// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "06/30/2024 01:34:07"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module toplevel (
	CLK_H_HW,
	RST_HW,
	KEY1_HW,
	SWITCH_HW,
	SWITCH_HW2,
	HEX0_HW,
	HEX1_HW,
	HEX2_HW,
	HEX3_HW,
	HEX4_HW,
	HEX5_HW);
input 	CLK_H_HW;
input 	RST_HW;
input 	KEY1_HW;
input 	[9:8] SWITCH_HW;
input 	[4:0] SWITCH_HW2;
output 	[6:0] HEX0_HW;
output 	[6:0] HEX1_HW;
output 	[6:0] HEX2_HW;
output 	[6:0] HEX3_HW;
output 	[6:0] HEX4_HW;
output 	[6:0] HEX5_HW;

// Design Ports Information
// KEY1_HW	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0_HW[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0_HW[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0_HW[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0_HW[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0_HW[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0_HW[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0_HW[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1_HW[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1_HW[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1_HW[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1_HW[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1_HW[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1_HW[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1_HW[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2_HW[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2_HW[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2_HW[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2_HW[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2_HW[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2_HW[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2_HW[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3_HW[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3_HW[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3_HW[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3_HW[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3_HW[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3_HW[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3_HW[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4_HW[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4_HW[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4_HW[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4_HW[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4_HW[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4_HW[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4_HW[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5_HW[0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5_HW[1]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5_HW[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5_HW[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5_HW[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5_HW[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5_HW[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_HW2[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_HW2[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_HW2[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_HW2[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_HW2[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RST_HW	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK_H_HW	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_HW[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_HW[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~0 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~1 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~2 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~3 ;
wire \KEY1_HW~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \HEX0_HW[0]~output_o ;
wire \HEX0_HW[1]~output_o ;
wire \HEX0_HW[2]~output_o ;
wire \HEX0_HW[3]~output_o ;
wire \HEX0_HW[4]~output_o ;
wire \HEX0_HW[5]~output_o ;
wire \HEX0_HW[6]~output_o ;
wire \HEX1_HW[0]~output_o ;
wire \HEX1_HW[1]~output_o ;
wire \HEX1_HW[2]~output_o ;
wire \HEX1_HW[3]~output_o ;
wire \HEX1_HW[4]~output_o ;
wire \HEX1_HW[5]~output_o ;
wire \HEX1_HW[6]~output_o ;
wire \HEX2_HW[0]~output_o ;
wire \HEX2_HW[1]~output_o ;
wire \HEX2_HW[2]~output_o ;
wire \HEX2_HW[3]~output_o ;
wire \HEX2_HW[4]~output_o ;
wire \HEX2_HW[5]~output_o ;
wire \HEX2_HW[6]~output_o ;
wire \HEX3_HW[0]~output_o ;
wire \HEX3_HW[1]~output_o ;
wire \HEX3_HW[2]~output_o ;
wire \HEX3_HW[3]~output_o ;
wire \HEX3_HW[4]~output_o ;
wire \HEX3_HW[5]~output_o ;
wire \HEX3_HW[6]~output_o ;
wire \HEX4_HW[0]~output_o ;
wire \HEX4_HW[1]~output_o ;
wire \HEX4_HW[2]~output_o ;
wire \HEX4_HW[3]~output_o ;
wire \HEX4_HW[4]~output_o ;
wire \HEX4_HW[5]~output_o ;
wire \HEX4_HW[6]~output_o ;
wire \HEX5_HW[0]~output_o ;
wire \HEX5_HW[1]~output_o ;
wire \HEX5_HW[2]~output_o ;
wire \HEX5_HW[3]~output_o ;
wire \HEX5_HW[4]~output_o ;
wire \HEX5_HW[5]~output_o ;
wire \HEX5_HW[6]~output_o ;
wire \CLK_H_HW~input_o ;
wire \CLK_H_HW~inputclkctrl_outclk ;
wire \RAMeDISP|contador[2]~25_combout ;
wire \RAMeDISP|Add1~0_combout ;
wire \RAMeDISP|contador~77_combout ;
wire \RST_HW~input_o ;
wire \SWITCH_HW[9]~input_o ;
wire \SWITCH_HW[8]~input_o ;
wire \RAMeDISP|contador[1]~76_combout ;
wire \RAMeDISP|Add1~1 ;
wire \RAMeDISP|Add1~2_combout ;
wire \RAMeDISP|contador~75_combout ;
wire \RAMeDISP|Add1~3 ;
wire \RAMeDISP|Add1~4_combout ;
wire \RAMeDISP|contador[2]~26 ;
wire \RAMeDISP|contador[3]~27_combout ;
wire \RAMeDISP|Add1~5 ;
wire \RAMeDISP|Add1~6_combout ;
wire \RAMeDISP|contador[3]~28 ;
wire \RAMeDISP|contador[4]~29_combout ;
wire \RAMeDISP|Add1~7 ;
wire \RAMeDISP|Add1~8_combout ;
wire \RAMeDISP|contador[4]~30 ;
wire \RAMeDISP|contador[5]~31_combout ;
wire \RAMeDISP|Add1~9 ;
wire \RAMeDISP|Add1~10_combout ;
wire \RAMeDISP|contador[5]~32 ;
wire \RAMeDISP|contador[6]~33_combout ;
wire \RAMeDISP|Add1~11 ;
wire \RAMeDISP|Add1~12_combout ;
wire \RAMeDISP|contador[6]~34 ;
wire \RAMeDISP|contador[7]~35_combout ;
wire \RAMeDISP|Add1~13 ;
wire \RAMeDISP|Add1~14_combout ;
wire \RAMeDISP|contador[7]~36 ;
wire \RAMeDISP|contador[8]~37_combout ;
wire \RAMeDISP|Add1~15 ;
wire \RAMeDISP|Add1~16_combout ;
wire \RAMeDISP|contador[8]~38 ;
wire \RAMeDISP|contador[9]~39_combout ;
wire \RAMeDISP|Add1~17 ;
wire \RAMeDISP|Add1~18_combout ;
wire \RAMeDISP|contador[9]~40 ;
wire \RAMeDISP|contador[10]~41_combout ;
wire \RAMeDISP|Add1~19 ;
wire \RAMeDISP|Add1~20_combout ;
wire \RAMeDISP|contador[10]~42 ;
wire \RAMeDISP|contador[11]~43_combout ;
wire \RAMeDISP|Add1~21 ;
wire \RAMeDISP|Add1~22_combout ;
wire \RAMeDISP|contador[11]~44 ;
wire \RAMeDISP|contador[12]~45_combout ;
wire \RAMeDISP|Add1~23 ;
wire \RAMeDISP|Add1~24_combout ;
wire \RAMeDISP|contador[12]~46 ;
wire \RAMeDISP|contador[13]~47_combout ;
wire \RAMeDISP|Add1~25 ;
wire \RAMeDISP|Add1~26_combout ;
wire \RAMeDISP|contador[13]~48 ;
wire \RAMeDISP|contador[14]~49_combout ;
wire \RAMeDISP|Add1~27 ;
wire \RAMeDISP|Add1~28_combout ;
wire \RAMeDISP|contador[14]~50 ;
wire \RAMeDISP|contador[15]~51_combout ;
wire \RAMeDISP|Add1~29 ;
wire \RAMeDISP|Add1~30_combout ;
wire \RAMeDISP|contador[15]~52 ;
wire \RAMeDISP|contador[16]~53_combout ;
wire \RAMeDISP|Add1~31 ;
wire \RAMeDISP|Add1~32_combout ;
wire \RAMeDISP|contador[16]~54 ;
wire \RAMeDISP|contador[17]~55_combout ;
wire \RAMeDISP|Add1~33 ;
wire \RAMeDISP|Add1~34_combout ;
wire \RAMeDISP|contador[17]~56 ;
wire \RAMeDISP|contador[18]~57_combout ;
wire \RAMeDISP|Add1~35 ;
wire \RAMeDISP|Add1~36_combout ;
wire \RAMeDISP|contador[18]~58 ;
wire \RAMeDISP|contador[19]~59_combout ;
wire \RAMeDISP|Add1~37 ;
wire \RAMeDISP|Add1~38_combout ;
wire \RAMeDISP|contador[19]~60 ;
wire \RAMeDISP|contador[20]~61_combout ;
wire \RAMeDISP|Add1~39 ;
wire \RAMeDISP|Add1~40_combout ;
wire \RAMeDISP|contador[20]~62 ;
wire \RAMeDISP|contador[21]~63_combout ;
wire \RAMeDISP|Add1~41 ;
wire \RAMeDISP|Add1~42_combout ;
wire \RAMeDISP|contador[21]~64 ;
wire \RAMeDISP|contador[22]~65_combout ;
wire \RAMeDISP|Add1~43 ;
wire \RAMeDISP|Add1~44_combout ;
wire \RAMeDISP|contador[22]~66 ;
wire \RAMeDISP|contador[23]~67_combout ;
wire \RAMeDISP|Add1~45 ;
wire \RAMeDISP|Add1~46_combout ;
wire \RAMeDISP|contador[23]~68 ;
wire \RAMeDISP|contador[24]~69_combout ;
wire \RAMeDISP|Add1~47 ;
wire \RAMeDISP|Add1~48_combout ;
wire \RAMeDISP|contador[24]~70 ;
wire \RAMeDISP|contador[25]~71_combout ;
wire \RAMeDISP|Add1~49 ;
wire \RAMeDISP|Add1~50_combout ;
wire \RAMeDISP|contador[25]~72 ;
wire \RAMeDISP|contador[26]~73_combout ;
wire \RAMeDISP|Add1~51 ;
wire \RAMeDISP|Add1~52_combout ;
wire \RAMeDISP|LessThan0~0_combout ;
wire \RAMeDISP|LessThan0~1_combout ;
wire \RAMeDISP|LessThan0~3_combout ;
wire \RAMeDISP|LessThan0~2_combout ;
wire \RAMeDISP|LessThan0~4_combout ;
wire \RAMeDISP|LessThan0~5_combout ;
wire \RAMeDISP|LessThan0~6_combout ;
wire \RAMeDISP|clk_div~feeder_combout ;
wire \RAMeDISP|clk_div~q ;
wire \RAMeDISP|clk_div~clkctrl_outclk ;
wire \Controller|pcall|uctl|mq|Mod0|auto_generated|divider|divider|StageOut[2]~1_combout ;
wire \Controller|pcall|uctl|mq|Mod0|auto_generated|divider|divider|StageOut[3]~0_combout ;
wire \Controller|pcall|r0m|Mux13~1_combout ;
wire \Controller|pcall|r0m|Mux13~0_combout ;
wire \Controller|pcall|r0m|Mux13~2_combout ;
wire \Controller|pcall|pc|Add0~1 ;
wire \Controller|pcall|pc|Add0~2_combout ;
wire \Controller|pcall|r0m|Mux10~1_combout ;
wire \Controller|pcall|r0m|Mux11~0_combout ;
wire \Controller|pcall|r0m|Mux10~0_combout ;
wire \Controller|pcall|r0m|Mux10~2_combout ;
wire \Controller|pcall|pc|bnch_ct[1]~3_combout ;
wire \Controller|pcall|pc|Add1~1 ;
wire \Controller|pcall|pc|Add1~2_combout ;
wire \Controller|pcall|r0m|Mux5~1_combout ;
wire \Controller|pcall|r0m|Mux5~0_combout ;
wire \Controller|pcall|r0m|Mux5~2_combout ;
wire \Controller|pcall|r0m|Mux4~1_combout ;
wire \Controller|pcall|r0m|Mux4~2_combout ;
wire \Controller|pcall|r0m|Mux4~3_combout ;
wire \Controller|pcall|notit_en~0_combout ;
wire \Controller|pcall|r0m|Mux9~1_combout ;
wire \Controller|pcall|r0m|Mux9~0_combout ;
wire \Controller|pcall|r0m|Mux9~2_combout ;
wire \Controller|pcall|r0m|Mux3~0_combout ;
wire \Controller|pcall|r0m|Mux3~1_combout ;
wire \Controller|pcall|r0m|Mux3~2_combout ;
wire \Controller|pcall|r0m|Mux8~1_combout ;
wire \Controller|pcall|r0m|Mux8~0_combout ;
wire \Controller|pcall|r0m|Mux8~2_combout ;
wire \Controller|A1~0_combout ;
wire \Controller|op[0]~0_combout ;
wire \Controller|ulaRg|ULA0|inter_out~1_combout ;
wire \Controller|op[2]~1_combout ;
wire \Controller|Equal6~0_combout ;
wire \Controller|A1[0]~1_combout ;
wire \Controller|A1[0]~4_combout ;
wire \Controller|Equal4~0_combout ;
wire \Controller|Equal10~0_combout ;
wire \Controller|Equal10~1_combout ;
wire \Controller|A2[4]~14_combout ;
wire \Controller|IorR~1_combout ;
wire \Controller|IorR~2_combout ;
wire \Controller|IorR~0_combout ;
wire \Controller|IorR~3_combout ;
wire \Controller|ulaRg|in_B[2]~10_combout ;
wire \Controller|ulaRg|in_B[3]~11_combout ;
wire \Controller|A2[3]~13_combout ;
wire \Controller|A2[2]~12_combout ;
wire \Controller|pcall|r0m|Mux1~1_combout ;
wire \Controller|pcall|r0m|Mux1~0_combout ;
wire \Controller|pcall|r0m|Mux1~2_combout ;
wire \Controller|A3[2]~2_combout ;
wire \Controller|A3[1]~1_combout ;
wire \Controller|A3[0]~0_combout ;
wire \Controller|ULA_en~0_combout ;
wire \Controller|ULA_en~1_combout ;
wire \Controller|ULA_en~2_combout ;
wire \Controller|ulaRg|Bank|Decoder0~38_combout ;
wire \Controller|pcall|r0m|Mux0~0_combout ;
wire \Controller|pcall|r0m|Mux0~1_combout ;
wire \Controller|ulaRg|Bank|Decoder0~54_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][0]~q ;
wire \Controller|A2[1]~10_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][0]~feeder_combout ;
wire \Controller|ulaRg|Bank|Decoder0~33_combout ;
wire \Controller|ulaRg|Bank|Decoder0~42_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][0]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][0]~feeder_combout ;
wire \Controller|ulaRg|Bank|Decoder0~34_combout ;
wire \Controller|ulaRg|Bank|Decoder0~46_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][0]~q ;
wire \Controller|ulaRg|Bank|Decoder0~37_combout ;
wire \Controller|ulaRg|Bank|Decoder0~50_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[0][0]~q ;
wire \Controller|A2[0]~11_combout ;
wire \Controller|ulaRg|in_B[0]~171_combout ;
wire \Controller|ulaRg|in_B[0]~172_combout ;
wire \Controller|ulaRg|Bank|Decoder0~35_combout ;
wire \Controller|ulaRg|Bank|Decoder0~45_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[5][0]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[6][0]~feeder_combout ;
wire \Controller|ulaRg|Bank|Decoder0~32_combout ;
wire \Controller|ulaRg|Bank|Decoder0~40_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[6][0]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[4][0]~feeder_combout ;
wire \Controller|ulaRg|Bank|Decoder0~36_combout ;
wire \Controller|ulaRg|Bank|Decoder0~48_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[4][0]~q ;
wire \Controller|ulaRg|in_B[0]~169_combout ;
wire \Controller|ulaRg|in_B[0]~170_combout ;
wire \Controller|ulaRg|in_B[0]~173_combout ;
wire \Controller|ulaRg|Bank|Decoder0~52_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][0]~q ;
wire \Controller|ulaRg|Bank|Decoder0~41_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[10][0]~q ;
wire \Controller|ulaRg|Bank|Decoder0~49_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][0]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][0]~feeder_combout ;
wire \Controller|ulaRg|Bank|Decoder0~44_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][0]~q ;
wire \Controller|ulaRg|in_B[0]~167_combout ;
wire \Controller|ulaRg|in_B[0]~168_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][0]~feeder_combout ;
wire \Controller|ulaRg|Bank|Decoder0~47_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][0]~q ;
wire \Controller|ulaRg|Bank|Decoder0~39_combout ;
wire \Controller|ulaRg|Bank|Decoder0~55_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[15][0]~q ;
wire \Controller|ulaRg|Bank|Decoder0~51_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][0]~q ;
wire \Controller|ulaRg|Bank|Decoder0~43_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[14][0]~q ;
wire \Controller|ulaRg|in_B[0]~174_combout ;
wire \Controller|ulaRg|in_B[0]~175_combout ;
wire \Controller|ulaRg|in_B[0]~176_combout ;
wire \Controller|ulaRg|in_B[0]~177_combout ;
wire \Controller|A1[1]~5_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][3]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][3]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][3]~q ;
wire \Controller|A1[3]~3_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[0][3]~q ;
wire \Controller|A1[2]~2_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[4][3]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[4][3]~q ;
wire \Controller|ulaRg|Bank|Mux12~4_combout ;
wire \Controller|ulaRg|Bank|Mux12~5_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[6][3]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[6][3]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][3]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][3]~q ;
wire \Controller|ulaRg|Bank|Mux12~2_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[14][3]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[10][3]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[10][3]~q ;
wire \Controller|ulaRg|Bank|Mux12~3_combout ;
wire \Controller|ulaRg|Bank|Mux12~6_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][3]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][3]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][3]~q ;
wire \Controller|ulaRg|Bank|Mux12~0_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[5][3]~q ;
wire \Controller|ulaRg|Bank|Mux12~1_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[15][3]~q ;
wire \Controller|ulaRg|Bank|Decoder0~53_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[7][3]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][3]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][3]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][3]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][3]~q ;
wire \Controller|ulaRg|Bank|Mux12~7_combout ;
wire \Controller|ulaRg|Bank|Mux12~8_combout ;
wire \Controller|ulaRg|Bank|Mux12~9_combout ;
wire \Controller|ulaRg|ULA0|Equal0~0_combout ;
wire \Controller|Equal2~3_combout ;
wire \Controller|ulaRg|ULA0|inter_out~4_combout ;
wire \Controller|ulaRg|ULA0|inter_out~5_combout ;
wire \Controller|Equal6~1_combout ;
wire \Controller|ulaRg|ULA0|Add0~25_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[15][1]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][1]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[7][1]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[7][1]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][1]~q ;
wire \Controller|ulaRg|Bank|Mux14~7_combout ;
wire \Controller|ulaRg|Bank|Mux14~8_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[5][1]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[5][1]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][1]~q ;
wire \Controller|ulaRg|Bank|Mux14~2_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][1]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][1]~q ;
wire \Controller|ulaRg|Bank|Mux14~3_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][1]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][1]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[0][1]~q ;
wire \Controller|ulaRg|Bank|Mux14~4_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[4][1]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[4][1]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][1]~q ;
wire \Controller|ulaRg|Bank|Mux14~5_combout ;
wire \Controller|ulaRg|Bank|Mux14~6_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][1]~q ;
wire \Controller|ulaRg|Bank|Mux14~0_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[14][1]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[6][1]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[6][1]~q ;
wire \Controller|ulaRg|Bank|Mux14~1_combout ;
wire \Controller|ulaRg|Bank|Mux14~9_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][4]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][4]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[14][4]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[14][4]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][4]~q ;
wire \Controller|ulaRg|in_B[4]~42_combout ;
wire \Controller|ulaRg|in_B[4]~43_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][4]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][4]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[10][4]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][4]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][4]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][4]~q ;
wire \Controller|ulaRg|in_B[4]~35_combout ;
wire \Controller|ulaRg|in_B[4]~36_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[7][4]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[5][4]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[5][4]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[6][4]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[4][4]~q ;
wire \Controller|ulaRg|in_B[4]~37_combout ;
wire \Controller|ulaRg|in_B[4]~38_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[0][4]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][4]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][4]~q ;
wire \Controller|ulaRg|in_B[4]~39_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][4]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][4]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][4]~q ;
wire \Controller|ulaRg|in_B[4]~40_combout ;
wire \Controller|ulaRg|in_B[4]~41_combout ;
wire \Controller|ulaRg|in_B[4]~44_combout ;
wire \Controller|ulaRg|in_B[4]~45_combout ;
wire \Controller|ulaRg|ULA0|Add0~30_combout ;
wire \Controller|ulaRg|ULA0|Add0~27 ;
wire \Controller|ulaRg|ULA0|Add0~31_combout ;
wire \Controller|ulaRg|ULA0|inter_out~6_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[15][5]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][5]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][5]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[7][5]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[7][5]~q ;
wire \Controller|ulaRg|in_B[5]~53_combout ;
wire \Controller|ulaRg|in_B[5]~54_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[6][5]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[6][5]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[14][5]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][5]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[10][5]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[10][5]~q ;
wire \Controller|ulaRg|in_B[5]~46_combout ;
wire \Controller|ulaRg|in_B[5]~47_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][5]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][5]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][5]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][5]~q ;
wire \Controller|ulaRg|in_B[5]~48_combout ;
wire \Controller|ulaRg|in_B[5]~49_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[4][5]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][5]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][5]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][5]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][5]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[0][5]~q ;
wire \Controller|ulaRg|in_B[5]~50_combout ;
wire \Controller|ulaRg|in_B[5]~51_combout ;
wire \Controller|ulaRg|in_B[5]~52_combout ;
wire \Controller|ulaRg|in_B[5]~55_combout ;
wire \Controller|ulaRg|ULA0|Add0~29_combout ;
wire \Controller|ulaRg|ULA0|Add0~32 ;
wire \Controller|ulaRg|ULA0|Add0~33_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[14][6]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[14][6]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[15][6]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[15][6]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][6]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][6]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][6]~q ;
wire \Controller|ulaRg|in_B[6]~130_combout ;
wire \Controller|ulaRg|in_B[6]~131_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[7][6]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[6][6]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[4][6]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[5][6]~q ;
wire \Controller|ulaRg|in_B[6]~123_combout ;
wire \Controller|ulaRg|in_B[6]~124_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][6]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[0][6]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][6]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][6]~q ;
wire \Controller|ulaRg|in_B[6]~127_combout ;
wire \Controller|ulaRg|in_B[6]~128_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][6]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][6]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][6]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][6]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[10][6]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][6]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][6]~q ;
wire \Controller|ulaRg|in_B[6]~125_combout ;
wire \Controller|ulaRg|in_B[6]~126_combout ;
wire \Controller|ulaRg|in_B[6]~129_combout ;
wire \Controller|ulaRg|in_B[6]~132_combout ;
wire \Controller|ulaRg|ULA0|Add0~28_combout ;
wire \Controller|ulaRg|ULA0|Add0~34 ;
wire \Controller|ulaRg|ULA0|Add0~35_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][7]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][7]~q ;
wire \Controller|ulaRg|in_B[7]~64_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[7][7]~q ;
wire \Controller|ulaRg|in_B[7]~65_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][7]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[5][7]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[5][7]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][7]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][7]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][7]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][7]~q ;
wire \Controller|ulaRg|in_B[7]~57_combout ;
wire \Controller|ulaRg|in_B[7]~58_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][7]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][7]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][7]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[0][7]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[0][7]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[4][7]~q ;
wire \Controller|ulaRg|in_B[7]~61_combout ;
wire \Controller|ulaRg|in_B[7]~62_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[10][7]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[14][7]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][7]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][7]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[6][7]~q ;
wire \Controller|ulaRg|in_B[7]~59_combout ;
wire \Controller|ulaRg|in_B[7]~60_combout ;
wire \Controller|ulaRg|in_B[7]~63_combout ;
wire \Controller|ulaRg|in_B[7]~66_combout ;
wire \Controller|ulaRg|ULA0|Add0~45_combout ;
wire \Controller|ulaRg|ULA0|Add0~36 ;
wire \Controller|ulaRg|ULA0|Add0~46_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][8]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][8]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[10][8]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][8]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][8]~q ;
wire \Controller|ulaRg|in_B[8]~90_combout ;
wire \Controller|ulaRg|in_B[8]~91_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[15][8]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][8]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[14][8]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][8]~q ;
wire \Controller|ulaRg|in_B[8]~97_combout ;
wire \Controller|ulaRg|in_B[8]~98_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[5][8]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[7][8]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[6][8]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[4][8]~q ;
wire \Controller|ulaRg|in_B[8]~92_combout ;
wire \Controller|ulaRg|in_B[8]~93_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][8]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][8]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][8]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][8]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][8]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[0][8]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[0][8]~q ;
wire \Controller|ulaRg|in_B[8]~94_combout ;
wire \Controller|ulaRg|in_B[8]~95_combout ;
wire \Controller|ulaRg|in_B[8]~96_combout ;
wire \Controller|ulaRg|in_B[8]~99_combout ;
wire \Controller|ulaRg|ULA0|Add0~54_combout ;
wire \Controller|ulaRg|ULA0|Add0~47 ;
wire \Controller|ulaRg|ULA0|Add0~55_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~3_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout ;
wire \Controller|ulaRg|in_B[6]~133_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~4_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[7][14]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[6][14]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[5][14]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[4][14]~q ;
wire \Controller|ulaRg|in_B[14]~68_combout ;
wire \Controller|ulaRg|in_B[14]~69_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[15][14]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][14]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][14]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][14]~q ;
wire \Controller|ulaRg|in_B[14]~75_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[14][14]~q ;
wire \Controller|ulaRg|in_B[14]~76_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][14]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][14]~0_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][14]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[0][14]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[0][14]~q ;
wire \Controller|ulaRg|in_B[14]~72_combout ;
wire \Controller|ulaRg|in_B[14]~73_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][14]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][14]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][14]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[10][14]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][14]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][14]~q ;
wire \Controller|ulaRg|in_B[14]~70_combout ;
wire \Controller|ulaRg|in_B[14]~71_combout ;
wire \Controller|ulaRg|in_B[14]~74_combout ;
wire \Controller|ulaRg|in_B[14]~77_combout ;
wire \Controller|ulaRg|ULA0|Add0~48_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[6][2]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[6][2]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[7][2]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[5][2]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[5][2]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[4][2]~q ;
wire \Controller|ulaRg|in_B[2]~0_combout ;
wire \Controller|ulaRg|in_B[2]~1_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[15][2]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[14][2]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][2]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][2]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][2]~q ;
wire \Controller|ulaRg|in_B[2]~7_combout ;
wire \Controller|ulaRg|in_B[2]~8_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][2]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[0][2]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][2]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][2]~q ;
wire \Controller|ulaRg|in_B[2]~4_combout ;
wire \Controller|ulaRg|in_B[2]~5_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][2]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][2]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][2]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[10][2]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][2]~q ;
wire \Controller|ulaRg|in_B[2]~2_combout ;
wire \Controller|ulaRg|in_B[2]~3_combout ;
wire \Controller|ulaRg|in_B[2]~6_combout ;
wire \Controller|ulaRg|in_B[2]~9_combout ;
wire \Controller|ulaRg|in_B[2]~12_combout ;
wire \Controller|ulaRg|in_B[1]~20_combout ;
wire \Controller|ulaRg|in_B[1]~21_combout ;
wire \Controller|ulaRg|in_B[1]~13_combout ;
wire \Controller|ulaRg|in_B[1]~14_combout ;
wire \Controller|ulaRg|in_B[1]~17_combout ;
wire \Controller|ulaRg|in_B[1]~18_combout ;
wire \Controller|ulaRg|in_B[1]~15_combout ;
wire \Controller|ulaRg|in_B[1]~16_combout ;
wire \Controller|ulaRg|in_B[1]~19_combout ;
wire \Controller|ulaRg|in_B[1]~22_combout ;
wire \Controller|ulaRg|in_B[1]~23_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~6_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~0_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~1_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~2_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~3_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[15][13]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[15][13]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][13]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[7][13]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[7][13]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][13]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][13]~q ;
wire \Controller|ulaRg|Bank|Mux2~7_combout ;
wire \Controller|ulaRg|Bank|Mux2~8_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[4][13]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[4][13]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][13]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][13]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[0][13]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[0][13]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][13]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][13]~q ;
wire \Controller|ulaRg|Bank|Mux2~4_combout ;
wire \Controller|ulaRg|Bank|Mux2~5_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][13]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][13]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][13]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][13]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[5][13]~q ;
wire \Controller|ulaRg|Bank|Mux2~2_combout ;
wire \Controller|ulaRg|Bank|Mux2~3_combout ;
wire \Controller|ulaRg|Bank|Mux2~6_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[6][13]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][13]~6_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][13]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[10][13]~q ;
wire \Controller|ulaRg|Bank|Mux2~0_combout ;
wire \Controller|ulaRg|Bank|Mux2~1_combout ;
wire \Controller|ulaRg|Bank|Mux2~9_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[14][10]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][10]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][10]~q ;
wire \Controller|ulaRg|Bank|Mux5~7_combout ;
wire \Controller|ulaRg|Bank|Mux5~8_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[6][10]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[7][10]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[4][10]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[5][10]~q ;
wire \Controller|ulaRg|Bank|Mux5~0_combout ;
wire \Controller|ulaRg|Bank|Mux5~1_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][10]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][10]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][10]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][10]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[10][10]~q ;
wire \Controller|ulaRg|Bank|Mux5~2_combout ;
wire \Controller|ulaRg|Bank|Mux5~3_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][10]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][10]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[0][10]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][10]~5_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][10]~q ;
wire \Controller|ulaRg|Bank|Mux5~4_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][10]~q ;
wire \Controller|ulaRg|Bank|Mux5~5_combout ;
wire \Controller|ulaRg|Bank|Mux5~6_combout ;
wire \Controller|ulaRg|Bank|Mux5~9_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~6_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][12]~3_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][12]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][12]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[0][12]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][12]~q ;
wire \Controller|ulaRg|in_B[12]~116_combout ;
wire \Controller|ulaRg|in_B[12]~117_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[5][12]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[7][12]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[6][12]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[4][12]~q ;
wire \Controller|ulaRg|in_B[12]~114_combout ;
wire \Controller|ulaRg|in_B[12]~115_combout ;
wire \Controller|ulaRg|in_B[12]~118_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][12]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][12]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[10][12]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][12]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][12]~q ;
wire \Controller|ulaRg|in_B[12]~112_combout ;
wire \Controller|ulaRg|in_B[12]~113_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[15][12]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][12]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[14][12]~q ;
wire \Controller|ulaRg|in_B[12]~119_combout ;
wire \Controller|ulaRg|in_B[12]~120_combout ;
wire \Controller|ulaRg|in_B[12]~121_combout ;
wire \Controller|ulaRg|ULA0|Add0~50_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[15][11]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[7][11]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][11]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][11]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][11]~q ;
wire \Controller|ulaRg|in_B[11]~108_combout ;
wire \Controller|ulaRg|in_B[11]~109_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][11]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][11]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][11]~q ;
wire \Controller|ulaRg|in_B[11]~101_combout ;
wire \Controller|ulaRg|in_B[11]~102_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][11]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][11]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][11]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[4][11]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[0][11]~q ;
wire \Controller|ulaRg|in_B[11]~105_combout ;
wire \Controller|ulaRg|in_B[11]~106_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[10][11]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[10][11]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[14][11]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][11]~2_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][11]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[6][11]~q ;
wire \Controller|ulaRg|in_B[11]~103_combout ;
wire \Controller|ulaRg|in_B[11]~104_combout ;
wire \Controller|ulaRg|in_B[11]~107_combout ;
wire \Controller|ulaRg|in_B[11]~110_combout ;
wire \Controller|ulaRg|ULA0|Add0~51_combout ;
wire \Controller|ulaRg|ULA0|Add0~52_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][9]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][9]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][9]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[7][9]~q ;
wire \Controller|ulaRg|in_B[9]~141_combout ;
wire \Controller|ulaRg|in_B[9]~142_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[14][9]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[14][9]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[6][9]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][9]~4_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][9]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[10][9]~q ;
wire \Controller|ulaRg|in_B[9]~134_combout ;
wire \Controller|ulaRg|in_B[9]~135_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[4][9]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][9]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][9]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][9]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[0][9]~q ;
wire \Controller|ulaRg|in_B[9]~138_combout ;
wire \Controller|ulaRg|in_B[9]~139_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][9]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][9]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[5][9]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][9]~q ;
wire \Controller|ulaRg|in_B[9]~136_combout ;
wire \Controller|ulaRg|in_B[9]~137_combout ;
wire \Controller|ulaRg|in_B[9]~140_combout ;
wire \Controller|ulaRg|in_B[9]~143_combout ;
wire \Controller|ulaRg|ULA0|Add0~53_combout ;
wire \Controller|ulaRg|ULA0|Add0~56 ;
wire \Controller|ulaRg|ULA0|Add0~58 ;
wire \Controller|ulaRg|ULA0|Add0~60 ;
wire \Controller|ulaRg|ULA0|Add0~62 ;
wire \Controller|ulaRg|ULA0|Add0~63_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[51]~4_combout ;
wire \Controller|ulaRg|ULA0|Add0~79_combout ;
wire \Controller|ulaRg|in_B[5]~56_combout ;
wire \Controller|ulaRg|in_B[7]~67_combout ;
wire \Controller|ulaRg|in_B[8]~100_combout ;
wire \Controller|ulaRg|in_B[9]~144_combout ;
wire \Controller|ulaRg|in_B[10]~155_combout ;
wire \Controller|ulaRg|in_B[11]~111_combout ;
wire \Controller|ulaRg|in_B[12]~122_combout ;
wire \Controller|ulaRg|in_B[13]~166_combout ;
wire \Controller|ulaRg|in_B[14]~78_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[7][15]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[15][15]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[11][15]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][15]~q ;
wire \Controller|ulaRg|in_B[15]~86_combout ;
wire \Controller|ulaRg|in_B[15]~87_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[10][15]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[14][15]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][15]~1_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[2][15]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[6][15]~q ;
wire \Controller|ulaRg|in_B[15]~81_combout ;
wire \Controller|ulaRg|in_B[15]~82_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][15]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][15]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][15]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[4][15]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[4][15]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[0][15]~q ;
wire \Controller|ulaRg|in_B[15]~83_combout ;
wire \Controller|ulaRg|in_B[15]~84_combout ;
wire \Controller|ulaRg|in_B[15]~85_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][15]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][15]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[9][15]~q ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][15]~q ;
wire \Controller|ulaRg|in_B[15]~79_combout ;
wire \Controller|ulaRg|in_B[15]~80_combout ;
wire \Controller|ulaRg|in_B[15]~88_combout ;
wire \Controller|ulaRg|in_B[15]~89_combout ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~0 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~1 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~2 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~3 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \Controller|ulaRg|ULA0|Add0~80_combout ;
wire \Controller|ulaRg|ULA0|out_ULA[12]~12_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][12]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[12][12]~q ;
wire \Controller|ulaRg|Bank|Mux3~7_combout ;
wire \Controller|ulaRg|Bank|Mux3~8_combout ;
wire \Controller|ulaRg|Bank|Mux3~0_combout ;
wire \Controller|ulaRg|Bank|Mux3~1_combout ;
wire \Controller|ulaRg|Bank|Mux3~2_combout ;
wire \Controller|ulaRg|Bank|Mux3~3_combout ;
wire \Controller|ulaRg|Bank|Mux3~4_combout ;
wire \Controller|ulaRg|Bank|Mux3~5_combout ;
wire \Controller|ulaRg|Bank|Mux3~6_combout ;
wire \Controller|ulaRg|Bank|Mux3~9_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[49]~9_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[48]~10_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ;
wire \Controller|ulaRg|ULA0|Add0~76_combout ;
wire \Controller|ulaRg|ULA0|Add0~61_combout ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \Controller|ulaRg|ULA0|Add0~77_combout ;
wire \Controller|ulaRg|ULA0|Add0~78_combout ;
wire \Controller|ulaRg|ULA0|out_ULA[11]~11_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[5][11]~q ;
wire \Controller|ulaRg|Bank|Mux4~0_combout ;
wire \Controller|ulaRg|Bank|Mux4~1_combout ;
wire \Controller|ulaRg|Bank|Mux4~4_combout ;
wire \Controller|ulaRg|Bank|Mux4~5_combout ;
wire \Controller|ulaRg|Bank|Mux4~2_combout ;
wire \Controller|ulaRg|Bank|Mux4~3_combout ;
wire \Controller|ulaRg|Bank|Mux4~6_combout ;
wire \Controller|ulaRg|Bank|Mux4~7_combout ;
wire \Controller|ulaRg|Bank|Mux4~8_combout ;
wire \Controller|ulaRg|Bank|Mux4~9_combout ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \Controller|ulaRg|ULA0|Add0~85_combout ;
wire \Controller|ulaRg|ULA0|Add0~64 ;
wire \Controller|ulaRg|ULA0|Add0~65_combout ;
wire \Controller|ulaRg|ULA0|out_ULA[13]~15_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[14][13]~q ;
wire \Controller|ulaRg|in_B[13]~156_combout ;
wire \Controller|ulaRg|in_B[13]~157_combout ;
wire \Controller|ulaRg|in_B[13]~163_combout ;
wire \Controller|ulaRg|in_B[13]~164_combout ;
wire \Controller|ulaRg|in_B[13]~158_combout ;
wire \Controller|ulaRg|in_B[13]~159_combout ;
wire \Controller|ulaRg|in_B[13]~160_combout ;
wire \Controller|ulaRg|in_B[13]~161_combout ;
wire \Controller|ulaRg|in_B[13]~162_combout ;
wire \Controller|ulaRg|in_B[13]~165_combout ;
wire \Controller|ulaRg|ULA0|Add0~49_combout ;
wire \Controller|ulaRg|ULA0|Add0~66 ;
wire \Controller|ulaRg|ULA0|Add0~67_combout ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \Controller|ulaRg|ULA0|Add0~69_combout ;
wire \Controller|ulaRg|ULA0|out_ULA[14]~8_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][14]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[3][14]~q ;
wire \Controller|ulaRg|Bank|Mux1~4_combout ;
wire \Controller|ulaRg|Bank|Mux1~5_combout ;
wire \Controller|ulaRg|Bank|Mux1~2_combout ;
wire \Controller|ulaRg|Bank|Mux1~3_combout ;
wire \Controller|ulaRg|Bank|Mux1~6_combout ;
wire \Controller|ulaRg|Bank|Mux1~7_combout ;
wire \Controller|ulaRg|Bank|Mux1~8_combout ;
wire \Controller|ulaRg|Bank|Mux1~0_combout ;
wire \Controller|ulaRg|Bank|Mux1~1_combout ;
wire \Controller|ulaRg|Bank|Mux1~9_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[51]~7_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[68]~11_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[67]~12_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[66]~13_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[65]~14_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[64]~15_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[85]~16_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[84]~17_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[83]~18_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[82]~19_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[81]~20_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[80]~21_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ;
wire \Controller|ulaRg|ULA0|Add0~81_combout ;
wire \Controller|ulaRg|ULA0|Add0~57_combout ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \Controller|ulaRg|ULA0|Add0~82_combout ;
wire \Controller|ulaRg|ULA0|Add0~83_combout ;
wire \Controller|ulaRg|ULA0|out_ULA[9]~13_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[15][9]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[15][9]~q ;
wire \Controller|ulaRg|Bank|Mux6~7_combout ;
wire \Controller|ulaRg|Bank|Mux6~8_combout ;
wire \Controller|ulaRg|Bank|Mux6~0_combout ;
wire \Controller|ulaRg|Bank|Mux6~1_combout ;
wire \Controller|ulaRg|Bank|Mux6~2_combout ;
wire \Controller|ulaRg|Bank|Mux6~3_combout ;
wire \Controller|ulaRg|Bank|Mux6~4_combout ;
wire \Controller|ulaRg|Bank|Mux6~5_combout ;
wire \Controller|ulaRg|Bank|Mux6~6_combout ;
wire \Controller|ulaRg|Bank|Mux6~9_combout ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \Controller|ulaRg|ULA0|Add0~91_combout ;
wire \Controller|ulaRg|ULA0|Add0~84_combout ;
wire \Controller|ulaRg|ULA0|Add0~59_combout ;
wire \Controller|ulaRg|ULA0|out_ULA[10]~14_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[15][10]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[15][10]~q ;
wire \Controller|ulaRg|in_B[10]~152_combout ;
wire \Controller|ulaRg|in_B[10]~153_combout ;
wire \Controller|ulaRg|in_B[10]~145_combout ;
wire \Controller|ulaRg|in_B[10]~146_combout ;
wire \Controller|ulaRg|in_B[10]~149_combout ;
wire \Controller|ulaRg|in_B[10]~150_combout ;
wire \Controller|ulaRg|in_B[10]~147_combout ;
wire \Controller|ulaRg|in_B[10]~148_combout ;
wire \Controller|ulaRg|in_B[10]~151_combout ;
wire \Controller|ulaRg|in_B[10]~154_combout ;
wire \Controller|ulaRg|in_B[10]~179_combout ;
wire \Controller|ulaRg|in_B[9]~178_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~1_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~0_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~2_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[102]~22_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[101]~23_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[100]~24_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[99]~25_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[98]~26_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[97]~27_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[96]~28_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ;
wire \Controller|ulaRg|ULA0|Add0~74_combout ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \Controller|ulaRg|ULA0|Add0~75_combout ;
wire \Controller|ulaRg|ULA0|out_ULA[8]~10_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[8][8]~q ;
wire \Controller|ulaRg|Bank|Mux7~0_combout ;
wire \Controller|ulaRg|Bank|Mux7~1_combout ;
wire \Controller|ulaRg|Bank|Mux7~2_combout ;
wire \Controller|ulaRg|Bank|Mux7~3_combout ;
wire \Controller|ulaRg|Bank|Mux7~4_combout ;
wire \Controller|ulaRg|Bank|Mux7~5_combout ;
wire \Controller|ulaRg|Bank|Mux7~6_combout ;
wire \Controller|ulaRg|Bank|Mux7~7_combout ;
wire \Controller|ulaRg|Bank|Mux7~8_combout ;
wire \Controller|ulaRg|Bank|Mux7~9_combout ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[119]~29_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[118]~30_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[117]~31_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[116]~32_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[115]~33_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[114]~34_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[113]~35_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[112]~36_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ;
wire \Controller|ulaRg|ULA0|Add0~90_combout ;
wire \Controller|ulaRg|ULA0|Add0~44_combout ;
wire \Controller|ulaRg|ULA0|out_ULA[7]~7_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[15][7]~q ;
wire \Controller|ulaRg|Bank|Mux8~7_combout ;
wire \Controller|ulaRg|Bank|Mux8~8_combout ;
wire \Controller|ulaRg|Bank|Mux8~0_combout ;
wire \Controller|ulaRg|Bank|Mux8~1_combout ;
wire \Controller|ulaRg|Bank|Mux8~4_combout ;
wire \Controller|ulaRg|Bank|Mux8~5_combout ;
wire \Controller|ulaRg|Bank|Mux8~2_combout ;
wire \Controller|ulaRg|Bank|Mux8~3_combout ;
wire \Controller|ulaRg|Bank|Mux8~6_combout ;
wire \Controller|ulaRg|Bank|Mux8~9_combout ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \Controller|ulaRg|ULA0|Add0~38_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[136]~37_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[135]~38_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[134]~39_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[133]~40_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[132]~41_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[131]~42_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[130]~43_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[129]~44_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[128]~45_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ;
wire \Controller|ulaRg|ULA0|Add0~37_combout ;
wire \Controller|ulaRg|ULA0|Add0~39_combout ;
wire \Controller|ulaRg|ULA0|out_ULA[6]~4_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][6]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][6]~q ;
wire \Controller|ulaRg|Bank|Mux9~4_combout ;
wire \Controller|ulaRg|Bank|Mux9~5_combout ;
wire \Controller|ulaRg|Bank|Mux9~2_combout ;
wire \Controller|ulaRg|Bank|Mux9~3_combout ;
wire \Controller|ulaRg|Bank|Mux9~6_combout ;
wire \Controller|ulaRg|Bank|Mux9~0_combout ;
wire \Controller|ulaRg|Bank|Mux9~1_combout ;
wire \Controller|ulaRg|Bank|Mux9~7_combout ;
wire \Controller|ulaRg|Bank|Mux9~8_combout ;
wire \Controller|ulaRg|Bank|Mux9~9_combout ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[153]~46_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[152]~47_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[151]~48_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[150]~49_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[149]~50_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[148]~51_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[147]~52_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[146]~53_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[145]~54_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[144]~55_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout ;
wire \Controller|ulaRg|ULA0|Add0~40_combout ;
wire \Controller|ulaRg|ULA0|Add0~41_combout ;
wire \Controller|ulaRg|ULA0|out_ULA[5]~5_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[5][5]~q ;
wire \Controller|ulaRg|Bank|Mux10~2_combout ;
wire \Controller|ulaRg|Bank|Mux10~3_combout ;
wire \Controller|ulaRg|Bank|Mux10~4_combout ;
wire \Controller|ulaRg|Bank|Mux10~5_combout ;
wire \Controller|ulaRg|Bank|Mux10~6_combout ;
wire \Controller|ulaRg|Bank|Mux10~7_combout ;
wire \Controller|ulaRg|Bank|Mux10~8_combout ;
wire \Controller|ulaRg|Bank|Mux10~0_combout ;
wire \Controller|ulaRg|Bank|Mux10~1_combout ;
wire \Controller|ulaRg|Bank|Mux10~9_combout ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[170]~56_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[169]~57_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[168]~58_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[167]~59_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[166]~60_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[165]~61_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[164]~62_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[163]~63_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[162]~64_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[161]~65_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[160]~66_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ;
wire \Controller|ulaRg|ULA0|Add0~42_combout ;
wire \Controller|ulaRg|ULA0|Add0~43_combout ;
wire \Controller|ulaRg|ULA0|out_ULA[4]~6_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[15][4]~q ;
wire \Controller|ulaRg|Bank|Mux11~7_combout ;
wire \Controller|ulaRg|Bank|Mux11~8_combout ;
wire \Controller|ulaRg|Bank|Mux11~4_combout ;
wire \Controller|ulaRg|Bank|Mux11~5_combout ;
wire \Controller|ulaRg|Bank|Mux11~2_combout ;
wire \Controller|ulaRg|Bank|Mux11~3_combout ;
wire \Controller|ulaRg|Bank|Mux11~6_combout ;
wire \Controller|ulaRg|Bank|Mux11~0_combout ;
wire \Controller|ulaRg|Bank|Mux11~1_combout ;
wire \Controller|ulaRg|Bank|Mux11~9_combout ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[187]~67_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[186]~68_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[185]~69_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[184]~70_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[183]~71_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[182]~72_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[181]~73_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[180]~74_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[179]~75_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[178]~76_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[177]~77_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[176]~78_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[204]~79_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[203]~80_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[202]~81_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[201]~82_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[200]~83_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[199]~84_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[198]~85_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[197]~86_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[196]~87_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[195]~88_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[194]~89_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[193]~90_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[192]~91_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ;
wire \Controller|ulaRg|ULA0|Add0~6_combout ;
wire \Controller|ulaRg|ULA0|Add0~8_combout ;
wire \Controller|ulaRg|ULA0|Add0~9_combout ;
wire \Controller|ulaRg|ULA0|Add0~10_combout ;
wire \Controller|ulaRg|ULA0|Add0~11_combout ;
wire \Controller|ulaRg|ULA0|Add0~13_cout ;
wire \Controller|ulaRg|ULA0|Add0~15 ;
wire \Controller|ulaRg|ULA0|Add0~17 ;
wire \Controller|ulaRg|ULA0|Add0~18_combout ;
wire \Controller|ulaRg|ULA0|out_ULA[2]~0_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][2]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[1][2]~q ;
wire \Controller|ulaRg|Bank|Mux13~4_combout ;
wire \Controller|ulaRg|Bank|Mux13~5_combout ;
wire \Controller|ulaRg|Bank|Mux13~2_combout ;
wire \Controller|ulaRg|Bank|Mux13~3_combout ;
wire \Controller|ulaRg|Bank|Mux13~6_combout ;
wire \Controller|ulaRg|Bank|Mux13~7_combout ;
wire \Controller|ulaRg|Bank|Mux13~8_combout ;
wire \Controller|ulaRg|Bank|Mux13~0_combout ;
wire \Controller|ulaRg|Bank|Mux13~1_combout ;
wire \Controller|ulaRg|Bank|Mux13~9_combout ;
wire \Controller|ulaRg|ULA0|Add0~19 ;
wire \Controller|ulaRg|ULA0|Add0~26_combout ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \Controller|ulaRg|ULA0|Add0~89_combout ;
wire \Controller|ulaRg|ULA0|Add0~24_combout ;
wire \Controller|ulaRg|ULA0|out_ULA[3]~3_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][3]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[13][3]~q ;
wire \Controller|ulaRg|in_B[3]~24_combout ;
wire \Controller|ulaRg|in_B[3]~25_combout ;
wire \Controller|ulaRg|in_B[3]~28_combout ;
wire \Controller|ulaRg|in_B[3]~29_combout ;
wire \Controller|ulaRg|in_B[3]~26_combout ;
wire \Controller|ulaRg|in_B[3]~27_combout ;
wire \Controller|ulaRg|in_B[3]~30_combout ;
wire \Controller|ulaRg|in_B[3]~31_combout ;
wire \Controller|ulaRg|in_B[3]~32_combout ;
wire \Controller|ulaRg|in_B[3]~33_combout ;
wire \Controller|ulaRg|in_B[3]~34_combout ;
wire \Controller|ulaRg|ULA0|Equal3~0_combout ;
wire \Controller|ulaRg|ULA0|Equal3~1_combout ;
wire \Controller|ulaRg|ULA0|Equal3~2_combout ;
wire \Controller|ulaRg|ULA0|Equal3~3_combout ;
wire \Controller|ulaRg|ULA0|Equal3~4_combout ;
wire \Controller|ulaRg|ULA0|inter_out~0_combout ;
wire \Controller|ulaRg|ULA0|inter_out~2_combout ;
wire \Controller|op[5]~2_combout ;
wire \Controller|ulaRg|ULA0|inter_out[0]~3_combout ;
wire \Controller|ulaRg|ULA0|Add0~7_combout ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~dataout ;
wire \Controller|ulaRg|ULA0|Add0~22_combout ;
wire \Controller|ulaRg|ULA0|Add0~14_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[221]~92_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[220]~93_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[219]~94_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[218]~95_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[217]~96_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[216]~97_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[215]~98_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[214]~99_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[213]~100_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[212]~101_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[211]~102_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[210]~103_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[209]~104_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[208]~105_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[238]~106_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[237]~107_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[236]~108_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[235]~109_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[234]~110_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[233]~111_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[232]~112_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[231]~113_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[230]~114_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[229]~115_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[228]~116_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[227]~117_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[226]~118_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[225]~119_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[224]~120_combout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout ;
wire \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ;
wire \Controller|ulaRg|ULA0|Add0~23_combout ;
wire \Controller|ulaRg|ULA0|out_ULA[0]~2_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[7][0]~q ;
wire \Controller|ulaRg|Bank|Mux15~2_combout ;
wire \Controller|ulaRg|Bank|Mux15~3_combout ;
wire \Controller|ulaRg|Bank|Mux15~4_combout ;
wire \Controller|ulaRg|Bank|Mux15~5_combout ;
wire \Controller|ulaRg|Bank|Mux15~6_combout ;
wire \Controller|ulaRg|Bank|Mux15~7_combout ;
wire \Controller|ulaRg|Bank|Mux15~8_combout ;
wire \Controller|ulaRg|Bank|Mux15~0_combout ;
wire \Controller|ulaRg|Bank|Mux15~1_combout ;
wire \Controller|ulaRg|Bank|Mux15~9_combout ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~dataout ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \Controller|ulaRg|ULA0|Add0~73_combout ;
wire \Controller|ulaRg|ULA0|Add0~70_combout ;
wire \Controller|ulaRg|ULA0|Add0~68 ;
wire \Controller|ulaRg|ULA0|Add0~71_combout ;
wire \Controller|ulaRg|ULA0|out_ULA[15]~9_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[5][15]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[5][15]~q ;
wire \Controller|ulaRg|Bank|Mux0~0_combout ;
wire \Controller|ulaRg|Bank|Mux0~1_combout ;
wire \Controller|ulaRg|Bank|Mux0~2_combout ;
wire \Controller|ulaRg|Bank|Mux0~3_combout ;
wire \Controller|ulaRg|Bank|Mux0~4_combout ;
wire \Controller|ulaRg|Bank|Mux0~5_combout ;
wire \Controller|ulaRg|Bank|Mux0~6_combout ;
wire \Controller|ulaRg|Bank|Mux0~7_combout ;
wire \Controller|ulaRg|Bank|Mux0~8_combout ;
wire \Controller|ulaRg|Bank|Mux0~9_combout ;
wire \Controller|ulaRg|ULA0|LessThan0~1_cout ;
wire \Controller|ulaRg|ULA0|LessThan0~3_cout ;
wire \Controller|ulaRg|ULA0|LessThan0~5_cout ;
wire \Controller|ulaRg|ULA0|LessThan0~7_cout ;
wire \Controller|ulaRg|ULA0|LessThan0~9_cout ;
wire \Controller|ulaRg|ULA0|LessThan0~11_cout ;
wire \Controller|ulaRg|ULA0|LessThan0~13_cout ;
wire \Controller|ulaRg|ULA0|LessThan0~15_cout ;
wire \Controller|ulaRg|ULA0|LessThan0~17_cout ;
wire \Controller|ulaRg|ULA0|LessThan0~19_cout ;
wire \Controller|ulaRg|ULA0|LessThan0~21_cout ;
wire \Controller|ulaRg|ULA0|LessThan0~23_cout ;
wire \Controller|ulaRg|ULA0|LessThan0~25_cout ;
wire \Controller|ulaRg|ULA0|LessThan0~27_cout ;
wire \Controller|ulaRg|ULA0|LessThan0~29_cout ;
wire \Controller|ulaRg|ULA0|LessThan0~30_combout ;
wire \Controller|pcall|notit_en~1_combout ;
wire \Controller|ulaRg|ULA0|Equal12~9_combout ;
wire \Controller|ulaRg|ULA0|Add0~88_combout ;
wire \Controller|ulaRg|ULA0|Equal12~10_combout ;
wire \Controller|ulaRg|ULA0|Add0~87_combout ;
wire \Controller|ulaRg|ULA0|Add0~86_combout ;
wire \Controller|ulaRg|ULA0|Equal12~2_combout ;
wire \Controller|ulaRg|ULA0|Equal12~3_combout ;
wire \Controller|ulaRg|ULA0|Equal12~4_combout ;
wire \Controller|ulaRg|ULA0|Add0~16_combout ;
wire \Controller|ulaRg|ULA0|Equal12~0_combout ;
wire \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \Controller|ulaRg|ULA0|Add0~20_combout ;
wire \Controller|ulaRg|ULA0|Add0~21_combout ;
wire \Controller|ulaRg|ULA0|Equal12~1_combout ;
wire \Controller|ulaRg|ULA0|Equal12~5_combout ;
wire \Controller|ulaRg|ULA0|Equal12~6_combout ;
wire \Controller|ulaRg|ULA0|Equal12~7_combout ;
wire \Controller|ulaRg|ULA0|Equal12~8_combout ;
wire \Controller|ulaRg|ULA0|Equal12~11_combout ;
wire \Controller|pcall|notit_en~2_combout ;
wire \Controller|bnch_en~0_combout ;
wire \Controller|pcall|pc|count|rgst[6]~0_combout ;
wire \Controller|pcall|pc|count|rgst[6]~2_combout ;
wire \Controller|pcall|pc|Add3~0_combout ;
wire \Controller|pcall|pc|Add2~1 ;
wire \Controller|pcall|pc|Add2~2_combout ;
wire \Controller|pcall|pc|dt_in~0_combout ;
wire \Controller|pcall|pc|count|rgst[6]~1_combout ;
wire \Controller|pcall|pc|dt_in[1]~10_combout ;
wire \Controller|pcall|pc|dt_in[1]~11_combout ;
wire \Controller|pcall|pc|dt_in[1]~12_combout ;
wire \Controller|pcall|r0m|Mux6~1_combout ;
wire \Controller|pcall|r0m|Mux7~0_combout ;
wire \Controller|pcall|r0m|Mux7~1_combout ;
wire \Controller|pcall|uctl|jmp|instr_en~0_combout ;
wire \Controller|pcall|uctl|jmp|instr_en~1_combout ;
wire \Controller|pcall|uctl|jmp|instr_en~2_combout ;
wire \Controller|pcall|pc|Add4~0_combout ;
wire \Controller|pcall|pc|bnch_ct[4]~0_combout ;
wire \Controller|pcall|pc|bnch_ct[3]~1_combout ;
wire \Controller|pcall|pc|bnch_ct[2]~2_combout ;
wire \Controller|pcall|pc|Add1~3 ;
wire \Controller|pcall|pc|Add1~5 ;
wire \Controller|pcall|pc|Add1~7 ;
wire \Controller|pcall|pc|Add1~8_combout ;
wire \Controller|pcall|pc|Add3~1 ;
wire \Controller|pcall|pc|Add3~3 ;
wire \Controller|pcall|pc|Add3~5 ;
wire \Controller|pcall|pc|Add3~6_combout ;
wire \Controller|pcall|pc|Add2~3 ;
wire \Controller|pcall|pc|Add2~5 ;
wire \Controller|pcall|pc|Add2~7 ;
wire \Controller|pcall|pc|Add2~8_combout ;
wire \Controller|pcall|pc|Add0~3 ;
wire \Controller|pcall|pc|Add0~5 ;
wire \Controller|pcall|pc|Add0~7 ;
wire \Controller|pcall|pc|Add0~8_combout ;
wire \Controller|pcall|pc|dt_in[4]~16_combout ;
wire \Controller|pcall|pc|dt_in[4]~17_combout ;
wire \Controller|pcall|pc|dt_in[4]~18_combout ;
wire \Controller|pcall|r0m|Mux11~2_combout ;
wire \Controller|pcall|r0m|Mux11~1_combout ;
wire \Controller|pcall|r0m|Mux11~3_combout ;
wire \Controller|pcall|pc|Add1~6_combout ;
wire \Controller|pcall|pc|Add0~6_combout ;
wire \Controller|pcall|pc|Add3~4_combout ;
wire \Controller|pcall|pc|Add2~6_combout ;
wire \Controller|pcall|pc|dt_in[3]~19_combout ;
wire \Controller|pcall|pc|dt_in[3]~20_combout ;
wire \Controller|pcall|pc|dt_in[3]~21_combout ;
wire \Controller|pcall|r0m|Mux14~1_combout ;
wire \Controller|pcall|r0m|Mux14~0_combout ;
wire \Controller|pcall|r0m|Mux14~2_combout ;
wire \Controller|pcall|pc|Add2~0_combout ;
wire \Controller|pcall|pc|dt_in[0]~8_combout ;
wire \Controller|pcall|pc|Add1~0_combout ;
wire \Controller|pcall|pc|Add0~0_combout ;
wire \Controller|pcall|pc|dt_in[0]~7_combout ;
wire \Controller|pcall|pc|dt_in[0]~9_combout ;
wire \Controller|pcall|r0m|Mux12~1_combout ;
wire \Controller|pcall|r0m|Mux12~0_combout ;
wire \Controller|pcall|r0m|Mux12~2_combout ;
wire \Controller|pcall|pc|Add3~2_combout ;
wire \Controller|pcall|pc|Add1~4_combout ;
wire \Controller|pcall|pc|Add0~4_combout ;
wire \Controller|pcall|pc|Add2~4_combout ;
wire \Controller|pcall|pc|dt_in[2]~13_combout ;
wire \Controller|pcall|pc|dt_in[2]~14_combout ;
wire \Controller|pcall|pc|dt_in[2]~15_combout ;
wire \Controller|pcall|r0m|Mux2~0_combout ;
wire \Controller|pcall|r0m|Mux2~1_combout ;
wire \Controller|pcall|r0m|Mux2~2_combout ;
wire \Controller|pcall|pc|Add1~9 ;
wire \Controller|pcall|pc|Add1~10_combout ;
wire \Controller|pcall|pc|Add0~9 ;
wire \Controller|pcall|pc|Add0~10_combout ;
wire \Controller|pcall|pc|Add3~7 ;
wire \Controller|pcall|pc|Add3~8_combout ;
wire \Controller|pcall|pc|Add2~9 ;
wire \Controller|pcall|pc|Add2~10_combout ;
wire \Controller|pcall|pc|dt_in[5]~4_combout ;
wire \Controller|pcall|pc|dt_in[5]~5_combout ;
wire \Controller|pcall|pc|dt_in[5]~6_combout ;
wire \Controller|pcall|pc|Add1~11 ;
wire \Controller|pcall|pc|Add1~12_combout ;
wire \Controller|pcall|pc|Add3~9 ;
wire \Controller|pcall|pc|Add3~10_combout ;
wire \Controller|pcall|pc|Add0~11 ;
wire \Controller|pcall|pc|Add0~12_combout ;
wire \Controller|pcall|pc|Add2~11 ;
wire \Controller|pcall|pc|Add2~12_combout ;
wire \Controller|pcall|pc|dt_in[6]~1_combout ;
wire \Controller|pcall|pc|dt_in[6]~2_combout ;
wire \Controller|pcall|pc|dt_in[6]~3_combout ;
wire \Controller|pcall|r0m|Mux4~0_combout ;
wire \Controller|pcall|r0m|Mux6~0_combout ;
wire \Controller|pcall|r0m|Mux6~2_combout ;
wire \Controller|ulaRg|ULA0|inter_out[0]~7_combout ;
wire \Controller|ulaRg|ULA0|inter_out[0]~8_combout ;
wire \Controller|Equal2~2_combout ;
wire \Controller|ulaRg|ULA0|inter_out[0]~9_combout ;
wire \Controller|ulaRg|ULA0|out_ULA[1]~1_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[10][1]~feeder_combout ;
wire \Controller|ulaRg|Bank|conteudo_ram[10][1]~q ;
wire \SWITCH_HW2[3]~input_o ;
wire \SWITCH_HW2[2]~input_o ;
wire \Controller|ulaRg|Bank|Mux46~2_combout ;
wire \Controller|ulaRg|Bank|Mux46~3_combout ;
wire \SWITCH_HW2[1]~input_o ;
wire \Controller|ulaRg|Bank|Mux46~4_combout ;
wire \Controller|ulaRg|Bank|Mux46~5_combout ;
wire \SWITCH_HW2[0]~input_o ;
wire \Controller|ulaRg|Bank|Mux46~6_combout ;
wire \Controller|ulaRg|Bank|Mux46~7_combout ;
wire \Controller|ulaRg|Bank|Mux46~8_combout ;
wire \Controller|ulaRg|Bank|Mux46~0_combout ;
wire \Controller|ulaRg|Bank|Mux46~1_combout ;
wire \Controller|ulaRg|Bank|Mux46~9_combout ;
wire \SWITCH_HW2[4]~input_o ;
wire \Controller|ulaRg|Bank|Mux46~10_combout ;
wire \Controller|ulaRg|Bank|Mux44~2_combout ;
wire \Controller|ulaRg|Bank|Mux44~3_combout ;
wire \Controller|ulaRg|Bank|Mux44~4_combout ;
wire \Controller|ulaRg|Bank|Mux44~5_combout ;
wire \Controller|ulaRg|Bank|Mux44~6_combout ;
wire \Controller|ulaRg|Bank|Mux44~7_combout ;
wire \Controller|ulaRg|Bank|Mux44~8_combout ;
wire \Controller|ulaRg|Bank|Mux44~0_combout ;
wire \Controller|ulaRg|Bank|Mux44~1_combout ;
wire \Controller|ulaRg|Bank|Mux44~9_combout ;
wire \Controller|ulaRg|Bank|Mux44~10_combout ;
wire \Controller|ulaRg|Bank|Mux47~4_combout ;
wire \Controller|ulaRg|Bank|Mux47~5_combout ;
wire \Controller|ulaRg|Bank|Mux47~2_combout ;
wire \Controller|ulaRg|Bank|Mux47~3_combout ;
wire \Controller|ulaRg|Bank|Mux47~6_combout ;
wire \Controller|ulaRg|Bank|Mux47~0_combout ;
wire \Controller|ulaRg|Bank|Mux47~1_combout ;
wire \Controller|ulaRg|Bank|Mux47~7_combout ;
wire \Controller|ulaRg|Bank|Mux47~8_combout ;
wire \Controller|ulaRg|Bank|Mux47~9_combout ;
wire \Controller|ulaRg|Bank|Mux47~10_combout ;
wire \Controller|ulaRg|Bank|Mux45~7_combout ;
wire \Controller|ulaRg|Bank|Mux45~8_combout ;
wire \Controller|ulaRg|Bank|Mux45~2_combout ;
wire \Controller|ulaRg|Bank|Mux45~3_combout ;
wire \Controller|ulaRg|Bank|Mux45~4_combout ;
wire \Controller|ulaRg|Bank|Mux45~5_combout ;
wire \Controller|ulaRg|Bank|Mux45~6_combout ;
wire \Controller|ulaRg|Bank|Mux45~0_combout ;
wire \Controller|ulaRg|Bank|Mux45~1_combout ;
wire \Controller|ulaRg|Bank|Mux45~9_combout ;
wire \Controller|ulaRg|Bank|Mux45~10_combout ;
wire \RAMeDISP|H0|Display[0]~0_combout ;
wire \RAMeDISP|H0|Display[1]~1_combout ;
wire \RAMeDISP|H0|Display[2]~2_combout ;
wire \RAMeDISP|H0|Display[3]~3_combout ;
wire \RAMeDISP|H0|Display[4]~4_combout ;
wire \RAMeDISP|H0|Display[5]~5_combout ;
wire \RAMeDISP|H0|Display[6]~6_combout ;
wire \Controller|ulaRg|Bank|Mux43~0_combout ;
wire \Controller|ulaRg|Bank|Mux43~1_combout ;
wire \Controller|ulaRg|Bank|Mux43~7_combout ;
wire \Controller|ulaRg|Bank|Mux43~8_combout ;
wire \Controller|ulaRg|Bank|Mux43~2_combout ;
wire \Controller|ulaRg|Bank|Mux43~3_combout ;
wire \Controller|ulaRg|Bank|Mux43~4_combout ;
wire \Controller|ulaRg|Bank|Mux43~5_combout ;
wire \Controller|ulaRg|Bank|Mux43~6_combout ;
wire \Controller|ulaRg|Bank|Mux43~9_combout ;
wire \Controller|ulaRg|Bank|Mux43~10_combout ;
wire \Controller|ulaRg|Bank|Mux42~0_combout ;
wire \Controller|ulaRg|Bank|Mux42~1_combout ;
wire \Controller|ulaRg|Bank|Mux42~7_combout ;
wire \Controller|ulaRg|Bank|Mux42~8_combout ;
wire \Controller|ulaRg|Bank|Mux42~2_combout ;
wire \Controller|ulaRg|Bank|Mux42~3_combout ;
wire \Controller|ulaRg|Bank|Mux42~4_combout ;
wire \Controller|ulaRg|Bank|Mux42~5_combout ;
wire \Controller|ulaRg|Bank|Mux42~6_combout ;
wire \Controller|ulaRg|Bank|Mux42~9_combout ;
wire \Controller|ulaRg|Bank|Mux42~10_combout ;
wire \Controller|ulaRg|Bank|Mux40~2_combout ;
wire \Controller|ulaRg|Bank|Mux40~3_combout ;
wire \Controller|ulaRg|Bank|Mux40~4_combout ;
wire \Controller|ulaRg|Bank|Mux40~5_combout ;
wire \Controller|ulaRg|Bank|Mux40~6_combout ;
wire \Controller|ulaRg|Bank|Mux40~0_combout ;
wire \Controller|ulaRg|Bank|Mux40~1_combout ;
wire \Controller|ulaRg|Bank|Mux40~7_combout ;
wire \Controller|ulaRg|Bank|Mux40~8_combout ;
wire \Controller|ulaRg|Bank|Mux40~9_combout ;
wire \Controller|ulaRg|Bank|Mux40~10_combout ;
wire \Controller|ulaRg|Bank|Mux41~2_combout ;
wire \Controller|ulaRg|Bank|Mux41~3_combout ;
wire \Controller|ulaRg|Bank|Mux41~4_combout ;
wire \Controller|ulaRg|Bank|Mux41~5_combout ;
wire \Controller|ulaRg|Bank|Mux41~6_combout ;
wire \Controller|ulaRg|Bank|Mux41~0_combout ;
wire \Controller|ulaRg|Bank|Mux41~1_combout ;
wire \Controller|ulaRg|Bank|Mux41~7_combout ;
wire \Controller|ulaRg|Bank|Mux41~8_combout ;
wire \Controller|ulaRg|Bank|Mux41~9_combout ;
wire \Controller|ulaRg|Bank|Mux41~10_combout ;
wire \RAMeDISP|H1|Display[0]~0_combout ;
wire \RAMeDISP|H1|Display[1]~1_combout ;
wire \RAMeDISP|H1|Display[2]~2_combout ;
wire \RAMeDISP|H1|Display[3]~3_combout ;
wire \RAMeDISP|H1|Display[4]~4_combout ;
wire \RAMeDISP|H1|Display[5]~5_combout ;
wire \RAMeDISP|H1|Display[6]~6_combout ;
wire \RAMeDISP|add_reg[5]~feeder_combout ;
wire \RAMeDISP|add_reg[6]~feeder_combout ;
wire \RAMeDISP|add_reg[2]~feeder_combout ;
wire \RAMeDISP|Mux6~1_combout ;
wire \RAMeDISP|add_reg[1]~feeder_combout ;
wire \RAMeDISP|Mux6~0_combout ;
wire \RAMeDISP|Mux6~3_combout ;
wire \RAMeDISP|Mux6~2_combout ;
wire \RAMeDISP|Mux6~4_combout ;
wire \RAMeDISP|add_reg[0]~feeder_combout ;
wire \RAMeDISP|Mux5~2_combout ;
wire \RAMeDISP|Mux5~1_combout ;
wire \RAMeDISP|Mux5~3_combout ;
wire \RAMeDISP|Mux5~4_combout ;
wire \RAMeDISP|Mux5~5_combout ;
wire \RAMeDISP|Mux5~6_combout ;
wire \RAMeDISP|Mux5~0_combout ;
wire \RAMeDISP|Mux5~7_combout ;
wire \RAMeDISP|Mux4~1_combout ;
wire \RAMeDISP|Mux4~3_combout ;
wire \RAMeDISP|Mux4~2_combout ;
wire \RAMeDISP|Mux4~0_combout ;
wire \RAMeDISP|Mux4~4_combout ;
wire \RAMeDISP|H3|Display[0]~0_combout ;
wire \RAMeDISP|H3|Display[1]~1_combout ;
wire \RAMeDISP|H3|Display[2]~2_combout ;
wire \RAMeDISP|H3|Display[3]~3_combout ;
wire \RAMeDISP|H3|Display[4]~4_combout ;
wire \RAMeDISP|H3|Display[5]~5_combout ;
wire \RAMeDISP|H3|Display[6]~6_combout ;
wire \RAMeDISP|H4|Display[0]~22_combout ;
wire \RAMeDISP|H4|Display[0]~23_combout ;
wire \RAMeDISP|Mux3~0_combout ;
wire \RAMeDISP|Mux3~2_combout ;
wire \RAMeDISP|Mux3~1_combout ;
wire \RAMeDISP|Mux3~3_combout ;
wire \RAMeDISP|Mux0~0_combout ;
wire \RAMeDISP|Mux2~0_combout ;
wire \RAMeDISP|Mux2~1_combout ;
wire \RAMeDISP|Mux1~0_combout ;
wire \RAMeDISP|H4|Display[1]~16_combout ;
wire \RAMeDISP|H4|Display[2]~4_combout ;
wire \RAMeDISP|H4|Display[2]~21_combout ;
wire \RAMeDISP|H4|Display[3]~17_combout ;
wire \RAMeDISP|H4|Display[4]~18_combout ;
wire \RAMeDISP|H4|Display[5]~19_combout ;
wire \RAMeDISP|H4|Display[6]~20_combout ;
wire [26:0] \RAMeDISP|contador ;
wire [7:0] \RAMeDISP|conteudo_reg ;
wire [7:0] \RAMeDISP|add_reg ;
wire [271:0] \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose ;
wire [15:0] \Controller|pcall|r0m|instr ;
wire [1:0] \Controller|pcall|uctl|mq|state ;
wire [15:0] \Controller|pcall|pc|count|rgst ;
wire [1:0] \Controller|pcall|uctl|mq|state_s ;

wire [35:0] \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~0  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~1  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~2  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~3  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~dataout  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT1  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT2  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT3  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT4  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT5  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT6  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT7  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT8  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT9  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT10  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT11  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT12  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT13  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT14  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT15  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT16  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT17  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT18  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT19  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT20  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT21  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT22  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT23  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT24  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT25  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT26  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT27  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT28  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT29  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT30  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT31  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~0  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~1  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~2  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~3  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~dataout  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT1  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT2  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT3  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT4  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT5  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT6  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT7  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT8  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT9  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT10  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT11  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT12  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT13  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT14  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT15  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT16  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT17  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT18  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT19  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT20  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT21  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT22  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT23  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT24  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT25  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT26  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT27  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT28  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT29  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT30  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT31  = \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y47_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0_HW[0]~output (
	.i(\RAMeDISP|H0|Display[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0_HW[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0_HW[0]~output .bus_hold = "false";
defparam \HEX0_HW[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0_HW[1]~output (
	.i(\RAMeDISP|H0|Display[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0_HW[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0_HW[1]~output .bus_hold = "false";
defparam \HEX0_HW[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0_HW[2]~output (
	.i(!\RAMeDISP|H0|Display[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0_HW[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0_HW[2]~output .bus_hold = "false";
defparam \HEX0_HW[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0_HW[3]~output (
	.i(\RAMeDISP|H0|Display[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0_HW[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0_HW[3]~output .bus_hold = "false";
defparam \HEX0_HW[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0_HW[4]~output (
	.i(\RAMeDISP|H0|Display[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0_HW[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0_HW[4]~output .bus_hold = "false";
defparam \HEX0_HW[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0_HW[5]~output (
	.i(\RAMeDISP|H0|Display[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0_HW[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0_HW[5]~output .bus_hold = "false";
defparam \HEX0_HW[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0_HW[6]~output (
	.i(\RAMeDISP|H0|Display[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0_HW[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0_HW[6]~output .bus_hold = "false";
defparam \HEX0_HW[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1_HW[0]~output (
	.i(\RAMeDISP|H1|Display[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1_HW[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1_HW[0]~output .bus_hold = "false";
defparam \HEX1_HW[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1_HW[1]~output (
	.i(\RAMeDISP|H1|Display[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1_HW[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1_HW[1]~output .bus_hold = "false";
defparam \HEX1_HW[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1_HW[2]~output (
	.i(!\RAMeDISP|H1|Display[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1_HW[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1_HW[2]~output .bus_hold = "false";
defparam \HEX1_HW[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1_HW[3]~output (
	.i(\RAMeDISP|H1|Display[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1_HW[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1_HW[3]~output .bus_hold = "false";
defparam \HEX1_HW[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1_HW[4]~output (
	.i(\RAMeDISP|H1|Display[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1_HW[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1_HW[4]~output .bus_hold = "false";
defparam \HEX1_HW[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1_HW[5]~output (
	.i(\RAMeDISP|H1|Display[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1_HW[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1_HW[5]~output .bus_hold = "false";
defparam \HEX1_HW[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1_HW[6]~output (
	.i(\RAMeDISP|H1|Display[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1_HW[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1_HW[6]~output .bus_hold = "false";
defparam \HEX1_HW[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2_HW[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2_HW[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2_HW[0]~output .bus_hold = "false";
defparam \HEX2_HW[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2_HW[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2_HW[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2_HW[1]~output .bus_hold = "false";
defparam \HEX2_HW[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2_HW[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2_HW[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2_HW[2]~output .bus_hold = "false";
defparam \HEX2_HW[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2_HW[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2_HW[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2_HW[3]~output .bus_hold = "false";
defparam \HEX2_HW[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2_HW[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2_HW[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2_HW[4]~output .bus_hold = "false";
defparam \HEX2_HW[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2_HW[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2_HW[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2_HW[5]~output .bus_hold = "false";
defparam \HEX2_HW[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2_HW[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2_HW[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2_HW[6]~output .bus_hold = "false";
defparam \HEX2_HW[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3_HW[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3_HW[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3_HW[0]~output .bus_hold = "false";
defparam \HEX3_HW[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3_HW[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3_HW[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3_HW[1]~output .bus_hold = "false";
defparam \HEX3_HW[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3_HW[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3_HW[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3_HW[2]~output .bus_hold = "false";
defparam \HEX3_HW[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3_HW[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3_HW[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3_HW[3]~output .bus_hold = "false";
defparam \HEX3_HW[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3_HW[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3_HW[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3_HW[4]~output .bus_hold = "false";
defparam \HEX3_HW[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3_HW[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3_HW[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3_HW[5]~output .bus_hold = "false";
defparam \HEX3_HW[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3_HW[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3_HW[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3_HW[6]~output .bus_hold = "false";
defparam \HEX3_HW[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4_HW[0]~output (
	.i(\RAMeDISP|H3|Display[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4_HW[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4_HW[0]~output .bus_hold = "false";
defparam \HEX4_HW[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4_HW[1]~output (
	.i(\RAMeDISP|H3|Display[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4_HW[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4_HW[1]~output .bus_hold = "false";
defparam \HEX4_HW[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4_HW[2]~output (
	.i(!\RAMeDISP|H3|Display[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4_HW[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4_HW[2]~output .bus_hold = "false";
defparam \HEX4_HW[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4_HW[3]~output (
	.i(\RAMeDISP|H3|Display[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4_HW[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4_HW[3]~output .bus_hold = "false";
defparam \HEX4_HW[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4_HW[4]~output (
	.i(\RAMeDISP|H3|Display[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4_HW[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4_HW[4]~output .bus_hold = "false";
defparam \HEX4_HW[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4_HW[5]~output (
	.i(\RAMeDISP|H3|Display[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4_HW[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4_HW[5]~output .bus_hold = "false";
defparam \HEX4_HW[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4_HW[6]~output (
	.i(\RAMeDISP|H3|Display[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4_HW[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4_HW[6]~output .bus_hold = "false";
defparam \HEX4_HW[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5_HW[0]~output (
	.i(\RAMeDISP|H4|Display[0]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5_HW[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5_HW[0]~output .bus_hold = "false";
defparam \HEX5_HW[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5_HW[1]~output (
	.i(\RAMeDISP|H4|Display[1]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5_HW[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5_HW[1]~output .bus_hold = "false";
defparam \HEX5_HW[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5_HW[2]~output (
	.i(\RAMeDISP|H4|Display[2]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5_HW[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5_HW[2]~output .bus_hold = "false";
defparam \HEX5_HW[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5_HW[3]~output (
	.i(\RAMeDISP|H4|Display[3]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5_HW[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5_HW[3]~output .bus_hold = "false";
defparam \HEX5_HW[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5_HW[4]~output (
	.i(\RAMeDISP|H4|Display[4]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5_HW[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5_HW[4]~output .bus_hold = "false";
defparam \HEX5_HW[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5_HW[5]~output (
	.i(\RAMeDISP|H4|Display[5]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5_HW[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5_HW[5]~output .bus_hold = "false";
defparam \HEX5_HW[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5_HW[6]~output (
	.i(\RAMeDISP|H4|Display[6]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5_HW[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5_HW[6]~output .bus_hold = "false";
defparam \HEX5_HW[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N22
fiftyfivenm_io_ibuf \CLK_H_HW~input (
	.i(CLK_H_HW),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLK_H_HW~input_o ));
// synopsys translate_off
defparam \CLK_H_HW~input .bus_hold = "false";
defparam \CLK_H_HW~input .listen_to_nsleep_signal = "false";
defparam \CLK_H_HW~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
fiftyfivenm_clkctrl \CLK_H_HW~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK_H_HW~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK_H_HW~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK_H_HW~inputclkctrl .clock_type = "global clock";
defparam \CLK_H_HW~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N8
fiftyfivenm_lcell_comb \RAMeDISP|contador[2]~25 (
// Equation(s):
// \RAMeDISP|contador[2]~25_combout  = \RAMeDISP|contador [2] $ (VCC)
// \RAMeDISP|contador[2]~26  = CARRY(\RAMeDISP|contador [2])

	.dataa(gnd),
	.datab(\RAMeDISP|contador [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\RAMeDISP|contador[2]~25_combout ),
	.cout(\RAMeDISP|contador[2]~26 ));
// synopsys translate_off
defparam \RAMeDISP|contador[2]~25 .lut_mask = 16'h33CC;
defparam \RAMeDISP|contador[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N6
fiftyfivenm_lcell_comb \RAMeDISP|Add1~0 (
// Equation(s):
// \RAMeDISP|Add1~0_combout  = \RAMeDISP|contador [0] $ (VCC)
// \RAMeDISP|Add1~1  = CARRY(\RAMeDISP|contador [0])

	.dataa(gnd),
	.datab(\RAMeDISP|contador [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\RAMeDISP|Add1~0_combout ),
	.cout(\RAMeDISP|Add1~1 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~0 .lut_mask = 16'h33CC;
defparam \RAMeDISP|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N2
fiftyfivenm_lcell_comb \RAMeDISP|contador~77 (
// Equation(s):
// \RAMeDISP|contador~77_combout  = (\RAMeDISP|Add1~0_combout  & !\RAMeDISP|LessThan0~6_combout )

	.dataa(\RAMeDISP|Add1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAMeDISP|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|contador~77_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|contador~77 .lut_mask = 16'h00AA;
defparam \RAMeDISP|contador~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \RST_HW~input (
	.i(RST_HW),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\RST_HW~input_o ));
// synopsys translate_off
defparam \RST_HW~input .bus_hold = "false";
defparam \RST_HW~input .listen_to_nsleep_signal = "false";
defparam \RST_HW~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SWITCH_HW[9]~input (
	.i(SWITCH_HW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SWITCH_HW[9]~input_o ));
// synopsys translate_off
defparam \SWITCH_HW[9]~input .bus_hold = "false";
defparam \SWITCH_HW[9]~input .listen_to_nsleep_signal = "false";
defparam \SWITCH_HW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SWITCH_HW[8]~input (
	.i(SWITCH_HW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SWITCH_HW[8]~input_o ));
// synopsys translate_off
defparam \SWITCH_HW[8]~input .bus_hold = "false";
defparam \SWITCH_HW[8]~input .listen_to_nsleep_signal = "false";
defparam \SWITCH_HW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N0
fiftyfivenm_lcell_comb \RAMeDISP|contador[1]~76 (
// Equation(s):
// \RAMeDISP|contador[1]~76_combout  = (!\SWITCH_HW[9]~input_o  & ((\RAMeDISP|LessThan0~6_combout ) # (!\SWITCH_HW[8]~input_o )))

	.dataa(gnd),
	.datab(\SWITCH_HW[9]~input_o ),
	.datac(\SWITCH_HW[8]~input_o ),
	.datad(\RAMeDISP|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|contador[1]~76_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|contador[1]~76 .lut_mask = 16'h3303;
defparam \RAMeDISP|contador[1]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N3
dffeas \RAMeDISP|contador[0] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador~77_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAMeDISP|contador[1]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[0] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N8
fiftyfivenm_lcell_comb \RAMeDISP|Add1~2 (
// Equation(s):
// \RAMeDISP|Add1~2_combout  = (\RAMeDISP|contador [1] & (!\RAMeDISP|Add1~1 )) # (!\RAMeDISP|contador [1] & ((\RAMeDISP|Add1~1 ) # (GND)))
// \RAMeDISP|Add1~3  = CARRY((!\RAMeDISP|Add1~1 ) # (!\RAMeDISP|contador [1]))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~1 ),
	.combout(\RAMeDISP|Add1~2_combout ),
	.cout(\RAMeDISP|Add1~3 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~2 .lut_mask = 16'h3C3F;
defparam \RAMeDISP|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N4
fiftyfivenm_lcell_comb \RAMeDISP|contador~75 (
// Equation(s):
// \RAMeDISP|contador~75_combout  = (\RAMeDISP|Add1~2_combout  & !\RAMeDISP|LessThan0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAMeDISP|Add1~2_combout ),
	.datad(\RAMeDISP|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|contador~75_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|contador~75 .lut_mask = 16'h00F0;
defparam \RAMeDISP|contador~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N5
dffeas \RAMeDISP|contador[1] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador~75_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAMeDISP|contador[1]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[1] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N10
fiftyfivenm_lcell_comb \RAMeDISP|Add1~4 (
// Equation(s):
// \RAMeDISP|Add1~4_combout  = (\RAMeDISP|contador [2] & (\RAMeDISP|Add1~3  $ (GND))) # (!\RAMeDISP|contador [2] & (!\RAMeDISP|Add1~3  & VCC))
// \RAMeDISP|Add1~5  = CARRY((\RAMeDISP|contador [2] & !\RAMeDISP|Add1~3 ))

	.dataa(\RAMeDISP|contador [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~3 ),
	.combout(\RAMeDISP|Add1~4_combout ),
	.cout(\RAMeDISP|Add1~5 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~4 .lut_mask = 16'hA50A;
defparam \RAMeDISP|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y53_N9
dffeas \RAMeDISP|contador[2] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[2]~25_combout ),
	.asdata(\RAMeDISP|Add1~4_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[2] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N10
fiftyfivenm_lcell_comb \RAMeDISP|contador[3]~27 (
// Equation(s):
// \RAMeDISP|contador[3]~27_combout  = (\RAMeDISP|contador [3] & (!\RAMeDISP|contador[2]~26 )) # (!\RAMeDISP|contador [3] & ((\RAMeDISP|contador[2]~26 ) # (GND)))
// \RAMeDISP|contador[3]~28  = CARRY((!\RAMeDISP|contador[2]~26 ) # (!\RAMeDISP|contador [3]))

	.dataa(\RAMeDISP|contador [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[2]~26 ),
	.combout(\RAMeDISP|contador[3]~27_combout ),
	.cout(\RAMeDISP|contador[3]~28 ));
// synopsys translate_off
defparam \RAMeDISP|contador[3]~27 .lut_mask = 16'h5A5F;
defparam \RAMeDISP|contador[3]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N12
fiftyfivenm_lcell_comb \RAMeDISP|Add1~6 (
// Equation(s):
// \RAMeDISP|Add1~6_combout  = (\RAMeDISP|contador [3] & (!\RAMeDISP|Add1~5 )) # (!\RAMeDISP|contador [3] & ((\RAMeDISP|Add1~5 ) # (GND)))
// \RAMeDISP|Add1~7  = CARRY((!\RAMeDISP|Add1~5 ) # (!\RAMeDISP|contador [3]))

	.dataa(\RAMeDISP|contador [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~5 ),
	.combout(\RAMeDISP|Add1~6_combout ),
	.cout(\RAMeDISP|Add1~7 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~6 .lut_mask = 16'h5A5F;
defparam \RAMeDISP|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y53_N11
dffeas \RAMeDISP|contador[3] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[3]~27_combout ),
	.asdata(\RAMeDISP|Add1~6_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[3] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N12
fiftyfivenm_lcell_comb \RAMeDISP|contador[4]~29 (
// Equation(s):
// \RAMeDISP|contador[4]~29_combout  = (\RAMeDISP|contador [4] & ((GND) # (!\RAMeDISP|contador[3]~28 ))) # (!\RAMeDISP|contador [4] & (\RAMeDISP|contador[3]~28  $ (GND)))
// \RAMeDISP|contador[4]~30  = CARRY((\RAMeDISP|contador [4]) # (!\RAMeDISP|contador[3]~28 ))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[3]~28 ),
	.combout(\RAMeDISP|contador[4]~29_combout ),
	.cout(\RAMeDISP|contador[4]~30 ));
// synopsys translate_off
defparam \RAMeDISP|contador[4]~29 .lut_mask = 16'h3CCF;
defparam \RAMeDISP|contador[4]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N14
fiftyfivenm_lcell_comb \RAMeDISP|Add1~8 (
// Equation(s):
// \RAMeDISP|Add1~8_combout  = (\RAMeDISP|contador [4] & (\RAMeDISP|Add1~7  $ (GND))) # (!\RAMeDISP|contador [4] & (!\RAMeDISP|Add1~7  & VCC))
// \RAMeDISP|Add1~9  = CARRY((\RAMeDISP|contador [4] & !\RAMeDISP|Add1~7 ))

	.dataa(\RAMeDISP|contador [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~7 ),
	.combout(\RAMeDISP|Add1~8_combout ),
	.cout(\RAMeDISP|Add1~9 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~8 .lut_mask = 16'hA50A;
defparam \RAMeDISP|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y53_N13
dffeas \RAMeDISP|contador[4] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[4]~29_combout ),
	.asdata(\RAMeDISP|Add1~8_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[4] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N14
fiftyfivenm_lcell_comb \RAMeDISP|contador[5]~31 (
// Equation(s):
// \RAMeDISP|contador[5]~31_combout  = (\RAMeDISP|contador [5] & (!\RAMeDISP|contador[4]~30 )) # (!\RAMeDISP|contador [5] & ((\RAMeDISP|contador[4]~30 ) # (GND)))
// \RAMeDISP|contador[5]~32  = CARRY((!\RAMeDISP|contador[4]~30 ) # (!\RAMeDISP|contador [5]))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[4]~30 ),
	.combout(\RAMeDISP|contador[5]~31_combout ),
	.cout(\RAMeDISP|contador[5]~32 ));
// synopsys translate_off
defparam \RAMeDISP|contador[5]~31 .lut_mask = 16'h3C3F;
defparam \RAMeDISP|contador[5]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N16
fiftyfivenm_lcell_comb \RAMeDISP|Add1~10 (
// Equation(s):
// \RAMeDISP|Add1~10_combout  = (\RAMeDISP|contador [5] & (!\RAMeDISP|Add1~9 )) # (!\RAMeDISP|contador [5] & ((\RAMeDISP|Add1~9 ) # (GND)))
// \RAMeDISP|Add1~11  = CARRY((!\RAMeDISP|Add1~9 ) # (!\RAMeDISP|contador [5]))

	.dataa(\RAMeDISP|contador [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~9 ),
	.combout(\RAMeDISP|Add1~10_combout ),
	.cout(\RAMeDISP|Add1~11 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~10 .lut_mask = 16'h5A5F;
defparam \RAMeDISP|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y53_N15
dffeas \RAMeDISP|contador[5] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[5]~31_combout ),
	.asdata(\RAMeDISP|Add1~10_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[5] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N16
fiftyfivenm_lcell_comb \RAMeDISP|contador[6]~33 (
// Equation(s):
// \RAMeDISP|contador[6]~33_combout  = (\RAMeDISP|contador [6] & (\RAMeDISP|contador[5]~32  $ (GND))) # (!\RAMeDISP|contador [6] & (!\RAMeDISP|contador[5]~32  & VCC))
// \RAMeDISP|contador[6]~34  = CARRY((\RAMeDISP|contador [6] & !\RAMeDISP|contador[5]~32 ))

	.dataa(\RAMeDISP|contador [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[5]~32 ),
	.combout(\RAMeDISP|contador[6]~33_combout ),
	.cout(\RAMeDISP|contador[6]~34 ));
// synopsys translate_off
defparam \RAMeDISP|contador[6]~33 .lut_mask = 16'hA50A;
defparam \RAMeDISP|contador[6]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N18
fiftyfivenm_lcell_comb \RAMeDISP|Add1~12 (
// Equation(s):
// \RAMeDISP|Add1~12_combout  = (\RAMeDISP|contador [6] & (\RAMeDISP|Add1~11  $ (GND))) # (!\RAMeDISP|contador [6] & (!\RAMeDISP|Add1~11  & VCC))
// \RAMeDISP|Add1~13  = CARRY((\RAMeDISP|contador [6] & !\RAMeDISP|Add1~11 ))

	.dataa(\RAMeDISP|contador [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~11 ),
	.combout(\RAMeDISP|Add1~12_combout ),
	.cout(\RAMeDISP|Add1~13 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~12 .lut_mask = 16'hA50A;
defparam \RAMeDISP|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y53_N17
dffeas \RAMeDISP|contador[6] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[6]~33_combout ),
	.asdata(\RAMeDISP|Add1~12_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[6] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N18
fiftyfivenm_lcell_comb \RAMeDISP|contador[7]~35 (
// Equation(s):
// \RAMeDISP|contador[7]~35_combout  = (\RAMeDISP|contador [7] & (!\RAMeDISP|contador[6]~34 )) # (!\RAMeDISP|contador [7] & ((\RAMeDISP|contador[6]~34 ) # (GND)))
// \RAMeDISP|contador[7]~36  = CARRY((!\RAMeDISP|contador[6]~34 ) # (!\RAMeDISP|contador [7]))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[6]~34 ),
	.combout(\RAMeDISP|contador[7]~35_combout ),
	.cout(\RAMeDISP|contador[7]~36 ));
// synopsys translate_off
defparam \RAMeDISP|contador[7]~35 .lut_mask = 16'h3C3F;
defparam \RAMeDISP|contador[7]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N20
fiftyfivenm_lcell_comb \RAMeDISP|Add1~14 (
// Equation(s):
// \RAMeDISP|Add1~14_combout  = (\RAMeDISP|contador [7] & (!\RAMeDISP|Add1~13 )) # (!\RAMeDISP|contador [7] & ((\RAMeDISP|Add1~13 ) # (GND)))
// \RAMeDISP|Add1~15  = CARRY((!\RAMeDISP|Add1~13 ) # (!\RAMeDISP|contador [7]))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~13 ),
	.combout(\RAMeDISP|Add1~14_combout ),
	.cout(\RAMeDISP|Add1~15 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~14 .lut_mask = 16'h3C3F;
defparam \RAMeDISP|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y53_N19
dffeas \RAMeDISP|contador[7] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[7]~35_combout ),
	.asdata(\RAMeDISP|Add1~14_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[7] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N20
fiftyfivenm_lcell_comb \RAMeDISP|contador[8]~37 (
// Equation(s):
// \RAMeDISP|contador[8]~37_combout  = (\RAMeDISP|contador [8] & (\RAMeDISP|contador[7]~36  $ (GND))) # (!\RAMeDISP|contador [8] & (!\RAMeDISP|contador[7]~36  & VCC))
// \RAMeDISP|contador[8]~38  = CARRY((\RAMeDISP|contador [8] & !\RAMeDISP|contador[7]~36 ))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[7]~36 ),
	.combout(\RAMeDISP|contador[8]~37_combout ),
	.cout(\RAMeDISP|contador[8]~38 ));
// synopsys translate_off
defparam \RAMeDISP|contador[8]~37 .lut_mask = 16'hC30C;
defparam \RAMeDISP|contador[8]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N22
fiftyfivenm_lcell_comb \RAMeDISP|Add1~16 (
// Equation(s):
// \RAMeDISP|Add1~16_combout  = (\RAMeDISP|contador [8] & (\RAMeDISP|Add1~15  $ (GND))) # (!\RAMeDISP|contador [8] & (!\RAMeDISP|Add1~15  & VCC))
// \RAMeDISP|Add1~17  = CARRY((\RAMeDISP|contador [8] & !\RAMeDISP|Add1~15 ))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~15 ),
	.combout(\RAMeDISP|Add1~16_combout ),
	.cout(\RAMeDISP|Add1~17 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~16 .lut_mask = 16'hC30C;
defparam \RAMeDISP|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y53_N21
dffeas \RAMeDISP|contador[8] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[8]~37_combout ),
	.asdata(\RAMeDISP|Add1~16_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[8] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N22
fiftyfivenm_lcell_comb \RAMeDISP|contador[9]~39 (
// Equation(s):
// \RAMeDISP|contador[9]~39_combout  = (\RAMeDISP|contador [9] & (!\RAMeDISP|contador[8]~38 )) # (!\RAMeDISP|contador [9] & ((\RAMeDISP|contador[8]~38 ) # (GND)))
// \RAMeDISP|contador[9]~40  = CARRY((!\RAMeDISP|contador[8]~38 ) # (!\RAMeDISP|contador [9]))

	.dataa(\RAMeDISP|contador [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[8]~38 ),
	.combout(\RAMeDISP|contador[9]~39_combout ),
	.cout(\RAMeDISP|contador[9]~40 ));
// synopsys translate_off
defparam \RAMeDISP|contador[9]~39 .lut_mask = 16'h5A5F;
defparam \RAMeDISP|contador[9]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N24
fiftyfivenm_lcell_comb \RAMeDISP|Add1~18 (
// Equation(s):
// \RAMeDISP|Add1~18_combout  = (\RAMeDISP|contador [9] & (!\RAMeDISP|Add1~17 )) # (!\RAMeDISP|contador [9] & ((\RAMeDISP|Add1~17 ) # (GND)))
// \RAMeDISP|Add1~19  = CARRY((!\RAMeDISP|Add1~17 ) # (!\RAMeDISP|contador [9]))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~17 ),
	.combout(\RAMeDISP|Add1~18_combout ),
	.cout(\RAMeDISP|Add1~19 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~18 .lut_mask = 16'h3C3F;
defparam \RAMeDISP|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y53_N23
dffeas \RAMeDISP|contador[9] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[9]~39_combout ),
	.asdata(\RAMeDISP|Add1~18_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[9] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N24
fiftyfivenm_lcell_comb \RAMeDISP|contador[10]~41 (
// Equation(s):
// \RAMeDISP|contador[10]~41_combout  = (\RAMeDISP|contador [10] & (\RAMeDISP|contador[9]~40  $ (GND))) # (!\RAMeDISP|contador [10] & (!\RAMeDISP|contador[9]~40  & VCC))
// \RAMeDISP|contador[10]~42  = CARRY((\RAMeDISP|contador [10] & !\RAMeDISP|contador[9]~40 ))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[9]~40 ),
	.combout(\RAMeDISP|contador[10]~41_combout ),
	.cout(\RAMeDISP|contador[10]~42 ));
// synopsys translate_off
defparam \RAMeDISP|contador[10]~41 .lut_mask = 16'hC30C;
defparam \RAMeDISP|contador[10]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N26
fiftyfivenm_lcell_comb \RAMeDISP|Add1~20 (
// Equation(s):
// \RAMeDISP|Add1~20_combout  = (\RAMeDISP|contador [10] & (\RAMeDISP|Add1~19  $ (GND))) # (!\RAMeDISP|contador [10] & (!\RAMeDISP|Add1~19  & VCC))
// \RAMeDISP|Add1~21  = CARRY((\RAMeDISP|contador [10] & !\RAMeDISP|Add1~19 ))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~19 ),
	.combout(\RAMeDISP|Add1~20_combout ),
	.cout(\RAMeDISP|Add1~21 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~20 .lut_mask = 16'hC30C;
defparam \RAMeDISP|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y53_N25
dffeas \RAMeDISP|contador[10] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[10]~41_combout ),
	.asdata(\RAMeDISP|Add1~20_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[10] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N26
fiftyfivenm_lcell_comb \RAMeDISP|contador[11]~43 (
// Equation(s):
// \RAMeDISP|contador[11]~43_combout  = (\RAMeDISP|contador [11] & (!\RAMeDISP|contador[10]~42 )) # (!\RAMeDISP|contador [11] & ((\RAMeDISP|contador[10]~42 ) # (GND)))
// \RAMeDISP|contador[11]~44  = CARRY((!\RAMeDISP|contador[10]~42 ) # (!\RAMeDISP|contador [11]))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[10]~42 ),
	.combout(\RAMeDISP|contador[11]~43_combout ),
	.cout(\RAMeDISP|contador[11]~44 ));
// synopsys translate_off
defparam \RAMeDISP|contador[11]~43 .lut_mask = 16'h3C3F;
defparam \RAMeDISP|contador[11]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N28
fiftyfivenm_lcell_comb \RAMeDISP|Add1~22 (
// Equation(s):
// \RAMeDISP|Add1~22_combout  = (\RAMeDISP|contador [11] & (!\RAMeDISP|Add1~21 )) # (!\RAMeDISP|contador [11] & ((\RAMeDISP|Add1~21 ) # (GND)))
// \RAMeDISP|Add1~23  = CARRY((!\RAMeDISP|Add1~21 ) # (!\RAMeDISP|contador [11]))

	.dataa(\RAMeDISP|contador [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~21 ),
	.combout(\RAMeDISP|Add1~22_combout ),
	.cout(\RAMeDISP|Add1~23 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~22 .lut_mask = 16'h5A5F;
defparam \RAMeDISP|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y53_N27
dffeas \RAMeDISP|contador[11] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[11]~43_combout ),
	.asdata(\RAMeDISP|Add1~22_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[11] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N28
fiftyfivenm_lcell_comb \RAMeDISP|contador[12]~45 (
// Equation(s):
// \RAMeDISP|contador[12]~45_combout  = (\RAMeDISP|contador [12] & (\RAMeDISP|contador[11]~44  $ (GND))) # (!\RAMeDISP|contador [12] & (!\RAMeDISP|contador[11]~44  & VCC))
// \RAMeDISP|contador[12]~46  = CARRY((\RAMeDISP|contador [12] & !\RAMeDISP|contador[11]~44 ))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[11]~44 ),
	.combout(\RAMeDISP|contador[12]~45_combout ),
	.cout(\RAMeDISP|contador[12]~46 ));
// synopsys translate_off
defparam \RAMeDISP|contador[12]~45 .lut_mask = 16'hC30C;
defparam \RAMeDISP|contador[12]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N30
fiftyfivenm_lcell_comb \RAMeDISP|Add1~24 (
// Equation(s):
// \RAMeDISP|Add1~24_combout  = (\RAMeDISP|contador [12] & (\RAMeDISP|Add1~23  $ (GND))) # (!\RAMeDISP|contador [12] & (!\RAMeDISP|Add1~23  & VCC))
// \RAMeDISP|Add1~25  = CARRY((\RAMeDISP|contador [12] & !\RAMeDISP|Add1~23 ))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~23 ),
	.combout(\RAMeDISP|Add1~24_combout ),
	.cout(\RAMeDISP|Add1~25 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~24 .lut_mask = 16'hC30C;
defparam \RAMeDISP|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y53_N29
dffeas \RAMeDISP|contador[12] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[12]~45_combout ),
	.asdata(\RAMeDISP|Add1~24_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[12] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N30
fiftyfivenm_lcell_comb \RAMeDISP|contador[13]~47 (
// Equation(s):
// \RAMeDISP|contador[13]~47_combout  = (\RAMeDISP|contador [13] & (!\RAMeDISP|contador[12]~46 )) # (!\RAMeDISP|contador [13] & ((\RAMeDISP|contador[12]~46 ) # (GND)))
// \RAMeDISP|contador[13]~48  = CARRY((!\RAMeDISP|contador[12]~46 ) # (!\RAMeDISP|contador [13]))

	.dataa(\RAMeDISP|contador [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[12]~46 ),
	.combout(\RAMeDISP|contador[13]~47_combout ),
	.cout(\RAMeDISP|contador[13]~48 ));
// synopsys translate_off
defparam \RAMeDISP|contador[13]~47 .lut_mask = 16'h5A5F;
defparam \RAMeDISP|contador[13]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N0
fiftyfivenm_lcell_comb \RAMeDISP|Add1~26 (
// Equation(s):
// \RAMeDISP|Add1~26_combout  = (\RAMeDISP|contador [13] & (!\RAMeDISP|Add1~25 )) # (!\RAMeDISP|contador [13] & ((\RAMeDISP|Add1~25 ) # (GND)))
// \RAMeDISP|Add1~27  = CARRY((!\RAMeDISP|Add1~25 ) # (!\RAMeDISP|contador [13]))

	.dataa(\RAMeDISP|contador [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~25 ),
	.combout(\RAMeDISP|Add1~26_combout ),
	.cout(\RAMeDISP|Add1~27 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~26 .lut_mask = 16'h5A5F;
defparam \RAMeDISP|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y53_N31
dffeas \RAMeDISP|contador[13] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[13]~47_combout ),
	.asdata(\RAMeDISP|Add1~26_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[13] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N0
fiftyfivenm_lcell_comb \RAMeDISP|contador[14]~49 (
// Equation(s):
// \RAMeDISP|contador[14]~49_combout  = (\RAMeDISP|contador [14] & (\RAMeDISP|contador[13]~48  $ (GND))) # (!\RAMeDISP|contador [14] & (!\RAMeDISP|contador[13]~48  & VCC))
// \RAMeDISP|contador[14]~50  = CARRY((\RAMeDISP|contador [14] & !\RAMeDISP|contador[13]~48 ))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[13]~48 ),
	.combout(\RAMeDISP|contador[14]~49_combout ),
	.cout(\RAMeDISP|contador[14]~50 ));
// synopsys translate_off
defparam \RAMeDISP|contador[14]~49 .lut_mask = 16'hC30C;
defparam \RAMeDISP|contador[14]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N2
fiftyfivenm_lcell_comb \RAMeDISP|Add1~28 (
// Equation(s):
// \RAMeDISP|Add1~28_combout  = (\RAMeDISP|contador [14] & (\RAMeDISP|Add1~27  $ (GND))) # (!\RAMeDISP|contador [14] & (!\RAMeDISP|Add1~27  & VCC))
// \RAMeDISP|Add1~29  = CARRY((\RAMeDISP|contador [14] & !\RAMeDISP|Add1~27 ))

	.dataa(\RAMeDISP|contador [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~27 ),
	.combout(\RAMeDISP|Add1~28_combout ),
	.cout(\RAMeDISP|Add1~29 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~28 .lut_mask = 16'hA50A;
defparam \RAMeDISP|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N1
dffeas \RAMeDISP|contador[14] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[14]~49_combout ),
	.asdata(\RAMeDISP|Add1~28_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[14] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N2
fiftyfivenm_lcell_comb \RAMeDISP|contador[15]~51 (
// Equation(s):
// \RAMeDISP|contador[15]~51_combout  = (\RAMeDISP|contador [15] & (!\RAMeDISP|contador[14]~50 )) # (!\RAMeDISP|contador [15] & ((\RAMeDISP|contador[14]~50 ) # (GND)))
// \RAMeDISP|contador[15]~52  = CARRY((!\RAMeDISP|contador[14]~50 ) # (!\RAMeDISP|contador [15]))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[14]~50 ),
	.combout(\RAMeDISP|contador[15]~51_combout ),
	.cout(\RAMeDISP|contador[15]~52 ));
// synopsys translate_off
defparam \RAMeDISP|contador[15]~51 .lut_mask = 16'h3C3F;
defparam \RAMeDISP|contador[15]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N4
fiftyfivenm_lcell_comb \RAMeDISP|Add1~30 (
// Equation(s):
// \RAMeDISP|Add1~30_combout  = (\RAMeDISP|contador [15] & (!\RAMeDISP|Add1~29 )) # (!\RAMeDISP|contador [15] & ((\RAMeDISP|Add1~29 ) # (GND)))
// \RAMeDISP|Add1~31  = CARRY((!\RAMeDISP|Add1~29 ) # (!\RAMeDISP|contador [15]))

	.dataa(\RAMeDISP|contador [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~29 ),
	.combout(\RAMeDISP|Add1~30_combout ),
	.cout(\RAMeDISP|Add1~31 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~30 .lut_mask = 16'h5A5F;
defparam \RAMeDISP|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N3
dffeas \RAMeDISP|contador[15] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[15]~51_combout ),
	.asdata(\RAMeDISP|Add1~30_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[15] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N4
fiftyfivenm_lcell_comb \RAMeDISP|contador[16]~53 (
// Equation(s):
// \RAMeDISP|contador[16]~53_combout  = (\RAMeDISP|contador [16] & (\RAMeDISP|contador[15]~52  $ (GND))) # (!\RAMeDISP|contador [16] & (!\RAMeDISP|contador[15]~52  & VCC))
// \RAMeDISP|contador[16]~54  = CARRY((\RAMeDISP|contador [16] & !\RAMeDISP|contador[15]~52 ))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[15]~52 ),
	.combout(\RAMeDISP|contador[16]~53_combout ),
	.cout(\RAMeDISP|contador[16]~54 ));
// synopsys translate_off
defparam \RAMeDISP|contador[16]~53 .lut_mask = 16'hC30C;
defparam \RAMeDISP|contador[16]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N6
fiftyfivenm_lcell_comb \RAMeDISP|Add1~32 (
// Equation(s):
// \RAMeDISP|Add1~32_combout  = (\RAMeDISP|contador [16] & (\RAMeDISP|Add1~31  $ (GND))) # (!\RAMeDISP|contador [16] & (!\RAMeDISP|Add1~31  & VCC))
// \RAMeDISP|Add1~33  = CARRY((\RAMeDISP|contador [16] & !\RAMeDISP|Add1~31 ))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~31 ),
	.combout(\RAMeDISP|Add1~32_combout ),
	.cout(\RAMeDISP|Add1~33 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~32 .lut_mask = 16'hC30C;
defparam \RAMeDISP|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N5
dffeas \RAMeDISP|contador[16] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[16]~53_combout ),
	.asdata(\RAMeDISP|Add1~32_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[16] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N6
fiftyfivenm_lcell_comb \RAMeDISP|contador[17]~55 (
// Equation(s):
// \RAMeDISP|contador[17]~55_combout  = (\RAMeDISP|contador [17] & (!\RAMeDISP|contador[16]~54 )) # (!\RAMeDISP|contador [17] & ((\RAMeDISP|contador[16]~54 ) # (GND)))
// \RAMeDISP|contador[17]~56  = CARRY((!\RAMeDISP|contador[16]~54 ) # (!\RAMeDISP|contador [17]))

	.dataa(\RAMeDISP|contador [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[16]~54 ),
	.combout(\RAMeDISP|contador[17]~55_combout ),
	.cout(\RAMeDISP|contador[17]~56 ));
// synopsys translate_off
defparam \RAMeDISP|contador[17]~55 .lut_mask = 16'h5A5F;
defparam \RAMeDISP|contador[17]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N8
fiftyfivenm_lcell_comb \RAMeDISP|Add1~34 (
// Equation(s):
// \RAMeDISP|Add1~34_combout  = (\RAMeDISP|contador [17] & (!\RAMeDISP|Add1~33 )) # (!\RAMeDISP|contador [17] & ((\RAMeDISP|Add1~33 ) # (GND)))
// \RAMeDISP|Add1~35  = CARRY((!\RAMeDISP|Add1~33 ) # (!\RAMeDISP|contador [17]))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~33 ),
	.combout(\RAMeDISP|Add1~34_combout ),
	.cout(\RAMeDISP|Add1~35 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~34 .lut_mask = 16'h3C3F;
defparam \RAMeDISP|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N7
dffeas \RAMeDISP|contador[17] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[17]~55_combout ),
	.asdata(\RAMeDISP|Add1~34_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [17]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[17] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N8
fiftyfivenm_lcell_comb \RAMeDISP|contador[18]~57 (
// Equation(s):
// \RAMeDISP|contador[18]~57_combout  = (\RAMeDISP|contador [18] & (\RAMeDISP|contador[17]~56  $ (GND))) # (!\RAMeDISP|contador [18] & (!\RAMeDISP|contador[17]~56  & VCC))
// \RAMeDISP|contador[18]~58  = CARRY((\RAMeDISP|contador [18] & !\RAMeDISP|contador[17]~56 ))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[17]~56 ),
	.combout(\RAMeDISP|contador[18]~57_combout ),
	.cout(\RAMeDISP|contador[18]~58 ));
// synopsys translate_off
defparam \RAMeDISP|contador[18]~57 .lut_mask = 16'hC30C;
defparam \RAMeDISP|contador[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N10
fiftyfivenm_lcell_comb \RAMeDISP|Add1~36 (
// Equation(s):
// \RAMeDISP|Add1~36_combout  = (\RAMeDISP|contador [18] & (\RAMeDISP|Add1~35  $ (GND))) # (!\RAMeDISP|contador [18] & (!\RAMeDISP|Add1~35  & VCC))
// \RAMeDISP|Add1~37  = CARRY((\RAMeDISP|contador [18] & !\RAMeDISP|Add1~35 ))

	.dataa(\RAMeDISP|contador [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~35 ),
	.combout(\RAMeDISP|Add1~36_combout ),
	.cout(\RAMeDISP|Add1~37 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~36 .lut_mask = 16'hA50A;
defparam \RAMeDISP|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N9
dffeas \RAMeDISP|contador[18] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[18]~57_combout ),
	.asdata(\RAMeDISP|Add1~36_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [18]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[18] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N10
fiftyfivenm_lcell_comb \RAMeDISP|contador[19]~59 (
// Equation(s):
// \RAMeDISP|contador[19]~59_combout  = (\RAMeDISP|contador [19] & (!\RAMeDISP|contador[18]~58 )) # (!\RAMeDISP|contador [19] & ((\RAMeDISP|contador[18]~58 ) # (GND)))
// \RAMeDISP|contador[19]~60  = CARRY((!\RAMeDISP|contador[18]~58 ) # (!\RAMeDISP|contador [19]))

	.dataa(\RAMeDISP|contador [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[18]~58 ),
	.combout(\RAMeDISP|contador[19]~59_combout ),
	.cout(\RAMeDISP|contador[19]~60 ));
// synopsys translate_off
defparam \RAMeDISP|contador[19]~59 .lut_mask = 16'h5A5F;
defparam \RAMeDISP|contador[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N12
fiftyfivenm_lcell_comb \RAMeDISP|Add1~38 (
// Equation(s):
// \RAMeDISP|Add1~38_combout  = (\RAMeDISP|contador [19] & (!\RAMeDISP|Add1~37 )) # (!\RAMeDISP|contador [19] & ((\RAMeDISP|Add1~37 ) # (GND)))
// \RAMeDISP|Add1~39  = CARRY((!\RAMeDISP|Add1~37 ) # (!\RAMeDISP|contador [19]))

	.dataa(\RAMeDISP|contador [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~37 ),
	.combout(\RAMeDISP|Add1~38_combout ),
	.cout(\RAMeDISP|Add1~39 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~38 .lut_mask = 16'h5A5F;
defparam \RAMeDISP|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N11
dffeas \RAMeDISP|contador[19] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[19]~59_combout ),
	.asdata(\RAMeDISP|Add1~38_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [19]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[19] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N12
fiftyfivenm_lcell_comb \RAMeDISP|contador[20]~61 (
// Equation(s):
// \RAMeDISP|contador[20]~61_combout  = (\RAMeDISP|contador [20] & (\RAMeDISP|contador[19]~60  $ (GND))) # (!\RAMeDISP|contador [20] & (!\RAMeDISP|contador[19]~60  & VCC))
// \RAMeDISP|contador[20]~62  = CARRY((\RAMeDISP|contador [20] & !\RAMeDISP|contador[19]~60 ))

	.dataa(\RAMeDISP|contador [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[19]~60 ),
	.combout(\RAMeDISP|contador[20]~61_combout ),
	.cout(\RAMeDISP|contador[20]~62 ));
// synopsys translate_off
defparam \RAMeDISP|contador[20]~61 .lut_mask = 16'hA50A;
defparam \RAMeDISP|contador[20]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N14
fiftyfivenm_lcell_comb \RAMeDISP|Add1~40 (
// Equation(s):
// \RAMeDISP|Add1~40_combout  = (\RAMeDISP|contador [20] & (\RAMeDISP|Add1~39  $ (GND))) # (!\RAMeDISP|contador [20] & (!\RAMeDISP|Add1~39  & VCC))
// \RAMeDISP|Add1~41  = CARRY((\RAMeDISP|contador [20] & !\RAMeDISP|Add1~39 ))

	.dataa(\RAMeDISP|contador [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~39 ),
	.combout(\RAMeDISP|Add1~40_combout ),
	.cout(\RAMeDISP|Add1~41 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~40 .lut_mask = 16'hA50A;
defparam \RAMeDISP|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N13
dffeas \RAMeDISP|contador[20] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[20]~61_combout ),
	.asdata(\RAMeDISP|Add1~40_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [20]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[20] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N14
fiftyfivenm_lcell_comb \RAMeDISP|contador[21]~63 (
// Equation(s):
// \RAMeDISP|contador[21]~63_combout  = (\RAMeDISP|contador [21] & (!\RAMeDISP|contador[20]~62 )) # (!\RAMeDISP|contador [21] & ((\RAMeDISP|contador[20]~62 ) # (GND)))
// \RAMeDISP|contador[21]~64  = CARRY((!\RAMeDISP|contador[20]~62 ) # (!\RAMeDISP|contador [21]))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[20]~62 ),
	.combout(\RAMeDISP|contador[21]~63_combout ),
	.cout(\RAMeDISP|contador[21]~64 ));
// synopsys translate_off
defparam \RAMeDISP|contador[21]~63 .lut_mask = 16'h3C3F;
defparam \RAMeDISP|contador[21]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N16
fiftyfivenm_lcell_comb \RAMeDISP|Add1~42 (
// Equation(s):
// \RAMeDISP|Add1~42_combout  = (\RAMeDISP|contador [21] & (!\RAMeDISP|Add1~41 )) # (!\RAMeDISP|contador [21] & ((\RAMeDISP|Add1~41 ) # (GND)))
// \RAMeDISP|Add1~43  = CARRY((!\RAMeDISP|Add1~41 ) # (!\RAMeDISP|contador [21]))

	.dataa(\RAMeDISP|contador [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~41 ),
	.combout(\RAMeDISP|Add1~42_combout ),
	.cout(\RAMeDISP|Add1~43 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~42 .lut_mask = 16'h5A5F;
defparam \RAMeDISP|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N15
dffeas \RAMeDISP|contador[21] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[21]~63_combout ),
	.asdata(\RAMeDISP|Add1~42_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [21]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[21] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N16
fiftyfivenm_lcell_comb \RAMeDISP|contador[22]~65 (
// Equation(s):
// \RAMeDISP|contador[22]~65_combout  = (\RAMeDISP|contador [22] & (\RAMeDISP|contador[21]~64  $ (GND))) # (!\RAMeDISP|contador [22] & (!\RAMeDISP|contador[21]~64  & VCC))
// \RAMeDISP|contador[22]~66  = CARRY((\RAMeDISP|contador [22] & !\RAMeDISP|contador[21]~64 ))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[21]~64 ),
	.combout(\RAMeDISP|contador[22]~65_combout ),
	.cout(\RAMeDISP|contador[22]~66 ));
// synopsys translate_off
defparam \RAMeDISP|contador[22]~65 .lut_mask = 16'hC30C;
defparam \RAMeDISP|contador[22]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N18
fiftyfivenm_lcell_comb \RAMeDISP|Add1~44 (
// Equation(s):
// \RAMeDISP|Add1~44_combout  = (\RAMeDISP|contador [22] & (\RAMeDISP|Add1~43  $ (GND))) # (!\RAMeDISP|contador [22] & (!\RAMeDISP|Add1~43  & VCC))
// \RAMeDISP|Add1~45  = CARRY((\RAMeDISP|contador [22] & !\RAMeDISP|Add1~43 ))

	.dataa(\RAMeDISP|contador [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~43 ),
	.combout(\RAMeDISP|Add1~44_combout ),
	.cout(\RAMeDISP|Add1~45 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~44 .lut_mask = 16'hA50A;
defparam \RAMeDISP|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N17
dffeas \RAMeDISP|contador[22] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[22]~65_combout ),
	.asdata(\RAMeDISP|Add1~44_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [22]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[22] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N18
fiftyfivenm_lcell_comb \RAMeDISP|contador[23]~67 (
// Equation(s):
// \RAMeDISP|contador[23]~67_combout  = (\RAMeDISP|contador [23] & (!\RAMeDISP|contador[22]~66 )) # (!\RAMeDISP|contador [23] & ((\RAMeDISP|contador[22]~66 ) # (GND)))
// \RAMeDISP|contador[23]~68  = CARRY((!\RAMeDISP|contador[22]~66 ) # (!\RAMeDISP|contador [23]))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[22]~66 ),
	.combout(\RAMeDISP|contador[23]~67_combout ),
	.cout(\RAMeDISP|contador[23]~68 ));
// synopsys translate_off
defparam \RAMeDISP|contador[23]~67 .lut_mask = 16'h3C3F;
defparam \RAMeDISP|contador[23]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N20
fiftyfivenm_lcell_comb \RAMeDISP|Add1~46 (
// Equation(s):
// \RAMeDISP|Add1~46_combout  = (\RAMeDISP|contador [23] & (!\RAMeDISP|Add1~45 )) # (!\RAMeDISP|contador [23] & ((\RAMeDISP|Add1~45 ) # (GND)))
// \RAMeDISP|Add1~47  = CARRY((!\RAMeDISP|Add1~45 ) # (!\RAMeDISP|contador [23]))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~45 ),
	.combout(\RAMeDISP|Add1~46_combout ),
	.cout(\RAMeDISP|Add1~47 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~46 .lut_mask = 16'h3C3F;
defparam \RAMeDISP|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N19
dffeas \RAMeDISP|contador[23] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[23]~67_combout ),
	.asdata(\RAMeDISP|Add1~46_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [23]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[23] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N20
fiftyfivenm_lcell_comb \RAMeDISP|contador[24]~69 (
// Equation(s):
// \RAMeDISP|contador[24]~69_combout  = (\RAMeDISP|contador [24] & (\RAMeDISP|contador[23]~68  $ (GND))) # (!\RAMeDISP|contador [24] & (!\RAMeDISP|contador[23]~68  & VCC))
// \RAMeDISP|contador[24]~70  = CARRY((\RAMeDISP|contador [24] & !\RAMeDISP|contador[23]~68 ))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[23]~68 ),
	.combout(\RAMeDISP|contador[24]~69_combout ),
	.cout(\RAMeDISP|contador[24]~70 ));
// synopsys translate_off
defparam \RAMeDISP|contador[24]~69 .lut_mask = 16'hC30C;
defparam \RAMeDISP|contador[24]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N22
fiftyfivenm_lcell_comb \RAMeDISP|Add1~48 (
// Equation(s):
// \RAMeDISP|Add1~48_combout  = (\RAMeDISP|contador [24] & (\RAMeDISP|Add1~47  $ (GND))) # (!\RAMeDISP|contador [24] & (!\RAMeDISP|Add1~47  & VCC))
// \RAMeDISP|Add1~49  = CARRY((\RAMeDISP|contador [24] & !\RAMeDISP|Add1~47 ))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~47 ),
	.combout(\RAMeDISP|Add1~48_combout ),
	.cout(\RAMeDISP|Add1~49 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~48 .lut_mask = 16'hC30C;
defparam \RAMeDISP|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N21
dffeas \RAMeDISP|contador[24] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[24]~69_combout ),
	.asdata(\RAMeDISP|Add1~48_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [24]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[24] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N22
fiftyfivenm_lcell_comb \RAMeDISP|contador[25]~71 (
// Equation(s):
// \RAMeDISP|contador[25]~71_combout  = (\RAMeDISP|contador [25] & (!\RAMeDISP|contador[24]~70 )) # (!\RAMeDISP|contador [25] & ((\RAMeDISP|contador[24]~70 ) # (GND)))
// \RAMeDISP|contador[25]~72  = CARRY((!\RAMeDISP|contador[24]~70 ) # (!\RAMeDISP|contador [25]))

	.dataa(\RAMeDISP|contador [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|contador[24]~70 ),
	.combout(\RAMeDISP|contador[25]~71_combout ),
	.cout(\RAMeDISP|contador[25]~72 ));
// synopsys translate_off
defparam \RAMeDISP|contador[25]~71 .lut_mask = 16'h5A5F;
defparam \RAMeDISP|contador[25]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N24
fiftyfivenm_lcell_comb \RAMeDISP|Add1~50 (
// Equation(s):
// \RAMeDISP|Add1~50_combout  = (\RAMeDISP|contador [25] & (!\RAMeDISP|Add1~49 )) # (!\RAMeDISP|contador [25] & ((\RAMeDISP|Add1~49 ) # (GND)))
// \RAMeDISP|Add1~51  = CARRY((!\RAMeDISP|Add1~49 ) # (!\RAMeDISP|contador [25]))

	.dataa(gnd),
	.datab(\RAMeDISP|contador [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAMeDISP|Add1~49 ),
	.combout(\RAMeDISP|Add1~50_combout ),
	.cout(\RAMeDISP|Add1~51 ));
// synopsys translate_off
defparam \RAMeDISP|Add1~50 .lut_mask = 16'h3C3F;
defparam \RAMeDISP|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N23
dffeas \RAMeDISP|contador[25] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[25]~71_combout ),
	.asdata(\RAMeDISP|Add1~50_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [25]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[25] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N24
fiftyfivenm_lcell_comb \RAMeDISP|contador[26]~73 (
// Equation(s):
// \RAMeDISP|contador[26]~73_combout  = \RAMeDISP|contador[25]~72  $ (!\RAMeDISP|contador [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAMeDISP|contador [26]),
	.cin(\RAMeDISP|contador[25]~72 ),
	.combout(\RAMeDISP|contador[26]~73_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|contador[26]~73 .lut_mask = 16'hF00F;
defparam \RAMeDISP|contador[26]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N26
fiftyfivenm_lcell_comb \RAMeDISP|Add1~52 (
// Equation(s):
// \RAMeDISP|Add1~52_combout  = \RAMeDISP|Add1~51  $ (!\RAMeDISP|contador [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAMeDISP|contador [26]),
	.cin(\RAMeDISP|Add1~51 ),
	.combout(\RAMeDISP|Add1~52_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Add1~52 .lut_mask = 16'hF00F;
defparam \RAMeDISP|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N25
dffeas \RAMeDISP|contador[26] (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|contador[26]~73_combout ),
	.asdata(\RAMeDISP|Add1~52_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(\RAMeDISP|LessThan0~6_combout ),
	.sload(!\SWITCH_HW[8]~input_o ),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|contador [26]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|contador[26] .is_wysiwyg = "true";
defparam \RAMeDISP|contador[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N30
fiftyfivenm_lcell_comb \RAMeDISP|LessThan0~0 (
// Equation(s):
// \RAMeDISP|LessThan0~0_combout  = (((!\RAMeDISP|contador [19]) # (!\RAMeDISP|contador [21])) # (!\RAMeDISP|contador [22])) # (!\RAMeDISP|contador [20])

	.dataa(\RAMeDISP|contador [20]),
	.datab(\RAMeDISP|contador [22]),
	.datac(\RAMeDISP|contador [21]),
	.datad(\RAMeDISP|contador [19]),
	.cin(gnd),
	.combout(\RAMeDISP|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \RAMeDISP|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N28
fiftyfivenm_lcell_comb \RAMeDISP|LessThan0~1 (
// Equation(s):
// \RAMeDISP|LessThan0~1_combout  = (\RAMeDISP|LessThan0~0_combout ) # (!\RAMeDISP|contador [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAMeDISP|LessThan0~0_combout ),
	.datad(\RAMeDISP|contador [23]),
	.cin(gnd),
	.combout(\RAMeDISP|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|LessThan0~1 .lut_mask = 16'hF0FF;
defparam \RAMeDISP|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N12
fiftyfivenm_lcell_comb \RAMeDISP|LessThan0~3 (
// Equation(s):
// \RAMeDISP|LessThan0~3_combout  = (!\RAMeDISP|contador [10] & (!\RAMeDISP|contador [7] & (!\RAMeDISP|contador [8] & !\RAMeDISP|contador [9])))

	.dataa(\RAMeDISP|contador [10]),
	.datab(\RAMeDISP|contador [7]),
	.datac(\RAMeDISP|contador [8]),
	.datad(\RAMeDISP|contador [9]),
	.cin(gnd),
	.combout(\RAMeDISP|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|LessThan0~3 .lut_mask = 16'h0001;
defparam \RAMeDISP|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N26
fiftyfivenm_lcell_comb \RAMeDISP|LessThan0~2 (
// Equation(s):
// \RAMeDISP|LessThan0~2_combout  = (((!\RAMeDISP|contador [15]) # (!\RAMeDISP|contador [12])) # (!\RAMeDISP|contador [14])) # (!\RAMeDISP|contador [13])

	.dataa(\RAMeDISP|contador [13]),
	.datab(\RAMeDISP|contador [14]),
	.datac(\RAMeDISP|contador [12]),
	.datad(\RAMeDISP|contador [15]),
	.cin(gnd),
	.combout(\RAMeDISP|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|LessThan0~2 .lut_mask = 16'h7FFF;
defparam \RAMeDISP|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N6
fiftyfivenm_lcell_comb \RAMeDISP|LessThan0~4 (
// Equation(s):
// \RAMeDISP|LessThan0~4_combout  = (!\RAMeDISP|contador [16] & ((\RAMeDISP|LessThan0~2_combout ) # ((!\RAMeDISP|contador [11] & \RAMeDISP|LessThan0~3_combout ))))

	.dataa(\RAMeDISP|contador [16]),
	.datab(\RAMeDISP|contador [11]),
	.datac(\RAMeDISP|LessThan0~3_combout ),
	.datad(\RAMeDISP|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|LessThan0~4 .lut_mask = 16'h5510;
defparam \RAMeDISP|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N4
fiftyfivenm_lcell_comb \RAMeDISP|LessThan0~5 (
// Equation(s):
// \RAMeDISP|LessThan0~5_combout  = (\RAMeDISP|LessThan0~1_combout ) # ((!\RAMeDISP|contador [18] & ((\RAMeDISP|LessThan0~4_combout ) # (!\RAMeDISP|contador [17]))))

	.dataa(\RAMeDISP|contador [18]),
	.datab(\RAMeDISP|contador [17]),
	.datac(\RAMeDISP|LessThan0~1_combout ),
	.datad(\RAMeDISP|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|LessThan0~5 .lut_mask = 16'hF5F1;
defparam \RAMeDISP|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N2
fiftyfivenm_lcell_comb \RAMeDISP|LessThan0~6 (
// Equation(s):
// \RAMeDISP|LessThan0~6_combout  = (\RAMeDISP|contador [26]) # ((\RAMeDISP|contador [25] & ((\RAMeDISP|contador [24]) # (!\RAMeDISP|LessThan0~5_combout ))))

	.dataa(\RAMeDISP|contador [26]),
	.datab(\RAMeDISP|contador [25]),
	.datac(\RAMeDISP|LessThan0~5_combout ),
	.datad(\RAMeDISP|contador [24]),
	.cin(gnd),
	.combout(\RAMeDISP|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|LessThan0~6 .lut_mask = 16'hEEAE;
defparam \RAMeDISP|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N0
fiftyfivenm_lcell_comb \RAMeDISP|clk_div~feeder (
// Equation(s):
// \RAMeDISP|clk_div~feeder_combout  = \RAMeDISP|LessThan0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAMeDISP|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|clk_div~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|clk_div~feeder .lut_mask = 16'hFF00;
defparam \RAMeDISP|clk_div~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y53_N1
dffeas \RAMeDISP|clk_div (
	.clk(\CLK_H_HW~inputclkctrl_outclk ),
	.d(\RAMeDISP|clk_div~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SWITCH_HW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|clk_div~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|clk_div .is_wysiwyg = "true";
defparam \RAMeDISP|clk_div .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
fiftyfivenm_clkctrl \RAMeDISP|clk_div~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RAMeDISP|clk_div~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RAMeDISP|clk_div~clkctrl_outclk ));
// synopsys translate_off
defparam \RAMeDISP|clk_div~clkctrl .clock_type = "global clock";
defparam \RAMeDISP|clk_div~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N8
fiftyfivenm_lcell_comb \Controller|pcall|uctl|mq|Mod0|auto_generated|divider|divider|StageOut[2]~1 (
// Equation(s):
// \Controller|pcall|uctl|mq|Mod0|auto_generated|divider|divider|StageOut[2]~1_combout  = (!\Controller|pcall|uctl|mq|state_s [0] & !\Controller|pcall|uctl|mq|state_s [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|pcall|uctl|mq|state_s [0]),
	.datad(\Controller|pcall|uctl|mq|state_s [1]),
	.cin(gnd),
	.combout(\Controller|pcall|uctl|mq|Mod0|auto_generated|divider|divider|StageOut[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|uctl|mq|Mod0|auto_generated|divider|divider|StageOut[2]~1 .lut_mask = 16'h000F;
defparam \Controller|pcall|uctl|mq|Mod0|auto_generated|divider|divider|StageOut[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N9
dffeas \Controller|pcall|uctl|mq|state_s[0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|pcall|uctl|mq|Mod0|auto_generated|divider|divider|StageOut[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST_HW~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|uctl|mq|state_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|uctl|mq|state_s[0] .is_wysiwyg = "true";
defparam \Controller|pcall|uctl|mq|state_s[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N18
fiftyfivenm_lcell_comb \Controller|pcall|uctl|mq|Mod0|auto_generated|divider|divider|StageOut[3]~0 (
// Equation(s):
// \Controller|pcall|uctl|mq|Mod0|auto_generated|divider|divider|StageOut[3]~0_combout  = (!\Controller|pcall|uctl|mq|state_s [1] & \Controller|pcall|uctl|mq|state_s [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|pcall|uctl|mq|state_s [1]),
	.datad(\Controller|pcall|uctl|mq|state_s [0]),
	.cin(gnd),
	.combout(\Controller|pcall|uctl|mq|Mod0|auto_generated|divider|divider|StageOut[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|uctl|mq|Mod0|auto_generated|divider|divider|StageOut[3]~0 .lut_mask = 16'h0F00;
defparam \Controller|pcall|uctl|mq|Mod0|auto_generated|divider|divider|StageOut[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N19
dffeas \Controller|pcall|uctl|mq|state_s[1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|pcall|uctl|mq|Mod0|auto_generated|divider|divider|StageOut[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST_HW~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|uctl|mq|state_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|uctl|mq|state_s[1] .is_wysiwyg = "true";
defparam \Controller|pcall|uctl|mq|state_s[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N19
dffeas \Controller|pcall|uctl|mq|state[1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|pcall|uctl|mq|state_s [1]),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|uctl|mq|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|uctl|mq|state[1] .is_wysiwyg = "true";
defparam \Controller|pcall|uctl|mq|state[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N5
dffeas \Controller|pcall|uctl|mq|state[0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|pcall|uctl|mq|state_s [0]),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|uctl|mq|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|uctl|mq|state[0] .is_wysiwyg = "true";
defparam \Controller|pcall|uctl|mq|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N14
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux13~1 (
// Equation(s):
// \Controller|pcall|r0m|Mux13~1_combout  = (\Controller|pcall|pc|count|rgst [2] & (((!\Controller|pcall|pc|count|rgst [0] & !\Controller|pcall|pc|count|rgst [1])) # (!\Controller|pcall|pc|count|rgst [4]))) # (!\Controller|pcall|pc|count|rgst [2] & 
// ((\Controller|pcall|pc|count|rgst [0] & (\Controller|pcall|pc|count|rgst [1])) # (!\Controller|pcall|pc|count|rgst [0] & ((\Controller|pcall|pc|count|rgst [4])))))

	.dataa(\Controller|pcall|pc|count|rgst [0]),
	.datab(\Controller|pcall|pc|count|rgst [2]),
	.datac(\Controller|pcall|pc|count|rgst [1]),
	.datad(\Controller|pcall|pc|count|rgst [4]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux13~1 .lut_mask = 16'h35EC;
defparam \Controller|pcall|r0m|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N0
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux13~0 (
// Equation(s):
// \Controller|pcall|r0m|Mux13~0_combout  = (\Controller|pcall|pc|count|rgst [0] & (\Controller|pcall|pc|count|rgst [1] & (\Controller|pcall|pc|count|rgst [2] $ (\Controller|pcall|pc|count|rgst [4]))))

	.dataa(\Controller|pcall|pc|count|rgst [0]),
	.datab(\Controller|pcall|pc|count|rgst [2]),
	.datac(\Controller|pcall|pc|count|rgst [1]),
	.datad(\Controller|pcall|pc|count|rgst [4]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux13~0 .lut_mask = 16'h2080;
defparam \Controller|pcall|r0m|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N24
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux13~2 (
// Equation(s):
// \Controller|pcall|r0m|Mux13~2_combout  = (\Controller|pcall|r0m|Mux4~0_combout  & ((\Controller|pcall|pc|count|rgst [3] & ((\Controller|pcall|r0m|Mux13~0_combout ))) # (!\Controller|pcall|pc|count|rgst [3] & (\Controller|pcall|r0m|Mux13~1_combout ))))

	.dataa(\Controller|pcall|r0m|Mux4~0_combout ),
	.datab(\Controller|pcall|r0m|Mux13~1_combout ),
	.datac(\Controller|pcall|pc|count|rgst [3]),
	.datad(\Controller|pcall|r0m|Mux13~0_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux13~2 .lut_mask = 16'hA808;
defparam \Controller|pcall|r0m|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N15
dffeas \Controller|pcall|r0m|instr[1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|pcall|r0m|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|r0m|instr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|r0m|instr[1] .is_wysiwyg = "true";
defparam \Controller|pcall|r0m|instr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N12
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add0~0 (
// Equation(s):
// \Controller|pcall|pc|Add0~0_combout  = \Controller|pcall|pc|count|rgst [0] $ (VCC)
// \Controller|pcall|pc|Add0~1  = CARRY(\Controller|pcall|pc|count|rgst [0])

	.dataa(\Controller|pcall|pc|count|rgst [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controller|pcall|pc|Add0~0_combout ),
	.cout(\Controller|pcall|pc|Add0~1 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add0~0 .lut_mask = 16'h55AA;
defparam \Controller|pcall|pc|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N14
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add0~2 (
// Equation(s):
// \Controller|pcall|pc|Add0~2_combout  = (\Controller|pcall|pc|count|rgst [1] & (!\Controller|pcall|pc|Add0~1 )) # (!\Controller|pcall|pc|count|rgst [1] & ((\Controller|pcall|pc|Add0~1 ) # (GND)))
// \Controller|pcall|pc|Add0~3  = CARRY((!\Controller|pcall|pc|Add0~1 ) # (!\Controller|pcall|pc|count|rgst [1]))

	.dataa(\Controller|pcall|pc|count|rgst [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|pcall|pc|Add0~1 ),
	.combout(\Controller|pcall|pc|Add0~2_combout ),
	.cout(\Controller|pcall|pc|Add0~3 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add0~2 .lut_mask = 16'h5A5F;
defparam \Controller|pcall|pc|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N4
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux10~1 (
// Equation(s):
// \Controller|pcall|r0m|Mux10~1_combout  = (\Controller|pcall|pc|count|rgst [1] & ((\Controller|pcall|pc|count|rgst [2] & (\Controller|pcall|pc|count|rgst [0] $ (!\Controller|pcall|pc|count|rgst [3]))) # (!\Controller|pcall|pc|count|rgst [2] & 
// (!\Controller|pcall|pc|count|rgst [0] & \Controller|pcall|pc|count|rgst [3]))))

	.dataa(\Controller|pcall|pc|count|rgst [2]),
	.datab(\Controller|pcall|pc|count|rgst [1]),
	.datac(\Controller|pcall|pc|count|rgst [0]),
	.datad(\Controller|pcall|pc|count|rgst [3]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux10~1 .lut_mask = 16'h8408;
defparam \Controller|pcall|r0m|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N22
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux11~0 (
// Equation(s):
// \Controller|pcall|r0m|Mux11~0_combout  = (!\Controller|pcall|pc|count|rgst [0] & \Controller|pcall|pc|count|rgst [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|pcall|pc|count|rgst [0]),
	.datad(\Controller|pcall|pc|count|rgst [2]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux11~0 .lut_mask = 16'h0F00;
defparam \Controller|pcall|r0m|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N26
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux10~0 (
// Equation(s):
// \Controller|pcall|r0m|Mux10~0_combout  = (\Controller|pcall|r0m|Mux11~0_combout  & (\Controller|pcall|pc|count|rgst [3] & (\Controller|pcall|pc|count|rgst [4] & !\Controller|pcall|pc|count|rgst [1])))

	.dataa(\Controller|pcall|r0m|Mux11~0_combout ),
	.datab(\Controller|pcall|pc|count|rgst [3]),
	.datac(\Controller|pcall|pc|count|rgst [4]),
	.datad(\Controller|pcall|pc|count|rgst [1]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux10~0 .lut_mask = 16'h0080;
defparam \Controller|pcall|r0m|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N6
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux10~2 (
// Equation(s):
// \Controller|pcall|r0m|Mux10~2_combout  = (\Controller|pcall|r0m|Mux4~0_combout  & ((\Controller|pcall|r0m|Mux10~0_combout ) # ((!\Controller|pcall|pc|count|rgst [4] & \Controller|pcall|r0m|Mux10~1_combout ))))

	.dataa(\Controller|pcall|pc|count|rgst [4]),
	.datab(\Controller|pcall|r0m|Mux10~1_combout ),
	.datac(\Controller|pcall|r0m|Mux4~0_combout ),
	.datad(\Controller|pcall|r0m|Mux10~0_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux10~2 .lut_mask = 16'hF040;
defparam \Controller|pcall|r0m|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N7
dffeas \Controller|pcall|r0m|instr[4] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|pcall|r0m|Mux10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|r0m|instr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|r0m|instr[4] .is_wysiwyg = "true";
defparam \Controller|pcall|r0m|instr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N30
fiftyfivenm_lcell_comb \Controller|pcall|pc|bnch_ct[1]~3 (
// Equation(s):
// \Controller|pcall|pc|bnch_ct[1]~3_combout  = \Controller|pcall|r0m|instr [1] $ (((\Controller|pcall|r0m|instr [0]) # (\Controller|pcall|r0m|instr [4])))

	.dataa(\Controller|pcall|r0m|instr [1]),
	.datab(\Controller|pcall|r0m|instr [0]),
	.datac(gnd),
	.datad(\Controller|pcall|r0m|instr [4]),
	.cin(gnd),
	.combout(\Controller|pcall|pc|bnch_ct[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|bnch_ct[1]~3 .lut_mask = 16'h5566;
defparam \Controller|pcall|pc|bnch_ct[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N0
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add1~0 (
// Equation(s):
// \Controller|pcall|pc|Add1~0_combout  = (\Controller|pcall|pc|count|rgst [0] & ((\Controller|pcall|r0m|instr [0]) # (GND))) # (!\Controller|pcall|pc|count|rgst [0] & (\Controller|pcall|r0m|instr [0] $ (VCC)))
// \Controller|pcall|pc|Add1~1  = CARRY((\Controller|pcall|pc|count|rgst [0]) # (\Controller|pcall|r0m|instr [0]))

	.dataa(\Controller|pcall|pc|count|rgst [0]),
	.datab(\Controller|pcall|r0m|instr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controller|pcall|pc|Add1~0_combout ),
	.cout(\Controller|pcall|pc|Add1~1 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add1~0 .lut_mask = 16'h99EE;
defparam \Controller|pcall|pc|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N2
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add1~2 (
// Equation(s):
// \Controller|pcall|pc|Add1~2_combout  = (\Controller|pcall|pc|bnch_ct[1]~3_combout  & ((\Controller|pcall|pc|count|rgst [1] & (!\Controller|pcall|pc|Add1~1 )) # (!\Controller|pcall|pc|count|rgst [1] & ((\Controller|pcall|pc|Add1~1 ) # (GND))))) # 
// (!\Controller|pcall|pc|bnch_ct[1]~3_combout  & ((\Controller|pcall|pc|count|rgst [1] & (\Controller|pcall|pc|Add1~1  & VCC)) # (!\Controller|pcall|pc|count|rgst [1] & (!\Controller|pcall|pc|Add1~1 ))))
// \Controller|pcall|pc|Add1~3  = CARRY((\Controller|pcall|pc|bnch_ct[1]~3_combout  & ((!\Controller|pcall|pc|Add1~1 ) # (!\Controller|pcall|pc|count|rgst [1]))) # (!\Controller|pcall|pc|bnch_ct[1]~3_combout  & (!\Controller|pcall|pc|count|rgst [1] & 
// !\Controller|pcall|pc|Add1~1 )))

	.dataa(\Controller|pcall|pc|bnch_ct[1]~3_combout ),
	.datab(\Controller|pcall|pc|count|rgst [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|pcall|pc|Add1~1 ),
	.combout(\Controller|pcall|pc|Add1~2_combout ),
	.cout(\Controller|pcall|pc|Add1~3 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add1~2 .lut_mask = 16'h692B;
defparam \Controller|pcall|pc|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N22
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux5~1 (
// Equation(s):
// \Controller|pcall|r0m|Mux5~1_combout  = (\Controller|pcall|pc|count|rgst [2] & ((\Controller|pcall|pc|count|rgst [4] & (\Controller|pcall|pc|count|rgst [0])) # (!\Controller|pcall|pc|count|rgst [4] & ((!\Controller|pcall|pc|count|rgst [1]))))) # 
// (!\Controller|pcall|pc|count|rgst [2] & ((\Controller|pcall|pc|count|rgst [1]) # ((!\Controller|pcall|pc|count|rgst [0] & \Controller|pcall|pc|count|rgst [4]))))

	.dataa(\Controller|pcall|pc|count|rgst [2]),
	.datab(\Controller|pcall|pc|count|rgst [0]),
	.datac(\Controller|pcall|pc|count|rgst [1]),
	.datad(\Controller|pcall|pc|count|rgst [4]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux5~1 .lut_mask = 16'hD95A;
defparam \Controller|pcall|r0m|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N24
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux5~0 (
// Equation(s):
// \Controller|pcall|r0m|Mux5~0_combout  = (\Controller|pcall|pc|count|rgst [0] & (!\Controller|pcall|pc|count|rgst [1] & ((!\Controller|pcall|pc|count|rgst [4]) # (!\Controller|pcall|pc|count|rgst [2])))) # (!\Controller|pcall|pc|count|rgst [0] & 
// (\Controller|pcall|pc|count|rgst [2] $ (((\Controller|pcall|pc|count|rgst [4])))))

	.dataa(\Controller|pcall|pc|count|rgst [2]),
	.datab(\Controller|pcall|pc|count|rgst [0]),
	.datac(\Controller|pcall|pc|count|rgst [1]),
	.datad(\Controller|pcall|pc|count|rgst [4]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux5~0 .lut_mask = 16'h152E;
defparam \Controller|pcall|r0m|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N14
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux5~2 (
// Equation(s):
// \Controller|pcall|r0m|Mux5~2_combout  = (\Controller|pcall|r0m|Mux4~0_combout  & ((\Controller|pcall|pc|count|rgst [3] & ((\Controller|pcall|r0m|Mux5~0_combout ))) # (!\Controller|pcall|pc|count|rgst [3] & (\Controller|pcall|r0m|Mux5~1_combout ))))

	.dataa(\Controller|pcall|r0m|Mux4~0_combout ),
	.datab(\Controller|pcall|r0m|Mux5~1_combout ),
	.datac(\Controller|pcall|pc|count|rgst [3]),
	.datad(\Controller|pcall|r0m|Mux5~0_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux5~2 .lut_mask = 16'hA808;
defparam \Controller|pcall|r0m|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N31
dffeas \Controller|pcall|r0m|instr[9] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|pcall|r0m|Mux5~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|r0m|instr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|r0m|instr[9] .is_wysiwyg = "true";
defparam \Controller|pcall|r0m|instr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N26
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux4~1 (
// Equation(s):
// \Controller|pcall|r0m|Mux4~1_combout  = (!\Controller|pcall|pc|count|rgst [1] & ((\Controller|pcall|pc|count|rgst [0] & (!\Controller|pcall|pc|count|rgst [2] & \Controller|pcall|pc|count|rgst [4])) # (!\Controller|pcall|pc|count|rgst [0] & 
// (\Controller|pcall|pc|count|rgst [2] & !\Controller|pcall|pc|count|rgst [4]))))

	.dataa(\Controller|pcall|pc|count|rgst [0]),
	.datab(\Controller|pcall|pc|count|rgst [2]),
	.datac(\Controller|pcall|pc|count|rgst [1]),
	.datad(\Controller|pcall|pc|count|rgst [4]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux4~1 .lut_mask = 16'h0204;
defparam \Controller|pcall|r0m|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N16
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux4~2 (
// Equation(s):
// \Controller|pcall|r0m|Mux4~2_combout  = (\Controller|pcall|pc|count|rgst [2] & ((\Controller|pcall|pc|count|rgst [0] & ((\Controller|pcall|pc|count|rgst [4]))) # (!\Controller|pcall|pc|count|rgst [0] & (!\Controller|pcall|pc|count|rgst [1] & 
// !\Controller|pcall|pc|count|rgst [4])))) # (!\Controller|pcall|pc|count|rgst [2] & ((\Controller|pcall|pc|count|rgst [1] & ((!\Controller|pcall|pc|count|rgst [4]))) # (!\Controller|pcall|pc|count|rgst [1] & (!\Controller|pcall|pc|count|rgst [0] & 
// \Controller|pcall|pc|count|rgst [4]))))

	.dataa(\Controller|pcall|pc|count|rgst [0]),
	.datab(\Controller|pcall|pc|count|rgst [2]),
	.datac(\Controller|pcall|pc|count|rgst [1]),
	.datad(\Controller|pcall|pc|count|rgst [4]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux4~2 .lut_mask = 16'h8934;
defparam \Controller|pcall|r0m|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N18
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux4~3 (
// Equation(s):
// \Controller|pcall|r0m|Mux4~3_combout  = (\Controller|pcall|r0m|Mux4~0_combout  & ((\Controller|pcall|pc|count|rgst [3] & (\Controller|pcall|r0m|Mux4~1_combout )) # (!\Controller|pcall|pc|count|rgst [3] & ((\Controller|pcall|r0m|Mux4~2_combout )))))

	.dataa(\Controller|pcall|r0m|Mux4~0_combout ),
	.datab(\Controller|pcall|pc|count|rgst [3]),
	.datac(\Controller|pcall|r0m|Mux4~1_combout ),
	.datad(\Controller|pcall|r0m|Mux4~2_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux4~3 .lut_mask = 16'hA280;
defparam \Controller|pcall|r0m|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N13
dffeas \Controller|pcall|r0m|instr[10] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|pcall|r0m|Mux4~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|r0m|instr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|r0m|instr[10] .is_wysiwyg = "true";
defparam \Controller|pcall|r0m|instr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N2
fiftyfivenm_lcell_comb \Controller|pcall|notit_en~0 (
// Equation(s):
// \Controller|pcall|notit_en~0_combout  = (\Controller|pcall|r0m|instr [9] & (!\Controller|pcall|r0m|instr [10] & \Controller|pcall|r0m|instr [8]))

	.dataa(gnd),
	.datab(\Controller|pcall|r0m|instr [9]),
	.datac(\Controller|pcall|r0m|instr [10]),
	.datad(\Controller|pcall|r0m|instr [8]),
	.cin(gnd),
	.combout(\Controller|pcall|notit_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|notit_en~0 .lut_mask = 16'h0C00;
defparam \Controller|pcall|notit_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N12
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux9~1 (
// Equation(s):
// \Controller|pcall|r0m|Mux9~1_combout  = (\Controller|pcall|pc|count|rgst [2] & (!\Controller|pcall|pc|count|rgst [0] & (\Controller|pcall|pc|count|rgst [1] $ (\Controller|pcall|pc|count|rgst [4])))) # (!\Controller|pcall|pc|count|rgst [2] & 
// (((\Controller|pcall|pc|count|rgst [1] & \Controller|pcall|pc|count|rgst [4]))))

	.dataa(\Controller|pcall|pc|count|rgst [2]),
	.datab(\Controller|pcall|pc|count|rgst [0]),
	.datac(\Controller|pcall|pc|count|rgst [1]),
	.datad(\Controller|pcall|pc|count|rgst [4]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux9~1 .lut_mask = 16'h5220;
defparam \Controller|pcall|r0m|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N26
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux9~0 (
// Equation(s):
// \Controller|pcall|r0m|Mux9~0_combout  = (\Controller|pcall|pc|count|rgst [2] & (((!\Controller|pcall|pc|count|rgst [0] & !\Controller|pcall|pc|count|rgst [1])) # (!\Controller|pcall|pc|count|rgst [4]))) # (!\Controller|pcall|pc|count|rgst [2] & 
// (\Controller|pcall|pc|count|rgst [1] $ (((\Controller|pcall|pc|count|rgst [0] & !\Controller|pcall|pc|count|rgst [4])))))

	.dataa(\Controller|pcall|pc|count|rgst [2]),
	.datab(\Controller|pcall|pc|count|rgst [0]),
	.datac(\Controller|pcall|pc|count|rgst [1]),
	.datad(\Controller|pcall|pc|count|rgst [4]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux9~0 .lut_mask = 16'h52BE;
defparam \Controller|pcall|r0m|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N30
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux9~2 (
// Equation(s):
// \Controller|pcall|r0m|Mux9~2_combout  = (\Controller|pcall|r0m|Mux4~0_combout  & ((\Controller|pcall|pc|count|rgst [3] & ((\Controller|pcall|r0m|Mux9~0_combout ))) # (!\Controller|pcall|pc|count|rgst [3] & (\Controller|pcall|r0m|Mux9~1_combout ))))

	.dataa(\Controller|pcall|r0m|Mux9~1_combout ),
	.datab(\Controller|pcall|pc|count|rgst [3]),
	.datac(\Controller|pcall|r0m|Mux4~0_combout ),
	.datad(\Controller|pcall|r0m|Mux9~0_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux9~2 .lut_mask = 16'hE020;
defparam \Controller|pcall|r0m|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N17
dffeas \Controller|pcall|r0m|instr[5] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|pcall|r0m|Mux9~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|r0m|instr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|r0m|instr[5] .is_wysiwyg = "true";
defparam \Controller|pcall|r0m|instr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N20
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux3~0 (
// Equation(s):
// \Controller|pcall|r0m|Mux3~0_combout  = (\Controller|pcall|pc|count|rgst [2] & (\Controller|pcall|pc|count|rgst [3] $ (((\Controller|pcall|pc|count|rgst [1] & \Controller|pcall|pc|count|rgst [0]))))) # (!\Controller|pcall|pc|count|rgst [2] & 
// ((\Controller|pcall|pc|count|rgst [3] & ((\Controller|pcall|pc|count|rgst [0]))) # (!\Controller|pcall|pc|count|rgst [3] & (\Controller|pcall|pc|count|rgst [1]))))

	.dataa(\Controller|pcall|pc|count|rgst [1]),
	.datab(\Controller|pcall|pc|count|rgst [2]),
	.datac(\Controller|pcall|pc|count|rgst [3]),
	.datad(\Controller|pcall|pc|count|rgst [0]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux3~0 .lut_mask = 16'h7AC2;
defparam \Controller|pcall|r0m|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N22
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux3~1 (
// Equation(s):
// \Controller|pcall|r0m|Mux3~1_combout  = (\Controller|pcall|pc|count|rgst [3]) # ((\Controller|pcall|pc|count|rgst [0]) # (\Controller|pcall|pc|count|rgst [1] $ (\Controller|pcall|pc|count|rgst [2])))

	.dataa(\Controller|pcall|pc|count|rgst [1]),
	.datab(\Controller|pcall|pc|count|rgst [2]),
	.datac(\Controller|pcall|pc|count|rgst [3]),
	.datad(\Controller|pcall|pc|count|rgst [0]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux3~1 .lut_mask = 16'hFFF6;
defparam \Controller|pcall|r0m|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N4
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux3~2 (
// Equation(s):
// \Controller|pcall|r0m|Mux3~2_combout  = (\Controller|pcall|r0m|Mux4~0_combout  & ((\Controller|pcall|pc|count|rgst [4] & ((!\Controller|pcall|r0m|Mux3~1_combout ))) # (!\Controller|pcall|pc|count|rgst [4] & (\Controller|pcall|r0m|Mux3~0_combout ))))

	.dataa(\Controller|pcall|r0m|Mux4~0_combout ),
	.datab(\Controller|pcall|r0m|Mux3~0_combout ),
	.datac(\Controller|pcall|r0m|Mux3~1_combout ),
	.datad(\Controller|pcall|pc|count|rgst [4]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux3~2 .lut_mask = 16'h0A88;
defparam \Controller|pcall|r0m|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N7
dffeas \Controller|pcall|r0m|instr[11] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|pcall|r0m|Mux3~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|r0m|instr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|r0m|instr[11] .is_wysiwyg = "true";
defparam \Controller|pcall|r0m|instr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N2
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux8~1 (
// Equation(s):
// \Controller|pcall|r0m|Mux8~1_combout  = (!\Controller|pcall|pc|count|rgst [0] & (\Controller|pcall|pc|count|rgst [2] & (\Controller|pcall|pc|count|rgst [1] $ (\Controller|pcall|pc|count|rgst [4]))))

	.dataa(\Controller|pcall|pc|count|rgst [0]),
	.datab(\Controller|pcall|pc|count|rgst [2]),
	.datac(\Controller|pcall|pc|count|rgst [1]),
	.datad(\Controller|pcall|pc|count|rgst [4]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux8~1 .lut_mask = 16'h0440;
defparam \Controller|pcall|r0m|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N28
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux8~0 (
// Equation(s):
// \Controller|pcall|r0m|Mux8~0_combout  = (\Controller|pcall|pc|count|rgst [0] & (\Controller|pcall|pc|count|rgst [1] & (\Controller|pcall|pc|count|rgst [2] $ (\Controller|pcall|pc|count|rgst [4])))) # (!\Controller|pcall|pc|count|rgst [0] & 
// ((\Controller|pcall|pc|count|rgst [2] & (!\Controller|pcall|pc|count|rgst [1])) # (!\Controller|pcall|pc|count|rgst [2] & (\Controller|pcall|pc|count|rgst [1] & !\Controller|pcall|pc|count|rgst [4]))))

	.dataa(\Controller|pcall|pc|count|rgst [0]),
	.datab(\Controller|pcall|pc|count|rgst [2]),
	.datac(\Controller|pcall|pc|count|rgst [1]),
	.datad(\Controller|pcall|pc|count|rgst [4]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux8~0 .lut_mask = 16'h2494;
defparam \Controller|pcall|r0m|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N12
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux8~2 (
// Equation(s):
// \Controller|pcall|r0m|Mux8~2_combout  = (\Controller|pcall|r0m|Mux4~0_combout  & ((\Controller|pcall|pc|count|rgst [3] & ((\Controller|pcall|r0m|Mux8~0_combout ))) # (!\Controller|pcall|pc|count|rgst [3] & (\Controller|pcall|r0m|Mux8~1_combout ))))

	.dataa(\Controller|pcall|r0m|Mux4~0_combout ),
	.datab(\Controller|pcall|r0m|Mux8~1_combout ),
	.datac(\Controller|pcall|pc|count|rgst [3]),
	.datad(\Controller|pcall|r0m|Mux8~0_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux8~2 .lut_mask = 16'hA808;
defparam \Controller|pcall|r0m|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N3
dffeas \Controller|pcall|r0m|instr[6] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|pcall|r0m|Mux8~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|r0m|instr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|r0m|instr[6] .is_wysiwyg = "true";
defparam \Controller|pcall|r0m|instr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N14
fiftyfivenm_lcell_comb \Controller|A1~0 (
// Equation(s):
// \Controller|A1~0_combout  = \Controller|pcall|uctl|mq|state [0] $ (\Controller|pcall|uctl|mq|state [1])

	.dataa(\Controller|pcall|uctl|mq|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|pcall|uctl|mq|state [1]),
	.cin(gnd),
	.combout(\Controller|A1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|A1~0 .lut_mask = 16'h55AA;
defparam \Controller|A1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N4
fiftyfivenm_lcell_comb \Controller|op[0]~0 (
// Equation(s):
// \Controller|op[0]~0_combout  = (\Controller|pcall|r0m|instr [5] & (\Controller|pcall|uctl|mq|state [1] $ (\Controller|pcall|uctl|mq|state [0])))

	.dataa(\Controller|pcall|uctl|mq|state [1]),
	.datab(gnd),
	.datac(\Controller|pcall|uctl|mq|state [0]),
	.datad(\Controller|pcall|r0m|instr [5]),
	.cin(gnd),
	.combout(\Controller|op[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|op[0]~0 .lut_mask = 16'h5A00;
defparam \Controller|op[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|inter_out~1 (
// Equation(s):
// \Controller|ulaRg|ULA0|inter_out~1_combout  = (\Controller|pcall|r0m|instr [9] & (\Controller|pcall|uctl|mq|state [1] $ ((!\Controller|pcall|uctl|mq|state [0])))) # (!\Controller|pcall|r0m|instr [9] & ((\Controller|pcall|uctl|mq|state [1] $ 
// (!\Controller|pcall|uctl|mq|state [0])) # (!\Controller|pcall|r0m|instr [10])))

	.dataa(\Controller|pcall|uctl|mq|state [1]),
	.datab(\Controller|pcall|r0m|instr [9]),
	.datac(\Controller|pcall|uctl|mq|state [0]),
	.datad(\Controller|pcall|r0m|instr [10]),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|inter_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|inter_out~1 .lut_mask = 16'hA5B7;
defparam \Controller|ulaRg|ULA0|inter_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N18
fiftyfivenm_lcell_comb \Controller|op[2]~1 (
// Equation(s):
// \Controller|op[2]~1_combout  = (\Controller|pcall|r0m|instr [7] & (\Controller|pcall|uctl|mq|state [0] $ (\Controller|pcall|uctl|mq|state [1])))

	.dataa(gnd),
	.datab(\Controller|pcall|uctl|mq|state [0]),
	.datac(\Controller|pcall|uctl|mq|state [1]),
	.datad(\Controller|pcall|r0m|instr [7]),
	.cin(gnd),
	.combout(\Controller|op[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|op[2]~1 .lut_mask = 16'h3C00;
defparam \Controller|op[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N28
fiftyfivenm_lcell_comb \Controller|Equal6~0 (
// Equation(s):
// \Controller|Equal6~0_combout  = (!\Controller|op[0]~0_combout  & (\Controller|ulaRg|ULA0|inter_out~1_combout  & !\Controller|op[2]~1_combout ))

	.dataa(gnd),
	.datab(\Controller|op[0]~0_combout ),
	.datac(\Controller|ulaRg|ULA0|inter_out~1_combout ),
	.datad(\Controller|op[2]~1_combout ),
	.cin(gnd),
	.combout(\Controller|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|Equal6~0 .lut_mask = 16'h0030;
defparam \Controller|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N24
fiftyfivenm_lcell_comb \Controller|A1[0]~1 (
// Equation(s):
// \Controller|A1[0]~1_combout  = (\Controller|A1~0_combout  & ((\Controller|pcall|r0m|instr [6]) # ((\Controller|pcall|r0m|instr [8]) # (!\Controller|Equal6~0_combout ))))

	.dataa(\Controller|pcall|r0m|instr [6]),
	.datab(\Controller|A1~0_combout ),
	.datac(\Controller|pcall|r0m|instr [8]),
	.datad(\Controller|Equal6~0_combout ),
	.cin(gnd),
	.combout(\Controller|A1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|A1[0]~1 .lut_mask = 16'hC8CC;
defparam \Controller|A1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N6
fiftyfivenm_lcell_comb \Controller|A1[0]~4 (
// Equation(s):
// \Controller|A1[0]~4_combout  = (\Controller|pcall|r0m|instr [11] & \Controller|A1[0]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|pcall|r0m|instr [11]),
	.datad(\Controller|A1[0]~1_combout ),
	.cin(gnd),
	.combout(\Controller|A1[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|A1[0]~4 .lut_mask = 16'hF000;
defparam \Controller|A1[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N6
fiftyfivenm_lcell_comb \Controller|Equal4~0 (
// Equation(s):
// \Controller|Equal4~0_combout  = (!\Controller|pcall|uctl|mq|state [1] & \Controller|pcall|uctl|mq|state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|pcall|uctl|mq|state [1]),
	.datad(\Controller|pcall|uctl|mq|state [0]),
	.cin(gnd),
	.combout(\Controller|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|Equal4~0 .lut_mask = 16'h0F00;
defparam \Controller|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N2
fiftyfivenm_lcell_comb \Controller|Equal10~0 (
// Equation(s):
// \Controller|Equal10~0_combout  = (\Controller|pcall|r0m|instr [6] & (\Controller|pcall|r0m|instr [8] & (\Controller|pcall|uctl|mq|state [1] $ (\Controller|pcall|uctl|mq|state [0]))))

	.dataa(\Controller|pcall|uctl|mq|state [1]),
	.datab(\Controller|pcall|uctl|mq|state [0]),
	.datac(\Controller|pcall|r0m|instr [6]),
	.datad(\Controller|pcall|r0m|instr [8]),
	.cin(gnd),
	.combout(\Controller|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|Equal10~0 .lut_mask = 16'h6000;
defparam \Controller|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N6
fiftyfivenm_lcell_comb \Controller|Equal10~1 (
// Equation(s):
// \Controller|Equal10~1_combout  = (\Controller|ulaRg|ULA0|inter_out~1_combout  & (\Controller|Equal10~0_combout  & (!\Controller|op[0]~0_combout  & !\Controller|op[2]~1_combout )))

	.dataa(\Controller|ulaRg|ULA0|inter_out~1_combout ),
	.datab(\Controller|Equal10~0_combout ),
	.datac(\Controller|op[0]~0_combout ),
	.datad(\Controller|op[2]~1_combout ),
	.cin(gnd),
	.combout(\Controller|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|Equal10~1 .lut_mask = 16'h0008;
defparam \Controller|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N30
fiftyfivenm_lcell_comb \Controller|A2[4]~14 (
// Equation(s):
// \Controller|A2[4]~14_combout  = (\Controller|pcall|r0m|instr [4] & (!\Controller|Equal10~1_combout  & (\Controller|pcall|uctl|mq|state [0] $ (\Controller|pcall|uctl|mq|state [1]))))

	.dataa(\Controller|pcall|r0m|instr [4]),
	.datab(\Controller|Equal10~1_combout ),
	.datac(\Controller|pcall|uctl|mq|state [0]),
	.datad(\Controller|pcall|uctl|mq|state [1]),
	.cin(gnd),
	.combout(\Controller|A2[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|A2[4]~14 .lut_mask = 16'h0220;
defparam \Controller|A2[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N16
fiftyfivenm_lcell_comb \Controller|IorR~1 (
// Equation(s):
// \Controller|IorR~1_combout  = (\Controller|pcall|r0m|instr [6] & ((\Controller|pcall|r0m|instr [5]) # (\Controller|pcall|uctl|mq|state [0] $ (!\Controller|pcall|uctl|mq|state [1])))) # (!\Controller|pcall|r0m|instr [6] & ((\Controller|pcall|uctl|mq|state 
// [0] $ (!\Controller|pcall|uctl|mq|state [1])) # (!\Controller|pcall|r0m|instr [5])))

	.dataa(\Controller|pcall|r0m|instr [6]),
	.datab(\Controller|pcall|uctl|mq|state [0]),
	.datac(\Controller|pcall|r0m|instr [5]),
	.datad(\Controller|pcall|uctl|mq|state [1]),
	.cin(gnd),
	.combout(\Controller|IorR~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|IorR~1 .lut_mask = 16'hEDB7;
defparam \Controller|IorR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N12
fiftyfivenm_lcell_comb \Controller|IorR~2 (
// Equation(s):
// \Controller|IorR~2_combout  = (\Controller|pcall|r0m|instr [9] & (!\Controller|pcall|r0m|instr [8] & (\Controller|pcall|r0m|instr [10] & \Controller|A1~0_combout )))

	.dataa(\Controller|pcall|r0m|instr [9]),
	.datab(\Controller|pcall|r0m|instr [8]),
	.datac(\Controller|pcall|r0m|instr [10]),
	.datad(\Controller|A1~0_combout ),
	.cin(gnd),
	.combout(\Controller|IorR~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|IorR~2 .lut_mask = 16'h2000;
defparam \Controller|IorR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N28
fiftyfivenm_lcell_comb \Controller|IorR~0 (
// Equation(s):
// \Controller|IorR~0_combout  = (\Controller|op[0]~0_combout  & (\Controller|ulaRg|ULA0|inter_out~1_combout  & \Controller|Equal10~0_combout ))

	.dataa(\Controller|op[0]~0_combout ),
	.datab(\Controller|ulaRg|ULA0|inter_out~1_combout ),
	.datac(gnd),
	.datad(\Controller|Equal10~0_combout ),
	.cin(gnd),
	.combout(\Controller|IorR~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|IorR~0 .lut_mask = 16'h8800;
defparam \Controller|IorR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N26
fiftyfivenm_lcell_comb \Controller|IorR~3 (
// Equation(s):
// \Controller|IorR~3_combout  = (!\Controller|op[2]~1_combout  & ((\Controller|IorR~0_combout ) # ((\Controller|IorR~1_combout  & \Controller|IorR~2_combout ))))

	.dataa(\Controller|IorR~1_combout ),
	.datab(\Controller|op[2]~1_combout ),
	.datac(\Controller|IorR~2_combout ),
	.datad(\Controller|IorR~0_combout ),
	.cin(gnd),
	.combout(\Controller|IorR~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|IorR~3 .lut_mask = 16'h3320;
defparam \Controller|IorR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[2]~10 (
// Equation(s):
// \Controller|ulaRg|in_B[2]~10_combout  = (!\Controller|A2[4]~14_combout  & !\Controller|IorR~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|A2[4]~14_combout ),
	.datad(\Controller|IorR~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[2]~10 .lut_mask = 16'h000F;
defparam \Controller|ulaRg|in_B[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[3]~11 (
// Equation(s):
// \Controller|ulaRg|in_B[3]~11_combout  = (\Controller|IorR~3_combout  & ((\Controller|pcall|uctl|mq|state [1]) # (\Controller|pcall|uctl|mq|state [0])))

	.dataa(\Controller|pcall|uctl|mq|state [1]),
	.datab(\Controller|pcall|uctl|mq|state [0]),
	.datac(gnd),
	.datad(\Controller|IorR~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[3]~11 .lut_mask = 16'hEE00;
defparam \Controller|ulaRg|in_B[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N10
fiftyfivenm_lcell_comb \Controller|A2[3]~13 (
// Equation(s):
// \Controller|A2[3]~13_combout  = (\Controller|pcall|r0m|instr [3] & (!\Controller|Equal10~1_combout  & (\Controller|pcall|uctl|mq|state [1] $ (\Controller|pcall|uctl|mq|state [0]))))

	.dataa(\Controller|pcall|uctl|mq|state [1]),
	.datab(\Controller|pcall|uctl|mq|state [0]),
	.datac(\Controller|pcall|r0m|instr [3]),
	.datad(\Controller|Equal10~1_combout ),
	.cin(gnd),
	.combout(\Controller|A2[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|A2[3]~13 .lut_mask = 16'h0060;
defparam \Controller|A2[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N24
fiftyfivenm_lcell_comb \Controller|A2[2]~12 (
// Equation(s):
// \Controller|A2[2]~12_combout  = (\Controller|pcall|r0m|instr [2] & (!\Controller|Equal10~1_combout  & (\Controller|pcall|uctl|mq|state [1] $ (\Controller|pcall|uctl|mq|state [0]))))

	.dataa(\Controller|pcall|uctl|mq|state [1]),
	.datab(\Controller|pcall|uctl|mq|state [0]),
	.datac(\Controller|pcall|r0m|instr [2]),
	.datad(\Controller|Equal10~1_combout ),
	.cin(gnd),
	.combout(\Controller|A2[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|A2[2]~12 .lut_mask = 16'h0060;
defparam \Controller|A2[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N8
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux1~1 (
// Equation(s):
// \Controller|pcall|r0m|Mux1~1_combout  = (\Controller|pcall|pc|count|rgst [2] & ((\Controller|pcall|pc|count|rgst [0]) # (\Controller|pcall|pc|count|rgst [1] $ (!\Controller|pcall|pc|count|rgst [4])))) # (!\Controller|pcall|pc|count|rgst [2] & 
// (\Controller|pcall|pc|count|rgst [4] & (\Controller|pcall|pc|count|rgst [0] $ (!\Controller|pcall|pc|count|rgst [1]))))

	.dataa(\Controller|pcall|pc|count|rgst [0]),
	.datab(\Controller|pcall|pc|count|rgst [2]),
	.datac(\Controller|pcall|pc|count|rgst [1]),
	.datad(\Controller|pcall|pc|count|rgst [4]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux1~1 .lut_mask = 16'hE98C;
defparam \Controller|pcall|r0m|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N10
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux1~0 (
// Equation(s):
// \Controller|pcall|r0m|Mux1~0_combout  = (!\Controller|pcall|pc|count|rgst [2] & (!\Controller|pcall|pc|count|rgst [1] & ((\Controller|pcall|pc|count|rgst [0]) # (\Controller|pcall|pc|count|rgst [4]))))

	.dataa(\Controller|pcall|pc|count|rgst [0]),
	.datab(\Controller|pcall|pc|count|rgst [2]),
	.datac(\Controller|pcall|pc|count|rgst [1]),
	.datad(\Controller|pcall|pc|count|rgst [4]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux1~0 .lut_mask = 16'h0302;
defparam \Controller|pcall|r0m|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N30
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux1~2 (
// Equation(s):
// \Controller|pcall|r0m|Mux1~2_combout  = (\Controller|pcall|r0m|Mux4~0_combout  & ((\Controller|pcall|pc|count|rgst [3] & ((\Controller|pcall|r0m|Mux1~0_combout ))) # (!\Controller|pcall|pc|count|rgst [3] & (\Controller|pcall|r0m|Mux1~1_combout ))))

	.dataa(\Controller|pcall|r0m|Mux4~0_combout ),
	.datab(\Controller|pcall|r0m|Mux1~1_combout ),
	.datac(\Controller|pcall|pc|count|rgst [3]),
	.datad(\Controller|pcall|r0m|Mux1~0_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux1~2 .lut_mask = 16'hA808;
defparam \Controller|pcall|r0m|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N31
dffeas \Controller|pcall|r0m|instr[13] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|pcall|r0m|Mux1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|r0m|instr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|r0m|instr[13] .is_wysiwyg = "true";
defparam \Controller|pcall|r0m|instr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N2
fiftyfivenm_lcell_comb \Controller|A3[2]~2 (
// Equation(s):
// \Controller|A3[2]~2_combout  = (\Controller|pcall|r0m|instr [13] & (\Controller|pcall|uctl|mq|state [0] $ (\Controller|pcall|uctl|mq|state [1])))

	.dataa(\Controller|pcall|uctl|mq|state [0]),
	.datab(\Controller|pcall|r0m|instr [13]),
	.datac(gnd),
	.datad(\Controller|pcall|uctl|mq|state [1]),
	.cin(gnd),
	.combout(\Controller|A3[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|A3[2]~2 .lut_mask = 16'h4488;
defparam \Controller|A3[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N0
fiftyfivenm_lcell_comb \Controller|A3[1]~1 (
// Equation(s):
// \Controller|A3[1]~1_combout  = (\Controller|pcall|r0m|instr [12] & (\Controller|pcall|uctl|mq|state [0] $ (\Controller|pcall|uctl|mq|state [1])))

	.dataa(\Controller|pcall|uctl|mq|state [0]),
	.datab(\Controller|pcall|uctl|mq|state [1]),
	.datac(gnd),
	.datad(\Controller|pcall|r0m|instr [12]),
	.cin(gnd),
	.combout(\Controller|A3[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|A3[1]~1 .lut_mask = 16'h6600;
defparam \Controller|A3[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N24
fiftyfivenm_lcell_comb \Controller|A3[0]~0 (
// Equation(s):
// \Controller|A3[0]~0_combout  = (\Controller|pcall|r0m|instr [11] & (\Controller|pcall|uctl|mq|state [1] $ (\Controller|pcall|uctl|mq|state [0])))

	.dataa(gnd),
	.datab(\Controller|pcall|uctl|mq|state [1]),
	.datac(\Controller|pcall|r0m|instr [11]),
	.datad(\Controller|pcall|uctl|mq|state [0]),
	.cin(gnd),
	.combout(\Controller|A3[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|A3[0]~0 .lut_mask = 16'h30C0;
defparam \Controller|A3[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N14
fiftyfivenm_lcell_comb \Controller|ULA_en~0 (
// Equation(s):
// \Controller|ULA_en~0_combout  = (!\Controller|pcall|r0m|instr [9] & ((\Controller|pcall|r0m|instr [5]) # ((\Controller|pcall|r0m|instr [7]) # (!\Controller|pcall|r0m|instr [6]))))

	.dataa(\Controller|pcall|r0m|instr [5]),
	.datab(\Controller|pcall|r0m|instr [9]),
	.datac(\Controller|pcall|r0m|instr [7]),
	.datad(\Controller|pcall|r0m|instr [6]),
	.cin(gnd),
	.combout(\Controller|ULA_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ULA_en~0 .lut_mask = 16'h3233;
defparam \Controller|ULA_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N20
fiftyfivenm_lcell_comb \Controller|ULA_en~1 (
// Equation(s):
// \Controller|ULA_en~1_combout  = (\Controller|pcall|r0m|instr [10]) # ((\Controller|ULA_en~0_combout ) # ((!\Controller|pcall|r0m|instr [8] & \Controller|pcall|r0m|instr [9])))

	.dataa(\Controller|pcall|r0m|instr [10]),
	.datab(\Controller|pcall|r0m|instr [8]),
	.datac(\Controller|ULA_en~0_combout ),
	.datad(\Controller|pcall|r0m|instr [9]),
	.cin(gnd),
	.combout(\Controller|ULA_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ULA_en~1 .lut_mask = 16'hFBFA;
defparam \Controller|ULA_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N4
fiftyfivenm_lcell_comb \Controller|ULA_en~2 (
// Equation(s):
// \Controller|ULA_en~2_combout  = (!\Controller|pcall|uctl|jmp|instr_en~2_combout  & (!\Controller|pcall|uctl|mq|state [0] & (\Controller|pcall|uctl|mq|state [1] & \Controller|ULA_en~1_combout )))

	.dataa(\Controller|pcall|uctl|jmp|instr_en~2_combout ),
	.datab(\Controller|pcall|uctl|mq|state [0]),
	.datac(\Controller|pcall|uctl|mq|state [1]),
	.datad(\Controller|ULA_en~1_combout ),
	.cin(gnd),
	.combout(\Controller|ULA_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ULA_en~2 .lut_mask = 16'h1000;
defparam \Controller|ULA_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~38 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~38_combout  = (!\Controller|A3[2]~2_combout  & (\Controller|A3[1]~1_combout  & (\Controller|A3[0]~0_combout  & \Controller|ULA_en~2_combout )))

	.dataa(\Controller|A3[2]~2_combout ),
	.datab(\Controller|A3[1]~1_combout ),
	.datac(\Controller|A3[0]~0_combout ),
	.datad(\Controller|ULA_en~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~38 .lut_mask = 16'h4000;
defparam \Controller|ulaRg|Bank|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N28
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux0~0 (
// Equation(s):
// \Controller|pcall|r0m|Mux0~0_combout  = (\Controller|pcall|pc|count|rgst [2] & (\Controller|pcall|pc|count|rgst [1] & (!\Controller|pcall|pc|count|rgst [4] & \Controller|pcall|pc|count|rgst [0]))) # (!\Controller|pcall|pc|count|rgst [2] & 
// (\Controller|pcall|pc|count|rgst [1] $ (((\Controller|pcall|pc|count|rgst [0])))))

	.dataa(\Controller|pcall|pc|count|rgst [1]),
	.datab(\Controller|pcall|pc|count|rgst [2]),
	.datac(\Controller|pcall|pc|count|rgst [4]),
	.datad(\Controller|pcall|pc|count|rgst [0]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux0~0 .lut_mask = 16'h1922;
defparam \Controller|pcall|r0m|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N30
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux0~1 (
// Equation(s):
// \Controller|pcall|r0m|Mux0~1_combout  = (\Controller|pcall|r0m|Mux4~0_combout  & ((\Controller|pcall|r0m|Mux0~0_combout  & (\Controller|pcall|pc|count|rgst [4] & !\Controller|pcall|pc|count|rgst [3])) # (!\Controller|pcall|r0m|Mux0~0_combout  & 
// (!\Controller|pcall|pc|count|rgst [4] & \Controller|pcall|pc|count|rgst [3]))))

	.dataa(\Controller|pcall|r0m|Mux4~0_combout ),
	.datab(\Controller|pcall|r0m|Mux0~0_combout ),
	.datac(\Controller|pcall|pc|count|rgst [4]),
	.datad(\Controller|pcall|pc|count|rgst [3]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux0~1 .lut_mask = 16'h0280;
defparam \Controller|pcall|r0m|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N17
dffeas \Controller|pcall|r0m|instr[14] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|pcall|r0m|Mux0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|r0m|instr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|r0m|instr[14] .is_wysiwyg = "true";
defparam \Controller|pcall|r0m|instr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~54 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~54_combout  = (\Controller|ulaRg|Bank|Decoder0~38_combout  & ((\Controller|pcall|uctl|mq|state [1] $ (!\Controller|pcall|uctl|mq|state [0])) # (!\Controller|pcall|r0m|instr [14])))

	.dataa(\Controller|ulaRg|Bank|Decoder0~38_combout ),
	.datab(\Controller|pcall|r0m|instr [14]),
	.datac(\Controller|pcall|uctl|mq|state [1]),
	.datad(\Controller|pcall|uctl|mq|state [0]),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~54_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~54 .lut_mask = 16'hA22A;
defparam \Controller|ulaRg|Bank|Decoder0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N23
dffeas \Controller|ulaRg|Bank|conteudo_ram[3][0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[0]~2_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][0] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N14
fiftyfivenm_lcell_comb \Controller|A2[1]~10 (
// Equation(s):
// \Controller|A2[1]~10_combout  = (\Controller|pcall|r0m|instr [1] & (!\Controller|Equal10~1_combout  & (\Controller|pcall|uctl|mq|state [1] $ (\Controller|pcall|uctl|mq|state [0]))))

	.dataa(\Controller|pcall|uctl|mq|state [1]),
	.datab(\Controller|pcall|uctl|mq|state [0]),
	.datac(\Controller|pcall|r0m|instr [1]),
	.datad(\Controller|Equal10~1_combout ),
	.cin(gnd),
	.combout(\Controller|A2[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|A2[1]~10 .lut_mask = 16'h0060;
defparam \Controller|A2[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[2][0]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[2][0]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[0]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[0]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][0]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~33 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~33_combout  = (!\Controller|A3[2]~2_combout  & (\Controller|ULA_en~2_combout  & (\Controller|A3[1]~1_combout  & !\Controller|A3[0]~0_combout )))

	.dataa(\Controller|A3[2]~2_combout ),
	.datab(\Controller|ULA_en~2_combout ),
	.datac(\Controller|A3[1]~1_combout ),
	.datad(\Controller|A3[0]~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~33 .lut_mask = 16'h0040;
defparam \Controller|ulaRg|Bank|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~42 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~42_combout  = (\Controller|ulaRg|Bank|Decoder0~33_combout  & ((\Controller|pcall|uctl|mq|state [1] $ (!\Controller|pcall|uctl|mq|state [0])) # (!\Controller|pcall|r0m|instr [14])))

	.dataa(\Controller|pcall|r0m|instr [14]),
	.datab(\Controller|pcall|uctl|mq|state [1]),
	.datac(\Controller|ulaRg|Bank|Decoder0~33_combout ),
	.datad(\Controller|pcall|uctl|mq|state [0]),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~42_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~42 .lut_mask = 16'hD070;
defparam \Controller|ulaRg|Bank|Decoder0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y30_N23
dffeas \Controller|ulaRg|Bank|conteudo_ram[2][0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][0] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[1][0]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[1][0]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[0]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[0]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][0]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~34 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~34_combout  = (!\Controller|A3[2]~2_combout  & (\Controller|ULA_en~2_combout  & (!\Controller|A3[1]~1_combout  & \Controller|A3[0]~0_combout )))

	.dataa(\Controller|A3[2]~2_combout ),
	.datab(\Controller|ULA_en~2_combout ),
	.datac(\Controller|A3[1]~1_combout ),
	.datad(\Controller|A3[0]~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~34 .lut_mask = 16'h0400;
defparam \Controller|ulaRg|Bank|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~46 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~46_combout  = (\Controller|ulaRg|Bank|Decoder0~34_combout  & ((\Controller|pcall|uctl|mq|state [1] $ (!\Controller|pcall|uctl|mq|state [0])) # (!\Controller|pcall|r0m|instr [14])))

	.dataa(\Controller|pcall|uctl|mq|state [1]),
	.datab(\Controller|ulaRg|Bank|Decoder0~34_combout ),
	.datac(\Controller|pcall|r0m|instr [14]),
	.datad(\Controller|pcall|uctl|mq|state [0]),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~46_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~46 .lut_mask = 16'h8C4C;
defparam \Controller|ulaRg|Bank|Decoder0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N7
dffeas \Controller|ulaRg|Bank|conteudo_ram[1][0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][0] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~37 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~37_combout  = (!\Controller|A3[2]~2_combout  & (!\Controller|A3[1]~1_combout  & (!\Controller|A3[0]~0_combout  & \Controller|ULA_en~2_combout )))

	.dataa(\Controller|A3[2]~2_combout ),
	.datab(\Controller|A3[1]~1_combout ),
	.datac(\Controller|A3[0]~0_combout ),
	.datad(\Controller|ULA_en~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~37 .lut_mask = 16'h0100;
defparam \Controller|ulaRg|Bank|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~50 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~50_combout  = (\Controller|ulaRg|Bank|Decoder0~37_combout  & ((\Controller|pcall|uctl|mq|state [1] $ (!\Controller|pcall|uctl|mq|state [0])) # (!\Controller|pcall|r0m|instr [14])))

	.dataa(\Controller|pcall|uctl|mq|state [1]),
	.datab(\Controller|pcall|r0m|instr [14]),
	.datac(\Controller|ulaRg|Bank|Decoder0~37_combout ),
	.datad(\Controller|pcall|uctl|mq|state [0]),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~50_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~50 .lut_mask = 16'hB070;
defparam \Controller|ulaRg|Bank|Decoder0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N17
dffeas \Controller|ulaRg|Bank|conteudo_ram[0][0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[0]~2_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[0][0] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N20
fiftyfivenm_lcell_comb \Controller|A2[0]~11 (
// Equation(s):
// \Controller|A2[0]~11_combout  = (\Controller|Equal10~1_combout ) # ((\Controller|pcall|r0m|instr [0] & (\Controller|pcall|uctl|mq|state [1] $ (\Controller|pcall|uctl|mq|state [0]))))

	.dataa(\Controller|pcall|uctl|mq|state [1]),
	.datab(\Controller|pcall|uctl|mq|state [0]),
	.datac(\Controller|pcall|r0m|instr [0]),
	.datad(\Controller|Equal10~1_combout ),
	.cin(gnd),
	.combout(\Controller|A2[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|A2[0]~11 .lut_mask = 16'hFF60;
defparam \Controller|A2[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[0]~171 (
// Equation(s):
// \Controller|ulaRg|in_B[0]~171_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[1][0]~q ) # ((\Controller|A2[1]~10_combout )))) # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[0][0]~q  & 
// !\Controller|A2[1]~10_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[1][0]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[0][0]~q ),
	.datac(\Controller|A2[0]~11_combout ),
	.datad(\Controller|A2[1]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[0]~171_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[0]~171 .lut_mask = 16'hF0AC;
defparam \Controller|ulaRg|in_B[0]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[0]~172 (
// Equation(s):
// \Controller|ulaRg|in_B[0]~172_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|in_B[0]~171_combout  & (\Controller|ulaRg|Bank|conteudo_ram[3][0]~q )) # (!\Controller|ulaRg|in_B[0]~171_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[2][0]~q 
// ))))) # (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|in_B[0]~171_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[3][0]~q ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[2][0]~q ),
	.datad(\Controller|ulaRg|in_B[0]~171_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[0]~172_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[0]~172 .lut_mask = 16'hBBC0;
defparam \Controller|ulaRg|in_B[0]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~35 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~35_combout  = (\Controller|A3[2]~2_combout  & (\Controller|ULA_en~2_combout  & (!\Controller|A3[1]~1_combout  & \Controller|A3[0]~0_combout )))

	.dataa(\Controller|A3[2]~2_combout ),
	.datab(\Controller|ULA_en~2_combout ),
	.datac(\Controller|A3[1]~1_combout ),
	.datad(\Controller|A3[0]~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~35 .lut_mask = 16'h0800;
defparam \Controller|ulaRg|Bank|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~45 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~45_combout  = (\Controller|ulaRg|Bank|Decoder0~35_combout  & ((\Controller|pcall|uctl|mq|state [1] $ (!\Controller|pcall|uctl|mq|state [0])) # (!\Controller|pcall|r0m|instr [14])))

	.dataa(\Controller|pcall|uctl|mq|state [1]),
	.datab(\Controller|ulaRg|Bank|Decoder0~35_combout ),
	.datac(\Controller|pcall|r0m|instr [14]),
	.datad(\Controller|pcall|uctl|mq|state [0]),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~45_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~45 .lut_mask = 16'h8C4C;
defparam \Controller|ulaRg|Bank|Decoder0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N31
dffeas \Controller|ulaRg|Bank|conteudo_ram[5][0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[0]~2_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[5][0] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[6][0]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[6][0]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[0]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[0]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[6][0]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~32 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~32_combout  = (\Controller|A3[2]~2_combout  & (\Controller|A3[1]~1_combout  & (!\Controller|A3[0]~0_combout  & \Controller|ULA_en~2_combout )))

	.dataa(\Controller|A3[2]~2_combout ),
	.datab(\Controller|A3[1]~1_combout ),
	.datac(\Controller|A3[0]~0_combout ),
	.datad(\Controller|ULA_en~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~32 .lut_mask = 16'h0800;
defparam \Controller|ulaRg|Bank|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~40 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~40_combout  = (\Controller|ulaRg|Bank|Decoder0~32_combout  & ((\Controller|pcall|uctl|mq|state [0] $ (!\Controller|pcall|uctl|mq|state [1])) # (!\Controller|pcall|r0m|instr [14])))

	.dataa(\Controller|pcall|uctl|mq|state [0]),
	.datab(\Controller|pcall|r0m|instr [14]),
	.datac(\Controller|pcall|uctl|mq|state [1]),
	.datad(\Controller|ulaRg|Bank|Decoder0~32_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~40_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~40 .lut_mask = 16'hB700;
defparam \Controller|ulaRg|Bank|Decoder0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N29
dffeas \Controller|ulaRg|Bank|conteudo_ram[6][0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[6][0] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[4][0]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[4][0]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[0]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[0]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[4][0]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~36 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~36_combout  = (\Controller|A3[2]~2_combout  & (\Controller|ULA_en~2_combout  & (!\Controller|A3[1]~1_combout  & !\Controller|A3[0]~0_combout )))

	.dataa(\Controller|A3[2]~2_combout ),
	.datab(\Controller|ULA_en~2_combout ),
	.datac(\Controller|A3[1]~1_combout ),
	.datad(\Controller|A3[0]~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~36 .lut_mask = 16'h0008;
defparam \Controller|ulaRg|Bank|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~48 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~48_combout  = (\Controller|ulaRg|Bank|Decoder0~36_combout  & ((\Controller|pcall|uctl|mq|state [1] $ (!\Controller|pcall|uctl|mq|state [0])) # (!\Controller|pcall|r0m|instr [14])))

	.dataa(\Controller|pcall|uctl|mq|state [1]),
	.datab(\Controller|ulaRg|Bank|Decoder0~36_combout ),
	.datac(\Controller|pcall|r0m|instr [14]),
	.datad(\Controller|pcall|uctl|mq|state [0]),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~48_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~48 .lut_mask = 16'h8C4C;
defparam \Controller|ulaRg|Bank|Decoder0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N5
dffeas \Controller|ulaRg|Bank|conteudo_ram[4][0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[4][0] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[0]~169 (
// Equation(s):
// \Controller|ulaRg|in_B[0]~169_combout  = (\Controller|A2[0]~11_combout  & (((\Controller|A2[1]~10_combout )))) # (!\Controller|A2[0]~11_combout  & ((\Controller|A2[1]~10_combout  & (\Controller|ulaRg|Bank|conteudo_ram[6][0]~q )) # 
// (!\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[4][0]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[6][0]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[4][0]~q ),
	.datac(\Controller|A2[0]~11_combout ),
	.datad(\Controller|A2[1]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[0]~169_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[0]~169 .lut_mask = 16'hFA0C;
defparam \Controller|ulaRg|in_B[0]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[0]~170 (
// Equation(s):
// \Controller|ulaRg|in_B[0]~170_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|in_B[0]~169_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[7][0]~q ))) # (!\Controller|ulaRg|in_B[0]~169_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[5][0]~q )))) # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|in_B[0]~169_combout ))))

	.dataa(\Controller|A2[0]~11_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[5][0]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[7][0]~q ),
	.datad(\Controller|ulaRg|in_B[0]~169_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[0]~170_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[0]~170 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|in_B[0]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[0]~173 (
// Equation(s):
// \Controller|ulaRg|in_B[0]~173_combout  = (\Controller|A2[3]~13_combout  & (\Controller|A2[2]~12_combout )) # (!\Controller|A2[3]~13_combout  & ((\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|in_B[0]~170_combout ))) # (!\Controller|A2[2]~12_combout  
// & (\Controller|ulaRg|in_B[0]~172_combout ))))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|A2[2]~12_combout ),
	.datac(\Controller|ulaRg|in_B[0]~172_combout ),
	.datad(\Controller|ulaRg|in_B[0]~170_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[0]~173_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[0]~173 .lut_mask = 16'hDC98;
defparam \Controller|ulaRg|in_B[0]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~52 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~52_combout  = (\Controller|ulaRg|Bank|Decoder0~38_combout  & (\Controller|pcall|r0m|instr [14] & (\Controller|pcall|uctl|mq|state [1] $ (\Controller|pcall|uctl|mq|state [0]))))

	.dataa(\Controller|ulaRg|Bank|Decoder0~38_combout ),
	.datab(\Controller|pcall|r0m|instr [14]),
	.datac(\Controller|pcall|uctl|mq|state [1]),
	.datad(\Controller|pcall|uctl|mq|state [0]),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~52_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~52 .lut_mask = 16'h0880;
defparam \Controller|ulaRg|Bank|Decoder0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N13
dffeas \Controller|ulaRg|Bank|conteudo_ram[11][0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[0]~2_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][0] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~41 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~41_combout  = (\Controller|ulaRg|Bank|Decoder0~33_combout  & (\Controller|pcall|r0m|instr [14] & (\Controller|pcall|uctl|mq|state [0] $ (\Controller|pcall|uctl|mq|state [1]))))

	.dataa(\Controller|ulaRg|Bank|Decoder0~33_combout ),
	.datab(\Controller|pcall|r0m|instr [14]),
	.datac(\Controller|pcall|uctl|mq|state [0]),
	.datad(\Controller|pcall|uctl|mq|state [1]),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~41_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~41 .lut_mask = 16'h0880;
defparam \Controller|ulaRg|Bank|Decoder0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N1
dffeas \Controller|ulaRg|Bank|conteudo_ram[10][0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[0]~2_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[10][0] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~49 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~49_combout  = (\Controller|pcall|r0m|instr [14] & (\Controller|ulaRg|Bank|Decoder0~37_combout  & (\Controller|pcall|uctl|mq|state [1] $ (\Controller|pcall|uctl|mq|state [0]))))

	.dataa(\Controller|pcall|uctl|mq|state [1]),
	.datab(\Controller|pcall|r0m|instr [14]),
	.datac(\Controller|ulaRg|Bank|Decoder0~37_combout ),
	.datad(\Controller|pcall|uctl|mq|state [0]),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~49_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~49 .lut_mask = 16'h4080;
defparam \Controller|ulaRg|Bank|Decoder0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N5
dffeas \Controller|ulaRg|Bank|conteudo_ram[8][0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[0]~2_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][0] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[9][0]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[9][0]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[0]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[0]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][0]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~44 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~44_combout  = (\Controller|ulaRg|Bank|Decoder0~34_combout  & (\Controller|pcall|r0m|instr [14] & (\Controller|pcall|uctl|mq|state [1] $ (\Controller|pcall|uctl|mq|state [0]))))

	.dataa(\Controller|pcall|uctl|mq|state [1]),
	.datab(\Controller|ulaRg|Bank|Decoder0~34_combout ),
	.datac(\Controller|pcall|r0m|instr [14]),
	.datad(\Controller|pcall|uctl|mq|state [0]),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~44_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~44 .lut_mask = 16'h4080;
defparam \Controller|ulaRg|Bank|Decoder0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N21
dffeas \Controller|ulaRg|Bank|conteudo_ram[9][0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][0] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[0]~167 (
// Equation(s):
// \Controller|ulaRg|in_B[0]~167_combout  = (\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[9][0]~q ) # (\Controller|A2[1]~10_combout )))) # (!\Controller|A2[0]~11_combout  & (\Controller|ulaRg|Bank|conteudo_ram[8][0]~q  & 
// ((!\Controller|A2[1]~10_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[8][0]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[9][0]~q ),
	.datac(\Controller|A2[0]~11_combout ),
	.datad(\Controller|A2[1]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[0]~167_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[0]~167 .lut_mask = 16'hF0CA;
defparam \Controller|ulaRg|in_B[0]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[0]~168 (
// Equation(s):
// \Controller|ulaRg|in_B[0]~168_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|in_B[0]~167_combout  & (\Controller|ulaRg|Bank|conteudo_ram[11][0]~q )) # (!\Controller|ulaRg|in_B[0]~167_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[10][0]~q ))))) # (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|in_B[0]~167_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[11][0]~q ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[10][0]~q ),
	.datad(\Controller|ulaRg|in_B[0]~167_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[0]~168_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[0]~168 .lut_mask = 16'hBBC0;
defparam \Controller|ulaRg|in_B[0]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[13][0]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[13][0]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[0]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[0]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[13][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][0]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[13][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~47 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~47_combout  = (\Controller|ulaRg|Bank|Decoder0~35_combout  & (\Controller|pcall|r0m|instr [14] & (\Controller|pcall|uctl|mq|state [1] $ (\Controller|pcall|uctl|mq|state [0]))))

	.dataa(\Controller|pcall|uctl|mq|state [1]),
	.datab(\Controller|ulaRg|Bank|Decoder0~35_combout ),
	.datac(\Controller|pcall|r0m|instr [14]),
	.datad(\Controller|pcall|uctl|mq|state [0]),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~47_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~47 .lut_mask = 16'h4080;
defparam \Controller|ulaRg|Bank|Decoder0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N5
dffeas \Controller|ulaRg|Bank|conteudo_ram[13][0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][0] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~39 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~39_combout  = (\Controller|A3[2]~2_combout  & (\Controller|A3[1]~1_combout  & (\Controller|A3[0]~0_combout  & \Controller|ULA_en~2_combout )))

	.dataa(\Controller|A3[2]~2_combout ),
	.datab(\Controller|A3[1]~1_combout ),
	.datac(\Controller|A3[0]~0_combout ),
	.datad(\Controller|ULA_en~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~39 .lut_mask = 16'h8000;
defparam \Controller|ulaRg|Bank|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~55 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~55_combout  = (\Controller|pcall|r0m|instr [14] & (\Controller|ulaRg|Bank|Decoder0~39_combout  & (\Controller|pcall|uctl|mq|state [0] $ (\Controller|pcall|uctl|mq|state [1]))))

	.dataa(\Controller|pcall|r0m|instr [14]),
	.datab(\Controller|pcall|uctl|mq|state [0]),
	.datac(\Controller|ulaRg|Bank|Decoder0~39_combout ),
	.datad(\Controller|pcall|uctl|mq|state [1]),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~55_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~55 .lut_mask = 16'h2080;
defparam \Controller|ulaRg|Bank|Decoder0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N27
dffeas \Controller|ulaRg|Bank|conteudo_ram[15][0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|ULA0|out_ULA[0]~2_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[15][0] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~51 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~51_combout  = (\Controller|ulaRg|Bank|Decoder0~36_combout  & (\Controller|pcall|r0m|instr [14] & (\Controller|pcall|uctl|mq|state [1] $ (\Controller|pcall|uctl|mq|state [0]))))

	.dataa(\Controller|pcall|uctl|mq|state [1]),
	.datab(\Controller|ulaRg|Bank|Decoder0~36_combout ),
	.datac(\Controller|pcall|r0m|instr [14]),
	.datad(\Controller|pcall|uctl|mq|state [0]),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~51_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~51 .lut_mask = 16'h4080;
defparam \Controller|ulaRg|Bank|Decoder0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N27
dffeas \Controller|ulaRg|Bank|conteudo_ram[12][0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[0]~2_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][0] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~43 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~43_combout  = (\Controller|pcall|r0m|instr [14] & (\Controller|ulaRg|Bank|Decoder0~32_combout  & (\Controller|pcall|uctl|mq|state [1] $ (\Controller|pcall|uctl|mq|state [0]))))

	.dataa(\Controller|pcall|uctl|mq|state [1]),
	.datab(\Controller|pcall|r0m|instr [14]),
	.datac(\Controller|ulaRg|Bank|Decoder0~32_combout ),
	.datad(\Controller|pcall|uctl|mq|state [0]),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~43_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~43 .lut_mask = 16'h4080;
defparam \Controller|ulaRg|Bank|Decoder0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N29
dffeas \Controller|ulaRg|Bank|conteudo_ram[14][0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[0]~2_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[14][0] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[0]~174 (
// Equation(s):
// \Controller|ulaRg|in_B[0]~174_combout  = (\Controller|A2[0]~11_combout  & (((\Controller|A2[1]~10_combout )))) # (!\Controller|A2[0]~11_combout  & ((\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[14][0]~q ))) # 
// (!\Controller|A2[1]~10_combout  & (\Controller|ulaRg|Bank|conteudo_ram[12][0]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[12][0]~q ),
	.datab(\Controller|A2[0]~11_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[14][0]~q ),
	.datad(\Controller|A2[1]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[0]~174_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[0]~174 .lut_mask = 16'hFC22;
defparam \Controller|ulaRg|in_B[0]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[0]~175 (
// Equation(s):
// \Controller|ulaRg|in_B[0]~175_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|in_B[0]~174_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[15][0]~q ))) # (!\Controller|ulaRg|in_B[0]~174_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[13][0]~q )))) # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|in_B[0]~174_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[13][0]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[15][0]~q ),
	.datac(\Controller|A2[0]~11_combout ),
	.datad(\Controller|ulaRg|in_B[0]~174_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[0]~175_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[0]~175 .lut_mask = 16'hCFA0;
defparam \Controller|ulaRg|in_B[0]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[0]~176 (
// Equation(s):
// \Controller|ulaRg|in_B[0]~176_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|in_B[0]~173_combout  & ((\Controller|ulaRg|in_B[0]~175_combout ))) # (!\Controller|ulaRg|in_B[0]~173_combout  & (\Controller|ulaRg|in_B[0]~168_combout )))) # 
// (!\Controller|A2[3]~13_combout  & (\Controller|ulaRg|in_B[0]~173_combout ))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|ulaRg|in_B[0]~173_combout ),
	.datac(\Controller|ulaRg|in_B[0]~168_combout ),
	.datad(\Controller|ulaRg|in_B[0]~175_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[0]~176_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[0]~176 .lut_mask = 16'hEC64;
defparam \Controller|ulaRg|in_B[0]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[0]~177 (
// Equation(s):
// \Controller|ulaRg|in_B[0]~177_combout  = (\Controller|ulaRg|in_B[2]~10_combout  & ((\Controller|ulaRg|in_B[0]~176_combout ) # ((\Controller|pcall|r0m|instr [0] & \Controller|ulaRg|in_B[3]~11_combout )))) # (!\Controller|ulaRg|in_B[2]~10_combout  & 
// (\Controller|pcall|r0m|instr [0] & (\Controller|ulaRg|in_B[3]~11_combout )))

	.dataa(\Controller|ulaRg|in_B[2]~10_combout ),
	.datab(\Controller|pcall|r0m|instr [0]),
	.datac(\Controller|ulaRg|in_B[3]~11_combout ),
	.datad(\Controller|ulaRg|in_B[0]~176_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[0]~177_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[0]~177 .lut_mask = 16'hEAC0;
defparam \Controller|ulaRg|in_B[0]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N12
fiftyfivenm_lcell_comb \Controller|A1[1]~5 (
// Equation(s):
// \Controller|A1[1]~5_combout  = (\Controller|pcall|r0m|instr [12] & \Controller|A1[0]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|pcall|r0m|instr [12]),
	.datad(\Controller|A1[0]~1_combout ),
	.cin(gnd),
	.combout(\Controller|A1[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|A1[1]~5 .lut_mask = 16'hF000;
defparam \Controller|A1[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[8][3]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[8][3]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[8][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][3]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[8][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N15
dffeas \Controller|ulaRg|Bank|conteudo_ram[8][3] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][3] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N31
dffeas \Controller|ulaRg|Bank|conteudo_ram[12][3] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[3]~3_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][3] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N16
fiftyfivenm_lcell_comb \Controller|A1[3]~3 (
// Equation(s):
// \Controller|A1[3]~3_combout  = (\Controller|pcall|r0m|instr [14] & \Controller|A1[0]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|pcall|r0m|instr [14]),
	.datad(\Controller|A1[0]~1_combout ),
	.cin(gnd),
	.combout(\Controller|A1[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|A1[3]~3 .lut_mask = 16'hF000;
defparam \Controller|A1[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N17
dffeas \Controller|ulaRg|Bank|conteudo_ram[0][3] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[3]~3_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[0][3] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N30
fiftyfivenm_lcell_comb \Controller|A1[2]~2 (
// Equation(s):
// \Controller|A1[2]~2_combout  = (\Controller|pcall|r0m|instr [13] & \Controller|A1[0]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|pcall|r0m|instr [13]),
	.datad(\Controller|A1[0]~1_combout ),
	.cin(gnd),
	.combout(\Controller|A1[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|A1[2]~2 .lut_mask = 16'hF000;
defparam \Controller|A1[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[4][3]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[4][3]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[4][3]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N1
dffeas \Controller|ulaRg|Bank|conteudo_ram[4][3] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[4][3] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux12~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux12~4_combout  = (\Controller|A1[3]~3_combout  & (((\Controller|A1[2]~2_combout )))) # (!\Controller|A1[3]~3_combout  & ((\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[4][3]~q ))) # 
// (!\Controller|A1[2]~2_combout  & (\Controller|ulaRg|Bank|conteudo_ram[0][3]~q ))))

	.dataa(\Controller|A1[3]~3_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[0][3]~q ),
	.datac(\Controller|A1[2]~2_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[4][3]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux12~4 .lut_mask = 16'hF4A4;
defparam \Controller|ulaRg|Bank|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux12~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux12~5_combout  = (\Controller|ulaRg|Bank|Mux12~4_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[12][3]~q ) # (!\Controller|A1[3]~3_combout )))) # (!\Controller|ulaRg|Bank|Mux12~4_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[8][3]~q  & ((\Controller|A1[3]~3_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[8][3]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[12][3]~q ),
	.datac(\Controller|ulaRg|Bank|Mux12~4_combout ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux12~5 .lut_mask = 16'hCAF0;
defparam \Controller|ulaRg|Bank|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[6][3]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[6][3]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[6][3]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y34_N3
dffeas \Controller|ulaRg|Bank|conteudo_ram[6][3] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[6][3] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[2][3]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[2][3]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][3]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y36_N9
dffeas \Controller|ulaRg|Bank|conteudo_ram[2][3] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][3] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux12~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux12~2_combout  = (\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[6][3]~q ) # ((\Controller|A1[3]~3_combout )))) # (!\Controller|A1[2]~2_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[2][3]~q  & 
// !\Controller|A1[3]~3_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[6][3]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[2][3]~q ),
	.datac(\Controller|A1[2]~2_combout ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux12~2 .lut_mask = 16'hF0AC;
defparam \Controller|ulaRg|Bank|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N29
dffeas \Controller|ulaRg|Bank|conteudo_ram[14][3] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[3]~3_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[14][3] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[10][3]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[10][3]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[10][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[10][3]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[10][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y34_N17
dffeas \Controller|ulaRg|Bank|conteudo_ram[10][3] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[10][3] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux12~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux12~3_combout  = (\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|Mux12~2_combout  & (\Controller|ulaRg|Bank|conteudo_ram[14][3]~q )) # (!\Controller|ulaRg|Bank|Mux12~2_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[10][3]~q ))))) # (!\Controller|A1[3]~3_combout  & (\Controller|ulaRg|Bank|Mux12~2_combout ))

	.dataa(\Controller|A1[3]~3_combout ),
	.datab(\Controller|ulaRg|Bank|Mux12~2_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[14][3]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[10][3]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux12~3 .lut_mask = 16'hE6C4;
defparam \Controller|ulaRg|Bank|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux12~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux12~6_combout  = (\Controller|A1[1]~5_combout  & (((\Controller|ulaRg|Bank|Mux12~3_combout ) # (\Controller|A1[0]~4_combout )))) # (!\Controller|A1[1]~5_combout  & (\Controller|ulaRg|Bank|Mux12~5_combout  & 
// ((!\Controller|A1[0]~4_combout ))))

	.dataa(\Controller|A1[1]~5_combout ),
	.datab(\Controller|ulaRg|Bank|Mux12~5_combout ),
	.datac(\Controller|ulaRg|Bank|Mux12~3_combout ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux12~6 .lut_mask = 16'hAAE4;
defparam \Controller|ulaRg|Bank|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N15
dffeas \Controller|ulaRg|Bank|conteudo_ram[9][3] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[3]~3_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][3] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[1][3]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[1][3]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][3]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N7
dffeas \Controller|ulaRg|Bank|conteudo_ram[1][3] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][3] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux12~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux12~0_combout  = (\Controller|A1[2]~2_combout  & (\Controller|A1[3]~3_combout )) # (!\Controller|A1[2]~2_combout  & ((\Controller|A1[3]~3_combout  & (\Controller|ulaRg|Bank|conteudo_ram[9][3]~q )) # (!\Controller|A1[3]~3_combout  
// & ((\Controller|ulaRg|Bank|conteudo_ram[1][3]~q )))))

	.dataa(\Controller|A1[2]~2_combout ),
	.datab(\Controller|A1[3]~3_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[9][3]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[1][3]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux12~0 .lut_mask = 16'hD9C8;
defparam \Controller|ulaRg|Bank|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N13
dffeas \Controller|ulaRg|Bank|conteudo_ram[5][3] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[3]~3_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[5][3] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux12~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux12~1_combout  = (\Controller|ulaRg|Bank|Mux12~0_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[13][3]~q ) # ((!\Controller|A1[2]~2_combout )))) # (!\Controller|ulaRg|Bank|Mux12~0_combout  & 
// (((\Controller|ulaRg|Bank|conteudo_ram[5][3]~q  & \Controller|A1[2]~2_combout ))))

	.dataa(\Controller|ulaRg|Bank|Mux12~0_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[13][3]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[5][3]~q ),
	.datad(\Controller|A1[2]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux12~1 .lut_mask = 16'hD8AA;
defparam \Controller|ulaRg|Bank|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N27
dffeas \Controller|ulaRg|Bank|conteudo_ram[15][3] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[3]~3_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[15][3] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Decoder0~53 (
// Equation(s):
// \Controller|ulaRg|Bank|Decoder0~53_combout  = (\Controller|ulaRg|Bank|Decoder0~39_combout  & ((\Controller|pcall|uctl|mq|state [0] $ (!\Controller|pcall|uctl|mq|state [1])) # (!\Controller|pcall|r0m|instr [14])))

	.dataa(\Controller|pcall|r0m|instr [14]),
	.datab(\Controller|pcall|uctl|mq|state [0]),
	.datac(\Controller|ulaRg|Bank|Decoder0~39_combout ),
	.datad(\Controller|pcall|uctl|mq|state [1]),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Decoder0~53_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Decoder0~53 .lut_mask = 16'hD070;
defparam \Controller|ulaRg|Bank|Decoder0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N17
dffeas \Controller|ulaRg|Bank|conteudo_ram[7][3] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[3]~3_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[7][3] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[3][3]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[3][3]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][3]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N11
dffeas \Controller|ulaRg|Bank|conteudo_ram[3][3] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][3] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[11][3]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[11][3]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[11][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][3]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[11][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N11
dffeas \Controller|ulaRg|Bank|conteudo_ram[11][3] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[11][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][3] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux12~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux12~7_combout  = (\Controller|A1[2]~2_combout  & (((\Controller|A1[3]~3_combout )))) # (!\Controller|A1[2]~2_combout  & ((\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[11][3]~q ))) # 
// (!\Controller|A1[3]~3_combout  & (\Controller|ulaRg|Bank|conteudo_ram[3][3]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[3][3]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[11][3]~q ),
	.datac(\Controller|A1[2]~2_combout ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux12~7 .lut_mask = 16'hFC0A;
defparam \Controller|ulaRg|Bank|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux12~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux12~8_combout  = (\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|Mux12~7_combout  & (\Controller|ulaRg|Bank|conteudo_ram[15][3]~q )) # (!\Controller|ulaRg|Bank|Mux12~7_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[7][3]~q ))))) # (!\Controller|A1[2]~2_combout  & (((\Controller|ulaRg|Bank|Mux12~7_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[15][3]~q ),
	.datab(\Controller|A1[2]~2_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[7][3]~q ),
	.datad(\Controller|ulaRg|Bank|Mux12~7_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux12~8 .lut_mask = 16'hBBC0;
defparam \Controller|ulaRg|Bank|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux12~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux12~9_combout  = (\Controller|ulaRg|Bank|Mux12~6_combout  & (((\Controller|ulaRg|Bank|Mux12~8_combout ) # (!\Controller|A1[0]~4_combout )))) # (!\Controller|ulaRg|Bank|Mux12~6_combout  & (\Controller|ulaRg|Bank|Mux12~1_combout  & 
// ((\Controller|A1[0]~4_combout ))))

	.dataa(\Controller|ulaRg|Bank|Mux12~6_combout ),
	.datab(\Controller|ulaRg|Bank|Mux12~1_combout ),
	.datac(\Controller|ulaRg|Bank|Mux12~8_combout ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux12~9 .lut_mask = 16'hE4AA;
defparam \Controller|ulaRg|Bank|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Equal0~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|Equal0~0_combout  = (!\Controller|op[2]~1_combout  & (\Controller|pcall|r0m|instr [9] & (\Controller|A1~0_combout  & !\Controller|pcall|r0m|instr [8])))

	.dataa(\Controller|op[2]~1_combout ),
	.datab(\Controller|pcall|r0m|instr [9]),
	.datac(\Controller|A1~0_combout ),
	.datad(\Controller|pcall|r0m|instr [8]),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Equal0~0 .lut_mask = 16'h0040;
defparam \Controller|ulaRg|ULA0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N24
fiftyfivenm_lcell_comb \Controller|Equal2~3 (
// Equation(s):
// \Controller|Equal2~3_combout  = (\Controller|pcall|r0m|instr [10] & (\Controller|ulaRg|ULA0|Equal0~0_combout  & (\Controller|pcall|uctl|mq|state [1] $ (\Controller|pcall|uctl|mq|state [0]))))

	.dataa(\Controller|pcall|uctl|mq|state [1]),
	.datab(\Controller|pcall|r0m|instr [10]),
	.datac(\Controller|pcall|uctl|mq|state [0]),
	.datad(\Controller|ulaRg|ULA0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Controller|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|Equal2~3 .lut_mask = 16'h4800;
defparam \Controller|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|inter_out~4 (
// Equation(s):
// \Controller|ulaRg|ULA0|inter_out~4_combout  = (\Controller|Equal10~0_combout  & (\Controller|ulaRg|ULA0|inter_out~1_combout  & \Controller|op[2]~1_combout ))

	.dataa(gnd),
	.datab(\Controller|Equal10~0_combout ),
	.datac(\Controller|ulaRg|ULA0|inter_out~1_combout ),
	.datad(\Controller|op[2]~1_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|inter_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|inter_out~4 .lut_mask = 16'hC000;
defparam \Controller|ulaRg|ULA0|inter_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|inter_out~5 (
// Equation(s):
// \Controller|ulaRg|ULA0|inter_out~5_combout  = (\Controller|ulaRg|ULA0|inter_out~4_combout ) # ((\Controller|Equal2~3_combout  & ((!\Controller|A1~0_combout ) # (!\Controller|pcall|r0m|instr [6]))))

	.dataa(\Controller|pcall|r0m|instr [6]),
	.datab(\Controller|Equal2~3_combout ),
	.datac(\Controller|ulaRg|ULA0|inter_out~4_combout ),
	.datad(\Controller|A1~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|inter_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|inter_out~5 .lut_mask = 16'hF4FC;
defparam \Controller|ulaRg|ULA0|inter_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N26
fiftyfivenm_lcell_comb \Controller|Equal6~1 (
// Equation(s):
// \Controller|Equal6~1_combout  = (\Controller|Equal6~0_combout  & (((!\Controller|pcall|r0m|instr [8] & !\Controller|pcall|r0m|instr [6])) # (!\Controller|A1~0_combout )))

	.dataa(\Controller|Equal6~0_combout ),
	.datab(\Controller|pcall|r0m|instr [8]),
	.datac(\Controller|pcall|r0m|instr [6]),
	.datad(\Controller|A1~0_combout ),
	.cin(gnd),
	.combout(\Controller|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|Equal6~1 .lut_mask = 16'h02AA;
defparam \Controller|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~25 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~25_combout  = \Controller|ulaRg|in_B[3]~34_combout  $ (((\Controller|Equal6~1_combout ) # ((\Controller|ulaRg|ULA0|inter_out~5_combout  & !\Controller|op[0]~0_combout ))))

	.dataa(\Controller|ulaRg|ULA0|inter_out~5_combout ),
	.datab(\Controller|op[0]~0_combout ),
	.datac(\Controller|Equal6~1_combout ),
	.datad(\Controller|ulaRg|in_B[3]~34_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~25 .lut_mask = 16'h0DF2;
defparam \Controller|ulaRg|ULA0|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N7
dffeas \Controller|ulaRg|Bank|conteudo_ram[15][1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[1]~1_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[15][1] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N3
dffeas \Controller|ulaRg|Bank|conteudo_ram[11][1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[1]~1_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][1] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[7][1]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[7][1]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[7][1]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N27
dffeas \Controller|ulaRg|Bank|conteudo_ram[7][1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[7][1] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N9
dffeas \Controller|ulaRg|Bank|conteudo_ram[3][1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[1]~1_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][1] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux14~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux14~7_combout  = (\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[7][1]~q ) # ((\Controller|A1[3]~3_combout )))) # (!\Controller|A1[2]~2_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[3][1]~q  & 
// !\Controller|A1[3]~3_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[7][1]~q ),
	.datab(\Controller|A1[2]~2_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[3][1]~q ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux14~7 .lut_mask = 16'hCCB8;
defparam \Controller|ulaRg|Bank|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux14~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux14~8_combout  = (\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|Mux14~7_combout  & (\Controller|ulaRg|Bank|conteudo_ram[15][1]~q )) # (!\Controller|ulaRg|Bank|Mux14~7_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[11][1]~q ))))) # (!\Controller|A1[3]~3_combout  & (((\Controller|ulaRg|Bank|Mux14~7_combout ))))

	.dataa(\Controller|A1[3]~3_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[15][1]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[11][1]~q ),
	.datad(\Controller|ulaRg|Bank|Mux14~7_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux14~8 .lut_mask = 16'hDDA0;
defparam \Controller|ulaRg|Bank|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[5][1]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[5][1]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[5][1]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N7
dffeas \Controller|ulaRg|Bank|conteudo_ram[5][1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[5][1] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y33_N13
dffeas \Controller|ulaRg|Bank|conteudo_ram[1][1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[1]~1_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][1] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux14~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux14~2_combout  = (\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[5][1]~q ) # ((\Controller|A1[3]~3_combout )))) # (!\Controller|A1[2]~2_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[1][1]~q  & 
// !\Controller|A1[3]~3_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[5][1]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[1][1]~q ),
	.datac(\Controller|A1[2]~2_combout ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux14~2 .lut_mask = 16'hF0AC;
defparam \Controller|ulaRg|Bank|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N5
dffeas \Controller|ulaRg|Bank|conteudo_ram[9][1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[1]~1_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][1] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y33_N23
dffeas \Controller|ulaRg|Bank|conteudo_ram[13][1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[1]~1_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][1] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux14~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux14~3_combout  = (\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|Mux14~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[13][1]~q ))) # (!\Controller|ulaRg|Bank|Mux14~2_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[9][1]~q )))) # (!\Controller|A1[3]~3_combout  & (\Controller|ulaRg|Bank|Mux14~2_combout ))

	.dataa(\Controller|A1[3]~3_combout ),
	.datab(\Controller|ulaRg|Bank|Mux14~2_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[9][1]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[13][1]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux14~3 .lut_mask = 16'hEC64;
defparam \Controller|ulaRg|Bank|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[8][1]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[8][1]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[1]~1_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[8][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][1]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[8][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N5
dffeas \Controller|ulaRg|Bank|conteudo_ram[8][1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][1] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N1
dffeas \Controller|ulaRg|Bank|conteudo_ram[0][1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[1]~1_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[0][1] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux14~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux14~4_combout  = (\Controller|A1[2]~2_combout  & (((\Controller|A1[3]~3_combout )))) # (!\Controller|A1[2]~2_combout  & ((\Controller|A1[3]~3_combout  & (\Controller|ulaRg|Bank|conteudo_ram[8][1]~q )) # 
// (!\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[0][1]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[8][1]~q ),
	.datab(\Controller|A1[2]~2_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[0][1]~q ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux14~4 .lut_mask = 16'hEE30;
defparam \Controller|ulaRg|Bank|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[4][1]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[4][1]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[4][1]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N17
dffeas \Controller|ulaRg|Bank|conteudo_ram[4][1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[4][1] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N27
dffeas \Controller|ulaRg|Bank|conteudo_ram[12][1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[1]~1_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][1] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux14~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux14~5_combout  = (\Controller|ulaRg|Bank|Mux14~4_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[12][1]~q ) # (!\Controller|A1[2]~2_combout )))) # (!\Controller|ulaRg|Bank|Mux14~4_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[4][1]~q  & ((\Controller|A1[2]~2_combout ))))

	.dataa(\Controller|ulaRg|Bank|Mux14~4_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[4][1]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[12][1]~q ),
	.datad(\Controller|A1[2]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux14~5 .lut_mask = 16'hE4AA;
defparam \Controller|ulaRg|Bank|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux14~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux14~6_combout  = (\Controller|A1[1]~5_combout  & (((\Controller|A1[0]~4_combout )))) # (!\Controller|A1[1]~5_combout  & ((\Controller|A1[0]~4_combout  & (\Controller|ulaRg|Bank|Mux14~3_combout )) # (!\Controller|A1[0]~4_combout  & 
// ((\Controller|ulaRg|Bank|Mux14~5_combout )))))

	.dataa(\Controller|ulaRg|Bank|Mux14~3_combout ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|Mux14~5_combout ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux14~6 .lut_mask = 16'hEE30;
defparam \Controller|ulaRg|Bank|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y30_N21
dffeas \Controller|ulaRg|Bank|conteudo_ram[2][1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[1]~1_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][1] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux14~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux14~0_combout  = (\Controller|A1[2]~2_combout  & (((\Controller|A1[3]~3_combout )))) # (!\Controller|A1[2]~2_combout  & ((\Controller|A1[3]~3_combout  & (\Controller|ulaRg|Bank|conteudo_ram[10][1]~q )) # 
// (!\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[2][1]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[10][1]~q ),
	.datab(\Controller|A1[2]~2_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[2][1]~q ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux14~0 .lut_mask = 16'hEE30;
defparam \Controller|ulaRg|Bank|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N23
dffeas \Controller|ulaRg|Bank|conteudo_ram[14][1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[1]~1_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[14][1] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[6][1]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[6][1]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[6][1]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N21
dffeas \Controller|ulaRg|Bank|conteudo_ram[6][1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[6][1] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux14~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux14~1_combout  = (\Controller|ulaRg|Bank|Mux14~0_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[14][1]~q )) # (!\Controller|A1[2]~2_combout ))) # (!\Controller|ulaRg|Bank|Mux14~0_combout  & (\Controller|A1[2]~2_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[6][1]~q ))))

	.dataa(\Controller|ulaRg|Bank|Mux14~0_combout ),
	.datab(\Controller|A1[2]~2_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[14][1]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[6][1]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux14~1 .lut_mask = 16'hE6A2;
defparam \Controller|ulaRg|Bank|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux14~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux14~9_combout  = (\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|Mux14~6_combout  & (\Controller|ulaRg|Bank|Mux14~8_combout )) # (!\Controller|ulaRg|Bank|Mux14~6_combout  & ((\Controller|ulaRg|Bank|Mux14~1_combout ))))) # 
// (!\Controller|A1[1]~5_combout  & (((\Controller|ulaRg|Bank|Mux14~6_combout ))))

	.dataa(\Controller|ulaRg|Bank|Mux14~8_combout ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|Mux14~6_combout ),
	.datad(\Controller|ulaRg|Bank|Mux14~1_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux14~9 .lut_mask = 16'hBCB0;
defparam \Controller|ulaRg|Bank|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[13][4]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[13][4]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[4]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[4]~6_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[13][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][4]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[13][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N21
dffeas \Controller|ulaRg|Bank|conteudo_ram[13][4] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][4] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[14][4]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[14][4]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[4]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[14][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[14][4]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[14][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N13
dffeas \Controller|ulaRg|Bank|conteudo_ram[14][4] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[14][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[14][4] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y30_N31
dffeas \Controller|ulaRg|Bank|conteudo_ram[12][4] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[4]~6_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][4] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[4]~42 (
// Equation(s):
// \Controller|ulaRg|in_B[4]~42_combout  = (\Controller|A2[0]~11_combout  & (((\Controller|A2[1]~10_combout )))) # (!\Controller|A2[0]~11_combout  & ((\Controller|A2[1]~10_combout  & (\Controller|ulaRg|Bank|conteudo_ram[14][4]~q )) # 
// (!\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[12][4]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[14][4]~q ),
	.datab(\Controller|A2[0]~11_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[12][4]~q ),
	.datad(\Controller|A2[1]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[4]~42 .lut_mask = 16'hEE30;
defparam \Controller|ulaRg|in_B[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[4]~43 (
// Equation(s):
// \Controller|ulaRg|in_B[4]~43_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|in_B[4]~42_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[15][4]~q ))) # (!\Controller|ulaRg|in_B[4]~42_combout  & (\Controller|ulaRg|Bank|conteudo_ram[13][4]~q 
// )))) # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|in_B[4]~42_combout ))))

	.dataa(\Controller|A2[0]~11_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[13][4]~q ),
	.datac(\Controller|ulaRg|in_B[4]~42_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[15][4]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[4]~43 .lut_mask = 16'hF858;
defparam \Controller|ulaRg|in_B[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[11][4]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[11][4]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[4]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[4]~6_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[11][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][4]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[11][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N25
dffeas \Controller|ulaRg|Bank|conteudo_ram[11][4] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[11][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][4] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y35_N9
dffeas \Controller|ulaRg|Bank|conteudo_ram[10][4] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[4]~6_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[10][4] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y35_N15
dffeas \Controller|ulaRg|Bank|conteudo_ram[8][4] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[4]~6_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][4] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[9][4]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[9][4]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[4]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[4]~6_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[9][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][4]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[9][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N7
dffeas \Controller|ulaRg|Bank|conteudo_ram[9][4] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][4] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[4]~35 (
// Equation(s):
// \Controller|ulaRg|in_B[4]~35_combout  = (\Controller|A2[1]~10_combout  & (((\Controller|A2[0]~11_combout )))) # (!\Controller|A2[1]~10_combout  & ((\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[9][4]~q ))) # 
// (!\Controller|A2[0]~11_combout  & (\Controller|ulaRg|Bank|conteudo_ram[8][4]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[8][4]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[9][4]~q ),
	.datac(\Controller|A2[1]~10_combout ),
	.datad(\Controller|A2[0]~11_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[4]~35 .lut_mask = 16'hFC0A;
defparam \Controller|ulaRg|in_B[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[4]~36 (
// Equation(s):
// \Controller|ulaRg|in_B[4]~36_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|in_B[4]~35_combout  & (\Controller|ulaRg|Bank|conteudo_ram[11][4]~q )) # (!\Controller|ulaRg|in_B[4]~35_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[10][4]~q 
// ))))) # (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|in_B[4]~35_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[11][4]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[10][4]~q ),
	.datac(\Controller|A2[1]~10_combout ),
	.datad(\Controller|ulaRg|in_B[4]~35_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[4]~36 .lut_mask = 16'hAFC0;
defparam \Controller|ulaRg|in_B[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N23
dffeas \Controller|ulaRg|Bank|conteudo_ram[7][4] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[4]~6_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[7][4] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[5][4]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[5][4]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[4]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[5][4]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N9
dffeas \Controller|ulaRg|Bank|conteudo_ram[5][4] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[5][4] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y33_N27
dffeas \Controller|ulaRg|Bank|conteudo_ram[6][4] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[4]~6_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[6][4] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y33_N17
dffeas \Controller|ulaRg|Bank|conteudo_ram[4][4] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[4]~6_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[4][4] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[4]~37 (
// Equation(s):
// \Controller|ulaRg|in_B[4]~37_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[6][4]~q ) # ((\Controller|A2[0]~11_combout )))) # (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[4][4]~q  & 
// !\Controller|A2[0]~11_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[6][4]~q ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[4][4]~q ),
	.datad(\Controller|A2[0]~11_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[4]~37 .lut_mask = 16'hCCB8;
defparam \Controller|ulaRg|in_B[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[4]~38 (
// Equation(s):
// \Controller|ulaRg|in_B[4]~38_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|in_B[4]~37_combout  & (\Controller|ulaRg|Bank|conteudo_ram[7][4]~q )) # (!\Controller|ulaRg|in_B[4]~37_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[5][4]~q 
// ))))) # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|in_B[4]~37_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[7][4]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[5][4]~q ),
	.datac(\Controller|A2[0]~11_combout ),
	.datad(\Controller|ulaRg|in_B[4]~37_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[4]~38 .lut_mask = 16'hAFC0;
defparam \Controller|ulaRg|in_B[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y34_N5
dffeas \Controller|ulaRg|Bank|conteudo_ram[0][4] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[4]~6_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[0][4] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[1][4]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[1][4]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[4]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][4]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N21
dffeas \Controller|ulaRg|Bank|conteudo_ram[1][4] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][4] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[4]~39 (
// Equation(s):
// \Controller|ulaRg|in_B[4]~39_combout  = (\Controller|A2[1]~10_combout  & (((\Controller|A2[0]~11_combout )))) # (!\Controller|A2[1]~10_combout  & ((\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[1][4]~q ))) # 
// (!\Controller|A2[0]~11_combout  & (\Controller|ulaRg|Bank|conteudo_ram[0][4]~q ))))

	.dataa(\Controller|A2[1]~10_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[0][4]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[1][4]~q ),
	.datad(\Controller|A2[0]~11_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[4]~39 .lut_mask = 16'hFA44;
defparam \Controller|ulaRg|in_B[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[2][4]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[2][4]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[4]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[4]~6_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][4]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y36_N23
dffeas \Controller|ulaRg|Bank|conteudo_ram[2][4] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][4] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N25
dffeas \Controller|ulaRg|Bank|conteudo_ram[3][4] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[4]~6_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][4] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[4]~40 (
// Equation(s):
// \Controller|ulaRg|in_B[4]~40_combout  = (\Controller|ulaRg|in_B[4]~39_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[3][4]~q ) # (!\Controller|A2[1]~10_combout )))) # (!\Controller|ulaRg|in_B[4]~39_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[2][4]~q  & ((\Controller|A2[1]~10_combout ))))

	.dataa(\Controller|ulaRg|in_B[4]~39_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[2][4]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[3][4]~q ),
	.datad(\Controller|A2[1]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[4]~40 .lut_mask = 16'hE4AA;
defparam \Controller|ulaRg|in_B[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[4]~41 (
// Equation(s):
// \Controller|ulaRg|in_B[4]~41_combout  = (\Controller|A2[3]~13_combout  & (\Controller|A2[2]~12_combout )) # (!\Controller|A2[3]~13_combout  & ((\Controller|A2[2]~12_combout  & (\Controller|ulaRg|in_B[4]~38_combout )) # (!\Controller|A2[2]~12_combout  & 
// ((\Controller|ulaRg|in_B[4]~40_combout )))))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|A2[2]~12_combout ),
	.datac(\Controller|ulaRg|in_B[4]~38_combout ),
	.datad(\Controller|ulaRg|in_B[4]~40_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[4]~41 .lut_mask = 16'hD9C8;
defparam \Controller|ulaRg|in_B[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[4]~44 (
// Equation(s):
// \Controller|ulaRg|in_B[4]~44_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|in_B[4]~41_combout  & (\Controller|ulaRg|in_B[4]~43_combout )) # (!\Controller|ulaRg|in_B[4]~41_combout  & ((\Controller|ulaRg|in_B[4]~36_combout ))))) # 
// (!\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|in_B[4]~41_combout ))))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|ulaRg|in_B[4]~43_combout ),
	.datac(\Controller|ulaRg|in_B[4]~36_combout ),
	.datad(\Controller|ulaRg|in_B[4]~41_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[4]~44 .lut_mask = 16'hDDA0;
defparam \Controller|ulaRg|in_B[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[4]~45 (
// Equation(s):
// \Controller|ulaRg|in_B[4]~45_combout  = (\Controller|ulaRg|in_B[2]~10_combout  & ((\Controller|ulaRg|in_B[4]~44_combout ) # ((\Controller|ulaRg|in_B[3]~11_combout  & \Controller|pcall|r0m|instr [4])))) # (!\Controller|ulaRg|in_B[2]~10_combout  & 
// (\Controller|ulaRg|in_B[3]~11_combout  & (\Controller|pcall|r0m|instr [4])))

	.dataa(\Controller|ulaRg|in_B[2]~10_combout ),
	.datab(\Controller|ulaRg|in_B[3]~11_combout ),
	.datac(\Controller|pcall|r0m|instr [4]),
	.datad(\Controller|ulaRg|in_B[4]~44_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[4]~45 .lut_mask = 16'hEAC0;
defparam \Controller|ulaRg|in_B[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~30 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~30_combout  = \Controller|ulaRg|in_B[4]~45_combout  $ (((\Controller|Equal6~1_combout ) # ((!\Controller|op[0]~0_combout  & \Controller|ulaRg|ULA0|inter_out~5_combout ))))

	.dataa(\Controller|op[0]~0_combout ),
	.datab(\Controller|ulaRg|ULA0|inter_out~5_combout ),
	.datac(\Controller|Equal6~1_combout ),
	.datad(\Controller|ulaRg|in_B[4]~45_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~30 .lut_mask = 16'h0BF4;
defparam \Controller|ulaRg|ULA0|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~26 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~26_combout  = ((\Controller|ulaRg|Bank|Mux12~9_combout  $ (\Controller|ulaRg|ULA0|Add0~25_combout  $ (\Controller|ulaRg|ULA0|Add0~19 )))) # (GND)
// \Controller|ulaRg|ULA0|Add0~27  = CARRY((\Controller|ulaRg|Bank|Mux12~9_combout  & ((!\Controller|ulaRg|ULA0|Add0~19 ) # (!\Controller|ulaRg|ULA0|Add0~25_combout ))) # (!\Controller|ulaRg|Bank|Mux12~9_combout  & (!\Controller|ulaRg|ULA0|Add0~25_combout  & 
// !\Controller|ulaRg|ULA0|Add0~19 )))

	.dataa(\Controller|ulaRg|Bank|Mux12~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Add0~19 ),
	.combout(\Controller|ulaRg|ULA0|Add0~26_combout ),
	.cout(\Controller|ulaRg|ULA0|Add0~27 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~26 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~31 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~31_combout  = (\Controller|ulaRg|ULA0|Add0~30_combout  & ((\Controller|ulaRg|Bank|Mux11~9_combout  & (!\Controller|ulaRg|ULA0|Add0~27 )) # (!\Controller|ulaRg|Bank|Mux11~9_combout  & ((\Controller|ulaRg|ULA0|Add0~27 ) # 
// (GND))))) # (!\Controller|ulaRg|ULA0|Add0~30_combout  & ((\Controller|ulaRg|Bank|Mux11~9_combout  & (\Controller|ulaRg|ULA0|Add0~27  & VCC)) # (!\Controller|ulaRg|Bank|Mux11~9_combout  & (!\Controller|ulaRg|ULA0|Add0~27 ))))
// \Controller|ulaRg|ULA0|Add0~32  = CARRY((\Controller|ulaRg|ULA0|Add0~30_combout  & ((!\Controller|ulaRg|ULA0|Add0~27 ) # (!\Controller|ulaRg|Bank|Mux11~9_combout ))) # (!\Controller|ulaRg|ULA0|Add0~30_combout  & (!\Controller|ulaRg|Bank|Mux11~9_combout  & 
// !\Controller|ulaRg|ULA0|Add0~27 )))

	.dataa(\Controller|ulaRg|ULA0|Add0~30_combout ),
	.datab(\Controller|ulaRg|Bank|Mux11~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Add0~27 ),
	.combout(\Controller|ulaRg|ULA0|Add0~31_combout ),
	.cout(\Controller|ulaRg|ULA0|Add0~32 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~31 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|inter_out~6 (
// Equation(s):
// \Controller|ulaRg|ULA0|inter_out~6_combout  = (\Controller|Equal6~1_combout ) # ((\Controller|ulaRg|ULA0|inter_out~5_combout  & !\Controller|op[0]~0_combout ))

	.dataa(\Controller|ulaRg|ULA0|inter_out~5_combout ),
	.datab(\Controller|op[0]~0_combout ),
	.datac(gnd),
	.datad(\Controller|Equal6~1_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|inter_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|inter_out~6 .lut_mask = 16'hFF22;
defparam \Controller|ulaRg|ULA0|inter_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N29
dffeas \Controller|ulaRg|Bank|conteudo_ram[15][5] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|ULA0|out_ULA[5]~5_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[15][5] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y29_N7
dffeas \Controller|ulaRg|Bank|conteudo_ram[11][5] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[5]~5_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][5] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N31
dffeas \Controller|ulaRg|Bank|conteudo_ram[3][5] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[5]~5_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][5] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[7][5]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[7][5]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[7][5]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N9
dffeas \Controller|ulaRg|Bank|conteudo_ram[7][5] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[7][5] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[5]~53 (
// Equation(s):
// \Controller|ulaRg|in_B[5]~53_combout  = (\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[7][5]~q ) # (\Controller|A2[3]~13_combout )))) # (!\Controller|A2[2]~12_combout  & (\Controller|ulaRg|Bank|conteudo_ram[3][5]~q  & 
// ((!\Controller|A2[3]~13_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[3][5]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[7][5]~q ),
	.datac(\Controller|A2[2]~12_combout ),
	.datad(\Controller|A2[3]~13_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[5]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[5]~53 .lut_mask = 16'hF0CA;
defparam \Controller|ulaRg|in_B[5]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[5]~54 (
// Equation(s):
// \Controller|ulaRg|in_B[5]~54_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|in_B[5]~53_combout  & (\Controller|ulaRg|Bank|conteudo_ram[15][5]~q )) # (!\Controller|ulaRg|in_B[5]~53_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[11][5]~q 
// ))))) # (!\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|in_B[5]~53_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[15][5]~q ),
	.datab(\Controller|A2[3]~13_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[11][5]~q ),
	.datad(\Controller|ulaRg|in_B[5]~53_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[5]~54 .lut_mask = 16'hBBC0;
defparam \Controller|ulaRg|in_B[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[6][5]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[6][5]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[6][5]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N11
dffeas \Controller|ulaRg|Bank|conteudo_ram[6][5] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[6][5] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N9
dffeas \Controller|ulaRg|Bank|conteudo_ram[14][5] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[5]~5_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[14][5] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y30_N5
dffeas \Controller|ulaRg|Bank|conteudo_ram[2][5] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[5]~5_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][5] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[10][5]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[10][5]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[10][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[10][5]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[10][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y30_N27
dffeas \Controller|ulaRg|Bank|conteudo_ram[10][5] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[10][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[10][5] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[5]~46 (
// Equation(s):
// \Controller|ulaRg|in_B[5]~46_combout  = (\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[10][5]~q ) # (\Controller|A2[2]~12_combout )))) # (!\Controller|A2[3]~13_combout  & (\Controller|ulaRg|Bank|conteudo_ram[2][5]~q  & 
// ((!\Controller|A2[2]~12_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[2][5]~q ),
	.datab(\Controller|A2[3]~13_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[10][5]~q ),
	.datad(\Controller|A2[2]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[5]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[5]~46 .lut_mask = 16'hCCE2;
defparam \Controller|ulaRg|in_B[5]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[5]~47 (
// Equation(s):
// \Controller|ulaRg|in_B[5]~47_combout  = (\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|in_B[5]~46_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[14][5]~q ))) # (!\Controller|ulaRg|in_B[5]~46_combout  & (\Controller|ulaRg|Bank|conteudo_ram[6][5]~q 
// )))) # (!\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|in_B[5]~46_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[6][5]~q ),
	.datab(\Controller|A2[2]~12_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[14][5]~q ),
	.datad(\Controller|ulaRg|in_B[5]~46_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[5]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[5]~47 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|in_B[5]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N9
dffeas \Controller|ulaRg|Bank|conteudo_ram[9][5] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[5]~5_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][5] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[13][5]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[13][5]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[5]~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[13][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][5]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[13][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N5
dffeas \Controller|ulaRg|Bank|conteudo_ram[13][5] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][5] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y33_N25
dffeas \Controller|ulaRg|Bank|conteudo_ram[1][5] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[5]~5_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][5] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[5]~48 (
// Equation(s):
// \Controller|ulaRg|in_B[5]~48_combout  = (\Controller|A2[3]~13_combout  & (((\Controller|A2[2]~12_combout )))) # (!\Controller|A2[3]~13_combout  & ((\Controller|A2[2]~12_combout  & (\Controller|ulaRg|Bank|conteudo_ram[5][5]~q )) # 
// (!\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[1][5]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[5][5]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[1][5]~q ),
	.datac(\Controller|A2[3]~13_combout ),
	.datad(\Controller|A2[2]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[5]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[5]~48 .lut_mask = 16'hFA0C;
defparam \Controller|ulaRg|in_B[5]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[5]~49 (
// Equation(s):
// \Controller|ulaRg|in_B[5]~49_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|in_B[5]~48_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[13][5]~q ))) # (!\Controller|ulaRg|in_B[5]~48_combout  & (\Controller|ulaRg|Bank|conteudo_ram[9][5]~q 
// )))) # (!\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|in_B[5]~48_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[9][5]~q ),
	.datab(\Controller|A2[3]~13_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[13][5]~q ),
	.datad(\Controller|ulaRg|in_B[5]~48_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[5]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[5]~49 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|in_B[5]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N5
dffeas \Controller|ulaRg|Bank|conteudo_ram[4][5] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[5]~5_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[4][5] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[12][5]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[12][5]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[5]~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[12][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][5]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[12][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N23
dffeas \Controller|ulaRg|Bank|conteudo_ram[12][5] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[12][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][5] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[8][5]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[8][5]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[8][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][5]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[8][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N29
dffeas \Controller|ulaRg|Bank|conteudo_ram[8][5] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][5] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N23
dffeas \Controller|ulaRg|Bank|conteudo_ram[0][5] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[5]~5_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[0][5] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[5]~50 (
// Equation(s):
// \Controller|ulaRg|in_B[5]~50_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[8][5]~q ) # ((\Controller|A2[2]~12_combout )))) # (!\Controller|A2[3]~13_combout  & (((!\Controller|A2[2]~12_combout  & 
// \Controller|ulaRg|Bank|conteudo_ram[0][5]~q ))))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[8][5]~q ),
	.datac(\Controller|A2[2]~12_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[0][5]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[5]~50 .lut_mask = 16'hADA8;
defparam \Controller|ulaRg|in_B[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[5]~51 (
// Equation(s):
// \Controller|ulaRg|in_B[5]~51_combout  = (\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|in_B[5]~50_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[12][5]~q ))) # (!\Controller|ulaRg|in_B[5]~50_combout  & (\Controller|ulaRg|Bank|conteudo_ram[4][5]~q 
// )))) # (!\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|in_B[5]~50_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[4][5]~q ),
	.datab(\Controller|A2[2]~12_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[12][5]~q ),
	.datad(\Controller|ulaRg|in_B[5]~50_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[5]~51 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|in_B[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[5]~52 (
// Equation(s):
// \Controller|ulaRg|in_B[5]~52_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|A2[1]~10_combout ) # ((\Controller|ulaRg|in_B[5]~49_combout )))) # (!\Controller|A2[0]~11_combout  & (!\Controller|A2[1]~10_combout  & 
// ((\Controller|ulaRg|in_B[5]~51_combout ))))

	.dataa(\Controller|A2[0]~11_combout ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|in_B[5]~49_combout ),
	.datad(\Controller|ulaRg|in_B[5]~51_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[5]~52 .lut_mask = 16'hB9A8;
defparam \Controller|ulaRg|in_B[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[5]~55 (
// Equation(s):
// \Controller|ulaRg|in_B[5]~55_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|in_B[5]~52_combout  & (\Controller|ulaRg|in_B[5]~54_combout )) # (!\Controller|ulaRg|in_B[5]~52_combout  & ((\Controller|ulaRg|in_B[5]~47_combout ))))) # 
// (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|in_B[5]~52_combout ))))

	.dataa(\Controller|A2[1]~10_combout ),
	.datab(\Controller|ulaRg|in_B[5]~54_combout ),
	.datac(\Controller|ulaRg|in_B[5]~47_combout ),
	.datad(\Controller|ulaRg|in_B[5]~52_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[5]~55 .lut_mask = 16'hDDA0;
defparam \Controller|ulaRg|in_B[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~29 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~29_combout  = \Controller|ulaRg|ULA0|inter_out~6_combout  $ (((!\Controller|IorR~3_combout  & (!\Controller|A2[4]~14_combout  & \Controller|ulaRg|in_B[5]~55_combout ))))

	.dataa(\Controller|IorR~3_combout ),
	.datab(\Controller|A2[4]~14_combout ),
	.datac(\Controller|ulaRg|ULA0|inter_out~6_combout ),
	.datad(\Controller|ulaRg|in_B[5]~55_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~29 .lut_mask = 16'hE1F0;
defparam \Controller|ulaRg|ULA0|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~33 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~33_combout  = ((\Controller|ulaRg|Bank|Mux10~9_combout  $ (\Controller|ulaRg|ULA0|Add0~29_combout  $ (\Controller|ulaRg|ULA0|Add0~32 )))) # (GND)
// \Controller|ulaRg|ULA0|Add0~34  = CARRY((\Controller|ulaRg|Bank|Mux10~9_combout  & ((!\Controller|ulaRg|ULA0|Add0~32 ) # (!\Controller|ulaRg|ULA0|Add0~29_combout ))) # (!\Controller|ulaRg|Bank|Mux10~9_combout  & (!\Controller|ulaRg|ULA0|Add0~29_combout  & 
// !\Controller|ulaRg|ULA0|Add0~32 )))

	.dataa(\Controller|ulaRg|Bank|Mux10~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Add0~32 ),
	.combout(\Controller|ulaRg|ULA0|Add0~33_combout ),
	.cout(\Controller|ulaRg|ULA0|Add0~34 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~33 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[14][6]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[14][6]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[6]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[6]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[14][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[14][6]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[14][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N31
dffeas \Controller|ulaRg|Bank|conteudo_ram[14][6] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[14][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[14][6] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[15][6]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[15][6]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[6]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[6]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[15][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[15][6]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[15][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y35_N29
dffeas \Controller|ulaRg|Bank|conteudo_ram[15][6] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[15][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[15][6] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[13][6]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[13][6]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[6]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[6]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[13][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][6]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[13][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N7
dffeas \Controller|ulaRg|Bank|conteudo_ram[13][6] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[13][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][6] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N15
dffeas \Controller|ulaRg|Bank|conteudo_ram[12][6] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[6]~4_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][6] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[6]~130 (
// Equation(s):
// \Controller|ulaRg|in_B[6]~130_combout  = (\Controller|A2[1]~10_combout  & (((\Controller|A2[0]~11_combout )))) # (!\Controller|A2[1]~10_combout  & ((\Controller|A2[0]~11_combout  & (\Controller|ulaRg|Bank|conteudo_ram[13][6]~q )) # 
// (!\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[12][6]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[13][6]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[12][6]~q ),
	.datac(\Controller|A2[1]~10_combout ),
	.datad(\Controller|A2[0]~11_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[6]~130_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[6]~130 .lut_mask = 16'hFA0C;
defparam \Controller|ulaRg|in_B[6]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[6]~131 (
// Equation(s):
// \Controller|ulaRg|in_B[6]~131_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|in_B[6]~130_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[15][6]~q ))) # (!\Controller|ulaRg|in_B[6]~130_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[14][6]~q )))) # (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|in_B[6]~130_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[14][6]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[15][6]~q ),
	.datac(\Controller|A2[1]~10_combout ),
	.datad(\Controller|ulaRg|in_B[6]~130_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[6]~131_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[6]~131 .lut_mask = 16'hCFA0;
defparam \Controller|ulaRg|in_B[6]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N3
dffeas \Controller|ulaRg|Bank|conteudo_ram[7][6] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[6]~4_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[7][6] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y33_N9
dffeas \Controller|ulaRg|Bank|conteudo_ram[6][6] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[6]~4_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[6][6] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y33_N7
dffeas \Controller|ulaRg|Bank|conteudo_ram[4][6] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[6]~4_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[4][6] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N13
dffeas \Controller|ulaRg|Bank|conteudo_ram[5][6] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[6]~4_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[5][6] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[6]~123 (
// Equation(s):
// \Controller|ulaRg|in_B[6]~123_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|A2[1]~10_combout ) # ((\Controller|ulaRg|Bank|conteudo_ram[5][6]~q )))) # (!\Controller|A2[0]~11_combout  & (!\Controller|A2[1]~10_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[4][6]~q )))

	.dataa(\Controller|A2[0]~11_combout ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[4][6]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[5][6]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[6]~123_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[6]~123 .lut_mask = 16'hBA98;
defparam \Controller|ulaRg|in_B[6]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[6]~124 (
// Equation(s):
// \Controller|ulaRg|in_B[6]~124_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|in_B[6]~123_combout  & (\Controller|ulaRg|Bank|conteudo_ram[7][6]~q )) # (!\Controller|ulaRg|in_B[6]~123_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[6][6]~q 
// ))))) # (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|in_B[6]~123_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[7][6]~q ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[6][6]~q ),
	.datad(\Controller|ulaRg|in_B[6]~123_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[6]~124_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[6]~124 .lut_mask = 16'hBBC0;
defparam \Controller|ulaRg|in_B[6]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N7
dffeas \Controller|ulaRg|Bank|conteudo_ram[3][6] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[6]~4_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][6] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N13
dffeas \Controller|ulaRg|Bank|conteudo_ram[0][6] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[6]~4_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[0][6] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[2][6]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[2][6]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[6]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[6]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][6]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N13
dffeas \Controller|ulaRg|Bank|conteudo_ram[2][6] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][6] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[6]~127 (
// Equation(s):
// \Controller|ulaRg|in_B[6]~127_combout  = (\Controller|A2[0]~11_combout  & (((\Controller|A2[1]~10_combout )))) # (!\Controller|A2[0]~11_combout  & ((\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[2][6]~q ))) # 
// (!\Controller|A2[1]~10_combout  & (\Controller|ulaRg|Bank|conteudo_ram[0][6]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[0][6]~q ),
	.datab(\Controller|A2[0]~11_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[2][6]~q ),
	.datad(\Controller|A2[1]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[6]~127_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[6]~127 .lut_mask = 16'hFC22;
defparam \Controller|ulaRg|in_B[6]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[6]~128 (
// Equation(s):
// \Controller|ulaRg|in_B[6]~128_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|in_B[6]~127_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[3][6]~q ))) # (!\Controller|ulaRg|in_B[6]~127_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[1][6]~q )))) # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|in_B[6]~127_combout ))))

	.dataa(\Controller|A2[0]~11_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[1][6]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[3][6]~q ),
	.datad(\Controller|ulaRg|in_B[6]~127_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[6]~128_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[6]~128 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|in_B[6]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[9][6]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[9][6]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[6]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[6]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[9][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][6]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[9][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N9
dffeas \Controller|ulaRg|Bank|conteudo_ram[9][6] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][6] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[11][6]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[11][6]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[6]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[6]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[11][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][6]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[11][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N3
dffeas \Controller|ulaRg|Bank|conteudo_ram[11][6] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[11][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][6] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y30_N29
dffeas \Controller|ulaRg|Bank|conteudo_ram[10][6] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[6]~4_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[10][6] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[8][6]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[8][6]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[6]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[6]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[8][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][6]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[8][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N1
dffeas \Controller|ulaRg|Bank|conteudo_ram[8][6] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][6] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[6]~125 (
// Equation(s):
// \Controller|ulaRg|in_B[6]~125_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[10][6]~q ) # ((\Controller|A2[0]~11_combout )))) # (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[8][6]~q  & 
// !\Controller|A2[0]~11_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[10][6]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[8][6]~q ),
	.datac(\Controller|A2[1]~10_combout ),
	.datad(\Controller|A2[0]~11_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[6]~125_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[6]~125 .lut_mask = 16'hF0AC;
defparam \Controller|ulaRg|in_B[6]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[6]~126 (
// Equation(s):
// \Controller|ulaRg|in_B[6]~126_combout  = (\Controller|ulaRg|in_B[6]~125_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[11][6]~q ) # (!\Controller|A2[0]~11_combout )))) # (!\Controller|ulaRg|in_B[6]~125_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[9][6]~q  & ((\Controller|A2[0]~11_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[9][6]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[11][6]~q ),
	.datac(\Controller|ulaRg|in_B[6]~125_combout ),
	.datad(\Controller|A2[0]~11_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[6]~126_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[6]~126 .lut_mask = 16'hCAF0;
defparam \Controller|ulaRg|in_B[6]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[6]~129 (
// Equation(s):
// \Controller|ulaRg|in_B[6]~129_combout  = (\Controller|A2[2]~12_combout  & (\Controller|A2[3]~13_combout )) # (!\Controller|A2[2]~12_combout  & ((\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|in_B[6]~126_combout ))) # (!\Controller|A2[3]~13_combout  
// & (\Controller|ulaRg|in_B[6]~128_combout ))))

	.dataa(\Controller|A2[2]~12_combout ),
	.datab(\Controller|A2[3]~13_combout ),
	.datac(\Controller|ulaRg|in_B[6]~128_combout ),
	.datad(\Controller|ulaRg|in_B[6]~126_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[6]~129_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[6]~129 .lut_mask = 16'hDC98;
defparam \Controller|ulaRg|in_B[6]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[6]~132 (
// Equation(s):
// \Controller|ulaRg|in_B[6]~132_combout  = (\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|in_B[6]~129_combout  & (\Controller|ulaRg|in_B[6]~131_combout )) # (!\Controller|ulaRg|in_B[6]~129_combout  & ((\Controller|ulaRg|in_B[6]~124_combout ))))) # 
// (!\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|in_B[6]~129_combout ))))

	.dataa(\Controller|A2[2]~12_combout ),
	.datab(\Controller|ulaRg|in_B[6]~131_combout ),
	.datac(\Controller|ulaRg|in_B[6]~124_combout ),
	.datad(\Controller|ulaRg|in_B[6]~129_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[6]~132_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[6]~132 .lut_mask = 16'hDDA0;
defparam \Controller|ulaRg|in_B[6]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~28 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~28_combout  = \Controller|ulaRg|ULA0|inter_out~6_combout  $ (((!\Controller|A2[4]~14_combout  & (!\Controller|IorR~3_combout  & \Controller|ulaRg|in_B[6]~132_combout ))))

	.dataa(\Controller|ulaRg|ULA0|inter_out~6_combout ),
	.datab(\Controller|A2[4]~14_combout ),
	.datac(\Controller|IorR~3_combout ),
	.datad(\Controller|ulaRg|in_B[6]~132_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~28 .lut_mask = 16'hA9AA;
defparam \Controller|ulaRg|ULA0|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~35 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~35_combout  = (\Controller|ulaRg|Bank|Mux9~9_combout  & ((\Controller|ulaRg|ULA0|Add0~28_combout  & (!\Controller|ulaRg|ULA0|Add0~34 )) # (!\Controller|ulaRg|ULA0|Add0~28_combout  & (\Controller|ulaRg|ULA0|Add0~34  & VCC)))) # 
// (!\Controller|ulaRg|Bank|Mux9~9_combout  & ((\Controller|ulaRg|ULA0|Add0~28_combout  & ((\Controller|ulaRg|ULA0|Add0~34 ) # (GND))) # (!\Controller|ulaRg|ULA0|Add0~28_combout  & (!\Controller|ulaRg|ULA0|Add0~34 ))))
// \Controller|ulaRg|ULA0|Add0~36  = CARRY((\Controller|ulaRg|Bank|Mux9~9_combout  & (\Controller|ulaRg|ULA0|Add0~28_combout  & !\Controller|ulaRg|ULA0|Add0~34 )) # (!\Controller|ulaRg|Bank|Mux9~9_combout  & ((\Controller|ulaRg|ULA0|Add0~28_combout ) # 
// (!\Controller|ulaRg|ULA0|Add0~34 ))))

	.dataa(\Controller|ulaRg|Bank|Mux9~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Add0~34 ),
	.combout(\Controller|ulaRg|ULA0|Add0~35_combout ),
	.cout(\Controller|ulaRg|ULA0|Add0~36 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~35 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y29_N25
dffeas \Controller|ulaRg|Bank|conteudo_ram[11][7] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[7]~7_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][7] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y31_N31
dffeas \Controller|ulaRg|Bank|conteudo_ram[3][7] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[7]~7_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][7] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[7]~64 (
// Equation(s):
// \Controller|ulaRg|in_B[7]~64_combout  = (\Controller|A2[2]~12_combout  & (((\Controller|A2[3]~13_combout )))) # (!\Controller|A2[2]~12_combout  & ((\Controller|A2[3]~13_combout  & (\Controller|ulaRg|Bank|conteudo_ram[11][7]~q )) # 
// (!\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[3][7]~q )))))

	.dataa(\Controller|A2[2]~12_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[11][7]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[3][7]~q ),
	.datad(\Controller|A2[3]~13_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[7]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[7]~64 .lut_mask = 16'hEE50;
defparam \Controller|ulaRg|in_B[7]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N29
dffeas \Controller|ulaRg|Bank|conteudo_ram[7][7] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[7]~7_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[7][7] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[7]~65 (
// Equation(s):
// \Controller|ulaRg|in_B[7]~65_combout  = (\Controller|ulaRg|in_B[7]~64_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[15][7]~q ) # ((!\Controller|A2[2]~12_combout )))) # (!\Controller|ulaRg|in_B[7]~64_combout  & 
// (((\Controller|ulaRg|Bank|conteudo_ram[7][7]~q  & \Controller|A2[2]~12_combout ))))

	.dataa(\Controller|ulaRg|in_B[7]~64_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[15][7]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[7][7]~q ),
	.datad(\Controller|A2[2]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[7]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[7]~65 .lut_mask = 16'hD8AA;
defparam \Controller|ulaRg|in_B[7]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N13
dffeas \Controller|ulaRg|Bank|conteudo_ram[13][7] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[7]~7_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][7] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[5][7]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[5][7]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[5][7]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N15
dffeas \Controller|ulaRg|Bank|conteudo_ram[5][7] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[5][7] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[9][7]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[9][7]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[9][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][7]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[9][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N17
dffeas \Controller|ulaRg|Bank|conteudo_ram[9][7] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][7] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[1][7]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[1][7]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[7]~7_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][7]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N9
dffeas \Controller|ulaRg|Bank|conteudo_ram[1][7] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][7] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[7]~57 (
// Equation(s):
// \Controller|ulaRg|in_B[7]~57_combout  = (\Controller|A2[2]~12_combout  & (((\Controller|A2[3]~13_combout )))) # (!\Controller|A2[2]~12_combout  & ((\Controller|A2[3]~13_combout  & (\Controller|ulaRg|Bank|conteudo_ram[9][7]~q )) # 
// (!\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[1][7]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[9][7]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[1][7]~q ),
	.datac(\Controller|A2[2]~12_combout ),
	.datad(\Controller|A2[3]~13_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[7]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[7]~57 .lut_mask = 16'hFA0C;
defparam \Controller|ulaRg|in_B[7]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[7]~58 (
// Equation(s):
// \Controller|ulaRg|in_B[7]~58_combout  = (\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|in_B[7]~57_combout  & (\Controller|ulaRg|Bank|conteudo_ram[13][7]~q )) # (!\Controller|ulaRg|in_B[7]~57_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[5][7]~q 
// ))))) # (!\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|in_B[7]~57_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[13][7]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[5][7]~q ),
	.datac(\Controller|A2[2]~12_combout ),
	.datad(\Controller|ulaRg|in_B[7]~57_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[7]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[7]~58 .lut_mask = 16'hAFC0;
defparam \Controller|ulaRg|in_B[7]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N31
dffeas \Controller|ulaRg|Bank|conteudo_ram[8][7] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[7]~7_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][7] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[12][7]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[12][7]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[7]~7_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[12][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][7]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[12][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N9
dffeas \Controller|ulaRg|Bank|conteudo_ram[12][7] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[12][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][7] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[0][7]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[0][7]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[7]~7_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[0][7]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N31
dffeas \Controller|ulaRg|Bank|conteudo_ram[0][7] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[0][7] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y32_N7
dffeas \Controller|ulaRg|Bank|conteudo_ram[4][7] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[7]~7_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[4][7] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[7]~61 (
// Equation(s):
// \Controller|ulaRg|in_B[7]~61_combout  = (\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[4][7]~q ) # (\Controller|A2[3]~13_combout )))) # (!\Controller|A2[2]~12_combout  & (\Controller|ulaRg|Bank|conteudo_ram[0][7]~q  & 
// ((!\Controller|A2[3]~13_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[0][7]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[4][7]~q ),
	.datac(\Controller|A2[2]~12_combout ),
	.datad(\Controller|A2[3]~13_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[7]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[7]~61 .lut_mask = 16'hF0CA;
defparam \Controller|ulaRg|in_B[7]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[7]~62 (
// Equation(s):
// \Controller|ulaRg|in_B[7]~62_combout  = (\Controller|ulaRg|in_B[7]~61_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[12][7]~q ) # (!\Controller|A2[3]~13_combout )))) # (!\Controller|ulaRg|in_B[7]~61_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[8][7]~q  & ((\Controller|A2[3]~13_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[8][7]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[12][7]~q ),
	.datac(\Controller|ulaRg|in_B[7]~61_combout ),
	.datad(\Controller|A2[3]~13_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[7]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[7]~62 .lut_mask = 16'hCAF0;
defparam \Controller|ulaRg|in_B[7]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y30_N15
dffeas \Controller|ulaRg|Bank|conteudo_ram[10][7] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[7]~7_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[10][7] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y30_N1
dffeas \Controller|ulaRg|Bank|conteudo_ram[14][7] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[7]~7_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[14][7] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[14][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[2][7]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[2][7]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[7]~7_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][7]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y30_N13
dffeas \Controller|ulaRg|Bank|conteudo_ram[2][7] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][7] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y33_N15
dffeas \Controller|ulaRg|Bank|conteudo_ram[6][7] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[7]~7_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[6][7] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[7]~59 (
// Equation(s):
// \Controller|ulaRg|in_B[7]~59_combout  = (\Controller|A2[3]~13_combout  & (((\Controller|A2[2]~12_combout )))) # (!\Controller|A2[3]~13_combout  & ((\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[6][7]~q ))) # 
// (!\Controller|A2[2]~12_combout  & (\Controller|ulaRg|Bank|conteudo_ram[2][7]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[2][7]~q ),
	.datab(\Controller|A2[3]~13_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[6][7]~q ),
	.datad(\Controller|A2[2]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[7]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[7]~59 .lut_mask = 16'hFC22;
defparam \Controller|ulaRg|in_B[7]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[7]~60 (
// Equation(s):
// \Controller|ulaRg|in_B[7]~60_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|in_B[7]~59_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[14][7]~q ))) # (!\Controller|ulaRg|in_B[7]~59_combout  & (\Controller|ulaRg|Bank|conteudo_ram[10][7]~q 
// )))) # (!\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|in_B[7]~59_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[10][7]~q ),
	.datab(\Controller|A2[3]~13_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[14][7]~q ),
	.datad(\Controller|ulaRg|in_B[7]~59_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[7]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[7]~60 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|in_B[7]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[7]~63 (
// Equation(s):
// \Controller|ulaRg|in_B[7]~63_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|A2[0]~11_combout ) # ((\Controller|ulaRg|in_B[7]~60_combout )))) # (!\Controller|A2[1]~10_combout  & (!\Controller|A2[0]~11_combout  & 
// (\Controller|ulaRg|in_B[7]~62_combout )))

	.dataa(\Controller|A2[1]~10_combout ),
	.datab(\Controller|A2[0]~11_combout ),
	.datac(\Controller|ulaRg|in_B[7]~62_combout ),
	.datad(\Controller|ulaRg|in_B[7]~60_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[7]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[7]~63 .lut_mask = 16'hBA98;
defparam \Controller|ulaRg|in_B[7]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[7]~66 (
// Equation(s):
// \Controller|ulaRg|in_B[7]~66_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|in_B[7]~63_combout  & (\Controller|ulaRg|in_B[7]~65_combout )) # (!\Controller|ulaRg|in_B[7]~63_combout  & ((\Controller|ulaRg|in_B[7]~58_combout ))))) # 
// (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|in_B[7]~63_combout ))))

	.dataa(\Controller|A2[0]~11_combout ),
	.datab(\Controller|ulaRg|in_B[7]~65_combout ),
	.datac(\Controller|ulaRg|in_B[7]~58_combout ),
	.datad(\Controller|ulaRg|in_B[7]~63_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[7]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[7]~66 .lut_mask = 16'hDDA0;
defparam \Controller|ulaRg|in_B[7]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~45 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~45_combout  = \Controller|ulaRg|ULA0|inter_out~6_combout  $ (((\Controller|ulaRg|in_B[7]~66_combout  & (!\Controller|IorR~3_combout  & !\Controller|A2[4]~14_combout ))))

	.dataa(\Controller|ulaRg|ULA0|inter_out~6_combout ),
	.datab(\Controller|ulaRg|in_B[7]~66_combout ),
	.datac(\Controller|IorR~3_combout ),
	.datad(\Controller|A2[4]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~45 .lut_mask = 16'hAAA6;
defparam \Controller|ulaRg|ULA0|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~46 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~46_combout  = ((\Controller|ulaRg|Bank|Mux8~9_combout  $ (\Controller|ulaRg|ULA0|Add0~45_combout  $ (\Controller|ulaRg|ULA0|Add0~36 )))) # (GND)
// \Controller|ulaRg|ULA0|Add0~47  = CARRY((\Controller|ulaRg|Bank|Mux8~9_combout  & ((!\Controller|ulaRg|ULA0|Add0~36 ) # (!\Controller|ulaRg|ULA0|Add0~45_combout ))) # (!\Controller|ulaRg|Bank|Mux8~9_combout  & (!\Controller|ulaRg|ULA0|Add0~45_combout  & 
// !\Controller|ulaRg|ULA0|Add0~36 )))

	.dataa(\Controller|ulaRg|Bank|Mux8~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Add0~36 ),
	.combout(\Controller|ulaRg|ULA0|Add0~46_combout ),
	.cout(\Controller|ulaRg|ULA0|Add0~47 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~46 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[11][8]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[11][8]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[8]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[8]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[11][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][8]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[11][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N17
dffeas \Controller|ulaRg|Bank|conteudo_ram[11][8] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[11][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][8] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y35_N21
dffeas \Controller|ulaRg|Bank|conteudo_ram[10][8] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[8]~10_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[10][8] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[10][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[9][8]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[9][8]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[8]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[8]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[9][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][8]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[9][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N11
dffeas \Controller|ulaRg|Bank|conteudo_ram[9][8] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][8] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[9][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[8]~90 (
// Equation(s):
// \Controller|ulaRg|in_B[8]~90_combout  = (\Controller|A2[1]~10_combout  & (((\Controller|A2[0]~11_combout )))) # (!\Controller|A2[1]~10_combout  & ((\Controller|A2[0]~11_combout  & (\Controller|ulaRg|Bank|conteudo_ram[9][8]~q )) # 
// (!\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[8][8]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[9][8]~q ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[8][8]~q ),
	.datad(\Controller|A2[0]~11_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[8]~90_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[8]~90 .lut_mask = 16'hEE30;
defparam \Controller|ulaRg|in_B[8]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[8]~91 (
// Equation(s):
// \Controller|ulaRg|in_B[8]~91_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|in_B[8]~90_combout  & (\Controller|ulaRg|Bank|conteudo_ram[11][8]~q )) # (!\Controller|ulaRg|in_B[8]~90_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[10][8]~q 
// ))))) # (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|in_B[8]~90_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[11][8]~q ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[10][8]~q ),
	.datad(\Controller|ulaRg|in_B[8]~90_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[8]~91_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[8]~91 .lut_mask = 16'hBBC0;
defparam \Controller|ulaRg|in_B[8]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N5
dffeas \Controller|ulaRg|Bank|conteudo_ram[15][8] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[8]~10_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[15][8] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N27
dffeas \Controller|ulaRg|Bank|conteudo_ram[13][8] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[8]~10_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][8] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y30_N19
dffeas \Controller|ulaRg|Bank|conteudo_ram[14][8] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[8]~10_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[14][8] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y30_N5
dffeas \Controller|ulaRg|Bank|conteudo_ram[12][8] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[8]~10_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][8] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[8]~97 (
// Equation(s):
// \Controller|ulaRg|in_B[8]~97_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[14][8]~q ) # ((\Controller|A2[0]~11_combout )))) # (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[12][8]~q  & 
// !\Controller|A2[0]~11_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[14][8]~q ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[12][8]~q ),
	.datad(\Controller|A2[0]~11_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[8]~97_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[8]~97 .lut_mask = 16'hCCB8;
defparam \Controller|ulaRg|in_B[8]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[8]~98 (
// Equation(s):
// \Controller|ulaRg|in_B[8]~98_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|in_B[8]~97_combout  & (\Controller|ulaRg|Bank|conteudo_ram[15][8]~q )) # (!\Controller|ulaRg|in_B[8]~97_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[13][8]~q 
// ))))) # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|in_B[8]~97_combout ))))

	.dataa(\Controller|A2[0]~11_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[15][8]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[13][8]~q ),
	.datad(\Controller|ulaRg|in_B[8]~97_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[8]~98_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[8]~98 .lut_mask = 16'hDDA0;
defparam \Controller|ulaRg|in_B[8]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N27
dffeas \Controller|ulaRg|Bank|conteudo_ram[5][8] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[8]~10_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[5][8] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N1
dffeas \Controller|ulaRg|Bank|conteudo_ram[7][8] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[8]~10_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[7][8] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y33_N13
dffeas \Controller|ulaRg|Bank|conteudo_ram[6][8] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[8]~10_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[6][8] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y33_N23
dffeas \Controller|ulaRg|Bank|conteudo_ram[4][8] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[8]~10_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[4][8] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[8]~92 (
// Equation(s):
// \Controller|ulaRg|in_B[8]~92_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[6][8]~q ) # ((\Controller|A2[0]~11_combout )))) # (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[4][8]~q  & 
// !\Controller|A2[0]~11_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[6][8]~q ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[4][8]~q ),
	.datad(\Controller|A2[0]~11_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[8]~92_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[8]~92 .lut_mask = 16'hCCB8;
defparam \Controller|ulaRg|in_B[8]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[8]~93 (
// Equation(s):
// \Controller|ulaRg|in_B[8]~93_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|in_B[8]~92_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[7][8]~q ))) # (!\Controller|ulaRg|in_B[8]~92_combout  & (\Controller|ulaRg|Bank|conteudo_ram[5][8]~q 
// )))) # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|in_B[8]~92_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[5][8]~q ),
	.datab(\Controller|A2[0]~11_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[7][8]~q ),
	.datad(\Controller|ulaRg|in_B[8]~92_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[8]~93_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[8]~93 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|in_B[8]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[2][8]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[2][8]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[8]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[8]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][8]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N29
dffeas \Controller|ulaRg|Bank|conteudo_ram[2][8] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][8] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[3][8]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[3][8]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[8]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[8]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][8]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N17
dffeas \Controller|ulaRg|Bank|conteudo_ram[3][8] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][8] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N17
dffeas \Controller|ulaRg|Bank|conteudo_ram[1][8] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[8]~10_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][8] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[0][8]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[0][8]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[8]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[8]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[0][8]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N9
dffeas \Controller|ulaRg|Bank|conteudo_ram[0][8] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[0][8] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[8]~94 (
// Equation(s):
// \Controller|ulaRg|in_B[8]~94_combout  = (\Controller|A2[1]~10_combout  & (((\Controller|A2[0]~11_combout )))) # (!\Controller|A2[1]~10_combout  & ((\Controller|A2[0]~11_combout  & (\Controller|ulaRg|Bank|conteudo_ram[1][8]~q )) # 
// (!\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[0][8]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[1][8]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[0][8]~q ),
	.datac(\Controller|A2[1]~10_combout ),
	.datad(\Controller|A2[0]~11_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[8]~94_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[8]~94 .lut_mask = 16'hFA0C;
defparam \Controller|ulaRg|in_B[8]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[8]~95 (
// Equation(s):
// \Controller|ulaRg|in_B[8]~95_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|in_B[8]~94_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[3][8]~q ))) # (!\Controller|ulaRg|in_B[8]~94_combout  & (\Controller|ulaRg|Bank|conteudo_ram[2][8]~q 
// )))) # (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|in_B[8]~94_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[2][8]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[3][8]~q ),
	.datac(\Controller|A2[1]~10_combout ),
	.datad(\Controller|ulaRg|in_B[8]~94_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[8]~95_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[8]~95 .lut_mask = 16'hCFA0;
defparam \Controller|ulaRg|in_B[8]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[8]~96 (
// Equation(s):
// \Controller|ulaRg|in_B[8]~96_combout  = (\Controller|A2[3]~13_combout  & (\Controller|A2[2]~12_combout )) # (!\Controller|A2[3]~13_combout  & ((\Controller|A2[2]~12_combout  & (\Controller|ulaRg|in_B[8]~93_combout )) # (!\Controller|A2[2]~12_combout  & 
// ((\Controller|ulaRg|in_B[8]~95_combout )))))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|A2[2]~12_combout ),
	.datac(\Controller|ulaRg|in_B[8]~93_combout ),
	.datad(\Controller|ulaRg|in_B[8]~95_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[8]~96_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[8]~96 .lut_mask = 16'hD9C8;
defparam \Controller|ulaRg|in_B[8]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[8]~99 (
// Equation(s):
// \Controller|ulaRg|in_B[8]~99_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|in_B[8]~96_combout  & ((\Controller|ulaRg|in_B[8]~98_combout ))) # (!\Controller|ulaRg|in_B[8]~96_combout  & (\Controller|ulaRg|in_B[8]~91_combout )))) # 
// (!\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|in_B[8]~96_combout ))))

	.dataa(\Controller|ulaRg|in_B[8]~91_combout ),
	.datab(\Controller|A2[3]~13_combout ),
	.datac(\Controller|ulaRg|in_B[8]~98_combout ),
	.datad(\Controller|ulaRg|in_B[8]~96_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[8]~99_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[8]~99 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|in_B[8]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~54 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~54_combout  = \Controller|ulaRg|ULA0|inter_out~6_combout  $ (((\Controller|ulaRg|in_B[8]~99_combout  & (!\Controller|IorR~3_combout  & !\Controller|A2[4]~14_combout ))))

	.dataa(\Controller|ulaRg|ULA0|inter_out~6_combout ),
	.datab(\Controller|ulaRg|in_B[8]~99_combout ),
	.datac(\Controller|IorR~3_combout ),
	.datad(\Controller|A2[4]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~54 .lut_mask = 16'hAAA6;
defparam \Controller|ulaRg|ULA0|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~55 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~55_combout  = (\Controller|ulaRg|ULA0|Add0~54_combout  & ((\Controller|ulaRg|Bank|Mux7~9_combout  & (!\Controller|ulaRg|ULA0|Add0~47 )) # (!\Controller|ulaRg|Bank|Mux7~9_combout  & ((\Controller|ulaRg|ULA0|Add0~47 ) # (GND))))) 
// # (!\Controller|ulaRg|ULA0|Add0~54_combout  & ((\Controller|ulaRg|Bank|Mux7~9_combout  & (\Controller|ulaRg|ULA0|Add0~47  & VCC)) # (!\Controller|ulaRg|Bank|Mux7~9_combout  & (!\Controller|ulaRg|ULA0|Add0~47 ))))
// \Controller|ulaRg|ULA0|Add0~56  = CARRY((\Controller|ulaRg|ULA0|Add0~54_combout  & ((!\Controller|ulaRg|ULA0|Add0~47 ) # (!\Controller|ulaRg|Bank|Mux7~9_combout ))) # (!\Controller|ulaRg|ULA0|Add0~54_combout  & (!\Controller|ulaRg|Bank|Mux7~9_combout  & 
// !\Controller|ulaRg|ULA0|Add0~47 )))

	.dataa(\Controller|ulaRg|ULA0|Add0~54_combout ),
	.datab(\Controller|ulaRg|Bank|Mux7~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Add0~47 ),
	.combout(\Controller|ulaRg|ULA0|Add0~55_combout ),
	.cout(\Controller|ulaRg|ULA0|Add0~56 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~55 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~3 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~3_combout  = (\Controller|ulaRg|in_B[8]~99_combout ) # (\Controller|ulaRg|in_B[7]~66_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|in_B[8]~99_combout ),
	.datad(\Controller|ulaRg|in_B[7]~66_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~3 .lut_mask = 16'hFFF0;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout  = (!\Controller|IorR~3_combout  & (((!\Controller|A2[4]~14_combout  & \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~3_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~2_combout )))

	.dataa(\Controller|A2[4]~14_combout ),
	.datab(\Controller|IorR~3_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~3_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7 .lut_mask = 16'h1033;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[6]~133 (
// Equation(s):
// \Controller|ulaRg|in_B[6]~133_combout  = (!\Controller|A2[4]~14_combout  & (!\Controller|IorR~3_combout  & \Controller|ulaRg|in_B[6]~132_combout ))

	.dataa(\Controller|A2[4]~14_combout ),
	.datab(\Controller|IorR~3_combout ),
	.datac(gnd),
	.datad(\Controller|ulaRg|in_B[6]~132_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[6]~133 .lut_mask = 16'h1100;
defparam \Controller|ulaRg|in_B[6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~4 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~4_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~2_combout  & ((\Controller|A2[4]~14_combout ) # ((!\Controller|ulaRg|in_B[6]~132_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~3_combout ))))

	.dataa(\Controller|A2[4]~14_combout ),
	.datab(\Controller|ulaRg|in_B[6]~132_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~3_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~4 .lut_mask = 16'hAB00;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5_combout  = (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~4_combout  & !\Controller|IorR~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~4_combout ),
	.datad(\Controller|IorR~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5 .lut_mask = 16'h000F;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N5
dffeas \Controller|ulaRg|Bank|conteudo_ram[7][14] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[14]~8_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[7][14] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y33_N25
dffeas \Controller|ulaRg|Bank|conteudo_ram[6][14] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[14]~8_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[6][14] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N7
dffeas \Controller|ulaRg|Bank|conteudo_ram[5][14] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[14]~8_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[5][14] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y33_N3
dffeas \Controller|ulaRg|Bank|conteudo_ram[4][14] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[14]~8_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[4][14] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[14]~68 (
// Equation(s):
// \Controller|ulaRg|in_B[14]~68_combout  = (\Controller|A2[1]~10_combout  & (((\Controller|A2[0]~11_combout )))) # (!\Controller|A2[1]~10_combout  & ((\Controller|A2[0]~11_combout  & (\Controller|ulaRg|Bank|conteudo_ram[5][14]~q )) # 
// (!\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[4][14]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[5][14]~q ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[4][14]~q ),
	.datad(\Controller|A2[0]~11_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[14]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[14]~68 .lut_mask = 16'hEE30;
defparam \Controller|ulaRg|in_B[14]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[14]~69 (
// Equation(s):
// \Controller|ulaRg|in_B[14]~69_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|in_B[14]~68_combout  & (\Controller|ulaRg|Bank|conteudo_ram[7][14]~q )) # (!\Controller|ulaRg|in_B[14]~68_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[6][14]~q ))))) # (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|in_B[14]~68_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[7][14]~q ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[6][14]~q ),
	.datad(\Controller|ulaRg|in_B[14]~68_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[14]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[14]~69 .lut_mask = 16'hBBC0;
defparam \Controller|ulaRg|in_B[14]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N11
dffeas \Controller|ulaRg|Bank|conteudo_ram[15][14] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|ULA0|out_ULA[14]~8_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[15][14] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[15][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[13][14]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[13][14]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[14]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[14]~8_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[13][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][14]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[13][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N27
dffeas \Controller|ulaRg|Bank|conteudo_ram[13][14] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[13][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][14] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y30_N21
dffeas \Controller|ulaRg|Bank|conteudo_ram[12][14] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[14]~8_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][14] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[12][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[14]~75 (
// Equation(s):
// \Controller|ulaRg|in_B[14]~75_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[13][14]~q ) # ((\Controller|A2[1]~10_combout )))) # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[12][14]~q  & 
// !\Controller|A2[1]~10_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[13][14]~q ),
	.datab(\Controller|A2[0]~11_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[12][14]~q ),
	.datad(\Controller|A2[1]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[14]~75_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[14]~75 .lut_mask = 16'hCCB8;
defparam \Controller|ulaRg|in_B[14]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N11
dffeas \Controller|ulaRg|Bank|conteudo_ram[14][14] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[14]~8_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[14][14] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[14][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[14]~76 (
// Equation(s):
// \Controller|ulaRg|in_B[14]~76_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|in_B[14]~75_combout  & (\Controller|ulaRg|Bank|conteudo_ram[15][14]~q )) # (!\Controller|ulaRg|in_B[14]~75_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[14][14]~q ))))) # (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|in_B[14]~75_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[15][14]~q ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|in_B[14]~75_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[14][14]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[14]~76_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[14]~76 .lut_mask = 16'hBCB0;
defparam \Controller|ulaRg|in_B[14]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N7
dffeas \Controller|ulaRg|Bank|conteudo_ram[1][14] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[14]~8_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][14] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[2][14]~0 (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[2][14]~0_combout  = !\Controller|ulaRg|ULA0|out_ULA[14]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[14]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[2][14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][14]~0 .lut_mask = 16'h0F0F;
defparam \Controller|ulaRg|Bank|conteudo_ram[2][14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N13
dffeas \Controller|ulaRg|Bank|conteudo_ram[2][14] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[2][14]~0_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][14] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[0][14]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[0][14]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[14]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[14]~8_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[0][14]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N13
dffeas \Controller|ulaRg|Bank|conteudo_ram[0][14] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[0][14] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[14]~72 (
// Equation(s):
// \Controller|ulaRg|in_B[14]~72_combout  = (\Controller|A2[0]~11_combout  & (((\Controller|A2[1]~10_combout )))) # (!\Controller|A2[0]~11_combout  & ((\Controller|A2[1]~10_combout  & (!\Controller|ulaRg|Bank|conteudo_ram[2][14]~q )) # 
// (!\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[0][14]~q )))))

	.dataa(\Controller|A2[0]~11_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[2][14]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[0][14]~q ),
	.datad(\Controller|A2[1]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[14]~72_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[14]~72 .lut_mask = 16'hBB50;
defparam \Controller|ulaRg|in_B[14]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[14]~73 (
// Equation(s):
// \Controller|ulaRg|in_B[14]~73_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|in_B[14]~72_combout  & (\Controller|ulaRg|Bank|conteudo_ram[3][14]~q )) # (!\Controller|ulaRg|in_B[14]~72_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[1][14]~q ))))) # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|in_B[14]~72_combout ))))

	.dataa(\Controller|A2[0]~11_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[3][14]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[1][14]~q ),
	.datad(\Controller|ulaRg|in_B[14]~72_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[14]~73_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[14]~73 .lut_mask = 16'hDDA0;
defparam \Controller|ulaRg|in_B[14]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N9
dffeas \Controller|ulaRg|Bank|conteudo_ram[9][14] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[14]~8_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][14] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[9][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[11][14]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[11][14]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[14]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[14]~8_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[11][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][14]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[11][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N11
dffeas \Controller|ulaRg|Bank|conteudo_ram[11][14] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[11][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][14] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N21
dffeas \Controller|ulaRg|Bank|conteudo_ram[10][14] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[14]~8_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[10][14] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[10][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[8][14]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[8][14]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[14]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[14]~8_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[8][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][14]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[8][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N31
dffeas \Controller|ulaRg|Bank|conteudo_ram[8][14] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][14] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[8][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[14]~70 (
// Equation(s):
// \Controller|ulaRg|in_B[14]~70_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[10][14]~q ) # ((\Controller|A2[0]~11_combout )))) # (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[8][14]~q  & 
// !\Controller|A2[0]~11_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[10][14]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[8][14]~q ),
	.datac(\Controller|A2[1]~10_combout ),
	.datad(\Controller|A2[0]~11_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[14]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[14]~70 .lut_mask = 16'hF0AC;
defparam \Controller|ulaRg|in_B[14]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[14]~71 (
// Equation(s):
// \Controller|ulaRg|in_B[14]~71_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|in_B[14]~70_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[11][14]~q ))) # (!\Controller|ulaRg|in_B[14]~70_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[9][14]~q )))) # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|in_B[14]~70_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[9][14]~q ),
	.datab(\Controller|A2[0]~11_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[11][14]~q ),
	.datad(\Controller|ulaRg|in_B[14]~70_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[14]~71_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[14]~71 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|in_B[14]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[14]~74 (
// Equation(s):
// \Controller|ulaRg|in_B[14]~74_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|A2[2]~12_combout ) # ((\Controller|ulaRg|in_B[14]~71_combout )))) # (!\Controller|A2[3]~13_combout  & (!\Controller|A2[2]~12_combout  & 
// (\Controller|ulaRg|in_B[14]~73_combout )))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|A2[2]~12_combout ),
	.datac(\Controller|ulaRg|in_B[14]~73_combout ),
	.datad(\Controller|ulaRg|in_B[14]~71_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[14]~74_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[14]~74 .lut_mask = 16'hBA98;
defparam \Controller|ulaRg|in_B[14]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[14]~77 (
// Equation(s):
// \Controller|ulaRg|in_B[14]~77_combout  = (\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|in_B[14]~74_combout  & ((\Controller|ulaRg|in_B[14]~76_combout ))) # (!\Controller|ulaRg|in_B[14]~74_combout  & (\Controller|ulaRg|in_B[14]~69_combout )))) # 
// (!\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|in_B[14]~74_combout ))))

	.dataa(\Controller|A2[2]~12_combout ),
	.datab(\Controller|ulaRg|in_B[14]~69_combout ),
	.datac(\Controller|ulaRg|in_B[14]~76_combout ),
	.datad(\Controller|ulaRg|in_B[14]~74_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[14]~77_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[14]~77 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|in_B[14]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~48 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~48_combout  = \Controller|ulaRg|ULA0|inter_out~6_combout  $ (((!\Controller|IorR~3_combout  & (\Controller|ulaRg|in_B[14]~77_combout  & !\Controller|A2[4]~14_combout ))))

	.dataa(\Controller|IorR~3_combout ),
	.datab(\Controller|ulaRg|in_B[14]~77_combout ),
	.datac(\Controller|ulaRg|ULA0|inter_out~6_combout ),
	.datad(\Controller|A2[4]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~48 .lut_mask = 16'hF0B4;
defparam \Controller|ulaRg|ULA0|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout  = (!\Controller|IorR~3_combout  & (((!\Controller|A2[4]~14_combout  & \Controller|ulaRg|in_B[5]~55_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~4_combout )))

	.dataa(\Controller|A2[4]~14_combout ),
	.datab(\Controller|IorR~3_combout ),
	.datac(\Controller|ulaRg|in_B[5]~55_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5 .lut_mask = 16'h1033;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[6][2]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[6][2]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[2]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[6][2]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N1
dffeas \Controller|ulaRg|Bank|conteudo_ram[6][2] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[6][2] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N19
dffeas \Controller|ulaRg|Bank|conteudo_ram[7][2] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[2]~0_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[7][2] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[5][2]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[5][2]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[2]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[2]~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[5][2]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N1
dffeas \Controller|ulaRg|Bank|conteudo_ram[5][2] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[5][2] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N29
dffeas \Controller|ulaRg|Bank|conteudo_ram[4][2] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[2]~0_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[4][2] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[2]~0 (
// Equation(s):
// \Controller|ulaRg|in_B[2]~0_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[5][2]~q ) # ((\Controller|A2[1]~10_combout )))) # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[4][2]~q  & 
// !\Controller|A2[1]~10_combout ))))

	.dataa(\Controller|A2[0]~11_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[5][2]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[4][2]~q ),
	.datad(\Controller|A2[1]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[2]~0 .lut_mask = 16'hAAD8;
defparam \Controller|ulaRg|in_B[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[2]~1 (
// Equation(s):
// \Controller|ulaRg|in_B[2]~1_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|in_B[2]~0_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[7][2]~q ))) # (!\Controller|ulaRg|in_B[2]~0_combout  & (\Controller|ulaRg|Bank|conteudo_ram[6][2]~q )))) 
// # (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|in_B[2]~0_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[6][2]~q ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[7][2]~q ),
	.datad(\Controller|ulaRg|in_B[2]~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[2]~1 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|in_B[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N13
dffeas \Controller|ulaRg|Bank|conteudo_ram[15][2] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[2]~0_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[15][2] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N23
dffeas \Controller|ulaRg|Bank|conteudo_ram[14][2] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[2]~0_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[14][2] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N29
dffeas \Controller|ulaRg|Bank|conteudo_ram[13][2] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[2]~0_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][2] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[12][2]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[12][2]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[2]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[2]~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[12][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][2]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[12][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N29
dffeas \Controller|ulaRg|Bank|conteudo_ram[12][2] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][2] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[2]~7 (
// Equation(s):
// \Controller|ulaRg|in_B[2]~7_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[13][2]~q ) # ((\Controller|A2[1]~10_combout )))) # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[12][2]~q  & 
// !\Controller|A2[1]~10_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[13][2]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[12][2]~q ),
	.datac(\Controller|A2[0]~11_combout ),
	.datad(\Controller|A2[1]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[2]~7 .lut_mask = 16'hF0AC;
defparam \Controller|ulaRg|in_B[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[2]~8 (
// Equation(s):
// \Controller|ulaRg|in_B[2]~8_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|in_B[2]~7_combout  & (\Controller|ulaRg|Bank|conteudo_ram[15][2]~q )) # (!\Controller|ulaRg|in_B[2]~7_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[14][2]~q 
// ))))) # (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|in_B[2]~7_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[15][2]~q ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[14][2]~q ),
	.datad(\Controller|ulaRg|in_B[2]~7_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[2]~8 .lut_mask = 16'hBBC0;
defparam \Controller|ulaRg|in_B[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N25
dffeas \Controller|ulaRg|Bank|conteudo_ram[3][2] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[2]~0_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][2] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N13
dffeas \Controller|ulaRg|Bank|conteudo_ram[0][2] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[2]~0_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[0][2] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[2][2]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[2][2]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[2]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[2]~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][2]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y30_N1
dffeas \Controller|ulaRg|Bank|conteudo_ram[2][2] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][2] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[2]~4 (
// Equation(s):
// \Controller|ulaRg|in_B[2]~4_combout  = (\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[2][2]~q ) # (\Controller|A2[0]~11_combout )))) # (!\Controller|A2[1]~10_combout  & (\Controller|ulaRg|Bank|conteudo_ram[0][2]~q  & 
// ((!\Controller|A2[0]~11_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[0][2]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[2][2]~q ),
	.datac(\Controller|A2[1]~10_combout ),
	.datad(\Controller|A2[0]~11_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[2]~4 .lut_mask = 16'hF0CA;
defparam \Controller|ulaRg|in_B[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[2]~5 (
// Equation(s):
// \Controller|ulaRg|in_B[2]~5_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|in_B[2]~4_combout  & (\Controller|ulaRg|Bank|conteudo_ram[3][2]~q )) # (!\Controller|ulaRg|in_B[2]~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[1][2]~q ))))) 
// # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|in_B[2]~4_combout ))))

	.dataa(\Controller|A2[0]~11_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[3][2]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[1][2]~q ),
	.datad(\Controller|ulaRg|in_B[2]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[2]~5 .lut_mask = 16'hDDA0;
defparam \Controller|ulaRg|in_B[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[9][2]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[9][2]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[2]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[2]~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[9][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][2]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[9][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N29
dffeas \Controller|ulaRg|Bank|conteudo_ram[9][2] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][2] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N31
dffeas \Controller|ulaRg|Bank|conteudo_ram[11][2] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[2]~0_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][2] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y32_N19
dffeas \Controller|ulaRg|Bank|conteudo_ram[10][2] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[2]~0_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[10][2] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N29
dffeas \Controller|ulaRg|Bank|conteudo_ram[8][2] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[2]~0_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][2] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[2]~2 (
// Equation(s):
// \Controller|ulaRg|in_B[2]~2_combout  = (\Controller|A2[0]~11_combout  & (((\Controller|A2[1]~10_combout )))) # (!\Controller|A2[0]~11_combout  & ((\Controller|A2[1]~10_combout  & (\Controller|ulaRg|Bank|conteudo_ram[10][2]~q )) # 
// (!\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[8][2]~q )))))

	.dataa(\Controller|A2[0]~11_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[10][2]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[8][2]~q ),
	.datad(\Controller|A2[1]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[2]~2 .lut_mask = 16'hEE50;
defparam \Controller|ulaRg|in_B[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[2]~3 (
// Equation(s):
// \Controller|ulaRg|in_B[2]~3_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|in_B[2]~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[11][2]~q ))) # (!\Controller|ulaRg|in_B[2]~2_combout  & (\Controller|ulaRg|Bank|conteudo_ram[9][2]~q 
// )))) # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|in_B[2]~2_combout ))))

	.dataa(\Controller|A2[0]~11_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[9][2]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[11][2]~q ),
	.datad(\Controller|ulaRg|in_B[2]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[2]~3 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|in_B[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[2]~6 (
// Equation(s):
// \Controller|ulaRg|in_B[2]~6_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|A2[2]~12_combout ) # ((\Controller|ulaRg|in_B[2]~3_combout )))) # (!\Controller|A2[3]~13_combout  & (!\Controller|A2[2]~12_combout  & 
// (\Controller|ulaRg|in_B[2]~5_combout )))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|A2[2]~12_combout ),
	.datac(\Controller|ulaRg|in_B[2]~5_combout ),
	.datad(\Controller|ulaRg|in_B[2]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[2]~6 .lut_mask = 16'hBA98;
defparam \Controller|ulaRg|in_B[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[2]~9 (
// Equation(s):
// \Controller|ulaRg|in_B[2]~9_combout  = (\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|in_B[2]~6_combout  & ((\Controller|ulaRg|in_B[2]~8_combout ))) # (!\Controller|ulaRg|in_B[2]~6_combout  & (\Controller|ulaRg|in_B[2]~1_combout )))) # 
// (!\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|in_B[2]~6_combout ))))

	.dataa(\Controller|A2[2]~12_combout ),
	.datab(\Controller|ulaRg|in_B[2]~1_combout ),
	.datac(\Controller|ulaRg|in_B[2]~8_combout ),
	.datad(\Controller|ulaRg|in_B[2]~6_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[2]~9 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|in_B[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[2]~12 (
// Equation(s):
// \Controller|ulaRg|in_B[2]~12_combout  = (\Controller|pcall|r0m|instr [2] & ((\Controller|ulaRg|in_B[3]~11_combout ) # ((\Controller|ulaRg|in_B[2]~10_combout  & \Controller|ulaRg|in_B[2]~9_combout )))) # (!\Controller|pcall|r0m|instr [2] & 
// (((\Controller|ulaRg|in_B[2]~10_combout  & \Controller|ulaRg|in_B[2]~9_combout ))))

	.dataa(\Controller|pcall|r0m|instr [2]),
	.datab(\Controller|ulaRg|in_B[3]~11_combout ),
	.datac(\Controller|ulaRg|in_B[2]~10_combout ),
	.datad(\Controller|ulaRg|in_B[2]~9_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[2]~12 .lut_mask = 16'hF888;
defparam \Controller|ulaRg|in_B[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[1]~20 (
// Equation(s):
// \Controller|ulaRg|in_B[1]~20_combout  = (\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[7][1]~q ) # ((\Controller|A2[3]~13_combout )))) # (!\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[3][1]~q  & 
// !\Controller|A2[3]~13_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[7][1]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[3][1]~q ),
	.datac(\Controller|A2[2]~12_combout ),
	.datad(\Controller|A2[3]~13_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[1]~20 .lut_mask = 16'hF0AC;
defparam \Controller|ulaRg|in_B[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[1]~21 (
// Equation(s):
// \Controller|ulaRg|in_B[1]~21_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|in_B[1]~20_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[15][1]~q ))) # (!\Controller|ulaRg|in_B[1]~20_combout  & (\Controller|ulaRg|Bank|conteudo_ram[11][1]~q 
// )))) # (!\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|in_B[1]~20_combout ))))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[11][1]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[15][1]~q ),
	.datad(\Controller|ulaRg|in_B[1]~20_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[1]~21 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|in_B[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[1]~13 (
// Equation(s):
// \Controller|ulaRg|in_B[1]~13_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[10][1]~q ) # ((\Controller|A2[2]~12_combout )))) # (!\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[2][1]~q  & 
// !\Controller|A2[2]~12_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[10][1]~q ),
	.datab(\Controller|A2[3]~13_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[2][1]~q ),
	.datad(\Controller|A2[2]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[1]~13 .lut_mask = 16'hCCB8;
defparam \Controller|ulaRg|in_B[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[1]~14 (
// Equation(s):
// \Controller|ulaRg|in_B[1]~14_combout  = (\Controller|ulaRg|in_B[1]~13_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[14][1]~q ) # ((!\Controller|A2[2]~12_combout )))) # (!\Controller|ulaRg|in_B[1]~13_combout  & 
// (((\Controller|ulaRg|Bank|conteudo_ram[6][1]~q  & \Controller|A2[2]~12_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[14][1]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[6][1]~q ),
	.datac(\Controller|ulaRg|in_B[1]~13_combout ),
	.datad(\Controller|A2[2]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[1]~14 .lut_mask = 16'hACF0;
defparam \Controller|ulaRg|in_B[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[1]~17 (
// Equation(s):
// \Controller|ulaRg|in_B[1]~17_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[8][1]~q ) # ((\Controller|A2[2]~12_combout )))) # (!\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[0][1]~q  & 
// !\Controller|A2[2]~12_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[8][1]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[0][1]~q ),
	.datac(\Controller|A2[3]~13_combout ),
	.datad(\Controller|A2[2]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[1]~17 .lut_mask = 16'hF0AC;
defparam \Controller|ulaRg|in_B[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[1]~18 (
// Equation(s):
// \Controller|ulaRg|in_B[1]~18_combout  = (\Controller|ulaRg|in_B[1]~17_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[12][1]~q ) # ((!\Controller|A2[2]~12_combout )))) # (!\Controller|ulaRg|in_B[1]~17_combout  & 
// (((\Controller|ulaRg|Bank|conteudo_ram[4][1]~q  & \Controller|A2[2]~12_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[12][1]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[4][1]~q ),
	.datac(\Controller|ulaRg|in_B[1]~17_combout ),
	.datad(\Controller|A2[2]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[1]~18 .lut_mask = 16'hACF0;
defparam \Controller|ulaRg|in_B[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[1]~15 (
// Equation(s):
// \Controller|ulaRg|in_B[1]~15_combout  = (\Controller|A2[3]~13_combout  & (((\Controller|A2[2]~12_combout )))) # (!\Controller|A2[3]~13_combout  & ((\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[5][1]~q ))) # 
// (!\Controller|A2[2]~12_combout  & (\Controller|ulaRg|Bank|conteudo_ram[1][1]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[1][1]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[5][1]~q ),
	.datac(\Controller|A2[3]~13_combout ),
	.datad(\Controller|A2[2]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[1]~15 .lut_mask = 16'hFC0A;
defparam \Controller|ulaRg|in_B[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[1]~16 (
// Equation(s):
// \Controller|ulaRg|in_B[1]~16_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|in_B[1]~15_combout  & (\Controller|ulaRg|Bank|conteudo_ram[13][1]~q )) # (!\Controller|ulaRg|in_B[1]~15_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[9][1]~q 
// ))))) # (!\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|in_B[1]~15_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[13][1]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[9][1]~q ),
	.datac(\Controller|A2[3]~13_combout ),
	.datad(\Controller|ulaRg|in_B[1]~15_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[1]~16 .lut_mask = 16'hAFC0;
defparam \Controller|ulaRg|in_B[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[1]~19 (
// Equation(s):
// \Controller|ulaRg|in_B[1]~19_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|A2[1]~10_combout ) # ((\Controller|ulaRg|in_B[1]~16_combout )))) # (!\Controller|A2[0]~11_combout  & (!\Controller|A2[1]~10_combout  & 
// (\Controller|ulaRg|in_B[1]~18_combout )))

	.dataa(\Controller|A2[0]~11_combout ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|in_B[1]~18_combout ),
	.datad(\Controller|ulaRg|in_B[1]~16_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[1]~19 .lut_mask = 16'hBA98;
defparam \Controller|ulaRg|in_B[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[1]~22 (
// Equation(s):
// \Controller|ulaRg|in_B[1]~22_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|in_B[1]~19_combout  & (\Controller|ulaRg|in_B[1]~21_combout )) # (!\Controller|ulaRg|in_B[1]~19_combout  & ((\Controller|ulaRg|in_B[1]~14_combout ))))) # 
// (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|in_B[1]~19_combout ))))

	.dataa(\Controller|ulaRg|in_B[1]~21_combout ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|in_B[1]~14_combout ),
	.datad(\Controller|ulaRg|in_B[1]~19_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[1]~22 .lut_mask = 16'hBBC0;
defparam \Controller|ulaRg|in_B[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[1]~23 (
// Equation(s):
// \Controller|ulaRg|in_B[1]~23_combout  = (\Controller|pcall|r0m|instr [1] & ((\Controller|ulaRg|in_B[3]~11_combout ) # ((\Controller|ulaRg|in_B[2]~10_combout  & \Controller|ulaRg|in_B[1]~22_combout )))) # (!\Controller|pcall|r0m|instr [1] & 
// (((\Controller|ulaRg|in_B[2]~10_combout  & \Controller|ulaRg|in_B[1]~22_combout ))))

	.dataa(\Controller|pcall|r0m|instr [1]),
	.datab(\Controller|ulaRg|in_B[3]~11_combout ),
	.datac(\Controller|ulaRg|in_B[2]~10_combout ),
	.datad(\Controller|ulaRg|in_B[1]~22_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[1]~23 .lut_mask = 16'hF888;
defparam \Controller|ulaRg|in_B[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~6 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~6_combout  = (!\Controller|A2[4]~14_combout  & \Controller|ulaRg|in_B[5]~55_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|A2[4]~14_combout ),
	.datad(\Controller|ulaRg|in_B[5]~55_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~6 .lut_mask = 16'h0F00;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~0_combout  = (\Controller|ulaRg|in_B[0]~177_combout  & (\Controller|ulaRg|in_B[1]~23_combout  & !\Controller|ulaRg|Bank|Mux1~9_combout ))

	.dataa(\Controller|ulaRg|in_B[0]~177_combout ),
	.datab(gnd),
	.datac(\Controller|ulaRg|in_B[1]~23_combout ),
	.datad(\Controller|ulaRg|Bank|Mux1~9_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~0 .lut_mask = 16'h00A0;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~1 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~1_combout  = (\Controller|ulaRg|in_B[4]~45_combout ) # ((\Controller|ulaRg|in_B[2]~12_combout ) # ((\Controller|ulaRg|in_B[3]~34_combout ) # 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~0_combout )))

	.dataa(\Controller|ulaRg|in_B[4]~45_combout ),
	.datab(\Controller|ulaRg|in_B[2]~12_combout ),
	.datac(\Controller|ulaRg|in_B[3]~34_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~1 .lut_mask = 16'hFFFE;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~2 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~2_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~1_combout ) # ((!\Controller|IorR~3_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~6_combout ) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~4_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~6_combout ),
	.datab(\Controller|IorR~3_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~4_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~1_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~2 .lut_mask = 16'hFF23;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[0]~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout  = (\Controller|ulaRg|Bank|Mux0~9_combout  & (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout ) # (!\Controller|ulaRg|ULA0|Equal3~0_combout )) # 
// (!\Controller|ulaRg|in_B[0]~177_combout )))

	.dataa(\Controller|ulaRg|in_B[0]~177_combout ),
	.datab(\Controller|ulaRg|Bank|Mux0~9_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout ),
	.datad(\Controller|ulaRg|ULA0|Equal3~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[0]~0 .lut_mask = 16'hC4CC;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~3 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~3_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~2_combout ) # ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout  
// & ((\Controller|ulaRg|in_B[1]~23_combout ) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout ))))

	.dataa(\Controller|ulaRg|in_B[1]~23_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~2_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~3 .lut_mask = 16'hF0FB;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[16]~2 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout  = \Controller|ulaRg|Bank|Mux1~9_combout  $ (((\Controller|ulaRg|in_B[0]~177_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~3_combout )))

	.dataa(\Controller|ulaRg|Bank|Mux1~9_combout ),
	.datab(gnd),
	.datac(\Controller|ulaRg|in_B[0]~177_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[16]~2 .lut_mask = 16'hAA5A;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[15][13]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[15][13]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[13]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[13]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[15][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[15][13]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[15][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N23
dffeas \Controller|ulaRg|Bank|conteudo_ram[15][13] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[15][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[15][13] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N3
dffeas \Controller|ulaRg|Bank|conteudo_ram[11][13] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[13]~15_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][13] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[11][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[7][13]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[7][13]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[13]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[13]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[7][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[7][13]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[7][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N13
dffeas \Controller|ulaRg|Bank|conteudo_ram[7][13] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[7][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[7][13] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[3][13]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[3][13]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[13]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[13]~15_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[3][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][13]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[3][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N19
dffeas \Controller|ulaRg|Bank|conteudo_ram[3][13] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][13] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux2~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux2~7_combout  = (\Controller|A1[3]~3_combout  & (((\Controller|A1[2]~2_combout )))) # (!\Controller|A1[3]~3_combout  & ((\Controller|A1[2]~2_combout  & (\Controller|ulaRg|Bank|conteudo_ram[7][13]~q )) # 
// (!\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[3][13]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[7][13]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[3][13]~q ),
	.datac(\Controller|A1[3]~3_combout ),
	.datad(\Controller|A1[2]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux2~7 .lut_mask = 16'hFA0C;
defparam \Controller|ulaRg|Bank|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux2~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux2~8_combout  = (\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|Mux2~7_combout  & (\Controller|ulaRg|Bank|conteudo_ram[15][13]~q )) # (!\Controller|ulaRg|Bank|Mux2~7_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[11][13]~q ))))) # (!\Controller|A1[3]~3_combout  & (((\Controller|ulaRg|Bank|Mux2~7_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[15][13]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[11][13]~q ),
	.datac(\Controller|A1[3]~3_combout ),
	.datad(\Controller|ulaRg|Bank|Mux2~7_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux2~8 .lut_mask = 16'hAFC0;
defparam \Controller|ulaRg|Bank|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[4][13]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[4][13]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[13]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[13]~15_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[4][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[4][13]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[4][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N23
dffeas \Controller|ulaRg|Bank|conteudo_ram[4][13] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[4][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[4][13] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[12][13]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[12][13]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[13]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[13]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[12][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][13]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[12][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N31
dffeas \Controller|ulaRg|Bank|conteudo_ram[12][13] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[12][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][13] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[12][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[0][13]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[0][13]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[13]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[13]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[0][13]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N11
dffeas \Controller|ulaRg|Bank|conteudo_ram[0][13] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[0][13] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[8][13]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[8][13]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[13]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[13]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[8][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][13]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[8][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N7
dffeas \Controller|ulaRg|Bank|conteudo_ram[8][13] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][13] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[8][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux2~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux2~4_combout  = (\Controller|A1[3]~3_combout  & (((\Controller|A1[2]~2_combout ) # (\Controller|ulaRg|Bank|conteudo_ram[8][13]~q )))) # (!\Controller|A1[3]~3_combout  & (\Controller|ulaRg|Bank|conteudo_ram[0][13]~q  & 
// (!\Controller|A1[2]~2_combout )))

	.dataa(\Controller|A1[3]~3_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[0][13]~q ),
	.datac(\Controller|A1[2]~2_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[8][13]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux2~4 .lut_mask = 16'hAEA4;
defparam \Controller|ulaRg|Bank|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux2~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux2~5_combout  = (\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|Mux2~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[12][13]~q ))) # (!\Controller|ulaRg|Bank|Mux2~4_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[4][13]~q )))) # (!\Controller|A1[2]~2_combout  & (((\Controller|ulaRg|Bank|Mux2~4_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[4][13]~q ),
	.datab(\Controller|A1[2]~2_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[12][13]~q ),
	.datad(\Controller|ulaRg|Bank|Mux2~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux2~5 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|Bank|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[9][13]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[9][13]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[13]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[13]~15_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[9][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][13]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[9][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N21
dffeas \Controller|ulaRg|Bank|conteudo_ram[9][13] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[9][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][13] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y33_N5
dffeas \Controller|ulaRg|Bank|conteudo_ram[13][13] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[13]~15_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][13] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y33_N3
dffeas \Controller|ulaRg|Bank|conteudo_ram[1][13] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[13]~15_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][13] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N17
dffeas \Controller|ulaRg|Bank|conteudo_ram[5][13] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[13]~15_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[5][13] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux2~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux2~2_combout  = (\Controller|A1[3]~3_combout  & (((\Controller|A1[2]~2_combout )))) # (!\Controller|A1[3]~3_combout  & ((\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[5][13]~q ))) # 
// (!\Controller|A1[2]~2_combout  & (\Controller|ulaRg|Bank|conteudo_ram[1][13]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[1][13]~q ),
	.datab(\Controller|A1[3]~3_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[5][13]~q ),
	.datad(\Controller|A1[2]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux2~2 .lut_mask = 16'hFC22;
defparam \Controller|ulaRg|Bank|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux2~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux2~3_combout  = (\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|Mux2~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[13][13]~q ))) # (!\Controller|ulaRg|Bank|Mux2~2_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[9][13]~q )))) # (!\Controller|A1[3]~3_combout  & (((\Controller|ulaRg|Bank|Mux2~2_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[9][13]~q ),
	.datab(\Controller|A1[3]~3_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[13][13]~q ),
	.datad(\Controller|ulaRg|Bank|Mux2~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux2~3 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|Bank|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux2~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux2~6_combout  = (\Controller|A1[1]~5_combout  & (((\Controller|A1[0]~4_combout )))) # (!\Controller|A1[1]~5_combout  & ((\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|Mux2~3_combout ))) # (!\Controller|A1[0]~4_combout  & 
// (\Controller|ulaRg|Bank|Mux2~5_combout ))))

	.dataa(\Controller|A1[1]~5_combout ),
	.datab(\Controller|ulaRg|Bank|Mux2~5_combout ),
	.datac(\Controller|ulaRg|Bank|Mux2~3_combout ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux2~6 .lut_mask = 16'hFA44;
defparam \Controller|ulaRg|Bank|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N15
dffeas \Controller|ulaRg|Bank|conteudo_ram[6][13] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[13]~15_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[6][13] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[2][13]~6 (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[2][13]~6_combout  = !\Controller|ulaRg|ULA0|out_ULA[13]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[13]~15_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[2][13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][13]~6 .lut_mask = 16'h00FF;
defparam \Controller|ulaRg|Bank|conteudo_ram[2][13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N15
dffeas \Controller|ulaRg|Bank|conteudo_ram[2][13] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[2][13]~6_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][13] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y35_N25
dffeas \Controller|ulaRg|Bank|conteudo_ram[10][13] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[13]~15_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[10][13] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[10][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux2~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux2~0_combout  = (\Controller|A1[2]~2_combout  & (\Controller|A1[3]~3_combout )) # (!\Controller|A1[2]~2_combout  & ((\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[10][13]~q ))) # 
// (!\Controller|A1[3]~3_combout  & (!\Controller|ulaRg|Bank|conteudo_ram[2][13]~q ))))

	.dataa(\Controller|A1[2]~2_combout ),
	.datab(\Controller|A1[3]~3_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[2][13]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[10][13]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux2~0 .lut_mask = 16'hCD89;
defparam \Controller|ulaRg|Bank|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux2~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux2~1_combout  = (\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|Mux2~0_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[14][13]~q ))) # (!\Controller|ulaRg|Bank|Mux2~0_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[6][13]~q )))) # (!\Controller|A1[2]~2_combout  & (((\Controller|ulaRg|Bank|Mux2~0_combout ))))

	.dataa(\Controller|A1[2]~2_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[6][13]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[14][13]~q ),
	.datad(\Controller|ulaRg|Bank|Mux2~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux2~1 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|Bank|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux2~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux2~9_combout  = (\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|Mux2~6_combout  & (\Controller|ulaRg|Bank|Mux2~8_combout )) # (!\Controller|ulaRg|Bank|Mux2~6_combout  & ((\Controller|ulaRg|Bank|Mux2~1_combout ))))) # 
// (!\Controller|A1[1]~5_combout  & (((\Controller|ulaRg|Bank|Mux2~6_combout ))))

	.dataa(\Controller|A1[1]~5_combout ),
	.datab(\Controller|ulaRg|Bank|Mux2~8_combout ),
	.datac(\Controller|ulaRg|Bank|Mux2~6_combout ),
	.datad(\Controller|ulaRg|Bank|Mux2~1_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux2~9 .lut_mask = 16'hDAD0;
defparam \Controller|ulaRg|Bank|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout  = (\Controller|ulaRg|in_B[0]~177_combout  & (\Controller|ulaRg|Bank|Mux2~9_combout  $ (VCC))) # (!\Controller|ulaRg|in_B[0]~177_combout  & 
// ((\Controller|ulaRg|Bank|Mux2~9_combout ) # (GND)))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1  = CARRY((\Controller|ulaRg|Bank|Mux2~9_combout ) # (!\Controller|ulaRg|in_B[0]~177_combout ))

	.dataa(\Controller|ulaRg|in_B[0]~177_combout ),
	.datab(\Controller|ulaRg|Bank|Mux2~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout  = (\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ) # (GND))))) # (!\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3  = CARRY((\Controller|ulaRg|in_B[1]~23_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout ))) # (!\Controller|ulaRg|in_B[1]~23_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )))

	.dataa(\Controller|ulaRg|in_B[1]~23_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout  = ((\Controller|ulaRg|in_B[2]~12_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5  = CARRY((\Controller|ulaRg|in_B[2]~12_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 )) # (!\Controller|ulaRg|in_B[2]~12_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ))))

	.dataa(\Controller|ulaRg|in_B[2]~12_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  = !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .lut_mask = 16'h0F0F;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[34] (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose [34] = (\Controller|ulaRg|in_B[4]~45_combout ) # ((\Controller|ulaRg|in_B[3]~34_combout ) # ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout ) # 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout )))

	.dataa(\Controller|ulaRg|in_B[4]~45_combout ),
	.datab(\Controller|ulaRg|in_B[3]~34_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose [34]),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[34] .lut_mask = 16'hFFFE;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N17
dffeas \Controller|ulaRg|Bank|conteudo_ram[14][10] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[10]~14_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[14][10] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N29
dffeas \Controller|ulaRg|Bank|conteudo_ram[13][10] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[10]~14_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][10] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y30_N3
dffeas \Controller|ulaRg|Bank|conteudo_ram[12][10] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[10]~14_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][10] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[12][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux5~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux5~7_combout  = (\Controller|A1[1]~5_combout  & (\Controller|A1[0]~4_combout )) # (!\Controller|A1[1]~5_combout  & ((\Controller|A1[0]~4_combout  & (\Controller|ulaRg|Bank|conteudo_ram[13][10]~q )) # (!\Controller|A1[0]~4_combout  
// & ((\Controller|ulaRg|Bank|conteudo_ram[12][10]~q )))))

	.dataa(\Controller|A1[1]~5_combout ),
	.datab(\Controller|A1[0]~4_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[13][10]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[12][10]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux5~7 .lut_mask = 16'hD9C8;
defparam \Controller|ulaRg|Bank|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux5~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux5~8_combout  = (\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|Mux5~7_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[15][10]~q ))) # (!\Controller|ulaRg|Bank|Mux5~7_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[14][10]~q )))) # (!\Controller|A1[1]~5_combout  & (((\Controller|ulaRg|Bank|Mux5~7_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[14][10]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[15][10]~q ),
	.datac(\Controller|A1[1]~5_combout ),
	.datad(\Controller|ulaRg|Bank|Mux5~7_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux5~8 .lut_mask = 16'hCFA0;
defparam \Controller|ulaRg|Bank|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N21
dffeas \Controller|ulaRg|Bank|conteudo_ram[6][10] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[10]~14_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[6][10] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N31
dffeas \Controller|ulaRg|Bank|conteudo_ram[7][10] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[10]~14_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[7][10] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y33_N11
dffeas \Controller|ulaRg|Bank|conteudo_ram[4][10] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[10]~14_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[4][10] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N25
dffeas \Controller|ulaRg|Bank|conteudo_ram[5][10] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[10]~14_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[5][10] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux5~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux5~0_combout  = (\Controller|A1[1]~5_combout  & (((\Controller|A1[0]~4_combout )))) # (!\Controller|A1[1]~5_combout  & ((\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[5][10]~q ))) # 
// (!\Controller|A1[0]~4_combout  & (\Controller|ulaRg|Bank|conteudo_ram[4][10]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[4][10]~q ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[5][10]~q ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux5~0 .lut_mask = 16'hFC22;
defparam \Controller|ulaRg|Bank|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux5~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux5~1_combout  = (\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|Mux5~0_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[7][10]~q ))) # (!\Controller|ulaRg|Bank|Mux5~0_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[6][10]~q )))) # (!\Controller|A1[1]~5_combout  & (((\Controller|ulaRg|Bank|Mux5~0_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[6][10]~q ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[7][10]~q ),
	.datad(\Controller|ulaRg|Bank|Mux5~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux5~1 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|Bank|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N23
dffeas \Controller|ulaRg|Bank|conteudo_ram[11][10] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[10]~14_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][10] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N27
dffeas \Controller|ulaRg|Bank|conteudo_ram[9][10] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[10]~14_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][10] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[9][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[8][10]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[8][10]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[10]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[10]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[8][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][10]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[8][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N19
dffeas \Controller|ulaRg|Bank|conteudo_ram[8][10] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[8][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][10] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y30_N25
dffeas \Controller|ulaRg|Bank|conteudo_ram[10][10] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[10]~14_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[10][10] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux5~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux5~2_combout  = (\Controller|A1[0]~4_combout  & (((\Controller|A1[1]~5_combout )))) # (!\Controller|A1[0]~4_combout  & ((\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[10][10]~q ))) # 
// (!\Controller|A1[1]~5_combout  & (\Controller|ulaRg|Bank|conteudo_ram[8][10]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[8][10]~q ),
	.datab(\Controller|A1[0]~4_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[10][10]~q ),
	.datad(\Controller|A1[1]~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux5~2 .lut_mask = 16'hFC22;
defparam \Controller|ulaRg|Bank|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux5~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux5~3_combout  = (\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|Mux5~2_combout  & (\Controller|ulaRg|Bank|conteudo_ram[11][10]~q )) # (!\Controller|ulaRg|Bank|Mux5~2_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[9][10]~q ))))) # (!\Controller|A1[0]~4_combout  & (((\Controller|ulaRg|Bank|Mux5~2_combout ))))

	.dataa(\Controller|A1[0]~4_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[11][10]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[9][10]~q ),
	.datad(\Controller|ulaRg|Bank|Mux5~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux5~3 .lut_mask = 16'hDDA0;
defparam \Controller|ulaRg|Bank|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[3][10]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[3][10]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[10]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[10]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][10]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N19
dffeas \Controller|ulaRg|Bank|conteudo_ram[3][10] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][10] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y32_N3
dffeas \Controller|ulaRg|Bank|conteudo_ram[0][10] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[10]~14_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[0][10] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[2][10]~5 (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[2][10]~5_combout  = !\Controller|ulaRg|ULA0|out_ULA[10]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[10]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[2][10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][10]~5 .lut_mask = 16'h00FF;
defparam \Controller|ulaRg|Bank|conteudo_ram[2][10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N15
dffeas \Controller|ulaRg|Bank|conteudo_ram[2][10] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[2][10]~5_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][10] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux5~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux5~4_combout  = (\Controller|A1[0]~4_combout  & (\Controller|A1[1]~5_combout )) # (!\Controller|A1[0]~4_combout  & ((\Controller|A1[1]~5_combout  & ((!\Controller|ulaRg|Bank|conteudo_ram[2][10]~q ))) # 
// (!\Controller|A1[1]~5_combout  & (\Controller|ulaRg|Bank|conteudo_ram[0][10]~q ))))

	.dataa(\Controller|A1[0]~4_combout ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[0][10]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[2][10]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux5~4 .lut_mask = 16'h98DC;
defparam \Controller|ulaRg|Bank|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N21
dffeas \Controller|ulaRg|Bank|conteudo_ram[1][10] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[10]~14_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][10] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux5~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux5~5_combout  = (\Controller|ulaRg|Bank|Mux5~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[3][10]~q ) # ((!\Controller|A1[0]~4_combout )))) # (!\Controller|ulaRg|Bank|Mux5~4_combout  & 
// (((\Controller|ulaRg|Bank|conteudo_ram[1][10]~q  & \Controller|A1[0]~4_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[3][10]~q ),
	.datab(\Controller|ulaRg|Bank|Mux5~4_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[1][10]~q ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux5~5 .lut_mask = 16'hB8CC;
defparam \Controller|ulaRg|Bank|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux5~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux5~6_combout  = (\Controller|A1[2]~2_combout  & (\Controller|A1[3]~3_combout )) # (!\Controller|A1[2]~2_combout  & ((\Controller|A1[3]~3_combout  & (\Controller|ulaRg|Bank|Mux5~3_combout )) # (!\Controller|A1[3]~3_combout  & 
// ((\Controller|ulaRg|Bank|Mux5~5_combout )))))

	.dataa(\Controller|A1[2]~2_combout ),
	.datab(\Controller|A1[3]~3_combout ),
	.datac(\Controller|ulaRg|Bank|Mux5~3_combout ),
	.datad(\Controller|ulaRg|Bank|Mux5~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux5~6 .lut_mask = 16'hD9C8;
defparam \Controller|ulaRg|Bank|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux5~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux5~9_combout  = (\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|Mux5~6_combout  & (\Controller|ulaRg|Bank|Mux5~8_combout )) # (!\Controller|ulaRg|Bank|Mux5~6_combout  & ((\Controller|ulaRg|Bank|Mux5~1_combout ))))) # 
// (!\Controller|A1[2]~2_combout  & (((\Controller|ulaRg|Bank|Mux5~6_combout ))))

	.dataa(\Controller|A1[2]~2_combout ),
	.datab(\Controller|ulaRg|Bank|Mux5~8_combout ),
	.datac(\Controller|ulaRg|Bank|Mux5~1_combout ),
	.datad(\Controller|ulaRg|Bank|Mux5~6_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux5~9 .lut_mask = 16'hDDA0;
defparam \Controller|ulaRg|Bank|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[33]~4 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose [34] & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose [34] & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose [34]),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[33]~4 .lut_mask = 16'hF0AA;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[33]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~5 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout  = (\Controller|ulaRg|in_B[4]~45_combout ) # ((\Controller|ulaRg|in_B[3]~34_combout ) # (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout ))

	.dataa(\Controller|ulaRg|in_B[4]~45_combout ),
	.datab(\Controller|ulaRg|in_B[3]~34_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~5 .lut_mask = 16'hFEFE;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~6 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~6_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout  & (((\Controller|ulaRg|Bank|Mux2~9_combout )))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & ((\Controller|ulaRg|Bank|Mux2~9_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.datab(\Controller|ulaRg|Bank|Mux2~9_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~6 .lut_mask = 16'hCCCA;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[2][12]~3 (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[2][12]~3_combout  = !\Controller|ulaRg|ULA0|out_ULA[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[12]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[2][12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][12]~3 .lut_mask = 16'h0F0F;
defparam \Controller|ulaRg|Bank|conteudo_ram[2][12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N29
dffeas \Controller|ulaRg|Bank|conteudo_ram[2][12] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|Bank|conteudo_ram[2][12]~3_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][12] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N23
dffeas \Controller|ulaRg|Bank|conteudo_ram[3][12] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[12]~12_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][12] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N1
dffeas \Controller|ulaRg|Bank|conteudo_ram[0][12] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[12]~12_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[0][12] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N1
dffeas \Controller|ulaRg|Bank|conteudo_ram[1][12] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[12]~12_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][12] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[12]~116 (
// Equation(s):
// \Controller|ulaRg|in_B[12]~116_combout  = (\Controller|A2[1]~10_combout  & (\Controller|A2[0]~11_combout )) # (!\Controller|A2[1]~10_combout  & ((\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[1][12]~q ))) # 
// (!\Controller|A2[0]~11_combout  & (\Controller|ulaRg|Bank|conteudo_ram[0][12]~q ))))

	.dataa(\Controller|A2[1]~10_combout ),
	.datab(\Controller|A2[0]~11_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[0][12]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[1][12]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[12]~116_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[12]~116 .lut_mask = 16'hDC98;
defparam \Controller|ulaRg|in_B[12]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[12]~117 (
// Equation(s):
// \Controller|ulaRg|in_B[12]~117_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|in_B[12]~116_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[3][12]~q ))) # (!\Controller|ulaRg|in_B[12]~116_combout  & 
// (!\Controller|ulaRg|Bank|conteudo_ram[2][12]~q )))) # (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|in_B[12]~116_combout ))))

	.dataa(\Controller|A2[1]~10_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[2][12]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[3][12]~q ),
	.datad(\Controller|ulaRg|in_B[12]~116_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[12]~117_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[12]~117 .lut_mask = 16'hF522;
defparam \Controller|ulaRg|in_B[12]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N11
dffeas \Controller|ulaRg|Bank|conteudo_ram[5][12] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[12]~12_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[5][12] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N13
dffeas \Controller|ulaRg|Bank|conteudo_ram[7][12] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[12]~12_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[7][12] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N31
dffeas \Controller|ulaRg|Bank|conteudo_ram[6][12] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[12]~12_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[6][12] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N25
dffeas \Controller|ulaRg|Bank|conteudo_ram[4][12] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[12]~12_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[4][12] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[12]~114 (
// Equation(s):
// \Controller|ulaRg|in_B[12]~114_combout  = (\Controller|A2[0]~11_combout  & (((\Controller|A2[1]~10_combout )))) # (!\Controller|A2[0]~11_combout  & ((\Controller|A2[1]~10_combout  & (\Controller|ulaRg|Bank|conteudo_ram[6][12]~q )) # 
// (!\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[4][12]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[6][12]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[4][12]~q ),
	.datac(\Controller|A2[0]~11_combout ),
	.datad(\Controller|A2[1]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[12]~114_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[12]~114 .lut_mask = 16'hFA0C;
defparam \Controller|ulaRg|in_B[12]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[12]~115 (
// Equation(s):
// \Controller|ulaRg|in_B[12]~115_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|in_B[12]~114_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[7][12]~q ))) # (!\Controller|ulaRg|in_B[12]~114_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[5][12]~q )))) # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|in_B[12]~114_combout ))))

	.dataa(\Controller|A2[0]~11_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[5][12]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[7][12]~q ),
	.datad(\Controller|ulaRg|in_B[12]~114_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[12]~115_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[12]~115 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|in_B[12]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[12]~118 (
// Equation(s):
// \Controller|ulaRg|in_B[12]~118_combout  = (\Controller|A2[2]~12_combout  & ((\Controller|A2[3]~13_combout ) # ((\Controller|ulaRg|in_B[12]~115_combout )))) # (!\Controller|A2[2]~12_combout  & (!\Controller|A2[3]~13_combout  & 
// (\Controller|ulaRg|in_B[12]~117_combout )))

	.dataa(\Controller|A2[2]~12_combout ),
	.datab(\Controller|A2[3]~13_combout ),
	.datac(\Controller|ulaRg|in_B[12]~117_combout ),
	.datad(\Controller|ulaRg|in_B[12]~115_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[12]~118_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[12]~118 .lut_mask = 16'hBA98;
defparam \Controller|ulaRg|in_B[12]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[11][12]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[11][12]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[12]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[11][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][12]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[11][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N31
dffeas \Controller|ulaRg|Bank|conteudo_ram[11][12] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[11][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][12] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y35_N5
dffeas \Controller|ulaRg|Bank|conteudo_ram[10][12] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[12]~12_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[10][12] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N23
dffeas \Controller|ulaRg|Bank|conteudo_ram[9][12] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[12]~12_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][12] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y35_N23
dffeas \Controller|ulaRg|Bank|conteudo_ram[8][12] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[12]~12_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][12] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[8][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[12]~112 (
// Equation(s):
// \Controller|ulaRg|in_B[12]~112_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[9][12]~q ) # ((\Controller|A2[1]~10_combout )))) # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[8][12]~q  & 
// !\Controller|A2[1]~10_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[9][12]~q ),
	.datab(\Controller|A2[0]~11_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[8][12]~q ),
	.datad(\Controller|A2[1]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[12]~112_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[12]~112 .lut_mask = 16'hCCB8;
defparam \Controller|ulaRg|in_B[12]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[12]~113 (
// Equation(s):
// \Controller|ulaRg|in_B[12]~113_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|in_B[12]~112_combout  & (\Controller|ulaRg|Bank|conteudo_ram[11][12]~q )) # (!\Controller|ulaRg|in_B[12]~112_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[10][12]~q ))))) # (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|in_B[12]~112_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[11][12]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[10][12]~q ),
	.datac(\Controller|A2[1]~10_combout ),
	.datad(\Controller|ulaRg|in_B[12]~112_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[12]~113_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[12]~113 .lut_mask = 16'hAFC0;
defparam \Controller|ulaRg|in_B[12]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N27
dffeas \Controller|ulaRg|Bank|conteudo_ram[15][12] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[12]~12_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[15][12] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N29
dffeas \Controller|ulaRg|Bank|conteudo_ram[13][12] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[12]~12_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][12] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y30_N7
dffeas \Controller|ulaRg|Bank|conteudo_ram[14][12] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[12]~12_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[14][12] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[14][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[12]~119 (
// Equation(s):
// \Controller|ulaRg|in_B[12]~119_combout  = (\Controller|A2[0]~11_combout  & (((\Controller|A2[1]~10_combout )))) # (!\Controller|A2[0]~11_combout  & ((\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[14][12]~q ))) # 
// (!\Controller|A2[1]~10_combout  & (\Controller|ulaRg|Bank|conteudo_ram[12][12]~q ))))

	.dataa(\Controller|A2[0]~11_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[12][12]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[14][12]~q ),
	.datad(\Controller|A2[1]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[12]~119_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[12]~119 .lut_mask = 16'hFA44;
defparam \Controller|ulaRg|in_B[12]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[12]~120 (
// Equation(s):
// \Controller|ulaRg|in_B[12]~120_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|in_B[12]~119_combout  & (\Controller|ulaRg|Bank|conteudo_ram[15][12]~q )) # (!\Controller|ulaRg|in_B[12]~119_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[13][12]~q ))))) # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|in_B[12]~119_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[15][12]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[13][12]~q ),
	.datac(\Controller|A2[0]~11_combout ),
	.datad(\Controller|ulaRg|in_B[12]~119_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[12]~120_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[12]~120 .lut_mask = 16'hAFC0;
defparam \Controller|ulaRg|in_B[12]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[12]~121 (
// Equation(s):
// \Controller|ulaRg|in_B[12]~121_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|in_B[12]~118_combout  & ((\Controller|ulaRg|in_B[12]~120_combout ))) # (!\Controller|ulaRg|in_B[12]~118_combout  & (\Controller|ulaRg|in_B[12]~113_combout )))) 
// # (!\Controller|A2[3]~13_combout  & (\Controller|ulaRg|in_B[12]~118_combout ))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|ulaRg|in_B[12]~118_combout ),
	.datac(\Controller|ulaRg|in_B[12]~113_combout ),
	.datad(\Controller|ulaRg|in_B[12]~120_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[12]~121_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[12]~121 .lut_mask = 16'hEC64;
defparam \Controller|ulaRg|in_B[12]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~50 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~50_combout  = \Controller|ulaRg|ULA0|inter_out~6_combout  $ (((!\Controller|IorR~3_combout  & (\Controller|ulaRg|in_B[12]~121_combout  & !\Controller|A2[4]~14_combout ))))

	.dataa(\Controller|IorR~3_combout ),
	.datab(\Controller|ulaRg|in_B[12]~121_combout ),
	.datac(\Controller|ulaRg|ULA0|inter_out~6_combout ),
	.datad(\Controller|A2[4]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~50 .lut_mask = 16'hF0B4;
defparam \Controller|ulaRg|ULA0|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N27
dffeas \Controller|ulaRg|Bank|conteudo_ram[15][11] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[11]~11_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[15][11] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y31_N3
dffeas \Controller|ulaRg|Bank|conteudo_ram[7][11] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[11]~11_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[7][11] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y29_N13
dffeas \Controller|ulaRg|Bank|conteudo_ram[11][11] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[11]~11_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][11] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[11][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[3][11]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[3][11]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[11]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][11]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N21
dffeas \Controller|ulaRg|Bank|conteudo_ram[3][11] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][11] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[11]~108 (
// Equation(s):
// \Controller|ulaRg|in_B[11]~108_combout  = (\Controller|A2[2]~12_combout  & (((\Controller|A2[3]~13_combout )))) # (!\Controller|A2[2]~12_combout  & ((\Controller|A2[3]~13_combout  & (\Controller|ulaRg|Bank|conteudo_ram[11][11]~q )) # 
// (!\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[3][11]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[11][11]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[3][11]~q ),
	.datac(\Controller|A2[2]~12_combout ),
	.datad(\Controller|A2[3]~13_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[11]~108_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[11]~108 .lut_mask = 16'hFA0C;
defparam \Controller|ulaRg|in_B[11]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[11]~109 (
// Equation(s):
// \Controller|ulaRg|in_B[11]~109_combout  = (\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|in_B[11]~108_combout  & (\Controller|ulaRg|Bank|conteudo_ram[15][11]~q )) # (!\Controller|ulaRg|in_B[11]~108_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[7][11]~q ))))) # (!\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|in_B[11]~108_combout ))))

	.dataa(\Controller|A2[2]~12_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[15][11]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[7][11]~q ),
	.datad(\Controller|ulaRg|in_B[11]~108_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[11]~109_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[11]~109 .lut_mask = 16'hDDA0;
defparam \Controller|ulaRg|in_B[11]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N5
dffeas \Controller|ulaRg|Bank|conteudo_ram[13][11] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|ULA0|out_ULA[11]~11_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][11] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N31
dffeas \Controller|ulaRg|Bank|conteudo_ram[9][11] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[11]~11_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][11] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N29
dffeas \Controller|ulaRg|Bank|conteudo_ram[1][11] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[11]~11_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][11] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[11]~101 (
// Equation(s):
// \Controller|ulaRg|in_B[11]~101_combout  = (\Controller|A2[2]~12_combout  & (((\Controller|A2[3]~13_combout )))) # (!\Controller|A2[2]~12_combout  & ((\Controller|A2[3]~13_combout  & (\Controller|ulaRg|Bank|conteudo_ram[9][11]~q )) # 
// (!\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[1][11]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[9][11]~q ),
	.datab(\Controller|A2[2]~12_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[1][11]~q ),
	.datad(\Controller|A2[3]~13_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[11]~101_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[11]~101 .lut_mask = 16'hEE30;
defparam \Controller|ulaRg|in_B[11]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[11]~102 (
// Equation(s):
// \Controller|ulaRg|in_B[11]~102_combout  = (\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|in_B[11]~101_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[13][11]~q ))) # (!\Controller|ulaRg|in_B[11]~101_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[5][11]~q )))) # (!\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|in_B[11]~101_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[5][11]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[13][11]~q ),
	.datac(\Controller|A2[2]~12_combout ),
	.datad(\Controller|ulaRg|in_B[11]~101_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[11]~102_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[11]~102 .lut_mask = 16'hCFA0;
defparam \Controller|ulaRg|in_B[11]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N9
dffeas \Controller|ulaRg|Bank|conteudo_ram[8][11] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[11]~11_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][11] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[12][11]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[12][11]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[11]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[12][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][11]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[12][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N9
dffeas \Controller|ulaRg|Bank|conteudo_ram[12][11] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[12][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][11] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y33_N5
dffeas \Controller|ulaRg|Bank|conteudo_ram[4][11] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[11]~11_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[4][11] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N25
dffeas \Controller|ulaRg|Bank|conteudo_ram[0][11] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[11]~11_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[0][11] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[11]~105 (
// Equation(s):
// \Controller|ulaRg|in_B[11]~105_combout  = (\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[4][11]~q ) # ((\Controller|A2[3]~13_combout )))) # (!\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[0][11]~q  & 
// !\Controller|A2[3]~13_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[4][11]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[0][11]~q ),
	.datac(\Controller|A2[2]~12_combout ),
	.datad(\Controller|A2[3]~13_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[11]~105_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[11]~105 .lut_mask = 16'hF0AC;
defparam \Controller|ulaRg|in_B[11]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[11]~106 (
// Equation(s):
// \Controller|ulaRg|in_B[11]~106_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|in_B[11]~105_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[12][11]~q ))) # (!\Controller|ulaRg|in_B[11]~105_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[8][11]~q )))) # (!\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|in_B[11]~105_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[8][11]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[12][11]~q ),
	.datac(\Controller|A2[3]~13_combout ),
	.datad(\Controller|ulaRg|in_B[11]~105_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[11]~106_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[11]~106 .lut_mask = 16'hCFA0;
defparam \Controller|ulaRg|in_B[11]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[10][11]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[10][11]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[11]~11_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[10][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[10][11]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[10][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y34_N21
dffeas \Controller|ulaRg|Bank|conteudo_ram[10][11] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[10][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[10][11] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N17
dffeas \Controller|ulaRg|Bank|conteudo_ram[14][11] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[11]~11_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[14][11] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[14][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[2][11]~2 (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[2][11]~2_combout  = !\Controller|ulaRg|ULA0|out_ULA[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[11]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[2][11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][11]~2 .lut_mask = 16'h0F0F;
defparam \Controller|ulaRg|Bank|conteudo_ram[2][11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y36_N27
dffeas \Controller|ulaRg|Bank|conteudo_ram[2][11] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[2][11]~2_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][11] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N21
dffeas \Controller|ulaRg|Bank|conteudo_ram[6][11] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[11]~11_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[6][11] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[11]~103 (
// Equation(s):
// \Controller|ulaRg|in_B[11]~103_combout  = (\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[6][11]~q ) # (\Controller|A2[3]~13_combout )))) # (!\Controller|A2[2]~12_combout  & (!\Controller|ulaRg|Bank|conteudo_ram[2][11]~q  & 
// ((!\Controller|A2[3]~13_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[2][11]~q ),
	.datab(\Controller|A2[2]~12_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[6][11]~q ),
	.datad(\Controller|A2[3]~13_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[11]~103_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[11]~103 .lut_mask = 16'hCCD1;
defparam \Controller|ulaRg|in_B[11]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[11]~104 (
// Equation(s):
// \Controller|ulaRg|in_B[11]~104_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|in_B[11]~103_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[14][11]~q ))) # (!\Controller|ulaRg|in_B[11]~103_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[10][11]~q )))) # (!\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|in_B[11]~103_combout ))))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[10][11]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[14][11]~q ),
	.datad(\Controller|ulaRg|in_B[11]~103_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[11]~104_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[11]~104 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|in_B[11]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[11]~107 (
// Equation(s):
// \Controller|ulaRg|in_B[11]~107_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|A2[0]~11_combout ) # ((\Controller|ulaRg|in_B[11]~104_combout )))) # (!\Controller|A2[1]~10_combout  & (!\Controller|A2[0]~11_combout  & 
// (\Controller|ulaRg|in_B[11]~106_combout )))

	.dataa(\Controller|A2[1]~10_combout ),
	.datab(\Controller|A2[0]~11_combout ),
	.datac(\Controller|ulaRg|in_B[11]~106_combout ),
	.datad(\Controller|ulaRg|in_B[11]~104_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[11]~107_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[11]~107 .lut_mask = 16'hBA98;
defparam \Controller|ulaRg|in_B[11]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[11]~110 (
// Equation(s):
// \Controller|ulaRg|in_B[11]~110_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|in_B[11]~107_combout  & (\Controller|ulaRg|in_B[11]~109_combout )) # (!\Controller|ulaRg|in_B[11]~107_combout  & ((\Controller|ulaRg|in_B[11]~102_combout ))))) 
// # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|in_B[11]~107_combout ))))

	.dataa(\Controller|ulaRg|in_B[11]~109_combout ),
	.datab(\Controller|A2[0]~11_combout ),
	.datac(\Controller|ulaRg|in_B[11]~102_combout ),
	.datad(\Controller|ulaRg|in_B[11]~107_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[11]~110_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[11]~110 .lut_mask = 16'hBBC0;
defparam \Controller|ulaRg|in_B[11]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~51 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~51_combout  = \Controller|ulaRg|ULA0|inter_out~6_combout  $ (((!\Controller|IorR~3_combout  & (\Controller|ulaRg|in_B[11]~110_combout  & !\Controller|A2[4]~14_combout ))))

	.dataa(\Controller|IorR~3_combout ),
	.datab(\Controller|ulaRg|in_B[11]~110_combout ),
	.datac(\Controller|ulaRg|ULA0|inter_out~6_combout ),
	.datad(\Controller|A2[4]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~51 .lut_mask = 16'hF0B4;
defparam \Controller|ulaRg|ULA0|Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~52 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~52_combout  = \Controller|ulaRg|ULA0|inter_out~6_combout  $ (((!\Controller|IorR~3_combout  & (\Controller|ulaRg|in_B[10]~154_combout  & !\Controller|A2[4]~14_combout ))))

	.dataa(\Controller|IorR~3_combout ),
	.datab(\Controller|ulaRg|in_B[10]~154_combout ),
	.datac(\Controller|ulaRg|ULA0|inter_out~6_combout ),
	.datad(\Controller|A2[4]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~52 .lut_mask = 16'hF0B4;
defparam \Controller|ulaRg|ULA0|Add0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N1
dffeas \Controller|ulaRg|Bank|conteudo_ram[11][9] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[9]~13_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][9] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[11][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[3][9]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[3][9]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[9]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[9]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][9]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N15
dffeas \Controller|ulaRg|Bank|conteudo_ram[3][9] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][9] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y31_N9
dffeas \Controller|ulaRg|Bank|conteudo_ram[7][9] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[9]~13_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[7][9] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[9]~141 (
// Equation(s):
// \Controller|ulaRg|in_B[9]~141_combout  = (\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[7][9]~q ) # (\Controller|A2[3]~13_combout )))) # (!\Controller|A2[2]~12_combout  & (\Controller|ulaRg|Bank|conteudo_ram[3][9]~q  & 
// ((!\Controller|A2[3]~13_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[3][9]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[7][9]~q ),
	.datac(\Controller|A2[2]~12_combout ),
	.datad(\Controller|A2[3]~13_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[9]~141_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[9]~141 .lut_mask = 16'hF0CA;
defparam \Controller|ulaRg|in_B[9]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[9]~142 (
// Equation(s):
// \Controller|ulaRg|in_B[9]~142_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|in_B[9]~141_combout  & (\Controller|ulaRg|Bank|conteudo_ram[15][9]~q )) # (!\Controller|ulaRg|in_B[9]~141_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[11][9]~q ))))) # (!\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|in_B[9]~141_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[15][9]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[11][9]~q ),
	.datac(\Controller|A2[3]~13_combout ),
	.datad(\Controller|ulaRg|in_B[9]~141_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[9]~142_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[9]~142 .lut_mask = 16'hAFC0;
defparam \Controller|ulaRg|in_B[9]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[14][9]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[14][9]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[9]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[9]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[14][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[14][9]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[14][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N25
dffeas \Controller|ulaRg|Bank|conteudo_ram[14][9] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[14][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[14][9] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N7
dffeas \Controller|ulaRg|Bank|conteudo_ram[6][9] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[9]~13_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[6][9] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[2][9]~4 (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[2][9]~4_combout  = !\Controller|ulaRg|ULA0|out_ULA[9]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[9]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[2][9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][9]~4 .lut_mask = 16'h0F0F;
defparam \Controller|ulaRg|Bank|conteudo_ram[2][9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y30_N31
dffeas \Controller|ulaRg|Bank|conteudo_ram[2][9] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[2][9]~4_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][9] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y30_N17
dffeas \Controller|ulaRg|Bank|conteudo_ram[10][9] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[9]~13_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[10][9] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[9]~134 (
// Equation(s):
// \Controller|ulaRg|in_B[9]~134_combout  = (\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[10][9]~q ) # (\Controller|A2[2]~12_combout )))) # (!\Controller|A2[3]~13_combout  & (!\Controller|ulaRg|Bank|conteudo_ram[2][9]~q  & 
// ((!\Controller|A2[2]~12_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[2][9]~q ),
	.datab(\Controller|A2[3]~13_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[10][9]~q ),
	.datad(\Controller|A2[2]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[9]~134_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[9]~134 .lut_mask = 16'hCCD1;
defparam \Controller|ulaRg|in_B[9]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[9]~135 (
// Equation(s):
// \Controller|ulaRg|in_B[9]~135_combout  = (\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|in_B[9]~134_combout  & (\Controller|ulaRg|Bank|conteudo_ram[14][9]~q )) # (!\Controller|ulaRg|in_B[9]~134_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[6][9]~q ))))) # (!\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|in_B[9]~134_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[14][9]~q ),
	.datab(\Controller|A2[2]~12_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[6][9]~q ),
	.datad(\Controller|ulaRg|in_B[9]~134_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[9]~135_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[9]~135 .lut_mask = 16'hBBC0;
defparam \Controller|ulaRg|in_B[9]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N31
dffeas \Controller|ulaRg|Bank|conteudo_ram[4][9] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[9]~13_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[4][9] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N27
dffeas \Controller|ulaRg|Bank|conteudo_ram[12][9] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[9]~13_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][9] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[8][9]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[8][9]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[9]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[9]~13_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[8][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][9]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[8][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y36_N13
dffeas \Controller|ulaRg|Bank|conteudo_ram[8][9] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[8][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][9] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N1
dffeas \Controller|ulaRg|Bank|conteudo_ram[0][9] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[9]~13_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[0][9] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[9]~138 (
// Equation(s):
// \Controller|ulaRg|in_B[9]~138_combout  = (\Controller|A2[2]~12_combout  & (((\Controller|A2[3]~13_combout )))) # (!\Controller|A2[2]~12_combout  & ((\Controller|A2[3]~13_combout  & (\Controller|ulaRg|Bank|conteudo_ram[8][9]~q )) # 
// (!\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[0][9]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[8][9]~q ),
	.datab(\Controller|A2[2]~12_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[0][9]~q ),
	.datad(\Controller|A2[3]~13_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[9]~138_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[9]~138 .lut_mask = 16'hEE30;
defparam \Controller|ulaRg|in_B[9]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[9]~139 (
// Equation(s):
// \Controller|ulaRg|in_B[9]~139_combout  = (\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|in_B[9]~138_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[12][9]~q ))) # (!\Controller|ulaRg|in_B[9]~138_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[4][9]~q )))) # (!\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|in_B[9]~138_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[4][9]~q ),
	.datab(\Controller|A2[2]~12_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[12][9]~q ),
	.datad(\Controller|ulaRg|in_B[9]~138_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[9]~139_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[9]~139 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|in_B[9]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N17
dffeas \Controller|ulaRg|Bank|conteudo_ram[9][9] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[9]~13_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][9] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y33_N17
dffeas \Controller|ulaRg|Bank|conteudo_ram[13][9] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[9]~13_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][9] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y33_N19
dffeas \Controller|ulaRg|Bank|conteudo_ram[5][9] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[9]~13_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[5][9] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y33_N11
dffeas \Controller|ulaRg|Bank|conteudo_ram[1][9] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[9]~13_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][9] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[9]~136 (
// Equation(s):
// \Controller|ulaRg|in_B[9]~136_combout  = (\Controller|A2[3]~13_combout  & (((\Controller|A2[2]~12_combout )))) # (!\Controller|A2[3]~13_combout  & ((\Controller|A2[2]~12_combout  & (\Controller|ulaRg|Bank|conteudo_ram[5][9]~q )) # 
// (!\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[1][9]~q )))))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[5][9]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[1][9]~q ),
	.datad(\Controller|A2[2]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[9]~136_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[9]~136 .lut_mask = 16'hEE50;
defparam \Controller|ulaRg|in_B[9]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[9]~137 (
// Equation(s):
// \Controller|ulaRg|in_B[9]~137_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|in_B[9]~136_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[13][9]~q ))) # (!\Controller|ulaRg|in_B[9]~136_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[9][9]~q )))) # (!\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|in_B[9]~136_combout ))))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[9][9]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[13][9]~q ),
	.datad(\Controller|ulaRg|in_B[9]~136_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[9]~137_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[9]~137 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|in_B[9]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[9]~140 (
// Equation(s):
// \Controller|ulaRg|in_B[9]~140_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|A2[1]~10_combout ) # ((\Controller|ulaRg|in_B[9]~137_combout )))) # (!\Controller|A2[0]~11_combout  & (!\Controller|A2[1]~10_combout  & 
// (\Controller|ulaRg|in_B[9]~139_combout )))

	.dataa(\Controller|A2[0]~11_combout ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|in_B[9]~139_combout ),
	.datad(\Controller|ulaRg|in_B[9]~137_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[9]~140_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[9]~140 .lut_mask = 16'hBA98;
defparam \Controller|ulaRg|in_B[9]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[9]~143 (
// Equation(s):
// \Controller|ulaRg|in_B[9]~143_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|in_B[9]~140_combout  & (\Controller|ulaRg|in_B[9]~142_combout )) # (!\Controller|ulaRg|in_B[9]~140_combout  & ((\Controller|ulaRg|in_B[9]~135_combout ))))) # 
// (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|in_B[9]~140_combout ))))

	.dataa(\Controller|ulaRg|in_B[9]~142_combout ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|in_B[9]~135_combout ),
	.datad(\Controller|ulaRg|in_B[9]~140_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[9]~143_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[9]~143 .lut_mask = 16'hBBC0;
defparam \Controller|ulaRg|in_B[9]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~53 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~53_combout  = \Controller|ulaRg|ULA0|inter_out~6_combout  $ (((!\Controller|IorR~3_combout  & (\Controller|ulaRg|in_B[9]~143_combout  & !\Controller|A2[4]~14_combout ))))

	.dataa(\Controller|IorR~3_combout ),
	.datab(\Controller|ulaRg|in_B[9]~143_combout ),
	.datac(\Controller|ulaRg|ULA0|inter_out~6_combout ),
	.datad(\Controller|A2[4]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~53 .lut_mask = 16'hF0B4;
defparam \Controller|ulaRg|ULA0|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~57 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~57_combout  = ((\Controller|ulaRg|Bank|Mux6~9_combout  $ (\Controller|ulaRg|ULA0|Add0~53_combout  $ (\Controller|ulaRg|ULA0|Add0~56 )))) # (GND)
// \Controller|ulaRg|ULA0|Add0~58  = CARRY((\Controller|ulaRg|Bank|Mux6~9_combout  & ((!\Controller|ulaRg|ULA0|Add0~56 ) # (!\Controller|ulaRg|ULA0|Add0~53_combout ))) # (!\Controller|ulaRg|Bank|Mux6~9_combout  & (!\Controller|ulaRg|ULA0|Add0~53_combout  & 
// !\Controller|ulaRg|ULA0|Add0~56 )))

	.dataa(\Controller|ulaRg|Bank|Mux6~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Add0~56 ),
	.combout(\Controller|ulaRg|ULA0|Add0~57_combout ),
	.cout(\Controller|ulaRg|ULA0|Add0~58 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~57 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~59 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~59_combout  = (\Controller|ulaRg|Bank|Mux5~9_combout  & ((\Controller|ulaRg|ULA0|Add0~52_combout  & (!\Controller|ulaRg|ULA0|Add0~58 )) # (!\Controller|ulaRg|ULA0|Add0~52_combout  & (\Controller|ulaRg|ULA0|Add0~58  & VCC)))) # 
// (!\Controller|ulaRg|Bank|Mux5~9_combout  & ((\Controller|ulaRg|ULA0|Add0~52_combout  & ((\Controller|ulaRg|ULA0|Add0~58 ) # (GND))) # (!\Controller|ulaRg|ULA0|Add0~52_combout  & (!\Controller|ulaRg|ULA0|Add0~58 ))))
// \Controller|ulaRg|ULA0|Add0~60  = CARRY((\Controller|ulaRg|Bank|Mux5~9_combout  & (\Controller|ulaRg|ULA0|Add0~52_combout  & !\Controller|ulaRg|ULA0|Add0~58 )) # (!\Controller|ulaRg|Bank|Mux5~9_combout  & ((\Controller|ulaRg|ULA0|Add0~52_combout ) # 
// (!\Controller|ulaRg|ULA0|Add0~58 ))))

	.dataa(\Controller|ulaRg|Bank|Mux5~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Add0~58 ),
	.combout(\Controller|ulaRg|ULA0|Add0~59_combout ),
	.cout(\Controller|ulaRg|ULA0|Add0~60 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~59 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~61 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~61_combout  = ((\Controller|ulaRg|Bank|Mux4~9_combout  $ (\Controller|ulaRg|ULA0|Add0~51_combout  $ (\Controller|ulaRg|ULA0|Add0~60 )))) # (GND)
// \Controller|ulaRg|ULA0|Add0~62  = CARRY((\Controller|ulaRg|Bank|Mux4~9_combout  & ((!\Controller|ulaRg|ULA0|Add0~60 ) # (!\Controller|ulaRg|ULA0|Add0~51_combout ))) # (!\Controller|ulaRg|Bank|Mux4~9_combout  & (!\Controller|ulaRg|ULA0|Add0~51_combout  & 
// !\Controller|ulaRg|ULA0|Add0~60 )))

	.dataa(\Controller|ulaRg|Bank|Mux4~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Add0~60 ),
	.combout(\Controller|ulaRg|ULA0|Add0~61_combout ),
	.cout(\Controller|ulaRg|ULA0|Add0~62 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~61 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~63 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~63_combout  = (\Controller|ulaRg|Bank|Mux3~9_combout  & ((\Controller|ulaRg|ULA0|Add0~50_combout  & (!\Controller|ulaRg|ULA0|Add0~62 )) # (!\Controller|ulaRg|ULA0|Add0~50_combout  & (\Controller|ulaRg|ULA0|Add0~62  & VCC)))) # 
// (!\Controller|ulaRg|Bank|Mux3~9_combout  & ((\Controller|ulaRg|ULA0|Add0~50_combout  & ((\Controller|ulaRg|ULA0|Add0~62 ) # (GND))) # (!\Controller|ulaRg|ULA0|Add0~50_combout  & (!\Controller|ulaRg|ULA0|Add0~62 ))))
// \Controller|ulaRg|ULA0|Add0~64  = CARRY((\Controller|ulaRg|Bank|Mux3~9_combout  & (\Controller|ulaRg|ULA0|Add0~50_combout  & !\Controller|ulaRg|ULA0|Add0~62 )) # (!\Controller|ulaRg|Bank|Mux3~9_combout  & ((\Controller|ulaRg|ULA0|Add0~50_combout ) # 
// (!\Controller|ulaRg|ULA0|Add0~62 ))))

	.dataa(\Controller|ulaRg|Bank|Mux3~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Add0~62 ),
	.combout(\Controller|ulaRg|ULA0|Add0~63_combout ),
	.cout(\Controller|ulaRg|ULA0|Add0~64 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~63 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout  = ((\Controller|ulaRg|in_B[2]~12_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5  = CARRY((\Controller|ulaRg|in_B[2]~12_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 )) # (!\Controller|ulaRg|in_B[2]~12_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ))))

	.dataa(\Controller|ulaRg|in_B[2]~12_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout  & ((\Controller|ulaRg|in_B[3]~34_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )) # (!\Controller|ulaRg|in_B[3]~34_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout  & ((\Controller|ulaRg|in_B[3]~34_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[3]~34_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout  & (\Controller|ulaRg|in_B[3]~34_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout  & ((\Controller|ulaRg|in_B[3]~34_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout ),
	.datab(\Controller|ulaRg|in_B[3]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  = \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[51]~4 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[51]~4_combout  = (!\Controller|ulaRg|in_B[4]~45_combout  & ((\Controller|IorR~3_combout ) # ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~6_combout  & 
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~4_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~6_combout ),
	.datab(\Controller|ulaRg|in_B[4]~45_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~4_combout ),
	.datad(\Controller|IorR~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[51]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[51]~4 .lut_mask = 16'h3310;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[51]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~79 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~79_combout  = (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\Controller|ulaRg|ULA0|inter_out~2_combout  & 
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[51]~4_combout ))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datab(\Controller|ulaRg|ULA0|inter_out~2_combout ),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[51]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~79 .lut_mask = 16'h4400;
defparam \Controller|ulaRg|ULA0|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[5]~56 (
// Equation(s):
// \Controller|ulaRg|in_B[5]~56_combout  = (!\Controller|IorR~3_combout  & (!\Controller|A2[4]~14_combout  & \Controller|ulaRg|in_B[5]~55_combout ))

	.dataa(gnd),
	.datab(\Controller|IorR~3_combout ),
	.datac(\Controller|A2[4]~14_combout ),
	.datad(\Controller|ulaRg|in_B[5]~55_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[5]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[5]~56 .lut_mask = 16'h0300;
defparam \Controller|ulaRg|in_B[5]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[7]~67 (
// Equation(s):
// \Controller|ulaRg|in_B[7]~67_combout  = (\Controller|ulaRg|in_B[7]~66_combout  & (!\Controller|IorR~3_combout  & !\Controller|A2[4]~14_combout ))

	.dataa(gnd),
	.datab(\Controller|ulaRg|in_B[7]~66_combout ),
	.datac(\Controller|IorR~3_combout ),
	.datad(\Controller|A2[4]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[7]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[7]~67 .lut_mask = 16'h000C;
defparam \Controller|ulaRg|in_B[7]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[8]~100 (
// Equation(s):
// \Controller|ulaRg|in_B[8]~100_combout  = (\Controller|ulaRg|in_B[8]~99_combout  & (!\Controller|IorR~3_combout  & !\Controller|A2[4]~14_combout ))

	.dataa(\Controller|ulaRg|in_B[8]~99_combout ),
	.datab(gnd),
	.datac(\Controller|IorR~3_combout ),
	.datad(\Controller|A2[4]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[8]~100_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[8]~100 .lut_mask = 16'h000A;
defparam \Controller|ulaRg|in_B[8]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[9]~144 (
// Equation(s):
// \Controller|ulaRg|in_B[9]~144_combout  = (!\Controller|A2[4]~14_combout  & (!\Controller|IorR~3_combout  & \Controller|ulaRg|in_B[9]~143_combout ))

	.dataa(gnd),
	.datab(\Controller|A2[4]~14_combout ),
	.datac(\Controller|IorR~3_combout ),
	.datad(\Controller|ulaRg|in_B[9]~143_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[9]~144_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[9]~144 .lut_mask = 16'h0300;
defparam \Controller|ulaRg|in_B[9]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[10]~155 (
// Equation(s):
// \Controller|ulaRg|in_B[10]~155_combout  = (!\Controller|IorR~3_combout  & (!\Controller|A2[4]~14_combout  & \Controller|ulaRg|in_B[10]~154_combout ))

	.dataa(gnd),
	.datab(\Controller|IorR~3_combout ),
	.datac(\Controller|A2[4]~14_combout ),
	.datad(\Controller|ulaRg|in_B[10]~154_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[10]~155_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[10]~155 .lut_mask = 16'h0300;
defparam \Controller|ulaRg|in_B[10]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[11]~111 (
// Equation(s):
// \Controller|ulaRg|in_B[11]~111_combout  = (!\Controller|IorR~3_combout  & (!\Controller|A2[4]~14_combout  & \Controller|ulaRg|in_B[11]~110_combout ))

	.dataa(gnd),
	.datab(\Controller|IorR~3_combout ),
	.datac(\Controller|A2[4]~14_combout ),
	.datad(\Controller|ulaRg|in_B[11]~110_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[11]~111_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[11]~111 .lut_mask = 16'h0300;
defparam \Controller|ulaRg|in_B[11]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[12]~122 (
// Equation(s):
// \Controller|ulaRg|in_B[12]~122_combout  = (!\Controller|IorR~3_combout  & (!\Controller|A2[4]~14_combout  & \Controller|ulaRg|in_B[12]~121_combout ))

	.dataa(\Controller|IorR~3_combout ),
	.datab(\Controller|A2[4]~14_combout ),
	.datac(gnd),
	.datad(\Controller|ulaRg|in_B[12]~121_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[12]~122_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[12]~122 .lut_mask = 16'h1100;
defparam \Controller|ulaRg|in_B[12]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[13]~166 (
// Equation(s):
// \Controller|ulaRg|in_B[13]~166_combout  = (!\Controller|IorR~3_combout  & (!\Controller|A2[4]~14_combout  & \Controller|ulaRg|in_B[13]~165_combout ))

	.dataa(gnd),
	.datab(\Controller|IorR~3_combout ),
	.datac(\Controller|A2[4]~14_combout ),
	.datad(\Controller|ulaRg|in_B[13]~165_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[13]~166_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[13]~166 .lut_mask = 16'h0300;
defparam \Controller|ulaRg|in_B[13]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[14]~78 (
// Equation(s):
// \Controller|ulaRg|in_B[14]~78_combout  = (!\Controller|IorR~3_combout  & (\Controller|ulaRg|in_B[14]~77_combout  & !\Controller|A2[4]~14_combout ))

	.dataa(\Controller|IorR~3_combout ),
	.datab(\Controller|ulaRg|in_B[14]~77_combout ),
	.datac(gnd),
	.datad(\Controller|A2[4]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[14]~78_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[14]~78 .lut_mask = 16'h0044;
defparam \Controller|ulaRg|in_B[14]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N27
dffeas \Controller|ulaRg|Bank|conteudo_ram[7][15] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[15]~9_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[7][15] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N1
dffeas \Controller|ulaRg|Bank|conteudo_ram[15][15] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[15]~9_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[15][15] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y29_N15
dffeas \Controller|ulaRg|Bank|conteudo_ram[11][15] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[15]~9_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[11][15] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y31_N13
dffeas \Controller|ulaRg|Bank|conteudo_ram[3][15] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[15]~9_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][15] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[15]~86 (
// Equation(s):
// \Controller|ulaRg|in_B[15]~86_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[11][15]~q ) # ((\Controller|A2[2]~12_combout )))) # (!\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[3][15]~q  & 
// !\Controller|A2[2]~12_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[11][15]~q ),
	.datab(\Controller|A2[3]~13_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[3][15]~q ),
	.datad(\Controller|A2[2]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[15]~86_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[15]~86 .lut_mask = 16'hCCB8;
defparam \Controller|ulaRg|in_B[15]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[15]~87 (
// Equation(s):
// \Controller|ulaRg|in_B[15]~87_combout  = (\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|in_B[15]~86_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[15][15]~q ))) # (!\Controller|ulaRg|in_B[15]~86_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[7][15]~q )))) # (!\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|in_B[15]~86_combout ))))

	.dataa(\Controller|A2[2]~12_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[7][15]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[15][15]~q ),
	.datad(\Controller|ulaRg|in_B[15]~86_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[15]~87_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[15]~87 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|in_B[15]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N3
dffeas \Controller|ulaRg|Bank|conteudo_ram[10][15] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[15]~9_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[10][15] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N5
dffeas \Controller|ulaRg|Bank|conteudo_ram[14][15] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[15]~9_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[14][15] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[14][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[2][15]~1 (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[2][15]~1_combout  = !\Controller|ulaRg|ULA0|out_ULA[15]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[15]~9_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[2][15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][15]~1 .lut_mask = 16'h00FF;
defparam \Controller|ulaRg|Bank|conteudo_ram[2][15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y30_N7
dffeas \Controller|ulaRg|Bank|conteudo_ram[2][15] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[2][15]~1_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[2][15] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N19
dffeas \Controller|ulaRg|Bank|conteudo_ram[6][15] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[15]~9_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[6][15] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[15]~81 (
// Equation(s):
// \Controller|ulaRg|in_B[15]~81_combout  = (\Controller|A2[3]~13_combout  & (((\Controller|A2[2]~12_combout )))) # (!\Controller|A2[3]~13_combout  & ((\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[6][15]~q ))) # 
// (!\Controller|A2[2]~12_combout  & (!\Controller|ulaRg|Bank|conteudo_ram[2][15]~q ))))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[2][15]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[6][15]~q ),
	.datad(\Controller|A2[2]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[15]~81_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[15]~81 .lut_mask = 16'hFA11;
defparam \Controller|ulaRg|in_B[15]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[15]~82 (
// Equation(s):
// \Controller|ulaRg|in_B[15]~82_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|in_B[15]~81_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[14][15]~q ))) # (!\Controller|ulaRg|in_B[15]~81_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[10][15]~q )))) # (!\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|in_B[15]~81_combout ))))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[10][15]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[14][15]~q ),
	.datad(\Controller|ulaRg|in_B[15]~81_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[15]~82_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[15]~82 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|in_B[15]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[8][15]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[8][15]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[15]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[15]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[8][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][15]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[8][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N31
dffeas \Controller|ulaRg|Bank|conteudo_ram[8][15] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][15] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y34_N27
dffeas \Controller|ulaRg|Bank|conteudo_ram[12][15] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[15]~9_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][15] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[12][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[4][15]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[4][15]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[15]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[15]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[4][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[4][15]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[4][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N11
dffeas \Controller|ulaRg|Bank|conteudo_ram[4][15] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[4][15] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y34_N1
dffeas \Controller|ulaRg|Bank|conteudo_ram[0][15] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[15]~9_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[0][15] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[15]~83 (
// Equation(s):
// \Controller|ulaRg|in_B[15]~83_combout  = (\Controller|A2[3]~13_combout  & (((\Controller|A2[2]~12_combout )))) # (!\Controller|A2[3]~13_combout  & ((\Controller|A2[2]~12_combout  & (\Controller|ulaRg|Bank|conteudo_ram[4][15]~q )) # 
// (!\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[0][15]~q )))))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[4][15]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[0][15]~q ),
	.datad(\Controller|A2[2]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[15]~83_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[15]~83 .lut_mask = 16'hEE50;
defparam \Controller|ulaRg|in_B[15]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[15]~84 (
// Equation(s):
// \Controller|ulaRg|in_B[15]~84_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|in_B[15]~83_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[12][15]~q ))) # (!\Controller|ulaRg|in_B[15]~83_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[8][15]~q )))) # (!\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|in_B[15]~83_combout ))))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[8][15]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[12][15]~q ),
	.datad(\Controller|ulaRg|in_B[15]~83_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[15]~84_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[15]~84 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|in_B[15]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[15]~85 (
// Equation(s):
// \Controller|ulaRg|in_B[15]~85_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|A2[0]~11_combout ) # ((\Controller|ulaRg|in_B[15]~82_combout )))) # (!\Controller|A2[1]~10_combout  & (!\Controller|A2[0]~11_combout  & 
// ((\Controller|ulaRg|in_B[15]~84_combout ))))

	.dataa(\Controller|A2[1]~10_combout ),
	.datab(\Controller|A2[0]~11_combout ),
	.datac(\Controller|ulaRg|in_B[15]~82_combout ),
	.datad(\Controller|ulaRg|in_B[15]~84_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[15]~85_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[15]~85 .lut_mask = 16'hB9A8;
defparam \Controller|ulaRg|in_B[15]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[13][15]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[13][15]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[15]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[15]~9_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[13][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][15]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[13][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N9
dffeas \Controller|ulaRg|Bank|conteudo_ram[13][15] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[13][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][15] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N25
dffeas \Controller|ulaRg|Bank|conteudo_ram[9][15] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[15]~9_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[9][15] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N3
dffeas \Controller|ulaRg|Bank|conteudo_ram[1][15] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[15]~9_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][15] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[15]~79 (
// Equation(s):
// \Controller|ulaRg|in_B[15]~79_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[9][15]~q ) # ((\Controller|A2[2]~12_combout )))) # (!\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[1][15]~q  & 
// !\Controller|A2[2]~12_combout ))))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[9][15]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[1][15]~q ),
	.datad(\Controller|A2[2]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[15]~79_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[15]~79 .lut_mask = 16'hAAD8;
defparam \Controller|ulaRg|in_B[15]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[15]~80 (
// Equation(s):
// \Controller|ulaRg|in_B[15]~80_combout  = (\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|in_B[15]~79_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[13][15]~q ))) # (!\Controller|ulaRg|in_B[15]~79_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[5][15]~q )))) # (!\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|in_B[15]~79_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[5][15]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[13][15]~q ),
	.datac(\Controller|A2[2]~12_combout ),
	.datad(\Controller|ulaRg|in_B[15]~79_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[15]~80_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[15]~80 .lut_mask = 16'hCFA0;
defparam \Controller|ulaRg|in_B[15]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[15]~88 (
// Equation(s):
// \Controller|ulaRg|in_B[15]~88_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|in_B[15]~85_combout  & (\Controller|ulaRg|in_B[15]~87_combout )) # (!\Controller|ulaRg|in_B[15]~85_combout  & ((\Controller|ulaRg|in_B[15]~80_combout ))))) # 
// (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|in_B[15]~85_combout ))))

	.dataa(\Controller|ulaRg|in_B[15]~87_combout ),
	.datab(\Controller|A2[0]~11_combout ),
	.datac(\Controller|ulaRg|in_B[15]~85_combout ),
	.datad(\Controller|ulaRg|in_B[15]~80_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[15]~88_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[15]~88 .lut_mask = 16'hBCB0;
defparam \Controller|ulaRg|in_B[15]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[15]~89 (
// Equation(s):
// \Controller|ulaRg|in_B[15]~89_combout  = (!\Controller|IorR~3_combout  & (\Controller|ulaRg|in_B[15]~88_combout  & !\Controller|A2[4]~14_combout ))

	.dataa(\Controller|IorR~3_combout ),
	.datab(\Controller|ulaRg|in_B[15]~88_combout ),
	.datac(gnd),
	.datad(\Controller|A2[4]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[15]~89_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[15]~89 .lut_mask = 16'h0044;
defparam \Controller|ulaRg|in_B[15]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X48_Y28_N0
fiftyfivenm_mac_mult \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Controller|ulaRg|Bank|Mux0~9_combout ,\Controller|ulaRg|Bank|Mux1~9_combout ,\Controller|ulaRg|Bank|Mux2~9_combout ,\Controller|ulaRg|Bank|Mux3~9_combout ,\Controller|ulaRg|Bank|Mux4~9_combout ,\Controller|ulaRg|Bank|Mux5~9_combout ,
\Controller|ulaRg|Bank|Mux6~9_combout ,\Controller|ulaRg|Bank|Mux7~9_combout ,\Controller|ulaRg|Bank|Mux8~9_combout ,\Controller|ulaRg|Bank|Mux9~9_combout ,\Controller|ulaRg|Bank|Mux10~9_combout ,\Controller|ulaRg|Bank|Mux11~9_combout ,
\Controller|ulaRg|Bank|Mux12~9_combout ,\Controller|ulaRg|Bank|Mux13~9_combout ,\Controller|ulaRg|Bank|Mux14~9_combout ,\Controller|ulaRg|Bank|Mux15~9_combout ,gnd,gnd}),
	.datab({\Controller|ulaRg|in_B[15]~89_combout ,\Controller|ulaRg|in_B[14]~78_combout ,\Controller|ulaRg|in_B[13]~166_combout ,\Controller|ulaRg|in_B[12]~122_combout ,\Controller|ulaRg|in_B[11]~111_combout ,\Controller|ulaRg|in_B[10]~155_combout ,
\Controller|ulaRg|in_B[9]~144_combout ,\Controller|ulaRg|in_B[8]~100_combout ,\Controller|ulaRg|in_B[7]~67_combout ,\Controller|ulaRg|in_B[6]~133_combout ,\Controller|ulaRg|in_B[5]~56_combout ,\Controller|ulaRg|in_B[4]~45_combout ,
\Controller|ulaRg|in_B[3]~34_combout ,\Controller|ulaRg|in_B[2]~12_combout ,\Controller|ulaRg|in_B[1]~23_combout ,\Controller|ulaRg|in_B[0]~177_combout ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y28_N2
fiftyfivenm_mac_out \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~dataout ,
\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~3 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~2 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~1 ,\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~80 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~80_combout  = (!\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & ((\Controller|ulaRg|ULA0|Add0~79_combout ) # ((\Controller|ulaRg|ULA0|Add0~7_combout  & \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT12 ))))

	.dataa(\Controller|ulaRg|ULA0|Add0~7_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~79_combout ),
	.datac(\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datad(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~80 .lut_mask = 16'h00EC;
defparam \Controller|ulaRg|ULA0|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|out_ULA[12]~12 (
// Equation(s):
// \Controller|ulaRg|ULA0|out_ULA[12]~12_combout  = (!\Controller|Equal4~0_combout  & ((\Controller|ulaRg|ULA0|Add0~80_combout ) # ((\Controller|ulaRg|ULA0|Add0~63_combout  & \Controller|ulaRg|ULA0|inter_out[0]~9_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Add0~63_combout ),
	.datab(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datac(\Controller|ulaRg|ULA0|Add0~80_combout ),
	.datad(\Controller|Equal4~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|out_ULA[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|out_ULA[12]~12 .lut_mask = 16'h00F8;
defparam \Controller|ulaRg|ULA0|out_ULA[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[12][12]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[12][12]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[12]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[12][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][12]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[12][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N25
dffeas \Controller|ulaRg|Bank|conteudo_ram[12][12] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[12][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[12][12] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux3~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux3~7_combout  = (\Controller|A1[1]~5_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[14][12]~q ) # (\Controller|A1[0]~4_combout )))) # (!\Controller|A1[1]~5_combout  & (\Controller|ulaRg|Bank|conteudo_ram[12][12]~q  & 
// ((!\Controller|A1[0]~4_combout ))))

	.dataa(\Controller|A1[1]~5_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[12][12]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[14][12]~q ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux3~7 .lut_mask = 16'hAAE4;
defparam \Controller|ulaRg|Bank|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux3~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux3~8_combout  = (\Controller|ulaRg|Bank|Mux3~7_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[15][12]~q ) # ((!\Controller|A1[0]~4_combout )))) # (!\Controller|ulaRg|Bank|Mux3~7_combout  & 
// (((\Controller|ulaRg|Bank|conteudo_ram[13][12]~q  & \Controller|A1[0]~4_combout ))))

	.dataa(\Controller|ulaRg|Bank|Mux3~7_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[15][12]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[13][12]~q ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux3~8 .lut_mask = 16'hD8AA;
defparam \Controller|ulaRg|Bank|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux3~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux3~0_combout  = (\Controller|A1[0]~4_combout  & ((\Controller|A1[1]~5_combout ) # ((\Controller|ulaRg|Bank|conteudo_ram[9][12]~q )))) # (!\Controller|A1[0]~4_combout  & (!\Controller|A1[1]~5_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[8][12]~q ))))

	.dataa(\Controller|A1[0]~4_combout ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[9][12]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[8][12]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux3~0 .lut_mask = 16'hB9A8;
defparam \Controller|ulaRg|Bank|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux3~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux3~1_combout  = (\Controller|ulaRg|Bank|Mux3~0_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[11][12]~q ) # ((!\Controller|A1[1]~5_combout )))) # (!\Controller|ulaRg|Bank|Mux3~0_combout  & 
// (((\Controller|ulaRg|Bank|conteudo_ram[10][12]~q  & \Controller|A1[1]~5_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[11][12]~q ),
	.datab(\Controller|ulaRg|Bank|Mux3~0_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[10][12]~q ),
	.datad(\Controller|A1[1]~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux3~1 .lut_mask = 16'hB8CC;
defparam \Controller|ulaRg|Bank|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux3~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux3~2_combout  = (\Controller|A1[1]~5_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[6][12]~q ) # (\Controller|A1[0]~4_combout )))) # (!\Controller|A1[1]~5_combout  & (\Controller|ulaRg|Bank|conteudo_ram[4][12]~q  & 
// ((!\Controller|A1[0]~4_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[4][12]~q ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[6][12]~q ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux3~2 .lut_mask = 16'hCCE2;
defparam \Controller|ulaRg|Bank|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux3~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux3~3_combout  = (\Controller|ulaRg|Bank|Mux3~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[7][12]~q ) # ((!\Controller|A1[0]~4_combout )))) # (!\Controller|ulaRg|Bank|Mux3~2_combout  & 
// (((\Controller|ulaRg|Bank|conteudo_ram[5][12]~q  & \Controller|A1[0]~4_combout ))))

	.dataa(\Controller|ulaRg|Bank|Mux3~2_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[7][12]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[5][12]~q ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux3~3 .lut_mask = 16'hD8AA;
defparam \Controller|ulaRg|Bank|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux3~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux3~4_combout  = (\Controller|A1[0]~4_combout  & ((\Controller|A1[1]~5_combout ) # ((\Controller|ulaRg|Bank|conteudo_ram[1][12]~q )))) # (!\Controller|A1[0]~4_combout  & (!\Controller|A1[1]~5_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[0][12]~q ))))

	.dataa(\Controller|A1[0]~4_combout ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[1][12]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[0][12]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux3~4 .lut_mask = 16'hB9A8;
defparam \Controller|ulaRg|Bank|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux3~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux3~5_combout  = (\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|Mux3~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[3][12]~q ))) # (!\Controller|ulaRg|Bank|Mux3~4_combout  & 
// (!\Controller|ulaRg|Bank|conteudo_ram[2][12]~q )))) # (!\Controller|A1[1]~5_combout  & (((\Controller|ulaRg|Bank|Mux3~4_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[2][12]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[3][12]~q ),
	.datac(\Controller|A1[1]~5_combout ),
	.datad(\Controller|ulaRg|Bank|Mux3~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux3~5 .lut_mask = 16'hCF50;
defparam \Controller|ulaRg|Bank|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux3~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux3~6_combout  = (\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|Mux3~3_combout ) # ((\Controller|A1[3]~3_combout )))) # (!\Controller|A1[2]~2_combout  & (((!\Controller|A1[3]~3_combout  & 
// \Controller|ulaRg|Bank|Mux3~5_combout ))))

	.dataa(\Controller|A1[2]~2_combout ),
	.datab(\Controller|ulaRg|Bank|Mux3~3_combout ),
	.datac(\Controller|A1[3]~3_combout ),
	.datad(\Controller|ulaRg|Bank|Mux3~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux3~6 .lut_mask = 16'hADA8;
defparam \Controller|ulaRg|Bank|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux3~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux3~9_combout  = (\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|Mux3~6_combout  & (\Controller|ulaRg|Bank|Mux3~8_combout )) # (!\Controller|ulaRg|Bank|Mux3~6_combout  & ((\Controller|ulaRg|Bank|Mux3~1_combout ))))) # 
// (!\Controller|A1[3]~3_combout  & (((\Controller|ulaRg|Bank|Mux3~6_combout ))))

	.dataa(\Controller|ulaRg|Bank|Mux3~8_combout ),
	.datab(\Controller|ulaRg|Bank|Mux3~1_combout ),
	.datac(\Controller|A1[3]~3_combout ),
	.datad(\Controller|ulaRg|Bank|Mux3~6_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux3~9 .lut_mask = 16'hAFC0;
defparam \Controller|ulaRg|Bank|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout  = (\Controller|ulaRg|Bank|Mux3~9_combout  & ((GND) # (!\Controller|ulaRg|in_B[0]~177_combout ))) # (!\Controller|ulaRg|Bank|Mux3~9_combout  & 
// (\Controller|ulaRg|in_B[0]~177_combout  $ (GND)))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1  = CARRY((\Controller|ulaRg|Bank|Mux3~9_combout ) # (!\Controller|ulaRg|in_B[0]~177_combout ))

	.dataa(\Controller|ulaRg|Bank|Mux3~9_combout ),
	.datab(\Controller|ulaRg|in_B[0]~177_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout  = (\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~6_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~6_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ) # (GND))))) # (!\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~6_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~6_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3  = CARRY((\Controller|ulaRg|in_B[1]~23_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~6_combout ))) # (!\Controller|ulaRg|in_B[1]~23_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~6_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 )))

	.dataa(\Controller|ulaRg|in_B[1]~23_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[50]~8_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[51]~4_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout )))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[51]~4_combout  & (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[51]~4_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = 16'hFB08;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[50]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[49]~9 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[49]~9_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[51]~4_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~6_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ))))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[51]~4_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~6_combout ))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[51]~4_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[49]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[49]~9 .lut_mask = 16'hCCE4;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[49]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[48]~10 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[48]~10_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[51]~4_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\Controller|ulaRg|Bank|Mux3~9_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ))))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[51]~4_combout  & (\Controller|ulaRg|Bank|Mux3~9_combout ))

	.dataa(\Controller|ulaRg|Bank|Mux3~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[51]~4_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[48]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[48]~10 .lut_mask = 16'hAEA2;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[48]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout  = (\Controller|ulaRg|Bank|Mux4~9_combout  & ((GND) # (!\Controller|ulaRg|in_B[0]~177_combout ))) # (!\Controller|ulaRg|Bank|Mux4~9_combout  & 
// (\Controller|ulaRg|in_B[0]~177_combout  $ (GND)))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1  = CARRY((\Controller|ulaRg|Bank|Mux4~9_combout ) # (!\Controller|ulaRg|in_B[0]~177_combout ))

	.dataa(\Controller|ulaRg|Bank|Mux4~9_combout ),
	.datab(\Controller|ulaRg|in_B[0]~177_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout  = (\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[48]~10_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[48]~10_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ) # (GND))))) # (!\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[48]~10_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[48]~10_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3  = CARRY((\Controller|ulaRg|in_B[1]~23_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[48]~10_combout ))) # (!\Controller|ulaRg|in_B[1]~23_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[48]~10_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )))

	.dataa(\Controller|ulaRg|in_B[1]~23_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[48]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[49]~9_combout  $ (\Controller|ulaRg|in_B[2]~12_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[49]~9_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ) # (!\Controller|ulaRg|in_B[2]~12_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[49]~9_combout  & 
// (!\Controller|ulaRg|in_B[2]~12_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[49]~9_combout ),
	.datab(\Controller|ulaRg|in_B[2]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[50]~8_combout  & ((\Controller|ulaRg|in_B[3]~34_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 )) # (!\Controller|ulaRg|in_B[3]~34_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[50]~8_combout  & ((\Controller|ulaRg|in_B[3]~34_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[3]~34_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[50]~8_combout  & (\Controller|ulaRg|in_B[3]~34_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[50]~8_combout  & ((\Controller|ulaRg|in_B[3]~34_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datab(\Controller|ulaRg|in_B[3]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[51]~7_combout  $ (\Controller|ulaRg|in_B[4]~45_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[51]~7_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ) # (!\Controller|ulaRg|in_B[4]~45_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[51]~7_combout  & 
// (!\Controller|ulaRg|in_B[4]~45_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datab(\Controller|ulaRg|in_B[4]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  = !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .lut_mask = 16'h0F0F;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~76 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~76_combout  = (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// \Controller|ulaRg|ULA0|inter_out~2_combout ))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|inter_out~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~76 .lut_mask = 16'h1100;
defparam \Controller|ulaRg|ULA0|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~77 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~77_combout  = (\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT11  & \Controller|ulaRg|ULA0|Add0~7_combout )

	.dataa(\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|Add0~7_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~77 .lut_mask = 16'hAA00;
defparam \Controller|ulaRg|ULA0|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~78 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~78_combout  = (\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & (((\Controller|ulaRg|ULA0|Add0~61_combout )))) # (!\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & ((\Controller|ulaRg|ULA0|Add0~76_combout ) # 
// ((\Controller|ulaRg|ULA0|Add0~77_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Add0~76_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~61_combout ),
	.datac(\Controller|ulaRg|ULA0|Add0~77_combout ),
	.datad(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~78 .lut_mask = 16'hCCFA;
defparam \Controller|ulaRg|ULA0|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|out_ULA[11]~11 (
// Equation(s):
// \Controller|ulaRg|ULA0|out_ULA[11]~11_combout  = (\Controller|ulaRg|ULA0|Add0~78_combout  & ((\Controller|pcall|uctl|mq|state [1]) # (!\Controller|pcall|uctl|mq|state [0])))

	.dataa(gnd),
	.datab(\Controller|ulaRg|ULA0|Add0~78_combout ),
	.datac(\Controller|pcall|uctl|mq|state [0]),
	.datad(\Controller|pcall|uctl|mq|state [1]),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|out_ULA[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|out_ULA[11]~11 .lut_mask = 16'hCC0C;
defparam \Controller|ulaRg|ULA0|out_ULA[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N7
dffeas \Controller|ulaRg|Bank|conteudo_ram[5][11] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[11]~11_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[5][11] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux4~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux4~0_combout  = (\Controller|A1[2]~2_combout  & (((\Controller|A1[3]~3_combout )))) # (!\Controller|A1[2]~2_combout  & ((\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[9][11]~q ))) # 
// (!\Controller|A1[3]~3_combout  & (\Controller|ulaRg|Bank|conteudo_ram[1][11]~q ))))

	.dataa(\Controller|A1[2]~2_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[1][11]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[9][11]~q ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux4~0 .lut_mask = 16'hFA44;
defparam \Controller|ulaRg|Bank|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux4~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux4~1_combout  = (\Controller|ulaRg|Bank|Mux4~0_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[13][11]~q ) # (!\Controller|A1[2]~2_combout )))) # (!\Controller|ulaRg|Bank|Mux4~0_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[5][11]~q  & ((\Controller|A1[2]~2_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[5][11]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[13][11]~q ),
	.datac(\Controller|ulaRg|Bank|Mux4~0_combout ),
	.datad(\Controller|A1[2]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux4~1 .lut_mask = 16'hCAF0;
defparam \Controller|ulaRg|Bank|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux4~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux4~4_combout  = (\Controller|A1[3]~3_combout  & (((\Controller|A1[2]~2_combout )))) # (!\Controller|A1[3]~3_combout  & ((\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[4][11]~q ))) # 
// (!\Controller|A1[2]~2_combout  & (\Controller|ulaRg|Bank|conteudo_ram[0][11]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[0][11]~q ),
	.datab(\Controller|A1[3]~3_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[4][11]~q ),
	.datad(\Controller|A1[2]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux4~4 .lut_mask = 16'hFC22;
defparam \Controller|ulaRg|Bank|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux4~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux4~5_combout  = (\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|Mux4~4_combout  & (\Controller|ulaRg|Bank|conteudo_ram[12][11]~q )) # (!\Controller|ulaRg|Bank|Mux4~4_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[8][11]~q ))))) # (!\Controller|A1[3]~3_combout  & (((\Controller|ulaRg|Bank|Mux4~4_combout ))))

	.dataa(\Controller|A1[3]~3_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[12][11]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[8][11]~q ),
	.datad(\Controller|ulaRg|Bank|Mux4~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux4~5 .lut_mask = 16'hDDA0;
defparam \Controller|ulaRg|Bank|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux4~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux4~2_combout  = (\Controller|A1[2]~2_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[6][11]~q ) # (\Controller|A1[3]~3_combout )))) # (!\Controller|A1[2]~2_combout  & (!\Controller|ulaRg|Bank|conteudo_ram[2][11]~q  & 
// ((!\Controller|A1[3]~3_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[2][11]~q ),
	.datab(\Controller|A1[2]~2_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[6][11]~q ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux4~2 .lut_mask = 16'hCCD1;
defparam \Controller|ulaRg|Bank|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux4~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux4~3_combout  = (\Controller|ulaRg|Bank|Mux4~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[14][11]~q ) # ((!\Controller|A1[3]~3_combout )))) # (!\Controller|ulaRg|Bank|Mux4~2_combout  & 
// (((\Controller|ulaRg|Bank|conteudo_ram[10][11]~q  & \Controller|A1[3]~3_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[14][11]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[10][11]~q ),
	.datac(\Controller|ulaRg|Bank|Mux4~2_combout ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux4~3 .lut_mask = 16'hACF0;
defparam \Controller|ulaRg|Bank|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux4~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux4~6_combout  = (\Controller|A1[1]~5_combout  & ((\Controller|A1[0]~4_combout ) # ((\Controller|ulaRg|Bank|Mux4~3_combout )))) # (!\Controller|A1[1]~5_combout  & (!\Controller|A1[0]~4_combout  & 
// (\Controller|ulaRg|Bank|Mux4~5_combout )))

	.dataa(\Controller|A1[1]~5_combout ),
	.datab(\Controller|A1[0]~4_combout ),
	.datac(\Controller|ulaRg|Bank|Mux4~5_combout ),
	.datad(\Controller|ulaRg|Bank|Mux4~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux4~6 .lut_mask = 16'hBA98;
defparam \Controller|ulaRg|Bank|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux4~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux4~7_combout  = (\Controller|A1[2]~2_combout  & (((\Controller|A1[3]~3_combout )))) # (!\Controller|A1[2]~2_combout  & ((\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[11][11]~q ))) # 
// (!\Controller|A1[3]~3_combout  & (\Controller|ulaRg|Bank|conteudo_ram[3][11]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[3][11]~q ),
	.datab(\Controller|A1[2]~2_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[11][11]~q ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux4~7 .lut_mask = 16'hFC22;
defparam \Controller|ulaRg|Bank|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux4~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux4~8_combout  = (\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|Mux4~7_combout  & (\Controller|ulaRg|Bank|conteudo_ram[15][11]~q )) # (!\Controller|ulaRg|Bank|Mux4~7_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[7][11]~q ))))) # (!\Controller|A1[2]~2_combout  & (((\Controller|ulaRg|Bank|Mux4~7_combout ))))

	.dataa(\Controller|A1[2]~2_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[15][11]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[7][11]~q ),
	.datad(\Controller|ulaRg|Bank|Mux4~7_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux4~8 .lut_mask = 16'hDDA0;
defparam \Controller|ulaRg|Bank|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux4~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux4~9_combout  = (\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|Mux4~6_combout  & ((\Controller|ulaRg|Bank|Mux4~8_combout ))) # (!\Controller|ulaRg|Bank|Mux4~6_combout  & (\Controller|ulaRg|Bank|Mux4~1_combout )))) # 
// (!\Controller|A1[0]~4_combout  & (((\Controller|ulaRg|Bank|Mux4~6_combout ))))

	.dataa(\Controller|A1[0]~4_combout ),
	.datab(\Controller|ulaRg|Bank|Mux4~1_combout ),
	.datac(\Controller|ulaRg|Bank|Mux4~6_combout ),
	.datad(\Controller|ulaRg|Bank|Mux4~8_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux4~9 .lut_mask = 16'hF858;
defparam \Controller|ulaRg|Bank|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~85 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~85_combout  = (\Controller|ulaRg|ULA0|Add0~7_combout  & ((\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT13 ) # ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose [34] & 
// \Controller|ulaRg|ULA0|inter_out~2_combout )))) # (!\Controller|ulaRg|ULA0|Add0~7_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose [34] & (\Controller|ulaRg|ULA0|inter_out~2_combout )))

	.dataa(\Controller|ulaRg|ULA0|Add0~7_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose [34]),
	.datac(\Controller|ulaRg|ULA0|inter_out~2_combout ),
	.datad(\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~85 .lut_mask = 16'hBA30;
defparam \Controller|ulaRg|ULA0|Add0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~65 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~65_combout  = ((\Controller|ulaRg|ULA0|Add0~49_combout  $ (\Controller|ulaRg|Bank|Mux2~9_combout  $ (\Controller|ulaRg|ULA0|Add0~64 )))) # (GND)
// \Controller|ulaRg|ULA0|Add0~66  = CARRY((\Controller|ulaRg|ULA0|Add0~49_combout  & (\Controller|ulaRg|Bank|Mux2~9_combout  & !\Controller|ulaRg|ULA0|Add0~64 )) # (!\Controller|ulaRg|ULA0|Add0~49_combout  & ((\Controller|ulaRg|Bank|Mux2~9_combout ) # 
// (!\Controller|ulaRg|ULA0|Add0~64 ))))

	.dataa(\Controller|ulaRg|ULA0|Add0~49_combout ),
	.datab(\Controller|ulaRg|Bank|Mux2~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Add0~64 ),
	.combout(\Controller|ulaRg|ULA0|Add0~65_combout ),
	.cout(\Controller|ulaRg|ULA0|Add0~66 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~65 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Add0~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|out_ULA[13]~15 (
// Equation(s):
// \Controller|ulaRg|ULA0|out_ULA[13]~15_combout  = (!\Controller|Equal4~0_combout  & ((\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & ((\Controller|ulaRg|ULA0|Add0~65_combout ))) # (!\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & 
// (\Controller|ulaRg|ULA0|Add0~85_combout ))))

	.dataa(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datab(\Controller|Equal4~0_combout ),
	.datac(\Controller|ulaRg|ULA0|Add0~85_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~65_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|out_ULA[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|out_ULA[13]~15 .lut_mask = 16'h3210;
defparam \Controller|ulaRg|ULA0|out_ULA[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N9
dffeas \Controller|ulaRg|Bank|conteudo_ram[14][13] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[13]~15_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[14][13] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[14][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[13]~156 (
// Equation(s):
// \Controller|ulaRg|in_B[13]~156_combout  = (\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[10][13]~q ) # (\Controller|A2[2]~12_combout )))) # (!\Controller|A2[3]~13_combout  & (!\Controller|ulaRg|Bank|conteudo_ram[2][13]~q  & 
// ((!\Controller|A2[2]~12_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[2][13]~q ),
	.datab(\Controller|A2[3]~13_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[10][13]~q ),
	.datad(\Controller|A2[2]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[13]~156_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[13]~156 .lut_mask = 16'hCCD1;
defparam \Controller|ulaRg|in_B[13]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[13]~157 (
// Equation(s):
// \Controller|ulaRg|in_B[13]~157_combout  = (\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|in_B[13]~156_combout  & (\Controller|ulaRg|Bank|conteudo_ram[14][13]~q )) # (!\Controller|ulaRg|in_B[13]~156_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[6][13]~q ))))) # (!\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|in_B[13]~156_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[14][13]~q ),
	.datab(\Controller|A2[2]~12_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[6][13]~q ),
	.datad(\Controller|ulaRg|in_B[13]~156_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[13]~157_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[13]~157 .lut_mask = 16'hBBC0;
defparam \Controller|ulaRg|in_B[13]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[13]~163 (
// Equation(s):
// \Controller|ulaRg|in_B[13]~163_combout  = (\Controller|A2[3]~13_combout  & (((\Controller|A2[2]~12_combout )))) # (!\Controller|A2[3]~13_combout  & ((\Controller|A2[2]~12_combout  & (\Controller|ulaRg|Bank|conteudo_ram[7][13]~q )) # 
// (!\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[3][13]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[7][13]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[3][13]~q ),
	.datac(\Controller|A2[3]~13_combout ),
	.datad(\Controller|A2[2]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[13]~163_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[13]~163 .lut_mask = 16'hFA0C;
defparam \Controller|ulaRg|in_B[13]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[13]~164 (
// Equation(s):
// \Controller|ulaRg|in_B[13]~164_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|in_B[13]~163_combout  & (\Controller|ulaRg|Bank|conteudo_ram[15][13]~q )) # (!\Controller|ulaRg|in_B[13]~163_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[11][13]~q ))))) # (!\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|in_B[13]~163_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[15][13]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[11][13]~q ),
	.datac(\Controller|A2[3]~13_combout ),
	.datad(\Controller|ulaRg|in_B[13]~163_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[13]~164_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[13]~164 .lut_mask = 16'hAFC0;
defparam \Controller|ulaRg|in_B[13]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[13]~158 (
// Equation(s):
// \Controller|ulaRg|in_B[13]~158_combout  = (\Controller|A2[3]~13_combout  & (((\Controller|A2[2]~12_combout )))) # (!\Controller|A2[3]~13_combout  & ((\Controller|A2[2]~12_combout  & (\Controller|ulaRg|Bank|conteudo_ram[5][13]~q )) # 
// (!\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[1][13]~q )))))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[5][13]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[1][13]~q ),
	.datad(\Controller|A2[2]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[13]~158_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[13]~158 .lut_mask = 16'hEE50;
defparam \Controller|ulaRg|in_B[13]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[13]~159 (
// Equation(s):
// \Controller|ulaRg|in_B[13]~159_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|in_B[13]~158_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[13][13]~q ))) # (!\Controller|ulaRg|in_B[13]~158_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[9][13]~q )))) # (!\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|in_B[13]~158_combout ))))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[9][13]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[13][13]~q ),
	.datad(\Controller|ulaRg|in_B[13]~158_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[13]~159_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[13]~159 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|in_B[13]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[13]~160 (
// Equation(s):
// \Controller|ulaRg|in_B[13]~160_combout  = (\Controller|A2[2]~12_combout  & (((\Controller|A2[3]~13_combout )))) # (!\Controller|A2[2]~12_combout  & ((\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[8][13]~q ))) # 
// (!\Controller|A2[3]~13_combout  & (\Controller|ulaRg|Bank|conteudo_ram[0][13]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[0][13]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[8][13]~q ),
	.datac(\Controller|A2[2]~12_combout ),
	.datad(\Controller|A2[3]~13_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[13]~160_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[13]~160 .lut_mask = 16'hFC0A;
defparam \Controller|ulaRg|in_B[13]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[13]~161 (
// Equation(s):
// \Controller|ulaRg|in_B[13]~161_combout  = (\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|in_B[13]~160_combout  & (\Controller|ulaRg|Bank|conteudo_ram[12][13]~q )) # (!\Controller|ulaRg|in_B[13]~160_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[4][13]~q ))))) # (!\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|in_B[13]~160_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[12][13]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[4][13]~q ),
	.datac(\Controller|A2[2]~12_combout ),
	.datad(\Controller|ulaRg|in_B[13]~160_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[13]~161_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[13]~161 .lut_mask = 16'hAFC0;
defparam \Controller|ulaRg|in_B[13]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[13]~162 (
// Equation(s):
// \Controller|ulaRg|in_B[13]~162_combout  = (\Controller|A2[1]~10_combout  & (\Controller|A2[0]~11_combout )) # (!\Controller|A2[1]~10_combout  & ((\Controller|A2[0]~11_combout  & (\Controller|ulaRg|in_B[13]~159_combout )) # (!\Controller|A2[0]~11_combout  
// & ((\Controller|ulaRg|in_B[13]~161_combout )))))

	.dataa(\Controller|A2[1]~10_combout ),
	.datab(\Controller|A2[0]~11_combout ),
	.datac(\Controller|ulaRg|in_B[13]~159_combout ),
	.datad(\Controller|ulaRg|in_B[13]~161_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[13]~162_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[13]~162 .lut_mask = 16'hD9C8;
defparam \Controller|ulaRg|in_B[13]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[13]~165 (
// Equation(s):
// \Controller|ulaRg|in_B[13]~165_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|in_B[13]~162_combout  & ((\Controller|ulaRg|in_B[13]~164_combout ))) # (!\Controller|ulaRg|in_B[13]~162_combout  & (\Controller|ulaRg|in_B[13]~157_combout )))) 
// # (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|in_B[13]~162_combout ))))

	.dataa(\Controller|ulaRg|in_B[13]~157_combout ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|in_B[13]~164_combout ),
	.datad(\Controller|ulaRg|in_B[13]~162_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[13]~165_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[13]~165 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|in_B[13]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~49 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~49_combout  = \Controller|ulaRg|ULA0|inter_out~6_combout  $ (((!\Controller|IorR~3_combout  & (\Controller|ulaRg|in_B[13]~165_combout  & !\Controller|A2[4]~14_combout ))))

	.dataa(\Controller|IorR~3_combout ),
	.datab(\Controller|ulaRg|in_B[13]~165_combout ),
	.datac(\Controller|ulaRg|ULA0|inter_out~6_combout ),
	.datad(\Controller|A2[4]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~49 .lut_mask = 16'hF0B4;
defparam \Controller|ulaRg|ULA0|Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~67 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~67_combout  = (\Controller|ulaRg|Bank|Mux1~9_combout  & ((\Controller|ulaRg|ULA0|Add0~48_combout  & (!\Controller|ulaRg|ULA0|Add0~66 )) # (!\Controller|ulaRg|ULA0|Add0~48_combout  & (\Controller|ulaRg|ULA0|Add0~66  & VCC)))) # 
// (!\Controller|ulaRg|Bank|Mux1~9_combout  & ((\Controller|ulaRg|ULA0|Add0~48_combout  & ((\Controller|ulaRg|ULA0|Add0~66 ) # (GND))) # (!\Controller|ulaRg|ULA0|Add0~48_combout  & (!\Controller|ulaRg|ULA0|Add0~66 ))))
// \Controller|ulaRg|ULA0|Add0~68  = CARRY((\Controller|ulaRg|Bank|Mux1~9_combout  & (\Controller|ulaRg|ULA0|Add0~48_combout  & !\Controller|ulaRg|ULA0|Add0~66 )) # (!\Controller|ulaRg|Bank|Mux1~9_combout  & ((\Controller|ulaRg|ULA0|Add0~48_combout ) # 
// (!\Controller|ulaRg|ULA0|Add0~66 ))))

	.dataa(\Controller|ulaRg|Bank|Mux1~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Add0~66 ),
	.combout(\Controller|ulaRg|ULA0|Add0~67_combout ),
	.cout(\Controller|ulaRg|ULA0|Add0~68 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~67 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Add0~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~69 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~69_combout  = (\Controller|ulaRg|ULA0|Add0~7_combout  & ((\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT14 ) # ((\Controller|ulaRg|ULA0|inter_out~2_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~3_combout )))) # (!\Controller|ulaRg|ULA0|Add0~7_combout  & (((\Controller|ulaRg|ULA0|inter_out~2_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~3_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Add0~7_combout ),
	.datab(\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datac(\Controller|ulaRg|ULA0|inter_out~2_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~69 .lut_mask = 16'h88F8;
defparam \Controller|ulaRg|ULA0|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|out_ULA[14]~8 (
// Equation(s):
// \Controller|ulaRg|ULA0|out_ULA[14]~8_combout  = (!\Controller|Equal4~0_combout  & ((\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & (\Controller|ulaRg|ULA0|Add0~67_combout )) # (!\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & 
// ((\Controller|ulaRg|ULA0|Add0~69_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Add0~67_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~69_combout ),
	.datac(\Controller|Equal4~0_combout ),
	.datad(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|out_ULA[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|out_ULA[14]~8 .lut_mask = 16'h0A0C;
defparam \Controller|ulaRg|ULA0|out_ULA[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[3][14]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[3][14]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[14]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[14]~8_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][14]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N17
dffeas \Controller|ulaRg|Bank|conteudo_ram[3][14] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[3][14] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux1~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux1~4_combout  = (\Controller|A1[1]~5_combout  & (((\Controller|A1[0]~4_combout )) # (!\Controller|ulaRg|Bank|conteudo_ram[2][14]~q ))) # (!\Controller|A1[1]~5_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[0][14]~q  & 
// !\Controller|A1[0]~4_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[2][14]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[0][14]~q ),
	.datac(\Controller|A1[1]~5_combout ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux1~4 .lut_mask = 16'hF05C;
defparam \Controller|ulaRg|Bank|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux1~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux1~5_combout  = (\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|Mux1~4_combout  & (\Controller|ulaRg|Bank|conteudo_ram[3][14]~q )) # (!\Controller|ulaRg|Bank|Mux1~4_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[1][14]~q ))))) # (!\Controller|A1[0]~4_combout  & (((\Controller|ulaRg|Bank|Mux1~4_combout ))))

	.dataa(\Controller|A1[0]~4_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[3][14]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[1][14]~q ),
	.datad(\Controller|ulaRg|Bank|Mux1~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux1~5 .lut_mask = 16'hDDA0;
defparam \Controller|ulaRg|Bank|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux1~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux1~2_combout  = (\Controller|A1[0]~4_combout  & (((\Controller|A1[1]~5_combout )))) # (!\Controller|A1[0]~4_combout  & ((\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[10][14]~q ))) # 
// (!\Controller|A1[1]~5_combout  & (\Controller|ulaRg|Bank|conteudo_ram[8][14]~q ))))

	.dataa(\Controller|A1[0]~4_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[8][14]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[10][14]~q ),
	.datad(\Controller|A1[1]~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux1~2 .lut_mask = 16'hFA44;
defparam \Controller|ulaRg|Bank|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux1~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux1~3_combout  = (\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|Mux1~2_combout  & (\Controller|ulaRg|Bank|conteudo_ram[11][14]~q )) # (!\Controller|ulaRg|Bank|Mux1~2_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[9][14]~q ))))) # (!\Controller|A1[0]~4_combout  & (((\Controller|ulaRg|Bank|Mux1~2_combout ))))

	.dataa(\Controller|A1[0]~4_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[11][14]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[9][14]~q ),
	.datad(\Controller|ulaRg|Bank|Mux1~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux1~3 .lut_mask = 16'hDDA0;
defparam \Controller|ulaRg|Bank|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux1~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux1~6_combout  = (\Controller|A1[2]~2_combout  & (\Controller|A1[3]~3_combout )) # (!\Controller|A1[2]~2_combout  & ((\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|Mux1~3_combout ))) # (!\Controller|A1[3]~3_combout  & 
// (\Controller|ulaRg|Bank|Mux1~5_combout ))))

	.dataa(\Controller|A1[2]~2_combout ),
	.datab(\Controller|A1[3]~3_combout ),
	.datac(\Controller|ulaRg|Bank|Mux1~5_combout ),
	.datad(\Controller|ulaRg|Bank|Mux1~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux1~6 .lut_mask = 16'hDC98;
defparam \Controller|ulaRg|Bank|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux1~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux1~7_combout  = (\Controller|A1[1]~5_combout  & (((\Controller|A1[0]~4_combout )))) # (!\Controller|A1[1]~5_combout  & ((\Controller|A1[0]~4_combout  & (\Controller|ulaRg|Bank|conteudo_ram[13][14]~q )) # 
// (!\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[12][14]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[13][14]~q ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[12][14]~q ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux1~7 .lut_mask = 16'hEE30;
defparam \Controller|ulaRg|Bank|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux1~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux1~8_combout  = (\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|Mux1~7_combout  & (\Controller|ulaRg|Bank|conteudo_ram[15][14]~q )) # (!\Controller|ulaRg|Bank|Mux1~7_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[14][14]~q ))))) # (!\Controller|A1[1]~5_combout  & (((\Controller|ulaRg|Bank|Mux1~7_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[15][14]~q ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[14][14]~q ),
	.datad(\Controller|ulaRg|Bank|Mux1~7_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux1~8 .lut_mask = 16'hBBC0;
defparam \Controller|ulaRg|Bank|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux1~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux1~0_combout  = (\Controller|A1[1]~5_combout  & (((\Controller|A1[0]~4_combout )))) # (!\Controller|A1[1]~5_combout  & ((\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[5][14]~q ))) # 
// (!\Controller|A1[0]~4_combout  & (\Controller|ulaRg|Bank|conteudo_ram[4][14]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[4][14]~q ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[5][14]~q ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux1~0 .lut_mask = 16'hFC22;
defparam \Controller|ulaRg|Bank|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux1~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux1~1_combout  = (\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|Mux1~0_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[7][14]~q ))) # (!\Controller|ulaRg|Bank|Mux1~0_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[6][14]~q )))) # (!\Controller|A1[1]~5_combout  & (((\Controller|ulaRg|Bank|Mux1~0_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[6][14]~q ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[7][14]~q ),
	.datad(\Controller|ulaRg|Bank|Mux1~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux1~1 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|Bank|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux1~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux1~9_combout  = (\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|Mux1~6_combout  & (\Controller|ulaRg|Bank|Mux1~8_combout )) # (!\Controller|ulaRg|Bank|Mux1~6_combout  & ((\Controller|ulaRg|Bank|Mux1~1_combout ))))) # 
// (!\Controller|A1[2]~2_combout  & (\Controller|ulaRg|Bank|Mux1~6_combout ))

	.dataa(\Controller|A1[2]~2_combout ),
	.datab(\Controller|ulaRg|Bank|Mux1~6_combout ),
	.datac(\Controller|ulaRg|Bank|Mux1~8_combout ),
	.datad(\Controller|ulaRg|Bank|Mux1~1_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux1~9 .lut_mask = 16'hE6C4;
defparam \Controller|ulaRg|Bank|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_1|_~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout  = (\Controller|ulaRg|Bank|Mux1~9_combout ) # (!\Controller|ulaRg|in_B[0]~177_combout )

	.dataa(\Controller|ulaRg|in_B[0]~177_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|Bank|Mux1~9_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_1|_~0 .lut_mask = 16'hFF55;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_1|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[17]~1 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~2_combout ) 
// # (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout  $ (\Controller|ulaRg|in_B[1]~23_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout ),
	.datab(\Controller|ulaRg|in_B[1]~23_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[17]~2_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[17]~1 .lut_mask = 16'hF600;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[34]~3 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose [34] & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose [34] & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout )))

	.dataa(gnd),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose [34]),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[34]~3 .lut_mask = 16'hCCF0;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[34]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[51]~7 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[51]~7_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[51]~4_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ))))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[51]~4_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout ))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[51]~4_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[51]~7 .lut_mask = 16'hAEA2;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[51]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[68]~11 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[68]~11_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[51]~7_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[51]~7_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[68]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[68]~11 .lut_mask = 16'hAAB8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[68]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[67]~12 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[67]~12_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout  & (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[50]~8_combout )))) 
// # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[50]~8_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[67]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[67]~12 .lut_mask = 16'hF0E2;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[67]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[66]~13 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[66]~13_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[49]~9_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[49]~9_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[49]~9_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[66]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[66]~13 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[66]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[65]~14 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[65]~14_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[48]~10_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[48]~10_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[48]~10_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[65]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[65]~14 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[65]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[64]~15 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[64]~15_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout  & (\Controller|ulaRg|Bank|Mux4~9_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & (\Controller|ulaRg|Bank|Mux4~9_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout )))))

	.dataa(\Controller|ulaRg|Bank|Mux4~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[64]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[64]~15 .lut_mask = 16'hABA8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[64]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout  = (\Controller|ulaRg|Bank|Mux5~9_combout  & ((GND) # (!\Controller|ulaRg|in_B[0]~177_combout ))) # (!\Controller|ulaRg|Bank|Mux5~9_combout  & 
// (\Controller|ulaRg|in_B[0]~177_combout  $ (GND)))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1  = CARRY((\Controller|ulaRg|Bank|Mux5~9_combout ) # (!\Controller|ulaRg|in_B[0]~177_combout ))

	.dataa(\Controller|ulaRg|Bank|Mux5~9_combout ),
	.datab(\Controller|ulaRg|in_B[0]~177_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout  = (\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[64]~15_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[64]~15_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ) # (GND))))) # (!\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[64]~15_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[64]~15_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3  = CARRY((\Controller|ulaRg|in_B[1]~23_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[64]~15_combout ))) # (!\Controller|ulaRg|in_B[1]~23_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[64]~15_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )))

	.dataa(\Controller|ulaRg|in_B[1]~23_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[64]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[65]~14_combout  $ (\Controller|ulaRg|in_B[2]~12_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[65]~14_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ) # (!\Controller|ulaRg|in_B[2]~12_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[65]~14_combout  & 
// (!\Controller|ulaRg|in_B[2]~12_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[65]~14_combout ),
	.datab(\Controller|ulaRg|in_B[2]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[66]~13_combout  & ((\Controller|ulaRg|in_B[3]~34_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )) # (!\Controller|ulaRg|in_B[3]~34_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[66]~13_combout  & ((\Controller|ulaRg|in_B[3]~34_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[3]~34_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[66]~13_combout  & (\Controller|ulaRg|in_B[3]~34_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[66]~13_combout  & ((\Controller|ulaRg|in_B[3]~34_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[66]~13_combout ),
	.datab(\Controller|ulaRg|in_B[3]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[67]~12_combout  $ (\Controller|ulaRg|in_B[4]~45_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[67]~12_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ) # (!\Controller|ulaRg|in_B[4]~45_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[67]~12_combout  & 
// (!\Controller|ulaRg|in_B[4]~45_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[67]~12_combout ),
	.datab(\Controller|ulaRg|in_B[4]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout  = (\Controller|ulaRg|in_B[5]~56_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[68]~11_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[68]~11_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ) # (GND))))) # (!\Controller|ulaRg|in_B[5]~56_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[68]~11_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[68]~11_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11  = CARRY((\Controller|ulaRg|in_B[5]~56_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[68]~11_combout ))) # (!\Controller|ulaRg|in_B[5]~56_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[68]~11_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )))

	.dataa(\Controller|ulaRg|in_B[5]~56_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[68]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  = \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[85]~16 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[85]~16_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[68]~11_combout 
// )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[68]~11_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[68]~11_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[85]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[85]~16 .lut_mask = 16'hCDC8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[85]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[84]~17 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[84]~17_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[67]~12_combout 
// )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[67]~12_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[67]~12_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[84]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[84]~17 .lut_mask = 16'hABA8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[84]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[83]~18 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[83]~18_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[66]~13_combout 
// )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[66]~13_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[66]~13_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[83]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[83]~18 .lut_mask = 16'hAAB8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[83]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[82]~19 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[82]~19_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[65]~14_combout 
// )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[65]~14_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[65]~14_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[82]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[82]~19 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[82]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[81]~20 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[81]~20_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & 
// (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[64]~15_combout )))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[64]~15_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[64]~15_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[81]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[81]~20 .lut_mask = 16'hFE02;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[81]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[80]~21 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[80]~21_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & (\Controller|ulaRg|Bank|Mux5~9_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & (\Controller|ulaRg|Bank|Mux5~9_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[85]~5_combout ),
	.datab(\Controller|ulaRg|Bank|Mux5~9_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[80]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[80]~21 .lut_mask = 16'hCDC8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[80]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout  = (\Controller|ulaRg|in_B[0]~177_combout  & (\Controller|ulaRg|Bank|Mux6~9_combout  $ (VCC))) # (!\Controller|ulaRg|in_B[0]~177_combout  & 
// ((\Controller|ulaRg|Bank|Mux6~9_combout ) # (GND)))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1  = CARRY((\Controller|ulaRg|Bank|Mux6~9_combout ) # (!\Controller|ulaRg|in_B[0]~177_combout ))

	.dataa(\Controller|ulaRg|in_B[0]~177_combout ),
	.datab(\Controller|ulaRg|Bank|Mux6~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout  = (\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[80]~21_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[80]~21_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ) # (GND))))) # (!\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[80]~21_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[80]~21_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3  = CARRY((\Controller|ulaRg|in_B[1]~23_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[80]~21_combout ))) # (!\Controller|ulaRg|in_B[1]~23_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[80]~21_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )))

	.dataa(\Controller|ulaRg|in_B[1]~23_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[80]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[81]~20_combout  $ (\Controller|ulaRg|in_B[2]~12_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[81]~20_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ) # (!\Controller|ulaRg|in_B[2]~12_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[81]~20_combout  & 
// (!\Controller|ulaRg|in_B[2]~12_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[81]~20_combout ),
	.datab(\Controller|ulaRg|in_B[2]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout  = (\Controller|ulaRg|in_B[3]~34_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[82]~19_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[82]~19_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ) # (GND))))) # (!\Controller|ulaRg|in_B[3]~34_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[82]~19_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[82]~19_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7  = CARRY((\Controller|ulaRg|in_B[3]~34_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[82]~19_combout ))) # (!\Controller|ulaRg|in_B[3]~34_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[82]~19_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )))

	.dataa(\Controller|ulaRg|in_B[3]~34_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[82]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout  = ((\Controller|ulaRg|in_B[4]~45_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[83]~18_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9  = CARRY((\Controller|ulaRg|in_B[4]~45_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[83]~18_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )) # (!\Controller|ulaRg|in_B[4]~45_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[83]~18_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ))))

	.dataa(\Controller|ulaRg|in_B[4]~45_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[83]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  = (\Controller|ulaRg|in_B[5]~56_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[84]~17_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[84]~17_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ) # (GND))))) # (!\Controller|ulaRg|in_B[5]~56_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[84]~17_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[84]~17_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11  = CARRY((\Controller|ulaRg|in_B[5]~56_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[84]~17_combout ))) # (!\Controller|ulaRg|in_B[5]~56_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[84]~17_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 )))

	.dataa(\Controller|ulaRg|in_B[5]~56_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[84]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout  = ((\Controller|ulaRg|in_B[6]~133_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[85]~16_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13  = CARRY((\Controller|ulaRg|in_B[6]~133_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[85]~16_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 )) # (!\Controller|ulaRg|in_B[6]~133_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[85]~16_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ))))

	.dataa(\Controller|ulaRg|in_B[6]~133_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[85]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  = !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .lut_mask = 16'h0F0F;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~81 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~81_combout  = (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout  & (\Controller|ulaRg|ULA0|inter_out~2_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout ),
	.datab(\Controller|ulaRg|ULA0|inter_out~2_combout ),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~81 .lut_mask = 16'h0044;
defparam \Controller|ulaRg|ULA0|Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~82 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~82_combout  = (\Controller|ulaRg|ULA0|Add0~7_combout  & \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT9 )

	.dataa(\Controller|ulaRg|ULA0|Add0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~82_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~82 .lut_mask = 16'hAA00;
defparam \Controller|ulaRg|ULA0|Add0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~83 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~83_combout  = (\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & (((\Controller|ulaRg|ULA0|Add0~57_combout )))) # (!\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & ((\Controller|ulaRg|ULA0|Add0~81_combout ) # 
// ((\Controller|ulaRg|ULA0|Add0~82_combout ))))

	.dataa(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~81_combout ),
	.datac(\Controller|ulaRg|ULA0|Add0~57_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~82_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~83 .lut_mask = 16'hF5E4;
defparam \Controller|ulaRg|ULA0|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|out_ULA[9]~13 (
// Equation(s):
// \Controller|ulaRg|ULA0|out_ULA[9]~13_combout  = (\Controller|ulaRg|ULA0|Add0~83_combout  & ((\Controller|pcall|uctl|mq|state [1]) # (!\Controller|pcall|uctl|mq|state [0])))

	.dataa(gnd),
	.datab(\Controller|pcall|uctl|mq|state [0]),
	.datac(\Controller|pcall|uctl|mq|state [1]),
	.datad(\Controller|ulaRg|ULA0|Add0~83_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|out_ULA[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|out_ULA[9]~13 .lut_mask = 16'hF300;
defparam \Controller|ulaRg|ULA0|out_ULA[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[15][9]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[15][9]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[9]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[9]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[15][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[15][9]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[15][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N31
dffeas \Controller|ulaRg|Bank|conteudo_ram[15][9] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[15][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[15][9] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[15][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux6~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux6~7_combout  = (\Controller|A1[2]~2_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[7][9]~q ) # (\Controller|A1[3]~3_combout )))) # (!\Controller|A1[2]~2_combout  & (\Controller|ulaRg|Bank|conteudo_ram[3][9]~q  & 
// ((!\Controller|A1[3]~3_combout ))))

	.dataa(\Controller|A1[2]~2_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[3][9]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[7][9]~q ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux6~7 .lut_mask = 16'hAAE4;
defparam \Controller|ulaRg|Bank|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux6~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux6~8_combout  = (\Controller|ulaRg|Bank|Mux6~7_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[15][9]~q ) # ((!\Controller|A1[3]~3_combout )))) # (!\Controller|ulaRg|Bank|Mux6~7_combout  & (((\Controller|A1[3]~3_combout  & 
// \Controller|ulaRg|Bank|conteudo_ram[11][9]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[15][9]~q ),
	.datab(\Controller|ulaRg|Bank|Mux6~7_combout ),
	.datac(\Controller|A1[3]~3_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[11][9]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux6~8 .lut_mask = 16'hBC8C;
defparam \Controller|ulaRg|Bank|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux6~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux6~0_combout  = (\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[10][9]~q ) # ((\Controller|A1[2]~2_combout )))) # (!\Controller|A1[3]~3_combout  & (((!\Controller|ulaRg|Bank|conteudo_ram[2][9]~q  & 
// !\Controller|A1[2]~2_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[10][9]~q ),
	.datab(\Controller|A1[3]~3_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[2][9]~q ),
	.datad(\Controller|A1[2]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux6~0 .lut_mask = 16'hCC8B;
defparam \Controller|ulaRg|Bank|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux6~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux6~1_combout  = (\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|Mux6~0_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[14][9]~q ))) # (!\Controller|ulaRg|Bank|Mux6~0_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[6][9]~q )))) # (!\Controller|A1[2]~2_combout  & (((\Controller|ulaRg|Bank|Mux6~0_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[6][9]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[14][9]~q ),
	.datac(\Controller|A1[2]~2_combout ),
	.datad(\Controller|ulaRg|Bank|Mux6~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux6~1 .lut_mask = 16'hCFA0;
defparam \Controller|ulaRg|Bank|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux6~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux6~2_combout  = (\Controller|A1[2]~2_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[5][9]~q ) # (\Controller|A1[3]~3_combout )))) # (!\Controller|A1[2]~2_combout  & (\Controller|ulaRg|Bank|conteudo_ram[1][9]~q  & 
// ((!\Controller|A1[3]~3_combout ))))

	.dataa(\Controller|A1[2]~2_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[1][9]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[5][9]~q ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux6~2 .lut_mask = 16'hAAE4;
defparam \Controller|ulaRg|Bank|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux6~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux6~3_combout  = (\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|Mux6~2_combout  & (\Controller|ulaRg|Bank|conteudo_ram[13][9]~q )) # (!\Controller|ulaRg|Bank|Mux6~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[9][9]~q 
// ))))) # (!\Controller|A1[3]~3_combout  & (((\Controller|ulaRg|Bank|Mux6~2_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[13][9]~q ),
	.datab(\Controller|A1[3]~3_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[9][9]~q ),
	.datad(\Controller|ulaRg|Bank|Mux6~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux6~3 .lut_mask = 16'hBBC0;
defparam \Controller|ulaRg|Bank|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux6~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux6~4_combout  = (\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[8][9]~q ) # ((\Controller|A1[2]~2_combout )))) # (!\Controller|A1[3]~3_combout  & (((!\Controller|A1[2]~2_combout  & 
// \Controller|ulaRg|Bank|conteudo_ram[0][9]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[8][9]~q ),
	.datab(\Controller|A1[3]~3_combout ),
	.datac(\Controller|A1[2]~2_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[0][9]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux6~4 .lut_mask = 16'hCBC8;
defparam \Controller|ulaRg|Bank|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux6~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux6~5_combout  = (\Controller|ulaRg|Bank|Mux6~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[12][9]~q ) # ((!\Controller|A1[2]~2_combout )))) # (!\Controller|ulaRg|Bank|Mux6~4_combout  & 
// (((\Controller|ulaRg|Bank|conteudo_ram[4][9]~q  & \Controller|A1[2]~2_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[12][9]~q ),
	.datab(\Controller|ulaRg|Bank|Mux6~4_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[4][9]~q ),
	.datad(\Controller|A1[2]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux6~5 .lut_mask = 16'hB8CC;
defparam \Controller|ulaRg|Bank|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux6~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux6~6_combout  = (\Controller|A1[1]~5_combout  & (((\Controller|A1[0]~4_combout )))) # (!\Controller|A1[1]~5_combout  & ((\Controller|A1[0]~4_combout  & (\Controller|ulaRg|Bank|Mux6~3_combout )) # (!\Controller|A1[0]~4_combout  & 
// ((\Controller|ulaRg|Bank|Mux6~5_combout )))))

	.dataa(\Controller|ulaRg|Bank|Mux6~3_combout ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|Mux6~5_combout ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux6~6 .lut_mask = 16'hEE30;
defparam \Controller|ulaRg|Bank|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux6~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux6~9_combout  = (\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|Mux6~6_combout  & (\Controller|ulaRg|Bank|Mux6~8_combout )) # (!\Controller|ulaRg|Bank|Mux6~6_combout  & ((\Controller|ulaRg|Bank|Mux6~1_combout ))))) # 
// (!\Controller|A1[1]~5_combout  & (((\Controller|ulaRg|Bank|Mux6~6_combout ))))

	.dataa(\Controller|A1[1]~5_combout ),
	.datab(\Controller|ulaRg|Bank|Mux6~8_combout ),
	.datac(\Controller|ulaRg|Bank|Mux6~1_combout ),
	.datad(\Controller|ulaRg|Bank|Mux6~6_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux6~9 .lut_mask = 16'hDDA0;
defparam \Controller|ulaRg|Bank|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~91 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~91_combout  = (\Controller|ulaRg|ULA0|inter_out~2_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\Controller|IorR~3_combout ) # 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~4_combout ))))

	.dataa(\Controller|ulaRg|ULA0|inter_out~2_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datac(\Controller|IorR~3_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~91_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~91 .lut_mask = 16'h2220;
defparam \Controller|ulaRg|ULA0|Add0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~84 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~84_combout  = (!\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & ((\Controller|ulaRg|ULA0|Add0~91_combout ) # ((\Controller|ulaRg|ULA0|Add0~7_combout  & \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT10 ))))

	.dataa(\Controller|ulaRg|ULA0|Add0~7_combout ),
	.datab(\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~91_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~84 .lut_mask = 16'h0F08;
defparam \Controller|ulaRg|ULA0|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|out_ULA[10]~14 (
// Equation(s):
// \Controller|ulaRg|ULA0|out_ULA[10]~14_combout  = (!\Controller|Equal4~0_combout  & ((\Controller|ulaRg|ULA0|Add0~84_combout ) # ((\Controller|ulaRg|ULA0|Add0~59_combout  & \Controller|ulaRg|ULA0|inter_out[0]~9_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Add0~84_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~59_combout ),
	.datac(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datad(\Controller|Equal4~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|out_ULA[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|out_ULA[10]~14 .lut_mask = 16'h00EA;
defparam \Controller|ulaRg|ULA0|out_ULA[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[15][10]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[15][10]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[10]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[10]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[15][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[15][10]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[15][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N15
dffeas \Controller|ulaRg|Bank|conteudo_ram[15][10] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[15][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[15][10] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[15][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[10]~152 (
// Equation(s):
// \Controller|ulaRg|in_B[10]~152_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[13][10]~q ) # ((\Controller|A2[1]~10_combout )))) # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[12][10]~q  & 
// !\Controller|A2[1]~10_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[13][10]~q ),
	.datab(\Controller|A2[0]~11_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[12][10]~q ),
	.datad(\Controller|A2[1]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[10]~152_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[10]~152 .lut_mask = 16'hCCB8;
defparam \Controller|ulaRg|in_B[10]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[10]~153 (
// Equation(s):
// \Controller|ulaRg|in_B[10]~153_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|in_B[10]~152_combout  & (\Controller|ulaRg|Bank|conteudo_ram[15][10]~q )) # (!\Controller|ulaRg|in_B[10]~152_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[14][10]~q ))))) # (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|in_B[10]~152_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[15][10]~q ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[14][10]~q ),
	.datad(\Controller|ulaRg|in_B[10]~152_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[10]~153_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[10]~153 .lut_mask = 16'hBBC0;
defparam \Controller|ulaRg|in_B[10]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[10]~145 (
// Equation(s):
// \Controller|ulaRg|in_B[10]~145_combout  = (\Controller|A2[1]~10_combout  & (((\Controller|A2[0]~11_combout )))) # (!\Controller|A2[1]~10_combout  & ((\Controller|A2[0]~11_combout  & (\Controller|ulaRg|Bank|conteudo_ram[5][10]~q )) # 
// (!\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[4][10]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[5][10]~q ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[4][10]~q ),
	.datad(\Controller|A2[0]~11_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[10]~145_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[10]~145 .lut_mask = 16'hEE30;
defparam \Controller|ulaRg|in_B[10]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[10]~146 (
// Equation(s):
// \Controller|ulaRg|in_B[10]~146_combout  = (\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|in_B[10]~145_combout  & (\Controller|ulaRg|Bank|conteudo_ram[7][10]~q )) # (!\Controller|ulaRg|in_B[10]~145_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[6][10]~q ))))) # (!\Controller|A2[1]~10_combout  & (((\Controller|ulaRg|in_B[10]~145_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[7][10]~q ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[6][10]~q ),
	.datad(\Controller|ulaRg|in_B[10]~145_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[10]~146_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[10]~146 .lut_mask = 16'hBBC0;
defparam \Controller|ulaRg|in_B[10]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[10]~149 (
// Equation(s):
// \Controller|ulaRg|in_B[10]~149_combout  = (\Controller|A2[0]~11_combout  & (((\Controller|A2[1]~10_combout )))) # (!\Controller|A2[0]~11_combout  & ((\Controller|A2[1]~10_combout  & (!\Controller|ulaRg|Bank|conteudo_ram[2][10]~q )) # 
// (!\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[0][10]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[2][10]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[0][10]~q ),
	.datac(\Controller|A2[0]~11_combout ),
	.datad(\Controller|A2[1]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[10]~149_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[10]~149 .lut_mask = 16'hF50C;
defparam \Controller|ulaRg|in_B[10]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[10]~150 (
// Equation(s):
// \Controller|ulaRg|in_B[10]~150_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|in_B[10]~149_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[3][10]~q ))) # (!\Controller|ulaRg|in_B[10]~149_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[1][10]~q )))) # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|in_B[10]~149_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[1][10]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[3][10]~q ),
	.datac(\Controller|A2[0]~11_combout ),
	.datad(\Controller|ulaRg|in_B[10]~149_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[10]~150_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[10]~150 .lut_mask = 16'hCFA0;
defparam \Controller|ulaRg|in_B[10]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[10]~147 (
// Equation(s):
// \Controller|ulaRg|in_B[10]~147_combout  = (\Controller|A2[0]~11_combout  & (((\Controller|A2[1]~10_combout )))) # (!\Controller|A2[0]~11_combout  & ((\Controller|A2[1]~10_combout  & (\Controller|ulaRg|Bank|conteudo_ram[10][10]~q )) # 
// (!\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[8][10]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[10][10]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[8][10]~q ),
	.datac(\Controller|A2[0]~11_combout ),
	.datad(\Controller|A2[1]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[10]~147_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[10]~147 .lut_mask = 16'hFA0C;
defparam \Controller|ulaRg|in_B[10]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[10]~148 (
// Equation(s):
// \Controller|ulaRg|in_B[10]~148_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|in_B[10]~147_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[11][10]~q ))) # (!\Controller|ulaRg|in_B[10]~147_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[9][10]~q )))) # (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|in_B[10]~147_combout ))))

	.dataa(\Controller|A2[0]~11_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[9][10]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[11][10]~q ),
	.datad(\Controller|ulaRg|in_B[10]~147_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[10]~148_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[10]~148 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|in_B[10]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[10]~151 (
// Equation(s):
// \Controller|ulaRg|in_B[10]~151_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|A2[2]~12_combout ) # ((\Controller|ulaRg|in_B[10]~148_combout )))) # (!\Controller|A2[3]~13_combout  & (!\Controller|A2[2]~12_combout  & 
// (\Controller|ulaRg|in_B[10]~150_combout )))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|A2[2]~12_combout ),
	.datac(\Controller|ulaRg|in_B[10]~150_combout ),
	.datad(\Controller|ulaRg|in_B[10]~148_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[10]~151_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[10]~151 .lut_mask = 16'hBA98;
defparam \Controller|ulaRg|in_B[10]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[10]~154 (
// Equation(s):
// \Controller|ulaRg|in_B[10]~154_combout  = (\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|in_B[10]~151_combout  & (\Controller|ulaRg|in_B[10]~153_combout )) # (!\Controller|ulaRg|in_B[10]~151_combout  & ((\Controller|ulaRg|in_B[10]~146_combout ))))) 
// # (!\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|in_B[10]~151_combout ))))

	.dataa(\Controller|A2[2]~12_combout ),
	.datab(\Controller|ulaRg|in_B[10]~153_combout ),
	.datac(\Controller|ulaRg|in_B[10]~146_combout ),
	.datad(\Controller|ulaRg|in_B[10]~151_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[10]~154_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[10]~154 .lut_mask = 16'hDDA0;
defparam \Controller|ulaRg|in_B[10]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[10]~179 (
// Equation(s):
// \Controller|ulaRg|in_B[10]~179_combout  = (!\Controller|A2[4]~14_combout  & \Controller|ulaRg|in_B[10]~154_combout )

	.dataa(\Controller|A2[4]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|in_B[10]~154_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[10]~179_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[10]~179 .lut_mask = 16'h5500;
defparam \Controller|ulaRg|in_B[10]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[9]~178 (
// Equation(s):
// \Controller|ulaRg|in_B[9]~178_combout  = (!\Controller|A2[4]~14_combout  & \Controller|ulaRg|in_B[9]~143_combout )

	.dataa(\Controller|A2[4]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|in_B[9]~143_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[9]~178_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[9]~178 .lut_mask = 16'h5500;
defparam \Controller|ulaRg|in_B[9]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~1 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~1_combout  = (!\Controller|A2[4]~14_combout  & ((\Controller|ulaRg|in_B[12]~121_combout ) # (\Controller|ulaRg|in_B[11]~110_combout )))

	.dataa(\Controller|A2[4]~14_combout ),
	.datab(gnd),
	.datac(\Controller|ulaRg|in_B[12]~121_combout ),
	.datad(\Controller|ulaRg|in_B[11]~110_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~1 .lut_mask = 16'h5550;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~0_combout  = (\Controller|A2[4]~14_combout ) # ((!\Controller|ulaRg|in_B[15]~88_combout  & (!\Controller|ulaRg|in_B[13]~165_combout  & !\Controller|ulaRg|in_B[14]~77_combout )))

	.dataa(\Controller|A2[4]~14_combout ),
	.datab(\Controller|ulaRg|in_B[15]~88_combout ),
	.datac(\Controller|ulaRg|in_B[13]~165_combout ),
	.datad(\Controller|ulaRg|in_B[14]~77_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~0 .lut_mask = 16'hAAAB;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~2 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~2_combout  = (!\Controller|ulaRg|in_B[10]~179_combout  & (!\Controller|ulaRg|in_B[9]~178_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~1_combout  & 
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~0_combout )))

	.dataa(\Controller|ulaRg|in_B[10]~179_combout ),
	.datab(\Controller|ulaRg|in_B[9]~178_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~1_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~2 .lut_mask = 16'h0100;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout  = (!\Controller|IorR~3_combout  & (((\Controller|ulaRg|in_B[8]~99_combout  & !\Controller|A2[4]~14_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~2_combout )))

	.dataa(\Controller|ulaRg|in_B[8]~99_combout ),
	.datab(\Controller|IorR~3_combout ),
	.datac(\Controller|A2[4]~14_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6 .lut_mask = 16'h0233;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[102]~22 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[102]~22_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout  & (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[85]~16_combout 
// )))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[85]~16_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[85]~16_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[102]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[102]~22 .lut_mask = 16'hF0E4;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[102]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[101]~23 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[101]~23_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[84]~17_combout )) 
// # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[84]~17_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[84]~17_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[101]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[101]~23 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[101]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[100]~24 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[100]~24_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout  & (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[83]~18_combout 
// )))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[83]~18_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[83]~18_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[100]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[100]~24 .lut_mask = 16'hCCCA;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[100]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[99]~25 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[99]~25_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout  & (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[82]~19_combout 
// )))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[82]~19_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[82]~19_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[99]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[99]~25 .lut_mask = 16'hF0E2;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[99]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[98]~26 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[98]~26_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[81]~20_combout )) 
// # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[81]~20_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[81]~20_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[98]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[98]~26 .lut_mask = 16'hAAB8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[98]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[97]~27 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[97]~27_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout  & (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[80]~21_combout 
// )))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[80]~21_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[80]~21_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[97]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[97]~27 .lut_mask = 16'hF0E2;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[97]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[96]~28 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[96]~28_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout  & (((\Controller|ulaRg|Bank|Mux6~9_combout )))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\Controller|ulaRg|Bank|Mux6~9_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.datab(\Controller|ulaRg|Bank|Mux6~9_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[102]~7_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[96]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[96]~28 .lut_mask = 16'hCCCA;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[96]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout  = (\Controller|ulaRg|in_B[0]~177_combout  & (\Controller|ulaRg|Bank|Mux7~9_combout  $ (VCC))) # (!\Controller|ulaRg|in_B[0]~177_combout  & 
// ((\Controller|ulaRg|Bank|Mux7~9_combout ) # (GND)))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1  = CARRY((\Controller|ulaRg|Bank|Mux7~9_combout ) # (!\Controller|ulaRg|in_B[0]~177_combout ))

	.dataa(\Controller|ulaRg|in_B[0]~177_combout ),
	.datab(\Controller|ulaRg|Bank|Mux7~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout  = (\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[96]~28_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[96]~28_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ) # (GND))))) # (!\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[96]~28_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[96]~28_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3  = CARRY((\Controller|ulaRg|in_B[1]~23_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[96]~28_combout ))) # (!\Controller|ulaRg|in_B[1]~23_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[96]~28_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 )))

	.dataa(\Controller|ulaRg|in_B[1]~23_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[96]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[97]~27_combout  $ (\Controller|ulaRg|in_B[2]~12_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[97]~27_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ) # (!\Controller|ulaRg|in_B[2]~12_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[97]~27_combout  & 
// (!\Controller|ulaRg|in_B[2]~12_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[97]~27_combout ),
	.datab(\Controller|ulaRg|in_B[2]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[98]~26_combout  & ((\Controller|ulaRg|in_B[3]~34_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 )) # (!\Controller|ulaRg|in_B[3]~34_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[98]~26_combout  & ((\Controller|ulaRg|in_B[3]~34_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[3]~34_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[98]~26_combout  & (\Controller|ulaRg|in_B[3]~34_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[98]~26_combout  & ((\Controller|ulaRg|in_B[3]~34_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[98]~26_combout ),
	.datab(\Controller|ulaRg|in_B[3]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[99]~25_combout  $ (\Controller|ulaRg|in_B[4]~45_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[99]~25_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ) # (!\Controller|ulaRg|in_B[4]~45_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[99]~25_combout  & 
// (!\Controller|ulaRg|in_B[4]~45_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[99]~25_combout ),
	.datab(\Controller|ulaRg|in_B[4]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[100]~24_combout  & ((\Controller|ulaRg|in_B[5]~56_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 )) # (!\Controller|ulaRg|in_B[5]~56_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[100]~24_combout  & ((\Controller|ulaRg|in_B[5]~56_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[5]~56_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[100]~24_combout  & (\Controller|ulaRg|in_B[5]~56_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[100]~24_combout  & ((\Controller|ulaRg|in_B[5]~56_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[100]~24_combout ),
	.datab(\Controller|ulaRg|in_B[5]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout  = ((\Controller|ulaRg|in_B[6]~133_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[101]~23_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13  = CARRY((\Controller|ulaRg|in_B[6]~133_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[101]~23_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 )) # (!\Controller|ulaRg|in_B[6]~133_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[101]~23_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ))))

	.dataa(\Controller|ulaRg|in_B[6]~133_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[101]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[102]~22_combout  & ((\Controller|ulaRg|in_B[7]~67_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 )) # (!\Controller|ulaRg|in_B[7]~67_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[102]~22_combout  & ((\Controller|ulaRg|in_B[7]~67_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[7]~67_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[102]~22_combout  & (\Controller|ulaRg|in_B[7]~67_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[102]~22_combout  & ((\Controller|ulaRg|in_B[7]~67_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[102]~22_combout ),
	.datab(\Controller|ulaRg|in_B[7]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  = \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~74 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~74_combout  = (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout  & (\Controller|ulaRg|ULA0|inter_out~2_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ))

	.dataa(gnd),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout ),
	.datac(\Controller|ulaRg|ULA0|inter_out~2_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~74 .lut_mask = 16'h0030;
defparam \Controller|ulaRg|ULA0|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~75 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~75_combout  = (!\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & ((\Controller|ulaRg|ULA0|Add0~74_combout ) # ((\Controller|ulaRg|ULA0|Add0~7_combout  & \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT8 ))))

	.dataa(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~7_combout ),
	.datac(\Controller|ulaRg|ULA0|Add0~74_combout ),
	.datad(\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~75 .lut_mask = 16'h5450;
defparam \Controller|ulaRg|ULA0|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|out_ULA[8]~10 (
// Equation(s):
// \Controller|ulaRg|ULA0|out_ULA[8]~10_combout  = (!\Controller|Equal4~0_combout  & ((\Controller|ulaRg|ULA0|Add0~75_combout ) # ((\Controller|ulaRg|ULA0|Add0~55_combout  & \Controller|ulaRg|ULA0|inter_out[0]~9_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Add0~55_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~75_combout ),
	.datac(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datad(\Controller|Equal4~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|out_ULA[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|out_ULA[8]~10 .lut_mask = 16'h00EC;
defparam \Controller|ulaRg|ULA0|out_ULA[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N3
dffeas \Controller|ulaRg|Bank|conteudo_ram[8][8] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[8]~10_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[8][8] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[8][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux7~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux7~0_combout  = (\Controller|A1[0]~4_combout  & (((\Controller|A1[1]~5_combout ) # (\Controller|ulaRg|Bank|conteudo_ram[9][8]~q )))) # (!\Controller|A1[0]~4_combout  & (\Controller|ulaRg|Bank|conteudo_ram[8][8]~q  & 
// (!\Controller|A1[1]~5_combout )))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[8][8]~q ),
	.datab(\Controller|A1[0]~4_combout ),
	.datac(\Controller|A1[1]~5_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[9][8]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux7~0 .lut_mask = 16'hCEC2;
defparam \Controller|ulaRg|Bank|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux7~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux7~1_combout  = (\Controller|ulaRg|Bank|Mux7~0_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[11][8]~q ) # ((!\Controller|A1[1]~5_combout )))) # (!\Controller|ulaRg|Bank|Mux7~0_combout  & 
// (((\Controller|ulaRg|Bank|conteudo_ram[10][8]~q  & \Controller|A1[1]~5_combout ))))

	.dataa(\Controller|ulaRg|Bank|Mux7~0_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[11][8]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[10][8]~q ),
	.datad(\Controller|A1[1]~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux7~1 .lut_mask = 16'hD8AA;
defparam \Controller|ulaRg|Bank|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux7~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux7~2_combout  = (\Controller|A1[1]~5_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[6][8]~q ) # (\Controller|A1[0]~4_combout )))) # (!\Controller|A1[1]~5_combout  & (\Controller|ulaRg|Bank|conteudo_ram[4][8]~q  & 
// ((!\Controller|A1[0]~4_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[4][8]~q ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[6][8]~q ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux7~2 .lut_mask = 16'hCCE2;
defparam \Controller|ulaRg|Bank|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux7~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux7~3_combout  = (\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|Mux7~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[7][8]~q ))) # (!\Controller|ulaRg|Bank|Mux7~2_combout  & (\Controller|ulaRg|Bank|conteudo_ram[5][8]~q 
// )))) # (!\Controller|A1[0]~4_combout  & (\Controller|ulaRg|Bank|Mux7~2_combout ))

	.dataa(\Controller|A1[0]~4_combout ),
	.datab(\Controller|ulaRg|Bank|Mux7~2_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[5][8]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[7][8]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux7~3 .lut_mask = 16'hEC64;
defparam \Controller|ulaRg|Bank|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux7~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux7~4_combout  = (\Controller|A1[0]~4_combout  & ((\Controller|A1[1]~5_combout ) # ((\Controller|ulaRg|Bank|conteudo_ram[1][8]~q )))) # (!\Controller|A1[0]~4_combout  & (!\Controller|A1[1]~5_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[0][8]~q ))))

	.dataa(\Controller|A1[0]~4_combout ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[1][8]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[0][8]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux7~4 .lut_mask = 16'hB9A8;
defparam \Controller|ulaRg|Bank|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux7~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux7~5_combout  = (\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|Mux7~4_combout  & (\Controller|ulaRg|Bank|conteudo_ram[3][8]~q )) # (!\Controller|ulaRg|Bank|Mux7~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[2][8]~q 
// ))))) # (!\Controller|A1[1]~5_combout  & (((\Controller|ulaRg|Bank|Mux7~4_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[3][8]~q ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|Mux7~4_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[2][8]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux7~5 .lut_mask = 16'hBCB0;
defparam \Controller|ulaRg|Bank|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux7~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux7~6_combout  = (\Controller|A1[3]~3_combout  & (((\Controller|A1[2]~2_combout )))) # (!\Controller|A1[3]~3_combout  & ((\Controller|A1[2]~2_combout  & (\Controller|ulaRg|Bank|Mux7~3_combout )) # (!\Controller|A1[2]~2_combout  & 
// ((\Controller|ulaRg|Bank|Mux7~5_combout )))))

	.dataa(\Controller|A1[3]~3_combout ),
	.datab(\Controller|ulaRg|Bank|Mux7~3_combout ),
	.datac(\Controller|ulaRg|Bank|Mux7~5_combout ),
	.datad(\Controller|A1[2]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux7~6 .lut_mask = 16'hEE50;
defparam \Controller|ulaRg|Bank|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux7~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux7~7_combout  = (\Controller|A1[1]~5_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[14][8]~q ) # (\Controller|A1[0]~4_combout )))) # (!\Controller|A1[1]~5_combout  & (\Controller|ulaRg|Bank|conteudo_ram[12][8]~q  & 
// ((!\Controller|A1[0]~4_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[12][8]~q ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[14][8]~q ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux7~7 .lut_mask = 16'hCCE2;
defparam \Controller|ulaRg|Bank|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux7~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux7~8_combout  = (\Controller|ulaRg|Bank|Mux7~7_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[15][8]~q ) # (!\Controller|A1[0]~4_combout )))) # (!\Controller|ulaRg|Bank|Mux7~7_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[13][8]~q  & ((\Controller|A1[0]~4_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[13][8]~q ),
	.datab(\Controller|ulaRg|Bank|Mux7~7_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[15][8]~q ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux7~8 .lut_mask = 16'hE2CC;
defparam \Controller|ulaRg|Bank|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux7~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux7~9_combout  = (\Controller|ulaRg|Bank|Mux7~6_combout  & (((\Controller|ulaRg|Bank|Mux7~8_combout ) # (!\Controller|A1[3]~3_combout )))) # (!\Controller|ulaRg|Bank|Mux7~6_combout  & (\Controller|ulaRg|Bank|Mux7~1_combout  & 
// (\Controller|A1[3]~3_combout )))

	.dataa(\Controller|ulaRg|Bank|Mux7~1_combout ),
	.datab(\Controller|ulaRg|Bank|Mux7~6_combout ),
	.datac(\Controller|A1[3]~3_combout ),
	.datad(\Controller|ulaRg|Bank|Mux7~8_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux7~9 .lut_mask = 16'hEC2C;
defparam \Controller|ulaRg|Bank|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[119]~29 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[119]~29_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout  & 
// (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[102]~22_combout )))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[102]~22_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[102]~22_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[119]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[119]~29 .lut_mask = 16'hF1E0;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[119]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[118]~30 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[118]~30_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout  & 
// (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[101]~23_combout )))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[101]~23_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[101]~23_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[118]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[118]~30 .lut_mask = 16'hF0E4;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[118]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[117]~31 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[117]~31_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[100]~24_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[100]~24_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[100]~24_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[117]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[117]~31 .lut_mask = 16'hABA8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[117]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[116]~32 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[116]~32_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout  & 
// (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[99]~25_combout )))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[99]~25_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[99]~25_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[116]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[116]~32 .lut_mask = 16'hF0E4;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[116]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[115]~33 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[115]~33_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout  & 
// (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[98]~26_combout )))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[98]~26_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[98]~26_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[115]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[115]~33 .lut_mask = 16'hF0E2;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[115]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[114]~34 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[114]~34_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[97]~27_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[97]~27_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[97]~27_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[114]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[114]~34 .lut_mask = 16'hAAB8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[114]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[113]~35 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[113]~35_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[96]~28_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[96]~28_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[96]~28_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[113]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[113]~35 .lut_mask = 16'hABA8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[113]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[112]~36 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[112]~36_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\Controller|ulaRg|Bank|Mux7~9_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout  & (\Controller|ulaRg|Bank|Mux7~9_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout )))))

	.dataa(\Controller|ulaRg|Bank|Mux7~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[119]~6_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[112]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[112]~36 .lut_mask = 16'hAAAC;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[112]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout  = (\Controller|ulaRg|Bank|Mux8~9_combout  & ((GND) # (!\Controller|ulaRg|in_B[0]~177_combout ))) # (!\Controller|ulaRg|Bank|Mux8~9_combout  & 
// (\Controller|ulaRg|in_B[0]~177_combout  $ (GND)))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1  = CARRY((\Controller|ulaRg|Bank|Mux8~9_combout ) # (!\Controller|ulaRg|in_B[0]~177_combout ))

	.dataa(\Controller|ulaRg|Bank|Mux8~9_combout ),
	.datab(\Controller|ulaRg|in_B[0]~177_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[112]~36_combout  & ((\Controller|ulaRg|in_B[1]~23_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 )) # (!\Controller|ulaRg|in_B[1]~23_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[112]~36_combout  & ((\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[1]~23_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[112]~36_combout  & (\Controller|ulaRg|in_B[1]~23_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[112]~36_combout  & ((\Controller|ulaRg|in_B[1]~23_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[112]~36_combout ),
	.datab(\Controller|ulaRg|in_B[1]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout  = ((\Controller|ulaRg|in_B[2]~12_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[113]~35_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5  = CARRY((\Controller|ulaRg|in_B[2]~12_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[113]~35_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 )) # (!\Controller|ulaRg|in_B[2]~12_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[113]~35_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ))))

	.dataa(\Controller|ulaRg|in_B[2]~12_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[113]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout  = (\Controller|ulaRg|in_B[3]~34_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[114]~34_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[114]~34_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ) # (GND))))) # (!\Controller|ulaRg|in_B[3]~34_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[114]~34_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[114]~34_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7  = CARRY((\Controller|ulaRg|in_B[3]~34_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[114]~34_combout ))) # (!\Controller|ulaRg|in_B[3]~34_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[114]~34_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 )))

	.dataa(\Controller|ulaRg|in_B[3]~34_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[114]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout  = ((\Controller|ulaRg|in_B[4]~45_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[115]~33_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9  = CARRY((\Controller|ulaRg|in_B[4]~45_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[115]~33_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 )) # (!\Controller|ulaRg|in_B[4]~45_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[115]~33_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ))))

	.dataa(\Controller|ulaRg|in_B[4]~45_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[115]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[116]~32_combout  & ((\Controller|ulaRg|in_B[5]~56_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 )) # (!\Controller|ulaRg|in_B[5]~56_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[116]~32_combout  & ((\Controller|ulaRg|in_B[5]~56_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[5]~56_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[116]~32_combout  & (\Controller|ulaRg|in_B[5]~56_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[116]~32_combout  & ((\Controller|ulaRg|in_B[5]~56_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[116]~32_combout ),
	.datab(\Controller|ulaRg|in_B[5]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[117]~31_combout  $ (\Controller|ulaRg|in_B[6]~133_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[117]~31_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ) # (!\Controller|ulaRg|in_B[6]~133_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[117]~31_combout  & 
// (!\Controller|ulaRg|in_B[6]~133_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[117]~31_combout ),
	.datab(\Controller|ulaRg|in_B[6]~133_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout  = (\Controller|ulaRg|in_B[7]~67_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[118]~30_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[118]~30_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ) # (GND))))) # (!\Controller|ulaRg|in_B[7]~67_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[118]~30_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[118]~30_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15  = CARRY((\Controller|ulaRg|in_B[7]~67_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[118]~30_combout ))) # (!\Controller|ulaRg|in_B[7]~67_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[118]~30_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 )))

	.dataa(\Controller|ulaRg|in_B[7]~67_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[118]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout  = ((\Controller|ulaRg|in_B[8]~100_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[119]~29_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17  = CARRY((\Controller|ulaRg|in_B[8]~100_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[119]~29_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 )) # (!\Controller|ulaRg|in_B[8]~100_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[119]~29_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ))))

	.dataa(\Controller|ulaRg|in_B[8]~100_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[119]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  = !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~90 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~90_combout  = (\Controller|ulaRg|ULA0|inter_out~2_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~2_combout ) # (\Controller|IorR~3_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~2_combout ),
	.datab(\Controller|ulaRg|ULA0|inter_out~2_combout ),
	.datac(\Controller|IorR~3_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~90 .lut_mask = 16'h00C8;
defparam \Controller|ulaRg|ULA0|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~44 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~44_combout  = (!\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & ((\Controller|ulaRg|ULA0|Add0~90_combout ) # ((\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT7  & \Controller|ulaRg|ULA0|Add0~7_combout ))))

	.dataa(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datac(\Controller|ulaRg|ULA0|Add0~90_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~7_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~44 .lut_mask = 16'h5450;
defparam \Controller|ulaRg|ULA0|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|out_ULA[7]~7 (
// Equation(s):
// \Controller|ulaRg|ULA0|out_ULA[7]~7_combout  = (!\Controller|Equal4~0_combout  & ((\Controller|ulaRg|ULA0|Add0~44_combout ) # ((\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & \Controller|ulaRg|ULA0|Add0~46_combout ))))

	.dataa(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datab(\Controller|Equal4~0_combout ),
	.datac(\Controller|ulaRg|ULA0|Add0~46_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~44_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|out_ULA[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|out_ULA[7]~7 .lut_mask = 16'h3320;
defparam \Controller|ulaRg|ULA0|out_ULA[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N9
dffeas \Controller|ulaRg|Bank|conteudo_ram[15][7] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|ULA0|out_ULA[7]~7_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[15][7] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux8~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux8~7_combout  = (\Controller|A1[2]~2_combout  & (((\Controller|A1[3]~3_combout )))) # (!\Controller|A1[2]~2_combout  & ((\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[11][7]~q ))) # 
// (!\Controller|A1[3]~3_combout  & (\Controller|ulaRg|Bank|conteudo_ram[3][7]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[3][7]~q ),
	.datab(\Controller|A1[2]~2_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[11][7]~q ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux8~7 .lut_mask = 16'hFC22;
defparam \Controller|ulaRg|Bank|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux8~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux8~8_combout  = (\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|Mux8~7_combout  & (\Controller|ulaRg|Bank|conteudo_ram[15][7]~q )) # (!\Controller|ulaRg|Bank|Mux8~7_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[7][7]~q 
// ))))) # (!\Controller|A1[2]~2_combout  & (((\Controller|ulaRg|Bank|Mux8~7_combout ))))

	.dataa(\Controller|A1[2]~2_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[15][7]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[7][7]~q ),
	.datad(\Controller|ulaRg|Bank|Mux8~7_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux8~8 .lut_mask = 16'hDDA0;
defparam \Controller|ulaRg|Bank|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux8~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux8~0_combout  = (\Controller|A1[2]~2_combout  & (((\Controller|A1[3]~3_combout )))) # (!\Controller|A1[2]~2_combout  & ((\Controller|A1[3]~3_combout  & (\Controller|ulaRg|Bank|conteudo_ram[9][7]~q )) # 
// (!\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[1][7]~q )))))

	.dataa(\Controller|A1[2]~2_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[9][7]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[1][7]~q ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux8~0 .lut_mask = 16'hEE50;
defparam \Controller|ulaRg|Bank|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux8~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux8~1_combout  = (\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|Mux8~0_combout  & (\Controller|ulaRg|Bank|conteudo_ram[13][7]~q )) # (!\Controller|ulaRg|Bank|Mux8~0_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[5][7]~q 
// ))))) # (!\Controller|A1[2]~2_combout  & (((\Controller|ulaRg|Bank|Mux8~0_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[13][7]~q ),
	.datab(\Controller|A1[2]~2_combout ),
	.datac(\Controller|ulaRg|Bank|Mux8~0_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[5][7]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux8~1 .lut_mask = 16'hBCB0;
defparam \Controller|ulaRg|Bank|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux8~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux8~4_combout  = (\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[4][7]~q ) # ((\Controller|A1[3]~3_combout )))) # (!\Controller|A1[2]~2_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[0][7]~q  & 
// !\Controller|A1[3]~3_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[4][7]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[0][7]~q ),
	.datac(\Controller|A1[2]~2_combout ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux8~4 .lut_mask = 16'hF0AC;
defparam \Controller|ulaRg|Bank|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux8~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux8~5_combout  = (\Controller|ulaRg|Bank|Mux8~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[12][7]~q ) # ((!\Controller|A1[3]~3_combout )))) # (!\Controller|ulaRg|Bank|Mux8~4_combout  & (((\Controller|A1[3]~3_combout  & 
// \Controller|ulaRg|Bank|conteudo_ram[8][7]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[12][7]~q ),
	.datab(\Controller|ulaRg|Bank|Mux8~4_combout ),
	.datac(\Controller|A1[3]~3_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[8][7]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux8~5 .lut_mask = 16'hBC8C;
defparam \Controller|ulaRg|Bank|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux8~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux8~2_combout  = (\Controller|A1[3]~3_combout  & (((\Controller|A1[2]~2_combout )))) # (!\Controller|A1[3]~3_combout  & ((\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[6][7]~q ))) # 
// (!\Controller|A1[2]~2_combout  & (\Controller|ulaRg|Bank|conteudo_ram[2][7]~q ))))

	.dataa(\Controller|A1[3]~3_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[2][7]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[6][7]~q ),
	.datad(\Controller|A1[2]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux8~2 .lut_mask = 16'hFA44;
defparam \Controller|ulaRg|Bank|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux8~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux8~3_combout  = (\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|Mux8~2_combout  & (\Controller|ulaRg|Bank|conteudo_ram[14][7]~q )) # (!\Controller|ulaRg|Bank|Mux8~2_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[10][7]~q ))))) # (!\Controller|A1[3]~3_combout  & (((\Controller|ulaRg|Bank|Mux8~2_combout ))))

	.dataa(\Controller|A1[3]~3_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[14][7]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[10][7]~q ),
	.datad(\Controller|ulaRg|Bank|Mux8~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux8~3 .lut_mask = 16'hDDA0;
defparam \Controller|ulaRg|Bank|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux8~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux8~6_combout  = (\Controller|A1[0]~4_combout  & (((\Controller|A1[1]~5_combout )))) # (!\Controller|A1[0]~4_combout  & ((\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|Mux8~3_combout ))) # (!\Controller|A1[1]~5_combout  & 
// (\Controller|ulaRg|Bank|Mux8~5_combout ))))

	.dataa(\Controller|ulaRg|Bank|Mux8~5_combout ),
	.datab(\Controller|A1[0]~4_combout ),
	.datac(\Controller|ulaRg|Bank|Mux8~3_combout ),
	.datad(\Controller|A1[1]~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux8~6 .lut_mask = 16'hFC22;
defparam \Controller|ulaRg|Bank|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux8~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux8~9_combout  = (\Controller|ulaRg|Bank|Mux8~6_combout  & ((\Controller|ulaRg|Bank|Mux8~8_combout ) # ((!\Controller|A1[0]~4_combout )))) # (!\Controller|ulaRg|Bank|Mux8~6_combout  & (((\Controller|ulaRg|Bank|Mux8~1_combout  & 
// \Controller|A1[0]~4_combout ))))

	.dataa(\Controller|ulaRg|Bank|Mux8~8_combout ),
	.datab(\Controller|ulaRg|Bank|Mux8~1_combout ),
	.datac(\Controller|ulaRg|Bank|Mux8~6_combout ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux8~9 .lut_mask = 16'hACF0;
defparam \Controller|ulaRg|Bank|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~38 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~38_combout  = (\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT6  & \Controller|ulaRg|ULA0|Add0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datad(\Controller|ulaRg|ULA0|Add0~7_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~38 .lut_mask = 16'hF000;
defparam \Controller|ulaRg|ULA0|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  = (!\Controller|IorR~3_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~1_combout ) # ((\Controller|ulaRg|in_B[10]~179_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~0_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~1_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~0_combout ),
	.datac(\Controller|IorR~3_combout ),
	.datad(\Controller|ulaRg|in_B[10]~179_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8 .lut_mask = 16'h0F0B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout  = (!\Controller|IorR~3_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~2_combout )

	.dataa(\Controller|IorR~3_combout ),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[6]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7 .lut_mask = 16'h0505;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[136]~37 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[136]~37_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout  & 
// (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[119]~29_combout )))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[119]~29_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[119]~29_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[136]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[136]~37 .lut_mask = 16'hF0E4;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[136]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[135]~38 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[135]~38_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout  & 
// (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[118]~30_combout )))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[118]~30_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[118]~30_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[135]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[135]~38 .lut_mask = 16'hFE02;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[135]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[134]~39 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[134]~39_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[117]~31_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[117]~31_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[117]~31_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[134]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[134]~39 .lut_mask = 16'hABA8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[134]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[133]~40 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[133]~40_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout  & 
// (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[116]~32_combout )))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[116]~32_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[116]~32_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[133]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[133]~40 .lut_mask = 16'hFE02;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[133]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[132]~41 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[132]~41_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[115]~33_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[115]~33_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[115]~33_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[132]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[132]~41 .lut_mask = 16'hCDC8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[132]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[131]~42 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[131]~42_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[114]~34_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[114]~34_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[114]~34_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[131]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[131]~42 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[131]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[130]~43 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[130]~43_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[113]~35_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[113]~35_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[113]~35_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[130]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[130]~43 .lut_mask = 16'hCDC8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[130]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[129]~44 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[129]~44_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[112]~36_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[112]~36_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[112]~36_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[129]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[129]~44 .lut_mask = 16'hAAB8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[129]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[128]~45 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[128]~45_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\Controller|ulaRg|Bank|Mux8~9_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout  & (\Controller|ulaRg|Bank|Mux8~9_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout )))))

	.dataa(\Controller|ulaRg|Bank|Mux8~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[136]~7_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[128]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[128]~45 .lut_mask = 16'hAAAC;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[128]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout  = (\Controller|ulaRg|in_B[0]~177_combout  & (\Controller|ulaRg|Bank|Mux9~9_combout  $ (VCC))) # (!\Controller|ulaRg|in_B[0]~177_combout  & 
// ((\Controller|ulaRg|Bank|Mux9~9_combout ) # (GND)))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1  = CARRY((\Controller|ulaRg|Bank|Mux9~9_combout ) # (!\Controller|ulaRg|in_B[0]~177_combout ))

	.dataa(\Controller|ulaRg|in_B[0]~177_combout ),
	.datab(\Controller|ulaRg|Bank|Mux9~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout  = (\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[128]~45_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[128]~45_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ) # (GND))))) # (!\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[128]~45_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[128]~45_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3  = CARRY((\Controller|ulaRg|in_B[1]~23_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[128]~45_combout ))) # (!\Controller|ulaRg|in_B[1]~23_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[128]~45_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 )))

	.dataa(\Controller|ulaRg|in_B[1]~23_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[128]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout  = ((\Controller|ulaRg|in_B[2]~12_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[129]~44_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5  = CARRY((\Controller|ulaRg|in_B[2]~12_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[129]~44_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 )) # (!\Controller|ulaRg|in_B[2]~12_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[129]~44_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ))))

	.dataa(\Controller|ulaRg|in_B[2]~12_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[129]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[130]~43_combout  & ((\Controller|ulaRg|in_B[3]~34_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 )) # (!\Controller|ulaRg|in_B[3]~34_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[130]~43_combout  & ((\Controller|ulaRg|in_B[3]~34_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[3]~34_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[130]~43_combout  & (\Controller|ulaRg|in_B[3]~34_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[130]~43_combout  & ((\Controller|ulaRg|in_B[3]~34_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[130]~43_combout ),
	.datab(\Controller|ulaRg|in_B[3]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout  = ((\Controller|ulaRg|in_B[4]~45_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[131]~42_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9  = CARRY((\Controller|ulaRg|in_B[4]~45_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[131]~42_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 )) # (!\Controller|ulaRg|in_B[4]~45_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[131]~42_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ))))

	.dataa(\Controller|ulaRg|in_B[4]~45_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[131]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout  = (\Controller|ulaRg|in_B[5]~56_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[132]~41_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[132]~41_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ) # (GND))))) # (!\Controller|ulaRg|in_B[5]~56_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[132]~41_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[132]~41_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11  = CARRY((\Controller|ulaRg|in_B[5]~56_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[132]~41_combout ))) # (!\Controller|ulaRg|in_B[5]~56_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[132]~41_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 )))

	.dataa(\Controller|ulaRg|in_B[5]~56_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[132]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[133]~40_combout  $ (\Controller|ulaRg|in_B[6]~133_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[133]~40_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ) # (!\Controller|ulaRg|in_B[6]~133_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[133]~40_combout  & 
// (!\Controller|ulaRg|in_B[6]~133_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[133]~40_combout ),
	.datab(\Controller|ulaRg|in_B[6]~133_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout  = (\Controller|ulaRg|in_B[7]~67_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[134]~39_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[134]~39_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ) # (GND))))) # (!\Controller|ulaRg|in_B[7]~67_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[134]~39_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[134]~39_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15  = CARRY((\Controller|ulaRg|in_B[7]~67_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[134]~39_combout ))) # (!\Controller|ulaRg|in_B[7]~67_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[134]~39_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 )))

	.dataa(\Controller|ulaRg|in_B[7]~67_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[134]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[135]~38_combout  $ (\Controller|ulaRg|in_B[8]~100_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[135]~38_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ) # (!\Controller|ulaRg|in_B[8]~100_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[135]~38_combout  & 
// (!\Controller|ulaRg|in_B[8]~100_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[135]~38_combout ),
	.datab(\Controller|ulaRg|in_B[8]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[136]~37_combout  & ((\Controller|ulaRg|in_B[9]~144_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 )) # (!\Controller|ulaRg|in_B[9]~144_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[136]~37_combout  & ((\Controller|ulaRg|in_B[9]~144_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[9]~144_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[136]~37_combout  & (\Controller|ulaRg|in_B[9]~144_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[136]~37_combout  & ((\Controller|ulaRg|in_B[9]~144_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[136]~37_combout ),
	.datab(\Controller|ulaRg|in_B[9]~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  = \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~37 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~37_combout  = (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  & (\Controller|ulaRg|ULA0|inter_out~2_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.datab(\Controller|ulaRg|ULA0|inter_out~2_combout ),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~37 .lut_mask = 16'h0044;
defparam \Controller|ulaRg|ULA0|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~39 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~39_combout  = (\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & (\Controller|ulaRg|ULA0|Add0~35_combout )) # (!\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & (((\Controller|ulaRg|ULA0|Add0~38_combout ) # 
// (\Controller|ulaRg|ULA0|Add0~37_combout ))))

	.dataa(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~35_combout ),
	.datac(\Controller|ulaRg|ULA0|Add0~38_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~37_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~39 .lut_mask = 16'hDDD8;
defparam \Controller|ulaRg|ULA0|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|out_ULA[6]~4 (
// Equation(s):
// \Controller|ulaRg|ULA0|out_ULA[6]~4_combout  = (\Controller|ulaRg|ULA0|Add0~39_combout  & ((\Controller|pcall|uctl|mq|state [1]) # (!\Controller|pcall|uctl|mq|state [0])))

	.dataa(gnd),
	.datab(\Controller|pcall|uctl|mq|state [1]),
	.datac(\Controller|pcall|uctl|mq|state [0]),
	.datad(\Controller|ulaRg|ULA0|Add0~39_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|out_ULA[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|out_ULA[6]~4 .lut_mask = 16'hCF00;
defparam \Controller|ulaRg|ULA0|out_ULA[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[1][6]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[1][6]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[6]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[6]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][6]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N23
dffeas \Controller|ulaRg|Bank|conteudo_ram[1][6] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][6] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux9~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux9~4_combout  = (\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[2][6]~q ) # ((\Controller|A1[0]~4_combout )))) # (!\Controller|A1[1]~5_combout  & (((!\Controller|A1[0]~4_combout  & 
// \Controller|ulaRg|Bank|conteudo_ram[0][6]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[2][6]~q ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|A1[0]~4_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[0][6]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux9~4 .lut_mask = 16'hCBC8;
defparam \Controller|ulaRg|Bank|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux9~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux9~5_combout  = (\Controller|ulaRg|Bank|Mux9~4_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[3][6]~q ) # (!\Controller|A1[0]~4_combout )))) # (!\Controller|ulaRg|Bank|Mux9~4_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[1][6]~q  & ((\Controller|A1[0]~4_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[1][6]~q ),
	.datab(\Controller|ulaRg|Bank|Mux9~4_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[3][6]~q ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux9~5 .lut_mask = 16'hE2CC;
defparam \Controller|ulaRg|Bank|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux9~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux9~2_combout  = (\Controller|A1[0]~4_combout  & (((\Controller|A1[1]~5_combout )))) # (!\Controller|A1[0]~4_combout  & ((\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[10][6]~q ))) # 
// (!\Controller|A1[1]~5_combout  & (\Controller|ulaRg|Bank|conteudo_ram[8][6]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[8][6]~q ),
	.datab(\Controller|A1[0]~4_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[10][6]~q ),
	.datad(\Controller|A1[1]~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux9~2 .lut_mask = 16'hFC22;
defparam \Controller|ulaRg|Bank|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux9~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux9~3_combout  = (\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|Mux9~2_combout  & (\Controller|ulaRg|Bank|conteudo_ram[11][6]~q )) # (!\Controller|ulaRg|Bank|Mux9~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[9][6]~q 
// ))))) # (!\Controller|A1[0]~4_combout  & (((\Controller|ulaRg|Bank|Mux9~2_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[11][6]~q ),
	.datab(\Controller|A1[0]~4_combout ),
	.datac(\Controller|ulaRg|Bank|Mux9~2_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[9][6]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux9~3 .lut_mask = 16'hBCB0;
defparam \Controller|ulaRg|Bank|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux9~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux9~6_combout  = (\Controller|A1[3]~3_combout  & (((\Controller|A1[2]~2_combout ) # (\Controller|ulaRg|Bank|Mux9~3_combout )))) # (!\Controller|A1[3]~3_combout  & (\Controller|ulaRg|Bank|Mux9~5_combout  & 
// (!\Controller|A1[2]~2_combout )))

	.dataa(\Controller|A1[3]~3_combout ),
	.datab(\Controller|ulaRg|Bank|Mux9~5_combout ),
	.datac(\Controller|A1[2]~2_combout ),
	.datad(\Controller|ulaRg|Bank|Mux9~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux9~6 .lut_mask = 16'hAEA4;
defparam \Controller|ulaRg|Bank|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux9~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux9~0_combout  = (\Controller|A1[0]~4_combout  & ((\Controller|A1[1]~5_combout ) # ((\Controller|ulaRg|Bank|conteudo_ram[5][6]~q )))) # (!\Controller|A1[0]~4_combout  & (!\Controller|A1[1]~5_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[4][6]~q ))))

	.dataa(\Controller|A1[0]~4_combout ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[5][6]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[4][6]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux9~0 .lut_mask = 16'hB9A8;
defparam \Controller|ulaRg|Bank|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux9~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux9~1_combout  = (\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|Mux9~0_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[7][6]~q ))) # (!\Controller|ulaRg|Bank|Mux9~0_combout  & (\Controller|ulaRg|Bank|conteudo_ram[6][6]~q 
// )))) # (!\Controller|A1[1]~5_combout  & (((\Controller|ulaRg|Bank|Mux9~0_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[6][6]~q ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[7][6]~q ),
	.datad(\Controller|ulaRg|Bank|Mux9~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux9~1 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|Bank|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux9~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux9~7_combout  = (\Controller|A1[1]~5_combout  & (((\Controller|A1[0]~4_combout )))) # (!\Controller|A1[1]~5_combout  & ((\Controller|A1[0]~4_combout  & (\Controller|ulaRg|Bank|conteudo_ram[13][6]~q )) # 
// (!\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[12][6]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[13][6]~q ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|A1[0]~4_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[12][6]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux9~7 .lut_mask = 16'hE3E0;
defparam \Controller|ulaRg|Bank|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux9~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux9~8_combout  = (\Controller|ulaRg|Bank|Mux9~7_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[15][6]~q ) # ((!\Controller|A1[1]~5_combout )))) # (!\Controller|ulaRg|Bank|Mux9~7_combout  & (((\Controller|A1[1]~5_combout  & 
// \Controller|ulaRg|Bank|conteudo_ram[14][6]~q ))))

	.dataa(\Controller|ulaRg|Bank|Mux9~7_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[15][6]~q ),
	.datac(\Controller|A1[1]~5_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[14][6]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux9~8 .lut_mask = 16'hDA8A;
defparam \Controller|ulaRg|Bank|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux9~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux9~9_combout  = (\Controller|ulaRg|Bank|Mux9~6_combout  & (((\Controller|ulaRg|Bank|Mux9~8_combout )) # (!\Controller|A1[2]~2_combout ))) # (!\Controller|ulaRg|Bank|Mux9~6_combout  & (\Controller|A1[2]~2_combout  & 
// (\Controller|ulaRg|Bank|Mux9~1_combout )))

	.dataa(\Controller|ulaRg|Bank|Mux9~6_combout ),
	.datab(\Controller|A1[2]~2_combout ),
	.datac(\Controller|ulaRg|Bank|Mux9~1_combout ),
	.datad(\Controller|ulaRg|Bank|Mux9~8_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux9~9 .lut_mask = 16'hEA62;
defparam \Controller|ulaRg|Bank|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[153]~46 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[153]~46_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[136]~37_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[136]~37_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[136]~37_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[153]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[153]~46 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[153]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[152]~47 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[152]~47_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[135]~38_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[135]~38_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[135]~38_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[152]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[152]~47 .lut_mask = 16'hCDC8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[152]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[151]~48 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[151]~48_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[134]~39_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[134]~39_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[134]~39_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[151]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[151]~48 .lut_mask = 16'hABA8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[151]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[150]~49 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[150]~49_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[133]~40_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[133]~40_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[133]~40_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[150]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[150]~49 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[150]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[149]~50 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[149]~50_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[132]~41_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[132]~41_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[132]~41_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[149]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[149]~50 .lut_mask = 16'hAAB8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[149]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[148]~51 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[148]~51_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[131]~42_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[131]~42_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[131]~42_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[148]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[148]~51 .lut_mask = 16'hAAB8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[148]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[147]~52 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[147]~52_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[130]~43_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[130]~43_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[130]~43_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[147]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[147]~52 .lut_mask = 16'hAAB8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[147]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[146]~53 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[146]~53_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  & 
// (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[129]~44_combout )))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[129]~44_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[129]~44_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[146]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[146]~53 .lut_mask = 16'hF0E2;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[146]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[145]~54 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[145]~54_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  & 
// (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[128]~45_combout )))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[128]~45_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[128]~45_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[145]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[145]~54 .lut_mask = 16'hF0E2;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[145]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[144]~55 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[144]~55_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  & (((\Controller|ulaRg|Bank|Mux9~9_combout )))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\Controller|ulaRg|Bank|Mux9~9_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.datac(\Controller|ulaRg|Bank|Mux9~9_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[144]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[144]~55 .lut_mask = 16'hF0E2;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[144]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout  = (\Controller|ulaRg|Bank|Mux10~9_combout  & ((GND) # (!\Controller|ulaRg|in_B[0]~177_combout ))) # (!\Controller|ulaRg|Bank|Mux10~9_combout  & 
// (\Controller|ulaRg|in_B[0]~177_combout  $ (GND)))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1  = CARRY((\Controller|ulaRg|Bank|Mux10~9_combout ) # (!\Controller|ulaRg|in_B[0]~177_combout ))

	.dataa(\Controller|ulaRg|Bank|Mux10~9_combout ),
	.datab(\Controller|ulaRg|in_B[0]~177_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout  = (\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[144]~55_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[144]~55_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ) # (GND))))) # (!\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[144]~55_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[144]~55_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3  = CARRY((\Controller|ulaRg|in_B[1]~23_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[144]~55_combout ))) # (!\Controller|ulaRg|in_B[1]~23_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[144]~55_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 )))

	.dataa(\Controller|ulaRg|in_B[1]~23_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[144]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[145]~54_combout  $ (\Controller|ulaRg|in_B[2]~12_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[145]~54_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ) # (!\Controller|ulaRg|in_B[2]~12_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[145]~54_combout  & 
// (!\Controller|ulaRg|in_B[2]~12_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[145]~54_combout ),
	.datab(\Controller|ulaRg|in_B[2]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout  = (\Controller|ulaRg|in_B[3]~34_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[146]~53_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[146]~53_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ) # (GND))))) # (!\Controller|ulaRg|in_B[3]~34_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[146]~53_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[146]~53_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7  = CARRY((\Controller|ulaRg|in_B[3]~34_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[146]~53_combout ))) # (!\Controller|ulaRg|in_B[3]~34_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[146]~53_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 )))

	.dataa(\Controller|ulaRg|in_B[3]~34_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[146]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[147]~52_combout  $ (\Controller|ulaRg|in_B[4]~45_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[147]~52_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ) # (!\Controller|ulaRg|in_B[4]~45_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[147]~52_combout  & 
// (!\Controller|ulaRg|in_B[4]~45_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[147]~52_combout ),
	.datab(\Controller|ulaRg|in_B[4]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout  = (\Controller|ulaRg|in_B[5]~56_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[148]~51_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[148]~51_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ) # (GND))))) # (!\Controller|ulaRg|in_B[5]~56_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[148]~51_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[148]~51_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11  = CARRY((\Controller|ulaRg|in_B[5]~56_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[148]~51_combout ))) # (!\Controller|ulaRg|in_B[5]~56_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[148]~51_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 )))

	.dataa(\Controller|ulaRg|in_B[5]~56_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[148]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout  = ((\Controller|ulaRg|in_B[6]~133_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[149]~50_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13  = CARRY((\Controller|ulaRg|in_B[6]~133_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[149]~50_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 )) # (!\Controller|ulaRg|in_B[6]~133_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[149]~50_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ))))

	.dataa(\Controller|ulaRg|in_B[6]~133_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[149]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[150]~49_combout  & ((\Controller|ulaRg|in_B[7]~67_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 )) # (!\Controller|ulaRg|in_B[7]~67_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[150]~49_combout  & ((\Controller|ulaRg|in_B[7]~67_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[7]~67_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[150]~49_combout  & (\Controller|ulaRg|in_B[7]~67_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[150]~49_combout  & ((\Controller|ulaRg|in_B[7]~67_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[150]~49_combout ),
	.datab(\Controller|ulaRg|in_B[7]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[151]~48_combout  $ (\Controller|ulaRg|in_B[8]~100_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[151]~48_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ) # (!\Controller|ulaRg|in_B[8]~100_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[151]~48_combout  & 
// (!\Controller|ulaRg|in_B[8]~100_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[151]~48_combout ),
	.datab(\Controller|ulaRg|in_B[8]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[152]~47_combout  & ((\Controller|ulaRg|in_B[9]~144_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 )) # (!\Controller|ulaRg|in_B[9]~144_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[152]~47_combout  & ((\Controller|ulaRg|in_B[9]~144_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[9]~144_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[152]~47_combout  & (\Controller|ulaRg|in_B[9]~144_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[152]~47_combout  & ((\Controller|ulaRg|in_B[9]~144_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[152]~47_combout ),
	.datab(\Controller|ulaRg|in_B[9]~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout  = ((\Controller|ulaRg|in_B[10]~155_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[153]~46_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21  = CARRY((\Controller|ulaRg|in_B[10]~155_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[153]~46_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 )) # (!\Controller|ulaRg|in_B[10]~155_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[153]~46_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ))))

	.dataa(\Controller|ulaRg|in_B[10]~155_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[153]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  = !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 .lut_mask = 16'h0F0F;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  = (!\Controller|IorR~3_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~1_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~0_combout )))

	.dataa(gnd),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~0_combout ),
	.datac(\Controller|IorR~3_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~1_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8 .lut_mask = 16'h0F03;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~40 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~40_combout  = (\Controller|ulaRg|ULA0|inter_out~2_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout ))

	.dataa(gnd),
	.datab(\Controller|ulaRg|ULA0|inter_out~2_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~40 .lut_mask = 16'h000C;
defparam \Controller|ulaRg|ULA0|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~41 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~41_combout  = (!\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & ((\Controller|ulaRg|ULA0|Add0~40_combout ) # ((\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT5  & \Controller|ulaRg|ULA0|Add0~7_combout ))))

	.dataa(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(\Controller|ulaRg|ULA0|Add0~7_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~40_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~41 .lut_mask = 16'h5540;
defparam \Controller|ulaRg|ULA0|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|out_ULA[5]~5 (
// Equation(s):
// \Controller|ulaRg|ULA0|out_ULA[5]~5_combout  = (!\Controller|Equal4~0_combout  & ((\Controller|ulaRg|ULA0|Add0~41_combout ) # ((\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & \Controller|ulaRg|ULA0|Add0~33_combout ))))

	.dataa(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datab(\Controller|Equal4~0_combout ),
	.datac(\Controller|ulaRg|ULA0|Add0~33_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~41_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|out_ULA[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|out_ULA[5]~5 .lut_mask = 16'h3320;
defparam \Controller|ulaRg|ULA0|out_ULA[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N23
dffeas \Controller|ulaRg|Bank|conteudo_ram[5][5] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[5]~5_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[5][5] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux10~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux10~2_combout  = (\Controller|A1[2]~2_combout  & ((\Controller|A1[3]~3_combout ) # ((\Controller|ulaRg|Bank|conteudo_ram[5][5]~q )))) # (!\Controller|A1[2]~2_combout  & (!\Controller|A1[3]~3_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[1][5]~q ))))

	.dataa(\Controller|A1[2]~2_combout ),
	.datab(\Controller|A1[3]~3_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[5][5]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[1][5]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux10~2 .lut_mask = 16'hB9A8;
defparam \Controller|ulaRg|Bank|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux10~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux10~3_combout  = (\Controller|ulaRg|Bank|Mux10~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[13][5]~q ) # ((!\Controller|A1[3]~3_combout )))) # (!\Controller|ulaRg|Bank|Mux10~2_combout  & 
// (((\Controller|ulaRg|Bank|conteudo_ram[9][5]~q  & \Controller|A1[3]~3_combout ))))

	.dataa(\Controller|ulaRg|Bank|Mux10~2_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[13][5]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[9][5]~q ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux10~3 .lut_mask = 16'hD8AA;
defparam \Controller|ulaRg|Bank|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux10~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux10~4_combout  = (\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[8][5]~q ) # ((\Controller|A1[2]~2_combout )))) # (!\Controller|A1[3]~3_combout  & (((!\Controller|A1[2]~2_combout  & 
// \Controller|ulaRg|Bank|conteudo_ram[0][5]~q ))))

	.dataa(\Controller|A1[3]~3_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[8][5]~q ),
	.datac(\Controller|A1[2]~2_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[0][5]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux10~4 .lut_mask = 16'hADA8;
defparam \Controller|ulaRg|Bank|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux10~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux10~5_combout  = (\Controller|ulaRg|Bank|Mux10~4_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[12][5]~q ) # (!\Controller|A1[2]~2_combout )))) # (!\Controller|ulaRg|Bank|Mux10~4_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[4][5]~q  & ((\Controller|A1[2]~2_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[4][5]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[12][5]~q ),
	.datac(\Controller|ulaRg|Bank|Mux10~4_combout ),
	.datad(\Controller|A1[2]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux10~5 .lut_mask = 16'hCAF0;
defparam \Controller|ulaRg|Bank|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux10~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux10~6_combout  = (\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|Mux10~3_combout ) # ((\Controller|A1[1]~5_combout )))) # (!\Controller|A1[0]~4_combout  & (((!\Controller|A1[1]~5_combout  & 
// \Controller|ulaRg|Bank|Mux10~5_combout ))))

	.dataa(\Controller|A1[0]~4_combout ),
	.datab(\Controller|ulaRg|Bank|Mux10~3_combout ),
	.datac(\Controller|A1[1]~5_combout ),
	.datad(\Controller|ulaRg|Bank|Mux10~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux10~6 .lut_mask = 16'hADA8;
defparam \Controller|ulaRg|Bank|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux10~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux10~7_combout  = (\Controller|A1[2]~2_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[7][5]~q ) # (\Controller|A1[3]~3_combout )))) # (!\Controller|A1[2]~2_combout  & (\Controller|ulaRg|Bank|conteudo_ram[3][5]~q  & 
// ((!\Controller|A1[3]~3_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[3][5]~q ),
	.datab(\Controller|A1[2]~2_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[7][5]~q ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux10~7 .lut_mask = 16'hCCE2;
defparam \Controller|ulaRg|Bank|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux10~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux10~8_combout  = (\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|Mux10~7_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[15][5]~q ))) # (!\Controller|ulaRg|Bank|Mux10~7_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[11][5]~q )))) # (!\Controller|A1[3]~3_combout  & (((\Controller|ulaRg|Bank|Mux10~7_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[11][5]~q ),
	.datab(\Controller|A1[3]~3_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[15][5]~q ),
	.datad(\Controller|ulaRg|Bank|Mux10~7_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux10~8 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|Bank|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux10~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux10~0_combout  = (\Controller|A1[3]~3_combout  & ((\Controller|A1[2]~2_combout ) # ((\Controller|ulaRg|Bank|conteudo_ram[10][5]~q )))) # (!\Controller|A1[3]~3_combout  & (!\Controller|A1[2]~2_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[2][5]~q )))

	.dataa(\Controller|A1[3]~3_combout ),
	.datab(\Controller|A1[2]~2_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[2][5]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[10][5]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux10~0 .lut_mask = 16'hBA98;
defparam \Controller|ulaRg|Bank|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux10~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux10~1_combout  = (\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|Mux10~0_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[14][5]~q ))) # (!\Controller|ulaRg|Bank|Mux10~0_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[6][5]~q )))) # (!\Controller|A1[2]~2_combout  & (((\Controller|ulaRg|Bank|Mux10~0_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[6][5]~q ),
	.datab(\Controller|A1[2]~2_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[14][5]~q ),
	.datad(\Controller|ulaRg|Bank|Mux10~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux10~1 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|Bank|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux10~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux10~9_combout  = (\Controller|ulaRg|Bank|Mux10~6_combout  & ((\Controller|ulaRg|Bank|Mux10~8_combout ) # ((!\Controller|A1[1]~5_combout )))) # (!\Controller|ulaRg|Bank|Mux10~6_combout  & (((\Controller|A1[1]~5_combout  & 
// \Controller|ulaRg|Bank|Mux10~1_combout ))))

	.dataa(\Controller|ulaRg|Bank|Mux10~6_combout ),
	.datab(\Controller|ulaRg|Bank|Mux10~8_combout ),
	.datac(\Controller|A1[1]~5_combout ),
	.datad(\Controller|ulaRg|Bank|Mux10~1_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux10~9 .lut_mask = 16'hDA8A;
defparam \Controller|ulaRg|Bank|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  = (!\Controller|IorR~3_combout  & (((\Controller|ulaRg|in_B[12]~121_combout  & !\Controller|A2[4]~14_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~0_combout )))

	.dataa(\Controller|ulaRg|in_B[12]~121_combout ),
	.datab(\Controller|A2[4]~14_combout ),
	.datac(\Controller|IorR~3_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9 .lut_mask = 16'h020F;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[170]~56 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[170]~56_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[153]~46_combout 
// )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[153]~46_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[153]~46_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[170]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[170]~56 .lut_mask = 16'hCDC8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[170]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[169]~57 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[169]~57_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[152]~47_combout 
// )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[152]~47_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[152]~47_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[169]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[169]~57 .lut_mask = 16'hABA8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[169]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[168]~58 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[168]~58_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[151]~48_combout 
// )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[151]~48_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[151]~48_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[168]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[168]~58 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[168]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[167]~59 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[167]~59_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[150]~49_combout 
// )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[150]~49_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[150]~49_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[167]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[167]~59 .lut_mask = 16'hCDC8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[167]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[166]~60 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[166]~60_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[149]~50_combout 
// )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[149]~50_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[149]~50_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[166]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[166]~60 .lut_mask = 16'hCDC8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[166]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[165]~61 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[165]~61_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[148]~51_combout 
// )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[148]~51_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[148]~51_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[165]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[165]~61 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[165]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[164]~62 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[164]~62_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[147]~52_combout 
// )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[147]~52_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[147]~52_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[164]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[164]~62 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[164]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[163]~63 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[163]~63_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[146]~53_combout 
// )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[146]~53_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[146]~53_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[163]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[163]~63 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[163]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[162]~64 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[162]~64_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[145]~54_combout 
// )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[145]~54_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[145]~54_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[162]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[162]~64 .lut_mask = 16'hAAAC;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[162]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[161]~65 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[161]~65_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[144]~55_combout 
// )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[144]~55_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[144]~55_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[161]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[161]~65 .lut_mask = 16'hCDC8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[161]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[160]~66 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[160]~66_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & (((\Controller|ulaRg|Bank|Mux10~9_combout )))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\Controller|ulaRg|Bank|Mux10~9_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ),
	.datab(\Controller|ulaRg|Bank|Mux10~9_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[170]~8_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[160]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[160]~66 .lut_mask = 16'hCCCA;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[160]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout  = (\Controller|ulaRg|in_B[0]~177_combout  & (\Controller|ulaRg|Bank|Mux11~9_combout  $ (VCC))) # (!\Controller|ulaRg|in_B[0]~177_combout  & 
// ((\Controller|ulaRg|Bank|Mux11~9_combout ) # (GND)))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1  = CARRY((\Controller|ulaRg|Bank|Mux11~9_combout ) # (!\Controller|ulaRg|in_B[0]~177_combout ))

	.dataa(\Controller|ulaRg|in_B[0]~177_combout ),
	.datab(\Controller|ulaRg|Bank|Mux11~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout  = (\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[160]~66_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[160]~66_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ) # (GND))))) # (!\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[160]~66_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[160]~66_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3  = CARRY((\Controller|ulaRg|in_B[1]~23_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[160]~66_combout ))) # (!\Controller|ulaRg|in_B[1]~23_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[160]~66_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 )))

	.dataa(\Controller|ulaRg|in_B[1]~23_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[160]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[161]~65_combout  $ (\Controller|ulaRg|in_B[2]~12_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[161]~65_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ) # (!\Controller|ulaRg|in_B[2]~12_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[161]~65_combout  & 
// (!\Controller|ulaRg|in_B[2]~12_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[161]~65_combout ),
	.datab(\Controller|ulaRg|in_B[2]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout  = (\Controller|ulaRg|in_B[3]~34_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[162]~64_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[162]~64_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ) # (GND))))) # (!\Controller|ulaRg|in_B[3]~34_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[162]~64_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[162]~64_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7  = CARRY((\Controller|ulaRg|in_B[3]~34_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[162]~64_combout ))) # (!\Controller|ulaRg|in_B[3]~34_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[162]~64_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 )))

	.dataa(\Controller|ulaRg|in_B[3]~34_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[162]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout  = ((\Controller|ulaRg|in_B[4]~45_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[163]~63_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9  = CARRY((\Controller|ulaRg|in_B[4]~45_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[163]~63_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 )) # (!\Controller|ulaRg|in_B[4]~45_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[163]~63_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ))))

	.dataa(\Controller|ulaRg|in_B[4]~45_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[163]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[164]~62_combout  & ((\Controller|ulaRg|in_B[5]~56_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 )) # (!\Controller|ulaRg|in_B[5]~56_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[164]~62_combout  & ((\Controller|ulaRg|in_B[5]~56_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[5]~56_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[164]~62_combout  & (\Controller|ulaRg|in_B[5]~56_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[164]~62_combout  & ((\Controller|ulaRg|in_B[5]~56_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[164]~62_combout ),
	.datab(\Controller|ulaRg|in_B[5]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout  = ((\Controller|ulaRg|in_B[6]~133_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[165]~61_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13  = CARRY((\Controller|ulaRg|in_B[6]~133_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[165]~61_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 )) # (!\Controller|ulaRg|in_B[6]~133_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[165]~61_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ))))

	.dataa(\Controller|ulaRg|in_B[6]~133_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[165]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[166]~60_combout  & ((\Controller|ulaRg|in_B[7]~67_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 )) # (!\Controller|ulaRg|in_B[7]~67_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[166]~60_combout  & ((\Controller|ulaRg|in_B[7]~67_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[7]~67_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[166]~60_combout  & (\Controller|ulaRg|in_B[7]~67_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[166]~60_combout  & ((\Controller|ulaRg|in_B[7]~67_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[166]~60_combout ),
	.datab(\Controller|ulaRg|in_B[7]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout  = ((\Controller|ulaRg|in_B[8]~100_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[167]~59_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17  = CARRY((\Controller|ulaRg|in_B[8]~100_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[167]~59_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 )) # (!\Controller|ulaRg|in_B[8]~100_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[167]~59_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ))))

	.dataa(\Controller|ulaRg|in_B[8]~100_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[167]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[168]~58_combout  & ((\Controller|ulaRg|in_B[9]~144_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 )) # (!\Controller|ulaRg|in_B[9]~144_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[168]~58_combout  & ((\Controller|ulaRg|in_B[9]~144_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[9]~144_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[168]~58_combout  & (\Controller|ulaRg|in_B[9]~144_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[168]~58_combout  & ((\Controller|ulaRg|in_B[9]~144_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[168]~58_combout ),
	.datab(\Controller|ulaRg|in_B[9]~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[169]~57_combout  $ (\Controller|ulaRg|in_B[10]~155_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[169]~57_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ) # (!\Controller|ulaRg|in_B[10]~155_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[169]~57_combout  & 
// (!\Controller|ulaRg|in_B[10]~155_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[169]~57_combout ),
	.datab(\Controller|ulaRg|in_B[10]~155_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  = (\Controller|ulaRg|in_B[11]~111_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[170]~56_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[170]~56_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ) # (GND))))) # (!\Controller|ulaRg|in_B[11]~111_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[170]~56_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[170]~56_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23  = CARRY((\Controller|ulaRg|in_B[11]~111_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[170]~56_combout ))) # (!\Controller|ulaRg|in_B[11]~111_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[170]~56_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 )))

	.dataa(\Controller|ulaRg|in_B[11]~111_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[170]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  = \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~42 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~42_combout  = (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & (\Controller|ulaRg|ULA0|inter_out~2_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ))

	.dataa(gnd),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout ),
	.datac(\Controller|ulaRg|ULA0|inter_out~2_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~42 .lut_mask = 16'h0030;
defparam \Controller|ulaRg|ULA0|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~43 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~43_combout  = (!\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & ((\Controller|ulaRg|ULA0|Add0~42_combout ) # ((\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT4  & \Controller|ulaRg|ULA0|Add0~7_combout ))))

	.dataa(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datac(\Controller|ulaRg|ULA0|Add0~7_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~42_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~43 .lut_mask = 16'h5540;
defparam \Controller|ulaRg|ULA0|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|out_ULA[4]~6 (
// Equation(s):
// \Controller|ulaRg|ULA0|out_ULA[4]~6_combout  = (!\Controller|Equal4~0_combout  & ((\Controller|ulaRg|ULA0|Add0~43_combout ) # ((\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & \Controller|ulaRg|ULA0|Add0~31_combout ))))

	.dataa(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datab(\Controller|Equal4~0_combout ),
	.datac(\Controller|ulaRg|ULA0|Add0~31_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~43_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|out_ULA[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|out_ULA[4]~6 .lut_mask = 16'h3320;
defparam \Controller|ulaRg|ULA0|out_ULA[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N9
dffeas \Controller|ulaRg|Bank|conteudo_ram[15][4] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|ULA0|out_ULA[4]~6_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[15][4] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux11~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux11~7_combout  = (\Controller|A1[0]~4_combout  & (((\Controller|A1[1]~5_combout )))) # (!\Controller|A1[0]~4_combout  & ((\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[14][4]~q ))) # 
// (!\Controller|A1[1]~5_combout  & (\Controller|ulaRg|Bank|conteudo_ram[12][4]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[12][4]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[14][4]~q ),
	.datac(\Controller|A1[0]~4_combout ),
	.datad(\Controller|A1[1]~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux11~7 .lut_mask = 16'hFC0A;
defparam \Controller|ulaRg|Bank|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux11~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux11~8_combout  = (\Controller|ulaRg|Bank|Mux11~7_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[15][4]~q ) # ((!\Controller|A1[0]~4_combout )))) # (!\Controller|ulaRg|Bank|Mux11~7_combout  & (((\Controller|A1[0]~4_combout  & 
// \Controller|ulaRg|Bank|conteudo_ram[13][4]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[15][4]~q ),
	.datab(\Controller|ulaRg|Bank|Mux11~7_combout ),
	.datac(\Controller|A1[0]~4_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[13][4]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux11~8 .lut_mask = 16'hBC8C;
defparam \Controller|ulaRg|Bank|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux11~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux11~4_combout  = (\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[1][4]~q ) # ((\Controller|A1[1]~5_combout )))) # (!\Controller|A1[0]~4_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[0][4]~q  & 
// !\Controller|A1[1]~5_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[1][4]~q ),
	.datab(\Controller|A1[0]~4_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[0][4]~q ),
	.datad(\Controller|A1[1]~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux11~4 .lut_mask = 16'hCCB8;
defparam \Controller|ulaRg|Bank|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux11~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux11~5_combout  = (\Controller|ulaRg|Bank|Mux11~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[3][4]~q ) # ((!\Controller|A1[1]~5_combout )))) # (!\Controller|ulaRg|Bank|Mux11~4_combout  & 
// (((\Controller|ulaRg|Bank|conteudo_ram[2][4]~q  & \Controller|A1[1]~5_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[3][4]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[2][4]~q ),
	.datac(\Controller|ulaRg|Bank|Mux11~4_combout ),
	.datad(\Controller|A1[1]~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux11~5 .lut_mask = 16'hACF0;
defparam \Controller|ulaRg|Bank|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux11~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux11~2_combout  = (\Controller|A1[0]~4_combout  & (\Controller|A1[1]~5_combout )) # (!\Controller|A1[0]~4_combout  & ((\Controller|A1[1]~5_combout  & (\Controller|ulaRg|Bank|conteudo_ram[6][4]~q )) # (!\Controller|A1[1]~5_combout  
// & ((\Controller|ulaRg|Bank|conteudo_ram[4][4]~q )))))

	.dataa(\Controller|A1[0]~4_combout ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[6][4]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[4][4]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux11~2 .lut_mask = 16'hD9C8;
defparam \Controller|ulaRg|Bank|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux11~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux11~3_combout  = (\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|Mux11~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[7][4]~q ))) # (!\Controller|ulaRg|Bank|Mux11~2_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[5][4]~q )))) # (!\Controller|A1[0]~4_combout  & (((\Controller|ulaRg|Bank|Mux11~2_combout ))))

	.dataa(\Controller|A1[0]~4_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[5][4]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[7][4]~q ),
	.datad(\Controller|ulaRg|Bank|Mux11~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux11~3 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|Bank|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux11~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux11~6_combout  = (\Controller|A1[2]~2_combout  & ((\Controller|A1[3]~3_combout ) # ((\Controller|ulaRg|Bank|Mux11~3_combout )))) # (!\Controller|A1[2]~2_combout  & (!\Controller|A1[3]~3_combout  & 
// (\Controller|ulaRg|Bank|Mux11~5_combout )))

	.dataa(\Controller|A1[2]~2_combout ),
	.datab(\Controller|A1[3]~3_combout ),
	.datac(\Controller|ulaRg|Bank|Mux11~5_combout ),
	.datad(\Controller|ulaRg|Bank|Mux11~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux11~6 .lut_mask = 16'hBA98;
defparam \Controller|ulaRg|Bank|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux11~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux11~0_combout  = (\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[9][4]~q ) # ((\Controller|A1[1]~5_combout )))) # (!\Controller|A1[0]~4_combout  & (((!\Controller|A1[1]~5_combout  & 
// \Controller|ulaRg|Bank|conteudo_ram[8][4]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[9][4]~q ),
	.datab(\Controller|A1[0]~4_combout ),
	.datac(\Controller|A1[1]~5_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[8][4]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux11~0 .lut_mask = 16'hCBC8;
defparam \Controller|ulaRg|Bank|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux11~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux11~1_combout  = (\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|Mux11~0_combout  & (\Controller|ulaRg|Bank|conteudo_ram[11][4]~q )) # (!\Controller|ulaRg|Bank|Mux11~0_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[10][4]~q ))))) # (!\Controller|A1[1]~5_combout  & (((\Controller|ulaRg|Bank|Mux11~0_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[11][4]~q ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[10][4]~q ),
	.datad(\Controller|ulaRg|Bank|Mux11~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux11~1 .lut_mask = 16'hBBC0;
defparam \Controller|ulaRg|Bank|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux11~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux11~9_combout  = (\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|Mux11~6_combout  & (\Controller|ulaRg|Bank|Mux11~8_combout )) # (!\Controller|ulaRg|Bank|Mux11~6_combout  & ((\Controller|ulaRg|Bank|Mux11~1_combout ))))) # 
// (!\Controller|A1[3]~3_combout  & (((\Controller|ulaRg|Bank|Mux11~6_combout ))))

	.dataa(\Controller|ulaRg|Bank|Mux11~8_combout ),
	.datab(\Controller|A1[3]~3_combout ),
	.datac(\Controller|ulaRg|Bank|Mux11~6_combout ),
	.datad(\Controller|ulaRg|Bank|Mux11~1_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux11~9 .lut_mask = 16'hBCB0;
defparam \Controller|ulaRg|Bank|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  = (!\Controller|A2[4]~14_combout  & (!\Controller|IorR~3_combout  & ((\Controller|ulaRg|in_B[15]~88_combout ) # (\Controller|ulaRg|in_B[14]~77_combout ))))

	.dataa(\Controller|A2[4]~14_combout ),
	.datab(\Controller|ulaRg|in_B[15]~88_combout ),
	.datac(\Controller|IorR~3_combout ),
	.datad(\Controller|ulaRg|in_B[14]~77_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11 .lut_mask = 16'h0504;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  = (!\Controller|IorR~3_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~0_combout )

	.dataa(\Controller|IorR~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10 .lut_mask = 16'h0055;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[187]~67 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[187]~67_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[170]~56_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[170]~56_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[170]~56_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[187]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[187]~67 .lut_mask = 16'hABA8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[187]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[186]~68 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[186]~68_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[169]~57_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[169]~57_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[169]~57_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[186]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[186]~68 .lut_mask = 16'hCDC8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[186]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[185]~69 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[185]~69_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[168]~58_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[168]~58_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[168]~58_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[185]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[185]~69 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[185]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[184]~70 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[184]~70_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[167]~59_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[167]~59_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[167]~59_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[184]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[184]~70 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[184]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[183]~71 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[183]~71_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[166]~60_combout )))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[166]~60_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[166]~60_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[183]~71_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[183]~71 .lut_mask = 16'hF0E4;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[183]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[182]~72 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[182]~72_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[165]~61_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[165]~61_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[165]~61_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[182]~72_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[182]~72 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[182]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[181]~73 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[181]~73_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[164]~62_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[164]~62_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[164]~62_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[181]~73_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[181]~73 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[181]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[180]~74 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[180]~74_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[163]~63_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[163]~63_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[163]~63_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[180]~74_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[180]~74 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[180]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[179]~75 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[179]~75_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[162]~64_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[162]~64_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[162]~64_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[179]~75_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[179]~75 .lut_mask = 16'hAAAC;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[179]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[178]~76 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[178]~76_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[161]~65_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[161]~65_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[161]~65_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[178]~76_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[178]~76 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[178]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[177]~77 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[177]~77_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[160]~66_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[160]~66_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[160]~66_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[177]~77_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[177]~77 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[177]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[176]~78 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[176]~78_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & (\Controller|ulaRg|Bank|Mux11~9_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\Controller|ulaRg|Bank|Mux11~9_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout )))))

	.dataa(\Controller|ulaRg|Bank|Mux11~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[187]~9_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[176]~78_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[176]~78 .lut_mask = 16'hAAAC;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[176]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout  = (\Controller|ulaRg|in_B[0]~177_combout  & (\Controller|ulaRg|Bank|Mux12~9_combout  $ (VCC))) # (!\Controller|ulaRg|in_B[0]~177_combout  & 
// ((\Controller|ulaRg|Bank|Mux12~9_combout ) # (GND)))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1  = CARRY((\Controller|ulaRg|Bank|Mux12~9_combout ) # (!\Controller|ulaRg|in_B[0]~177_combout ))

	.dataa(\Controller|ulaRg|in_B[0]~177_combout ),
	.datab(\Controller|ulaRg|Bank|Mux12~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[176]~78_combout  & ((\Controller|ulaRg|in_B[1]~23_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 )) # (!\Controller|ulaRg|in_B[1]~23_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[176]~78_combout  & ((\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[1]~23_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[176]~78_combout  & (\Controller|ulaRg|in_B[1]~23_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[176]~78_combout  & ((\Controller|ulaRg|in_B[1]~23_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[176]~78_combout ),
	.datab(\Controller|ulaRg|in_B[1]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout  = ((\Controller|ulaRg|in_B[2]~12_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[177]~77_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5  = CARRY((\Controller|ulaRg|in_B[2]~12_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[177]~77_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 )) # (!\Controller|ulaRg|in_B[2]~12_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[177]~77_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ))))

	.dataa(\Controller|ulaRg|in_B[2]~12_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[177]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout  = (\Controller|ulaRg|in_B[3]~34_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[178]~76_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[178]~76_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ) # (GND))))) # (!\Controller|ulaRg|in_B[3]~34_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[178]~76_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[178]~76_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7  = CARRY((\Controller|ulaRg|in_B[3]~34_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[178]~76_combout ))) # (!\Controller|ulaRg|in_B[3]~34_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[178]~76_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 )))

	.dataa(\Controller|ulaRg|in_B[3]~34_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[178]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout  = ((\Controller|ulaRg|in_B[4]~45_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[179]~75_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9  = CARRY((\Controller|ulaRg|in_B[4]~45_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[179]~75_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 )) # (!\Controller|ulaRg|in_B[4]~45_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[179]~75_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ))))

	.dataa(\Controller|ulaRg|in_B[4]~45_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[179]~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout  = (\Controller|ulaRg|in_B[5]~56_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[180]~74_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[180]~74_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ) # (GND))))) # (!\Controller|ulaRg|in_B[5]~56_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[180]~74_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[180]~74_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11  = CARRY((\Controller|ulaRg|in_B[5]~56_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[180]~74_combout ))) # (!\Controller|ulaRg|in_B[5]~56_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[180]~74_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 )))

	.dataa(\Controller|ulaRg|in_B[5]~56_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[180]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[181]~73_combout  $ (\Controller|ulaRg|in_B[6]~133_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[181]~73_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ) # (!\Controller|ulaRg|in_B[6]~133_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[181]~73_combout  & 
// (!\Controller|ulaRg|in_B[6]~133_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[181]~73_combout ),
	.datab(\Controller|ulaRg|in_B[6]~133_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout  = (\Controller|ulaRg|in_B[7]~67_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[182]~72_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[182]~72_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ) # (GND))))) # (!\Controller|ulaRg|in_B[7]~67_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[182]~72_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[182]~72_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15  = CARRY((\Controller|ulaRg|in_B[7]~67_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[182]~72_combout ))) # (!\Controller|ulaRg|in_B[7]~67_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[182]~72_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 )))

	.dataa(\Controller|ulaRg|in_B[7]~67_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[182]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[183]~71_combout  $ (\Controller|ulaRg|in_B[8]~100_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[183]~71_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ) # (!\Controller|ulaRg|in_B[8]~100_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[183]~71_combout  & 
// (!\Controller|ulaRg|in_B[8]~100_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[183]~71_combout ),
	.datab(\Controller|ulaRg|in_B[8]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[184]~70_combout  & ((\Controller|ulaRg|in_B[9]~144_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 )) # (!\Controller|ulaRg|in_B[9]~144_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[184]~70_combout  & ((\Controller|ulaRg|in_B[9]~144_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[9]~144_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[184]~70_combout  & (\Controller|ulaRg|in_B[9]~144_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[184]~70_combout  & ((\Controller|ulaRg|in_B[9]~144_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[184]~70_combout ),
	.datab(\Controller|ulaRg|in_B[9]~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[185]~69_combout  $ (\Controller|ulaRg|in_B[10]~155_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[185]~69_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ) # (!\Controller|ulaRg|in_B[10]~155_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[185]~69_combout  & 
// (!\Controller|ulaRg|in_B[10]~155_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[185]~69_combout ),
	.datab(\Controller|ulaRg|in_B[10]~155_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[186]~68_combout  & ((\Controller|ulaRg|in_B[11]~111_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 )) # (!\Controller|ulaRg|in_B[11]~111_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[186]~68_combout  & ((\Controller|ulaRg|in_B[11]~111_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[11]~111_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[186]~68_combout  & (\Controller|ulaRg|in_B[11]~111_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[186]~68_combout  & ((\Controller|ulaRg|in_B[11]~111_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[186]~68_combout ),
	.datab(\Controller|ulaRg|in_B[11]~111_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout  = ((\Controller|ulaRg|in_B[12]~122_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[187]~67_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25  = CARRY((\Controller|ulaRg|in_B[12]~122_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[187]~67_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 )) # (!\Controller|ulaRg|in_B[12]~122_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[187]~67_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ))))

	.dataa(\Controller|ulaRg|in_B[12]~122_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[187]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  = !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 .lut_mask = 16'h0F0F;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[204]~79 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[204]~79_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[187]~67_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[187]~67_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[187]~67_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[204]~79_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[204]~79 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[204]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[203]~80 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[203]~80_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[186]~68_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[186]~68_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[186]~68_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[203]~80_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[203]~80 .lut_mask = 16'hAAB8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[203]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[202]~81 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[202]~81_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[185]~69_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[185]~69_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[185]~69_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[202]~81_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[202]~81 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[202]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[201]~82 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[201]~82_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[184]~70_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[184]~70_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[184]~70_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[201]~82_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[201]~82 .lut_mask = 16'hCDC8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[201]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[200]~83 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[200]~83_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[183]~71_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[183]~71_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[183]~71_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[200]~83_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[200]~83 .lut_mask = 16'hABA8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[200]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[199]~84 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[199]~84_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[182]~72_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[182]~72_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[182]~72_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[199]~84_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[199]~84 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[199]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[198]~85 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[198]~85_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[181]~73_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[181]~73_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[181]~73_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[198]~85_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[198]~85 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[198]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[197]~86 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[197]~86_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[180]~74_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[180]~74_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[180]~74_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[197]~86_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[197]~86 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[197]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[196]~87 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[196]~87_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[179]~75_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[179]~75_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[179]~75_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[196]~87_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[196]~87 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[196]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[195]~88 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[195]~88_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[178]~76_combout )))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[178]~76_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[178]~76_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[195]~88_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[195]~88 .lut_mask = 16'hFE04;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[195]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[194]~89 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[194]~89_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[177]~77_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[177]~77_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[177]~77_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[194]~89_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[194]~89 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[194]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[193]~90 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[193]~90_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[176]~78_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[176]~78_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[176]~78_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[193]~90_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[193]~90 .lut_mask = 16'hABA8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[193]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[192]~91 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[192]~91_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & (((\Controller|ulaRg|Bank|Mux12~9_combout )))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\Controller|ulaRg|Bank|Mux12~9_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ),
	.datab(\Controller|ulaRg|Bank|Mux12~9_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[192]~91_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[192]~91 .lut_mask = 16'hCCCA;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[192]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout  = (\Controller|ulaRg|in_B[0]~177_combout  & (\Controller|ulaRg|Bank|Mux13~9_combout  $ (VCC))) # (!\Controller|ulaRg|in_B[0]~177_combout  & 
// ((\Controller|ulaRg|Bank|Mux13~9_combout ) # (GND)))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1  = CARRY((\Controller|ulaRg|Bank|Mux13~9_combout ) # (!\Controller|ulaRg|in_B[0]~177_combout ))

	.dataa(\Controller|ulaRg|in_B[0]~177_combout ),
	.datab(\Controller|ulaRg|Bank|Mux13~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[192]~91_combout  & ((\Controller|ulaRg|in_B[1]~23_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 )) # (!\Controller|ulaRg|in_B[1]~23_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[192]~91_combout  & ((\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[1]~23_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[192]~91_combout  & (\Controller|ulaRg|in_B[1]~23_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[192]~91_combout  & ((\Controller|ulaRg|in_B[1]~23_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[192]~91_combout ),
	.datab(\Controller|ulaRg|in_B[1]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[193]~90_combout  $ (\Controller|ulaRg|in_B[2]~12_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[193]~90_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ) # (!\Controller|ulaRg|in_B[2]~12_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[193]~90_combout  & 
// (!\Controller|ulaRg|in_B[2]~12_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[193]~90_combout ),
	.datab(\Controller|ulaRg|in_B[2]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout  = (\Controller|ulaRg|in_B[3]~34_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[194]~89_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[194]~89_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ) # (GND))))) # (!\Controller|ulaRg|in_B[3]~34_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[194]~89_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[194]~89_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7  = CARRY((\Controller|ulaRg|in_B[3]~34_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[194]~89_combout ))) # (!\Controller|ulaRg|in_B[3]~34_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[194]~89_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 )))

	.dataa(\Controller|ulaRg|in_B[3]~34_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[194]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout  = ((\Controller|ulaRg|in_B[4]~45_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[195]~88_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9  = CARRY((\Controller|ulaRg|in_B[4]~45_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[195]~88_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 )) # (!\Controller|ulaRg|in_B[4]~45_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[195]~88_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ))))

	.dataa(\Controller|ulaRg|in_B[4]~45_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[195]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout  = (\Controller|ulaRg|in_B[5]~56_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[196]~87_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[196]~87_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ) # (GND))))) # (!\Controller|ulaRg|in_B[5]~56_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[196]~87_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[196]~87_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11  = CARRY((\Controller|ulaRg|in_B[5]~56_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[196]~87_combout ))) # (!\Controller|ulaRg|in_B[5]~56_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[196]~87_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 )))

	.dataa(\Controller|ulaRg|in_B[5]~56_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[196]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[197]~86_combout  $ (\Controller|ulaRg|in_B[6]~133_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[197]~86_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ) # (!\Controller|ulaRg|in_B[6]~133_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[197]~86_combout  & 
// (!\Controller|ulaRg|in_B[6]~133_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[197]~86_combout ),
	.datab(\Controller|ulaRg|in_B[6]~133_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout  = (\Controller|ulaRg|in_B[7]~67_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[198]~85_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[198]~85_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ) # (GND))))) # (!\Controller|ulaRg|in_B[7]~67_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[198]~85_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[198]~85_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15  = CARRY((\Controller|ulaRg|in_B[7]~67_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[198]~85_combout ))) # (!\Controller|ulaRg|in_B[7]~67_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[198]~85_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 )))

	.dataa(\Controller|ulaRg|in_B[7]~67_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[198]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[199]~84_combout  $ (\Controller|ulaRg|in_B[8]~100_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[199]~84_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ) # (!\Controller|ulaRg|in_B[8]~100_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[199]~84_combout  & 
// (!\Controller|ulaRg|in_B[8]~100_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[199]~84_combout ),
	.datab(\Controller|ulaRg|in_B[8]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[200]~83_combout  & ((\Controller|ulaRg|in_B[9]~144_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 )) # (!\Controller|ulaRg|in_B[9]~144_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[200]~83_combout  & ((\Controller|ulaRg|in_B[9]~144_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[9]~144_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[200]~83_combout  & (\Controller|ulaRg|in_B[9]~144_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[200]~83_combout  & ((\Controller|ulaRg|in_B[9]~144_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[200]~83_combout ),
	.datab(\Controller|ulaRg|in_B[9]~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout  = ((\Controller|ulaRg|in_B[10]~155_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[201]~82_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21  = CARRY((\Controller|ulaRg|in_B[10]~155_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[201]~82_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 )) # (!\Controller|ulaRg|in_B[10]~155_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[201]~82_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ))))

	.dataa(\Controller|ulaRg|in_B[10]~155_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[201]~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[202]~81_combout  & ((\Controller|ulaRg|in_B[11]~111_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 )) # (!\Controller|ulaRg|in_B[11]~111_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[202]~81_combout  & ((\Controller|ulaRg|in_B[11]~111_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[11]~111_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[202]~81_combout  & (\Controller|ulaRg|in_B[11]~111_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[202]~81_combout  & ((\Controller|ulaRg|in_B[11]~111_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[202]~81_combout ),
	.datab(\Controller|ulaRg|in_B[11]~111_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[203]~80_combout  $ (\Controller|ulaRg|in_B[12]~122_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[203]~80_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ) # (!\Controller|ulaRg|in_B[12]~122_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[203]~80_combout  & 
// (!\Controller|ulaRg|in_B[12]~122_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[203]~80_combout ),
	.datab(\Controller|ulaRg|in_B[12]~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout  = (\Controller|ulaRg|in_B[13]~166_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[204]~79_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[204]~79_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ) # (GND))))) # (!\Controller|ulaRg|in_B[13]~166_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[204]~79_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[204]~79_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27  = CARRY((\Controller|ulaRg|in_B[13]~166_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[204]~79_combout ))) # (!\Controller|ulaRg|in_B[13]~166_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[204]~79_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 )))

	.dataa(\Controller|ulaRg|in_B[13]~166_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[204]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  = \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~6 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~6_combout  = (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & (\Controller|ulaRg|ULA0|inter_out~2_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datab(\Controller|ulaRg|ULA0|inter_out~2_combout ),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~6 .lut_mask = 16'h0044;
defparam \Controller|ulaRg|ULA0|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~8 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~8_combout  = (!\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & ((\Controller|ulaRg|ULA0|Add0~6_combout ) # ((\Controller|ulaRg|ULA0|Add0~7_combout  & \Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT2 ))))

	.dataa(\Controller|ulaRg|ULA0|Add0~7_combout ),
	.datab(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datac(\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datad(\Controller|ulaRg|ULA0|Add0~6_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~8 .lut_mask = 16'h3320;
defparam \Controller|ulaRg|ULA0|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~9 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~9_combout  = \Controller|ulaRg|in_B[2]~12_combout  $ (((\Controller|Equal6~1_combout ) # ((!\Controller|op[0]~0_combout  & \Controller|ulaRg|ULA0|inter_out~5_combout ))))

	.dataa(\Controller|ulaRg|in_B[2]~12_combout ),
	.datab(\Controller|op[0]~0_combout ),
	.datac(\Controller|Equal6~1_combout ),
	.datad(\Controller|ulaRg|ULA0|inter_out~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~9 .lut_mask = 16'h595A;
defparam \Controller|ulaRg|ULA0|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~10 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~10_combout  = \Controller|ulaRg|in_B[1]~23_combout  $ (((\Controller|Equal6~1_combout ) # ((\Controller|ulaRg|ULA0|inter_out~5_combout  & !\Controller|op[0]~0_combout ))))

	.dataa(\Controller|ulaRg|in_B[1]~23_combout ),
	.datab(\Controller|Equal6~1_combout ),
	.datac(\Controller|ulaRg|ULA0|inter_out~5_combout ),
	.datad(\Controller|op[0]~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~10 .lut_mask = 16'h6656;
defparam \Controller|ulaRg|ULA0|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~11 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~11_combout  = \Controller|ulaRg|in_B[0]~177_combout  $ (((\Controller|Equal6~1_combout ) # ((!\Controller|op[0]~0_combout  & \Controller|ulaRg|ULA0|inter_out~5_combout ))))

	.dataa(\Controller|ulaRg|in_B[0]~177_combout ),
	.datab(\Controller|op[0]~0_combout ),
	.datac(\Controller|Equal6~1_combout ),
	.datad(\Controller|ulaRg|ULA0|inter_out~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~11 .lut_mask = 16'h595A;
defparam \Controller|ulaRg|ULA0|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~13 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~13_cout  = CARRY(!\Controller|ulaRg|ULA0|inter_out~6_combout )

	.dataa(gnd),
	.datab(\Controller|ulaRg|ULA0|inter_out~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|Add0~13_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~13 .lut_mask = 16'h0033;
defparam \Controller|ulaRg|ULA0|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~14 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~14_combout  = (\Controller|ulaRg|Bank|Mux15~9_combout  & ((\Controller|ulaRg|ULA0|Add0~11_combout  & (!\Controller|ulaRg|ULA0|Add0~13_cout )) # (!\Controller|ulaRg|ULA0|Add0~11_combout  & (\Controller|ulaRg|ULA0|Add0~13_cout  & 
// VCC)))) # (!\Controller|ulaRg|Bank|Mux15~9_combout  & ((\Controller|ulaRg|ULA0|Add0~11_combout  & ((\Controller|ulaRg|ULA0|Add0~13_cout ) # (GND))) # (!\Controller|ulaRg|ULA0|Add0~11_combout  & (!\Controller|ulaRg|ULA0|Add0~13_cout ))))
// \Controller|ulaRg|ULA0|Add0~15  = CARRY((\Controller|ulaRg|Bank|Mux15~9_combout  & (\Controller|ulaRg|ULA0|Add0~11_combout  & !\Controller|ulaRg|ULA0|Add0~13_cout )) # (!\Controller|ulaRg|Bank|Mux15~9_combout  & ((\Controller|ulaRg|ULA0|Add0~11_combout ) 
// # (!\Controller|ulaRg|ULA0|Add0~13_cout ))))

	.dataa(\Controller|ulaRg|Bank|Mux15~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Add0~13_cout ),
	.combout(\Controller|ulaRg|ULA0|Add0~14_combout ),
	.cout(\Controller|ulaRg|ULA0|Add0~15 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~14 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~16 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~16_combout  = ((\Controller|ulaRg|ULA0|Add0~10_combout  $ (\Controller|ulaRg|Bank|Mux14~9_combout  $ (\Controller|ulaRg|ULA0|Add0~15 )))) # (GND)
// \Controller|ulaRg|ULA0|Add0~17  = CARRY((\Controller|ulaRg|ULA0|Add0~10_combout  & (\Controller|ulaRg|Bank|Mux14~9_combout  & !\Controller|ulaRg|ULA0|Add0~15 )) # (!\Controller|ulaRg|ULA0|Add0~10_combout  & ((\Controller|ulaRg|Bank|Mux14~9_combout ) # 
// (!\Controller|ulaRg|ULA0|Add0~15 ))))

	.dataa(\Controller|ulaRg|ULA0|Add0~10_combout ),
	.datab(\Controller|ulaRg|Bank|Mux14~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Add0~15 ),
	.combout(\Controller|ulaRg|ULA0|Add0~16_combout ),
	.cout(\Controller|ulaRg|ULA0|Add0~17 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~16 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~18 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~18_combout  = (\Controller|ulaRg|Bank|Mux13~9_combout  & ((\Controller|ulaRg|ULA0|Add0~9_combout  & (!\Controller|ulaRg|ULA0|Add0~17 )) # (!\Controller|ulaRg|ULA0|Add0~9_combout  & (\Controller|ulaRg|ULA0|Add0~17  & VCC)))) # 
// (!\Controller|ulaRg|Bank|Mux13~9_combout  & ((\Controller|ulaRg|ULA0|Add0~9_combout  & ((\Controller|ulaRg|ULA0|Add0~17 ) # (GND))) # (!\Controller|ulaRg|ULA0|Add0~9_combout  & (!\Controller|ulaRg|ULA0|Add0~17 ))))
// \Controller|ulaRg|ULA0|Add0~19  = CARRY((\Controller|ulaRg|Bank|Mux13~9_combout  & (\Controller|ulaRg|ULA0|Add0~9_combout  & !\Controller|ulaRg|ULA0|Add0~17 )) # (!\Controller|ulaRg|Bank|Mux13~9_combout  & ((\Controller|ulaRg|ULA0|Add0~9_combout ) # 
// (!\Controller|ulaRg|ULA0|Add0~17 ))))

	.dataa(\Controller|ulaRg|Bank|Mux13~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Add0~17 ),
	.combout(\Controller|ulaRg|ULA0|Add0~18_combout ),
	.cout(\Controller|ulaRg|ULA0|Add0~19 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~18 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|out_ULA[2]~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|out_ULA[2]~0_combout  = (!\Controller|Equal4~0_combout  & ((\Controller|ulaRg|ULA0|Add0~8_combout ) # ((\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & \Controller|ulaRg|ULA0|Add0~18_combout ))))

	.dataa(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datab(\Controller|Equal4~0_combout ),
	.datac(\Controller|ulaRg|ULA0|Add0~8_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~18_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|out_ULA[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|out_ULA[2]~0 .lut_mask = 16'h3230;
defparam \Controller|ulaRg|ULA0|out_ULA[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[1][2]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[1][2]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[2]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[2]~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][2]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N1
dffeas \Controller|ulaRg|Bank|conteudo_ram[1][2] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[1][2] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux13~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux13~4_combout  = (\Controller|A1[0]~4_combout  & (((\Controller|A1[1]~5_combout )))) # (!\Controller|A1[0]~4_combout  & ((\Controller|A1[1]~5_combout  & (\Controller|ulaRg|Bank|conteudo_ram[2][2]~q )) # 
// (!\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[0][2]~q )))))

	.dataa(\Controller|A1[0]~4_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[2][2]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[0][2]~q ),
	.datad(\Controller|A1[1]~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux13~4 .lut_mask = 16'hEE50;
defparam \Controller|ulaRg|Bank|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux13~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux13~5_combout  = (\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|Mux13~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[3][2]~q ))) # (!\Controller|ulaRg|Bank|Mux13~4_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[1][2]~q )))) # (!\Controller|A1[0]~4_combout  & (((\Controller|ulaRg|Bank|Mux13~4_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[1][2]~q ),
	.datab(\Controller|A1[0]~4_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[3][2]~q ),
	.datad(\Controller|ulaRg|Bank|Mux13~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux13~5 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|Bank|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux13~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux13~2_combout  = (\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[10][2]~q ) # ((\Controller|A1[0]~4_combout )))) # (!\Controller|A1[1]~5_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[8][2]~q  & 
// !\Controller|A1[0]~4_combout ))))

	.dataa(\Controller|A1[1]~5_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[10][2]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[8][2]~q ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux13~2 .lut_mask = 16'hAAD8;
defparam \Controller|ulaRg|Bank|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux13~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux13~3_combout  = (\Controller|ulaRg|Bank|Mux13~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[11][2]~q ) # ((!\Controller|A1[0]~4_combout )))) # (!\Controller|ulaRg|Bank|Mux13~2_combout  & 
// (((\Controller|ulaRg|Bank|conteudo_ram[9][2]~q  & \Controller|A1[0]~4_combout ))))

	.dataa(\Controller|ulaRg|Bank|Mux13~2_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[11][2]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[9][2]~q ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux13~3 .lut_mask = 16'hD8AA;
defparam \Controller|ulaRg|Bank|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux13~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux13~6_combout  = (\Controller|A1[3]~3_combout  & (((\Controller|A1[2]~2_combout ) # (\Controller|ulaRg|Bank|Mux13~3_combout )))) # (!\Controller|A1[3]~3_combout  & (\Controller|ulaRg|Bank|Mux13~5_combout  & 
// (!\Controller|A1[2]~2_combout )))

	.dataa(\Controller|A1[3]~3_combout ),
	.datab(\Controller|ulaRg|Bank|Mux13~5_combout ),
	.datac(\Controller|A1[2]~2_combout ),
	.datad(\Controller|ulaRg|Bank|Mux13~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux13~6 .lut_mask = 16'hAEA4;
defparam \Controller|ulaRg|Bank|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux13~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux13~7_combout  = (\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[13][2]~q ) # ((\Controller|A1[1]~5_combout )))) # (!\Controller|A1[0]~4_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[12][2]~q  & 
// !\Controller|A1[1]~5_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[13][2]~q ),
	.datab(\Controller|A1[0]~4_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[12][2]~q ),
	.datad(\Controller|A1[1]~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux13~7 .lut_mask = 16'hCCB8;
defparam \Controller|ulaRg|Bank|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux13~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux13~8_combout  = (\Controller|ulaRg|Bank|Mux13~7_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[15][2]~q ) # (!\Controller|A1[1]~5_combout )))) # (!\Controller|ulaRg|Bank|Mux13~7_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[14][2]~q  & (\Controller|A1[1]~5_combout )))

	.dataa(\Controller|ulaRg|Bank|Mux13~7_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[14][2]~q ),
	.datac(\Controller|A1[1]~5_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[15][2]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux13~8 .lut_mask = 16'hEA4A;
defparam \Controller|ulaRg|Bank|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux13~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux13~0_combout  = (\Controller|A1[1]~5_combout  & (((\Controller|A1[0]~4_combout )))) # (!\Controller|A1[1]~5_combout  & ((\Controller|A1[0]~4_combout  & (\Controller|ulaRg|Bank|conteudo_ram[5][2]~q )) # 
// (!\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[4][2]~q )))))

	.dataa(\Controller|A1[1]~5_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[5][2]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[4][2]~q ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux13~0 .lut_mask = 16'hEE50;
defparam \Controller|ulaRg|Bank|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux13~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux13~1_combout  = (\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|Mux13~0_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[7][2]~q ))) # (!\Controller|ulaRg|Bank|Mux13~0_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[6][2]~q )))) # (!\Controller|A1[1]~5_combout  & (\Controller|ulaRg|Bank|Mux13~0_combout ))

	.dataa(\Controller|A1[1]~5_combout ),
	.datab(\Controller|ulaRg|Bank|Mux13~0_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[6][2]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[7][2]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux13~1 .lut_mask = 16'hEC64;
defparam \Controller|ulaRg|Bank|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux13~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux13~9_combout  = (\Controller|ulaRg|Bank|Mux13~6_combout  & ((\Controller|ulaRg|Bank|Mux13~8_combout ) # ((!\Controller|A1[2]~2_combout )))) # (!\Controller|ulaRg|Bank|Mux13~6_combout  & (((\Controller|ulaRg|Bank|Mux13~1_combout  
// & \Controller|A1[2]~2_combout ))))

	.dataa(\Controller|ulaRg|Bank|Mux13~6_combout ),
	.datab(\Controller|ulaRg|Bank|Mux13~8_combout ),
	.datac(\Controller|ulaRg|Bank|Mux13~1_combout ),
	.datad(\Controller|A1[2]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux13~9 .lut_mask = 16'hD8AA;
defparam \Controller|ulaRg|Bank|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~89 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~89_combout  = (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\Controller|ulaRg|ULA0|inter_out~2_combout  & ((\Controller|IorR~3_combout ) # 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~0_combout ))))

	.dataa(\Controller|IorR~3_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[154]~0_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\Controller|ulaRg|ULA0|inter_out~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~89 .lut_mask = 16'h0E00;
defparam \Controller|ulaRg|ULA0|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~24 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~24_combout  = (!\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & ((\Controller|ulaRg|ULA0|Add0~89_combout ) # ((\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT3  & \Controller|ulaRg|ULA0|Add0~7_combout ))))

	.dataa(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datac(\Controller|ulaRg|ULA0|Add0~7_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~89_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~24 .lut_mask = 16'h5540;
defparam \Controller|ulaRg|ULA0|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|out_ULA[3]~3 (
// Equation(s):
// \Controller|ulaRg|ULA0|out_ULA[3]~3_combout  = (!\Controller|Equal4~0_combout  & ((\Controller|ulaRg|ULA0|Add0~24_combout ) # ((\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & \Controller|ulaRg|ULA0|Add0~26_combout ))))

	.dataa(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~26_combout ),
	.datac(\Controller|Equal4~0_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~24_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|out_ULA[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|out_ULA[3]~3 .lut_mask = 16'h0F08;
defparam \Controller|ulaRg|ULA0|out_ULA[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[13][3]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[13][3]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[13][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][3]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[13][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N1
dffeas \Controller|ulaRg|Bank|conteudo_ram[13][3] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[13][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[13][3] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[3]~24 (
// Equation(s):
// \Controller|ulaRg|in_B[3]~24_combout  = (\Controller|A2[2]~12_combout  & (((\Controller|A2[3]~13_combout )))) # (!\Controller|A2[2]~12_combout  & ((\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[9][3]~q ))) # 
// (!\Controller|A2[3]~13_combout  & (\Controller|ulaRg|Bank|conteudo_ram[1][3]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[1][3]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[9][3]~q ),
	.datac(\Controller|A2[2]~12_combout ),
	.datad(\Controller|A2[3]~13_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[3]~24 .lut_mask = 16'hFC0A;
defparam \Controller|ulaRg|in_B[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[3]~25 (
// Equation(s):
// \Controller|ulaRg|in_B[3]~25_combout  = (\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|in_B[3]~24_combout  & (\Controller|ulaRg|Bank|conteudo_ram[13][3]~q )) # (!\Controller|ulaRg|in_B[3]~24_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[5][3]~q 
// ))))) # (!\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|in_B[3]~24_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[13][3]~q ),
	.datab(\Controller|A2[2]~12_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[5][3]~q ),
	.datad(\Controller|ulaRg|in_B[3]~24_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[3]~25 .lut_mask = 16'hBBC0;
defparam \Controller|ulaRg|in_B[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[3]~28 (
// Equation(s):
// \Controller|ulaRg|in_B[3]~28_combout  = (\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[4][3]~q ) # ((\Controller|A2[3]~13_combout )))) # (!\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[0][3]~q  & 
// !\Controller|A2[3]~13_combout ))))

	.dataa(\Controller|A2[2]~12_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[4][3]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[0][3]~q ),
	.datad(\Controller|A2[3]~13_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[3]~28 .lut_mask = 16'hAAD8;
defparam \Controller|ulaRg|in_B[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[3]~29 (
// Equation(s):
// \Controller|ulaRg|in_B[3]~29_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|in_B[3]~28_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[12][3]~q ))) # (!\Controller|ulaRg|in_B[3]~28_combout  & (\Controller|ulaRg|Bank|conteudo_ram[8][3]~q 
// )))) # (!\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|in_B[3]~28_combout ))))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[8][3]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[12][3]~q ),
	.datad(\Controller|ulaRg|in_B[3]~28_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[3]~29 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|in_B[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[3]~26 (
// Equation(s):
// \Controller|ulaRg|in_B[3]~26_combout  = (\Controller|A2[3]~13_combout  & (((\Controller|A2[2]~12_combout )))) # (!\Controller|A2[3]~13_combout  & ((\Controller|A2[2]~12_combout  & (\Controller|ulaRg|Bank|conteudo_ram[6][3]~q )) # 
// (!\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[2][3]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[6][3]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[2][3]~q ),
	.datac(\Controller|A2[3]~13_combout ),
	.datad(\Controller|A2[2]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[3]~26 .lut_mask = 16'hFA0C;
defparam \Controller|ulaRg|in_B[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[3]~27 (
// Equation(s):
// \Controller|ulaRg|in_B[3]~27_combout  = (\Controller|A2[3]~13_combout  & ((\Controller|ulaRg|in_B[3]~26_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[14][3]~q ))) # (!\Controller|ulaRg|in_B[3]~26_combout  & (\Controller|ulaRg|Bank|conteudo_ram[10][3]~q 
// )))) # (!\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|in_B[3]~26_combout ))))

	.dataa(\Controller|A2[3]~13_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[10][3]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[14][3]~q ),
	.datad(\Controller|ulaRg|in_B[3]~26_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[3]~27 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|in_B[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[3]~30 (
// Equation(s):
// \Controller|ulaRg|in_B[3]~30_combout  = (\Controller|A2[0]~11_combout  & (\Controller|A2[1]~10_combout )) # (!\Controller|A2[0]~11_combout  & ((\Controller|A2[1]~10_combout  & ((\Controller|ulaRg|in_B[3]~27_combout ))) # (!\Controller|A2[1]~10_combout  & 
// (\Controller|ulaRg|in_B[3]~29_combout ))))

	.dataa(\Controller|A2[0]~11_combout ),
	.datab(\Controller|A2[1]~10_combout ),
	.datac(\Controller|ulaRg|in_B[3]~29_combout ),
	.datad(\Controller|ulaRg|in_B[3]~27_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[3]~30 .lut_mask = 16'hDC98;
defparam \Controller|ulaRg|in_B[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[3]~31 (
// Equation(s):
// \Controller|ulaRg|in_B[3]~31_combout  = (\Controller|A2[3]~13_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[11][3]~q ) # (\Controller|A2[2]~12_combout )))) # (!\Controller|A2[3]~13_combout  & (\Controller|ulaRg|Bank|conteudo_ram[3][3]~q  & 
// ((!\Controller|A2[2]~12_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[3][3]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[11][3]~q ),
	.datac(\Controller|A2[3]~13_combout ),
	.datad(\Controller|A2[2]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[3]~31 .lut_mask = 16'hF0CA;
defparam \Controller|ulaRg|in_B[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[3]~32 (
// Equation(s):
// \Controller|ulaRg|in_B[3]~32_combout  = (\Controller|A2[2]~12_combout  & ((\Controller|ulaRg|in_B[3]~31_combout  & (\Controller|ulaRg|Bank|conteudo_ram[15][3]~q )) # (!\Controller|ulaRg|in_B[3]~31_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[7][3]~q 
// ))))) # (!\Controller|A2[2]~12_combout  & (((\Controller|ulaRg|in_B[3]~31_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[15][3]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[7][3]~q ),
	.datac(\Controller|A2[2]~12_combout ),
	.datad(\Controller|ulaRg|in_B[3]~31_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[3]~32 .lut_mask = 16'hAFC0;
defparam \Controller|ulaRg|in_B[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[3]~33 (
// Equation(s):
// \Controller|ulaRg|in_B[3]~33_combout  = (\Controller|A2[0]~11_combout  & ((\Controller|ulaRg|in_B[3]~30_combout  & ((\Controller|ulaRg|in_B[3]~32_combout ))) # (!\Controller|ulaRg|in_B[3]~30_combout  & (\Controller|ulaRg|in_B[3]~25_combout )))) # 
// (!\Controller|A2[0]~11_combout  & (((\Controller|ulaRg|in_B[3]~30_combout ))))

	.dataa(\Controller|A2[0]~11_combout ),
	.datab(\Controller|ulaRg|in_B[3]~25_combout ),
	.datac(\Controller|ulaRg|in_B[3]~30_combout ),
	.datad(\Controller|ulaRg|in_B[3]~32_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[3]~33 .lut_mask = 16'hF858;
defparam \Controller|ulaRg|in_B[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|in_B[3]~34 (
// Equation(s):
// \Controller|ulaRg|in_B[3]~34_combout  = (\Controller|pcall|r0m|instr [3] & ((\Controller|ulaRg|in_B[3]~11_combout ) # ((\Controller|ulaRg|in_B[2]~10_combout  & \Controller|ulaRg|in_B[3]~33_combout )))) # (!\Controller|pcall|r0m|instr [3] & 
// (((\Controller|ulaRg|in_B[2]~10_combout  & \Controller|ulaRg|in_B[3]~33_combout ))))

	.dataa(\Controller|pcall|r0m|instr [3]),
	.datab(\Controller|ulaRg|in_B[3]~11_combout ),
	.datac(\Controller|ulaRg|in_B[2]~10_combout ),
	.datad(\Controller|ulaRg|in_B[3]~33_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|in_B[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|in_B[3]~34 .lut_mask = 16'hF888;
defparam \Controller|ulaRg|in_B[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Equal3~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|Equal3~0_combout  = (!\Controller|ulaRg|in_B[3]~34_combout  & (!\Controller|ulaRg|in_B[2]~12_combout  & (!\Controller|ulaRg|in_B[1]~23_combout  & !\Controller|ulaRg|in_B[4]~45_combout )))

	.dataa(\Controller|ulaRg|in_B[3]~34_combout ),
	.datab(\Controller|ulaRg|in_B[2]~12_combout ),
	.datac(\Controller|ulaRg|in_B[1]~23_combout ),
	.datad(\Controller|ulaRg|in_B[4]~45_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Equal3~0 .lut_mask = 16'h0001;
defparam \Controller|ulaRg|ULA0|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Equal3~1 (
// Equation(s):
// \Controller|ulaRg|ULA0|Equal3~1_combout  = (!\Controller|ulaRg|in_B[15]~89_combout  & (!\Controller|ulaRg|in_B[14]~78_combout  & (!\Controller|ulaRg|in_B[7]~67_combout  & !\Controller|ulaRg|in_B[5]~56_combout )))

	.dataa(\Controller|ulaRg|in_B[15]~89_combout ),
	.datab(\Controller|ulaRg|in_B[14]~78_combout ),
	.datac(\Controller|ulaRg|in_B[7]~67_combout ),
	.datad(\Controller|ulaRg|in_B[5]~56_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Equal3~1 .lut_mask = 16'h0001;
defparam \Controller|ulaRg|ULA0|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Equal3~2 (
// Equation(s):
// \Controller|ulaRg|ULA0|Equal3~2_combout  = (\Controller|ulaRg|ULA0|Equal3~1_combout  & (!\Controller|ulaRg|in_B[11]~111_combout  & (!\Controller|ulaRg|in_B[12]~122_combout  & !\Controller|ulaRg|in_B[8]~100_combout )))

	.dataa(\Controller|ulaRg|ULA0|Equal3~1_combout ),
	.datab(\Controller|ulaRg|in_B[11]~111_combout ),
	.datac(\Controller|ulaRg|in_B[12]~122_combout ),
	.datad(\Controller|ulaRg|in_B[8]~100_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Equal3~2 .lut_mask = 16'h0002;
defparam \Controller|ulaRg|ULA0|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Equal3~3 (
// Equation(s):
// \Controller|ulaRg|ULA0|Equal3~3_combout  = (!\Controller|ulaRg|in_B[10]~155_combout  & (!\Controller|ulaRg|in_B[9]~144_combout  & (!\Controller|ulaRg|in_B[6]~133_combout  & !\Controller|ulaRg|in_B[13]~166_combout )))

	.dataa(\Controller|ulaRg|in_B[10]~155_combout ),
	.datab(\Controller|ulaRg|in_B[9]~144_combout ),
	.datac(\Controller|ulaRg|in_B[6]~133_combout ),
	.datad(\Controller|ulaRg|in_B[13]~166_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Equal3~3 .lut_mask = 16'h0001;
defparam \Controller|ulaRg|ULA0|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Equal3~4 (
// Equation(s):
// \Controller|ulaRg|ULA0|Equal3~4_combout  = (!\Controller|ulaRg|in_B[0]~177_combout  & (\Controller|ulaRg|ULA0|Equal3~0_combout  & (\Controller|ulaRg|ULA0|Equal3~2_combout  & \Controller|ulaRg|ULA0|Equal3~3_combout )))

	.dataa(\Controller|ulaRg|in_B[0]~177_combout ),
	.datab(\Controller|ulaRg|ULA0|Equal3~0_combout ),
	.datac(\Controller|ulaRg|ULA0|Equal3~2_combout ),
	.datad(\Controller|ulaRg|ULA0|Equal3~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Equal3~4 .lut_mask = 16'h4000;
defparam \Controller|ulaRg|ULA0|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|inter_out~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|inter_out~0_combout  = (\Controller|op[2]~1_combout  & (\Controller|pcall|r0m|instr [10] & (\Controller|A1~0_combout  & \Controller|pcall|r0m|instr [9]))) # (!\Controller|op[2]~1_combout  & (((!\Controller|pcall|r0m|instr [10] & 
// !\Controller|pcall|r0m|instr [9])) # (!\Controller|A1~0_combout )))

	.dataa(\Controller|op[2]~1_combout ),
	.datab(\Controller|pcall|r0m|instr [10]),
	.datac(\Controller|A1~0_combout ),
	.datad(\Controller|pcall|r0m|instr [9]),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|inter_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|inter_out~0 .lut_mask = 16'h8515;
defparam \Controller|ulaRg|ULA0|inter_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|inter_out~2 (
// Equation(s):
// \Controller|ulaRg|ULA0|inter_out~2_combout  = (\Controller|Equal10~0_combout  & (\Controller|op[0]~0_combout  & (!\Controller|ulaRg|ULA0|Equal3~4_combout  & \Controller|ulaRg|ULA0|inter_out~0_combout )))

	.dataa(\Controller|Equal10~0_combout ),
	.datab(\Controller|op[0]~0_combout ),
	.datac(\Controller|ulaRg|ULA0|Equal3~4_combout ),
	.datad(\Controller|ulaRg|ULA0|inter_out~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|inter_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|inter_out~2 .lut_mask = 16'h0800;
defparam \Controller|ulaRg|ULA0|inter_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N6
fiftyfivenm_lcell_comb \Controller|op[5]~2 (
// Equation(s):
// \Controller|op[5]~2_combout  = (\Controller|pcall|r0m|instr [10] & (\Controller|pcall|uctl|mq|state [0] $ (\Controller|pcall|uctl|mq|state [1])))

	.dataa(\Controller|pcall|uctl|mq|state [0]),
	.datab(\Controller|pcall|r0m|instr [10]),
	.datac(gnd),
	.datad(\Controller|pcall|uctl|mq|state [1]),
	.cin(gnd),
	.combout(\Controller|op[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|op[5]~2 .lut_mask = 16'h4488;
defparam \Controller|op[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|inter_out[0]~3 (
// Equation(s):
// \Controller|ulaRg|ULA0|inter_out[0]~3_combout  = (!\Controller|pcall|r0m|instr [6] & (\Controller|pcall|r0m|instr [5] & (\Controller|pcall|uctl|mq|state [0] $ (\Controller|pcall|uctl|mq|state [1]))))

	.dataa(\Controller|pcall|r0m|instr [6]),
	.datab(\Controller|pcall|r0m|instr [5]),
	.datac(\Controller|pcall|uctl|mq|state [0]),
	.datad(\Controller|pcall|uctl|mq|state [1]),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|inter_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|inter_out[0]~3 .lut_mask = 16'h0440;
defparam \Controller|ulaRg|ULA0|inter_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~7 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~7_combout  = (!\Controller|ulaRg|ULA0|inter_out~2_combout  & (\Controller|ulaRg|ULA0|Equal0~0_combout  & (!\Controller|op[5]~2_combout  & \Controller|ulaRg|ULA0|inter_out[0]~3_combout )))

	.dataa(\Controller|ulaRg|ULA0|inter_out~2_combout ),
	.datab(\Controller|ulaRg|ULA0|Equal0~0_combout ),
	.datac(\Controller|op[5]~2_combout ),
	.datad(\Controller|ulaRg|ULA0|inter_out[0]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~7 .lut_mask = 16'h0400;
defparam \Controller|ulaRg|ULA0|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~22 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~22_combout  = (\Controller|ulaRg|ULA0|Add0~7_combout  & (\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~dataout  & !\Controller|ulaRg|ULA0|inter_out[0]~9_combout ))

	.dataa(\Controller|ulaRg|ULA0|Add0~7_combout ),
	.datab(\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~dataout ),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~22 .lut_mask = 16'h0088;
defparam \Controller|ulaRg|ULA0|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[221]~92 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[221]~92_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[204]~79_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[204]~79_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[204]~79_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[221]~92_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[221]~92 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[221]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[220]~93 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[220]~93_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[203]~80_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[203]~80_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[203]~80_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[220]~93_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[220]~93 .lut_mask = 16'hAAB8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[220]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[219]~94 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[219]~94_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[202]~81_combout )))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[202]~81_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[202]~81_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[219]~94_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[219]~94 .lut_mask = 16'hFE04;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[219]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[218]~95 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[218]~95_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[201]~82_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[201]~82_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[201]~82_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[218]~95_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[218]~95 .lut_mask = 16'hAAB8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[218]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[217]~96 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[217]~96_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[200]~83_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[200]~83_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[200]~83_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[217]~96_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[217]~96 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[217]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[216]~97 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[216]~97_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[199]~84_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[199]~84_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[199]~84_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[216]~97_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[216]~97 .lut_mask = 16'hAAB8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[216]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[215]~98 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[215]~98_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[198]~85_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[198]~85_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[198]~85_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[215]~98_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[215]~98 .lut_mask = 16'hCDC8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[215]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[214]~99 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[214]~99_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[197]~86_combout )))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[197]~86_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[197]~86_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[214]~99_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[214]~99 .lut_mask = 16'hF0E2;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[214]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[213]~100 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[213]~100_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[196]~87_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[196]~87_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[196]~87_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[213]~100_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[213]~100 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[213]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[212]~101 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[212]~101_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[195]~88_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[195]~88_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[195]~88_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[212]~101_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[212]~101 .lut_mask = 16'hAAB8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[212]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[211]~102 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[211]~102_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[194]~89_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[194]~89_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[194]~89_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[211]~102_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[211]~102 .lut_mask = 16'hCCD8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[211]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[210]~103 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[210]~103_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[193]~90_combout )))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[193]~90_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[193]~90_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[210]~103_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[210]~103 .lut_mask = 16'hF0E4;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[210]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[209]~104 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[209]~104_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[192]~91_combout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[192]~91_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[192]~91_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[209]~104_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[209]~104 .lut_mask = 16'hAAAC;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[209]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[208]~105 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[208]~105_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & (((\Controller|ulaRg|Bank|Mux13~9_combout )))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\Controller|ulaRg|Bank|Mux13~9_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ),
	.datab(\Controller|ulaRg|Bank|Mux13~9_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[208]~105_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[208]~105 .lut_mask = 16'hCCCA;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[208]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout  = (\Controller|ulaRg|Bank|Mux14~9_combout  & ((GND) # (!\Controller|ulaRg|in_B[0]~177_combout ))) # (!\Controller|ulaRg|Bank|Mux14~9_combout  & 
// (\Controller|ulaRg|in_B[0]~177_combout  $ (GND)))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1  = CARRY((\Controller|ulaRg|Bank|Mux14~9_combout ) # (!\Controller|ulaRg|in_B[0]~177_combout ))

	.dataa(\Controller|ulaRg|Bank|Mux14~9_combout ),
	.datab(\Controller|ulaRg|in_B[0]~177_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout  = (\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[208]~105_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[208]~105_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ) # (GND))))) # (!\Controller|ulaRg|in_B[1]~23_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[208]~105_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[208]~105_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3  = CARRY((\Controller|ulaRg|in_B[1]~23_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[208]~105_combout ))) # (!\Controller|ulaRg|in_B[1]~23_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[208]~105_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 )))

	.dataa(\Controller|ulaRg|in_B[1]~23_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[208]~105_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout  = ((\Controller|ulaRg|in_B[2]~12_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[209]~104_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5  = CARRY((\Controller|ulaRg|in_B[2]~12_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[209]~104_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 )) # (!\Controller|ulaRg|in_B[2]~12_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[209]~104_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ))))

	.dataa(\Controller|ulaRg|in_B[2]~12_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[209]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout  = (\Controller|ulaRg|in_B[3]~34_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[210]~103_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[210]~103_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ) # (GND))))) # (!\Controller|ulaRg|in_B[3]~34_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[210]~103_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[210]~103_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7  = CARRY((\Controller|ulaRg|in_B[3]~34_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[210]~103_combout ))) # (!\Controller|ulaRg|in_B[3]~34_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[210]~103_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 )))

	.dataa(\Controller|ulaRg|in_B[3]~34_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[210]~103_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[211]~102_combout  $ (\Controller|ulaRg|in_B[4]~45_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[211]~102_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ) # (!\Controller|ulaRg|in_B[4]~45_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[211]~102_combout  & 
// (!\Controller|ulaRg|in_B[4]~45_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[211]~102_combout ),
	.datab(\Controller|ulaRg|in_B[4]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout  = (\Controller|ulaRg|in_B[5]~56_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[212]~101_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[212]~101_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ) # (GND))))) # (!\Controller|ulaRg|in_B[5]~56_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[212]~101_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[212]~101_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11  = CARRY((\Controller|ulaRg|in_B[5]~56_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[212]~101_combout ))) # (!\Controller|ulaRg|in_B[5]~56_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[212]~101_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 )))

	.dataa(\Controller|ulaRg|in_B[5]~56_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[212]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout  = ((\Controller|ulaRg|in_B[6]~133_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[213]~100_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13  = CARRY((\Controller|ulaRg|in_B[6]~133_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[213]~100_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 )) # (!\Controller|ulaRg|in_B[6]~133_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[213]~100_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ))))

	.dataa(\Controller|ulaRg|in_B[6]~133_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[213]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout  = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[214]~99_combout  & ((\Controller|ulaRg|in_B[7]~67_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 )) # (!\Controller|ulaRg|in_B[7]~67_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13  & VCC)))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[214]~99_combout  & ((\Controller|ulaRg|in_B[7]~67_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ) # (GND))) # 
// (!\Controller|ulaRg|in_B[7]~67_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[214]~99_combout  & (\Controller|ulaRg|in_B[7]~67_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[214]~99_combout  & ((\Controller|ulaRg|in_B[7]~67_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[214]~99_combout ),
	.datab(\Controller|ulaRg|in_B[7]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 .lut_mask = 16'h694D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[215]~98_combout  $ (\Controller|ulaRg|in_B[8]~100_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[215]~98_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ) # (!\Controller|ulaRg|in_B[8]~100_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[215]~98_combout  & 
// (!\Controller|ulaRg|in_B[8]~100_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[215]~98_combout ),
	.datab(\Controller|ulaRg|in_B[8]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout  = (\Controller|ulaRg|in_B[9]~144_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[216]~97_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[216]~97_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ) # (GND))))) # (!\Controller|ulaRg|in_B[9]~144_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[216]~97_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[216]~97_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19  = CARRY((\Controller|ulaRg|in_B[9]~144_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[216]~97_combout ))) # (!\Controller|ulaRg|in_B[9]~144_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[216]~97_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 )))

	.dataa(\Controller|ulaRg|in_B[9]~144_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[216]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout  = ((\Controller|ulaRg|in_B[10]~155_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[217]~96_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21  = CARRY((\Controller|ulaRg|in_B[10]~155_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[217]~96_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 )) # (!\Controller|ulaRg|in_B[10]~155_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[217]~96_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ))))

	.dataa(\Controller|ulaRg|in_B[10]~155_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[217]~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  = (\Controller|ulaRg|in_B[11]~111_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[218]~95_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[218]~95_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ) # (GND))))) # (!\Controller|ulaRg|in_B[11]~111_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[218]~95_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[218]~95_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23  = CARRY((\Controller|ulaRg|in_B[11]~111_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[218]~95_combout ))) # (!\Controller|ulaRg|in_B[11]~111_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[218]~95_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 )))

	.dataa(\Controller|ulaRg|in_B[11]~111_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[218]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout  = ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[219]~94_combout  $ (\Controller|ulaRg|in_B[12]~122_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[219]~94_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ) # (!\Controller|ulaRg|in_B[12]~122_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[219]~94_combout  & 
// (!\Controller|ulaRg|in_B[12]~122_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[219]~94_combout ),
	.datab(\Controller|ulaRg|in_B[12]~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 .lut_mask = 16'h962B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout  = (\Controller|ulaRg|in_B[13]~166_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[220]~93_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[220]~93_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ) # (GND))))) # (!\Controller|ulaRg|in_B[13]~166_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[220]~93_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25  & VCC)) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[220]~93_combout  & 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ))))
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27  = CARRY((\Controller|ulaRg|in_B[13]~166_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[220]~93_combout ))) # (!\Controller|ulaRg|in_B[13]~166_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[220]~93_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 )))

	.dataa(\Controller|ulaRg|in_B[13]~166_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[220]~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 .lut_mask = 16'h692B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout  = ((\Controller|ulaRg|in_B[14]~78_combout  $ (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[221]~92_combout  $ 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 )))) # (GND)
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29  = CARRY((\Controller|ulaRg|in_B[14]~78_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[221]~92_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 )) # (!\Controller|ulaRg|in_B[14]~78_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[221]~92_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ))))

	.dataa(\Controller|ulaRg|in_B[14]~78_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[221]~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout ),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 .lut_mask = 16'h964D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  = !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 .lut_mask = 16'h0F0F;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[238]~106 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[238]~106_combout  = (\Controller|ulaRg|in_B[15]~89_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[221]~92_combout )) # 
// (!\Controller|ulaRg|in_B[15]~89_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[221]~92_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[221]~92_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout ),
	.datac(\Controller|ulaRg|in_B[15]~89_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[238]~106_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[238]~106 .lut_mask = 16'hAAAC;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[238]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[237]~107 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[237]~107_combout  = (\Controller|ulaRg|in_B[15]~89_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[220]~93_combout )) # 
// (!\Controller|ulaRg|in_B[15]~89_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[220]~93_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[220]~93_combout ),
	.datab(\Controller|ulaRg|in_B[15]~89_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[237]~107_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[237]~107 .lut_mask = 16'hAAB8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[237]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[236]~108 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[236]~108_combout  = (\Controller|ulaRg|in_B[15]~89_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[219]~94_combout )) # 
// (!\Controller|ulaRg|in_B[15]~89_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[219]~94_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout )))))

	.dataa(\Controller|ulaRg|in_B[15]~89_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[219]~94_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[236]~108_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[236]~108 .lut_mask = 16'hCDC8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[236]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[235]~109 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[235]~109_combout  = (\Controller|ulaRg|in_B[15]~89_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[218]~95_combout )) # 
// (!\Controller|ulaRg|in_B[15]~89_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[218]~95_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[218]~95_combout ),
	.datab(\Controller|ulaRg|in_B[15]~89_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[235]~109_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[235]~109 .lut_mask = 16'hAAB8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[235]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[234]~110 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[234]~110_combout  = (\Controller|ulaRg|in_B[15]~89_combout  & (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[217]~96_combout )))) # 
// (!\Controller|ulaRg|in_B[15]~89_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[217]~96_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout ))))

	.dataa(\Controller|ulaRg|in_B[15]~89_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[217]~96_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[234]~110_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[234]~110 .lut_mask = 16'hF0E4;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[234]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[233]~111 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[233]~111_combout  = (\Controller|ulaRg|in_B[15]~89_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[216]~97_combout )) # 
// (!\Controller|ulaRg|in_B[15]~89_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[216]~97_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout )))))

	.dataa(\Controller|ulaRg|in_B[15]~89_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[216]~97_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[233]~111_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[233]~111 .lut_mask = 16'hCDC8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[233]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[232]~112 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[232]~112_combout  = (\Controller|ulaRg|in_B[15]~89_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[215]~98_combout )) # 
// (!\Controller|ulaRg|in_B[15]~89_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[215]~98_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[215]~98_combout ),
	.datab(\Controller|ulaRg|in_B[15]~89_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[232]~112_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[232]~112 .lut_mask = 16'hABA8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[232]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[231]~113 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[231]~113_combout  = (\Controller|ulaRg|in_B[15]~89_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[214]~99_combout )) # 
// (!\Controller|ulaRg|in_B[15]~89_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[214]~99_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[214]~99_combout ),
	.datab(\Controller|ulaRg|in_B[15]~89_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[231]~113_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[231]~113 .lut_mask = 16'hABA8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[231]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[230]~114 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[230]~114_combout  = (\Controller|ulaRg|in_B[15]~89_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[213]~100_combout )) # 
// (!\Controller|ulaRg|in_B[15]~89_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[213]~100_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[213]~100_combout ),
	.datab(\Controller|ulaRg|in_B[15]~89_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[230]~114_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[230]~114 .lut_mask = 16'hABA8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[230]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[229]~115 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[229]~115_combout  = (\Controller|ulaRg|in_B[15]~89_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[212]~101_combout )) # 
// (!\Controller|ulaRg|in_B[15]~89_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[212]~101_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout )))))

	.dataa(\Controller|ulaRg|in_B[15]~89_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[212]~101_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[229]~115_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[229]~115 .lut_mask = 16'hCDC8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[229]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[228]~116 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[228]~116_combout  = (\Controller|ulaRg|in_B[15]~89_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[211]~102_combout )) # 
// (!\Controller|ulaRg|in_B[15]~89_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[211]~102_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout )))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[211]~102_combout ),
	.datab(\Controller|ulaRg|in_B[15]~89_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[228]~116_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[228]~116 .lut_mask = 16'hABA8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[228]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[227]~117 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[227]~117_combout  = (\Controller|ulaRg|in_B[15]~89_combout  & (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[210]~103_combout )))) # 
// (!\Controller|ulaRg|in_B[15]~89_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[210]~103_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ))))

	.dataa(\Controller|ulaRg|in_B[15]~89_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[210]~103_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[227]~117_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[227]~117 .lut_mask = 16'hFE04;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[227]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[226]~118 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[226]~118_combout  = (\Controller|ulaRg|in_B[15]~89_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[209]~104_combout )) # 
// (!\Controller|ulaRg|in_B[15]~89_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[209]~104_combout )) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout )))))

	.dataa(\Controller|ulaRg|in_B[15]~89_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[209]~104_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[226]~118_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[226]~118 .lut_mask = 16'hCDC8;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[226]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[225]~119 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[225]~119_combout  = (\Controller|ulaRg|in_B[15]~89_combout  & (((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[208]~105_combout )))) # 
// (!\Controller|ulaRg|in_B[15]~89_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[208]~105_combout ))) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ))))

	.dataa(\Controller|ulaRg|in_B[15]~89_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[208]~105_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[225]~119_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[225]~119 .lut_mask = 16'hFE04;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[225]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[224]~120 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[224]~120_combout  = (\Controller|ulaRg|in_B[15]~89_combout  & (((\Controller|ulaRg|Bank|Mux14~9_combout )))) # (!\Controller|ulaRg|in_B[15]~89_combout  & 
// ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\Controller|ulaRg|Bank|Mux14~9_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ),
	.datab(\Controller|ulaRg|Bank|Mux14~9_combout ),
	.datac(\Controller|ulaRg|in_B[15]~89_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[224]~120_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[224]~120 .lut_mask = 16'hCCCA;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[224]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout  = CARRY((\Controller|ulaRg|Bank|Mux15~9_combout ) # (!\Controller|ulaRg|in_B[0]~177_combout ))

	.dataa(\Controller|ulaRg|Bank|Mux15~9_combout ),
	.datab(\Controller|ulaRg|in_B[0]~177_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 .lut_mask = 16'h00BB;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[224]~120_combout  & (\Controller|ulaRg|in_B[1]~23_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[224]~120_combout  & ((\Controller|ulaRg|in_B[1]~23_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[224]~120_combout ),
	.datab(\Controller|ulaRg|in_B[1]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 .lut_mask = 16'h004D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[225]~119_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout ) # (!\Controller|ulaRg|in_B[2]~12_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[225]~119_combout  & 
// (!\Controller|ulaRg|in_B[2]~12_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[225]~119_combout ),
	.datab(\Controller|ulaRg|in_B[2]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 .lut_mask = 16'h002B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout  = CARRY((\Controller|ulaRg|in_B[3]~34_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[226]~118_combout ))) # (!\Controller|ulaRg|in_B[3]~34_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[226]~118_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout )))

	.dataa(\Controller|ulaRg|in_B[3]~34_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[226]~118_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 .lut_mask = 16'h002B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout  = CARRY((\Controller|ulaRg|in_B[4]~45_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[227]~117_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout )) # (!\Controller|ulaRg|in_B[4]~45_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[227]~117_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout ))))

	.dataa(\Controller|ulaRg|in_B[4]~45_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[227]~117_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 .lut_mask = 16'h004D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout  = CARRY((\Controller|ulaRg|in_B[5]~56_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[228]~116_combout ))) # (!\Controller|ulaRg|in_B[5]~56_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[228]~116_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout )))

	.dataa(\Controller|ulaRg|in_B[5]~56_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[228]~116_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 .lut_mask = 16'h002B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout  = CARRY((\Controller|ulaRg|in_B[6]~133_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[229]~115_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout )) # (!\Controller|ulaRg|in_B[6]~133_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[229]~115_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout ))))

	.dataa(\Controller|ulaRg|in_B[6]~133_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[229]~115_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 .lut_mask = 16'h004D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[230]~114_combout  & (\Controller|ulaRg|in_B[7]~67_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[230]~114_combout  & ((\Controller|ulaRg|in_B[7]~67_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[230]~114_combout ),
	.datab(\Controller|ulaRg|in_B[7]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 .lut_mask = 16'h004D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[231]~113_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout ) # (!\Controller|ulaRg|in_B[8]~100_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[231]~113_combout  & 
// (!\Controller|ulaRg|in_B[8]~100_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[231]~113_combout ),
	.datab(\Controller|ulaRg|in_B[8]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 .lut_mask = 16'h002B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[232]~112_combout  & (\Controller|ulaRg|in_B[9]~144_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout )) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[232]~112_combout  & ((\Controller|ulaRg|in_B[9]~144_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout ))))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[232]~112_combout ),
	.datab(\Controller|ulaRg|in_B[9]~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 .lut_mask = 16'h004D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[233]~111_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout ) # (!\Controller|ulaRg|in_B[10]~155_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[233]~111_combout  & 
// (!\Controller|ulaRg|in_B[10]~155_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[233]~111_combout ),
	.datab(\Controller|ulaRg|in_B[10]~155_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 .lut_mask = 16'h002B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout  = CARRY((\Controller|ulaRg|in_B[11]~111_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[234]~110_combout ))) # (!\Controller|ulaRg|in_B[11]~111_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[234]~110_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout )))

	.dataa(\Controller|ulaRg|in_B[11]~111_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[234]~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 .lut_mask = 16'h002B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout  = CARRY((\Controller|ulaRg|in_B[12]~122_combout  & (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[235]~109_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout )) # (!\Controller|ulaRg|in_B[12]~122_combout  & ((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[235]~109_combout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout ))))

	.dataa(\Controller|ulaRg|in_B[12]~122_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[235]~109_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 .lut_mask = 16'h004D;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout  = CARRY((\Controller|ulaRg|in_B[13]~166_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[236]~108_combout ))) # (!\Controller|ulaRg|in_B[13]~166_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[236]~108_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout )))

	.dataa(\Controller|ulaRg|in_B[13]~166_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[236]~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 .lut_mask = 16'h002B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout  = CARRY((\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[237]~107_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout ) # (!\Controller|ulaRg|in_B[14]~78_combout ))) # (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[237]~107_combout  & 
// (!\Controller|ulaRg|in_B[14]~78_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout )))

	.dataa(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[237]~107_combout ),
	.datab(\Controller|ulaRg|in_B[14]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 .lut_mask = 16'h002B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout  = CARRY((\Controller|ulaRg|in_B[15]~89_combout  & ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout ) # 
// (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[238]~106_combout ))) # (!\Controller|ulaRg|in_B[15]~89_combout  & (!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[238]~106_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout )))

	.dataa(\Controller|ulaRg|in_B[15]~89_combout ),
	.datab(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|StageOut[238]~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 .lut_mask = 16'h002B;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  = \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout ),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~23 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~23_combout  = (\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & (((\Controller|ulaRg|ULA0|Add0~14_combout )))) # (!\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & (\Controller|ulaRg|ULA0|inter_out~2_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ))))

	.dataa(\Controller|ulaRg|ULA0|inter_out~2_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~14_combout ),
	.datac(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~23 .lut_mask = 16'hC0CA;
defparam \Controller|ulaRg|ULA0|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|out_ULA[0]~2 (
// Equation(s):
// \Controller|ulaRg|ULA0|out_ULA[0]~2_combout  = (\Controller|ulaRg|ULA0|Add0~22_combout  & ((\Controller|pcall|uctl|mq|state [1]) # ((!\Controller|pcall|uctl|mq|state [0])))) # (!\Controller|ulaRg|ULA0|Add0~22_combout  & 
// (\Controller|ulaRg|ULA0|Add0~23_combout  & ((\Controller|pcall|uctl|mq|state [1]) # (!\Controller|pcall|uctl|mq|state [0]))))

	.dataa(\Controller|ulaRg|ULA0|Add0~22_combout ),
	.datab(\Controller|pcall|uctl|mq|state [1]),
	.datac(\Controller|pcall|uctl|mq|state [0]),
	.datad(\Controller|ulaRg|ULA0|Add0~23_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|out_ULA[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|out_ULA[0]~2 .lut_mask = 16'hCF8A;
defparam \Controller|ulaRg|ULA0|out_ULA[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N15
dffeas \Controller|ulaRg|Bank|conteudo_ram[7][0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|ULA0|out_ULA[0]~2_combout ),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|ulaRg|Bank|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[7][0] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux15~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux15~2_combout  = (\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[6][0]~q ) # ((\Controller|A1[0]~4_combout )))) # (!\Controller|A1[1]~5_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[4][0]~q  & 
// !\Controller|A1[0]~4_combout ))))

	.dataa(\Controller|A1[1]~5_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[6][0]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[4][0]~q ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux15~2 .lut_mask = 16'hAAD8;
defparam \Controller|ulaRg|Bank|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux15~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux15~3_combout  = (\Controller|ulaRg|Bank|Mux15~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[7][0]~q ) # ((!\Controller|A1[0]~4_combout )))) # (!\Controller|ulaRg|Bank|Mux15~2_combout  & 
// (((\Controller|ulaRg|Bank|conteudo_ram[5][0]~q  & \Controller|A1[0]~4_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[7][0]~q ),
	.datab(\Controller|ulaRg|Bank|Mux15~2_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[5][0]~q ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux15~3 .lut_mask = 16'hB8CC;
defparam \Controller|ulaRg|Bank|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux15~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux15~4_combout  = (\Controller|A1[1]~5_combout  & (((\Controller|A1[0]~4_combout )))) # (!\Controller|A1[1]~5_combout  & ((\Controller|A1[0]~4_combout  & (\Controller|ulaRg|Bank|conteudo_ram[1][0]~q )) # 
// (!\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[0][0]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[1][0]~q ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[0][0]~q ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux15~4 .lut_mask = 16'hEE30;
defparam \Controller|ulaRg|Bank|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux15~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux15~5_combout  = (\Controller|ulaRg|Bank|Mux15~4_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[3][0]~q )) # (!\Controller|A1[1]~5_combout ))) # (!\Controller|ulaRg|Bank|Mux15~4_combout  & (\Controller|A1[1]~5_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[2][0]~q )))

	.dataa(\Controller|ulaRg|Bank|Mux15~4_combout ),
	.datab(\Controller|A1[1]~5_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[2][0]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[3][0]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux15~5 .lut_mask = 16'hEA62;
defparam \Controller|ulaRg|Bank|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux15~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux15~6_combout  = (\Controller|A1[3]~3_combout  & (((\Controller|A1[2]~2_combout )))) # (!\Controller|A1[3]~3_combout  & ((\Controller|A1[2]~2_combout  & (\Controller|ulaRg|Bank|Mux15~3_combout )) # (!\Controller|A1[2]~2_combout  & 
// ((\Controller|ulaRg|Bank|Mux15~5_combout )))))

	.dataa(\Controller|ulaRg|Bank|Mux15~3_combout ),
	.datab(\Controller|A1[3]~3_combout ),
	.datac(\Controller|A1[2]~2_combout ),
	.datad(\Controller|ulaRg|Bank|Mux15~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux15~6 .lut_mask = 16'hE3E0;
defparam \Controller|ulaRg|Bank|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux15~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux15~7_combout  = (\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[14][0]~q ) # ((\Controller|A1[0]~4_combout )))) # (!\Controller|A1[1]~5_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[12][0]~q  & 
// !\Controller|A1[0]~4_combout ))))

	.dataa(\Controller|A1[1]~5_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[14][0]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[12][0]~q ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux15~7 .lut_mask = 16'hAAD8;
defparam \Controller|ulaRg|Bank|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux15~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux15~8_combout  = (\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|Mux15~7_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[15][0]~q ))) # (!\Controller|ulaRg|Bank|Mux15~7_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[13][0]~q )))) # (!\Controller|A1[0]~4_combout  & (((\Controller|ulaRg|Bank|Mux15~7_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[13][0]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[15][0]~q ),
	.datac(\Controller|A1[0]~4_combout ),
	.datad(\Controller|ulaRg|Bank|Mux15~7_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux15~8 .lut_mask = 16'hCFA0;
defparam \Controller|ulaRg|Bank|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux15~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux15~0_combout  = (\Controller|A1[1]~5_combout  & (((\Controller|A1[0]~4_combout )))) # (!\Controller|A1[1]~5_combout  & ((\Controller|A1[0]~4_combout  & (\Controller|ulaRg|Bank|conteudo_ram[9][0]~q )) # 
// (!\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[8][0]~q )))))

	.dataa(\Controller|A1[1]~5_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[9][0]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[8][0]~q ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux15~0 .lut_mask = 16'hEE50;
defparam \Controller|ulaRg|Bank|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux15~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux15~1_combout  = (\Controller|ulaRg|Bank|Mux15~0_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[11][0]~q ) # (!\Controller|A1[1]~5_combout )))) # (!\Controller|ulaRg|Bank|Mux15~0_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[10][0]~q  & ((\Controller|A1[1]~5_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[10][0]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[11][0]~q ),
	.datac(\Controller|ulaRg|Bank|Mux15~0_combout ),
	.datad(\Controller|A1[1]~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux15~1 .lut_mask = 16'hCAF0;
defparam \Controller|ulaRg|Bank|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux15~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux15~9_combout  = (\Controller|ulaRg|Bank|Mux15~6_combout  & ((\Controller|ulaRg|Bank|Mux15~8_combout ) # ((!\Controller|A1[3]~3_combout )))) # (!\Controller|ulaRg|Bank|Mux15~6_combout  & (((\Controller|ulaRg|Bank|Mux15~1_combout  
// & \Controller|A1[3]~3_combout ))))

	.dataa(\Controller|ulaRg|Bank|Mux15~6_combout ),
	.datab(\Controller|ulaRg|Bank|Mux15~8_combout ),
	.datac(\Controller|ulaRg|Bank|Mux15~1_combout ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux15~9 .lut_mask = 16'hD8AA;
defparam \Controller|ulaRg|Bank|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[0] (
// Equation(s):
// \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose [0] = (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout ) # (((!\Controller|ulaRg|Bank|Mux0~9_combout  & \Controller|ulaRg|in_B[0]~177_combout )) # 
// (!\Controller|ulaRg|ULA0|Equal3~0_combout ))

	.dataa(\Controller|ulaRg|Bank|Mux0~9_combout ),
	.datab(\Controller|ulaRg|in_B[0]~177_combout ),
	.datac(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|sel[4]~5_combout ),
	.datad(\Controller|ulaRg|ULA0|Equal3~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose [0]),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[0] .lut_mask = 16'hF4FF;
defparam \Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~73 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~73_combout  = (\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\Controller|ulaRg|ULA0|Add0~7_combout ) # ((\Controller|ulaRg|ULA0|inter_out~2_combout  & 
// !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose [0])))) # (!\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT15  & (\Controller|ulaRg|ULA0|inter_out~2_combout  & 
// ((!\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose [0]))))

	.dataa(\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\Controller|ulaRg|ULA0|inter_out~2_combout ),
	.datac(\Controller|ulaRg|ULA0|Add0~7_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|selnose [0]),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~73 .lut_mask = 16'hA0EC;
defparam \Controller|ulaRg|ULA0|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~70 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~70_combout  = \Controller|ulaRg|ULA0|inter_out~6_combout  $ (((!\Controller|IorR~3_combout  & (\Controller|ulaRg|in_B[15]~88_combout  & !\Controller|A2[4]~14_combout ))))

	.dataa(\Controller|IorR~3_combout ),
	.datab(\Controller|ulaRg|in_B[15]~88_combout ),
	.datac(\Controller|ulaRg|ULA0|inter_out~6_combout ),
	.datad(\Controller|A2[4]~14_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~70 .lut_mask = 16'hF0B4;
defparam \Controller|ulaRg|ULA0|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~71 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~71_combout  = \Controller|ulaRg|Bank|Mux0~9_combout  $ (\Controller|ulaRg|ULA0|Add0~68  $ (\Controller|ulaRg|ULA0|Add0~70_combout ))

	.dataa(gnd),
	.datab(\Controller|ulaRg|Bank|Mux0~9_combout ),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|Add0~70_combout ),
	.cin(\Controller|ulaRg|ULA0|Add0~68 ),
	.combout(\Controller|ulaRg|ULA0|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~71 .lut_mask = 16'hC33C;
defparam \Controller|ulaRg|ULA0|Add0~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|out_ULA[15]~9 (
// Equation(s):
// \Controller|ulaRg|ULA0|out_ULA[15]~9_combout  = (!\Controller|Equal4~0_combout  & ((\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & ((\Controller|ulaRg|ULA0|Add0~71_combout ))) # (!\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & 
// (\Controller|ulaRg|ULA0|Add0~73_combout ))))

	.dataa(\Controller|Equal4~0_combout ),
	.datab(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datac(\Controller|ulaRg|ULA0|Add0~73_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~71_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|out_ULA[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|out_ULA[15]~9 .lut_mask = 16'h5410;
defparam \Controller|ulaRg|ULA0|out_ULA[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[5][15]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[5][15]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[15]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|out_ULA[15]~9_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[5][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[5][15]~feeder .lut_mask = 16'hFF00;
defparam \Controller|ulaRg|Bank|conteudo_ram[5][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N11
dffeas \Controller|ulaRg|Bank|conteudo_ram[5][15] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[5][15] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux0~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux0~0_combout  = (\Controller|A1[2]~2_combout  & (((\Controller|A1[3]~3_combout )))) # (!\Controller|A1[2]~2_combout  & ((\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[9][15]~q ))) # 
// (!\Controller|A1[3]~3_combout  & (\Controller|ulaRg|Bank|conteudo_ram[1][15]~q ))))

	.dataa(\Controller|A1[2]~2_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[1][15]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[9][15]~q ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux0~0 .lut_mask = 16'hFA44;
defparam \Controller|ulaRg|Bank|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux0~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux0~1_combout  = (\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|Mux0~0_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[13][15]~q ))) # (!\Controller|ulaRg|Bank|Mux0~0_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[5][15]~q )))) # (!\Controller|A1[2]~2_combout  & (((\Controller|ulaRg|Bank|Mux0~0_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[5][15]~q ),
	.datab(\Controller|A1[2]~2_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[13][15]~q ),
	.datad(\Controller|ulaRg|Bank|Mux0~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux0~1 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|Bank|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux0~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux0~2_combout  = (\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[6][15]~q ) # ((\Controller|A1[3]~3_combout )))) # (!\Controller|A1[2]~2_combout  & (((!\Controller|ulaRg|Bank|conteudo_ram[2][15]~q  & 
// !\Controller|A1[3]~3_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[6][15]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[2][15]~q ),
	.datac(\Controller|A1[2]~2_combout ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux0~2 .lut_mask = 16'hF0A3;
defparam \Controller|ulaRg|Bank|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux0~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux0~3_combout  = (\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|Mux0~2_combout  & (\Controller|ulaRg|Bank|conteudo_ram[14][15]~q )) # (!\Controller|ulaRg|Bank|Mux0~2_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[10][15]~q ))))) # (!\Controller|A1[3]~3_combout  & (((\Controller|ulaRg|Bank|Mux0~2_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[14][15]~q ),
	.datab(\Controller|A1[3]~3_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[10][15]~q ),
	.datad(\Controller|ulaRg|Bank|Mux0~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux0~3 .lut_mask = 16'hBBC0;
defparam \Controller|ulaRg|Bank|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux0~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux0~4_combout  = (\Controller|A1[3]~3_combout  & (((\Controller|A1[2]~2_combout )))) # (!\Controller|A1[3]~3_combout  & ((\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[4][15]~q ))) # 
// (!\Controller|A1[2]~2_combout  & (\Controller|ulaRg|Bank|conteudo_ram[0][15]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[0][15]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[4][15]~q ),
	.datac(\Controller|A1[3]~3_combout ),
	.datad(\Controller|A1[2]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux0~4 .lut_mask = 16'hFC0A;
defparam \Controller|ulaRg|Bank|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux0~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux0~5_combout  = (\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|Mux0~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[12][15]~q ))) # (!\Controller|ulaRg|Bank|Mux0~4_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[8][15]~q )))) # (!\Controller|A1[3]~3_combout  & (((\Controller|ulaRg|Bank|Mux0~4_combout ))))

	.dataa(\Controller|A1[3]~3_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[8][15]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[12][15]~q ),
	.datad(\Controller|ulaRg|Bank|Mux0~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux0~5 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|Bank|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux0~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux0~6_combout  = (\Controller|A1[1]~5_combout  & ((\Controller|ulaRg|Bank|Mux0~3_combout ) # ((\Controller|A1[0]~4_combout )))) # (!\Controller|A1[1]~5_combout  & (((\Controller|ulaRg|Bank|Mux0~5_combout  & 
// !\Controller|A1[0]~4_combout ))))

	.dataa(\Controller|A1[1]~5_combout ),
	.datab(\Controller|ulaRg|Bank|Mux0~3_combout ),
	.datac(\Controller|ulaRg|Bank|Mux0~5_combout ),
	.datad(\Controller|A1[0]~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux0~6 .lut_mask = 16'hAAD8;
defparam \Controller|ulaRg|Bank|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux0~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux0~7_combout  = (\Controller|A1[2]~2_combout  & (((\Controller|A1[3]~3_combout )))) # (!\Controller|A1[2]~2_combout  & ((\Controller|A1[3]~3_combout  & (\Controller|ulaRg|Bank|conteudo_ram[11][15]~q )) # 
// (!\Controller|A1[3]~3_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[3][15]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[11][15]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[3][15]~q ),
	.datac(\Controller|A1[2]~2_combout ),
	.datad(\Controller|A1[3]~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux0~7 .lut_mask = 16'hFA0C;
defparam \Controller|ulaRg|Bank|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux0~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux0~8_combout  = (\Controller|A1[2]~2_combout  & ((\Controller|ulaRg|Bank|Mux0~7_combout  & (\Controller|ulaRg|Bank|conteudo_ram[15][15]~q )) # (!\Controller|ulaRg|Bank|Mux0~7_combout  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[7][15]~q ))))) # (!\Controller|A1[2]~2_combout  & (((\Controller|ulaRg|Bank|Mux0~7_combout ))))

	.dataa(\Controller|A1[2]~2_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[15][15]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[7][15]~q ),
	.datad(\Controller|ulaRg|Bank|Mux0~7_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux0~8 .lut_mask = 16'hDDA0;
defparam \Controller|ulaRg|Bank|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux0~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux0~9_combout  = (\Controller|A1[0]~4_combout  & ((\Controller|ulaRg|Bank|Mux0~6_combout  & ((\Controller|ulaRg|Bank|Mux0~8_combout ))) # (!\Controller|ulaRg|Bank|Mux0~6_combout  & (\Controller|ulaRg|Bank|Mux0~1_combout )))) # 
// (!\Controller|A1[0]~4_combout  & (((\Controller|ulaRg|Bank|Mux0~6_combout ))))

	.dataa(\Controller|A1[0]~4_combout ),
	.datab(\Controller|ulaRg|Bank|Mux0~1_combout ),
	.datac(\Controller|ulaRg|Bank|Mux0~6_combout ),
	.datad(\Controller|ulaRg|Bank|Mux0~8_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux0~9 .lut_mask = 16'hF858;
defparam \Controller|ulaRg|Bank|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|LessThan0~1 (
// Equation(s):
// \Controller|ulaRg|ULA0|LessThan0~1_cout  = CARRY((\Controller|ulaRg|in_B[0]~177_combout  & !\Controller|ulaRg|Bank|Mux15~9_combout ))

	.dataa(\Controller|ulaRg|in_B[0]~177_combout ),
	.datab(\Controller|ulaRg|Bank|Mux15~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|LessThan0~1_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|LessThan0~1 .lut_mask = 16'h0022;
defparam \Controller|ulaRg|ULA0|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|LessThan0~3 (
// Equation(s):
// \Controller|ulaRg|ULA0|LessThan0~3_cout  = CARRY((\Controller|ulaRg|in_B[1]~23_combout  & (\Controller|ulaRg|Bank|Mux14~9_combout  & !\Controller|ulaRg|ULA0|LessThan0~1_cout )) # (!\Controller|ulaRg|in_B[1]~23_combout  & 
// ((\Controller|ulaRg|Bank|Mux14~9_combout ) # (!\Controller|ulaRg|ULA0|LessThan0~1_cout ))))

	.dataa(\Controller|ulaRg|in_B[1]~23_combout ),
	.datab(\Controller|ulaRg|Bank|Mux14~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|LessThan0~1_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|LessThan0~3_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|LessThan0~3 .lut_mask = 16'h004D;
defparam \Controller|ulaRg|ULA0|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|LessThan0~5 (
// Equation(s):
// \Controller|ulaRg|ULA0|LessThan0~5_cout  = CARRY((\Controller|ulaRg|in_B[2]~12_combout  & ((!\Controller|ulaRg|ULA0|LessThan0~3_cout ) # (!\Controller|ulaRg|Bank|Mux13~9_combout ))) # (!\Controller|ulaRg|in_B[2]~12_combout  & 
// (!\Controller|ulaRg|Bank|Mux13~9_combout  & !\Controller|ulaRg|ULA0|LessThan0~3_cout )))

	.dataa(\Controller|ulaRg|in_B[2]~12_combout ),
	.datab(\Controller|ulaRg|Bank|Mux13~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|LessThan0~3_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|LessThan0~5_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|LessThan0~5 .lut_mask = 16'h002B;
defparam \Controller|ulaRg|ULA0|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|LessThan0~7 (
// Equation(s):
// \Controller|ulaRg|ULA0|LessThan0~7_cout  = CARRY((\Controller|ulaRg|Bank|Mux12~9_combout  & ((!\Controller|ulaRg|ULA0|LessThan0~5_cout ) # (!\Controller|ulaRg|in_B[3]~34_combout ))) # (!\Controller|ulaRg|Bank|Mux12~9_combout  & 
// (!\Controller|ulaRg|in_B[3]~34_combout  & !\Controller|ulaRg|ULA0|LessThan0~5_cout )))

	.dataa(\Controller|ulaRg|Bank|Mux12~9_combout ),
	.datab(\Controller|ulaRg|in_B[3]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|LessThan0~5_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|LessThan0~7_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|LessThan0~7 .lut_mask = 16'h002B;
defparam \Controller|ulaRg|ULA0|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|LessThan0~9 (
// Equation(s):
// \Controller|ulaRg|ULA0|LessThan0~9_cout  = CARRY((\Controller|ulaRg|in_B[4]~45_combout  & ((!\Controller|ulaRg|ULA0|LessThan0~7_cout ) # (!\Controller|ulaRg|Bank|Mux11~9_combout ))) # (!\Controller|ulaRg|in_B[4]~45_combout  & 
// (!\Controller|ulaRg|Bank|Mux11~9_combout  & !\Controller|ulaRg|ULA0|LessThan0~7_cout )))

	.dataa(\Controller|ulaRg|in_B[4]~45_combout ),
	.datab(\Controller|ulaRg|Bank|Mux11~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|LessThan0~7_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|LessThan0~9_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|LessThan0~9 .lut_mask = 16'h002B;
defparam \Controller|ulaRg|ULA0|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|LessThan0~11 (
// Equation(s):
// \Controller|ulaRg|ULA0|LessThan0~11_cout  = CARRY((\Controller|ulaRg|Bank|Mux10~9_combout  & ((!\Controller|ulaRg|ULA0|LessThan0~9_cout ) # (!\Controller|ulaRg|in_B[5]~56_combout ))) # (!\Controller|ulaRg|Bank|Mux10~9_combout  & 
// (!\Controller|ulaRg|in_B[5]~56_combout  & !\Controller|ulaRg|ULA0|LessThan0~9_cout )))

	.dataa(\Controller|ulaRg|Bank|Mux10~9_combout ),
	.datab(\Controller|ulaRg|in_B[5]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|LessThan0~9_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|LessThan0~11_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|LessThan0~11 .lut_mask = 16'h002B;
defparam \Controller|ulaRg|ULA0|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|LessThan0~13 (
// Equation(s):
// \Controller|ulaRg|ULA0|LessThan0~13_cout  = CARRY((\Controller|ulaRg|in_B[6]~133_combout  & ((!\Controller|ulaRg|ULA0|LessThan0~11_cout ) # (!\Controller|ulaRg|Bank|Mux9~9_combout ))) # (!\Controller|ulaRg|in_B[6]~133_combout  & 
// (!\Controller|ulaRg|Bank|Mux9~9_combout  & !\Controller|ulaRg|ULA0|LessThan0~11_cout )))

	.dataa(\Controller|ulaRg|in_B[6]~133_combout ),
	.datab(\Controller|ulaRg|Bank|Mux9~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|LessThan0~11_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|LessThan0~13_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|LessThan0~13 .lut_mask = 16'h002B;
defparam \Controller|ulaRg|ULA0|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|LessThan0~15 (
// Equation(s):
// \Controller|ulaRg|ULA0|LessThan0~15_cout  = CARRY((\Controller|ulaRg|in_B[7]~67_combout  & (\Controller|ulaRg|Bank|Mux8~9_combout  & !\Controller|ulaRg|ULA0|LessThan0~13_cout )) # (!\Controller|ulaRg|in_B[7]~67_combout  & 
// ((\Controller|ulaRg|Bank|Mux8~9_combout ) # (!\Controller|ulaRg|ULA0|LessThan0~13_cout ))))

	.dataa(\Controller|ulaRg|in_B[7]~67_combout ),
	.datab(\Controller|ulaRg|Bank|Mux8~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|LessThan0~13_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|LessThan0~15_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|LessThan0~15 .lut_mask = 16'h004D;
defparam \Controller|ulaRg|ULA0|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|LessThan0~17 (
// Equation(s):
// \Controller|ulaRg|ULA0|LessThan0~17_cout  = CARRY((\Controller|ulaRg|Bank|Mux7~9_combout  & (\Controller|ulaRg|in_B[8]~100_combout  & !\Controller|ulaRg|ULA0|LessThan0~15_cout )) # (!\Controller|ulaRg|Bank|Mux7~9_combout  & 
// ((\Controller|ulaRg|in_B[8]~100_combout ) # (!\Controller|ulaRg|ULA0|LessThan0~15_cout ))))

	.dataa(\Controller|ulaRg|Bank|Mux7~9_combout ),
	.datab(\Controller|ulaRg|in_B[8]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|LessThan0~15_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|LessThan0~17_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|LessThan0~17 .lut_mask = 16'h004D;
defparam \Controller|ulaRg|ULA0|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|LessThan0~19 (
// Equation(s):
// \Controller|ulaRg|ULA0|LessThan0~19_cout  = CARRY((\Controller|ulaRg|in_B[9]~144_combout  & (\Controller|ulaRg|Bank|Mux6~9_combout  & !\Controller|ulaRg|ULA0|LessThan0~17_cout )) # (!\Controller|ulaRg|in_B[9]~144_combout  & 
// ((\Controller|ulaRg|Bank|Mux6~9_combout ) # (!\Controller|ulaRg|ULA0|LessThan0~17_cout ))))

	.dataa(\Controller|ulaRg|in_B[9]~144_combout ),
	.datab(\Controller|ulaRg|Bank|Mux6~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|LessThan0~17_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|LessThan0~19_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|LessThan0~19 .lut_mask = 16'h004D;
defparam \Controller|ulaRg|ULA0|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|LessThan0~21 (
// Equation(s):
// \Controller|ulaRg|ULA0|LessThan0~21_cout  = CARRY((\Controller|ulaRg|Bank|Mux5~9_combout  & (\Controller|ulaRg|in_B[10]~155_combout  & !\Controller|ulaRg|ULA0|LessThan0~19_cout )) # (!\Controller|ulaRg|Bank|Mux5~9_combout  & 
// ((\Controller|ulaRg|in_B[10]~155_combout ) # (!\Controller|ulaRg|ULA0|LessThan0~19_cout ))))

	.dataa(\Controller|ulaRg|Bank|Mux5~9_combout ),
	.datab(\Controller|ulaRg|in_B[10]~155_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|LessThan0~19_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|LessThan0~21_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|LessThan0~21 .lut_mask = 16'h004D;
defparam \Controller|ulaRg|ULA0|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|LessThan0~23 (
// Equation(s):
// \Controller|ulaRg|ULA0|LessThan0~23_cout  = CARRY((\Controller|ulaRg|in_B[11]~111_combout  & (\Controller|ulaRg|Bank|Mux4~9_combout  & !\Controller|ulaRg|ULA0|LessThan0~21_cout )) # (!\Controller|ulaRg|in_B[11]~111_combout  & 
// ((\Controller|ulaRg|Bank|Mux4~9_combout ) # (!\Controller|ulaRg|ULA0|LessThan0~21_cout ))))

	.dataa(\Controller|ulaRg|in_B[11]~111_combout ),
	.datab(\Controller|ulaRg|Bank|Mux4~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|LessThan0~21_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|LessThan0~23_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|LessThan0~23 .lut_mask = 16'h004D;
defparam \Controller|ulaRg|ULA0|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|LessThan0~25 (
// Equation(s):
// \Controller|ulaRg|ULA0|LessThan0~25_cout  = CARRY((\Controller|ulaRg|in_B[12]~122_combout  & ((!\Controller|ulaRg|ULA0|LessThan0~23_cout ) # (!\Controller|ulaRg|Bank|Mux3~9_combout ))) # (!\Controller|ulaRg|in_B[12]~122_combout  & 
// (!\Controller|ulaRg|Bank|Mux3~9_combout  & !\Controller|ulaRg|ULA0|LessThan0~23_cout )))

	.dataa(\Controller|ulaRg|in_B[12]~122_combout ),
	.datab(\Controller|ulaRg|Bank|Mux3~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|LessThan0~23_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|LessThan0~25_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|LessThan0~25 .lut_mask = 16'h002B;
defparam \Controller|ulaRg|ULA0|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|LessThan0~27 (
// Equation(s):
// \Controller|ulaRg|ULA0|LessThan0~27_cout  = CARRY((\Controller|ulaRg|in_B[13]~166_combout  & (\Controller|ulaRg|Bank|Mux2~9_combout  & !\Controller|ulaRg|ULA0|LessThan0~25_cout )) # (!\Controller|ulaRg|in_B[13]~166_combout  & 
// ((\Controller|ulaRg|Bank|Mux2~9_combout ) # (!\Controller|ulaRg|ULA0|LessThan0~25_cout ))))

	.dataa(\Controller|ulaRg|in_B[13]~166_combout ),
	.datab(\Controller|ulaRg|Bank|Mux2~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|LessThan0~25_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|LessThan0~27_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|LessThan0~27 .lut_mask = 16'h004D;
defparam \Controller|ulaRg|ULA0|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|LessThan0~29 (
// Equation(s):
// \Controller|ulaRg|ULA0|LessThan0~29_cout  = CARRY((\Controller|ulaRg|in_B[14]~78_combout  & ((!\Controller|ulaRg|ULA0|LessThan0~27_cout ) # (!\Controller|ulaRg|Bank|Mux1~9_combout ))) # (!\Controller|ulaRg|in_B[14]~78_combout  & 
// (!\Controller|ulaRg|Bank|Mux1~9_combout  & !\Controller|ulaRg|ULA0|LessThan0~27_cout )))

	.dataa(\Controller|ulaRg|in_B[14]~78_combout ),
	.datab(\Controller|ulaRg|Bank|Mux1~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|ulaRg|ULA0|LessThan0~27_cout ),
	.combout(),
	.cout(\Controller|ulaRg|ULA0|LessThan0~29_cout ));
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|LessThan0~29 .lut_mask = 16'h002B;
defparam \Controller|ulaRg|ULA0|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|LessThan0~30 (
// Equation(s):
// \Controller|ulaRg|ULA0|LessThan0~30_combout  = (\Controller|ulaRg|Bank|Mux0~9_combout  & (\Controller|ulaRg|in_B[15]~89_combout  & \Controller|ulaRg|ULA0|LessThan0~29_cout )) # (!\Controller|ulaRg|Bank|Mux0~9_combout  & 
// ((\Controller|ulaRg|in_B[15]~89_combout ) # (\Controller|ulaRg|ULA0|LessThan0~29_cout )))

	.dataa(\Controller|ulaRg|Bank|Mux0~9_combout ),
	.datab(\Controller|ulaRg|in_B[15]~89_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\Controller|ulaRg|ULA0|LessThan0~29_cout ),
	.combout(\Controller|ulaRg|ULA0|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|LessThan0~30 .lut_mask = 16'hD4D4;
defparam \Controller|ulaRg|ULA0|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N16
fiftyfivenm_lcell_comb \Controller|pcall|notit_en~1 (
// Equation(s):
// \Controller|pcall|notit_en~1_combout  = (\Controller|pcall|r0m|instr [7] & ((\Controller|ulaRg|ULA0|LessThan0~30_combout  $ (\Controller|pcall|r0m|instr [6])))) # (!\Controller|pcall|r0m|instr [7] & (\Controller|pcall|r0m|instr [5]))

	.dataa(\Controller|pcall|r0m|instr [5]),
	.datab(\Controller|ulaRg|ULA0|LessThan0~30_combout ),
	.datac(\Controller|pcall|r0m|instr [7]),
	.datad(\Controller|pcall|r0m|instr [6]),
	.cin(gnd),
	.combout(\Controller|pcall|notit_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|notit_en~1 .lut_mask = 16'h3ACA;
defparam \Controller|pcall|notit_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Equal12~9 (
// Equation(s):
// \Controller|ulaRg|ULA0|Equal12~9_combout  = (!\Controller|ulaRg|ULA0|Add0~84_combout  & (!\Controller|ulaRg|ULA0|Add0~83_combout  & ((!\Controller|ulaRg|ULA0|inter_out[0]~9_combout ) # (!\Controller|ulaRg|ULA0|Add0~59_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Add0~59_combout ),
	.datab(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datac(\Controller|ulaRg|ULA0|Add0~84_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~83_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Equal12~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Equal12~9 .lut_mask = 16'h0007;
defparam \Controller|ulaRg|ULA0|Equal12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~88 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~88_combout  = (\Controller|ulaRg|ULA0|Add0~75_combout ) # ((\Controller|ulaRg|ULA0|Add0~55_combout  & \Controller|ulaRg|ULA0|inter_out[0]~9_combout ))

	.dataa(\Controller|ulaRg|ULA0|Add0~55_combout ),
	.datab(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|Add0~75_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~88_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~88 .lut_mask = 16'hFF88;
defparam \Controller|ulaRg|ULA0|Add0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Equal12~10 (
// Equation(s):
// \Controller|ulaRg|ULA0|Equal12~10_combout  = (!\Controller|ulaRg|ULA0|Add0~44_combout  & (!\Controller|ulaRg|ULA0|Add0~88_combout  & ((!\Controller|ulaRg|ULA0|Add0~46_combout ) # (!\Controller|ulaRg|ULA0|inter_out[0]~9_combout ))))

	.dataa(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~44_combout ),
	.datac(\Controller|ulaRg|ULA0|Add0~46_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~88_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Equal12~10_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Equal12~10 .lut_mask = 16'h0013;
defparam \Controller|ulaRg|ULA0|Equal12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~87 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~87_combout  = (\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & (\Controller|ulaRg|ULA0|Add0~67_combout )) # (!\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & ((\Controller|ulaRg|ULA0|Add0~69_combout )))

	.dataa(\Controller|ulaRg|ULA0|Add0~67_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~69_combout ),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~87 .lut_mask = 16'hAACC;
defparam \Controller|ulaRg|ULA0|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~86 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~86_combout  = (\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & ((\Controller|ulaRg|ULA0|Add0~65_combout ))) # (!\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & (\Controller|ulaRg|ULA0|Add0~85_combout ))

	.dataa(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|Add0~85_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~65_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~86 .lut_mask = 16'hFA50;
defparam \Controller|ulaRg|ULA0|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Equal12~2 (
// Equation(s):
// \Controller|ulaRg|ULA0|Equal12~2_combout  = (\Controller|ulaRg|ULA0|Add0~31_combout ) # ((\Controller|ulaRg|ULA0|Add0~26_combout ) # (\Controller|ulaRg|ULA0|Add0~33_combout ))

	.dataa(\Controller|ulaRg|ULA0|Add0~31_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~26_combout ),
	.datac(gnd),
	.datad(\Controller|ulaRg|ULA0|Add0~33_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Equal12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Equal12~2 .lut_mask = 16'hFFEE;
defparam \Controller|ulaRg|ULA0|Equal12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Equal12~3 (
// Equation(s):
// \Controller|ulaRg|ULA0|Equal12~3_combout  = (\Controller|ulaRg|ULA0|Add0~41_combout ) # ((\Controller|ulaRg|ULA0|Equal12~2_combout  & \Controller|ulaRg|ULA0|inter_out[0]~9_combout ))

	.dataa(gnd),
	.datab(\Controller|ulaRg|ULA0|Equal12~2_combout ),
	.datac(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~41_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Equal12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Equal12~3 .lut_mask = 16'hFFC0;
defparam \Controller|ulaRg|ULA0|Equal12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Equal12~4 (
// Equation(s):
// \Controller|ulaRg|ULA0|Equal12~4_combout  = (!\Controller|ulaRg|ULA0|Equal12~3_combout  & (!\Controller|ulaRg|ULA0|Add0~39_combout  & (!\Controller|ulaRg|ULA0|Add0~43_combout  & !\Controller|ulaRg|ULA0|Add0~24_combout )))

	.dataa(\Controller|ulaRg|ULA0|Equal12~3_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~39_combout ),
	.datac(\Controller|ulaRg|ULA0|Add0~43_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~24_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Equal12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Equal12~4 .lut_mask = 16'h0001;
defparam \Controller|ulaRg|ULA0|Equal12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Equal12~0 (
// Equation(s):
// \Controller|ulaRg|ULA0|Equal12~0_combout  = (\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & ((\Controller|ulaRg|ULA0|Add0~63_combout ) # ((\Controller|ulaRg|ULA0|Add0~18_combout ) # (\Controller|ulaRg|ULA0|Add0~16_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Add0~63_combout ),
	.datab(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datac(\Controller|ulaRg|ULA0|Add0~18_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~16_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Equal12~0 .lut_mask = 16'hCCC8;
defparam \Controller|ulaRg|ULA0|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~20 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~20_combout  = (\Controller|ulaRg|ULA0|inter_out~2_combout  & (!\Controller|ulaRg|in_B[15]~89_combout  & !\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ))

	.dataa(\Controller|ulaRg|ULA0|inter_out~2_combout ),
	.datab(gnd),
	.datac(\Controller|ulaRg|in_B[15]~89_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~20 .lut_mask = 16'h000A;
defparam \Controller|ulaRg|ULA0|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Add0~21 (
// Equation(s):
// \Controller|ulaRg|ULA0|Add0~21_combout  = (!\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & ((\Controller|ulaRg|ULA0|Add0~20_combout ) # ((\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT1  & \Controller|ulaRg|ULA0|Add0~7_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datab(\Controller|ulaRg|ULA0|Add0~7_combout ),
	.datac(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~20_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Add0~21 .lut_mask = 16'h0F08;
defparam \Controller|ulaRg|ULA0|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Equal12~1 (
// Equation(s):
// \Controller|ulaRg|ULA0|Equal12~1_combout  = (!\Controller|ulaRg|ULA0|Equal12~0_combout  & (!\Controller|ulaRg|ULA0|Add0~80_combout  & (!\Controller|ulaRg|ULA0|Add0~8_combout  & !\Controller|ulaRg|ULA0|Add0~21_combout )))

	.dataa(\Controller|ulaRg|ULA0|Equal12~0_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~80_combout ),
	.datac(\Controller|ulaRg|ULA0|Add0~8_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~21_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Equal12~1 .lut_mask = 16'h0001;
defparam \Controller|ulaRg|ULA0|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Equal12~5 (
// Equation(s):
// \Controller|ulaRg|ULA0|Equal12~5_combout  = (!\Controller|ulaRg|ULA0|Add0~87_combout  & (!\Controller|ulaRg|ULA0|Add0~86_combout  & (\Controller|ulaRg|ULA0|Equal12~4_combout  & \Controller|ulaRg|ULA0|Equal12~1_combout )))

	.dataa(\Controller|ulaRg|ULA0|Add0~87_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~86_combout ),
	.datac(\Controller|ulaRg|ULA0|Equal12~4_combout ),
	.datad(\Controller|ulaRg|ULA0|Equal12~1_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Equal12~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Equal12~5 .lut_mask = 16'h1000;
defparam \Controller|ulaRg|ULA0|Equal12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Equal12~6 (
// Equation(s):
// \Controller|ulaRg|ULA0|Equal12~6_combout  = (!\Controller|ulaRg|ULA0|Add0~78_combout  & (((!\Controller|ulaRg|ULA0|Add0~71_combout  & !\Controller|ulaRg|ULA0|Add0~14_combout )) # (!\Controller|ulaRg|ULA0|inter_out[0]~9_combout )))

	.dataa(\Controller|ulaRg|ULA0|Add0~71_combout ),
	.datab(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datac(\Controller|ulaRg|ULA0|Add0~14_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~78_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Equal12~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Equal12~6 .lut_mask = 16'h0037;
defparam \Controller|ulaRg|ULA0|Equal12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Equal12~7 (
// Equation(s):
// \Controller|ulaRg|ULA0|Equal12~7_combout  = (!\Controller|ulaRg|ULA0|Add0~22_combout  & (\Controller|ulaRg|ULA0|Equal12~6_combout  & ((\Controller|ulaRg|ULA0|inter_out[0]~9_combout ) # (!\Controller|ulaRg|ULA0|Add0~73_combout ))))

	.dataa(\Controller|ulaRg|ULA0|Add0~22_combout ),
	.datab(\Controller|ulaRg|ULA0|Equal12~6_combout ),
	.datac(\Controller|ulaRg|ULA0|Add0~73_combout ),
	.datad(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Equal12~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Equal12~7 .lut_mask = 16'h4404;
defparam \Controller|ulaRg|ULA0|Equal12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Equal12~8 (
// Equation(s):
// \Controller|ulaRg|ULA0|Equal12~8_combout  = (\Controller|ulaRg|ULA0|Equal12~7_combout  & (((\Controller|ulaRg|ULA0|inter_out[0]~9_combout ) # (\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout )) # 
// (!\Controller|ulaRg|ULA0|inter_out~2_combout )))

	.dataa(\Controller|ulaRg|ULA0|inter_out~2_combout ),
	.datab(\Controller|ulaRg|ULA0|Equal12~7_combout ),
	.datac(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datad(\Controller|ulaRg|ULA0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Equal12~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Equal12~8 .lut_mask = 16'hCCC4;
defparam \Controller|ulaRg|ULA0|Equal12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|Equal12~11 (
// Equation(s):
// \Controller|ulaRg|ULA0|Equal12~11_combout  = (\Controller|ulaRg|ULA0|Equal12~9_combout  & (\Controller|ulaRg|ULA0|Equal12~10_combout  & (\Controller|ulaRg|ULA0|Equal12~5_combout  & \Controller|ulaRg|ULA0|Equal12~8_combout )))

	.dataa(\Controller|ulaRg|ULA0|Equal12~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Equal12~10_combout ),
	.datac(\Controller|ulaRg|ULA0|Equal12~5_combout ),
	.datad(\Controller|ulaRg|ULA0|Equal12~8_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|Equal12~11_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|Equal12~11 .lut_mask = 16'h8000;
defparam \Controller|ulaRg|ULA0|Equal12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N30
fiftyfivenm_lcell_comb \Controller|pcall|notit_en~2 (
// Equation(s):
// \Controller|pcall|notit_en~2_combout  = (\Controller|pcall|notit_en~0_combout  & ((\Controller|ulaRg|ULA0|Equal12~11_combout  & (!\Controller|pcall|r0m|instr [5])) # (!\Controller|ulaRg|ULA0|Equal12~11_combout  & ((\Controller|pcall|notit_en~1_combout 
// )))))

	.dataa(\Controller|pcall|notit_en~0_combout ),
	.datab(\Controller|pcall|r0m|instr [5]),
	.datac(\Controller|pcall|notit_en~1_combout ),
	.datad(\Controller|ulaRg|ULA0|Equal12~11_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|notit_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|notit_en~2 .lut_mask = 16'h22A0;
defparam \Controller|pcall|notit_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N24
fiftyfivenm_lcell_comb \Controller|bnch_en~0 (
// Equation(s):
// \Controller|bnch_en~0_combout  = (\Controller|Equal6~0_combout  & (!\Controller|pcall|r0m|instr [8] & (\Controller|pcall|r0m|instr [6] & \Controller|A1~0_combout )))

	.dataa(\Controller|Equal6~0_combout ),
	.datab(\Controller|pcall|r0m|instr [8]),
	.datac(\Controller|pcall|r0m|instr [6]),
	.datad(\Controller|A1~0_combout ),
	.cin(gnd),
	.combout(\Controller|bnch_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|bnch_en~0 .lut_mask = 16'h2000;
defparam \Controller|bnch_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N22
fiftyfivenm_lcell_comb \Controller|pcall|pc|count|rgst[6]~0 (
// Equation(s):
// \Controller|pcall|pc|count|rgst[6]~0_combout  = (!\Controller|pcall|r0m|instr [4] & ((\Controller|ulaRg|ULA0|Equal12~11_combout  & (\Controller|bnch_en~0_combout )) # (!\Controller|ulaRg|ULA0|Equal12~11_combout  & ((\Controller|Equal10~1_combout )))))

	.dataa(\Controller|bnch_en~0_combout ),
	.datab(\Controller|pcall|r0m|instr [4]),
	.datac(\Controller|Equal10~1_combout ),
	.datad(\Controller|ulaRg|ULA0|Equal12~11_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|count|rgst[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|count|rgst[6]~0 .lut_mask = 16'h2230;
defparam \Controller|pcall|pc|count|rgst[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N14
fiftyfivenm_lcell_comb \Controller|pcall|pc|count|rgst[6]~2 (
// Equation(s):
// \Controller|pcall|pc|count|rgst[6]~2_combout  = (!\Controller|pcall|notit_en~2_combout  & !\Controller|pcall|pc|count|rgst[6]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|pcall|notit_en~2_combout ),
	.datad(\Controller|pcall|pc|count|rgst[6]~0_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|count|rgst[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|count|rgst[6]~2 .lut_mask = 16'h000F;
defparam \Controller|pcall|pc|count|rgst[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N0
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add3~0 (
// Equation(s):
// \Controller|pcall|pc|Add3~0_combout  = \Controller|pcall|pc|count|rgst [1] $ (VCC)
// \Controller|pcall|pc|Add3~1  = CARRY(\Controller|pcall|pc|count|rgst [1])

	.dataa(\Controller|pcall|pc|count|rgst [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controller|pcall|pc|Add3~0_combout ),
	.cout(\Controller|pcall|pc|Add3~1 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add3~0 .lut_mask = 16'h55AA;
defparam \Controller|pcall|pc|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N14
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add2~0 (
// Equation(s):
// \Controller|pcall|pc|Add2~0_combout  = (\Controller|pcall|pc|count|rgst [0] & (\Controller|pcall|r0m|instr [0] $ (GND))) # (!\Controller|pcall|pc|count|rgst [0] & (!\Controller|pcall|r0m|instr [0] & VCC))
// \Controller|pcall|pc|Add2~1  = CARRY((\Controller|pcall|pc|count|rgst [0] & !\Controller|pcall|r0m|instr [0]))

	.dataa(\Controller|pcall|pc|count|rgst [0]),
	.datab(\Controller|pcall|r0m|instr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Controller|pcall|pc|Add2~0_combout ),
	.cout(\Controller|pcall|pc|Add2~1 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add2~0 .lut_mask = 16'h9922;
defparam \Controller|pcall|pc|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N16
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add2~2 (
// Equation(s):
// \Controller|pcall|pc|Add2~2_combout  = (\Controller|pcall|pc|bnch_ct[1]~3_combout  & ((\Controller|pcall|pc|count|rgst [1] & (\Controller|pcall|pc|Add2~1  & VCC)) # (!\Controller|pcall|pc|count|rgst [1] & (!\Controller|pcall|pc|Add2~1 )))) # 
// (!\Controller|pcall|pc|bnch_ct[1]~3_combout  & ((\Controller|pcall|pc|count|rgst [1] & (!\Controller|pcall|pc|Add2~1 )) # (!\Controller|pcall|pc|count|rgst [1] & ((\Controller|pcall|pc|Add2~1 ) # (GND)))))
// \Controller|pcall|pc|Add2~3  = CARRY((\Controller|pcall|pc|bnch_ct[1]~3_combout  & (!\Controller|pcall|pc|count|rgst [1] & !\Controller|pcall|pc|Add2~1 )) # (!\Controller|pcall|pc|bnch_ct[1]~3_combout  & ((!\Controller|pcall|pc|Add2~1 ) # 
// (!\Controller|pcall|pc|count|rgst [1]))))

	.dataa(\Controller|pcall|pc|bnch_ct[1]~3_combout ),
	.datab(\Controller|pcall|pc|count|rgst [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|pcall|pc|Add2~1 ),
	.combout(\Controller|pcall|pc|Add2~2_combout ),
	.cout(\Controller|pcall|pc|Add2~3 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add2~2 .lut_mask = 16'h9617;
defparam \Controller|pcall|pc|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N28
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in~0 (
// Equation(s):
// \Controller|pcall|pc|dt_in~0_combout  = (\Controller|pcall|r0m|instr [4] & ((\Controller|ulaRg|ULA0|Equal12~11_combout  & (\Controller|bnch_en~0_combout )) # (!\Controller|ulaRg|ULA0|Equal12~11_combout  & ((\Controller|Equal10~1_combout )))))

	.dataa(\Controller|bnch_en~0_combout ),
	.datab(\Controller|pcall|r0m|instr [4]),
	.datac(\Controller|Equal10~1_combout ),
	.datad(\Controller|ulaRg|ULA0|Equal12~11_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in~0 .lut_mask = 16'h88C0;
defparam \Controller|pcall|pc|dt_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N28
fiftyfivenm_lcell_comb \Controller|pcall|pc|count|rgst[6]~1 (
// Equation(s):
// \Controller|pcall|pc|count|rgst[6]~1_combout  = (\Controller|pcall|notit_en~2_combout ) # ((\Controller|pcall|pc|dt_in~0_combout  & !\Controller|pcall|pc|count|rgst[6]~0_combout ))

	.dataa(\Controller|pcall|notit_en~2_combout ),
	.datab(\Controller|pcall|pc|dt_in~0_combout ),
	.datac(gnd),
	.datad(\Controller|pcall|pc|count|rgst[6]~0_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|count|rgst[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|count|rgst[6]~1 .lut_mask = 16'hAAEE;
defparam \Controller|pcall|pc|count|rgst[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N0
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in[1]~10 (
// Equation(s):
// \Controller|pcall|pc|dt_in[1]~10_combout  = (\Controller|pcall|pc|count|rgst[6]~2_combout  & (((\Controller|pcall|pc|count|rgst[6]~1_combout )))) # (!\Controller|pcall|pc|count|rgst[6]~2_combout  & ((\Controller|pcall|pc|count|rgst[6]~1_combout  & 
// (\Controller|pcall|pc|Add3~0_combout )) # (!\Controller|pcall|pc|count|rgst[6]~1_combout  & ((\Controller|pcall|pc|Add2~2_combout )))))

	.dataa(\Controller|pcall|pc|Add3~0_combout ),
	.datab(\Controller|pcall|pc|Add2~2_combout ),
	.datac(\Controller|pcall|pc|count|rgst[6]~2_combout ),
	.datad(\Controller|pcall|pc|count|rgst[6]~1_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in[1]~10 .lut_mask = 16'hFA0C;
defparam \Controller|pcall|pc|dt_in[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N2
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in[1]~11 (
// Equation(s):
// \Controller|pcall|pc|dt_in[1]~11_combout  = (\Controller|pcall|pc|count|rgst[6]~2_combout  & ((\Controller|pcall|pc|dt_in[1]~10_combout  & ((\Controller|pcall|pc|Add1~2_combout ))) # (!\Controller|pcall|pc|dt_in[1]~10_combout  & 
// (\Controller|pcall|pc|Add0~2_combout )))) # (!\Controller|pcall|pc|count|rgst[6]~2_combout  & (((\Controller|pcall|pc|dt_in[1]~10_combout ))))

	.dataa(\Controller|pcall|pc|Add0~2_combout ),
	.datab(\Controller|pcall|pc|Add1~2_combout ),
	.datac(\Controller|pcall|pc|count|rgst[6]~2_combout ),
	.datad(\Controller|pcall|pc|dt_in[1]~10_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in[1]~11 .lut_mask = 16'hCFA0;
defparam \Controller|pcall|pc|dt_in[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N30
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in[1]~12 (
// Equation(s):
// \Controller|pcall|pc|dt_in[1]~12_combout  = (\Controller|pcall|uctl|jmp|instr_en~2_combout  & (((\Controller|pcall|r0m|instr [1])))) # (!\Controller|pcall|uctl|jmp|instr_en~2_combout  & (\RST_HW~input_o  & ((\Controller|pcall|pc|dt_in[1]~11_combout ))))

	.dataa(\Controller|pcall|uctl|jmp|instr_en~2_combout ),
	.datab(\RST_HW~input_o ),
	.datac(\Controller|pcall|r0m|instr [1]),
	.datad(\Controller|pcall|pc|dt_in[1]~11_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in[1]~12 .lut_mask = 16'hE4A0;
defparam \Controller|pcall|pc|dt_in[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N31
dffeas \Controller|pcall|pc|count|rgst[1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|pcall|pc|dt_in[1]~12_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|pcall|uctl|mq|state [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|pc|count|rgst [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|pc|count|rgst[1] .is_wysiwyg = "true";
defparam \Controller|pcall|pc|count|rgst[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N0
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux6~1 (
// Equation(s):
// \Controller|pcall|r0m|Mux6~1_combout  = (\Controller|pcall|pc|count|rgst [0] & ((\Controller|pcall|pc|count|rgst [1] & (\Controller|pcall|pc|count|rgst [4] & !\Controller|pcall|pc|count|rgst [2])) # (!\Controller|pcall|pc|count|rgst [1] & 
// (!\Controller|pcall|pc|count|rgst [4] & \Controller|pcall|pc|count|rgst [2]))))

	.dataa(\Controller|pcall|pc|count|rgst [1]),
	.datab(\Controller|pcall|pc|count|rgst [0]),
	.datac(\Controller|pcall|pc|count|rgst [4]),
	.datad(\Controller|pcall|pc|count|rgst [2]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux6~1 .lut_mask = 16'h0480;
defparam \Controller|pcall|r0m|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N12
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux7~0 (
// Equation(s):
// \Controller|pcall|r0m|Mux7~0_combout  = (\Controller|pcall|pc|count|rgst [4] & (((!\Controller|pcall|pc|count|rgst [0] & !\Controller|pcall|pc|count|rgst [2])))) # (!\Controller|pcall|pc|count|rgst [4] & (!\Controller|pcall|pc|count|rgst [1] & 
// (\Controller|pcall|pc|count|rgst [0] $ (\Controller|pcall|pc|count|rgst [2]))))

	.dataa(\Controller|pcall|pc|count|rgst [1]),
	.datab(\Controller|pcall|pc|count|rgst [0]),
	.datac(\Controller|pcall|pc|count|rgst [4]),
	.datad(\Controller|pcall|pc|count|rgst [2]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux7~0 .lut_mask = 16'h0134;
defparam \Controller|pcall|r0m|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N20
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux7~1 (
// Equation(s):
// \Controller|pcall|r0m|Mux7~1_combout  = (\Controller|pcall|r0m|Mux4~0_combout  & ((\Controller|pcall|pc|count|rgst [3] & ((\Controller|pcall|r0m|Mux7~0_combout ))) # (!\Controller|pcall|pc|count|rgst [3] & (\Controller|pcall|r0m|Mux6~1_combout ))))

	.dataa(\Controller|pcall|r0m|Mux4~0_combout ),
	.datab(\Controller|pcall|r0m|Mux6~1_combout ),
	.datac(\Controller|pcall|r0m|Mux7~0_combout ),
	.datad(\Controller|pcall|pc|count|rgst [3]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux7~1 .lut_mask = 16'hA088;
defparam \Controller|pcall|r0m|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N21
dffeas \Controller|pcall|r0m|instr[7] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|pcall|r0m|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|r0m|instr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|r0m|instr[7] .is_wysiwyg = "true";
defparam \Controller|pcall|r0m|instr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N10
fiftyfivenm_lcell_comb \Controller|pcall|uctl|jmp|instr_en~0 (
// Equation(s):
// \Controller|pcall|uctl|jmp|instr_en~0_combout  = (\Controller|pcall|uctl|mq|state [1] & (!\Controller|pcall|uctl|mq|state [0] & (!\Controller|pcall|r0m|instr [7] & \Controller|pcall|r0m|instr [6])))

	.dataa(\Controller|pcall|uctl|mq|state [1]),
	.datab(\Controller|pcall|uctl|mq|state [0]),
	.datac(\Controller|pcall|r0m|instr [7]),
	.datad(\Controller|pcall|r0m|instr [6]),
	.cin(gnd),
	.combout(\Controller|pcall|uctl|jmp|instr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|uctl|jmp|instr_en~0 .lut_mask = 16'h0200;
defparam \Controller|pcall|uctl|jmp|instr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N24
fiftyfivenm_lcell_comb \Controller|pcall|uctl|jmp|instr_en~1 (
// Equation(s):
// \Controller|pcall|uctl|jmp|instr_en~1_combout  = (\Controller|pcall|r0m|instr [5] & (!\Controller|pcall|r0m|instr [8] & (!\Controller|pcall|r0m|instr [10] & !\Controller|pcall|r0m|instr [9])))

	.dataa(\Controller|pcall|r0m|instr [5]),
	.datab(\Controller|pcall|r0m|instr [8]),
	.datac(\Controller|pcall|r0m|instr [10]),
	.datad(\Controller|pcall|r0m|instr [9]),
	.cin(gnd),
	.combout(\Controller|pcall|uctl|jmp|instr_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|uctl|jmp|instr_en~1 .lut_mask = 16'h0002;
defparam \Controller|pcall|uctl|jmp|instr_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N18
fiftyfivenm_lcell_comb \Controller|pcall|uctl|jmp|instr_en~2 (
// Equation(s):
// \Controller|pcall|uctl|jmp|instr_en~2_combout  = (\Controller|pcall|uctl|jmp|instr_en~0_combout  & \Controller|pcall|uctl|jmp|instr_en~1_combout )

	.dataa(\Controller|pcall|uctl|jmp|instr_en~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|pcall|uctl|jmp|instr_en~1_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|uctl|jmp|instr_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|uctl|jmp|instr_en~2 .lut_mask = 16'hAA00;
defparam \Controller|pcall|uctl|jmp|instr_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N10
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add4~0 (
// Equation(s):
// \Controller|pcall|pc|Add4~0_combout  = (\Controller|pcall|r0m|instr [2] & (\Controller|pcall|r0m|instr [1] & \Controller|pcall|r0m|instr [0]))

	.dataa(gnd),
	.datab(\Controller|pcall|r0m|instr [2]),
	.datac(\Controller|pcall|r0m|instr [1]),
	.datad(\Controller|pcall|r0m|instr [0]),
	.cin(gnd),
	.combout(\Controller|pcall|pc|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|Add4~0 .lut_mask = 16'hC000;
defparam \Controller|pcall|pc|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N28
fiftyfivenm_lcell_comb \Controller|pcall|pc|bnch_ct[4]~0 (
// Equation(s):
// \Controller|pcall|pc|bnch_ct[4]~0_combout  = (\Controller|pcall|pc|Add4~0_combout  & (!\Controller|pcall|r0m|instr [4] & \Controller|pcall|r0m|instr [3]))

	.dataa(\Controller|pcall|pc|Add4~0_combout ),
	.datab(\Controller|pcall|r0m|instr [4]),
	.datac(gnd),
	.datad(\Controller|pcall|r0m|instr [3]),
	.cin(gnd),
	.combout(\Controller|pcall|pc|bnch_ct[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|bnch_ct[4]~0 .lut_mask = 16'h2200;
defparam \Controller|pcall|pc|bnch_ct[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N4
fiftyfivenm_lcell_comb \Controller|pcall|pc|bnch_ct[3]~1 (
// Equation(s):
// \Controller|pcall|pc|bnch_ct[3]~1_combout  = \Controller|pcall|r0m|instr [3] $ (((\Controller|pcall|r0m|instr [4]) # (\Controller|pcall|pc|Add4~0_combout )))

	.dataa(\Controller|pcall|r0m|instr [4]),
	.datab(gnd),
	.datac(\Controller|pcall|r0m|instr [3]),
	.datad(\Controller|pcall|pc|Add4~0_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|bnch_ct[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|bnch_ct[3]~1 .lut_mask = 16'h0F5A;
defparam \Controller|pcall|pc|bnch_ct[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N14
fiftyfivenm_lcell_comb \Controller|pcall|pc|bnch_ct[2]~2 (
// Equation(s):
// \Controller|pcall|pc|bnch_ct[2]~2_combout  = \Controller|pcall|r0m|instr [2] $ (((\Controller|pcall|r0m|instr [4]) # ((\Controller|pcall|r0m|instr [1] & \Controller|pcall|r0m|instr [0]))))

	.dataa(\Controller|pcall|r0m|instr [1]),
	.datab(\Controller|pcall|r0m|instr [2]),
	.datac(\Controller|pcall|r0m|instr [4]),
	.datad(\Controller|pcall|r0m|instr [0]),
	.cin(gnd),
	.combout(\Controller|pcall|pc|bnch_ct[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|bnch_ct[2]~2 .lut_mask = 16'h363C;
defparam \Controller|pcall|pc|bnch_ct[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N4
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add1~4 (
// Equation(s):
// \Controller|pcall|pc|Add1~4_combout  = ((\Controller|pcall|pc|count|rgst [2] $ (\Controller|pcall|pc|bnch_ct[2]~2_combout  $ (\Controller|pcall|pc|Add1~3 )))) # (GND)
// \Controller|pcall|pc|Add1~5  = CARRY((\Controller|pcall|pc|count|rgst [2] & ((!\Controller|pcall|pc|Add1~3 ) # (!\Controller|pcall|pc|bnch_ct[2]~2_combout ))) # (!\Controller|pcall|pc|count|rgst [2] & (!\Controller|pcall|pc|bnch_ct[2]~2_combout  & 
// !\Controller|pcall|pc|Add1~3 )))

	.dataa(\Controller|pcall|pc|count|rgst [2]),
	.datab(\Controller|pcall|pc|bnch_ct[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|pcall|pc|Add1~3 ),
	.combout(\Controller|pcall|pc|Add1~4_combout ),
	.cout(\Controller|pcall|pc|Add1~5 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add1~4 .lut_mask = 16'h962B;
defparam \Controller|pcall|pc|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N6
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add1~6 (
// Equation(s):
// \Controller|pcall|pc|Add1~6_combout  = (\Controller|pcall|pc|count|rgst [3] & ((\Controller|pcall|pc|bnch_ct[3]~1_combout  & (!\Controller|pcall|pc|Add1~5 )) # (!\Controller|pcall|pc|bnch_ct[3]~1_combout  & (\Controller|pcall|pc|Add1~5  & VCC)))) # 
// (!\Controller|pcall|pc|count|rgst [3] & ((\Controller|pcall|pc|bnch_ct[3]~1_combout  & ((\Controller|pcall|pc|Add1~5 ) # (GND))) # (!\Controller|pcall|pc|bnch_ct[3]~1_combout  & (!\Controller|pcall|pc|Add1~5 ))))
// \Controller|pcall|pc|Add1~7  = CARRY((\Controller|pcall|pc|count|rgst [3] & (\Controller|pcall|pc|bnch_ct[3]~1_combout  & !\Controller|pcall|pc|Add1~5 )) # (!\Controller|pcall|pc|count|rgst [3] & ((\Controller|pcall|pc|bnch_ct[3]~1_combout ) # 
// (!\Controller|pcall|pc|Add1~5 ))))

	.dataa(\Controller|pcall|pc|count|rgst [3]),
	.datab(\Controller|pcall|pc|bnch_ct[3]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|pcall|pc|Add1~5 ),
	.combout(\Controller|pcall|pc|Add1~6_combout ),
	.cout(\Controller|pcall|pc|Add1~7 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add1~6 .lut_mask = 16'h694D;
defparam \Controller|pcall|pc|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N8
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add1~8 (
// Equation(s):
// \Controller|pcall|pc|Add1~8_combout  = ((\Controller|pcall|pc|count|rgst [4] $ (\Controller|pcall|pc|bnch_ct[4]~0_combout  $ (\Controller|pcall|pc|Add1~7 )))) # (GND)
// \Controller|pcall|pc|Add1~9  = CARRY((\Controller|pcall|pc|count|rgst [4] & ((!\Controller|pcall|pc|Add1~7 ) # (!\Controller|pcall|pc|bnch_ct[4]~0_combout ))) # (!\Controller|pcall|pc|count|rgst [4] & (!\Controller|pcall|pc|bnch_ct[4]~0_combout  & 
// !\Controller|pcall|pc|Add1~7 )))

	.dataa(\Controller|pcall|pc|count|rgst [4]),
	.datab(\Controller|pcall|pc|bnch_ct[4]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|pcall|pc|Add1~7 ),
	.combout(\Controller|pcall|pc|Add1~8_combout ),
	.cout(\Controller|pcall|pc|Add1~9 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add1~8 .lut_mask = 16'h962B;
defparam \Controller|pcall|pc|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N2
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add3~2 (
// Equation(s):
// \Controller|pcall|pc|Add3~2_combout  = (\Controller|pcall|pc|count|rgst [2] & (!\Controller|pcall|pc|Add3~1 )) # (!\Controller|pcall|pc|count|rgst [2] & ((\Controller|pcall|pc|Add3~1 ) # (GND)))
// \Controller|pcall|pc|Add3~3  = CARRY((!\Controller|pcall|pc|Add3~1 ) # (!\Controller|pcall|pc|count|rgst [2]))

	.dataa(gnd),
	.datab(\Controller|pcall|pc|count|rgst [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|pcall|pc|Add3~1 ),
	.combout(\Controller|pcall|pc|Add3~2_combout ),
	.cout(\Controller|pcall|pc|Add3~3 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add3~2 .lut_mask = 16'h3C3F;
defparam \Controller|pcall|pc|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N4
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add3~4 (
// Equation(s):
// \Controller|pcall|pc|Add3~4_combout  = (\Controller|pcall|pc|count|rgst [3] & (\Controller|pcall|pc|Add3~3  $ (GND))) # (!\Controller|pcall|pc|count|rgst [3] & (!\Controller|pcall|pc|Add3~3  & VCC))
// \Controller|pcall|pc|Add3~5  = CARRY((\Controller|pcall|pc|count|rgst [3] & !\Controller|pcall|pc|Add3~3 ))

	.dataa(gnd),
	.datab(\Controller|pcall|pc|count|rgst [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|pcall|pc|Add3~3 ),
	.combout(\Controller|pcall|pc|Add3~4_combout ),
	.cout(\Controller|pcall|pc|Add3~5 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add3~4 .lut_mask = 16'hC30C;
defparam \Controller|pcall|pc|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N6
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add3~6 (
// Equation(s):
// \Controller|pcall|pc|Add3~6_combout  = (\Controller|pcall|pc|count|rgst [4] & (!\Controller|pcall|pc|Add3~5 )) # (!\Controller|pcall|pc|count|rgst [4] & ((\Controller|pcall|pc|Add3~5 ) # (GND)))
// \Controller|pcall|pc|Add3~7  = CARRY((!\Controller|pcall|pc|Add3~5 ) # (!\Controller|pcall|pc|count|rgst [4]))

	.dataa(gnd),
	.datab(\Controller|pcall|pc|count|rgst [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|pcall|pc|Add3~5 ),
	.combout(\Controller|pcall|pc|Add3~6_combout ),
	.cout(\Controller|pcall|pc|Add3~7 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add3~6 .lut_mask = 16'h3C3F;
defparam \Controller|pcall|pc|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N18
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add2~4 (
// Equation(s):
// \Controller|pcall|pc|Add2~4_combout  = ((\Controller|pcall|pc|count|rgst [2] $ (\Controller|pcall|pc|bnch_ct[2]~2_combout  $ (!\Controller|pcall|pc|Add2~3 )))) # (GND)
// \Controller|pcall|pc|Add2~5  = CARRY((\Controller|pcall|pc|count|rgst [2] & ((\Controller|pcall|pc|bnch_ct[2]~2_combout ) # (!\Controller|pcall|pc|Add2~3 ))) # (!\Controller|pcall|pc|count|rgst [2] & (\Controller|pcall|pc|bnch_ct[2]~2_combout  & 
// !\Controller|pcall|pc|Add2~3 )))

	.dataa(\Controller|pcall|pc|count|rgst [2]),
	.datab(\Controller|pcall|pc|bnch_ct[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|pcall|pc|Add2~3 ),
	.combout(\Controller|pcall|pc|Add2~4_combout ),
	.cout(\Controller|pcall|pc|Add2~5 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add2~4 .lut_mask = 16'h698E;
defparam \Controller|pcall|pc|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N20
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add2~6 (
// Equation(s):
// \Controller|pcall|pc|Add2~6_combout  = (\Controller|pcall|pc|count|rgst [3] & ((\Controller|pcall|pc|bnch_ct[3]~1_combout  & (\Controller|pcall|pc|Add2~5  & VCC)) # (!\Controller|pcall|pc|bnch_ct[3]~1_combout  & (!\Controller|pcall|pc|Add2~5 )))) # 
// (!\Controller|pcall|pc|count|rgst [3] & ((\Controller|pcall|pc|bnch_ct[3]~1_combout  & (!\Controller|pcall|pc|Add2~5 )) # (!\Controller|pcall|pc|bnch_ct[3]~1_combout  & ((\Controller|pcall|pc|Add2~5 ) # (GND)))))
// \Controller|pcall|pc|Add2~7  = CARRY((\Controller|pcall|pc|count|rgst [3] & (!\Controller|pcall|pc|bnch_ct[3]~1_combout  & !\Controller|pcall|pc|Add2~5 )) # (!\Controller|pcall|pc|count|rgst [3] & ((!\Controller|pcall|pc|Add2~5 ) # 
// (!\Controller|pcall|pc|bnch_ct[3]~1_combout ))))

	.dataa(\Controller|pcall|pc|count|rgst [3]),
	.datab(\Controller|pcall|pc|bnch_ct[3]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|pcall|pc|Add2~5 ),
	.combout(\Controller|pcall|pc|Add2~6_combout ),
	.cout(\Controller|pcall|pc|Add2~7 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add2~6 .lut_mask = 16'h9617;
defparam \Controller|pcall|pc|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N22
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add2~8 (
// Equation(s):
// \Controller|pcall|pc|Add2~8_combout  = ((\Controller|pcall|pc|count|rgst [4] $ (\Controller|pcall|pc|bnch_ct[4]~0_combout  $ (!\Controller|pcall|pc|Add2~7 )))) # (GND)
// \Controller|pcall|pc|Add2~9  = CARRY((\Controller|pcall|pc|count|rgst [4] & ((\Controller|pcall|pc|bnch_ct[4]~0_combout ) # (!\Controller|pcall|pc|Add2~7 ))) # (!\Controller|pcall|pc|count|rgst [4] & (\Controller|pcall|pc|bnch_ct[4]~0_combout  & 
// !\Controller|pcall|pc|Add2~7 )))

	.dataa(\Controller|pcall|pc|count|rgst [4]),
	.datab(\Controller|pcall|pc|bnch_ct[4]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|pcall|pc|Add2~7 ),
	.combout(\Controller|pcall|pc|Add2~8_combout ),
	.cout(\Controller|pcall|pc|Add2~9 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add2~8 .lut_mask = 16'h698E;
defparam \Controller|pcall|pc|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N16
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add0~4 (
// Equation(s):
// \Controller|pcall|pc|Add0~4_combout  = (\Controller|pcall|pc|count|rgst [2] & (\Controller|pcall|pc|Add0~3  $ (GND))) # (!\Controller|pcall|pc|count|rgst [2] & (!\Controller|pcall|pc|Add0~3  & VCC))
// \Controller|pcall|pc|Add0~5  = CARRY((\Controller|pcall|pc|count|rgst [2] & !\Controller|pcall|pc|Add0~3 ))

	.dataa(gnd),
	.datab(\Controller|pcall|pc|count|rgst [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|pcall|pc|Add0~3 ),
	.combout(\Controller|pcall|pc|Add0~4_combout ),
	.cout(\Controller|pcall|pc|Add0~5 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add0~4 .lut_mask = 16'hC30C;
defparam \Controller|pcall|pc|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N18
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add0~6 (
// Equation(s):
// \Controller|pcall|pc|Add0~6_combout  = (\Controller|pcall|pc|count|rgst [3] & (!\Controller|pcall|pc|Add0~5 )) # (!\Controller|pcall|pc|count|rgst [3] & ((\Controller|pcall|pc|Add0~5 ) # (GND)))
// \Controller|pcall|pc|Add0~7  = CARRY((!\Controller|pcall|pc|Add0~5 ) # (!\Controller|pcall|pc|count|rgst [3]))

	.dataa(gnd),
	.datab(\Controller|pcall|pc|count|rgst [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|pcall|pc|Add0~5 ),
	.combout(\Controller|pcall|pc|Add0~6_combout ),
	.cout(\Controller|pcall|pc|Add0~7 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add0~6 .lut_mask = 16'h3C3F;
defparam \Controller|pcall|pc|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N20
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add0~8 (
// Equation(s):
// \Controller|pcall|pc|Add0~8_combout  = (\Controller|pcall|pc|count|rgst [4] & (\Controller|pcall|pc|Add0~7  $ (GND))) # (!\Controller|pcall|pc|count|rgst [4] & (!\Controller|pcall|pc|Add0~7  & VCC))
// \Controller|pcall|pc|Add0~9  = CARRY((\Controller|pcall|pc|count|rgst [4] & !\Controller|pcall|pc|Add0~7 ))

	.dataa(gnd),
	.datab(\Controller|pcall|pc|count|rgst [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|pcall|pc|Add0~7 ),
	.combout(\Controller|pcall|pc|Add0~8_combout ),
	.cout(\Controller|pcall|pc|Add0~9 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add0~8 .lut_mask = 16'hC30C;
defparam \Controller|pcall|pc|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N16
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in[4]~16 (
// Equation(s):
// \Controller|pcall|pc|dt_in[4]~16_combout  = (\Controller|pcall|pc|count|rgst[6]~2_combout  & (((\Controller|pcall|pc|Add0~8_combout ) # (\Controller|pcall|pc|count|rgst[6]~1_combout )))) # (!\Controller|pcall|pc|count|rgst[6]~2_combout  & 
// (\Controller|pcall|pc|Add2~8_combout  & ((!\Controller|pcall|pc|count|rgst[6]~1_combout ))))

	.dataa(\Controller|pcall|pc|Add2~8_combout ),
	.datab(\Controller|pcall|pc|Add0~8_combout ),
	.datac(\Controller|pcall|pc|count|rgst[6]~2_combout ),
	.datad(\Controller|pcall|pc|count|rgst[6]~1_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in[4]~16 .lut_mask = 16'hF0CA;
defparam \Controller|pcall|pc|dt_in[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N6
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in[4]~17 (
// Equation(s):
// \Controller|pcall|pc|dt_in[4]~17_combout  = (\Controller|pcall|pc|count|rgst[6]~1_combout  & ((\Controller|pcall|pc|dt_in[4]~16_combout  & (\Controller|pcall|pc|Add1~8_combout )) # (!\Controller|pcall|pc|dt_in[4]~16_combout  & 
// ((\Controller|pcall|pc|Add3~6_combout ))))) # (!\Controller|pcall|pc|count|rgst[6]~1_combout  & (((\Controller|pcall|pc|dt_in[4]~16_combout ))))

	.dataa(\Controller|pcall|pc|Add1~8_combout ),
	.datab(\Controller|pcall|pc|count|rgst[6]~1_combout ),
	.datac(\Controller|pcall|pc|Add3~6_combout ),
	.datad(\Controller|pcall|pc|dt_in[4]~16_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in[4]~17 .lut_mask = 16'hBBC0;
defparam \Controller|pcall|pc|dt_in[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N8
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in[4]~18 (
// Equation(s):
// \Controller|pcall|pc|dt_in[4]~18_combout  = (\Controller|pcall|uctl|jmp|instr_en~2_combout  & (((\Controller|pcall|r0m|instr [4])))) # (!\Controller|pcall|uctl|jmp|instr_en~2_combout  & (\RST_HW~input_o  & ((\Controller|pcall|pc|dt_in[4]~17_combout ))))

	.dataa(\RST_HW~input_o ),
	.datab(\Controller|pcall|uctl|jmp|instr_en~2_combout ),
	.datac(\Controller|pcall|r0m|instr [4]),
	.datad(\Controller|pcall|pc|dt_in[4]~17_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in[4]~18 .lut_mask = 16'hE2C0;
defparam \Controller|pcall|pc|dt_in[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N9
dffeas \Controller|pcall|pc|count|rgst[4] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|pcall|pc|dt_in[4]~18_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|pcall|uctl|mq|state [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|pc|count|rgst [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|pc|count|rgst[4] .is_wysiwyg = "true";
defparam \Controller|pcall|pc|count|rgst[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N2
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux11~2 (
// Equation(s):
// \Controller|pcall|r0m|Mux11~2_combout  = (\Controller|pcall|pc|count|rgst [2] & (!\Controller|pcall|pc|count|rgst [1] & (!\Controller|pcall|pc|count|rgst [0]))) # (!\Controller|pcall|pc|count|rgst [2] & (\Controller|pcall|pc|count|rgst [1] & 
// ((!\Controller|pcall|pc|count|rgst [3]))))

	.dataa(\Controller|pcall|pc|count|rgst [2]),
	.datab(\Controller|pcall|pc|count|rgst [1]),
	.datac(\Controller|pcall|pc|count|rgst [0]),
	.datad(\Controller|pcall|pc|count|rgst [3]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux11~2 .lut_mask = 16'h0246;
defparam \Controller|pcall|r0m|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N24
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux11~1 (
// Equation(s):
// \Controller|pcall|r0m|Mux11~1_combout  = (\Controller|pcall|r0m|Mux11~0_combout  & (!\Controller|pcall|pc|count|rgst [3] & (!\Controller|pcall|pc|count|rgst [4] & \Controller|pcall|pc|count|rgst [1])))

	.dataa(\Controller|pcall|r0m|Mux11~0_combout ),
	.datab(\Controller|pcall|pc|count|rgst [3]),
	.datac(\Controller|pcall|pc|count|rgst [4]),
	.datad(\Controller|pcall|pc|count|rgst [1]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux11~1 .lut_mask = 16'h0200;
defparam \Controller|pcall|r0m|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N28
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux11~3 (
// Equation(s):
// \Controller|pcall|r0m|Mux11~3_combout  = (\Controller|pcall|r0m|Mux4~0_combout  & ((\Controller|pcall|r0m|Mux11~1_combout ) # ((\Controller|pcall|pc|count|rgst [4] & \Controller|pcall|r0m|Mux11~2_combout ))))

	.dataa(\Controller|pcall|pc|count|rgst [4]),
	.datab(\Controller|pcall|r0m|Mux4~0_combout ),
	.datac(\Controller|pcall|r0m|Mux11~2_combout ),
	.datad(\Controller|pcall|r0m|Mux11~1_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux11~3 .lut_mask = 16'hCC80;
defparam \Controller|pcall|r0m|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N11
dffeas \Controller|pcall|r0m|instr[3] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|pcall|r0m|Mux11~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|r0m|instr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|r0m|instr[3] .is_wysiwyg = "true";
defparam \Controller|pcall|r0m|instr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N20
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in[3]~19 (
// Equation(s):
// \Controller|pcall|pc|dt_in[3]~19_combout  = (\Controller|pcall|pc|count|rgst[6]~2_combout  & (((\Controller|pcall|pc|count|rgst[6]~1_combout )))) # (!\Controller|pcall|pc|count|rgst[6]~2_combout  & ((\Controller|pcall|pc|count|rgst[6]~1_combout  & 
// (\Controller|pcall|pc|Add3~4_combout )) # (!\Controller|pcall|pc|count|rgst[6]~1_combout  & ((\Controller|pcall|pc|Add2~6_combout )))))

	.dataa(\Controller|pcall|pc|Add3~4_combout ),
	.datab(\Controller|pcall|pc|Add2~6_combout ),
	.datac(\Controller|pcall|pc|count|rgst[6]~2_combout ),
	.datad(\Controller|pcall|pc|count|rgst[6]~1_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in[3]~19 .lut_mask = 16'hFA0C;
defparam \Controller|pcall|pc|dt_in[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N10
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in[3]~20 (
// Equation(s):
// \Controller|pcall|pc|dt_in[3]~20_combout  = (\Controller|pcall|pc|count|rgst[6]~2_combout  & ((\Controller|pcall|pc|dt_in[3]~19_combout  & (\Controller|pcall|pc|Add1~6_combout )) # (!\Controller|pcall|pc|dt_in[3]~19_combout  & 
// ((\Controller|pcall|pc|Add0~6_combout ))))) # (!\Controller|pcall|pc|count|rgst[6]~2_combout  & (((\Controller|pcall|pc|dt_in[3]~19_combout ))))

	.dataa(\Controller|pcall|pc|Add1~6_combout ),
	.datab(\Controller|pcall|pc|Add0~6_combout ),
	.datac(\Controller|pcall|pc|count|rgst[6]~2_combout ),
	.datad(\Controller|pcall|pc|dt_in[3]~19_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in[3]~20 .lut_mask = 16'hAFC0;
defparam \Controller|pcall|pc|dt_in[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N8
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in[3]~21 (
// Equation(s):
// \Controller|pcall|pc|dt_in[3]~21_combout  = (\Controller|pcall|uctl|jmp|instr_en~2_combout  & (((\Controller|pcall|r0m|instr [3])))) # (!\Controller|pcall|uctl|jmp|instr_en~2_combout  & (\RST_HW~input_o  & ((\Controller|pcall|pc|dt_in[3]~20_combout ))))

	.dataa(\RST_HW~input_o ),
	.datab(\Controller|pcall|r0m|instr [3]),
	.datac(\Controller|pcall|uctl|jmp|instr_en~2_combout ),
	.datad(\Controller|pcall|pc|dt_in[3]~20_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in[3]~21 .lut_mask = 16'hCAC0;
defparam \Controller|pcall|pc|dt_in[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N9
dffeas \Controller|pcall|pc|count|rgst[3] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|pcall|pc|dt_in[3]~21_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|pcall|uctl|mq|state [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|pc|count|rgst [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|pc|count|rgst[3] .is_wysiwyg = "true";
defparam \Controller|pcall|pc|count|rgst[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N16
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux14~1 (
// Equation(s):
// \Controller|pcall|r0m|Mux14~1_combout  = (\Controller|pcall|pc|count|rgst [2] & (!\Controller|pcall|pc|count|rgst [1] & (\Controller|pcall|pc|count|rgst [3] $ (\Controller|pcall|pc|count|rgst [4])))) # (!\Controller|pcall|pc|count|rgst [2] & 
// ((\Controller|pcall|pc|count|rgst [1] & ((!\Controller|pcall|pc|count|rgst [4]))) # (!\Controller|pcall|pc|count|rgst [1] & (\Controller|pcall|pc|count|rgst [3] & \Controller|pcall|pc|count|rgst [4]))))

	.dataa(\Controller|pcall|pc|count|rgst [2]),
	.datab(\Controller|pcall|pc|count|rgst [3]),
	.datac(\Controller|pcall|pc|count|rgst [1]),
	.datad(\Controller|pcall|pc|count|rgst [4]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux14~1 .lut_mask = 16'h0658;
defparam \Controller|pcall|r0m|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N10
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux14~0 (
// Equation(s):
// \Controller|pcall|r0m|Mux14~0_combout  = (\Controller|pcall|pc|count|rgst [3] & (\Controller|pcall|pc|count|rgst [2] $ (((\Controller|pcall|pc|count|rgst [4]))))) # (!\Controller|pcall|pc|count|rgst [3] & ((\Controller|pcall|pc|count|rgst [1] & 
// ((\Controller|pcall|pc|count|rgst [2]) # (!\Controller|pcall|pc|count|rgst [4]))) # (!\Controller|pcall|pc|count|rgst [1] & ((\Controller|pcall|pc|count|rgst [4])))))

	.dataa(\Controller|pcall|pc|count|rgst [2]),
	.datab(\Controller|pcall|pc|count|rgst [3]),
	.datac(\Controller|pcall|pc|count|rgst [1]),
	.datad(\Controller|pcall|pc|count|rgst [4]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux14~0 .lut_mask = 16'h67B8;
defparam \Controller|pcall|r0m|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N2
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux14~2 (
// Equation(s):
// \Controller|pcall|r0m|Mux14~2_combout  = (\Controller|pcall|r0m|Mux4~0_combout  & ((\Controller|pcall|pc|count|rgst [0] & ((\Controller|pcall|r0m|Mux14~0_combout ))) # (!\Controller|pcall|pc|count|rgst [0] & (\Controller|pcall|r0m|Mux14~1_combout ))))

	.dataa(\Controller|pcall|r0m|Mux4~0_combout ),
	.datab(\Controller|pcall|r0m|Mux14~1_combout ),
	.datac(\Controller|pcall|pc|count|rgst [0]),
	.datad(\Controller|pcall|r0m|Mux14~0_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux14~2 .lut_mask = 16'hA808;
defparam \Controller|pcall|r0m|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N21
dffeas \Controller|pcall|r0m|instr[0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|pcall|r0m|Mux14~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|r0m|instr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|r0m|instr[0] .is_wysiwyg = "true";
defparam \Controller|pcall|r0m|instr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N30
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in[0]~8 (
// Equation(s):
// \Controller|pcall|pc|dt_in[0]~8_combout  = (\Controller|pcall|notit_en~2_combout  & (((\Controller|pcall|pc|count|rgst [0])))) # (!\Controller|pcall|notit_en~2_combout  & (\Controller|pcall|pc|Add2~0_combout  & 
// ((\Controller|pcall|pc|count|rgst[6]~0_combout ))))

	.dataa(\Controller|pcall|pc|Add2~0_combout ),
	.datab(\Controller|pcall|pc|count|rgst [0]),
	.datac(\Controller|pcall|notit_en~2_combout ),
	.datad(\Controller|pcall|pc|count|rgst[6]~0_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in[0]~8 .lut_mask = 16'hCAC0;
defparam \Controller|pcall|pc|dt_in[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N12
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in[0]~7 (
// Equation(s):
// \Controller|pcall|pc|dt_in[0]~7_combout  = (\Controller|pcall|pc|count|rgst[6]~2_combout  & ((\Controller|pcall|pc|dt_in~0_combout  & (\Controller|pcall|pc|Add1~0_combout )) # (!\Controller|pcall|pc|dt_in~0_combout  & ((\Controller|pcall|pc|Add0~0_combout 
// )))))

	.dataa(\Controller|pcall|pc|Add1~0_combout ),
	.datab(\Controller|pcall|pc|Add0~0_combout ),
	.datac(\Controller|pcall|pc|count|rgst[6]~2_combout ),
	.datad(\Controller|pcall|pc|dt_in~0_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in[0]~7 .lut_mask = 16'hA0C0;
defparam \Controller|pcall|pc|dt_in[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N0
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in[0]~9 (
// Equation(s):
// \Controller|pcall|pc|dt_in[0]~9_combout  = (\Controller|pcall|uctl|jmp|instr_en~2_combout  & (\Controller|pcall|r0m|instr [0])) # (!\Controller|pcall|uctl|jmp|instr_en~2_combout  & (((\Controller|pcall|pc|dt_in[0]~8_combout ) # 
// (\Controller|pcall|pc|dt_in[0]~7_combout ))))

	.dataa(\Controller|pcall|r0m|instr [0]),
	.datab(\Controller|pcall|uctl|jmp|instr_en~2_combout ),
	.datac(\Controller|pcall|pc|dt_in[0]~8_combout ),
	.datad(\Controller|pcall|pc|dt_in[0]~7_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in[0]~9 .lut_mask = 16'hBBB8;
defparam \Controller|pcall|pc|dt_in[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N1
dffeas \Controller|pcall|pc|count|rgst[0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|pcall|pc|dt_in[0]~9_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|pcall|uctl|mq|state [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|pc|count|rgst [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|pc|count|rgst[0] .is_wysiwyg = "true";
defparam \Controller|pcall|pc|count|rgst[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N18
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux12~1 (
// Equation(s):
// \Controller|pcall|r0m|Mux12~1_combout  = (\Controller|pcall|pc|count|rgst [2] & (!\Controller|pcall|pc|count|rgst [0] & (\Controller|pcall|pc|count|rgst [1]))) # (!\Controller|pcall|pc|count|rgst [2] & (\Controller|pcall|pc|count|rgst [0] & 
// (!\Controller|pcall|pc|count|rgst [1] & \Controller|pcall|pc|count|rgst [4])))

	.dataa(\Controller|pcall|pc|count|rgst [2]),
	.datab(\Controller|pcall|pc|count|rgst [0]),
	.datac(\Controller|pcall|pc|count|rgst [1]),
	.datad(\Controller|pcall|pc|count|rgst [4]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux12~1 .lut_mask = 16'h2420;
defparam \Controller|pcall|r0m|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N20
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux12~0 (
// Equation(s):
// \Controller|pcall|r0m|Mux12~0_combout  = (\Controller|pcall|pc|count|rgst [1] & (((!\Controller|pcall|pc|count|rgst [4])) # (!\Controller|pcall|pc|count|rgst [2]))) # (!\Controller|pcall|pc|count|rgst [1] & ((\Controller|pcall|pc|count|rgst [0] & 
// ((!\Controller|pcall|pc|count|rgst [4]))) # (!\Controller|pcall|pc|count|rgst [0] & (\Controller|pcall|pc|count|rgst [2]))))

	.dataa(\Controller|pcall|pc|count|rgst [2]),
	.datab(\Controller|pcall|pc|count|rgst [0]),
	.datac(\Controller|pcall|pc|count|rgst [1]),
	.datad(\Controller|pcall|pc|count|rgst [4]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux12~0 .lut_mask = 16'h52FE;
defparam \Controller|pcall|r0m|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N28
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux12~2 (
// Equation(s):
// \Controller|pcall|r0m|Mux12~2_combout  = (\Controller|pcall|r0m|Mux4~0_combout  & ((\Controller|pcall|pc|count|rgst [3] & ((\Controller|pcall|r0m|Mux12~0_combout ))) # (!\Controller|pcall|pc|count|rgst [3] & (\Controller|pcall|r0m|Mux12~1_combout ))))

	.dataa(\Controller|pcall|r0m|Mux4~0_combout ),
	.datab(\Controller|pcall|r0m|Mux12~1_combout ),
	.datac(\Controller|pcall|pc|count|rgst [3]),
	.datad(\Controller|pcall|r0m|Mux12~0_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux12~2 .lut_mask = 16'hA808;
defparam \Controller|pcall|r0m|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N25
dffeas \Controller|pcall|r0m|instr[2] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|pcall|r0m|Mux12~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|r0m|instr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|r0m|instr[2] .is_wysiwyg = "true";
defparam \Controller|pcall|r0m|instr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N16
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in[2]~13 (
// Equation(s):
// \Controller|pcall|pc|dt_in[2]~13_combout  = (\Controller|pcall|pc|count|rgst[6]~2_combout  & ((\Controller|pcall|pc|Add0~4_combout ) # ((\Controller|pcall|pc|count|rgst[6]~1_combout )))) # (!\Controller|pcall|pc|count|rgst[6]~2_combout  & 
// (((\Controller|pcall|pc|Add2~4_combout  & !\Controller|pcall|pc|count|rgst[6]~1_combout ))))

	.dataa(\Controller|pcall|pc|Add0~4_combout ),
	.datab(\Controller|pcall|pc|Add2~4_combout ),
	.datac(\Controller|pcall|pc|count|rgst[6]~2_combout ),
	.datad(\Controller|pcall|pc|count|rgst[6]~1_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in[2]~13 .lut_mask = 16'hF0AC;
defparam \Controller|pcall|pc|dt_in[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N22
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in[2]~14 (
// Equation(s):
// \Controller|pcall|pc|dt_in[2]~14_combout  = (\Controller|pcall|pc|count|rgst[6]~1_combout  & ((\Controller|pcall|pc|dt_in[2]~13_combout  & ((\Controller|pcall|pc|Add1~4_combout ))) # (!\Controller|pcall|pc|dt_in[2]~13_combout  & 
// (\Controller|pcall|pc|Add3~2_combout )))) # (!\Controller|pcall|pc|count|rgst[6]~1_combout  & (((\Controller|pcall|pc|dt_in[2]~13_combout ))))

	.dataa(\Controller|pcall|pc|Add3~2_combout ),
	.datab(\Controller|pcall|pc|Add1~4_combout ),
	.datac(\Controller|pcall|pc|count|rgst[6]~1_combout ),
	.datad(\Controller|pcall|pc|dt_in[2]~13_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in[2]~14 .lut_mask = 16'hCFA0;
defparam \Controller|pcall|pc|dt_in[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N26
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in[2]~15 (
// Equation(s):
// \Controller|pcall|pc|dt_in[2]~15_combout  = (\Controller|pcall|uctl|jmp|instr_en~2_combout  & (((\Controller|pcall|r0m|instr [2])))) # (!\Controller|pcall|uctl|jmp|instr_en~2_combout  & (\RST_HW~input_o  & ((\Controller|pcall|pc|dt_in[2]~14_combout ))))

	.dataa(\RST_HW~input_o ),
	.datab(\Controller|pcall|r0m|instr [2]),
	.datac(\Controller|pcall|uctl|jmp|instr_en~2_combout ),
	.datad(\Controller|pcall|pc|dt_in[2]~14_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in[2]~15 .lut_mask = 16'hCAC0;
defparam \Controller|pcall|pc|dt_in[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N27
dffeas \Controller|pcall|pc|count|rgst[2] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|pcall|pc|dt_in[2]~15_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|pcall|uctl|mq|state [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|pc|count|rgst [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|pc|count|rgst[2] .is_wysiwyg = "true";
defparam \Controller|pcall|pc|count|rgst[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N0
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux2~0 (
// Equation(s):
// \Controller|pcall|r0m|Mux2~0_combout  = (!\Controller|pcall|pc|count|rgst [3] & ((\Controller|pcall|pc|count|rgst [1] & (!\Controller|pcall|pc|count|rgst [2] & !\Controller|pcall|pc|count|rgst [4])) # (!\Controller|pcall|pc|count|rgst [1] & 
// ((\Controller|pcall|pc|count|rgst [4])))))

	.dataa(\Controller|pcall|pc|count|rgst [2]),
	.datab(\Controller|pcall|pc|count|rgst [3]),
	.datac(\Controller|pcall|pc|count|rgst [1]),
	.datad(\Controller|pcall|pc|count|rgst [4]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux2~0 .lut_mask = 16'h0310;
defparam \Controller|pcall|r0m|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N6
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux2~1 (
// Equation(s):
// \Controller|pcall|r0m|Mux2~1_combout  = (\Controller|pcall|pc|count|rgst [4] & ((\Controller|pcall|pc|count|rgst [3] & (!\Controller|pcall|pc|count|rgst [2])) # (!\Controller|pcall|pc|count|rgst [3] & ((\Controller|pcall|pc|count|rgst [1])))))

	.dataa(\Controller|pcall|pc|count|rgst [2]),
	.datab(\Controller|pcall|pc|count|rgst [3]),
	.datac(\Controller|pcall|pc|count|rgst [1]),
	.datad(\Controller|pcall|pc|count|rgst [4]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux2~1 .lut_mask = 16'h7400;
defparam \Controller|pcall|r0m|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N4
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux2~2 (
// Equation(s):
// \Controller|pcall|r0m|Mux2~2_combout  = (\Controller|pcall|r0m|Mux4~0_combout  & ((\Controller|pcall|r0m|Mux2~0_combout  & (\Controller|pcall|pc|count|rgst [0] & !\Controller|pcall|r0m|Mux2~1_combout )) # (!\Controller|pcall|r0m|Mux2~0_combout  & 
// (!\Controller|pcall|pc|count|rgst [0] & \Controller|pcall|r0m|Mux2~1_combout ))))

	.dataa(\Controller|pcall|r0m|Mux4~0_combout ),
	.datab(\Controller|pcall|r0m|Mux2~0_combout ),
	.datac(\Controller|pcall|pc|count|rgst [0]),
	.datad(\Controller|pcall|r0m|Mux2~1_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux2~2 .lut_mask = 16'h0280;
defparam \Controller|pcall|r0m|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N13
dffeas \Controller|pcall|r0m|instr[12] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|pcall|r0m|Mux2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|r0m|instr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|r0m|instr[12] .is_wysiwyg = "true";
defparam \Controller|pcall|r0m|instr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N10
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add1~10 (
// Equation(s):
// \Controller|pcall|pc|Add1~10_combout  = (\Controller|pcall|pc|count|rgst [5] & (\Controller|pcall|pc|Add1~9  & VCC)) # (!\Controller|pcall|pc|count|rgst [5] & (!\Controller|pcall|pc|Add1~9 ))
// \Controller|pcall|pc|Add1~11  = CARRY((!\Controller|pcall|pc|count|rgst [5] & !\Controller|pcall|pc|Add1~9 ))

	.dataa(\Controller|pcall|pc|count|rgst [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|pcall|pc|Add1~9 ),
	.combout(\Controller|pcall|pc|Add1~10_combout ),
	.cout(\Controller|pcall|pc|Add1~11 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add1~10 .lut_mask = 16'hA505;
defparam \Controller|pcall|pc|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N22
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add0~10 (
// Equation(s):
// \Controller|pcall|pc|Add0~10_combout  = (\Controller|pcall|pc|count|rgst [5] & (!\Controller|pcall|pc|Add0~9 )) # (!\Controller|pcall|pc|count|rgst [5] & ((\Controller|pcall|pc|Add0~9 ) # (GND)))
// \Controller|pcall|pc|Add0~11  = CARRY((!\Controller|pcall|pc|Add0~9 ) # (!\Controller|pcall|pc|count|rgst [5]))

	.dataa(\Controller|pcall|pc|count|rgst [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|pcall|pc|Add0~9 ),
	.combout(\Controller|pcall|pc|Add0~10_combout ),
	.cout(\Controller|pcall|pc|Add0~11 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add0~10 .lut_mask = 16'h5A5F;
defparam \Controller|pcall|pc|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N8
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add3~8 (
// Equation(s):
// \Controller|pcall|pc|Add3~8_combout  = (\Controller|pcall|pc|count|rgst [5] & (\Controller|pcall|pc|Add3~7  $ (GND))) # (!\Controller|pcall|pc|count|rgst [5] & (!\Controller|pcall|pc|Add3~7  & VCC))
// \Controller|pcall|pc|Add3~9  = CARRY((\Controller|pcall|pc|count|rgst [5] & !\Controller|pcall|pc|Add3~7 ))

	.dataa(\Controller|pcall|pc|count|rgst [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|pcall|pc|Add3~7 ),
	.combout(\Controller|pcall|pc|Add3~8_combout ),
	.cout(\Controller|pcall|pc|Add3~9 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add3~8 .lut_mask = 16'hA50A;
defparam \Controller|pcall|pc|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N24
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add2~10 (
// Equation(s):
// \Controller|pcall|pc|Add2~10_combout  = (\Controller|pcall|pc|count|rgst [5] & (!\Controller|pcall|pc|Add2~9 )) # (!\Controller|pcall|pc|count|rgst [5] & ((\Controller|pcall|pc|Add2~9 ) # (GND)))
// \Controller|pcall|pc|Add2~11  = CARRY((!\Controller|pcall|pc|Add2~9 ) # (!\Controller|pcall|pc|count|rgst [5]))

	.dataa(\Controller|pcall|pc|count|rgst [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Controller|pcall|pc|Add2~9 ),
	.combout(\Controller|pcall|pc|Add2~10_combout ),
	.cout(\Controller|pcall|pc|Add2~11 ));
// synopsys translate_off
defparam \Controller|pcall|pc|Add2~10 .lut_mask = 16'h5A5F;
defparam \Controller|pcall|pc|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N12
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in[5]~4 (
// Equation(s):
// \Controller|pcall|pc|dt_in[5]~4_combout  = (\Controller|pcall|pc|count|rgst[6]~2_combout  & (((\Controller|pcall|pc|count|rgst[6]~1_combout )))) # (!\Controller|pcall|pc|count|rgst[6]~2_combout  & ((\Controller|pcall|pc|count|rgst[6]~1_combout  & 
// (\Controller|pcall|pc|Add3~8_combout )) # (!\Controller|pcall|pc|count|rgst[6]~1_combout  & ((\Controller|pcall|pc|Add2~10_combout )))))

	.dataa(\Controller|pcall|pc|Add3~8_combout ),
	.datab(\Controller|pcall|pc|Add2~10_combout ),
	.datac(\Controller|pcall|pc|count|rgst[6]~2_combout ),
	.datad(\Controller|pcall|pc|count|rgst[6]~1_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in[5]~4 .lut_mask = 16'hFA0C;
defparam \Controller|pcall|pc|dt_in[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N18
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in[5]~5 (
// Equation(s):
// \Controller|pcall|pc|dt_in[5]~5_combout  = (\Controller|pcall|pc|count|rgst[6]~2_combout  & ((\Controller|pcall|pc|dt_in[5]~4_combout  & (\Controller|pcall|pc|Add1~10_combout )) # (!\Controller|pcall|pc|dt_in[5]~4_combout  & 
// ((\Controller|pcall|pc|Add0~10_combout ))))) # (!\Controller|pcall|pc|count|rgst[6]~2_combout  & (((\Controller|pcall|pc|dt_in[5]~4_combout ))))

	.dataa(\Controller|pcall|pc|Add1~10_combout ),
	.datab(\Controller|pcall|pc|Add0~10_combout ),
	.datac(\Controller|pcall|pc|count|rgst[6]~2_combout ),
	.datad(\Controller|pcall|pc|dt_in[5]~4_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in[5]~5 .lut_mask = 16'hAFC0;
defparam \Controller|pcall|pc|dt_in[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N4
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in[5]~6 (
// Equation(s):
// \Controller|pcall|pc|dt_in[5]~6_combout  = (\Controller|pcall|uctl|jmp|instr_en~2_combout  & (((\Controller|pcall|r0m|instr [11])))) # (!\Controller|pcall|uctl|jmp|instr_en~2_combout  & (\RST_HW~input_o  & ((\Controller|pcall|pc|dt_in[5]~5_combout ))))

	.dataa(\RST_HW~input_o ),
	.datab(\Controller|pcall|r0m|instr [11]),
	.datac(\Controller|pcall|uctl|jmp|instr_en~2_combout ),
	.datad(\Controller|pcall|pc|dt_in[5]~5_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in[5]~6 .lut_mask = 16'hCAC0;
defparam \Controller|pcall|pc|dt_in[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N5
dffeas \Controller|pcall|pc|count|rgst[5] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|pcall|pc|dt_in[5]~6_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|pcall|uctl|mq|state [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|pc|count|rgst [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|pc|count|rgst[5] .is_wysiwyg = "true";
defparam \Controller|pcall|pc|count|rgst[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N12
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add1~12 (
// Equation(s):
// \Controller|pcall|pc|Add1~12_combout  = \Controller|pcall|pc|count|rgst [6] $ (\Controller|pcall|pc|Add1~11 )

	.dataa(gnd),
	.datab(\Controller|pcall|pc|count|rgst [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Controller|pcall|pc|Add1~11 ),
	.combout(\Controller|pcall|pc|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|Add1~12 .lut_mask = 16'h3C3C;
defparam \Controller|pcall|pc|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N10
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add3~10 (
// Equation(s):
// \Controller|pcall|pc|Add3~10_combout  = \Controller|pcall|pc|count|rgst [6] $ (\Controller|pcall|pc|Add3~9 )

	.dataa(gnd),
	.datab(\Controller|pcall|pc|count|rgst [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Controller|pcall|pc|Add3~9 ),
	.combout(\Controller|pcall|pc|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|Add3~10 .lut_mask = 16'h3C3C;
defparam \Controller|pcall|pc|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N24
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add0~12 (
// Equation(s):
// \Controller|pcall|pc|Add0~12_combout  = \Controller|pcall|pc|count|rgst [6] $ (!\Controller|pcall|pc|Add0~11 )

	.dataa(gnd),
	.datab(\Controller|pcall|pc|count|rgst [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Controller|pcall|pc|Add0~11 ),
	.combout(\Controller|pcall|pc|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|Add0~12 .lut_mask = 16'hC3C3;
defparam \Controller|pcall|pc|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N26
fiftyfivenm_lcell_comb \Controller|pcall|pc|Add2~12 (
// Equation(s):
// \Controller|pcall|pc|Add2~12_combout  = \Controller|pcall|pc|count|rgst [6] $ (!\Controller|pcall|pc|Add2~11 )

	.dataa(gnd),
	.datab(\Controller|pcall|pc|count|rgst [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Controller|pcall|pc|Add2~11 ),
	.combout(\Controller|pcall|pc|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|Add2~12 .lut_mask = 16'hC3C3;
defparam \Controller|pcall|pc|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N24
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in[6]~1 (
// Equation(s):
// \Controller|pcall|pc|dt_in[6]~1_combout  = (\Controller|pcall|pc|count|rgst[6]~2_combout  & ((\Controller|pcall|pc|Add0~12_combout ) # ((\Controller|pcall|pc|count|rgst[6]~1_combout )))) # (!\Controller|pcall|pc|count|rgst[6]~2_combout  & 
// (((\Controller|pcall|pc|Add2~12_combout  & !\Controller|pcall|pc|count|rgst[6]~1_combout ))))

	.dataa(\Controller|pcall|pc|Add0~12_combout ),
	.datab(\Controller|pcall|pc|Add2~12_combout ),
	.datac(\Controller|pcall|pc|count|rgst[6]~2_combout ),
	.datad(\Controller|pcall|pc|count|rgst[6]~1_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in[6]~1 .lut_mask = 16'hF0AC;
defparam \Controller|pcall|pc|dt_in[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N6
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in[6]~2 (
// Equation(s):
// \Controller|pcall|pc|dt_in[6]~2_combout  = (\Controller|pcall|pc|count|rgst[6]~1_combout  & ((\Controller|pcall|pc|dt_in[6]~1_combout  & (\Controller|pcall|pc|Add1~12_combout )) # (!\Controller|pcall|pc|dt_in[6]~1_combout  & 
// ((\Controller|pcall|pc|Add3~10_combout ))))) # (!\Controller|pcall|pc|count|rgst[6]~1_combout  & (((\Controller|pcall|pc|dt_in[6]~1_combout ))))

	.dataa(\Controller|pcall|pc|Add1~12_combout ),
	.datab(\Controller|pcall|pc|Add3~10_combout ),
	.datac(\Controller|pcall|pc|count|rgst[6]~1_combout ),
	.datad(\Controller|pcall|pc|dt_in[6]~1_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in[6]~2 .lut_mask = 16'hAFC0;
defparam \Controller|pcall|pc|dt_in[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N26
fiftyfivenm_lcell_comb \Controller|pcall|pc|dt_in[6]~3 (
// Equation(s):
// \Controller|pcall|pc|dt_in[6]~3_combout  = (\Controller|pcall|uctl|jmp|instr_en~2_combout  & (((\Controller|pcall|r0m|instr [12])))) # (!\Controller|pcall|uctl|jmp|instr_en~2_combout  & (\RST_HW~input_o  & ((\Controller|pcall|pc|dt_in[6]~2_combout ))))

	.dataa(\RST_HW~input_o ),
	.datab(\Controller|pcall|r0m|instr [12]),
	.datac(\Controller|pcall|uctl|jmp|instr_en~2_combout ),
	.datad(\Controller|pcall|pc|dt_in[6]~2_combout ),
	.cin(gnd),
	.combout(\Controller|pcall|pc|dt_in[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|pc|dt_in[6]~3 .lut_mask = 16'hCAC0;
defparam \Controller|pcall|pc|dt_in[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N27
dffeas \Controller|pcall|pc|count|rgst[6] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|pcall|pc|dt_in[6]~3_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|pcall|uctl|mq|state [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|pc|count|rgst [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|pc|count|rgst[6] .is_wysiwyg = "true";
defparam \Controller|pcall|pc|count|rgst[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N26
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux4~0 (
// Equation(s):
// \Controller|pcall|r0m|Mux4~0_combout  = (!\Controller|pcall|pc|count|rgst [6] & !\Controller|pcall|pc|count|rgst [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|pcall|pc|count|rgst [6]),
	.datad(\Controller|pcall|pc|count|rgst [5]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux4~0 .lut_mask = 16'h000F;
defparam \Controller|pcall|r0m|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N10
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux6~0 (
// Equation(s):
// \Controller|pcall|r0m|Mux6~0_combout  = (\Controller|pcall|pc|count|rgst [0] & (!\Controller|pcall|pc|count|rgst [1] & (!\Controller|pcall|pc|count|rgst [4] & !\Controller|pcall|pc|count|rgst [2]))) # (!\Controller|pcall|pc|count|rgst [0] & 
// ((\Controller|pcall|pc|count|rgst [4] $ (\Controller|pcall|pc|count|rgst [2]))))

	.dataa(\Controller|pcall|pc|count|rgst [1]),
	.datab(\Controller|pcall|pc|count|rgst [0]),
	.datac(\Controller|pcall|pc|count|rgst [4]),
	.datad(\Controller|pcall|pc|count|rgst [2]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux6~0 .lut_mask = 16'h0334;
defparam \Controller|pcall|r0m|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N14
fiftyfivenm_lcell_comb \Controller|pcall|r0m|Mux6~2 (
// Equation(s):
// \Controller|pcall|r0m|Mux6~2_combout  = (\Controller|pcall|r0m|Mux4~0_combout  & ((\Controller|pcall|pc|count|rgst [3] & ((\Controller|pcall|r0m|Mux6~0_combout ))) # (!\Controller|pcall|pc|count|rgst [3] & (\Controller|pcall|r0m|Mux6~1_combout ))))

	.dataa(\Controller|pcall|r0m|Mux4~0_combout ),
	.datab(\Controller|pcall|r0m|Mux6~1_combout ),
	.datac(\Controller|pcall|r0m|Mux6~0_combout ),
	.datad(\Controller|pcall|pc|count|rgst [3]),
	.cin(gnd),
	.combout(\Controller|pcall|r0m|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|pcall|r0m|Mux6~2 .lut_mask = 16'hA088;
defparam \Controller|pcall|r0m|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N25
dffeas \Controller|pcall|r0m|instr[8] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|pcall|r0m|Mux6~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|pcall|r0m|instr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|pcall|r0m|instr[8] .is_wysiwyg = "true";
defparam \Controller|pcall|r0m|instr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|inter_out[0]~7 (
// Equation(s):
// \Controller|ulaRg|ULA0|inter_out[0]~7_combout  = (\Controller|op[2]~1_combout  & ((\Controller|ulaRg|ULA0|inter_out[0]~3_combout ) # ((\Controller|A1~0_combout  & \Controller|pcall|r0m|instr [9])))) # (!\Controller|op[2]~1_combout  & 
// (((\Controller|A1~0_combout  & \Controller|pcall|r0m|instr [9]))))

	.dataa(\Controller|op[2]~1_combout ),
	.datab(\Controller|ulaRg|ULA0|inter_out[0]~3_combout ),
	.datac(\Controller|A1~0_combout ),
	.datad(\Controller|pcall|r0m|instr [9]),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|inter_out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|inter_out[0]~7 .lut_mask = 16'hF888;
defparam \Controller|ulaRg|ULA0|inter_out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|inter_out[0]~8 (
// Equation(s):
// \Controller|ulaRg|ULA0|inter_out[0]~8_combout  = (\Controller|pcall|r0m|instr [8] & (\Controller|ulaRg|ULA0|inter_out[0]~7_combout  & (\Controller|A1~0_combout  & !\Controller|pcall|r0m|instr [10])))

	.dataa(\Controller|pcall|r0m|instr [8]),
	.datab(\Controller|ulaRg|ULA0|inter_out[0]~7_combout ),
	.datac(\Controller|A1~0_combout ),
	.datad(\Controller|pcall|r0m|instr [10]),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|inter_out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|inter_out[0]~8 .lut_mask = 16'h0080;
defparam \Controller|ulaRg|ULA0|inter_out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N30
fiftyfivenm_lcell_comb \Controller|Equal2~2 (
// Equation(s):
// \Controller|Equal2~2_combout  = (\Controller|pcall|r0m|instr [6] & (\Controller|A1~0_combout  & (\Controller|op[0]~0_combout  & \Controller|Equal2~3_combout )))

	.dataa(\Controller|pcall|r0m|instr [6]),
	.datab(\Controller|A1~0_combout ),
	.datac(\Controller|op[0]~0_combout ),
	.datad(\Controller|Equal2~3_combout ),
	.cin(gnd),
	.combout(\Controller|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|Equal2~2 .lut_mask = 16'h8000;
defparam \Controller|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|inter_out[0]~9 (
// Equation(s):
// \Controller|ulaRg|ULA0|inter_out[0]~9_combout  = (\Controller|ulaRg|ULA0|inter_out[0]~8_combout ) # ((\Controller|Equal10~1_combout ) # ((\Controller|Equal2~2_combout ) # (\Controller|ulaRg|ULA0|inter_out~6_combout )))

	.dataa(\Controller|ulaRg|ULA0|inter_out[0]~8_combout ),
	.datab(\Controller|Equal10~1_combout ),
	.datac(\Controller|Equal2~2_combout ),
	.datad(\Controller|ulaRg|ULA0|inter_out~6_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|inter_out[0]~9 .lut_mask = 16'hFFFE;
defparam \Controller|ulaRg|ULA0|inter_out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|ULA0|out_ULA[1]~1 (
// Equation(s):
// \Controller|ulaRg|ULA0|out_ULA[1]~1_combout  = (!\Controller|Equal4~0_combout  & ((\Controller|ulaRg|ULA0|Add0~21_combout ) # ((\Controller|ulaRg|ULA0|inter_out[0]~9_combout  & \Controller|ulaRg|ULA0|Add0~16_combout ))))

	.dataa(\Controller|ulaRg|ULA0|inter_out[0]~9_combout ),
	.datab(\Controller|ulaRg|ULA0|Add0~16_combout ),
	.datac(\Controller|Equal4~0_combout ),
	.datad(\Controller|ulaRg|ULA0|Add0~21_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|ULA0|out_ULA[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|ULA0|out_ULA[1]~1 .lut_mask = 16'h0F08;
defparam \Controller|ulaRg|ULA0|out_ULA[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|conteudo_ram[10][1]~feeder (
// Equation(s):
// \Controller|ulaRg|Bank|conteudo_ram[10][1]~feeder_combout  = \Controller|ulaRg|ULA0|out_ULA[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|ULA0|out_ULA[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|conteudo_ram[10][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[10][1]~feeder .lut_mask = 16'hF0F0;
defparam \Controller|ulaRg|Bank|conteudo_ram[10][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y30_N11
dffeas \Controller|ulaRg|Bank|conteudo_ram[10][1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|conteudo_ram[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_HW~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|ulaRg|Bank|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|ulaRg|Bank|conteudo_ram[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|ulaRg|Bank|conteudo_ram[10][1] .is_wysiwyg = "true";
defparam \Controller|ulaRg|Bank|conteudo_ram[10][1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SWITCH_HW2[3]~input (
	.i(SWITCH_HW2[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SWITCH_HW2[3]~input_o ));
// synopsys translate_off
defparam \SWITCH_HW2[3]~input .bus_hold = "false";
defparam \SWITCH_HW2[3]~input .listen_to_nsleep_signal = "false";
defparam \SWITCH_HW2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SWITCH_HW2[2]~input (
	.i(SWITCH_HW2[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SWITCH_HW2[2]~input_o ));
// synopsys translate_off
defparam \SWITCH_HW2[2]~input .bus_hold = "false";
defparam \SWITCH_HW2[2]~input .listen_to_nsleep_signal = "false";
defparam \SWITCH_HW2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux46~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux46~2_combout  = (\SWITCH_HW2[2]~input_o  & ((\Controller|ulaRg|Bank|conteudo_ram[6][1]~q ) # ((\SWITCH_HW2[3]~input_o )))) # (!\SWITCH_HW2[2]~input_o  & (((\Controller|ulaRg|Bank|conteudo_ram[2][1]~q  & !\SWITCH_HW2[3]~input_o 
// ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[6][1]~q ),
	.datab(\SWITCH_HW2[2]~input_o ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[2][1]~q ),
	.datad(\SWITCH_HW2[3]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux46~2 .lut_mask = 16'hCCB8;
defparam \Controller|ulaRg|Bank|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux46~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux46~3_combout  = (\SWITCH_HW2[3]~input_o  & ((\Controller|ulaRg|Bank|Mux46~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[14][1]~q ))) # (!\Controller|ulaRg|Bank|Mux46~2_combout  & (\Controller|ulaRg|Bank|conteudo_ram[10][1]~q 
// )))) # (!\SWITCH_HW2[3]~input_o  & (((\Controller|ulaRg|Bank|Mux46~2_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[10][1]~q ),
	.datab(\SWITCH_HW2[3]~input_o ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[14][1]~q ),
	.datad(\Controller|ulaRg|Bank|Mux46~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux46~3 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|Bank|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SWITCH_HW2[1]~input (
	.i(SWITCH_HW2[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SWITCH_HW2[1]~input_o ));
// synopsys translate_off
defparam \SWITCH_HW2[1]~input .bus_hold = "false";
defparam \SWITCH_HW2[1]~input .listen_to_nsleep_signal = "false";
defparam \SWITCH_HW2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux46~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux46~4_combout  = (\SWITCH_HW2[2]~input_o  & (((\Controller|ulaRg|Bank|conteudo_ram[4][1]~q ) # (\SWITCH_HW2[3]~input_o )))) # (!\SWITCH_HW2[2]~input_o  & (\Controller|ulaRg|Bank|conteudo_ram[0][1]~q  & ((!\SWITCH_HW2[3]~input_o 
// ))))

	.dataa(\SWITCH_HW2[2]~input_o ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[0][1]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[4][1]~q ),
	.datad(\SWITCH_HW2[3]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux46~4 .lut_mask = 16'hAAE4;
defparam \Controller|ulaRg|Bank|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux46~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux46~5_combout  = (\Controller|ulaRg|Bank|Mux46~4_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[12][1]~q ) # (!\SWITCH_HW2[3]~input_o )))) # (!\Controller|ulaRg|Bank|Mux46~4_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[8][1]~q  & ((\SWITCH_HW2[3]~input_o ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[8][1]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[12][1]~q ),
	.datac(\Controller|ulaRg|Bank|Mux46~4_combout ),
	.datad(\SWITCH_HW2[3]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux46~5 .lut_mask = 16'hCAF0;
defparam \Controller|ulaRg|Bank|Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SWITCH_HW2[0]~input (
	.i(SWITCH_HW2[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SWITCH_HW2[0]~input_o ));
// synopsys translate_off
defparam \SWITCH_HW2[0]~input .bus_hold = "false";
defparam \SWITCH_HW2[0]~input .listen_to_nsleep_signal = "false";
defparam \SWITCH_HW2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux46~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux46~6_combout  = (\SWITCH_HW2[1]~input_o  & ((\Controller|ulaRg|Bank|Mux46~3_combout ) # ((\SWITCH_HW2[0]~input_o )))) # (!\SWITCH_HW2[1]~input_o  & (((\Controller|ulaRg|Bank|Mux46~5_combout  & !\SWITCH_HW2[0]~input_o ))))

	.dataa(\Controller|ulaRg|Bank|Mux46~3_combout ),
	.datab(\SWITCH_HW2[1]~input_o ),
	.datac(\Controller|ulaRg|Bank|Mux46~5_combout ),
	.datad(\SWITCH_HW2[0]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux46~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux46~6 .lut_mask = 16'hCCB8;
defparam \Controller|ulaRg|Bank|Mux46~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux46~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux46~7_combout  = (\SWITCH_HW2[2]~input_o  & (((\SWITCH_HW2[3]~input_o )))) # (!\SWITCH_HW2[2]~input_o  & ((\SWITCH_HW2[3]~input_o  & ((\Controller|ulaRg|Bank|conteudo_ram[11][1]~q ))) # (!\SWITCH_HW2[3]~input_o  & 
// (\Controller|ulaRg|Bank|conteudo_ram[3][1]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[3][1]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[11][1]~q ),
	.datac(\SWITCH_HW2[2]~input_o ),
	.datad(\SWITCH_HW2[3]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux46~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux46~7 .lut_mask = 16'hFC0A;
defparam \Controller|ulaRg|Bank|Mux46~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux46~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux46~8_combout  = (\Controller|ulaRg|Bank|Mux46~7_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[15][1]~q ) # ((!\SWITCH_HW2[2]~input_o )))) # (!\Controller|ulaRg|Bank|Mux46~7_combout  & (((\SWITCH_HW2[2]~input_o  & 
// \Controller|ulaRg|Bank|conteudo_ram[7][1]~q ))))

	.dataa(\Controller|ulaRg|Bank|Mux46~7_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[15][1]~q ),
	.datac(\SWITCH_HW2[2]~input_o ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[7][1]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux46~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux46~8 .lut_mask = 16'hDA8A;
defparam \Controller|ulaRg|Bank|Mux46~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux46~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux46~0_combout  = (\SWITCH_HW2[2]~input_o  & (((\SWITCH_HW2[3]~input_o )))) # (!\SWITCH_HW2[2]~input_o  & ((\SWITCH_HW2[3]~input_o  & (\Controller|ulaRg|Bank|conteudo_ram[9][1]~q )) # (!\SWITCH_HW2[3]~input_o  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[1][1]~q )))))

	.dataa(\SWITCH_HW2[2]~input_o ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[9][1]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[1][1]~q ),
	.datad(\SWITCH_HW2[3]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux46~0 .lut_mask = 16'hEE50;
defparam \Controller|ulaRg|Bank|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux46~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux46~1_combout  = (\Controller|ulaRg|Bank|Mux46~0_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[13][1]~q ) # (!\SWITCH_HW2[2]~input_o )))) # (!\Controller|ulaRg|Bank|Mux46~0_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[5][1]~q  & ((\SWITCH_HW2[2]~input_o ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[5][1]~q ),
	.datab(\Controller|ulaRg|Bank|Mux46~0_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[13][1]~q ),
	.datad(\SWITCH_HW2[2]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux46~1 .lut_mask = 16'hE2CC;
defparam \Controller|ulaRg|Bank|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux46~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux46~9_combout  = (\Controller|ulaRg|Bank|Mux46~6_combout  & ((\Controller|ulaRg|Bank|Mux46~8_combout ) # ((!\SWITCH_HW2[0]~input_o )))) # (!\Controller|ulaRg|Bank|Mux46~6_combout  & (((\Controller|ulaRg|Bank|Mux46~1_combout  & 
// \SWITCH_HW2[0]~input_o ))))

	.dataa(\Controller|ulaRg|Bank|Mux46~6_combout ),
	.datab(\Controller|ulaRg|Bank|Mux46~8_combout ),
	.datac(\Controller|ulaRg|Bank|Mux46~1_combout ),
	.datad(\SWITCH_HW2[0]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux46~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux46~9 .lut_mask = 16'hD8AA;
defparam \Controller|ulaRg|Bank|Mux46~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SWITCH_HW2[4]~input (
	.i(SWITCH_HW2[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SWITCH_HW2[4]~input_o ));
// synopsys translate_off
defparam \SWITCH_HW2[4]~input .bus_hold = "false";
defparam \SWITCH_HW2[4]~input .listen_to_nsleep_signal = "false";
defparam \SWITCH_HW2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux46~10 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux46~10_combout  = (\Controller|ulaRg|Bank|Mux46~9_combout  & !\SWITCH_HW2[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|Bank|Mux46~9_combout ),
	.datad(\SWITCH_HW2[4]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux46~10_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux46~10 .lut_mask = 16'h00F0;
defparam \Controller|ulaRg|Bank|Mux46~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N23
dffeas \RAMeDISP|conteudo_reg[1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|Mux46~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|conteudo_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|conteudo_reg[1] .is_wysiwyg = "true";
defparam \RAMeDISP|conteudo_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux44~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux44~2_combout  = (\SWITCH_HW2[0]~input_o  & (((\SWITCH_HW2[1]~input_o )))) # (!\SWITCH_HW2[0]~input_o  & ((\SWITCH_HW2[1]~input_o  & (\Controller|ulaRg|Bank|conteudo_ram[6][3]~q )) # (!\SWITCH_HW2[1]~input_o  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[4][3]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[6][3]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[4][3]~q ),
	.datac(\SWITCH_HW2[0]~input_o ),
	.datad(\SWITCH_HW2[1]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux44~2 .lut_mask = 16'hFA0C;
defparam \Controller|ulaRg|Bank|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux44~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux44~3_combout  = (\Controller|ulaRg|Bank|Mux44~2_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[7][3]~q ) # (!\SWITCH_HW2[0]~input_o )))) # (!\Controller|ulaRg|Bank|Mux44~2_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[5][3]~q  & (\SWITCH_HW2[0]~input_o )))

	.dataa(\Controller|ulaRg|Bank|Mux44~2_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[5][3]~q ),
	.datac(\SWITCH_HW2[0]~input_o ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[7][3]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux44~3 .lut_mask = 16'hEA4A;
defparam \Controller|ulaRg|Bank|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux44~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux44~4_combout  = (\SWITCH_HW2[1]~input_o  & (((\SWITCH_HW2[0]~input_o )))) # (!\SWITCH_HW2[1]~input_o  & ((\SWITCH_HW2[0]~input_o  & (\Controller|ulaRg|Bank|conteudo_ram[1][3]~q )) # (!\SWITCH_HW2[0]~input_o  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[0][3]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[1][3]~q ),
	.datab(\SWITCH_HW2[1]~input_o ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[0][3]~q ),
	.datad(\SWITCH_HW2[0]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux44~4 .lut_mask = 16'hEE30;
defparam \Controller|ulaRg|Bank|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux44~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux44~5_combout  = (\SWITCH_HW2[1]~input_o  & ((\Controller|ulaRg|Bank|Mux44~4_combout  & (\Controller|ulaRg|Bank|conteudo_ram[3][3]~q )) # (!\Controller|ulaRg|Bank|Mux44~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[2][3]~q 
// ))))) # (!\SWITCH_HW2[1]~input_o  & (((\Controller|ulaRg|Bank|Mux44~4_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[3][3]~q ),
	.datab(\SWITCH_HW2[1]~input_o ),
	.datac(\Controller|ulaRg|Bank|Mux44~4_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[2][3]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux44~5 .lut_mask = 16'hBCB0;
defparam \Controller|ulaRg|Bank|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N30
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux44~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux44~6_combout  = (\SWITCH_HW2[2]~input_o  & ((\Controller|ulaRg|Bank|Mux44~3_combout ) # ((\SWITCH_HW2[3]~input_o )))) # (!\SWITCH_HW2[2]~input_o  & (((\Controller|ulaRg|Bank|Mux44~5_combout  & !\SWITCH_HW2[3]~input_o ))))

	.dataa(\Controller|ulaRg|Bank|Mux44~3_combout ),
	.datab(\Controller|ulaRg|Bank|Mux44~5_combout ),
	.datac(\SWITCH_HW2[2]~input_o ),
	.datad(\SWITCH_HW2[3]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux44~6 .lut_mask = 16'hF0AC;
defparam \Controller|ulaRg|Bank|Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux44~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux44~7_combout  = (\SWITCH_HW2[0]~input_o  & (((\SWITCH_HW2[1]~input_o )))) # (!\SWITCH_HW2[0]~input_o  & ((\SWITCH_HW2[1]~input_o  & ((\Controller|ulaRg|Bank|conteudo_ram[14][3]~q ))) # (!\SWITCH_HW2[1]~input_o  & 
// (\Controller|ulaRg|Bank|conteudo_ram[12][3]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[12][3]~q ),
	.datab(\SWITCH_HW2[0]~input_o ),
	.datac(\SWITCH_HW2[1]~input_o ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[14][3]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux44~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux44~7 .lut_mask = 16'hF2C2;
defparam \Controller|ulaRg|Bank|Mux44~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux44~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux44~8_combout  = (\Controller|ulaRg|Bank|Mux44~7_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[15][3]~q ) # (!\SWITCH_HW2[0]~input_o )))) # (!\Controller|ulaRg|Bank|Mux44~7_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[13][3]~q  & (\SWITCH_HW2[0]~input_o )))

	.dataa(\Controller|ulaRg|Bank|Mux44~7_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[13][3]~q ),
	.datac(\SWITCH_HW2[0]~input_o ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[15][3]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux44~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux44~8 .lut_mask = 16'hEA4A;
defparam \Controller|ulaRg|Bank|Mux44~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux44~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux44~0_combout  = (\SWITCH_HW2[1]~input_o  & (((\SWITCH_HW2[0]~input_o )))) # (!\SWITCH_HW2[1]~input_o  & ((\SWITCH_HW2[0]~input_o  & (\Controller|ulaRg|Bank|conteudo_ram[9][3]~q )) # (!\SWITCH_HW2[0]~input_o  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[8][3]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[9][3]~q ),
	.datab(\SWITCH_HW2[1]~input_o ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[8][3]~q ),
	.datad(\SWITCH_HW2[0]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux44~0 .lut_mask = 16'hEE30;
defparam \Controller|ulaRg|Bank|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux44~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux44~1_combout  = (\SWITCH_HW2[1]~input_o  & ((\Controller|ulaRg|Bank|Mux44~0_combout  & (\Controller|ulaRg|Bank|conteudo_ram[11][3]~q )) # (!\Controller|ulaRg|Bank|Mux44~0_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[10][3]~q 
// ))))) # (!\SWITCH_HW2[1]~input_o  & (((\Controller|ulaRg|Bank|Mux44~0_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[11][3]~q ),
	.datab(\SWITCH_HW2[1]~input_o ),
	.datac(\Controller|ulaRg|Bank|Mux44~0_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[10][3]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux44~1 .lut_mask = 16'hBCB0;
defparam \Controller|ulaRg|Bank|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux44~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux44~9_combout  = (\Controller|ulaRg|Bank|Mux44~6_combout  & ((\Controller|ulaRg|Bank|Mux44~8_combout ) # ((!\SWITCH_HW2[3]~input_o )))) # (!\Controller|ulaRg|Bank|Mux44~6_combout  & (((\Controller|ulaRg|Bank|Mux44~1_combout  & 
// \SWITCH_HW2[3]~input_o ))))

	.dataa(\Controller|ulaRg|Bank|Mux44~6_combout ),
	.datab(\Controller|ulaRg|Bank|Mux44~8_combout ),
	.datac(\Controller|ulaRg|Bank|Mux44~1_combout ),
	.datad(\SWITCH_HW2[3]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux44~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux44~9 .lut_mask = 16'hD8AA;
defparam \Controller|ulaRg|Bank|Mux44~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux44~10 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux44~10_combout  = (\Controller|ulaRg|Bank|Mux44~9_combout  & !\SWITCH_HW2[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|Bank|Mux44~9_combout ),
	.datad(\SWITCH_HW2[4]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux44~10_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux44~10 .lut_mask = 16'h00F0;
defparam \Controller|ulaRg|Bank|Mux44~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N19
dffeas \RAMeDISP|conteudo_reg[3] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|Mux44~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|conteudo_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|conteudo_reg[3] .is_wysiwyg = "true";
defparam \RAMeDISP|conteudo_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux47~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux47~4_combout  = (\SWITCH_HW2[1]~input_o  & ((\Controller|ulaRg|Bank|conteudo_ram[2][0]~q ) # ((\SWITCH_HW2[0]~input_o )))) # (!\SWITCH_HW2[1]~input_o  & (((\Controller|ulaRg|Bank|conteudo_ram[0][0]~q  & !\SWITCH_HW2[0]~input_o 
// ))))

	.dataa(\SWITCH_HW2[1]~input_o ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[2][0]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[0][0]~q ),
	.datad(\SWITCH_HW2[0]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux47~4 .lut_mask = 16'hAAD8;
defparam \Controller|ulaRg|Bank|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux47~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux47~5_combout  = (\Controller|ulaRg|Bank|Mux47~4_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[3][0]~q ) # (!\SWITCH_HW2[0]~input_o )))) # (!\Controller|ulaRg|Bank|Mux47~4_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[1][0]~q  & ((\SWITCH_HW2[0]~input_o ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[1][0]~q ),
	.datab(\Controller|ulaRg|Bank|Mux47~4_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[3][0]~q ),
	.datad(\SWITCH_HW2[0]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux47~5 .lut_mask = 16'hE2CC;
defparam \Controller|ulaRg|Bank|Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux47~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux47~2_combout  = (\SWITCH_HW2[1]~input_o  & (((\Controller|ulaRg|Bank|conteudo_ram[10][0]~q ) # (\SWITCH_HW2[0]~input_o )))) # (!\SWITCH_HW2[1]~input_o  & (\Controller|ulaRg|Bank|conteudo_ram[8][0]~q  & ((!\SWITCH_HW2[0]~input_o 
// ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[8][0]~q ),
	.datab(\SWITCH_HW2[1]~input_o ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[10][0]~q ),
	.datad(\SWITCH_HW2[0]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux47~2 .lut_mask = 16'hCCE2;
defparam \Controller|ulaRg|Bank|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux47~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux47~3_combout  = (\Controller|ulaRg|Bank|Mux47~2_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[11][0]~q ) # (!\SWITCH_HW2[0]~input_o )))) # (!\Controller|ulaRg|Bank|Mux47~2_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[9][0]~q  & ((\SWITCH_HW2[0]~input_o ))))

	.dataa(\Controller|ulaRg|Bank|Mux47~2_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[9][0]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[11][0]~q ),
	.datad(\SWITCH_HW2[0]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux47~3 .lut_mask = 16'hE4AA;
defparam \Controller|ulaRg|Bank|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux47~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux47~6_combout  = (\SWITCH_HW2[2]~input_o  & (((\SWITCH_HW2[3]~input_o )))) # (!\SWITCH_HW2[2]~input_o  & ((\SWITCH_HW2[3]~input_o  & ((\Controller|ulaRg|Bank|Mux47~3_combout ))) # (!\SWITCH_HW2[3]~input_o  & 
// (\Controller|ulaRg|Bank|Mux47~5_combout ))))

	.dataa(\SWITCH_HW2[2]~input_o ),
	.datab(\Controller|ulaRg|Bank|Mux47~5_combout ),
	.datac(\SWITCH_HW2[3]~input_o ),
	.datad(\Controller|ulaRg|Bank|Mux47~3_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux47~6 .lut_mask = 16'hF4A4;
defparam \Controller|ulaRg|Bank|Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux47~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux47~0_combout  = (\SWITCH_HW2[1]~input_o  & (((\SWITCH_HW2[0]~input_o )))) # (!\SWITCH_HW2[1]~input_o  & ((\SWITCH_HW2[0]~input_o  & (\Controller|ulaRg|Bank|conteudo_ram[5][0]~q )) # (!\SWITCH_HW2[0]~input_o  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[4][0]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[5][0]~q ),
	.datab(\SWITCH_HW2[1]~input_o ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[4][0]~q ),
	.datad(\SWITCH_HW2[0]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux47~0 .lut_mask = 16'hEE30;
defparam \Controller|ulaRg|Bank|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux47~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux47~1_combout  = (\SWITCH_HW2[1]~input_o  & ((\Controller|ulaRg|Bank|Mux47~0_combout  & (\Controller|ulaRg|Bank|conteudo_ram[7][0]~q )) # (!\Controller|ulaRg|Bank|Mux47~0_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[6][0]~q 
// ))))) # (!\SWITCH_HW2[1]~input_o  & (((\Controller|ulaRg|Bank|Mux47~0_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[7][0]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[6][0]~q ),
	.datac(\SWITCH_HW2[1]~input_o ),
	.datad(\Controller|ulaRg|Bank|Mux47~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux47~1 .lut_mask = 16'hAFC0;
defparam \Controller|ulaRg|Bank|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux47~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux47~7_combout  = (\SWITCH_HW2[0]~input_o  & ((\Controller|ulaRg|Bank|conteudo_ram[13][0]~q ) # ((\SWITCH_HW2[1]~input_o )))) # (!\SWITCH_HW2[0]~input_o  & (((!\SWITCH_HW2[1]~input_o  & \Controller|ulaRg|Bank|conteudo_ram[12][0]~q 
// ))))

	.dataa(\SWITCH_HW2[0]~input_o ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[13][0]~q ),
	.datac(\SWITCH_HW2[1]~input_o ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[12][0]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux47~7 .lut_mask = 16'hADA8;
defparam \Controller|ulaRg|Bank|Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux47~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux47~8_combout  = (\Controller|ulaRg|Bank|Mux47~7_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[15][0]~q ) # ((!\SWITCH_HW2[1]~input_o )))) # (!\Controller|ulaRg|Bank|Mux47~7_combout  & 
// (((\Controller|ulaRg|Bank|conteudo_ram[14][0]~q  & \SWITCH_HW2[1]~input_o ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[15][0]~q ),
	.datab(\Controller|ulaRg|Bank|Mux47~7_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[14][0]~q ),
	.datad(\SWITCH_HW2[1]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux47~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux47~8 .lut_mask = 16'hB8CC;
defparam \Controller|ulaRg|Bank|Mux47~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux47~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux47~9_combout  = (\SWITCH_HW2[2]~input_o  & ((\Controller|ulaRg|Bank|Mux47~6_combout  & ((\Controller|ulaRg|Bank|Mux47~8_combout ))) # (!\Controller|ulaRg|Bank|Mux47~6_combout  & (\Controller|ulaRg|Bank|Mux47~1_combout )))) # 
// (!\SWITCH_HW2[2]~input_o  & (\Controller|ulaRg|Bank|Mux47~6_combout ))

	.dataa(\SWITCH_HW2[2]~input_o ),
	.datab(\Controller|ulaRg|Bank|Mux47~6_combout ),
	.datac(\Controller|ulaRg|Bank|Mux47~1_combout ),
	.datad(\Controller|ulaRg|Bank|Mux47~8_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux47~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux47~9 .lut_mask = 16'hEC64;
defparam \Controller|ulaRg|Bank|Mux47~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux47~10 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux47~10_combout  = (\Controller|ulaRg|Bank|Mux47~9_combout  & !\SWITCH_HW2[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|Bank|Mux47~9_combout ),
	.datad(\SWITCH_HW2[4]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux47~10_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux47~10 .lut_mask = 16'h00F0;
defparam \Controller|ulaRg|Bank|Mux47~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N9
dffeas \RAMeDISP|conteudo_reg[0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|Mux47~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|conteudo_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|conteudo_reg[0] .is_wysiwyg = "true";
defparam \RAMeDISP|conteudo_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux45~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux45~7_combout  = (\SWITCH_HW2[3]~input_o  & (((\SWITCH_HW2[2]~input_o )))) # (!\SWITCH_HW2[3]~input_o  & ((\SWITCH_HW2[2]~input_o  & ((\Controller|ulaRg|Bank|conteudo_ram[7][2]~q ))) # (!\SWITCH_HW2[2]~input_o  & 
// (\Controller|ulaRg|Bank|conteudo_ram[3][2]~q ))))

	.dataa(\SWITCH_HW2[3]~input_o ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[3][2]~q ),
	.datac(\SWITCH_HW2[2]~input_o ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[7][2]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux45~7 .lut_mask = 16'hF4A4;
defparam \Controller|ulaRg|Bank|Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux45~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux45~8_combout  = (\SWITCH_HW2[3]~input_o  & ((\Controller|ulaRg|Bank|Mux45~7_combout  & (\Controller|ulaRg|Bank|conteudo_ram[15][2]~q )) # (!\Controller|ulaRg|Bank|Mux45~7_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[11][2]~q 
// ))))) # (!\SWITCH_HW2[3]~input_o  & (\Controller|ulaRg|Bank|Mux45~7_combout ))

	.dataa(\SWITCH_HW2[3]~input_o ),
	.datab(\Controller|ulaRg|Bank|Mux45~7_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[15][2]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[11][2]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux45~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux45~8 .lut_mask = 16'hE6C4;
defparam \Controller|ulaRg|Bank|Mux45~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux45~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux45~2_combout  = (\SWITCH_HW2[2]~input_o  & (((\Controller|ulaRg|Bank|conteudo_ram[5][2]~q ) # (\SWITCH_HW2[3]~input_o )))) # (!\SWITCH_HW2[2]~input_o  & (\Controller|ulaRg|Bank|conteudo_ram[1][2]~q  & ((!\SWITCH_HW2[3]~input_o 
// ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[1][2]~q ),
	.datab(\SWITCH_HW2[2]~input_o ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[5][2]~q ),
	.datad(\SWITCH_HW2[3]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux45~2 .lut_mask = 16'hCCE2;
defparam \Controller|ulaRg|Bank|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux45~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux45~3_combout  = (\Controller|ulaRg|Bank|Mux45~2_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[13][2]~q ) # (!\SWITCH_HW2[3]~input_o )))) # (!\Controller|ulaRg|Bank|Mux45~2_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[9][2]~q  & ((\SWITCH_HW2[3]~input_o ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[9][2]~q ),
	.datab(\Controller|ulaRg|Bank|Mux45~2_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[13][2]~q ),
	.datad(\SWITCH_HW2[3]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux45~3 .lut_mask = 16'hE2CC;
defparam \Controller|ulaRg|Bank|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux45~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux45~4_combout  = (\SWITCH_HW2[3]~input_o  & ((\SWITCH_HW2[2]~input_o ) # ((\Controller|ulaRg|Bank|conteudo_ram[8][2]~q )))) # (!\SWITCH_HW2[3]~input_o  & (!\SWITCH_HW2[2]~input_o  & ((\Controller|ulaRg|Bank|conteudo_ram[0][2]~q 
// ))))

	.dataa(\SWITCH_HW2[3]~input_o ),
	.datab(\SWITCH_HW2[2]~input_o ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[8][2]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[0][2]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux45~4 .lut_mask = 16'hB9A8;
defparam \Controller|ulaRg|Bank|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux45~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux45~5_combout  = (\SWITCH_HW2[2]~input_o  & ((\Controller|ulaRg|Bank|Mux45~4_combout  & (\Controller|ulaRg|Bank|conteudo_ram[12][2]~q )) # (!\Controller|ulaRg|Bank|Mux45~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[4][2]~q 
// ))))) # (!\SWITCH_HW2[2]~input_o  & (\Controller|ulaRg|Bank|Mux45~4_combout ))

	.dataa(\SWITCH_HW2[2]~input_o ),
	.datab(\Controller|ulaRg|Bank|Mux45~4_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[12][2]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[4][2]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux45~5 .lut_mask = 16'hE6C4;
defparam \Controller|ulaRg|Bank|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux45~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux45~6_combout  = (\SWITCH_HW2[0]~input_o  & ((\Controller|ulaRg|Bank|Mux45~3_combout ) # ((\SWITCH_HW2[1]~input_o )))) # (!\SWITCH_HW2[0]~input_o  & (((!\SWITCH_HW2[1]~input_o  & \Controller|ulaRg|Bank|Mux45~5_combout ))))

	.dataa(\SWITCH_HW2[0]~input_o ),
	.datab(\Controller|ulaRg|Bank|Mux45~3_combout ),
	.datac(\SWITCH_HW2[1]~input_o ),
	.datad(\Controller|ulaRg|Bank|Mux45~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux45~6 .lut_mask = 16'hADA8;
defparam \Controller|ulaRg|Bank|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux45~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux45~0_combout  = (\SWITCH_HW2[2]~input_o  & (((\SWITCH_HW2[3]~input_o )))) # (!\SWITCH_HW2[2]~input_o  & ((\SWITCH_HW2[3]~input_o  & ((\Controller|ulaRg|Bank|conteudo_ram[10][2]~q ))) # (!\SWITCH_HW2[3]~input_o  & 
// (\Controller|ulaRg|Bank|conteudo_ram[2][2]~q ))))

	.dataa(\SWITCH_HW2[2]~input_o ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[2][2]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[10][2]~q ),
	.datad(\SWITCH_HW2[3]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux45~0 .lut_mask = 16'hFA44;
defparam \Controller|ulaRg|Bank|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux45~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux45~1_combout  = (\SWITCH_HW2[2]~input_o  & ((\Controller|ulaRg|Bank|Mux45~0_combout  & (\Controller|ulaRg|Bank|conteudo_ram[14][2]~q )) # (!\Controller|ulaRg|Bank|Mux45~0_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[6][2]~q 
// ))))) # (!\SWITCH_HW2[2]~input_o  & (\Controller|ulaRg|Bank|Mux45~0_combout ))

	.dataa(\SWITCH_HW2[2]~input_o ),
	.datab(\Controller|ulaRg|Bank|Mux45~0_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[14][2]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[6][2]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux45~1 .lut_mask = 16'hE6C4;
defparam \Controller|ulaRg|Bank|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux45~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux45~9_combout  = (\Controller|ulaRg|Bank|Mux45~6_combout  & ((\Controller|ulaRg|Bank|Mux45~8_combout ) # ((!\SWITCH_HW2[1]~input_o )))) # (!\Controller|ulaRg|Bank|Mux45~6_combout  & (((\SWITCH_HW2[1]~input_o  & 
// \Controller|ulaRg|Bank|Mux45~1_combout ))))

	.dataa(\Controller|ulaRg|Bank|Mux45~8_combout ),
	.datab(\Controller|ulaRg|Bank|Mux45~6_combout ),
	.datac(\SWITCH_HW2[1]~input_o ),
	.datad(\Controller|ulaRg|Bank|Mux45~1_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux45~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux45~9 .lut_mask = 16'hBC8C;
defparam \Controller|ulaRg|Bank|Mux45~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux45~10 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux45~10_combout  = (\Controller|ulaRg|Bank|Mux45~9_combout  & !\SWITCH_HW2[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|Bank|Mux45~9_combout ),
	.datad(\SWITCH_HW2[4]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux45~10_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux45~10 .lut_mask = 16'h00F0;
defparam \Controller|ulaRg|Bank|Mux45~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N13
dffeas \RAMeDISP|conteudo_reg[2] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|Mux45~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|conteudo_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|conteudo_reg[2] .is_wysiwyg = "true";
defparam \RAMeDISP|conteudo_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N28
fiftyfivenm_lcell_comb \RAMeDISP|H0|Display[0]~0 (
// Equation(s):
// \RAMeDISP|H0|Display[0]~0_combout  = (\RAMeDISP|conteudo_reg [3] & (\RAMeDISP|conteudo_reg [0] & (\RAMeDISP|conteudo_reg [1] $ (\RAMeDISP|conteudo_reg [2])))) # (!\RAMeDISP|conteudo_reg [3] & (!\RAMeDISP|conteudo_reg [1] & (\RAMeDISP|conteudo_reg [0] $ 
// (\RAMeDISP|conteudo_reg [2]))))

	.dataa(\RAMeDISP|conteudo_reg [1]),
	.datab(\RAMeDISP|conteudo_reg [3]),
	.datac(\RAMeDISP|conteudo_reg [0]),
	.datad(\RAMeDISP|conteudo_reg [2]),
	.cin(gnd),
	.combout(\RAMeDISP|H0|Display[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H0|Display[0]~0 .lut_mask = 16'h4190;
defparam \RAMeDISP|H0|Display[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N10
fiftyfivenm_lcell_comb \RAMeDISP|H0|Display[1]~1 (
// Equation(s):
// \RAMeDISP|H0|Display[1]~1_combout  = (\RAMeDISP|conteudo_reg [1] & ((\RAMeDISP|conteudo_reg [0] & (\RAMeDISP|conteudo_reg [3])) # (!\RAMeDISP|conteudo_reg [0] & ((\RAMeDISP|conteudo_reg [2]))))) # (!\RAMeDISP|conteudo_reg [1] & (\RAMeDISP|conteudo_reg [2] 
// & (\RAMeDISP|conteudo_reg [3] $ (\RAMeDISP|conteudo_reg [0]))))

	.dataa(\RAMeDISP|conteudo_reg [1]),
	.datab(\RAMeDISP|conteudo_reg [3]),
	.datac(\RAMeDISP|conteudo_reg [0]),
	.datad(\RAMeDISP|conteudo_reg [2]),
	.cin(gnd),
	.combout(\RAMeDISP|H0|Display[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H0|Display[1]~1 .lut_mask = 16'h9E80;
defparam \RAMeDISP|H0|Display[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N4
fiftyfivenm_lcell_comb \RAMeDISP|H0|Display[2]~2 (
// Equation(s):
// \RAMeDISP|H0|Display[2]~2_combout  = (\RAMeDISP|conteudo_reg [3] & (((!\RAMeDISP|conteudo_reg [1] & \RAMeDISP|conteudo_reg [0])) # (!\RAMeDISP|conteudo_reg [2]))) # (!\RAMeDISP|conteudo_reg [3] & (((\RAMeDISP|conteudo_reg [0]) # (\RAMeDISP|conteudo_reg 
// [2])) # (!\RAMeDISP|conteudo_reg [1])))

	.dataa(\RAMeDISP|conteudo_reg [1]),
	.datab(\RAMeDISP|conteudo_reg [3]),
	.datac(\RAMeDISP|conteudo_reg [0]),
	.datad(\RAMeDISP|conteudo_reg [2]),
	.cin(gnd),
	.combout(\RAMeDISP|H0|Display[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H0|Display[2]~2 .lut_mask = 16'h73FD;
defparam \RAMeDISP|H0|Display[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N2
fiftyfivenm_lcell_comb \RAMeDISP|H0|Display[3]~3 (
// Equation(s):
// \RAMeDISP|H0|Display[3]~3_combout  = (\RAMeDISP|conteudo_reg [1] & ((\RAMeDISP|conteudo_reg [0] & ((\RAMeDISP|conteudo_reg [2]))) # (!\RAMeDISP|conteudo_reg [0] & (\RAMeDISP|conteudo_reg [3] & !\RAMeDISP|conteudo_reg [2])))) # (!\RAMeDISP|conteudo_reg [1] 
// & (!\RAMeDISP|conteudo_reg [3] & (\RAMeDISP|conteudo_reg [0] $ (\RAMeDISP|conteudo_reg [2]))))

	.dataa(\RAMeDISP|conteudo_reg [1]),
	.datab(\RAMeDISP|conteudo_reg [3]),
	.datac(\RAMeDISP|conteudo_reg [0]),
	.datad(\RAMeDISP|conteudo_reg [2]),
	.cin(gnd),
	.combout(\RAMeDISP|H0|Display[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H0|Display[3]~3 .lut_mask = 16'hA118;
defparam \RAMeDISP|H0|Display[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N24
fiftyfivenm_lcell_comb \RAMeDISP|H0|Display[4]~4 (
// Equation(s):
// \RAMeDISP|H0|Display[4]~4_combout  = (\RAMeDISP|conteudo_reg [1] & (!\RAMeDISP|conteudo_reg [3] & (\RAMeDISP|conteudo_reg [0]))) # (!\RAMeDISP|conteudo_reg [1] & ((\RAMeDISP|conteudo_reg [2] & (!\RAMeDISP|conteudo_reg [3])) # (!\RAMeDISP|conteudo_reg [2] 
// & ((\RAMeDISP|conteudo_reg [0])))))

	.dataa(\RAMeDISP|conteudo_reg [1]),
	.datab(\RAMeDISP|conteudo_reg [3]),
	.datac(\RAMeDISP|conteudo_reg [0]),
	.datad(\RAMeDISP|conteudo_reg [2]),
	.cin(gnd),
	.combout(\RAMeDISP|H0|Display[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H0|Display[4]~4 .lut_mask = 16'h3170;
defparam \RAMeDISP|H0|Display[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N26
fiftyfivenm_lcell_comb \RAMeDISP|H0|Display[5]~5 (
// Equation(s):
// \RAMeDISP|H0|Display[5]~5_combout  = (\RAMeDISP|conteudo_reg [1] & (!\RAMeDISP|conteudo_reg [3] & ((\RAMeDISP|conteudo_reg [0]) # (!\RAMeDISP|conteudo_reg [2])))) # (!\RAMeDISP|conteudo_reg [1] & (\RAMeDISP|conteudo_reg [0] & (\RAMeDISP|conteudo_reg [3] $ 
// (!\RAMeDISP|conteudo_reg [2]))))

	.dataa(\RAMeDISP|conteudo_reg [1]),
	.datab(\RAMeDISP|conteudo_reg [3]),
	.datac(\RAMeDISP|conteudo_reg [0]),
	.datad(\RAMeDISP|conteudo_reg [2]),
	.cin(gnd),
	.combout(\RAMeDISP|H0|Display[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H0|Display[5]~5 .lut_mask = 16'h6032;
defparam \RAMeDISP|H0|Display[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N16
fiftyfivenm_lcell_comb \RAMeDISP|H0|Display[6]~6 (
// Equation(s):
// \RAMeDISP|H0|Display[6]~6_combout  = (\RAMeDISP|conteudo_reg [0] & (!\RAMeDISP|conteudo_reg [3] & (\RAMeDISP|conteudo_reg [1] $ (!\RAMeDISP|conteudo_reg [2])))) # (!\RAMeDISP|conteudo_reg [0] & (!\RAMeDISP|conteudo_reg [1] & (\RAMeDISP|conteudo_reg [3] $ 
// (!\RAMeDISP|conteudo_reg [2]))))

	.dataa(\RAMeDISP|conteudo_reg [1]),
	.datab(\RAMeDISP|conteudo_reg [3]),
	.datac(\RAMeDISP|conteudo_reg [0]),
	.datad(\RAMeDISP|conteudo_reg [2]),
	.cin(gnd),
	.combout(\RAMeDISP|H0|Display[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H0|Display[6]~6 .lut_mask = 16'h2411;
defparam \RAMeDISP|H0|Display[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux43~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux43~0_combout  = (\SWITCH_HW2[1]~input_o  & (((\SWITCH_HW2[0]~input_o )))) # (!\SWITCH_HW2[1]~input_o  & ((\SWITCH_HW2[0]~input_o  & ((\Controller|ulaRg|Bank|conteudo_ram[5][4]~q ))) # (!\SWITCH_HW2[0]~input_o  & 
// (\Controller|ulaRg|Bank|conteudo_ram[4][4]~q ))))

	.dataa(\SWITCH_HW2[1]~input_o ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[4][4]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[5][4]~q ),
	.datad(\SWITCH_HW2[0]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux43~0 .lut_mask = 16'hFA44;
defparam \Controller|ulaRg|Bank|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux43~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux43~1_combout  = (\Controller|ulaRg|Bank|Mux43~0_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[7][4]~q ) # (!\SWITCH_HW2[1]~input_o )))) # (!\Controller|ulaRg|Bank|Mux43~0_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[6][4]~q  & (\SWITCH_HW2[1]~input_o )))

	.dataa(\Controller|ulaRg|Bank|Mux43~0_combout ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[6][4]~q ),
	.datac(\SWITCH_HW2[1]~input_o ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[7][4]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux43~1 .lut_mask = 16'hEA4A;
defparam \Controller|ulaRg|Bank|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N16
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux43~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux43~7_combout  = (\SWITCH_HW2[0]~input_o  & (((\Controller|ulaRg|Bank|conteudo_ram[13][4]~q ) # (\SWITCH_HW2[1]~input_o )))) # (!\SWITCH_HW2[0]~input_o  & (\Controller|ulaRg|Bank|conteudo_ram[12][4]~q  & ((!\SWITCH_HW2[1]~input_o 
// ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[12][4]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[13][4]~q ),
	.datac(\SWITCH_HW2[0]~input_o ),
	.datad(\SWITCH_HW2[1]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux43~7 .lut_mask = 16'hF0CA;
defparam \Controller|ulaRg|Bank|Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux43~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux43~8_combout  = (\SWITCH_HW2[1]~input_o  & ((\Controller|ulaRg|Bank|Mux43~7_combout  & (\Controller|ulaRg|Bank|conteudo_ram[15][4]~q )) # (!\Controller|ulaRg|Bank|Mux43~7_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[14][4]~q 
// ))))) # (!\SWITCH_HW2[1]~input_o  & (((\Controller|ulaRg|Bank|Mux43~7_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[15][4]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[14][4]~q ),
	.datac(\SWITCH_HW2[1]~input_o ),
	.datad(\Controller|ulaRg|Bank|Mux43~7_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux43~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux43~8 .lut_mask = 16'hAFC0;
defparam \Controller|ulaRg|Bank|Mux43~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux43~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux43~2_combout  = (\SWITCH_HW2[0]~input_o  & (((\SWITCH_HW2[1]~input_o )))) # (!\SWITCH_HW2[0]~input_o  & ((\SWITCH_HW2[1]~input_o  & (\Controller|ulaRg|Bank|conteudo_ram[10][4]~q )) # (!\SWITCH_HW2[1]~input_o  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[8][4]~q )))))

	.dataa(\SWITCH_HW2[0]~input_o ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[10][4]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[8][4]~q ),
	.datad(\SWITCH_HW2[1]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux43~2 .lut_mask = 16'hEE50;
defparam \Controller|ulaRg|Bank|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux43~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux43~3_combout  = (\Controller|ulaRg|Bank|Mux43~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[11][4]~q ) # ((!\SWITCH_HW2[0]~input_o )))) # (!\Controller|ulaRg|Bank|Mux43~2_combout  & 
// (((\Controller|ulaRg|Bank|conteudo_ram[9][4]~q  & \SWITCH_HW2[0]~input_o ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[11][4]~q ),
	.datab(\Controller|ulaRg|Bank|Mux43~2_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[9][4]~q ),
	.datad(\SWITCH_HW2[0]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux43~3 .lut_mask = 16'hB8CC;
defparam \Controller|ulaRg|Bank|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux43~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux43~4_combout  = (\SWITCH_HW2[0]~input_o  & (((\SWITCH_HW2[1]~input_o )))) # (!\SWITCH_HW2[0]~input_o  & ((\SWITCH_HW2[1]~input_o  & ((\Controller|ulaRg|Bank|conteudo_ram[2][4]~q ))) # (!\SWITCH_HW2[1]~input_o  & 
// (\Controller|ulaRg|Bank|conteudo_ram[0][4]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[0][4]~q ),
	.datab(\SWITCH_HW2[0]~input_o ),
	.datac(\SWITCH_HW2[1]~input_o ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[2][4]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux43~4 .lut_mask = 16'hF2C2;
defparam \Controller|ulaRg|Bank|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux43~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux43~5_combout  = (\SWITCH_HW2[0]~input_o  & ((\Controller|ulaRg|Bank|Mux43~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[3][4]~q ))) # (!\Controller|ulaRg|Bank|Mux43~4_combout  & (\Controller|ulaRg|Bank|conteudo_ram[1][4]~q 
// )))) # (!\SWITCH_HW2[0]~input_o  & (((\Controller|ulaRg|Bank|Mux43~4_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[1][4]~q ),
	.datab(\SWITCH_HW2[0]~input_o ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[3][4]~q ),
	.datad(\Controller|ulaRg|Bank|Mux43~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux43~5 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|Bank|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux43~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux43~6_combout  = (\SWITCH_HW2[2]~input_o  & (((\SWITCH_HW2[3]~input_o )))) # (!\SWITCH_HW2[2]~input_o  & ((\SWITCH_HW2[3]~input_o  & (\Controller|ulaRg|Bank|Mux43~3_combout )) # (!\SWITCH_HW2[3]~input_o  & 
// ((\Controller|ulaRg|Bank|Mux43~5_combout )))))

	.dataa(\Controller|ulaRg|Bank|Mux43~3_combout ),
	.datab(\Controller|ulaRg|Bank|Mux43~5_combout ),
	.datac(\SWITCH_HW2[2]~input_o ),
	.datad(\SWITCH_HW2[3]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux43~6 .lut_mask = 16'hFA0C;
defparam \Controller|ulaRg|Bank|Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux43~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux43~9_combout  = (\SWITCH_HW2[2]~input_o  & ((\Controller|ulaRg|Bank|Mux43~6_combout  & ((\Controller|ulaRg|Bank|Mux43~8_combout ))) # (!\Controller|ulaRg|Bank|Mux43~6_combout  & (\Controller|ulaRg|Bank|Mux43~1_combout )))) # 
// (!\SWITCH_HW2[2]~input_o  & (((\Controller|ulaRg|Bank|Mux43~6_combout ))))

	.dataa(\SWITCH_HW2[2]~input_o ),
	.datab(\Controller|ulaRg|Bank|Mux43~1_combout ),
	.datac(\Controller|ulaRg|Bank|Mux43~8_combout ),
	.datad(\Controller|ulaRg|Bank|Mux43~6_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux43~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux43~9 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|Bank|Mux43~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux43~10 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux43~10_combout  = (\Controller|ulaRg|Bank|Mux43~9_combout  & !\SWITCH_HW2[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|Bank|Mux43~9_combout ),
	.datad(\SWITCH_HW2[4]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux43~10_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux43~10 .lut_mask = 16'h00F0;
defparam \Controller|ulaRg|Bank|Mux43~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N13
dffeas \RAMeDISP|conteudo_reg[4] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|Mux43~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|conteudo_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|conteudo_reg[4] .is_wysiwyg = "true";
defparam \RAMeDISP|conteudo_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux42~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux42~0_combout  = (\SWITCH_HW2[3]~input_o  & ((\Controller|ulaRg|Bank|conteudo_ram[9][5]~q ) # ((\SWITCH_HW2[2]~input_o )))) # (!\SWITCH_HW2[3]~input_o  & (((\Controller|ulaRg|Bank|conteudo_ram[1][5]~q  & !\SWITCH_HW2[2]~input_o 
// ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[9][5]~q ),
	.datab(\SWITCH_HW2[3]~input_o ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[1][5]~q ),
	.datad(\SWITCH_HW2[2]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux42~0 .lut_mask = 16'hCCB8;
defparam \Controller|ulaRg|Bank|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux42~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux42~1_combout  = (\Controller|ulaRg|Bank|Mux42~0_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[13][5]~q ) # (!\SWITCH_HW2[2]~input_o )))) # (!\Controller|ulaRg|Bank|Mux42~0_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[5][5]~q  & ((\SWITCH_HW2[2]~input_o ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[5][5]~q ),
	.datab(\Controller|ulaRg|Bank|Mux42~0_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[13][5]~q ),
	.datad(\SWITCH_HW2[2]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux42~1 .lut_mask = 16'hE2CC;
defparam \Controller|ulaRg|Bank|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux42~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux42~7_combout  = (\SWITCH_HW2[2]~input_o  & (((\SWITCH_HW2[3]~input_o )))) # (!\SWITCH_HW2[2]~input_o  & ((\SWITCH_HW2[3]~input_o  & ((\Controller|ulaRg|Bank|conteudo_ram[11][5]~q ))) # (!\SWITCH_HW2[3]~input_o  & 
// (\Controller|ulaRg|Bank|conteudo_ram[3][5]~q ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[3][5]~q ),
	.datab(\SWITCH_HW2[2]~input_o ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[11][5]~q ),
	.datad(\SWITCH_HW2[3]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux42~7 .lut_mask = 16'hFC22;
defparam \Controller|ulaRg|Bank|Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux42~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux42~8_combout  = (\SWITCH_HW2[2]~input_o  & ((\Controller|ulaRg|Bank|Mux42~7_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[15][5]~q ))) # (!\Controller|ulaRg|Bank|Mux42~7_combout  & (\Controller|ulaRg|Bank|conteudo_ram[7][5]~q 
// )))) # (!\SWITCH_HW2[2]~input_o  & (((\Controller|ulaRg|Bank|Mux42~7_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[7][5]~q ),
	.datab(\SWITCH_HW2[2]~input_o ),
	.datac(\Controller|ulaRg|Bank|Mux42~7_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[15][5]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux42~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux42~8 .lut_mask = 16'hF838;
defparam \Controller|ulaRg|Bank|Mux42~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux42~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux42~2_combout  = (\SWITCH_HW2[2]~input_o  & ((\Controller|ulaRg|Bank|conteudo_ram[6][5]~q ) # ((\SWITCH_HW2[3]~input_o )))) # (!\SWITCH_HW2[2]~input_o  & (((\Controller|ulaRg|Bank|conteudo_ram[2][5]~q  & !\SWITCH_HW2[3]~input_o 
// ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[6][5]~q ),
	.datab(\SWITCH_HW2[2]~input_o ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[2][5]~q ),
	.datad(\SWITCH_HW2[3]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux42~2 .lut_mask = 16'hCCB8;
defparam \Controller|ulaRg|Bank|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux42~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux42~3_combout  = (\Controller|ulaRg|Bank|Mux42~2_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[14][5]~q ) # (!\SWITCH_HW2[3]~input_o )))) # (!\Controller|ulaRg|Bank|Mux42~2_combout  & 
// (\Controller|ulaRg|Bank|conteudo_ram[10][5]~q  & ((\SWITCH_HW2[3]~input_o ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[10][5]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[14][5]~q ),
	.datac(\Controller|ulaRg|Bank|Mux42~2_combout ),
	.datad(\SWITCH_HW2[3]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux42~3 .lut_mask = 16'hCAF0;
defparam \Controller|ulaRg|Bank|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux42~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux42~4_combout  = (\SWITCH_HW2[2]~input_o  & ((\Controller|ulaRg|Bank|conteudo_ram[4][5]~q ) # ((\SWITCH_HW2[3]~input_o )))) # (!\SWITCH_HW2[2]~input_o  & (((\Controller|ulaRg|Bank|conteudo_ram[0][5]~q  & !\SWITCH_HW2[3]~input_o 
// ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[4][5]~q ),
	.datab(\SWITCH_HW2[2]~input_o ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[0][5]~q ),
	.datad(\SWITCH_HW2[3]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux42~4 .lut_mask = 16'hCCB8;
defparam \Controller|ulaRg|Bank|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N0
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux42~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux42~5_combout  = (\Controller|ulaRg|Bank|Mux42~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[12][5]~q ) # ((!\SWITCH_HW2[3]~input_o )))) # (!\Controller|ulaRg|Bank|Mux42~4_combout  & 
// (((\Controller|ulaRg|Bank|conteudo_ram[8][5]~q  & \SWITCH_HW2[3]~input_o ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[12][5]~q ),
	.datab(\Controller|ulaRg|Bank|Mux42~4_combout ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[8][5]~q ),
	.datad(\SWITCH_HW2[3]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux42~5 .lut_mask = 16'hB8CC;
defparam \Controller|ulaRg|Bank|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux42~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux42~6_combout  = (\SWITCH_HW2[0]~input_o  & (((\SWITCH_HW2[1]~input_o )))) # (!\SWITCH_HW2[0]~input_o  & ((\SWITCH_HW2[1]~input_o  & (\Controller|ulaRg|Bank|Mux42~3_combout )) # (!\SWITCH_HW2[1]~input_o  & 
// ((\Controller|ulaRg|Bank|Mux42~5_combout )))))

	.dataa(\SWITCH_HW2[0]~input_o ),
	.datab(\Controller|ulaRg|Bank|Mux42~3_combout ),
	.datac(\SWITCH_HW2[1]~input_o ),
	.datad(\Controller|ulaRg|Bank|Mux42~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux42~6 .lut_mask = 16'hE5E0;
defparam \Controller|ulaRg|Bank|Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux42~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux42~9_combout  = (\SWITCH_HW2[0]~input_o  & ((\Controller|ulaRg|Bank|Mux42~6_combout  & ((\Controller|ulaRg|Bank|Mux42~8_combout ))) # (!\Controller|ulaRg|Bank|Mux42~6_combout  & (\Controller|ulaRg|Bank|Mux42~1_combout )))) # 
// (!\SWITCH_HW2[0]~input_o  & (((\Controller|ulaRg|Bank|Mux42~6_combout ))))

	.dataa(\SWITCH_HW2[0]~input_o ),
	.datab(\Controller|ulaRg|Bank|Mux42~1_combout ),
	.datac(\Controller|ulaRg|Bank|Mux42~8_combout ),
	.datad(\Controller|ulaRg|Bank|Mux42~6_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux42~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux42~9 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|Bank|Mux42~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux42~10 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux42~10_combout  = (\Controller|ulaRg|Bank|Mux42~9_combout  & !\SWITCH_HW2[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|Bank|Mux42~9_combout ),
	.datad(\SWITCH_HW2[4]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux42~10_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux42~10 .lut_mask = 16'h00F0;
defparam \Controller|ulaRg|Bank|Mux42~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N19
dffeas \RAMeDISP|conteudo_reg[5] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|Mux42~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|conteudo_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|conteudo_reg[5] .is_wysiwyg = "true";
defparam \RAMeDISP|conteudo_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux40~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux40~2_combout  = (\SWITCH_HW2[0]~input_o  & (((\SWITCH_HW2[1]~input_o )))) # (!\SWITCH_HW2[0]~input_o  & ((\SWITCH_HW2[1]~input_o  & (\Controller|ulaRg|Bank|conteudo_ram[6][7]~q )) # (!\SWITCH_HW2[1]~input_o  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[4][7]~q )))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[6][7]~q ),
	.datab(\SWITCH_HW2[0]~input_o ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[4][7]~q ),
	.datad(\SWITCH_HW2[1]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux40~2 .lut_mask = 16'hEE30;
defparam \Controller|ulaRg|Bank|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N10
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux40~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux40~3_combout  = (\SWITCH_HW2[0]~input_o  & ((\Controller|ulaRg|Bank|Mux40~2_combout  & (\Controller|ulaRg|Bank|conteudo_ram[7][7]~q )) # (!\Controller|ulaRg|Bank|Mux40~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[5][7]~q 
// ))))) # (!\SWITCH_HW2[0]~input_o  & (((\Controller|ulaRg|Bank|Mux40~2_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[7][7]~q ),
	.datab(\SWITCH_HW2[0]~input_o ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[5][7]~q ),
	.datad(\Controller|ulaRg|Bank|Mux40~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux40~3 .lut_mask = 16'hBBC0;
defparam \Controller|ulaRg|Bank|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux40~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux40~4_combout  = (\SWITCH_HW2[0]~input_o  & ((\Controller|ulaRg|Bank|conteudo_ram[1][7]~q ) # ((\SWITCH_HW2[1]~input_o )))) # (!\SWITCH_HW2[0]~input_o  & (((\Controller|ulaRg|Bank|conteudo_ram[0][7]~q  & !\SWITCH_HW2[1]~input_o 
// ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[1][7]~q ),
	.datab(\SWITCH_HW2[0]~input_o ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[0][7]~q ),
	.datad(\SWITCH_HW2[1]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux40~4 .lut_mask = 16'hCCB8;
defparam \Controller|ulaRg|Bank|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux40~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux40~5_combout  = (\SWITCH_HW2[1]~input_o  & ((\Controller|ulaRg|Bank|Mux40~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[3][7]~q ))) # (!\Controller|ulaRg|Bank|Mux40~4_combout  & (\Controller|ulaRg|Bank|conteudo_ram[2][7]~q 
// )))) # (!\SWITCH_HW2[1]~input_o  & (((\Controller|ulaRg|Bank|Mux40~4_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[2][7]~q ),
	.datab(\SWITCH_HW2[1]~input_o ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[3][7]~q ),
	.datad(\Controller|ulaRg|Bank|Mux40~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux40~5 .lut_mask = 16'hF388;
defparam \Controller|ulaRg|Bank|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux40~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux40~6_combout  = (\SWITCH_HW2[3]~input_o  & (((\SWITCH_HW2[2]~input_o )))) # (!\SWITCH_HW2[3]~input_o  & ((\SWITCH_HW2[2]~input_o  & (\Controller|ulaRg|Bank|Mux40~3_combout )) # (!\SWITCH_HW2[2]~input_o  & 
// ((\Controller|ulaRg|Bank|Mux40~5_combout )))))

	.dataa(\SWITCH_HW2[3]~input_o ),
	.datab(\Controller|ulaRg|Bank|Mux40~3_combout ),
	.datac(\SWITCH_HW2[2]~input_o ),
	.datad(\Controller|ulaRg|Bank|Mux40~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux40~6 .lut_mask = 16'hE5E0;
defparam \Controller|ulaRg|Bank|Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux40~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux40~0_combout  = (\SWITCH_HW2[0]~input_o  & (((\Controller|ulaRg|Bank|conteudo_ram[9][7]~q ) # (\SWITCH_HW2[1]~input_o )))) # (!\SWITCH_HW2[0]~input_o  & (\Controller|ulaRg|Bank|conteudo_ram[8][7]~q  & ((!\SWITCH_HW2[1]~input_o 
// ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[8][7]~q ),
	.datab(\SWITCH_HW2[0]~input_o ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[9][7]~q ),
	.datad(\SWITCH_HW2[1]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux40~0 .lut_mask = 16'hCCE2;
defparam \Controller|ulaRg|Bank|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N22
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux40~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux40~1_combout  = (\Controller|ulaRg|Bank|Mux40~0_combout  & (((\Controller|ulaRg|Bank|conteudo_ram[11][7]~q )) # (!\SWITCH_HW2[1]~input_o ))) # (!\Controller|ulaRg|Bank|Mux40~0_combout  & (\SWITCH_HW2[1]~input_o  & 
// ((\Controller|ulaRg|Bank|conteudo_ram[10][7]~q ))))

	.dataa(\Controller|ulaRg|Bank|Mux40~0_combout ),
	.datab(\SWITCH_HW2[1]~input_o ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[11][7]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[10][7]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux40~1 .lut_mask = 16'hE6A2;
defparam \Controller|ulaRg|Bank|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux40~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux40~7_combout  = (\SWITCH_HW2[1]~input_o  & ((\Controller|ulaRg|Bank|conteudo_ram[14][7]~q ) # ((\SWITCH_HW2[0]~input_o )))) # (!\SWITCH_HW2[1]~input_o  & (((!\SWITCH_HW2[0]~input_o  & \Controller|ulaRg|Bank|conteudo_ram[12][7]~q 
// ))))

	.dataa(\SWITCH_HW2[1]~input_o ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[14][7]~q ),
	.datac(\SWITCH_HW2[0]~input_o ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[12][7]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux40~7 .lut_mask = 16'hADA8;
defparam \Controller|ulaRg|Bank|Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux40~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux40~8_combout  = (\SWITCH_HW2[0]~input_o  & ((\Controller|ulaRg|Bank|Mux40~7_combout  & (\Controller|ulaRg|Bank|conteudo_ram[15][7]~q )) # (!\Controller|ulaRg|Bank|Mux40~7_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[13][7]~q 
// ))))) # (!\SWITCH_HW2[0]~input_o  & (((\Controller|ulaRg|Bank|Mux40~7_combout ))))

	.dataa(\SWITCH_HW2[0]~input_o ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[15][7]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[13][7]~q ),
	.datad(\Controller|ulaRg|Bank|Mux40~7_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux40~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux40~8 .lut_mask = 16'hDDA0;
defparam \Controller|ulaRg|Bank|Mux40~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux40~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux40~9_combout  = (\SWITCH_HW2[3]~input_o  & ((\Controller|ulaRg|Bank|Mux40~6_combout  & ((\Controller|ulaRg|Bank|Mux40~8_combout ))) # (!\Controller|ulaRg|Bank|Mux40~6_combout  & (\Controller|ulaRg|Bank|Mux40~1_combout )))) # 
// (!\SWITCH_HW2[3]~input_o  & (\Controller|ulaRg|Bank|Mux40~6_combout ))

	.dataa(\SWITCH_HW2[3]~input_o ),
	.datab(\Controller|ulaRg|Bank|Mux40~6_combout ),
	.datac(\Controller|ulaRg|Bank|Mux40~1_combout ),
	.datad(\Controller|ulaRg|Bank|Mux40~8_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux40~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux40~9 .lut_mask = 16'hEC64;
defparam \Controller|ulaRg|Bank|Mux40~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux40~10 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux40~10_combout  = (\Controller|ulaRg|Bank|Mux40~9_combout  & !\SWITCH_HW2[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|ulaRg|Bank|Mux40~9_combout ),
	.datad(\SWITCH_HW2[4]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux40~10_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux40~10 .lut_mask = 16'h00F0;
defparam \Controller|ulaRg|Bank|Mux40~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N27
dffeas \RAMeDISP|conteudo_reg[7] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|Mux40~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|conteudo_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|conteudo_reg[7] .is_wysiwyg = "true";
defparam \RAMeDISP|conteudo_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N26
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux41~2 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux41~2_combout  = (\SWITCH_HW2[2]~input_o  & ((\Controller|ulaRg|Bank|conteudo_ram[5][6]~q ) # ((\SWITCH_HW2[3]~input_o )))) # (!\SWITCH_HW2[2]~input_o  & (((!\SWITCH_HW2[3]~input_o  & \Controller|ulaRg|Bank|conteudo_ram[1][6]~q 
// ))))

	.dataa(\SWITCH_HW2[2]~input_o ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[5][6]~q ),
	.datac(\SWITCH_HW2[3]~input_o ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[1][6]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux41~2 .lut_mask = 16'hADA8;
defparam \Controller|ulaRg|Bank|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N18
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux41~3 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux41~3_combout  = (\SWITCH_HW2[3]~input_o  & ((\Controller|ulaRg|Bank|Mux41~2_combout  & (\Controller|ulaRg|Bank|conteudo_ram[13][6]~q )) # (!\Controller|ulaRg|Bank|Mux41~2_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[9][6]~q 
// ))))) # (!\SWITCH_HW2[3]~input_o  & (((\Controller|ulaRg|Bank|Mux41~2_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[13][6]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[9][6]~q ),
	.datac(\SWITCH_HW2[3]~input_o ),
	.datad(\Controller|ulaRg|Bank|Mux41~2_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux41~3 .lut_mask = 16'hAFC0;
defparam \Controller|ulaRg|Bank|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N12
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux41~4 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux41~4_combout  = (\SWITCH_HW2[2]~input_o  & (\SWITCH_HW2[3]~input_o )) # (!\SWITCH_HW2[2]~input_o  & ((\SWITCH_HW2[3]~input_o  & ((\Controller|ulaRg|Bank|conteudo_ram[8][6]~q ))) # (!\SWITCH_HW2[3]~input_o  & 
// (\Controller|ulaRg|Bank|conteudo_ram[0][6]~q ))))

	.dataa(\SWITCH_HW2[2]~input_o ),
	.datab(\SWITCH_HW2[3]~input_o ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[0][6]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[8][6]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux41~4 .lut_mask = 16'hDC98;
defparam \Controller|ulaRg|Bank|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N14
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux41~5 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux41~5_combout  = (\SWITCH_HW2[2]~input_o  & ((\Controller|ulaRg|Bank|Mux41~4_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[12][6]~q ))) # (!\Controller|ulaRg|Bank|Mux41~4_combout  & (\Controller|ulaRg|Bank|conteudo_ram[4][6]~q 
// )))) # (!\SWITCH_HW2[2]~input_o  & (((\Controller|ulaRg|Bank|Mux41~4_combout ))))

	.dataa(\SWITCH_HW2[2]~input_o ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[4][6]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[12][6]~q ),
	.datad(\Controller|ulaRg|Bank|Mux41~4_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux41~5 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|Bank|Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N24
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux41~6 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux41~6_combout  = (\SWITCH_HW2[0]~input_o  & ((\Controller|ulaRg|Bank|Mux41~3_combout ) # ((\SWITCH_HW2[1]~input_o )))) # (!\SWITCH_HW2[0]~input_o  & (((!\SWITCH_HW2[1]~input_o  & \Controller|ulaRg|Bank|Mux41~5_combout ))))

	.dataa(\Controller|ulaRg|Bank|Mux41~3_combout ),
	.datab(\SWITCH_HW2[0]~input_o ),
	.datac(\SWITCH_HW2[1]~input_o ),
	.datad(\Controller|ulaRg|Bank|Mux41~5_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux41~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux41~6 .lut_mask = 16'hCBC8;
defparam \Controller|ulaRg|Bank|Mux41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N6
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux41~0 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux41~0_combout  = (\SWITCH_HW2[2]~input_o  & (\SWITCH_HW2[3]~input_o )) # (!\SWITCH_HW2[2]~input_o  & ((\SWITCH_HW2[3]~input_o  & ((\Controller|ulaRg|Bank|conteudo_ram[10][6]~q ))) # (!\SWITCH_HW2[3]~input_o  & 
// (\Controller|ulaRg|Bank|conteudo_ram[2][6]~q ))))

	.dataa(\SWITCH_HW2[2]~input_o ),
	.datab(\SWITCH_HW2[3]~input_o ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[2][6]~q ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[10][6]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux41~0 .lut_mask = 16'hDC98;
defparam \Controller|ulaRg|Bank|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N8
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux41~1 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux41~1_combout  = (\SWITCH_HW2[2]~input_o  & ((\Controller|ulaRg|Bank|Mux41~0_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[14][6]~q ))) # (!\Controller|ulaRg|Bank|Mux41~0_combout  & (\Controller|ulaRg|Bank|conteudo_ram[6][6]~q 
// )))) # (!\SWITCH_HW2[2]~input_o  & (((\Controller|ulaRg|Bank|Mux41~0_combout ))))

	.dataa(\SWITCH_HW2[2]~input_o ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[6][6]~q ),
	.datac(\Controller|ulaRg|Bank|conteudo_ram[14][6]~q ),
	.datad(\Controller|ulaRg|Bank|Mux41~0_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux41~1 .lut_mask = 16'hF588;
defparam \Controller|ulaRg|Bank|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N28
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux41~7 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux41~7_combout  = (\SWITCH_HW2[2]~input_o  & ((\Controller|ulaRg|Bank|conteudo_ram[7][6]~q ) # ((\SWITCH_HW2[3]~input_o )))) # (!\SWITCH_HW2[2]~input_o  & (((\Controller|ulaRg|Bank|conteudo_ram[3][6]~q  & !\SWITCH_HW2[3]~input_o 
// ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[7][6]~q ),
	.datab(\Controller|ulaRg|Bank|conteudo_ram[3][6]~q ),
	.datac(\SWITCH_HW2[2]~input_o ),
	.datad(\SWITCH_HW2[3]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux41~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux41~7 .lut_mask = 16'hF0AC;
defparam \Controller|ulaRg|Bank|Mux41~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N2
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux41~8 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux41~8_combout  = (\SWITCH_HW2[3]~input_o  & ((\Controller|ulaRg|Bank|Mux41~7_combout  & ((\Controller|ulaRg|Bank|conteudo_ram[15][6]~q ))) # (!\Controller|ulaRg|Bank|Mux41~7_combout  & (\Controller|ulaRg|Bank|conteudo_ram[11][6]~q 
// )))) # (!\SWITCH_HW2[3]~input_o  & (((\Controller|ulaRg|Bank|Mux41~7_combout ))))

	.dataa(\Controller|ulaRg|Bank|conteudo_ram[11][6]~q ),
	.datab(\SWITCH_HW2[3]~input_o ),
	.datac(\Controller|ulaRg|Bank|Mux41~7_combout ),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[15][6]~q ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux41~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux41~8 .lut_mask = 16'hF838;
defparam \Controller|ulaRg|Bank|Mux41~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N4
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux41~9 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux41~9_combout  = (\SWITCH_HW2[1]~input_o  & ((\Controller|ulaRg|Bank|Mux41~6_combout  & ((\Controller|ulaRg|Bank|Mux41~8_combout ))) # (!\Controller|ulaRg|Bank|Mux41~6_combout  & (\Controller|ulaRg|Bank|Mux41~1_combout )))) # 
// (!\SWITCH_HW2[1]~input_o  & (\Controller|ulaRg|Bank|Mux41~6_combout ))

	.dataa(\SWITCH_HW2[1]~input_o ),
	.datab(\Controller|ulaRg|Bank|Mux41~6_combout ),
	.datac(\Controller|ulaRg|Bank|Mux41~1_combout ),
	.datad(\Controller|ulaRg|Bank|Mux41~8_combout ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux41~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux41~9 .lut_mask = 16'hEC64;
defparam \Controller|ulaRg|Bank|Mux41~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N20
fiftyfivenm_lcell_comb \Controller|ulaRg|Bank|Mux41~10 (
// Equation(s):
// \Controller|ulaRg|Bank|Mux41~10_combout  = (\Controller|ulaRg|Bank|Mux41~9_combout  & !\SWITCH_HW2[4]~input_o )

	.dataa(\Controller|ulaRg|Bank|Mux41~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SWITCH_HW2[4]~input_o ),
	.cin(gnd),
	.combout(\Controller|ulaRg|Bank|Mux41~10_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ulaRg|Bank|Mux41~10 .lut_mask = 16'h00AA;
defparam \Controller|ulaRg|Bank|Mux41~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N21
dffeas \RAMeDISP|conteudo_reg[6] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\Controller|ulaRg|Bank|Mux41~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|conteudo_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|conteudo_reg[6] .is_wysiwyg = "true";
defparam \RAMeDISP|conteudo_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N4
fiftyfivenm_lcell_comb \RAMeDISP|H1|Display[0]~0 (
// Equation(s):
// \RAMeDISP|H1|Display[0]~0_combout  = (\RAMeDISP|conteudo_reg [7] & (\RAMeDISP|conteudo_reg [4] & (\RAMeDISP|conteudo_reg [5] $ (\RAMeDISP|conteudo_reg [6])))) # (!\RAMeDISP|conteudo_reg [7] & (!\RAMeDISP|conteudo_reg [5] & (\RAMeDISP|conteudo_reg [4] $ 
// (\RAMeDISP|conteudo_reg [6]))))

	.dataa(\RAMeDISP|conteudo_reg [4]),
	.datab(\RAMeDISP|conteudo_reg [5]),
	.datac(\RAMeDISP|conteudo_reg [7]),
	.datad(\RAMeDISP|conteudo_reg [6]),
	.cin(gnd),
	.combout(\RAMeDISP|H1|Display[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H1|Display[0]~0 .lut_mask = 16'h2182;
defparam \RAMeDISP|H1|Display[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N30
fiftyfivenm_lcell_comb \RAMeDISP|H1|Display[1]~1 (
// Equation(s):
// \RAMeDISP|H1|Display[1]~1_combout  = (\RAMeDISP|conteudo_reg [5] & ((\RAMeDISP|conteudo_reg [4] & (\RAMeDISP|conteudo_reg [7])) # (!\RAMeDISP|conteudo_reg [4] & ((\RAMeDISP|conteudo_reg [6]))))) # (!\RAMeDISP|conteudo_reg [5] & (\RAMeDISP|conteudo_reg [6] 
// & (\RAMeDISP|conteudo_reg [4] $ (\RAMeDISP|conteudo_reg [7]))))

	.dataa(\RAMeDISP|conteudo_reg [4]),
	.datab(\RAMeDISP|conteudo_reg [5]),
	.datac(\RAMeDISP|conteudo_reg [7]),
	.datad(\RAMeDISP|conteudo_reg [6]),
	.cin(gnd),
	.combout(\RAMeDISP|H1|Display[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H1|Display[1]~1 .lut_mask = 16'hD680;
defparam \RAMeDISP|H1|Display[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N8
fiftyfivenm_lcell_comb \RAMeDISP|H1|Display[2]~2 (
// Equation(s):
// \RAMeDISP|H1|Display[2]~2_combout  = (\RAMeDISP|conteudo_reg [7] & (((\RAMeDISP|conteudo_reg [4] & !\RAMeDISP|conteudo_reg [5])) # (!\RAMeDISP|conteudo_reg [6]))) # (!\RAMeDISP|conteudo_reg [7] & ((\RAMeDISP|conteudo_reg [4]) # ((\RAMeDISP|conteudo_reg 
// [6]) # (!\RAMeDISP|conteudo_reg [5]))))

	.dataa(\RAMeDISP|conteudo_reg [4]),
	.datab(\RAMeDISP|conteudo_reg [5]),
	.datac(\RAMeDISP|conteudo_reg [7]),
	.datad(\RAMeDISP|conteudo_reg [6]),
	.cin(gnd),
	.combout(\RAMeDISP|H1|Display[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H1|Display[2]~2 .lut_mask = 16'h2FFB;
defparam \RAMeDISP|H1|Display[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N10
fiftyfivenm_lcell_comb \RAMeDISP|H1|Display[3]~3 (
// Equation(s):
// \RAMeDISP|H1|Display[3]~3_combout  = (\RAMeDISP|conteudo_reg [5] & ((\RAMeDISP|conteudo_reg [4] & ((\RAMeDISP|conteudo_reg [6]))) # (!\RAMeDISP|conteudo_reg [4] & (\RAMeDISP|conteudo_reg [7] & !\RAMeDISP|conteudo_reg [6])))) # (!\RAMeDISP|conteudo_reg [5] 
// & (!\RAMeDISP|conteudo_reg [7] & (\RAMeDISP|conteudo_reg [4] $ (\RAMeDISP|conteudo_reg [6]))))

	.dataa(\RAMeDISP|conteudo_reg [4]),
	.datab(\RAMeDISP|conteudo_reg [5]),
	.datac(\RAMeDISP|conteudo_reg [7]),
	.datad(\RAMeDISP|conteudo_reg [6]),
	.cin(gnd),
	.combout(\RAMeDISP|H1|Display[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H1|Display[3]~3 .lut_mask = 16'h8942;
defparam \RAMeDISP|H1|Display[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N24
fiftyfivenm_lcell_comb \RAMeDISP|H1|Display[4]~4 (
// Equation(s):
// \RAMeDISP|H1|Display[4]~4_combout  = (\RAMeDISP|conteudo_reg [5] & (\RAMeDISP|conteudo_reg [4] & (!\RAMeDISP|conteudo_reg [7]))) # (!\RAMeDISP|conteudo_reg [5] & ((\RAMeDISP|conteudo_reg [6] & ((!\RAMeDISP|conteudo_reg [7]))) # (!\RAMeDISP|conteudo_reg 
// [6] & (\RAMeDISP|conteudo_reg [4]))))

	.dataa(\RAMeDISP|conteudo_reg [4]),
	.datab(\RAMeDISP|conteudo_reg [5]),
	.datac(\RAMeDISP|conteudo_reg [7]),
	.datad(\RAMeDISP|conteudo_reg [6]),
	.cin(gnd),
	.combout(\RAMeDISP|H1|Display[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H1|Display[4]~4 .lut_mask = 16'h0B2A;
defparam \RAMeDISP|H1|Display[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N22
fiftyfivenm_lcell_comb \RAMeDISP|H1|Display[5]~5 (
// Equation(s):
// \RAMeDISP|H1|Display[5]~5_combout  = (\RAMeDISP|conteudo_reg [4] & (\RAMeDISP|conteudo_reg [7] $ (((\RAMeDISP|conteudo_reg [5]) # (!\RAMeDISP|conteudo_reg [6]))))) # (!\RAMeDISP|conteudo_reg [4] & (\RAMeDISP|conteudo_reg [5] & (!\RAMeDISP|conteudo_reg [7] 
// & !\RAMeDISP|conteudo_reg [6])))

	.dataa(\RAMeDISP|conteudo_reg [4]),
	.datab(\RAMeDISP|conteudo_reg [5]),
	.datac(\RAMeDISP|conteudo_reg [7]),
	.datad(\RAMeDISP|conteudo_reg [6]),
	.cin(gnd),
	.combout(\RAMeDISP|H1|Display[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H1|Display[5]~5 .lut_mask = 16'h280E;
defparam \RAMeDISP|H1|Display[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N28
fiftyfivenm_lcell_comb \RAMeDISP|H1|Display[6]~6 (
// Equation(s):
// \RAMeDISP|H1|Display[6]~6_combout  = (\RAMeDISP|conteudo_reg [4] & (!\RAMeDISP|conteudo_reg [7] & (\RAMeDISP|conteudo_reg [5] $ (!\RAMeDISP|conteudo_reg [6])))) # (!\RAMeDISP|conteudo_reg [4] & (!\RAMeDISP|conteudo_reg [5] & (\RAMeDISP|conteudo_reg [7] $ 
// (!\RAMeDISP|conteudo_reg [6]))))

	.dataa(\RAMeDISP|conteudo_reg [4]),
	.datab(\RAMeDISP|conteudo_reg [5]),
	.datac(\RAMeDISP|conteudo_reg [7]),
	.datad(\RAMeDISP|conteudo_reg [6]),
	.cin(gnd),
	.combout(\RAMeDISP|H1|Display[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H1|Display[6]~6 .lut_mask = 16'h1803;
defparam \RAMeDISP|H1|Display[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N16
fiftyfivenm_lcell_comb \RAMeDISP|add_reg[5]~feeder (
// Equation(s):
// \RAMeDISP|add_reg[5]~feeder_combout  = \Controller|ulaRg|Bank|conteudo_ram[6][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[6][5]~q ),
	.cin(gnd),
	.combout(\RAMeDISP|add_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|add_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \RAMeDISP|add_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N17
dffeas \RAMeDISP|add_reg[5] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\RAMeDISP|add_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|add_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|add_reg[5] .is_wysiwyg = "true";
defparam \RAMeDISP|add_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N8
fiftyfivenm_lcell_comb \RAMeDISP|add_reg[6]~feeder (
// Equation(s):
// \RAMeDISP|add_reg[6]~feeder_combout  = \Controller|ulaRg|Bank|conteudo_ram[6][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[6][6]~q ),
	.cin(gnd),
	.combout(\RAMeDISP|add_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|add_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \RAMeDISP|add_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N9
dffeas \RAMeDISP|add_reg[6] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\RAMeDISP|add_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|add_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|add_reg[6] .is_wysiwyg = "true";
defparam \RAMeDISP|add_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N9
dffeas \RAMeDISP|add_reg[4] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|Bank|conteudo_ram[6][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|add_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|add_reg[4] .is_wysiwyg = "true";
defparam \RAMeDISP|add_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N3
dffeas \RAMeDISP|add_reg[3] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ulaRg|Bank|conteudo_ram[6][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|add_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|add_reg[3] .is_wysiwyg = "true";
defparam \RAMeDISP|add_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N28
fiftyfivenm_lcell_comb \RAMeDISP|add_reg[2]~feeder (
// Equation(s):
// \RAMeDISP|add_reg[2]~feeder_combout  = \Controller|ulaRg|Bank|conteudo_ram[6][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[6][2]~q ),
	.cin(gnd),
	.combout(\RAMeDISP|add_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|add_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \RAMeDISP|add_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N29
dffeas \RAMeDISP|add_reg[2] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\RAMeDISP|add_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|add_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|add_reg[2] .is_wysiwyg = "true";
defparam \RAMeDISP|add_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N2
fiftyfivenm_lcell_comb \RAMeDISP|Mux6~1 (
// Equation(s):
// \RAMeDISP|Mux6~1_combout  = (\RAMeDISP|add_reg [4] & ((\RAMeDISP|add_reg [2] & (\RAMeDISP|add_reg [6])) # (!\RAMeDISP|add_reg [2] & ((!\RAMeDISP|add_reg [3]))))) # (!\RAMeDISP|add_reg [4] & (\RAMeDISP|add_reg [3] & ((\RAMeDISP|add_reg [6]) # 
// (\RAMeDISP|add_reg [2]))))

	.dataa(\RAMeDISP|add_reg [6]),
	.datab(\RAMeDISP|add_reg [4]),
	.datac(\RAMeDISP|add_reg [3]),
	.datad(\RAMeDISP|add_reg [2]),
	.cin(gnd),
	.combout(\RAMeDISP|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux6~1 .lut_mask = 16'hB82C;
defparam \RAMeDISP|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N6
fiftyfivenm_lcell_comb \RAMeDISP|add_reg[1]~feeder (
// Equation(s):
// \RAMeDISP|add_reg[1]~feeder_combout  = \Controller|ulaRg|Bank|conteudo_ram[6][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[6][1]~q ),
	.cin(gnd),
	.combout(\RAMeDISP|add_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|add_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \RAMeDISP|add_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N7
dffeas \RAMeDISP|add_reg[1] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\RAMeDISP|add_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|add_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|add_reg[1] .is_wysiwyg = "true";
defparam \RAMeDISP|add_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N0
fiftyfivenm_lcell_comb \RAMeDISP|Mux6~0 (
// Equation(s):
// \RAMeDISP|Mux6~0_combout  = (\RAMeDISP|add_reg [2] & ((\RAMeDISP|add_reg [6] & ((!\RAMeDISP|add_reg [3]))) # (!\RAMeDISP|add_reg [6] & (\RAMeDISP|add_reg [4] & \RAMeDISP|add_reg [3])))) # (!\RAMeDISP|add_reg [2] & (\RAMeDISP|add_reg [4] $ 
// (((!\RAMeDISP|add_reg [6] & \RAMeDISP|add_reg [3])))))

	.dataa(\RAMeDISP|add_reg [6]),
	.datab(\RAMeDISP|add_reg [4]),
	.datac(\RAMeDISP|add_reg [3]),
	.datad(\RAMeDISP|add_reg [2]),
	.cin(gnd),
	.combout(\RAMeDISP|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux6~0 .lut_mask = 16'h4A9C;
defparam \RAMeDISP|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N26
fiftyfivenm_lcell_comb \RAMeDISP|Mux6~3 (
// Equation(s):
// \RAMeDISP|Mux6~3_combout  = (\RAMeDISP|add_reg [6] & (\RAMeDISP|Mux6~0_combout  $ (((\RAMeDISP|Mux6~1_combout  & \RAMeDISP|add_reg [1]))))) # (!\RAMeDISP|add_reg [6] & (\RAMeDISP|Mux6~0_combout  & (\RAMeDISP|Mux6~1_combout  $ (!\RAMeDISP|add_reg [1]))))

	.dataa(\RAMeDISP|add_reg [6]),
	.datab(\RAMeDISP|Mux6~1_combout ),
	.datac(\RAMeDISP|add_reg [1]),
	.datad(\RAMeDISP|Mux6~0_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux6~3 .lut_mask = 16'h6B80;
defparam \RAMeDISP|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N16
fiftyfivenm_lcell_comb \RAMeDISP|Mux6~2 (
// Equation(s):
// \RAMeDISP|Mux6~2_combout  = (\RAMeDISP|Mux6~1_combout  & (\RAMeDISP|add_reg [1] $ (((!\RAMeDISP|Mux6~0_combout ) # (!\RAMeDISP|add_reg [6]))))) # (!\RAMeDISP|Mux6~1_combout  & (((\RAMeDISP|add_reg [1] & !\RAMeDISP|Mux6~0_combout ))))

	.dataa(\RAMeDISP|add_reg [6]),
	.datab(\RAMeDISP|Mux6~1_combout ),
	.datac(\RAMeDISP|add_reg [1]),
	.datad(\RAMeDISP|Mux6~0_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux6~2 .lut_mask = 16'h843C;
defparam \RAMeDISP|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N8
fiftyfivenm_lcell_comb \RAMeDISP|Mux6~4 (
// Equation(s):
// \RAMeDISP|Mux6~4_combout  = (\RAMeDISP|add_reg [5] & (\RAMeDISP|Mux6~3_combout  $ (!\RAMeDISP|Mux6~2_combout ))) # (!\RAMeDISP|add_reg [5] & (!\RAMeDISP|Mux6~3_combout  & \RAMeDISP|Mux6~2_combout ))

	.dataa(gnd),
	.datab(\RAMeDISP|add_reg [5]),
	.datac(\RAMeDISP|Mux6~3_combout ),
	.datad(\RAMeDISP|Mux6~2_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux6~4 .lut_mask = 16'hC30C;
defparam \RAMeDISP|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N18
fiftyfivenm_lcell_comb \RAMeDISP|add_reg[0]~feeder (
// Equation(s):
// \RAMeDISP|add_reg[0]~feeder_combout  = \Controller|ulaRg|Bank|conteudo_ram[6][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ulaRg|Bank|conteudo_ram[6][0]~q ),
	.cin(gnd),
	.combout(\RAMeDISP|add_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|add_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \RAMeDISP|add_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N19
dffeas \RAMeDISP|add_reg[0] (
	.clk(\RAMeDISP|clk_div~clkctrl_outclk ),
	.d(\RAMeDISP|add_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMeDISP|add_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMeDISP|add_reg[0] .is_wysiwyg = "true";
defparam \RAMeDISP|add_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N22
fiftyfivenm_lcell_comb \RAMeDISP|Mux5~2 (
// Equation(s):
// \RAMeDISP|Mux5~2_combout  = (\RAMeDISP|add_reg [5] & (!\RAMeDISP|add_reg [6] & ((\RAMeDISP|add_reg [2]) # (!\RAMeDISP|add_reg [4])))) # (!\RAMeDISP|add_reg [5] & (\RAMeDISP|add_reg [6] $ (\RAMeDISP|add_reg [4] $ (\RAMeDISP|add_reg [2]))))

	.dataa(\RAMeDISP|add_reg [6]),
	.datab(\RAMeDISP|add_reg [5]),
	.datac(\RAMeDISP|add_reg [4]),
	.datad(\RAMeDISP|add_reg [2]),
	.cin(gnd),
	.combout(\RAMeDISP|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux5~2 .lut_mask = 16'h6516;
defparam \RAMeDISP|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N0
fiftyfivenm_lcell_comb \RAMeDISP|Mux5~1 (
// Equation(s):
// \RAMeDISP|Mux5~1_combout  = (\RAMeDISP|add_reg [3] & ((\RAMeDISP|add_reg [5]) # (!\RAMeDISP|add_reg [1])))

	.dataa(\RAMeDISP|add_reg [1]),
	.datab(\RAMeDISP|add_reg [3]),
	.datac(gnd),
	.datad(\RAMeDISP|add_reg [5]),
	.cin(gnd),
	.combout(\RAMeDISP|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux5~1 .lut_mask = 16'hCC44;
defparam \RAMeDISP|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N12
fiftyfivenm_lcell_comb \RAMeDISP|Mux5~3 (
// Equation(s):
// \RAMeDISP|Mux5~3_combout  = (\RAMeDISP|add_reg [5] & (!\RAMeDISP|add_reg [4] & (\RAMeDISP|add_reg [6] $ (\RAMeDISP|add_reg [2])))) # (!\RAMeDISP|add_reg [5] & ((\RAMeDISP|add_reg [4] & (!\RAMeDISP|add_reg [6] & !\RAMeDISP|add_reg [2])) # 
// (!\RAMeDISP|add_reg [4] & (\RAMeDISP|add_reg [6] & \RAMeDISP|add_reg [2]))))

	.dataa(\RAMeDISP|add_reg [5]),
	.datab(\RAMeDISP|add_reg [4]),
	.datac(\RAMeDISP|add_reg [6]),
	.datad(\RAMeDISP|add_reg [2]),
	.cin(gnd),
	.combout(\RAMeDISP|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux5~3 .lut_mask = 16'h1224;
defparam \RAMeDISP|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N12
fiftyfivenm_lcell_comb \RAMeDISP|Mux5~4 (
// Equation(s):
// \RAMeDISP|Mux5~4_combout  = (\RAMeDISP|add_reg [6] & (!\RAMeDISP|add_reg [2] & (\RAMeDISP|add_reg [5] $ (\RAMeDISP|add_reg [4])))) # (!\RAMeDISP|add_reg [6] & (\RAMeDISP|add_reg [5] & ((\RAMeDISP|add_reg [4]) # (!\RAMeDISP|add_reg [2]))))

	.dataa(\RAMeDISP|add_reg [6]),
	.datab(\RAMeDISP|add_reg [5]),
	.datac(\RAMeDISP|add_reg [4]),
	.datad(\RAMeDISP|add_reg [2]),
	.cin(gnd),
	.combout(\RAMeDISP|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux5~4 .lut_mask = 16'h406C;
defparam \RAMeDISP|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N14
fiftyfivenm_lcell_comb \RAMeDISP|Mux5~5 (
// Equation(s):
// \RAMeDISP|Mux5~5_combout  = (\RAMeDISP|Mux5~1_combout  & (((\RAMeDISP|Mux5~3_combout  & !\RAMeDISP|Mux5~4_combout )))) # (!\RAMeDISP|Mux5~1_combout  & (\RAMeDISP|Mux5~2_combout  & (!\RAMeDISP|Mux5~3_combout )))

	.dataa(\RAMeDISP|Mux5~2_combout ),
	.datab(\RAMeDISP|Mux5~1_combout ),
	.datac(\RAMeDISP|Mux5~3_combout ),
	.datad(\RAMeDISP|Mux5~4_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux5~5 .lut_mask = 16'h02C2;
defparam \RAMeDISP|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N4
fiftyfivenm_lcell_comb \RAMeDISP|Mux5~6 (
// Equation(s):
// \RAMeDISP|Mux5~6_combout  = (\RAMeDISP|Mux5~2_combout  & (!\RAMeDISP|Mux5~1_combout  & (\RAMeDISP|Mux5~3_combout  $ (\RAMeDISP|Mux5~4_combout )))) # (!\RAMeDISP|Mux5~2_combout  & (\RAMeDISP|Mux5~4_combout  & (\RAMeDISP|Mux5~1_combout  $ 
// (\RAMeDISP|Mux5~3_combout ))))

	.dataa(\RAMeDISP|Mux5~2_combout ),
	.datab(\RAMeDISP|Mux5~1_combout ),
	.datac(\RAMeDISP|Mux5~3_combout ),
	.datad(\RAMeDISP|Mux5~4_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux5~6 .lut_mask = 16'h1620;
defparam \RAMeDISP|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N26
fiftyfivenm_lcell_comb \RAMeDISP|Mux5~0 (
// Equation(s):
// \RAMeDISP|Mux5~0_combout  = (\RAMeDISP|add_reg [3] & (\RAMeDISP|add_reg [0] & (\RAMeDISP|add_reg [5] $ (!\RAMeDISP|add_reg [1])))) # (!\RAMeDISP|add_reg [3] & (((\RAMeDISP|add_reg [1]))))

	.dataa(\RAMeDISP|add_reg [5]),
	.datab(\RAMeDISP|add_reg [0]),
	.datac(\RAMeDISP|add_reg [1]),
	.datad(\RAMeDISP|add_reg [3]),
	.cin(gnd),
	.combout(\RAMeDISP|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux5~0 .lut_mask = 16'h84F0;
defparam \RAMeDISP|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N26
fiftyfivenm_lcell_comb \RAMeDISP|Mux5~7 (
// Equation(s):
// \RAMeDISP|Mux5~7_combout  = \RAMeDISP|Mux5~5_combout  $ (((\RAMeDISP|Mux5~6_combout  & !\RAMeDISP|Mux5~0_combout )))

	.dataa(gnd),
	.datab(\RAMeDISP|Mux5~5_combout ),
	.datac(\RAMeDISP|Mux5~6_combout ),
	.datad(\RAMeDISP|Mux5~0_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux5~7 .lut_mask = 16'hCC3C;
defparam \RAMeDISP|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N2
fiftyfivenm_lcell_comb \RAMeDISP|Mux4~1 (
// Equation(s):
// \RAMeDISP|Mux4~1_combout  = (\RAMeDISP|add_reg [2] & (((\RAMeDISP|add_reg [6])) # (!\RAMeDISP|add_reg [5]))) # (!\RAMeDISP|add_reg [2] & (\RAMeDISP|add_reg [0] & (\RAMeDISP|add_reg [5] $ (\RAMeDISP|add_reg [6]))))

	.dataa(\RAMeDISP|add_reg [5]),
	.datab(\RAMeDISP|add_reg [0]),
	.datac(\RAMeDISP|add_reg [6]),
	.datad(\RAMeDISP|add_reg [2]),
	.cin(gnd),
	.combout(\RAMeDISP|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux4~1 .lut_mask = 16'hF548;
defparam \RAMeDISP|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N22
fiftyfivenm_lcell_comb \RAMeDISP|Mux4~3 (
// Equation(s):
// \RAMeDISP|Mux4~3_combout  = (\RAMeDISP|add_reg [1] & (\RAMeDISP|add_reg [3] $ (((!\RAMeDISP|Mux4~1_combout ))))) # (!\RAMeDISP|add_reg [1] & ((\RAMeDISP|add_reg [5] & (!\RAMeDISP|add_reg [3])) # (!\RAMeDISP|add_reg [5] & ((\RAMeDISP|Mux4~1_combout )))))

	.dataa(\RAMeDISP|add_reg [3]),
	.datab(\RAMeDISP|add_reg [1]),
	.datac(\RAMeDISP|add_reg [5]),
	.datad(\RAMeDISP|Mux4~1_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux4~3 .lut_mask = 16'h9B54;
defparam \RAMeDISP|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N24
fiftyfivenm_lcell_comb \RAMeDISP|Mux4~2 (
// Equation(s):
// \RAMeDISP|Mux4~2_combout  = (\RAMeDISP|add_reg [3] & (!\RAMeDISP|add_reg [5] & (\RAMeDISP|add_reg [1] $ (!\RAMeDISP|Mux4~1_combout )))) # (!\RAMeDISP|add_reg [3] & ((\RAMeDISP|add_reg [1] & (\RAMeDISP|add_reg [5] & !\RAMeDISP|Mux4~1_combout )) # 
// (!\RAMeDISP|add_reg [1] & (!\RAMeDISP|add_reg [5] & \RAMeDISP|Mux4~1_combout ))))

	.dataa(\RAMeDISP|add_reg [3]),
	.datab(\RAMeDISP|add_reg [1]),
	.datac(\RAMeDISP|add_reg [5]),
	.datad(\RAMeDISP|Mux4~1_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux4~2 .lut_mask = 16'h0942;
defparam \RAMeDISP|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N0
fiftyfivenm_lcell_comb \RAMeDISP|Mux4~0 (
// Equation(s):
// \RAMeDISP|Mux4~0_combout  = (\RAMeDISP|add_reg [5] & (((\RAMeDISP|add_reg [6]) # (\RAMeDISP|add_reg [2])))) # (!\RAMeDISP|add_reg [5] & (\RAMeDISP|add_reg [6] & ((\RAMeDISP|add_reg [2]) # (!\RAMeDISP|add_reg [0]))))

	.dataa(\RAMeDISP|add_reg [5]),
	.datab(\RAMeDISP|add_reg [0]),
	.datac(\RAMeDISP|add_reg [6]),
	.datad(\RAMeDISP|add_reg [2]),
	.cin(gnd),
	.combout(\RAMeDISP|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux4~0 .lut_mask = 16'hFAB0;
defparam \RAMeDISP|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N20
fiftyfivenm_lcell_comb \RAMeDISP|Mux4~4 (
// Equation(s):
// \RAMeDISP|Mux4~4_combout  = (\RAMeDISP|Mux4~2_combout  & (!\RAMeDISP|add_reg [4] & (\RAMeDISP|Mux4~3_combout  $ (!\RAMeDISP|Mux4~0_combout )))) # (!\RAMeDISP|Mux4~2_combout  & (\RAMeDISP|Mux4~3_combout  & (\RAMeDISP|add_reg [4] & !\RAMeDISP|Mux4~0_combout 
// )))

	.dataa(\RAMeDISP|Mux4~3_combout ),
	.datab(\RAMeDISP|Mux4~2_combout ),
	.datac(\RAMeDISP|add_reg [4]),
	.datad(\RAMeDISP|Mux4~0_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux4~4 .lut_mask = 16'h0824;
defparam \RAMeDISP|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N14
fiftyfivenm_lcell_comb \RAMeDISP|H3|Display[0]~0 (
// Equation(s):
// \RAMeDISP|H3|Display[0]~0_combout  = (\RAMeDISP|Mux5~7_combout  & (!\RAMeDISP|Mux6~4_combout  & (\RAMeDISP|add_reg [0] $ (!\RAMeDISP|Mux4~4_combout )))) # (!\RAMeDISP|Mux5~7_combout  & (\RAMeDISP|add_reg [0] & (\RAMeDISP|Mux6~4_combout  $ 
// (!\RAMeDISP|Mux4~4_combout ))))

	.dataa(\RAMeDISP|Mux6~4_combout ),
	.datab(\RAMeDISP|add_reg [0]),
	.datac(\RAMeDISP|Mux5~7_combout ),
	.datad(\RAMeDISP|Mux4~4_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|H3|Display[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H3|Display[0]~0 .lut_mask = 16'h4814;
defparam \RAMeDISP|H3|Display[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N4
fiftyfivenm_lcell_comb \RAMeDISP|H3|Display[1]~1 (
// Equation(s):
// \RAMeDISP|H3|Display[1]~1_combout  = (\RAMeDISP|Mux6~4_combout  & ((\RAMeDISP|add_reg [0] & ((\RAMeDISP|Mux4~4_combout ))) # (!\RAMeDISP|add_reg [0] & (\RAMeDISP|Mux5~7_combout )))) # (!\RAMeDISP|Mux6~4_combout  & (\RAMeDISP|Mux5~7_combout  & 
// (\RAMeDISP|add_reg [0] $ (\RAMeDISP|Mux4~4_combout ))))

	.dataa(\RAMeDISP|Mux6~4_combout ),
	.datab(\RAMeDISP|add_reg [0]),
	.datac(\RAMeDISP|Mux5~7_combout ),
	.datad(\RAMeDISP|Mux4~4_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|H3|Display[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H3|Display[1]~1 .lut_mask = 16'hB860;
defparam \RAMeDISP|H3|Display[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N10
fiftyfivenm_lcell_comb \RAMeDISP|H3|Display[2]~2 (
// Equation(s):
// \RAMeDISP|H3|Display[2]~2_combout  = (\RAMeDISP|Mux5~7_combout  & (((!\RAMeDISP|Mux6~4_combout  & \RAMeDISP|add_reg [0])) # (!\RAMeDISP|Mux4~4_combout ))) # (!\RAMeDISP|Mux5~7_combout  & (((\RAMeDISP|add_reg [0]) # (\RAMeDISP|Mux4~4_combout )) # 
// (!\RAMeDISP|Mux6~4_combout )))

	.dataa(\RAMeDISP|Mux6~4_combout ),
	.datab(\RAMeDISP|add_reg [0]),
	.datac(\RAMeDISP|Mux5~7_combout ),
	.datad(\RAMeDISP|Mux4~4_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|H3|Display[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H3|Display[2]~2 .lut_mask = 16'h4FFD;
defparam \RAMeDISP|H3|Display[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N8
fiftyfivenm_lcell_comb \RAMeDISP|H3|Display[3]~3 (
// Equation(s):
// \RAMeDISP|H3|Display[3]~3_combout  = (\RAMeDISP|Mux6~4_combout  & ((\RAMeDISP|add_reg [0] & (\RAMeDISP|Mux5~7_combout )) # (!\RAMeDISP|add_reg [0] & (!\RAMeDISP|Mux5~7_combout  & \RAMeDISP|Mux4~4_combout )))) # (!\RAMeDISP|Mux6~4_combout  & 
// (!\RAMeDISP|Mux4~4_combout  & (\RAMeDISP|add_reg [0] $ (\RAMeDISP|Mux5~7_combout ))))

	.dataa(\RAMeDISP|Mux6~4_combout ),
	.datab(\RAMeDISP|add_reg [0]),
	.datac(\RAMeDISP|Mux5~7_combout ),
	.datad(\RAMeDISP|Mux4~4_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|H3|Display[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H3|Display[3]~3 .lut_mask = 16'h8294;
defparam \RAMeDISP|H3|Display[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N18
fiftyfivenm_lcell_comb \RAMeDISP|H3|Display[4]~4 (
// Equation(s):
// \RAMeDISP|H3|Display[4]~4_combout  = (\RAMeDISP|Mux6~4_combout  & (\RAMeDISP|add_reg [0] & ((!\RAMeDISP|Mux4~4_combout )))) # (!\RAMeDISP|Mux6~4_combout  & ((\RAMeDISP|Mux5~7_combout  & ((!\RAMeDISP|Mux4~4_combout ))) # (!\RAMeDISP|Mux5~7_combout  & 
// (\RAMeDISP|add_reg [0]))))

	.dataa(\RAMeDISP|Mux6~4_combout ),
	.datab(\RAMeDISP|add_reg [0]),
	.datac(\RAMeDISP|Mux5~7_combout ),
	.datad(\RAMeDISP|Mux4~4_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|H3|Display[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H3|Display[4]~4 .lut_mask = 16'h04DC;
defparam \RAMeDISP|H3|Display[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N16
fiftyfivenm_lcell_comb \RAMeDISP|H3|Display[5]~5 (
// Equation(s):
// \RAMeDISP|H3|Display[5]~5_combout  = (\RAMeDISP|Mux6~4_combout  & (!\RAMeDISP|Mux4~4_combout  & ((\RAMeDISP|add_reg [0]) # (!\RAMeDISP|Mux5~7_combout )))) # (!\RAMeDISP|Mux6~4_combout  & (\RAMeDISP|add_reg [0] & (\RAMeDISP|Mux5~7_combout  $ 
// (!\RAMeDISP|Mux4~4_combout ))))

	.dataa(\RAMeDISP|Mux6~4_combout ),
	.datab(\RAMeDISP|add_reg [0]),
	.datac(\RAMeDISP|Mux5~7_combout ),
	.datad(\RAMeDISP|Mux4~4_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|H3|Display[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H3|Display[5]~5 .lut_mask = 16'h408E;
defparam \RAMeDISP|H3|Display[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N6
fiftyfivenm_lcell_comb \RAMeDISP|H3|Display[6]~6 (
// Equation(s):
// \RAMeDISP|H3|Display[6]~6_combout  = (\RAMeDISP|add_reg [0] & (!\RAMeDISP|Mux4~4_combout  & (\RAMeDISP|Mux6~4_combout  $ (!\RAMeDISP|Mux5~7_combout )))) # (!\RAMeDISP|add_reg [0] & (!\RAMeDISP|Mux6~4_combout  & (\RAMeDISP|Mux5~7_combout  $ 
// (!\RAMeDISP|Mux4~4_combout ))))

	.dataa(\RAMeDISP|Mux6~4_combout ),
	.datab(\RAMeDISP|add_reg [0]),
	.datac(\RAMeDISP|Mux5~7_combout ),
	.datad(\RAMeDISP|Mux4~4_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|H3|Display[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H3|Display[6]~6 .lut_mask = 16'h1085;
defparam \RAMeDISP|H3|Display[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N20
fiftyfivenm_lcell_comb \RAMeDISP|H4|Display[0]~22 (
// Equation(s):
// \RAMeDISP|H4|Display[0]~22_combout  = (\RAMeDISP|add_reg [4] & (!\RAMeDISP|add_reg [2] & ((!\RAMeDISP|add_reg [5]) # (!\RAMeDISP|add_reg [1])))) # (!\RAMeDISP|add_reg [4] & ((\RAMeDISP|add_reg [1]) # ((\RAMeDISP|add_reg [5]) # (\RAMeDISP|add_reg [2]))))

	.dataa(\RAMeDISP|add_reg [1]),
	.datab(\RAMeDISP|add_reg [5]),
	.datac(\RAMeDISP|add_reg [4]),
	.datad(\RAMeDISP|add_reg [2]),
	.cin(gnd),
	.combout(\RAMeDISP|H4|Display[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H4|Display[0]~22 .lut_mask = 16'h0F7E;
defparam \RAMeDISP|H4|Display[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N10
fiftyfivenm_lcell_comb \RAMeDISP|H4|Display[0]~23 (
// Equation(s):
// \RAMeDISP|H4|Display[0]~23_combout  = (!\RAMeDISP|add_reg [6] & (\RAMeDISP|H4|Display[0]~22_combout  & (\RAMeDISP|add_reg [4] $ (\RAMeDISP|add_reg [3]))))

	.dataa(\RAMeDISP|add_reg [6]),
	.datab(\RAMeDISP|H4|Display[0]~22_combout ),
	.datac(\RAMeDISP|add_reg [4]),
	.datad(\RAMeDISP|add_reg [3]),
	.cin(gnd),
	.combout(\RAMeDISP|H4|Display[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H4|Display[0]~23 .lut_mask = 16'h0440;
defparam \RAMeDISP|H4|Display[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N20
fiftyfivenm_lcell_comb \RAMeDISP|Mux3~0 (
// Equation(s):
// \RAMeDISP|Mux3~0_combout  = (\RAMeDISP|add_reg [2] & (\RAMeDISP|add_reg [6] & ((!\RAMeDISP|add_reg [3])))) # (!\RAMeDISP|add_reg [2] & (\RAMeDISP|add_reg [4] & (\RAMeDISP|add_reg [6] $ (\RAMeDISP|add_reg [3]))))

	.dataa(\RAMeDISP|add_reg [6]),
	.datab(\RAMeDISP|add_reg [4]),
	.datac(\RAMeDISP|add_reg [3]),
	.datad(\RAMeDISP|add_reg [2]),
	.cin(gnd),
	.combout(\RAMeDISP|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux3~0 .lut_mask = 16'h0A48;
defparam \RAMeDISP|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N12
fiftyfivenm_lcell_comb \RAMeDISP|Mux3~2 (
// Equation(s):
// \RAMeDISP|Mux3~2_combout  = (\RAMeDISP|add_reg [5] & (\RAMeDISP|Mux6~1_combout  & (!\RAMeDISP|add_reg [3] & !\RAMeDISP|Mux3~0_combout ))) # (!\RAMeDISP|add_reg [5] & ((\RAMeDISP|Mux6~1_combout  & (\RAMeDISP|add_reg [3] & \RAMeDISP|Mux3~0_combout )) # 
// (!\RAMeDISP|Mux6~1_combout  & (\RAMeDISP|add_reg [3] $ (\RAMeDISP|Mux3~0_combout )))))

	.dataa(\RAMeDISP|add_reg [5]),
	.datab(\RAMeDISP|Mux6~1_combout ),
	.datac(\RAMeDISP|add_reg [3]),
	.datad(\RAMeDISP|Mux3~0_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux3~2 .lut_mask = 16'h4118;
defparam \RAMeDISP|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N18
fiftyfivenm_lcell_comb \RAMeDISP|Mux3~1 (
// Equation(s):
// \RAMeDISP|Mux3~1_combout  = (\RAMeDISP|add_reg [5] & (!\RAMeDISP|Mux6~1_combout  & (\RAMeDISP|add_reg [3] $ (!\RAMeDISP|Mux3~0_combout )))) # (!\RAMeDISP|add_reg [5] & (\RAMeDISP|Mux6~1_combout  & ((!\RAMeDISP|Mux3~0_combout ))))

	.dataa(\RAMeDISP|add_reg [5]),
	.datab(\RAMeDISP|Mux6~1_combout ),
	.datac(\RAMeDISP|add_reg [3]),
	.datad(\RAMeDISP|Mux3~0_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux3~1 .lut_mask = 16'h2046;
defparam \RAMeDISP|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N10
fiftyfivenm_lcell_comb \RAMeDISP|Mux3~3 (
// Equation(s):
// \RAMeDISP|Mux3~3_combout  = (\RAMeDISP|Mux3~2_combout  & (\RAMeDISP|add_reg [1] & !\RAMeDISP|Mux3~1_combout )) # (!\RAMeDISP|Mux3~2_combout  & ((\RAMeDISP|Mux3~1_combout )))

	.dataa(\RAMeDISP|Mux3~2_combout ),
	.datab(gnd),
	.datac(\RAMeDISP|add_reg [1]),
	.datad(\RAMeDISP|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux3~3 .lut_mask = 16'h55A0;
defparam \RAMeDISP|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N14
fiftyfivenm_lcell_comb \RAMeDISP|Mux0~0 (
// Equation(s):
// \RAMeDISP|Mux0~0_combout  = (\RAMeDISP|add_reg [6] & (\RAMeDISP|add_reg [5] $ (\RAMeDISP|add_reg [4])))

	.dataa(\RAMeDISP|add_reg [6]),
	.datab(\RAMeDISP|add_reg [5]),
	.datac(\RAMeDISP|add_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAMeDISP|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux0~0 .lut_mask = 16'h2828;
defparam \RAMeDISP|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N24
fiftyfivenm_lcell_comb \RAMeDISP|Mux2~0 (
// Equation(s):
// \RAMeDISP|Mux2~0_combout  = (\RAMeDISP|add_reg [3] & (((\RAMeDISP|add_reg [4] & \RAMeDISP|add_reg [2])) # (!\RAMeDISP|add_reg [5]))) # (!\RAMeDISP|add_reg [3] & ((\RAMeDISP|add_reg [5] & (!\RAMeDISP|add_reg [4])) # (!\RAMeDISP|add_reg [5] & 
// (\RAMeDISP|add_reg [4] & \RAMeDISP|add_reg [2]))))

	.dataa(\RAMeDISP|add_reg [3]),
	.datab(\RAMeDISP|add_reg [5]),
	.datac(\RAMeDISP|add_reg [4]),
	.datad(\RAMeDISP|add_reg [2]),
	.cin(gnd),
	.combout(\RAMeDISP|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux2~0 .lut_mask = 16'hB626;
defparam \RAMeDISP|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N30
fiftyfivenm_lcell_comb \RAMeDISP|Mux2~1 (
// Equation(s):
// \RAMeDISP|Mux2~1_combout  = (\RAMeDISP|add_reg [6] & (!\RAMeDISP|add_reg [4] & (\RAMeDISP|Mux2~0_combout  $ (!\RAMeDISP|add_reg [3])))) # (!\RAMeDISP|add_reg [6] & (\RAMeDISP|Mux2~0_combout  & ((\RAMeDISP|add_reg [4]) # (!\RAMeDISP|add_reg [3]))))

	.dataa(\RAMeDISP|add_reg [6]),
	.datab(\RAMeDISP|Mux2~0_combout ),
	.datac(\RAMeDISP|add_reg [4]),
	.datad(\RAMeDISP|add_reg [3]),
	.cin(gnd),
	.combout(\RAMeDISP|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux2~1 .lut_mask = 16'h4846;
defparam \RAMeDISP|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N28
fiftyfivenm_lcell_comb \RAMeDISP|Mux1~0 (
// Equation(s):
// \RAMeDISP|Mux1~0_combout  = (\RAMeDISP|add_reg [6] & (((!\RAMeDISP|add_reg [4] & !\RAMeDISP|add_reg [5])))) # (!\RAMeDISP|add_reg [6] & (\RAMeDISP|add_reg [5] & ((\RAMeDISP|add_reg [3]) # (\RAMeDISP|add_reg [4]))))

	.dataa(\RAMeDISP|add_reg [6]),
	.datab(\RAMeDISP|add_reg [3]),
	.datac(\RAMeDISP|add_reg [4]),
	.datad(\RAMeDISP|add_reg [5]),
	.cin(gnd),
	.combout(\RAMeDISP|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|Mux1~0 .lut_mask = 16'h540A;
defparam \RAMeDISP|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N22
fiftyfivenm_lcell_comb \RAMeDISP|H4|Display[1]~16 (
// Equation(s):
// \RAMeDISP|H4|Display[1]~16_combout  = (\RAMeDISP|Mux0~0_combout  & ((\RAMeDISP|Mux3~3_combout  & (\RAMeDISP|Mux2~1_combout )) # (!\RAMeDISP|Mux3~3_combout  & ((\RAMeDISP|Mux1~0_combout ))))) # (!\RAMeDISP|Mux0~0_combout  & (\RAMeDISP|Mux1~0_combout  & 
// (\RAMeDISP|Mux3~3_combout  $ (\RAMeDISP|Mux2~1_combout ))))

	.dataa(\RAMeDISP|Mux3~3_combout ),
	.datab(\RAMeDISP|Mux0~0_combout ),
	.datac(\RAMeDISP|Mux2~1_combout ),
	.datad(\RAMeDISP|Mux1~0_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|H4|Display[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H4|Display[1]~16 .lut_mask = 16'hD680;
defparam \RAMeDISP|H4|Display[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N28
fiftyfivenm_lcell_comb \RAMeDISP|H4|Display[2]~4 (
// Equation(s):
// \RAMeDISP|H4|Display[2]~4_combout  = (\RAMeDISP|add_reg [3] & ((!\RAMeDISP|add_reg [2]) # (!\RAMeDISP|add_reg [1]))) # (!\RAMeDISP|add_reg [3] & ((\RAMeDISP|add_reg [2])))

	.dataa(\RAMeDISP|add_reg [3]),
	.datab(gnd),
	.datac(\RAMeDISP|add_reg [1]),
	.datad(\RAMeDISP|add_reg [2]),
	.cin(gnd),
	.combout(\RAMeDISP|H4|Display[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H4|Display[2]~4 .lut_mask = 16'h5FAA;
defparam \RAMeDISP|H4|Display[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N30
fiftyfivenm_lcell_comb \RAMeDISP|H4|Display[2]~21 (
// Equation(s):
// \RAMeDISP|H4|Display[2]~21_combout  = (!\RAMeDISP|add_reg [5] & (\RAMeDISP|add_reg [4] & (!\RAMeDISP|add_reg [6] & \RAMeDISP|H4|Display[2]~4_combout )))

	.dataa(\RAMeDISP|add_reg [5]),
	.datab(\RAMeDISP|add_reg [4]),
	.datac(\RAMeDISP|add_reg [6]),
	.datad(\RAMeDISP|H4|Display[2]~4_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|H4|Display[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H4|Display[2]~21 .lut_mask = 16'h0400;
defparam \RAMeDISP|H4|Display[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N24
fiftyfivenm_lcell_comb \RAMeDISP|H4|Display[3]~17 (
// Equation(s):
// \RAMeDISP|H4|Display[3]~17_combout  = (\RAMeDISP|Mux2~1_combout  & ((\RAMeDISP|Mux3~3_combout  & ((\RAMeDISP|Mux1~0_combout ))) # (!\RAMeDISP|Mux3~3_combout  & (\RAMeDISP|Mux0~0_combout  & !\RAMeDISP|Mux1~0_combout )))) # (!\RAMeDISP|Mux2~1_combout  & 
// (!\RAMeDISP|Mux0~0_combout  & (\RAMeDISP|Mux3~3_combout  $ (\RAMeDISP|Mux1~0_combout ))))

	.dataa(\RAMeDISP|Mux3~3_combout ),
	.datab(\RAMeDISP|Mux0~0_combout ),
	.datac(\RAMeDISP|Mux2~1_combout ),
	.datad(\RAMeDISP|Mux1~0_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|H4|Display[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H4|Display[3]~17 .lut_mask = 16'hA142;
defparam \RAMeDISP|H4|Display[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N6
fiftyfivenm_lcell_comb \RAMeDISP|H4|Display[4]~18 (
// Equation(s):
// \RAMeDISP|H4|Display[4]~18_combout  = (\RAMeDISP|Mux2~1_combout  & (\RAMeDISP|Mux3~3_combout  & (!\RAMeDISP|Mux0~0_combout ))) # (!\RAMeDISP|Mux2~1_combout  & ((\RAMeDISP|Mux1~0_combout  & ((!\RAMeDISP|Mux0~0_combout ))) # (!\RAMeDISP|Mux1~0_combout  & 
// (\RAMeDISP|Mux3~3_combout ))))

	.dataa(\RAMeDISP|Mux3~3_combout ),
	.datab(\RAMeDISP|Mux0~0_combout ),
	.datac(\RAMeDISP|Mux2~1_combout ),
	.datad(\RAMeDISP|Mux1~0_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|H4|Display[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H4|Display[4]~18 .lut_mask = 16'h232A;
defparam \RAMeDISP|H4|Display[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N4
fiftyfivenm_lcell_comb \RAMeDISP|H4|Display[5]~19 (
// Equation(s):
// \RAMeDISP|H4|Display[5]~19_combout  = (\RAMeDISP|Mux3~3_combout  & (\RAMeDISP|Mux0~0_combout  $ (((\RAMeDISP|Mux2~1_combout ) # (!\RAMeDISP|Mux1~0_combout ))))) # (!\RAMeDISP|Mux3~3_combout  & (!\RAMeDISP|Mux0~0_combout  & (\RAMeDISP|Mux2~1_combout  & 
// !\RAMeDISP|Mux1~0_combout )))

	.dataa(\RAMeDISP|Mux3~3_combout ),
	.datab(\RAMeDISP|Mux0~0_combout ),
	.datac(\RAMeDISP|Mux2~1_combout ),
	.datad(\RAMeDISP|Mux1~0_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|H4|Display[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H4|Display[5]~19 .lut_mask = 16'h2832;
defparam \RAMeDISP|H4|Display[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N30
fiftyfivenm_lcell_comb \RAMeDISP|H4|Display[6]~20 (
// Equation(s):
// \RAMeDISP|H4|Display[6]~20_combout  = (\RAMeDISP|Mux3~3_combout  & (!\RAMeDISP|Mux0~0_combout  & (\RAMeDISP|Mux2~1_combout  $ (!\RAMeDISP|Mux1~0_combout )))) # (!\RAMeDISP|Mux3~3_combout  & (!\RAMeDISP|Mux2~1_combout  & (\RAMeDISP|Mux0~0_combout  $ 
// (!\RAMeDISP|Mux1~0_combout ))))

	.dataa(\RAMeDISP|Mux3~3_combout ),
	.datab(\RAMeDISP|Mux0~0_combout ),
	.datac(\RAMeDISP|Mux2~1_combout ),
	.datad(\RAMeDISP|Mux1~0_combout ),
	.cin(gnd),
	.combout(\RAMeDISP|H4|Display[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \RAMeDISP|H4|Display[6]~20 .lut_mask = 16'h2403;
defparam \RAMeDISP|H4|Display[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY1_HW~input (
	.i(KEY1_HW),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY1_HW~input_o ));
// synopsys translate_off
defparam \KEY1_HW~input .bus_hold = "false";
defparam \KEY1_HW~input .listen_to_nsleep_signal = "false";
defparam \KEY1_HW~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign HEX0_HW[0] = \HEX0_HW[0]~output_o ;

assign HEX0_HW[1] = \HEX0_HW[1]~output_o ;

assign HEX0_HW[2] = \HEX0_HW[2]~output_o ;

assign HEX0_HW[3] = \HEX0_HW[3]~output_o ;

assign HEX0_HW[4] = \HEX0_HW[4]~output_o ;

assign HEX0_HW[5] = \HEX0_HW[5]~output_o ;

assign HEX0_HW[6] = \HEX0_HW[6]~output_o ;

assign HEX1_HW[0] = \HEX1_HW[0]~output_o ;

assign HEX1_HW[1] = \HEX1_HW[1]~output_o ;

assign HEX1_HW[2] = \HEX1_HW[2]~output_o ;

assign HEX1_HW[3] = \HEX1_HW[3]~output_o ;

assign HEX1_HW[4] = \HEX1_HW[4]~output_o ;

assign HEX1_HW[5] = \HEX1_HW[5]~output_o ;

assign HEX1_HW[6] = \HEX1_HW[6]~output_o ;

assign HEX2_HW[0] = \HEX2_HW[0]~output_o ;

assign HEX2_HW[1] = \HEX2_HW[1]~output_o ;

assign HEX2_HW[2] = \HEX2_HW[2]~output_o ;

assign HEX2_HW[3] = \HEX2_HW[3]~output_o ;

assign HEX2_HW[4] = \HEX2_HW[4]~output_o ;

assign HEX2_HW[5] = \HEX2_HW[5]~output_o ;

assign HEX2_HW[6] = \HEX2_HW[6]~output_o ;

assign HEX3_HW[0] = \HEX3_HW[0]~output_o ;

assign HEX3_HW[1] = \HEX3_HW[1]~output_o ;

assign HEX3_HW[2] = \HEX3_HW[2]~output_o ;

assign HEX3_HW[3] = \HEX3_HW[3]~output_o ;

assign HEX3_HW[4] = \HEX3_HW[4]~output_o ;

assign HEX3_HW[5] = \HEX3_HW[5]~output_o ;

assign HEX3_HW[6] = \HEX3_HW[6]~output_o ;

assign HEX4_HW[0] = \HEX4_HW[0]~output_o ;

assign HEX4_HW[1] = \HEX4_HW[1]~output_o ;

assign HEX4_HW[2] = \HEX4_HW[2]~output_o ;

assign HEX4_HW[3] = \HEX4_HW[3]~output_o ;

assign HEX4_HW[4] = \HEX4_HW[4]~output_o ;

assign HEX4_HW[5] = \HEX4_HW[5]~output_o ;

assign HEX4_HW[6] = \HEX4_HW[6]~output_o ;

assign HEX5_HW[0] = \HEX5_HW[0]~output_o ;

assign HEX5_HW[1] = \HEX5_HW[1]~output_o ;

assign HEX5_HW[2] = \HEX5_HW[2]~output_o ;

assign HEX5_HW[3] = \HEX5_HW[3]~output_o ;

assign HEX5_HW[4] = \HEX5_HW[4]~output_o ;

assign HEX5_HW[5] = \HEX5_HW[5]~output_o ;

assign HEX5_HW[6] = \HEX5_HW[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
