============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Feb 22 2023  12:41:03 pm
  Module:                 neo430_top
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[16]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6223/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3750                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[16]/C                 -       -      R     (arrival)      4     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[16]/Q                 -       C->Q   R     DFRQX2        10 101.8   436   468     468 
  neo430_cpu_inst_neo430_alu_inst_g6637/Q                            -       A->Q   F     INX6           6  52.1   119    84     553 
  neo430_cpu_inst_neo430_alu_inst_g6614/Q                            -       B->Q   R     NA2X4          3  32.4   120    99     652 
  neo430_cpu_inst_neo430_alu_inst_g6598/Q                            -       B->Q   F     NA2X4          4  46.4   100    73     725 
  neo430_cpu_inst_neo430_alu_inst_g6577/Q                            -       A->Q   R     NO2X1          1  15.5   222   140     864 
  neo430_cpu_inst_neo430_alu_inst_g6566/Q                            -       B->Q   F     NO2X2          2  16.5    91    77     941 
  neo430_cpu_inst_neo430_alu_inst_g6643/Q                            -       AN->Q  F     NA2I1X1        2  21.2   153   192    1133 
  neo430_cpu_inst_neo430_alu_inst_g6432/Q                            -       B->Q   R     NA2X2          2  21.9   142   121    1254 
  neo430_cpu_inst_neo430_alu_inst_g6415/Q                            -       A->Q   F     NA2X2          1  12.3    82    54    1309 
  neo430_cpu_inst_neo430_alu_inst_g6413/Q                            -       A->Q   R     NA2X2          2  22.0   143    91    1399 
  neo430_cpu_inst_neo430_alu_inst_g6409/Q                            -       A->Q   F     NO2X2          1  12.4    82    50    1449 
  neo430_cpu_inst_neo430_alu_inst_g6408/Q                            -       A->Q   R     NO2X2          2  18.5   150    97    1546 
  neo430_cpu_inst_neo430_alu_inst_g6404/Q                            -       A->Q   F     NA2X2          3  24.4   108    78    1624 
  neo430_cpu_inst_neo430_alu_inst_g6401/Q                            -       A->Q   R     NO2X2          1  18.1   148   102    1726 
  neo430_cpu_inst_neo430_alu_inst_g6399/Q                            -       A->Q   F     NO2X4          2  26.9   104    52    1778 
  neo430_cpu_inst_neo430_alu_inst_g6398/Q                            -       A->Q   R     INX1           2  20.7   122    94    1872 
  neo430_cpu_inst_neo430_alu_inst_g6391/Q                            -       A->Q   F     EO2X1          2  19.5   192   228    2099 
  neo430_cpu_inst_neo430_alu_inst_g6390/Q                            -       A->Q   R     INX1           1  10.6    94    83    2182 
  neo430_cpu_inst_neo430_alu_inst_g6383/Q                            -       C->Q   F     AN31X1         1   8.6   259    94    2276 
  neo430_cpu_inst_neo430_alu_inst_g6659/Q                            -       C->Q   R     ON21X2         4  28.3   135   285    2561 
  g12428/Q                                                           -       IN0->Q R     MU2X2         16 113.8   480   386    2947 
  g12112/Q                                                           -       C->Q   R     AND3X1         1  10.6   134   186    3134 
  g12072/Q                                                           -       B->Q   F     NA2X1          2  18.2   158    96    3229 
  g12695/Q                                                           -       B->Q   R     NO2I1X1        1  14.8   215   158    3388 
  g11937/Q                                                           -       B->Q   F     NA2I1X2        3  45.8   165   119    3507 
  g11888/Q                                                           -       A->Q   R     NA2X1          1   8.7   146   104    3610 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6223/g7/Q      -       A->Q   R     OR2X1          1   9.4   109   140    3750 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6223/enl_reg/D -       -      R     DLLQX1         1     -     -     0    3750 
#------------------------------------------------------------------------------------------------------------------------------------



Path 2: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[16]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6222/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3748                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[16]/C                 -       -      R     (arrival)      4     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[16]/Q                 -       C->Q   R     DFRQX2        10 101.8   436   468     468 
  neo430_cpu_inst_neo430_alu_inst_g6637/Q                            -       A->Q   F     INX6           6  52.1   119    84     553 
  neo430_cpu_inst_neo430_alu_inst_g6614/Q                            -       B->Q   R     NA2X4          3  32.4   120    99     652 
  neo430_cpu_inst_neo430_alu_inst_g6598/Q                            -       B->Q   F     NA2X4          4  46.4   100    73     725 
  neo430_cpu_inst_neo430_alu_inst_g6577/Q                            -       A->Q   R     NO2X1          1  15.5   222   140     864 
  neo430_cpu_inst_neo430_alu_inst_g6566/Q                            -       B->Q   F     NO2X2          2  16.5    91    77     941 
  neo430_cpu_inst_neo430_alu_inst_g6643/Q                            -       AN->Q  F     NA2I1X1        2  21.2   153   192    1133 
  neo430_cpu_inst_neo430_alu_inst_g6432/Q                            -       B->Q   R     NA2X2          2  21.9   142   121    1254 
  neo430_cpu_inst_neo430_alu_inst_g6415/Q                            -       A->Q   F     NA2X2          1  12.3    82    54    1309 
  neo430_cpu_inst_neo430_alu_inst_g6413/Q                            -       A->Q   R     NA2X2          2  22.0   143    91    1399 
  neo430_cpu_inst_neo430_alu_inst_g6409/Q                            -       A->Q   F     NO2X2          1  12.4    82    50    1449 
  neo430_cpu_inst_neo430_alu_inst_g6408/Q                            -       A->Q   R     NO2X2          2  18.5   150    97    1546 
  neo430_cpu_inst_neo430_alu_inst_g6404/Q                            -       A->Q   F     NA2X2          3  24.4   108    78    1624 
  neo430_cpu_inst_neo430_alu_inst_g6401/Q                            -       A->Q   R     NO2X2          1  18.1   148   102    1726 
  neo430_cpu_inst_neo430_alu_inst_g6399/Q                            -       A->Q   F     NO2X4          2  26.9   104    52    1778 
  neo430_cpu_inst_neo430_alu_inst_g6398/Q                            -       A->Q   R     INX1           2  20.7   122    94    1872 
  neo430_cpu_inst_neo430_alu_inst_g6391/Q                            -       A->Q   F     EO2X1          2  19.5   192   228    2099 
  neo430_cpu_inst_neo430_alu_inst_g6390/Q                            -       A->Q   R     INX1           1  10.6    94    83    2182 
  neo430_cpu_inst_neo430_alu_inst_g6383/Q                            -       C->Q   F     AN31X1         1   8.6   259    94    2276 
  neo430_cpu_inst_neo430_alu_inst_g6659/Q                            -       C->Q   R     ON21X2         4  28.3   135   285    2561 
  g12428/Q                                                           -       IN0->Q R     MU2X2         16 113.8   480   386    2947 
  g12112/Q                                                           -       C->Q   R     AND3X1         1  10.6   134   186    3134 
  g12072/Q                                                           -       B->Q   F     NA2X1          2  18.2   158    96    3229 
  g12695/Q                                                           -       B->Q   R     NO2I1X1        1  14.8   215   158    3388 
  g11937/Q                                                           -       B->Q   F     NA2I1X2        3  45.8   165   119    3507 
  g11766/Q                                                           -       A->Q   R     NA2X1          1   8.7   128   104    3610 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6222/g7/Q      -       A->Q   R     OR2X1          1   9.4   109   138    3748 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6222/enl_reg/D -       -      R     DLLQX1         1     -     -     0    3748 
#------------------------------------------------------------------------------------------------------------------------------------



Path 3: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6221/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2524                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                              Timing Point                               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C                       -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q                       -       C->Q  F     DFRX4          2  34.1    97   263     263 
  g11813/Q                                                                -       A->Q  R     INX2           2  23.4    77    64     327 
  g11742/Q                                                                -       A->Q  F     INX1           2  31.8   144   106     433 
  g11725/Q                                                                -       B->Q  F     AND2X4         5  50.6    77   161     594 
  g11583/Q                                                                -       A->Q  F     AND3X4         6  55.6    86   144     738 
  g11511/Q                                                                -       A->Q  R     INX3           4  35.9    77    62     800 
  g11801/Q                                                                -       B->Q  F     NO2I1X2        1  16.3    75    49     849 
  g11307/Q                                                                -       C->Q  R     NO3X2          1  14.9   195   154    1003 
  g11245/Q                                                                -       C->Q  F     NA3X2          1  18.3   117    84    1087 
  g11221/Q                                                                -       A->Q  R     NO3X4          2  20.6   174    97    1184 
  g11177/Q                                                                -       A->Q  R     OA21X4         1  44.1   117   173    1358 
  g11171/Q                                                                -       A->Q  F     INX8          18 204.2   121    97    1454 
  g2200/Q                                                                 -       A->Q  F     BUX3          10  74.8   132   162    1617 
  g2199/Q                                                                 -       A->Q  F     BUX2           2  20.3    63   120    1737 
  g2198/Q                                                                 -       A->Q  F     BUX2           2  18.1    58   101    1838 
  g2197/Q                                                                 -       A->Q  F     BUX2           2  23.4    68   108    1946 
  g2196/Q                                                                 -       A->Q  F     BUX4           6  50.2    70   108    2054 
  neo430_wb32_if_inst_true.neo430_wb32_inst_g1042/Q                       -       B->Q  R     NO3X1          1   9.7   237   158    2212 
  neo430_wb32_if_inst_true.neo430_wb32_inst_g1040/Q                       -       B->Q  R     AND3X1         1   8.7   118   175    2387 
  neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6221/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   137    2524 
  neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6221/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2524 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 4: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6220/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2660                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                              Timing Point                               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C                       -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q                       -       C->Q  F     DFRX4          2  34.1    97   263     263 
  g11813/Q                                                                -       A->Q  R     INX2           2  23.4    77    64     327 
  g11742/Q                                                                -       A->Q  F     INX1           2  31.8   144   106     433 
  g11725/Q                                                                -       B->Q  F     AND2X4         5  50.6    77   161     594 
  g11583/Q                                                                -       A->Q  F     AND3X4         6  55.6    86   144     738 
  g11511/Q                                                                -       A->Q  R     INX3           4  35.9    77    62     800 
  g11801/Q                                                                -       B->Q  F     NO2I1X2        1  16.3    75    49     849 
  g11307/Q                                                                -       C->Q  R     NO3X2          1  14.9   195   154    1003 
  g11245/Q                                                                -       C->Q  F     NA3X2          1  18.3   117    84    1087 
  g11221/Q                                                                -       A->Q  R     NO3X4          2  20.6   174    97    1184 
  g11177/Q                                                                -       A->Q  R     OA21X4         1  44.1   117   173    1358 
  g11171/Q                                                                -       A->Q  F     INX8          18 204.2   121    97    1454 
  g2200/Q                                                                 -       A->Q  F     BUX3          10  74.8   132   162    1617 
  g2199/Q                                                                 -       A->Q  F     BUX2           2  20.3    63   120    1737 
  g2198/Q                                                                 -       A->Q  F     BUX2           2  18.1    58   101    1838 
  g2197/Q                                                                 -       A->Q  F     BUX2           2  23.4    68   108    1946 
  g2196/Q                                                                 -       A->Q  F     BUX4           6  50.2    70   108    2054 
  neo430_wb32_if_inst_true.neo430_wb32_inst_g1379/S                       -       A->S  F     HAX1           1   9.8    81   204    2257 
  neo430_wb32_if_inst_true.neo430_wb32_inst_g1372/Q                       -       A->Q  R     NO2X1          2  15.4   218   135    2392 
  neo430_wb32_if_inst_true.neo430_wb32_inst_g1366/Q                       -       B->Q  R     AND2X1         1   8.7   108   131    2524 
  neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6220/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   136    2660 
  neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6220/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2660 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 5: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6219/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2589                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                              Timing Point                               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                       -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                       -       C->Q  F     DFRX4          5  76.4   143   305     305 
  g11764/Q                                                                -       A->Q  F     BUX8           9 103.2    73   125     430 
  g11759/Q                                                                -       A->Q  R     INX1           2  38.0   201   129     559 
  g11655/Q                                                                -       B->Q  F     NA2X4          3  41.9    99    74     632 
  g11615/Q                                                                -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                                -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                                -       B->Q  R     NA3X1          1   9.8   174   120     873 
  g11289/Q                                                                -       A->Q  F     NO2X1          1  10.6    83    69     942 
  g11242/Q                                                                -       C->Q  R     AN31X1         1  11.0   245   153    1095 
  g11210/Q                                                                -       AN->Q R     NA3I1X2        4  44.5   256   203    1298 
  g11193/Q                                                                -       A->Q  F     NA2X2          1  18.0   127    74    1373 
  g11173/Q                                                                -       A->Q  R     NA2X4          5  34.1   123    91    1464 
  g12146/Q                                                                -       C->Q  R     AND5X1         2  15.6   226   254    1718 
  g12086/Q                                                                -       A->Q  R     AND3X2        17 103.9   435   350    2068 
  neo430_wb32_if_inst_true.neo430_wb32_inst_g1041/Q                       -       A->Q  R     AND2X1         5  32.5   294   248    2315 
  neo430_wb32_if_inst_true.neo430_wb32_inst_g1380/Q                       -       A->Q  R     AND2X1         1   8.7   108   138    2453 
  neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6219/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   136    2589 
  neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6219/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2589 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 6: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6218/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2618                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                              Timing Point                               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                       -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                       -       C->Q  F     DFRX4          5  76.4   143   305     305 
  g11764/Q                                                                -       A->Q  F     BUX8           9 103.2    73   125     430 
  g11759/Q                                                                -       A->Q  R     INX1           2  38.0   201   129     559 
  g11655/Q                                                                -       B->Q  F     NA2X4          3  41.9    99    74     632 
  g11615/Q                                                                -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                                -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                                -       B->Q  R     NA3X1          1   9.8   174   120     873 
  g11289/Q                                                                -       A->Q  F     NO2X1          1  10.6    83    69     942 
  g11242/Q                                                                -       C->Q  R     AN31X1         1  11.0   245   153    1095 
  g11210/Q                                                                -       AN->Q R     NA3I1X2        4  44.5   256   203    1298 
  g11193/Q                                                                -       A->Q  F     NA2X2          1  18.0   127    74    1373 
  g11173/Q                                                                -       A->Q  R     NA2X4          5  34.1   123    91    1464 
  g12146/Q                                                                -       C->Q  R     AND5X1         2  15.6   226   254    1718 
  g12086/Q                                                                -       A->Q  R     AND3X2        17 103.9   435   350    2068 
  neo430_wb32_if_inst_true.neo430_wb32_inst_g1041/Q                       -       A->Q  R     AND2X1         5  32.5   294   248    2315 
  neo430_wb32_if_inst_true.neo430_wb32_inst_g1367/Q                       -       AN->Q R     NO2I1X1        1   8.7   154   162    2478 
  neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6218/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   140    2618 
  neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6218/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2618 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 7: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6217/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2618                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                              Timing Point                               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                       -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                       -       C->Q  F     DFRX4          5  76.4   143   305     305 
  g11764/Q                                                                -       A->Q  F     BUX8           9 103.2    73   125     430 
  g11759/Q                                                                -       A->Q  R     INX1           2  38.0   201   129     559 
  g11655/Q                                                                -       B->Q  F     NA2X4          3  41.9    99    74     632 
  g11615/Q                                                                -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                                -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                                -       B->Q  R     NA3X1          1   9.8   174   120     873 
  g11289/Q                                                                -       A->Q  F     NO2X1          1  10.6    83    69     942 
  g11242/Q                                                                -       C->Q  R     AN31X1         1  11.0   245   153    1095 
  g11210/Q                                                                -       AN->Q R     NA3I1X2        4  44.5   256   203    1298 
  g11193/Q                                                                -       A->Q  F     NA2X2          1  18.0   127    74    1373 
  g11173/Q                                                                -       A->Q  R     NA2X4          5  34.1   123    91    1464 
  g12146/Q                                                                -       C->Q  R     AND5X1         2  15.6   226   254    1718 
  g12086/Q                                                                -       A->Q  R     AND3X2        17 103.9   435   350    2068 
  neo430_wb32_if_inst_true.neo430_wb32_inst_g1041/Q                       -       A->Q  R     AND2X1         5  32.5   294   248    2315 
  neo430_wb32_if_inst_true.neo430_wb32_inst_g1365/Q                       -       AN->Q R     NO2I1X1        1   8.7   152   162    2478 
  neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6217/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   140    2618 
  neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6217/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2618 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 8: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_uart_inst_true.neo430_uart_inst_RC_CG_HIER_INST6209/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2857                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                              Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                    -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                    -       C->Q  F     DFRX4          5  76.4   143   305     305 
  g11764/Q                                                             -       A->Q  F     BUX8           9 103.2    73   125     430 
  g11681/Q                                                             -       A->Q  R     NA2X2          2  45.7   228   139     568 
  g11664/Q                                                             -       A->Q  F     INX4           5  53.5    98    78     646 
  g11579/Q                                                             -       B->Q  R     NA2X2          3  30.0   166   124     770 
  g11508/Q                                                             -       A->Q  F     INX1           1  10.0    77    63     833 
  g11404/Q                                                             -       C->Q  R     AN21X1         1  12.3   217   138     970 
  g11314/Q                                                             -       A->Q  F     NA2X2          1  12.4    85    58    1029 
  g11274/Q                                                             -       A->Q  R     NO2X2          1  22.8   170   110    1138 
  g11224/Q                                                             -       B->Q  F     NA3X4          2  26.8   109    74    1213 
  g11201/Q                                                             -       A->Q  R     NA2X4          1  18.0   108    68    1281 
  g11185/Q                                                             -       A->Q  F     NA2X4          5  45.4   106    71    1352 
  g2193/Q                                                              -       A->Q  F     BUX6           9  71.5    71   118    1470 
  g2192/Q                                                              -       A->Q  F     BUX3           4  38.7    80   118    1588 
  g2191/Q                                                              -       A->Q  F     BUX4           4  44.6    65   107    1694 
  g2190/Q                                                              -       A->Q  F     BUX2           2  16.9    56   100    1795 
  g2189/Q                                                              -       A->Q  F     BUX1           2  17.4    95   133    1928 
  neo430_uart_inst_true.neo430_uart_inst_g1096/Q                       -       CN->Q F     NA5I4X2        3  24.6    84   379    2307 
  neo430_uart_inst_true.neo430_uart_inst_g1095/Q                       -       B->Q  R     NO2I1X1        1   9.8   162   118    2425 
  neo430_uart_inst_true.neo430_uart_inst_g1595/Q                       -       A->Q  R     AND4X2         2  15.8   139   158    2583 
  neo430_uart_inst_true.neo430_uart_inst_g1582/Q                       -       AN->Q R     NA2I1X1        1   8.7   130   136    2719 
  neo430_uart_inst_true.neo430_uart_inst_RC_CG_HIER_INST6209/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   138    2857 
  neo430_uart_inst_true.neo430_uart_inst_RC_CG_HIER_INST6209/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2857 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 9: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_uart_inst_true.neo430_uart_inst_RC_CG_HIER_INST6208/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2608                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                              Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                    -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                    -       C->Q  F     DFRX4          5  76.4   143   305     305 
  g11764/Q                                                             -       A->Q  F     BUX8           9 103.2    73   125     430 
  g11681/Q                                                             -       A->Q  R     NA2X2          2  45.7   228   139     568 
  g11664/Q                                                             -       A->Q  F     INX4           5  53.5    98    78     646 
  g11579/Q                                                             -       B->Q  R     NA2X2          3  30.0   166   124     770 
  g11508/Q                                                             -       A->Q  F     INX1           1  10.0    77    63     833 
  g11404/Q                                                             -       C->Q  R     AN21X1         1  12.3   217   138     970 
  g11314/Q                                                             -       A->Q  F     NA2X2          1  12.4    85    58    1029 
  g11274/Q                                                             -       A->Q  R     NO2X2          1  22.8   170   110    1138 
  g11224/Q                                                             -       B->Q  F     NA3X4          2  26.8   109    74    1213 
  g11201/Q                                                             -       A->Q  R     NA2X4          1  18.0   108    68    1281 
  g11185/Q                                                             -       A->Q  F     NA2X4          5  45.4   106    71    1352 
  g2193/Q                                                              -       A->Q  F     BUX6           9  71.5    71   118    1470 
  g2192/Q                                                              -       A->Q  F     BUX3           4  38.7    80   118    1588 
  g2191/Q                                                              -       A->Q  F     BUX4           4  44.6    65   107    1694 
  g2190/Q                                                              -       A->Q  F     BUX2           2  16.9    56   100    1795 
  g2189/Q                                                              -       A->Q  F     BUX1           2  17.4    95   133    1928 
  neo430_uart_inst_true.neo430_uart_inst_g1096/Q                       -       CN->Q F     NA5I4X2        3  24.6    84   379    2307 
  neo430_uart_inst_true.neo430_uart_inst_g1094/Q                       -       B->Q  R     NO3I1X1        1   8.7   222   154    2461 
  neo430_uart_inst_true.neo430_uart_inst_RC_CG_HIER_INST6208/g7/Q      -       A->Q  R     OR2X1          1   9.4   110   147    2608 
  neo430_uart_inst_true.neo430_uart_inst_RC_CG_HIER_INST6208/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2608 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 10: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_twi_inst_true.neo430_twi_inst_RC_CG_HIER_INST6205/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2610                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                  -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                  -       C->Q  F     DFRX4          5  76.4   143   305     305 
  g11764/Q                                                           -       A->Q  F     BUX8           9 103.2    73   125     430 
  g11759/Q                                                           -       A->Q  R     INX1           2  38.0   201   129     559 
  g11655/Q                                                           -       B->Q  F     NA2X4          3  41.9    99    74     632 
  g11615/Q                                                           -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                           -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                           -       B->Q  R     NA3X1          1   9.8   174   120     873 
  g11289/Q                                                           -       A->Q  F     NO2X1          1  10.6    83    69     942 
  g11242/Q                                                           -       C->Q  R     AN31X1         1  11.0   245   153    1095 
  g11210/Q                                                           -       AN->Q R     NA3I1X2        4  44.5   256   203    1298 
  g11193/Q                                                           -       A->Q  F     NA2X2          1  18.0   127    74    1373 
  g11173/Q                                                           -       A->Q  R     NA2X4          5  34.1   123    91    1464 
  g12146/Q                                                           -       C->Q  R     AND5X1         2  15.6   226   254    1718 
  g12086/Q                                                           -       A->Q  R     AND3X2        17 103.9   435   350    2068 
  neo430_twi_inst_true.neo430_twi_inst_g1413/Q                       -       A->Q  R     AND2X1         4  30.9   282   241    2308 
  neo430_twi_inst_true.neo430_twi_inst_g1405/Q                       -       AN->Q R     NO2I1X1        1   8.7   151   161    2470 
  neo430_twi_inst_true.neo430_twi_inst_RC_CG_HIER_INST6205/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   140    2610 
  neo430_twi_inst_true.neo430_twi_inst_RC_CG_HIER_INST6205/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2610 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 11: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_twi_inst_true.neo430_twi_inst_RC_CG_HIER_INST6204/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2891                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                  -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                  -       C->Q  F     DFRX4          5  76.4   143   305     305 
  g11764/Q                                                           -       A->Q  F     BUX8           9 103.2    73   125     430 
  g11759/Q                                                           -       A->Q  R     INX1           2  38.0   201   129     559 
  g11655/Q                                                           -       B->Q  F     NA2X4          3  41.9    99    74     632 
  g11615/Q                                                           -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                           -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                           -       B->Q  R     NA3X1          1   9.8   174   120     873 
  g11289/Q                                                           -       A->Q  F     NO2X1          1  10.6    83    69     942 
  g11242/Q                                                           -       C->Q  R     AN31X1         1  11.0   245   153    1095 
  g11210/Q                                                           -       AN->Q R     NA3I1X2        4  44.5   256   203    1298 
  g11193/Q                                                           -       A->Q  F     NA2X2          1  18.0   127    74    1373 
  g11173/Q                                                           -       A->Q  R     NA2X4          5  34.1   123    91    1464 
  g12146/Q                                                           -       C->Q  R     AND5X1         2  15.6   226   254    1718 
  g12086/Q                                                           -       A->Q  R     AND3X2        17 103.9   435   350    2068 
  neo430_twi_inst_true.neo430_twi_inst_g1413/Q                       -       A->Q  R     AND2X1         4  30.9   282   241    2308 
  neo430_twi_inst_true.neo430_twi_inst_g1411/Q                       -       A->Q  R     AND2X1         2  14.5   152   162    2471 
  neo430_twi_inst_true.neo430_twi_inst_g1404/Q                       -       C->Q  R     AO22X0         1   8.7   282   267    2738 
  neo430_twi_inst_true.neo430_twi_inst_RC_CG_HIER_INST6204/g7/Q      -       A->Q  R     OR2X1          1   9.4   112   153    2891 
  neo430_twi_inst_true.neo430_twi_inst_RC_CG_HIER_INST6204/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2891 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 12: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_timer_inst_true.neo430_timer_inst_thres_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_timer_inst_true.neo430_timer_inst_RC_CG_HIER_INST6202/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2720                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------------------------------------------
#                             Timing Point                               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------------------------------
  neo430_timer_inst_true.neo430_timer_inst_thres_reg[2]/C                -       -     R     (arrival)     16     -     0     -       0 
  neo430_timer_inst_true.neo430_timer_inst_thres_reg[2]/QN               -       C->QN F     DFRX1          1  10.4    91   401     401 
  neo430_timer_inst_true.neo430_timer_inst_g1465/Q                       -       B->Q  F     EN2X0          1   9.9   170   246     647 
  neo430_timer_inst_true.neo430_timer_inst_g1454/Q                       -       E->Q  R     AN221X1        1  10.0   300   187     834 
  neo430_timer_inst_true.neo430_timer_inst_g1453/Q                       -       E->Q  F     ON221X1        1  11.5   202   165     999 
  neo430_timer_inst_true.neo430_timer_inst_g1443/Q                       -       B->Q  R     NO3X1          1   8.7   231   173    1172 
  neo430_timer_inst_true.neo430_timer_inst_g1441/Q                       -       A->Q  F     NA6X1          3  22.1   129   298    1470 
  neo430_timer_inst_true.neo430_timer_inst_g1440/Q                       -       B->Q  R     NO2I1X1       17 132.3  1411   801    2270 
  neo430_timer_inst_true.neo430_timer_inst_g1436/Q                       -       C->Q  R     AO21X1         1   9.9   134   154    2425 
  neo430_timer_inst_true.neo430_timer_inst_g1434/Q                       -       A->Q  F     NA2X1          1   9.9    91    70    2496 
  neo430_timer_inst_true.neo430_timer_inst_g1433/Q                       -       A->Q  R     NA2X1          1   8.7   130    86    2582 
  neo430_timer_inst_true.neo430_timer_inst_RC_CG_HIER_INST6202/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   138    2720 
  neo430_timer_inst_true.neo430_timer_inst_RC_CG_HIER_INST6202/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2720 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 13: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (F) neo430_spi_inst_true.neo430_spi_inst_RC_CG_HIER_INST6199/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2502                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C                  -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q                  -       C->Q  R     DFRQX4         4  61.2   156   302     302 
  g11777/Q                                                           -       AN->Q R     NO2I1X4        6  75.3   248   223     526 
  g11689/Q                                                           -       A->Q  F     INX3           3  34.0   100    79     605 
  g11611/Q                                                           -       B->Q  F     OR2X4         11  91.9   132   200     805 
  g11467/Q                                                           -       B->Q  R     NO2I1X1        1   9.8   162   126     931 
  g11361/Q                                                           -       A->Q  F     NO2X1          1  14.7   107    79    1010 
  g11245/Q                                                           -       B->Q  R     NA3X2          1  18.3   152   112    1122 
  g11221/Q                                                           -       A->Q  F     NO3X4          2  20.6   134    53    1176 
  g11177/Q                                                           -       A->Q  F     OA21X4         1  44.1    95   227    1403 
  g11171/Q                                                           -       A->Q  R     INX8          18 204.2   133    97    1500 
  g2200/Q                                                            -       A->Q  R     BUX3          10  74.8   134   135    1636 
  g12603/Q                                                           -       A->Q  F     INX1           5  34.9   163   124    1759 
  g12417/Q                                                           -       B->Q  F     AND2X1         3  23.2   122   208    1968 
  g12249/Q                                                           -       A->Q  F     AND3X1         3  20.3   118   192    2159 
  g12031/Q                                                           -       B->Q  F     AND3X1         1   8.7    76   174    2333 
  neo430_spi_inst_true.neo430_spi_inst_RC_CG_HIER_INST6199/g7/Q      -       A->Q  F     OR2X1          1   9.4    82   170    2502 
  neo430_spi_inst_true.neo430_spi_inst_RC_CG_HIER_INST6199/enl_reg/D -       -     F     DLLQX1         1     -     -     0    2502 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 14: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_spi_inst_true.neo430_spi_inst_RC_CG_HIER_INST6198/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2673                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                  -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                  -       C->Q  F     DFRX4          5  76.4   143   305     305 
  g11764/Q                                                           -       A->Q  F     BUX8           9 103.2    73   125     430 
  g11681/Q                                                           -       A->Q  R     NA2X2          2  45.7   228   139     568 
  g11664/Q                                                           -       A->Q  F     INX4           5  53.5    98    78     646 
  g11579/Q                                                           -       B->Q  R     NA2X2          3  30.0   166   124     770 
  g11508/Q                                                           -       A->Q  F     INX1           1  10.0    77    63     833 
  g11404/Q                                                           -       C->Q  R     AN21X1         1  12.3   217   138     970 
  g11314/Q                                                           -       A->Q  F     NA2X2          1  12.4    85    58    1029 
  g11274/Q                                                           -       A->Q  R     NO2X2          1  22.8   170   110    1138 
  g11224/Q                                                           -       B->Q  F     NA3X4          2  26.8   109    74    1213 
  g11201/Q                                                           -       A->Q  R     NA2X4          1  18.0   108    68    1281 
  g11185/Q                                                           -       A->Q  F     NA2X4          5  45.4   106    71    1352 
  g2193/Q                                                            -       A->Q  F     BUX6           9  71.5    71   118    1470 
  g2192/Q                                                            -       A->Q  F     BUX3           4  38.7    80   118    1588 
  g12533/Q                                                           -       B->Q  R     NO2I1X1        3  21.1   275   180    1768 
  g12417/Q                                                           -       A->Q  R     AND2X1         3  23.2   220   199    1967 
  g12249/Q                                                           -       A->Q  R     AND3X1         3  20.3   203   224    2191 
  g11933/Q                                                           -       A->Q  R     AND5X1         2  14.6   221   209    2400 
  g11870/Q                                                           -       D->Q  R     AO31X1         1   8.7   117   136    2536 
  neo430_spi_inst_true.neo430_spi_inst_RC_CG_HIER_INST6198/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   137    2673 
  neo430_spi_inst_true.neo430_spi_inst_RC_CG_HIER_INST6198/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2673 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 15: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_pwm_inst_true.neo430_pwm_inst_RC_CG_HIER_INST6197/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2520                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                  -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                  -       C->Q  F     DFRX4          5  76.4   143   305     305 
  g11764/Q                                                           -       A->Q  F     BUX8           9 103.2    73   125     430 
  g11759/Q                                                           -       A->Q  R     INX1           2  38.0   201   129     559 
  g11655/Q                                                           -       B->Q  F     NA2X4          3  41.9    99    74     632 
  g11615/Q                                                           -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                           -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                           -       B->Q  R     NA3X1          1   9.8   174   120     873 
  g11289/Q                                                           -       A->Q  F     NO2X1          1  10.6    83    69     942 
  g11242/Q                                                           -       C->Q  R     AN31X1         1  11.0   245   153    1095 
  g11210/Q                                                           -       AN->Q R     NA3I1X2        4  44.5   256   203    1298 
  g11193/Q                                                           -       A->Q  F     NA2X2          1  18.0   127    74    1373 
  g11173/Q                                                           -       A->Q  R     NA2X4          5  34.1   123    91    1464 
  g12146/Q                                                           -       C->Q  R     AND5X1         2  15.6   226   254    1718 
  g12086/Q                                                           -       A->Q  R     AND3X2        17 103.9   435   350    2068 
  g12038/Q                                                           -       A->Q  F     NA3X1          3  22.2   241   174    2242 
  g11972/Q                                                           -       A->Q  R     NO2X1          1   8.7   171   136    2377 
  neo430_pwm_inst_true.neo430_pwm_inst_RC_CG_HIER_INST6197/g7/Q      -       A->Q  R     OR2X1          1   9.4   110   142    2519 
  neo430_pwm_inst_true.neo430_pwm_inst_RC_CG_HIER_INST6197/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2520 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 16: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_pwm_inst_true.neo430_pwm_inst_RC_CG_HIER_INST6195/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2519                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                  -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                  -       C->Q  F     DFRX4          5  76.4   143   305     305 
  g11764/Q                                                           -       A->Q  F     BUX8           9 103.2    73   125     430 
  g11759/Q                                                           -       A->Q  R     INX1           2  38.0   201   129     559 
  g11655/Q                                                           -       B->Q  F     NA2X4          3  41.9    99    74     632 
  g11615/Q                                                           -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                           -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                           -       B->Q  R     NA3X1          1   9.8   174   120     873 
  g11289/Q                                                           -       A->Q  F     NO2X1          1  10.6    83    69     942 
  g11242/Q                                                           -       C->Q  R     AN31X1         1  11.0   245   153    1095 
  g11210/Q                                                           -       AN->Q R     NA3I1X2        4  44.5   256   203    1298 
  g11193/Q                                                           -       A->Q  F     NA2X2          1  18.0   127    74    1373 
  g11173/Q                                                           -       A->Q  R     NA2X4          5  34.1   123    91    1464 
  g12146/Q                                                           -       C->Q  R     AND5X1         2  15.6   226   254    1718 
  g12086/Q                                                           -       A->Q  R     AND3X2        17 103.9   435   350    2068 
  g12038/Q                                                           -       A->Q  F     NA3X1          3  22.2   241   174    2242 
  g11971/Q                                                           -       A->Q  R     NO2X1          1   8.7   168   136    2377 
  neo430_pwm_inst_true.neo430_pwm_inst_RC_CG_HIER_INST6195/g7/Q      -       A->Q  R     OR2X1          1   9.4   110   142    2519 
  neo430_pwm_inst_true.neo430_pwm_inst_RC_CG_HIER_INST6195/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2519 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 17: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_pwm_inst_true.neo430_pwm_inst_RC_CG_HIER_INST6194/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2519                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                  -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                  -       C->Q  F     DFRX4          5  76.4   143   305     305 
  g11764/Q                                                           -       A->Q  F     BUX8           9 103.2    73   125     430 
  g11759/Q                                                           -       A->Q  R     INX1           2  38.0   201   129     559 
  g11655/Q                                                           -       B->Q  F     NA2X4          3  41.9    99    74     632 
  g11615/Q                                                           -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                           -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                           -       B->Q  R     NA3X1          1   9.8   174   120     873 
  g11289/Q                                                           -       A->Q  F     NO2X1          1  10.6    83    69     942 
  g11242/Q                                                           -       C->Q  R     AN31X1         1  11.0   245   153    1095 
  g11210/Q                                                           -       AN->Q R     NA3I1X2        4  44.5   256   203    1298 
  g11193/Q                                                           -       A->Q  F     NA2X2          1  18.0   127    74    1373 
  g11173/Q                                                           -       A->Q  R     NA2X4          5  34.1   123    91    1464 
  g12146/Q                                                           -       C->Q  R     AND5X1         2  15.6   226   254    1718 
  g12086/Q                                                           -       A->Q  R     AND3X2        17 103.9   435   350    2068 
  g12038/Q                                                           -       A->Q  F     NA3X1          3  22.2   241   174    2242 
  g11970/Q                                                           -       A->Q  R     NO2X1          1   8.7   168   136    2377 
  neo430_pwm_inst_true.neo430_pwm_inst_RC_CG_HIER_INST6194/g7/Q      -       A->Q  R     OR2X1          1   9.4   110   142    2519 
  neo430_pwm_inst_true.neo430_pwm_inst_RC_CG_HIER_INST6194/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2519 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 18: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_muldiv_inst_true.neo430_muldiv_inst_RC_CG_HIER_INST6193/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2690                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                              Timing Point                                Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                        -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                        -       C->Q  F     DFRX4          5  76.4   143   305     305 
  g11764/Q                                                                 -       A->Q  F     BUX8           9 103.2    73   125     430 
  g11759/Q                                                                 -       A->Q  R     INX1           2  38.0   201   129     559 
  g11655/Q                                                                 -       B->Q  F     NA2X4          3  41.9    99    74     632 
  g11615/Q                                                                 -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                                 -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                                 -       B->Q  R     NA3X1          1   9.8   174   120     873 
  g11289/Q                                                                 -       A->Q  F     NO2X1          1  10.6    83    69     942 
  g11242/Q                                                                 -       C->Q  R     AN31X1         1  11.0   245   153    1095 
  g11210/Q                                                                 -       AN->Q R     NA3I1X2        4  44.5   256   203    1298 
  g11193/Q                                                                 -       A->Q  F     NA2X2          1  18.0   127    74    1373 
  g11173/Q                                                                 -       A->Q  R     NA2X4          5  34.1   123    91    1464 
  g12146/Q                                                                 -       C->Q  R     AND5X1         2  15.6   226   254    1718 
  g12086/Q                                                                 -       A->Q  R     AND3X2        17 103.9   435   350    2068 
  g12037/Q                                                                 -       A->Q  R     AND3X1         4  36.5   330   315    2383 
  g11974/Q                                                                 -       A->Q  R     AND2X1         2  14.7   158   167    2549 
  neo430_muldiv_inst_true.neo430_muldiv_inst_RC_CG_HIER_INST6193/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   141    2690 
  neo430_muldiv_inst_true.neo430_muldiv_inst_RC_CG_HIER_INST6193/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2690 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 19: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_muldiv_inst_true.neo430_muldiv_inst_RC_CG_HIER_INST6192/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2690                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                              Timing Point                                Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                        -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                        -       C->Q  F     DFRX4          5  76.4   143   305     305 
  g11764/Q                                                                 -       A->Q  F     BUX8           9 103.2    73   125     430 
  g11759/Q                                                                 -       A->Q  R     INX1           2  38.0   201   129     559 
  g11655/Q                                                                 -       B->Q  F     NA2X4          3  41.9    99    74     632 
  g11615/Q                                                                 -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                                 -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                                 -       B->Q  R     NA3X1          1   9.8   174   120     873 
  g11289/Q                                                                 -       A->Q  F     NO2X1          1  10.6    83    69     942 
  g11242/Q                                                                 -       C->Q  R     AN31X1         1  11.0   245   153    1095 
  g11210/Q                                                                 -       AN->Q R     NA3I1X2        4  44.5   256   203    1298 
  g11193/Q                                                                 -       A->Q  F     NA2X2          1  18.0   127    74    1373 
  g11173/Q                                                                 -       A->Q  R     NA2X4          5  34.1   123    91    1464 
  g12146/Q                                                                 -       C->Q  R     AND5X1         2  15.6   226   254    1718 
  g12086/Q                                                                 -       A->Q  R     AND3X2        17 103.9   435   350    2068 
  g12037/Q                                                                 -       A->Q  R     AND3X1         4  36.5   330   315    2383 
  g11973/Q                                                                 -       AN->Q R     NO2I1X1        1   8.7   171   165    2548 
  neo430_muldiv_inst_true.neo430_muldiv_inst_RC_CG_HIER_INST6192/g7/Q      -       A->Q  R     OR2X1          1   9.4   110   142    2690 
  neo430_muldiv_inst_true.neo430_muldiv_inst_RC_CG_HIER_INST6192/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2690 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 20: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6189/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3450                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   120     546 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     669 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     725 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     813 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     903 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1020 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1136 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   193   212    1348 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   108    1456 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1520 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1789 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2320 
  neo430_imem_inst/g196488/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3055 
  neo430_imem_inst/g195551/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3301 
  neo430_imem_inst/RC_CG_HIER_INST6189/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3450 
  neo430_imem_inst/RC_CG_HIER_INST6189/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3450 
#------------------------------------------------------------------------------------------------------------------



Path 21: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6188/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3450                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   120     546 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     669 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     725 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     813 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     903 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1020 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1136 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   193   212    1348 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   108    1456 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1520 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1789 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2320 
  neo430_imem_inst/g196495/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3055 
  neo430_imem_inst/g195488/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3301 
  neo430_imem_inst/RC_CG_HIER_INST6188/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3450 
  neo430_imem_inst/RC_CG_HIER_INST6188/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3450 
#------------------------------------------------------------------------------------------------------------------



Path 22: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6187/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3450                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   120     546 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     669 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     725 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     813 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     903 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1020 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1136 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   193   212    1348 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   108    1456 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1520 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1789 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2320 
  neo430_imem_inst/g196488/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3055 
  neo430_imem_inst/g195331/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3301 
  neo430_imem_inst/RC_CG_HIER_INST6187/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3450 
  neo430_imem_inst/RC_CG_HIER_INST6187/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3450 
#------------------------------------------------------------------------------------------------------------------



Path 23: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6186/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3450                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   120     546 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     669 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     725 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     813 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     903 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1020 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1136 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   193   212    1348 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   108    1456 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1520 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1789 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2320 
  neo430_imem_inst/g196511/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3055 
  neo430_imem_inst/g195425/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3301 
  neo430_imem_inst/RC_CG_HIER_INST6186/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3450 
  neo430_imem_inst/RC_CG_HIER_INST6186/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3450 
#------------------------------------------------------------------------------------------------------------------



Path 24: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6185/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3450                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   120     546 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     669 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     725 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     813 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     903 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1020 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1136 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   193   212    1348 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   108    1456 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1520 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1789 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2320 
  neo430_imem_inst/g196512/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3055 
  neo430_imem_inst/g196007/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3301 
  neo430_imem_inst/RC_CG_HIER_INST6185/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3450 
  neo430_imem_inst/RC_CG_HIER_INST6185/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3450 
#------------------------------------------------------------------------------------------------------------------



Path 25: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6184/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3601                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  F     DFRX4          2  34.1    97   263     263 
  g11813/Q                                          -       A->Q  R     INX2           2  23.4    77    64     327 
  g11742/Q                                          -       A->Q  F     INX1           2  31.8   144   106     433 
  g11724/Q                                          -       B->Q  R     NA2X4          8  69.5   190   146     579 
  g11605/Q                                          -       B->Q  R     OR2X4          6  51.2   120   149     728 
  g11781/Q                                          -       A->Q  F     INX2           3  29.7    81    70     797 
  g11531/Q                                          -       A->Q  R     NA2X2          1  14.9   114    75     872 
  g11311/Q                                          -       C->Q  F     NA3X2          1  25.2   131    94     966 
  g11248/Q                                          -       C->Q  R     NO3X4          1  20.8   169   145    1111 
  g11222/Q                                          -       B->Q  F     NA2X4          5  49.1   103    78    1189 
  g11194/Q                                          -       A->Q  R     NA2X4          1  18.0   108    67    1256 
  g11182/Q                                          -       A->Q  F     NA2X4          1  56.0   135    79    1335 
  g11179/Q                                          -       A->Q  F     BUX20         75 552.8   130   160    1496 
  neo430_imem_inst/g200316/Q                        -       B->Q  R     NO2I1X2        7  73.6   429   260    1756 
  neo430_imem_inst/g200300/Q                        -       A->Q  F     INX1           2  21.2   170   132    1888 
  neo430_imem_inst/g200198/Q                        -       A->Q  R     NO2X2          1  20.9   167   124    2012 
  neo430_imem_inst/g199451/Q                        -       A->Q  F     INX3          66 494.6   753   476    2489 
  neo430_imem_inst/g196510/Q                        -       B->Q  F     OR2X2         64 400.2   815   717    3206 
  neo430_imem_inst/g195169/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3452 
  neo430_imem_inst/RC_CG_HIER_INST6184/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3601 
  neo430_imem_inst/RC_CG_HIER_INST6184/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3601 
#------------------------------------------------------------------------------------------------------------------



Path 26: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6183/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3450                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   120     546 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     669 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     725 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     813 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     903 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1020 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1136 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   193   212    1348 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   108    1456 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1520 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1789 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2320 
  neo430_imem_inst/g196511/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3055 
  neo430_imem_inst/g194913/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3301 
  neo430_imem_inst/RC_CG_HIER_INST6183/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3450 
  neo430_imem_inst/RC_CG_HIER_INST6183/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3450 
#------------------------------------------------------------------------------------------------------------------



Path 27: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6182/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3601                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  F     DFRX4          2  34.1    97   263     263 
  g11813/Q                                          -       A->Q  R     INX2           2  23.4    77    64     327 
  g11742/Q                                          -       A->Q  F     INX1           2  31.8   144   106     433 
  g11724/Q                                          -       B->Q  R     NA2X4          8  69.5   190   146     579 
  g11605/Q                                          -       B->Q  R     OR2X4          6  51.2   120   149     728 
  g11781/Q                                          -       A->Q  F     INX2           3  29.7    81    70     797 
  g11531/Q                                          -       A->Q  R     NA2X2          1  14.9   114    75     872 
  g11311/Q                                          -       C->Q  F     NA3X2          1  25.2   131    94     966 
  g11248/Q                                          -       C->Q  R     NO3X4          1  20.8   169   145    1111 
  g11222/Q                                          -       B->Q  F     NA2X4          5  49.1   103    78    1189 
  g11194/Q                                          -       A->Q  R     NA2X4          1  18.0   108    67    1256 
  g11182/Q                                          -       A->Q  F     NA2X4          1  56.0   135    79    1335 
  g11179/Q                                          -       A->Q  F     BUX20         75 552.8   130   160    1496 
  neo430_imem_inst/g200316/Q                        -       B->Q  R     NO2I1X2        7  73.6   429   260    1756 
  neo430_imem_inst/g200300/Q                        -       A->Q  F     INX1           2  21.2   170   132    1888 
  neo430_imem_inst/g200198/Q                        -       A->Q  R     NO2X2          1  20.9   167   124    2012 
  neo430_imem_inst/g199451/Q                        -       A->Q  F     INX3          66 494.6   753   476    2489 
  neo430_imem_inst/g196510/Q                        -       B->Q  F     OR2X2         64 400.2   815   717    3206 
  neo430_imem_inst/g196236/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3452 
  neo430_imem_inst/RC_CG_HIER_INST6182/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3601 
  neo430_imem_inst/RC_CG_HIER_INST6182/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3601 
#------------------------------------------------------------------------------------------------------------------



Path 28: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6181/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3601                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  F     DFRX4          2  34.1    97   263     263 
  g11813/Q                                          -       A->Q  R     INX2           2  23.4    77    64     327 
  g11742/Q                                          -       A->Q  F     INX1           2  31.8   144   106     433 
  g11724/Q                                          -       B->Q  R     NA2X4          8  69.5   190   146     579 
  g11605/Q                                          -       B->Q  R     OR2X4          6  51.2   120   149     728 
  g11781/Q                                          -       A->Q  F     INX2           3  29.7    81    70     797 
  g11531/Q                                          -       A->Q  R     NA2X2          1  14.9   114    75     872 
  g11311/Q                                          -       C->Q  F     NA3X2          1  25.2   131    94     966 
  g11248/Q                                          -       C->Q  R     NO3X4          1  20.8   169   145    1111 
  g11222/Q                                          -       B->Q  F     NA2X4          5  49.1   103    78    1189 
  g11194/Q                                          -       A->Q  R     NA2X4          1  18.0   108    67    1256 
  g11182/Q                                          -       A->Q  F     NA2X4          1  56.0   135    79    1335 
  g11179/Q                                          -       A->Q  F     BUX20         75 552.8   130   160    1496 
  neo430_imem_inst/g200316/Q                        -       B->Q  R     NO2I1X2        7  73.6   429   260    1756 
  neo430_imem_inst/g200300/Q                        -       A->Q  F     INX1           2  21.2   170   132    1888 
  neo430_imem_inst/g200198/Q                        -       A->Q  R     NO2X2          1  20.9   167   124    2012 
  neo430_imem_inst/g199451/Q                        -       A->Q  F     INX3          66 494.6   753   476    2489 
  neo430_imem_inst/g196510/Q                        -       B->Q  F     OR2X2         64 400.2   815   717    3206 
  neo430_imem_inst/g195665/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3452 
  neo430_imem_inst/RC_CG_HIER_INST6181/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3601 
  neo430_imem_inst/RC_CG_HIER_INST6181/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3601 
#------------------------------------------------------------------------------------------------------------------



Path 29: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6180/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3450                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   120     546 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     669 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     725 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     813 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     903 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1020 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1136 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   193   212    1348 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   108    1456 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1520 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1789 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2320 
  neo430_imem_inst/g196488/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3055 
  neo430_imem_inst/g195441/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3301 
  neo430_imem_inst/RC_CG_HIER_INST6180/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3450 
  neo430_imem_inst/RC_CG_HIER_INST6180/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3450 
#------------------------------------------------------------------------------------------------------------------



Path 30: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6179/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3450                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   120     546 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     669 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     725 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     813 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     903 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1020 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1136 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   193   212    1348 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   108    1456 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1520 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1789 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2320 
  neo430_imem_inst/g196495/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3055 
  neo430_imem_inst/g194846/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3301 
  neo430_imem_inst/RC_CG_HIER_INST6179/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3450 
  neo430_imem_inst/RC_CG_HIER_INST6179/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3450 
#------------------------------------------------------------------------------------------------------------------



Path 31: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6178/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3450                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   120     546 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     669 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     725 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     813 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     903 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1020 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1136 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   193   212    1348 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   108    1456 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1520 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1789 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2320 
  neo430_imem_inst/g196511/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3055 
  neo430_imem_inst/g196395/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3301 
  neo430_imem_inst/RC_CG_HIER_INST6178/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3450 
  neo430_imem_inst/RC_CG_HIER_INST6178/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3450 
#------------------------------------------------------------------------------------------------------------------



Path 32: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6177/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3450                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   120     546 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     669 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     725 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     813 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     903 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1020 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1136 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   193   212    1348 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   108    1456 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1520 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1789 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2320 
  neo430_imem_inst/g196488/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3055 
  neo430_imem_inst/g194415/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3301 
  neo430_imem_inst/RC_CG_HIER_INST6177/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3450 
  neo430_imem_inst/RC_CG_HIER_INST6177/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3450 
#------------------------------------------------------------------------------------------------------------------



Path 33: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6176/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3450                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   120     546 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     669 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     725 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     813 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     903 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1020 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1136 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   193   212    1348 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   108    1456 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1520 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1789 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2320 
  neo430_imem_inst/g196495/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3055 
  neo430_imem_inst/g194411/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3301 
  neo430_imem_inst/RC_CG_HIER_INST6176/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3450 
  neo430_imem_inst/RC_CG_HIER_INST6176/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3450 
#------------------------------------------------------------------------------------------------------------------



Path 34: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6175/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3450                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   120     546 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     669 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     725 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     813 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     903 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1020 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1136 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   193   212    1348 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   108    1456 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1520 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1789 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2320 
  neo430_imem_inst/g196488/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3055 
  neo430_imem_inst/g194464/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3301 
  neo430_imem_inst/RC_CG_HIER_INST6175/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3450 
  neo430_imem_inst/RC_CG_HIER_INST6175/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3450 
#------------------------------------------------------------------------------------------------------------------



Path 35: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6174/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3450                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   120     546 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     669 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     725 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     813 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     903 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1020 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1136 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   193   212    1348 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   108    1456 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1520 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1789 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2320 
  neo430_imem_inst/g196501/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3055 
  neo430_imem_inst/g194530/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3301 
  neo430_imem_inst/RC_CG_HIER_INST6174/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3450 
  neo430_imem_inst/RC_CG_HIER_INST6174/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3450 
#------------------------------------------------------------------------------------------------------------------



Path 36: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6173/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3450                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   120     546 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     669 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     725 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     813 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     903 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1020 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1136 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   193   212    1348 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   108    1456 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1520 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1789 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2320 
  neo430_imem_inst/g196495/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3055 
  neo430_imem_inst/g194583/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3301 
  neo430_imem_inst/RC_CG_HIER_INST6173/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3450 
  neo430_imem_inst/RC_CG_HIER_INST6173/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3450 
#------------------------------------------------------------------------------------------------------------------



Path 37: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6172/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3450                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   120     546 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     669 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     725 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     813 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     903 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1020 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1136 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   193   212    1348 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   108    1456 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1520 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1789 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2320 
  neo430_imem_inst/g196488/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3055 
  neo430_imem_inst/g194840/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3301 
  neo430_imem_inst/RC_CG_HIER_INST6172/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3450 
  neo430_imem_inst/RC_CG_HIER_INST6172/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3450 
#------------------------------------------------------------------------------------------------------------------



Path 38: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6171/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3450                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   120     546 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     669 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     725 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     813 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     903 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1020 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1136 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   193   212    1348 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   108    1456 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1520 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1789 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2320 
  neo430_imem_inst/g196495/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3055 
  neo430_imem_inst/g194642/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3301 
  neo430_imem_inst/RC_CG_HIER_INST6171/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3450 
  neo430_imem_inst/RC_CG_HIER_INST6171/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3450 
#------------------------------------------------------------------------------------------------------------------



Path 39: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6170/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3450                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   120     546 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     669 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     725 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     813 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     903 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1020 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1136 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   193   212    1348 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   108    1456 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1520 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1789 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2320 
  neo430_imem_inst/g196488/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3055 
  neo430_imem_inst/g194703/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3301 
  neo430_imem_inst/RC_CG_HIER_INST6170/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3450 
  neo430_imem_inst/RC_CG_HIER_INST6170/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3450 
#------------------------------------------------------------------------------------------------------------------



Path 40: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6169/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3496                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  R     DFRQX4         4  61.2   156   302     302 
  g11777/Q                                          -       AN->Q R     NO2I1X4        6  75.3   248   223     526 
  g11689/Q                                          -       A->Q  F     INX3           3  34.0   100    79     605 
  g11611/Q                                          -       B->Q  F     OR2X4         11  91.9   132   200     805 
  g11466/Q                                          -       B->Q  R     NO2I1X1        1   9.8   162   126     931 
  g11360/Q                                          -       A->Q  F     NO2X1          1   9.9    90    66     997 
  g11265/Q                                          -       A->Q  R     NA2X1          1  18.1   194   126    1123 
  g11238/Q                                          -       A->Q  F     NO2X4          1  18.7    61    46    1169 
  g11219/Q                                          -       A->Q  R     NA3X4          2  26.8   149    76    1244 
  g11200/Q                                          -       A->Q  F     NA2X4          1  18.0   104    48    1292 
  g11184/Q                                          -       A->Q  R     NA2X4          8  56.9   166   110    1402 
  neo430_imem_inst/g200313/Q                        -       AN->Q R     NO2I1X1        2  26.8   338   252    1654 
  neo430_imem_inst/g200297/Q                        -       A->Q  F     INX1           1  12.4   119    89    1744 
  neo430_imem_inst/g200257/Q                        -       A->Q  R     NO2X2          5  68.0   399   242    1986 
  neo430_imem_inst/g199361/Q                        -       B->Q  R     AND2X4        13  88.3   192   196    2182 
  neo430_imem_inst/g199153/Q                        -       A->Q  F     INX1          48 353.9  1429   871    3053 
  neo430_imem_inst/g194735/Q                        -       B->Q  R     NO2X1          1   8.7   289   290    3342 
  neo430_imem_inst/RC_CG_HIER_INST6169/g7/Q         -       A->Q  R     OR2X1          1   9.4   112   154    3496 
  neo430_imem_inst/RC_CG_HIER_INST6169/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3496 
#------------------------------------------------------------------------------------------------------------------



Path 41: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6168/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3569                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11761/Q                                          -       A->Q  F     INX2           4  33.3    82    68     494 
  g11711/Q                                          -       A->Q  R     NA2X1          1   9.1   127    86     579 
  g11555/Q                                          -       A->Q  R     AO21X1         1  10.6   124   187     766 
  g11421/Q                                          -       B->Q  F     NA2X1          1  12.3    98    76     843 
  g11342/Q                                          -       A->Q  R     NA2X2          1  14.6   121    79     921 
  g11285/Q                                          -       B->Q  R     AND2X4         1  22.8    73   110    1031 
  g11243/Q                                          -       B->Q  F     NA3X4          2  24.3   105    66    1097 
  g11208/Q                                          -       A->Q  R     NA2X4          1  18.0   108    68    1164 
  g11202/Q                                          -       A->Q  F     NA2X4          1  36.3    95    63    1227 
  g11197/Q                                          -       A->Q  F     BUX12         45 329.8   134   154    1381 
  neo430_imem_inst/g200305/Q                        -       B->Q  R     NO2X1          2  18.7   252   175    1556 
  neo430_imem_inst/g200294/Q                        -       A->Q  F     INX1           1  12.4   102    80    1637 
  neo430_imem_inst/g200286/Q                        -       A->Q  R     NO2X2          3  41.0   265   164    1800 
  neo430_imem_inst/g200273/Q                        -       A->Q  F     INX1           2  34.9   187   149    1949 
  neo430_imem_inst/g200195/Q                        -       B->Q  R     NO2X4         17 125.0   375   251    2200 
  neo430_imem_inst/g199389/Q                        -       A->Q  F     INX4          50 366.0   396   305    2505 
  neo430_imem_inst/g196487/Q                        -       B->Q  F     OR2X2         64 400.2   815   664    3170 
  neo430_imem_inst/g194843/Q                        -       A->Q  R     NO2X1          1   8.7   289   246    3416 
  neo430_imem_inst/RC_CG_HIER_INST6168/g7/Q         -       A->Q  R     OR2X1          1   9.4   112   154    3569 
  neo430_imem_inst/RC_CG_HIER_INST6168/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3569 
#------------------------------------------------------------------------------------------------------------------



Path 42: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6167/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3236                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11761/Q                                          -       A->Q  F     INX2           4  33.3    82    68     494 
  g11711/Q                                          -       A->Q  R     NA2X1          1   9.1   127    86     579 
  g11555/Q                                          -       A->Q  R     AO21X1         1  10.6   124   187     766 
  g11421/Q                                          -       B->Q  F     NA2X1          1  12.3    98    76     843 
  g11342/Q                                          -       A->Q  R     NA2X2          1  14.6   121    79     921 
  g11285/Q                                          -       B->Q  R     AND2X4         1  22.8    73   110    1031 
  g11243/Q                                          -       B->Q  F     NA3X4          2  24.3   105    66    1097 
  g11208/Q                                          -       A->Q  R     NA2X4          1  18.0   108    68    1164 
  g11202/Q                                          -       A->Q  F     NA2X4          1  36.3    95    63    1227 
  g11197/Q                                          -       A->Q  F     BUX12         45 329.8   134   154    1381 
  neo430_imem_inst/g200305/Q                        -       B->Q  R     NO2X1          2  18.7   252   175    1556 
  neo430_imem_inst/g200294/Q                        -       A->Q  F     INX1           1  12.4   102    80    1637 
  neo430_imem_inst/g200286/Q                        -       A->Q  R     NO2X2          3  41.0   265   164    1800 
  neo430_imem_inst/g200273/Q                        -       A->Q  F     INX1           2  34.9   187   149    1949 
  neo430_imem_inst/g200341/Q                        -       B->Q  F     OR2X4         66 495.3   571   479    2428 
  neo430_imem_inst/g196486/Q                        -       B->Q  F     OR2X4         64 400.2   468   477    2906 
  neo430_imem_inst/g194867/Q                        -       A->Q  R     NO2X1          1   8.7   199   186    3091 
  neo430_imem_inst/RC_CG_HIER_INST6167/g7/Q         -       A->Q  R     OR2X1          1   9.4   110   145    3236 
  neo430_imem_inst/RC_CG_HIER_INST6167/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3236 
#------------------------------------------------------------------------------------------------------------------



Path 43: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6166/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3565                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11761/Q                                          -       A->Q  F     INX2           4  33.3    82    68     494 
  g11711/Q                                          -       A->Q  R     NA2X1          1   9.1   127    86     579 
  g11555/Q                                          -       A->Q  R     AO21X1         1  10.6   124   187     766 
  g11421/Q                                          -       B->Q  F     NA2X1          1  12.3    98    76     843 
  g11342/Q                                          -       A->Q  R     NA2X2          1  14.6   121    79     921 
  g11285/Q                                          -       B->Q  R     AND2X4         1  22.8    73   110    1031 
  g11243/Q                                          -       B->Q  F     NA3X4          2  24.3   105    66    1097 
  g11208/Q                                          -       A->Q  R     NA2X4          1  18.0   108    68    1164 
  g11202/Q                                          -       A->Q  F     NA2X4          1  36.3    95    63    1227 
  g11197/Q                                          -       A->Q  F     BUX12         45 329.8   134   154    1381 
  neo430_imem_inst/g200305/Q                        -       B->Q  R     NO2X1          2  18.7   252   175    1556 
  neo430_imem_inst/g200294/Q                        -       A->Q  F     INX1           1  12.4   102    80    1637 
  neo430_imem_inst/g200286/Q                        -       A->Q  R     NO2X2          3  41.0   265   164    1800 
  neo430_imem_inst/g200273/Q                        -       A->Q  F     INX1           2  34.9   187   149    1949 
  neo430_imem_inst/g200195/Q                        -       B->Q  R     NO2X4         17 125.0   375   251    2200 
  neo430_imem_inst/g199389/Q                        -       A->Q  F     INX4          50 366.0   396   305    2505 
  neo430_imem_inst/g196487/Q                        -       B->Q  F     OR2X2         64 400.2   815   664    3170 
  neo430_imem_inst/g194870/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3416 
  neo430_imem_inst/RC_CG_HIER_INST6166/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3564 
  neo430_imem_inst/RC_CG_HIER_INST6166/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3565 
#------------------------------------------------------------------------------------------------------------------



Path 44: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6165/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3450                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   120     546 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     669 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     725 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     813 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     903 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1020 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1136 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   193   212    1348 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   108    1456 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1520 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1789 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2320 
  neo430_imem_inst/g196488/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3055 
  neo430_imem_inst/g195557/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3301 
  neo430_imem_inst/RC_CG_HIER_INST6165/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3450 
  neo430_imem_inst/RC_CG_HIER_INST6165/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3450 
#------------------------------------------------------------------------------------------------------------------



Path 45: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6164/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3236                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11761/Q                                          -       A->Q  F     INX2           4  33.3    82    68     494 
  g11711/Q                                          -       A->Q  R     NA2X1          1   9.1   127    86     579 
  g11555/Q                                          -       A->Q  R     AO21X1         1  10.6   124   187     766 
  g11421/Q                                          -       B->Q  F     NA2X1          1  12.3    98    76     843 
  g11342/Q                                          -       A->Q  R     NA2X2          1  14.6   121    79     921 
  g11285/Q                                          -       B->Q  R     AND2X4         1  22.8    73   110    1031 
  g11243/Q                                          -       B->Q  F     NA3X4          2  24.3   105    66    1097 
  g11208/Q                                          -       A->Q  R     NA2X4          1  18.0   108    68    1164 
  g11202/Q                                          -       A->Q  F     NA2X4          1  36.3    95    63    1227 
  g11197/Q                                          -       A->Q  F     BUX12         45 329.8   134   154    1381 
  neo430_imem_inst/g200305/Q                        -       B->Q  R     NO2X1          2  18.7   252   175    1556 
  neo430_imem_inst/g200294/Q                        -       A->Q  F     INX1           1  12.4   102    80    1637 
  neo430_imem_inst/g200286/Q                        -       A->Q  R     NO2X2          3  41.0   265   164    1800 
  neo430_imem_inst/g200273/Q                        -       A->Q  F     INX1           2  34.9   187   149    1949 
  neo430_imem_inst/g200341/Q                        -       B->Q  F     OR2X4         66 495.3   571   479    2428 
  neo430_imem_inst/g196486/Q                        -       B->Q  F     OR2X4         64 400.2   468   477    2906 
  neo430_imem_inst/g195041/Q                        -       A->Q  R     NO2X1          1   8.7   199   186    3091 
  neo430_imem_inst/RC_CG_HIER_INST6164/g7/Q         -       A->Q  R     OR2X1          1   9.4   110   145    3236 
  neo430_imem_inst/RC_CG_HIER_INST6164/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3236 
#------------------------------------------------------------------------------------------------------------------



Path 46: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6163/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3450                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   120     546 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     669 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     725 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     813 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     903 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1020 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1136 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   193   212    1348 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   108    1456 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1520 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1789 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2320 
  neo430_imem_inst/g196512/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3055 
  neo430_imem_inst/g194974/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3301 
  neo430_imem_inst/RC_CG_HIER_INST6163/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3450 
  neo430_imem_inst/RC_CG_HIER_INST6163/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3450 
#------------------------------------------------------------------------------------------------------------------



Path 47: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6162/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3601                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  F     DFRX4          2  34.1    97   263     263 
  g11813/Q                                          -       A->Q  R     INX2           2  23.4    77    64     327 
  g11742/Q                                          -       A->Q  F     INX1           2  31.8   144   106     433 
  g11724/Q                                          -       B->Q  R     NA2X4          8  69.5   190   146     579 
  g11605/Q                                          -       B->Q  R     OR2X4          6  51.2   120   149     728 
  g11781/Q                                          -       A->Q  F     INX2           3  29.7    81    70     797 
  g11531/Q                                          -       A->Q  R     NA2X2          1  14.9   114    75     872 
  g11311/Q                                          -       C->Q  F     NA3X2          1  25.2   131    94     966 
  g11248/Q                                          -       C->Q  R     NO3X4          1  20.8   169   145    1111 
  g11222/Q                                          -       B->Q  F     NA2X4          5  49.1   103    78    1189 
  g11194/Q                                          -       A->Q  R     NA2X4          1  18.0   108    67    1256 
  g11182/Q                                          -       A->Q  F     NA2X4          1  56.0   135    79    1335 
  g11179/Q                                          -       A->Q  F     BUX20         75 552.8   130   160    1496 
  neo430_imem_inst/g200316/Q                        -       B->Q  R     NO2I1X2        7  73.6   429   260    1756 
  neo430_imem_inst/g200300/Q                        -       A->Q  F     INX1           2  21.2   170   132    1888 
  neo430_imem_inst/g200198/Q                        -       A->Q  R     NO2X2          1  20.9   167   124    2012 
  neo430_imem_inst/g199451/Q                        -       A->Q  F     INX3          66 494.6   753   476    2489 
  neo430_imem_inst/g196510/Q                        -       B->Q  F     OR2X2         64 400.2   815   717    3206 
  neo430_imem_inst/g196337/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3452 
  neo430_imem_inst/RC_CG_HIER_INST6162/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3601 
  neo430_imem_inst/RC_CG_HIER_INST6162/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3601 
#------------------------------------------------------------------------------------------------------------------



Path 48: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6161/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3565                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          5  76.4   180   316     316 
  g11764/Q                                          -       A->Q  R     BUX8           9 103.2    80   110     426 
  g11761/Q                                          -       A->Q  F     INX2           4  33.3    82    68     494 
  g11711/Q                                          -       A->Q  R     NA2X1          1   9.1   127    86     579 
  g11555/Q                                          -       A->Q  R     AO21X1         1  10.6   124   187     766 
  g11421/Q                                          -       B->Q  F     NA2X1          1  12.3    98    76     843 
  g11342/Q                                          -       A->Q  R     NA2X2          1  14.6   121    79     921 
  g11285/Q                                          -       B->Q  R     AND2X4         1  22.8    73   110    1031 
  g11243/Q                                          -       B->Q  F     NA3X4          2  24.3   105    66    1097 
  g11208/Q                                          -       A->Q  R     NA2X4          1  18.0   108    68    1164 
  g11202/Q                                          -       A->Q  F     NA2X4          1  36.3    95    63    1227 
  g11197/Q                                          -       A->Q  F     BUX12         45 329.8   134   154    1381 
  neo430_imem_inst/g200305/Q                        -       B->Q  R     NO2X1          2  18.7   252   175    1556 
  neo430_imem_inst/g200294/Q                        -       A->Q  F     INX1           1  12.4   102    80    1637 
  neo430_imem_inst/g200286/Q                        -       A->Q  R     NO2X2          3  41.0   265   164    1800 
  neo430_imem_inst/g200273/Q                        -       A->Q  F     INX1           2  34.9   187   149    1949 
  neo430_imem_inst/g200195/Q                        -       B->Q  R     NO2X4         17 125.0   375   251    2200 
  neo430_imem_inst/g199389/Q                        -       A->Q  F     INX4          50 366.0   396   305    2505 
  neo430_imem_inst/g196487/Q                        -       B->Q  F     OR2X2         64 400.2   815   664    3170 
  neo430_imem_inst/g195097/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3416 
  neo430_imem_inst/RC_CG_HIER_INST6161/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3564 
  neo430_imem_inst/RC_CG_HIER_INST6161/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3565 
#------------------------------------------------------------------------------------------------------------------



Path 49: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6160/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3496                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  R     DFRQX4         4  61.2   156   302     302 
  g11777/Q                                          -       AN->Q R     NO2I1X4        6  75.3   248   223     526 
  g11689/Q                                          -       A->Q  F     INX3           3  34.0   100    79     605 
  g11611/Q                                          -       B->Q  F     OR2X4         11  91.9   132   200     805 
  g11466/Q                                          -       B->Q  R     NO2I1X1        1   9.8   162   126     931 
  g11360/Q                                          -       A->Q  F     NO2X1          1   9.9    90    66     997 
  g11265/Q                                          -       A->Q  R     NA2X1          1  18.1   194   126    1123 
  g11238/Q                                          -       A->Q  F     NO2X4          1  18.7    61    46    1169 
  g11219/Q                                          -       A->Q  R     NA3X4          2  26.8   149    76    1244 
  g11200/Q                                          -       A->Q  F     NA2X4          1  18.0   104    48    1292 
  g11184/Q                                          -       A->Q  R     NA2X4          8  56.9   166   110    1402 
  neo430_imem_inst/g200313/Q                        -       AN->Q R     NO2I1X1        2  26.8   338   252    1654 
  neo430_imem_inst/g200297/Q                        -       A->Q  F     INX1           1  12.4   119    89    1744 
  neo430_imem_inst/g200257/Q                        -       A->Q  R     NO2X2          5  68.0   399   242    1986 
  neo430_imem_inst/g199361/Q                        -       B->Q  R     AND2X4        13  88.3   192   196    2182 
  neo430_imem_inst/g199153/Q                        -       A->Q  F     INX1          48 353.9  1429   871    3053 
  neo430_imem_inst/g195091/Q                        -       B->Q  R     NO2X1          1   8.7   289   290    3342 
  neo430_imem_inst/RC_CG_HIER_INST6160/g7/Q         -       A->Q  R     OR2X1          1   9.4   112   154    3496 
  neo430_imem_inst/RC_CG_HIER_INST6160/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3496 
#------------------------------------------------------------------------------------------------------------------



Path 50: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6159/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3496                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  R     DFRQX4         4  61.2   156   302     302 
  g11777/Q                                          -       AN->Q R     NO2I1X4        6  75.3   248   223     526 
  g11689/Q                                          -       A->Q  F     INX3           3  34.0   100    79     605 
  g11611/Q                                          -       B->Q  F     OR2X4         11  91.9   132   200     805 
  g11466/Q                                          -       B->Q  R     NO2I1X1        1   9.8   162   126     931 
  g11360/Q                                          -       A->Q  F     NO2X1          1   9.9    90    66     997 
  g11265/Q                                          -       A->Q  R     NA2X1          1  18.1   194   126    1123 
  g11238/Q                                          -       A->Q  F     NO2X4          1  18.7    61    46    1169 
  g11219/Q                                          -       A->Q  R     NA3X4          2  26.8   149    76    1244 
  g11200/Q                                          -       A->Q  F     NA2X4          1  18.0   104    48    1292 
  g11184/Q                                          -       A->Q  R     NA2X4          8  56.9   166   110    1402 
  neo430_imem_inst/g200313/Q                        -       AN->Q R     NO2I1X1        2  26.8   338   252    1654 
  neo430_imem_inst/g200297/Q                        -       A->Q  F     INX1           1  12.4   119    89    1744 
  neo430_imem_inst/g200257/Q                        -       A->Q  R     NO2X2          5  68.0   399   242    1986 
  neo430_imem_inst/g199361/Q                        -       B->Q  R     AND2X4        13  88.3   192   196    2182 
  neo430_imem_inst/g199153/Q                        -       A->Q  F     INX1          48 353.9  1429   871    3053 
  neo430_imem_inst/g195148/Q                        -       B->Q  R     NO2X1          1   8.7   289   290    3342 
  neo430_imem_inst/RC_CG_HIER_INST6159/g7/Q         -       A->Q  R     OR2X1          1   9.4   112   154    3496 
  neo430_imem_inst/RC_CG_HIER_INST6159/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3496 
#------------------------------------------------------------------------------------------------------------------

