// Seed: 1701024960
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  string id_5;
  uwire  id_6 = 1;
  assign id_5 = "";
endmodule
module module_1 ();
  wire id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  module_0(
      id_13, id_5, id_8, id_5
  );
  wire id_15;
  tri  id_16 = 1'b0 == 1, id_17;
endmodule
