# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
# OpenFile {C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/JK_flip_flop/jk_flip_flop.v}
