
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -252.02

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.43

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.43

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[118]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3519.50    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.42    1.16    1.60 ^ gen_regfile_ff.register_file_i.rf_reg_q[118]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.60   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[118]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.96    1.96   library removal time
                                  1.96   data required time
-----------------------------------------------------------------------------
                                  1.96   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.81    0.02    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.02    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.17    0.01    0.01    0.09 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.09 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[118]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3519.50    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.42    1.16    1.60 ^ gen_regfile_ff.register_file_i.rf_reg_q[118]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.60   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[118]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.28    1.92   library recovery time
                                  1.92   data required time
-----------------------------------------------------------------------------
                                  1.92   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[159]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.43    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   27.11    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   39.62    0.02    0.04    0.17 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.02    0.01    0.17 ^ _16526_/A (BUF_X2)
    10   45.42    0.05    0.07    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.01    0.25 ^ _16527_/A (BUF_X2)
    19   61.08    0.07    0.09    0.35 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.07    0.00    0.35 ^ _18242_/A (BUF_X2)
    10   17.52    0.02    0.05    0.40 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.40 ^ _18263_/A (BUF_X2)
    10   37.07    0.04    0.06    0.46 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.46 ^ _18344_/A (BUF_X2)
    10   28.72    0.03    0.06    0.52 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.53 ^ _18468_/S (MUX2_X1)
     1    1.16    0.01    0.06    0.59 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.59 v _18469_/B (MUX2_X1)
     1    2.53    0.01    0.06    0.65 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.65 v _18470_/B (MUX2_X1)
     1    2.66    0.01    0.06    0.71 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.71 v _18471_/B1 (AOI21_X1)
     8   34.60    0.16    0.18    0.89 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.02    0.91 ^ _20600_/A (MUX2_X1)
     7   23.79    0.05    0.11    1.02 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.06    0.01    1.03 ^ _20998_/A (BUF_X1)
    10   21.72    0.05    0.08    1.11 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.11 ^ _21067_/A2 (NAND2_X1)
     1    3.50    0.02    0.03    1.13 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.13 v _30197_/B (FA_X1)
     1    4.26    0.02    0.13    1.26 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.26 ^ _30199_/A (FA_X1)
     1    4.08    0.02    0.09    1.35 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.35 v _30202_/B (FA_X1)
     1    5.00    0.02    0.13    1.48 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.48 ^ _30207_/A (FA_X1)
     1    5.04    0.02    0.10    1.58 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.58 v _30211_/A (FA_X1)
     1    3.90    0.02    0.12    1.70 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.70 ^ _30212_/A (FA_X1)
     1    1.58    0.01    0.09    1.79 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.79 v _21502_/A (INV_X1)
     1    3.32    0.01    0.02    1.81 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.81 ^ _30538_/A (HA_X1)
     1    1.13    0.02    0.04    1.85 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.85 ^ _23588_/A (BUF_X1)
     5    8.62    0.02    0.04    1.89 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.89 ^ _23632_/A2 (NAND3_X1)
     1    1.74    0.02    0.02    1.92 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.92 v _23633_/A3 (NOR3_X1)
     2    4.30    0.04    0.07    1.99 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.99 ^ _23682_/A2 (NOR2_X1)
     1    3.13    0.01    0.02    2.01 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.01 v _23683_/B2 (AOI21_X2)
     5   11.39    0.04    0.05    2.06 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.06 ^ _23908_/A3 (AND4_X1)
     2    3.80    0.02    0.07    2.13 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.13 ^ _23966_/A1 (NOR2_X1)
     1    3.17    0.01    0.01    2.15 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.15 v _23969_/B2 (AOI221_X2)
     2    4.57    0.05    0.08    2.23 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.23 ^ _23970_/B (XNOR2_X1)
     1    3.72    0.03    0.05    2.28 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.28 ^ _23971_/B (MUX2_X1)
     2    6.55    0.02    0.05    2.33 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.33 ^ _23972_/B2 (AOI221_X2)
     1    4.79    0.03    0.03    2.36 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.36 v _23981_/A1 (NOR4_X2)
     4   20.86    0.12    0.14    2.50 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.12    0.01    2.51 ^ _23982_/A (BUF_X2)
    10   19.70    0.03    0.05    2.56 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.03    0.00    2.57 ^ _24165_/B2 (OAI21_X1)
     1    1.43    0.01    0.02    2.59 v _24165_/ZN (OAI21_X1)
                                         _01345_ (net)
                  0.01    0.00    2.59 v gen_regfile_ff.register_file_i.rf_reg_q[159]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.59   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[159]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.59   data arrival time
-----------------------------------------------------------------------------
                                 -0.43   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[118]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3519.50    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.42    1.16    1.60 ^ gen_regfile_ff.register_file_i.rf_reg_q[118]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.60   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[118]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.28    1.92   library recovery time
                                  1.92   data required time
-----------------------------------------------------------------------------
                                  1.92   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[159]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.43    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   27.11    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   39.62    0.02    0.04    0.17 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.02    0.01    0.17 ^ _16526_/A (BUF_X2)
    10   45.42    0.05    0.07    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.01    0.25 ^ _16527_/A (BUF_X2)
    19   61.08    0.07    0.09    0.35 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.07    0.00    0.35 ^ _18242_/A (BUF_X2)
    10   17.52    0.02    0.05    0.40 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.40 ^ _18263_/A (BUF_X2)
    10   37.07    0.04    0.06    0.46 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.46 ^ _18344_/A (BUF_X2)
    10   28.72    0.03    0.06    0.52 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.53 ^ _18468_/S (MUX2_X1)
     1    1.16    0.01    0.06    0.59 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.59 v _18469_/B (MUX2_X1)
     1    2.53    0.01    0.06    0.65 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.65 v _18470_/B (MUX2_X1)
     1    2.66    0.01    0.06    0.71 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.71 v _18471_/B1 (AOI21_X1)
     8   34.60    0.16    0.18    0.89 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.02    0.91 ^ _20600_/A (MUX2_X1)
     7   23.79    0.05    0.11    1.02 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.06    0.01    1.03 ^ _20998_/A (BUF_X1)
    10   21.72    0.05    0.08    1.11 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.11 ^ _21067_/A2 (NAND2_X1)
     1    3.50    0.02    0.03    1.13 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.13 v _30197_/B (FA_X1)
     1    4.26    0.02    0.13    1.26 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.26 ^ _30199_/A (FA_X1)
     1    4.08    0.02    0.09    1.35 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.35 v _30202_/B (FA_X1)
     1    5.00    0.02    0.13    1.48 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.48 ^ _30207_/A (FA_X1)
     1    5.04    0.02    0.10    1.58 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.58 v _30211_/A (FA_X1)
     1    3.90    0.02    0.12    1.70 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.70 ^ _30212_/A (FA_X1)
     1    1.58    0.01    0.09    1.79 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.79 v _21502_/A (INV_X1)
     1    3.32    0.01    0.02    1.81 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.81 ^ _30538_/A (HA_X1)
     1    1.13    0.02    0.04    1.85 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.85 ^ _23588_/A (BUF_X1)
     5    8.62    0.02    0.04    1.89 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.89 ^ _23632_/A2 (NAND3_X1)
     1    1.74    0.02    0.02    1.92 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.92 v _23633_/A3 (NOR3_X1)
     2    4.30    0.04    0.07    1.99 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.99 ^ _23682_/A2 (NOR2_X1)
     1    3.13    0.01    0.02    2.01 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.01 v _23683_/B2 (AOI21_X2)
     5   11.39    0.04    0.05    2.06 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.06 ^ _23908_/A3 (AND4_X1)
     2    3.80    0.02    0.07    2.13 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.13 ^ _23966_/A1 (NOR2_X1)
     1    3.17    0.01    0.01    2.15 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.15 v _23969_/B2 (AOI221_X2)
     2    4.57    0.05    0.08    2.23 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.23 ^ _23970_/B (XNOR2_X1)
     1    3.72    0.03    0.05    2.28 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.28 ^ _23971_/B (MUX2_X1)
     2    6.55    0.02    0.05    2.33 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.33 ^ _23972_/B2 (AOI221_X2)
     1    4.79    0.03    0.03    2.36 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.36 v _23981_/A1 (NOR4_X2)
     4   20.86    0.12    0.14    2.50 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.12    0.01    2.51 ^ _23982_/A (BUF_X2)
    10   19.70    0.03    0.05    2.56 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.03    0.00    2.57 ^ _24165_/B2 (OAI21_X1)
     1    1.43    0.01    0.02    2.59 v _24165_/ZN (OAI21_X1)
                                         _01345_ (net)
                  0.01    0.00    2.59 v gen_regfile_ff.register_file_i.rf_reg_q[159]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.59   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[159]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.59   data arrival time
-----------------------------------------------------------------------------
                                 -0.43   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.23   -0.03 (VIOLATED)
_24776_/ZN                              0.20    0.23   -0.03 (VIOLATED)
_23513_/ZN                              0.20    0.22   -0.02 (VIOLATED)
_20147_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_24776_/ZN                             16.02   31.65  -15.62 (VIOLATED)
_23513_/ZN                             13.81   27.84  -14.03 (VIOLATED)
_22217_/ZN                             23.23   36.37  -13.14 (VIOLATED)
_20440_/ZN                             10.47   22.57  -12.09 (VIOLATED)
_22089_/ZN                             23.23   35.02  -11.79 (VIOLATED)
_22284_/ZN                             23.23   34.70  -11.47 (VIOLATED)
_22176_/ZN                             23.23   34.21  -10.98 (VIOLATED)
_22344_/ZN                             23.23   34.02  -10.79 (VIOLATED)
_27512_/ZN                             23.23   33.60  -10.37 (VIOLATED)
_19183_/ZN                             26.70   36.29   -9.59 (VIOLATED)
_18055_/ZN                             28.99   38.51   -9.51 (VIOLATED)
_27504_/ZN                             23.23   32.62   -9.39 (VIOLATED)
_22052_/ZN                             23.23   32.52   -9.29 (VIOLATED)
_18471_/ZN                             25.33   34.60   -9.27 (VIOLATED)
_17048_/Z                              25.33   34.39   -9.06 (VIOLATED)
_22073_/ZN                             23.23   32.23   -9.00 (VIOLATED)
_20147_/ZN                             10.47   19.22   -8.75 (VIOLATED)
_22911_/ZN                             10.47   18.45   -7.98 (VIOLATED)
_25831_/ZN                             10.47   18.44   -7.97 (VIOLATED)
_27522_/ZN                             23.23   31.16   -7.93 (VIOLATED)
_19924_/ZN                             25.33   32.90   -7.57 (VIOLATED)
_20352_/ZN                             16.02   23.56   -7.54 (VIOLATED)
_20319_/Z                              25.33   32.72   -7.39 (VIOLATED)
_19731_/ZN                             26.02   33.37   -7.35 (VIOLATED)
_20890_/ZN                             16.02   23.19   -7.17 (VIOLATED)
_19553_/ZN                             26.02   33.11   -7.10 (VIOLATED)
_22133_/ZN                             23.23   30.33   -7.09 (VIOLATED)
_18215_/ZN                             26.02   32.64   -6.63 (VIOLATED)
_26507_/ZN                             13.01   19.59   -6.58 (VIOLATED)
_20318_/Z                              25.33   31.88   -6.55 (VIOLATED)
_18358_/ZN                             25.33   31.67   -6.34 (VIOLATED)
_19370_/ZN                             26.02   32.17   -6.15 (VIOLATED)
_17534_/ZN                             13.81   19.96   -6.15 (VIOLATED)
_18303_/ZN                             25.33   31.38   -6.05 (VIOLATED)
_20328_/ZN                             16.02   21.47   -5.45 (VIOLATED)
_18429_/ZN                             26.02   31.07   -5.06 (VIOLATED)
_18417_/ZN                             26.02   31.01   -4.99 (VIOLATED)
_23147_/ZN                             25.33   30.29   -4.96 (VIOLATED)
_17917_/ZN                             25.33   30.06   -4.73 (VIOLATED)
_18225_/ZN                             26.02   30.48   -4.47 (VIOLATED)
_18977_/ZN                             26.02   29.64   -3.63 (VIOLATED)
_22363_/ZN                             26.05   29.61   -3.56 (VIOLATED)
_18028_/ZN                             26.02   29.43   -3.42 (VIOLATED)
_24996_/ZN                             26.70   29.78   -3.08 (VIOLATED)
_19718_/ZN                             25.33   28.12   -2.79 (VIOLATED)
_19681_/ZN                             25.33   27.67   -2.34 (VIOLATED)
_20148_/ZN                             10.47   12.48   -2.01 (VIOLATED)
_28321_/ZN                             16.02   18.03   -2.00 (VIOLATED)
_17229_/ZN                             16.02   17.86   -1.84 (VIOLATED)
_21836_/ZN                             10.47   12.23   -1.76 (VIOLATED)
_27740_/ZN                             10.47   12.13   -1.65 (VIOLATED)
_20546_/ZN                             26.70   28.23   -1.53 (VIOLATED)
_17872_/ZN                             25.33   26.82   -1.49 (VIOLATED)
_26639_/ZN                             16.02   17.51   -1.48 (VIOLATED)
_27336_/ZN                             25.33   26.47   -1.14 (VIOLATED)
_17619_/ZN                             16.02   17.06   -1.04 (VIOLATED)
_23955_/ZN                             10.47   11.35   -0.87 (VIOLATED)
_17600_/ZN                             16.02   16.84   -0.82 (VIOLATED)
_23367_/ZN                             16.02   16.65   -0.63 (VIOLATED)
_18615_/ZN                             28.99   29.37   -0.37 (VIOLATED)
_19384_/ZN                             26.70   26.88   -0.17 (VIOLATED)
_23751_/ZN                             27.62   27.70   -0.08 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.03280496969819069

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.1652

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-15.623597145080566

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.9752

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 4

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 62

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1217

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1658

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[159]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16524_/Z (BUF_X4)
   0.04    0.17 ^ _16525_/Z (BUF_X4)
   0.08    0.24 ^ _16526_/Z (BUF_X2)
   0.10    0.35 ^ _16527_/Z (BUF_X2)
   0.05    0.40 ^ _18242_/Z (BUF_X2)
   0.06    0.46 ^ _18263_/Z (BUF_X2)
   0.06    0.52 ^ _18344_/Z (BUF_X2)
   0.06    0.59 v _18468_/Z (MUX2_X1)
   0.06    0.65 v _18469_/Z (MUX2_X1)
   0.06    0.71 v _18470_/Z (MUX2_X1)
   0.18    0.89 ^ _18471_/ZN (AOI21_X1)
   0.13    1.02 ^ _20600_/Z (MUX2_X1)
   0.09    1.11 ^ _20998_/Z (BUF_X1)
   0.03    1.13 v _21067_/ZN (NAND2_X1)
   0.13    1.26 ^ _30197_/S (FA_X1)
   0.09    1.35 v _30199_/S (FA_X1)
   0.13    1.48 ^ _30202_/S (FA_X1)
   0.10    1.58 v _30207_/S (FA_X1)
   0.12    1.70 ^ _30211_/S (FA_X1)
   0.09    1.79 v _30212_/S (FA_X1)
   0.02    1.81 ^ _21502_/ZN (INV_X1)
   0.04    1.85 ^ _30538_/S (HA_X1)
   0.04    1.89 ^ _23588_/Z (BUF_X1)
   0.02    1.92 v _23632_/ZN (NAND3_X1)
   0.07    1.99 ^ _23633_/ZN (NOR3_X1)
   0.02    2.01 v _23682_/ZN (NOR2_X1)
   0.05    2.06 ^ _23683_/ZN (AOI21_X2)
   0.07    2.13 ^ _23908_/ZN (AND4_X1)
   0.01    2.15 v _23966_/ZN (NOR2_X1)
   0.08    2.23 ^ _23969_/ZN (AOI221_X2)
   0.05    2.28 ^ _23970_/ZN (XNOR2_X1)
   0.05    2.33 ^ _23971_/Z (MUX2_X1)
   0.03    2.36 v _23972_/ZN (AOI221_X2)
   0.14    2.50 ^ _23981_/ZN (NOR4_X2)
   0.06    2.56 ^ _23982_/Z (BUF_X2)
   0.02    2.59 v _24165_/ZN (OAI21_X1)
   0.00    2.59 v gen_regfile_ff.register_file_i.rf_reg_q[159]$_DFFE_PN0P_/D (DFFR_X1)
           2.59   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[159]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.59   data arrival time
---------------------------------------------------------
          -0.43   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.09 v _28337_/ZN (OAI22_X1)
   0.00    0.09 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.09   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.09   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5858

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.4274

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-16.528734

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.51e-03   1.56e-04   1.30e-02  16.6%
Combinational          2.99e-02   3.49e-02   4.29e-04   6.52e-02  83.0%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.68e-02   5.85e-04   7.86e-02 100.0%
                          52.4%      46.8%       0.7%
