
*** Running vivado
    with args -log VGAController.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGAController.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source VGAController.tcl -notrace
Command: synth_design -top VGAController -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 70092
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1248.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/sources_1/imports/PongGameVHDL-master/VGAController.vhd:18]
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/sources_1/imports/PongGameVHDL-master/ClockDivider.vhd:12' bound to instance 'Component1' of component 'ClockDivider' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/sources_1/imports/PongGameVHDL-master/VGAController.vhd:34]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/sources_1/imports/PongGameVHDL-master/ClockDivider.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/sources_1/imports/PongGameVHDL-master/ClockDivider.vhd:17]
INFO: [Synth 8-3491] module 'Sync' declared at 'C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/sources_1/imports/PongGameVHDL-master/Sync.vhd:15' bound to instance 'Component2' of component 'Sync' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/sources_1/imports/PongGameVHDL-master/VGAController.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Sync' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/sources_1/imports/PongGameVHDL-master/Sync.vhd:22]
INFO: [Synth 8-3491] module 'BallController' declared at 'C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/sources_1/imports/PongGameVHDL-master/BallController.vhd:14' bound to instance 'ballControl' of component 'BallController' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/sources_1/imports/PongGameVHDL-master/Sync.vhd:58]
INFO: [Synth 8-638] synthesizing module 'BallController' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/sources_1/imports/PongGameVHDL-master/BallController.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element wallHorizontalBounce_reg was removed.  [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/sources_1/imports/PongGameVHDL-master/BallController.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element paddleSurfaceBounce_reg was removed.  [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/sources_1/imports/PongGameVHDL-master/BallController.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element paddleSideBounce_reg was removed.  [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/sources_1/imports/PongGameVHDL-master/BallController.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element paddleAISurfaceBounce_reg was removed.  [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/sources_1/imports/PongGameVHDL-master/BallController.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element paddleAISideBounce_reg was removed.  [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/sources_1/imports/PongGameVHDL-master/BallController.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'BallController' (2#1) [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/sources_1/imports/PongGameVHDL-master/BallController.vhd:23]
WARNING: [Synth 8-3848] Net frameVisible in module/entity Sync does not have driver. [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/sources_1/imports/PongGameVHDL-master/Sync.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Sync' (3#1) [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/sources_1/imports/PongGameVHDL-master/Sync.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (4#1) [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/sources_1/imports/PongGameVHDL-master/VGAController.vhd:18]
WARNING: [Synth 8-7129] Port upButton in module VGAController is either unconnected or has no load
WARNING: [Synth 8-7129] Port downButton in module VGAController is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1248.223 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1248.223 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1248.223 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1248.223 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/constrs_1/imports/PongGameVHDL-master/Constraints.xdc]
Finished Parsing XDC File [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/constrs_1/imports/PongGameVHDL-master/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.srcs/constrs_1/imports/PongGameVHDL-master/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGAController_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGAController_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1259.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1259.098 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1259.098 ; gain = 10.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1259.098 ; gain = 10.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1259.098 ; gain = 10.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1259.098 ; gain = 10.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 26    
	   2 Input   31 Bit       Adders := 22    
	   2 Input   11 Bit       Adders := 3     
	   3 Input   11 Bit       Adders := 17    
	   4 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 55    
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   6 Input   12 Bit        Muxes := 1     
	   9 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port upButton in module VGAController is either unconnected or has no load
WARNING: [Synth 8-7129] Port downButton in module VGAController is either unconnected or has no load
INFO: [Synth 8-5546] ROM "message[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result1[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gameLabel[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result2[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "paddleWidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP paddleAIRight4, operation Mode is: A*B.
DSP Report: operator paddleAIRight4 is absorbed into DSP paddleAIRight4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:01:56 . Memory (MB): peak = 1259.098 ; gain = 10.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Sync        | logo[0]    | 256x143       | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Sync        | A*B         | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:02:24 . Memory (MB): peak = 1259.098 ; gain = 10.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:02:26 . Memory (MB): peak = 1259.098 ; gain = 10.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:02:28 . Memory (MB): peak = 1328.480 ; gain = 80.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:02:31 . Memory (MB): peak = 1343.309 ; gain = 95.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:02:31 . Memory (MB): peak = 1343.309 ; gain = 95.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:02:31 . Memory (MB): peak = 1343.309 ; gain = 95.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:02:31 . Memory (MB): peak = 1343.309 ; gain = 95.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:02:31 . Memory (MB): peak = 1343.309 ; gain = 95.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:02:31 . Memory (MB): peak = 1343.309 ; gain = 95.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     3|
|2     |CARRY4  |   324|
|3     |DSP48E1 |     1|
|4     |LUT1    |   399|
|5     |LUT2    |   156|
|6     |LUT3    |   169|
|7     |LUT4    |   430|
|8     |LUT5    |   423|
|9     |LUT6    |  1939|
|10    |MUXF7   |   381|
|11    |MUXF8   |   103|
|12    |FDRE    |   217|
|13    |FDSE    |    45|
|14    |IBUF    |     6|
|15    |OBUF    |    14|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:02:31 . Memory (MB): peak = 1343.309 ; gain = 95.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:02:30 . Memory (MB): peak = 1343.309 ; gain = 84.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:02:32 . Memory (MB): peak = 1343.309 ; gain = 95.086
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1343.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 809 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1343.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 874a4180
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:02:45 . Memory (MB): peak = 1343.309 ; gain = 95.086
INFO: [Common 17-1381] The checkpoint 'C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/TEST/TEST.runs/synth_1/VGAController.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGAController_utilization_synth.rpt -pb VGAController_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 12:20:29 2023...
