Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  c:/altera/14.1/quartus/bin64/
Quartus sim root      :  c:/altera/14.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  ula.vho
Sim SDF file          :  ula__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/altera/14.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File ula_run_msim_gate_vhdl.do already exists - backing up current file as ula_run_msim_gate_vhdl.do.bak11
Probing transcript
ModelSim-Altera Info: # Reading C:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do ula_run_msim_gate_vhdl.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
ModelSim-Altera Info: # vmap -modelsim_quiet work gate_work 
ModelSim-Altera Info: # Copying C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Warning: # ** Warning: Copied C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
ModelSim-Altera Info: #          Updated modelsim.ini.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {ula.vho}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
ModelSim-Altera Info: # Start time: 16:28:40 on Jun 28,2018
ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work ula.vho 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package altera_lnsim_components
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package cyclonev_atom_pack
ModelSim-Altera Info: # -- Loading package cyclonev_components
ModelSim-Altera Info: # -- Compiling entity teste
ModelSim-Altera Info: # -- Compiling architecture structure of teste
ModelSim-Altera Info: # End time: 16:28:40 on Jun 28,2018, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: vsim work.teste
ModelSim-Altera Info: # vsim -gui -l msim_transcript -do "ula_run_msim_gate_vhdl.do" 
ModelSim-Altera Info: # Start time: 16:28:43 on Jun 28,2018
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading altera_lnsim.altera_lnsim_components
ModelSim-Altera Info: # Loading ieee.vital_timing(body)
ModelSim-Altera Info: # Loading ieee.vital_primitives(body)
ModelSim-Altera Info: # Loading cyclonev.cyclonev_atom_pack(body)
ModelSim-Altera Info: # Loading cyclonev.cyclonev_components
ModelSim-Altera Info: # Loading work.teste(structure)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading cyclonev.cyclonev_io_obuf(arch)
ModelSim-Altera Info: # Loading cyclonev.cyclonev_io_ibuf(arch)
ModelSim-Altera Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
ModelSim-Altera Info: add wave -position insertpoint  \
ModelSim-Altera Info: sim:/teste/SW
ModelSim-Altera Info: add wave -position insertpoint  \
ModelSim-Altera Info: sim:/teste/MUL
ModelSim-Altera Info: force -freeze sim:/teste/SW 01110010 0
ModelSim-Altera Info: run
ModelSim-Altera Info: force -freeze sim:/teste/SW 11100010 0
ModelSim-Altera Info: run
ModelSim-Altera Info: # End time: 16:29:42 on Jun 28,2018, Elapsed time: 0:00:59
ModelSim-Altera Info: # Errors: 0, Warnings: 0
Info: NativeLink simulation flow was successful
