Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto dc2a5841672a4dba9d5cd424956b55b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sources_1/new/top.v:56]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
