Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Dec  3 11:53:53 2024
| Host         : WinLab running 64-bit major release  (build 9200)
| Command      : report_drc -file intConv_drc_routed.rpt -pb intConv_drc_routed.pb -rpx intConv_drc_routed.rpx
| Design       : intConv
| Device       : xc7a35tcpg236-2L
| Speed File   : -2L
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 1
+----------+----------+-------------------+--------+
| Rule     | Severity | Description       | Checks |
+----------+----------+-------------------+--------+
| PDRC-153 | Warning  | Gated clock check | 1      |
+----------+----------+-------------------+--------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net uut/E[0] is a gated clock net sourced by a combinational pin uut/product_reg[7]_i_1/O, cell uut/product_reg[7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


