{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510607855912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510607855921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 16:17:35 2017 " "Processing started: Mon Nov 13 16:17:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510607855921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607855921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607855921 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1510607856055 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1510607856055 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510607856392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510607856392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510607864341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607864341 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE0_NANO.v(107) " "Verilog HDL Module Instantiation warning at DE0_NANO.v(107): ignored dangling comma in List of Port Connections" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 107 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1510607864349 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE0_NANO DE0_NANO.v(32) " "Verilog Module Declaration warning at DE0_NANO.v(32): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE0_NANO\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 32 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510607864350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510607864352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607864352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510607866127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866127 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510607866256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 DE0_NANO.v(207) " "Verilog HDL assignment warning at DE0_NANO.v(207): truncated value with size 10 to match size of target (5)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510607866269 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 DE0_NANO.v(208) " "Verilog HDL assignment warning at DE0_NANO.v(208): truncated value with size 10 to match size of target (5)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510607866269 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LAST_POS DE0_NANO.v(173) " "Verilog HDL Always Construct warning at DE0_NANO.v(173): inferring latch(es) for variable \"LAST_POS\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1510607866271 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7..1\] DE0_NANO.v(48) " "Output port \"LED\[7..1\]\" at DE0_NANO.v(48) has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510607866273 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[0\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[0\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866275 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[0\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[0\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866275 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[0\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[0\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866275 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[1\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[1\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866275 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[1\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[1\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866278 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[1\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[1\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866278 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[2\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[2\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866278 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[2\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[2\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866279 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[2\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[2\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866279 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[3\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[3\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866279 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[3\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[3\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866279 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[3\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[3\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866279 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[4\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[4\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866279 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[4\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[4\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866279 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[4\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[4\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866279 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[5\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[5\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866279 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[5\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[5\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[5\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[5\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[6\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[6\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[6\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[6\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[6\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[6\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[7\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[7\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[7\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[7\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[7\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[7\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[8\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[8\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[8\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[8\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[8\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[8\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[9\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[9\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[9\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[9\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[9\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[9\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[10\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[10\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[10\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[10\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[10\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[10\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[0\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[0\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[0\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[0\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[0\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[0\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[1\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[1\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[1\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[1\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866287 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[1\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[1\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866287 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[2\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[2\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866287 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[2\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[2\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[2\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[2\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[3\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[3\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[3\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[3\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[3\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[3\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[4\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[4\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[4\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[4\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[4\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[4\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[5\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[5\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[5\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[5\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[5\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[5\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[6\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[6\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[6\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[6\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866293 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[6\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[6\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866293 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[7\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[7\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866293 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[7\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[7\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866293 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[7\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[7\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866293 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[8\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[8\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866293 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[8\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[8\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866293 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[8\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[8\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866293 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[9\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[9\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866293 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[9\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[9\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866293 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[9\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[9\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866293 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[10\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[10\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866293 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[10\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[10\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[10\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[10\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[0\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[0\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[0\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[0\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[0\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[0\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[1\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[1\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[1\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[1\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[1\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[1\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[2\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[2\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[2\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[2\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[2\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[2\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[3\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[3\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[3\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[3\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866300 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[3\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[3\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866300 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[4\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[4\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866300 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[4\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[4\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866300 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[4\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[4\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866300 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[5\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[5\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866300 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[5\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[5\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866300 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[5\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[5\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866300 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[6\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[6\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866300 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[6\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[6\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866300 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[6\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[6\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866300 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[7\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[7\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[7\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[7\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[7\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[7\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[8\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[8\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[8\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[8\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[8\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[8\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[9\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[9\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[9\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[9\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[9\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[9\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[10\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[10\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[10\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[10\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[10\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[10\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[0\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[0\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866306 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[0\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[0\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866306 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[0\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[0\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866306 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[1\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[1\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866306 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[1\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[1\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866306 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[1\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[1\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866306 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[2\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[2\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866306 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[2\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[2\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866306 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[2\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[2\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866306 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[3\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[3\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866306 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[3\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[3\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866306 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[3\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[3\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866306 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[4\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[4\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866309 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[4\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[4\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866309 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[4\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[4\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866309 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[5\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[5\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866309 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[5\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[5\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866309 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[5\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[5\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866309 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[6\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[6\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866309 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[6\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[6\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866309 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[6\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[6\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866309 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[7\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[7\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866309 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[7\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[7\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866309 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[7\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[7\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866309 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[8\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[8\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[8\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[8\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[8\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[8\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[9\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[9\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[9\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[9\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[9\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[9\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[10\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[10\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[10\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[10\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[10\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[10\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[0\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[0\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[0\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[0\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[0\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[0\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[1\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[1\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[1\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[1\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[1\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[1\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[2\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[2\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[2\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[2\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[2\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[2\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[3\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[3\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[3\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[3\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[3\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[3\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[4\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[4\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[4\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[4\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866317 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[4\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[4\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866317 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[5\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[5\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[5\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[5\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[5\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[5\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[6\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[6\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[6\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[6\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[6\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[6\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[7\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[7\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[7\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[7\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[7\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[7\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[8\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[8\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[8\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[8\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[8\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[8\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[9\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[9\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[9\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[9\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[9\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[9\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[10\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[10\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[10\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[10\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[10\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[10\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[0\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[0\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[0\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[0\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[0\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[0\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866323 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[1\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[1\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866323 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[1\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[1\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866323 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[1\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[1\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866323 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[2\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[2\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866326 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[2\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[2\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866326 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[2\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[2\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866326 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[3\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[3\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866326 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[3\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[3\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866326 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[3\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[3\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866326 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[4\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[4\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866327 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[4\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[4\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866327 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[4\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[4\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866327 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[5\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[5\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866327 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[5\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[5\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866327 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[5\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[5\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866327 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[6\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[6\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[6\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[6\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[6\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[6\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[7\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[7\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[7\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[7\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[7\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[7\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866360 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[8\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[8\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866360 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[8\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[8\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866360 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[8\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[8\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866360 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[9\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[9\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866360 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[9\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[9\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866360 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[9\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[9\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866360 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[10\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[10\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866361 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[10\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[10\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866361 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[10\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[10\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[0\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[0\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[0\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[0\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[0\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[0\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[1\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[1\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[1\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[1\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[1\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[1\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[2\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[2\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[2\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[2\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[2\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[2\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[3\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[3\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866363 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[3\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[3\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866363 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[3\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[3\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866364 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[4\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[4\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866364 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[4\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[4\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866364 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[4\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[4\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866364 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[5\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[5\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866364 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[5\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[5\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866364 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[5\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[5\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866364 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[6\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[6\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866364 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[6\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[6\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866364 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[6\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[6\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866364 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[7\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[7\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866366 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[7\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[7\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866366 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[7\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[7\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866366 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[8\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[8\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866367 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[8\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[8\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866367 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[8\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[8\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866367 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[9\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[9\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866367 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[9\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[9\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866367 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[9\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[9\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866367 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[10\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[10\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866367 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[10\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[10\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866367 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[10\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[10\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866367 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[0\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[0\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866368 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[0\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[0\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866368 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[0\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[0\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866369 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[1\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[1\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866369 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[1\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[1\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866369 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[1\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[1\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866369 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[2\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[2\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866369 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[2\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[2\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866369 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[2\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[2\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866369 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[3\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[3\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866369 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[3\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[3\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866369 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[3\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[3\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866369 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[4\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[4\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[4\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[4\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[4\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[4\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[5\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[5\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[5\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[5\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[5\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[5\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[6\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[6\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[6\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[6\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[6\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[6\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[7\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[7\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[7\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[7\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[7\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[7\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[8\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[8\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[8\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[8\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[8\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[8\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[9\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[9\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[9\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[9\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[9\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[9\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[10\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[10\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[10\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[10\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[10\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[10\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[0\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[0\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[0\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[0\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[0\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[0\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[1\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[1\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866375 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[1\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[1\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866375 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[1\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[1\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866375 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[2\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[2\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866375 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[2\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[2\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866376 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[2\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[2\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866376 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[3\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[3\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866376 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[3\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[3\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866376 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[3\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[3\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866376 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[4\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[4\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866376 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[4\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[4\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866376 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[4\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[4\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866377 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[5\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[5\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866377 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[5\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[5\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866377 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[5\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[5\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866377 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[6\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[6\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866377 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[6\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[6\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866377 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[6\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[6\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866377 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[7\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[7\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866377 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[7\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[7\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[7\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[7\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[8\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[8\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[8\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[8\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[8\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[8\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866379 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[9\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[9\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866379 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[9\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[9\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866379 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[9\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[9\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866379 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[10\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[10\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866379 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[10\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[10\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866380 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[10\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[10\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866380 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LAST_POS\[3\] DE0_NANO.v(173) " "Inferred latch for \"LAST_POS\[3\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866380 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LAST_POS\[4\] DE0_NANO.v(173) " "Inferred latch for \"LAST_POS\[4\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866380 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LAST_POS\[5\] DE0_NANO.v(173) " "Inferred latch for \"LAST_POS\[5\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866380 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LAST_POS\[6\] DE0_NANO.v(173) " "Inferred latch for \"LAST_POS\[6\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866380 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LAST_POS\[7\] DE0_NANO.v(173) " "Inferred latch for \"LAST_POS\[7\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866380 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LAST_POS\[8\] DE0_NANO.v(173) " "Inferred latch for \"LAST_POS\[8\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866380 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LAST_POS\[9\] DE0_NANO.v(173) " "Inferred latch for \"LAST_POS\[9\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866382 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LAST_POS\[10\] DE0_NANO.v(173) " "Inferred latch for \"LAST_POS\[10\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866382 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"colors\[0\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866382 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"colors\[0\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866382 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"colors\[0\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866382 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[3\] DE0_NANO.v(173) " "Inferred latch for \"colors\[0\]\[3\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866382 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[4\] DE0_NANO.v(173) " "Inferred latch for \"colors\[0\]\[4\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866382 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[5\] DE0_NANO.v(173) " "Inferred latch for \"colors\[0\]\[5\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866382 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[6\] DE0_NANO.v(173) " "Inferred latch for \"colors\[0\]\[6\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866382 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[7\] DE0_NANO.v(173) " "Inferred latch for \"colors\[0\]\[7\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866382 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"colors\[1\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866382 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"colors\[1\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866382 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"colors\[1\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[3\] DE0_NANO.v(173) " "Inferred latch for \"colors\[1\]\[3\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866385 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[4\] DE0_NANO.v(173) " "Inferred latch for \"colors\[1\]\[4\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866385 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[5\] DE0_NANO.v(173) " "Inferred latch for \"colors\[1\]\[5\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866385 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[6\] DE0_NANO.v(173) " "Inferred latch for \"colors\[1\]\[6\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866385 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[7\] DE0_NANO.v(173) " "Inferred latch for \"colors\[1\]\[7\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866385 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"colors\[2\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866385 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"colors\[2\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866385 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"colors\[2\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866385 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[3\] DE0_NANO.v(173) " "Inferred latch for \"colors\[2\]\[3\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866385 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[4\] DE0_NANO.v(173) " "Inferred latch for \"colors\[2\]\[4\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866385 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[5\] DE0_NANO.v(173) " "Inferred latch for \"colors\[2\]\[5\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866385 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[6\] DE0_NANO.v(173) " "Inferred latch for \"colors\[2\]\[6\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866385 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[7\] DE0_NANO.v(173) " "Inferred latch for \"colors\[2\]\[7\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"colors\[3\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"colors\[3\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"colors\[3\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[3\] DE0_NANO.v(173) " "Inferred latch for \"colors\[3\]\[3\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[4\] DE0_NANO.v(173) " "Inferred latch for \"colors\[3\]\[4\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[5\] DE0_NANO.v(173) " "Inferred latch for \"colors\[3\]\[5\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[6\] DE0_NANO.v(173) " "Inferred latch for \"colors\[3\]\[6\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[7\] DE0_NANO.v(173) " "Inferred latch for \"colors\[3\]\[7\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"colors\[4\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"colors\[4\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"colors\[4\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[3\] DE0_NANO.v(173) " "Inferred latch for \"colors\[4\]\[3\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866389 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[4\] DE0_NANO.v(173) " "Inferred latch for \"colors\[4\]\[4\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866389 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[5\] DE0_NANO.v(173) " "Inferred latch for \"colors\[4\]\[5\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866389 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[6\] DE0_NANO.v(173) " "Inferred latch for \"colors\[4\]\[6\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866389 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[7\] DE0_NANO.v(173) " "Inferred latch for \"colors\[4\]\[7\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607866389 "|DE0_NANO"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "my_grid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"my_grid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1510607866400 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wall_grid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wall_grid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1510607866400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_DRIVER VGA_DRIVER:driver " "Elaborating entity \"VGA_DRIVER\" for hierarchy \"VGA_DRIVER:driver\"" {  } { { "DE0_NANO.v" "driver" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510607866514 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(71) " "Verilog HDL assignment warning at VGA_DRIVER.v(71): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/VGA_DRIVER.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510607866515 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(75) " "Verilog HDL assignment warning at VGA_DRIVER.v(75): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/VGA_DRIVER.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510607866515 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:slave " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:slave\"" {  } { { "DE0_NANO.v" "slave" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510607866516 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "DE0_NANO.v" "Div0" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 207 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607867049 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "DE0_NANO.v" "Div1" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 208 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607867049 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1510607867049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 207 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510607867083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510607867083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510607867083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510607867083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510607867083 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 207 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510607867083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "D:/3400 Lab 4/lab4/FPGA/db/lpm_divide_uim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510607867125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607867125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/3400 Lab 4/lab4/FPGA/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510607867143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607867143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "D:/3400 Lab 4/lab4/FPGA/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510607867164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607867164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/3400 Lab 4/lab4/FPGA/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510607867220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607867220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/3400 Lab 4/lab4/FPGA/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510607867256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607867256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 208 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510607867265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510607867265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510607867265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510607867265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510607867265 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 208 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510607867265 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1510607867453 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[5\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607867487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[7\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607867487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[9\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607867487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[11\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607867487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[13\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607867487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[15\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607867487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[17\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607867487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[19\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607867487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[21\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607867487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[23\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607867487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[28\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607867487 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1510607867487 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[26\] " "bidirectional pin \"GPIO_1_D\[26\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[30\] " "bidirectional pin \"GPIO_1_D\[30\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[32\] " "bidirectional pin \"GPIO_1_D\[32\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[0\] " "bidirectional pin \"GPIO_0_D\[0\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[1\] " "bidirectional pin \"GPIO_0_D\[1\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[2\] " "bidirectional pin \"GPIO_0_D\[2\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[3\] " "bidirectional pin \"GPIO_0_D\[3\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[4\] " "bidirectional pin \"GPIO_0_D\[4\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[6\] " "bidirectional pin \"GPIO_0_D\[6\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[8\] " "bidirectional pin \"GPIO_0_D\[8\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[10\] " "bidirectional pin \"GPIO_0_D\[10\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[12\] " "bidirectional pin \"GPIO_0_D\[12\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[14\] " "bidirectional pin \"GPIO_0_D\[14\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[16\] " "bidirectional pin \"GPIO_0_D\[16\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[18\] " "bidirectional pin \"GPIO_0_D\[18\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[20\] " "bidirectional pin \"GPIO_0_D\[20\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[22\] " "bidirectional pin \"GPIO_0_D\[22\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[24\] " "bidirectional pin \"GPIO_0_D\[24\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[25\] " "bidirectional pin \"GPIO_0_D\[25\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[26\] " "bidirectional pin \"GPIO_0_D\[26\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[27\] " "bidirectional pin \"GPIO_0_D\[27\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[28\] " "bidirectional pin \"GPIO_0_D\[28\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[29\] " "bidirectional pin \"GPIO_0_D\[29\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[30\] " "bidirectional pin \"GPIO_0_D\[30\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[31\] " "bidirectional pin \"GPIO_0_D\[31\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[32\] " "bidirectional pin \"GPIO_0_D\[32\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[33\] " "bidirectional pin \"GPIO_0_D\[33\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[0\] " "bidirectional pin \"GPIO_1_D\[0\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[1\] " "bidirectional pin \"GPIO_1_D\[1\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[2\] " "bidirectional pin \"GPIO_1_D\[2\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[3\] " "bidirectional pin \"GPIO_1_D\[3\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[4\] " "bidirectional pin \"GPIO_1_D\[4\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[5\] " "bidirectional pin \"GPIO_1_D\[5\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[6\] " "bidirectional pin \"GPIO_1_D\[6\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[7\] " "bidirectional pin \"GPIO_1_D\[7\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[8\] " "bidirectional pin \"GPIO_1_D\[8\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[9\] " "bidirectional pin \"GPIO_1_D\[9\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[10\] " "bidirectional pin \"GPIO_1_D\[10\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[11\] " "bidirectional pin \"GPIO_1_D\[11\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[12\] " "bidirectional pin \"GPIO_1_D\[12\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[13\] " "bidirectional pin \"GPIO_1_D\[13\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[14\] " "bidirectional pin \"GPIO_1_D\[14\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[15\] " "bidirectional pin \"GPIO_1_D\[15\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[16\] " "bidirectional pin \"GPIO_1_D\[16\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[17\] " "bidirectional pin \"GPIO_1_D\[17\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[18\] " "bidirectional pin \"GPIO_1_D\[18\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[19\] " "bidirectional pin \"GPIO_1_D\[19\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[20\] " "bidirectional pin \"GPIO_1_D\[20\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[21\] " "bidirectional pin \"GPIO_1_D\[21\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[22\] " "bidirectional pin \"GPIO_1_D\[22\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[23\] " "bidirectional pin \"GPIO_1_D\[23\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[24\] " "bidirectional pin \"GPIO_1_D\[24\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[25\] " "bidirectional pin \"GPIO_1_D\[25\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[27\] " "bidirectional pin \"GPIO_1_D\[27\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[29\] " "bidirectional pin \"GPIO_1_D\[29\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[31\] " "bidirectional pin \"GPIO_1_D\[31\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[33\] " "bidirectional pin \"GPIO_1_D\[33\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607867490 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1510607867490 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[5\]~synth " "Node \"GPIO_0_D\[5\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607867544 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[7\]~synth " "Node \"GPIO_0_D\[7\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607867544 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[9\]~synth " "Node \"GPIO_0_D\[9\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607867544 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[11\]~synth " "Node \"GPIO_0_D\[11\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607867544 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[13\]~synth " "Node \"GPIO_0_D\[13\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607867544 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[15\]~synth " "Node \"GPIO_0_D\[15\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607867544 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[17\]~synth " "Node \"GPIO_0_D\[17\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607867544 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[19\]~synth " "Node \"GPIO_0_D\[19\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607867544 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[21\]~synth " "Node \"GPIO_0_D\[21\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607867544 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[23\]~synth " "Node \"GPIO_0_D\[23\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607867544 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[28\]~synth " "Node \"GPIO_1_D\[28\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607867544 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1510607867544 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510607867545 "|DE0_NANO|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510607867545 "|DE0_NANO|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510607867545 "|DE0_NANO|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510607867545 "|DE0_NANO|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510607867545 "|DE0_NANO|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510607867545 "|DE0_NANO|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510607867545 "|DE0_NANO|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1510607867545 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1510607867602 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510607868431 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510607868431 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607868812 "|DE0_NANO|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607868812 "|DE0_NANO|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607868812 "|DE0_NANO|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607868812 "|DE0_NANO|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607868812 "|DE0_NANO|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607868812 "|DE0_NANO|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607868812 "|DE0_NANO|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607868812 "|DE0_NANO|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607868812 "|DE0_NANO|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1510607868812 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "337 " "Implemented 337 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510607868817 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510607868817 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "68 " "Implemented 68 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1510607868817 ""} { "Info" "ICUT_CUT_TM_LCELLS" "250 " "Implemented 250 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510607868817 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510607868817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "659 " "Peak virtual memory: 659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510607869010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 16:17:49 2017 " "Processing ended: Mon Nov 13 16:17:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510607869010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510607869010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510607869010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607869010 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1510607870217 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1510607870217 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1510607870262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510607870267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 16:17:49 2017 " "Processing started: Mon Nov 13 16:17:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510607870267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1510607870267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1510607870267 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1510607870349 ""}
{ "Info" "0" "" "Project  = DE0_NANO" {  } {  } 0 0 "Project  = DE0_NANO" 0 0 "Fitter" 0 0 1510607870349 ""}
{ "Info" "0" "" "Revision = DE0_NANO" {  } {  } 0 0 "Revision = DE0_NANO" 0 0 "Fitter" 0 0 1510607870349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1510607870499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1510607870501 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_NANO EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_NANO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1510607870509 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510607870549 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510607870549 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1510607870705 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1510607870709 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510607870780 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510607870780 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510607870780 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1510607870780 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1510607870781 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1510607870781 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1510607870781 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1510607870781 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1510607870783 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.SDC " "Reading SDC File: 'DE0_NANO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1510607871280 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1510607871281 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_25 " "Node: CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register led_counter\[0\] CLOCK_25 " "Register led_counter\[0\] is being clocked by CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1510607871282 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1510607871282 "|DE0_NANO|CLOCK_25"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1510607871284 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1510607871284 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510607871284 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510607871284 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510607871284 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1510607871284 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_25  " "Automatically promoted node CLOCK_25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510607871305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_25~0 " "Destination node CLOCK_25~0" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1510607871305 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1510607871305 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510607871305 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1510607871632 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510607871633 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510607871637 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510607871640 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510607871642 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1510607871643 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1510607871644 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1510607871644 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1510607871655 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1510607871656 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1510607871656 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SADDR " "Node \"ADC_SADDR\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDAT " "Node \"ADC_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDO " "Node \"EPCS_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA0 " "Node \"EPCS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DCLK " "Node \"EPCS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCSO " "Node \"EPCS_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[0\] " "Node \"GPIO_2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[10\] " "Node \"GPIO_2\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[11\] " "Node \"GPIO_2\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[12\] " "Node \"GPIO_2\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[1\] " "Node \"GPIO_2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[2\] " "Node \"GPIO_2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[3\] " "Node \"GPIO_2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[4\] " "Node \"GPIO_2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[5\] " "Node \"GPIO_2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[6\] " "Node \"GPIO_2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[7\] " "Node \"GPIO_2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[8\] " "Node \"GPIO_2\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[9\] " "Node \"GPIO_2\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[0\] " "Node \"GPIO_2_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[1\] " "Node \"GPIO_2_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[2\] " "Node \"GPIO_2_IN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT " "Node \"G_SENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510607871721 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1510607871721 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510607871746 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1510607871792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1510607872395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510607872454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1510607872468 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1510607872609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510607872609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1510607872880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X32_Y23 X42_Y34 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34" {  } { { "loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} { { 12 { 0 ""} 32 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1510607873545 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1510607873545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1510607873635 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1510607873635 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1510607873635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510607873641 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1510607873852 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510607873859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510607874014 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510607874014 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510607874315 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510607874646 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1510607874837 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "79 Cyclone IV E " "79 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO_1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO_1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0_D\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[0\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0_D\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[1\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0_D\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[2\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0_D\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[3\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0_D\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[4\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0_D\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[6\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0_D\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[8\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0_D\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[10\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0_D\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[12\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0_D\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[14\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0_D\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[16\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0_D\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[18\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0_D\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[20\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0_D\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[22\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0_D\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[24\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0_D\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[25\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0_D\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[26\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0_D\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[27\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0_D\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[28\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0_D\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[29\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0_D\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[30\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0_D\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[31\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0_D\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[32\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0_D\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[33\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[0\] 3.3-V LVTTL F13 " "Pin GPIO_1_D\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[0\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[1\] 3.3-V LVTTL T15 " "Pin GPIO_1_D\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[1\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[2\] 3.3-V LVTTL T14 " "Pin GPIO_1_D\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[2\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[3\] 3.3-V LVTTL T13 " "Pin GPIO_1_D\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[3\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[4\] 3.3-V LVTTL R13 " "Pin GPIO_1_D\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[4\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[5\] 3.3-V LVTTL T12 " "Pin GPIO_1_D\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[5\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[6\] 3.3-V LVTTL R12 " "Pin GPIO_1_D\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[6\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[7\] 3.3-V LVTTL T11 " "Pin GPIO_1_D\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[7\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[8\] 3.3-V LVTTL T10 " "Pin GPIO_1_D\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[8\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[9\] 3.3-V LVTTL R11 " "Pin GPIO_1_D\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[9\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[10\] 3.3-V LVTTL P11 " "Pin GPIO_1_D\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[10\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[11\] 3.3-V LVTTL R10 " "Pin GPIO_1_D\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[11\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[12\] 3.3-V LVTTL N12 " "Pin GPIO_1_D\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[12\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[13\] 3.3-V LVTTL P9 " "Pin GPIO_1_D\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[13\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[14\] 3.3-V LVTTL N9 " "Pin GPIO_1_D\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[14\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[15\] 3.3-V LVTTL N11 " "Pin GPIO_1_D\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[15\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[16\] 3.3-V LVTTL L16 " "Pin GPIO_1_D\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[16\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[17\] 3.3-V LVTTL K16 " "Pin GPIO_1_D\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[17\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[18\] 3.3-V LVTTL R16 " "Pin GPIO_1_D\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[18\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[19\] 3.3-V LVTTL L15 " "Pin GPIO_1_D\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[19\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[20\] 3.3-V LVTTL P15 " "Pin GPIO_1_D\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[20\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[21\] 3.3-V LVTTL P16 " "Pin GPIO_1_D\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[21\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[22\] 3.3-V LVTTL R14 " "Pin GPIO_1_D\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[22\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[23\] 3.3-V LVTTL N16 " "Pin GPIO_1_D\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[23\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[24\] 3.3-V LVTTL N15 " "Pin GPIO_1_D\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[24\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[25\] 3.3-V LVTTL P14 " "Pin GPIO_1_D\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[25\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[27\] 3.3-V LVTTL N14 " "Pin GPIO_1_D\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[27\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[29\] 3.3-V LVTTL L13 " "Pin GPIO_1_D\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[29\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[31\] 3.3-V LVTTL K15 " "Pin GPIO_1_D\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[31\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[33\] 3.3-V LVTTL J14 " "Pin GPIO_1_D\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[33\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0_D\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[5\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0_D\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[7\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0_D\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[9\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0_D\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[11\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0_D\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[13\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0_D\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[15\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0_D\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[17\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0_D\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[19\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0_D\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[21\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0_D\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[23\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[26\] 3.3-V LVTTL L14 " "Pin GPIO_1_D\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[26\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[28\] 3.3-V LVTTL M10 " "Pin GPIO_1_D\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[28\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[30\] 3.3-V LVTTL J16 " "Pin GPIO_1_D\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[30\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[32\] 3.3-V LVTTL J13 " "Pin GPIO_1_D\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[32\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1510607874850 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1510607874850 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "68 " "Following 68 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[0\] a permanently disabled " "Pin GPIO_0_D\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[0\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[1\] a permanently disabled " "Pin GPIO_0_D\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[1\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[2\] a permanently disabled " "Pin GPIO_0_D\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[2\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[3\] a permanently disabled " "Pin GPIO_0_D\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[3\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[4\] a permanently disabled " "Pin GPIO_0_D\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[4\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[6\] a permanently disabled " "Pin GPIO_0_D\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[6\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[8\] a permanently disabled " "Pin GPIO_0_D\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[8\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[10\] a permanently disabled " "Pin GPIO_0_D\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[10\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[12\] a permanently disabled " "Pin GPIO_0_D\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[12\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[14\] a permanently disabled " "Pin GPIO_0_D\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[14\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[16\] a permanently disabled " "Pin GPIO_0_D\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[16\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[18\] a permanently disabled " "Pin GPIO_0_D\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[18\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[20\] a permanently disabled " "Pin GPIO_0_D\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[20\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[22\] a permanently disabled " "Pin GPIO_0_D\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[22\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[24\] a permanently disabled " "Pin GPIO_0_D\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[24\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[25\] a permanently disabled " "Pin GPIO_0_D\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[25\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[26\] a permanently disabled " "Pin GPIO_0_D\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[26\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[27\] a permanently disabled " "Pin GPIO_0_D\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[27\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[28\] a permanently disabled " "Pin GPIO_0_D\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[28\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[29\] a permanently disabled " "Pin GPIO_0_D\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[29\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[30\] a permanently disabled " "Pin GPIO_0_D\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[30\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[31\] a permanently disabled " "Pin GPIO_0_D\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[31\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[32\] a permanently disabled " "Pin GPIO_0_D\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[32\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[33\] a permanently disabled " "Pin GPIO_0_D\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[33\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[0\] a permanently disabled " "Pin GPIO_1_D\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[0\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[1\] a permanently disabled " "Pin GPIO_1_D\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[1\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[2\] a permanently disabled " "Pin GPIO_1_D\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[2\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[3\] a permanently disabled " "Pin GPIO_1_D\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[3\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[4\] a permanently disabled " "Pin GPIO_1_D\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[4\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[5\] a permanently disabled " "Pin GPIO_1_D\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[5\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[6\] a permanently disabled " "Pin GPIO_1_D\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[6\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[7\] a permanently disabled " "Pin GPIO_1_D\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[7\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[8\] a permanently disabled " "Pin GPIO_1_D\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[8\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[9\] a permanently disabled " "Pin GPIO_1_D\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[9\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[10\] a permanently disabled " "Pin GPIO_1_D\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[10\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[11\] a permanently disabled " "Pin GPIO_1_D\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[11\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[12\] a permanently disabled " "Pin GPIO_1_D\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[12\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[13\] a permanently disabled " "Pin GPIO_1_D\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[13\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[14\] a permanently disabled " "Pin GPIO_1_D\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[14\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[15\] a permanently disabled " "Pin GPIO_1_D\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[15\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[16\] a permanently disabled " "Pin GPIO_1_D\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[16\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[17\] a permanently disabled " "Pin GPIO_1_D\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[17\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[18\] a permanently disabled " "Pin GPIO_1_D\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[18\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[19\] a permanently disabled " "Pin GPIO_1_D\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[19\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[20\] a permanently disabled " "Pin GPIO_1_D\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[20\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[21\] a permanently disabled " "Pin GPIO_1_D\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[21\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[22\] a permanently disabled " "Pin GPIO_1_D\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[22\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[23\] a permanently disabled " "Pin GPIO_1_D\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[23\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[24\] a permanently disabled " "Pin GPIO_1_D\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[24\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[25\] a permanently disabled " "Pin GPIO_1_D\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[25\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[27\] a permanently disabled " "Pin GPIO_1_D\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[27\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[29\] a permanently disabled " "Pin GPIO_1_D\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[29\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[31\] a permanently disabled " "Pin GPIO_1_D\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[31\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[33\] a permanently disabled " "Pin GPIO_1_D\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[33\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[5\] a permanently enabled " "Pin GPIO_0_D\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[5\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[7\] a permanently enabled " "Pin GPIO_0_D\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[7\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[9\] a permanently enabled " "Pin GPIO_0_D\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[9\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[11\] a permanently enabled " "Pin GPIO_0_D\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[11\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[13\] a permanently enabled " "Pin GPIO_0_D\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[13\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[15\] a permanently enabled " "Pin GPIO_0_D\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[15\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[17\] a permanently enabled " "Pin GPIO_0_D\[17\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[17\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[19\] a permanently enabled " "Pin GPIO_0_D\[19\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[19\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[21\] a permanently enabled " "Pin GPIO_0_D\[21\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[21\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[23\] a permanently enabled " "Pin GPIO_0_D\[23\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[23\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[26\] a permanently disabled " "Pin GPIO_1_D\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[26\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[28\] a permanently enabled " "Pin GPIO_1_D\[28\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[28\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[30\] a permanently disabled " "Pin GPIO_1_D\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[30\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[32\] a permanently disabled " "Pin GPIO_1_D\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[32\]" } } } } { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/3400 Lab 4/lab4/FPGA/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1510607874900 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1510607874900 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.fit.smsg " "Generated suppressed messages file D:/3400 Lab 4/lab4/FPGA/DE0_NANO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1510607875076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 76 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1394 " "Peak virtual memory: 1394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510607876418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 16:17:56 2017 " "Processing ended: Mon Nov 13 16:17:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510607876418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510607876418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510607876418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1510607876418 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1510607877529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510607877536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 16:17:57 2017 " "Processing started: Mon Nov 13 16:17:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510607877536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1510607877536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1510607877536 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1510607877657 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1510607877657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1510607877883 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1510607878422 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1510607878467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "563 " "Peak virtual memory: 563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510607879397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 16:17:59 2017 " "Processing ended: Mon Nov 13 16:17:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510607879397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510607879397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510607879397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1510607879397 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1510607880091 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1510607880529 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1510607880529 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1510607880572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510607880575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 16:18:00 2017 " "Processing started: Mon Nov 13 16:18:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510607880575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607880575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_NANO -c DE0_NANO " "Command: quartus_sta DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607880575 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1510607880658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607880849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607880849 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607880888 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607880888 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.SDC " "Reading SDC File: 'DE0_NANO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607881248 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607881250 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_25 " "Node: CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register led_counter\[0\] CLOCK_25 " "Register led_counter\[0\] is being clocked by CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1510607881288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607881288 "|DE0_NANO|CLOCK_25"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607881289 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1510607881290 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1510607881393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.318 " "Worst-case setup slack is 19.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607881504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607881504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.318               0.000 CLOCK_50  " "   19.318               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607881504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607881504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607881541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607881541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 CLOCK_50  " "    0.385               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607881541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607881541 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607881579 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607881618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.569 " "Worst-case minimum pulse width slack is 9.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607881659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607881659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.569               0.000 CLOCK_50  " "    9.569               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607881659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607881659 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607881742 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1510607881786 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607881804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607882122 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_25 " "Node: CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register led_counter\[0\] CLOCK_25 " "Register led_counter\[0\] is being clocked by CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1510607882249 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607882249 "|DE0_NANO|CLOCK_25"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607882252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.398 " "Worst-case setup slack is 19.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607882332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607882332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.398               0.000 CLOCK_50  " "   19.398               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607882332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607882332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607882393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607882393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 CLOCK_50  " "    0.341               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607882393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607882393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607882430 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607882466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.563 " "Worst-case minimum pulse width slack is 9.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607882502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607882502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.563               0.000 CLOCK_50  " "    9.563               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607882502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607882502 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607882584 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1510607882632 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_25 " "Node: CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register led_counter\[0\] CLOCK_25 " "Register led_counter\[0\] is being clocked by CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1510607882760 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607882760 "|DE0_NANO|CLOCK_25"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607882764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.626 " "Worst-case setup slack is 19.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607882804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607882804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.626               0.000 CLOCK_50  " "   19.626               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607882804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607882804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.208 " "Worst-case hold slack is 0.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607882840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607882840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 CLOCK_50  " "    0.208               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607882840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607882840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607882876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607882913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.297 " "Worst-case minimum pulse width slack is 9.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607882952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607882952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.297               0.000 CLOCK_50  " "    9.297               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510607882952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607882952 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607883032 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607883718 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607883719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "675 " "Peak virtual memory: 675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510607884236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 16:18:04 2017 " "Processing ended: Mon Nov 13 16:18:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510607884236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510607884236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510607884236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607884236 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 197 s " "Quartus Prime Full Compilation was successful. 0 errors, 197 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510607885193 ""}
