--
--	Conversion of Manchester encoder-decoder.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed May 27 16:50:46 2020
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__LOAD_net_0 : bit;
SIGNAL Net_10625 : bit;
SIGNAL tmpFB_0__LOAD_net_0 : bit;
SIGNAL tmpIO_0__LOAD_net_0 : bit;
TERMINAL tmpSIOVREF__LOAD_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__LOAD_net_0 : bit;
SIGNAL Net_9581 : bit;
SIGNAL tmpOE__Sh_out_net_0 : bit;
SIGNAL Net_10649 : bit;
SIGNAL tmpFB_0__Sh_out_net_0 : bit;
SIGNAL tmpIO_0__Sh_out_net_0 : bit;
TERMINAL tmpSIOVREF__Sh_out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Sh_out_net_0 : bit;
SIGNAL \FrameAllow:clk\ : bit;
SIGNAL \FrameAllow:rst\ : bit;
SIGNAL Net_7248 : bit;
SIGNAL \FrameAllow:control_out_0\ : bit;
SIGNAL Net_10584 : bit;
SIGNAL \FrameAllow:control_out_1\ : bit;
SIGNAL Net_10593 : bit;
SIGNAL \FrameAllow:control_out_2\ : bit;
SIGNAL Net_10585 : bit;
SIGNAL \FrameAllow:control_out_3\ : bit;
SIGNAL Net_10587 : bit;
SIGNAL \FrameAllow:control_out_4\ : bit;
SIGNAL Net_10588 : bit;
SIGNAL \FrameAllow:control_out_5\ : bit;
SIGNAL Net_10589 : bit;
SIGNAL \FrameAllow:control_out_6\ : bit;
SIGNAL Net_10590 : bit;
SIGNAL \FrameAllow:control_out_7\ : bit;
SIGNAL \FrameAllow:control_7\ : bit;
SIGNAL \FrameAllow:control_6\ : bit;
SIGNAL \FrameAllow:control_5\ : bit;
SIGNAL \FrameAllow:control_4\ : bit;
SIGNAL \FrameAllow:control_3\ : bit;
SIGNAL \FrameAllow:control_2\ : bit;
SIGNAL \FrameAllow:control_1\ : bit;
SIGNAL \FrameAllow:control_0\ : bit;
SIGNAL S : bit;
SIGNAL Net_10749 : bit;
SIGNAL Net_3360 : bit;
SIGNAL tmpOE__TC_net_0 : bit;
SIGNAL Net_10667 : bit;
SIGNAL tmpFB_0__TC_net_0 : bit;
SIGNAL tmpIO_0__TC_net_0 : bit;
TERMINAL tmpSIOVREF__TC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TC_net_0 : bit;
SIGNAL tmpOE__Compare_net_0 : bit;
SIGNAL Net_10679 : bit;
SIGNAL tmpFB_0__Compare_net_0 : bit;
SIGNAL tmpIO_0__Compare_net_0 : bit;
TERMINAL tmpSIOVREF__Compare_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Compare_net_0 : bit;
SIGNAL Net_1463 : bit;
SIGNAL Net_10511 : bit;
SIGNAL tmpOE__ClockEncDelay_net_0 : bit;
SIGNAL tmpFB_0__ClockEncDelay_net_0 : bit;
SIGNAL tmpIO_0__ClockEncDelay_net_0 : bit;
TERMINAL tmpSIOVREF__ClockEncDelay_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ClockEncDelay_net_0 : bit;
SIGNAL Net_2241 : bit;
SIGNAL tmpOE__DOut_CH1_N_net_0 : bit;
SIGNAL Net_11518 : bit;
SIGNAL tmpFB_0__DOut_CH1_N_net_0 : bit;
SIGNAL tmpIO_0__DOut_CH1_N_net_0 : bit;
TERMINAL tmpSIOVREF__DOut_CH1_N_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DOut_CH1_N_net_0 : bit;
SIGNAL preouts_0 : bit;
SIGNAL preouts_2 : bit;
SIGNAL preouts_1 : bit;
SIGNAL \GlitchFilter_3:op_clk\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:or_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:sample\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:and_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:last_state\ : bit;
SIGNAL My_wire_0 : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:or_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:sample\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:and_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:last_state\ : bit;
SIGNAL My_wire_1 : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:or_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:sample\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:and_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:last_state\ : bit;
SIGNAL My_wire_2 : bit;
SIGNAL tmpOE__EN1_net_0 : bit;
SIGNAL tmpFB_0__EN1_net_0 : bit;
SIGNAL tmpIO_0__EN1_net_0 : bit;
TERMINAL tmpSIOVREF__EN1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EN1_net_0 : bit;
SIGNAL tmpOE__DOut_CH1_P_net_0 : bit;
SIGNAL Net_11571 : bit;
SIGNAL tmpFB_0__DOut_CH1_P_net_0 : bit;
SIGNAL tmpIO_0__DOut_CH1_P_net_0 : bit;
TERMINAL tmpSIOVREF__DOut_CH1_P_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DOut_CH1_P_net_0 : bit;
SIGNAL Net_7404 : bit;
SIGNAL \TransmitShiftReg:Net_350\ : bit;
SIGNAL \TransmitShiftReg:Net_2\ : bit;
SIGNAL \TransmitShiftReg:Net_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:ctrl_clk_enable\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:ctrl_f0_full\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:clk_fin\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_7\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_6\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_5\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_4\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:final_load\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_blk_stat_final\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_4\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_bus_stat_final\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_5\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_blk_stat_final\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_6\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_10480 : bit;
SIGNAL \TransmitShiftReg:bSR:load_reg\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_blk_stat_32_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_bus_stat_32_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_blk_stat_32_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_bus_stat_32_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:reset\ : bit;
SIGNAL \TransmitShiftReg:bSR:store\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:so_32_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_bus_stat_32_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_blk_stat_32_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_bus_stat_32_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_blk_stat_32_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:msb0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:so_32_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_bus_stat_32_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_blk_stat_32_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_bus_stat_32_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_blk_stat_32_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:msb1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:so_32_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_bus_stat_32_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_blk_stat_32_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_bus_stat_32_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_blk_stat_32_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:msb2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:so_32_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL Net_10554 : bit;
SIGNAL Net_9761 : bit;
SIGNAL Net_9792 : bit;
TERMINAL Net_10562 : bit;
TERMINAL Net_10561 : bit;
SIGNAL tmpOE__Start_net_0 : bit;
SIGNAL tmpIO_0__Start_net_0 : bit;
TERMINAL tmpSIOVREF__Start_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Start_net_0 : bit;
SIGNAL \StartButton:status_0\ : bit;
SIGNAL \StartButton:status_1\ : bit;
SIGNAL \StartButton:status_2\ : bit;
SIGNAL \StartButton:status_3\ : bit;
SIGNAL \StartButton:status_4\ : bit;
SIGNAL \StartButton:status_5\ : bit;
SIGNAL \StartButton:status_6\ : bit;
SIGNAL \StartButton:status_7\ : bit;
SIGNAL cydff_12 : bit;
SIGNAL cydff_12R : bit;
SIGNAL cydff_12S : bit;
SIGNAL Net_10110 : bit;
SIGNAL Net_10457 : bit;
SIGNAL \StartTransmit:clk\ : bit;
SIGNAL \StartTransmit:rst\ : bit;
SIGNAL Net_11447 : bit;
SIGNAL \StartTransmit:control_out_0\ : bit;
SIGNAL Net_11432 : bit;
SIGNAL \StartTransmit:control_out_1\ : bit;
SIGNAL Net_11433 : bit;
SIGNAL \StartTransmit:control_out_2\ : bit;
SIGNAL Net_11434 : bit;
SIGNAL \StartTransmit:control_out_3\ : bit;
SIGNAL Net_11436 : bit;
SIGNAL \StartTransmit:control_out_4\ : bit;
SIGNAL Net_11437 : bit;
SIGNAL \StartTransmit:control_out_5\ : bit;
SIGNAL Net_11438 : bit;
SIGNAL \StartTransmit:control_out_6\ : bit;
SIGNAL Net_11439 : bit;
SIGNAL \StartTransmit:control_out_7\ : bit;
SIGNAL \StartTransmit:control_7\ : bit;
SIGNAL \StartTransmit:control_6\ : bit;
SIGNAL \StartTransmit:control_5\ : bit;
SIGNAL \StartTransmit:control_4\ : bit;
SIGNAL \StartTransmit:control_3\ : bit;
SIGNAL \StartTransmit:control_2\ : bit;
SIGNAL \StartTransmit:control_1\ : bit;
SIGNAL \StartTransmit:control_0\ : bit;
SIGNAL Net_867 : bit;
SIGNAL cydff_10 : bit;
SIGNAL Net_860 : bit;
SIGNAL Net_10916 : bit;
SIGNAL \BitCounterEnc:Net_43\ : bit;
SIGNAL \BitCounterEnc:Net_49\ : bit;
SIGNAL \BitCounterEnc:Net_82\ : bit;
SIGNAL \BitCounterEnc:Net_89\ : bit;
SIGNAL \BitCounterEnc:Net_95\ : bit;
SIGNAL \BitCounterEnc:Net_91\ : bit;
SIGNAL \BitCounterEnc:Net_102\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_enable\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_7\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_6\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_5\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_4\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_3\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_2\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_1\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_0\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:prevCapture\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:capt_rising\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:capt_falling\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:capt_either_edge\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:hwCapture\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:reload\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:reload_tc\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:final_enable\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:counter_enable\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_0\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_out_status\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_1\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:per_zero\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_2\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:overflow_status\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_3\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:underflow_status\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_4\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_5\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:fifo_full\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_6\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:fifo_nempty\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:reset\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:overflow\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:dp_dir\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:per_equal\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:underflow\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:tc_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:tc_reg_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_out_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_less\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:prevCompare\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:count_stored_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:count_enable\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cs_addr_2\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cs_addr_1\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cs_addr_0\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:nc42\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:per_FF\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_equal\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL cydff_11 : bit;
SIGNAL cydff_11R : bit;
SIGNAL cydff_11S : bit;
SIGNAL tmpOE__ClockEnc_net_0 : bit;
SIGNAL tmpFB_0__ClockEnc_net_0 : bit;
SIGNAL tmpIO_0__ClockEnc_net_0 : bit;
TERMINAL tmpSIOVREF__ClockEnc_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ClockEnc_net_0 : bit;
SIGNAL tmpOE__LOAD_1_net_0 : bit;
SIGNAL tmpFB_0__LOAD_1_net_0 : bit;
SIGNAL tmpIO_0__LOAD_1_net_0 : bit;
TERMINAL tmpSIOVREF__LOAD_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LOAD_1_net_0 : bit;
SIGNAL Net_10896 : bit;
SIGNAL cydff_5 : bit;
SIGNAL Net_1037 : bit;
SIGNAL cydff_5R : bit;
SIGNAL cydff_5S : bit;
SIGNAL Net_1453 : bit;
SIGNAL cydff_6 : bit;
SIGNAL Net_11633 : bit;
SIGNAL cydff_6R : bit;
SIGNAL cydff_6S : bit;
SIGNAL cydff_8 : bit;
SIGNAL Net_10731 : bit;
SIGNAL cydff_8R : bit;
SIGNAL cydff_8S : bit;
SIGNAL Net_11627 : bit;
SIGNAL cydff_3 : bit;
SIGNAL Net_10746 : bit;
SIGNAL cydff_3R : bit;
SIGNAL cydff_3S : bit;
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL Net_10805 : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
SIGNAL \LED_ON:clk\ : bit;
SIGNAL \LED_ON:rst\ : bit;
SIGNAL \LED_ON:control_out_0\ : bit;
SIGNAL Net_10802 : bit;
SIGNAL \LED_ON:control_out_1\ : bit;
SIGNAL Net_10803 : bit;
SIGNAL \LED_ON:control_out_2\ : bit;
SIGNAL Net_10804 : bit;
SIGNAL \LED_ON:control_out_3\ : bit;
SIGNAL Net_10806 : bit;
SIGNAL \LED_ON:control_out_4\ : bit;
SIGNAL Net_10807 : bit;
SIGNAL \LED_ON:control_out_5\ : bit;
SIGNAL Net_10808 : bit;
SIGNAL \LED_ON:control_out_6\ : bit;
SIGNAL Net_10809 : bit;
SIGNAL \LED_ON:control_out_7\ : bit;
SIGNAL \LED_ON:control_7\ : bit;
SIGNAL \LED_ON:control_6\ : bit;
SIGNAL \LED_ON:control_5\ : bit;
SIGNAL \LED_ON:control_4\ : bit;
SIGNAL \LED_ON:control_3\ : bit;
SIGNAL \LED_ON:control_2\ : bit;
SIGNAL \LED_ON:control_1\ : bit;
SIGNAL \LED_ON:control_0\ : bit;
SIGNAL Net_11008 : bit;
SIGNAL Net_12262 : bit;
SIGNAL Net_12290 : bit;
SIGNAL Net_11403 : bit;
SIGNAL cydff_9 : bit;
SIGNAL Net_686 : bit;
SIGNAL Clock_ticktack : bit;
SIGNAL tmpOE__Clock_tiktak_net_0 : bit;
SIGNAL tmpFB_0__Clock_tiktak_net_0 : bit;
SIGNAL tmpIO_0__Clock_tiktak_net_0 : bit;
TERMINAL tmpSIOVREF__Clock_tiktak_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Clock_tiktak_net_0 : bit;
SIGNAL \Boundary32bit:Net_82\ : bit;
SIGNAL \Boundary32bit:Net_91\ : bit;
SIGNAL \Boundary32bit:Net_48\ : bit;
SIGNAL \Boundary32bit:Net_47\ : bit;
SIGNAL \Boundary32bit:Net_42\ : bit;
SIGNAL Net_12242 : bit;
SIGNAL \Boundary32bit:Net_89\ : bit;
SIGNAL \Boundary32bit:Net_95\ : bit;
SIGNAL \Boundary32bit:Net_102\ : bit;
SIGNAL tmpOE__TC_word_net_0 : bit;
SIGNAL tmpFB_0__TC_word_net_0 : bit;
SIGNAL tmpIO_0__TC_word_net_0 : bit;
TERMINAL tmpSIOVREF__TC_word_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TC_word_net_0 : bit;
SIGNAL Net_677 : bit;
SIGNAL cydff_1 : bit;
SIGNAL Net_11393 : bit;
SIGNAL Net_10925 : bit;
SIGNAL \SigmaReg:Net_350\ : bit;
SIGNAL Net_10946 : bit;
SIGNAL \SigmaReg:Net_1\ : bit;
SIGNAL \SigmaReg:Net_2\ : bit;
SIGNAL \SigmaReg:bSR:ctrl_clk_enable\ : bit;
SIGNAL \SigmaReg:bSR:control_0\ : bit;
SIGNAL \SigmaReg:bSR:ctrl_f0_full\ : bit;
SIGNAL \SigmaReg:bSR:control_1\ : bit;
SIGNAL \SigmaReg:bSR:clk_fin\ : bit;
SIGNAL \SigmaReg:bSR:control_7\ : bit;
SIGNAL \SigmaReg:bSR:control_6\ : bit;
SIGNAL \SigmaReg:bSR:control_5\ : bit;
SIGNAL \SigmaReg:bSR:control_4\ : bit;
SIGNAL \SigmaReg:bSR:control_3\ : bit;
SIGNAL \SigmaReg:bSR:control_2\ : bit;
SIGNAL \SigmaReg:bSR:status_2\ : bit;
SIGNAL \SigmaReg:bSR:status_0\ : bit;
SIGNAL \SigmaReg:bSR:final_load\ : bit;
SIGNAL \SigmaReg:bSR:status_1\ : bit;
SIGNAL \SigmaReg:bSR:status_3\ : bit;
SIGNAL \SigmaReg:bSR:f0_blk_stat_final\ : bit;
SIGNAL \SigmaReg:bSR:status_4\ : bit;
SIGNAL \SigmaReg:bSR:f0_bus_stat_final\ : bit;
SIGNAL \SigmaReg:bSR:status_5\ : bit;
SIGNAL \SigmaReg:bSR:f1_blk_stat_final\ : bit;
SIGNAL \SigmaReg:bSR:status_6\ : bit;
SIGNAL \SigmaReg:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_12209 : bit;
SIGNAL \SigmaReg:bSR:load_reg\ : bit;
SIGNAL \SigmaReg:bSR:f0_blk_stat_32_3\ : bit;
SIGNAL \SigmaReg:bSR:f0_bus_stat_32_3\ : bit;
SIGNAL \SigmaReg:bSR:f1_blk_stat_32_3\ : bit;
SIGNAL \SigmaReg:bSR:f1_bus_stat_32_3\ : bit;
SIGNAL \SigmaReg:bSR:reset\ : bit;
SIGNAL \SigmaReg:bSR:store\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:so_32_0\ : bit;
SIGNAL \SigmaReg:bSR:f0_bus_stat_32_0\ : bit;
SIGNAL \SigmaReg:bSR:f0_blk_stat_32_0\ : bit;
SIGNAL \SigmaReg:bSR:f1_bus_stat_32_0\ : bit;
SIGNAL \SigmaReg:bSR:f1_blk_stat_32_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:carry0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:sh_right0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:sh_left0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:msb0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cap0_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cap0_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cfb0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:so_32_1\ : bit;
SIGNAL \SigmaReg:bSR:f0_bus_stat_32_1\ : bit;
SIGNAL \SigmaReg:bSR:f0_blk_stat_32_1\ : bit;
SIGNAL \SigmaReg:bSR:f1_bus_stat_32_1\ : bit;
SIGNAL \SigmaReg:bSR:f1_blk_stat_32_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:carry1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:sh_right1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:sh_left1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:msb1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cap1_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cap1_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cfb1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce0_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl0_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z0_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z0_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff0_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce1_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl1_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z1_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z1_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff1_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:so_32_2\ : bit;
SIGNAL \SigmaReg:bSR:f0_bus_stat_32_2\ : bit;
SIGNAL \SigmaReg:bSR:f0_blk_stat_32_2\ : bit;
SIGNAL \SigmaReg:bSR:f1_bus_stat_32_2\ : bit;
SIGNAL \SigmaReg:bSR:f1_blk_stat_32_2\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:so_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:carry2\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:sh_right2\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:sh_left2\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:msb2\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cap2_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cap2_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cfb2\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce0_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl0_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z0_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z0_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff0_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce1_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl1_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z1_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z1_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff1_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:so_32_3\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:so_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL Net_698 : bit;
SIGNAL \Control_Period:clk\ : bit;
SIGNAL \Control_Period:rst\ : bit;
SIGNAL \Control_Period:control_out_0\ : bit;
SIGNAL Net_12218 : bit;
SIGNAL \Control_Period:control_out_1\ : bit;
SIGNAL Net_12219 : bit;
SIGNAL \Control_Period:control_out_2\ : bit;
SIGNAL Net_12220 : bit;
SIGNAL \Control_Period:control_out_3\ : bit;
SIGNAL Net_12221 : bit;
SIGNAL \Control_Period:control_out_4\ : bit;
SIGNAL Net_12222 : bit;
SIGNAL \Control_Period:control_out_5\ : bit;
SIGNAL Net_12223 : bit;
SIGNAL \Control_Period:control_out_6\ : bit;
SIGNAL Net_12224 : bit;
SIGNAL \Control_Period:control_out_7\ : bit;
SIGNAL \Control_Period:control_7\ : bit;
SIGNAL \Control_Period:control_6\ : bit;
SIGNAL \Control_Period:control_5\ : bit;
SIGNAL \Control_Period:control_4\ : bit;
SIGNAL \Control_Period:control_3\ : bit;
SIGNAL \Control_Period:control_2\ : bit;
SIGNAL \Control_Period:control_1\ : bit;
SIGNAL \Control_Period:control_0\ : bit;
SIGNAL \UART:Net_9\ : bit;
SIGNAL \UART:Net_61\ : bit;
SIGNAL \UART:BUART:clock_op\ : bit;
SIGNAL \UART:BUART:control_7\ : bit;
SIGNAL \UART:BUART:control_6\ : bit;
SIGNAL \UART:BUART:control_5\ : bit;
SIGNAL \UART:BUART:control_4\ : bit;
SIGNAL \UART:BUART:control_3\ : bit;
SIGNAL \UART:BUART:control_2\ : bit;
SIGNAL \UART:BUART:control_1\ : bit;
SIGNAL \UART:BUART:control_0\ : bit;
SIGNAL \UART:BUART:reset_reg\ : bit;
SIGNAL \UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART:BUART:FinalParityType_1\ : bit;
SIGNAL \UART:BUART:FinalParityType_0\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART:BUART:reset_sr\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_11408 : bit;
SIGNAL \UART:BUART:txn\ : bit;
SIGNAL Net_11414 : bit;
SIGNAL \UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_11415 : bit;
SIGNAL \UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART:BUART:tx_state_1\ : bit;
SIGNAL \UART:BUART:tx_state_0\ : bit;
SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:tx_shift_out\ : bit;
SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:counter_load_not\ : bit;
SIGNAL \UART:BUART:tx_state_2\ : bit;
SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART:BUART:tx_counter_dp\ : bit;
SIGNAL \UART:BUART:sc_out_7\ : bit;
SIGNAL \UART:BUART:sc_out_6\ : bit;
SIGNAL \UART:BUART:sc_out_5\ : bit;
SIGNAL \UART:BUART:sc_out_4\ : bit;
SIGNAL \UART:BUART:sc_out_3\ : bit;
SIGNAL \UART:BUART:sc_out_2\ : bit;
SIGNAL \UART:BUART:sc_out_1\ : bit;
SIGNAL \UART:BUART:sc_out_0\ : bit;
SIGNAL \UART:BUART:tx_counter_tc\ : bit;
SIGNAL \UART:BUART:tx_status_6\ : bit;
SIGNAL \UART:BUART:tx_status_5\ : bit;
SIGNAL \UART:BUART:tx_status_4\ : bit;
SIGNAL \UART:BUART:tx_status_0\ : bit;
SIGNAL \UART:BUART:tx_status_1\ : bit;
SIGNAL \UART:BUART:tx_status_2\ : bit;
SIGNAL \UART:BUART:tx_status_3\ : bit;
SIGNAL Net_11410 : bit;
SIGNAL \UART:BUART:tx_bitclk\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART:BUART:tx_mark\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\ : bit;
SIGNAL \UART:BUART:rx_addressmatch\ : bit;
SIGNAL \UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART:BUART:rx_state_1\ : bit;
SIGNAL \UART:BUART:rx_state_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART:BUART:rx_postpoll\ : bit;
ATTRIBUTE soft of \UART:BUART:rx_postpoll\:SIGNAL IS '1';
SIGNAL \UART:BUART:rx_load_fifo\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:hd_shift_out\ : bit;
SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART:BUART:rx_fifofull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:rx_counter_load\ : bit;
SIGNAL \UART:BUART:rx_state_3\ : bit;
SIGNAL \UART:BUART:rx_state_2\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART:BUART:rx_count_2\ : bit;
SIGNAL \UART:BUART:rx_count_1\ : bit;
SIGNAL \UART:BUART:rx_count_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART:BUART:rx_count_6\ : bit;
SIGNAL \UART:BUART:rx_count_5\ : bit;
SIGNAL \UART:BUART:rx_count_4\ : bit;
SIGNAL \UART:BUART:rx_count_3\ : bit;
SIGNAL \UART:BUART:rx_count7_tc\ : bit;
SIGNAL \UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART:BUART:rx_bitclk\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART:BUART:pollingrange\ : bit;
SIGNAL \UART:BUART:pollcount_1\ : bit;
SIGNAL Net_11413 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \UART:BUART:pollcount_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:rx_status_0\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\ : bit;
SIGNAL \UART:BUART:rx_status_1\ : bit;
SIGNAL \UART:BUART:rx_status_2\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART:BUART:rx_status_3\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART:BUART:rx_status_4\ : bit;
SIGNAL \UART:BUART:rx_status_5\ : bit;
SIGNAL \UART:BUART:rx_status_6\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_11409 : bit;
SIGNAL \UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART:BUART:rx_break_status\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART:BUART:rx_address_detected\ : bit;
SIGNAL \UART:BUART:rx_last\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL Net_12177 : bit;
SIGNAL Net_853 : bit;
SIGNAL tmpOE__CH32kHZ_IN_net_0 : bit;
SIGNAL Net_11431 : bit;
SIGNAL tmpIO_0__CH32kHZ_IN_net_0 : bit;
TERMINAL tmpSIOVREF__CH32kHZ_IN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CH32kHZ_IN_net_0 : bit;
SIGNAL tmpOE__CH32kHZ_OUT_net_0 : bit;
SIGNAL Net_11430 : bit;
SIGNAL tmpIO_0__CH32kHZ_OUT_net_0 : bit;
TERMINAL tmpSIOVREF__CH32kHZ_OUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CH32kHZ_OUT_net_0 : bit;
SIGNAL StartOfFrame : bit;
SIGNAL cydff_2 : bit;
SIGNAL Net_11442 : bit;
SIGNAL cydff_2R : bit;
SIGNAL Net_11446 : bit;
SIGNAL cydff_2S : bit;
SIGNAL \Sigma:tmp__Sigma_ins_2\ : bit;
SIGNAL \Sigma:tmp__Sigma_ins_1\ : bit;
SIGNAL \Sigma:tmp__Sigma_ins_0\ : bit;
SIGNAL \Sigma:tmp__Sigma_reg_1\ : bit;
SIGNAL \Sigma:tmp__Sigma_reg_0\ : bit;
SIGNAL \ControlReg_Regim:clk\ : bit;
SIGNAL \ControlReg_Regim:rst\ : bit;
SIGNAL Net_11545 : bit;
SIGNAL \ControlReg_Regim:control_out_0\ : bit;
SIGNAL Net_11569 : bit;
SIGNAL \ControlReg_Regim:control_out_1\ : bit;
SIGNAL Net_11566 : bit;
SIGNAL \ControlReg_Regim:control_out_2\ : bit;
SIGNAL Net_11563 : bit;
SIGNAL \ControlReg_Regim:control_out_3\ : bit;
SIGNAL Net_11526 : bit;
SIGNAL \ControlReg_Regim:control_out_4\ : bit;
SIGNAL Net_11527 : bit;
SIGNAL \ControlReg_Regim:control_out_5\ : bit;
SIGNAL Net_11528 : bit;
SIGNAL \ControlReg_Regim:control_out_6\ : bit;
SIGNAL Net_11529 : bit;
SIGNAL \ControlReg_Regim:control_out_7\ : bit;
SIGNAL \ControlReg_Regim:control_7\ : bit;
SIGNAL \ControlReg_Regim:control_6\ : bit;
SIGNAL \ControlReg_Regim:control_5\ : bit;
SIGNAL \ControlReg_Regim:control_4\ : bit;
SIGNAL \ControlReg_Regim:control_3\ : bit;
SIGNAL \ControlReg_Regim:control_2\ : bit;
SIGNAL \ControlReg_Regim:control_1\ : bit;
SIGNAL \ControlReg_Regim:control_0\ : bit;
SIGNAL \mux_4:tmp__mux_4_reg\ : bit;
SIGNAL Net_11564 : bit;
SIGNAL Net_11565 : bit;
SIGNAL \mux_7:tmp__mux_7_reg\ : bit;
SIGNAL Net_11567 : bit;
SIGNAL Net_11568 : bit;
SIGNAL \mux_6:tmp__mux_6_reg\ : bit;
SIGNAL Net_11516 : bit;
SIGNAL \mux_5:tmp__mux_5_reg\ : bit;
SIGNAL Net_11513 : bit;
SIGNAL Net_11515 : bit;
SIGNAL \mux_3:tmp__mux_3_reg\ : bit;
SIGNAL Net_11561 : bit;
SIGNAL Net_11562 : bit;
SIGNAL \mux_8:tmp__mux_8_reg\ : bit;
SIGNAL Net_11570 : bit;
SIGNAL \mux_2:tmp__mux_2_reg\ : bit;
SIGNAL Net_11502 : bit;
SIGNAL Net_11504 : bit;
SIGNAL \mux_1:tmp__mux_1_reg\ : bit;
SIGNAL Net_11499 : bit;
SIGNAL Net_11501 : bit;
SIGNAL tmpOE__DOut_CH2_P_net_0 : bit;
SIGNAL tmpFB_0__DOut_CH2_P_net_0 : bit;
SIGNAL tmpIO_0__DOut_CH2_P_net_0 : bit;
TERMINAL tmpSIOVREF__DOut_CH2_P_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DOut_CH2_P_net_0 : bit;
SIGNAL tmpOE__DOut_CH2_N_net_0 : bit;
SIGNAL tmpFB_0__DOut_CH2_N_net_0 : bit;
SIGNAL tmpIO_0__DOut_CH2_N_net_0 : bit;
TERMINAL tmpSIOVREF__DOut_CH2_N_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DOut_CH2_N_net_0 : bit;
SIGNAL tmpOE__DOut_CH3_N_net_0 : bit;
SIGNAL tmpFB_0__DOut_CH3_N_net_0 : bit;
SIGNAL tmpIO_0__DOut_CH3_N_net_0 : bit;
TERMINAL tmpSIOVREF__DOut_CH3_N_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DOut_CH3_N_net_0 : bit;
SIGNAL tmpOE__DOut_CH3_P_net_0 : bit;
SIGNAL tmpFB_0__DOut_CH3_P_net_0 : bit;
SIGNAL tmpIO_0__DOut_CH3_P_net_0 : bit;
TERMINAL tmpSIOVREF__DOut_CH3_P_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DOut_CH3_P_net_0 : bit;
SIGNAL tmpOE__DOut_CH4_P_net_0 : bit;
SIGNAL tmpFB_0__DOut_CH4_P_net_0 : bit;
SIGNAL tmpIO_0__DOut_CH4_P_net_0 : bit;
TERMINAL tmpSIOVREF__DOut_CH4_P_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DOut_CH4_P_net_0 : bit;
SIGNAL tmpOE__DOut_CH4_N_net_0 : bit;
SIGNAL tmpFB_0__DOut_CH4_N_net_0 : bit;
SIGNAL tmpIO_0__DOut_CH4_N_net_0 : bit;
TERMINAL tmpSIOVREF__DOut_CH4_N_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DOut_CH4_N_net_0 : bit;
SIGNAL \GlitchFilter_1:op_clk\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:or_term\ : bit;
SIGNAL Net_12175 : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:sample\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:and_term\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:last_state\ : bit;
SIGNAL Net_11939 : bit;
SIGNAL tmpOE__Out_TikTak_3_net_0 : bit;
SIGNAL HI_10 : bit;
SIGNAL tmpFB_0__Out_TikTak_3_net_0 : bit;
SIGNAL tmpIO_0__Out_TikTak_3_net_0 : bit;
TERMINAL tmpSIOVREF__Out_TikTak_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_TikTak_3_net_0 : bit;
SIGNAL Net_12187 : bit;
SIGNAL Net_12186 : bit;
SIGNAL \Period:Net_350\ : bit;
SIGNAL \Period:Net_1\ : bit;
SIGNAL \Period:Net_2\ : bit;
SIGNAL \Period:bSR:ctrl_clk_enable\ : bit;
SIGNAL \Period:bSR:control_0\ : bit;
SIGNAL \Period:bSR:ctrl_f0_full\ : bit;
SIGNAL \Period:bSR:control_1\ : bit;
SIGNAL \Period:bSR:clk_fin\ : bit;
SIGNAL \Period:bSR:control_7\ : bit;
SIGNAL \Period:bSR:control_6\ : bit;
SIGNAL \Period:bSR:control_5\ : bit;
SIGNAL \Period:bSR:control_4\ : bit;
SIGNAL \Period:bSR:control_3\ : bit;
SIGNAL \Period:bSR:control_2\ : bit;
SIGNAL \Period:bSR:status_2\ : bit;
SIGNAL \Period:bSR:status_0\ : bit;
SIGNAL \Period:bSR:final_load\ : bit;
SIGNAL \Period:bSR:status_1\ : bit;
SIGNAL \Period:bSR:status_3\ : bit;
SIGNAL \Period:bSR:f0_blk_stat_final\ : bit;
SIGNAL \Period:bSR:status_4\ : bit;
SIGNAL \Period:bSR:f0_bus_stat_final\ : bit;
SIGNAL \Period:bSR:status_5\ : bit;
SIGNAL \Period:bSR:f1_blk_stat_final\ : bit;
SIGNAL \Period:bSR:status_6\ : bit;
SIGNAL \Period:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_12205 : bit;
SIGNAL \Period:bSR:load_reg\ : bit;
SIGNAL \Period:bSR:f0_blk_stat_32_3\ : bit;
SIGNAL \Period:bSR:f0_bus_stat_32_3\ : bit;
SIGNAL \Period:bSR:f1_blk_stat_32_3\ : bit;
SIGNAL \Period:bSR:f1_bus_stat_32_3\ : bit;
SIGNAL \Period:bSR:reset\ : bit;
SIGNAL \Period:bSR:store\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:so_32_0\ : bit;
SIGNAL \Period:bSR:f0_bus_stat_32_0\ : bit;
SIGNAL \Period:bSR:f0_blk_stat_32_0\ : bit;
SIGNAL \Period:bSR:f1_bus_stat_32_0\ : bit;
SIGNAL \Period:bSR:f1_blk_stat_32_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:carry0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:sh_right0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:sh_left0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:msb0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_eq0_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_eq0_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_lt0_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_lt0_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_zero0_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_zero0_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_ff0_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_ff0_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cap0_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cap0_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cfb0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:so_32_1\ : bit;
SIGNAL \Period:bSR:f0_bus_stat_32_1\ : bit;
SIGNAL \Period:bSR:f0_blk_stat_32_1\ : bit;
SIGNAL \Period:bSR:f1_bus_stat_32_1\ : bit;
SIGNAL \Period:bSR:f1_blk_stat_32_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:carry1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:sh_right1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:sh_left1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:msb1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_eq1_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_eq1_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_lt1_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_lt1_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_zero1_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_zero1_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_ff1_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_ff1_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cap1_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cap1_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cfb1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce0_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl0_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z0_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z0_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff0_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce1_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl1_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z1_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff1_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:so_32_2\ : bit;
SIGNAL \Period:bSR:f0_bus_stat_32_2\ : bit;
SIGNAL \Period:bSR:f0_blk_stat_32_2\ : bit;
SIGNAL \Period:bSR:f1_bus_stat_32_2\ : bit;
SIGNAL \Period:bSR:f1_blk_stat_32_2\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:carry2\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:sh_right2\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:sh_left2\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:msb2\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_eq2_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_eq2_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_lt2_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_lt2_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_zero2_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_zero2_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_ff2_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_ff2_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cap2_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cap2_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cfb2\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce0_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl0_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z0_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z0_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff0_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce1_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl1_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z1_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z1_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff1_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:co_msb_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cmsb_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:so_32_3\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:so_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Status_Period:status_0\ : bit;
SIGNAL \Status_Period:status_1\ : bit;
SIGNAL \Status_Period:status_2\ : bit;
SIGNAL \Status_Period:status_3\ : bit;
SIGNAL \Status_Period:status_4\ : bit;
SIGNAL \Status_Period:status_5\ : bit;
SIGNAL \Status_Period:status_6\ : bit;
SIGNAL \Status_Period:status_7\ : bit;
SIGNAL \Control_Capture:clk\ : bit;
SIGNAL \Control_Capture:rst\ : bit;
SIGNAL Net_11898 : bit;
SIGNAL \Control_Capture:control_out_0\ : bit;
SIGNAL Net_11895 : bit;
SIGNAL \Control_Capture:control_out_1\ : bit;
SIGNAL Net_11896 : bit;
SIGNAL \Control_Capture:control_out_2\ : bit;
SIGNAL Net_11897 : bit;
SIGNAL \Control_Capture:control_out_3\ : bit;
SIGNAL Net_11899 : bit;
SIGNAL \Control_Capture:control_out_4\ : bit;
SIGNAL Net_11900 : bit;
SIGNAL \Control_Capture:control_out_5\ : bit;
SIGNAL Net_11901 : bit;
SIGNAL \Control_Capture:control_out_6\ : bit;
SIGNAL Net_11902 : bit;
SIGNAL \Control_Capture:control_out_7\ : bit;
SIGNAL \Control_Capture:control_7\ : bit;
SIGNAL \Control_Capture:control_6\ : bit;
SIGNAL \Control_Capture:control_5\ : bit;
SIGNAL \Control_Capture:control_4\ : bit;
SIGNAL \Control_Capture:control_3\ : bit;
SIGNAL \Control_Capture:control_2\ : bit;
SIGNAL \Control_Capture:control_1\ : bit;
SIGNAL \Control_Capture:control_0\ : bit;
SIGNAL Net_11906 : bit;
SIGNAL cydff_14 : bit;
SIGNAL Net_11905 : bit;
SIGNAL cydff_14R : bit;
SIGNAL cydff_14S : bit;
SIGNAL Net_11873 : bit;
SIGNAL tmpOE__PPS_net_0 : bit;
SIGNAL tmpFB_0__PPS_net_0 : bit;
SIGNAL Net_11907 : bit;
TERMINAL tmpSIOVREF__PPS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PPS_net_0 : bit;
SIGNAL tmpOE__Out_TikTak_net_0 : bit;
SIGNAL tmpFB_0__Out_TikTak_net_0 : bit;
SIGNAL tmpIO_0__Out_TikTak_net_0 : bit;
TERMINAL tmpSIOVREF__Out_TikTak_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_TikTak_net_0 : bit;
SIGNAL Net_12064 : bit;
SIGNAL cydff_7 : bit;
SIGNAL cydff_7R : bit;
SIGNAL cydff_7S : bit;
SIGNAL Net_12170 : bit;
ATTRIBUTE soft of Net_12170:SIGNAL IS '1';
SIGNAL HI_19 : bit;
SIGNAL Net_11921 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL HI_18 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL HI_17 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL HI_16 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL HI_15 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL HI_14 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL HI_13 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL HI_12 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL HI_11 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL HI_9 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL HI_8 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL HI_7 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL HI_6 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL HI_5 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL HI_4 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL HI_3 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL HI_2 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL HI_1 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL HI_0 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_31\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_30\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_29\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_28\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_27\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_26\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_25\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_24\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_23\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_22\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_21\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_20\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_19\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_18\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_17\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_16\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_15\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_14\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_13\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_12\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_11\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_10\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_9\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_8\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_7\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_6\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_5\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_4\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_3\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_2\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_1\ : bit;
SIGNAL \BasicCounter:MODULE_6:b_0\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \BasicCounter:MODIN5_19\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \BasicCounter:MODIN5_18\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \BasicCounter:MODIN5_17\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \BasicCounter:MODIN5_16\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \BasicCounter:MODIN5_15\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \BasicCounter:MODIN5_14\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \BasicCounter:MODIN5_13\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \BasicCounter:MODIN5_12\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \BasicCounter:MODIN5_11\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \BasicCounter:MODIN5_10\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \BasicCounter:MODIN5_9\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \BasicCounter:MODIN5_8\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \BasicCounter:MODIN5_7\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \BasicCounter:MODIN5_6\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \BasicCounter:MODIN5_5\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \BasicCounter:MODIN5_4\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \BasicCounter:MODIN5_3\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \BasicCounter:MODIN5_2\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \BasicCounter:MODIN5_1\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \BasicCounter:MODIN5_0\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \mux_10:tmp__mux_10_reg\ : bit;
SIGNAL Net_11923_1 : bit;
SIGNAL Net_11923_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL Net_11924_6 : bit;
SIGNAL Net_11924_5 : bit;
SIGNAL Net_11924_4 : bit;
SIGNAL Net_11924_3 : bit;
SIGNAL Net_11924_2 : bit;
SIGNAL Net_11924_1 : bit;
SIGNAL Net_11924_0 : bit;
SIGNAL \Control_FREQ:clk\ : bit;
SIGNAL \Control_FREQ:rst\ : bit;
SIGNAL \Control_FREQ:control_bus_7\ : bit;
ATTRIBUTE port_state_att of \Control_FREQ:control_bus_7\:SIGNAL IS 2;
SIGNAL \Control_FREQ:control_out_7\ : bit;
SIGNAL \Control_FREQ:control_bus_6\ : bit;
ATTRIBUTE port_state_att of \Control_FREQ:control_bus_6\:SIGNAL IS 2;
SIGNAL \Control_FREQ:control_out_6\ : bit;
SIGNAL \Control_FREQ:control_bus_5\ : bit;
ATTRIBUTE port_state_att of \Control_FREQ:control_bus_5\:SIGNAL IS 2;
SIGNAL \Control_FREQ:control_out_5\ : bit;
SIGNAL \Control_FREQ:control_bus_4\ : bit;
ATTRIBUTE port_state_att of \Control_FREQ:control_bus_4\:SIGNAL IS 2;
SIGNAL \Control_FREQ:control_out_4\ : bit;
SIGNAL \Control_FREQ:control_bus_3\ : bit;
ATTRIBUTE port_state_att of \Control_FREQ:control_bus_3\:SIGNAL IS 2;
SIGNAL \Control_FREQ:control_out_3\ : bit;
SIGNAL \Control_FREQ:control_bus_2\ : bit;
ATTRIBUTE port_state_att of \Control_FREQ:control_bus_2\:SIGNAL IS 2;
SIGNAL \Control_FREQ:control_out_2\ : bit;
SIGNAL \Control_FREQ:control_out_1\ : bit;
SIGNAL \Control_FREQ:control_out_0\ : bit;
SIGNAL \Control_FREQ:control_7\ : bit;
SIGNAL \Control_FREQ:control_6\ : bit;
SIGNAL \Control_FREQ:control_5\ : bit;
SIGNAL \Control_FREQ:control_4\ : bit;
SIGNAL \Control_FREQ:control_3\ : bit;
SIGNAL \Control_FREQ:control_2\ : bit;
SIGNAL \Control_FREQ:control_1\ : bit;
SIGNAL \Control_FREQ:control_0\ : bit;
SIGNAL \CAPT_LOW:status_7\ : bit;
SIGNAL \CAPT_LOW:status_6\ : bit;
SIGNAL \CAPT_LOW:status_5\ : bit;
SIGNAL \CAPT_LOW:status_4\ : bit;
SIGNAL \CAPT_LOW:status_3\ : bit;
SIGNAL \CAPT_LOW:status_2\ : bit;
SIGNAL \CAPT_LOW:status_1\ : bit;
SIGNAL \CAPT_LOW:status_0\ : bit;
SIGNAL \CAPT_MID:status_7\ : bit;
SIGNAL \CAPT_MID:status_6\ : bit;
SIGNAL \CAPT_MID:status_5\ : bit;
SIGNAL \CAPT_MID:status_4\ : bit;
SIGNAL \CAPT_MID:status_3\ : bit;
SIGNAL \CAPT_MID:status_2\ : bit;
SIGNAL \CAPT_MID:status_1\ : bit;
SIGNAL \CAPT_MID:status_0\ : bit;
SIGNAL \CAPT_HIGH:status_7\ : bit;
SIGNAL \CAPT_HIGH:status_6\ : bit;
SIGNAL \CAPT_HIGH:status_5\ : bit;
SIGNAL \CAPT_HIGH:status_4\ : bit;
SIGNAL \CAPT_HIGH:status_3\ : bit;
SIGNAL \CAPT_HIGH:status_2\ : bit;
SIGNAL \CAPT_HIGH:status_1\ : bit;
SIGNAL \CAPT_HIGH:status_0\ : bit;
SIGNAL \MODULE_7:g1:a0:newa_6\ : bit;
SIGNAL MODIN6_6 : bit;
SIGNAL \MODULE_7:g1:a0:newa_5\ : bit;
SIGNAL MODIN6_5 : bit;
SIGNAL \MODULE_7:g1:a0:newa_4\ : bit;
SIGNAL MODIN6_4 : bit;
SIGNAL \MODULE_7:g1:a0:newa_3\ : bit;
SIGNAL MODIN6_3 : bit;
SIGNAL \MODULE_7:g1:a0:newa_2\ : bit;
SIGNAL MODIN6_2 : bit;
SIGNAL \MODULE_7:g1:a0:newa_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \MODULE_7:g1:a0:newa_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \MODULE_7:g1:a0:newb_6\ : bit;
SIGNAL MODIN7_19 : bit;
SIGNAL \MODULE_7:g1:a0:newb_5\ : bit;
SIGNAL MODIN7_18 : bit;
SIGNAL \MODULE_7:g1:a0:newb_4\ : bit;
SIGNAL MODIN7_17 : bit;
SIGNAL \MODULE_7:g1:a0:newb_3\ : bit;
SIGNAL MODIN7_16 : bit;
SIGNAL \MODULE_7:g1:a0:newb_2\ : bit;
SIGNAL MODIN7_15 : bit;
SIGNAL \MODULE_7:g1:a0:newb_1\ : bit;
SIGNAL MODIN7_14 : bit;
SIGNAL \MODULE_7:g1:a0:newb_0\ : bit;
SIGNAL MODIN7_13 : bit;
SIGNAL \MODULE_7:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_7:g1:a0:xeq\ : bit;
SIGNAL \MODULE_7:g1:a0:xneq\ : bit;
SIGNAL \MODULE_7:g1:a0:xlt\ : bit;
SIGNAL \MODULE_7:g1:a0:xlte\ : bit;
SIGNAL \MODULE_7:g1:a0:xgt\ : bit;
SIGNAL \MODULE_7:g1:a0:xgte\ : bit;
SIGNAL \MODULE_7:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:lt\:SIGNAL IS 2;
SIGNAL \MODULE_7:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:gt\:SIGNAL IS 2;
SIGNAL \MODULE_7:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:gte\:SIGNAL IS 2;
SIGNAL \MODULE_7:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:lte\:SIGNAL IS 2;
SIGNAL \MODULE_7:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:neq\:SIGNAL IS 2;
SIGNAL \GlitchFilter_3:genblk1[0]:sample\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:last_state\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:sample\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:last_state\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:sample\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:last_state\\D\ : bit;
SIGNAL \TransmitShiftReg:bSR:load_reg\\D\ : bit;
SIGNAL cydff_12D : bit;
SIGNAL cydff_10D : bit;
SIGNAL \BitCounterEnc:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL cydff_11D : bit;
SIGNAL cydff_5D : bit;
SIGNAL cydff_6D : bit;
SIGNAL cydff_8D : bit;
SIGNAL cydff_3D : bit;
SIGNAL cydff_9D : bit;
SIGNAL cydff_1D : bit;
SIGNAL \SigmaReg:bSR:load_reg\\D\ : bit;
SIGNAL \UART:BUART:reset_reg\\D\ : bit;
SIGNAL \UART:BUART:txn\\D\ : bit;
SIGNAL \UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_11410D : bit;
SIGNAL \UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART:BUART:tx_mark\\D\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART:BUART:rx_last\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL cydff_2D : bit;
SIGNAL \Sigma:tmp__Sigma_reg_1\\D\ : bit;
SIGNAL \Sigma:tmp__Sigma_reg_0\\D\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:sample\\D\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:last_state\\D\ : bit;
SIGNAL HI_10D : bit;
SIGNAL \Period:bSR:load_reg\\D\ : bit;
SIGNAL cydff_14D : bit;
SIGNAL cydff_7D : bit;
SIGNAL HI_19D : bit;
SIGNAL HI_18D : bit;
SIGNAL HI_17D : bit;
SIGNAL HI_16D : bit;
SIGNAL HI_15D : bit;
SIGNAL HI_14D : bit;
SIGNAL HI_13D : bit;
SIGNAL HI_12D : bit;
SIGNAL HI_11D : bit;
SIGNAL HI_9D : bit;
SIGNAL HI_8D : bit;
SIGNAL HI_7D : bit;
SIGNAL HI_6D : bit;
SIGNAL HI_5D : bit;
SIGNAL HI_4D : bit;
SIGNAL HI_3D : bit;
SIGNAL HI_2D : bit;
SIGNAL HI_1D : bit;
SIGNAL HI_0D : bit;
BEGIN

zero <=  ('0') ;

tmpOE__LOAD_net_0 <=  ('1') ;

Net_1463 <= (not Net_10511);

preouts_0 <= ((not Net_10649 and not Net_10749 and preouts_2)
	OR (Net_10649 and Net_10749 and preouts_2));

preouts_1 <= ((not Net_10749 and Net_10649 and preouts_2)
	OR (not Net_10649 and Net_10749 and preouts_2));

\GlitchFilter_3:genblk1[0]:last_state\\D\ <= ((not Net_10649 and not Net_10749 and preouts_2 and My_wire_0)
	OR (Net_10649 and Net_10749 and preouts_2 and My_wire_0)
	OR (not Net_10649 and not Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[0]:sample\)
	OR (Net_10649 and Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[0]:sample\)
	OR (\GlitchFilter_3:genblk1[0]:sample\ and My_wire_0));

\GlitchFilter_3:genblk1[1]:last_state\\D\ <= ((not Net_10749 and Net_10649 and preouts_2 and My_wire_1)
	OR (not Net_10649 and Net_10749 and preouts_2 and My_wire_1)
	OR (not Net_10749 and Net_10649 and preouts_2 and \GlitchFilter_3:genblk1[1]:sample\)
	OR (not Net_10649 and Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[1]:sample\)
	OR (\GlitchFilter_3:genblk1[1]:sample\ and My_wire_1));

\GlitchFilter_3:genblk1[2]:last_state\\D\ <= ((\GlitchFilter_3:genblk1[2]:sample\ and My_wire_2)
	OR (preouts_2 and My_wire_2)
	OR (preouts_2 and \GlitchFilter_3:genblk1[2]:sample\));

\TransmitShiftReg:bSR:status_0\ <= ((not \TransmitShiftReg:bSR:load_reg\ and Net_10679 and Net_10457));

Net_9761 <= (not Net_9792);

Net_10625 <= ((Net_10679 and Net_10457));

\BitCounterEnc:CounterUDB:status_0\ <= ((not \BitCounterEnc:CounterUDB:cmp_less\ and not \BitCounterEnc:CounterUDB:prevCompare\));

\BitCounterEnc:CounterUDB:status_2\ <= ((not \BitCounterEnc:CounterUDB:overflow_reg_i\ and \BitCounterEnc:CounterUDB:reload\));

\BitCounterEnc:CounterUDB:cmp_out_i\ <= (not \BitCounterEnc:CounterUDB:cmp_less\);

\BitCounterEnc:CounterUDB:count_enable\ <= ((not \BitCounterEnc:CounterUDB:count_stored_i\ and Net_10749 and Net_10511));

Net_10731 <= (not cydff_8);

Net_10746 <= (not Net_10749);

Net_11633 <= (not Net_1037
	OR not cydff_5);

Net_677 <= (not Net_12290);

Net_11408 <= (not \UART:BUART:txn\);

\UART:BUART:counter_load_not\ <= ((not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR \UART:BUART:tx_state_0\
	OR \UART:BUART:tx_state_1\);

\UART:BUART:tx_status_0\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_status_2\ <= (not \UART:BUART:tx_fifo_notfull\);

\UART:BUART:tx_bitclk\\D\ <= ((not \UART:BUART:tx_state_2\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk_enable_pre\));

\UART:BUART:tx_ctrl_mark_last\\D\ <= ((\UART:BUART:control_4\ and \UART:BUART:control_3\ and \UART:BUART:control_2\)
	OR (not \UART:BUART:control_3\ and \UART:BUART:tx_ctrl_mark_last\)
	OR (not \UART:BUART:control_4\ and \UART:BUART:tx_ctrl_mark_last\));

\UART:BUART:tx_mark\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_ctrl_mark_last\ and not \UART:BUART:tx_mark\ and \UART:BUART:control_4\ and \UART:BUART:control_3\ and \UART:BUART:control_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_mark\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_mark\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_2\ and \UART:BUART:tx_mark\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_mark\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_mark\)
	OR (not \UART:BUART:control_3\ and not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\)
	OR (not \UART:BUART:control_4\ and not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\));

\UART:BUART:tx_state_2\\D\ <= ((not \UART:BUART:control_4\ and not \UART:BUART:control_3\ and not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:control_3\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:control_4\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_state_2\ and \UART:BUART:control_3\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_state_2\ and \UART:BUART:control_4\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_fifo_empty\ and not \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\));

\UART:BUART:txn\\D\ <= ((not \UART:BUART:control_3\ and not \UART:BUART:reset_reg\ and not \UART:BUART:txn\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_state_2\ and \UART:BUART:control_4\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:control_4\ and not \UART:BUART:reset_reg\ and not \UART:BUART:txn\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_state_2\ and \UART:BUART:control_3\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_mark\ and \UART:BUART:control_4\ and \UART:BUART:control_3\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:control_3\ and not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_parity_bit\ and \UART:BUART:control_4\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\)
	OR (not \UART:BUART:control_4\ and not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_parity_bit\ and \UART:BUART:control_3\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:txn\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_parity_bit\\D\ <= ((not \UART:BUART:tx_state_0\ and \UART:BUART:txn\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:control_4\ and not \UART:BUART:reset_reg\ and not \UART:BUART:txn\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_parity_bit\ and \UART:BUART:control_3\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:control_3\ and not \UART:BUART:reset_reg\ and not \UART:BUART:txn\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_parity_bit\ and \UART:BUART:control_4\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:control_3\ and not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:control_4\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:control_4\ and not \UART:BUART:control_3\ and \UART:BUART:tx_parity_bit\)
	OR (\UART:BUART:control_4\ and \UART:BUART:control_3\ and \UART:BUART:tx_parity_bit\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_parity_bit\)
	OR (\UART:BUART:tx_state_2\ and \UART:BUART:tx_parity_bit\)
	OR (\UART:BUART:reset_reg\ and \UART:BUART:tx_parity_bit\));

\UART:BUART:rx_counter_load\ <= ((not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\));

\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

\UART:BUART:rx_state_stop1_reg\\D\ <= (not \UART:BUART:rx_state_2\
	OR not \UART:BUART:rx_state_3\
	OR \UART:BUART:rx_state_0\
	OR \UART:BUART:rx_state_1\);

\UART:BUART:pollcount_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_1\ and Net_11413 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_11413 and \UART:BUART:pollcount_1\));

\UART:BUART:pollcount_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and Net_11413)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_11413 and \UART:BUART:pollcount_0\));

\UART:BUART:rx_postpoll\ <= ((Net_11413 and \UART:BUART:pollcount_0\)
	OR \UART:BUART:pollcount_1\);

\UART:BUART:rx_status_4\ <= ((\UART:BUART:rx_load_fifo\ and \UART:BUART:rx_fifofull\));

\UART:BUART:rx_status_5\ <= ((\UART:BUART:rx_fifonotempty\ and \UART:BUART:rx_state_stop1_reg\));

\UART:BUART:rx_stop_bit_error\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_postpoll\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_markspace_status\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and \UART:BUART:control_4\ and \UART:BUART:control_3\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\ and \UART:BUART:rx_markspace_pre\));

\UART:BUART:rx_parity_error_status\\D\ <= ((not \UART:BUART:control_3\ and not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and \UART:BUART:control_4\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\ and \UART:BUART:rx_parity_error_pre\)
	OR (not \UART:BUART:control_4\ and not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and \UART:BUART:control_3\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\ and \UART:BUART:rx_parity_error_pre\));

\UART:BUART:rx_load_fifo\\D\ <= ((not \UART:BUART:control_4\ and not \UART:BUART:control_3\ and not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:control_4\ and not \UART:BUART:control_3\ and not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_3\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not Net_11413 and \UART:BUART:rx_last\)
	OR (not \UART:BUART:control_4\ and not \UART:BUART:control_3\ and not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:control_4\ and not \UART:BUART:control_3\ and not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\));

\UART:BUART:rx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_state_3\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_5\ and \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_6\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_last\\D\ <= ((not \UART:BUART:reset_reg\ and Net_11413));

\UART:BUART:rx_address_detected\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_address_detected\));

\UART:BUART:rx_parity_bit\\D\ <= ((not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_state_2\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_postpoll\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:control_4\ and not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_parity_bit\ and \UART:BUART:control_3\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_postpoll\)
	OR (not \UART:BUART:control_3\ and not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_parity_bit\ and \UART:BUART:control_4\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_postpoll\)
	OR (not \UART:BUART:control_3\ and not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_state_3\ and \UART:BUART:control_4\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:control_4\ and not \UART:BUART:control_3\ and \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:control_4\ and \UART:BUART:control_3\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_state_3\ and \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_state_1\ and \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:reset_reg\ and \UART:BUART:rx_parity_bit\));

\UART:BUART:rx_parity_error_pre\\D\ <= ((not \UART:BUART:control_3\ and not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_state_2\ and \UART:BUART:control_4\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:control_4\ and not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_state_2\ and \UART:BUART:control_3\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:control_3\ and not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_parity_bit\ and \UART:BUART:control_4\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_postpoll\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:control_4\ and not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_parity_bit\ and \UART:BUART:control_3\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_postpoll\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:control_4\ and not \UART:BUART:control_3\ and \UART:BUART:rx_parity_error_pre\)
	OR (\UART:BUART:control_4\ and \UART:BUART:control_3\ and \UART:BUART:rx_parity_error_pre\)
	OR (not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_parity_error_pre\)
	OR (\UART:BUART:rx_state_0\ and \UART:BUART:rx_parity_error_pre\)
	OR (\UART:BUART:rx_state_1\ and \UART:BUART:rx_parity_error_pre\)
	OR (\UART:BUART:reset_reg\ and \UART:BUART:rx_parity_error_pre\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_error_pre\)
	OR (not \UART:BUART:rx_state_2\ and \UART:BUART:rx_parity_error_pre\)
	OR (\UART:BUART:rx_state_3\ and \UART:BUART:rx_parity_error_pre\));

\UART:BUART:rx_markspace_pre\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:control_4\ and \UART:BUART:control_3\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_postpoll\ and \UART:BUART:rx_state_3\)
	OR (\UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\ and \UART:BUART:rx_markspace_pre\)
	OR (not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_markspace_pre\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_markspace_pre\)
	OR (not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_markspace_pre\)
	OR (\UART:BUART:rx_state_0\ and \UART:BUART:rx_markspace_pre\)
	OR (\UART:BUART:rx_state_1\ and \UART:BUART:rx_markspace_pre\)
	OR (\UART:BUART:reset_reg\ and \UART:BUART:rx_markspace_pre\)
	OR (not \UART:BUART:control_3\ and \UART:BUART:rx_markspace_pre\)
	OR (not \UART:BUART:control_4\ and \UART:BUART:rx_markspace_pre\));

Net_11446 <= (not Net_11447);

\Sigma:tmp__Sigma_reg_1\\D\ <= ((Net_11393 and Net_698)
	OR (Net_686 and Net_11393)
	OR (Net_686 and Net_698));

\Sigma:tmp__Sigma_reg_0\\D\ <= ((not Net_11393 and not Net_698 and Net_686)
	OR (not Net_686 and not Net_11393 and Net_698)
	OR (not Net_686 and not Net_698 and Net_11393)
	OR (Net_686 and Net_11393 and Net_698));

Net_11565 <= ((My_wire_1 and Net_11566));

Net_11568 <= ((My_wire_1 and Net_11569));

Net_11518 <= ((My_wire_0 and Net_11545));

Net_11515 <= ((My_wire_0 and Net_11569));

Net_11562 <= ((My_wire_1 and Net_11563));

Net_11571 <= ((My_wire_1 and Net_11545));

Net_11504 <= ((My_wire_0 and Net_11566));

Net_11501 <= ((My_wire_0 and Net_11563));

\GlitchFilter_1:genblk1[0]:last_state\\D\ <= ((\GlitchFilter_1:genblk1[0]:sample\ and Net_11939)
	OR (Net_12175 and Net_11939)
	OR (Net_12175 and \GlitchFilter_1:genblk1[0]:sample\));

StartOfFrame <= ((not HI_10 and not Net_11923_1 and not Net_11923_0)
	OR (not HI_8 and not Net_11923_0 and Net_11923_1)
	OR (not HI_9 and not Net_11923_1 and Net_11923_0)
	OR (not HI_7 and Net_11923_1 and Net_11923_0));

\Period:bSR:status_0\ <= ((not \Period:bSR:load_reg\ and cydff_10));

Net_11403 <= (Net_12290
	OR not Net_867);

Net_12064 <= (not cydff_9);

Net_11906 <= (not Net_11907);

HI_19D <= ((not Net_12170 and not HI_19 and HI_18 and HI_17 and HI_16 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\)
	OR (not Net_12170 and not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ and HI_19)
	OR (not Net_12170 and not HI_16 and HI_19)
	OR (not Net_12170 and not HI_17 and HI_19)
	OR (not Net_12170 and not HI_18 and HI_19));

HI_18D <= ((not Net_12170 and not HI_18 and HI_17 and HI_16 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\)
	OR (not Net_12170 and not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ and HI_18)
	OR (not Net_12170 and not HI_16 and HI_18)
	OR (not Net_12170 and not HI_17 and HI_18));

HI_17D <= ((not Net_12170 and not HI_17 and HI_16 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\)
	OR (not Net_12170 and not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ and HI_17)
	OR (not Net_12170 and not HI_16 and HI_17));

HI_16D <= ((not Net_12170 and not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ and HI_16)
	OR (not Net_12170 and not HI_16 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\));

HI_15D <= ((not Net_12170 and not HI_15 and HI_10 and HI_14 and HI_13 and HI_12 and HI_11 and HI_9 and HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_12170 and not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and HI_15)
	OR (not Net_12170 and not HI_8 and HI_15)
	OR (not Net_12170 and not HI_9 and HI_15)
	OR (not Net_12170 and not HI_11 and HI_15)
	OR (not Net_12170 and not HI_12 and HI_15)
	OR (not Net_12170 and not HI_13 and HI_15)
	OR (not Net_12170 and not HI_14 and HI_15)
	OR (not HI_10 and not Net_12170 and HI_15));

HI_14D <= ((not Net_12170 and not HI_14 and HI_10 and HI_13 and HI_12 and HI_11 and HI_9 and HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_12170 and not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and HI_14)
	OR (not Net_12170 and not HI_8 and HI_14)
	OR (not Net_12170 and not HI_9 and HI_14)
	OR (not Net_12170 and not HI_11 and HI_14)
	OR (not Net_12170 and not HI_12 and HI_14)
	OR (not Net_12170 and not HI_13 and HI_14)
	OR (not HI_10 and not Net_12170 and HI_14));

HI_13D <= ((not Net_12170 and not HI_13 and HI_10 and HI_12 and HI_11 and HI_9 and HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_12170 and not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and HI_13)
	OR (not Net_12170 and not HI_8 and HI_13)
	OR (not Net_12170 and not HI_9 and HI_13)
	OR (not Net_12170 and not HI_11 and HI_13)
	OR (not Net_12170 and not HI_12 and HI_13)
	OR (not HI_10 and not Net_12170 and HI_13));

HI_12D <= ((not Net_12170 and not HI_12 and HI_10 and HI_11 and HI_9 and HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_12170 and not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and HI_12)
	OR (not Net_12170 and not HI_8 and HI_12)
	OR (not Net_12170 and not HI_9 and HI_12)
	OR (not Net_12170 and not HI_11 and HI_12)
	OR (not HI_10 and not Net_12170 and HI_12));

HI_11D <= ((not Net_12170 and not HI_11 and HI_10 and HI_9 and HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_12170 and not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and HI_11)
	OR (not Net_12170 and not HI_8 and HI_11)
	OR (not Net_12170 and not HI_9 and HI_11)
	OR (not HI_10 and not Net_12170 and HI_11));

HI_10D <= ((not HI_10 and not Net_12170 and HI_9 and HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_12170 and not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and HI_10)
	OR (not Net_12170 and not HI_8 and HI_10)
	OR (not Net_12170 and not HI_9 and HI_10));

HI_9D <= ((not Net_12170 and not HI_9 and HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_12170 and not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and HI_9)
	OR (not Net_12170 and not HI_8 and HI_9));

HI_8D <= ((not Net_12170 and not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and HI_8)
	OR (not Net_12170 and not HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

HI_7D <= ((not Net_12170 and not HI_7 and HI_6 and HI_5 and HI_4 and HI_3 and HI_2 and HI_1 and HI_0)
	OR (not Net_12170 and not HI_0 and HI_7)
	OR (not Net_12170 and not HI_1 and HI_7)
	OR (not Net_12170 and not HI_2 and HI_7)
	OR (not Net_12170 and not HI_3 and HI_7)
	OR (not Net_12170 and not HI_4 and HI_7)
	OR (not Net_12170 and not HI_5 and HI_7)
	OR (not Net_12170 and not HI_6 and HI_7));

HI_6D <= ((not Net_12170 and not HI_6 and HI_5 and HI_4 and HI_3 and HI_2 and HI_1 and HI_0)
	OR (not Net_12170 and not HI_0 and HI_6)
	OR (not Net_12170 and not HI_1 and HI_6)
	OR (not Net_12170 and not HI_2 and HI_6)
	OR (not Net_12170 and not HI_3 and HI_6)
	OR (not Net_12170 and not HI_4 and HI_6)
	OR (not Net_12170 and not HI_5 and HI_6));

HI_5D <= ((not Net_12170 and not HI_5 and HI_4 and HI_3 and HI_2 and HI_1 and HI_0)
	OR (not Net_12170 and not HI_0 and HI_5)
	OR (not Net_12170 and not HI_1 and HI_5)
	OR (not Net_12170 and not HI_2 and HI_5)
	OR (not Net_12170 and not HI_3 and HI_5)
	OR (not Net_12170 and not HI_4 and HI_5));

HI_4D <= ((not Net_12170 and not HI_4 and HI_3 and HI_2 and HI_1 and HI_0)
	OR (not Net_12170 and not HI_0 and HI_4)
	OR (not Net_12170 and not HI_1 and HI_4)
	OR (not Net_12170 and not HI_2 and HI_4)
	OR (not Net_12170 and not HI_3 and HI_4));

HI_3D <= ((not Net_12170 and not HI_3 and HI_2 and HI_1 and HI_0)
	OR (not Net_12170 and not HI_0 and HI_3)
	OR (not Net_12170 and not HI_1 and HI_3)
	OR (not Net_12170 and not HI_2 and HI_3));

HI_2D <= ((not Net_12170 and not HI_2 and HI_1 and HI_0)
	OR (not Net_12170 and not HI_0 and HI_2)
	OR (not Net_12170 and not HI_1 and HI_2));

HI_1D <= ((not Net_12170 and not HI_0 and HI_1)
	OR (not Net_12170 and not HI_1 and HI_0));

HI_0D <= ((not Net_12170 and not HI_0));

\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ <= ((HI_10 and HI_15 and HI_14 and HI_13 and HI_12 and HI_11 and HI_9 and HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((HI_7 and HI_6 and HI_5 and HI_4 and HI_3 and HI_2 and HI_1 and HI_0));

Net_12170 <= ((not HI_14 and HI_19 and HI_18 and HI_17 and HI_16 and HI_15 and HI_13));

\MODULE_7:g1:a0:gx:u0:gt_5\ <= (not HI_16
	OR not HI_17
	OR not HI_18);

\MODULE_7:g1:a0:gx:u0:lt_2\ <= ((HI_15 and HI_14));

\MODULE_7:g1:a0:gx:u0:gt_2\ <= ((not HI_14 and not HI_13)
	OR not HI_15);

LOAD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aa4cd9ec-d2b0-4c80-8fe6-7f54840242c1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_10625,
		fb=>(tmpFB_0__LOAD_net_0),
		analog=>(open),
		io=>(tmpIO_0__LOAD_net_0),
		siovref=>(tmpSIOVREF__LOAD_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LOAD_net_0);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"92638c71-d3ee-4bf8-af13-ac4852464d3e",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_9581,
		dig_domain_out=>open);
Sh_out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dad38982-1d6f-43cc-8f8c-b8e591d5e963",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_10649,
		fb=>(tmpFB_0__Sh_out_net_0),
		analog=>(open),
		io=>(tmpIO_0__Sh_out_net_0),
		siovref=>(tmpSIOVREF__Sh_out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Sh_out_net_0);
\FrameAllow:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\FrameAllow:control_7\, \FrameAllow:control_6\, \FrameAllow:control_5\, \FrameAllow:control_4\,
			\FrameAllow:control_3\, \FrameAllow:control_2\, \FrameAllow:control_1\, Net_7248));
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3de63e2f-009e-4e0a-b688-6e2dad875b28",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3360,
		dig_domain_out=>open);
TC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"69c4927a-cfee-4b39-be28-a575e52608dc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_10667,
		fb=>(tmpFB_0__TC_net_0),
		analog=>(open),
		io=>(tmpIO_0__TC_net_0),
		siovref=>(tmpSIOVREF__TC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TC_net_0);
Compare:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"177d187b-f9ff-4fdc-bc43-418f26c08243",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_10679,
		fb=>(tmpFB_0__Compare_net_0),
		analog=>(open),
		io=>(tmpIO_0__Compare_net_0),
		siovref=>(tmpSIOVREF__Compare_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Compare_net_0);
ClockEncDelay:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9baf6e5d-c961-404f-8bb3-34160dd1b29a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_10749,
		fb=>(tmpFB_0__ClockEncDelay_net_0),
		analog=>(open),
		io=>(tmpIO_0__ClockEncDelay_net_0),
		siovref=>(tmpSIOVREF__ClockEncDelay_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ClockEncDelay_net_0);
DOut_CH1_N:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ebc02dd0-519d-4a8e-a3ed-8da7309e851f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_11518,
		fb=>(tmpFB_0__DOut_CH1_N_net_0),
		analog=>(open),
		io=>(tmpIO_0__DOut_CH1_N_net_0),
		siovref=>(tmpSIOVREF__DOut_CH1_N_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DOut_CH1_N_net_0);
\GlitchFilter_3:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3360,
		enable=>tmpOE__LOAD_net_0,
		clock_out=>\GlitchFilter_3:op_clk\);
EN1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6847f2fc-d5fa-4910-8f3d-8d45b5ceb563",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>My_wire_2,
		fb=>(tmpFB_0__EN1_net_0),
		analog=>(open),
		io=>(tmpIO_0__EN1_net_0),
		siovref=>(tmpSIOVREF__EN1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EN1_net_0);
DOut_CH1_P:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2d1a92a4-f694-40aa-9a5a-76a2fc7a20a0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_11571,
		fb=>(tmpFB_0__DOut_CH1_P_net_0),
		analog=>(open),
		io=>(tmpIO_0__DOut_CH1_P_net_0),
		siovref=>(tmpSIOVREF__DOut_CH1_P_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DOut_CH1_P_net_0);
\TransmitShiftReg:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10749,
		enable=>tmpOE__LOAD_net_0,
		clock_out=>\TransmitShiftReg:bSR:clk_fin\);
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\TransmitShiftReg:bSR:clk_fin\,
		control=>(\TransmitShiftReg:bSR:control_7\, \TransmitShiftReg:bSR:control_6\, \TransmitShiftReg:bSR:control_5\, \TransmitShiftReg:bSR:control_4\,
			\TransmitShiftReg:bSR:control_3\, \TransmitShiftReg:bSR:control_2\, \TransmitShiftReg:bSR:control_1\, \TransmitShiftReg:bSR:ctrl_clk_enable\));
\TransmitShiftReg:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\TransmitShiftReg:bSR:clk_fin\,
		status=>(\TransmitShiftReg:bSR:status_6\, \TransmitShiftReg:bSR:status_5\, \TransmitShiftReg:bSR:status_4\, \TransmitShiftReg:bSR:status_3\,
			zero, zero, \TransmitShiftReg:bSR:status_0\),
		interrupt=>Net_10480);
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TransmitShiftReg:bSR:clk_fin\,
		cs_addr=>(\TransmitShiftReg:bSR:ctrl_clk_enable\, \TransmitShiftReg:bSR:status_0\, zero),
		route_si=>tmpOE__LOAD_net_0,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\TransmitShiftReg:bSR:so_32_0\,
		f0_bus_stat=>\TransmitShiftReg:bSR:f0_bus_stat_32_0\,
		f0_blk_stat=>\TransmitShiftReg:bSR:f0_blk_stat_32_0\,
		f1_bus_stat=>\TransmitShiftReg:bSR:f1_bus_stat_32_0\,
		f1_blk_stat=>\TransmitShiftReg:bSR:f1_blk_stat_32_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right0\,
		sol=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left0\,
		msbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_0\),
		cfbi=>zero,
		cfbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TransmitShiftReg:bSR:clk_fin\,
		cs_addr=>(\TransmitShiftReg:bSR:ctrl_clk_enable\, \TransmitShiftReg:bSR:status_0\, zero),
		route_si=>tmpOE__LOAD_net_0,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\TransmitShiftReg:bSR:so_32_1\,
		f0_bus_stat=>\TransmitShiftReg:bSR:f0_bus_stat_32_1\,
		f0_blk_stat=>\TransmitShiftReg:bSR:f0_blk_stat_32_1\,
		f1_bus_stat=>\TransmitShiftReg:bSR:f1_bus_stat_32_1\,
		f1_blk_stat=>\TransmitShiftReg:bSR:f1_blk_stat_32_1\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\,
		co=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\,
		sir=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left0\,
		sor=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right0\,
		sil=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right1\,
		sol=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left1\,
		msbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb1\,
		msbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb0\,
		cei=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		ceo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		cli=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		clo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		zi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		zo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		fi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		fo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		capi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_0\),
		capo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_0\),
		cfbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb0\,
		cfbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TransmitShiftReg:bSR:clk_fin\,
		cs_addr=>(\TransmitShiftReg:bSR:ctrl_clk_enable\, \TransmitShiftReg:bSR:status_0\, zero),
		route_si=>tmpOE__LOAD_net_0,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\TransmitShiftReg:bSR:so_32_2\,
		f0_bus_stat=>\TransmitShiftReg:bSR:f0_bus_stat_32_2\,
		f0_blk_stat=>\TransmitShiftReg:bSR:f0_blk_stat_32_2\,
		f1_bus_stat=>\TransmitShiftReg:bSR:f1_bus_stat_32_2\,
		f1_blk_stat=>\TransmitShiftReg:bSR:f1_blk_stat_32_2\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\,
		co=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\,
		sir=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left1\,
		sor=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right1\,
		sil=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right2\,
		sol=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left2\,
		msbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb2\,
		msbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb1\,
		cei=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		ceo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		cli=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		clo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		zi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		zo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		fi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		fo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		capi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_0\),
		capo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_0\),
		cfbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb1\,
		cfbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TransmitShiftReg:bSR:clk_fin\,
		cs_addr=>(\TransmitShiftReg:bSR:ctrl_clk_enable\, \TransmitShiftReg:bSR:status_0\, zero),
		route_si=>tmpOE__LOAD_net_0,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_10649,
		f0_bus_stat=>\TransmitShiftReg:bSR:status_4\,
		f0_blk_stat=>\TransmitShiftReg:bSR:status_3\,
		f1_bus_stat=>\TransmitShiftReg:bSR:status_6\,
		f1_blk_stat=>\TransmitShiftReg:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\,
		co=>open,
		sir=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left2\,
		sor=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb2\,
		cei=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		clo=>open,
		zi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		zo=>open,
		fi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		fo=>open,
		capi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_0\),
		capo=>open,
		cfbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_10562);
SW_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_10562, Net_10561));
Start:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>(zero),
		fb=>Net_9792,
		analog=>(open),
		io=>(tmpIO_0__Start_net_0),
		siovref=>(tmpSIOVREF__Start_net_0),
		annotation=>Net_10561,
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Start_net_0);
\StartButton:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>zero,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_9761));
TransmitWordShift:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_10110);
isr_Load_TrShReg:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_10480);
\StartTransmit:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\StartTransmit:control_7\, \StartTransmit:control_6\, \StartTransmit:control_5\, \StartTransmit:control_4\,
			\StartTransmit:control_3\, \StartTransmit:control_2\, \StartTransmit:control_1\, Net_11447));
\BitCounterEnc:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_9581,
		enable=>tmpOE__LOAD_net_0,
		clock_out=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\);
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		status=>(\BitCounterEnc:CounterUDB:status_6\, \BitCounterEnc:CounterUDB:status_5\, zero, zero,
			\BitCounterEnc:CounterUDB:status_2\, \BitCounterEnc:CounterUDB:status_1\, \BitCounterEnc:CounterUDB:status_0\),
		interrupt=>Net_10110);
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__LOAD_net_0, \BitCounterEnc:CounterUDB:count_enable\, \BitCounterEnc:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\BitCounterEnc:CounterUDB:reload\,
		cl0=>\BitCounterEnc:CounterUDB:nc42\,
		z0=>\BitCounterEnc:CounterUDB:status_1\,
		ff0=>\BitCounterEnc:CounterUDB:per_FF\,
		ce1=>\BitCounterEnc:CounterUDB:cmp_equal\,
		cl1=>\BitCounterEnc:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\BitCounterEnc:CounterUDB:status_6\,
		f0_blk_stat=>\BitCounterEnc:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
ClockEnc:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43a62d2e-7bbf-47e1-abe2-1d3956528cbd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_10749,
		fb=>(tmpFB_0__ClockEnc_net_0),
		analog=>(open),
		io=>(tmpIO_0__ClockEnc_net_0),
		siovref=>(tmpSIOVREF__ClockEnc_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ClockEnc_net_0);
LOAD_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"98f817e6-39df-47e5-81b0-0df90f707224",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_10480,
		fb=>(tmpFB_0__LOAD_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__LOAD_1_net_0),
		siovref=>(tmpSIOVREF__LOAD_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LOAD_1_net_0);
Clock_5:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"dcf6f238-b9df-475c-abec-17f8532a3239",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10896,
		dig_domain_out=>open);
LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"abd792cd-0028-4b44-a2bf-84ea41c827e9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_10805,
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
\LED_ON:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\LED_ON:control_7\, \LED_ON:control_6\, \LED_ON:control_5\, \LED_ON:control_4\,
			\LED_ON:control_3\, \LED_ON:control_2\, \LED_ON:control_1\, Net_10805));
MC:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"fc4436e9-87a7-46fb-ac68-45995e9db523",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_12290,
		dig_domain_out=>open);
Clock_tiktak:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"235e8817-8b61-4bc8-967e-71ac7bc002d0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>cydff_9,
		fb=>(tmpFB_0__Clock_tiktak_net_0),
		analog=>(open),
		io=>(tmpIO_0__Clock_tiktak_net_0),
		siovref=>(tmpSIOVREF__Clock_tiktak_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Clock_tiktak_net_0);
\Boundary32bit:CounterHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_12290,
		kill=>zero,
		enable=>zero,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_867,
		compare=>\Boundary32bit:Net_47\,
		interrupt=>\Boundary32bit:Net_42\);
TC_word:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4f4c9b24-2e23-45a0-9050-11bf0f6b0a8a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_867,
		fb=>(tmpFB_0__TC_word_net_0),
		analog=>(open),
		io=>(tmpIO_0__TC_word_net_0),
		siovref=>(tmpSIOVREF__TC_word_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TC_word_net_0);
\SigmaReg:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_677,
		enable=>tmpOE__LOAD_net_0,
		clock_out=>\SigmaReg:bSR:clk_fin\);
\SigmaReg:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\SigmaReg:bSR:clk_fin\,
		control=>(\SigmaReg:bSR:control_7\, \SigmaReg:bSR:control_6\, \SigmaReg:bSR:control_5\, \SigmaReg:bSR:control_4\,
			\SigmaReg:bSR:control_3\, \SigmaReg:bSR:control_2\, \SigmaReg:bSR:control_1\, \SigmaReg:bSR:ctrl_clk_enable\));
\SigmaReg:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\SigmaReg:bSR:clk_fin\,
		status=>(\SigmaReg:bSR:status_6\, \SigmaReg:bSR:status_5\, \SigmaReg:bSR:status_4\, \SigmaReg:bSR:status_3\,
			zero, zero, zero),
		interrupt=>Net_12209);
\SigmaReg:bSR:sC32:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SigmaReg:bSR:clk_fin\,
		cs_addr=>(\SigmaReg:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_10946,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_698,
		f0_bus_stat=>\SigmaReg:bSR:f0_bus_stat_32_0\,
		f0_blk_stat=>\SigmaReg:bSR:f0_blk_stat_32_0\,
		f1_bus_stat=>\SigmaReg:bSR:f1_bus_stat_32_0\,
		f1_blk_stat=>\SigmaReg:bSR:f1_blk_stat_32_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SigmaReg:bSR:sC32:BShiftRegDp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_right0\,
		sol=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_left0\,
		msbi=>\SigmaReg:bSR:sC32:BShiftRegDp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cap0_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cap0_0\),
		cfbi=>zero,
		cfbo=>\SigmaReg:bSR:sC32:BShiftRegDp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SigmaReg:bSR:sC32:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SigmaReg:bSR:clk_fin\,
		cs_addr=>(\SigmaReg:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_10946,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SigmaReg:bSR:so_32_1\,
		f0_bus_stat=>\SigmaReg:bSR:f0_bus_stat_32_1\,
		f0_blk_stat=>\SigmaReg:bSR:f0_blk_stat_32_1\,
		f1_bus_stat=>\SigmaReg:bSR:f1_bus_stat_32_1\,
		f1_blk_stat=>\SigmaReg:bSR:f1_blk_stat_32_1\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SigmaReg:bSR:sC32:BShiftRegDp:carry0\,
		co=>\SigmaReg:bSR:sC32:BShiftRegDp:carry1\,
		sir=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_left0\,
		sor=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_right0\,
		sil=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_right1\,
		sol=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_left1\,
		msbi=>\SigmaReg:bSR:sC32:BShiftRegDp:msb1\,
		msbo=>\SigmaReg:bSR:sC32:BShiftRegDp:msb0\,
		cei=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		ceo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		cli=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		clo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		zi=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		zo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		fi=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		fo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		capi=>(\SigmaReg:bSR:sC32:BShiftRegDp:cap0_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cap0_0\),
		capo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cap1_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cap1_0\),
		cfbi=>\SigmaReg:bSR:sC32:BShiftRegDp:cfb0\,
		cfbo=>\SigmaReg:bSR:sC32:BShiftRegDp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SigmaReg:bSR:sC32:BShiftRegDp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SigmaReg:bSR:clk_fin\,
		cs_addr=>(\SigmaReg:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_10946,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SigmaReg:bSR:so_32_2\,
		f0_bus_stat=>\SigmaReg:bSR:f0_bus_stat_32_2\,
		f0_blk_stat=>\SigmaReg:bSR:f0_blk_stat_32_2\,
		f1_bus_stat=>\SigmaReg:bSR:f1_bus_stat_32_2\,
		f1_blk_stat=>\SigmaReg:bSR:f1_blk_stat_32_2\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SigmaReg:bSR:sC32:BShiftRegDp:carry1\,
		co=>\SigmaReg:bSR:sC32:BShiftRegDp:carry2\,
		sir=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_left1\,
		sor=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_right1\,
		sil=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_right2\,
		sol=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_left2\,
		msbi=>\SigmaReg:bSR:sC32:BShiftRegDp:msb2\,
		msbo=>\SigmaReg:bSR:sC32:BShiftRegDp:msb1\,
		cei=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		ceo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		cli=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		clo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		zi=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		zo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		fi=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		fo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		capi=>(\SigmaReg:bSR:sC32:BShiftRegDp:cap1_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cap1_0\),
		capo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cap2_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cap2_0\),
		cfbi=>\SigmaReg:bSR:sC32:BShiftRegDp:cfb1\,
		cfbo=>\SigmaReg:bSR:sC32:BShiftRegDp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SigmaReg:bSR:sC32:BShiftRegDp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SigmaReg:bSR:clk_fin\,
		cs_addr=>(\SigmaReg:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_10946,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SigmaReg:bSR:so_32_3\,
		f0_bus_stat=>\SigmaReg:bSR:status_4\,
		f0_blk_stat=>\SigmaReg:bSR:status_3\,
		f1_bus_stat=>\SigmaReg:bSR:status_6\,
		f1_blk_stat=>\SigmaReg:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SigmaReg:bSR:sC32:BShiftRegDp:carry2\,
		co=>open,
		sir=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_left2\,
		sor=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SigmaReg:bSR:sC32:BShiftRegDp:msb2\,
		cei=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		clo=>open,
		zi=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		zo=>open,
		fi=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		fo=>open,
		capi=>(\SigmaReg:bSR:sC32:BShiftRegDp:cap2_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cap2_0\),
		capo=>open,
		cfbi=>\SigmaReg:bSR:sC32:BShiftRegDp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Control_Period:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Period:control_7\, \Control_Period:control_6\, \Control_Period:control_5\, \Control_Period:control_4\,
			\Control_Period:control_3\, \Control_Period:control_2\, \Control_Period:control_1\, Net_860));
\UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART:Net_9\,
		dig_domain_out=>open);
\UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART:Net_9\,
		enable=>tmpOE__LOAD_net_0,
		clock_out=>\UART:BUART:clock_op\);
\UART:BUART:sCR_SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\UART:BUART:clock_op\,
		control=>(\UART:BUART:control_7\, \UART:BUART:control_6\, \UART:BUART:control_5\, \UART:BUART:control_4\,
			\UART:BUART:control_3\, \UART:BUART:control_2\, \UART:BUART:control_1\, \UART:BUART:control_0\));
\UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:tx_state_1\, \UART:BUART:tx_state_0\, \UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:tx_shift_out\,
		f0_bus_stat=>\UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART:BUART:sc_out_7\, \UART:BUART:sc_out_6\, \UART:BUART:sc_out_5\, \UART:BUART:sc_out_4\,
			\UART:BUART:sc_out_3\, \UART:BUART:sc_out_2\, \UART:BUART:sc_out_1\, \UART:BUART:sc_out_0\));
\UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, zero, zero, \UART:BUART:tx_fifo_notfull\,
			\UART:BUART:tx_status_2\, \UART:BUART:tx_fifo_empty\, \UART:BUART:tx_status_0\),
		interrupt=>\UART:BUART:tx_interrupt_out\);
\UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:rx_state_1\, \UART:BUART:rx_state_0\, \UART:BUART:rx_bitclk_enable\),
		route_si=>\UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:hd_shift_out\,
		f0_bus_stat=>\UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART:BUART:rx_fifofull\,
		f1_bus_stat=>\UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART:BUART:clock_op\,
		reset=>\UART:BUART:reset_reg\,
		load=>\UART:BUART:rx_counter_load\,
		enable=>tmpOE__LOAD_net_0,
		count=>(\UART:BUART:rx_count_6\, \UART:BUART:rx_count_5\, \UART:BUART:rx_count_4\, \UART:BUART:rx_count_3\,
			\UART:BUART:rx_count_2\, \UART:BUART:rx_count_1\, \UART:BUART:rx_count_0\),
		tc=>\UART:BUART:rx_count7_tc\);
\UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, \UART:BUART:rx_status_5\, \UART:BUART:rx_status_4\, \UART:BUART:rx_status_3\,
			\UART:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_11415);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>(zero),
		fb=>Net_11413,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_11408,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
isr_rx:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_11415);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"77db52f9-8fc5-40d8-ae33-f749577858e2",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_12177,
		dig_domain_out=>open);
CH32kHZ_IN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"75c1712f-a25c-4049-8187-966f97c47af7",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>(zero),
		fb=>Net_11431,
		analog=>(open),
		io=>(tmpIO_0__CH32kHZ_IN_net_0),
		siovref=>(tmpSIOVREF__CH32kHZ_IN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CH32kHZ_IN_net_0);
CH32kHZ_OUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c54ccfbc-4a73-4566-8ad2-91c0a891e513",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>(zero),
		fb=>Net_11430,
		analog=>(open),
		io=>(tmpIO_0__CH32kHZ_OUT_net_0),
		siovref=>(tmpSIOVREF__CH32kHZ_OUT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CH32kHZ_OUT_net_0);
\ControlReg_Regim:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\ControlReg_Regim:control_7\, \ControlReg_Regim:control_6\, \ControlReg_Regim:control_5\, \ControlReg_Regim:control_4\,
			Net_11563, Net_11566, Net_11569, Net_11545));
DOut_CH2_P:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f1caa117-538b-4f0f-80c7-20d6a40f5cbd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_11568,
		fb=>(tmpFB_0__DOut_CH2_P_net_0),
		analog=>(open),
		io=>(tmpIO_0__DOut_CH2_P_net_0),
		siovref=>(tmpSIOVREF__DOut_CH2_P_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DOut_CH2_P_net_0);
DOut_CH2_N:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"af7e583d-4921-470c-9688-eba5b0b34ce3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_11515,
		fb=>(tmpFB_0__DOut_CH2_N_net_0),
		analog=>(open),
		io=>(tmpIO_0__DOut_CH2_N_net_0),
		siovref=>(tmpSIOVREF__DOut_CH2_N_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DOut_CH2_N_net_0);
DOut_CH3_N:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"760a296f-33ed-4bad-be78-bfb5e5d6ceb0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_11504,
		fb=>(tmpFB_0__DOut_CH3_N_net_0),
		analog=>(open),
		io=>(tmpIO_0__DOut_CH3_N_net_0),
		siovref=>(tmpSIOVREF__DOut_CH3_N_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DOut_CH3_N_net_0);
DOut_CH3_P:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e585b0dc-cc36-498a-b2bd-04b81ad0e251",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_11565,
		fb=>(tmpFB_0__DOut_CH3_P_net_0),
		analog=>(open),
		io=>(tmpIO_0__DOut_CH3_P_net_0),
		siovref=>(tmpSIOVREF__DOut_CH3_P_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DOut_CH3_P_net_0);
DOut_CH4_P:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6ecfc535-e998-4204-90ed-11d0f1041125",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_11562,
		fb=>(tmpFB_0__DOut_CH4_P_net_0),
		analog=>(open),
		io=>(tmpIO_0__DOut_CH4_P_net_0),
		siovref=>(tmpSIOVREF__DOut_CH4_P_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DOut_CH4_P_net_0);
DOut_CH4_N:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0c1b4854-bfc6-4a30-a035-04aa4ae9d252",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_11501,
		fb=>(tmpFB_0__DOut_CH4_N_net_0),
		analog=>(open),
		io=>(tmpIO_0__DOut_CH4_N_net_0),
		siovref=>(tmpSIOVREF__DOut_CH4_N_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DOut_CH4_N_net_0);
\GlitchFilter_1:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_12177,
		enable=>tmpOE__LOAD_net_0,
		clock_out=>\GlitchFilter_1:op_clk\);
Out_TikTak_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"40f324c0-b998-4b52-8205-6fa05e4e7a47",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>HI_10,
		fb=>(tmpFB_0__Out_TikTak_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_TikTak_3_net_0),
		siovref=>(tmpSIOVREF__Out_TikTak_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_TikTak_3_net_0);
\Period:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_677,
		enable=>tmpOE__LOAD_net_0,
		clock_out=>\Period:bSR:clk_fin\);
\Period:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Period:bSR:clk_fin\,
		control=>(\Period:bSR:control_7\, \Period:bSR:control_6\, \Period:bSR:control_5\, \Period:bSR:control_4\,
			\Period:bSR:control_3\, \Period:bSR:control_2\, \Period:bSR:control_1\, \Period:bSR:ctrl_clk_enable\));
\Period:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\Period:bSR:clk_fin\,
		status=>(\Period:bSR:status_6\, \Period:bSR:status_5\, \Period:bSR:status_4\, \Period:bSR:status_3\,
			zero, zero, \Period:bSR:status_0\),
		interrupt=>Net_12205);
\Period:bSR:sC32:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Period:bSR:clk_fin\,
		cs_addr=>(\Period:bSR:ctrl_clk_enable\, \Period:bSR:status_0\, zero),
		route_si=>cydff_1,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_11393,
		f0_bus_stat=>\Period:bSR:f0_bus_stat_32_0\,
		f0_blk_stat=>\Period:bSR:f0_blk_stat_32_0\,
		f1_bus_stat=>\Period:bSR:f1_bus_stat_32_0\,
		f1_blk_stat=>\Period:bSR:f1_blk_stat_32_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Period:bSR:sC32:BShiftRegDp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Period:bSR:sC32:BShiftRegDp:sh_right0\,
		sol=>\Period:bSR:sC32:BShiftRegDp:sh_left0\,
		msbi=>\Period:bSR:sC32:BShiftRegDp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Period:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \Period:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Period:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \Period:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Period:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \Period:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Period:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \Period:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Period:bSR:sC32:BShiftRegDp:cap0_1\, \Period:bSR:sC32:BShiftRegDp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Period:bSR:sC32:BShiftRegDp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Period:bSR:sC32:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Period:bSR:clk_fin\,
		cs_addr=>(\Period:bSR:ctrl_clk_enable\, \Period:bSR:status_0\, zero),
		route_si=>cydff_1,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Period:bSR:so_32_1\,
		f0_bus_stat=>\Period:bSR:f0_bus_stat_32_1\,
		f0_blk_stat=>\Period:bSR:f0_blk_stat_32_1\,
		f1_bus_stat=>\Period:bSR:f1_bus_stat_32_1\,
		f1_blk_stat=>\Period:bSR:f1_blk_stat_32_1\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Period:bSR:sC32:BShiftRegDp:carry0\,
		co=>\Period:bSR:sC32:BShiftRegDp:carry1\,
		sir=>\Period:bSR:sC32:BShiftRegDp:sh_left0\,
		sor=>\Period:bSR:sC32:BShiftRegDp:sh_right0\,
		sil=>\Period:bSR:sC32:BShiftRegDp:sh_right1\,
		sol=>\Period:bSR:sC32:BShiftRegDp:sh_left1\,
		msbi=>\Period:bSR:sC32:BShiftRegDp:msb1\,
		msbo=>\Period:bSR:sC32:BShiftRegDp:msb0\,
		cei=>(\Period:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \Period:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		ceo=>(\Period:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \Period:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		cli=>(\Period:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \Period:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		clo=>(\Period:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \Period:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		zi=>(\Period:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \Period:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		zo=>(\Period:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \Period:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		fi=>(\Period:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \Period:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		fo=>(\Period:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \Period:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		capi=>(\Period:bSR:sC32:BShiftRegDp:cap0_1\, \Period:bSR:sC32:BShiftRegDp:cap0_0\),
		capo=>(\Period:bSR:sC32:BShiftRegDp:cap1_1\, \Period:bSR:sC32:BShiftRegDp:cap1_0\),
		cfbi=>\Period:bSR:sC32:BShiftRegDp:cfb0\,
		cfbo=>\Period:bSR:sC32:BShiftRegDp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Period:bSR:sC32:BShiftRegDp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Period:bSR:clk_fin\,
		cs_addr=>(\Period:bSR:ctrl_clk_enable\, \Period:bSR:status_0\, zero),
		route_si=>cydff_1,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Period:bSR:so_32_2\,
		f0_bus_stat=>\Period:bSR:f0_bus_stat_32_2\,
		f0_blk_stat=>\Period:bSR:f0_blk_stat_32_2\,
		f1_bus_stat=>\Period:bSR:f1_bus_stat_32_2\,
		f1_blk_stat=>\Period:bSR:f1_blk_stat_32_2\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Period:bSR:sC32:BShiftRegDp:carry1\,
		co=>\Period:bSR:sC32:BShiftRegDp:carry2\,
		sir=>\Period:bSR:sC32:BShiftRegDp:sh_left1\,
		sor=>\Period:bSR:sC32:BShiftRegDp:sh_right1\,
		sil=>\Period:bSR:sC32:BShiftRegDp:sh_right2\,
		sol=>\Period:bSR:sC32:BShiftRegDp:sh_left2\,
		msbi=>\Period:bSR:sC32:BShiftRegDp:msb2\,
		msbo=>\Period:bSR:sC32:BShiftRegDp:msb1\,
		cei=>(\Period:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \Period:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		ceo=>(\Period:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \Period:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		cli=>(\Period:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \Period:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		clo=>(\Period:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \Period:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		zi=>(\Period:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \Period:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		zo=>(\Period:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \Period:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		fi=>(\Period:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \Period:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		fo=>(\Period:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \Period:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		capi=>(\Period:bSR:sC32:BShiftRegDp:cap1_1\, \Period:bSR:sC32:BShiftRegDp:cap1_0\),
		capo=>(\Period:bSR:sC32:BShiftRegDp:cap2_1\, \Period:bSR:sC32:BShiftRegDp:cap2_0\),
		cfbi=>\Period:bSR:sC32:BShiftRegDp:cfb1\,
		cfbo=>\Period:bSR:sC32:BShiftRegDp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Period:bSR:sC32:BShiftRegDp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Period:bSR:clk_fin\,
		cs_addr=>(\Period:bSR:ctrl_clk_enable\, \Period:bSR:status_0\, zero),
		route_si=>cydff_1,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Period:bSR:so_32_3\,
		f0_bus_stat=>\Period:bSR:status_4\,
		f0_blk_stat=>\Period:bSR:status_3\,
		f1_bus_stat=>\Period:bSR:status_6\,
		f1_blk_stat=>\Period:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Period:bSR:sC32:BShiftRegDp:carry2\,
		co=>open,
		sir=>\Period:bSR:sC32:BShiftRegDp:sh_left2\,
		sor=>\Period:bSR:sC32:BShiftRegDp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Period:bSR:sC32:BShiftRegDp:msb2\,
		cei=>(\Period:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \Period:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\Period:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \Period:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		clo=>open,
		zi=>(\Period:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \Period:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		zo=>open,
		fi=>(\Period:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \Period:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		fo=>open,
		capi=>(\Period:bSR:sC32:BShiftRegDp:cap2_1\, \Period:bSR:sC32:BShiftRegDp:cap2_0\),
		capo=>open,
		cfbi=>\Period:bSR:sC32:BShiftRegDp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
isr_comp:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>StartOfFrame);
\Status_Period:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>tmpOE__LOAD_net_0,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, cydff_10));
\Control_Capture:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000001",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Capture:control_7\, \Control_Capture:control_6\, \Control_Capture:control_5\, \Control_Capture:control_4\,
			\Control_Capture:control_3\, \Control_Capture:control_2\, \Control_Capture:control_1\, Net_11898));
PPS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c60b2da1-4c7b-4418-868d-04e2d0efb712",
		drive_mode=>"101",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PPS_net_0),
		analog=>(open),
		io=>Net_11907,
		siovref=>(tmpSIOVREF__PPS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PPS_net_0);
Out_TikTak:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b545a523-b053-4d33-88c9-fd9e375ae576",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>StartOfFrame,
		fb=>(tmpFB_0__Out_TikTak_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_TikTak_net_0),
		siovref=>(tmpSIOVREF__Out_TikTak_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_TikTak_net_0);
isr_tc:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_12170);
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\,
		y=>\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Control_FREQ:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000010",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_FREQ:control_7\, \Control_FREQ:control_6\, \Control_FREQ:control_5\, \Control_FREQ:control_4\,
			\Control_FREQ:control_3\, \Control_FREQ:control_2\, Net_11923_1, Net_11923_0));
\CAPT_LOW:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"01111111")
	PORT MAP(reset=>zero,
		clock=>Net_11939,
		status=>(zero, HI_6, HI_5, HI_4,
			HI_3, HI_2, HI_1, HI_0));
\CAPT_MID:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"01111111")
	PORT MAP(reset=>zero,
		clock=>Net_11939,
		status=>(zero, HI_13, HI_12, HI_11,
			HI_10, HI_9, HI_8, HI_7));
\CAPT_HIGH:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00111111")
	PORT MAP(reset=>zero,
		clock=>Net_11939,
		status=>(zero, zero, HI_19, HI_18,
			HI_17, HI_16, HI_15, HI_14));
\MODULE_7:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_7:g1:a0:gx:u0:lti_1\);
\MODULE_7:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_7:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_7:g1:a0:gx:u0:gti_1\);
\MODULE_7:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_7:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_7:g1:a0:gx:u0:lti_0\);
\MODULE_7:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_7:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_7:g1:a0:gx:u0:gti_0\);
\GlitchFilter_3:genblk1[0]:sample\:cy_dff
	PORT MAP(d=>preouts_0,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[0]:sample\);
\GlitchFilter_3:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[0]:last_state\\D\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>My_wire_0);
\GlitchFilter_3:genblk1[1]:sample\:cy_dff
	PORT MAP(d=>preouts_1,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[1]:sample\);
\GlitchFilter_3:genblk1[1]:last_state\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[1]:last_state\\D\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>My_wire_1);
\GlitchFilter_3:genblk1[2]:sample\:cy_dff
	PORT MAP(d=>preouts_2,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[2]:sample\);
\GlitchFilter_3:genblk1[2]:last_state\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[2]:last_state\\D\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>My_wire_2);
\TransmitShiftReg:bSR:load_reg\:cy_dff
	PORT MAP(d=>Net_10625,
		clk=>\TransmitShiftReg:bSR:clk_fin\,
		q=>\TransmitShiftReg:bSR:load_reg\);
cydff_12:cy_dsrff
	PORT MAP(d=>Net_7248,
		s=>zero,
		r=>Net_1463,
		clk=>Net_10749,
		q=>preouts_2);
cydff_10:cy_dff
	PORT MAP(d=>Net_860,
		clk=>Net_867,
		q=>cydff_10);
\BitCounterEnc:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterEnc:CounterUDB:prevCapture\);
\BitCounterEnc:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\BitCounterEnc:CounterUDB:reload\,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterEnc:CounterUDB:overflow_reg_i\);
\BitCounterEnc:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterEnc:CounterUDB:underflow_reg_i\);
\BitCounterEnc:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\BitCounterEnc:CounterUDB:reload\,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_10667);
\BitCounterEnc:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\BitCounterEnc:CounterUDB:cmp_out_i\,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterEnc:CounterUDB:prevCompare\);
\BitCounterEnc:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\BitCounterEnc:CounterUDB:cmp_out_i\,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_10679);
\BitCounterEnc:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_10749,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterEnc:CounterUDB:count_stored_i\);
cydff_11:cy_dsrff
	PORT MAP(d=>zero,
		s=>Net_10457,
		r=>zero,
		clk=>Net_10667,
		q=>Net_10511);
cydff_5:cy_dsrff
	PORT MAP(d=>Net_1037,
		s=>Net_1463,
		r=>zero,
		clk=>Net_10896,
		q=>cydff_5);
cydff_6:cy_dsrff
	PORT MAP(d=>Net_11633,
		s=>Net_1463,
		r=>zero,
		clk=>Net_10896,
		q=>Net_1037);
cydff_8:cy_dsrff
	PORT MAP(d=>Net_10731,
		s=>Net_1463,
		r=>zero,
		clk=>Net_1037,
		q=>cydff_8);
cydff_3:cy_dsrff
	PORT MAP(d=>Net_10746,
		s=>Net_1463,
		r=>zero,
		clk=>cydff_8,
		q=>Net_10749);
cydff_9:cy_dff
	PORT MAP(d=>Net_686,
		clk=>Net_11403,
		q=>cydff_9);
cydff_1:cy_dff
	PORT MAP(d=>Net_11393,
		clk=>Net_12290,
		q=>cydff_1);
\SigmaReg:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SigmaReg:bSR:clk_fin\,
		q=>\SigmaReg:bSR:load_reg\);
\UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:reset_reg\);
\UART:BUART:txn\:cy_dff
	PORT MAP(d=>\UART:BUART:txn\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:txn\);
\UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_1\);
\UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_0\);
\UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_2\);
Net_11410:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>Net_11410);
\UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_bitclk\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_bitclk\);
\UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_ctrl_mark_last\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_ctrl_mark_last\);
\UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_mark\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_mark\);
\UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_parity_bit\);
\UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_1\);
\UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_0\);
\UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_load_fifo\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_load_fifo\);
\UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_3\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_3\);
\UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_2\);
\UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_bitclk_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_bitclk_enable\);
\UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_stop1_reg\);
\UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_1\);
\UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_0\);
\UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_markspace_status\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_status\);
\UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_status\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_2\);
\UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_stop_bit_error\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_3\);
\UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_addr_match_status\);
\UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_markspace_pre\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_pre\);
\UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_pre\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_error_pre\);
\UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_break_status\);
\UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_address_detected\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_address_detected\);
\UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_last\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_last\);
\UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_bit\);
cydff_2:cy_dsrff
	PORT MAP(d=>tmpOE__LOAD_net_0,
		s=>zero,
		r=>Net_11446,
		clk=>StartOfFrame,
		q=>Net_10457);
\Sigma:tmp__Sigma_reg_1\:cy_dff
	PORT MAP(d=>\Sigma:tmp__Sigma_reg_1\\D\,
		clk=>Net_12290,
		q=>Net_686);
\Sigma:tmp__Sigma_reg_0\:cy_dff
	PORT MAP(d=>\Sigma:tmp__Sigma_reg_0\\D\,
		clk=>Net_12290,
		q=>Net_10946);
\GlitchFilter_1:genblk1[0]:sample\:cy_dff
	PORT MAP(d=>Net_12175,
		clk=>\GlitchFilter_1:op_clk\,
		q=>\GlitchFilter_1:genblk1[0]:sample\);
\GlitchFilter_1:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\GlitchFilter_1:genblk1[0]:last_state\\D\,
		clk=>\GlitchFilter_1:op_clk\,
		q=>Net_11939);
HI_10:cy_dff
	PORT MAP(d=>HI_10D,
		clk=>cydff_9,
		q=>HI_10);
\Period:bSR:load_reg\:cy_dff
	PORT MAP(d=>cydff_10,
		clk=>\Period:bSR:clk_fin\,
		q=>\Period:bSR:load_reg\);
cydff_14:cy_dsrff
	PORT MAP(d=>tmpOE__LOAD_net_0,
		s=>zero,
		r=>Net_11898,
		clk=>Net_11906,
		q=>cydff_14);
cydff_7:cy_dsrff
	PORT MAP(d=>cydff_14,
		s=>zero,
		r=>Net_11898,
		clk=>Net_12064,
		q=>Net_12175);
HI_19:cy_dff
	PORT MAP(d=>HI_19D,
		clk=>cydff_9,
		q=>HI_19);
HI_18:cy_dff
	PORT MAP(d=>HI_18D,
		clk=>cydff_9,
		q=>HI_18);
HI_17:cy_dff
	PORT MAP(d=>HI_17D,
		clk=>cydff_9,
		q=>HI_17);
HI_16:cy_dff
	PORT MAP(d=>HI_16D,
		clk=>cydff_9,
		q=>HI_16);
HI_15:cy_dff
	PORT MAP(d=>HI_15D,
		clk=>cydff_9,
		q=>HI_15);
HI_14:cy_dff
	PORT MAP(d=>HI_14D,
		clk=>cydff_9,
		q=>HI_14);
HI_13:cy_dff
	PORT MAP(d=>HI_13D,
		clk=>cydff_9,
		q=>HI_13);
HI_12:cy_dff
	PORT MAP(d=>HI_12D,
		clk=>cydff_9,
		q=>HI_12);
HI_11:cy_dff
	PORT MAP(d=>HI_11D,
		clk=>cydff_9,
		q=>HI_11);
HI_9:cy_dff
	PORT MAP(d=>HI_9D,
		clk=>cydff_9,
		q=>HI_9);
HI_8:cy_dff
	PORT MAP(d=>HI_8D,
		clk=>cydff_9,
		q=>HI_8);
HI_7:cy_dff
	PORT MAP(d=>HI_7D,
		clk=>cydff_9,
		q=>HI_7);
HI_6:cy_dff
	PORT MAP(d=>HI_6D,
		clk=>cydff_9,
		q=>HI_6);
HI_5:cy_dff
	PORT MAP(d=>HI_5D,
		clk=>cydff_9,
		q=>HI_5);
HI_4:cy_dff
	PORT MAP(d=>HI_4D,
		clk=>cydff_9,
		q=>HI_4);
HI_3:cy_dff
	PORT MAP(d=>HI_3D,
		clk=>cydff_9,
		q=>HI_3);
HI_2:cy_dff
	PORT MAP(d=>HI_2D,
		clk=>cydff_9,
		q=>HI_2);
HI_1:cy_dff
	PORT MAP(d=>HI_1D,
		clk=>cydff_9,
		q=>HI_1);
HI_0:cy_dff
	PORT MAP(d=>HI_0D,
		clk=>cydff_9,
		q=>HI_0);

END R_T_L;
