performing high-level synthesis for kernel: monte_sim_taylor
Log file: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim_taylor/monte_sim_taylor/vivado_hls.log