// Seed: 3640194969
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd36
) (
    output tri  _id_0,
    output tri1 id_1
);
  logic [id_0  ==  id_0 : 1 'd0] id_3 = 1'h0;
  wire id_4, id_5, id_6;
  logic [1 : -1] id_7;
  logic id_8;
  ;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8,
      id_4,
      id_7,
      id_5
  );
endmodule
