read_verilog -sv phy_rx.v
hierarchy -check -top phy_rx
proc; opt; fsm; opt; memory; opt
techmap; opt
dfflibmap -liberty cmos_cells.lib
abc -liberty cmos_cells.lib
clean
show  -lib cmos_cells.v phy_tx
write_verilog phy_rx_est.v
