=====
SETUP
5.295
9.030
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/memory_memory_0_0_s
4.359
6.619
spi_inst/spi_inst_0/n140_s1
7.622
8.075
spi_inst/spi_inst_0/tx_shift_7_s1
9.030
=====
SETUP
5.950
8.323
14.272
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/rd_ptr_3_s0
4.359
4.591
spi_inst/rx_fifo_inst/n46_s1
5.403
5.973
spi_inst/rx_fifo_inst/n47_s1
5.973
6.008
spi_inst/rx_fifo_inst/n48_s1
6.008
6.043
spi_inst/rx_fifo_inst/n49_s1
6.043
6.078
spi_inst/rx_fifo_inst/n50_s1
6.078
6.113
spi_inst/rx_fifo_inst/wr_enable_s2
7.229
7.778
spi_inst/rx_fifo_inst/memory_memory_0_0_s
8.323
=====
SETUP
5.984
8.289
14.272
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_4_s0
4.359
4.591
spi_inst/tx_fifo_inst/n47_s0
5.501
6.050
spi_inst/tx_fifo_inst/n48_s0
6.050
6.085
spi_inst/tx_fifo_inst/n49_s0
6.085
6.121
spi_inst/tx_fifo_inst/n50_s0
6.121
6.156
spi_inst/tx_fifo_inst/n51_s0
6.156
6.191
spi_inst/tx_fifo_inst/rd_fetch_s2
7.079
7.406
spi_inst/tx_fifo_inst/memory_memory_0_0_s
8.289
=====
SETUP
6.182
8.143
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/rd_ptr_3_s0
4.359
4.591
spi_inst/rx_fifo_inst/n46_s1
5.403
5.973
spi_inst/rx_fifo_inst/n47_s1
5.973
6.008
spi_inst/rx_fifo_inst/n48_s1
6.008
6.043
spi_inst/rx_fifo_inst/n49_s1
6.043
6.078
spi_inst/rx_fifo_inst/n50_s1
6.078
6.113
spi_inst/rx_fifo_inst/wr_enable_s2
7.229
7.778
spi_inst/rx_fifo_inst/wr_ptr_1_s0
8.143
=====
SETUP
6.182
8.143
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/rd_ptr_3_s0
4.359
4.591
spi_inst/rx_fifo_inst/n46_s1
5.403
5.973
spi_inst/rx_fifo_inst/n47_s1
5.973
6.008
spi_inst/rx_fifo_inst/n48_s1
6.008
6.043
spi_inst/rx_fifo_inst/n49_s1
6.043
6.078
spi_inst/rx_fifo_inst/n50_s1
6.078
6.113
spi_inst/rx_fifo_inst/wr_enable_s2
7.229
7.778
spi_inst/rx_fifo_inst/wr_ptr_2_s0
8.143
=====
SETUP
6.182
8.143
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/rd_ptr_3_s0
4.359
4.591
spi_inst/rx_fifo_inst/n46_s1
5.403
5.973
spi_inst/rx_fifo_inst/n47_s1
5.973
6.008
spi_inst/rx_fifo_inst/n48_s1
6.008
6.043
spi_inst/rx_fifo_inst/n49_s1
6.043
6.078
spi_inst/rx_fifo_inst/n50_s1
6.078
6.113
spi_inst/rx_fifo_inst/wr_enable_s2
7.229
7.778
spi_inst/rx_fifo_inst/wr_ptr_3_s0
8.143
=====
SETUP
6.182
8.143
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/rd_ptr_3_s0
4.359
4.591
spi_inst/rx_fifo_inst/n46_s1
5.403
5.973
spi_inst/rx_fifo_inst/n47_s1
5.973
6.008
spi_inst/rx_fifo_inst/n48_s1
6.008
6.043
spi_inst/rx_fifo_inst/n49_s1
6.043
6.078
spi_inst/rx_fifo_inst/n50_s1
6.078
6.113
spi_inst/rx_fifo_inst/wr_enable_s2
7.229
7.778
spi_inst/rx_fifo_inst/wr_ptr_4_s0
8.143
=====
SETUP
6.182
8.143
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/rd_ptr_3_s0
4.359
4.591
spi_inst/rx_fifo_inst/n46_s1
5.403
5.973
spi_inst/rx_fifo_inst/n47_s1
5.973
6.008
spi_inst/rx_fifo_inst/n48_s1
6.008
6.043
spi_inst/rx_fifo_inst/n49_s1
6.043
6.078
spi_inst/rx_fifo_inst/n50_s1
6.078
6.113
spi_inst/rx_fifo_inst/wr_enable_s2
7.229
7.778
spi_inst/rx_fifo_inst/wr_ptr_5_s0
8.143
=====
SETUP
6.182
8.143
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/rd_ptr_3_s0
4.359
4.591
spi_inst/rx_fifo_inst/n46_s1
5.403
5.973
spi_inst/rx_fifo_inst/n47_s1
5.973
6.008
spi_inst/rx_fifo_inst/n48_s1
6.008
6.043
spi_inst/rx_fifo_inst/n49_s1
6.043
6.078
spi_inst/rx_fifo_inst/n50_s1
6.078
6.113
spi_inst/rx_fifo_inst/wr_enable_s2
7.229
7.778
spi_inst/rx_fifo_inst/wr_ptr_6_s0
8.143
=====
SETUP
6.185
8.139
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/rd_ptr_3_s0
4.359
4.591
spi_inst/rx_fifo_inst/n46_s1
5.403
5.973
spi_inst/rx_fifo_inst/n47_s1
5.973
6.008
spi_inst/rx_fifo_inst/n48_s1
6.008
6.043
spi_inst/rx_fifo_inst/n49_s1
6.043
6.078
spi_inst/rx_fifo_inst/n50_s1
6.078
6.113
spi_inst/rx_fifo_inst/wr_enable_s2
7.229
7.778
spi_inst/rx_fifo_inst/wr_ptr_8_s0
8.139
=====
SETUP
6.185
8.139
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/rd_ptr_3_s0
4.359
4.591
spi_inst/rx_fifo_inst/n46_s1
5.403
5.973
spi_inst/rx_fifo_inst/n47_s1
5.973
6.008
spi_inst/rx_fifo_inst/n48_s1
6.008
6.043
spi_inst/rx_fifo_inst/n49_s1
6.043
6.078
spi_inst/rx_fifo_inst/n50_s1
6.078
6.113
spi_inst/rx_fifo_inst/wr_enable_s2
7.229
7.778
spi_inst/rx_fifo_inst/wr_ptr_0_s0
8.139
=====
SETUP
6.185
8.139
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/rd_ptr_3_s0
4.359
4.591
spi_inst/rx_fifo_inst/n46_s1
5.403
5.973
spi_inst/rx_fifo_inst/n47_s1
5.973
6.008
spi_inst/rx_fifo_inst/n48_s1
6.008
6.043
spi_inst/rx_fifo_inst/n49_s1
6.043
6.078
spi_inst/rx_fifo_inst/n50_s1
6.078
6.113
spi_inst/rx_fifo_inst/wr_enable_s2
7.229
7.778
spi_inst/rx_fifo_inst/wr_ptr_7_s0
8.139
=====
SETUP
6.209
8.115
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/memory_memory_0_0_s
4.359
6.619
spi_inst/spi_inst_0/n146_s1
7.545
8.115
spi_inst/spi_inst_0/tx_shift_1_s1
8.115
=====
SETUP
6.230
8.094
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/memory_memory_0_0_s
4.359
6.619
spi_inst/spi_inst_0/n142_s1
7.545
8.094
spi_inst/spi_inst_0/tx_shift_5_s1
8.094
=====
SETUP
6.317
8.007
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/memory_memory_0_0_s
4.359
6.619
spi_inst/spi_inst_0/n145_s1
7.545
8.007
spi_inst/spi_inst_0/tx_shift_2_s1
8.007
=====
SETUP
6.317
8.007
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/memory_memory_0_0_s
4.359
6.619
spi_inst/spi_inst_0/n144_s1
7.545
8.007
spi_inst/spi_inst_0/tx_shift_3_s1
8.007
=====
SETUP
6.332
7.993
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/memory_memory_0_0_s
4.359
6.619
spi_inst/spi_inst_0/n141_s1
7.622
7.993
spi_inst/spi_inst_0/tx_shift_6_s1
7.993
=====
SETUP
6.347
7.977
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/memory_memory_0_0_s
4.359
6.619
spi_inst/spi_inst_0/n147_s3
7.407
7.977
spi_inst/spi_inst_0/tx_shift_0_s1
7.977
=====
SETUP
6.408
7.916
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/memory_memory_0_0_s
4.359
6.619
spi_inst/spi_inst_0/n143_s1
7.545
7.916
spi_inst/spi_inst_0/tx_shift_4_s1
7.916
=====
SETUP
6.465
7.859
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/rd_ptr_0_s3
4.359
4.591
spi_inst/tx_fifo_inst/n43_s1
5.016
5.586
spi_inst/tx_fifo_inst/n44_s1
5.586
5.621
spi_inst/tx_fifo_inst/n45_s1
5.621
5.656
spi_inst/tx_fifo_inst/n46_s1
5.656
5.691
spi_inst/tx_fifo_inst/n47_s1
5.691
5.726
spi_inst/tx_fifo_inst/n48_s1
5.726
5.762
spi_inst/tx_fifo_inst/n49_s1
5.762
5.797
spi_inst/tx_fifo_inst/n50_s1
5.797
5.832
spi_inst/tx_fifo_inst/wr_enable_s2
6.555
7.125
spi_inst/tx_fifo_inst/wr_ptr_1_s0
7.859
=====
SETUP
6.465
7.859
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/rd_ptr_0_s3
4.359
4.591
spi_inst/tx_fifo_inst/n43_s1
5.016
5.586
spi_inst/tx_fifo_inst/n44_s1
5.586
5.621
spi_inst/tx_fifo_inst/n45_s1
5.621
5.656
spi_inst/tx_fifo_inst/n46_s1
5.656
5.691
spi_inst/tx_fifo_inst/n47_s1
5.691
5.726
spi_inst/tx_fifo_inst/n48_s1
5.726
5.762
spi_inst/tx_fifo_inst/n49_s1
5.762
5.797
spi_inst/tx_fifo_inst/n50_s1
5.797
5.832
spi_inst/tx_fifo_inst/wr_enable_s2
6.555
7.125
spi_inst/tx_fifo_inst/wr_ptr_2_s0
7.859
=====
SETUP
6.465
7.859
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/rd_ptr_0_s3
4.359
4.591
spi_inst/tx_fifo_inst/n43_s1
5.016
5.586
spi_inst/tx_fifo_inst/n44_s1
5.586
5.621
spi_inst/tx_fifo_inst/n45_s1
5.621
5.656
spi_inst/tx_fifo_inst/n46_s1
5.656
5.691
spi_inst/tx_fifo_inst/n47_s1
5.691
5.726
spi_inst/tx_fifo_inst/n48_s1
5.726
5.762
spi_inst/tx_fifo_inst/n49_s1
5.762
5.797
spi_inst/tx_fifo_inst/n50_s1
5.797
5.832
spi_inst/tx_fifo_inst/wr_enable_s2
6.555
7.125
spi_inst/tx_fifo_inst/wr_ptr_3_s0
7.859
=====
SETUP
6.465
7.859
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/rd_ptr_0_s3
4.359
4.591
spi_inst/tx_fifo_inst/n43_s1
5.016
5.586
spi_inst/tx_fifo_inst/n44_s1
5.586
5.621
spi_inst/tx_fifo_inst/n45_s1
5.621
5.656
spi_inst/tx_fifo_inst/n46_s1
5.656
5.691
spi_inst/tx_fifo_inst/n47_s1
5.691
5.726
spi_inst/tx_fifo_inst/n48_s1
5.726
5.762
spi_inst/tx_fifo_inst/n49_s1
5.762
5.797
spi_inst/tx_fifo_inst/n50_s1
5.797
5.832
spi_inst/tx_fifo_inst/wr_enable_s2
6.555
7.125
spi_inst/tx_fifo_inst/wr_ptr_4_s0
7.859
=====
SETUP
6.465
7.859
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/rd_ptr_0_s3
4.359
4.591
spi_inst/tx_fifo_inst/n43_s1
5.016
5.586
spi_inst/tx_fifo_inst/n44_s1
5.586
5.621
spi_inst/tx_fifo_inst/n45_s1
5.621
5.656
spi_inst/tx_fifo_inst/n46_s1
5.656
5.691
spi_inst/tx_fifo_inst/n47_s1
5.691
5.726
spi_inst/tx_fifo_inst/n48_s1
5.726
5.762
spi_inst/tx_fifo_inst/n49_s1
5.762
5.797
spi_inst/tx_fifo_inst/n50_s1
5.797
5.832
spi_inst/tx_fifo_inst/wr_enable_s2
6.555
7.125
spi_inst/tx_fifo_inst/wr_ptr_5_s0
7.859
=====
SETUP
6.465
7.859
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/rd_ptr_0_s3
4.359
4.591
spi_inst/tx_fifo_inst/n43_s1
5.016
5.586
spi_inst/tx_fifo_inst/n44_s1
5.586
5.621
spi_inst/tx_fifo_inst/n45_s1
5.621
5.656
spi_inst/tx_fifo_inst/n46_s1
5.656
5.691
spi_inst/tx_fifo_inst/n47_s1
5.691
5.726
spi_inst/tx_fifo_inst/n48_s1
5.726
5.762
spi_inst/tx_fifo_inst/n49_s1
5.762
5.797
spi_inst/tx_fifo_inst/n50_s1
5.797
5.832
spi_inst/tx_fifo_inst/wr_enable_s2
6.555
7.125
spi_inst/tx_fifo_inst/wr_ptr_6_s0
7.859
=====
HOLD
0.213
3.366
3.152
clk_ibuf
0.000
1.392
loopback_reg_3_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.366
=====
HOLD
0.213
3.366
3.152
clk_ibuf
0.000
1.392
loopback_reg_2_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.366
=====
HOLD
0.213
3.366
3.152
clk_ibuf
0.000
1.392
loopback_reg_1_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.366
=====
HOLD
0.213
3.366
3.152
clk_ibuf
0.000
1.392
loopback_reg_0_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.366
=====
HOLD
0.225
3.378
3.152
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/rx_data_7_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.378
=====
HOLD
0.319
3.234
2.914
clk_ibuf
0.000
1.392
spi_inst/rx_fifo_inst/rd_valid_reg_s0
2.903
3.105
loopback_reg_0_s0
3.234
=====
HOLD
0.319
3.234
2.914
clk_ibuf
0.000
1.392
spi_inst/rx_fifo_inst/rd_valid_reg_s0
2.903
3.105
loopback_reg_1_s0
3.234
=====
HOLD
0.330
3.352
3.021
clk_ibuf
0.000
1.392
spi_inst/rx_fifo_inst/wr_ptr_7_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.352
=====
HOLD
0.335
3.488
3.152
clk_ibuf
0.000
1.392
loopback_reg_7_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.488
=====
HOLD
0.335
3.488
3.152
clk_ibuf
0.000
1.392
loopback_reg_6_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.488
=====
HOLD
0.335
3.488
3.152
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/rx_data_6_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.488
=====
HOLD
0.335
3.488
3.152
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/rx_data_5_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.488
=====
HOLD
0.335
3.488
3.152
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/rx_data_4_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.488
=====
HOLD
0.335
3.488
3.152
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/rx_data_3_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.488
=====
HOLD
0.335
3.488
3.152
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/rx_data_2_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.488
=====
HOLD
0.335
3.488
3.152
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/rx_data_1_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.488
=====
HOLD
0.335
3.488
3.152
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/rx_data_0_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.488
=====
HOLD
0.337
3.489
3.152
clk_ibuf
0.000
1.392
loopback_reg_5_s0
2.903
3.104
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.489
=====
HOLD
0.337
3.489
3.152
clk_ibuf
0.000
1.392
loopback_reg_4_s0
2.903
3.104
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.489
=====
HOLD
0.347
3.368
3.021
clk_ibuf
0.000
1.392
spi_inst/tx_fifo_inst/wr_ptr_7_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.368
=====
HOLD
0.347
3.368
3.021
clk_ibuf
0.000
1.392
spi_inst/rx_fifo_inst/rd_ptr_0_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.368
=====
HOLD
0.359
3.380
3.021
clk_ibuf
0.000
1.392
spi_inst/tx_fifo_inst/rd_ptr_6_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.380
=====
HOLD
0.360
3.381
3.021
clk_ibuf
0.000
1.392
spi_inst/tx_fifo_inst/rd_ptr_5_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.381
=====
HOLD
0.360
3.381
3.021
clk_ibuf
0.000
1.392
spi_inst/rx_fifo_inst/wr_ptr_6_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.381
=====
HOLD
0.360
3.381
3.021
clk_ibuf
0.000
1.392
spi_inst/rx_fifo_inst/wr_ptr_5_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.381
