// Seed: 3587751476
module module_0;
  parameter id_1 = -1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1
    , id_6,
    input tri id_2,
    output supply1 id_3,
    input tri id_4
);
  wire id_7;
  module_0 modCall_1 ();
  logic [7:0][""] id_8 = id_2, id_9;
endmodule
module module_2 #(
    parameter id_0 = 32'd11
) (
    input  wor _id_0,
    output wor id_1
);
  module_0 modCall_1 ();
  reg [id_0  ^  id_0 : id_0] id_3;
  always id_3 = 1'b0 - -1;
endmodule
