\hypertarget{struct_p_l_l1___clocks_type_def}{}\doxysection{PLL1\+\_\+\+Clocks\+Type\+Def Struct Reference}
\label{struct_p_l_l1___clocks_type_def}\index{PLL1\_ClocksTypeDef@{PLL1\_ClocksTypeDef}}


RCC PLL1 Clocks structure definition.  




{\ttfamily \#include $<$stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_p_l_l1___clocks_type_def_a16fe5a250c66c30c2036962b5282c9ca}\label{struct_p_l_l1___clocks_type_def_a16fe5a250c66c30c2036962b5282c9ca}} 
uint32\+\_\+t {\bfseries PLL1\+\_\+\+P\+\_\+\+Frequency}
\item 
\mbox{\Hypertarget{struct_p_l_l1___clocks_type_def_a10a577df67784eb604e643e00de75ac9}\label{struct_p_l_l1___clocks_type_def_a10a577df67784eb604e643e00de75ac9}} 
uint32\+\_\+t {\bfseries PLL1\+\_\+\+Q\+\_\+\+Frequency}
\item 
\mbox{\Hypertarget{struct_p_l_l1___clocks_type_def_a63951bf9b7bfc4f1a651f85e7aeae8f6}\label{struct_p_l_l1___clocks_type_def_a63951bf9b7bfc4f1a651f85e7aeae8f6}} 
uint32\+\_\+t {\bfseries PLL1\+\_\+\+R\+\_\+\+Frequency}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RCC PLL1 Clocks structure definition. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+User\+\_\+4/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+10.\+1/ethernet\+\_\+\+UDB/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}\end{DoxyCompactItemize}
