
---------- Begin Simulation Statistics ----------
host_inst_rate                                 418597                       # Simulator instruction rate (inst/s)
host_mem_usage                                 402744                       # Number of bytes of host memory used
host_seconds                                    47.78                       # Real time elapsed on the host
host_tick_rate                              376756974                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.018001                       # Number of seconds simulated
sim_ticks                                 18000996500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            3325080                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 26826.112567                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 20258.739637                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                3223221                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     2732481000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.030634                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               101859                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             17788                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   1703172500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.025284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           84071                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2822830                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 24506.306306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 21630.148270                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2818390                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     108808000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.001573                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                4440                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits              797                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency     78777000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.001290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           3642                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 35682.294978                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  69.463048                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            3146                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    112256500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6147910                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 26729.216644                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 20315.682966                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6041611                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      2841289000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.017290                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                106299                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              18585                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1781949500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.014267                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            87713                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.980937                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1004.479864                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6147910                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 26729.216644                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 20315.682966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6041611                       # number of overall hits
system.cpu.dcache.overall_miss_latency     2841289000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.017290                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               106299                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             18585                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1781949500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.014267                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           87713                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  85967                       # number of replacements
system.cpu.dcache.sampled_refs                  86991                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1004.479864                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6042660                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           502088268000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     3599                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       1                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           1                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12280493                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 48307.692308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        57125                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12280480                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency         628000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   13                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency       457000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses               8                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        22500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               1364497.777778                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        22500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12280493                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 48307.692308                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        57125                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12280480                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency          628000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    13                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency       457000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses                8                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.012852                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0              6.580420                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12280493                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 48307.692308                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        57125                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12280480                       # number of overall hits
system.cpu.icache.overall_miss_latency         628000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   13                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency       457000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses               8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                      9                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                  6.580420                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12280480                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 72236.170275                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      4641535121                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 64255                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     2920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70226.190476                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 56329.268293                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2878                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency              2949500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.014384                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         42                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency         2309500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.014041                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    41                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      84080                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       67040.910802                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  51344.243111                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          70795                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              890638500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.158004                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        13285                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        39                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         680054500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.157529                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   13245                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     723                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    59885.892116                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 44011.065007                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            43297500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       723                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       31820000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  723                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     3599                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         3599                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.955524                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       87000                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        67050.949201                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   51359.626675                       # average overall mshr miss latency
system.l2.demand_hits                           73673                       # number of demand (read+write) hits
system.l2.demand_miss_latency               893588000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.153184                       # miss rate for demand accesses
system.l2.demand_misses                         13327                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          682364000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.152713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    13286                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.753849                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.022949                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  12351.063968                       # Average occupied blocks per context
system.l2.occ_blocks::1                    375.992925                       # Average occupied blocks per context
system.l2.overall_accesses                      87000                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       67050.949201                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  68659.149624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          73673                       # number of overall hits
system.l2.overall_miss_latency              893588000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.153184                       # miss rate for overall accesses
system.l2.overall_misses                        13327                       # number of overall misses
system.l2.overall_mshr_hits                        39                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        5323899121                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.891276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   77541                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.242020                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         15551                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         1029                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        65606                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            64438                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          139                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          61388                       # number of replacements
system.l2.sampled_refs                          77435                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12727.056894                       # Cycle average of tags in use
system.l2.total_refs                            73991                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             2535                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2972120                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2969257                       # DTB hits
system.switch_cpus.dtb.data_misses               2863                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1546660                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1543848                       # DTB read hits
system.switch_cpus.dtb.read_misses               2812                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1425460                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1425409                       # DTB write hits
system.switch_cpus.dtb.write_misses                51                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10002866                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10002865                       # ITB hits
system.switch_cpus.itb.fetch_misses                 1                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 27439137                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2972120                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2089665                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2151185                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       159073                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2186837                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2345171                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1623752                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        95024                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      7965409                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.305458                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.770577                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3394210     42.61%     42.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2838528     35.64%     78.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       166565      2.09%     80.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        73963      0.93%     81.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       753958      9.47%     90.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       633591      7.95%     98.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6         6008      0.08%     98.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7         3562      0.04%     98.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        95024      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      7965409                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10398508                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1606582                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3004003                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       159069                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10398508                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      3007478                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.856286                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.856286                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       111759                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       152580                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     14629925                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      4575963                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3274047                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       511351                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles         3639                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3582102                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3575450                       # DTB hits
system.switch_cpus_1.dtb.data_misses             6652                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        1946560                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            1940167                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             6393                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1635542                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1635283                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             259                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2345171                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2277626                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             5608053                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        42173                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             14928933                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        188159                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.273877                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2277626                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2089665                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.743453                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      8476760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.761160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.702769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        5146333     60.71%     60.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         793366      9.36%     70.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         187574      2.21%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          52466      0.62%     72.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         569428      6.72%     79.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         648622      7.65%     87.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          30876      0.36%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         487817      5.75%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8         560278      6.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      8476760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 86095                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1990858                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              875333                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.398289                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3582102                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1635542                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8727890                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11881715                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.765725                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6683166                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.387588                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11891365                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       173117                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         11229                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2063925                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       391991                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1710474                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     13499966                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      1946560                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       151879                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     11973344                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           83                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       511351                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles          375                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked        15211                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       143807                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses        10188                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        11567                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       457342                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       313052                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        11567                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        28346                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       144771                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.167835                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.167835                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8505318     70.15%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      1961326     16.18%     86.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1658580     13.68%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12125224                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         5699                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000470                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu         5110     89.66%     89.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     89.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     89.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     89.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     89.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     89.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%     89.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     89.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     89.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead          438      7.69%     97.35% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          151      2.65%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      8476760                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.430408                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.318206                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2372166     27.98%     27.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2552227     30.11%     58.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      2320119     27.37%     85.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       201520      2.38%     87.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       863296     10.18%     98.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       135517      1.60%     99.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        26276      0.31%     99.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         5338      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          301      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      8476760                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.416026                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12624633                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12125224                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2342129                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         2122                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       915743                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2277627                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2277626                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               1                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       613824                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       505532                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2063925                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1710474                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                8562855                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles        84025                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      6978824                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents          309                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4628656                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        25463                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         4648                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     19167115                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14420610                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9453566                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3223276                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       511351                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles        29451                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      2474729                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts        58975                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  1849                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
