// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_6 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_298_p2;
reg   [0:0] icmp_ln86_reg_989;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_159_fu_304_p2;
reg   [0:0] icmp_ln86_159_reg_994;
reg   [0:0] icmp_ln86_159_reg_994_pp0_iter1_reg;
reg   [0:0] icmp_ln86_159_reg_994_pp0_iter2_reg;
wire   [0:0] icmp_ln86_160_fu_310_p2;
reg   [0:0] icmp_ln86_160_reg_1002;
wire   [0:0] icmp_ln86_161_fu_316_p2;
reg   [0:0] icmp_ln86_161_reg_1008;
reg   [0:0] icmp_ln86_161_reg_1008_pp0_iter1_reg;
reg   [0:0] icmp_ln86_161_reg_1008_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1148_fu_332_p2;
reg   [0:0] icmp_ln86_1148_reg_1014;
wire   [0:0] icmp_ln86_163_fu_338_p2;
reg   [0:0] icmp_ln86_163_reg_1020;
wire   [0:0] icmp_ln86_164_fu_344_p2;
reg   [0:0] icmp_ln86_164_reg_1026;
reg   [0:0] icmp_ln86_164_reg_1026_pp0_iter1_reg;
wire   [0:0] icmp_ln86_165_fu_350_p2;
reg   [0:0] icmp_ln86_165_reg_1032;
reg   [0:0] icmp_ln86_165_reg_1032_pp0_iter1_reg;
reg   [0:0] icmp_ln86_165_reg_1032_pp0_iter2_reg;
wire   [0:0] icmp_ln86_166_fu_356_p2;
reg   [0:0] icmp_ln86_166_reg_1038;
reg   [0:0] icmp_ln86_166_reg_1038_pp0_iter1_reg;
reg   [0:0] icmp_ln86_166_reg_1038_pp0_iter2_reg;
reg   [0:0] icmp_ln86_166_reg_1038_pp0_iter3_reg;
wire   [0:0] icmp_ln86_167_fu_362_p2;
reg   [0:0] icmp_ln86_167_reg_1044;
wire   [0:0] icmp_ln86_168_fu_368_p2;
reg   [0:0] icmp_ln86_168_reg_1049;
wire   [0:0] icmp_ln86_169_fu_374_p2;
reg   [0:0] icmp_ln86_169_reg_1055;
reg   [0:0] icmp_ln86_169_reg_1055_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1149_fu_390_p2;
reg   [0:0] icmp_ln86_1149_reg_1060;
reg   [0:0] icmp_ln86_1149_reg_1060_pp0_iter1_reg;
wire   [0:0] icmp_ln86_171_fu_396_p2;
reg   [0:0] icmp_ln86_171_reg_1066;
reg   [0:0] icmp_ln86_171_reg_1066_pp0_iter1_reg;
reg   [0:0] icmp_ln86_171_reg_1066_pp0_iter2_reg;
wire   [0:0] icmp_ln86_172_fu_402_p2;
reg   [0:0] icmp_ln86_172_reg_1071;
reg   [0:0] icmp_ln86_172_reg_1071_pp0_iter1_reg;
reg   [0:0] icmp_ln86_172_reg_1071_pp0_iter2_reg;
wire   [0:0] icmp_ln86_173_fu_408_p2;
reg   [0:0] icmp_ln86_173_reg_1076;
reg   [0:0] icmp_ln86_173_reg_1076_pp0_iter1_reg;
reg   [0:0] icmp_ln86_173_reg_1076_pp0_iter2_reg;
wire   [0:0] icmp_ln86_174_fu_414_p2;
reg   [0:0] icmp_ln86_174_reg_1081;
reg   [0:0] icmp_ln86_174_reg_1081_pp0_iter1_reg;
reg   [0:0] icmp_ln86_174_reg_1081_pp0_iter2_reg;
reg   [0:0] icmp_ln86_174_reg_1081_pp0_iter3_reg;
wire   [0:0] icmp_ln86_175_fu_420_p2;
reg   [0:0] icmp_ln86_175_reg_1086;
reg   [0:0] icmp_ln86_175_reg_1086_pp0_iter1_reg;
reg   [0:0] icmp_ln86_175_reg_1086_pp0_iter2_reg;
reg   [0:0] icmp_ln86_175_reg_1086_pp0_iter3_reg;
wire   [0:0] icmp_ln86_176_fu_426_p2;
reg   [0:0] icmp_ln86_176_reg_1091;
reg   [0:0] icmp_ln86_176_reg_1091_pp0_iter1_reg;
reg   [0:0] icmp_ln86_176_reg_1091_pp0_iter2_reg;
reg   [0:0] icmp_ln86_176_reg_1091_pp0_iter3_reg;
wire   [0:0] icmp_ln86_177_fu_432_p2;
reg   [0:0] icmp_ln86_177_reg_1096;
reg   [0:0] icmp_ln86_177_reg_1096_pp0_iter1_reg;
reg   [0:0] icmp_ln86_177_reg_1096_pp0_iter2_reg;
reg   [0:0] icmp_ln86_177_reg_1096_pp0_iter3_reg;
reg   [0:0] icmp_ln86_177_reg_1096_pp0_iter4_reg;
wire   [0:0] xor_ln104_fu_438_p2;
reg   [0:0] xor_ln104_reg_1101;
wire   [0:0] and_ln104_28_fu_463_p2;
reg   [0:0] and_ln104_28_reg_1107;
wire   [0:0] and_ln104_30_fu_488_p2;
reg   [0:0] and_ln104_30_reg_1113;
wire   [0:0] and_ln104_32_fu_515_p2;
reg   [0:0] and_ln104_32_reg_1119;
reg   [0:0] and_ln104_32_reg_1119_pp0_iter2_reg;
reg   [0:0] and_ln104_32_reg_1119_pp0_iter3_reg;
wire   [0:0] or_ln117_148_fu_545_p2;
reg   [0:0] or_ln117_148_reg_1125;
wire   [1:0] select_ln117_155_fu_551_p3;
reg   [1:0] select_ln117_155_reg_1132;
wire   [0:0] and_ln102_151_fu_559_p2;
reg   [0:0] and_ln102_151_reg_1137;
wire   [0:0] and_ln104_31_fu_572_p2;
reg   [0:0] and_ln104_31_reg_1143;
wire   [0:0] and_ln102_155_fu_577_p2;
reg   [0:0] and_ln102_155_reg_1148;
wire   [0:0] and_ln104_33_fu_596_p2;
reg   [0:0] and_ln104_33_reg_1154;
reg   [0:0] and_ln104_33_reg_1154_pp0_iter3_reg;
reg   [0:0] and_ln104_33_reg_1154_pp0_iter4_reg;
wire   [0:0] or_ln117_151_fu_629_p2;
reg   [0:0] or_ln117_151_reg_1160;
wire   [2:0] select_ln117_158_fu_635_p3;
reg   [2:0] select_ln117_158_reg_1166;
wire   [0:0] or_ln117_153_fu_643_p2;
reg   [0:0] or_ln117_153_reg_1171;
wire   [0:0] and_ln104_29_fu_654_p2;
reg   [0:0] and_ln104_29_reg_1180;
wire   [0:0] and_ln102_156_fu_664_p2;
reg   [0:0] and_ln102_156_reg_1185;
wire   [0:0] or_ln117_157_fu_748_p2;
reg   [0:0] or_ln117_157_reg_1190;
wire   [3:0] select_ln117_165_fu_760_p3;
reg   [3:0] select_ln117_165_reg_1195;
wire   [0:0] or_ln117_159_fu_768_p2;
reg   [0:0] or_ln117_159_reg_1200;
wire   [0:0] or_ln117_161_fu_774_p2;
reg   [0:0] or_ln117_161_reg_1206;
wire   [0:0] or_ln117_163_fu_849_p2;
reg   [0:0] or_ln117_163_reg_1213;
wire   [4:0] select_ln117_171_fu_861_p3;
reg   [4:0] select_ln117_171_reg_1219;
wire    ap_block_pp0_stage0;
wire   [16:0] tmp_16_fu_322_p4;
wire   [15:0] tmp_17_fu_380_p4;
wire   [0:0] xor_ln104_75_fu_444_p2;
wire   [0:0] xor_ln104_76_fu_458_p2;
wire   [0:0] and_ln104_fu_449_p2;
wire   [0:0] and_ln102_fu_454_p2;
wire   [0:0] xor_ln104_79_fu_483_p2;
wire   [0:0] xor_ln104_78_fu_473_p2;
wire   [0:0] and_ln102_168_fu_494_p2;
wire   [0:0] and_ln102_153_fu_478_p2;
wire   [0:0] xor_ln104_83_fu_510_p2;
wire   [0:0] and_ln102_152_fu_468_p2;
wire   [0:0] and_ln102_157_fu_499_p2;
wire   [0:0] xor_ln117_fu_527_p2;
wire   [0:0] or_ln117_fu_521_p2;
wire   [1:0] zext_ln117_fu_533_p1;
wire   [0:0] and_ln102_158_fu_505_p2;
wire   [1:0] select_ln117_fu_537_p3;
wire   [0:0] xor_ln104_80_fu_567_p2;
wire   [0:0] and_ln102_154_fu_563_p2;
wire   [0:0] xor_ln104_84_fu_591_p2;
wire   [0:0] and_ln102_159_fu_582_p2;
wire   [2:0] zext_ln117_15_fu_602_p1;
wire   [0:0] or_ln117_149_fu_605_p2;
wire   [2:0] select_ln117_156_fu_610_p3;
wire   [0:0] or_ln117_150_fu_617_p2;
wire   [0:0] and_ln102_160_fu_586_p2;
wire   [2:0] select_ln117_157_fu_621_p3;
wire   [0:0] xor_ln104_77_fu_649_p2;
wire   [0:0] xor_ln104_81_fu_659_p2;
wire   [0:0] and_ln102_169_fu_677_p2;
wire   [0:0] and_ln102_161_fu_669_p2;
wire   [2:0] select_ln117_159_fu_692_p3;
wire   [0:0] or_ln117_152_fu_687_p2;
wire   [3:0] zext_ln117_16_fu_698_p1;
wire   [0:0] and_ln102_162_fu_673_p2;
wire   [3:0] select_ln117_160_fu_702_p3;
wire   [0:0] or_ln117_154_fu_710_p2;
wire   [3:0] select_ln117_161_fu_715_p3;
wire   [0:0] or_ln117_155_fu_722_p2;
wire   [0:0] and_ln102_163_fu_682_p2;
wire   [3:0] select_ln117_162_fu_726_p3;
wire   [0:0] or_ln117_156_fu_734_p2;
wire   [3:0] select_ln117_163_fu_740_p3;
wire   [3:0] select_ln117_164_fu_752_p3;
wire   [0:0] xor_ln104_82_fu_778_p2;
wire   [0:0] and_ln102_170_fu_787_p2;
wire   [0:0] and_ln102_164_fu_783_p2;
wire   [0:0] or_ln117_158_fu_801_p2;
wire   [0:0] and_ln102_165_fu_792_p2;
wire   [3:0] select_ln117_166_fu_806_p3;
wire   [3:0] select_ln117_167_fu_818_p3;
wire   [0:0] or_ln117_160_fu_813_p2;
wire   [4:0] zext_ln117_17_fu_825_p1;
wire   [0:0] and_ln102_166_fu_797_p2;
wire   [4:0] select_ln117_168_fu_829_p3;
wire   [0:0] or_ln117_162_fu_837_p2;
wire   [4:0] select_ln117_169_fu_842_p3;
wire   [4:0] select_ln117_170_fu_853_p3;
wire   [0:0] and_ln102_167_fu_869_p2;
wire   [0:0] or_ln117_164_fu_873_p2;
wire   [11:0] tmp_fu_889_p43;
wire   [4:0] tmp_fu_889_p44;
wire   [0:0] or_ln117_165_fu_878_p2;
wire   [11:0] tmp_fu_889_p45;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
wire   [4:0] tmp_fu_889_p1;
wire   [4:0] tmp_fu_889_p3;
wire   [4:0] tmp_fu_889_p5;
wire   [4:0] tmp_fu_889_p7;
wire   [4:0] tmp_fu_889_p9;
wire   [4:0] tmp_fu_889_p11;
wire   [4:0] tmp_fu_889_p13;
wire   [4:0] tmp_fu_889_p15;
wire   [4:0] tmp_fu_889_p17;
wire   [4:0] tmp_fu_889_p19;
wire   [4:0] tmp_fu_889_p21;
wire   [4:0] tmp_fu_889_p23;
wire   [4:0] tmp_fu_889_p25;
wire   [4:0] tmp_fu_889_p27;
wire   [4:0] tmp_fu_889_p29;
wire   [4:0] tmp_fu_889_p31;
wire  signed [4:0] tmp_fu_889_p33;
wire  signed [4:0] tmp_fu_889_p35;
wire  signed [4:0] tmp_fu_889_p37;
wire  signed [4:0] tmp_fu_889_p39;
wire  signed [4:0] tmp_fu_889_p41;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_43_5_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_43_5_12_1_1_U2134(
    .din0(12'd1897),
    .din1(12'd698),
    .din2(12'd3687),
    .din3(12'd3758),
    .din4(12'd3621),
    .din5(12'd393),
    .din6(12'd128),
    .din7(12'd3718),
    .din8(12'd782),
    .din9(12'd4081),
    .din10(12'd39),
    .din11(12'd321),
    .din12(12'd3880),
    .din13(12'd3802),
    .din14(12'd4026),
    .din15(12'd76),
    .din16(12'd4036),
    .din17(12'd328),
    .din18(12'd1742),
    .din19(12'd125),
    .din20(12'd3528),
    .def(tmp_fu_889_p43),
    .sel(tmp_fu_889_p44),
    .dout(tmp_fu_889_p45)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_151_reg_1137 <= and_ln102_151_fu_559_p2;
        and_ln102_155_reg_1148 <= and_ln102_155_fu_577_p2;
        and_ln102_156_reg_1185 <= and_ln102_156_fu_664_p2;
        and_ln104_28_reg_1107 <= and_ln104_28_fu_463_p2;
        and_ln104_29_reg_1180 <= and_ln104_29_fu_654_p2;
        and_ln104_30_reg_1113 <= and_ln104_30_fu_488_p2;
        and_ln104_31_reg_1143 <= and_ln104_31_fu_572_p2;
        and_ln104_32_reg_1119 <= and_ln104_32_fu_515_p2;
        and_ln104_32_reg_1119_pp0_iter2_reg <= and_ln104_32_reg_1119;
        and_ln104_32_reg_1119_pp0_iter3_reg <= and_ln104_32_reg_1119_pp0_iter2_reg;
        and_ln104_33_reg_1154 <= and_ln104_33_fu_596_p2;
        and_ln104_33_reg_1154_pp0_iter3_reg <= and_ln104_33_reg_1154;
        and_ln104_33_reg_1154_pp0_iter4_reg <= and_ln104_33_reg_1154_pp0_iter3_reg;
        icmp_ln86_1148_reg_1014 <= icmp_ln86_1148_fu_332_p2;
        icmp_ln86_1149_reg_1060 <= icmp_ln86_1149_fu_390_p2;
        icmp_ln86_1149_reg_1060_pp0_iter1_reg <= icmp_ln86_1149_reg_1060;
        icmp_ln86_159_reg_994 <= icmp_ln86_159_fu_304_p2;
        icmp_ln86_159_reg_994_pp0_iter1_reg <= icmp_ln86_159_reg_994;
        icmp_ln86_159_reg_994_pp0_iter2_reg <= icmp_ln86_159_reg_994_pp0_iter1_reg;
        icmp_ln86_160_reg_1002 <= icmp_ln86_160_fu_310_p2;
        icmp_ln86_161_reg_1008 <= icmp_ln86_161_fu_316_p2;
        icmp_ln86_161_reg_1008_pp0_iter1_reg <= icmp_ln86_161_reg_1008;
        icmp_ln86_161_reg_1008_pp0_iter2_reg <= icmp_ln86_161_reg_1008_pp0_iter1_reg;
        icmp_ln86_163_reg_1020 <= icmp_ln86_163_fu_338_p2;
        icmp_ln86_164_reg_1026 <= icmp_ln86_164_fu_344_p2;
        icmp_ln86_164_reg_1026_pp0_iter1_reg <= icmp_ln86_164_reg_1026;
        icmp_ln86_165_reg_1032 <= icmp_ln86_165_fu_350_p2;
        icmp_ln86_165_reg_1032_pp0_iter1_reg <= icmp_ln86_165_reg_1032;
        icmp_ln86_165_reg_1032_pp0_iter2_reg <= icmp_ln86_165_reg_1032_pp0_iter1_reg;
        icmp_ln86_166_reg_1038 <= icmp_ln86_166_fu_356_p2;
        icmp_ln86_166_reg_1038_pp0_iter1_reg <= icmp_ln86_166_reg_1038;
        icmp_ln86_166_reg_1038_pp0_iter2_reg <= icmp_ln86_166_reg_1038_pp0_iter1_reg;
        icmp_ln86_166_reg_1038_pp0_iter3_reg <= icmp_ln86_166_reg_1038_pp0_iter2_reg;
        icmp_ln86_167_reg_1044 <= icmp_ln86_167_fu_362_p2;
        icmp_ln86_168_reg_1049 <= icmp_ln86_168_fu_368_p2;
        icmp_ln86_169_reg_1055 <= icmp_ln86_169_fu_374_p2;
        icmp_ln86_169_reg_1055_pp0_iter1_reg <= icmp_ln86_169_reg_1055;
        icmp_ln86_171_reg_1066 <= icmp_ln86_171_fu_396_p2;
        icmp_ln86_171_reg_1066_pp0_iter1_reg <= icmp_ln86_171_reg_1066;
        icmp_ln86_171_reg_1066_pp0_iter2_reg <= icmp_ln86_171_reg_1066_pp0_iter1_reg;
        icmp_ln86_172_reg_1071 <= icmp_ln86_172_fu_402_p2;
        icmp_ln86_172_reg_1071_pp0_iter1_reg <= icmp_ln86_172_reg_1071;
        icmp_ln86_172_reg_1071_pp0_iter2_reg <= icmp_ln86_172_reg_1071_pp0_iter1_reg;
        icmp_ln86_173_reg_1076 <= icmp_ln86_173_fu_408_p2;
        icmp_ln86_173_reg_1076_pp0_iter1_reg <= icmp_ln86_173_reg_1076;
        icmp_ln86_173_reg_1076_pp0_iter2_reg <= icmp_ln86_173_reg_1076_pp0_iter1_reg;
        icmp_ln86_174_reg_1081 <= icmp_ln86_174_fu_414_p2;
        icmp_ln86_174_reg_1081_pp0_iter1_reg <= icmp_ln86_174_reg_1081;
        icmp_ln86_174_reg_1081_pp0_iter2_reg <= icmp_ln86_174_reg_1081_pp0_iter1_reg;
        icmp_ln86_174_reg_1081_pp0_iter3_reg <= icmp_ln86_174_reg_1081_pp0_iter2_reg;
        icmp_ln86_175_reg_1086 <= icmp_ln86_175_fu_420_p2;
        icmp_ln86_175_reg_1086_pp0_iter1_reg <= icmp_ln86_175_reg_1086;
        icmp_ln86_175_reg_1086_pp0_iter2_reg <= icmp_ln86_175_reg_1086_pp0_iter1_reg;
        icmp_ln86_175_reg_1086_pp0_iter3_reg <= icmp_ln86_175_reg_1086_pp0_iter2_reg;
        icmp_ln86_176_reg_1091 <= icmp_ln86_176_fu_426_p2;
        icmp_ln86_176_reg_1091_pp0_iter1_reg <= icmp_ln86_176_reg_1091;
        icmp_ln86_176_reg_1091_pp0_iter2_reg <= icmp_ln86_176_reg_1091_pp0_iter1_reg;
        icmp_ln86_176_reg_1091_pp0_iter3_reg <= icmp_ln86_176_reg_1091_pp0_iter2_reg;
        icmp_ln86_177_reg_1096 <= icmp_ln86_177_fu_432_p2;
        icmp_ln86_177_reg_1096_pp0_iter1_reg <= icmp_ln86_177_reg_1096;
        icmp_ln86_177_reg_1096_pp0_iter2_reg <= icmp_ln86_177_reg_1096_pp0_iter1_reg;
        icmp_ln86_177_reg_1096_pp0_iter3_reg <= icmp_ln86_177_reg_1096_pp0_iter2_reg;
        icmp_ln86_177_reg_1096_pp0_iter4_reg <= icmp_ln86_177_reg_1096_pp0_iter3_reg;
        icmp_ln86_reg_989 <= icmp_ln86_fu_298_p2;
        or_ln117_148_reg_1125 <= or_ln117_148_fu_545_p2;
        or_ln117_151_reg_1160 <= or_ln117_151_fu_629_p2;
        or_ln117_153_reg_1171 <= or_ln117_153_fu_643_p2;
        or_ln117_157_reg_1190 <= or_ln117_157_fu_748_p2;
        or_ln117_159_reg_1200 <= or_ln117_159_fu_768_p2;
        or_ln117_161_reg_1206 <= or_ln117_161_fu_774_p2;
        or_ln117_163_reg_1213 <= or_ln117_163_fu_849_p2;
        select_ln117_155_reg_1132 <= select_ln117_155_fu_551_p3;
        select_ln117_158_reg_1166 <= select_ln117_158_fu_635_p3;
        select_ln117_165_reg_1195 <= select_ln117_165_fu_760_p3;
        select_ln117_171_reg_1219 <= select_ln117_171_fu_861_p3;
        xor_ln104_reg_1101 <= xor_ln104_fu_438_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_151_fu_559_p2 = (icmp_ln86_161_reg_1008_pp0_iter1_reg & icmp_ln86_159_reg_994_pp0_iter1_reg);

assign and_ln102_152_fu_468_p2 = (icmp_ln86_1148_reg_1014 & and_ln104_fu_449_p2);

assign and_ln102_153_fu_478_p2 = (icmp_ln86_163_reg_1020 & and_ln102_fu_454_p2);

assign and_ln102_154_fu_563_p2 = (icmp_ln86_164_reg_1026_pp0_iter1_reg & and_ln104_28_reg_1107);

assign and_ln102_155_fu_577_p2 = (icmp_ln86_165_reg_1032_pp0_iter1_reg & and_ln102_151_fu_559_p2);

assign and_ln102_156_fu_664_p2 = (icmp_ln86_166_reg_1038_pp0_iter2_reg & and_ln104_29_fu_654_p2);

assign and_ln102_157_fu_499_p2 = (and_ln104_fu_449_p2 & and_ln102_168_fu_494_p2);

assign and_ln102_158_fu_505_p2 = (icmp_ln86_168_reg_1049 & and_ln102_153_fu_478_p2);

assign and_ln102_159_fu_582_p2 = (icmp_ln86_169_reg_1055_pp0_iter1_reg & and_ln104_30_reg_1113);

assign and_ln102_160_fu_586_p2 = (icmp_ln86_1149_reg_1060_pp0_iter1_reg & and_ln102_154_fu_563_p2);

assign and_ln102_161_fu_669_p2 = (icmp_ln86_171_reg_1066_pp0_iter2_reg & and_ln104_31_reg_1143);

assign and_ln102_162_fu_673_p2 = (icmp_ln86_172_reg_1071_pp0_iter2_reg & and_ln102_155_reg_1148);

assign and_ln102_163_fu_682_p2 = (and_ln102_169_fu_677_p2 & and_ln102_151_reg_1137);

assign and_ln102_164_fu_783_p2 = (icmp_ln86_174_reg_1081_pp0_iter3_reg & and_ln102_156_reg_1185);

assign and_ln102_165_fu_792_p2 = (and_ln104_29_reg_1180 & and_ln102_170_fu_787_p2);

assign and_ln102_166_fu_797_p2 = (icmp_ln86_176_reg_1091_pp0_iter3_reg & and_ln104_32_reg_1119_pp0_iter3_reg);

assign and_ln102_167_fu_869_p2 = (icmp_ln86_177_reg_1096_pp0_iter4_reg & and_ln104_33_reg_1154_pp0_iter4_reg);

assign and_ln102_168_fu_494_p2 = (xor_ln104_78_fu_473_p2 & icmp_ln86_167_reg_1044);

assign and_ln102_169_fu_677_p2 = (xor_ln104_81_fu_659_p2 & icmp_ln86_173_reg_1076_pp0_iter2_reg);

assign and_ln102_170_fu_787_p2 = (xor_ln104_82_fu_778_p2 & icmp_ln86_175_reg_1086_pp0_iter3_reg);

assign and_ln102_fu_454_p2 = (xor_ln104_reg_1101 & icmp_ln86_160_reg_1002);

assign and_ln104_28_fu_463_p2 = (xor_ln104_reg_1101 & xor_ln104_76_fu_458_p2);

assign and_ln104_29_fu_654_p2 = (xor_ln104_77_fu_649_p2 & icmp_ln86_159_reg_994_pp0_iter2_reg);

assign and_ln104_30_fu_488_p2 = (xor_ln104_79_fu_483_p2 & and_ln102_fu_454_p2);

assign and_ln104_31_fu_572_p2 = (xor_ln104_80_fu_567_p2 & and_ln104_28_reg_1107);

assign and_ln104_32_fu_515_p2 = (xor_ln104_83_fu_510_p2 & and_ln102_153_fu_478_p2);

assign and_ln104_33_fu_596_p2 = (xor_ln104_84_fu_591_p2 & and_ln102_154_fu_563_p2);

assign and_ln104_fu_449_p2 = (xor_ln104_75_fu_444_p2 & icmp_ln86_reg_989);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_165_fu_878_p2[0:0] == 1'b1) ? tmp_fu_889_p45 : 12'd0);

assign icmp_ln86_1148_fu_332_p2 = (($signed(tmp_16_fu_322_p4) < $signed(17'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1149_fu_390_p2 = (($signed(tmp_17_fu_380_p4) < $signed(16'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_159_fu_304_p2 = (($signed(p_read6_int_reg) < $signed(18'd261031)) ? 1'b1 : 1'b0);

assign icmp_ln86_160_fu_310_p2 = (($signed(p_read11_int_reg) < $signed(18'd130)) ? 1'b1 : 1'b0);

assign icmp_ln86_161_fu_316_p2 = (($signed(p_read15_int_reg) < $signed(18'd94421)) ? 1'b1 : 1'b0);

assign icmp_ln86_163_fu_338_p2 = (($signed(p_read9_int_reg) < $signed(18'd11755)) ? 1'b1 : 1'b0);

assign icmp_ln86_164_fu_344_p2 = (($signed(p_read6_int_reg) < $signed(18'd261320)) ? 1'b1 : 1'b0);

assign icmp_ln86_165_fu_350_p2 = (($signed(p_read14_int_reg) < $signed(18'd91432)) ? 1'b1 : 1'b0);

assign icmp_ln86_166_fu_356_p2 = (($signed(p_read1_int_reg) < $signed(18'd255991)) ? 1'b1 : 1'b0);

assign icmp_ln86_167_fu_362_p2 = (($signed(p_read5_int_reg) < $signed(18'd584)) ? 1'b1 : 1'b0);

assign icmp_ln86_168_fu_368_p2 = (($signed(p_read7_int_reg) < $signed(18'd184)) ? 1'b1 : 1'b0);

assign icmp_ln86_169_fu_374_p2 = (($signed(p_read3_int_reg) < $signed(18'd5811)) ? 1'b1 : 1'b0);

assign icmp_ln86_171_fu_396_p2 = (($signed(p_read10_int_reg) < $signed(18'd5)) ? 1'b1 : 1'b0);

assign icmp_ln86_172_fu_402_p2 = (($signed(p_read8_int_reg) < $signed(18'd90)) ? 1'b1 : 1'b0);

assign icmp_ln86_173_fu_408_p2 = (($signed(p_read9_int_reg) < $signed(18'd1675)) ? 1'b1 : 1'b0);

assign icmp_ln86_174_fu_414_p2 = (($signed(p_read2_int_reg) < $signed(18'd98156)) ? 1'b1 : 1'b0);

assign icmp_ln86_175_fu_420_p2 = (($signed(p_read1_int_reg) < $signed(18'd33483)) ? 1'b1 : 1'b0);

assign icmp_ln86_176_fu_426_p2 = (($signed(p_read5_int_reg) < $signed(18'd696)) ? 1'b1 : 1'b0);

assign icmp_ln86_177_fu_432_p2 = (($signed(p_read4_int_reg) < $signed(18'd547)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_298_p2 = (($signed(p_read6_int_reg) < $signed(18'd261045)) ? 1'b1 : 1'b0);

assign or_ln117_148_fu_545_p2 = (and_ln104_fu_449_p2 | and_ln102_158_fu_505_p2);

assign or_ln117_149_fu_605_p2 = (or_ln117_148_reg_1125 | and_ln102_159_fu_582_p2);

assign or_ln117_150_fu_617_p2 = (or_ln117_148_reg_1125 | and_ln104_30_reg_1113);

assign or_ln117_151_fu_629_p2 = (or_ln117_150_fu_617_p2 | and_ln102_160_fu_586_p2);

assign or_ln117_152_fu_687_p2 = (or_ln117_151_reg_1160 | and_ln102_161_fu_669_p2);

assign or_ln117_153_fu_643_p2 = (or_ln117_151_fu_629_p2 | and_ln104_31_fu_572_p2);

assign or_ln117_154_fu_710_p2 = (or_ln117_153_reg_1171 | and_ln102_162_fu_673_p2);

assign or_ln117_155_fu_722_p2 = (or_ln117_153_reg_1171 | and_ln102_155_reg_1148);

assign or_ln117_156_fu_734_p2 = (or_ln117_155_fu_722_p2 | and_ln102_163_fu_682_p2);

assign or_ln117_157_fu_748_p2 = (or_ln117_153_reg_1171 | and_ln102_151_reg_1137);

assign or_ln117_158_fu_801_p2 = (or_ln117_157_reg_1190 | and_ln102_164_fu_783_p2);

assign or_ln117_159_fu_768_p2 = (or_ln117_157_fu_748_p2 | and_ln102_156_fu_664_p2);

assign or_ln117_160_fu_813_p2 = (or_ln117_159_reg_1200 | and_ln102_165_fu_792_p2);

assign or_ln117_161_fu_774_p2 = (or_ln117_153_reg_1171 | icmp_ln86_159_reg_994_pp0_iter2_reg);

assign or_ln117_162_fu_837_p2 = (or_ln117_161_reg_1206 | and_ln102_166_fu_797_p2);

assign or_ln117_163_fu_849_p2 = (or_ln117_161_reg_1206 | and_ln104_32_reg_1119_pp0_iter3_reg);

assign or_ln117_164_fu_873_p2 = (or_ln117_163_reg_1213 | and_ln102_167_fu_869_p2);

assign or_ln117_165_fu_878_p2 = (or_ln117_163_reg_1213 | and_ln104_33_reg_1154_pp0_iter4_reg);

assign or_ln117_fu_521_p2 = (and_ln102_157_fu_499_p2 | and_ln102_152_fu_468_p2);

assign select_ln117_155_fu_551_p3 = ((and_ln104_fu_449_p2[0:0] == 1'b1) ? select_ln117_fu_537_p3 : 2'd3);

assign select_ln117_156_fu_610_p3 = ((or_ln117_148_reg_1125[0:0] == 1'b1) ? zext_ln117_15_fu_602_p1 : 3'd4);

assign select_ln117_157_fu_621_p3 = ((or_ln117_149_fu_605_p2[0:0] == 1'b1) ? select_ln117_156_fu_610_p3 : 3'd5);

assign select_ln117_158_fu_635_p3 = ((or_ln117_150_fu_617_p2[0:0] == 1'b1) ? select_ln117_157_fu_621_p3 : 3'd6);

assign select_ln117_159_fu_692_p3 = ((or_ln117_151_reg_1160[0:0] == 1'b1) ? select_ln117_158_reg_1166 : 3'd7);

assign select_ln117_160_fu_702_p3 = ((or_ln117_152_fu_687_p2[0:0] == 1'b1) ? zext_ln117_16_fu_698_p1 : 4'd8);

assign select_ln117_161_fu_715_p3 = ((or_ln117_153_reg_1171[0:0] == 1'b1) ? select_ln117_160_fu_702_p3 : 4'd9);

assign select_ln117_162_fu_726_p3 = ((or_ln117_154_fu_710_p2[0:0] == 1'b1) ? select_ln117_161_fu_715_p3 : 4'd10);

assign select_ln117_163_fu_740_p3 = ((or_ln117_155_fu_722_p2[0:0] == 1'b1) ? select_ln117_162_fu_726_p3 : 4'd11);

assign select_ln117_164_fu_752_p3 = ((or_ln117_156_fu_734_p2[0:0] == 1'b1) ? select_ln117_163_fu_740_p3 : 4'd12);

assign select_ln117_165_fu_760_p3 = ((or_ln117_157_fu_748_p2[0:0] == 1'b1) ? select_ln117_164_fu_752_p3 : 4'd13);

assign select_ln117_166_fu_806_p3 = ((or_ln117_158_fu_801_p2[0:0] == 1'b1) ? select_ln117_165_reg_1195 : 4'd14);

assign select_ln117_167_fu_818_p3 = ((or_ln117_159_reg_1200[0:0] == 1'b1) ? select_ln117_166_fu_806_p3 : 4'd15);

assign select_ln117_168_fu_829_p3 = ((or_ln117_160_fu_813_p2[0:0] == 1'b1) ? zext_ln117_17_fu_825_p1 : 5'd16);

assign select_ln117_169_fu_842_p3 = ((or_ln117_161_reg_1206[0:0] == 1'b1) ? select_ln117_168_fu_829_p3 : 5'd17);

assign select_ln117_170_fu_853_p3 = ((or_ln117_162_fu_837_p2[0:0] == 1'b1) ? select_ln117_169_fu_842_p3 : 5'd18);

assign select_ln117_171_fu_861_p3 = ((or_ln117_163_fu_849_p2[0:0] == 1'b1) ? select_ln117_170_fu_853_p3 : 5'd19);

assign select_ln117_fu_537_p3 = ((or_ln117_fu_521_p2[0:0] == 1'b1) ? zext_ln117_fu_533_p1 : 2'd2);

assign tmp_16_fu_322_p4 = {{p_read12_int_reg[17:1]}};

assign tmp_17_fu_380_p4 = {{p_read13_int_reg[17:2]}};

assign tmp_fu_889_p43 = 'bx;

assign tmp_fu_889_p44 = ((or_ln117_164_fu_873_p2[0:0] == 1'b1) ? select_ln117_171_reg_1219 : 5'd20);

assign xor_ln104_75_fu_444_p2 = (icmp_ln86_159_reg_994 ^ 1'd1);

assign xor_ln104_76_fu_458_p2 = (icmp_ln86_160_reg_1002 ^ 1'd1);

assign xor_ln104_77_fu_649_p2 = (icmp_ln86_161_reg_1008_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_78_fu_473_p2 = (icmp_ln86_1148_reg_1014 ^ 1'd1);

assign xor_ln104_79_fu_483_p2 = (icmp_ln86_163_reg_1020 ^ 1'd1);

assign xor_ln104_80_fu_567_p2 = (icmp_ln86_164_reg_1026_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_81_fu_659_p2 = (icmp_ln86_165_reg_1032_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_82_fu_778_p2 = (icmp_ln86_166_reg_1038_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_83_fu_510_p2 = (icmp_ln86_168_reg_1049 ^ 1'd1);

assign xor_ln104_84_fu_591_p2 = (icmp_ln86_1149_reg_1060_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_fu_438_p2 = (icmp_ln86_fu_298_p2 ^ 1'd1);

assign xor_ln117_fu_527_p2 = (1'd1 ^ and_ln102_152_fu_468_p2);

assign zext_ln117_15_fu_602_p1 = select_ln117_155_reg_1132;

assign zext_ln117_16_fu_698_p1 = select_ln117_159_fu_692_p3;

assign zext_ln117_17_fu_825_p1 = select_ln117_167_fu_818_p3;

assign zext_ln117_fu_533_p1 = xor_ln117_fu_527_p2;

endmodule //conifer_jettag_accelerator_decision_function_6
