0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.ip_user_files/bd/Image1/ip/Image1_blk_mem_gen_0_0/sim/Image1_blk_mem_gen_0_0.v,1669019794,verilog,,C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.ip_user_files/bd/Image1/sim/Image1.v,,Image1_blk_mem_gen_0_0,,,,,,,,
C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.ip_user_files/bd/Image1/sim/Image1.v,1669019792,verilog,,C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/bd/Image1/hdl/Image1_wrapper.v,,Image1,,,,,,,,
C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.ip_user_files/bd/Image3/ip/Image3_blk_mem_gen_0_0/sim/Image3_blk_mem_gen_0_0.v,1669019792,verilog,,C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.ip_user_files/bd/Image3/sim/Image3.v,,Image3_blk_mem_gen_0_0,,,,,,,,
C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.ip_user_files/bd/Image3/sim/Image3.v,1669019790,verilog,,C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.ip_user_files/bd/Image1/ip/Image1_blk_mem_gen_0_0/sim/Image1_blk_mem_gen_0_0.v,,Image3,,,,,,,,
C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sim_1/new/Testbench.v,1669033326,verilog,,,,Testbench,,,,,,,,
C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/bd/Image1/hdl/Image1_wrapper.v,1669019792,verilog,,C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/bd/Image3/hdl/Image3_wrapper.v,,Image1_wrapper,,,,,,,,
C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/bd/Image3/hdl/Image3_wrapper.v,1669019790,verilog,,C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/main2.v,,Image3_wrapper,,,,,,,,
C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sources_1/new/main2.v,1669019665,verilog,,C:/Users/hp/Desktop/Ultimate_Final/project_1/project_1.srcs/sim_1/new/Testbench.v,,main2,,,,,,,,
