

================================================================
== Vitis HLS Report for 'matmul_plain'
================================================================
* Date:           Sun Nov  3 23:22:31 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Matmul_no_op
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4167|     4167|  41.670 us|  41.670 us|  4168|  4168|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1_VITIS_LOOP_16_2  |     4165|     4165|        86|         16|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 86


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 88
* Pipeline : 1
  Pipeline-0 : II = 16, D = 86, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 88 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 2 
88 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 89 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 90 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 91 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [Matmul_no_op.cpp:6]   --->   Operation 92 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dataA, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dataA"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dataB, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_7, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dataB"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dataAB, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dataAB"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_10, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_11, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_11, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_10, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty_13, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_11, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_11, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %AB, void @empty_10, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_11, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %AB, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_11, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.00ns)   --->   "%AB_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %AB" [Matmul_no_op.cpp:6]   --->   Operation 106 'read' 'AB_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 107 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B" [Matmul_no_op.cpp:6]   --->   Operation 107 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 108 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A" [Matmul_no_op.cpp:6]   --->   Operation 108 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln15 = store i9 0, i9 %indvar_flatten" [Matmul_no_op.cpp:15]   --->   Operation 109 'store' 'store_ln15' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln15 = store i5 0, i5 %i" [Matmul_no_op.cpp:15]   --->   Operation 110 'store' 'store_ln15' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln15 = store i5 0, i5 %j" [Matmul_no_op.cpp:15]   --->   Operation 111 'store' 'store_ln15' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 112 [1/1] (0.42ns)   --->   "%br_ln15 = br void %VITIS_LOOP_18_3" [Matmul_no_op.cpp:15]   --->   Operation 112 'br' 'br_ln15' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.28>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %entry, i1 0, void %new.latch.for.inc22"   --->   Operation 113 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [Matmul_no_op.cpp:15]   --->   Operation 114 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 115 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.77ns)   --->   "%icmp_ln15 = icmp_eq  i9 %indvar_flatten_load, i9 256" [Matmul_no_op.cpp:15]   --->   Operation 116 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.77ns)   --->   "%add_ln15 = add i9 %indvar_flatten_load, i9 1" [Matmul_no_op.cpp:15]   --->   Operation 117 'add' 'add_ln15' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %new.body.VITIS_LOOP_18_3, void %for.end24" [Matmul_no_op.cpp:15]   --->   Operation 118 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %first_iter_0, void %for.inc22, void %for.first.iter.VITIS_LOOP_18_3"   --->   Operation 119 'br' 'br_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [Matmul_no_op.cpp:16]   --->   Operation 120 'load' 'j_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [Matmul_no_op.cpp:15]   --->   Operation 121 'load' 'i_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.78ns)   --->   "%icmp_ln16 = icmp_eq  i5 %j_load, i5 16" [Matmul_no_op.cpp:16]   --->   Operation 122 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.41ns)   --->   "%select_ln15 = select i1 %icmp_ln16, i5 0, i5 %j_load" [Matmul_no_op.cpp:15]   --->   Operation 123 'select' 'select_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.78ns)   --->   "%add_ln15_2 = add i5 %i_load, i5 1" [Matmul_no_op.cpp:15]   --->   Operation 124 'add' 'add_ln15_2' <Predicate = (!icmp_ln15)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.41ns)   --->   "%select_ln15_1 = select i1 %icmp_ln16, i5 %add_ln15_2, i5 %i_load" [Matmul_no_op.cpp:15]   --->   Operation 125 'select' 'select_ln15_1' <Predicate = (!icmp_ln15)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i5 %select_ln15_1" [Matmul_no_op.cpp:15]   --->   Operation 126 'trunc' 'trunc_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln18_mid2_v_v_v_v_v = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln15, i6 0" [Matmul_no_op.cpp:15]   --->   Operation 127 'bitconcatenate' 'sext_ln18_mid2_v_v_v_v_v' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i10 %sext_ln18_mid2_v_v_v_v_v" [Matmul_no_op.cpp:15]   --->   Operation 128 'zext' 'zext_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (1.08ns)   --->   "%add_ln15_1 = add i64 %zext_ln15, i64 %A_read" [Matmul_no_op.cpp:15]   --->   Operation 129 'add' 'add_ln15_1' <Predicate = (!icmp_ln15)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln18_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln15_1, i32 2, i32 63" [Matmul_no_op.cpp:15]   --->   Operation 130 'partselect' 'sext_ln18_mid2_v' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln15_1 = sext i62 %sext_ln18_mid2_v" [Matmul_no_op.cpp:15]   --->   Operation 131 'sext' 'sext_ln15_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%dataA_addr = getelementptr i32 %dataA, i64 %sext_ln15_1" [Matmul_no_op.cpp:18]   --->   Operation 132 'getelementptr' 'dataA_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i5 %select_ln15" [Matmul_no_op.cpp:19]   --->   Operation 133 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln19, i2 0" [Matmul_no_op.cpp:19]   --->   Operation 134 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i6 %shl_ln" [Matmul_no_op.cpp:19]   --->   Operation 135 'zext' 'zext_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (1.08ns)   --->   "%add_ln19 = add i64 %zext_ln19, i64 %B_read" [Matmul_no_op.cpp:19]   --->   Operation 136 'add' 'add_ln19' <Predicate = (!icmp_ln15)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19, i32 2, i32 63" [Matmul_no_op.cpp:19]   --->   Operation 137 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i62 %trunc_ln1" [Matmul_no_op.cpp:19]   --->   Operation 138 'sext' 'sext_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%dataB_addr = getelementptr i32 %dataB, i64 %sext_ln19" [Matmul_no_op.cpp:19]   --->   Operation 139 'getelementptr' 'dataB_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.77ns)   --->   "%icmp_ln15_1 = icmp_eq  i9 %add_ln15, i9 256" [Matmul_no_op.cpp:15]   --->   Operation 140 'icmp' 'icmp_ln15_1' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln15_1, void %new.latch.for.inc22, void %last.iter.for.inc22" [Matmul_no_op.cpp:16]   --->   Operation 141 'br' 'br_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 142 [8/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i32 16" [Matmul_no_op.cpp:18]   --->   Operation 142 'readreq' 'empty_19' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 143 [8/8] (7.30ns)   --->   "%dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 143 'readreq' 'dataB_load_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 144 [1/1] (1.08ns)   --->   "%add_ln19_1 = add i64 %add_ln19, i64 64" [Matmul_no_op.cpp:19]   --->   Operation 144 'add' 'add_ln19_1' <Predicate = (!icmp_ln15)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_1, i32 2, i32 63" [Matmul_no_op.cpp:19]   --->   Operation 145 'partselect' 'trunc_ln19_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i62 %trunc_ln19_1" [Matmul_no_op.cpp:19]   --->   Operation 146 'sext' 'sext_ln19_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%dataB_addr_1 = getelementptr i32 %dataB, i64 %sext_ln19_1" [Matmul_no_op.cpp:19]   --->   Operation 147 'getelementptr' 'dataB_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 148 [7/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i32 16" [Matmul_no_op.cpp:18]   --->   Operation 148 'readreq' 'empty_19' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 149 [7/8] (7.30ns)   --->   "%dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 149 'readreq' 'dataB_load_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 150 [8/8] (7.30ns)   --->   "%dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 150 'readreq' 'dataB_load_1_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 151 [1/1] (1.08ns)   --->   "%add_ln19_2 = add i64 %add_ln19, i64 128" [Matmul_no_op.cpp:19]   --->   Operation 151 'add' 'add_ln19_2' <Predicate = (!icmp_ln15)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln19_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_2, i32 2, i32 63" [Matmul_no_op.cpp:19]   --->   Operation 152 'partselect' 'trunc_ln19_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln19_2 = sext i62 %trunc_ln19_2" [Matmul_no_op.cpp:19]   --->   Operation 153 'sext' 'sext_ln19_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%dataB_addr_2 = getelementptr i32 %dataB, i64 %sext_ln19_2" [Matmul_no_op.cpp:19]   --->   Operation 154 'getelementptr' 'dataB_addr_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 155 [6/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i32 16" [Matmul_no_op.cpp:18]   --->   Operation 155 'readreq' 'empty_19' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 156 [6/8] (7.30ns)   --->   "%dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 156 'readreq' 'dataB_load_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 157 [7/8] (7.30ns)   --->   "%dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 157 'readreq' 'dataB_load_1_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 158 [8/8] (7.30ns)   --->   "%dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 158 'readreq' 'dataB_load_2_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 159 [1/1] (1.08ns)   --->   "%add_ln19_3 = add i64 %add_ln19, i64 192" [Matmul_no_op.cpp:19]   --->   Operation 159 'add' 'add_ln19_3' <Predicate = (!icmp_ln15)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln19_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_3, i32 2, i32 63" [Matmul_no_op.cpp:19]   --->   Operation 160 'partselect' 'trunc_ln19_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln19_3 = sext i62 %trunc_ln19_3" [Matmul_no_op.cpp:19]   --->   Operation 161 'sext' 'sext_ln19_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%dataB_addr_3 = getelementptr i32 %dataB, i64 %sext_ln19_3" [Matmul_no_op.cpp:19]   --->   Operation 162 'getelementptr' 'dataB_addr_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 163 [5/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i32 16" [Matmul_no_op.cpp:18]   --->   Operation 163 'readreq' 'empty_19' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 164 [5/8] (7.30ns)   --->   "%dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 164 'readreq' 'dataB_load_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 165 [6/8] (7.30ns)   --->   "%dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 165 'readreq' 'dataB_load_1_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 166 [7/8] (7.30ns)   --->   "%dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 166 'readreq' 'dataB_load_2_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 167 [8/8] (7.30ns)   --->   "%dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 167 'readreq' 'dataB_load_3_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 168 [1/1] (1.08ns)   --->   "%add_ln19_4 = add i64 %add_ln19, i64 256" [Matmul_no_op.cpp:19]   --->   Operation 168 'add' 'add_ln19_4' <Predicate = (!icmp_ln15)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln19_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_4, i32 2, i32 63" [Matmul_no_op.cpp:19]   --->   Operation 169 'partselect' 'trunc_ln19_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln19_4 = sext i62 %trunc_ln19_4" [Matmul_no_op.cpp:19]   --->   Operation 170 'sext' 'sext_ln19_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%dataB_addr_4 = getelementptr i32 %dataB, i64 %sext_ln19_4" [Matmul_no_op.cpp:19]   --->   Operation 171 'getelementptr' 'dataB_addr_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 172 [4/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i32 16" [Matmul_no_op.cpp:18]   --->   Operation 172 'readreq' 'empty_19' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 173 [4/8] (7.30ns)   --->   "%dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 173 'readreq' 'dataB_load_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 174 [5/8] (7.30ns)   --->   "%dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 174 'readreq' 'dataB_load_1_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 175 [6/8] (7.30ns)   --->   "%dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 175 'readreq' 'dataB_load_2_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 176 [7/8] (7.30ns)   --->   "%dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 176 'readreq' 'dataB_load_3_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 177 [8/8] (7.30ns)   --->   "%dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 177 'readreq' 'dataB_load_4_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 178 [1/1] (1.08ns)   --->   "%add_ln19_5 = add i64 %add_ln19, i64 320" [Matmul_no_op.cpp:19]   --->   Operation 178 'add' 'add_ln19_5' <Predicate = (!icmp_ln15)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln19_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_5, i32 2, i32 63" [Matmul_no_op.cpp:19]   --->   Operation 179 'partselect' 'trunc_ln19_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln19_5 = sext i62 %trunc_ln19_5" [Matmul_no_op.cpp:19]   --->   Operation 180 'sext' 'sext_ln19_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%dataB_addr_5 = getelementptr i32 %dataB, i64 %sext_ln19_5" [Matmul_no_op.cpp:19]   --->   Operation 181 'getelementptr' 'dataB_addr_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 182 [3/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i32 16" [Matmul_no_op.cpp:18]   --->   Operation 182 'readreq' 'empty_19' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 183 [3/8] (7.30ns)   --->   "%dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 183 'readreq' 'dataB_load_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 184 [4/8] (7.30ns)   --->   "%dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 184 'readreq' 'dataB_load_1_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 185 [5/8] (7.30ns)   --->   "%dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 185 'readreq' 'dataB_load_2_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 186 [6/8] (7.30ns)   --->   "%dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 186 'readreq' 'dataB_load_3_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 187 [7/8] (7.30ns)   --->   "%dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 187 'readreq' 'dataB_load_4_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 188 [8/8] (7.30ns)   --->   "%dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 188 'readreq' 'dataB_load_5_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 189 [1/1] (1.08ns)   --->   "%add_ln19_6 = add i64 %add_ln19, i64 384" [Matmul_no_op.cpp:19]   --->   Operation 189 'add' 'add_ln19_6' <Predicate = (!icmp_ln15)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln19_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_6, i32 2, i32 63" [Matmul_no_op.cpp:19]   --->   Operation 190 'partselect' 'trunc_ln19_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln19_6 = sext i62 %trunc_ln19_6" [Matmul_no_op.cpp:19]   --->   Operation 191 'sext' 'sext_ln19_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%dataB_addr_6 = getelementptr i32 %dataB, i64 %sext_ln19_6" [Matmul_no_op.cpp:19]   --->   Operation 192 'getelementptr' 'dataB_addr_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 193 [2/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i32 16" [Matmul_no_op.cpp:18]   --->   Operation 193 'readreq' 'empty_19' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 194 [2/8] (7.30ns)   --->   "%dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 194 'readreq' 'dataB_load_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 195 [3/8] (7.30ns)   --->   "%dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 195 'readreq' 'dataB_load_1_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 196 [4/8] (7.30ns)   --->   "%dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 196 'readreq' 'dataB_load_2_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 197 [5/8] (7.30ns)   --->   "%dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 197 'readreq' 'dataB_load_3_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 198 [6/8] (7.30ns)   --->   "%dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 198 'readreq' 'dataB_load_4_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 199 [7/8] (7.30ns)   --->   "%dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 199 'readreq' 'dataB_load_5_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 200 [8/8] (7.30ns)   --->   "%dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 200 'readreq' 'dataB_load_6_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 201 [1/1] (1.08ns)   --->   "%add_ln19_7 = add i64 %add_ln19, i64 448" [Matmul_no_op.cpp:19]   --->   Operation 201 'add' 'add_ln19_7' <Predicate = (!icmp_ln15)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln19_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_7, i32 2, i32 63" [Matmul_no_op.cpp:19]   --->   Operation 202 'partselect' 'trunc_ln19_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln19_7 = sext i62 %trunc_ln19_7" [Matmul_no_op.cpp:19]   --->   Operation 203 'sext' 'sext_ln19_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%dataB_addr_7 = getelementptr i32 %dataB, i64 %sext_ln19_7" [Matmul_no_op.cpp:19]   --->   Operation 204 'getelementptr' 'dataB_addr_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 205 [1/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i32 16" [Matmul_no_op.cpp:18]   --->   Operation 205 'readreq' 'empty_19' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 206 [1/8] (7.30ns)   --->   "%dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 206 'readreq' 'dataB_load_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 207 [2/8] (7.30ns)   --->   "%dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 207 'readreq' 'dataB_load_1_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 208 [3/8] (7.30ns)   --->   "%dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 208 'readreq' 'dataB_load_2_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 209 [4/8] (7.30ns)   --->   "%dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 209 'readreq' 'dataB_load_3_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 210 [5/8] (7.30ns)   --->   "%dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 210 'readreq' 'dataB_load_4_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 211 [6/8] (7.30ns)   --->   "%dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 211 'readreq' 'dataB_load_5_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 212 [7/8] (7.30ns)   --->   "%dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 212 'readreq' 'dataB_load_6_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 213 [8/8] (7.30ns)   --->   "%dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 213 'readreq' 'dataB_load_7_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 214 [1/1] (1.08ns)   --->   "%add_ln19_8 = add i64 %add_ln19, i64 512" [Matmul_no_op.cpp:19]   --->   Operation 214 'add' 'add_ln19_8' <Predicate = (!icmp_ln15)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln19_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_8, i32 2, i32 63" [Matmul_no_op.cpp:19]   --->   Operation 215 'partselect' 'trunc_ln19_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln19_8 = sext i62 %trunc_ln19_8" [Matmul_no_op.cpp:19]   --->   Operation 216 'sext' 'sext_ln19_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%dataB_addr_8 = getelementptr i32 %dataB, i64 %sext_ln19_8" [Matmul_no_op.cpp:19]   --->   Operation 217 'getelementptr' 'dataB_addr_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 218 [1/1] (7.30ns)   --->   "%dataA_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [Matmul_no_op.cpp:19]   --->   Operation 218 'read' 'dataA_addr_read' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 219 [1/1] (7.30ns)   --->   "%dataB_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr" [Matmul_no_op.cpp:19]   --->   Operation 219 'read' 'dataB_addr_read' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 220 [1/8] (7.30ns)   --->   "%dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 220 'readreq' 'dataB_load_1_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 221 [2/8] (7.30ns)   --->   "%dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 221 'readreq' 'dataB_load_2_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 222 [3/8] (7.30ns)   --->   "%dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 222 'readreq' 'dataB_load_3_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 223 [4/8] (7.30ns)   --->   "%dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 223 'readreq' 'dataB_load_4_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 224 [5/8] (7.30ns)   --->   "%dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 224 'readreq' 'dataB_load_5_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 225 [6/8] (7.30ns)   --->   "%dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 225 'readreq' 'dataB_load_6_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 226 [7/8] (7.30ns)   --->   "%dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 226 'readreq' 'dataB_load_7_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 227 [8/8] (7.30ns)   --->   "%dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 227 'readreq' 'dataB_load_8_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 228 [1/1] (1.08ns)   --->   "%add_ln19_9 = add i64 %add_ln19, i64 576" [Matmul_no_op.cpp:19]   --->   Operation 228 'add' 'add_ln19_9' <Predicate = (!icmp_ln15)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln19_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_9, i32 2, i32 63" [Matmul_no_op.cpp:19]   --->   Operation 229 'partselect' 'trunc_ln19_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln19_9 = sext i62 %trunc_ln19_9" [Matmul_no_op.cpp:19]   --->   Operation 230 'sext' 'sext_ln19_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%dataB_addr_9 = getelementptr i32 %dataB, i64 %sext_ln19_9" [Matmul_no_op.cpp:19]   --->   Operation 231 'getelementptr' 'dataB_addr_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %dataA_addr_read" [Matmul_no_op.cpp:19]   --->   Operation 232 'bitcast' 'bitcast_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i32 %dataB_addr_read" [Matmul_no_op.cpp:19]   --->   Operation 233 'bitcast' 'bitcast_ln19_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : [1/1] (0.48ns)   --->   Input mux for Operation 234 '%mul = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1'
ST_12 : Operation 234 [3/3] (6.52ns)   --->   "%mul = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1" [Matmul_no_op.cpp:19]   --->   Operation 234 'fmul' 'mul' <Predicate = (!icmp_ln15)> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 235 [1/1] (7.30ns)   --->   "%dataA_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [Matmul_no_op.cpp:19]   --->   Operation 235 'read' 'dataA_addr_read_1' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 236 [1/1] (7.30ns)   --->   "%dataB_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_1" [Matmul_no_op.cpp:19]   --->   Operation 236 'read' 'dataB_addr_1_read' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 237 [1/8] (7.30ns)   --->   "%dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 237 'readreq' 'dataB_load_2_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 238 [2/8] (7.30ns)   --->   "%dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 238 'readreq' 'dataB_load_3_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 239 [3/8] (7.30ns)   --->   "%dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 239 'readreq' 'dataB_load_4_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 240 [4/8] (7.30ns)   --->   "%dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 240 'readreq' 'dataB_load_5_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 241 [5/8] (7.30ns)   --->   "%dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 241 'readreq' 'dataB_load_6_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 242 [6/8] (7.30ns)   --->   "%dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 242 'readreq' 'dataB_load_7_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 243 [7/8] (7.30ns)   --->   "%dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 243 'readreq' 'dataB_load_8_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 244 [8/8] (7.30ns)   --->   "%dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 244 'readreq' 'dataB_load_9_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 245 [1/1] (1.08ns)   --->   "%add_ln19_10 = add i64 %add_ln19, i64 640" [Matmul_no_op.cpp:19]   --->   Operation 245 'add' 'add_ln19_10' <Predicate = (!icmp_ln15)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln19_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_10, i32 2, i32 63" [Matmul_no_op.cpp:19]   --->   Operation 246 'partselect' 'trunc_ln19_s' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln19_10 = sext i62 %trunc_ln19_s" [Matmul_no_op.cpp:19]   --->   Operation 247 'sext' 'sext_ln19_10' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%dataB_addr_10 = getelementptr i32 %dataB, i64 %sext_ln19_10" [Matmul_no_op.cpp:19]   --->   Operation 248 'getelementptr' 'dataB_addr_10' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 249 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1" [Matmul_no_op.cpp:19]   --->   Operation 249 'fmul' 'mul' <Predicate = (!icmp_ln15)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%bitcast_ln19_12 = bitcast i32 %dataA_addr_read_1" [Matmul_no_op.cpp:19]   --->   Operation 250 'bitcast' 'bitcast_ln19_12' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln19_16 = bitcast i32 %dataB_addr_1_read" [Matmul_no_op.cpp:19]   --->   Operation 251 'bitcast' 'bitcast_ln19_16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : [1/1] (0.48ns)   --->   Input mux for Operation 252 '%mul_1 = fmul i32 %bitcast_ln19_12, i32 %bitcast_ln19_16'
ST_13 : Operation 252 [3/3] (6.52ns)   --->   "%mul_1 = fmul i32 %bitcast_ln19_12, i32 %bitcast_ln19_16" [Matmul_no_op.cpp:19]   --->   Operation 252 'fmul' 'mul_1' <Predicate = (!icmp_ln15)> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 253 [1/1] (7.30ns)   --->   "%dataA_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [Matmul_no_op.cpp:19]   --->   Operation 253 'read' 'dataA_addr_read_2' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 254 [1/1] (7.30ns)   --->   "%dataB_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_2" [Matmul_no_op.cpp:19]   --->   Operation 254 'read' 'dataB_addr_2_read' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 255 [1/8] (7.30ns)   --->   "%dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 255 'readreq' 'dataB_load_3_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 256 [2/8] (7.30ns)   --->   "%dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 256 'readreq' 'dataB_load_4_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 257 [3/8] (7.30ns)   --->   "%dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 257 'readreq' 'dataB_load_5_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 258 [4/8] (7.30ns)   --->   "%dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 258 'readreq' 'dataB_load_6_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 259 [5/8] (7.30ns)   --->   "%dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 259 'readreq' 'dataB_load_7_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 260 [6/8] (7.30ns)   --->   "%dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 260 'readreq' 'dataB_load_8_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 261 [7/8] (7.30ns)   --->   "%dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 261 'readreq' 'dataB_load_9_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 262 [8/8] (7.30ns)   --->   "%dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 262 'readreq' 'dataB_load_10_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 263 [1/1] (1.08ns)   --->   "%add_ln19_11 = add i64 %add_ln19, i64 704" [Matmul_no_op.cpp:19]   --->   Operation 263 'add' 'add_ln19_11' <Predicate = (!icmp_ln15)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln19_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_11, i32 2, i32 63" [Matmul_no_op.cpp:19]   --->   Operation 264 'partselect' 'trunc_ln19_10' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln19_11 = sext i62 %trunc_ln19_10" [Matmul_no_op.cpp:19]   --->   Operation 265 'sext' 'sext_ln19_11' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 266 [1/1] (0.00ns)   --->   "%dataB_addr_11 = getelementptr i32 %dataB, i64 %sext_ln19_11" [Matmul_no_op.cpp:19]   --->   Operation 266 'getelementptr' 'dataB_addr_11' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 267 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1" [Matmul_no_op.cpp:19]   --->   Operation 267 'fmul' 'mul' <Predicate = (!icmp_ln15)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 268 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln19_12, i32 %bitcast_ln19_16" [Matmul_no_op.cpp:19]   --->   Operation 268 'fmul' 'mul_1' <Predicate = (!icmp_ln15)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%bitcast_ln19_2 = bitcast i32 %dataA_addr_read_2" [Matmul_no_op.cpp:19]   --->   Operation 269 'bitcast' 'bitcast_ln19_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln19_17 = bitcast i32 %dataB_addr_2_read" [Matmul_no_op.cpp:19]   --->   Operation 270 'bitcast' 'bitcast_ln19_17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_14 : [1/1] (0.48ns)   --->   Input mux for Operation 271 '%mul_2 = fmul i32 %bitcast_ln19_2, i32 %bitcast_ln19_17'
ST_14 : Operation 271 [3/3] (6.52ns)   --->   "%mul_2 = fmul i32 %bitcast_ln19_2, i32 %bitcast_ln19_17" [Matmul_no_op.cpp:19]   --->   Operation 271 'fmul' 'mul_2' <Predicate = (!icmp_ln15)> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 272 [1/1] (7.30ns)   --->   "%dataA_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [Matmul_no_op.cpp:19]   --->   Operation 272 'read' 'dataA_addr_read_3' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 273 [1/1] (7.30ns)   --->   "%dataB_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_3" [Matmul_no_op.cpp:19]   --->   Operation 273 'read' 'dataB_addr_3_read' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 274 [1/8] (7.30ns)   --->   "%dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 274 'readreq' 'dataB_load_4_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 275 [2/8] (7.30ns)   --->   "%dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 275 'readreq' 'dataB_load_5_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 276 [3/8] (7.30ns)   --->   "%dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 276 'readreq' 'dataB_load_6_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 277 [4/8] (7.30ns)   --->   "%dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 277 'readreq' 'dataB_load_7_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 278 [5/8] (7.30ns)   --->   "%dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 278 'readreq' 'dataB_load_8_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 279 [6/8] (7.30ns)   --->   "%dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 279 'readreq' 'dataB_load_9_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 280 [7/8] (7.30ns)   --->   "%dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 280 'readreq' 'dataB_load_10_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 281 [8/8] (7.30ns)   --->   "%dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 281 'readreq' 'dataB_load_11_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 282 [1/1] (1.08ns)   --->   "%add_ln19_12 = add i64 %add_ln19, i64 768" [Matmul_no_op.cpp:19]   --->   Operation 282 'add' 'add_ln19_12' <Predicate = (!icmp_ln15)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln19_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_12, i32 2, i32 63" [Matmul_no_op.cpp:19]   --->   Operation 283 'partselect' 'trunc_ln19_11' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_14 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln19_12 = sext i62 %trunc_ln19_11" [Matmul_no_op.cpp:19]   --->   Operation 284 'sext' 'sext_ln19_12' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_14 : Operation 285 [1/1] (0.00ns)   --->   "%dataB_addr_12 = getelementptr i32 %dataB, i64 %sext_ln19_12" [Matmul_no_op.cpp:19]   --->   Operation 285 'getelementptr' 'dataB_addr_12' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : [1/1] (0.48ns)   --->   Input mux for Operation 286 '%sum_1 = fadd i32 %mul, i32 0'
ST_15 : Operation 286 [4/4] (5.94ns)   --->   "%sum_1 = fadd i32 %mul, i32 0" [Matmul_no_op.cpp:19]   --->   Operation 286 'fadd' 'sum_1' <Predicate = (!icmp_ln15)> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 287 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln19_12, i32 %bitcast_ln19_16" [Matmul_no_op.cpp:19]   --->   Operation 287 'fmul' 'mul_1' <Predicate = (!icmp_ln15)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 288 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln19_2, i32 %bitcast_ln19_17" [Matmul_no_op.cpp:19]   --->   Operation 288 'fmul' 'mul_2' <Predicate = (!icmp_ln15)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 289 [1/1] (0.00ns)   --->   "%bitcast_ln19_3 = bitcast i32 %dataA_addr_read_3" [Matmul_no_op.cpp:19]   --->   Operation 289 'bitcast' 'bitcast_ln19_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln19_18 = bitcast i32 %dataB_addr_3_read" [Matmul_no_op.cpp:19]   --->   Operation 290 'bitcast' 'bitcast_ln19_18' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_15 : [1/1] (0.48ns)   --->   Input mux for Operation 291 '%mul_3 = fmul i32 %bitcast_ln19_3, i32 %bitcast_ln19_18'
ST_15 : Operation 291 [3/3] (6.52ns)   --->   "%mul_3 = fmul i32 %bitcast_ln19_3, i32 %bitcast_ln19_18" [Matmul_no_op.cpp:19]   --->   Operation 291 'fmul' 'mul_3' <Predicate = (!icmp_ln15)> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 292 [1/1] (7.30ns)   --->   "%dataA_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [Matmul_no_op.cpp:19]   --->   Operation 292 'read' 'dataA_addr_read_4' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 293 [1/1] (7.30ns)   --->   "%dataB_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_4" [Matmul_no_op.cpp:19]   --->   Operation 293 'read' 'dataB_addr_4_read' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 294 [1/8] (7.30ns)   --->   "%dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 294 'readreq' 'dataB_load_5_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 295 [2/8] (7.30ns)   --->   "%dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 295 'readreq' 'dataB_load_6_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 296 [3/8] (7.30ns)   --->   "%dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 296 'readreq' 'dataB_load_7_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 297 [4/8] (7.30ns)   --->   "%dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 297 'readreq' 'dataB_load_8_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 298 [5/8] (7.30ns)   --->   "%dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 298 'readreq' 'dataB_load_9_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 299 [6/8] (7.30ns)   --->   "%dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 299 'readreq' 'dataB_load_10_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 300 [7/8] (7.30ns)   --->   "%dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 300 'readreq' 'dataB_load_11_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 301 [8/8] (7.30ns)   --->   "%dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 301 'readreq' 'dataB_load_12_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 302 [1/1] (1.08ns)   --->   "%add_ln19_13 = add i64 %add_ln19, i64 832" [Matmul_no_op.cpp:19]   --->   Operation 302 'add' 'add_ln19_13' <Predicate = (!icmp_ln15)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln19_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_13, i32 2, i32 63" [Matmul_no_op.cpp:19]   --->   Operation 303 'partselect' 'trunc_ln19_12' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_15 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln19_13 = sext i62 %trunc_ln19_12" [Matmul_no_op.cpp:19]   --->   Operation 304 'sext' 'sext_ln19_13' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_15 : Operation 305 [1/1] (0.00ns)   --->   "%dataB_addr_13 = getelementptr i32 %dataB, i64 %sext_ln19_13" [Matmul_no_op.cpp:19]   --->   Operation 305 'getelementptr' 'dataB_addr_13' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 306 [3/4] (6.43ns)   --->   "%sum_1 = fadd i32 %mul, i32 0" [Matmul_no_op.cpp:19]   --->   Operation 306 'fadd' 'sum_1' <Predicate = (!icmp_ln15)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 307 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln19_2, i32 %bitcast_ln19_17" [Matmul_no_op.cpp:19]   --->   Operation 307 'fmul' 'mul_2' <Predicate = (!icmp_ln15)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 308 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln19_3, i32 %bitcast_ln19_18" [Matmul_no_op.cpp:19]   --->   Operation 308 'fmul' 'mul_3' <Predicate = (!icmp_ln15)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 309 [1/1] (0.00ns)   --->   "%bitcast_ln19_4 = bitcast i32 %dataA_addr_read_4" [Matmul_no_op.cpp:19]   --->   Operation 309 'bitcast' 'bitcast_ln19_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%bitcast_ln19_19 = bitcast i32 %dataB_addr_4_read" [Matmul_no_op.cpp:19]   --->   Operation 310 'bitcast' 'bitcast_ln19_19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_16 : [1/1] (0.48ns)   --->   Input mux for Operation 311 '%mul_4 = fmul i32 %bitcast_ln19_4, i32 %bitcast_ln19_19'
ST_16 : Operation 311 [3/3] (6.52ns)   --->   "%mul_4 = fmul i32 %bitcast_ln19_4, i32 %bitcast_ln19_19" [Matmul_no_op.cpp:19]   --->   Operation 311 'fmul' 'mul_4' <Predicate = (!icmp_ln15)> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 312 [1/1] (7.30ns)   --->   "%dataA_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [Matmul_no_op.cpp:19]   --->   Operation 312 'read' 'dataA_addr_read_5' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 313 [1/1] (7.30ns)   --->   "%dataB_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_5" [Matmul_no_op.cpp:19]   --->   Operation 313 'read' 'dataB_addr_5_read' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 314 [1/8] (7.30ns)   --->   "%dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 314 'readreq' 'dataB_load_6_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 315 [2/8] (7.30ns)   --->   "%dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 315 'readreq' 'dataB_load_7_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 316 [3/8] (7.30ns)   --->   "%dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 316 'readreq' 'dataB_load_8_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 317 [4/8] (7.30ns)   --->   "%dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 317 'readreq' 'dataB_load_9_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 318 [5/8] (7.30ns)   --->   "%dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 318 'readreq' 'dataB_load_10_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 319 [6/8] (7.30ns)   --->   "%dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 319 'readreq' 'dataB_load_11_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 320 [7/8] (7.30ns)   --->   "%dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 320 'readreq' 'dataB_load_12_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 321 [8/8] (7.30ns)   --->   "%dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 321 'readreq' 'dataB_load_13_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 322 [1/1] (1.08ns)   --->   "%add_ln19_14 = add i64 %add_ln19, i64 896" [Matmul_no_op.cpp:19]   --->   Operation 322 'add' 'add_ln19_14' <Predicate = (!icmp_ln15)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln19_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_14, i32 2, i32 63" [Matmul_no_op.cpp:19]   --->   Operation 323 'partselect' 'trunc_ln19_13' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_16 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln19_14 = sext i62 %trunc_ln19_13" [Matmul_no_op.cpp:19]   --->   Operation 324 'sext' 'sext_ln19_14' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_16 : Operation 325 [1/1] (0.00ns)   --->   "%dataB_addr_14 = getelementptr i32 %dataB, i64 %sext_ln19_14" [Matmul_no_op.cpp:19]   --->   Operation 325 'getelementptr' 'dataB_addr_14' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_16 : Operation 326 [1/1] (1.08ns)   --->   "%add_ln19_15 = add i64 %add_ln19, i64 960" [Matmul_no_op.cpp:19]   --->   Operation 326 'add' 'add_ln19_15' <Predicate = (!icmp_ln15)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln19_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_15, i32 2, i32 63" [Matmul_no_op.cpp:19]   --->   Operation 327 'partselect' 'trunc_ln19_14' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_16 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln19_15 = sext i62 %trunc_ln19_14" [Matmul_no_op.cpp:19]   --->   Operation 328 'sext' 'sext_ln19_15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_16 : Operation 329 [1/1] (0.00ns)   --->   "%dataB_addr_15 = getelementptr i32 %dataB, i64 %sext_ln19_15" [Matmul_no_op.cpp:19]   --->   Operation 329 'getelementptr' 'dataB_addr_15' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 330 [2/4] (6.43ns)   --->   "%sum_1 = fadd i32 %mul, i32 0" [Matmul_no_op.cpp:19]   --->   Operation 330 'fadd' 'sum_1' <Predicate = (!icmp_ln15)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 331 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln19_3, i32 %bitcast_ln19_18" [Matmul_no_op.cpp:19]   --->   Operation 331 'fmul' 'mul_3' <Predicate = (!icmp_ln15)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 332 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %bitcast_ln19_4, i32 %bitcast_ln19_19" [Matmul_no_op.cpp:19]   --->   Operation 332 'fmul' 'mul_4' <Predicate = (!icmp_ln15)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln19_5 = bitcast i32 %dataA_addr_read_5" [Matmul_no_op.cpp:19]   --->   Operation 333 'bitcast' 'bitcast_ln19_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_17 : Operation 334 [1/1] (0.00ns)   --->   "%bitcast_ln19_20 = bitcast i32 %dataB_addr_5_read" [Matmul_no_op.cpp:19]   --->   Operation 334 'bitcast' 'bitcast_ln19_20' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_17 : [1/1] (0.48ns)   --->   Input mux for Operation 335 '%mul_5 = fmul i32 %bitcast_ln19_5, i32 %bitcast_ln19_20'
ST_17 : Operation 335 [3/3] (6.52ns)   --->   "%mul_5 = fmul i32 %bitcast_ln19_5, i32 %bitcast_ln19_20" [Matmul_no_op.cpp:19]   --->   Operation 335 'fmul' 'mul_5' <Predicate = (!icmp_ln15)> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 336 [1/1] (7.30ns)   --->   "%dataA_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [Matmul_no_op.cpp:19]   --->   Operation 336 'read' 'dataA_addr_read_6' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 337 [1/1] (7.30ns)   --->   "%dataB_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_6" [Matmul_no_op.cpp:19]   --->   Operation 337 'read' 'dataB_addr_6_read' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 338 [1/8] (7.30ns)   --->   "%dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 338 'readreq' 'dataB_load_7_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 339 [2/8] (7.30ns)   --->   "%dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 339 'readreq' 'dataB_load_8_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 340 [3/8] (7.30ns)   --->   "%dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 340 'readreq' 'dataB_load_9_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 341 [4/8] (7.30ns)   --->   "%dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 341 'readreq' 'dataB_load_10_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 342 [5/8] (7.30ns)   --->   "%dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 342 'readreq' 'dataB_load_11_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 343 [6/8] (7.30ns)   --->   "%dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 343 'readreq' 'dataB_load_12_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 344 [7/8] (7.30ns)   --->   "%dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 344 'readreq' 'dataB_load_13_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 345 [8/8] (7.30ns)   --->   "%dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 345 'readreq' 'dataB_load_14_req' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 346 [1/1] (0.78ns)   --->   "%add_ln16 = add i5 %select_ln15, i5 1" [Matmul_no_op.cpp:16]   --->   Operation 346 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 347 [1/1] (0.42ns)   --->   "%store_ln16 = store i9 %add_ln15, i9 %indvar_flatten" [Matmul_no_op.cpp:16]   --->   Operation 347 'store' 'store_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.42>
ST_17 : Operation 348 [1/1] (0.42ns)   --->   "%store_ln16 = store i5 %select_ln15_1, i5 %i" [Matmul_no_op.cpp:16]   --->   Operation 348 'store' 'store_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.42>
ST_17 : Operation 349 [1/1] (0.42ns)   --->   "%store_ln16 = store i5 %add_ln16, i5 %j" [Matmul_no_op.cpp:16]   --->   Operation 349 'store' 'store_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.42>
ST_17 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln16 = br void %VITIS_LOOP_18_3" [Matmul_no_op.cpp:16]   --->   Operation 350 'br' 'br_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 351 [1/4] (6.43ns)   --->   "%sum_1 = fadd i32 %mul, i32 0" [Matmul_no_op.cpp:19]   --->   Operation 351 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 352 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %bitcast_ln19_4, i32 %bitcast_ln19_19" [Matmul_no_op.cpp:19]   --->   Operation 352 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 353 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %bitcast_ln19_5, i32 %bitcast_ln19_20" [Matmul_no_op.cpp:19]   --->   Operation 353 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 354 [1/1] (0.00ns)   --->   "%bitcast_ln19_6 = bitcast i32 %dataA_addr_read_6" [Matmul_no_op.cpp:19]   --->   Operation 354 'bitcast' 'bitcast_ln19_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 355 [1/1] (0.00ns)   --->   "%bitcast_ln19_21 = bitcast i32 %dataB_addr_6_read" [Matmul_no_op.cpp:19]   --->   Operation 355 'bitcast' 'bitcast_ln19_21' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.48ns)   --->   Input mux for Operation 356 '%mul_6 = fmul i32 %bitcast_ln19_6, i32 %bitcast_ln19_21'
ST_18 : Operation 356 [3/3] (6.52ns)   --->   "%mul_6 = fmul i32 %bitcast_ln19_6, i32 %bitcast_ln19_21" [Matmul_no_op.cpp:19]   --->   Operation 356 'fmul' 'mul_6' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 357 [1/1] (7.30ns)   --->   "%dataA_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [Matmul_no_op.cpp:19]   --->   Operation 357 'read' 'dataA_addr_read_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 358 [1/1] (7.30ns)   --->   "%dataB_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_7" [Matmul_no_op.cpp:19]   --->   Operation 358 'read' 'dataB_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 359 [1/8] (7.30ns)   --->   "%dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 359 'readreq' 'dataB_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 360 [2/8] (7.30ns)   --->   "%dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 360 'readreq' 'dataB_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 361 [3/8] (7.30ns)   --->   "%dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 361 'readreq' 'dataB_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 362 [4/8] (7.30ns)   --->   "%dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 362 'readreq' 'dataB_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 363 [5/8] (7.30ns)   --->   "%dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 363 'readreq' 'dataB_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 364 [6/8] (7.30ns)   --->   "%dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 364 'readreq' 'dataB_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 365 [7/8] (7.30ns)   --->   "%dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 365 'readreq' 'dataB_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 366 [8/8] (7.30ns)   --->   "%dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 366 'readreq' 'dataB_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : [1/1] (0.48ns)   --->   Input mux for Operation 367 '%sum_1_1 = fadd i32 %sum_1, i32 %mul_1'
ST_19 : Operation 367 [4/4] (5.94ns)   --->   "%sum_1_1 = fadd i32 %sum_1, i32 %mul_1" [Matmul_no_op.cpp:19]   --->   Operation 367 'fadd' 'sum_1_1' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 368 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %bitcast_ln19_5, i32 %bitcast_ln19_20" [Matmul_no_op.cpp:19]   --->   Operation 368 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 369 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %bitcast_ln19_6, i32 %bitcast_ln19_21" [Matmul_no_op.cpp:19]   --->   Operation 369 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 370 [1/1] (0.00ns)   --->   "%bitcast_ln19_7 = bitcast i32 %dataA_addr_read_7" [Matmul_no_op.cpp:19]   --->   Operation 370 'bitcast' 'bitcast_ln19_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 371 [1/1] (0.00ns)   --->   "%bitcast_ln19_22 = bitcast i32 %dataB_addr_7_read" [Matmul_no_op.cpp:19]   --->   Operation 371 'bitcast' 'bitcast_ln19_22' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.48ns)   --->   Input mux for Operation 372 '%mul_7 = fmul i32 %bitcast_ln19_7, i32 %bitcast_ln19_22'
ST_19 : Operation 372 [3/3] (6.52ns)   --->   "%mul_7 = fmul i32 %bitcast_ln19_7, i32 %bitcast_ln19_22" [Matmul_no_op.cpp:19]   --->   Operation 372 'fmul' 'mul_7' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 373 [1/1] (7.30ns)   --->   "%dataA_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [Matmul_no_op.cpp:19]   --->   Operation 373 'read' 'dataA_addr_read_8' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 374 [1/1] (7.30ns)   --->   "%dataB_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_8" [Matmul_no_op.cpp:19]   --->   Operation 374 'read' 'dataB_addr_8_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 375 [1/8] (7.30ns)   --->   "%dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 375 'readreq' 'dataB_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 376 [2/8] (7.30ns)   --->   "%dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 376 'readreq' 'dataB_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 377 [3/8] (7.30ns)   --->   "%dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 377 'readreq' 'dataB_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 378 [4/8] (7.30ns)   --->   "%dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 378 'readreq' 'dataB_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 379 [5/8] (7.30ns)   --->   "%dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 379 'readreq' 'dataB_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 380 [6/8] (7.30ns)   --->   "%dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 380 'readreq' 'dataB_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 381 [7/8] (7.30ns)   --->   "%dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 381 'readreq' 'dataB_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 382 [3/4] (6.43ns)   --->   "%sum_1_1 = fadd i32 %sum_1, i32 %mul_1" [Matmul_no_op.cpp:19]   --->   Operation 382 'fadd' 'sum_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 383 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %bitcast_ln19_6, i32 %bitcast_ln19_21" [Matmul_no_op.cpp:19]   --->   Operation 383 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 384 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %bitcast_ln19_7, i32 %bitcast_ln19_22" [Matmul_no_op.cpp:19]   --->   Operation 384 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 385 [1/1] (0.00ns)   --->   "%bitcast_ln19_8 = bitcast i32 %dataA_addr_read_8" [Matmul_no_op.cpp:19]   --->   Operation 385 'bitcast' 'bitcast_ln19_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 386 [1/1] (0.00ns)   --->   "%bitcast_ln19_23 = bitcast i32 %dataB_addr_8_read" [Matmul_no_op.cpp:19]   --->   Operation 386 'bitcast' 'bitcast_ln19_23' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.48ns)   --->   Input mux for Operation 387 '%mul_8 = fmul i32 %bitcast_ln19_8, i32 %bitcast_ln19_23'
ST_20 : Operation 387 [3/3] (6.52ns)   --->   "%mul_8 = fmul i32 %bitcast_ln19_8, i32 %bitcast_ln19_23" [Matmul_no_op.cpp:19]   --->   Operation 387 'fmul' 'mul_8' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 388 [1/1] (7.30ns)   --->   "%dataA_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [Matmul_no_op.cpp:19]   --->   Operation 388 'read' 'dataA_addr_read_9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 389 [1/1] (7.30ns)   --->   "%dataB_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_9" [Matmul_no_op.cpp:19]   --->   Operation 389 'read' 'dataB_addr_9_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 390 [1/8] (7.30ns)   --->   "%dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 390 'readreq' 'dataB_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 391 [2/8] (7.30ns)   --->   "%dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 391 'readreq' 'dataB_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 392 [3/8] (7.30ns)   --->   "%dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 392 'readreq' 'dataB_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 393 [4/8] (7.30ns)   --->   "%dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 393 'readreq' 'dataB_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 394 [5/8] (7.30ns)   --->   "%dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 394 'readreq' 'dataB_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 395 [6/8] (7.30ns)   --->   "%dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 395 'readreq' 'dataB_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 396 [2/4] (6.43ns)   --->   "%sum_1_1 = fadd i32 %sum_1, i32 %mul_1" [Matmul_no_op.cpp:19]   --->   Operation 396 'fadd' 'sum_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 397 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %bitcast_ln19_7, i32 %bitcast_ln19_22" [Matmul_no_op.cpp:19]   --->   Operation 397 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 398 [2/3] (7.01ns)   --->   "%mul_8 = fmul i32 %bitcast_ln19_8, i32 %bitcast_ln19_23" [Matmul_no_op.cpp:19]   --->   Operation 398 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 399 [1/1] (0.00ns)   --->   "%bitcast_ln19_9 = bitcast i32 %dataA_addr_read_9" [Matmul_no_op.cpp:19]   --->   Operation 399 'bitcast' 'bitcast_ln19_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 400 [1/1] (0.00ns)   --->   "%bitcast_ln19_24 = bitcast i32 %dataB_addr_9_read" [Matmul_no_op.cpp:19]   --->   Operation 400 'bitcast' 'bitcast_ln19_24' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.48ns)   --->   Input mux for Operation 401 '%mul_9 = fmul i32 %bitcast_ln19_9, i32 %bitcast_ln19_24'
ST_21 : Operation 401 [3/3] (6.52ns)   --->   "%mul_9 = fmul i32 %bitcast_ln19_9, i32 %bitcast_ln19_24" [Matmul_no_op.cpp:19]   --->   Operation 401 'fmul' 'mul_9' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 402 [1/1] (7.30ns)   --->   "%dataA_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [Matmul_no_op.cpp:19]   --->   Operation 402 'read' 'dataA_addr_read_10' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 403 [1/1] (7.30ns)   --->   "%dataB_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_10" [Matmul_no_op.cpp:19]   --->   Operation 403 'read' 'dataB_addr_10_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 404 [1/8] (7.30ns)   --->   "%dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 404 'readreq' 'dataB_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 405 [2/8] (7.30ns)   --->   "%dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 405 'readreq' 'dataB_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 406 [3/8] (7.30ns)   --->   "%dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 406 'readreq' 'dataB_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 407 [4/8] (7.30ns)   --->   "%dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 407 'readreq' 'dataB_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 408 [5/8] (7.30ns)   --->   "%dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 408 'readreq' 'dataB_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 409 [1/4] (6.43ns)   --->   "%sum_1_1 = fadd i32 %sum_1, i32 %mul_1" [Matmul_no_op.cpp:19]   --->   Operation 409 'fadd' 'sum_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 410 [1/3] (7.01ns)   --->   "%mul_8 = fmul i32 %bitcast_ln19_8, i32 %bitcast_ln19_23" [Matmul_no_op.cpp:19]   --->   Operation 410 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 411 [2/3] (7.01ns)   --->   "%mul_9 = fmul i32 %bitcast_ln19_9, i32 %bitcast_ln19_24" [Matmul_no_op.cpp:19]   --->   Operation 411 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 412 [1/1] (0.00ns)   --->   "%bitcast_ln19_10 = bitcast i32 %dataA_addr_read_10" [Matmul_no_op.cpp:19]   --->   Operation 412 'bitcast' 'bitcast_ln19_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 413 [1/1] (0.00ns)   --->   "%bitcast_ln19_25 = bitcast i32 %dataB_addr_10_read" [Matmul_no_op.cpp:19]   --->   Operation 413 'bitcast' 'bitcast_ln19_25' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.48ns)   --->   Input mux for Operation 414 '%mul_s = fmul i32 %bitcast_ln19_10, i32 %bitcast_ln19_25'
ST_22 : Operation 414 [3/3] (6.52ns)   --->   "%mul_s = fmul i32 %bitcast_ln19_10, i32 %bitcast_ln19_25" [Matmul_no_op.cpp:19]   --->   Operation 414 'fmul' 'mul_s' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 415 [1/1] (7.30ns)   --->   "%dataA_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [Matmul_no_op.cpp:19]   --->   Operation 415 'read' 'dataA_addr_read_11' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 416 [1/1] (7.30ns)   --->   "%dataB_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_11" [Matmul_no_op.cpp:19]   --->   Operation 416 'read' 'dataB_addr_11_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 417 [1/8] (7.30ns)   --->   "%dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 417 'readreq' 'dataB_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 418 [2/8] (7.30ns)   --->   "%dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 418 'readreq' 'dataB_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 419 [3/8] (7.30ns)   --->   "%dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 419 'readreq' 'dataB_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 420 [4/8] (7.30ns)   --->   "%dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 420 'readreq' 'dataB_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : [1/1] (0.48ns)   --->   Input mux for Operation 421 '%sum_1_2 = fadd i32 %sum_1_1, i32 %mul_2'
ST_23 : Operation 421 [4/4] (5.94ns)   --->   "%sum_1_2 = fadd i32 %sum_1_1, i32 %mul_2" [Matmul_no_op.cpp:19]   --->   Operation 421 'fadd' 'sum_1_2' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 422 [1/3] (7.01ns)   --->   "%mul_9 = fmul i32 %bitcast_ln19_9, i32 %bitcast_ln19_24" [Matmul_no_op.cpp:19]   --->   Operation 422 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 423 [2/3] (7.01ns)   --->   "%mul_s = fmul i32 %bitcast_ln19_10, i32 %bitcast_ln19_25" [Matmul_no_op.cpp:19]   --->   Operation 423 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 424 [1/1] (0.00ns)   --->   "%bitcast_ln19_11 = bitcast i32 %dataA_addr_read_11" [Matmul_no_op.cpp:19]   --->   Operation 424 'bitcast' 'bitcast_ln19_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 425 [1/1] (0.00ns)   --->   "%bitcast_ln19_26 = bitcast i32 %dataB_addr_11_read" [Matmul_no_op.cpp:19]   --->   Operation 425 'bitcast' 'bitcast_ln19_26' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.48ns)   --->   Input mux for Operation 426 '%mul_10 = fmul i32 %bitcast_ln19_11, i32 %bitcast_ln19_26'
ST_23 : Operation 426 [3/3] (6.52ns)   --->   "%mul_10 = fmul i32 %bitcast_ln19_11, i32 %bitcast_ln19_26" [Matmul_no_op.cpp:19]   --->   Operation 426 'fmul' 'mul_10' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 427 [1/1] (7.30ns)   --->   "%dataA_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [Matmul_no_op.cpp:19]   --->   Operation 427 'read' 'dataA_addr_read_12' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 428 [1/1] (7.30ns)   --->   "%dataB_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_12" [Matmul_no_op.cpp:19]   --->   Operation 428 'read' 'dataB_addr_12_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 429 [1/8] (7.30ns)   --->   "%dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 429 'readreq' 'dataB_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 430 [2/8] (7.30ns)   --->   "%dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 430 'readreq' 'dataB_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 431 [3/8] (7.30ns)   --->   "%dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 431 'readreq' 'dataB_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 432 [3/4] (6.43ns)   --->   "%sum_1_2 = fadd i32 %sum_1_1, i32 %mul_2" [Matmul_no_op.cpp:19]   --->   Operation 432 'fadd' 'sum_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 433 [1/3] (7.01ns)   --->   "%mul_s = fmul i32 %bitcast_ln19_10, i32 %bitcast_ln19_25" [Matmul_no_op.cpp:19]   --->   Operation 433 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 434 [2/3] (7.01ns)   --->   "%mul_10 = fmul i32 %bitcast_ln19_11, i32 %bitcast_ln19_26" [Matmul_no_op.cpp:19]   --->   Operation 434 'fmul' 'mul_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 435 [1/1] (0.00ns)   --->   "%bitcast_ln19_27 = bitcast i32 %dataA_addr_read_12" [Matmul_no_op.cpp:19]   --->   Operation 435 'bitcast' 'bitcast_ln19_27' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 436 [1/1] (0.00ns)   --->   "%bitcast_ln19_28 = bitcast i32 %dataB_addr_12_read" [Matmul_no_op.cpp:19]   --->   Operation 436 'bitcast' 'bitcast_ln19_28' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.48ns)   --->   Input mux for Operation 437 '%mul_11 = fmul i32 %bitcast_ln19_27, i32 %bitcast_ln19_28'
ST_24 : Operation 437 [3/3] (6.52ns)   --->   "%mul_11 = fmul i32 %bitcast_ln19_27, i32 %bitcast_ln19_28" [Matmul_no_op.cpp:19]   --->   Operation 437 'fmul' 'mul_11' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 438 [1/1] (7.30ns)   --->   "%dataA_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [Matmul_no_op.cpp:19]   --->   Operation 438 'read' 'dataA_addr_read_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 439 [1/1] (7.30ns)   --->   "%dataB_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_13" [Matmul_no_op.cpp:19]   --->   Operation 439 'read' 'dataB_addr_13_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 440 [1/8] (7.30ns)   --->   "%dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 440 'readreq' 'dataB_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 441 [2/8] (7.30ns)   --->   "%dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 441 'readreq' 'dataB_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 442 [2/4] (6.43ns)   --->   "%sum_1_2 = fadd i32 %sum_1_1, i32 %mul_2" [Matmul_no_op.cpp:19]   --->   Operation 442 'fadd' 'sum_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 443 [1/3] (7.01ns)   --->   "%mul_10 = fmul i32 %bitcast_ln19_11, i32 %bitcast_ln19_26" [Matmul_no_op.cpp:19]   --->   Operation 443 'fmul' 'mul_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 444 [2/3] (7.01ns)   --->   "%mul_11 = fmul i32 %bitcast_ln19_27, i32 %bitcast_ln19_28" [Matmul_no_op.cpp:19]   --->   Operation 444 'fmul' 'mul_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 445 [1/1] (0.00ns)   --->   "%bitcast_ln19_13 = bitcast i32 %dataA_addr_read_13" [Matmul_no_op.cpp:19]   --->   Operation 445 'bitcast' 'bitcast_ln19_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 446 [1/1] (0.00ns)   --->   "%bitcast_ln19_29 = bitcast i32 %dataB_addr_13_read" [Matmul_no_op.cpp:19]   --->   Operation 446 'bitcast' 'bitcast_ln19_29' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.48ns)   --->   Input mux for Operation 447 '%mul_12 = fmul i32 %bitcast_ln19_13, i32 %bitcast_ln19_29'
ST_25 : Operation 447 [3/3] (6.52ns)   --->   "%mul_12 = fmul i32 %bitcast_ln19_13, i32 %bitcast_ln19_29" [Matmul_no_op.cpp:19]   --->   Operation 447 'fmul' 'mul_12' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 448 [1/1] (7.30ns)   --->   "%dataA_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [Matmul_no_op.cpp:19]   --->   Operation 448 'read' 'dataA_addr_read_14' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 449 [1/1] (7.30ns)   --->   "%dataB_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_14" [Matmul_no_op.cpp:19]   --->   Operation 449 'read' 'dataB_addr_14_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 450 [1/8] (7.30ns)   --->   "%dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i32 1" [Matmul_no_op.cpp:19]   --->   Operation 450 'readreq' 'dataB_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 451 [1/4] (6.43ns)   --->   "%sum_1_2 = fadd i32 %sum_1_1, i32 %mul_2" [Matmul_no_op.cpp:19]   --->   Operation 451 'fadd' 'sum_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 452 [1/3] (7.01ns)   --->   "%mul_11 = fmul i32 %bitcast_ln19_27, i32 %bitcast_ln19_28" [Matmul_no_op.cpp:19]   --->   Operation 452 'fmul' 'mul_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 453 [2/3] (7.01ns)   --->   "%mul_12 = fmul i32 %bitcast_ln19_13, i32 %bitcast_ln19_29" [Matmul_no_op.cpp:19]   --->   Operation 453 'fmul' 'mul_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 454 [1/1] (0.00ns)   --->   "%bitcast_ln19_14 = bitcast i32 %dataA_addr_read_14" [Matmul_no_op.cpp:19]   --->   Operation 454 'bitcast' 'bitcast_ln19_14' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 455 [1/1] (0.00ns)   --->   "%bitcast_ln19_30 = bitcast i32 %dataB_addr_14_read" [Matmul_no_op.cpp:19]   --->   Operation 455 'bitcast' 'bitcast_ln19_30' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (0.48ns)   --->   Input mux for Operation 456 '%mul_13 = fmul i32 %bitcast_ln19_14, i32 %bitcast_ln19_30'
ST_26 : Operation 456 [3/3] (6.52ns)   --->   "%mul_13 = fmul i32 %bitcast_ln19_14, i32 %bitcast_ln19_30" [Matmul_no_op.cpp:19]   --->   Operation 456 'fmul' 'mul_13' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 457 [1/1] (7.30ns)   --->   "%dataA_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [Matmul_no_op.cpp:19]   --->   Operation 457 'read' 'dataA_addr_read_15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 458 [1/1] (7.30ns)   --->   "%dataB_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_15" [Matmul_no_op.cpp:19]   --->   Operation 458 'read' 'dataB_addr_15_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : [1/1] (0.48ns)   --->   Input mux for Operation 459 '%sum_1_3 = fadd i32 %sum_1_2, i32 %mul_3'
ST_27 : Operation 459 [4/4] (5.94ns)   --->   "%sum_1_3 = fadd i32 %sum_1_2, i32 %mul_3" [Matmul_no_op.cpp:19]   --->   Operation 459 'fadd' 'sum_1_3' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 460 [1/3] (7.01ns)   --->   "%mul_12 = fmul i32 %bitcast_ln19_13, i32 %bitcast_ln19_29" [Matmul_no_op.cpp:19]   --->   Operation 460 'fmul' 'mul_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 461 [2/3] (7.01ns)   --->   "%mul_13 = fmul i32 %bitcast_ln19_14, i32 %bitcast_ln19_30" [Matmul_no_op.cpp:19]   --->   Operation 461 'fmul' 'mul_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 462 [1/1] (0.00ns)   --->   "%bitcast_ln19_15 = bitcast i32 %dataA_addr_read_15" [Matmul_no_op.cpp:19]   --->   Operation 462 'bitcast' 'bitcast_ln19_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 463 [1/1] (0.00ns)   --->   "%bitcast_ln19_31 = bitcast i32 %dataB_addr_15_read" [Matmul_no_op.cpp:19]   --->   Operation 463 'bitcast' 'bitcast_ln19_31' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.48ns)   --->   Input mux for Operation 464 '%mul_14 = fmul i32 %bitcast_ln19_15, i32 %bitcast_ln19_31'
ST_27 : Operation 464 [3/3] (6.52ns)   --->   "%mul_14 = fmul i32 %bitcast_ln19_15, i32 %bitcast_ln19_31" [Matmul_no_op.cpp:19]   --->   Operation 464 'fmul' 'mul_14' <Predicate = true> <Delay = 6.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 465 [3/4] (6.43ns)   --->   "%sum_1_3 = fadd i32 %sum_1_2, i32 %mul_3" [Matmul_no_op.cpp:19]   --->   Operation 465 'fadd' 'sum_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 466 [1/3] (7.01ns)   --->   "%mul_13 = fmul i32 %bitcast_ln19_14, i32 %bitcast_ln19_30" [Matmul_no_op.cpp:19]   --->   Operation 466 'fmul' 'mul_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 467 [2/3] (7.01ns)   --->   "%mul_14 = fmul i32 %bitcast_ln19_15, i32 %bitcast_ln19_31" [Matmul_no_op.cpp:19]   --->   Operation 467 'fmul' 'mul_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 468 [2/4] (6.43ns)   --->   "%sum_1_3 = fadd i32 %sum_1_2, i32 %mul_3" [Matmul_no_op.cpp:19]   --->   Operation 468 'fadd' 'sum_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 469 [1/3] (7.01ns)   --->   "%mul_14 = fmul i32 %bitcast_ln19_15, i32 %bitcast_ln19_31" [Matmul_no_op.cpp:19]   --->   Operation 469 'fmul' 'mul_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 470 [1/4] (6.43ns)   --->   "%sum_1_3 = fadd i32 %sum_1_2, i32 %mul_3" [Matmul_no_op.cpp:19]   --->   Operation 470 'fadd' 'sum_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 0.00>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : [1/1] (0.48ns)   --->   Input mux for Operation 471 '%sum_1_4 = fadd i32 %sum_1_3, i32 %mul_4'
ST_32 : Operation 471 [4/4] (5.94ns)   --->   "%sum_1_4 = fadd i32 %sum_1_3, i32 %mul_4" [Matmul_no_op.cpp:19]   --->   Operation 471 'fadd' 'sum_1_4' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 472 [3/4] (6.43ns)   --->   "%sum_1_4 = fadd i32 %sum_1_3, i32 %mul_4" [Matmul_no_op.cpp:19]   --->   Operation 472 'fadd' 'sum_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 473 [2/4] (6.43ns)   --->   "%sum_1_4 = fadd i32 %sum_1_3, i32 %mul_4" [Matmul_no_op.cpp:19]   --->   Operation 473 'fadd' 'sum_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 474 [1/4] (6.43ns)   --->   "%sum_1_4 = fadd i32 %sum_1_3, i32 %mul_4" [Matmul_no_op.cpp:19]   --->   Operation 474 'fadd' 'sum_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : [1/1] (0.48ns)   --->   Input mux for Operation 475 '%sum_1_5 = fadd i32 %sum_1_4, i32 %mul_5'
ST_36 : Operation 475 [4/4] (5.94ns)   --->   "%sum_1_5 = fadd i32 %sum_1_4, i32 %mul_5" [Matmul_no_op.cpp:19]   --->   Operation 475 'fadd' 'sum_1_5' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 476 [3/4] (6.43ns)   --->   "%sum_1_5 = fadd i32 %sum_1_4, i32 %mul_5" [Matmul_no_op.cpp:19]   --->   Operation 476 'fadd' 'sum_1_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 477 [2/4] (6.43ns)   --->   "%sum_1_5 = fadd i32 %sum_1_4, i32 %mul_5" [Matmul_no_op.cpp:19]   --->   Operation 477 'fadd' 'sum_1_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 478 [1/4] (6.43ns)   --->   "%sum_1_5 = fadd i32 %sum_1_4, i32 %mul_5" [Matmul_no_op.cpp:19]   --->   Operation 478 'fadd' 'sum_1_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : [1/1] (0.48ns)   --->   Input mux for Operation 479 '%sum_1_6 = fadd i32 %sum_1_5, i32 %mul_6'
ST_40 : Operation 479 [4/4] (5.94ns)   --->   "%sum_1_6 = fadd i32 %sum_1_5, i32 %mul_6" [Matmul_no_op.cpp:19]   --->   Operation 479 'fadd' 'sum_1_6' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 480 [3/4] (6.43ns)   --->   "%sum_1_6 = fadd i32 %sum_1_5, i32 %mul_6" [Matmul_no_op.cpp:19]   --->   Operation 480 'fadd' 'sum_1_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 481 [2/4] (6.43ns)   --->   "%sum_1_6 = fadd i32 %sum_1_5, i32 %mul_6" [Matmul_no_op.cpp:19]   --->   Operation 481 'fadd' 'sum_1_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 482 [1/4] (6.43ns)   --->   "%sum_1_6 = fadd i32 %sum_1_5, i32 %mul_6" [Matmul_no_op.cpp:19]   --->   Operation 482 'fadd' 'sum_1_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : [1/1] (0.48ns)   --->   Input mux for Operation 483 '%sum_1_7 = fadd i32 %sum_1_6, i32 %mul_7'
ST_44 : Operation 483 [4/4] (5.94ns)   --->   "%sum_1_7 = fadd i32 %sum_1_6, i32 %mul_7" [Matmul_no_op.cpp:19]   --->   Operation 483 'fadd' 'sum_1_7' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 484 [3/4] (6.43ns)   --->   "%sum_1_7 = fadd i32 %sum_1_6, i32 %mul_7" [Matmul_no_op.cpp:19]   --->   Operation 484 'fadd' 'sum_1_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 485 [2/4] (6.43ns)   --->   "%sum_1_7 = fadd i32 %sum_1_6, i32 %mul_7" [Matmul_no_op.cpp:19]   --->   Operation 485 'fadd' 'sum_1_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 486 [1/4] (6.43ns)   --->   "%sum_1_7 = fadd i32 %sum_1_6, i32 %mul_7" [Matmul_no_op.cpp:19]   --->   Operation 486 'fadd' 'sum_1_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 0.00>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : [1/1] (0.48ns)   --->   Input mux for Operation 487 '%sum_1_8 = fadd i32 %sum_1_7, i32 %mul_8'
ST_49 : Operation 487 [4/4] (5.94ns)   --->   "%sum_1_8 = fadd i32 %sum_1_7, i32 %mul_8" [Matmul_no_op.cpp:19]   --->   Operation 487 'fadd' 'sum_1_8' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 488 [3/4] (6.43ns)   --->   "%sum_1_8 = fadd i32 %sum_1_7, i32 %mul_8" [Matmul_no_op.cpp:19]   --->   Operation 488 'fadd' 'sum_1_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 489 [2/4] (6.43ns)   --->   "%sum_1_8 = fadd i32 %sum_1_7, i32 %mul_8" [Matmul_no_op.cpp:19]   --->   Operation 489 'fadd' 'sum_1_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.43>
ST_52 : Operation 490 [1/4] (6.43ns)   --->   "%sum_1_8 = fadd i32 %sum_1_7, i32 %mul_8" [Matmul_no_op.cpp:19]   --->   Operation 490 'fadd' 'sum_1_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.43>
ST_53 : [1/1] (0.48ns)   --->   Input mux for Operation 491 '%sum_1_9 = fadd i32 %sum_1_8, i32 %mul_9'
ST_53 : Operation 491 [4/4] (5.94ns)   --->   "%sum_1_9 = fadd i32 %sum_1_8, i32 %mul_9" [Matmul_no_op.cpp:19]   --->   Operation 491 'fadd' 'sum_1_9' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 492 [3/4] (6.43ns)   --->   "%sum_1_9 = fadd i32 %sum_1_8, i32 %mul_9" [Matmul_no_op.cpp:19]   --->   Operation 492 'fadd' 'sum_1_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.43>
ST_55 : Operation 493 [2/4] (6.43ns)   --->   "%sum_1_9 = fadd i32 %sum_1_8, i32 %mul_9" [Matmul_no_op.cpp:19]   --->   Operation 493 'fadd' 'sum_1_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.43>
ST_56 : Operation 494 [1/4] (6.43ns)   --->   "%sum_1_9 = fadd i32 %sum_1_8, i32 %mul_9" [Matmul_no_op.cpp:19]   --->   Operation 494 'fadd' 'sum_1_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.43>
ST_57 : [1/1] (0.48ns)   --->   Input mux for Operation 495 '%sum_1_s = fadd i32 %sum_1_9, i32 %mul_s'
ST_57 : Operation 495 [4/4] (5.94ns)   --->   "%sum_1_s = fadd i32 %sum_1_9, i32 %mul_s" [Matmul_no_op.cpp:19]   --->   Operation 495 'fadd' 'sum_1_s' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : Operation 496 [3/4] (6.43ns)   --->   "%sum_1_s = fadd i32 %sum_1_9, i32 %mul_s" [Matmul_no_op.cpp:19]   --->   Operation 496 'fadd' 'sum_1_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.43>
ST_59 : Operation 497 [2/4] (6.43ns)   --->   "%sum_1_s = fadd i32 %sum_1_9, i32 %mul_s" [Matmul_no_op.cpp:19]   --->   Operation 497 'fadd' 'sum_1_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.43>
ST_60 : Operation 498 [1/4] (6.43ns)   --->   "%sum_1_s = fadd i32 %sum_1_9, i32 %mul_s" [Matmul_no_op.cpp:19]   --->   Operation 498 'fadd' 'sum_1_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.43>
ST_61 : [1/1] (0.48ns)   --->   Input mux for Operation 499 '%sum_1_10 = fadd i32 %sum_1_s, i32 %mul_10'
ST_61 : Operation 499 [4/4] (5.94ns)   --->   "%sum_1_10 = fadd i32 %sum_1_s, i32 %mul_10" [Matmul_no_op.cpp:19]   --->   Operation 499 'fadd' 'sum_1_10' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 500 [3/4] (6.43ns)   --->   "%sum_1_10 = fadd i32 %sum_1_s, i32 %mul_10" [Matmul_no_op.cpp:19]   --->   Operation 500 'fadd' 'sum_1_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.43>
ST_63 : Operation 501 [2/4] (6.43ns)   --->   "%sum_1_10 = fadd i32 %sum_1_s, i32 %mul_10" [Matmul_no_op.cpp:19]   --->   Operation 501 'fadd' 'sum_1_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.43>
ST_64 : Operation 502 [1/4] (6.43ns)   --->   "%sum_1_10 = fadd i32 %sum_1_s, i32 %mul_10" [Matmul_no_op.cpp:19]   --->   Operation 502 'fadd' 'sum_1_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 0.00>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : [1/1] (0.48ns)   --->   Input mux for Operation 503 '%sum_1_11 = fadd i32 %sum_1_10, i32 %mul_11'
ST_66 : Operation 503 [4/4] (5.94ns)   --->   "%sum_1_11 = fadd i32 %sum_1_10, i32 %mul_11" [Matmul_no_op.cpp:19]   --->   Operation 503 'fadd' 'sum_1_11' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.43>
ST_67 : Operation 504 [3/4] (6.43ns)   --->   "%sum_1_11 = fadd i32 %sum_1_10, i32 %mul_11" [Matmul_no_op.cpp:19]   --->   Operation 504 'fadd' 'sum_1_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.43>
ST_68 : Operation 505 [2/4] (6.43ns)   --->   "%sum_1_11 = fadd i32 %sum_1_10, i32 %mul_11" [Matmul_no_op.cpp:19]   --->   Operation 505 'fadd' 'sum_1_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.43>
ST_69 : Operation 506 [1/4] (6.43ns)   --->   "%sum_1_11 = fadd i32 %sum_1_10, i32 %mul_11" [Matmul_no_op.cpp:19]   --->   Operation 506 'fadd' 'sum_1_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : [1/1] (0.48ns)   --->   Input mux for Operation 507 '%sum_1_12 = fadd i32 %sum_1_11, i32 %mul_12'
ST_70 : Operation 507 [4/4] (5.94ns)   --->   "%sum_1_12 = fadd i32 %sum_1_11, i32 %mul_12" [Matmul_no_op.cpp:19]   --->   Operation 507 'fadd' 'sum_1_12' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.43>
ST_71 : Operation 508 [3/4] (6.43ns)   --->   "%sum_1_12 = fadd i32 %sum_1_11, i32 %mul_12" [Matmul_no_op.cpp:19]   --->   Operation 508 'fadd' 'sum_1_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.43>
ST_72 : Operation 509 [2/4] (6.43ns)   --->   "%sum_1_12 = fadd i32 %sum_1_11, i32 %mul_12" [Matmul_no_op.cpp:19]   --->   Operation 509 'fadd' 'sum_1_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.43>
ST_73 : Operation 510 [1/4] (6.43ns)   --->   "%sum_1_12 = fadd i32 %sum_1_11, i32 %mul_12" [Matmul_no_op.cpp:19]   --->   Operation 510 'fadd' 'sum_1_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : [1/1] (0.48ns)   --->   Input mux for Operation 511 '%sum_1_13 = fadd i32 %sum_1_12, i32 %mul_13'
ST_74 : Operation 511 [4/4] (5.94ns)   --->   "%sum_1_13 = fadd i32 %sum_1_12, i32 %mul_13" [Matmul_no_op.cpp:19]   --->   Operation 511 'fadd' 'sum_1_13' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.43>
ST_75 : Operation 512 [3/4] (6.43ns)   --->   "%sum_1_13 = fadd i32 %sum_1_12, i32 %mul_13" [Matmul_no_op.cpp:19]   --->   Operation 512 'fadd' 'sum_1_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.43>
ST_76 : Operation 513 [2/4] (6.43ns)   --->   "%sum_1_13 = fadd i32 %sum_1_12, i32 %mul_13" [Matmul_no_op.cpp:19]   --->   Operation 513 'fadd' 'sum_1_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.43>
ST_77 : Operation 514 [1/4] (6.43ns)   --->   "%sum_1_13 = fadd i32 %sum_1_12, i32 %mul_13" [Matmul_no_op.cpp:19]   --->   Operation 514 'fadd' 'sum_1_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.43>
ST_78 : [1/1] (0.48ns)   --->   Input mux for Operation 515 '%sum_1_14 = fadd i32 %sum_1_13, i32 %mul_14'
ST_78 : Operation 515 [4/4] (5.94ns)   --->   "%sum_1_14 = fadd i32 %sum_1_13, i32 %mul_14" [Matmul_no_op.cpp:19]   --->   Operation 515 'fadd' 'sum_1_14' <Predicate = true> <Delay = 5.94> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.43>
ST_79 : Operation 516 [3/4] (6.43ns)   --->   "%sum_1_14 = fadd i32 %sum_1_13, i32 %mul_14" [Matmul_no_op.cpp:19]   --->   Operation 516 'fadd' 'sum_1_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.43>
ST_80 : Operation 517 [2/4] (6.43ns)   --->   "%sum_1_14 = fadd i32 %sum_1_13, i32 %mul_14" [Matmul_no_op.cpp:19]   --->   Operation 517 'fadd' 'sum_1_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %AB_read, i32 2, i32 63" [Matmul_no_op.cpp:15]   --->   Operation 518 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i62 %trunc_ln" [Matmul_no_op.cpp:15]   --->   Operation 519 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 520 [1/1] (0.00ns)   --->   "%dataAB_addr = getelementptr i32 %dataAB, i64 %sext_ln15" [Matmul_no_op.cpp:15]   --->   Operation 520 'getelementptr' 'dataAB_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 521 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %dataAB_addr, i32 256" [Matmul_no_op.cpp:15]   --->   Operation 521 'writereq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc22"   --->   Operation 522 'br' 'br_ln0' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_81 : Operation 523 [1/4] (6.43ns)   --->   "%sum_1_14 = fadd i32 %sum_1_13, i32 %mul_14" [Matmul_no_op.cpp:19]   --->   Operation 523 'fadd' 'sum_1_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 524 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_15_1_VITIS_LOOP_16_2_str"   --->   Operation 524 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 525 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 525 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 526 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 526 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 527 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [Matmul_no_op.cpp:16]   --->   Operation 527 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 528 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %sum_1_14" [Matmul_no_op.cpp:21]   --->   Operation 528 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 529 [1/1] (7.30ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %dataAB_addr, i32 %bitcast_ln21, i4 15" [Matmul_no_op.cpp:21]   --->   Operation 529 'write' 'write_ln21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 7.30>
ST_83 : Operation 530 [5/5] (7.30ns)   --->   "%empty_20 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %dataAB_addr" [Matmul_no_op.cpp:24]   --->   Operation 530 'writeresp' 'empty_20' <Predicate = (icmp_ln15_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 7.30>
ST_84 : Operation 531 [4/5] (7.30ns)   --->   "%empty_20 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %dataAB_addr" [Matmul_no_op.cpp:24]   --->   Operation 531 'writeresp' 'empty_20' <Predicate = (icmp_ln15_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 7.30>
ST_85 : Operation 532 [3/5] (7.30ns)   --->   "%empty_20 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %dataAB_addr" [Matmul_no_op.cpp:24]   --->   Operation 532 'writeresp' 'empty_20' <Predicate = (icmp_ln15_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 7.30>
ST_86 : Operation 533 [2/5] (7.30ns)   --->   "%empty_20 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %dataAB_addr" [Matmul_no_op.cpp:24]   --->   Operation 533 'writeresp' 'empty_20' <Predicate = (icmp_ln15_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 7.30>
ST_87 : Operation 534 [1/5] (7.30ns)   --->   "%empty_20 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %dataAB_addr" [Matmul_no_op.cpp:24]   --->   Operation 534 'writeresp' 'empty_20' <Predicate = (icmp_ln15_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln16 = br void %new.latch.for.inc22" [Matmul_no_op.cpp:16]   --->   Operation 535 'br' 'br_ln16' <Predicate = (icmp_ln15_1)> <Delay = 0.00>

State 88 <SV = 2> <Delay = 0.00>
ST_88 : Operation 536 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [Matmul_no_op.cpp:24]   --->   Operation 536 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('AB_read', Matmul_no_op.cpp:6) on port 'AB' (Matmul_no_op.cpp:6) [24]  (1.000 ns)

 <State 2>: 2.288ns
The critical path consists of the following:
	'load' operation ('j_load', Matmul_no_op.cpp:16) on local variable 'j' [47]  (0.000 ns)
	'icmp' operation ('icmp_ln16', Matmul_no_op.cpp:16) [51]  (0.789 ns)
	'select' operation ('select_ln15_1', Matmul_no_op.cpp:15) [54]  (0.414 ns)
	'add' operation ('add_ln15_1', Matmul_no_op.cpp:15) [58]  (1.085 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_19', Matmul_no_op.cpp:18) on port 'dataA' (Matmul_no_op.cpp:18) [64]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_19', Matmul_no_op.cpp:18) on port 'dataA' (Matmul_no_op.cpp:18) [64]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_19', Matmul_no_op.cpp:18) on port 'dataA' (Matmul_no_op.cpp:18) [64]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_19', Matmul_no_op.cpp:18) on port 'dataA' (Matmul_no_op.cpp:18) [64]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_19', Matmul_no_op.cpp:18) on port 'dataA' (Matmul_no_op.cpp:18) [64]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_19', Matmul_no_op.cpp:18) on port 'dataA' (Matmul_no_op.cpp:18) [64]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_19', Matmul_no_op.cpp:18) on port 'dataA' (Matmul_no_op.cpp:18) [64]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_19', Matmul_no_op.cpp:18) on port 'dataA' (Matmul_no_op.cpp:18) [64]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) [68]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_1', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) [79]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_2', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) [90]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_3', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) [101]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_4', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) [112]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_5', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) [123]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_6', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) [134]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_7', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) [145]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_8', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) [156]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_9', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) [167]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_10', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) [178]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_11', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) [189]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_12', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) [200]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_13', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) [211]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_14', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) [222]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_15', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) [233]  (7.300 ns)

 <State 27>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_12', Matmul_no_op.cpp:19) [220]  (7.016 ns)

 <State 28>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_13', Matmul_no_op.cpp:19) [231]  (7.016 ns)

 <State 29>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_14', Matmul_no_op.cpp:19) [242]  (7.016 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Matmul_no_op.cpp:19) [111]  (6.437 ns)

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum_1_4', Matmul_no_op.cpp:19) [122]  (5.948 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_4', Matmul_no_op.cpp:19) [122]  (6.437 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_4', Matmul_no_op.cpp:19) [122]  (6.437 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_4', Matmul_no_op.cpp:19) [122]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum_1_5', Matmul_no_op.cpp:19) [133]  (5.948 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_5', Matmul_no_op.cpp:19) [133]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_5', Matmul_no_op.cpp:19) [133]  (6.437 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_5', Matmul_no_op.cpp:19) [133]  (6.437 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum_1_6', Matmul_no_op.cpp:19) [144]  (5.948 ns)

 <State 41>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_6', Matmul_no_op.cpp:19) [144]  (6.437 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_6', Matmul_no_op.cpp:19) [144]  (6.437 ns)

 <State 43>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_6', Matmul_no_op.cpp:19) [144]  (6.437 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum_1_7', Matmul_no_op.cpp:19) [155]  (5.948 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_7', Matmul_no_op.cpp:19) [155]  (6.437 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_7', Matmul_no_op.cpp:19) [155]  (6.437 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_7', Matmul_no_op.cpp:19) [155]  (6.437 ns)

 <State 48>: 0.000ns
The critical path consists of the following:

 <State 49>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum_1_8', Matmul_no_op.cpp:19) [166]  (5.948 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_8', Matmul_no_op.cpp:19) [166]  (6.437 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_8', Matmul_no_op.cpp:19) [166]  (6.437 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_8', Matmul_no_op.cpp:19) [166]  (6.437 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum_1_9', Matmul_no_op.cpp:19) [177]  (5.948 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_9', Matmul_no_op.cpp:19) [177]  (6.437 ns)

 <State 55>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_9', Matmul_no_op.cpp:19) [177]  (6.437 ns)

 <State 56>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_9', Matmul_no_op.cpp:19) [177]  (6.437 ns)

 <State 57>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum_1_s', Matmul_no_op.cpp:19) [188]  (5.948 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_s', Matmul_no_op.cpp:19) [188]  (6.437 ns)

 <State 59>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_s', Matmul_no_op.cpp:19) [188]  (6.437 ns)

 <State 60>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_s', Matmul_no_op.cpp:19) [188]  (6.437 ns)

 <State 61>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum_1_10', Matmul_no_op.cpp:19) [199]  (5.948 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_10', Matmul_no_op.cpp:19) [199]  (6.437 ns)

 <State 63>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_10', Matmul_no_op.cpp:19) [199]  (6.437 ns)

 <State 64>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_10', Matmul_no_op.cpp:19) [199]  (6.437 ns)

 <State 65>: 0.000ns
The critical path consists of the following:

 <State 66>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum_1_11', Matmul_no_op.cpp:19) [210]  (5.948 ns)

 <State 67>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_11', Matmul_no_op.cpp:19) [210]  (6.437 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_11', Matmul_no_op.cpp:19) [210]  (6.437 ns)

 <State 69>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_11', Matmul_no_op.cpp:19) [210]  (6.437 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum_1_12', Matmul_no_op.cpp:19) [221]  (5.948 ns)

 <State 71>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_12', Matmul_no_op.cpp:19) [221]  (6.437 ns)

 <State 72>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_12', Matmul_no_op.cpp:19) [221]  (6.437 ns)

 <State 73>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_12', Matmul_no_op.cpp:19) [221]  (6.437 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum_1_13', Matmul_no_op.cpp:19) [232]  (5.948 ns)

 <State 75>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_13', Matmul_no_op.cpp:19) [232]  (6.437 ns)

 <State 76>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_13', Matmul_no_op.cpp:19) [232]  (6.437 ns)

 <State 77>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_13', Matmul_no_op.cpp:19) [232]  (6.437 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.489 ns)
'fadd' operation ('sum_1_14', Matmul_no_op.cpp:19) [243]  (5.948 ns)

 <State 79>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_14', Matmul_no_op.cpp:19) [243]  (6.437 ns)

 <State 80>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum_1_14', Matmul_no_op.cpp:19) [243]  (6.437 ns)

 <State 81>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('dataAB_addr', Matmul_no_op.cpp:15) [41]  (0.000 ns)
	bus request operation ('empty', Matmul_no_op.cpp:15) on port 'dataAB' (Matmul_no_op.cpp:15) [44]  (7.300 ns)

 <State 82>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln21', Matmul_no_op.cpp:21) on port 'dataAB' (Matmul_no_op.cpp:21) [245]  (7.300 ns)

 <State 83>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_20', Matmul_no_op.cpp:24) on port 'dataAB' (Matmul_no_op.cpp:24) [250]  (7.300 ns)

 <State 84>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_20', Matmul_no_op.cpp:24) on port 'dataAB' (Matmul_no_op.cpp:24) [250]  (7.300 ns)

 <State 85>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_20', Matmul_no_op.cpp:24) on port 'dataAB' (Matmul_no_op.cpp:24) [250]  (7.300 ns)

 <State 86>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_20', Matmul_no_op.cpp:24) on port 'dataAB' (Matmul_no_op.cpp:24) [250]  (7.300 ns)

 <State 87>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_20', Matmul_no_op.cpp:24) on port 'dataAB' (Matmul_no_op.cpp:24) [250]  (7.300 ns)

 <State 88>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
