{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1612342819909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612342819909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 03 12:00:19 2021 " "Processing started: Wed Feb 03 12:00:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612342819909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1612342819909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw4 -c hw4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw4 -c hw4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1612342819909 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1612342820426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_testbench " "Found entity 1: full_adder_testbench" {  } { { "full_adder_testbench.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/full_adder_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32_bit " "Found entity 1: adder_32_bit" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "adder_tb.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32_bit " "Found entity 1: xor_32_bit" {  } { { "xor_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/xor_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_tb " "Found entity 1: xor_tb" {  } { { "xor_tb.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/xor_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32_bit " "Found entity 1: and_32_bit" {  } { { "and_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/and_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/and_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32_bit " "Found entity 1: or_32_bit" {  } { { "or_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/or_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/or_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_16_to_32.v 1 1 " "Found 1 design units, including 1 entities, in source file extend_16_to_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend_16_to_32 " "Found entity 1: extend_16_to_32" {  } { { "extend_16_to_32.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/extend_16_to_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file extend_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend_tb " "Found entity 1: extend_tb" {  } { { "extend_tb.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/extend_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_block.v 1 1 " "Found 1 design units, including 1 entities, in source file register_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_block " "Found entity 1: register_block" {  } { { "register_block.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/register_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_1.v 0 0 " "Found 0 design units, including 0 entities, in source file comparator_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_bit_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_bit_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_bit_2_1 " "Found entity 1: mux_32_bit_2_1" {  } { { "mux_32_bit_2_1.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/mux_32_bit_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1_bit_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1_bit_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1_bit_2_1 " "Found entity 1: mux_1_bit_2_1" {  } { { "mux_1_bit_2_1.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/mux_1_bit_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_tb " "Found entity 1: mux_32_tb" {  } { { "mux_32_tb.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/mux_32_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32_bit " "Found entity 1: alu_32_bit" {  } { { "alu_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/alu_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_1_bit " "Found entity 1: comparator_1_bit" {  } { { "comparator_1_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/comparator_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32_tb " "Found entity 1: alu_32_tb" {  } { { "alu_32_tb.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/alu_32_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_block.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_block " "Found entity 1: program_counter_block" {  } { { "program_counter_block.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/program_counter_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_tb " "Found entity 1: pc_tb" {  } { { "pc_tb.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/pc_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_block.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_block " "Found entity 1: data_memory_block" {  } { { "data_memory_block.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/data_memory_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_32_bit " "Found entity 1: sub_32_bit" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control_unit " "Found entity 1: alu_control_unit" {  } { { "alu_control_unit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/alu_control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3_bit_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3_bit_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3_bit_2_1 " "Found entity 1: mux_3_bit_2_1" {  } { { "mux_3_bit_2_1.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/mux_3_bit_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_cu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_cu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_cu_tb " "Found entity 1: alu_cu_tb" {  } { { "alu_cu_tb.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/alu_cu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu_tb " "Found entity 1: cu_tb" {  } { { "cu_tb.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/cu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips32.v 1 1 " "Found 1 design units, including 1 entities, in source file mips32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips32 " "Found entity 1: mips32" {  } { { "mips32.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/mips32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5_bit_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_5_bit_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5_bit_2_1 " "Found entity 1: mux_5_bit_2_1" {  } { { "mux_5_bit_2_1.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/mux_5_bit_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mips32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips32_tb " "Found entity 1: mips32_tb" {  } { { "mips32_tb.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/mips32_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_tb " "Found entity 1: sub_tb" {  } { { "sub_tb.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612342820679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612342820679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1 adder_32_bit.v(7) " "Verilog HDL Implicit Net warning at adder_32_bit.v(7): created implicit net for \"cout1\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout2 adder_32_bit.v(8) " "Verilog HDL Implicit Net warning at adder_32_bit.v(8): created implicit net for \"cout2\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820680 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout3 adder_32_bit.v(9) " "Verilog HDL Implicit Net warning at adder_32_bit.v(9): created implicit net for \"cout3\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820680 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout4 adder_32_bit.v(10) " "Verilog HDL Implicit Net warning at adder_32_bit.v(10): created implicit net for \"cout4\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820680 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout5 adder_32_bit.v(11) " "Verilog HDL Implicit Net warning at adder_32_bit.v(11): created implicit net for \"cout5\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820680 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout6 adder_32_bit.v(12) " "Verilog HDL Implicit Net warning at adder_32_bit.v(12): created implicit net for \"cout6\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820680 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout7 adder_32_bit.v(13) " "Verilog HDL Implicit Net warning at adder_32_bit.v(13): created implicit net for \"cout7\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820680 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout8 adder_32_bit.v(14) " "Verilog HDL Implicit Net warning at adder_32_bit.v(14): created implicit net for \"cout8\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820680 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout9 adder_32_bit.v(15) " "Verilog HDL Implicit Net warning at adder_32_bit.v(15): created implicit net for \"cout9\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820680 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout10 adder_32_bit.v(16) " "Verilog HDL Implicit Net warning at adder_32_bit.v(16): created implicit net for \"cout10\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820681 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout11 adder_32_bit.v(17) " "Verilog HDL Implicit Net warning at adder_32_bit.v(17): created implicit net for \"cout11\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820681 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout12 adder_32_bit.v(18) " "Verilog HDL Implicit Net warning at adder_32_bit.v(18): created implicit net for \"cout12\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820681 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout13 adder_32_bit.v(19) " "Verilog HDL Implicit Net warning at adder_32_bit.v(19): created implicit net for \"cout13\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820681 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout14 adder_32_bit.v(20) " "Verilog HDL Implicit Net warning at adder_32_bit.v(20): created implicit net for \"cout14\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820681 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout15 adder_32_bit.v(21) " "Verilog HDL Implicit Net warning at adder_32_bit.v(21): created implicit net for \"cout15\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820681 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout16 adder_32_bit.v(22) " "Verilog HDL Implicit Net warning at adder_32_bit.v(22): created implicit net for \"cout16\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820681 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout17 adder_32_bit.v(23) " "Verilog HDL Implicit Net warning at adder_32_bit.v(23): created implicit net for \"cout17\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820681 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout18 adder_32_bit.v(24) " "Verilog HDL Implicit Net warning at adder_32_bit.v(24): created implicit net for \"cout18\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820681 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout19 adder_32_bit.v(25) " "Verilog HDL Implicit Net warning at adder_32_bit.v(25): created implicit net for \"cout19\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820682 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout20 adder_32_bit.v(26) " "Verilog HDL Implicit Net warning at adder_32_bit.v(26): created implicit net for \"cout20\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820682 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout21 adder_32_bit.v(27) " "Verilog HDL Implicit Net warning at adder_32_bit.v(27): created implicit net for \"cout21\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820682 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout22 adder_32_bit.v(28) " "Verilog HDL Implicit Net warning at adder_32_bit.v(28): created implicit net for \"cout22\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820682 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout23 adder_32_bit.v(29) " "Verilog HDL Implicit Net warning at adder_32_bit.v(29): created implicit net for \"cout23\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820682 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout24 adder_32_bit.v(30) " "Verilog HDL Implicit Net warning at adder_32_bit.v(30): created implicit net for \"cout24\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820682 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout25 adder_32_bit.v(31) " "Verilog HDL Implicit Net warning at adder_32_bit.v(31): created implicit net for \"cout25\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820683 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout26 adder_32_bit.v(32) " "Verilog HDL Implicit Net warning at adder_32_bit.v(32): created implicit net for \"cout26\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout27 adder_32_bit.v(33) " "Verilog HDL Implicit Net warning at adder_32_bit.v(33): created implicit net for \"cout27\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout28 adder_32_bit.v(34) " "Verilog HDL Implicit Net warning at adder_32_bit.v(34): created implicit net for \"cout28\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout29 adder_32_bit.v(35) " "Verilog HDL Implicit Net warning at adder_32_bit.v(35): created implicit net for \"cout29\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout30 adder_32_bit.v(36) " "Verilog HDL Implicit Net warning at adder_32_bit.v(36): created implicit net for \"cout30\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout31 adder_32_bit.v(37) " "Verilog HDL Implicit Net warning at adder_32_bit.v(37): created implicit net for \"cout31\"" {  } { { "adder_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero_bit alu_32_tb.v(5) " "Verilog HDL Implicit Net warning at alu_32_tb.v(5): created implicit net for \"zero_bit\"" {  } { { "alu_32_tb.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/alu_32_tb.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1 sub_32_bit.v(43) " "Verilog HDL Implicit Net warning at sub_32_bit.v(43): created implicit net for \"cout1\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout2 sub_32_bit.v(44) " "Verilog HDL Implicit Net warning at sub_32_bit.v(44): created implicit net for \"cout2\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820685 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout3 sub_32_bit.v(45) " "Verilog HDL Implicit Net warning at sub_32_bit.v(45): created implicit net for \"cout3\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820685 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout4 sub_32_bit.v(46) " "Verilog HDL Implicit Net warning at sub_32_bit.v(46): created implicit net for \"cout4\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820685 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout5 sub_32_bit.v(47) " "Verilog HDL Implicit Net warning at sub_32_bit.v(47): created implicit net for \"cout5\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820685 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout6 sub_32_bit.v(48) " "Verilog HDL Implicit Net warning at sub_32_bit.v(48): created implicit net for \"cout6\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820685 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout7 sub_32_bit.v(49) " "Verilog HDL Implicit Net warning at sub_32_bit.v(49): created implicit net for \"cout7\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820686 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout8 sub_32_bit.v(50) " "Verilog HDL Implicit Net warning at sub_32_bit.v(50): created implicit net for \"cout8\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820686 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout9 sub_32_bit.v(51) " "Verilog HDL Implicit Net warning at sub_32_bit.v(51): created implicit net for \"cout9\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820686 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout10 sub_32_bit.v(52) " "Verilog HDL Implicit Net warning at sub_32_bit.v(52): created implicit net for \"cout10\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820686 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout11 sub_32_bit.v(53) " "Verilog HDL Implicit Net warning at sub_32_bit.v(53): created implicit net for \"cout11\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820686 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout12 sub_32_bit.v(54) " "Verilog HDL Implicit Net warning at sub_32_bit.v(54): created implicit net for \"cout12\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820686 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout13 sub_32_bit.v(55) " "Verilog HDL Implicit Net warning at sub_32_bit.v(55): created implicit net for \"cout13\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820687 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout14 sub_32_bit.v(56) " "Verilog HDL Implicit Net warning at sub_32_bit.v(56): created implicit net for \"cout14\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820687 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout15 sub_32_bit.v(57) " "Verilog HDL Implicit Net warning at sub_32_bit.v(57): created implicit net for \"cout15\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820687 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout16 sub_32_bit.v(58) " "Verilog HDL Implicit Net warning at sub_32_bit.v(58): created implicit net for \"cout16\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820687 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout17 sub_32_bit.v(59) " "Verilog HDL Implicit Net warning at sub_32_bit.v(59): created implicit net for \"cout17\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820687 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout18 sub_32_bit.v(60) " "Verilog HDL Implicit Net warning at sub_32_bit.v(60): created implicit net for \"cout18\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820687 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout19 sub_32_bit.v(61) " "Verilog HDL Implicit Net warning at sub_32_bit.v(61): created implicit net for \"cout19\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820687 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout20 sub_32_bit.v(62) " "Verilog HDL Implicit Net warning at sub_32_bit.v(62): created implicit net for \"cout20\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820687 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout21 sub_32_bit.v(63) " "Verilog HDL Implicit Net warning at sub_32_bit.v(63): created implicit net for \"cout21\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820687 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout22 sub_32_bit.v(64) " "Verilog HDL Implicit Net warning at sub_32_bit.v(64): created implicit net for \"cout22\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout23 sub_32_bit.v(65) " "Verilog HDL Implicit Net warning at sub_32_bit.v(65): created implicit net for \"cout23\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout24 sub_32_bit.v(66) " "Verilog HDL Implicit Net warning at sub_32_bit.v(66): created implicit net for \"cout24\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout25 sub_32_bit.v(67) " "Verilog HDL Implicit Net warning at sub_32_bit.v(67): created implicit net for \"cout25\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout26 sub_32_bit.v(68) " "Verilog HDL Implicit Net warning at sub_32_bit.v(68): created implicit net for \"cout26\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout27 sub_32_bit.v(69) " "Verilog HDL Implicit Net warning at sub_32_bit.v(69): created implicit net for \"cout27\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout28 sub_32_bit.v(70) " "Verilog HDL Implicit Net warning at sub_32_bit.v(70): created implicit net for \"cout28\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout29 sub_32_bit.v(71) " "Verilog HDL Implicit Net warning at sub_32_bit.v(71): created implicit net for \"cout29\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820689 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout30 sub_32_bit.v(72) " "Verilog HDL Implicit Net warning at sub_32_bit.v(72): created implicit net for \"cout30\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820689 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout31 sub_32_bit.v(73) " "Verilog HDL Implicit Net warning at sub_32_bit.v(73): created implicit net for \"cout31\"" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342820689 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips32 " "Elaborating entity \"mips32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1612342820755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter_block program_counter_block:pc " "Elaborating entity \"program_counter_block\" for hierarchy \"program_counter_block:pc\"" {  } { { "mips32.v" "pc" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/mips32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612342820760 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "all_instruction program_counter_block.v(6) " "Verilog HDL warning at program_counter_block.v(6): object all_instruction used but never assigned" {  } { { "program_counter_block.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/program_counter_block.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1612342820761 "|mips32|program_counter_block:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cu\"" {  } { { "mips32.v" "cu" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/mips32.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612342820763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend_16_to_32 extend_16_to_32:ext " "Elaborating entity \"extend_16_to_32\" for hierarchy \"extend_16_to_32:ext\"" {  } { { "mips32.v" "ext" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/mips32.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612342820766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5_bit_2_1 mux_5_bit_2_1:mux_5 " "Elaborating entity \"mux_5_bit_2_1\" for hierarchy \"mux_5_bit_2_1:mux_5\"" {  } { { "mips32.v" "mux_5" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/mips32.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612342820768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1_bit_2_1 mux_5_bit_2_1:mux_5\|mux_1_bit_2_1:m1 " "Elaborating entity \"mux_1_bit_2_1\" for hierarchy \"mux_5_bit_2_1:mux_5\|mux_1_bit_2_1:m1\"" {  } { { "mux_5_bit_2_1.v" "m1" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/mux_5_bit_2_1.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612342820771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_block register_block:register " "Elaborating entity \"register_block\" for hierarchy \"register_block:register\"" {  } { { "mips32.v" "register" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/mips32.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612342820778 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "register_block.v(18) " "Verilog HDL warning at register_block.v(18): ignoring unsupported system task" {  } { { "register_block.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/register_block.v" 18 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1612342820805 "|mips32|register_block:register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_bit_2_1 mux_32_bit_2_1:mux_32_1 " "Elaborating entity \"mux_32_bit_2_1\" for hierarchy \"mux_32_bit_2_1:mux_32_1\"" {  } { { "mips32.v" "mux_32_1" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/mips32.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612342820808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control_unit alu_control_unit:alu_cu " "Elaborating entity \"alu_control_unit\" for hierarchy \"alu_control_unit:alu_cu\"" {  } { { "mips32.v" "alu_cu" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/mips32.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612342820845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_32_bit alu_32_bit:alu_32 " "Elaborating entity \"alu_32_bit\" for hierarchy \"alu_32_bit:alu_32\"" {  } { { "mips32.v" "alu_32" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/mips32.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612342820848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32_bit alu_32_bit:alu_32\|and_32_bit:and1 " "Elaborating entity \"and_32_bit\" for hierarchy \"alu_32_bit:alu_32\|and_32_bit:and1\"" {  } { { "alu_32_bit.v" "and1" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/alu_32_bit.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612342820856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32_bit alu_32_bit:alu_32\|or_32_bit:or1 " "Elaborating entity \"or_32_bit\" for hierarchy \"alu_32_bit:alu_32\|or_32_bit:or1\"" {  } { { "alu_32_bit.v" "or1" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/alu_32_bit.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612342820859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32_bit alu_32_bit:alu_32\|adder_32_bit:add1 " "Elaborating entity \"adder_32_bit\" for hierarchy \"alu_32_bit:alu_32\|adder_32_bit:add1\"" {  } { { "alu_32_bit.v" "add1" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/alu_32_bit.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612342820861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu_32_bit:alu_32\|adder_32_bit:add1\|full_adder:f1 " "Elaborating entity \"full_adder\" for hierarchy \"alu_32_bit:alu_32\|adder_32_bit:add1\|full_adder:f1\"" {  } { { "adder_32_bit.v" "f1" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/adder_32_bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612342820865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32_bit alu_32_bit:alu_32\|xor_32_bit:xor1 " "Elaborating entity \"xor_32_bit\" for hierarchy \"alu_32_bit:alu_32\|xor_32_bit:xor1\"" {  } { { "alu_32_bit.v" "xor1" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/alu_32_bit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612342820909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_32_bit alu_32_bit:alu_32\|sub_32_bit:sub1 " "Elaborating entity \"sub_32_bit\" for hierarchy \"alu_32_bit:alu_32\|sub_32_bit:sub1\"" {  } { { "alu_32_bit.v" "sub1" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/alu_32_bit.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612342820913 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(8) " "Verilog HDL warning at sub_32_bit.v(8): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 8 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820915 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(9) " "Verilog HDL warning at sub_32_bit.v(9): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 9 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820915 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(10) " "Verilog HDL warning at sub_32_bit.v(10): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 10 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820915 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(11) " "Verilog HDL warning at sub_32_bit.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820915 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(12) " "Verilog HDL warning at sub_32_bit.v(12): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 12 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820915 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(13) " "Verilog HDL warning at sub_32_bit.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820915 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(14) " "Verilog HDL warning at sub_32_bit.v(14): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 14 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820916 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(15) " "Verilog HDL warning at sub_32_bit.v(15): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 15 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820916 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(16) " "Verilog HDL warning at sub_32_bit.v(16): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 16 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820916 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(17) " "Verilog HDL warning at sub_32_bit.v(17): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820916 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(18) " "Verilog HDL warning at sub_32_bit.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820916 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(19) " "Verilog HDL warning at sub_32_bit.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820916 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(20) " "Verilog HDL warning at sub_32_bit.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820916 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(21) " "Verilog HDL warning at sub_32_bit.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820916 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(22) " "Verilog HDL warning at sub_32_bit.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820916 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(23) " "Verilog HDL warning at sub_32_bit.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820916 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(24) " "Verilog HDL warning at sub_32_bit.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820916 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(25) " "Verilog HDL warning at sub_32_bit.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820916 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(26) " "Verilog HDL warning at sub_32_bit.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820917 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(27) " "Verilog HDL warning at sub_32_bit.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820917 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(28) " "Verilog HDL warning at sub_32_bit.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820917 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(29) " "Verilog HDL warning at sub_32_bit.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820917 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(30) " "Verilog HDL warning at sub_32_bit.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820917 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(31) " "Verilog HDL warning at sub_32_bit.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820917 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(32) " "Verilog HDL warning at sub_32_bit.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820917 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(33) " "Verilog HDL warning at sub_32_bit.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820917 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(34) " "Verilog HDL warning at sub_32_bit.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820917 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(35) " "Verilog HDL warning at sub_32_bit.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820918 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(36) " "Verilog HDL warning at sub_32_bit.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820918 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(37) " "Verilog HDL warning at sub_32_bit.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820918 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(38) " "Verilog HDL warning at sub_32_bit.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820919 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sub_32_bit.v(39) " "Verilog HDL warning at sub_32_bit.v(39): actual bit length 32 differs from formal bit length 1" {  } { { "sub_32_bit.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/sub_32_bit.v" 39 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1612342820919 "|mips32|alu_32_bit:alu_32|sub_32_bit:sub1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory_block data_memory_block:data " "Elaborating entity \"data_memory_block\" for hierarchy \"data_memory_block:data\"" {  } { { "mips32.v" "data" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/mips32.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612342821169 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "data_memory_block.v(15) " "Verilog HDL warning at data_memory_block.v(15): ignoring unsupported system task" {  } { { "data_memory_block.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/data_memory_block.v" 15 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1612342821171 "|mips32|data_memory_block:data"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1612342822712 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342822712 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "mips32.v" "" { Text "D:/Dersler/CSE331-Computer_Organization/HW4/HW4/mips32.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612342822789 "|mips32|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1612342822789 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1612342822790 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1612342822790 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1612342822790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612342822876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 03 12:00:22 2021 " "Processing ended: Wed Feb 03 12:00:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612342822876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612342822876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612342822876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612342822876 ""}
