var g_data = {"12":{"st":"inst","pa":0,"n":"/top_dut/in0","l":"SystemVerilog","sn":158,"du":{"n":"work.yapp_if","s":2,"b":1},"bc":[{"n":"top_dut","s":11,"b":1},{"n":"in0","s":12,"z":1}],"loc":{"cp":100.00,"data":{"t":[24,24,1]}}},"13":{"st":"inst","pa":0,"n":"/top_dut/hbus_if0","l":"SystemVerilog","sn":158,"du":{"n":"work.hbus_if","s":6,"b":1},"bc":[{"n":"top_dut","s":11,"b":1},{"n":"hbus_if0","s":13,"z":1}],"loc":{"cp":66.20,"data":{"s":[2,2,1],"b":[8,0,1],"fe":[2,1,1],"t":[58,47,1],"a":[4,4,1]}}},"14":{"st":"inst","pa":0,"n":"/top_dut/channel_if0","l":"SystemVerilog","sn":158,"du":{"n":"work.channel_if","s":1,"b":1},"bc":[{"n":"top_dut","s":11,"b":1},{"n":"channel_if0","s":14,"z":1}],"loc":{"cp":100.00,"data":{"t":[24,24,1]}}},"15":{"st":"inst","pa":0,"n":"/top_dut/channel_if1","l":"SystemVerilog","sn":158,"du":{"n":"work.channel_if","s":1,"b":1},"bc":[{"n":"top_dut","s":11,"b":1},{"n":"channel_if1","s":15,"z":1}],"loc":{"cp":100.00,"data":{"t":[24,24,1]}}},"16":{"st":"inst","pa":0,"n":"/top_dut/channel_if2","l":"SystemVerilog","sn":158,"du":{"n":"work.channel_if","s":1,"b":1},"bc":[{"n":"top_dut","s":11,"b":1},{"n":"channel_if2","s":16,"z":1}],"loc":{"cp":100.00,"data":{"t":[24,24,1]}}},"17":{"st":"inst","pa":0,"n":"/top_dut/dut","l":"Verilog","sn":158,"du":{"n":"work.yapp_router","s":10,"b":1},"bc":[{"n":"top_dut","s":11,"b":1},{"n":"dut","s":17,"z":1}],"loc":{"cp":92.62,"data":{"t":[122,113,1]}}},"11":{"st":"inst","pa":0,"n":"/top_dut","l":"Verilog","sn":158,"du":{"n":"work.top_dut","s":9,"b":1},"bc":[{"n":"top_dut","s":11,"z":1}],"children":[{"n":"dut","id":17,"zf":1,"tc":92.62,"t":92.62},{"n":"channel_if2","id":16,"zf":1,"tc":100.00,"t":100.00},{"n":"channel_if1","id":15,"zf":1,"tc":100.00,"t":100.00},{"n":"channel_if0","id":14,"zf":1,"tc":100.00,"t":100.00},{"n":"hbus_if0","id":13,"zf":1,"tc":66.20,"s":100.00,"b":0.00,"fe":50.00,"t":81.03,"a":100.00},{"n":"in0","id":12,"zf":1,"tc":100.00,"t":100.00}],"rec":{"cp":64.41,"data":{"s":[489,344],"b":[344,124],"fc":[19,7],"fe":[2,1],"t":[266,248],"a":[4,4]}},"loc":{"cp":60.99,"data":{"s":[487,342,1],"b":[336,124,1],"fc":[19,7,1],"t":[6,6,1]}}},"19":{"st":"inst","pa":0,"n":"/yapp_pkg","l":"SystemVerilog","sn":117,"du":{"n":"work.yapp_pkg","s":4,"b":1},"bc":[{"n":"yapp_pkg","s":19,"z":1}],"loc":{"cp":41.46,"data":{"s":[493,188,1],"b":[447,100,1],"fc":[70,9,1],"gb":[51,39,1],"cvpc":[4,1],"g":[1,92.50,1]}}},"25":{"st":"inst","pa":0,"n":"/channel_pkg","l":"SystemVerilog","sn":126,"du":{"n":"work.channel_pkg","s":5,"b":1},"bc":[{"n":"channel_pkg","s":25,"z":1}],"loc":{"cp":32.81,"data":{"s":[506,158,1],"b":[502,81,1],"fc":[72,1,1],"gb":[11,9,1],"cvpc":[3,1],"g":[2,82.50,1]}}},"46":{"st":"inst","pa":0,"n":"/hbus_pkg","l":"SystemVerilog","sn":140,"du":{"n":"work.hbus_pkg","s":7,"b":1},"bc":[{"n":"hbus_pkg","s":46,"z":1}],"loc":{"cp":27.06,"data":{"s":[771,179,1],"b":[861,103,1],"fc":[114,1,1],"gb":[11,7,1],"cvpc":[3,1],"g":[1,72.22,1]}}},"1":{"st":"du","pa":0,"n":"work.channel_if","l":"SystemVerilog","sn":1,"loc":{"cp":100.00,"data":{"t":[24,24,1]}}},"5":{"st":"du","pa":0,"n":"work.channel_pkg","l":"SystemVerilog","sn":126,"one_inst":25,"loc":{"cp":32.81,"data":{"s":[506,158,1],"b":[502,81,1],"fc":[72,1,1],"gb":[11,9,1],"cvpc":[3,1],"g":[2,82.50,1]}}},"6":{"st":"du","pa":0,"n":"work.hbus_if","l":"SystemVerilog","sn":139,"loc":{"cp":66.20,"data":{"s":[2,2,1],"b":[8,0,1],"fe":[2,1,1],"t":[58,47,1],"a":[4,4,1]}}},"7":{"st":"du","pa":0,"n":"work.hbus_pkg","l":"SystemVerilog","sn":140,"one_inst":46,"loc":{"cp":27.06,"data":{"s":[771,179,1],"b":[861,103,1],"fc":[114,1,1],"gb":[11,7,1],"cvpc":[3,1],"g":[1,72.22,1]}}},"9":{"st":"du","pa":0,"n":"work.top_dut","l":"Verilog","sn":158,"one_inst":11,"loc":{"cp":60.99,"data":{"s":[487,342,1],"b":[336,124,1],"fc":[19,7,1],"t":[6,6,1]}}},"2":{"st":"du","pa":0,"n":"work.yapp_if","l":"SystemVerilog","sn":2,"loc":{"cp":100.00,"data":{"t":[24,24,1]}}},"4":{"st":"du","pa":0,"n":"work.yapp_pkg","l":"SystemVerilog","sn":117,"one_inst":19,"loc":{"cp":41.46,"data":{"s":[493,188,1],"b":[447,100,1],"fc":[70,9,1],"gb":[51,39,1],"cvpc":[4,1],"g":[1,92.50,1]}}},"10":{"st":"du","pa":0,"n":"work.yapp_router","l":"Verilog","sn":166,"one_inst":17,"loc":{"cp":92.62,"data":{"t":[122,113,1]}}}};
processSummaryData(g_data);