;redcode
;assert 1
	SPL 0, <0
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP 20, 11
	ADD #0, -0
	ADD #0, -0
	SPL 812, <15
	SUB 30, 9
	SUB 702, -1
	SUB 702, -1
	SLT 102, @0
	SUB @60, 39
	MOV -1, <-20
	SPL 0, <0
	SPL 0, @60
	SUB 0, 0
	SPL 0, <0
	SLT <300, 90
	MOV -1, <-20
	SUB 30, 9
	SUB @121, 146
	SUB 30, 9
	SUB #0, 0
	SPL 0, <0
	SUB @121, 146
	DJN @10, @7
	MOV 812, 15
	SUB @121, 146
	MOV 812, 15
	SUB @121, 146
	SUB @121, 146
	SUB @121, 146
	SUB @121, 146
	SPL 0, <332
	ADD -207, <-120
	SUB @121, 146
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB #-3, <-0
	SPL 0, <0
	SPL 90, <0
	SPL 0, <0
	SUB @-127, 100
	SUB 30, 9
	SUB @-127, 100
	CMP -207, <-120
	SUB #0, 0
	MOV -1, <-20
