// Seed: 722886779
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign module_1.id_2 = 0;
  wire  id_3;
  logic id_4;
  tri1  id_5;
  ;
  parameter id_6 = 1;
  assign id_5 = -1;
  id_7 :
  assert property (@(negedge -1) -1)
  else begin : LABEL_0
    id_7 <= 1'b0;
  end
  assign id_5 = -1'b0;
endmodule
module module_1 #(
    parameter id_2 = 32'd24
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  inout logic [7:0] id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire _id_2;
  input wire id_1;
  wire id_8;
  assign id_6[id_2] = 1;
endmodule
