
prj1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000012a8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08001448  08001448  00002448  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080014d8  080014d8  000031c0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080014d8  080014d8  000024d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080014e0  080014e0  000031c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080014e0  080014e0  000024e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080014e4  080014e4  000024e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001c0  20000000  080014e8  00003000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          000016ec  200001c0  080016a8  000031c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200018ac  080016a8  000038ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000031c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002848  00000000  00000000  000031f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000b1c  00000000  00000000  00005a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003a8  00000000  00000000  00006558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000029a  00000000  00000000  00006900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014e80  00000000  00000000  00006b9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000040cc  00000000  00000000  0001ba1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083001  00000000  00000000  0001fae6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a2ae7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001210  00000000  00000000  000a2b2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000a3d3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001c0 	.word	0x200001c0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08001424 	.word	0x08001424

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001c4 	.word	0x200001c4
 80001dc:	08001424 	.word	0x08001424

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <main>:
void flash_program(uint8_t* addr, uint8_t val);
void unlock_flash_CR();
void update();

int main()
{
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0
	HAL_Init();
 8000294:	f000 faac 	bl	80007f0 <HAL_Init>
	USART1_Init();
 8000298:	f000 f964 	bl	8000564 <USART1_Init>
	LEDs_Init();
 800029c:	f000 f938 	bl	8000510 <LEDs_Init>
	DMA2_Init();
 80002a0:	f000 f8d6 	bl	8000450 <DMA2_Init>
	USART_send_string("Day la firmware version 0.0\n");
 80002a4:	480b      	ldr	r0, [pc, #44]	@ (80002d4 <main+0x44>)
 80002a6:	f000 f86b 	bl	8000380 <USART_send_string>
	while(1)
	{
		ctrl_LED(BLUE, ON);
 80002aa:	2101      	movs	r1, #1
 80002ac:	2003      	movs	r0, #3
 80002ae:	f000 f8a3 	bl	80003f8 <ctrl_LED>
		HAL_Delay(1000);
 80002b2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80002b6:	f000 fb0d 	bl	80008d4 <HAL_Delay>
		ctrl_LED(BLUE, OFF);
 80002ba:	2100      	movs	r1, #0
 80002bc:	2003      	movs	r0, #3
 80002be:	f000 f89b 	bl	80003f8 <ctrl_LED>
		HAL_Delay(1000);
 80002c2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80002c6:	f000 fb05 	bl	80008d4 <HAL_Delay>
		update();
 80002ca:	f001 f8b9 	bl	8001440 <__update_veneer>
		ctrl_LED(BLUE, ON);
 80002ce:	bf00      	nop
 80002d0:	e7eb      	b.n	80002aa <main+0x1a>
 80002d2:	bf00      	nop
 80002d4:	0800146c 	.word	0x0800146c

080002d8 <DMA2_Stream2_IRQHandler>:
	while (((*FLASH_SR >> 16) & 1) == 1);	// wait for BSY bit to be cleared
}


void DMA2_Stream2_IRQHandler()
{
 80002d8:	b480      	push	{r7}
 80002da:	b083      	sub	sp, #12
 80002dc:	af00      	add	r7, sp, #0
	recv_new_fw_complete = 1;
 80002de:	4b08      	ldr	r3, [pc, #32]	@ (8000300 <DMA2_Stream2_IRQHandler+0x28>)
 80002e0:	2201      	movs	r2, #1
 80002e2:	701a      	strb	r2, [r3, #0]
	uint32_t* DMA2_LIFCR = (uint32_t*) (DMA2_BASE_ADDR + 0x08);
 80002e4:	4b07      	ldr	r3, [pc, #28]	@ (8000304 <DMA2_Stream2_IRQHandler+0x2c>)
 80002e6:	607b      	str	r3, [r7, #4]
	*DMA2_LIFCR |= (1 << 21);	// clear transfer complete interrupt flag
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	601a      	str	r2, [r3, #0]
}
 80002f4:	bf00      	nop
 80002f6:	370c      	adds	r7, #12
 80002f8:	46bd      	mov	sp, r7
 80002fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fe:	4770      	bx	lr
 8000300:	20001758 	.word	0x20001758
 8000304:	40026408 	.word	0x40026408

08000308 <USART1_IRQHandler>:

void USART1_IRQHandler()
{
 8000308:	b480      	push	{r7}
 800030a:	b083      	sub	sp, #12
 800030c:	af00      	add	r7, sp, #0
	uint32_t* USART1_DR = (uint32_t*) (USART1_BASE_ADDR + 0x04);
 800030e:	4b09      	ldr	r3, [pc, #36]	@ (8000334 <USART1_IRQHandler+0x2c>)
 8000310:	607b      	str	r3, [r7, #4]
	rx_buf[_index++] = *USART1_DR;
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	6818      	ldr	r0, [r3, #0]
 8000316:	4b08      	ldr	r3, [pc, #32]	@ (8000338 <USART1_IRQHandler+0x30>)
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	1c5a      	adds	r2, r3, #1
 800031c:	4906      	ldr	r1, [pc, #24]	@ (8000338 <USART1_IRQHandler+0x30>)
 800031e:	600a      	str	r2, [r1, #0]
 8000320:	b2c1      	uxtb	r1, r0
 8000322:	4a06      	ldr	r2, [pc, #24]	@ (800033c <USART1_IRQHandler+0x34>)
 8000324:	54d1      	strb	r1, [r2, r3]
}
 8000326:	bf00      	nop
 8000328:	370c      	adds	r7, #12
 800032a:	46bd      	mov	sp, r7
 800032c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000330:	4770      	bx	lr
 8000332:	bf00      	nop
 8000334:	40011004 	.word	0x40011004
 8000338:	20001754 	.word	0x20001754
 800033c:	200001dc 	.word	0x200001dc

08000340 <USART_send_char>:
	}
	return 0;
}

void USART_send_char(char data)
{
 8000340:	b480      	push	{r7}
 8000342:	b085      	sub	sp, #20
 8000344:	af00      	add	r7, sp, #0
 8000346:	4603      	mov	r3, r0
 8000348:	71fb      	strb	r3, [r7, #7]
	uint32_t* USART1_DR = (uint32_t*) (USART1_BASE_ADDR + 0x04);
 800034a:	4b0b      	ldr	r3, [pc, #44]	@ (8000378 <USART_send_char+0x38>)
 800034c:	60fb      	str	r3, [r7, #12]
	*USART1_DR = data;	// write data to DR register
 800034e:	79fa      	ldrb	r2, [r7, #7]
 8000350:	68fb      	ldr	r3, [r7, #12]
 8000352:	601a      	str	r2, [r3, #0]

	uint32_t* USART1_SR = (uint32_t*) (USART1_BASE_ADDR + 0x00);
 8000354:	4b09      	ldr	r3, [pc, #36]	@ (800037c <USART_send_char+0x3c>)
 8000356:	60bb      	str	r3, [r7, #8]
	while (((*USART1_SR >> 7) & 1) == 0);	// wait until the data has been transferred
 8000358:	bf00      	nop
 800035a:	68bb      	ldr	r3, [r7, #8]
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	09db      	lsrs	r3, r3, #7
 8000360:	f003 0301 	and.w	r3, r3, #1
 8000364:	2b00      	cmp	r3, #0
 8000366:	d0f8      	beq.n	800035a <USART_send_char+0x1a>
}
 8000368:	bf00      	nop
 800036a:	bf00      	nop
 800036c:	3714      	adds	r7, #20
 800036e:	46bd      	mov	sp, r7
 8000370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000374:	4770      	bx	lr
 8000376:	bf00      	nop
 8000378:	40011004 	.word	0x40011004
 800037c:	40011000 	.word	0x40011000

08000380 <USART_send_string>:

void USART_send_string(char* str, ...)
{
 8000380:	b40f      	push	{r0, r1, r2, r3}
 8000382:	b580      	push	{r7, lr}
 8000384:	b0a4      	sub	sp, #144	@ 0x90
 8000386:	af00      	add	r7, sp, #0
	va_list list;
	va_start(list, str);
 8000388:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800038c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	char print_buf[128] = {0};
 8000390:	1d3b      	adds	r3, r7, #4
 8000392:	2280      	movs	r2, #128	@ 0x80
 8000394:	2100      	movs	r1, #0
 8000396:	4618      	mov	r0, r3
 8000398:	f000 fbc6 	bl	8000b28 <memset>
	vsprintf(print_buf, str, list);
 800039c:	1d3b      	adds	r3, r7, #4
 800039e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80003a2:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 80003a6:	4618      	mov	r0, r3
 80003a8:	f000 fbb4 	bl	8000b14 <vsiprintf>
	int size = strlen(print_buf);
 80003ac:	1d3b      	adds	r3, r7, #4
 80003ae:	4618      	mov	r0, r3
 80003b0:	f7ff ff16 	bl	80001e0 <strlen>
 80003b4:	4603      	mov	r3, r0
 80003b6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	for (int i = 0; i < size; i++)
 80003ba:	2300      	movs	r3, #0
 80003bc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80003c0:	e00c      	b.n	80003dc <USART_send_string+0x5c>
	{
		USART_send_char(print_buf[i]);
 80003c2:	1d3a      	adds	r2, r7, #4
 80003c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80003c8:	4413      	add	r3, r2
 80003ca:	781b      	ldrb	r3, [r3, #0]
 80003cc:	4618      	mov	r0, r3
 80003ce:	f7ff ffb7 	bl	8000340 <USART_send_char>
	for (int i = 0; i < size; i++)
 80003d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80003d6:	3301      	adds	r3, #1
 80003d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80003dc:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80003e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80003e4:	429a      	cmp	r2, r3
 80003e6:	dbec      	blt.n	80003c2 <USART_send_string+0x42>
	}
	va_end(list);
}
 80003e8:	bf00      	nop
 80003ea:	bf00      	nop
 80003ec:	3790      	adds	r7, #144	@ 0x90
 80003ee:	46bd      	mov	sp, r7
 80003f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80003f4:	b004      	add	sp, #16
 80003f6:	4770      	bx	lr

080003f8 <ctrl_LED>:

void ctrl_LED(color_t color, state_t state)
{
 80003f8:	b480      	push	{r7}
 80003fa:	b085      	sub	sp, #20
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	4603      	mov	r3, r0
 8000400:	460a      	mov	r2, r1
 8000402:	71fb      	strb	r3, [r7, #7]
 8000404:	4613      	mov	r3, r2
 8000406:	71bb      	strb	r3, [r7, #6]
	uint32_t* GPIOD_ODR = (uint32_t*) (GPIOD_BASE_ADDR + 0x14);
 8000408:	4b10      	ldr	r3, [pc, #64]	@ (800044c <ctrl_LED+0x54>)
 800040a:	60fb      	str	r3, [r7, #12]
	 if (state == ON)
 800040c:	79bb      	ldrb	r3, [r7, #6]
 800040e:	2b01      	cmp	r3, #1
 8000410:	d10a      	bne.n	8000428 <ctrl_LED+0x30>
	 {
		 *GPIOD_ODR |= (0b1 << (12 + color));
 8000412:	68fb      	ldr	r3, [r7, #12]
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	79fa      	ldrb	r2, [r7, #7]
 8000418:	320c      	adds	r2, #12
 800041a:	2101      	movs	r1, #1
 800041c:	fa01 f202 	lsl.w	r2, r1, r2
 8000420:	431a      	orrs	r2, r3
 8000422:	68fb      	ldr	r3, [r7, #12]
 8000424:	601a      	str	r2, [r3, #0]
	 }
	 else
	 {
		 *GPIOD_ODR &= ~(0b1 << (12 + color));
	 }
}
 8000426:	e00a      	b.n	800043e <ctrl_LED+0x46>
		 *GPIOD_ODR &= ~(0b1 << (12 + color));
 8000428:	68fb      	ldr	r3, [r7, #12]
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	79fa      	ldrb	r2, [r7, #7]
 800042e:	320c      	adds	r2, #12
 8000430:	2101      	movs	r1, #1
 8000432:	fa01 f202 	lsl.w	r2, r1, r2
 8000436:	43d2      	mvns	r2, r2
 8000438:	401a      	ands	r2, r3
 800043a:	68fb      	ldr	r3, [r7, #12]
 800043c:	601a      	str	r2, [r3, #0]
}
 800043e:	bf00      	nop
 8000440:	3714      	adds	r7, #20
 8000442:	46bd      	mov	sp, r7
 8000444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000448:	4770      	bx	lr
 800044a:	bf00      	nop
 800044c:	40020c14 	.word	0x40020c14

08000450 <DMA2_Init>:

void DMA2_Init()
{
 8000450:	b480      	push	{r7}
 8000452:	b087      	sub	sp, #28
 8000454:	af00      	add	r7, sp, #0
	__HAL_RCC_DMA2_CLK_ENABLE();
 8000456:	2300      	movs	r3, #0
 8000458:	603b      	str	r3, [r7, #0]
 800045a:	4b25      	ldr	r3, [pc, #148]	@ (80004f0 <DMA2_Init+0xa0>)
 800045c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800045e:	4a24      	ldr	r2, [pc, #144]	@ (80004f0 <DMA2_Init+0xa0>)
 8000460:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000464:	6313      	str	r3, [r2, #48]	@ 0x30
 8000466:	4b22      	ldr	r3, [pc, #136]	@ (80004f0 <DMA2_Init+0xa0>)
 8000468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800046a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800046e:	603b      	str	r3, [r7, #0]
 8000470:	683b      	ldr	r3, [r7, #0]
	uint32_t* DMA2_S2PAR = (uint32_t*) (DMA2_BASE_ADDR + (0x18 + 0x18 * 2));
 8000472:	4b20      	ldr	r3, [pc, #128]	@ (80004f4 <DMA2_Init+0xa4>)
 8000474:	617b      	str	r3, [r7, #20]
	*DMA2_S2PAR = (USART1_BASE_ADDR + 0x04);	// set USART1_DR register as Source
 8000476:	697b      	ldr	r3, [r7, #20]
 8000478:	4a1f      	ldr	r2, [pc, #124]	@ (80004f8 <DMA2_Init+0xa8>)
 800047a:	601a      	str	r2, [r3, #0]

	uint32_t* DMA2_S2M0AR = (uint32_t*) (DMA2_BASE_ADDR + (0x1C + 0x18 * 2));
 800047c:	4b1f      	ldr	r3, [pc, #124]	@ (80004fc <DMA2_Init+0xac>)
 800047e:	613b      	str	r3, [r7, #16]
	*DMA2_S2M0AR = (uint32_t) rx_buf;		// set str address as Destination
 8000480:	4a1f      	ldr	r2, [pc, #124]	@ (8000500 <DMA2_Init+0xb0>)
 8000482:	693b      	ldr	r3, [r7, #16]
 8000484:	601a      	str	r2, [r3, #0]

	uint32_t* DMA_S2NDTR = (uint32_t*) (DMA2_BASE_ADDR + (0x14 + 0x18 * 2));
 8000486:	4b1f      	ldr	r3, [pc, #124]	@ (8000504 <DMA2_Init+0xb4>)
 8000488:	60fb      	str	r3, [r7, #12]
	*DMA_S2NDTR = sizeof(rx_buf);	// set number of bytes to transfer
 800048a:	68fb      	ldr	r3, [r7, #12]
 800048c:	f241 5278 	movw	r2, #5496	@ 0x1578
 8000490:	601a      	str	r2, [r3, #0]

	uint32_t* DMA_S2CR = (uint32_t*) (DMA2_BASE_ADDR + (0x10 + 0x18 * 2));
 8000492:	4b1d      	ldr	r3, [pc, #116]	@ (8000508 <DMA2_Init+0xb8>)
 8000494:	60bb      	str	r3, [r7, #8]
	*DMA_S2CR |= (0b100 << 25);	// select channel 4
 8000496:	68bb      	ldr	r3, [r7, #8]
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800049e:	68bb      	ldr	r3, [r7, #8]
 80004a0:	601a      	str	r2, [r3, #0]
	*DMA_S2CR |= (1 << 10);	// enable memory increment mode
 80004a2:	68bb      	ldr	r3, [r7, #8]
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80004aa:	68bb      	ldr	r3, [r7, #8]
 80004ac:	601a      	str	r2, [r3, #0]
	*DMA_S2CR |= (1 << 8);	// enable circular mode
 80004ae:	68bb      	ldr	r3, [r7, #8]
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80004b6:	68bb      	ldr	r3, [r7, #8]
 80004b8:	601a      	str	r2, [r3, #0]
	*DMA_S2CR |= (1 << 4); 	// enable transfer complete interrupt
 80004ba:	68bb      	ldr	r3, [r7, #8]
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	f043 0210 	orr.w	r2, r3, #16
 80004c2:	68bb      	ldr	r3, [r7, #8]
 80004c4:	601a      	str	r2, [r3, #0]
	*DMA_S2CR |= (1 << 0);	// enable Stream --- ** ENABLE THE PERIPHERAL IS ALWAYS THE LAST STEP **
 80004c6:	68bb      	ldr	r3, [r7, #8]
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	f043 0201 	orr.w	r2, r3, #1
 80004ce:	68bb      	ldr	r3, [r7, #8]
 80004d0:	601a      	str	r2, [r3, #0]

	uint32_t* NVIC_ISER1 = (uint32_t*) 0xE000E104;
 80004d2:	4b0e      	ldr	r3, [pc, #56]	@ (800050c <DMA2_Init+0xbc>)
 80004d4:	607b      	str	r3, [r7, #4]
	*NVIC_ISER1 |= (1 << 26);	// accept interrupt signal from DMA2
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	601a      	str	r2, [r3, #0]
}
 80004e2:	bf00      	nop
 80004e4:	371c      	adds	r7, #28
 80004e6:	46bd      	mov	sp, r7
 80004e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop
 80004f0:	40023800 	.word	0x40023800
 80004f4:	40026448 	.word	0x40026448
 80004f8:	40011004 	.word	0x40011004
 80004fc:	4002644c 	.word	0x4002644c
 8000500:	200001dc 	.word	0x200001dc
 8000504:	40026444 	.word	0x40026444
 8000508:	40026440 	.word	0x40026440
 800050c:	e000e104 	.word	0xe000e104

08000510 <LEDs_Init>:

void LEDs_Init()
{
 8000510:	b480      	push	{r7}
 8000512:	b083      	sub	sp, #12
 8000514:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000516:	2300      	movs	r3, #0
 8000518:	603b      	str	r3, [r7, #0]
 800051a:	4b10      	ldr	r3, [pc, #64]	@ (800055c <LEDs_Init+0x4c>)
 800051c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800051e:	4a0f      	ldr	r2, [pc, #60]	@ (800055c <LEDs_Init+0x4c>)
 8000520:	f043 0308 	orr.w	r3, r3, #8
 8000524:	6313      	str	r3, [r2, #48]	@ 0x30
 8000526:	4b0d      	ldr	r3, [pc, #52]	@ (800055c <LEDs_Init+0x4c>)
 8000528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800052a:	f003 0308 	and.w	r3, r3, #8
 800052e:	603b      	str	r3, [r7, #0]
 8000530:	683b      	ldr	r3, [r7, #0]
	uint32_t* GPIOD_MODER = (uint32_t*) (GPIOD_BASE_ADDR + 0x00);
 8000532:	4b0b      	ldr	r3, [pc, #44]	@ (8000560 <LEDs_Init+0x50>)
 8000534:	607b      	str	r3, [r7, #4]
	*GPIOD_MODER &= ~(0xff << 24);		// clear pin PD12, PD13, PD14, PD15
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	601a      	str	r2, [r3, #0]
	*GPIOD_MODER |= (0b01010101 << 24);	// set PD12, PD13, PD14, PD15 as OUTPUT
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	f043 42aa 	orr.w	r2, r3, #1426063360	@ 0x55000000
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	601a      	str	r2, [r3, #0]
}
 800054e:	bf00      	nop
 8000550:	370c      	adds	r7, #12
 8000552:	46bd      	mov	sp, r7
 8000554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop
 800055c:	40023800 	.word	0x40023800
 8000560:	40020c00 	.word	0x40020c00

08000564 <USART1_Init>:
 	 - PB7: UART1 RX
 	 - Baud rate: 9600bps
 	 - Parity: even
 */
void USART1_Init()
{
 8000564:	b480      	push	{r7}
 8000566:	b089      	sub	sp, #36	@ 0x24
 8000568:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800056a:	2300      	movs	r3, #0
 800056c:	60bb      	str	r3, [r7, #8]
 800056e:	4b35      	ldr	r3, [pc, #212]	@ (8000644 <USART1_Init+0xe0>)
 8000570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000572:	4a34      	ldr	r2, [pc, #208]	@ (8000644 <USART1_Init+0xe0>)
 8000574:	f043 0302 	orr.w	r3, r3, #2
 8000578:	6313      	str	r3, [r2, #48]	@ 0x30
 800057a:	4b32      	ldr	r3, [pc, #200]	@ (8000644 <USART1_Init+0xe0>)
 800057c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800057e:	f003 0302 	and.w	r3, r3, #2
 8000582:	60bb      	str	r3, [r7, #8]
 8000584:	68bb      	ldr	r3, [r7, #8]
	uint32_t* GPIOB_MODER = (uint32_t*) (GPIOB_BASE_ADDR + 0x00);
 8000586:	4b30      	ldr	r3, [pc, #192]	@ (8000648 <USART1_Init+0xe4>)
 8000588:	61fb      	str	r3, [r7, #28]
	uint32_t* GPIOB_AFRL = (uint32_t*) (GPIOB_BASE_ADDR + 0x20);
 800058a:	4b30      	ldr	r3, [pc, #192]	@ (800064c <USART1_Init+0xe8>)
 800058c:	61bb      	str	r3, [r7, #24]
	*GPIOB_MODER &= ~(0b1111 << 12);// clear bit pin PB6 and PB7
 800058e:	69fb      	ldr	r3, [r7, #28]
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	f423 4270 	bic.w	r2, r3, #61440	@ 0xf000
 8000596:	69fb      	ldr	r3, [r7, #28]
 8000598:	601a      	str	r2, [r3, #0]
	*GPIOB_MODER |= (0b1010 << 12);	// set PB6 and PB7 in AF mode
 800059a:	69fb      	ldr	r3, [r7, #28]
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	f443 4220 	orr.w	r2, r3, #40960	@ 0xa000
 80005a2:	69fb      	ldr	r3, [r7, #28]
 80005a4:	601a      	str	r2, [r3, #0]
	*GPIOB_AFRL &= ~(0xff << 24);	// clear bit pin AFRL6 and AFRL7
 80005a6:	69bb      	ldr	r3, [r7, #24]
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80005ae:	69bb      	ldr	r3, [r7, #24]
 80005b0:	601a      	str	r2, [r3, #0]
	*GPIOB_AFRL |= (0b0111 << 24) | (0b0111 << 28); // select AF7 for AFRL6 and AFRL7
 80005b2:	69bb      	ldr	r3, [r7, #24]
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	f043 42ee 	orr.w	r2, r3, #1996488704	@ 0x77000000
 80005ba:	69bb      	ldr	r3, [r7, #24]
 80005bc:	601a      	str	r2, [r3, #0]

	__HAL_RCC_USART1_CLK_ENABLE();
 80005be:	2300      	movs	r3, #0
 80005c0:	607b      	str	r3, [r7, #4]
 80005c2:	4b20      	ldr	r3, [pc, #128]	@ (8000644 <USART1_Init+0xe0>)
 80005c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005c6:	4a1f      	ldr	r2, [pc, #124]	@ (8000644 <USART1_Init+0xe0>)
 80005c8:	f043 0310 	orr.w	r3, r3, #16
 80005cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80005ce:	4b1d      	ldr	r3, [pc, #116]	@ (8000644 <USART1_Init+0xe0>)
 80005d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005d2:	f003 0310 	and.w	r3, r3, #16
 80005d6:	607b      	str	r3, [r7, #4]
 80005d8:	687b      	ldr	r3, [r7, #4]
	uint32_t* USART1_CR1 = (uint32_t*) (USART1_BASE_ADDR + 0x0C);
 80005da:	4b1d      	ldr	r3, [pc, #116]	@ (8000650 <USART1_Init+0xec>)
 80005dc:	617b      	str	r3, [r7, #20]
	uint32_t* USART1_BRR = (uint32_t*) (USART1_BASE_ADDR + 0x08);
 80005de:	4b1d      	ldr	r3, [pc, #116]	@ (8000654 <USART1_Init+0xf0>)
 80005e0:	613b      	str	r3, [r7, #16]
	*USART1_CR1 |= (0b1 << 12);	// set word length
 80005e2:	697b      	ldr	r3, [r7, #20]
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80005ea:	697b      	ldr	r3, [r7, #20]
 80005ec:	601a      	str	r2, [r3, #0]
	*USART1_CR1 |= (0b1 << 10); // enable parity bit
 80005ee:	697b      	ldr	r3, [r7, #20]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80005f6:	697b      	ldr	r3, [r7, #20]
 80005f8:	601a      	str	r2, [r3, #0]
	*USART1_CR1 &= ~(0b1 << 9); // select Even parity
 80005fa:	697b      	ldr	r3, [r7, #20]
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8000602:	697b      	ldr	r3, [r7, #20]
 8000604:	601a      	str	r2, [r3, #0]
	*USART1_CR1 |= (0b11 << 2); // enable transmitter & receiver
 8000606:	697b      	ldr	r3, [r7, #20]
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	f043 020c 	orr.w	r2, r3, #12
 800060e:	697b      	ldr	r3, [r7, #20]
 8000610:	601a      	str	r2, [r3, #0]
	*USART1_CR1 |= (0b1 << 13); // enable USART1
 8000612:	697b      	ldr	r3, [r7, #20]
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800061a:	697b      	ldr	r3, [r7, #20]
 800061c:	601a      	str	r2, [r3, #0]
	*USART1_BRR = (104 << 4) | (3 << 0); // set baud rate at 9600bps
 800061e:	693b      	ldr	r3, [r7, #16]
 8000620:	f240 6283 	movw	r2, #1667	@ 0x683
 8000624:	601a      	str	r2, [r3, #0]

	uint32_t* USART1_CR3 = (uint32_t*) (USART1_BASE_ADDR + 0x14);
 8000626:	4b0c      	ldr	r3, [pc, #48]	@ (8000658 <USART1_Init+0xf4>)
 8000628:	60fb      	str	r3, [r7, #12]
	*USART1_CR3 |= (1 << 6);	// enable DMA receiver
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	601a      	str	r2, [r3, #0]

//	*USART1_CR1 |= (0b1 << 5); 	// generate interrupt
//	uint32_t* NVIC_ISER1 = (uint32_t*) 0xE000E104;
//	*NVIC_ISER1 |= (0b1 << 5);	// accept Interrupt signal from UART
}
 8000636:	bf00      	nop
 8000638:	3724      	adds	r7, #36	@ 0x24
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop
 8000644:	40023800 	.word	0x40023800
 8000648:	40020400 	.word	0x40020400
 800064c:	40020420 	.word	0x40020420
 8000650:	4001100c 	.word	0x4001100c
 8000654:	40011008 	.word	0x40011008
 8000658:	40011014 	.word	0x40011014

0800065c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800065c:	b480      	push	{r7}
 800065e:	b083      	sub	sp, #12
 8000660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000662:	2300      	movs	r3, #0
 8000664:	607b      	str	r3, [r7, #4]
 8000666:	4b10      	ldr	r3, [pc, #64]	@ (80006a8 <HAL_MspInit+0x4c>)
 8000668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800066a:	4a0f      	ldr	r2, [pc, #60]	@ (80006a8 <HAL_MspInit+0x4c>)
 800066c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000670:	6453      	str	r3, [r2, #68]	@ 0x44
 8000672:	4b0d      	ldr	r3, [pc, #52]	@ (80006a8 <HAL_MspInit+0x4c>)
 8000674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000676:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800067a:	607b      	str	r3, [r7, #4]
 800067c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800067e:	2300      	movs	r3, #0
 8000680:	603b      	str	r3, [r7, #0]
 8000682:	4b09      	ldr	r3, [pc, #36]	@ (80006a8 <HAL_MspInit+0x4c>)
 8000684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000686:	4a08      	ldr	r2, [pc, #32]	@ (80006a8 <HAL_MspInit+0x4c>)
 8000688:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800068c:	6413      	str	r3, [r2, #64]	@ 0x40
 800068e:	4b06      	ldr	r3, [pc, #24]	@ (80006a8 <HAL_MspInit+0x4c>)
 8000690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000692:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000696:	603b      	str	r3, [r7, #0]
 8000698:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800069a:	bf00      	nop
 800069c:	370c      	adds	r7, #12
 800069e:	46bd      	mov	sp, r7
 80006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop
 80006a8:	40023800 	.word	0x40023800

080006ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006b0:	bf00      	nop
 80006b2:	e7fd      	b.n	80006b0 <NMI_Handler+0x4>

080006b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006b8:	bf00      	nop
 80006ba:	e7fd      	b.n	80006b8 <HardFault_Handler+0x4>

080006bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006c0:	bf00      	nop
 80006c2:	e7fd      	b.n	80006c0 <MemManage_Handler+0x4>

080006c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006c8:	bf00      	nop
 80006ca:	e7fd      	b.n	80006c8 <BusFault_Handler+0x4>

080006cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006d0:	bf00      	nop
 80006d2:	e7fd      	b.n	80006d0 <UsageFault_Handler+0x4>

080006d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006d8:	bf00      	nop
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr

080006e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006e2:	b480      	push	{r7}
 80006e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006e6:	bf00      	nop
 80006e8:	46bd      	mov	sp, r7
 80006ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ee:	4770      	bx	lr

080006f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006f4:	bf00      	nop
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr

080006fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006fe:	b580      	push	{r7, lr}
 8000700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000702:	f000 f8c7 	bl	8000894 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000706:	bf00      	nop
 8000708:	bd80      	pop	{r7, pc}
	...

0800070c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b086      	sub	sp, #24
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000714:	4a14      	ldr	r2, [pc, #80]	@ (8000768 <_sbrk+0x5c>)
 8000716:	4b15      	ldr	r3, [pc, #84]	@ (800076c <_sbrk+0x60>)
 8000718:	1ad3      	subs	r3, r2, r3
 800071a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000720:	4b13      	ldr	r3, [pc, #76]	@ (8000770 <_sbrk+0x64>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d102      	bne.n	800072e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000728:	4b11      	ldr	r3, [pc, #68]	@ (8000770 <_sbrk+0x64>)
 800072a:	4a12      	ldr	r2, [pc, #72]	@ (8000774 <_sbrk+0x68>)
 800072c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800072e:	4b10      	ldr	r3, [pc, #64]	@ (8000770 <_sbrk+0x64>)
 8000730:	681a      	ldr	r2, [r3, #0]
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	4413      	add	r3, r2
 8000736:	693a      	ldr	r2, [r7, #16]
 8000738:	429a      	cmp	r2, r3
 800073a:	d207      	bcs.n	800074c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800073c:	f000 f9fc 	bl	8000b38 <__errno>
 8000740:	4603      	mov	r3, r0
 8000742:	220c      	movs	r2, #12
 8000744:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000746:	f04f 33ff 	mov.w	r3, #4294967295
 800074a:	e009      	b.n	8000760 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800074c:	4b08      	ldr	r3, [pc, #32]	@ (8000770 <_sbrk+0x64>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000752:	4b07      	ldr	r3, [pc, #28]	@ (8000770 <_sbrk+0x64>)
 8000754:	681a      	ldr	r2, [r3, #0]
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	4413      	add	r3, r2
 800075a:	4a05      	ldr	r2, [pc, #20]	@ (8000770 <_sbrk+0x64>)
 800075c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800075e:	68fb      	ldr	r3, [r7, #12]
}
 8000760:	4618      	mov	r0, r3
 8000762:	3718      	adds	r7, #24
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	20020000 	.word	0x20020000
 800076c:	00000400 	.word	0x00000400
 8000770:	2000175c 	.word	0x2000175c
 8000774:	200018b0 	.word	0x200018b0

08000778 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800077c:	4b06      	ldr	r3, [pc, #24]	@ (8000798 <SystemInit+0x20>)
 800077e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000782:	4a05      	ldr	r2, [pc, #20]	@ (8000798 <SystemInit+0x20>)
 8000784:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000788:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800078c:	bf00      	nop
 800078e:	46bd      	mov	sp, r7
 8000790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000794:	4770      	bx	lr
 8000796:	bf00      	nop
 8000798:	e000ed00 	.word	0xe000ed00

0800079c <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

  ldr   sp, =_estack    		 /* set stack pointer */
 800079c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80007d4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80007a0:	f7ff ffea 	bl	8000778 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80007a4:	480c      	ldr	r0, [pc, #48]	@ (80007d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80007a6:	490d      	ldr	r1, [pc, #52]	@ (80007dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80007a8:	4a0d      	ldr	r2, [pc, #52]	@ (80007e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80007aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007ac:	e002      	b.n	80007b4 <LoopCopyDataInit>

080007ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007b2:	3304      	adds	r3, #4

080007b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007b8:	d3f9      	bcc.n	80007ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ba:	4a0a      	ldr	r2, [pc, #40]	@ (80007e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80007bc:	4c0a      	ldr	r4, [pc, #40]	@ (80007e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80007be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007c0:	e001      	b.n	80007c6 <LoopFillZerobss>

080007c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007c4:	3204      	adds	r2, #4

080007c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007c8:	d3fb      	bcc.n	80007c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007ca:	f000 f9bb 	bl	8000b44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80007ce:	f7ff fd5f 	bl	8000290 <main>
  bx  lr    
 80007d2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80007d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80007d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007dc:	200001c0 	.word	0x200001c0
  ldr r2, =_sidata
 80007e0:	080014e8 	.word	0x080014e8
  ldr r2, =_sbss
 80007e4:	200001c0 	.word	0x200001c0
  ldr r4, =_ebss
 80007e8:	200018ac 	.word	0x200018ac

080007ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
   b  Infinite_Loop
 80007ec:	e7fe      	b.n	80007ec <ADC_IRQHandler>
	...

080007f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80007f4:	4b0e      	ldr	r3, [pc, #56]	@ (8000830 <HAL_Init+0x40>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4a0d      	ldr	r2, [pc, #52]	@ (8000830 <HAL_Init+0x40>)
 80007fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80007fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000800:	4b0b      	ldr	r3, [pc, #44]	@ (8000830 <HAL_Init+0x40>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	4a0a      	ldr	r2, [pc, #40]	@ (8000830 <HAL_Init+0x40>)
 8000806:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800080a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800080c:	4b08      	ldr	r3, [pc, #32]	@ (8000830 <HAL_Init+0x40>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4a07      	ldr	r2, [pc, #28]	@ (8000830 <HAL_Init+0x40>)
 8000812:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000816:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000818:	2003      	movs	r0, #3
 800081a:	f000 f931 	bl	8000a80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800081e:	200f      	movs	r0, #15
 8000820:	f000 f808 	bl	8000834 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000824:	f7ff ff1a 	bl	800065c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000828:	2300      	movs	r3, #0
}
 800082a:	4618      	mov	r0, r3
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	40023c00 	.word	0x40023c00

08000834 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800083c:	4b12      	ldr	r3, [pc, #72]	@ (8000888 <HAL_InitTick+0x54>)
 800083e:	681a      	ldr	r2, [r3, #0]
 8000840:	4b12      	ldr	r3, [pc, #72]	@ (800088c <HAL_InitTick+0x58>)
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	4619      	mov	r1, r3
 8000846:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800084a:	fbb3 f3f1 	udiv	r3, r3, r1
 800084e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000852:	4618      	mov	r0, r3
 8000854:	f000 f93b 	bl	8000ace <HAL_SYSTICK_Config>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800085e:	2301      	movs	r3, #1
 8000860:	e00e      	b.n	8000880 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	2b0f      	cmp	r3, #15
 8000866:	d80a      	bhi.n	800087e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000868:	2200      	movs	r2, #0
 800086a:	6879      	ldr	r1, [r7, #4]
 800086c:	f04f 30ff 	mov.w	r0, #4294967295
 8000870:	f000 f911 	bl	8000a96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000874:	4a06      	ldr	r2, [pc, #24]	@ (8000890 <HAL_InitTick+0x5c>)
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800087a:	2300      	movs	r3, #0
 800087c:	e000      	b.n	8000880 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800087e:	2301      	movs	r3, #1
}
 8000880:	4618      	mov	r0, r3
 8000882:	3708      	adds	r7, #8
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	20000000 	.word	0x20000000
 800088c:	20000008 	.word	0x20000008
 8000890:	20000004 	.word	0x20000004

08000894 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000898:	4b06      	ldr	r3, [pc, #24]	@ (80008b4 <HAL_IncTick+0x20>)
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	461a      	mov	r2, r3
 800089e:	4b06      	ldr	r3, [pc, #24]	@ (80008b8 <HAL_IncTick+0x24>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	4413      	add	r3, r2
 80008a4:	4a04      	ldr	r2, [pc, #16]	@ (80008b8 <HAL_IncTick+0x24>)
 80008a6:	6013      	str	r3, [r2, #0]
}
 80008a8:	bf00      	nop
 80008aa:	46bd      	mov	sp, r7
 80008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop
 80008b4:	20000008 	.word	0x20000008
 80008b8:	20001760 	.word	0x20001760

080008bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  return uwTick;
 80008c0:	4b03      	ldr	r3, [pc, #12]	@ (80008d0 <HAL_GetTick+0x14>)
 80008c2:	681b      	ldr	r3, [r3, #0]
}
 80008c4:	4618      	mov	r0, r3
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop
 80008d0:	20001760 	.word	0x20001760

080008d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b084      	sub	sp, #16
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008dc:	f7ff ffee 	bl	80008bc <HAL_GetTick>
 80008e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008ec:	d005      	beq.n	80008fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000918 <HAL_Delay+0x44>)
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	461a      	mov	r2, r3
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	4413      	add	r3, r2
 80008f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80008fa:	bf00      	nop
 80008fc:	f7ff ffde 	bl	80008bc <HAL_GetTick>
 8000900:	4602      	mov	r2, r0
 8000902:	68bb      	ldr	r3, [r7, #8]
 8000904:	1ad3      	subs	r3, r2, r3
 8000906:	68fa      	ldr	r2, [r7, #12]
 8000908:	429a      	cmp	r2, r3
 800090a:	d8f7      	bhi.n	80008fc <HAL_Delay+0x28>
  {
  }
}
 800090c:	bf00      	nop
 800090e:	bf00      	nop
 8000910:	3710      	adds	r7, #16
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	20000008 	.word	0x20000008

0800091c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800091c:	b480      	push	{r7}
 800091e:	b085      	sub	sp, #20
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	f003 0307 	and.w	r3, r3, #7
 800092a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800092c:	4b0c      	ldr	r3, [pc, #48]	@ (8000960 <__NVIC_SetPriorityGrouping+0x44>)
 800092e:	68db      	ldr	r3, [r3, #12]
 8000930:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000932:	68ba      	ldr	r2, [r7, #8]
 8000934:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000938:	4013      	ands	r3, r2
 800093a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000940:	68bb      	ldr	r3, [r7, #8]
 8000942:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000944:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000948:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800094c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800094e:	4a04      	ldr	r2, [pc, #16]	@ (8000960 <__NVIC_SetPriorityGrouping+0x44>)
 8000950:	68bb      	ldr	r3, [r7, #8]
 8000952:	60d3      	str	r3, [r2, #12]
}
 8000954:	bf00      	nop
 8000956:	3714      	adds	r7, #20
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr
 8000960:	e000ed00 	.word	0xe000ed00

08000964 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000964:	b480      	push	{r7}
 8000966:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000968:	4b04      	ldr	r3, [pc, #16]	@ (800097c <__NVIC_GetPriorityGrouping+0x18>)
 800096a:	68db      	ldr	r3, [r3, #12]
 800096c:	0a1b      	lsrs	r3, r3, #8
 800096e:	f003 0307 	and.w	r3, r3, #7
}
 8000972:	4618      	mov	r0, r3
 8000974:	46bd      	mov	sp, r7
 8000976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097a:	4770      	bx	lr
 800097c:	e000ed00 	.word	0xe000ed00

08000980 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000980:	b480      	push	{r7}
 8000982:	b083      	sub	sp, #12
 8000984:	af00      	add	r7, sp, #0
 8000986:	4603      	mov	r3, r0
 8000988:	6039      	str	r1, [r7, #0]
 800098a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800098c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000990:	2b00      	cmp	r3, #0
 8000992:	db0a      	blt.n	80009aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	b2da      	uxtb	r2, r3
 8000998:	490c      	ldr	r1, [pc, #48]	@ (80009cc <__NVIC_SetPriority+0x4c>)
 800099a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800099e:	0112      	lsls	r2, r2, #4
 80009a0:	b2d2      	uxtb	r2, r2
 80009a2:	440b      	add	r3, r1
 80009a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009a8:	e00a      	b.n	80009c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	b2da      	uxtb	r2, r3
 80009ae:	4908      	ldr	r1, [pc, #32]	@ (80009d0 <__NVIC_SetPriority+0x50>)
 80009b0:	79fb      	ldrb	r3, [r7, #7]
 80009b2:	f003 030f 	and.w	r3, r3, #15
 80009b6:	3b04      	subs	r3, #4
 80009b8:	0112      	lsls	r2, r2, #4
 80009ba:	b2d2      	uxtb	r2, r2
 80009bc:	440b      	add	r3, r1
 80009be:	761a      	strb	r2, [r3, #24]
}
 80009c0:	bf00      	nop
 80009c2:	370c      	adds	r7, #12
 80009c4:	46bd      	mov	sp, r7
 80009c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ca:	4770      	bx	lr
 80009cc:	e000e100 	.word	0xe000e100
 80009d0:	e000ed00 	.word	0xe000ed00

080009d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b089      	sub	sp, #36	@ 0x24
 80009d8:	af00      	add	r7, sp, #0
 80009da:	60f8      	str	r0, [r7, #12]
 80009dc:	60b9      	str	r1, [r7, #8]
 80009de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	f003 0307 	and.w	r3, r3, #7
 80009e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009e8:	69fb      	ldr	r3, [r7, #28]
 80009ea:	f1c3 0307 	rsb	r3, r3, #7
 80009ee:	2b04      	cmp	r3, #4
 80009f0:	bf28      	it	cs
 80009f2:	2304      	movcs	r3, #4
 80009f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009f6:	69fb      	ldr	r3, [r7, #28]
 80009f8:	3304      	adds	r3, #4
 80009fa:	2b06      	cmp	r3, #6
 80009fc:	d902      	bls.n	8000a04 <NVIC_EncodePriority+0x30>
 80009fe:	69fb      	ldr	r3, [r7, #28]
 8000a00:	3b03      	subs	r3, #3
 8000a02:	e000      	b.n	8000a06 <NVIC_EncodePriority+0x32>
 8000a04:	2300      	movs	r3, #0
 8000a06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a08:	f04f 32ff 	mov.w	r2, #4294967295
 8000a0c:	69bb      	ldr	r3, [r7, #24]
 8000a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a12:	43da      	mvns	r2, r3
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	401a      	ands	r2, r3
 8000a18:	697b      	ldr	r3, [r7, #20]
 8000a1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a1c:	f04f 31ff 	mov.w	r1, #4294967295
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	fa01 f303 	lsl.w	r3, r1, r3
 8000a26:	43d9      	mvns	r1, r3
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a2c:	4313      	orrs	r3, r2
         );
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	3724      	adds	r7, #36	@ 0x24
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr
	...

08000a3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	3b01      	subs	r3, #1
 8000a48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a4c:	d301      	bcc.n	8000a52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a4e:	2301      	movs	r3, #1
 8000a50:	e00f      	b.n	8000a72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a52:	4a0a      	ldr	r2, [pc, #40]	@ (8000a7c <SysTick_Config+0x40>)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	3b01      	subs	r3, #1
 8000a58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a5a:	210f      	movs	r1, #15
 8000a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a60:	f7ff ff8e 	bl	8000980 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a64:	4b05      	ldr	r3, [pc, #20]	@ (8000a7c <SysTick_Config+0x40>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a6a:	4b04      	ldr	r3, [pc, #16]	@ (8000a7c <SysTick_Config+0x40>)
 8000a6c:	2207      	movs	r2, #7
 8000a6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a70:	2300      	movs	r3, #0
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	3708      	adds	r7, #8
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	e000e010 	.word	0xe000e010

08000a80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a88:	6878      	ldr	r0, [r7, #4]
 8000a8a:	f7ff ff47 	bl	800091c <__NVIC_SetPriorityGrouping>
}
 8000a8e:	bf00      	nop
 8000a90:	3708      	adds	r7, #8
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}

08000a96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a96:	b580      	push	{r7, lr}
 8000a98:	b086      	sub	sp, #24
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	60b9      	str	r1, [r7, #8]
 8000aa0:	607a      	str	r2, [r7, #4]
 8000aa2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000aa8:	f7ff ff5c 	bl	8000964 <__NVIC_GetPriorityGrouping>
 8000aac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000aae:	687a      	ldr	r2, [r7, #4]
 8000ab0:	68b9      	ldr	r1, [r7, #8]
 8000ab2:	6978      	ldr	r0, [r7, #20]
 8000ab4:	f7ff ff8e 	bl	80009d4 <NVIC_EncodePriority>
 8000ab8:	4602      	mov	r2, r0
 8000aba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000abe:	4611      	mov	r1, r2
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f7ff ff5d 	bl	8000980 <__NVIC_SetPriority>
}
 8000ac6:	bf00      	nop
 8000ac8:	3718      	adds	r7, #24
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}

08000ace <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ace:	b580      	push	{r7, lr}
 8000ad0:	b082      	sub	sp, #8
 8000ad2:	af00      	add	r7, sp, #0
 8000ad4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ad6:	6878      	ldr	r0, [r7, #4]
 8000ad8:	f7ff ffb0 	bl	8000a3c <SysTick_Config>
 8000adc:	4603      	mov	r3, r0
}
 8000ade:	4618      	mov	r0, r3
 8000ae0:	3708      	adds	r7, #8
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
	...

08000ae8 <_vsiprintf_r>:
 8000ae8:	b510      	push	{r4, lr}
 8000aea:	b09a      	sub	sp, #104	@ 0x68
 8000aec:	2400      	movs	r4, #0
 8000aee:	9100      	str	r1, [sp, #0]
 8000af0:	9104      	str	r1, [sp, #16]
 8000af2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8000af6:	9105      	str	r1, [sp, #20]
 8000af8:	9102      	str	r1, [sp, #8]
 8000afa:	4905      	ldr	r1, [pc, #20]	@ (8000b10 <_vsiprintf_r+0x28>)
 8000afc:	9103      	str	r1, [sp, #12]
 8000afe:	4669      	mov	r1, sp
 8000b00:	9419      	str	r4, [sp, #100]	@ 0x64
 8000b02:	f000 f999 	bl	8000e38 <_svfiprintf_r>
 8000b06:	9b00      	ldr	r3, [sp, #0]
 8000b08:	701c      	strb	r4, [r3, #0]
 8000b0a:	b01a      	add	sp, #104	@ 0x68
 8000b0c:	bd10      	pop	{r4, pc}
 8000b0e:	bf00      	nop
 8000b10:	ffff0208 	.word	0xffff0208

08000b14 <vsiprintf>:
 8000b14:	4613      	mov	r3, r2
 8000b16:	460a      	mov	r2, r1
 8000b18:	4601      	mov	r1, r0
 8000b1a:	4802      	ldr	r0, [pc, #8]	@ (8000b24 <vsiprintf+0x10>)
 8000b1c:	6800      	ldr	r0, [r0, #0]
 8000b1e:	f7ff bfe3 	b.w	8000ae8 <_vsiprintf_r>
 8000b22:	bf00      	nop
 8000b24:	2000000c 	.word	0x2000000c

08000b28 <memset>:
 8000b28:	4402      	add	r2, r0
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	4293      	cmp	r3, r2
 8000b2e:	d100      	bne.n	8000b32 <memset+0xa>
 8000b30:	4770      	bx	lr
 8000b32:	f803 1b01 	strb.w	r1, [r3], #1
 8000b36:	e7f9      	b.n	8000b2c <memset+0x4>

08000b38 <__errno>:
 8000b38:	4b01      	ldr	r3, [pc, #4]	@ (8000b40 <__errno+0x8>)
 8000b3a:	6818      	ldr	r0, [r3, #0]
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	2000000c 	.word	0x2000000c

08000b44 <__libc_init_array>:
 8000b44:	b570      	push	{r4, r5, r6, lr}
 8000b46:	4d0d      	ldr	r5, [pc, #52]	@ (8000b7c <__libc_init_array+0x38>)
 8000b48:	4c0d      	ldr	r4, [pc, #52]	@ (8000b80 <__libc_init_array+0x3c>)
 8000b4a:	1b64      	subs	r4, r4, r5
 8000b4c:	10a4      	asrs	r4, r4, #2
 8000b4e:	2600      	movs	r6, #0
 8000b50:	42a6      	cmp	r6, r4
 8000b52:	d109      	bne.n	8000b68 <__libc_init_array+0x24>
 8000b54:	4d0b      	ldr	r5, [pc, #44]	@ (8000b84 <__libc_init_array+0x40>)
 8000b56:	4c0c      	ldr	r4, [pc, #48]	@ (8000b88 <__libc_init_array+0x44>)
 8000b58:	f000 fc64 	bl	8001424 <_init>
 8000b5c:	1b64      	subs	r4, r4, r5
 8000b5e:	10a4      	asrs	r4, r4, #2
 8000b60:	2600      	movs	r6, #0
 8000b62:	42a6      	cmp	r6, r4
 8000b64:	d105      	bne.n	8000b72 <__libc_init_array+0x2e>
 8000b66:	bd70      	pop	{r4, r5, r6, pc}
 8000b68:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b6c:	4798      	blx	r3
 8000b6e:	3601      	adds	r6, #1
 8000b70:	e7ee      	b.n	8000b50 <__libc_init_array+0xc>
 8000b72:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b76:	4798      	blx	r3
 8000b78:	3601      	adds	r6, #1
 8000b7a:	e7f2      	b.n	8000b62 <__libc_init_array+0x1e>
 8000b7c:	080014e0 	.word	0x080014e0
 8000b80:	080014e0 	.word	0x080014e0
 8000b84:	080014e0 	.word	0x080014e0
 8000b88:	080014e4 	.word	0x080014e4

08000b8c <__retarget_lock_acquire_recursive>:
 8000b8c:	4770      	bx	lr

08000b8e <__retarget_lock_release_recursive>:
 8000b8e:	4770      	bx	lr

08000b90 <_free_r>:
 8000b90:	b538      	push	{r3, r4, r5, lr}
 8000b92:	4605      	mov	r5, r0
 8000b94:	2900      	cmp	r1, #0
 8000b96:	d041      	beq.n	8000c1c <_free_r+0x8c>
 8000b98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000b9c:	1f0c      	subs	r4, r1, #4
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	bfb8      	it	lt
 8000ba2:	18e4      	addlt	r4, r4, r3
 8000ba4:	f000 f8e0 	bl	8000d68 <__malloc_lock>
 8000ba8:	4a1d      	ldr	r2, [pc, #116]	@ (8000c20 <_free_r+0x90>)
 8000baa:	6813      	ldr	r3, [r2, #0]
 8000bac:	b933      	cbnz	r3, 8000bbc <_free_r+0x2c>
 8000bae:	6063      	str	r3, [r4, #4]
 8000bb0:	6014      	str	r4, [r2, #0]
 8000bb2:	4628      	mov	r0, r5
 8000bb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000bb8:	f000 b8dc 	b.w	8000d74 <__malloc_unlock>
 8000bbc:	42a3      	cmp	r3, r4
 8000bbe:	d908      	bls.n	8000bd2 <_free_r+0x42>
 8000bc0:	6820      	ldr	r0, [r4, #0]
 8000bc2:	1821      	adds	r1, r4, r0
 8000bc4:	428b      	cmp	r3, r1
 8000bc6:	bf01      	itttt	eq
 8000bc8:	6819      	ldreq	r1, [r3, #0]
 8000bca:	685b      	ldreq	r3, [r3, #4]
 8000bcc:	1809      	addeq	r1, r1, r0
 8000bce:	6021      	streq	r1, [r4, #0]
 8000bd0:	e7ed      	b.n	8000bae <_free_r+0x1e>
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	b10b      	cbz	r3, 8000bdc <_free_r+0x4c>
 8000bd8:	42a3      	cmp	r3, r4
 8000bda:	d9fa      	bls.n	8000bd2 <_free_r+0x42>
 8000bdc:	6811      	ldr	r1, [r2, #0]
 8000bde:	1850      	adds	r0, r2, r1
 8000be0:	42a0      	cmp	r0, r4
 8000be2:	d10b      	bne.n	8000bfc <_free_r+0x6c>
 8000be4:	6820      	ldr	r0, [r4, #0]
 8000be6:	4401      	add	r1, r0
 8000be8:	1850      	adds	r0, r2, r1
 8000bea:	4283      	cmp	r3, r0
 8000bec:	6011      	str	r1, [r2, #0]
 8000bee:	d1e0      	bne.n	8000bb2 <_free_r+0x22>
 8000bf0:	6818      	ldr	r0, [r3, #0]
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	6053      	str	r3, [r2, #4]
 8000bf6:	4408      	add	r0, r1
 8000bf8:	6010      	str	r0, [r2, #0]
 8000bfa:	e7da      	b.n	8000bb2 <_free_r+0x22>
 8000bfc:	d902      	bls.n	8000c04 <_free_r+0x74>
 8000bfe:	230c      	movs	r3, #12
 8000c00:	602b      	str	r3, [r5, #0]
 8000c02:	e7d6      	b.n	8000bb2 <_free_r+0x22>
 8000c04:	6820      	ldr	r0, [r4, #0]
 8000c06:	1821      	adds	r1, r4, r0
 8000c08:	428b      	cmp	r3, r1
 8000c0a:	bf04      	itt	eq
 8000c0c:	6819      	ldreq	r1, [r3, #0]
 8000c0e:	685b      	ldreq	r3, [r3, #4]
 8000c10:	6063      	str	r3, [r4, #4]
 8000c12:	bf04      	itt	eq
 8000c14:	1809      	addeq	r1, r1, r0
 8000c16:	6021      	streq	r1, [r4, #0]
 8000c18:	6054      	str	r4, [r2, #4]
 8000c1a:	e7ca      	b.n	8000bb2 <_free_r+0x22>
 8000c1c:	bd38      	pop	{r3, r4, r5, pc}
 8000c1e:	bf00      	nop
 8000c20:	200018a8 	.word	0x200018a8

08000c24 <sbrk_aligned>:
 8000c24:	b570      	push	{r4, r5, r6, lr}
 8000c26:	4e0f      	ldr	r6, [pc, #60]	@ (8000c64 <sbrk_aligned+0x40>)
 8000c28:	460c      	mov	r4, r1
 8000c2a:	6831      	ldr	r1, [r6, #0]
 8000c2c:	4605      	mov	r5, r0
 8000c2e:	b911      	cbnz	r1, 8000c36 <sbrk_aligned+0x12>
 8000c30:	f000 fba4 	bl	800137c <_sbrk_r>
 8000c34:	6030      	str	r0, [r6, #0]
 8000c36:	4621      	mov	r1, r4
 8000c38:	4628      	mov	r0, r5
 8000c3a:	f000 fb9f 	bl	800137c <_sbrk_r>
 8000c3e:	1c43      	adds	r3, r0, #1
 8000c40:	d103      	bne.n	8000c4a <sbrk_aligned+0x26>
 8000c42:	f04f 34ff 	mov.w	r4, #4294967295
 8000c46:	4620      	mov	r0, r4
 8000c48:	bd70      	pop	{r4, r5, r6, pc}
 8000c4a:	1cc4      	adds	r4, r0, #3
 8000c4c:	f024 0403 	bic.w	r4, r4, #3
 8000c50:	42a0      	cmp	r0, r4
 8000c52:	d0f8      	beq.n	8000c46 <sbrk_aligned+0x22>
 8000c54:	1a21      	subs	r1, r4, r0
 8000c56:	4628      	mov	r0, r5
 8000c58:	f000 fb90 	bl	800137c <_sbrk_r>
 8000c5c:	3001      	adds	r0, #1
 8000c5e:	d1f2      	bne.n	8000c46 <sbrk_aligned+0x22>
 8000c60:	e7ef      	b.n	8000c42 <sbrk_aligned+0x1e>
 8000c62:	bf00      	nop
 8000c64:	200018a4 	.word	0x200018a4

08000c68 <_malloc_r>:
 8000c68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000c6c:	1ccd      	adds	r5, r1, #3
 8000c6e:	f025 0503 	bic.w	r5, r5, #3
 8000c72:	3508      	adds	r5, #8
 8000c74:	2d0c      	cmp	r5, #12
 8000c76:	bf38      	it	cc
 8000c78:	250c      	movcc	r5, #12
 8000c7a:	2d00      	cmp	r5, #0
 8000c7c:	4606      	mov	r6, r0
 8000c7e:	db01      	blt.n	8000c84 <_malloc_r+0x1c>
 8000c80:	42a9      	cmp	r1, r5
 8000c82:	d904      	bls.n	8000c8e <_malloc_r+0x26>
 8000c84:	230c      	movs	r3, #12
 8000c86:	6033      	str	r3, [r6, #0]
 8000c88:	2000      	movs	r0, #0
 8000c8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000c8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000d64 <_malloc_r+0xfc>
 8000c92:	f000 f869 	bl	8000d68 <__malloc_lock>
 8000c96:	f8d8 3000 	ldr.w	r3, [r8]
 8000c9a:	461c      	mov	r4, r3
 8000c9c:	bb44      	cbnz	r4, 8000cf0 <_malloc_r+0x88>
 8000c9e:	4629      	mov	r1, r5
 8000ca0:	4630      	mov	r0, r6
 8000ca2:	f7ff ffbf 	bl	8000c24 <sbrk_aligned>
 8000ca6:	1c43      	adds	r3, r0, #1
 8000ca8:	4604      	mov	r4, r0
 8000caa:	d158      	bne.n	8000d5e <_malloc_r+0xf6>
 8000cac:	f8d8 4000 	ldr.w	r4, [r8]
 8000cb0:	4627      	mov	r7, r4
 8000cb2:	2f00      	cmp	r7, #0
 8000cb4:	d143      	bne.n	8000d3e <_malloc_r+0xd6>
 8000cb6:	2c00      	cmp	r4, #0
 8000cb8:	d04b      	beq.n	8000d52 <_malloc_r+0xea>
 8000cba:	6823      	ldr	r3, [r4, #0]
 8000cbc:	4639      	mov	r1, r7
 8000cbe:	4630      	mov	r0, r6
 8000cc0:	eb04 0903 	add.w	r9, r4, r3
 8000cc4:	f000 fb5a 	bl	800137c <_sbrk_r>
 8000cc8:	4581      	cmp	r9, r0
 8000cca:	d142      	bne.n	8000d52 <_malloc_r+0xea>
 8000ccc:	6821      	ldr	r1, [r4, #0]
 8000cce:	1a6d      	subs	r5, r5, r1
 8000cd0:	4629      	mov	r1, r5
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	f7ff ffa6 	bl	8000c24 <sbrk_aligned>
 8000cd8:	3001      	adds	r0, #1
 8000cda:	d03a      	beq.n	8000d52 <_malloc_r+0xea>
 8000cdc:	6823      	ldr	r3, [r4, #0]
 8000cde:	442b      	add	r3, r5
 8000ce0:	6023      	str	r3, [r4, #0]
 8000ce2:	f8d8 3000 	ldr.w	r3, [r8]
 8000ce6:	685a      	ldr	r2, [r3, #4]
 8000ce8:	bb62      	cbnz	r2, 8000d44 <_malloc_r+0xdc>
 8000cea:	f8c8 7000 	str.w	r7, [r8]
 8000cee:	e00f      	b.n	8000d10 <_malloc_r+0xa8>
 8000cf0:	6822      	ldr	r2, [r4, #0]
 8000cf2:	1b52      	subs	r2, r2, r5
 8000cf4:	d420      	bmi.n	8000d38 <_malloc_r+0xd0>
 8000cf6:	2a0b      	cmp	r2, #11
 8000cf8:	d917      	bls.n	8000d2a <_malloc_r+0xc2>
 8000cfa:	1961      	adds	r1, r4, r5
 8000cfc:	42a3      	cmp	r3, r4
 8000cfe:	6025      	str	r5, [r4, #0]
 8000d00:	bf18      	it	ne
 8000d02:	6059      	strne	r1, [r3, #4]
 8000d04:	6863      	ldr	r3, [r4, #4]
 8000d06:	bf08      	it	eq
 8000d08:	f8c8 1000 	streq.w	r1, [r8]
 8000d0c:	5162      	str	r2, [r4, r5]
 8000d0e:	604b      	str	r3, [r1, #4]
 8000d10:	4630      	mov	r0, r6
 8000d12:	f000 f82f 	bl	8000d74 <__malloc_unlock>
 8000d16:	f104 000b 	add.w	r0, r4, #11
 8000d1a:	1d23      	adds	r3, r4, #4
 8000d1c:	f020 0007 	bic.w	r0, r0, #7
 8000d20:	1ac2      	subs	r2, r0, r3
 8000d22:	bf1c      	itt	ne
 8000d24:	1a1b      	subne	r3, r3, r0
 8000d26:	50a3      	strne	r3, [r4, r2]
 8000d28:	e7af      	b.n	8000c8a <_malloc_r+0x22>
 8000d2a:	6862      	ldr	r2, [r4, #4]
 8000d2c:	42a3      	cmp	r3, r4
 8000d2e:	bf0c      	ite	eq
 8000d30:	f8c8 2000 	streq.w	r2, [r8]
 8000d34:	605a      	strne	r2, [r3, #4]
 8000d36:	e7eb      	b.n	8000d10 <_malloc_r+0xa8>
 8000d38:	4623      	mov	r3, r4
 8000d3a:	6864      	ldr	r4, [r4, #4]
 8000d3c:	e7ae      	b.n	8000c9c <_malloc_r+0x34>
 8000d3e:	463c      	mov	r4, r7
 8000d40:	687f      	ldr	r7, [r7, #4]
 8000d42:	e7b6      	b.n	8000cb2 <_malloc_r+0x4a>
 8000d44:	461a      	mov	r2, r3
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	42a3      	cmp	r3, r4
 8000d4a:	d1fb      	bne.n	8000d44 <_malloc_r+0xdc>
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	6053      	str	r3, [r2, #4]
 8000d50:	e7de      	b.n	8000d10 <_malloc_r+0xa8>
 8000d52:	230c      	movs	r3, #12
 8000d54:	6033      	str	r3, [r6, #0]
 8000d56:	4630      	mov	r0, r6
 8000d58:	f000 f80c 	bl	8000d74 <__malloc_unlock>
 8000d5c:	e794      	b.n	8000c88 <_malloc_r+0x20>
 8000d5e:	6005      	str	r5, [r0, #0]
 8000d60:	e7d6      	b.n	8000d10 <_malloc_r+0xa8>
 8000d62:	bf00      	nop
 8000d64:	200018a8 	.word	0x200018a8

08000d68 <__malloc_lock>:
 8000d68:	4801      	ldr	r0, [pc, #4]	@ (8000d70 <__malloc_lock+0x8>)
 8000d6a:	f7ff bf0f 	b.w	8000b8c <__retarget_lock_acquire_recursive>
 8000d6e:	bf00      	nop
 8000d70:	200018a0 	.word	0x200018a0

08000d74 <__malloc_unlock>:
 8000d74:	4801      	ldr	r0, [pc, #4]	@ (8000d7c <__malloc_unlock+0x8>)
 8000d76:	f7ff bf0a 	b.w	8000b8e <__retarget_lock_release_recursive>
 8000d7a:	bf00      	nop
 8000d7c:	200018a0 	.word	0x200018a0

08000d80 <__ssputs_r>:
 8000d80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d84:	688e      	ldr	r6, [r1, #8]
 8000d86:	461f      	mov	r7, r3
 8000d88:	42be      	cmp	r6, r7
 8000d8a:	680b      	ldr	r3, [r1, #0]
 8000d8c:	4682      	mov	sl, r0
 8000d8e:	460c      	mov	r4, r1
 8000d90:	4690      	mov	r8, r2
 8000d92:	d82d      	bhi.n	8000df0 <__ssputs_r+0x70>
 8000d94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000d98:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8000d9c:	d026      	beq.n	8000dec <__ssputs_r+0x6c>
 8000d9e:	6965      	ldr	r5, [r4, #20]
 8000da0:	6909      	ldr	r1, [r1, #16]
 8000da2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000da6:	eba3 0901 	sub.w	r9, r3, r1
 8000daa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000dae:	1c7b      	adds	r3, r7, #1
 8000db0:	444b      	add	r3, r9
 8000db2:	106d      	asrs	r5, r5, #1
 8000db4:	429d      	cmp	r5, r3
 8000db6:	bf38      	it	cc
 8000db8:	461d      	movcc	r5, r3
 8000dba:	0553      	lsls	r3, r2, #21
 8000dbc:	d527      	bpl.n	8000e0e <__ssputs_r+0x8e>
 8000dbe:	4629      	mov	r1, r5
 8000dc0:	f7ff ff52 	bl	8000c68 <_malloc_r>
 8000dc4:	4606      	mov	r6, r0
 8000dc6:	b360      	cbz	r0, 8000e22 <__ssputs_r+0xa2>
 8000dc8:	6921      	ldr	r1, [r4, #16]
 8000dca:	464a      	mov	r2, r9
 8000dcc:	f000 fae6 	bl	800139c <memcpy>
 8000dd0:	89a3      	ldrh	r3, [r4, #12]
 8000dd2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000dd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000dda:	81a3      	strh	r3, [r4, #12]
 8000ddc:	6126      	str	r6, [r4, #16]
 8000dde:	6165      	str	r5, [r4, #20]
 8000de0:	444e      	add	r6, r9
 8000de2:	eba5 0509 	sub.w	r5, r5, r9
 8000de6:	6026      	str	r6, [r4, #0]
 8000de8:	60a5      	str	r5, [r4, #8]
 8000dea:	463e      	mov	r6, r7
 8000dec:	42be      	cmp	r6, r7
 8000dee:	d900      	bls.n	8000df2 <__ssputs_r+0x72>
 8000df0:	463e      	mov	r6, r7
 8000df2:	6820      	ldr	r0, [r4, #0]
 8000df4:	4632      	mov	r2, r6
 8000df6:	4641      	mov	r1, r8
 8000df8:	f000 faa6 	bl	8001348 <memmove>
 8000dfc:	68a3      	ldr	r3, [r4, #8]
 8000dfe:	1b9b      	subs	r3, r3, r6
 8000e00:	60a3      	str	r3, [r4, #8]
 8000e02:	6823      	ldr	r3, [r4, #0]
 8000e04:	4433      	add	r3, r6
 8000e06:	6023      	str	r3, [r4, #0]
 8000e08:	2000      	movs	r0, #0
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	462a      	mov	r2, r5
 8000e10:	f000 fad2 	bl	80013b8 <_realloc_r>
 8000e14:	4606      	mov	r6, r0
 8000e16:	2800      	cmp	r0, #0
 8000e18:	d1e0      	bne.n	8000ddc <__ssputs_r+0x5c>
 8000e1a:	6921      	ldr	r1, [r4, #16]
 8000e1c:	4650      	mov	r0, sl
 8000e1e:	f7ff feb7 	bl	8000b90 <_free_r>
 8000e22:	230c      	movs	r3, #12
 8000e24:	f8ca 3000 	str.w	r3, [sl]
 8000e28:	89a3      	ldrh	r3, [r4, #12]
 8000e2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e2e:	81a3      	strh	r3, [r4, #12]
 8000e30:	f04f 30ff 	mov.w	r0, #4294967295
 8000e34:	e7e9      	b.n	8000e0a <__ssputs_r+0x8a>
	...

08000e38 <_svfiprintf_r>:
 8000e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e3c:	4698      	mov	r8, r3
 8000e3e:	898b      	ldrh	r3, [r1, #12]
 8000e40:	061b      	lsls	r3, r3, #24
 8000e42:	b09d      	sub	sp, #116	@ 0x74
 8000e44:	4607      	mov	r7, r0
 8000e46:	460d      	mov	r5, r1
 8000e48:	4614      	mov	r4, r2
 8000e4a:	d510      	bpl.n	8000e6e <_svfiprintf_r+0x36>
 8000e4c:	690b      	ldr	r3, [r1, #16]
 8000e4e:	b973      	cbnz	r3, 8000e6e <_svfiprintf_r+0x36>
 8000e50:	2140      	movs	r1, #64	@ 0x40
 8000e52:	f7ff ff09 	bl	8000c68 <_malloc_r>
 8000e56:	6028      	str	r0, [r5, #0]
 8000e58:	6128      	str	r0, [r5, #16]
 8000e5a:	b930      	cbnz	r0, 8000e6a <_svfiprintf_r+0x32>
 8000e5c:	230c      	movs	r3, #12
 8000e5e:	603b      	str	r3, [r7, #0]
 8000e60:	f04f 30ff 	mov.w	r0, #4294967295
 8000e64:	b01d      	add	sp, #116	@ 0x74
 8000e66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000e6a:	2340      	movs	r3, #64	@ 0x40
 8000e6c:	616b      	str	r3, [r5, #20]
 8000e6e:	2300      	movs	r3, #0
 8000e70:	9309      	str	r3, [sp, #36]	@ 0x24
 8000e72:	2320      	movs	r3, #32
 8000e74:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000e78:	f8cd 800c 	str.w	r8, [sp, #12]
 8000e7c:	2330      	movs	r3, #48	@ 0x30
 8000e7e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800101c <_svfiprintf_r+0x1e4>
 8000e82:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8000e86:	f04f 0901 	mov.w	r9, #1
 8000e8a:	4623      	mov	r3, r4
 8000e8c:	469a      	mov	sl, r3
 8000e8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000e92:	b10a      	cbz	r2, 8000e98 <_svfiprintf_r+0x60>
 8000e94:	2a25      	cmp	r2, #37	@ 0x25
 8000e96:	d1f9      	bne.n	8000e8c <_svfiprintf_r+0x54>
 8000e98:	ebba 0b04 	subs.w	fp, sl, r4
 8000e9c:	d00b      	beq.n	8000eb6 <_svfiprintf_r+0x7e>
 8000e9e:	465b      	mov	r3, fp
 8000ea0:	4622      	mov	r2, r4
 8000ea2:	4629      	mov	r1, r5
 8000ea4:	4638      	mov	r0, r7
 8000ea6:	f7ff ff6b 	bl	8000d80 <__ssputs_r>
 8000eaa:	3001      	adds	r0, #1
 8000eac:	f000 80a7 	beq.w	8000ffe <_svfiprintf_r+0x1c6>
 8000eb0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000eb2:	445a      	add	r2, fp
 8000eb4:	9209      	str	r2, [sp, #36]	@ 0x24
 8000eb6:	f89a 3000 	ldrb.w	r3, [sl]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	f000 809f 	beq.w	8000ffe <_svfiprintf_r+0x1c6>
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	f04f 32ff 	mov.w	r2, #4294967295
 8000ec6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000eca:	f10a 0a01 	add.w	sl, sl, #1
 8000ece:	9304      	str	r3, [sp, #16]
 8000ed0:	9307      	str	r3, [sp, #28]
 8000ed2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8000ed6:	931a      	str	r3, [sp, #104]	@ 0x68
 8000ed8:	4654      	mov	r4, sl
 8000eda:	2205      	movs	r2, #5
 8000edc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000ee0:	484e      	ldr	r0, [pc, #312]	@ (800101c <_svfiprintf_r+0x1e4>)
 8000ee2:	f7ff f985 	bl	80001f0 <memchr>
 8000ee6:	9a04      	ldr	r2, [sp, #16]
 8000ee8:	b9d8      	cbnz	r0, 8000f22 <_svfiprintf_r+0xea>
 8000eea:	06d0      	lsls	r0, r2, #27
 8000eec:	bf44      	itt	mi
 8000eee:	2320      	movmi	r3, #32
 8000ef0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000ef4:	0711      	lsls	r1, r2, #28
 8000ef6:	bf44      	itt	mi
 8000ef8:	232b      	movmi	r3, #43	@ 0x2b
 8000efa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000efe:	f89a 3000 	ldrb.w	r3, [sl]
 8000f02:	2b2a      	cmp	r3, #42	@ 0x2a
 8000f04:	d015      	beq.n	8000f32 <_svfiprintf_r+0xfa>
 8000f06:	9a07      	ldr	r2, [sp, #28]
 8000f08:	4654      	mov	r4, sl
 8000f0a:	2000      	movs	r0, #0
 8000f0c:	f04f 0c0a 	mov.w	ip, #10
 8000f10:	4621      	mov	r1, r4
 8000f12:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000f16:	3b30      	subs	r3, #48	@ 0x30
 8000f18:	2b09      	cmp	r3, #9
 8000f1a:	d94b      	bls.n	8000fb4 <_svfiprintf_r+0x17c>
 8000f1c:	b1b0      	cbz	r0, 8000f4c <_svfiprintf_r+0x114>
 8000f1e:	9207      	str	r2, [sp, #28]
 8000f20:	e014      	b.n	8000f4c <_svfiprintf_r+0x114>
 8000f22:	eba0 0308 	sub.w	r3, r0, r8
 8000f26:	fa09 f303 	lsl.w	r3, r9, r3
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	9304      	str	r3, [sp, #16]
 8000f2e:	46a2      	mov	sl, r4
 8000f30:	e7d2      	b.n	8000ed8 <_svfiprintf_r+0xa0>
 8000f32:	9b03      	ldr	r3, [sp, #12]
 8000f34:	1d19      	adds	r1, r3, #4
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	9103      	str	r1, [sp, #12]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	bfbb      	ittet	lt
 8000f3e:	425b      	neglt	r3, r3
 8000f40:	f042 0202 	orrlt.w	r2, r2, #2
 8000f44:	9307      	strge	r3, [sp, #28]
 8000f46:	9307      	strlt	r3, [sp, #28]
 8000f48:	bfb8      	it	lt
 8000f4a:	9204      	strlt	r2, [sp, #16]
 8000f4c:	7823      	ldrb	r3, [r4, #0]
 8000f4e:	2b2e      	cmp	r3, #46	@ 0x2e
 8000f50:	d10a      	bne.n	8000f68 <_svfiprintf_r+0x130>
 8000f52:	7863      	ldrb	r3, [r4, #1]
 8000f54:	2b2a      	cmp	r3, #42	@ 0x2a
 8000f56:	d132      	bne.n	8000fbe <_svfiprintf_r+0x186>
 8000f58:	9b03      	ldr	r3, [sp, #12]
 8000f5a:	1d1a      	adds	r2, r3, #4
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	9203      	str	r2, [sp, #12]
 8000f60:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8000f64:	3402      	adds	r4, #2
 8000f66:	9305      	str	r3, [sp, #20]
 8000f68:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800102c <_svfiprintf_r+0x1f4>
 8000f6c:	7821      	ldrb	r1, [r4, #0]
 8000f6e:	2203      	movs	r2, #3
 8000f70:	4650      	mov	r0, sl
 8000f72:	f7ff f93d 	bl	80001f0 <memchr>
 8000f76:	b138      	cbz	r0, 8000f88 <_svfiprintf_r+0x150>
 8000f78:	9b04      	ldr	r3, [sp, #16]
 8000f7a:	eba0 000a 	sub.w	r0, r0, sl
 8000f7e:	2240      	movs	r2, #64	@ 0x40
 8000f80:	4082      	lsls	r2, r0
 8000f82:	4313      	orrs	r3, r2
 8000f84:	3401      	adds	r4, #1
 8000f86:	9304      	str	r3, [sp, #16]
 8000f88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000f8c:	4824      	ldr	r0, [pc, #144]	@ (8001020 <_svfiprintf_r+0x1e8>)
 8000f8e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8000f92:	2206      	movs	r2, #6
 8000f94:	f7ff f92c 	bl	80001f0 <memchr>
 8000f98:	2800      	cmp	r0, #0
 8000f9a:	d036      	beq.n	800100a <_svfiprintf_r+0x1d2>
 8000f9c:	4b21      	ldr	r3, [pc, #132]	@ (8001024 <_svfiprintf_r+0x1ec>)
 8000f9e:	bb1b      	cbnz	r3, 8000fe8 <_svfiprintf_r+0x1b0>
 8000fa0:	9b03      	ldr	r3, [sp, #12]
 8000fa2:	3307      	adds	r3, #7
 8000fa4:	f023 0307 	bic.w	r3, r3, #7
 8000fa8:	3308      	adds	r3, #8
 8000faa:	9303      	str	r3, [sp, #12]
 8000fac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000fae:	4433      	add	r3, r6
 8000fb0:	9309      	str	r3, [sp, #36]	@ 0x24
 8000fb2:	e76a      	b.n	8000e8a <_svfiprintf_r+0x52>
 8000fb4:	fb0c 3202 	mla	r2, ip, r2, r3
 8000fb8:	460c      	mov	r4, r1
 8000fba:	2001      	movs	r0, #1
 8000fbc:	e7a8      	b.n	8000f10 <_svfiprintf_r+0xd8>
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	3401      	adds	r4, #1
 8000fc2:	9305      	str	r3, [sp, #20]
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	f04f 0c0a 	mov.w	ip, #10
 8000fca:	4620      	mov	r0, r4
 8000fcc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000fd0:	3a30      	subs	r2, #48	@ 0x30
 8000fd2:	2a09      	cmp	r2, #9
 8000fd4:	d903      	bls.n	8000fde <_svfiprintf_r+0x1a6>
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d0c6      	beq.n	8000f68 <_svfiprintf_r+0x130>
 8000fda:	9105      	str	r1, [sp, #20]
 8000fdc:	e7c4      	b.n	8000f68 <_svfiprintf_r+0x130>
 8000fde:	fb0c 2101 	mla	r1, ip, r1, r2
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	e7f0      	b.n	8000fca <_svfiprintf_r+0x192>
 8000fe8:	ab03      	add	r3, sp, #12
 8000fea:	9300      	str	r3, [sp, #0]
 8000fec:	462a      	mov	r2, r5
 8000fee:	4b0e      	ldr	r3, [pc, #56]	@ (8001028 <_svfiprintf_r+0x1f0>)
 8000ff0:	a904      	add	r1, sp, #16
 8000ff2:	4638      	mov	r0, r7
 8000ff4:	f3af 8000 	nop.w
 8000ff8:	1c42      	adds	r2, r0, #1
 8000ffa:	4606      	mov	r6, r0
 8000ffc:	d1d6      	bne.n	8000fac <_svfiprintf_r+0x174>
 8000ffe:	89ab      	ldrh	r3, [r5, #12]
 8001000:	065b      	lsls	r3, r3, #25
 8001002:	f53f af2d 	bmi.w	8000e60 <_svfiprintf_r+0x28>
 8001006:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001008:	e72c      	b.n	8000e64 <_svfiprintf_r+0x2c>
 800100a:	ab03      	add	r3, sp, #12
 800100c:	9300      	str	r3, [sp, #0]
 800100e:	462a      	mov	r2, r5
 8001010:	4b05      	ldr	r3, [pc, #20]	@ (8001028 <_svfiprintf_r+0x1f0>)
 8001012:	a904      	add	r1, sp, #16
 8001014:	4638      	mov	r0, r7
 8001016:	f000 f879 	bl	800110c <_printf_i>
 800101a:	e7ed      	b.n	8000ff8 <_svfiprintf_r+0x1c0>
 800101c:	080014a3 	.word	0x080014a3
 8001020:	080014ad 	.word	0x080014ad
 8001024:	00000000 	.word	0x00000000
 8001028:	08000d81 	.word	0x08000d81
 800102c:	080014a9 	.word	0x080014a9

08001030 <_printf_common>:
 8001030:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001034:	4616      	mov	r6, r2
 8001036:	4698      	mov	r8, r3
 8001038:	688a      	ldr	r2, [r1, #8]
 800103a:	690b      	ldr	r3, [r1, #16]
 800103c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001040:	4293      	cmp	r3, r2
 8001042:	bfb8      	it	lt
 8001044:	4613      	movlt	r3, r2
 8001046:	6033      	str	r3, [r6, #0]
 8001048:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800104c:	4607      	mov	r7, r0
 800104e:	460c      	mov	r4, r1
 8001050:	b10a      	cbz	r2, 8001056 <_printf_common+0x26>
 8001052:	3301      	adds	r3, #1
 8001054:	6033      	str	r3, [r6, #0]
 8001056:	6823      	ldr	r3, [r4, #0]
 8001058:	0699      	lsls	r1, r3, #26
 800105a:	bf42      	ittt	mi
 800105c:	6833      	ldrmi	r3, [r6, #0]
 800105e:	3302      	addmi	r3, #2
 8001060:	6033      	strmi	r3, [r6, #0]
 8001062:	6825      	ldr	r5, [r4, #0]
 8001064:	f015 0506 	ands.w	r5, r5, #6
 8001068:	d106      	bne.n	8001078 <_printf_common+0x48>
 800106a:	f104 0a19 	add.w	sl, r4, #25
 800106e:	68e3      	ldr	r3, [r4, #12]
 8001070:	6832      	ldr	r2, [r6, #0]
 8001072:	1a9b      	subs	r3, r3, r2
 8001074:	42ab      	cmp	r3, r5
 8001076:	dc26      	bgt.n	80010c6 <_printf_common+0x96>
 8001078:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800107c:	6822      	ldr	r2, [r4, #0]
 800107e:	3b00      	subs	r3, #0
 8001080:	bf18      	it	ne
 8001082:	2301      	movne	r3, #1
 8001084:	0692      	lsls	r2, r2, #26
 8001086:	d42b      	bmi.n	80010e0 <_printf_common+0xb0>
 8001088:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800108c:	4641      	mov	r1, r8
 800108e:	4638      	mov	r0, r7
 8001090:	47c8      	blx	r9
 8001092:	3001      	adds	r0, #1
 8001094:	d01e      	beq.n	80010d4 <_printf_common+0xa4>
 8001096:	6823      	ldr	r3, [r4, #0]
 8001098:	6922      	ldr	r2, [r4, #16]
 800109a:	f003 0306 	and.w	r3, r3, #6
 800109e:	2b04      	cmp	r3, #4
 80010a0:	bf02      	ittt	eq
 80010a2:	68e5      	ldreq	r5, [r4, #12]
 80010a4:	6833      	ldreq	r3, [r6, #0]
 80010a6:	1aed      	subeq	r5, r5, r3
 80010a8:	68a3      	ldr	r3, [r4, #8]
 80010aa:	bf0c      	ite	eq
 80010ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80010b0:	2500      	movne	r5, #0
 80010b2:	4293      	cmp	r3, r2
 80010b4:	bfc4      	itt	gt
 80010b6:	1a9b      	subgt	r3, r3, r2
 80010b8:	18ed      	addgt	r5, r5, r3
 80010ba:	2600      	movs	r6, #0
 80010bc:	341a      	adds	r4, #26
 80010be:	42b5      	cmp	r5, r6
 80010c0:	d11a      	bne.n	80010f8 <_printf_common+0xc8>
 80010c2:	2000      	movs	r0, #0
 80010c4:	e008      	b.n	80010d8 <_printf_common+0xa8>
 80010c6:	2301      	movs	r3, #1
 80010c8:	4652      	mov	r2, sl
 80010ca:	4641      	mov	r1, r8
 80010cc:	4638      	mov	r0, r7
 80010ce:	47c8      	blx	r9
 80010d0:	3001      	adds	r0, #1
 80010d2:	d103      	bne.n	80010dc <_printf_common+0xac>
 80010d4:	f04f 30ff 	mov.w	r0, #4294967295
 80010d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010dc:	3501      	adds	r5, #1
 80010de:	e7c6      	b.n	800106e <_printf_common+0x3e>
 80010e0:	18e1      	adds	r1, r4, r3
 80010e2:	1c5a      	adds	r2, r3, #1
 80010e4:	2030      	movs	r0, #48	@ 0x30
 80010e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80010ea:	4422      	add	r2, r4
 80010ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80010f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80010f4:	3302      	adds	r3, #2
 80010f6:	e7c7      	b.n	8001088 <_printf_common+0x58>
 80010f8:	2301      	movs	r3, #1
 80010fa:	4622      	mov	r2, r4
 80010fc:	4641      	mov	r1, r8
 80010fe:	4638      	mov	r0, r7
 8001100:	47c8      	blx	r9
 8001102:	3001      	adds	r0, #1
 8001104:	d0e6      	beq.n	80010d4 <_printf_common+0xa4>
 8001106:	3601      	adds	r6, #1
 8001108:	e7d9      	b.n	80010be <_printf_common+0x8e>
	...

0800110c <_printf_i>:
 800110c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001110:	7e0f      	ldrb	r7, [r1, #24]
 8001112:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001114:	2f78      	cmp	r7, #120	@ 0x78
 8001116:	4691      	mov	r9, r2
 8001118:	4680      	mov	r8, r0
 800111a:	460c      	mov	r4, r1
 800111c:	469a      	mov	sl, r3
 800111e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001122:	d807      	bhi.n	8001134 <_printf_i+0x28>
 8001124:	2f62      	cmp	r7, #98	@ 0x62
 8001126:	d80a      	bhi.n	800113e <_printf_i+0x32>
 8001128:	2f00      	cmp	r7, #0
 800112a:	f000 80d1 	beq.w	80012d0 <_printf_i+0x1c4>
 800112e:	2f58      	cmp	r7, #88	@ 0x58
 8001130:	f000 80b8 	beq.w	80012a4 <_printf_i+0x198>
 8001134:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001138:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800113c:	e03a      	b.n	80011b4 <_printf_i+0xa8>
 800113e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001142:	2b15      	cmp	r3, #21
 8001144:	d8f6      	bhi.n	8001134 <_printf_i+0x28>
 8001146:	a101      	add	r1, pc, #4	@ (adr r1, 800114c <_printf_i+0x40>)
 8001148:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800114c:	080011a5 	.word	0x080011a5
 8001150:	080011b9 	.word	0x080011b9
 8001154:	08001135 	.word	0x08001135
 8001158:	08001135 	.word	0x08001135
 800115c:	08001135 	.word	0x08001135
 8001160:	08001135 	.word	0x08001135
 8001164:	080011b9 	.word	0x080011b9
 8001168:	08001135 	.word	0x08001135
 800116c:	08001135 	.word	0x08001135
 8001170:	08001135 	.word	0x08001135
 8001174:	08001135 	.word	0x08001135
 8001178:	080012b7 	.word	0x080012b7
 800117c:	080011e3 	.word	0x080011e3
 8001180:	08001271 	.word	0x08001271
 8001184:	08001135 	.word	0x08001135
 8001188:	08001135 	.word	0x08001135
 800118c:	080012d9 	.word	0x080012d9
 8001190:	08001135 	.word	0x08001135
 8001194:	080011e3 	.word	0x080011e3
 8001198:	08001135 	.word	0x08001135
 800119c:	08001135 	.word	0x08001135
 80011a0:	08001279 	.word	0x08001279
 80011a4:	6833      	ldr	r3, [r6, #0]
 80011a6:	1d1a      	adds	r2, r3, #4
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	6032      	str	r2, [r6, #0]
 80011ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80011b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80011b4:	2301      	movs	r3, #1
 80011b6:	e09c      	b.n	80012f2 <_printf_i+0x1e6>
 80011b8:	6833      	ldr	r3, [r6, #0]
 80011ba:	6820      	ldr	r0, [r4, #0]
 80011bc:	1d19      	adds	r1, r3, #4
 80011be:	6031      	str	r1, [r6, #0]
 80011c0:	0606      	lsls	r6, r0, #24
 80011c2:	d501      	bpl.n	80011c8 <_printf_i+0xbc>
 80011c4:	681d      	ldr	r5, [r3, #0]
 80011c6:	e003      	b.n	80011d0 <_printf_i+0xc4>
 80011c8:	0645      	lsls	r5, r0, #25
 80011ca:	d5fb      	bpl.n	80011c4 <_printf_i+0xb8>
 80011cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80011d0:	2d00      	cmp	r5, #0
 80011d2:	da03      	bge.n	80011dc <_printf_i+0xd0>
 80011d4:	232d      	movs	r3, #45	@ 0x2d
 80011d6:	426d      	negs	r5, r5
 80011d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80011dc:	4858      	ldr	r0, [pc, #352]	@ (8001340 <_printf_i+0x234>)
 80011de:	230a      	movs	r3, #10
 80011e0:	e011      	b.n	8001206 <_printf_i+0xfa>
 80011e2:	6821      	ldr	r1, [r4, #0]
 80011e4:	6833      	ldr	r3, [r6, #0]
 80011e6:	0608      	lsls	r0, r1, #24
 80011e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80011ec:	d402      	bmi.n	80011f4 <_printf_i+0xe8>
 80011ee:	0649      	lsls	r1, r1, #25
 80011f0:	bf48      	it	mi
 80011f2:	b2ad      	uxthmi	r5, r5
 80011f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80011f6:	4852      	ldr	r0, [pc, #328]	@ (8001340 <_printf_i+0x234>)
 80011f8:	6033      	str	r3, [r6, #0]
 80011fa:	bf14      	ite	ne
 80011fc:	230a      	movne	r3, #10
 80011fe:	2308      	moveq	r3, #8
 8001200:	2100      	movs	r1, #0
 8001202:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001206:	6866      	ldr	r6, [r4, #4]
 8001208:	60a6      	str	r6, [r4, #8]
 800120a:	2e00      	cmp	r6, #0
 800120c:	db05      	blt.n	800121a <_printf_i+0x10e>
 800120e:	6821      	ldr	r1, [r4, #0]
 8001210:	432e      	orrs	r6, r5
 8001212:	f021 0104 	bic.w	r1, r1, #4
 8001216:	6021      	str	r1, [r4, #0]
 8001218:	d04b      	beq.n	80012b2 <_printf_i+0x1a6>
 800121a:	4616      	mov	r6, r2
 800121c:	fbb5 f1f3 	udiv	r1, r5, r3
 8001220:	fb03 5711 	mls	r7, r3, r1, r5
 8001224:	5dc7      	ldrb	r7, [r0, r7]
 8001226:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800122a:	462f      	mov	r7, r5
 800122c:	42bb      	cmp	r3, r7
 800122e:	460d      	mov	r5, r1
 8001230:	d9f4      	bls.n	800121c <_printf_i+0x110>
 8001232:	2b08      	cmp	r3, #8
 8001234:	d10b      	bne.n	800124e <_printf_i+0x142>
 8001236:	6823      	ldr	r3, [r4, #0]
 8001238:	07df      	lsls	r7, r3, #31
 800123a:	d508      	bpl.n	800124e <_printf_i+0x142>
 800123c:	6923      	ldr	r3, [r4, #16]
 800123e:	6861      	ldr	r1, [r4, #4]
 8001240:	4299      	cmp	r1, r3
 8001242:	bfde      	ittt	le
 8001244:	2330      	movle	r3, #48	@ 0x30
 8001246:	f806 3c01 	strble.w	r3, [r6, #-1]
 800124a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800124e:	1b92      	subs	r2, r2, r6
 8001250:	6122      	str	r2, [r4, #16]
 8001252:	f8cd a000 	str.w	sl, [sp]
 8001256:	464b      	mov	r3, r9
 8001258:	aa03      	add	r2, sp, #12
 800125a:	4621      	mov	r1, r4
 800125c:	4640      	mov	r0, r8
 800125e:	f7ff fee7 	bl	8001030 <_printf_common>
 8001262:	3001      	adds	r0, #1
 8001264:	d14a      	bne.n	80012fc <_printf_i+0x1f0>
 8001266:	f04f 30ff 	mov.w	r0, #4294967295
 800126a:	b004      	add	sp, #16
 800126c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001270:	6823      	ldr	r3, [r4, #0]
 8001272:	f043 0320 	orr.w	r3, r3, #32
 8001276:	6023      	str	r3, [r4, #0]
 8001278:	4832      	ldr	r0, [pc, #200]	@ (8001344 <_printf_i+0x238>)
 800127a:	2778      	movs	r7, #120	@ 0x78
 800127c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001280:	6823      	ldr	r3, [r4, #0]
 8001282:	6831      	ldr	r1, [r6, #0]
 8001284:	061f      	lsls	r7, r3, #24
 8001286:	f851 5b04 	ldr.w	r5, [r1], #4
 800128a:	d402      	bmi.n	8001292 <_printf_i+0x186>
 800128c:	065f      	lsls	r7, r3, #25
 800128e:	bf48      	it	mi
 8001290:	b2ad      	uxthmi	r5, r5
 8001292:	6031      	str	r1, [r6, #0]
 8001294:	07d9      	lsls	r1, r3, #31
 8001296:	bf44      	itt	mi
 8001298:	f043 0320 	orrmi.w	r3, r3, #32
 800129c:	6023      	strmi	r3, [r4, #0]
 800129e:	b11d      	cbz	r5, 80012a8 <_printf_i+0x19c>
 80012a0:	2310      	movs	r3, #16
 80012a2:	e7ad      	b.n	8001200 <_printf_i+0xf4>
 80012a4:	4826      	ldr	r0, [pc, #152]	@ (8001340 <_printf_i+0x234>)
 80012a6:	e7e9      	b.n	800127c <_printf_i+0x170>
 80012a8:	6823      	ldr	r3, [r4, #0]
 80012aa:	f023 0320 	bic.w	r3, r3, #32
 80012ae:	6023      	str	r3, [r4, #0]
 80012b0:	e7f6      	b.n	80012a0 <_printf_i+0x194>
 80012b2:	4616      	mov	r6, r2
 80012b4:	e7bd      	b.n	8001232 <_printf_i+0x126>
 80012b6:	6833      	ldr	r3, [r6, #0]
 80012b8:	6825      	ldr	r5, [r4, #0]
 80012ba:	6961      	ldr	r1, [r4, #20]
 80012bc:	1d18      	adds	r0, r3, #4
 80012be:	6030      	str	r0, [r6, #0]
 80012c0:	062e      	lsls	r6, r5, #24
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	d501      	bpl.n	80012ca <_printf_i+0x1be>
 80012c6:	6019      	str	r1, [r3, #0]
 80012c8:	e002      	b.n	80012d0 <_printf_i+0x1c4>
 80012ca:	0668      	lsls	r0, r5, #25
 80012cc:	d5fb      	bpl.n	80012c6 <_printf_i+0x1ba>
 80012ce:	8019      	strh	r1, [r3, #0]
 80012d0:	2300      	movs	r3, #0
 80012d2:	6123      	str	r3, [r4, #16]
 80012d4:	4616      	mov	r6, r2
 80012d6:	e7bc      	b.n	8001252 <_printf_i+0x146>
 80012d8:	6833      	ldr	r3, [r6, #0]
 80012da:	1d1a      	adds	r2, r3, #4
 80012dc:	6032      	str	r2, [r6, #0]
 80012de:	681e      	ldr	r6, [r3, #0]
 80012e0:	6862      	ldr	r2, [r4, #4]
 80012e2:	2100      	movs	r1, #0
 80012e4:	4630      	mov	r0, r6
 80012e6:	f7fe ff83 	bl	80001f0 <memchr>
 80012ea:	b108      	cbz	r0, 80012f0 <_printf_i+0x1e4>
 80012ec:	1b80      	subs	r0, r0, r6
 80012ee:	6060      	str	r0, [r4, #4]
 80012f0:	6863      	ldr	r3, [r4, #4]
 80012f2:	6123      	str	r3, [r4, #16]
 80012f4:	2300      	movs	r3, #0
 80012f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80012fa:	e7aa      	b.n	8001252 <_printf_i+0x146>
 80012fc:	6923      	ldr	r3, [r4, #16]
 80012fe:	4632      	mov	r2, r6
 8001300:	4649      	mov	r1, r9
 8001302:	4640      	mov	r0, r8
 8001304:	47d0      	blx	sl
 8001306:	3001      	adds	r0, #1
 8001308:	d0ad      	beq.n	8001266 <_printf_i+0x15a>
 800130a:	6823      	ldr	r3, [r4, #0]
 800130c:	079b      	lsls	r3, r3, #30
 800130e:	d413      	bmi.n	8001338 <_printf_i+0x22c>
 8001310:	68e0      	ldr	r0, [r4, #12]
 8001312:	9b03      	ldr	r3, [sp, #12]
 8001314:	4298      	cmp	r0, r3
 8001316:	bfb8      	it	lt
 8001318:	4618      	movlt	r0, r3
 800131a:	e7a6      	b.n	800126a <_printf_i+0x15e>
 800131c:	2301      	movs	r3, #1
 800131e:	4632      	mov	r2, r6
 8001320:	4649      	mov	r1, r9
 8001322:	4640      	mov	r0, r8
 8001324:	47d0      	blx	sl
 8001326:	3001      	adds	r0, #1
 8001328:	d09d      	beq.n	8001266 <_printf_i+0x15a>
 800132a:	3501      	adds	r5, #1
 800132c:	68e3      	ldr	r3, [r4, #12]
 800132e:	9903      	ldr	r1, [sp, #12]
 8001330:	1a5b      	subs	r3, r3, r1
 8001332:	42ab      	cmp	r3, r5
 8001334:	dcf2      	bgt.n	800131c <_printf_i+0x210>
 8001336:	e7eb      	b.n	8001310 <_printf_i+0x204>
 8001338:	2500      	movs	r5, #0
 800133a:	f104 0619 	add.w	r6, r4, #25
 800133e:	e7f5      	b.n	800132c <_printf_i+0x220>
 8001340:	080014b4 	.word	0x080014b4
 8001344:	080014c5 	.word	0x080014c5

08001348 <memmove>:
 8001348:	4288      	cmp	r0, r1
 800134a:	b510      	push	{r4, lr}
 800134c:	eb01 0402 	add.w	r4, r1, r2
 8001350:	d902      	bls.n	8001358 <memmove+0x10>
 8001352:	4284      	cmp	r4, r0
 8001354:	4623      	mov	r3, r4
 8001356:	d807      	bhi.n	8001368 <memmove+0x20>
 8001358:	1e43      	subs	r3, r0, #1
 800135a:	42a1      	cmp	r1, r4
 800135c:	d008      	beq.n	8001370 <memmove+0x28>
 800135e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001362:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001366:	e7f8      	b.n	800135a <memmove+0x12>
 8001368:	4402      	add	r2, r0
 800136a:	4601      	mov	r1, r0
 800136c:	428a      	cmp	r2, r1
 800136e:	d100      	bne.n	8001372 <memmove+0x2a>
 8001370:	bd10      	pop	{r4, pc}
 8001372:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001376:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800137a:	e7f7      	b.n	800136c <memmove+0x24>

0800137c <_sbrk_r>:
 800137c:	b538      	push	{r3, r4, r5, lr}
 800137e:	4d06      	ldr	r5, [pc, #24]	@ (8001398 <_sbrk_r+0x1c>)
 8001380:	2300      	movs	r3, #0
 8001382:	4604      	mov	r4, r0
 8001384:	4608      	mov	r0, r1
 8001386:	602b      	str	r3, [r5, #0]
 8001388:	f7ff f9c0 	bl	800070c <_sbrk>
 800138c:	1c43      	adds	r3, r0, #1
 800138e:	d102      	bne.n	8001396 <_sbrk_r+0x1a>
 8001390:	682b      	ldr	r3, [r5, #0]
 8001392:	b103      	cbz	r3, 8001396 <_sbrk_r+0x1a>
 8001394:	6023      	str	r3, [r4, #0]
 8001396:	bd38      	pop	{r3, r4, r5, pc}
 8001398:	2000189c 	.word	0x2000189c

0800139c <memcpy>:
 800139c:	440a      	add	r2, r1
 800139e:	4291      	cmp	r1, r2
 80013a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80013a4:	d100      	bne.n	80013a8 <memcpy+0xc>
 80013a6:	4770      	bx	lr
 80013a8:	b510      	push	{r4, lr}
 80013aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80013ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80013b2:	4291      	cmp	r1, r2
 80013b4:	d1f9      	bne.n	80013aa <memcpy+0xe>
 80013b6:	bd10      	pop	{r4, pc}

080013b8 <_realloc_r>:
 80013b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80013bc:	4607      	mov	r7, r0
 80013be:	4614      	mov	r4, r2
 80013c0:	460d      	mov	r5, r1
 80013c2:	b921      	cbnz	r1, 80013ce <_realloc_r+0x16>
 80013c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80013c8:	4611      	mov	r1, r2
 80013ca:	f7ff bc4d 	b.w	8000c68 <_malloc_r>
 80013ce:	b92a      	cbnz	r2, 80013dc <_realloc_r+0x24>
 80013d0:	f7ff fbde 	bl	8000b90 <_free_r>
 80013d4:	4625      	mov	r5, r4
 80013d6:	4628      	mov	r0, r5
 80013d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80013dc:	f000 f81a 	bl	8001414 <_malloc_usable_size_r>
 80013e0:	4284      	cmp	r4, r0
 80013e2:	4606      	mov	r6, r0
 80013e4:	d802      	bhi.n	80013ec <_realloc_r+0x34>
 80013e6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80013ea:	d8f4      	bhi.n	80013d6 <_realloc_r+0x1e>
 80013ec:	4621      	mov	r1, r4
 80013ee:	4638      	mov	r0, r7
 80013f0:	f7ff fc3a 	bl	8000c68 <_malloc_r>
 80013f4:	4680      	mov	r8, r0
 80013f6:	b908      	cbnz	r0, 80013fc <_realloc_r+0x44>
 80013f8:	4645      	mov	r5, r8
 80013fa:	e7ec      	b.n	80013d6 <_realloc_r+0x1e>
 80013fc:	42b4      	cmp	r4, r6
 80013fe:	4622      	mov	r2, r4
 8001400:	4629      	mov	r1, r5
 8001402:	bf28      	it	cs
 8001404:	4632      	movcs	r2, r6
 8001406:	f7ff ffc9 	bl	800139c <memcpy>
 800140a:	4629      	mov	r1, r5
 800140c:	4638      	mov	r0, r7
 800140e:	f7ff fbbf 	bl	8000b90 <_free_r>
 8001412:	e7f1      	b.n	80013f8 <_realloc_r+0x40>

08001414 <_malloc_usable_size_r>:
 8001414:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001418:	1f18      	subs	r0, r3, #4
 800141a:	2b00      	cmp	r3, #0
 800141c:	bfbc      	itt	lt
 800141e:	580b      	ldrlt	r3, [r1, r0]
 8001420:	18c0      	addlt	r0, r0, r3
 8001422:	4770      	bx	lr

08001424 <_init>:
 8001424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001426:	bf00      	nop
 8001428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800142a:	bc08      	pop	{r3}
 800142c:	469e      	mov	lr, r3
 800142e:	4770      	bx	lr

08001430 <_fini>:
 8001430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001432:	bf00      	nop
 8001434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001436:	bc08      	pop	{r3}
 8001438:	469e      	mov	lr, r3
 800143a:	4770      	bx	lr
 800143c:	0000      	movs	r0, r0
	...

08001440 <__update_veneer>:
 8001440:	f85f f000 	ldr.w	pc, [pc]	@ 8001444 <__update_veneer+0x4>
 8001444:	2000005d 	.word	0x2000005d

Disassembly of section .data:

20000000 <SystemCoreClock>:
20000000:	00f42400                                .$..

20000004 <uwTickPrio>:
20000004:	00000010                                ....

20000008 <uwTickFreq>:
20000008:	00000001                                ....

2000000c <_impure_ptr>:
2000000c:	20000010                                ... 

20000010 <_impure_data>:
20000010:	00000000 20001764 200017cc 20001834     ....d.. ... 4.. 
	...

2000005c <update>:
{
2000005c:	b580      	push	{r7, lr}
2000005e:	b082      	sub	sp, #8
20000060:	af00      	add	r7, sp, #0
	if (recv_new_fw_complete == 1)
20000062:	4b11      	ldr	r3, [pc, #68]	@ (200000a8 <update+0x4c>)
20000064:	781b      	ldrb	r3, [r3, #0]
20000066:	2b01      	cmp	r3, #1
20000068:	d119      	bne.n	2000009e <update+0x42>
		__asm("CPSID i");
2000006a:	b672      	cpsid	i
		flash_erase_sector(0);
2000006c:	2000      	movs	r0, #0
2000006e:	f000 f83f 	bl	200000f0 <flash_erase_sector>
		for (int i = 0; i < sizeof(rx_buf); i++)
20000072:	2300      	movs	r3, #0
20000074:	607b      	str	r3, [r7, #4]
20000076:	e00d      	b.n	20000094 <update+0x38>
			flash_program(0x08000000 + i, rx_buf[i]);
20000078:	687b      	ldr	r3, [r7, #4]
2000007a:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
2000007e:	4618      	mov	r0, r3
20000080:	4a0a      	ldr	r2, [pc, #40]	@ (200000ac <update+0x50>)
20000082:	687b      	ldr	r3, [r7, #4]
20000084:	4413      	add	r3, r2
20000086:	781b      	ldrb	r3, [r3, #0]
20000088:	4619      	mov	r1, r3
2000008a:	f000 f86b 	bl	20000164 <flash_program>
		for (int i = 0; i < sizeof(rx_buf); i++)
2000008e:	687b      	ldr	r3, [r7, #4]
20000090:	3301      	adds	r3, #1
20000092:	607b      	str	r3, [r7, #4]
20000094:	687b      	ldr	r3, [r7, #4]
20000096:	f241 5277 	movw	r2, #5495	@ 0x1577
2000009a:	4293      	cmp	r3, r2
2000009c:	d9ec      	bls.n	20000078 <update+0x1c>
}
2000009e:	bf00      	nop
200000a0:	3708      	adds	r7, #8
200000a2:	46bd      	mov	sp, r7
200000a4:	bd80      	pop	{r7, pc}
200000a6:	bf00      	nop
200000a8:	20001758 	.word	0x20001758
200000ac:	200001dc 	.word	0x200001dc

200000b0 <unlock_flash_CR>:
{
200000b0:	b480      	push	{r7}
200000b2:	b083      	sub	sp, #12
200000b4:	af00      	add	r7, sp, #0
	uint32_t* FLASH_CR = (uint32_t*) (FLASH_R_BASE_ADDR + 0x10);
200000b6:	4b0a      	ldr	r3, [pc, #40]	@ (200000e0 <unlock_flash_CR+0x30>)
200000b8:	607b      	str	r3, [r7, #4]
	uint32_t* FLASH_KEYR = (uint32_t*) (FLASH_R_BASE_ADDR + 0x04);
200000ba:	4b0a      	ldr	r3, [pc, #40]	@ (200000e4 <unlock_flash_CR+0x34>)
200000bc:	603b      	str	r3, [r7, #0]
	if (((*FLASH_CR >> 31) & 1) == 1)
200000be:	687b      	ldr	r3, [r7, #4]
200000c0:	681b      	ldr	r3, [r3, #0]
200000c2:	0fdb      	lsrs	r3, r3, #31
200000c4:	2b01      	cmp	r3, #1
200000c6:	d105      	bne.n	200000d4 <unlock_flash_CR+0x24>
		*FLASH_KEYR = 0x45670123;	// unlock the FLASH CR
200000c8:	683b      	ldr	r3, [r7, #0]
200000ca:	4a07      	ldr	r2, [pc, #28]	@ (200000e8 <unlock_flash_CR+0x38>)
200000cc:	601a      	str	r2, [r3, #0]
		*FLASH_KEYR = 0xCDEF89AB;
200000ce:	683b      	ldr	r3, [r7, #0]
200000d0:	4a06      	ldr	r2, [pc, #24]	@ (200000ec <unlock_flash_CR+0x3c>)
200000d2:	601a      	str	r2, [r3, #0]
}
200000d4:	bf00      	nop
200000d6:	370c      	adds	r7, #12
200000d8:	46bd      	mov	sp, r7
200000da:	f85d 7b04 	ldr.w	r7, [sp], #4
200000de:	4770      	bx	lr
200000e0:	40023c10 	.word	0x40023c10
200000e4:	40023c04 	.word	0x40023c04
200000e8:	45670123 	.word	0x45670123
200000ec:	cdef89ab 	.word	0xcdef89ab

200000f0 <flash_erase_sector>:
{
200000f0:	b580      	push	{r7, lr}
200000f2:	b084      	sub	sp, #16
200000f4:	af00      	add	r7, sp, #0
200000f6:	6078      	str	r0, [r7, #4]
	if (sec_num > 7) { return; }
200000f8:	687b      	ldr	r3, [r7, #4]
200000fa:	2b07      	cmp	r3, #7
200000fc:	dc29      	bgt.n	20000152 <flash_erase_sector+0x62>
	unlock_flash_CR();
200000fe:	f7ff ffd7 	bl	200000b0 <unlock_flash_CR>
	uint32_t* FLASH_SR = (uint32_t*) (FLASH_R_BASE_ADDR + 0x0C);
20000102:	4b16      	ldr	r3, [pc, #88]	@ (2000015c <flash_erase_sector+0x6c>)
20000104:	60fb      	str	r3, [r7, #12]
	while (((*FLASH_SR >> 16) & 1) == 1);	// check the BSY bit
20000106:	bf00      	nop
20000108:	68fb      	ldr	r3, [r7, #12]
2000010a:	681b      	ldr	r3, [r3, #0]
2000010c:	0c1b      	lsrs	r3, r3, #16
2000010e:	f003 0301 	and.w	r3, r3, #1
20000112:	2b00      	cmp	r3, #0
20000114:	d1f8      	bne.n	20000108 <flash_erase_sector+0x18>
	uint32_t* FLASH_CR = (uint32_t*) (FLASH_R_BASE_ADDR + 0x10);
20000116:	4b12      	ldr	r3, [pc, #72]	@ (20000160 <flash_erase_sector+0x70>)
20000118:	60bb      	str	r3, [r7, #8]
	*FLASH_CR |= (1 << 1);	// set the SER bit
2000011a:	68bb      	ldr	r3, [r7, #8]
2000011c:	681b      	ldr	r3, [r3, #0]
2000011e:	f043 0202 	orr.w	r2, r3, #2
20000122:	68bb      	ldr	r3, [r7, #8]
20000124:	601a      	str	r2, [r3, #0]
	*FLASH_CR |= (sec_num << 3);	// select the section as sec_num
20000126:	68bb      	ldr	r3, [r7, #8]
20000128:	681a      	ldr	r2, [r3, #0]
2000012a:	687b      	ldr	r3, [r7, #4]
2000012c:	00db      	lsls	r3, r3, #3
2000012e:	431a      	orrs	r2, r3
20000130:	68bb      	ldr	r3, [r7, #8]
20000132:	601a      	str	r2, [r3, #0]
	*FLASH_CR |= (1 << 16);	// set the STRT bit
20000134:	68bb      	ldr	r3, [r7, #8]
20000136:	681b      	ldr	r3, [r3, #0]
20000138:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
2000013c:	68bb      	ldr	r3, [r7, #8]
2000013e:	601a      	str	r2, [r3, #0]
	while (((*FLASH_SR >> 16) & 1) == 1);	// wait for BSY bit to be cleared
20000140:	bf00      	nop
20000142:	68fb      	ldr	r3, [r7, #12]
20000144:	681b      	ldr	r3, [r3, #0]
20000146:	0c1b      	lsrs	r3, r3, #16
20000148:	f003 0301 	and.w	r3, r3, #1
2000014c:	2b00      	cmp	r3, #0
2000014e:	d1f8      	bne.n	20000142 <flash_erase_sector+0x52>
20000150:	e000      	b.n	20000154 <flash_erase_sector+0x64>
	if (sec_num > 7) { return; }
20000152:	bf00      	nop
}
20000154:	3710      	adds	r7, #16
20000156:	46bd      	mov	sp, r7
20000158:	bd80      	pop	{r7, pc}
2000015a:	bf00      	nop
2000015c:	40023c0c 	.word	0x40023c0c
20000160:	40023c10 	.word	0x40023c10

20000164 <flash_program>:
{
20000164:	b580      	push	{r7, lr}
20000166:	b084      	sub	sp, #16
20000168:	af00      	add	r7, sp, #0
2000016a:	6078      	str	r0, [r7, #4]
2000016c:	460b      	mov	r3, r1
2000016e:	70fb      	strb	r3, [r7, #3]
	unlock_flash_CR();
20000170:	f7ff ff9e 	bl	200000b0 <unlock_flash_CR>
	uint32_t* FLASH_SR = (uint32_t*) (FLASH_R_BASE_ADDR + 0x0C);
20000174:	4b10      	ldr	r3, [pc, #64]	@ (200001b8 <flash_program+0x54>)
20000176:	60fb      	str	r3, [r7, #12]
	while (((*FLASH_SR >> 16) & 1) == 1);	// check the BSY bit
20000178:	bf00      	nop
2000017a:	68fb      	ldr	r3, [r7, #12]
2000017c:	681b      	ldr	r3, [r3, #0]
2000017e:	0c1b      	lsrs	r3, r3, #16
20000180:	f003 0301 	and.w	r3, r3, #1
20000184:	2b00      	cmp	r3, #0
20000186:	d1f8      	bne.n	2000017a <flash_program+0x16>
	uint32_t* FLASH_CR = (uint32_t*) (FLASH_R_BASE_ADDR + 0x10);
20000188:	4b0c      	ldr	r3, [pc, #48]	@ (200001bc <flash_program+0x58>)
2000018a:	60bb      	str	r3, [r7, #8]
	*FLASH_CR |= (1 << 0);	// set the PG bit
2000018c:	68bb      	ldr	r3, [r7, #8]
2000018e:	681b      	ldr	r3, [r3, #0]
20000190:	f043 0201 	orr.w	r2, r3, #1
20000194:	68bb      	ldr	r3, [r7, #8]
20000196:	601a      	str	r2, [r3, #0]
	*addr = val;
20000198:	687b      	ldr	r3, [r7, #4]
2000019a:	78fa      	ldrb	r2, [r7, #3]
2000019c:	701a      	strb	r2, [r3, #0]
	while (((*FLASH_SR >> 16) & 1) == 1);	// wait for BSY bit to be cleared
2000019e:	bf00      	nop
200001a0:	68fb      	ldr	r3, [r7, #12]
200001a2:	681b      	ldr	r3, [r3, #0]
200001a4:	0c1b      	lsrs	r3, r3, #16
200001a6:	f003 0301 	and.w	r3, r3, #1
200001aa:	2b00      	cmp	r3, #0
200001ac:	d1f8      	bne.n	200001a0 <flash_program+0x3c>
}
200001ae:	bf00      	nop
200001b0:	bf00      	nop
200001b2:	3710      	adds	r7, #16
200001b4:	46bd      	mov	sp, r7
200001b6:	bd80      	pop	{r7, pc}
200001b8:	40023c0c 	.word	0x40023c0c
200001bc:	40023c10 	.word	0x40023c10
