INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla4
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_1/project_1.srcs/sources_1/new/adder_spec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_spec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
