// Seed: 2025746411
module module_0 (
    input uwire id_0,
    input wor   id_1
);
  uwire id_3;
  assign id_3 = 1;
  wire id_4;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input supply1 id_2,
    output wand id_3
    , id_5
);
  wire id_6;
  module_0(
      id_2, id_2
  );
endmodule
module module_2 (
    input logic id_0,
    output supply0 id_1,
    output logic id_2,
    input tri id_3,
    input wire id_4,
    output wand id_5,
    input tri0 id_6
);
  always @(id_4 or posedge 1 - 1'b0) id_2 <= id_0;
  module_0(
      id_3, id_4
  );
endmodule
