// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _c_grav_HH_
#define _c_grav_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "c_grav_udiv_32ns_bkb.h"

namespace ap_rtl {

struct c_grav : public sc_module {
    // Port declarations 27
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<1> > cg_on_V;
    sc_in< sc_lv<8> > s_axis_video_TDATA;
    sc_in< sc_logic > s_axis_video_TVALID;
    sc_out< sc_logic > s_axis_video_TREADY;
    sc_in< sc_lv<1> > s_axis_video_TKEEP;
    sc_in< sc_lv<1> > s_axis_video_TSTRB;
    sc_in< sc_lv<1> > s_axis_video_TUSER;
    sc_in< sc_lv<1> > s_axis_video_TLAST;
    sc_in< sc_lv<1> > s_axis_video_TID;
    sc_in< sc_lv<1> > s_axis_video_TDEST;
    sc_out< sc_lv<8> > m_axis_video_TDATA;
    sc_out< sc_logic > m_axis_video_TVALID;
    sc_in< sc_logic > m_axis_video_TREADY;
    sc_out< sc_lv<1> > m_axis_video_TKEEP;
    sc_out< sc_lv<1> > m_axis_video_TSTRB;
    sc_out< sc_lv<1> > m_axis_video_TUSER;
    sc_out< sc_lv<1> > m_axis_video_TLAST;
    sc_out< sc_lv<1> > m_axis_video_TID;
    sc_out< sc_lv<1> > m_axis_video_TDEST;
    sc_in< sc_lv<32> > hsize_in;
    sc_in< sc_lv<32> > vsize_in;


    // Module declarations
    c_grav(sc_module_name name);
    SC_HAS_PROCESS(c_grav);

    ~c_grav();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    c_grav_udiv_32ns_bkb<1,36,32,32,32>* c_grav_udiv_32ns_bkb_U1;
    c_grav_udiv_32ns_bkb<1,36,32,32,32>* c_grav_udiv_32ns_bkb_U2;
    regslice_both<8>* regslice_both_s_axis_video_V_data_V_U;
    regslice_both<1>* regslice_both_s_axis_video_V_keep_V_U;
    regslice_both<1>* regslice_both_s_axis_video_V_strb_V_U;
    regslice_both<1>* regslice_both_s_axis_video_V_user_V_U;
    regslice_both<1>* regslice_both_s_axis_video_V_last_V_U;
    regslice_both<1>* regslice_both_s_axis_video_V_id_V_U;
    regslice_both<1>* regslice_both_s_axis_video_V_dest_V_U;
    regslice_both<8>* regslice_both_m_axis_video_V_data_V_U;
    regslice_both<1>* regslice_both_m_axis_video_V_keep_V_U;
    regslice_both<1>* regslice_both_m_axis_video_V_strb_V_U;
    regslice_both<1>* regslice_both_m_axis_video_V_user_V_U;
    regslice_both<1>* regslice_both_m_axis_video_V_last_V_U;
    regslice_both<1>* regslice_both_m_axis_video_V_id_V_U;
    regslice_both<1>* regslice_both_m_axis_video_V_dest_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<39> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > cgx_r;
    sc_signal< sc_lv<32> > cgy_r;
    sc_signal< sc_logic > s_axis_video_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > icmp_ln14_reg_489;
    sc_signal< sc_logic > m_axis_video_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln14_reg_489_pp0_iter1_reg;
    sc_signal< sc_lv<64> > indvar_flatten_reg_145;
    sc_signal< sc_lv<31> > i_0_reg_156;
    sc_signal< sc_lv<32> > nb_1_reg_168;
    sc_signal< sc_lv<32> > cgx_1_reg_180;
    sc_signal< sc_lv<32> > cgy_1_reg_192;
    sc_signal< sc_lv<31> > j_0_reg_204;
    sc_signal< sc_lv<1> > cg_on_V_read_read_fu_96_p2;
    sc_signal< sc_lv<64> > bound_fu_249_p2;
    sc_signal< sc_lv<64> > bound_reg_478;
    sc_signal< sc_lv<1> > icmp_ln17_fu_259_p2;
    sc_signal< sc_lv<1> > icmp_ln17_reg_483;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln14_fu_264_p2;
    sc_signal< sc_lv<64> > add_ln14_fu_269_p2;
    sc_signal< sc_lv<64> > add_ln14_reg_493;
    sc_signal< sc_lv<32> > zext_ln14_1_fu_283_p1;
    sc_signal< sc_lv<32> > zext_ln14_1_reg_498;
    sc_signal< sc_lv<1> > icmp_ln26_fu_293_p2;
    sc_signal< sc_lv<1> > icmp_ln26_reg_504;
    sc_signal< sc_lv<31> > add_ln17_fu_299_p2;
    sc_signal< sc_lv<31> > add_ln17_reg_508;
    sc_signal< sc_lv<31> > select_ln14_fu_311_p3;
    sc_signal< sc_lv<31> > select_ln14_reg_513;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state5_io;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > zext_ln14_fu_318_p1;
    sc_signal< sc_lv<32> > zext_ln14_reg_518;
    sc_signal< sc_lv<8> > tmp_data_V_1_reg_523;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_532;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_537;
    sc_signal< sc_lv<1> > tmp_user_V_reg_542;
    sc_signal< sc_lv<1> > tmp_last_V_reg_547;
    sc_signal< sc_lv<1> > tmp_id_V_reg_552;
    sc_signal< sc_lv<1> > tmp_dest_V_reg_557;
    sc_signal< sc_lv<32> > nb_2_fu_373_p3;
    sc_signal< sc_lv<32> > nb_2_reg_562;
    sc_signal< sc_lv<32> > cgx_2_fu_381_p3;
    sc_signal< sc_lv<32> > cgx_2_reg_567;
    sc_signal< sc_lv<32> > cgy_2_fu_389_p3;
    sc_signal< sc_lv<32> > cgy_2_reg_572;
    sc_signal< sc_lv<1> > icmp_ln26_1_fu_403_p2;
    sc_signal< sc_lv<1> > icmp_ln26_1_reg_577;
    sc_signal< sc_lv<1> > icmp_ln26_2_fu_414_p2;
    sc_signal< sc_lv<1> > icmp_ln26_2_reg_581;
    sc_signal< sc_lv<31> > j_fu_420_p3;
    sc_signal< sc_lv<31> > j_reg_585;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<64> > ap_phi_mux_indvar_flatten_phi_fu_149_p4;
    sc_signal< sc_lv<31> > ap_phi_mux_i_0_phi_fu_160_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_nb_1_phi_fu_172_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_cgx_1_phi_fu_184_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_cgy_1_phi_fu_196_p4;
    sc_signal< sc_lv<31> > ap_phi_mux_j_0_phi_fu_208_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_tmp_data_V_phi_fu_219_p10;
    sc_signal< sc_lv<8> > ap_phi_reg_pp0_iter0_tmp_data_V_reg_215;
    sc_signal< sc_lv<8> > ap_phi_reg_pp0_iter1_tmp_data_V_reg_215;
    sc_signal< sc_lv<8> > select_ln26_fu_437_p3;
    sc_signal< sc_lv<32> > grp_fu_445_p2;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_logic > regslice_both_m_axis_video_V_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > grp_fu_451_p2;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > bound_fu_249_p0;
    sc_signal< sc_lv<32> > bound_fu_249_p1;
    sc_signal< sc_lv<32> > zext_ln17_fu_255_p1;
    sc_signal< sc_lv<31> > select_ln14_1_fu_275_p3;
    sc_signal< sc_lv<32> > add_ln26_fu_287_p2;
    sc_signal< sc_lv<31> > add_ln14_1_fu_305_p2;
    sc_signal< sc_lv<1> > icmp_ln887_fu_350_p2;
    sc_signal< sc_lv<32> > nb_fu_367_p2;
    sc_signal< sc_lv<32> > cgx_fu_362_p2;
    sc_signal< sc_lv<32> > cgy_fu_356_p2;
    sc_signal< sc_lv<32> > add_ln26_1_fu_397_p2;
    sc_signal< sc_lv<32> > add_ln26_2_fu_408_p2;
    sc_signal< sc_lv<32> > add_ln26_3_fu_426_p2;
    sc_signal< sc_lv<1> > icmp_ln26_3_fu_432_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_fu_445_ap_start;
    sc_signal< sc_logic > grp_fu_445_ap_done;
    sc_signal< sc_logic > grp_fu_445_ce;
    sc_signal< sc_logic > grp_fu_451_ap_start;
    sc_signal< sc_logic > grp_fu_451_ap_done;
    sc_signal< sc_logic > grp_fu_451_ce;
    sc_signal< sc_lv<39> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > regslice_both_s_axis_video_V_data_V_U_apdone_blk;
    sc_signal< sc_lv<8> > s_axis_video_TDATA_int;
    sc_signal< sc_logic > s_axis_video_TVALID_int;
    sc_signal< sc_logic > s_axis_video_TREADY_int;
    sc_signal< sc_logic > regslice_both_s_axis_video_V_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_s_axis_video_V_keep_V_U_apdone_blk;
    sc_signal< sc_lv<1> > s_axis_video_TKEEP_int;
    sc_signal< sc_logic > regslice_both_s_axis_video_V_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_s_axis_video_V_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_s_axis_video_V_strb_V_U_apdone_blk;
    sc_signal< sc_lv<1> > s_axis_video_TSTRB_int;
    sc_signal< sc_logic > regslice_both_s_axis_video_V_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_s_axis_video_V_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_s_axis_video_V_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > s_axis_video_TUSER_int;
    sc_signal< sc_logic > regslice_both_s_axis_video_V_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_s_axis_video_V_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_s_axis_video_V_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > s_axis_video_TLAST_int;
    sc_signal< sc_logic > regslice_both_s_axis_video_V_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_s_axis_video_V_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_s_axis_video_V_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > s_axis_video_TID_int;
    sc_signal< sc_logic > regslice_both_s_axis_video_V_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_s_axis_video_V_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_s_axis_video_V_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > s_axis_video_TDEST_int;
    sc_signal< sc_logic > regslice_both_s_axis_video_V_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_s_axis_video_V_dest_V_U_ack_in;
    sc_signal< sc_logic > m_axis_video_TVALID_int;
    sc_signal< sc_logic > m_axis_video_TREADY_int;
    sc_signal< sc_logic > regslice_both_m_axis_video_V_data_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_m_axis_video_V_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_m_axis_video_V_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_m_axis_video_V_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_m_axis_video_V_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_m_axis_video_V_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_m_axis_video_V_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_m_axis_video_V_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_m_axis_video_V_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_m_axis_video_V_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_m_axis_video_V_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_m_axis_video_V_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_m_axis_video_V_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_m_axis_video_V_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_m_axis_video_V_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_m_axis_video_V_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_m_axis_video_V_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_m_axis_video_V_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_m_axis_video_V_dest_V_U_vld_out;
    sc_signal< sc_lv<64> > bound_fu_249_p00;
    sc_signal< sc_lv<64> > bound_fu_249_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<39> ap_ST_fsm_state1;
    static const sc_lv<39> ap_ST_fsm_pp0_stage0;
    static const sc_lv<39> ap_ST_fsm_pp0_stage1;
    static const sc_lv<39> ap_ST_fsm_state6;
    static const sc_lv<39> ap_ST_fsm_state7;
    static const sc_lv<39> ap_ST_fsm_state8;
    static const sc_lv<39> ap_ST_fsm_state9;
    static const sc_lv<39> ap_ST_fsm_state10;
    static const sc_lv<39> ap_ST_fsm_state11;
    static const sc_lv<39> ap_ST_fsm_state12;
    static const sc_lv<39> ap_ST_fsm_state13;
    static const sc_lv<39> ap_ST_fsm_state14;
    static const sc_lv<39> ap_ST_fsm_state15;
    static const sc_lv<39> ap_ST_fsm_state16;
    static const sc_lv<39> ap_ST_fsm_state17;
    static const sc_lv<39> ap_ST_fsm_state18;
    static const sc_lv<39> ap_ST_fsm_state19;
    static const sc_lv<39> ap_ST_fsm_state20;
    static const sc_lv<39> ap_ST_fsm_state21;
    static const sc_lv<39> ap_ST_fsm_state22;
    static const sc_lv<39> ap_ST_fsm_state23;
    static const sc_lv<39> ap_ST_fsm_state24;
    static const sc_lv<39> ap_ST_fsm_state25;
    static const sc_lv<39> ap_ST_fsm_state26;
    static const sc_lv<39> ap_ST_fsm_state27;
    static const sc_lv<39> ap_ST_fsm_state28;
    static const sc_lv<39> ap_ST_fsm_state29;
    static const sc_lv<39> ap_ST_fsm_state30;
    static const sc_lv<39> ap_ST_fsm_state31;
    static const sc_lv<39> ap_ST_fsm_state32;
    static const sc_lv<39> ap_ST_fsm_state33;
    static const sc_lv<39> ap_ST_fsm_state34;
    static const sc_lv<39> ap_ST_fsm_state35;
    static const sc_lv<39> ap_ST_fsm_state36;
    static const sc_lv<39> ap_ST_fsm_state37;
    static const sc_lv<39> ap_ST_fsm_state38;
    static const sc_lv<39> ap_ST_fsm_state39;
    static const sc_lv<39> ap_ST_fsm_state40;
    static const sc_lv<39> ap_ST_fsm_state41;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<32> ap_const_lv32_FFFFFFFB;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<8> ap_const_lv8_64;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln14_1_fu_305_p2();
    void thread_add_ln14_fu_269_p2();
    void thread_add_ln17_fu_299_p2();
    void thread_add_ln26_1_fu_397_p2();
    void thread_add_ln26_2_fu_408_p2();
    void thread_add_ln26_3_fu_426_p2();
    void thread_add_ln26_fu_287_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_io();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_io();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_cgx_1_phi_fu_184_p4();
    void thread_ap_phi_mux_cgy_1_phi_fu_196_p4();
    void thread_ap_phi_mux_i_0_phi_fu_160_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_149_p4();
    void thread_ap_phi_mux_j_0_phi_fu_208_p4();
    void thread_ap_phi_mux_nb_1_phi_fu_172_p4();
    void thread_ap_phi_mux_tmp_data_V_phi_fu_219_p10();
    void thread_ap_phi_reg_pp0_iter0_tmp_data_V_reg_215();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_bound_fu_249_p0();
    void thread_bound_fu_249_p00();
    void thread_bound_fu_249_p1();
    void thread_bound_fu_249_p10();
    void thread_bound_fu_249_p2();
    void thread_cg_on_V_read_read_fu_96_p2();
    void thread_cgx_2_fu_381_p3();
    void thread_cgx_fu_362_p2();
    void thread_cgy_2_fu_389_p3();
    void thread_cgy_fu_356_p2();
    void thread_grp_fu_445_ap_start();
    void thread_grp_fu_445_ce();
    void thread_grp_fu_451_ap_start();
    void thread_grp_fu_451_ce();
    void thread_icmp_ln14_fu_264_p2();
    void thread_icmp_ln17_fu_259_p2();
    void thread_icmp_ln26_1_fu_403_p2();
    void thread_icmp_ln26_2_fu_414_p2();
    void thread_icmp_ln26_3_fu_432_p2();
    void thread_icmp_ln26_fu_293_p2();
    void thread_icmp_ln887_fu_350_p2();
    void thread_j_fu_420_p3();
    void thread_m_axis_video_TDATA_blk_n();
    void thread_m_axis_video_TVALID();
    void thread_m_axis_video_TVALID_int();
    void thread_nb_2_fu_373_p3();
    void thread_nb_fu_367_p2();
    void thread_s_axis_video_TDATA_blk_n();
    void thread_s_axis_video_TREADY();
    void thread_s_axis_video_TREADY_int();
    void thread_select_ln14_1_fu_275_p3();
    void thread_select_ln14_fu_311_p3();
    void thread_select_ln26_fu_437_p3();
    void thread_zext_ln14_1_fu_283_p1();
    void thread_zext_ln14_fu_318_p1();
    void thread_zext_ln17_fu_255_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
