// Seed: 373161225
module module_0;
  wire id_2;
  module_3 modCall_1 ();
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output tri id_3,
    input tri1 id_4,
    input tri0 id_5,
    input uwire id_6
);
  wire id_8;
  wire id_9;
  supply0 id_10, id_11, id_12, id_13;
  assign id_11 = id_0;
  module_0 modCall_1 ();
endmodule
module module_2;
  always id_1 <= 1;
  module_0 modCall_1 ();
endmodule
program module_3;
  final id_1 = id_1;
  always_ff $display;
  id_2(
      ~id_1, id_1, ~-1 & id_1
  );
  assign module_0.id_1 = 0;
  assign id_1 = 1'h0;
endmodule
