================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Wed May 14 10:02:18 -0600 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         train_step
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  artix7
    * Target device:   xc7a100t-csg324-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              1523
FF:               1620
DSP:              36
BRAM:             0
URAM:             0
SRL:              64


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 5.690       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                  | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                  | 1523 | 1620 | 36  |      |      |     |        |      |         |          |        |
|   (inst)                                              | 2    | 92   |     |      |      |     |        |      |         |          |        |
|   CTRL_s_axi_U                                        | 260  | 247  |     |      |      |     |        |      |         |          |        |
|   grp_forwardHidden_fu_325                            | 772  | 664  |     |      |      |     |        |      |         |          |        |
|     (grp_forwardHidden_fu_325)                        | 124  | 264  |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U17                   | 55   | 31   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U18                   | 55   | 31   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U19                   | 55   | 31   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U20                   | 56   | 31   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U21                   | 31   | 23   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U22                   | 31   | 23   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U23                   | 31   | 23   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U24                   | 32   | 23   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U25                   | 31   | 23   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U26                   | 31   | 23   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U27                   | 31   | 23   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U28                   | 32   | 23   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U29                   | 31   | 23   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U30                   | 31   | 23   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U31                   | 31   | 23   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U32                   | 32   | 23   |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U1                               | 8    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U10                              | 8    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U11                              | 8    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U12                              | 8    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U13                              | 8    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U14                              | 8    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U15                              | 8    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U16                              | 8    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U2                               | 8    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U3                               | 8    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U4                               | 8    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U5                               | 8    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U6                               | 8    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U7                               | 8    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U8                               | 8    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U9                               | 8    |      |     |      |      |     |        |      |         |          |        |
|   grp_forwardHidden_fu_409                            | 516  | 568  |     |      |      |     |        |      |         |          |        |
|     (grp_forwardHidden_fu_409)                        | 124  | 200  |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U17                   | 44   | 29   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U18                   | 44   | 29   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U19                   | 44   | 29   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U20                   | 45   | 29   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U21                   | 14   | 21   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U22                   | 14   | 21   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U23                   | 14   | 21   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U24                   | 15   | 21   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U25                   | 14   | 21   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U26                   | 14   | 21   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U27                   | 14   | 21   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U28                   | 15   | 21   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U29                   | 14   | 21   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U30                   | 14   | 21   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U31                   | 14   | 21   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_11_4_1_U32                   | 15   | 21   |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U1                               | 3    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U10                              | 3    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U11                              | 3    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U12                              | 3    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U13                              | 3    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U14                              | 3    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U15                              | 3    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U16                              | 3    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U2                               | 3    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U3                               | 3    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U4                               | 3    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U5                               | 3    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U6                               | 3    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U7                               | 3    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U8                               | 3    |      |     |      |      |     |        |      |         |          |        |
|     mul_2s_8s_10_1_1_U9                               | 3    |      |     |      |      |     |        |      |         |          |        |
|   grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585     | 41   | 23   |     |      |      |     |        |      |         |          |        |
|     (grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585) | 7    | 21   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U          | 34   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623     | 6    | 5    |     |      |      |     |        |      |         |          |        |
|     (grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623) |      | 3    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U          | 6    | 2    |     |      |      |     |        |      |         |          |        |
|   grp_updateHidden_fu_493                             | 93   | 3    | 32  |      |      |     |        |      |         |          |        |
|     (grp_updateHidden_fu_493)                         | 1    | 3    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U100                   | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U101                   | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U102                   | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U103                   | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U104                   | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U105                   | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U106                   | 9    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U75                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U76                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U77                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U78                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U79                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U80                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U81                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U82                    | 9    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U83                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U84                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U85                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U86                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U87                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U88                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U89                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U90                    | 9    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U91                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U92                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U93                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U94                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U95                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U96                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U97                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U98                    | 9    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_8s_2s_12_4_1_U99                    | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mul_32ns_34ns_42_2_1_U199                           | 25   | 18   | 4   |      |      |     |        |      |         |          |        |
+-------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.40%  | OK     |
| FD                                                        | 50%       | 1.28%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.34%  | OK     |
| MUXF7                                                     | 15%       | 0.03%  | OK     |
| DSP                                                       | 80%       | 15.00% | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 15.00% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 1189      | 29     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.79   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------------------------------+----------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                            | ENDPOINT PIN                                 | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                           |                                              |              |            |                |          DELAY |        DELAY |
+-------+-------+-------------------------------------------+----------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 4.310 | mul_32ns_34ns_42_2_1_U199/tmp_product/CLK | mul_32ns_34ns_42_2_1_U199/buff0_reg/PCIN[0]  |            0 |          1 |          4.206 |          4.206 |        0.000 |
| Path2 | 4.310 | mul_32ns_34ns_42_2_1_U199/tmp_product/CLK | mul_32ns_34ns_42_2_1_U199/buff0_reg/PCIN[10] |            0 |          1 |          4.206 |          4.206 |        0.000 |
| Path3 | 4.310 | mul_32ns_34ns_42_2_1_U199/tmp_product/CLK | mul_32ns_34ns_42_2_1_U199/buff0_reg/PCIN[11] |            0 |          1 |          4.206 |          4.206 |        0.000 |
| Path4 | 4.310 | mul_32ns_34ns_42_2_1_U199/tmp_product/CLK | mul_32ns_34ns_42_2_1_U199/buff0_reg/PCIN[12] |            0 |          1 |          4.206 |          4.206 |        0.000 |
| Path5 | 4.310 | mul_32ns_34ns_42_2_1_U199/tmp_product/CLK | mul_32ns_34ns_42_2_1_U199/buff0_reg/PCIN[13] |            0 |          1 |          4.206 |          4.206 |        0.000 |
+-------+-------+-------------------------------------------+----------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------+------------------+
    | Path1 Cells                           | Primitive Type   |
    +---------------------------------------+------------------+
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    +---------------------------------------+------------------+

    +---------------------------------------+------------------+
    | Path2 Cells                           | Primitive Type   |
    +---------------------------------------+------------------+
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    +---------------------------------------+------------------+

    +---------------------------------------+------------------+
    | Path3 Cells                           | Primitive Type   |
    +---------------------------------------+------------------+
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    +---------------------------------------+------------------+

    +---------------------------------------+------------------+
    | Path4 Cells                           | Primitive Type   |
    +---------------------------------------+------------------+
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    +---------------------------------------+------------------+

    +---------------------------------------+------------------+
    | Path5 Cells                           | Primitive Type   |
    +---------------------------------------+------------------+
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/tmp_product | MULT.dsp.DSP48E1 |
    | mul_32ns_34ns_42_2_1_U199/buff0_reg   | MULT.dsp.DSP48E1 |
    +---------------------------------------+------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/train_step_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/train_step_failfast_synth.rpt                 |
| power                    | impl/verilog/report/train_step_power_synth.rpt                    |
| timing                   | impl/verilog/report/train_step_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/train_step_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/train_step_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/train_step_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------+


