Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Mar 18 13:03:00 2025
| Host         : Freddie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.649        0.000                      0                  182        0.222        0.000                      0                  182        4.500        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.649        0.000                      0                  182        0.222        0.000                      0                  182        4.500        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/seg/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.642ns (16.959%)  route 3.144ns (83.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.617     5.201    reset_cond/CLK
    SLICE_X60Y83         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDSE (Prop_fdse_C_Q)         0.518     5.719 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=68, routed)          2.496     8.215    alu_manual/seg/ctr/D_stage_q[0]
    SLICE_X56Y82         LUT4 (Prop_lut4_I3_O)        0.124     8.339 r  alu_manual/seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.648     8.987    alu_manual/seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X57Y85         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.438    14.842    alu_manual/seg/ctr/CLK
    SLICE_X57Y85         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X57Y85         FDRE (Setup_fdre_C_R)       -0.429    14.636    alu_manual/seg/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/seg/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.642ns (16.959%)  route 3.144ns (83.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.617     5.201    reset_cond/CLK
    SLICE_X60Y83         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDSE (Prop_fdse_C_Q)         0.518     5.719 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=68, routed)          2.496     8.215    alu_manual/seg/ctr/D_stage_q[0]
    SLICE_X56Y82         LUT4 (Prop_lut4_I3_O)        0.124     8.339 r  alu_manual/seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.648     8.987    alu_manual/seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X57Y85         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.438    14.842    alu_manual/seg/ctr/CLK
    SLICE_X57Y85         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X57Y85         FDRE (Setup_fdre_C_R)       -0.429    14.636    alu_manual/seg/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/seg/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.642ns (16.992%)  route 3.136ns (83.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.617     5.201    reset_cond/CLK
    SLICE_X60Y83         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDSE (Prop_fdse_C_Q)         0.518     5.719 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=68, routed)          2.496     8.215    alu_manual/seg/ctr/D_stage_q[0]
    SLICE_X56Y82         LUT4 (Prop_lut4_I3_O)        0.124     8.339 r  alu_manual/seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.641     8.979    alu_manual/seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X57Y82         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.435    14.839    alu_manual/seg/ctr/CLK
    SLICE_X57Y82         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[4]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y82         FDRE (Setup_fdre_C_R)       -0.429    14.633    alu_manual/seg/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/seg/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.642ns (16.992%)  route 3.136ns (83.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.617     5.201    reset_cond/CLK
    SLICE_X60Y83         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDSE (Prop_fdse_C_Q)         0.518     5.719 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=68, routed)          2.496     8.215    alu_manual/seg/ctr/D_stage_q[0]
    SLICE_X56Y82         LUT4 (Prop_lut4_I3_O)        0.124     8.339 r  alu_manual/seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.641     8.979    alu_manual/seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X57Y82         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.435    14.839    alu_manual/seg/ctr/CLK
    SLICE_X57Y82         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[5]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y82         FDRE (Setup_fdre_C_R)       -0.429    14.633    alu_manual/seg/ctr/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/seg/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.642ns (16.992%)  route 3.136ns (83.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.617     5.201    reset_cond/CLK
    SLICE_X60Y83         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDSE (Prop_fdse_C_Q)         0.518     5.719 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=68, routed)          2.496     8.215    alu_manual/seg/ctr/D_stage_q[0]
    SLICE_X56Y82         LUT4 (Prop_lut4_I3_O)        0.124     8.339 r  alu_manual/seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.641     8.979    alu_manual/seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X57Y82         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.435    14.839    alu_manual/seg/ctr/CLK
    SLICE_X57Y82         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[6]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y82         FDRE (Setup_fdre_C_R)       -0.429    14.633    alu_manual/seg/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/seg/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.642ns (16.992%)  route 3.136ns (83.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.617     5.201    reset_cond/CLK
    SLICE_X60Y83         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDSE (Prop_fdse_C_Q)         0.518     5.719 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=68, routed)          2.496     8.215    alu_manual/seg/ctr/D_stage_q[0]
    SLICE_X56Y82         LUT4 (Prop_lut4_I3_O)        0.124     8.339 r  alu_manual/seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.641     8.979    alu_manual/seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X57Y82         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.435    14.839    alu_manual/seg/ctr/CLK
    SLICE_X57Y82         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[7]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y82         FDRE (Setup_fdre_C_R)       -0.429    14.633    alu_manual/seg/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/seg/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.603%)  route 3.005ns (82.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.617     5.201    reset_cond/CLK
    SLICE_X60Y83         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDSE (Prop_fdse_C_Q)         0.518     5.719 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=68, routed)          2.496     8.215    alu_manual/seg/ctr/D_stage_q[0]
    SLICE_X56Y82         LUT4 (Prop_lut4_I3_O)        0.124     8.339 r  alu_manual/seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.509     8.848    alu_manual/seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X57Y84         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.437    14.841    alu_manual/seg/ctr/CLK
    SLICE_X57Y84         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[12]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X57Y84         FDRE (Setup_fdre_C_R)       -0.429    14.635    alu_manual/seg/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/seg/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.603%)  route 3.005ns (82.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.617     5.201    reset_cond/CLK
    SLICE_X60Y83         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDSE (Prop_fdse_C_Q)         0.518     5.719 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=68, routed)          2.496     8.215    alu_manual/seg/ctr/D_stage_q[0]
    SLICE_X56Y82         LUT4 (Prop_lut4_I3_O)        0.124     8.339 r  alu_manual/seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.509     8.848    alu_manual/seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X57Y84         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.437    14.841    alu_manual/seg/ctr/CLK
    SLICE_X57Y84         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[13]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X57Y84         FDRE (Setup_fdre_C_R)       -0.429    14.635    alu_manual/seg/ctr/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/seg/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.603%)  route 3.005ns (82.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.617     5.201    reset_cond/CLK
    SLICE_X60Y83         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDSE (Prop_fdse_C_Q)         0.518     5.719 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=68, routed)          2.496     8.215    alu_manual/seg/ctr/D_stage_q[0]
    SLICE_X56Y82         LUT4 (Prop_lut4_I3_O)        0.124     8.339 r  alu_manual/seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.509     8.848    alu_manual/seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X57Y84         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.437    14.841    alu_manual/seg/ctr/CLK
    SLICE_X57Y84         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[14]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X57Y84         FDRE (Setup_fdre_C_R)       -0.429    14.635    alu_manual/seg/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/seg/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.603%)  route 3.005ns (82.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.617     5.201    reset_cond/CLK
    SLICE_X60Y83         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDSE (Prop_fdse_C_Q)         0.518     5.719 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=68, routed)          2.496     8.215    alu_manual/seg/ctr/D_stage_q[0]
    SLICE_X56Y82         LUT4 (Prop_lut4_I3_O)        0.124     8.339 r  alu_manual/seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.509     8.848    alu_manual/seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X57Y84         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.437    14.841    alu_manual/seg/ctr/CLK
    SLICE_X57Y84         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[15]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X57Y84         FDRE (Setup_fdre_C_R)       -0.429    14.635    alu_manual/seg/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/sync/D_pipe_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.229ns (69.612%)  route 0.100ns (30.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.587     1.531    alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/sync/CLK
    SLICE_X62Y82         FDRE                                         r  alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/sync/D_pipe_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/sync/D_pipe_q_reg[1]/Q
                         net (fo=2, routed)           0.100     1.759    alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/sync_n_0
    SLICE_X62Y82         LUT3 (Prop_lut3_I2_O)        0.101     1.860 r  alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/D_ctr_q[0]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.855     2.045    alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/CLK
    SLICE_X62Y82         FDRE                                         r  alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/D_ctr_q_reg[0]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.107     1.638    alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/sync/D_pipe_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/D_ctr_q_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.332%)  route 0.100ns (30.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.587     1.531    alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/sync/CLK
    SLICE_X62Y82         FDRE                                         r  alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/sync/D_pipe_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/sync/D_pipe_q_reg[1]/Q
                         net (fo=2, routed)           0.100     1.759    alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/sync_n_0
    SLICE_X62Y82         LUT3 (Prop_lut3_I2_O)        0.098     1.857 r  alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/D_ctr_q[-1]_i_1/O
                         net (fo=1, routed)           0.000     1.857    alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/D_ctr_q[-1]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/D_ctr_q_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.855     2.045    alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/CLK
    SLICE_X62Y82         FDRE                                         r  alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/D_ctr_q_reg[-1]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.091     1.622    alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/D_ctr_q_reg[-1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_1586936409[1].io_button_cond/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1586936409[1].io_button_cond/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.588     1.532    alu_manual/forLoop_idx_0_1586936409[1].io_button_cond/sync/CLK
    SLICE_X63Y83         FDRE                                         r  alu_manual/forLoop_idx_0_1586936409[1].io_button_cond/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  alu_manual/forLoop_idx_0_1586936409[1].io_button_cond/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.843    alu_manual/forLoop_idx_0_1586936409[1].io_button_cond/sync/D_pipe_d__0[1]
    SLICE_X63Y83         FDRE                                         r  alu_manual/forLoop_idx_0_1586936409[1].io_button_cond/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.856     2.046    alu_manual/forLoop_idx_0_1586936409[1].io_button_cond/sync/CLK
    SLICE_X63Y83         FDRE                                         r  alu_manual/forLoop_idx_0_1586936409[1].io_button_cond/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.066     1.598    alu_manual/forLoop_idx_0_1586936409[1].io_button_cond/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_1586936409[2].io_button_cond/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1586936409[2].io_button_cond/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.587     1.531    alu_manual/forLoop_idx_0_1586936409[2].io_button_cond/sync/CLK
    SLICE_X63Y82         FDRE                                         r  alu_manual/forLoop_idx_0_1586936409[2].io_button_cond/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  alu_manual/forLoop_idx_0_1586936409[2].io_button_cond/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.176     1.848    alu_manual/forLoop_idx_0_1586936409[2].io_button_cond/sync/D_pipe_d__1[1]
    SLICE_X63Y82         FDRE                                         r  alu_manual/forLoop_idx_0_1586936409[2].io_button_cond/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.855     2.045    alu_manual/forLoop_idx_0_1586936409[2].io_button_cond/sync/CLK
    SLICE_X63Y82         FDRE                                         r  alu_manual/forLoop_idx_0_1586936409[2].io_button_cond/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.070     1.601    alu_manual/forLoop_idx_0_1586936409[2].io_button_cond/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 alu_manual/seg/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/seg/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.559     1.503    alu_manual/seg/ctr/CLK
    SLICE_X57Y81         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  alu_manual/seg/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.763    alu_manual/seg/ctr/D_ctr_q_reg[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  alu_manual/seg/ctr/D_ctr_q_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.871    alu_manual/seg/ctr/D_ctr_q_reg[0]_i_2_n_4
    SLICE_X57Y81         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.825     2.015    alu_manual/seg/ctr/CLK
    SLICE_X57Y81         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X57Y81         FDRE (Hold_fdre_C_D)         0.105     1.608    alu_manual/seg/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 alu_manual/seg/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/seg/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.506    alu_manual/seg/ctr/CLK
    SLICE_X57Y84         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  alu_manual/seg/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.766    alu_manual/seg/ctr/D_ctr_q_reg[15]
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  alu_manual/seg/ctr/D_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    alu_manual/seg/ctr/D_ctr_q_reg[12]_i_1_n_4
    SLICE_X57Y84         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.828     2.018    alu_manual/seg/ctr/CLK
    SLICE_X57Y84         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X57Y84         FDRE (Hold_fdre_C_D)         0.105     1.611    alu_manual/seg/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 alu_manual/seg/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/seg/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.560     1.504    alu_manual/seg/ctr/CLK
    SLICE_X57Y82         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  alu_manual/seg/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.764    alu_manual/seg/ctr/D_ctr_q_reg[7]
    SLICE_X57Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  alu_manual/seg/ctr/D_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    alu_manual/seg/ctr/D_ctr_q_reg[4]_i_1_n_4
    SLICE_X57Y82         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.826     2.016    alu_manual/seg/ctr/CLK
    SLICE_X57Y82         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X57Y82         FDRE (Hold_fdre_C_D)         0.105     1.609    alu_manual/seg/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 alu_manual/seg/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/seg/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.561     1.505    alu_manual/seg/ctr/CLK
    SLICE_X57Y83         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  alu_manual/seg/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.766    alu_manual/seg/ctr/D_ctr_q_reg[11]
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  alu_manual/seg/ctr/D_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    alu_manual/seg/ctr/D_ctr_q_reg[8]_i_1_n_4
    SLICE_X57Y83         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.827     2.017    alu_manual/seg/ctr/CLK
    SLICE_X57Y83         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.513     1.505    
    SLICE_X57Y83         FDRE (Hold_fdre_C_D)         0.105     1.610    alu_manual/seg/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 alu_manual/seg/ctr/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/seg/ctr/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.506    alu_manual/seg/ctr/CLK
    SLICE_X57Y84         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  alu_manual/seg/ctr/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.116     1.763    alu_manual/seg/ctr/D_ctr_q_reg[12]
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  alu_manual/seg/ctr/D_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    alu_manual/seg/ctr/D_ctr_q_reg[12]_i_1_n_7
    SLICE_X57Y84         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.828     2.018    alu_manual/seg/ctr/CLK
    SLICE_X57Y84         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[12]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X57Y84         FDRE (Hold_fdre_C_D)         0.105     1.611    alu_manual/seg/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 alu_manual/seg/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/seg/ctr/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.560     1.504    alu_manual/seg/ctr/CLK
    SLICE_X57Y82         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  alu_manual/seg/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.116     1.761    alu_manual/seg/ctr/D_ctr_q_reg[4]
    SLICE_X57Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  alu_manual/seg/ctr/D_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    alu_manual/seg/ctr/D_ctr_q_reg[4]_i_1_n_7
    SLICE_X57Y82         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.826     2.016    alu_manual/seg/ctr/CLK
    SLICE_X57Y82         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[4]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X57Y82         FDRE (Hold_fdre_C_D)         0.105     1.609    alu_manual/seg/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y87   alu_manual/D_a_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   alu_manual/D_a_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   alu_manual/D_a_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   alu_manual/D_a_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y85   alu_manual/D_a_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y85   alu_manual/D_a_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y87   alu_manual/D_a_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y88   alu_manual/D_a_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y85   alu_manual/D_a_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y87   alu_manual/D_a_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y87   alu_manual/D_a_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   alu_manual/D_a_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   alu_manual/D_a_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   alu_manual/D_a_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   alu_manual/D_a_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   alu_manual/D_a_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   alu_manual/D_a_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y85   alu_manual/D_a_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y85   alu_manual/D_a_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y87   alu_manual/D_a_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y87   alu_manual/D_a_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   alu_manual/D_a_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   alu_manual/D_a_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   alu_manual/D_a_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   alu_manual/D_a_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   alu_manual/D_a_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   alu_manual/D_a_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y85   alu_manual/D_a_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y85   alu_manual/D_a_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.565ns  (logic 7.527ns (25.459%)  route 22.038ns (74.541%))
  Logic Levels:           20  (IBUF=1 LUT4=2 LUT5=2 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[5]_inst_i_6/O
                         net (fo=150, routed)         3.963     5.450    alu_manual/led_OBUF[1]_inst_i_5_1
    SLICE_X46Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.574 r  alu_manual/led_OBUF[7]_inst_i_20/O
                         net (fo=3, routed)           0.874     6.448    alu_manual/led_OBUF[7]_inst_i_20_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.572 r  alu_manual/led_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.962     7.534    alu_manual/led_OBUF[7]_inst_i_12_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.658 r  alu_manual/io_led[0][0]_INST_0_i_8/O
                         net (fo=3, routed)           0.183     7.841    alu_manual/io_led[0][0]_INST_0_i_8_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.965 r  alu_manual/io_led[0][3]_INST_0_i_10/O
                         net (fo=3, routed)           0.975     8.940    alu_manual/io_led[0][3]_INST_0_i_10_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.064 r  alu_manual/io_led[0][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.665     9.729    alu_manual/io_led[0][5]_INST_0_i_11_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.853 r  alu_manual/io_led[0][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.840    10.693    alu_manual/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.817 r  alu_manual/io_led[1][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.913    11.730    alu_manual/io_led[1][1]_INST_0_i_9_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.854 r  alu_manual/io_led[1][3]_INST_0_i_8/O
                         net (fo=3, routed)           0.446    12.299    alu_manual/io_led[1][3]_INST_0_i_8_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.423 r  alu_manual/io_led[1][5]_INST_0_i_10/O
                         net (fo=3, routed)           0.507    12.930    alu_manual/io_led[1][5]_INST_0_i_10_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.054 r  alu_manual/io_led[1][7]_INST_0_i_11/O
                         net (fo=3, routed)           0.562    13.616    alu_manual/io_led[1][7]_INST_0_i_11_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.740 r  alu_manual/io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.659    14.399    alu_manual/io_led[2][1]_INST_0_i_9_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.523 r  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.733    15.257    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.381 r  alu_manual/io_led[2][5]_INST_0_i_9/O
                         net (fo=3, routed)           1.051    16.431    alu_manual/io_led[2][5]_INST_0_i_9_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.555 r  alu_manual/io_led[2][6]_INST_0_i_7/O
                         net (fo=2, routed)           0.752    17.308    alu_manual/io_led[2][6]_INST_0_i_7_n_0
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.150    17.458 r  alu_manual/io_segment_OBUF[5]_inst_i_5/O
                         net (fo=3, routed)           0.449    17.906    alu_manual/io_segment_OBUF[5]_inst_i_5_n_0
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.328    18.234 f  alu_manual/io_led[2][7]_INST_0_i_15/O
                         net (fo=2, routed)           0.405    18.639    alu_manual/M_alu_n
    SLICE_X58Y84         LUT5 (Prop_lut5_I0_O)        0.124    18.763 r  alu_manual/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           1.393    20.156    alu_manual/seg/ctr/M_alu_z
    SLICE_X56Y82         LUT5 (Prop_lut5_I1_O)        0.124    20.280 r  alu_manual/seg/ctr/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           5.706    25.986    io_segment_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         3.579    29.565 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    29.565    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.425ns  (logic 7.527ns (25.581%)  route 21.898ns (74.419%))
  Logic Levels:           20  (IBUF=1 LUT4=2 LUT5=2 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[5]_inst_i_6/O
                         net (fo=150, routed)         3.963     5.450    alu_manual/led_OBUF[1]_inst_i_5_1
    SLICE_X46Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.574 r  alu_manual/led_OBUF[7]_inst_i_20/O
                         net (fo=3, routed)           0.874     6.448    alu_manual/led_OBUF[7]_inst_i_20_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.572 r  alu_manual/led_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.962     7.534    alu_manual/led_OBUF[7]_inst_i_12_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.658 r  alu_manual/io_led[0][0]_INST_0_i_8/O
                         net (fo=3, routed)           0.183     7.841    alu_manual/io_led[0][0]_INST_0_i_8_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.965 r  alu_manual/io_led[0][3]_INST_0_i_10/O
                         net (fo=3, routed)           0.975     8.940    alu_manual/io_led[0][3]_INST_0_i_10_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.064 r  alu_manual/io_led[0][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.665     9.729    alu_manual/io_led[0][5]_INST_0_i_11_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.853 r  alu_manual/io_led[0][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.840    10.693    alu_manual/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.817 r  alu_manual/io_led[1][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.913    11.730    alu_manual/io_led[1][1]_INST_0_i_9_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.854 r  alu_manual/io_led[1][3]_INST_0_i_8/O
                         net (fo=3, routed)           0.446    12.299    alu_manual/io_led[1][3]_INST_0_i_8_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.423 r  alu_manual/io_led[1][5]_INST_0_i_10/O
                         net (fo=3, routed)           0.507    12.930    alu_manual/io_led[1][5]_INST_0_i_10_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.054 r  alu_manual/io_led[1][7]_INST_0_i_11/O
                         net (fo=3, routed)           0.562    13.616    alu_manual/io_led[1][7]_INST_0_i_11_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.740 r  alu_manual/io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.659    14.399    alu_manual/io_led[2][1]_INST_0_i_9_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.523 r  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.733    15.257    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.381 r  alu_manual/io_led[2][5]_INST_0_i_9/O
                         net (fo=3, routed)           1.051    16.431    alu_manual/io_led[2][5]_INST_0_i_9_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.555 r  alu_manual/io_led[2][6]_INST_0_i_7/O
                         net (fo=2, routed)           0.752    17.308    alu_manual/io_led[2][6]_INST_0_i_7_n_0
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.150    17.458 r  alu_manual/io_segment_OBUF[5]_inst_i_5/O
                         net (fo=3, routed)           0.449    17.906    alu_manual/io_segment_OBUF[5]_inst_i_5_n_0
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.328    18.234 f  alu_manual/io_led[2][7]_INST_0_i_15/O
                         net (fo=2, routed)           0.405    18.639    alu_manual/M_alu_n
    SLICE_X58Y84         LUT5 (Prop_lut5_I0_O)        0.124    18.763 r  alu_manual/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           1.393    20.156    alu_manual/seg/ctr/M_alu_z
    SLICE_X56Y82         LUT5 (Prop_lut5_I1_O)        0.124    20.280 r  alu_manual/seg/ctr/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           5.566    25.846    io_segment_OBUF[0]
    R6                   OBUF (Prop_obuf_I_O)         3.579    29.425 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    29.425    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.264ns  (logic 7.516ns (25.683%)  route 21.748ns (74.317%))
  Logic Levels:           20  (IBUF=1 LUT4=2 LUT5=2 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[5]_inst_i_6/O
                         net (fo=150, routed)         3.963     5.450    alu_manual/led_OBUF[1]_inst_i_5_1
    SLICE_X46Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.574 r  alu_manual/led_OBUF[7]_inst_i_20/O
                         net (fo=3, routed)           0.874     6.448    alu_manual/led_OBUF[7]_inst_i_20_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.572 r  alu_manual/led_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.962     7.534    alu_manual/led_OBUF[7]_inst_i_12_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.658 r  alu_manual/io_led[0][0]_INST_0_i_8/O
                         net (fo=3, routed)           0.183     7.841    alu_manual/io_led[0][0]_INST_0_i_8_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.965 r  alu_manual/io_led[0][3]_INST_0_i_10/O
                         net (fo=3, routed)           0.975     8.940    alu_manual/io_led[0][3]_INST_0_i_10_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.064 r  alu_manual/io_led[0][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.665     9.729    alu_manual/io_led[0][5]_INST_0_i_11_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.853 r  alu_manual/io_led[0][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.840    10.693    alu_manual/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.817 r  alu_manual/io_led[1][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.913    11.730    alu_manual/io_led[1][1]_INST_0_i_9_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.854 r  alu_manual/io_led[1][3]_INST_0_i_8/O
                         net (fo=3, routed)           0.446    12.299    alu_manual/io_led[1][3]_INST_0_i_8_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.423 r  alu_manual/io_led[1][5]_INST_0_i_10/O
                         net (fo=3, routed)           0.507    12.930    alu_manual/io_led[1][5]_INST_0_i_10_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.054 r  alu_manual/io_led[1][7]_INST_0_i_11/O
                         net (fo=3, routed)           0.562    13.616    alu_manual/io_led[1][7]_INST_0_i_11_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.740 r  alu_manual/io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.659    14.399    alu_manual/io_led[2][1]_INST_0_i_9_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.523 r  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.733    15.257    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.381 r  alu_manual/io_led[2][5]_INST_0_i_9/O
                         net (fo=3, routed)           1.051    16.431    alu_manual/io_led[2][5]_INST_0_i_9_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.555 r  alu_manual/io_led[2][6]_INST_0_i_7/O
                         net (fo=2, routed)           0.752    17.308    alu_manual/io_led[2][6]_INST_0_i_7_n_0
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.150    17.458 r  alu_manual/io_segment_OBUF[5]_inst_i_5/O
                         net (fo=3, routed)           0.449    17.906    alu_manual/io_segment_OBUF[5]_inst_i_5_n_0
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.328    18.234 f  alu_manual/io_led[2][7]_INST_0_i_15/O
                         net (fo=2, routed)           0.405    18.639    alu_manual/M_alu_n
    SLICE_X58Y84         LUT5 (Prop_lut5_I0_O)        0.124    18.763 r  alu_manual/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           1.393    20.156    alu_manual/seg/ctr/M_alu_z
    SLICE_X56Y82         LUT5 (Prop_lut5_I1_O)        0.124    20.280 r  alu_manual/seg/ctr/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           5.416    25.696    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    29.264 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    29.264    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.774ns  (logic 7.519ns (26.132%)  route 21.255ns (73.868%))
  Logic Levels:           20  (IBUF=1 LUT4=2 LUT5=2 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[5]_inst_i_6/O
                         net (fo=150, routed)         3.963     5.450    alu_manual/led_OBUF[1]_inst_i_5_1
    SLICE_X46Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.574 r  alu_manual/led_OBUF[7]_inst_i_20/O
                         net (fo=3, routed)           0.874     6.448    alu_manual/led_OBUF[7]_inst_i_20_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.572 r  alu_manual/led_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.962     7.534    alu_manual/led_OBUF[7]_inst_i_12_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.658 r  alu_manual/io_led[0][0]_INST_0_i_8/O
                         net (fo=3, routed)           0.183     7.841    alu_manual/io_led[0][0]_INST_0_i_8_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.965 r  alu_manual/io_led[0][3]_INST_0_i_10/O
                         net (fo=3, routed)           0.975     8.940    alu_manual/io_led[0][3]_INST_0_i_10_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.064 r  alu_manual/io_led[0][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.665     9.729    alu_manual/io_led[0][5]_INST_0_i_11_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.853 r  alu_manual/io_led[0][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.840    10.693    alu_manual/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.817 r  alu_manual/io_led[1][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.913    11.730    alu_manual/io_led[1][1]_INST_0_i_9_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.854 r  alu_manual/io_led[1][3]_INST_0_i_8/O
                         net (fo=3, routed)           0.446    12.299    alu_manual/io_led[1][3]_INST_0_i_8_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.423 r  alu_manual/io_led[1][5]_INST_0_i_10/O
                         net (fo=3, routed)           0.507    12.930    alu_manual/io_led[1][5]_INST_0_i_10_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.054 r  alu_manual/io_led[1][7]_INST_0_i_11/O
                         net (fo=3, routed)           0.562    13.616    alu_manual/io_led[1][7]_INST_0_i_11_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.740 r  alu_manual/io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.659    14.399    alu_manual/io_led[2][1]_INST_0_i_9_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.523 r  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.733    15.257    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.381 r  alu_manual/io_led[2][5]_INST_0_i_9/O
                         net (fo=3, routed)           1.051    16.431    alu_manual/io_led[2][5]_INST_0_i_9_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.555 r  alu_manual/io_led[2][6]_INST_0_i_7/O
                         net (fo=2, routed)           0.752    17.308    alu_manual/io_led[2][6]_INST_0_i_7_n_0
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.150    17.458 r  alu_manual/io_segment_OBUF[5]_inst_i_5/O
                         net (fo=3, routed)           0.449    17.906    alu_manual/io_segment_OBUF[5]_inst_i_5_n_0
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.328    18.234 f  alu_manual/io_led[2][7]_INST_0_i_15/O
                         net (fo=2, routed)           0.405    18.639    alu_manual/M_alu_n
    SLICE_X58Y84         LUT5 (Prop_lut5_I0_O)        0.124    18.763 r  alu_manual/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           1.393    20.156    alu_manual/seg/ctr/M_alu_z
    SLICE_X56Y82         LUT5 (Prop_lut5_I1_O)        0.124    20.280 r  alu_manual/seg/ctr/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           4.923    25.203    io_segment_OBUF[0]
    T7                   OBUF (Prop_obuf_I_O)         3.571    28.774 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    28.774    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.430ns  (logic 7.585ns (26.681%)  route 20.845ns (73.319%))
  Logic Levels:           21  (IBUF=1 LUT4=2 LUT5=1 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[5]_inst_i_6/O
                         net (fo=150, routed)         3.963     5.450    alu_manual/led_OBUF[1]_inst_i_5_1
    SLICE_X46Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.574 r  alu_manual/led_OBUF[7]_inst_i_20/O
                         net (fo=3, routed)           0.874     6.448    alu_manual/led_OBUF[7]_inst_i_20_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.572 r  alu_manual/led_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.962     7.534    alu_manual/led_OBUF[7]_inst_i_12_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.658 r  alu_manual/io_led[0][0]_INST_0_i_8/O
                         net (fo=3, routed)           0.183     7.841    alu_manual/io_led[0][0]_INST_0_i_8_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.965 r  alu_manual/io_led[0][3]_INST_0_i_10/O
                         net (fo=3, routed)           0.975     8.940    alu_manual/io_led[0][3]_INST_0_i_10_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.064 r  alu_manual/io_led[0][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.665     9.729    alu_manual/io_led[0][5]_INST_0_i_11_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.853 r  alu_manual/io_led[0][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.840    10.693    alu_manual/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.817 r  alu_manual/io_led[1][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.913    11.730    alu_manual/io_led[1][1]_INST_0_i_9_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.854 r  alu_manual/io_led[1][3]_INST_0_i_8/O
                         net (fo=3, routed)           0.446    12.299    alu_manual/io_led[1][3]_INST_0_i_8_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.423 r  alu_manual/io_led[1][5]_INST_0_i_10/O
                         net (fo=3, routed)           0.507    12.930    alu_manual/io_led[1][5]_INST_0_i_10_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.054 r  alu_manual/io_led[1][7]_INST_0_i_11/O
                         net (fo=3, routed)           0.562    13.616    alu_manual/io_led[1][7]_INST_0_i_11_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.740 r  alu_manual/io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.659    14.399    alu_manual/io_led[2][1]_INST_0_i_9_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.523 r  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.733    15.257    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.381 r  alu_manual/io_led[2][5]_INST_0_i_9/O
                         net (fo=3, routed)           1.051    16.431    alu_manual/io_led[2][5]_INST_0_i_9_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.555 r  alu_manual/io_led[2][6]_INST_0_i_7/O
                         net (fo=2, routed)           0.752    17.308    alu_manual/io_led[2][6]_INST_0_i_7_n_0
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.150    17.458 r  alu_manual/io_segment_OBUF[5]_inst_i_5/O
                         net (fo=3, routed)           0.449    17.906    alu_manual/io_segment_OBUF[5]_inst_i_5_n_0
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.328    18.234 f  alu_manual/io_led[2][7]_INST_0_i_15/O
                         net (fo=2, routed)           0.405    18.639    alu_manual/M_alu_n
    SLICE_X58Y84         LUT5 (Prop_lut5_I0_O)        0.124    18.763 r  alu_manual/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.851    19.614    alu_manual/M_alu_z
    SLICE_X56Y84         LUT6 (Prop_lut6_I2_O)        0.124    19.738 r  alu_manual/led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.665    20.404    alu_manual/M_alu_out[0]
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    20.528 r  alu_manual/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.389    24.917    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    28.430 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    28.430    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.440ns  (logic 7.480ns (28.289%)  route 18.960ns (71.711%))
  Logic Levels:           20  (IBUF=1 LUT4=2 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[5]_inst_i_6/O
                         net (fo=150, routed)         3.963     5.450    alu_manual/led_OBUF[1]_inst_i_5_1
    SLICE_X46Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.574 r  alu_manual/led_OBUF[7]_inst_i_20/O
                         net (fo=3, routed)           0.874     6.448    alu_manual/led_OBUF[7]_inst_i_20_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.572 r  alu_manual/led_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.962     7.534    alu_manual/led_OBUF[7]_inst_i_12_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.658 r  alu_manual/io_led[0][0]_INST_0_i_8/O
                         net (fo=3, routed)           0.183     7.841    alu_manual/io_led[0][0]_INST_0_i_8_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.965 r  alu_manual/io_led[0][3]_INST_0_i_10/O
                         net (fo=3, routed)           0.975     8.940    alu_manual/io_led[0][3]_INST_0_i_10_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.064 r  alu_manual/io_led[0][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.665     9.729    alu_manual/io_led[0][5]_INST_0_i_11_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.853 r  alu_manual/io_led[0][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.840    10.693    alu_manual/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.817 r  alu_manual/io_led[1][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.913    11.730    alu_manual/io_led[1][1]_INST_0_i_9_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.854 r  alu_manual/io_led[1][3]_INST_0_i_8/O
                         net (fo=3, routed)           0.446    12.299    alu_manual/io_led[1][3]_INST_0_i_8_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.423 r  alu_manual/io_led[1][5]_INST_0_i_10/O
                         net (fo=3, routed)           0.507    12.930    alu_manual/io_led[1][5]_INST_0_i_10_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.054 r  alu_manual/io_led[1][7]_INST_0_i_11/O
                         net (fo=3, routed)           0.562    13.616    alu_manual/io_led[1][7]_INST_0_i_11_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.740 r  alu_manual/io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.659    14.399    alu_manual/io_led[2][1]_INST_0_i_9_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.523 r  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.733    15.257    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.381 r  alu_manual/io_led[2][5]_INST_0_i_9/O
                         net (fo=3, routed)           1.051    16.431    alu_manual/io_led[2][5]_INST_0_i_9_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.555 r  alu_manual/io_led[2][6]_INST_0_i_7/O
                         net (fo=2, routed)           0.752    17.308    alu_manual/io_led[2][6]_INST_0_i_7_n_0
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.150    17.458 r  alu_manual/io_segment_OBUF[5]_inst_i_5/O
                         net (fo=3, routed)           0.449    17.906    alu_manual/io_segment_OBUF[5]_inst_i_5_n_0
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.328    18.234 r  alu_manual/io_led[2][7]_INST_0_i_15/O
                         net (fo=2, routed)           1.044    19.278    alu_manual/M_alu_n
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.124    19.402 r  alu_manual/io_led[2][7]_INST_0_i_4/O
                         net (fo=1, routed)           0.655    20.057    alu_manual/io_led[2][7]_INST_0_i_4_n_0
    SLICE_X61Y83         LUT6 (Prop_lut6_I2_O)        0.124    20.181 r  alu_manual/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.727    22.909    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.531    26.440 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    26.440    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.607ns  (logic 7.123ns (28.949%)  route 17.483ns (71.051%))
  Logic Levels:           19  (IBUF=1 LUT4=1 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[5]_inst_i_6/O
                         net (fo=150, routed)         3.963     5.450    alu_manual/led_OBUF[1]_inst_i_5_1
    SLICE_X46Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.574 r  alu_manual/led_OBUF[7]_inst_i_20/O
                         net (fo=3, routed)           0.874     6.448    alu_manual/led_OBUF[7]_inst_i_20_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.572 r  alu_manual/led_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.962     7.534    alu_manual/led_OBUF[7]_inst_i_12_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.658 r  alu_manual/io_led[0][0]_INST_0_i_8/O
                         net (fo=3, routed)           0.183     7.841    alu_manual/io_led[0][0]_INST_0_i_8_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.965 r  alu_manual/io_led[0][3]_INST_0_i_10/O
                         net (fo=3, routed)           0.975     8.940    alu_manual/io_led[0][3]_INST_0_i_10_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.064 r  alu_manual/io_led[0][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.665     9.729    alu_manual/io_led[0][5]_INST_0_i_11_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.853 r  alu_manual/io_led[0][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.840    10.693    alu_manual/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.817 r  alu_manual/io_led[1][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.913    11.730    alu_manual/io_led[1][1]_INST_0_i_9_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.854 r  alu_manual/io_led[1][3]_INST_0_i_8/O
                         net (fo=3, routed)           0.446    12.299    alu_manual/io_led[1][3]_INST_0_i_8_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.423 r  alu_manual/io_led[1][5]_INST_0_i_10/O
                         net (fo=3, routed)           0.507    12.930    alu_manual/io_led[1][5]_INST_0_i_10_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.054 r  alu_manual/io_led[1][7]_INST_0_i_11/O
                         net (fo=3, routed)           0.562    13.616    alu_manual/io_led[1][7]_INST_0_i_11_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.740 r  alu_manual/io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.659    14.399    alu_manual/io_led[2][1]_INST_0_i_9_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.523 r  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.733    15.257    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.381 r  alu_manual/io_led[2][5]_INST_0_i_9/O
                         net (fo=3, routed)           1.051    16.431    alu_manual/io_led[2][5]_INST_0_i_9_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.555 r  alu_manual/io_led[2][6]_INST_0_i_7/O
                         net (fo=2, routed)           0.752    17.308    alu_manual/io_led[2][6]_INST_0_i_7_n_0
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.124    17.432 r  alu_manual/io_led[2][6]_INST_0_i_5/O
                         net (fo=2, routed)           0.533    17.964    alu_manual/io_led[2][6]_INST_0_i_5_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I4_O)        0.124    18.088 r  alu_manual/io_led[2][6]_INST_0_i_2/O
                         net (fo=1, routed)           0.151    18.239    alu_manual/M_alu_out[30]
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124    18.363 r  alu_manual/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.714    21.078    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         3.529    24.607 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000    24.607    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.775ns  (logic 7.004ns (29.460%)  route 16.771ns (70.540%))
  Logic Levels:           18  (IBUF=1 LUT4=1 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[5]_inst_i_6/O
                         net (fo=150, routed)         3.963     5.450    alu_manual/led_OBUF[1]_inst_i_5_1
    SLICE_X46Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.574 r  alu_manual/led_OBUF[7]_inst_i_20/O
                         net (fo=3, routed)           0.874     6.448    alu_manual/led_OBUF[7]_inst_i_20_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.572 r  alu_manual/led_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.962     7.534    alu_manual/led_OBUF[7]_inst_i_12_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.658 r  alu_manual/io_led[0][0]_INST_0_i_8/O
                         net (fo=3, routed)           0.183     7.841    alu_manual/io_led[0][0]_INST_0_i_8_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.965 r  alu_manual/io_led[0][3]_INST_0_i_10/O
                         net (fo=3, routed)           0.975     8.940    alu_manual/io_led[0][3]_INST_0_i_10_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.064 r  alu_manual/io_led[0][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.665     9.729    alu_manual/io_led[0][5]_INST_0_i_11_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.853 r  alu_manual/io_led[0][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.840    10.693    alu_manual/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.817 r  alu_manual/io_led[1][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.913    11.730    alu_manual/io_led[1][1]_INST_0_i_9_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.854 r  alu_manual/io_led[1][3]_INST_0_i_8/O
                         net (fo=3, routed)           0.446    12.299    alu_manual/io_led[1][3]_INST_0_i_8_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.423 r  alu_manual/io_led[1][5]_INST_0_i_10/O
                         net (fo=3, routed)           0.507    12.930    alu_manual/io_led[1][5]_INST_0_i_10_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.054 r  alu_manual/io_led[1][7]_INST_0_i_11/O
                         net (fo=3, routed)           0.562    13.616    alu_manual/io_led[1][7]_INST_0_i_11_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.740 r  alu_manual/io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.659    14.399    alu_manual/io_led[2][1]_INST_0_i_9_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.523 r  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.733    15.257    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.381 r  alu_manual/io_led[2][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.834    16.215    alu_manual/io_led[2][5]_INST_0_i_9_n_0
    SLICE_X58Y84         LUT4 (Prop_lut4_I0_O)        0.124    16.339 r  alu_manual/io_led[2][4]_INST_0_i_4/O
                         net (fo=2, routed)           0.289    16.628    alu_manual/io_led[2][4]_INST_0_i_4_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I4_O)        0.124    16.752 r  alu_manual/io_led[2][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.655    17.407    alu_manual/M_alu_out[28]
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    17.531 r  alu_manual/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           2.710    20.241    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         3.534    23.775 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000    23.775    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.287ns  (logic 6.999ns (30.055%)  route 16.288ns (69.945%))
  Logic Levels:           18  (IBUF=1 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[5]_inst_i_6/O
                         net (fo=150, routed)         3.963     5.450    alu_manual/led_OBUF[1]_inst_i_5_1
    SLICE_X46Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.574 r  alu_manual/led_OBUF[7]_inst_i_20/O
                         net (fo=3, routed)           0.874     6.448    alu_manual/led_OBUF[7]_inst_i_20_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.572 r  alu_manual/led_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.962     7.534    alu_manual/led_OBUF[7]_inst_i_12_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.658 r  alu_manual/io_led[0][0]_INST_0_i_8/O
                         net (fo=3, routed)           0.183     7.841    alu_manual/io_led[0][0]_INST_0_i_8_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.965 r  alu_manual/io_led[0][3]_INST_0_i_10/O
                         net (fo=3, routed)           0.975     8.940    alu_manual/io_led[0][3]_INST_0_i_10_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.064 r  alu_manual/io_led[0][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.665     9.729    alu_manual/io_led[0][5]_INST_0_i_11_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.853 r  alu_manual/io_led[0][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.840    10.693    alu_manual/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.817 r  alu_manual/io_led[1][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.913    11.730    alu_manual/io_led[1][1]_INST_0_i_9_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.854 r  alu_manual/io_led[1][3]_INST_0_i_8/O
                         net (fo=3, routed)           0.446    12.299    alu_manual/io_led[1][3]_INST_0_i_8_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.423 r  alu_manual/io_led[1][5]_INST_0_i_10/O
                         net (fo=3, routed)           0.507    12.930    alu_manual/io_led[1][5]_INST_0_i_10_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.054 r  alu_manual/io_led[1][7]_INST_0_i_11/O
                         net (fo=3, routed)           0.562    13.616    alu_manual/io_led[1][7]_INST_0_i_11_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.740 r  alu_manual/io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.659    14.399    alu_manual/io_led[2][1]_INST_0_i_9_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.523 r  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.733    15.257    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.381 r  alu_manual/io_led[2][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.440    15.820    alu_manual/io_led[2][5]_INST_0_i_9_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I2_O)        0.124    15.944 r  alu_manual/io_led[2][5]_INST_0_i_5/O
                         net (fo=2, routed)           0.586    16.530    alu_manual/io_led[2][5]_INST_0_i_5_n_0
    SLICE_X58Y83         LUT6 (Prop_lut6_I4_O)        0.124    16.654 r  alu_manual/io_led[2][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.280    16.933    alu_manual/M_alu_out[29]
    SLICE_X58Y83         LUT6 (Prop_lut6_I0_O)        0.124    17.057 r  alu_manual/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           2.701    19.759    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         3.529    23.287 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000    23.287    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.514ns  (logic 6.869ns (30.508%)  route 15.645ns (69.492%))
  Logic Levels:           17  (IBUF=1 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[5]_inst_i_6/O
                         net (fo=150, routed)         3.963     5.450    alu_manual/led_OBUF[1]_inst_i_5_1
    SLICE_X46Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.574 r  alu_manual/led_OBUF[7]_inst_i_20/O
                         net (fo=3, routed)           0.874     6.448    alu_manual/led_OBUF[7]_inst_i_20_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.572 r  alu_manual/led_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.962     7.534    alu_manual/led_OBUF[7]_inst_i_12_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.658 r  alu_manual/io_led[0][0]_INST_0_i_8/O
                         net (fo=3, routed)           0.183     7.841    alu_manual/io_led[0][0]_INST_0_i_8_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.965 r  alu_manual/io_led[0][3]_INST_0_i_10/O
                         net (fo=3, routed)           0.975     8.940    alu_manual/io_led[0][3]_INST_0_i_10_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.064 r  alu_manual/io_led[0][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.665     9.729    alu_manual/io_led[0][5]_INST_0_i_11_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.853 r  alu_manual/io_led[0][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.840    10.693    alu_manual/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.817 r  alu_manual/io_led[1][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.913    11.730    alu_manual/io_led[1][1]_INST_0_i_9_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.854 r  alu_manual/io_led[1][3]_INST_0_i_8/O
                         net (fo=3, routed)           0.446    12.299    alu_manual/io_led[1][3]_INST_0_i_8_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.423 r  alu_manual/io_led[1][5]_INST_0_i_10/O
                         net (fo=3, routed)           0.507    12.930    alu_manual/io_led[1][5]_INST_0_i_10_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.054 r  alu_manual/io_led[1][7]_INST_0_i_11/O
                         net (fo=3, routed)           0.562    13.616    alu_manual/io_led[1][7]_INST_0_i_11_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.740 r  alu_manual/io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.659    14.399    alu_manual/io_led[2][1]_INST_0_i_9_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.523 r  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.581    15.105    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124    15.229 r  alu_manual/io_led[2][3]_INST_0_i_5/O
                         net (fo=2, routed)           0.431    15.659    alu_manual/io_led[2][3]_INST_0_i_5_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I4_O)        0.124    15.783 r  alu_manual/io_led[2][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.378    16.162    alu_manual/M_alu_out[27]
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124    16.286 r  alu_manual/io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           2.705    18.991    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         3.522    22.514 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000    22.514    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.011ns  (logic 1.578ns (52.398%)  route 1.433ns (47.602%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 f  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 f  led_OBUF[5]_inst_i_3/O
                         net (fo=49, routed)          0.928     1.170    alu_manual/io_led[2][7]_INST_0_i_1_1
    SLICE_X58Y87         LUT4 (Prop_lut4_I0_O)        0.045     1.215 r  alu_manual/io_led[1][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.097     1.313    alu_manual/M_alu_out[20]
    SLICE_X58Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.358 r  alu_manual/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.409     1.766    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.011 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     3.011    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.119ns  (logic 1.589ns (50.942%)  route 1.530ns (49.058%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  led_OBUF[5]_inst_i_4/O
                         net (fo=49, routed)          1.018     1.258    alu_manual/io_led[2][7]_INST_0_i_1_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I1_O)        0.045     1.303 r  alu_manual/io_led[1][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.107     1.410    alu_manual/M_alu_out[19]
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.455 r  alu_manual/io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.405     1.860    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.119 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     3.119    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.189ns  (logic 1.559ns (48.870%)  route 1.631ns (51.130%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 f  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 f  led_OBUF[5]_inst_i_3/O
                         net (fo=49, routed)          0.940     1.183    alu_manual/io_led[2][7]_INST_0_i_1_1
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.228 r  alu_manual/io_led[2][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.054     1.282    alu_manual/M_alu_out[24]
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.327 r  alu_manual/io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.637     1.964    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.189 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     3.189    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][1]
                            (input port)
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.219ns  (logic 1.564ns (48.576%)  route 1.655ns (51.424%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[2][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][1]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  led_OBUF[7]_inst_i_5/O
                         net (fo=95, routed)          0.772     1.016    alu_manual/led_OBUF[1]_inst_i_5_0
    SLICE_X58Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.061 r  alu_manual/io_led[2][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.099     1.159    alu_manual/M_alu_out[29]
    SLICE_X58Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.204 r  alu_manual/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.785     1.989    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.219 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     3.219    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][1]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.224ns  (logic 1.564ns (48.511%)  route 1.660ns (51.489%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[2][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][1]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  led_OBUF[7]_inst_i_5/O
                         net (fo=95, routed)          0.836     1.080    alu_manual/led_OBUF[1]_inst_i_5_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.125 r  alu_manual/io_led[2][6]_INST_0_i_2/O
                         net (fo=1, routed)           0.050     1.175    alu_manual/M_alu_out[30]
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.220 r  alu_manual/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.774     1.994    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.224 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     3.224    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.288ns  (logic 1.693ns (51.508%)  route 1.594ns (48.492%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 f  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 f  led_OBUF[5]_inst_i_3/O
                         net (fo=49, routed)          0.928     1.170    alu_manual/io_led[2][7]_INST_0_i_1_1
    SLICE_X58Y87         LUT2 (Prop_lut2_I0_O)        0.048     1.218 f  alu_manual/io_led[2][7]_INST_0_i_5/O
                         net (fo=19, routed)          0.204     1.422    alu_manual/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.107     1.529 r  alu_manual/io_led[1][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.058     1.587    alu_manual/M_alu_out[18]
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.632 r  alu_manual/io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.405     2.037    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.288 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     3.288    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][1]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.362ns  (logic 1.566ns (46.593%)  route 1.795ns (53.407%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[2][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][1]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  led_OBUF[7]_inst_i_5/O
                         net (fo=95, routed)          0.778     1.022    alu_manual/led_OBUF[1]_inst_i_5_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I4_O)        0.045     1.067 r  alu_manual/io_led[2][7]_INST_0_i_4/O
                         net (fo=1, routed)           0.219     1.286    alu_manual/io_led[2][7]_INST_0_i_4_n_0
    SLICE_X61Y83         LUT6 (Prop_lut6_I2_O)        0.045     1.331 r  alu_manual/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.798     2.129    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.362 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     3.362    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][3]
                            (input port)
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.397ns  (logic 1.660ns (48.865%)  route 1.737ns (51.135%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[2][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][3]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  led_OBUF[2]_inst_i_10/O
                         net (fo=32, routed)          0.667     0.924    alu_manual/led_OBUF[1]_inst_i_5_2
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.969 f  alu_manual/io_led[2][3]_INST_0_i_12/O
                         net (fo=1, routed)           0.052     1.021    alu_manual/io_led[2][3]_INST_0_i_12_n_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.066 r  alu_manual/io_led[2][3]_INST_0_i_6/O
                         net (fo=1, routed)           0.097     1.163    alu_manual/io_led[2][3]_INST_0_i_6_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.208 r  alu_manual/io_led[2][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.134     1.342    alu_manual/M_alu_out[27]
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.387 r  alu_manual/io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.786     2.174    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.397 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     3.397    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.400ns  (logic 1.567ns (46.105%)  route 1.832ns (53.895%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 f  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 f  led_OBUF[5]_inst_i_3/O
                         net (fo=49, routed)          0.817     1.060    alu_manual/io_led[2][7]_INST_0_i_1_1
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.105 r  alu_manual/io_led[2][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.219     1.324    alu_manual/M_alu_out[28]
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.369 r  alu_manual/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.796     2.165    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.400 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     3.400    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.292ns  (logic 9.851ns (19.588%)  route 40.441ns (80.412%))
  Logic Levels:           37  (LUT4=8 LUT5=1 LUT6=27 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.621     5.205    alu_manual/CLK
    SLICE_X62Y85         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=80, routed)          4.640    10.302    alu_manual/D_a_q_reg_n_0_[3]
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.426 r  alu_manual/led_OBUF[3]_inst_i_13/O
                         net (fo=5, routed)           0.678    11.103    alu_manual/alu/multiplier/p_2200_in
    SLICE_X45Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.227 r  alu_manual/led_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           1.145    12.372    alu_manual/alu/multiplier/p_2258_in
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.496 r  alu_manual/led_OBUF[7]_inst_i_31/O
                         net (fo=2, routed)           0.797    13.293    alu_manual/alu/multiplier/p_2254_in
    SLICE_X41Y84         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  alu_manual/io_led[0][1]_INST_0_i_25/O
                         net (fo=2, routed)           1.177    14.594    alu_manual/alu/multiplier/p_2250_in
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.718 r  alu_manual/io_led[0][3]_INST_0_i_59/O
                         net (fo=2, routed)           0.802    15.520    alu_manual/alu/multiplier/p_2246_in
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    15.644 r  alu_manual/io_led[0][3]_INST_0_i_49/O
                         net (fo=6, routed)           1.218    16.861    alu_manual/alu/multiplier/p_2040_in
    SLICE_X39Y87         LUT4 (Prop_lut4_I0_O)        0.152    17.013 r  alu_manual/io_led[0][4]_INST_0_i_34/O
                         net (fo=2, routed)           0.830    17.843    alu_manual/alu/multiplier/p_1901_in
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.326    18.169 r  alu_manual/io_led[0][4]_INST_0_i_25/O
                         net (fo=6, routed)           0.686    18.855    alu_manual/alu/multiplier/p_1765_in
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.148    19.003 r  alu_manual/io_led[0][5]_INST_0_i_25/O
                         net (fo=2, routed)           0.697    19.700    alu_manual/alu/multiplier/p_1636_in
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.328    20.028 r  alu_manual/io_led[0][5]_INST_0_i_19/O
                         net (fo=6, routed)           1.443    21.471    alu_manual/alu/multiplier/p_1510_in
    SLICE_X46Y91         LUT4 (Prop_lut4_I0_O)        0.150    21.621 r  alu_manual/io_led[0][6]_INST_0_i_20/O
                         net (fo=3, routed)           1.105    22.725    alu_manual/alu/multiplier/p_1391_in
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.328    23.053 r  alu_manual/io_led[0][6]_INST_0_i_15/O
                         net (fo=6, routed)           0.817    23.871    alu_manual/alu/multiplier/p_1321_in
    SLICE_X51Y91         LUT6 (Prop_lut6_I4_O)        0.124    23.995 r  alu_manual/io_led[1][0]_INST_0_i_32/O
                         net (fo=5, routed)           0.966    24.961    alu_manual/alu/multiplier/p_1164_in
    SLICE_X51Y92         LUT4 (Prop_lut4_I0_O)        0.124    25.085 r  alu_manual/io_led[1][0]_INST_0_i_24/O
                         net (fo=5, routed)           1.032    26.117    alu_manual/alu/multiplier/p_1060_in
    SLICE_X53Y93         LUT6 (Prop_lut6_I3_O)        0.124    26.241 r  alu_manual/io_led[1][1]_INST_0_i_24/O
                         net (fo=5, routed)           1.008    27.249    alu_manual/alu/multiplier/p_999_in
    SLICE_X54Y94         LUT4 (Prop_lut4_I3_O)        0.152    27.401 r  alu_manual/io_led[1][2]_INST_0_i_25/O
                         net (fo=4, routed)           0.768    28.169    alu_manual/alu/multiplier/p_997_in
    SLICE_X56Y94         LUT6 (Prop_lut6_I4_O)        0.348    28.517 r  alu_manual/io_led[1][2]_INST_0_i_16/O
                         net (fo=6, routed)           1.274    29.792    alu_manual/alu/multiplier/p_861_in
    SLICE_X58Y95         LUT6 (Prop_lut6_I3_O)        0.124    29.916 r  alu_manual/io_led[1][5]_INST_0_i_54/O
                         net (fo=4, routed)           0.742    30.658    alu_manual/alu/multiplier/p_895_in
    SLICE_X59Y97         LUT6 (Prop_lut6_I5_O)        0.124    30.782 r  alu_manual/io_led[1][7]_INST_0_i_43/O
                         net (fo=4, routed)           1.187    31.969    alu_manual/alu/multiplier/p_891_in
    SLICE_X57Y98         LUT6 (Prop_lut6_I5_O)        0.124    32.093 r  alu_manual/io_led[2][1]_INST_0_i_40/O
                         net (fo=4, routed)           0.467    32.559    alu_manual/alu/multiplier/p_887_in
    SLICE_X57Y98         LUT6 (Prop_lut6_I4_O)        0.124    32.683 r  alu_manual/io_led[2][1]_INST_0_i_36/O
                         net (fo=4, routed)           1.054    33.738    alu_manual/alu/multiplier/p_758_in
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124    33.862 r  alu_manual/io_led[2][7]_INST_0_i_182/O
                         net (fo=2, routed)           1.030    34.892    alu_manual/alu/multiplier/p_792_in
    SLICE_X57Y99         LUT6 (Prop_lut6_I4_O)        0.124    35.016 r  alu_manual/io_led[2][7]_INST_0_i_169/O
                         net (fo=6, routed)           1.223    36.239    alu_manual/alu/multiplier/p_670_in
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    36.363 r  alu_manual/io_led[2][3]_INST_0_i_35/O
                         net (fo=3, routed)           1.155    37.517    alu_manual/alu/multiplier/p_517_in
    SLICE_X64Y94         LUT6 (Prop_lut6_I0_O)        0.124    37.641 r  alu_manual/io_led[2][3]_INST_0_i_32/O
                         net (fo=4, routed)           1.165    38.806    alu_manual/alu/multiplier/p_448_in
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.124    38.930 r  alu_manual/io_led[2][3]_INST_0_i_30/O
                         net (fo=5, routed)           0.816    39.746    alu_manual/alu/multiplier/p_384_in
    SLICE_X65Y90         LUT4 (Prop_lut4_I0_O)        0.124    39.870 r  alu_manual/io_led[2][3]_INST_0_i_21/O
                         net (fo=5, routed)           1.017    40.888    alu_manual/alu/multiplier/p_325_in
    SLICE_X64Y89         LUT6 (Prop_lut6_I3_O)        0.124    41.012 r  alu_manual/io_led[2][4]_INST_0_i_19/O
                         net (fo=2, routed)           0.867    41.879    alu_manual/io_led[2][4]_INST_0_i_19_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I0_O)        0.124    42.003 r  alu_manual/io_led[2][4]_INST_0_i_15/O
                         net (fo=2, routed)           0.809    42.812    alu_manual/alu/multiplier/p_176_in
    SLICE_X65Y87         LUT6 (Prop_lut6_I3_O)        0.124    42.936 r  alu_manual/io_led[2][4]_INST_0_i_11/O
                         net (fo=8, routed)           1.175    44.111    alu_manual/alu/multiplier/p_103_in
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.152    44.263 r  alu_manual/io_led[2][7]_INST_0_i_48/O
                         net (fo=4, routed)           1.035    45.298    alu_manual/alu/multiplier/p_115_in
    SLICE_X63Y86         LUT6 (Prop_lut6_I4_O)        0.326    45.624 r  alu_manual/io_led[2][7]_INST_0_i_28/O
                         net (fo=3, routed)           0.460    46.084    alu_manual/alu/multiplier/p_70_in
    SLICE_X62Y85         LUT6 (Prop_lut6_I2_O)        0.124    46.208 r  alu_manual/io_led[2][7]_INST_0_i_17/O
                         net (fo=3, routed)           0.968    47.176    alu_manual/io_led[2][7]_INST_0_i_17_n_0
    SLICE_X59Y83         LUT5 (Prop_lut5_I4_O)        0.152    47.328 r  alu_manual/io_led[2][7]_INST_0_i_14/O
                         net (fo=1, routed)           0.806    48.134    alu_manual/io_led[2][7]_INST_0_i_14_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I3_O)        0.326    48.460 r  alu_manual/io_led[2][7]_INST_0_i_4/O
                         net (fo=1, routed)           0.655    49.114    alu_manual/io_led[2][7]_INST_0_i_4_n_0
    SLICE_X61Y83         LUT6 (Prop_lut6_I2_O)        0.124    49.238 r  alu_manual/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.727    51.966    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.531    55.497 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    55.497    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.402ns  (logic 9.619ns (19.471%)  route 39.783ns (80.529%))
  Logic Levels:           37  (LUT4=9 LUT6=27 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.621     5.205    alu_manual/CLK
    SLICE_X62Y85         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=80, routed)          4.640    10.302    alu_manual/D_a_q_reg_n_0_[3]
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.426 r  alu_manual/led_OBUF[3]_inst_i_13/O
                         net (fo=5, routed)           0.678    11.103    alu_manual/alu/multiplier/p_2200_in
    SLICE_X45Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.227 r  alu_manual/led_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           1.145    12.372    alu_manual/alu/multiplier/p_2258_in
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.496 r  alu_manual/led_OBUF[7]_inst_i_31/O
                         net (fo=2, routed)           0.797    13.293    alu_manual/alu/multiplier/p_2254_in
    SLICE_X41Y84         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  alu_manual/io_led[0][1]_INST_0_i_25/O
                         net (fo=2, routed)           1.177    14.594    alu_manual/alu/multiplier/p_2250_in
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.718 r  alu_manual/io_led[0][3]_INST_0_i_59/O
                         net (fo=2, routed)           0.802    15.520    alu_manual/alu/multiplier/p_2246_in
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    15.644 r  alu_manual/io_led[0][3]_INST_0_i_49/O
                         net (fo=6, routed)           1.218    16.861    alu_manual/alu/multiplier/p_2040_in
    SLICE_X39Y87         LUT4 (Prop_lut4_I0_O)        0.152    17.013 r  alu_manual/io_led[0][4]_INST_0_i_34/O
                         net (fo=2, routed)           0.830    17.843    alu_manual/alu/multiplier/p_1901_in
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.326    18.169 r  alu_manual/io_led[0][4]_INST_0_i_25/O
                         net (fo=6, routed)           0.686    18.855    alu_manual/alu/multiplier/p_1765_in
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.148    19.003 r  alu_manual/io_led[0][5]_INST_0_i_25/O
                         net (fo=2, routed)           0.697    19.700    alu_manual/alu/multiplier/p_1636_in
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.328    20.028 r  alu_manual/io_led[0][5]_INST_0_i_19/O
                         net (fo=6, routed)           1.443    21.471    alu_manual/alu/multiplier/p_1510_in
    SLICE_X46Y91         LUT4 (Prop_lut4_I0_O)        0.150    21.621 r  alu_manual/io_led[0][6]_INST_0_i_20/O
                         net (fo=3, routed)           1.105    22.725    alu_manual/alu/multiplier/p_1391_in
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.328    23.053 r  alu_manual/io_led[0][6]_INST_0_i_15/O
                         net (fo=6, routed)           0.817    23.871    alu_manual/alu/multiplier/p_1321_in
    SLICE_X51Y91         LUT6 (Prop_lut6_I4_O)        0.124    23.995 r  alu_manual/io_led[1][0]_INST_0_i_32/O
                         net (fo=5, routed)           0.966    24.961    alu_manual/alu/multiplier/p_1164_in
    SLICE_X51Y92         LUT4 (Prop_lut4_I0_O)        0.124    25.085 r  alu_manual/io_led[1][0]_INST_0_i_24/O
                         net (fo=5, routed)           1.032    26.117    alu_manual/alu/multiplier/p_1060_in
    SLICE_X53Y93         LUT6 (Prop_lut6_I3_O)        0.124    26.241 r  alu_manual/io_led[1][1]_INST_0_i_24/O
                         net (fo=5, routed)           1.008    27.249    alu_manual/alu/multiplier/p_999_in
    SLICE_X54Y94         LUT4 (Prop_lut4_I3_O)        0.152    27.401 r  alu_manual/io_led[1][2]_INST_0_i_25/O
                         net (fo=4, routed)           0.768    28.169    alu_manual/alu/multiplier/p_997_in
    SLICE_X56Y94         LUT6 (Prop_lut6_I4_O)        0.348    28.517 r  alu_manual/io_led[1][2]_INST_0_i_16/O
                         net (fo=6, routed)           1.274    29.792    alu_manual/alu/multiplier/p_861_in
    SLICE_X58Y95         LUT6 (Prop_lut6_I3_O)        0.124    29.916 r  alu_manual/io_led[1][5]_INST_0_i_54/O
                         net (fo=4, routed)           0.742    30.658    alu_manual/alu/multiplier/p_895_in
    SLICE_X59Y97         LUT6 (Prop_lut6_I5_O)        0.124    30.782 r  alu_manual/io_led[1][7]_INST_0_i_43/O
                         net (fo=4, routed)           1.187    31.969    alu_manual/alu/multiplier/p_891_in
    SLICE_X57Y98         LUT6 (Prop_lut6_I5_O)        0.124    32.093 r  alu_manual/io_led[2][1]_INST_0_i_40/O
                         net (fo=4, routed)           0.467    32.559    alu_manual/alu/multiplier/p_887_in
    SLICE_X57Y98         LUT6 (Prop_lut6_I4_O)        0.124    32.683 r  alu_manual/io_led[2][1]_INST_0_i_36/O
                         net (fo=4, routed)           1.054    33.738    alu_manual/alu/multiplier/p_758_in
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124    33.862 r  alu_manual/io_led[2][7]_INST_0_i_182/O
                         net (fo=2, routed)           1.030    34.892    alu_manual/alu/multiplier/p_792_in
    SLICE_X57Y99         LUT6 (Prop_lut6_I4_O)        0.124    35.016 r  alu_manual/io_led[2][7]_INST_0_i_169/O
                         net (fo=6, routed)           1.223    36.239    alu_manual/alu/multiplier/p_670_in
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    36.363 r  alu_manual/io_led[2][3]_INST_0_i_35/O
                         net (fo=3, routed)           1.155    37.517    alu_manual/alu/multiplier/p_517_in
    SLICE_X64Y94         LUT6 (Prop_lut6_I0_O)        0.124    37.641 r  alu_manual/io_led[2][3]_INST_0_i_32/O
                         net (fo=4, routed)           1.165    38.806    alu_manual/alu/multiplier/p_448_in
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.124    38.930 r  alu_manual/io_led[2][3]_INST_0_i_30/O
                         net (fo=5, routed)           0.816    39.746    alu_manual/alu/multiplier/p_384_in
    SLICE_X65Y90         LUT4 (Prop_lut4_I0_O)        0.124    39.870 r  alu_manual/io_led[2][3]_INST_0_i_21/O
                         net (fo=5, routed)           1.017    40.888    alu_manual/alu/multiplier/p_325_in
    SLICE_X64Y89         LUT6 (Prop_lut6_I3_O)        0.124    41.012 r  alu_manual/io_led[2][4]_INST_0_i_19/O
                         net (fo=2, routed)           0.867    41.879    alu_manual/io_led[2][4]_INST_0_i_19_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I0_O)        0.124    42.003 r  alu_manual/io_led[2][4]_INST_0_i_15/O
                         net (fo=2, routed)           0.809    42.812    alu_manual/alu/multiplier/p_176_in
    SLICE_X65Y87         LUT6 (Prop_lut6_I3_O)        0.124    42.936 r  alu_manual/io_led[2][4]_INST_0_i_11/O
                         net (fo=8, routed)           1.175    44.111    alu_manual/alu/multiplier/p_103_in
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.152    44.263 r  alu_manual/io_led[2][7]_INST_0_i_48/O
                         net (fo=4, routed)           1.035    45.298    alu_manual/alu/multiplier/p_115_in
    SLICE_X63Y86         LUT6 (Prop_lut6_I4_O)        0.326    45.624 r  alu_manual/io_led[2][7]_INST_0_i_28/O
                         net (fo=3, routed)           0.460    46.084    alu_manual/alu/multiplier/p_70_in
    SLICE_X62Y85         LUT6 (Prop_lut6_I2_O)        0.124    46.208 r  alu_manual/io_led[2][7]_INST_0_i_17/O
                         net (fo=3, routed)           0.968    47.176    alu_manual/io_led[2][7]_INST_0_i_17_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I0_O)        0.124    47.300 r  alu_manual/io_led[2][6]_INST_0_i_4/O
                         net (fo=1, routed)           0.665    47.965    alu_manual/io_led[2][6]_INST_0_i_4_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.124    48.089 r  alu_manual/io_led[2][6]_INST_0_i_2/O
                         net (fo=1, routed)           0.151    48.240    alu_manual/M_alu_out[30]
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124    48.364 r  alu_manual/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.714    51.078    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         3.529    54.607 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000    54.607    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.534ns  (logic 9.146ns (18.844%)  route 39.389ns (81.156%))
  Logic Levels:           35  (LUT4=7 LUT6=27 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.621     5.205    alu_manual/CLK
    SLICE_X62Y85         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=80, routed)          4.640    10.302    alu_manual/D_a_q_reg_n_0_[3]
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.426 r  alu_manual/led_OBUF[3]_inst_i_13/O
                         net (fo=5, routed)           0.678    11.103    alu_manual/alu/multiplier/p_2200_in
    SLICE_X45Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.227 r  alu_manual/led_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           1.145    12.372    alu_manual/alu/multiplier/p_2258_in
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.496 r  alu_manual/led_OBUF[7]_inst_i_31/O
                         net (fo=2, routed)           0.797    13.293    alu_manual/alu/multiplier/p_2254_in
    SLICE_X41Y84         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  alu_manual/io_led[0][1]_INST_0_i_25/O
                         net (fo=2, routed)           1.177    14.594    alu_manual/alu/multiplier/p_2250_in
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.718 r  alu_manual/io_led[0][3]_INST_0_i_59/O
                         net (fo=2, routed)           0.802    15.520    alu_manual/alu/multiplier/p_2246_in
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    15.644 r  alu_manual/io_led[0][3]_INST_0_i_49/O
                         net (fo=6, routed)           1.218    16.861    alu_manual/alu/multiplier/p_2040_in
    SLICE_X39Y87         LUT4 (Prop_lut4_I0_O)        0.152    17.013 r  alu_manual/io_led[0][4]_INST_0_i_34/O
                         net (fo=2, routed)           0.830    17.843    alu_manual/alu/multiplier/p_1901_in
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.326    18.169 r  alu_manual/io_led[0][4]_INST_0_i_25/O
                         net (fo=6, routed)           0.686    18.855    alu_manual/alu/multiplier/p_1765_in
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.148    19.003 r  alu_manual/io_led[0][5]_INST_0_i_25/O
                         net (fo=2, routed)           0.697    19.700    alu_manual/alu/multiplier/p_1636_in
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.328    20.028 r  alu_manual/io_led[0][5]_INST_0_i_19/O
                         net (fo=6, routed)           1.443    21.471    alu_manual/alu/multiplier/p_1510_in
    SLICE_X46Y91         LUT4 (Prop_lut4_I0_O)        0.150    21.621 r  alu_manual/io_led[0][6]_INST_0_i_20/O
                         net (fo=3, routed)           1.105    22.725    alu_manual/alu/multiplier/p_1391_in
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.328    23.053 r  alu_manual/io_led[0][6]_INST_0_i_15/O
                         net (fo=6, routed)           0.817    23.871    alu_manual/alu/multiplier/p_1321_in
    SLICE_X51Y91         LUT6 (Prop_lut6_I4_O)        0.124    23.995 r  alu_manual/io_led[1][0]_INST_0_i_32/O
                         net (fo=5, routed)           0.966    24.961    alu_manual/alu/multiplier/p_1164_in
    SLICE_X51Y92         LUT4 (Prop_lut4_I0_O)        0.124    25.085 r  alu_manual/io_led[1][0]_INST_0_i_24/O
                         net (fo=5, routed)           1.032    26.117    alu_manual/alu/multiplier/p_1060_in
    SLICE_X53Y93         LUT6 (Prop_lut6_I3_O)        0.124    26.241 r  alu_manual/io_led[1][1]_INST_0_i_24/O
                         net (fo=5, routed)           1.008    27.249    alu_manual/alu/multiplier/p_999_in
    SLICE_X54Y94         LUT4 (Prop_lut4_I3_O)        0.152    27.401 r  alu_manual/io_led[1][2]_INST_0_i_25/O
                         net (fo=4, routed)           0.768    28.169    alu_manual/alu/multiplier/p_997_in
    SLICE_X56Y94         LUT6 (Prop_lut6_I4_O)        0.348    28.517 r  alu_manual/io_led[1][2]_INST_0_i_16/O
                         net (fo=6, routed)           1.274    29.792    alu_manual/alu/multiplier/p_861_in
    SLICE_X58Y95         LUT6 (Prop_lut6_I3_O)        0.124    29.916 r  alu_manual/io_led[1][5]_INST_0_i_54/O
                         net (fo=4, routed)           0.742    30.658    alu_manual/alu/multiplier/p_895_in
    SLICE_X59Y97         LUT6 (Prop_lut6_I5_O)        0.124    30.782 r  alu_manual/io_led[1][7]_INST_0_i_43/O
                         net (fo=4, routed)           1.187    31.969    alu_manual/alu/multiplier/p_891_in
    SLICE_X57Y98         LUT6 (Prop_lut6_I5_O)        0.124    32.093 r  alu_manual/io_led[2][1]_INST_0_i_40/O
                         net (fo=4, routed)           0.467    32.559    alu_manual/alu/multiplier/p_887_in
    SLICE_X57Y98         LUT6 (Prop_lut6_I4_O)        0.124    32.683 r  alu_manual/io_led[2][1]_INST_0_i_36/O
                         net (fo=4, routed)           1.054    33.738    alu_manual/alu/multiplier/p_758_in
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124    33.862 r  alu_manual/io_led[2][7]_INST_0_i_182/O
                         net (fo=2, routed)           1.030    34.892    alu_manual/alu/multiplier/p_792_in
    SLICE_X57Y99         LUT6 (Prop_lut6_I4_O)        0.124    35.016 r  alu_manual/io_led[2][7]_INST_0_i_169/O
                         net (fo=6, routed)           1.223    36.239    alu_manual/alu/multiplier/p_670_in
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    36.363 r  alu_manual/io_led[2][3]_INST_0_i_35/O
                         net (fo=3, routed)           1.155    37.517    alu_manual/alu/multiplier/p_517_in
    SLICE_X64Y94         LUT6 (Prop_lut6_I0_O)        0.124    37.641 r  alu_manual/io_led[2][3]_INST_0_i_32/O
                         net (fo=4, routed)           1.165    38.806    alu_manual/alu/multiplier/p_448_in
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.124    38.930 r  alu_manual/io_led[2][3]_INST_0_i_30/O
                         net (fo=5, routed)           0.816    39.746    alu_manual/alu/multiplier/p_384_in
    SLICE_X65Y90         LUT4 (Prop_lut4_I0_O)        0.124    39.870 r  alu_manual/io_led[2][3]_INST_0_i_21/O
                         net (fo=5, routed)           1.017    40.888    alu_manual/alu/multiplier/p_325_in
    SLICE_X64Y89         LUT6 (Prop_lut6_I3_O)        0.124    41.012 r  alu_manual/io_led[2][4]_INST_0_i_19/O
                         net (fo=2, routed)           0.867    41.879    alu_manual/io_led[2][4]_INST_0_i_19_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I0_O)        0.124    42.003 r  alu_manual/io_led[2][4]_INST_0_i_15/O
                         net (fo=2, routed)           0.809    42.812    alu_manual/alu/multiplier/p_176_in
    SLICE_X65Y87         LUT6 (Prop_lut6_I3_O)        0.124    42.936 r  alu_manual/io_led[2][4]_INST_0_i_11/O
                         net (fo=8, routed)           1.307    44.243    alu_manual/alu/multiplier/p_103_in
    SLICE_X61Y84         LUT6 (Prop_lut6_I3_O)        0.124    44.367 r  alu_manual/io_led[2][4]_INST_0_i_7/O
                         net (fo=2, routed)           0.832    45.200    alu_manual/alu/multiplier/p_50_in
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.324 r  alu_manual/io_led[2][4]_INST_0_i_3/O
                         net (fo=1, routed)           1.269    46.593    alu_manual/alu/M_multiplier_mul[28]
    SLICE_X58Y84         LUT6 (Prop_lut6_I2_O)        0.124    46.717 r  alu_manual/io_led[2][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.655    47.372    alu_manual/M_alu_out[28]
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.124    47.496 r  alu_manual/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           2.710    50.206    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         3.534    53.739 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000    53.739    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.972ns  (logic 9.265ns (19.312%)  route 38.708ns (80.688%))
  Logic Levels:           36  (LUT2=1 LUT4=7 LUT5=1 LUT6=26 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.621     5.205    alu_manual/CLK
    SLICE_X62Y85         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=80, routed)          4.640    10.302    alu_manual/D_a_q_reg_n_0_[3]
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.426 r  alu_manual/led_OBUF[3]_inst_i_13/O
                         net (fo=5, routed)           0.678    11.103    alu_manual/alu/multiplier/p_2200_in
    SLICE_X45Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.227 r  alu_manual/led_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           1.145    12.372    alu_manual/alu/multiplier/p_2258_in
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.496 r  alu_manual/led_OBUF[7]_inst_i_31/O
                         net (fo=2, routed)           0.797    13.293    alu_manual/alu/multiplier/p_2254_in
    SLICE_X41Y84         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  alu_manual/io_led[0][1]_INST_0_i_25/O
                         net (fo=2, routed)           1.177    14.594    alu_manual/alu/multiplier/p_2250_in
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.718 r  alu_manual/io_led[0][3]_INST_0_i_59/O
                         net (fo=2, routed)           0.802    15.520    alu_manual/alu/multiplier/p_2246_in
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    15.644 r  alu_manual/io_led[0][3]_INST_0_i_49/O
                         net (fo=6, routed)           1.218    16.861    alu_manual/alu/multiplier/p_2040_in
    SLICE_X39Y87         LUT4 (Prop_lut4_I0_O)        0.152    17.013 r  alu_manual/io_led[0][4]_INST_0_i_34/O
                         net (fo=2, routed)           0.830    17.843    alu_manual/alu/multiplier/p_1901_in
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.326    18.169 r  alu_manual/io_led[0][4]_INST_0_i_25/O
                         net (fo=6, routed)           0.686    18.855    alu_manual/alu/multiplier/p_1765_in
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.148    19.003 r  alu_manual/io_led[0][5]_INST_0_i_25/O
                         net (fo=2, routed)           0.697    19.700    alu_manual/alu/multiplier/p_1636_in
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.328    20.028 r  alu_manual/io_led[0][5]_INST_0_i_19/O
                         net (fo=6, routed)           1.443    21.471    alu_manual/alu/multiplier/p_1510_in
    SLICE_X46Y91         LUT4 (Prop_lut4_I0_O)        0.150    21.621 r  alu_manual/io_led[0][6]_INST_0_i_20/O
                         net (fo=3, routed)           1.105    22.725    alu_manual/alu/multiplier/p_1391_in
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.328    23.053 r  alu_manual/io_led[0][6]_INST_0_i_15/O
                         net (fo=6, routed)           0.817    23.871    alu_manual/alu/multiplier/p_1321_in
    SLICE_X51Y91         LUT6 (Prop_lut6_I4_O)        0.124    23.995 r  alu_manual/io_led[1][0]_INST_0_i_32/O
                         net (fo=5, routed)           0.966    24.961    alu_manual/alu/multiplier/p_1164_in
    SLICE_X51Y92         LUT4 (Prop_lut4_I0_O)        0.124    25.085 r  alu_manual/io_led[1][0]_INST_0_i_24/O
                         net (fo=5, routed)           1.032    26.117    alu_manual/alu/multiplier/p_1060_in
    SLICE_X53Y93         LUT6 (Prop_lut6_I3_O)        0.124    26.241 r  alu_manual/io_led[1][1]_INST_0_i_24/O
                         net (fo=5, routed)           1.008    27.249    alu_manual/alu/multiplier/p_999_in
    SLICE_X54Y94         LUT4 (Prop_lut4_I3_O)        0.152    27.401 r  alu_manual/io_led[1][2]_INST_0_i_25/O
                         net (fo=4, routed)           0.768    28.169    alu_manual/alu/multiplier/p_997_in
    SLICE_X56Y94         LUT6 (Prop_lut6_I4_O)        0.348    28.517 r  alu_manual/io_led[1][2]_INST_0_i_16/O
                         net (fo=6, routed)           1.274    29.792    alu_manual/alu/multiplier/p_861_in
    SLICE_X58Y95         LUT6 (Prop_lut6_I3_O)        0.124    29.916 r  alu_manual/io_led[1][5]_INST_0_i_54/O
                         net (fo=4, routed)           0.742    30.658    alu_manual/alu/multiplier/p_895_in
    SLICE_X59Y97         LUT6 (Prop_lut6_I5_O)        0.124    30.782 r  alu_manual/io_led[1][7]_INST_0_i_43/O
                         net (fo=4, routed)           1.187    31.969    alu_manual/alu/multiplier/p_891_in
    SLICE_X57Y98         LUT6 (Prop_lut6_I5_O)        0.124    32.093 r  alu_manual/io_led[2][1]_INST_0_i_40/O
                         net (fo=4, routed)           0.467    32.559    alu_manual/alu/multiplier/p_887_in
    SLICE_X57Y98         LUT6 (Prop_lut6_I4_O)        0.124    32.683 r  alu_manual/io_led[2][1]_INST_0_i_36/O
                         net (fo=4, routed)           1.054    33.738    alu_manual/alu/multiplier/p_758_in
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124    33.862 r  alu_manual/io_led[2][7]_INST_0_i_182/O
                         net (fo=2, routed)           1.030    34.892    alu_manual/alu/multiplier/p_792_in
    SLICE_X57Y99         LUT6 (Prop_lut6_I4_O)        0.124    35.016 r  alu_manual/io_led[2][7]_INST_0_i_169/O
                         net (fo=6, routed)           1.223    36.239    alu_manual/alu/multiplier/p_670_in
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    36.363 r  alu_manual/io_led[2][3]_INST_0_i_35/O
                         net (fo=3, routed)           1.155    37.517    alu_manual/alu/multiplier/p_517_in
    SLICE_X64Y94         LUT6 (Prop_lut6_I0_O)        0.124    37.641 r  alu_manual/io_led[2][3]_INST_0_i_32/O
                         net (fo=4, routed)           1.165    38.806    alu_manual/alu/multiplier/p_448_in
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.124    38.930 r  alu_manual/io_led[2][3]_INST_0_i_30/O
                         net (fo=5, routed)           0.816    39.746    alu_manual/alu/multiplier/p_384_in
    SLICE_X65Y90         LUT4 (Prop_lut4_I0_O)        0.124    39.870 r  alu_manual/io_led[2][3]_INST_0_i_21/O
                         net (fo=5, routed)           1.017    40.888    alu_manual/alu/multiplier/p_325_in
    SLICE_X64Y89         LUT6 (Prop_lut6_I3_O)        0.124    41.012 r  alu_manual/io_led[2][4]_INST_0_i_19/O
                         net (fo=2, routed)           0.867    41.879    alu_manual/io_led[2][4]_INST_0_i_19_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I0_O)        0.124    42.003 r  alu_manual/io_led[2][4]_INST_0_i_15/O
                         net (fo=2, routed)           0.809    42.812    alu_manual/alu/multiplier/p_176_in
    SLICE_X65Y87         LUT6 (Prop_lut6_I3_O)        0.124    42.936 r  alu_manual/io_led[2][4]_INST_0_i_11/O
                         net (fo=8, routed)           1.175    44.111    alu_manual/alu/multiplier/p_103_in
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.124    44.235 r  alu_manual/io_led[2][5]_INST_0_i_14/O
                         net (fo=3, routed)           0.905    45.141    alu_manual/io_led[2][5]_INST_0_i_14_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I3_O)        0.124    45.265 r  alu_manual/io_led[2][5]_INST_0_i_7/O
                         net (fo=2, routed)           0.729    45.993    alu_manual/io_led[2][5]_INST_0_i_7_n_0
    SLICE_X59Y84         LUT2 (Prop_lut2_I0_O)        0.124    46.117 r  alu_manual/io_led[2][5]_INST_0_i_4/O
                         net (fo=1, routed)           0.303    46.420    alu_manual/io_led[2][5]_INST_0_i_4_n_0
    SLICE_X58Y83         LUT6 (Prop_lut6_I2_O)        0.124    46.544 r  alu_manual/io_led[2][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.280    46.823    alu_manual/M_alu_out[29]
    SLICE_X58Y83         LUT6 (Prop_lut6_I0_O)        0.124    46.947 r  alu_manual/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           2.701    49.649    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         3.529    53.177 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000    53.177    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.903ns  (logic 9.790ns (21.328%)  route 36.113ns (78.672%))
  Logic Levels:           33  (LUT4=10 LUT5=1 LUT6=21 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.621     5.205    alu_manual/CLK
    SLICE_X62Y85         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=80, routed)          4.640    10.302    alu_manual/D_a_q_reg_n_0_[3]
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.426 r  alu_manual/led_OBUF[3]_inst_i_13/O
                         net (fo=5, routed)           0.678    11.103    alu_manual/alu/multiplier/p_2200_in
    SLICE_X45Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.227 r  alu_manual/led_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           1.145    12.372    alu_manual/alu/multiplier/p_2258_in
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.496 r  alu_manual/led_OBUF[7]_inst_i_31/O
                         net (fo=2, routed)           0.797    13.293    alu_manual/alu/multiplier/p_2254_in
    SLICE_X41Y84         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  alu_manual/io_led[0][1]_INST_0_i_25/O
                         net (fo=2, routed)           1.177    14.594    alu_manual/alu/multiplier/p_2250_in
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.718 r  alu_manual/io_led[0][3]_INST_0_i_59/O
                         net (fo=2, routed)           0.802    15.520    alu_manual/alu/multiplier/p_2246_in
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    15.644 r  alu_manual/io_led[0][3]_INST_0_i_49/O
                         net (fo=6, routed)           1.218    16.861    alu_manual/alu/multiplier/p_2040_in
    SLICE_X39Y87         LUT4 (Prop_lut4_I0_O)        0.152    17.013 r  alu_manual/io_led[0][4]_INST_0_i_34/O
                         net (fo=2, routed)           0.830    17.843    alu_manual/alu/multiplier/p_1901_in
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.326    18.169 r  alu_manual/io_led[0][4]_INST_0_i_25/O
                         net (fo=6, routed)           0.686    18.855    alu_manual/alu/multiplier/p_1765_in
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.148    19.003 r  alu_manual/io_led[0][5]_INST_0_i_25/O
                         net (fo=2, routed)           0.697    19.700    alu_manual/alu/multiplier/p_1636_in
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.328    20.028 r  alu_manual/io_led[0][5]_INST_0_i_19/O
                         net (fo=6, routed)           1.443    21.471    alu_manual/alu/multiplier/p_1510_in
    SLICE_X46Y91         LUT4 (Prop_lut4_I0_O)        0.150    21.621 r  alu_manual/io_led[0][6]_INST_0_i_20/O
                         net (fo=3, routed)           1.105    22.725    alu_manual/alu/multiplier/p_1391_in
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.328    23.053 r  alu_manual/io_led[0][6]_INST_0_i_15/O
                         net (fo=6, routed)           0.817    23.871    alu_manual/alu/multiplier/p_1321_in
    SLICE_X51Y91         LUT6 (Prop_lut6_I4_O)        0.124    23.995 r  alu_manual/io_led[1][0]_INST_0_i_32/O
                         net (fo=5, routed)           0.966    24.961    alu_manual/alu/multiplier/p_1164_in
    SLICE_X51Y92         LUT4 (Prop_lut4_I0_O)        0.152    25.113 r  alu_manual/io_led[1][1]_INST_0_i_33/O
                         net (fo=2, routed)           0.728    25.841    alu_manual/alu/multiplier/p_1206_in
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.326    26.167 r  alu_manual/io_led[1][1]_INST_0_i_22/O
                         net (fo=6, routed)           0.981    27.148    alu_manual/alu/multiplier/p_1056_in
    SLICE_X55Y94         LUT4 (Prop_lut4_I0_O)        0.152    27.300 r  alu_manual/io_led[1][2]_INST_0_i_24/O
                         net (fo=4, routed)           1.132    28.432    alu_manual/alu/multiplier/p_957_in
    SLICE_X56Y93         LUT6 (Prop_lut6_I3_O)        0.326    28.758 r  alu_manual/io_led[1][2]_INST_0_i_17/O
                         net (fo=2, routed)           0.815    29.573    alu_manual/io_led[1][2]_INST_0_i_17_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124    29.697 r  alu_manual/io_led[1][2]_INST_0_i_8/O
                         net (fo=6, routed)           0.969    30.666    alu_manual/alu/multiplier/p_609_in
    SLICE_X59Y91         LUT4 (Prop_lut4_I0_O)        0.124    30.790 r  alu_manual/io_led[1][3]_INST_0_i_13/O
                         net (fo=6, routed)           1.042    31.832    alu_manual/alu/multiplier/p_639_in
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.124    31.956 r  alu_manual/io_led[1][5]_INST_0_i_28/O
                         net (fo=3, routed)           1.013    32.969    alu_manual/alu/multiplier/p_635_in
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.124    33.093 r  alu_manual/io_led[1][7]_INST_0_i_35/O
                         net (fo=4, routed)           0.816    33.909    alu_manual/alu/multiplier/p_633_in
    SLICE_X61Y95         LUT4 (Prop_lut4_I1_O)        0.124    34.033 r  alu_manual/io_led[1][7]_INST_0_i_25/O
                         net (fo=5, routed)           1.002    35.035    alu_manual/alu/multiplier/p_527_in
    SLICE_X62Y93         LUT6 (Prop_lut6_I3_O)        0.124    35.159 r  alu_manual/io_led[2][0]_INST_0_i_18/O
                         net (fo=4, routed)           0.842    36.002    alu_manual/alu/multiplier/p_484_in
    SLICE_X62Y95         LUT6 (Prop_lut6_I4_O)        0.124    36.126 r  alu_manual/io_led[2][0]_INST_0_i_15/O
                         net (fo=2, routed)           1.156    37.282    alu_manual/alu/multiplier/p_390_in
    SLICE_X62Y91         LUT6 (Prop_lut6_I3_O)        0.124    37.406 r  alu_manual/io_led[2][0]_INST_0_i_11/O
                         net (fo=8, routed)           0.819    38.225    alu_manual/alu/multiplier/p_277_in
    SLICE_X60Y88         LUT5 (Prop_lut5_I4_O)        0.150    38.375 r  alu_manual/io_led[2][1]_INST_0_i_14/O
                         net (fo=3, routed)           1.218    39.593    alu_manual/io_led[2][1]_INST_0_i_14_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.328    39.921 r  alu_manual/io_led[2][1]_INST_0_i_7/O
                         net (fo=2, routed)           0.814    40.735    alu_manual/alu/multiplier/p_143_in
    SLICE_X61Y87         LUT4 (Prop_lut4_I1_O)        0.152    40.887 r  alu_manual/io_led[2][2]_INST_0_i_8/O
                         net (fo=3, routed)           0.862    41.749    alu_manual/alu/multiplier/p_121_in
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.354    42.103 r  alu_manual/io_led[2][3]_INST_0_i_7/O
                         net (fo=6, routed)           1.010    43.113    alu_manual/alu/multiplier/p_119_in
    SLICE_X61Y86         LUT6 (Prop_lut6_I2_O)        0.332    43.445 r  alu_manual/io_led[2][3]_INST_0_i_4/O
                         net (fo=1, routed)           0.809    44.254    alu_manual/alu/multiplier/p_52_in
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.124    44.378 r  alu_manual/io_led[2][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.378    44.756    alu_manual/M_alu_out[27]
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124    44.880 r  alu_manual/io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           2.705    47.586    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         3.522    51.108 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000    51.108    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.886ns  (logic 9.429ns (21.486%)  route 34.456ns (78.514%))
  Logic Levels:           32  (LUT4=10 LUT5=1 LUT6=20 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.621     5.205    alu_manual/CLK
    SLICE_X62Y85         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=80, routed)          4.640    10.302    alu_manual/D_a_q_reg_n_0_[3]
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.426 r  alu_manual/led_OBUF[3]_inst_i_13/O
                         net (fo=5, routed)           0.678    11.103    alu_manual/alu/multiplier/p_2200_in
    SLICE_X45Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.227 r  alu_manual/led_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           1.145    12.372    alu_manual/alu/multiplier/p_2258_in
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.496 r  alu_manual/led_OBUF[7]_inst_i_31/O
                         net (fo=2, routed)           0.797    13.293    alu_manual/alu/multiplier/p_2254_in
    SLICE_X41Y84         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  alu_manual/io_led[0][1]_INST_0_i_25/O
                         net (fo=2, routed)           1.177    14.594    alu_manual/alu/multiplier/p_2250_in
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.718 r  alu_manual/io_led[0][3]_INST_0_i_59/O
                         net (fo=2, routed)           0.802    15.520    alu_manual/alu/multiplier/p_2246_in
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    15.644 r  alu_manual/io_led[0][3]_INST_0_i_49/O
                         net (fo=6, routed)           1.218    16.861    alu_manual/alu/multiplier/p_2040_in
    SLICE_X39Y87         LUT4 (Prop_lut4_I0_O)        0.152    17.013 r  alu_manual/io_led[0][4]_INST_0_i_34/O
                         net (fo=2, routed)           0.830    17.843    alu_manual/alu/multiplier/p_1901_in
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.326    18.169 r  alu_manual/io_led[0][4]_INST_0_i_25/O
                         net (fo=6, routed)           0.686    18.855    alu_manual/alu/multiplier/p_1765_in
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.148    19.003 r  alu_manual/io_led[0][5]_INST_0_i_25/O
                         net (fo=2, routed)           0.697    19.700    alu_manual/alu/multiplier/p_1636_in
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.328    20.028 r  alu_manual/io_led[0][5]_INST_0_i_19/O
                         net (fo=6, routed)           1.443    21.471    alu_manual/alu/multiplier/p_1510_in
    SLICE_X46Y91         LUT4 (Prop_lut4_I0_O)        0.150    21.621 r  alu_manual/io_led[0][6]_INST_0_i_20/O
                         net (fo=3, routed)           1.105    22.725    alu_manual/alu/multiplier/p_1391_in
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.328    23.053 r  alu_manual/io_led[0][6]_INST_0_i_15/O
                         net (fo=6, routed)           0.817    23.871    alu_manual/alu/multiplier/p_1321_in
    SLICE_X51Y91         LUT6 (Prop_lut6_I4_O)        0.124    23.995 r  alu_manual/io_led[1][0]_INST_0_i_32/O
                         net (fo=5, routed)           0.966    24.961    alu_manual/alu/multiplier/p_1164_in
    SLICE_X51Y92         LUT4 (Prop_lut4_I0_O)        0.152    25.113 r  alu_manual/io_led[1][1]_INST_0_i_33/O
                         net (fo=2, routed)           0.728    25.841    alu_manual/alu/multiplier/p_1206_in
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.326    26.167 r  alu_manual/io_led[1][1]_INST_0_i_22/O
                         net (fo=6, routed)           0.981    27.148    alu_manual/alu/multiplier/p_1056_in
    SLICE_X55Y94         LUT4 (Prop_lut4_I0_O)        0.152    27.300 r  alu_manual/io_led[1][2]_INST_0_i_24/O
                         net (fo=4, routed)           1.132    28.432    alu_manual/alu/multiplier/p_957_in
    SLICE_X56Y93         LUT6 (Prop_lut6_I3_O)        0.326    28.758 r  alu_manual/io_led[1][2]_INST_0_i_17/O
                         net (fo=2, routed)           0.815    29.573    alu_manual/io_led[1][2]_INST_0_i_17_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124    29.697 r  alu_manual/io_led[1][2]_INST_0_i_8/O
                         net (fo=6, routed)           0.969    30.666    alu_manual/alu/multiplier/p_609_in
    SLICE_X59Y91         LUT4 (Prop_lut4_I0_O)        0.124    30.790 r  alu_manual/io_led[1][3]_INST_0_i_13/O
                         net (fo=6, routed)           1.042    31.832    alu_manual/alu/multiplier/p_639_in
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.124    31.956 r  alu_manual/io_led[1][5]_INST_0_i_28/O
                         net (fo=3, routed)           1.013    32.969    alu_manual/alu/multiplier/p_635_in
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.124    33.093 r  alu_manual/io_led[1][7]_INST_0_i_35/O
                         net (fo=4, routed)           0.816    33.909    alu_manual/alu/multiplier/p_633_in
    SLICE_X61Y95         LUT4 (Prop_lut4_I1_O)        0.124    34.033 r  alu_manual/io_led[1][7]_INST_0_i_25/O
                         net (fo=5, routed)           1.002    35.035    alu_manual/alu/multiplier/p_527_in
    SLICE_X62Y93         LUT6 (Prop_lut6_I3_O)        0.124    35.159 r  alu_manual/io_led[2][0]_INST_0_i_18/O
                         net (fo=4, routed)           0.842    36.002    alu_manual/alu/multiplier/p_484_in
    SLICE_X62Y95         LUT6 (Prop_lut6_I4_O)        0.124    36.126 r  alu_manual/io_led[2][0]_INST_0_i_15/O
                         net (fo=2, routed)           1.156    37.282    alu_manual/alu/multiplier/p_390_in
    SLICE_X62Y91         LUT6 (Prop_lut6_I3_O)        0.124    37.406 r  alu_manual/io_led[2][0]_INST_0_i_11/O
                         net (fo=8, routed)           0.819    38.225    alu_manual/alu/multiplier/p_277_in
    SLICE_X60Y88         LUT5 (Prop_lut5_I4_O)        0.150    38.375 r  alu_manual/io_led[2][1]_INST_0_i_14/O
                         net (fo=3, routed)           1.218    39.593    alu_manual/io_led[2][1]_INST_0_i_14_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.328    39.921 r  alu_manual/io_led[2][1]_INST_0_i_7/O
                         net (fo=2, routed)           0.814    40.735    alu_manual/alu/multiplier/p_143_in
    SLICE_X61Y87         LUT4 (Prop_lut4_I1_O)        0.152    40.887 r  alu_manual/io_led[2][2]_INST_0_i_8/O
                         net (fo=3, routed)           0.862    41.749    alu_manual/alu/multiplier/p_121_in
    SLICE_X61Y87         LUT4 (Prop_lut4_I1_O)        0.326    42.075 r  alu_manual/io_led[2][2]_INST_0_i_4/O
                         net (fo=1, routed)           0.555    42.630    alu_manual/alu/multiplier/p_78_in
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.124    42.754 r  alu_manual/io_led[2][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.151    42.905    alu_manual/M_alu_out[26]
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    43.029 r  alu_manual/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.540    45.569    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         3.521    49.091 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000    49.091    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.127ns  (logic 9.080ns (21.053%)  route 34.048ns (78.947%))
  Logic Levels:           31  (LUT2=1 LUT4=8 LUT5=1 LUT6=20 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.621     5.205    alu_manual/CLK
    SLICE_X62Y85         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=80, routed)          4.640    10.302    alu_manual/D_a_q_reg_n_0_[3]
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.426 r  alu_manual/led_OBUF[3]_inst_i_13/O
                         net (fo=5, routed)           0.678    11.103    alu_manual/alu/multiplier/p_2200_in
    SLICE_X45Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.227 r  alu_manual/led_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           1.145    12.372    alu_manual/alu/multiplier/p_2258_in
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.496 r  alu_manual/led_OBUF[7]_inst_i_31/O
                         net (fo=2, routed)           0.797    13.293    alu_manual/alu/multiplier/p_2254_in
    SLICE_X41Y84         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  alu_manual/io_led[0][1]_INST_0_i_25/O
                         net (fo=2, routed)           1.177    14.594    alu_manual/alu/multiplier/p_2250_in
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.718 r  alu_manual/io_led[0][3]_INST_0_i_59/O
                         net (fo=2, routed)           0.802    15.520    alu_manual/alu/multiplier/p_2246_in
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    15.644 r  alu_manual/io_led[0][3]_INST_0_i_49/O
                         net (fo=6, routed)           1.218    16.861    alu_manual/alu/multiplier/p_2040_in
    SLICE_X39Y87         LUT4 (Prop_lut4_I0_O)        0.152    17.013 r  alu_manual/io_led[0][4]_INST_0_i_34/O
                         net (fo=2, routed)           0.830    17.843    alu_manual/alu/multiplier/p_1901_in
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.326    18.169 r  alu_manual/io_led[0][4]_INST_0_i_25/O
                         net (fo=6, routed)           0.686    18.855    alu_manual/alu/multiplier/p_1765_in
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.148    19.003 r  alu_manual/io_led[0][5]_INST_0_i_25/O
                         net (fo=2, routed)           0.697    19.700    alu_manual/alu/multiplier/p_1636_in
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.328    20.028 r  alu_manual/io_led[0][5]_INST_0_i_19/O
                         net (fo=6, routed)           1.443    21.471    alu_manual/alu/multiplier/p_1510_in
    SLICE_X46Y91         LUT4 (Prop_lut4_I0_O)        0.150    21.621 r  alu_manual/io_led[0][6]_INST_0_i_20/O
                         net (fo=3, routed)           1.105    22.725    alu_manual/alu/multiplier/p_1391_in
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.328    23.053 r  alu_manual/io_led[0][6]_INST_0_i_15/O
                         net (fo=6, routed)           0.817    23.871    alu_manual/alu/multiplier/p_1321_in
    SLICE_X51Y91         LUT6 (Prop_lut6_I4_O)        0.124    23.995 r  alu_manual/io_led[1][0]_INST_0_i_32/O
                         net (fo=5, routed)           0.966    24.961    alu_manual/alu/multiplier/p_1164_in
    SLICE_X51Y92         LUT4 (Prop_lut4_I0_O)        0.152    25.113 r  alu_manual/io_led[1][1]_INST_0_i_33/O
                         net (fo=2, routed)           0.728    25.841    alu_manual/alu/multiplier/p_1206_in
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.326    26.167 r  alu_manual/io_led[1][1]_INST_0_i_22/O
                         net (fo=6, routed)           0.981    27.148    alu_manual/alu/multiplier/p_1056_in
    SLICE_X55Y94         LUT4 (Prop_lut4_I0_O)        0.152    27.300 r  alu_manual/io_led[1][2]_INST_0_i_24/O
                         net (fo=4, routed)           1.132    28.432    alu_manual/alu/multiplier/p_957_in
    SLICE_X56Y93         LUT6 (Prop_lut6_I3_O)        0.326    28.758 r  alu_manual/io_led[1][2]_INST_0_i_17/O
                         net (fo=2, routed)           0.815    29.573    alu_manual/io_led[1][2]_INST_0_i_17_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124    29.697 r  alu_manual/io_led[1][2]_INST_0_i_8/O
                         net (fo=6, routed)           0.969    30.666    alu_manual/alu/multiplier/p_609_in
    SLICE_X59Y91         LUT4 (Prop_lut4_I0_O)        0.124    30.790 r  alu_manual/io_led[1][3]_INST_0_i_13/O
                         net (fo=6, routed)           1.042    31.832    alu_manual/alu/multiplier/p_639_in
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.124    31.956 r  alu_manual/io_led[1][5]_INST_0_i_28/O
                         net (fo=3, routed)           1.013    32.969    alu_manual/alu/multiplier/p_635_in
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.124    33.093 r  alu_manual/io_led[1][7]_INST_0_i_35/O
                         net (fo=4, routed)           0.816    33.909    alu_manual/alu/multiplier/p_633_in
    SLICE_X61Y95         LUT4 (Prop_lut4_I1_O)        0.124    34.033 r  alu_manual/io_led[1][7]_INST_0_i_25/O
                         net (fo=5, routed)           1.002    35.035    alu_manual/alu/multiplier/p_527_in
    SLICE_X62Y93         LUT6 (Prop_lut6_I3_O)        0.124    35.159 r  alu_manual/io_led[2][0]_INST_0_i_18/O
                         net (fo=4, routed)           0.842    36.002    alu_manual/alu/multiplier/p_484_in
    SLICE_X62Y95         LUT6 (Prop_lut6_I4_O)        0.124    36.126 r  alu_manual/io_led[2][0]_INST_0_i_15/O
                         net (fo=2, routed)           1.156    37.282    alu_manual/alu/multiplier/p_390_in
    SLICE_X62Y91         LUT6 (Prop_lut6_I3_O)        0.124    37.406 r  alu_manual/io_led[2][0]_INST_0_i_11/O
                         net (fo=8, routed)           0.819    38.225    alu_manual/alu/multiplier/p_277_in
    SLICE_X60Y88         LUT5 (Prop_lut5_I4_O)        0.150    38.375 r  alu_manual/io_led[2][1]_INST_0_i_14/O
                         net (fo=3, routed)           1.218    39.593    alu_manual/io_led[2][1]_INST_0_i_14_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.328    39.921 r  alu_manual/io_led[2][1]_INST_0_i_7/O
                         net (fo=2, routed)           0.814    40.735    alu_manual/alu/multiplier/p_143_in
    SLICE_X61Y87         LUT2 (Prop_lut2_I0_O)        0.124    40.859 r  alu_manual/io_led[2][1]_INST_0_i_4/O
                         net (fo=1, routed)           0.913    41.772    alu_manual/alu/multiplier/p_109_in
    SLICE_X58Y85         LUT6 (Prop_lut6_I2_O)        0.124    41.896 r  alu_manual/io_led[2][1]_INST_0_i_2/O
                         net (fo=1, routed)           0.444    42.340    alu_manual/M_alu_out[25]
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124    42.464 r  alu_manual/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.343    44.807    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         3.526    48.332 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000    48.332    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.436ns  (logic 8.725ns (21.577%)  route 31.711ns (78.423%))
  Logic Levels:           30  (LUT4=9 LUT6=20 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.621     5.205    alu_manual/CLK
    SLICE_X62Y85         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=80, routed)          4.640    10.302    alu_manual/D_a_q_reg_n_0_[3]
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.426 r  alu_manual/led_OBUF[3]_inst_i_13/O
                         net (fo=5, routed)           0.678    11.103    alu_manual/alu/multiplier/p_2200_in
    SLICE_X45Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.227 r  alu_manual/led_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           1.145    12.372    alu_manual/alu/multiplier/p_2258_in
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.496 r  alu_manual/led_OBUF[7]_inst_i_31/O
                         net (fo=2, routed)           0.797    13.293    alu_manual/alu/multiplier/p_2254_in
    SLICE_X41Y84         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  alu_manual/io_led[0][1]_INST_0_i_25/O
                         net (fo=2, routed)           1.177    14.594    alu_manual/alu/multiplier/p_2250_in
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.718 r  alu_manual/io_led[0][3]_INST_0_i_59/O
                         net (fo=2, routed)           0.802    15.520    alu_manual/alu/multiplier/p_2246_in
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    15.644 r  alu_manual/io_led[0][3]_INST_0_i_49/O
                         net (fo=6, routed)           1.218    16.861    alu_manual/alu/multiplier/p_2040_in
    SLICE_X39Y87         LUT4 (Prop_lut4_I0_O)        0.152    17.013 r  alu_manual/io_led[0][4]_INST_0_i_34/O
                         net (fo=2, routed)           0.830    17.843    alu_manual/alu/multiplier/p_1901_in
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.326    18.169 r  alu_manual/io_led[0][4]_INST_0_i_25/O
                         net (fo=6, routed)           0.686    18.855    alu_manual/alu/multiplier/p_1765_in
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.148    19.003 r  alu_manual/io_led[0][5]_INST_0_i_25/O
                         net (fo=2, routed)           0.697    19.700    alu_manual/alu/multiplier/p_1636_in
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.328    20.028 r  alu_manual/io_led[0][5]_INST_0_i_19/O
                         net (fo=6, routed)           1.443    21.471    alu_manual/alu/multiplier/p_1510_in
    SLICE_X46Y91         LUT4 (Prop_lut4_I0_O)        0.150    21.621 r  alu_manual/io_led[0][6]_INST_0_i_20/O
                         net (fo=3, routed)           1.105    22.725    alu_manual/alu/multiplier/p_1391_in
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.328    23.053 r  alu_manual/io_led[0][6]_INST_0_i_15/O
                         net (fo=6, routed)           0.817    23.871    alu_manual/alu/multiplier/p_1321_in
    SLICE_X51Y91         LUT6 (Prop_lut6_I4_O)        0.124    23.995 r  alu_manual/io_led[1][0]_INST_0_i_32/O
                         net (fo=5, routed)           0.966    24.961    alu_manual/alu/multiplier/p_1164_in
    SLICE_X51Y92         LUT4 (Prop_lut4_I0_O)        0.152    25.113 r  alu_manual/io_led[1][1]_INST_0_i_33/O
                         net (fo=2, routed)           0.728    25.841    alu_manual/alu/multiplier/p_1206_in
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.326    26.167 r  alu_manual/io_led[1][1]_INST_0_i_22/O
                         net (fo=6, routed)           0.981    27.148    alu_manual/alu/multiplier/p_1056_in
    SLICE_X55Y94         LUT4 (Prop_lut4_I0_O)        0.152    27.300 r  alu_manual/io_led[1][2]_INST_0_i_24/O
                         net (fo=4, routed)           1.132    28.432    alu_manual/alu/multiplier/p_957_in
    SLICE_X56Y93         LUT6 (Prop_lut6_I3_O)        0.326    28.758 r  alu_manual/io_led[1][2]_INST_0_i_17/O
                         net (fo=2, routed)           0.815    29.573    alu_manual/io_led[1][2]_INST_0_i_17_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124    29.697 r  alu_manual/io_led[1][2]_INST_0_i_8/O
                         net (fo=6, routed)           0.969    30.666    alu_manual/alu/multiplier/p_609_in
    SLICE_X59Y91         LUT4 (Prop_lut4_I0_O)        0.124    30.790 r  alu_manual/io_led[1][3]_INST_0_i_13/O
                         net (fo=6, routed)           1.042    31.832    alu_manual/alu/multiplier/p_639_in
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.124    31.956 r  alu_manual/io_led[1][5]_INST_0_i_28/O
                         net (fo=3, routed)           1.013    32.969    alu_manual/alu/multiplier/p_635_in
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.124    33.093 r  alu_manual/io_led[1][7]_INST_0_i_35/O
                         net (fo=4, routed)           0.816    33.909    alu_manual/alu/multiplier/p_633_in
    SLICE_X61Y95         LUT4 (Prop_lut4_I1_O)        0.124    34.033 r  alu_manual/io_led[1][7]_INST_0_i_25/O
                         net (fo=5, routed)           0.971    35.004    alu_manual/alu/multiplier/p_527_in
    SLICE_X62Y93         LUT6 (Prop_lut6_I3_O)        0.124    35.128 r  alu_manual/io_led[1][7]_INST_0_i_18/O
                         net (fo=2, routed)           0.826    35.954    alu_manual/io_led[1][7]_INST_0_i_18_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.124    36.078 r  alu_manual/io_led[1][7]_INST_0_i_8/O
                         net (fo=6, routed)           0.998    37.077    alu_manual/alu/multiplier/p_279_in
    SLICE_X61Y89         LUT4 (Prop_lut4_I0_O)        0.124    37.201 r  alu_manual/io_led[2][0]_INST_0_i_10/O
                         net (fo=5, routed)           1.014    38.215    alu_manual/alu/multiplier/p_299_in
    SLICE_X60Y88         LUT6 (Prop_lut6_I2_O)        0.124    38.339 r  alu_manual/io_led[2][0]_INST_0_i_7/O
                         net (fo=2, routed)           0.616    38.955    alu_manual/alu/multiplier/p_184_in
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124    39.079 r  alu_manual/io_led[2][0]_INST_0_i_3/O
                         net (fo=1, routed)           0.282    39.361    alu_manual/alu/M_multiplier_mul[24]
    SLICE_X60Y87         LUT6 (Prop_lut6_I2_O)        0.124    39.485 r  alu_manual/io_led[2][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.162    39.647    alu_manual/M_alu_out[24]
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    39.771 r  alu_manual/io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.346    42.116    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         3.525    45.641 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000    45.641    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.304ns  (logic 9.137ns (22.669%)  route 31.167ns (77.331%))
  Logic Levels:           28  (LUT4=8 LUT5=1 LUT6=18 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.621     5.205    alu_manual/CLK
    SLICE_X62Y85         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=80, routed)          4.640    10.302    alu_manual/D_a_q_reg_n_0_[3]
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.426 r  alu_manual/led_OBUF[3]_inst_i_13/O
                         net (fo=5, routed)           0.678    11.103    alu_manual/alu/multiplier/p_2200_in
    SLICE_X45Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.227 r  alu_manual/led_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           1.145    12.372    alu_manual/alu/multiplier/p_2258_in
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.496 r  alu_manual/led_OBUF[7]_inst_i_31/O
                         net (fo=2, routed)           0.797    13.293    alu_manual/alu/multiplier/p_2254_in
    SLICE_X41Y84         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  alu_manual/io_led[0][1]_INST_0_i_25/O
                         net (fo=2, routed)           1.177    14.594    alu_manual/alu/multiplier/p_2250_in
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.718 r  alu_manual/io_led[0][3]_INST_0_i_59/O
                         net (fo=2, routed)           0.802    15.520    alu_manual/alu/multiplier/p_2246_in
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    15.644 r  alu_manual/io_led[0][3]_INST_0_i_49/O
                         net (fo=6, routed)           1.218    16.861    alu_manual/alu/multiplier/p_2040_in
    SLICE_X39Y87         LUT4 (Prop_lut4_I0_O)        0.152    17.013 r  alu_manual/io_led[0][4]_INST_0_i_34/O
                         net (fo=2, routed)           0.830    17.843    alu_manual/alu/multiplier/p_1901_in
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.326    18.169 r  alu_manual/io_led[0][4]_INST_0_i_25/O
                         net (fo=6, routed)           0.686    18.855    alu_manual/alu/multiplier/p_1765_in
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.148    19.003 r  alu_manual/io_led[0][5]_INST_0_i_25/O
                         net (fo=2, routed)           0.697    19.700    alu_manual/alu/multiplier/p_1636_in
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.328    20.028 r  alu_manual/io_led[0][5]_INST_0_i_19/O
                         net (fo=6, routed)           1.443    21.471    alu_manual/alu/multiplier/p_1510_in
    SLICE_X46Y91         LUT4 (Prop_lut4_I0_O)        0.150    21.621 r  alu_manual/io_led[0][6]_INST_0_i_20/O
                         net (fo=3, routed)           1.105    22.725    alu_manual/alu/multiplier/p_1391_in
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.328    23.053 r  alu_manual/io_led[0][6]_INST_0_i_15/O
                         net (fo=6, routed)           0.817    23.871    alu_manual/alu/multiplier/p_1321_in
    SLICE_X51Y91         LUT6 (Prop_lut6_I4_O)        0.124    23.995 r  alu_manual/io_led[1][0]_INST_0_i_32/O
                         net (fo=5, routed)           0.966    24.961    alu_manual/alu/multiplier/p_1164_in
    SLICE_X51Y92         LUT4 (Prop_lut4_I0_O)        0.152    25.113 r  alu_manual/io_led[1][1]_INST_0_i_33/O
                         net (fo=2, routed)           0.728    25.841    alu_manual/alu/multiplier/p_1206_in
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.326    26.167 r  alu_manual/io_led[1][1]_INST_0_i_22/O
                         net (fo=6, routed)           0.981    27.148    alu_manual/alu/multiplier/p_1056_in
    SLICE_X55Y94         LUT4 (Prop_lut4_I0_O)        0.152    27.300 r  alu_manual/io_led[1][2]_INST_0_i_24/O
                         net (fo=4, routed)           1.132    28.432    alu_manual/alu/multiplier/p_957_in
    SLICE_X56Y93         LUT6 (Prop_lut6_I3_O)        0.326    28.758 r  alu_manual/io_led[1][2]_INST_0_i_17/O
                         net (fo=2, routed)           0.815    29.573    alu_manual/io_led[1][2]_INST_0_i_17_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124    29.697 r  alu_manual/io_led[1][2]_INST_0_i_8/O
                         net (fo=6, routed)           0.969    30.666    alu_manual/alu/multiplier/p_609_in
    SLICE_X59Y91         LUT5 (Prop_lut5_I4_O)        0.152    30.818 r  alu_manual/io_led[1][5]_INST_0_i_40/O
                         net (fo=3, routed)           0.832    31.650    alu_manual/io_led[1][5]_INST_0_i_40_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I2_O)        0.326    31.976 r  alu_manual/io_led[1][5]_INST_0_i_36/O
                         net (fo=3, routed)           0.878    32.853    alu_manual/alu/multiplier/p_424_in
    SLICE_X59Y92         LUT6 (Prop_lut6_I5_O)        0.124    32.977 r  alu_manual/io_led[1][5]_INST_0_i_18/O
                         net (fo=2, routed)           1.017    33.994    alu_manual/alu/multiplier/p_422_in
    SLICE_X60Y92         LUT6 (Prop_lut6_I4_O)        0.124    34.118 r  alu_manual/io_led[1][5]_INST_0_i_7/O
                         net (fo=2, routed)           0.815    34.933    alu_manual/alu/multiplier/p_337_in
    SLICE_X60Y90         LUT4 (Prop_lut4_I1_O)        0.146    35.079 r  alu_manual/io_led[1][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.697    35.776    alu_manual/alu/multiplier/p_303_in
    SLICE_X61Y90         LUT4 (Prop_lut4_I3_O)        0.354    36.130 r  alu_manual/io_led[1][7]_INST_0_i_7/O
                         net (fo=6, routed)           0.985    37.115    alu_manual/alu/multiplier/p_301_in
    SLICE_X60Y89         LUT6 (Prop_lut6_I2_O)        0.326    37.441 r  alu_manual/io_led[1][7]_INST_0_i_4/O
                         net (fo=1, routed)           0.948    38.389    alu_manual/alu/multiplier/p_186_in
    SLICE_X58Y87         LUT6 (Prop_lut6_I2_O)        0.124    38.513 r  alu_manual/io_led[1][7]_INST_0_i_2/O
                         net (fo=1, routed)           0.280    38.792    alu_manual/M_alu_out[23]
    SLICE_X58Y87         LUT6 (Prop_lut6_I0_O)        0.124    38.916 r  alu_manual/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           3.092    42.008    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         3.501    45.509 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000    45.509    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.144ns  (logic 8.787ns (23.036%)  route 29.357ns (76.964%))
  Logic Levels:           27  (LUT4=8 LUT5=1 LUT6=17 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.621     5.205    alu_manual/CLK
    SLICE_X62Y85         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=80, routed)          4.640    10.302    alu_manual/D_a_q_reg_n_0_[3]
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.426 r  alu_manual/led_OBUF[3]_inst_i_13/O
                         net (fo=5, routed)           0.678    11.103    alu_manual/alu/multiplier/p_2200_in
    SLICE_X45Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.227 r  alu_manual/led_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           1.145    12.372    alu_manual/alu/multiplier/p_2258_in
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.496 r  alu_manual/led_OBUF[7]_inst_i_31/O
                         net (fo=2, routed)           0.797    13.293    alu_manual/alu/multiplier/p_2254_in
    SLICE_X41Y84         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  alu_manual/io_led[0][1]_INST_0_i_25/O
                         net (fo=2, routed)           1.177    14.594    alu_manual/alu/multiplier/p_2250_in
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.718 r  alu_manual/io_led[0][3]_INST_0_i_59/O
                         net (fo=2, routed)           0.802    15.520    alu_manual/alu/multiplier/p_2246_in
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    15.644 r  alu_manual/io_led[0][3]_INST_0_i_49/O
                         net (fo=6, routed)           1.218    16.861    alu_manual/alu/multiplier/p_2040_in
    SLICE_X39Y87         LUT4 (Prop_lut4_I0_O)        0.152    17.013 r  alu_manual/io_led[0][4]_INST_0_i_34/O
                         net (fo=2, routed)           0.830    17.843    alu_manual/alu/multiplier/p_1901_in
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.326    18.169 r  alu_manual/io_led[0][4]_INST_0_i_25/O
                         net (fo=6, routed)           0.686    18.855    alu_manual/alu/multiplier/p_1765_in
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.148    19.003 r  alu_manual/io_led[0][5]_INST_0_i_25/O
                         net (fo=2, routed)           0.697    19.700    alu_manual/alu/multiplier/p_1636_in
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.328    20.028 r  alu_manual/io_led[0][5]_INST_0_i_19/O
                         net (fo=6, routed)           1.443    21.471    alu_manual/alu/multiplier/p_1510_in
    SLICE_X46Y91         LUT4 (Prop_lut4_I0_O)        0.150    21.621 r  alu_manual/io_led[0][6]_INST_0_i_20/O
                         net (fo=3, routed)           1.105    22.725    alu_manual/alu/multiplier/p_1391_in
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.328    23.053 r  alu_manual/io_led[0][6]_INST_0_i_15/O
                         net (fo=6, routed)           0.817    23.871    alu_manual/alu/multiplier/p_1321_in
    SLICE_X51Y91         LUT6 (Prop_lut6_I4_O)        0.124    23.995 r  alu_manual/io_led[1][0]_INST_0_i_32/O
                         net (fo=5, routed)           0.966    24.961    alu_manual/alu/multiplier/p_1164_in
    SLICE_X51Y92         LUT4 (Prop_lut4_I0_O)        0.152    25.113 r  alu_manual/io_led[1][1]_INST_0_i_33/O
                         net (fo=2, routed)           0.728    25.841    alu_manual/alu/multiplier/p_1206_in
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.326    26.167 r  alu_manual/io_led[1][1]_INST_0_i_22/O
                         net (fo=6, routed)           0.981    27.148    alu_manual/alu/multiplier/p_1056_in
    SLICE_X55Y94         LUT4 (Prop_lut4_I0_O)        0.152    27.300 r  alu_manual/io_led[1][2]_INST_0_i_24/O
                         net (fo=4, routed)           1.132    28.432    alu_manual/alu/multiplier/p_957_in
    SLICE_X56Y93         LUT6 (Prop_lut6_I3_O)        0.326    28.758 r  alu_manual/io_led[1][2]_INST_0_i_17/O
                         net (fo=2, routed)           0.815    29.573    alu_manual/io_led[1][2]_INST_0_i_17_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124    29.697 r  alu_manual/io_led[1][2]_INST_0_i_8/O
                         net (fo=6, routed)           0.969    30.666    alu_manual/alu/multiplier/p_609_in
    SLICE_X59Y91         LUT5 (Prop_lut5_I4_O)        0.152    30.818 r  alu_manual/io_led[1][5]_INST_0_i_40/O
                         net (fo=3, routed)           0.832    31.650    alu_manual/io_led[1][5]_INST_0_i_40_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I2_O)        0.326    31.976 r  alu_manual/io_led[1][5]_INST_0_i_36/O
                         net (fo=3, routed)           0.878    32.853    alu_manual/alu/multiplier/p_424_in
    SLICE_X59Y92         LUT6 (Prop_lut6_I5_O)        0.124    32.977 r  alu_manual/io_led[1][5]_INST_0_i_18/O
                         net (fo=2, routed)           1.017    33.994    alu_manual/alu/multiplier/p_422_in
    SLICE_X60Y92         LUT6 (Prop_lut6_I4_O)        0.124    34.118 r  alu_manual/io_led[1][5]_INST_0_i_7/O
                         net (fo=2, routed)           0.815    34.933    alu_manual/alu/multiplier/p_337_in
    SLICE_X60Y90         LUT4 (Prop_lut4_I1_O)        0.146    35.079 r  alu_manual/io_led[1][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.697    35.776    alu_manual/alu/multiplier/p_303_in
    SLICE_X61Y90         LUT4 (Prop_lut4_I1_O)        0.328    36.104 r  alu_manual/io_led[1][6]_INST_0_i_4/O
                         net (fo=1, routed)           0.633    36.737    alu_manual/alu/multiplier/p_232_in
    SLICE_X59Y89         LUT6 (Prop_lut6_I2_O)        0.124    36.861 r  alu_manual/io_led[1][6]_INST_0_i_2/O
                         net (fo=1, routed)           0.806    37.667    alu_manual/M_alu_out[22]
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    37.791 r  alu_manual/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.055    39.846    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    43.349 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    43.349    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.445ns (72.140%)  route 0.558ns (27.860%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.589     1.533    alu_manual/CLK
    SLICE_X58Y87         FDRE                                         r  alu_manual/D_b_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  alu_manual/D_b_q_reg[19]/Q
                         net (fo=31, routed)          0.153     1.826    alu_manual/p_0_in[3]
    SLICE_X59Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.871 r  alu_manual/io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.405     2.277    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.536 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     3.536    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.431ns (69.992%)  route 0.613ns (30.008%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.588     1.532    alu_manual/CLK
    SLICE_X58Y86         FDRE                                         r  alu_manual/D_a_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  alu_manual/D_a_q_reg[20]/Q
                         net (fo=41, routed)          0.205     1.878    alu_manual/p_1_in[4]
    SLICE_X58Y87         LUT6 (Prop_lut6_I1_O)        0.045     1.923 r  alu_manual/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.409     2.331    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.576 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     3.576    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.436ns (69.237%)  route 0.638ns (30.763%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.590     1.534    alu_manual/CLK
    SLICE_X61Y88         FDRE                                         r  alu_manual/D_b_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  alu_manual/D_b_q_reg[18]/Q
                         net (fo=31, routed)          0.233     1.908    alu_manual/p_0_in[2]
    SLICE_X58Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.953 r  alu_manual/io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.405     2.358    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.608 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     3.608    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.440ns (68.398%)  route 0.665ns (31.602%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.589     1.533    alu_manual/CLK
    SLICE_X58Y87         FDRE                                         r  alu_manual/D_b_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  alu_manual/D_b_q_reg[21]/Q
                         net (fo=33, routed)          0.230     1.904    alu_manual/p_0_in[5]
    SLICE_X60Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.949 r  alu_manual/io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.435     2.384    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.638 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     3.638    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.390ns (63.431%)  route 0.801ns (36.569%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.588     1.532    alu_manual/CLK
    SLICE_X58Y86         FDRE                                         r  alu_manual/D_a_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  alu_manual/D_a_q_reg[22]/Q
                         net (fo=36, routed)          0.323     1.996    alu_manual/p_1_in[6]
    SLICE_X59Y90         LUT6 (Prop_lut6_I1_O)        0.045     2.041 r  alu_manual/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.479     2.519    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         1.204     3.723 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000     3.723    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.412ns (61.191%)  route 0.895ns (38.809%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.588     1.532    alu_manual/CLK
    SLICE_X61Y86         FDRE                                         r  alu_manual/D_b_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  alu_manual/D_b_q_reg[24]/Q
                         net (fo=16, routed)          0.259     1.931    alu_manual/D_b_q_reg_n_0_[24]
    SLICE_X60Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.976 r  alu_manual/io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.637     2.613    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.839 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     3.839    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.448ns (62.309%)  route 0.876ns (37.691%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.588     1.532    alu_manual/CLK
    SLICE_X58Y86         FDRE                                         r  alu_manual/D_a_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDRE (Prop_fdre_C_Q)         0.128     1.660 r  alu_manual/D_a_q_reg[26]/Q
                         net (fo=23, routed)          0.181     1.841    alu_manual/D_a_q_reg_n_0_[26]
    SLICE_X59Y85         LUT6 (Prop_lut6_I1_O)        0.098     1.939 r  alu_manual/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.695     2.634    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.856 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     3.856    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.428ns (60.676%)  route 0.926ns (39.324%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.561     1.505    alu_manual/CLK
    SLICE_X55Y87         FDRE                                         r  alu_manual/D_b_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  alu_manual/D_b_q_reg[15]/Q
                         net (fo=40, routed)          0.212     1.858    alu_manual/D_b_q_reg_n_0_[15]
    SLICE_X56Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.903 r  alu_manual/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.714     2.617    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.859 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     3.859    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/FSM_sequential_D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.413ns (60.567%)  route 0.920ns (39.433%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.588     1.532    alu_manual/CLK
    SLICE_X62Y83         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  alu_manual/FSM_sequential_D_states_q_reg[1]/Q
                         net (fo=42, routed)          0.287     1.959    alu_manual/D_states_q[1]
    SLICE_X58Y85         LUT6 (Prop_lut6_I4_O)        0.045     2.004 r  alu_manual/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.633     2.637    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.864 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     3.864    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.421ns (60.742%)  route 0.918ns (39.258%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.588     1.532    alu_manual/CLK
    SLICE_X58Y84         FDRE                                         r  alu_manual/D_a_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  alu_manual/D_a_q_reg[28]/Q
                         net (fo=17, routed)          0.122     1.795    alu_manual/D_a_q_reg_n_0_[28]
    SLICE_X59Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.840 r  alu_manual/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.796     2.636    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.870 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     3.870    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.657ns  (logic 1.634ns (21.339%)  route 6.023ns (78.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.446     6.956    reset_cond/rst_n_IBUF
    SLICE_X60Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.080 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.577     7.657    reset_cond/M_reset_cond_in
    SLICE_X60Y83         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501     4.905    reset_cond/CLK
    SLICE_X60Y83         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.657ns  (logic 1.634ns (21.339%)  route 6.023ns (78.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.446     6.956    reset_cond/rst_n_IBUF
    SLICE_X60Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.080 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.577     7.657    reset_cond/M_reset_cond_in
    SLICE_X60Y83         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501     4.905    reset_cond/CLK
    SLICE_X60Y83         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.657ns  (logic 1.634ns (21.339%)  route 6.023ns (78.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.446     6.956    reset_cond/rst_n_IBUF
    SLICE_X60Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.080 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.577     7.657    reset_cond/M_reset_cond_in
    SLICE_X60Y83         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501     4.905    reset_cond/CLK
    SLICE_X60Y83         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.657ns  (logic 1.634ns (21.339%)  route 6.023ns (78.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.446     6.956    reset_cond/rst_n_IBUF
    SLICE_X60Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.080 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.577     7.657    reset_cond/M_reset_cond_in
    SLICE_X60Y83         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501     4.905    reset_cond/CLK
    SLICE_X60Y83         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.756ns  (logic 1.536ns (22.735%)  route 5.220ns (77.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  D_a_q_reg[30]_i_1/O
                         net (fo=4, routed)           5.220     6.756    alu_manual/D[14]
    SLICE_X56Y87         FDRE                                         r  alu_manual/D_b_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.439     4.843    alu_manual/CLK
    SLICE_X56Y87         FDRE                                         r  alu_manual/D_b_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.716ns  (logic 1.534ns (22.846%)  route 5.182ns (77.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  D_a_q_reg[31]_i_2/O
                         net (fo=4, routed)           5.182     6.716    alu_manual/D[15]
    SLICE_X59Y86         FDRE                                         r  alu_manual/D_b_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.503     4.907    alu_manual/CLK
    SLICE_X59Y86         FDRE                                         r  alu_manual/D_b_q_reg[31]/C

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.576ns  (logic 1.534ns (23.332%)  route 5.042ns (76.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  D_a_q_reg[31]_i_2/O
                         net (fo=4, routed)           5.042     6.576    alu_manual/D[15]
    SLICE_X59Y87         FDRE                                         r  alu_manual/D_a_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.504     4.908    alu_manual/CLK
    SLICE_X59Y87         FDRE                                         r  alu_manual/D_a_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.502ns  (logic 1.536ns (23.623%)  route 4.966ns (76.377%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  D_a_q_reg[30]_i_1/O
                         net (fo=4, routed)           4.966     6.502    alu_manual/D[14]
    SLICE_X59Y84         FDRE                                         r  alu_manual/D_b_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.502     4.906    alu_manual/CLK
    SLICE_X59Y84         FDRE                                         r  alu_manual/D_b_q_reg[30]/C

Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.496ns  (logic 1.536ns (23.645%)  route 4.960ns (76.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  D_a_q_reg[30]_i_1/O
                         net (fo=4, routed)           4.960     6.496    alu_manual/D[14]
    SLICE_X59Y85         FDRE                                         r  alu_manual/D_a_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.503     4.907    alu_manual/CLK
    SLICE_X59Y85         FDRE                                         r  alu_manual/D_a_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.419ns  (logic 1.534ns (23.904%)  route 4.884ns (76.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  D_a_q_reg[31]_i_2/O
                         net (fo=4, routed)           4.884     6.419    alu_manual/D[15]
    SLICE_X58Y86         FDRE                                         r  alu_manual/D_a_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.503     4.907    alu_manual/CLK
    SLICE_X58Y86         FDRE                                         r  alu_manual/D_a_q_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.239ns (43.553%)  route 0.310ns (56.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  D_a_q_reg[17]_i_1/O
                         net (fo=4, routed)           0.310     0.549    alu_manual/D[1]
    SLICE_X64Y87         FDRE                                         r  alu_manual/D_b_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.859     2.049    alu_manual/CLK
    SLICE_X64Y87         FDRE                                         r  alu_manual/D_b_q_reg[17]/C

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.239ns (39.314%)  route 0.369ns (60.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  D_a_q_reg[17]_i_1/O
                         net (fo=4, routed)           0.369     0.608    alu_manual/D[1]
    SLICE_X62Y86         FDRE                                         r  alu_manual/D_a_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.858     2.048    alu_manual/CLK
    SLICE_X62Y86         FDRE                                         r  alu_manual/D_a_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.242ns (39.425%)  route 0.371ns (60.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  D_a_q_reg[16]_i_1/O
                         net (fo=4, routed)           0.371     0.613    alu_manual/D[0]
    SLICE_X58Y88         FDRE                                         r  alu_manual/D_a_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.860     2.049    alu_manual/CLK
    SLICE_X58Y88         FDRE                                         r  alu_manual/D_a_q_reg[16]/C

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.242ns (39.097%)  route 0.376ns (60.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  D_a_q_reg[16]_i_1/O
                         net (fo=4, routed)           0.376     0.618    alu_manual/D[0]
    SLICE_X60Y87         FDRE                                         r  alu_manual/D_a_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.858     2.047    alu_manual/CLK
    SLICE_X60Y87         FDRE                                         r  alu_manual/D_a_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[1][3]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.268ns (42.977%)  route 0.356ns (57.023%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  io_dip[1][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][3]
    C2                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  D_a_q_reg[27]_i_1/O
                         net (fo=4, routed)           0.356     0.624    alu_manual/D[11]
    SLICE_X62Y84         FDRE                                         r  alu_manual/D_b_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.857     2.047    alu_manual/CLK
    SLICE_X62Y84         FDRE                                         r  alu_manual/D_b_q_reg[27]/C

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.272ns (42.386%)  route 0.369ns (57.614%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  D_a_q_reg[26]_i_1/O
                         net (fo=4, routed)           0.369     0.641    alu_manual/D[10]
    SLICE_X62Y87         FDRE                                         r  alu_manual/D_a_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.859     2.049    alu_manual/CLK
    SLICE_X62Y87         FDRE                                         r  alu_manual/D_a_q_reg[10]/C

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.242ns (36.334%)  route 0.423ns (63.666%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  D_a_q_reg[16]_i_1/O
                         net (fo=4, routed)           0.423     0.665    alu_manual/D[0]
    SLICE_X61Y88         FDRE                                         r  alu_manual/D_b_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.860     2.049    alu_manual/CLK
    SLICE_X61Y88         FDRE                                         r  alu_manual/D_b_q_reg[16]/C

Slack:                    inf
  Source:                 io_dip[1][3]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.268ns (39.840%)  route 0.405ns (60.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  io_dip[1][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][3]
    C2                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  D_a_q_reg[27]_i_1/O
                         net (fo=4, routed)           0.405     0.674    alu_manual/D[11]
    SLICE_X63Y86         FDRE                                         r  alu_manual/D_a_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.858     2.048    alu_manual/CLK
    SLICE_X63Y86         FDRE                                         r  alu_manual/D_a_q_reg[11]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            alu_manual/forLoop_idx_0_1586936409[1].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.257ns (37.663%)  route 0.425ns (62.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.425     0.681    alu_manual/forLoop_idx_0_1586936409[1].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X63Y83         FDRE                                         r  alu_manual/forLoop_idx_0_1586936409[1].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.856     2.046    alu_manual/forLoop_idx_0_1586936409[1].io_button_cond/sync/CLK
    SLICE_X63Y83         FDRE                                         r  alu_manual/forLoop_idx_0_1586936409[1].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.260ns (37.976%)  route 0.424ns (62.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.424     0.684    alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X62Y82         FDRE                                         r  alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.855     2.045    alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/sync/CLK
    SLICE_X62Y82         FDRE                                         r  alu_manual/forLoop_idx_0_1586936409[0].io_button_cond/sync/D_pipe_q_reg[0]/C





