{"index": 669, "svad": "This property verifies that when the signal TempDivider equals 8'b00001111, the signal CounterPreset is assigned the value 8'b00000110. The check is triggered at every positive edge of the clock signal Clk. If the active-high reset signal Reset is asserted, the property is disabled and not evaluated. If TempDivider is 8'b00001111 but CounterPreset is not 8'b00000110, the assertion fails.", "reference_sva": "property p_CounterPreset_assignment;\n    @(posedge Clk) disable iff (Reset == 1)\n        (TempDivider == 8'b00001111) |-> (CounterPreset == 8'b00000110);\nendproperty\nassert_p_CounterPreset_assignment: assert property (p_CounterPreset_assignment) else $error(\"Assertion failed: CounterPreset is not assigned the value 8'b00000110 when TempDivider is 8'b00001111\");", "generated_sva": "property check_counter_preset;\n  @(posedge Clk) disable iff (Reset)\n  (TempDivider == 8'b00001111) |-> (CounterPreset == 8'b00000110);\nendproperty\n\nassert property (check_counter_preset);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_CounterPreset_assignment\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `CounterPreset`, `TempDivider`, `b00000110`, `b00001111`\n\n* **Clocks & Resets:**\n    * Primary Clock: `Clk` (posedge)\n    * Reset Signal: `Reset` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `(TempDivider == 8'b00001111)`\n    * Response condition: `(CounterPreset == 8'b00000110)`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `(TempDivider == 8'b00001111)`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `(CounterPreset == 8'b00000110)`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (Reset == 1)`\n    * Property is disabled when reset `Reset` is active high\n\n* **Assertion Structure:**\n    * `@(posedge Clk) (TempDivider == 8'b00001111) |-> (CounterPreset == 8'b00000110)`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_CounterPreset_assignment;\n    @(posedge Clk) disable iff (Reset == 1)\n        (TempDivider == 8'b00001111) |-> (CounterPreset == 8'b00000110);\nendproperty\nassert_p_CounterPreset_assignment: assert property (p_CounterPreset_assignment) else $error(\"Assertion failed: CounterPreset is not assigned the value 8'b00000110 when TempDivider is 8'b00001111\");\n```\n\n**Summary:**\nProperty `p_CounterPreset_assignment` uses overlapping implication synchronized to `Clk`.", "error_message": null, "generation_time": 14.362611770629883, "verification_time": 0.020247936248779297, "from_cache": false}