{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721838132833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721838132834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 12:22:12 2024 " "Processing started: Wed Jul 24 12:22:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721838132834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721838132834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test_Plan_Quartus -c Test_Plan_Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test_Plan_Quartus -c Test_Plan_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721838132834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721838133550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721838133553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/bloc1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file test/bloc1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721838144387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721838144417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721838144417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/bloc1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test/bloc1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Bloc1 " "Found entity 1: Bloc1" {  } { { "Test/Bloc1.bdf" "" { Schematic "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Test/Bloc1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721838144425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721838144425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bloc1 " "Elaborating entity \"Bloc1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721838144538 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "2 " "Pin \"2\" is missing source" {  } { { "Test/Bloc1.bdf" "" { Schematic "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Test/Bloc1.bdf" { { 216 408 584 232 "2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1721838144566 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "1 " "Pin \"1\" not connected" {  } { { "Test/Bloc1.bdf" "" { Schematic "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Test/Bloc1.bdf" { { 216 168 336 232 "1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1721838144568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "4 " "Pin \"4\" not connected" {  } { { "Test/Bloc1.bdf" "" { Schematic "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Test/Bloc1.bdf" { { 232 168 336 248 "4" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1721838144569 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "5 " "Pin \"5\" not connected" {  } { { "Test/Bloc1.bdf" "" { Schematic "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Test/Bloc1.bdf" { { 248 168 336 264 "5" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1721838144569 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "6 " "Pin \"6\" not connected" {  } { { "Test/Bloc1.bdf" "" { Schematic "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Test/Bloc1.bdf" { { 264 168 336 280 "6" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1721838144569 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "2 GND " "Pin \"2\" is stuck at GND" {  } { { "Test/Bloc1.bdf" "" { Schematic "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Test/Bloc1.bdf" { { 216 408 584 232 "2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721838145388 "|Bloc1|2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721838145388 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721838145686 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721838145686 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "1 " "No output dependent on input pin \"1\"" {  } { { "Test/Bloc1.bdf" "" { Schematic "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Test/Bloc1.bdf" { { 216 168 336 232 "1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721838145865 "|Bloc1|1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "4 " "No output dependent on input pin \"4\"" {  } { { "Test/Bloc1.bdf" "" { Schematic "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Test/Bloc1.bdf" { { 232 168 336 248 "4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721838145865 "|Bloc1|4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "5 " "No output dependent on input pin \"5\"" {  } { { "Test/Bloc1.bdf" "" { Schematic "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Test/Bloc1.bdf" { { 248 168 336 264 "5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721838145865 "|Bloc1|5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "6 " "No output dependent on input pin \"6\"" {  } { { "Test/Bloc1.bdf" "" { Schematic "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Test/Bloc1.bdf" { { 264 168 336 280 "6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721838145865 "|Bloc1|6"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1721838145865 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721838145867 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721838145867 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721838145867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721838145911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 12:22:25 2024 " "Processing ended: Wed Jul 24 12:22:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721838145911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721838145911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721838145911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721838145911 ""}
