// Seed: 3046633093
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input uwire id_2,
    output wire id_3,
    input wor id_4,
    output uwire id_5,
    input supply1 id_6
);
  always @(negedge "") assign id_3 = (id_6 - id_6);
  assign module_1.id_20 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wand id_1,
    output tri0 id_2,
    input wire id_3,
    output wire id_4,
    input tri0 id_5,
    output wire id_6,
    input wire id_7,
    input tri id_8,
    input supply0 id_9,
    input wire id_10,
    input tri1 id_11
    , id_27,
    output tri0 id_12,
    input wire id_13,
    output supply1 id_14,
    input uwire id_15,
    output wand id_16,
    input tri0 id_17,
    output tri1 id_18,
    input supply0 id_19,
    input supply1 id_20,
    input supply0 id_21,
    input supply1 id_22,
    input tri id_23,
    output wand id_24,
    output uwire id_25
);
  always id_0 <= 1;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_10,
      id_14,
      id_17,
      id_4,
      id_11
  );
endmodule
