-- Test Bench VHDL for IBM SMS ALD page 13.67.03.1
-- Title: F CH EXT END OF TRF AND DISC LATC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/10/2020 1:42:45 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_67_03_1_F_CH_EXT_END_OF_TRF_AND_DISC_LATC_tb is
end ALD_13_67_03_1_F_CH_EXT_END_OF_TRF_AND_DISC_LATC_tb;

architecture behavioral of ALD_13_67_03_1_F_CH_EXT_END_OF_TRF_AND_DISC_LATC_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component ALD_13_67_03_1_F_CH_EXT_END_OF_TRF_AND_DISC_LATC
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_F2_REG_FULL:	 in STD_LOGIC;
		PS_F_CH_OUTPUT_MODE:	 in STD_LOGIC;
		PS_F_CH_INT_END_OF_XFER_DELAYED:	 in STD_LOGIC;
		MS_F1_REG_FULL:	 in STD_LOGIC;
		MS_MASTER_ERROR:	 in STD_LOGIC;
		PS_F_CH_2ND_ADDR_TRF:	 in STD_LOGIC;
		MS_F2_REG_FULL:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_2:	 in STD_LOGIC;
		MS_F_CH_FILE_ADDRESS_TRF:	 in STD_LOGIC;
		MS_F_CH_END_OF_2ND_ADDR_TRF:	 in STD_LOGIC;
		PS_1ST_CLOCK_PULSE_21:	 in STD_LOGIC;
		PS_F_CH_STROBE_TRIGGER:	 in STD_LOGIC;
		MC_1301_END_ADDR_TRF_F_CH:	 in STD_LOGIC;
		PS_F_CH_INPUT_MODE:	 in STD_LOGIC;
		PS_F_CH_IN_PROCESS:	 in STD_LOGIC;
		PS_F_CH_SELECT_TAPE:	 in STD_LOGIC;
		MS_F_CH_RESET:	 in STD_LOGIC;
		PS_F_CH_SELECT_UNIT_F_LN_2:	 in STD_LOGIC;
		MC_TAPE_IN_PROCESS:	 in STD_LOGIC;
		MS_1401_MODE:	 in STD_LOGIC;
		MS_F_CH_READY_BUS:	 in STD_LOGIC;
		PS_SET_F_CH_EXT_END_TRF_STAR_SIF:	 in STD_LOGIC;
		PS_F_CH_EXT_END_OF_TRF_BUS_STAR_1414:	 in STD_LOGIC;
		PS_SET_F_CH_EXT_END_TRF_STAR_1412_19:	 in STD_LOGIC;
		MC_1301_END_OF_OP_STAR_F_CH:	 in STD_LOGIC;
		MC_1405_END_OF_OP_STAR_F_CH:	 in STD_LOGIC;
		MS_F_CH_SELECT_UNIT_F:	 in STD_LOGIC;
		MC_F_CH_DISCON_TO_1301:	 out STD_LOGIC;
		MC_F_CH_DISCON_TO_1405:	 out STD_LOGIC;
		PS_F_CH_END_ADDR_TRF_1301:	 out STD_LOGIC;
		PS_F_CH_DISCON_LATCH:	 out STD_LOGIC;
		MS_F_CH_EXT_END_OF_TRANSFER:	 out STD_LOGIC;
		PS_F_CH_EXT_END_OF_TRANSFER:	 out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal PS_F2_REG_FULL: STD_LOGIC := '0';
	signal PS_F_CH_OUTPUT_MODE: STD_LOGIC := '0';
	signal PS_F_CH_INT_END_OF_XFER_DELAYED: STD_LOGIC := '0';
	signal MS_F1_REG_FULL: STD_LOGIC := '1';
	signal MS_MASTER_ERROR: STD_LOGIC := '1';
	signal PS_F_CH_2ND_ADDR_TRF: STD_LOGIC := '0';
	signal MS_F2_REG_FULL: STD_LOGIC := '1';
	signal PS_2ND_CLOCK_PULSE_2: STD_LOGIC := '0';
	signal MS_F_CH_FILE_ADDRESS_TRF: STD_LOGIC := '1';
	signal MS_F_CH_END_OF_2ND_ADDR_TRF: STD_LOGIC := '1';
	signal PS_1ST_CLOCK_PULSE_21: STD_LOGIC := '0';
	signal PS_F_CH_STROBE_TRIGGER: STD_LOGIC := '0';
	signal MC_1301_END_ADDR_TRF_F_CH: STD_LOGIC := '1';
	signal PS_F_CH_INPUT_MODE: STD_LOGIC := '0';
	signal PS_F_CH_IN_PROCESS: STD_LOGIC := '0';
	signal PS_F_CH_SELECT_TAPE: STD_LOGIC := '0';
	signal MS_F_CH_RESET: STD_LOGIC := '1';
	signal PS_F_CH_SELECT_UNIT_F_LN_2: STD_LOGIC := '0';
	signal MC_TAPE_IN_PROCESS: STD_LOGIC := '1';
	signal MS_1401_MODE: STD_LOGIC := '1';
	signal MS_F_CH_READY_BUS: STD_LOGIC := '1';
	signal PS_SET_F_CH_EXT_END_TRF_STAR_SIF: STD_LOGIC := '0';
	signal PS_F_CH_EXT_END_OF_TRF_BUS_STAR_1414: STD_LOGIC := '0';
	signal PS_SET_F_CH_EXT_END_TRF_STAR_1412_19: STD_LOGIC := '0';
	signal MC_1301_END_OF_OP_STAR_F_CH: STD_LOGIC := '1';
	signal MC_1405_END_OF_OP_STAR_F_CH: STD_LOGIC := '1';
	signal MS_F_CH_SELECT_UNIT_F: STD_LOGIC := '1';

	-- Outputs

	signal MC_F_CH_DISCON_TO_1301: STD_LOGIC;
	signal MC_F_CH_DISCON_TO_1405: STD_LOGIC;
	signal PS_F_CH_END_ADDR_TRF_1301: STD_LOGIC;
	signal PS_F_CH_DISCON_LATCH: STD_LOGIC;
	signal MS_F_CH_EXT_END_OF_TRANSFER: STD_LOGIC;
	signal PS_F_CH_EXT_END_OF_TRANSFER: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
      


   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: ALD_13_67_03_1_F_CH_EXT_END_OF_TRF_AND_DISC_LATC port map(
		FPGA_CLK => FPGA_CLK,
		PS_F2_REG_FULL => PS_F2_REG_FULL,
		PS_F_CH_OUTPUT_MODE => PS_F_CH_OUTPUT_MODE,
		PS_F_CH_INT_END_OF_XFER_DELAYED => PS_F_CH_INT_END_OF_XFER_DELAYED,
		MS_F1_REG_FULL => MS_F1_REG_FULL,
		MS_MASTER_ERROR => MS_MASTER_ERROR,
		PS_F_CH_2ND_ADDR_TRF => PS_F_CH_2ND_ADDR_TRF,
		MS_F2_REG_FULL => MS_F2_REG_FULL,
		PS_2ND_CLOCK_PULSE_2 => PS_2ND_CLOCK_PULSE_2,
		MS_F_CH_FILE_ADDRESS_TRF => MS_F_CH_FILE_ADDRESS_TRF,
		MS_F_CH_END_OF_2ND_ADDR_TRF => MS_F_CH_END_OF_2ND_ADDR_TRF,
		PS_1ST_CLOCK_PULSE_21 => PS_1ST_CLOCK_PULSE_21,
		PS_F_CH_STROBE_TRIGGER => PS_F_CH_STROBE_TRIGGER,
		MC_1301_END_ADDR_TRF_F_CH => MC_1301_END_ADDR_TRF_F_CH,
		PS_F_CH_INPUT_MODE => PS_F_CH_INPUT_MODE,
		PS_F_CH_IN_PROCESS => PS_F_CH_IN_PROCESS,
		PS_F_CH_SELECT_TAPE => PS_F_CH_SELECT_TAPE,
		MS_F_CH_RESET => MS_F_CH_RESET,
		PS_F_CH_SELECT_UNIT_F_LN_2 => PS_F_CH_SELECT_UNIT_F_LN_2,
		MC_TAPE_IN_PROCESS => MC_TAPE_IN_PROCESS,
		MS_1401_MODE => MS_1401_MODE,
		MS_F_CH_READY_BUS => MS_F_CH_READY_BUS,
		PS_SET_F_CH_EXT_END_TRF_STAR_SIF => PS_SET_F_CH_EXT_END_TRF_STAR_SIF,
		PS_F_CH_EXT_END_OF_TRF_BUS_STAR_1414 => PS_F_CH_EXT_END_OF_TRF_BUS_STAR_1414,
		PS_SET_F_CH_EXT_END_TRF_STAR_1412_19 => PS_SET_F_CH_EXT_END_TRF_STAR_1412_19,
		MC_1301_END_OF_OP_STAR_F_CH => MC_1301_END_OF_OP_STAR_F_CH,
		MC_1405_END_OF_OP_STAR_F_CH => MC_1405_END_OF_OP_STAR_F_CH,
		MS_F_CH_SELECT_UNIT_F => MS_F_CH_SELECT_UNIT_F,
		MC_F_CH_DISCON_TO_1301 => MC_F_CH_DISCON_TO_1301,
		MC_F_CH_DISCON_TO_1405 => MC_F_CH_DISCON_TO_1405,
		PS_F_CH_END_ADDR_TRF_1301 => PS_F_CH_END_ADDR_TRF_1301,
		PS_F_CH_DISCON_LATCH => PS_F_CH_DISCON_LATCH,
		MS_F_CH_EXT_END_OF_TRANSFER => MS_F_CH_EXT_END_OF_TRANSFER,
		PS_F_CH_EXT_END_OF_TRANSFER => PS_F_CH_EXT_END_OF_TRANSFER);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process

   variable testName: string(1 to 18);
   variable subtest: integer;

   begin

   -- Your test bench code

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 100 us;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY" severity failure;
   end process;

-- END USER TEST BENCH PROCESS

end;
