$date
	Sun Oct 23 02:43:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#998436
b100 !
1"
#998438
b100 &
b100 %
1$
#998439
0"
#998442
b10 &
b10 %
#998446
b1 &
1#
b1 %
#998450
b0 &
b0 %
0#
0$
#2057577
b110 !
1"
#2057578
b110 &
b110 %
1$
#2057579
0"
#2057582
b11 &
b11 %
#2057586
b1010 &
b1010 %
#2057590
b101 &
b101 %
#2057594
b10000 &
b10000 %
#2057598
b1000 &
b1000 %
#2057602
b100 &
b100 %
#2057606
b10 &
b10 %
#2057610
b1 &
b1 %
1#
#2057614
b0 &
0#
b0 %
0$
#3010813
b1110 !
1"
#3010814
b1110 &
b1110 %
1$
#3010815
0"
#3010818
b111 &
b111 %
#3010822
b10110 &
b10110 %
#3010826
b1011 &
b1011 %
#3010830
b100010 &
b100010 %
#3010834
b10001 &
b10001 %
#3010838
b110100 &
b110100 %
#3010842
b11010 &
b11010 %
#3010846
b1101 &
b1101 %
#3010850
b101000 &
b101000 %
#3010854
b10100 &
b10100 %
#3010858
b1010 &
b1010 %
#3010862
b101 &
b101 %
#3010866
b10000 &
b10000 %
#3010870
b1000 &
b1000 %
#3010874
b100 &
b100 %
#3010878
b10 &
b10 %
#3010882
b1 &
b1 %
1#
#3010886
b0 &
0#
b0 %
0$
#4500012
