{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632659212098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632659212099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 26 15:26:51 2021 " "Processing started: Sun Sep 26 15:26:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632659212099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659212099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off buks -c buks " "Command: quartus_map --read_settings_files=on --write_settings_files=off buks -c buks" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659212099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632659212315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632659212315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buks.sv 1 1 " "Found 1 design units, including 1 entities, in source file buks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buks " "Found entity 1: buks" {  } { { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632659221867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659221867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/master/Work/BUKS2/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632659221868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659221868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc.sv 1 1 " "Found 1 design units, including 1 entities, in source file crc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crc " "Found entity 1: crc" {  } { { "crc.sv" "" { Text "/home/master/Work/BUKS2/crc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632659221869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659221869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc32.sv 1 1 " "Found 1 design units, including 1 entities, in source file crc32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crc32 " "Found entity 1: crc32" {  } { { "crc32.sv" "" { Text "/home/master/Work/BUKS2/crc32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632659221869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659221869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.sv" "" { Text "/home/master/Work/BUKS2/fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632659221870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659221870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo2.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2 " "Found entity 1: fifo2" {  } { { "fifo2.sv" "" { Text "/home/master/Work/BUKS2/fifo2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632659221870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659221870 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 double_mac.sv(2006) " "Verilog HDL Expression warning at double_mac.sv(2006): truncated literal to match 1 bits" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2006 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1632659221874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file double_mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 double_mac " "Found entity 1: double_mac" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632659221877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659221877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "events.sv 1 1 " "Found 1 design units, including 1 entities, in source file events.sv" { { "Info" "ISGN_ENTITY_NAME" "1 events " "Found entity 1: events" {  } { { "events.sv" "" { Text "/home/master/Work/BUKS2/events.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632659221878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659221878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad7606.sv 1 1 " "Found 1 design units, including 1 entities, in source file ad7606.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ad7606 " "Found entity 1: ad7606" {  } { { "ad7606.sv" "" { Text "/home/master/Work/BUKS2/ad7606.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632659221879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659221879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse.sv 1 1 " "Found 1 design units, including 1 entities, in source file pulse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pulse " "Found entity 1: pulse" {  } { { "pulse.sv" "" { Text "/home/master/Work/BUKS2/pulse.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632659221879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659221879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_asy.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_asy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_asy " "Found entity 1: fifo_asy" {  } { { "fifo_asy.sv" "" { Text "/home/master/Work/BUKS2/fifo_asy.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632659221880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659221880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GrayCounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file GrayCounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GrayCounter " "Found entity 1: GrayCounter" {  } { { "GrayCounter.sv" "" { Text "/home/master/Work/BUKS2/GrayCounter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632659221880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659221880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gray2bin.sv 1 1 " "Found 1 design units, including 1 entities, in source file gray2bin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gray2bin " "Found entity 1: gray2bin" {  } { { "gray2bin.sv" "" { Text "/home/master/Work/BUKS2/gray2bin.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632659221881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659221881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_asy2.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_asy2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_asy2 " "Found entity 1: fifo_asy2" {  } { { "fifo_asy2.sv" "" { Text "/home/master/Work/BUKS2/fifo_asy2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632659221882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659221882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo3.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo3 " "Found entity 1: fifo3" {  } { { "fifo3.sv" "" { Text "/home/master/Work/BUKS2/fifo3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632659221882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659221882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_dual.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_dual.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_dual " "Found entity 1: ram_dual" {  } { { "ram_dual.sv" "" { Text "/home/master/Work/BUKS2/ram_dual.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632659221883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659221883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ad_done_s buks.sv(150) " "Verilog HDL Implicit Net warning at buks.sv(150): created implicit net for \"ad_done_s\"" {  } { { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632659221883 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "buks " "Elaborating entity \"buks\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632659222137 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ad_done_s buks.sv(150) " "Verilog HDL or VHDL warning at buks.sv(150): object \"ad_done_s\" assigned a value but never read" {  } { { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222138 "|buks"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_rst buks.sv(64) " "Verilog HDL or VHDL warning at buks.sv(64): object \"cnt_rst\" assigned a value but never read" {  } { { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222138 "|buks"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alg_rst buks.sv(65) " "Verilog HDL or VHDL warning at buks.sv(65): object \"alg_rst\" assigned a value but never read" {  } { { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222138 "|buks"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_timer buks.sv(76) " "Verilog HDL or VHDL warning at buks.sv(76): object \"adc_timer\" assigned a value but never read" {  } { { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222139 "|buks"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pkt_cnt buks.sv(124) " "Verilog HDL or VHDL warning at buks.sv(124): object \"pkt_cnt\" assigned a value but never read" {  } { { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222139 "|buks"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "buks.sv" "pll_inst" { Text "/home/master/Work/BUKS2/buks.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632659222246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "/home/master/Work/BUKS2/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632659222665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "/home/master/Work/BUKS2/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632659222677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659222677 ""}  } { { "pll.v" "" { Text "/home/master/Work/BUKS2/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632659222677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/master/Work/BUKS2/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632659222762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659222762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/master/intelFPGA/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632659222763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad7606 ad7606:adc1 " "Elaborating entity \"ad7606\" for hierarchy \"ad7606:adc1\"" {  } { { "buks.sv" "adc1" { Text "/home/master/Work/BUKS2/buks.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632659222784 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt ad7606.sv(73) " "Verilog HDL or VHDL warning at ad7606.sv(73): object \"cnt\" assigned a value but never read" {  } { { "ad7606.sv" "" { Text "/home/master/Work/BUKS2/ad7606.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222810 "|buks|ad7606:adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_mac double_mac:double_mac_inst " "Elaborating entity \"double_mac\" for hierarchy \"double_mac:double_mac_inst\"" {  } { { "buks.sv" "double_mac_inst" { Text "/home/master/Work/BUKS2/buks.sv" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632659222810 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth1_tx_byte_cnt double_mac.sv(177) " "Verilog HDL or VHDL warning at double_mac.sv(177): object \"eth1_tx_byte_cnt\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth1_tx_alg_state double_mac.sv(178) " "Verilog HDL or VHDL warning at double_mac.sv(178): object \"eth1_tx_alg_state\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth1_MAC_dst double_mac.sv(189) " "Verilog HDL or VHDL warning at double_mac.sv(189): object \"eth1_MAC_dst\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth1_IPv4_vh double_mac.sv(194) " "Verilog HDL or VHDL warning at double_mac.sv(194): object \"eth1_IPv4_vh\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth1_IPv4_dscp double_mac.sv(195) " "Verilog HDL or VHDL warning at double_mac.sv(195): object \"eth1_IPv4_dscp\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth1_IPv4_id double_mac.sv(197) " "Verilog HDL or VHDL warning at double_mac.sv(197): object \"eth1_IPv4_id\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth1_IPv4_flags double_mac.sv(198) " "Verilog HDL or VHDL warning at double_mac.sv(198): object \"eth1_IPv4_flags\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth1_IPv4_type double_mac.sv(200) " "Verilog HDL or VHDL warning at double_mac.sv(200): object \"eth1_IPv4_type\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth1_IPv4_crc double_mac.sv(201) " "Verilog HDL or VHDL warning at double_mac.sv(201): object \"eth1_IPv4_crc\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth1_UDP_tlen double_mac.sv(218) " "Verilog HDL or VHDL warning at double_mac.sv(218): object \"eth1_UDP_tlen\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth1_UDP_SP double_mac.sv(220) " "Verilog HDL or VHDL warning at double_mac.sv(220): object \"eth1_UDP_SP\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth1_UDP_DP double_mac.sv(221) " "Verilog HDL or VHDL warning at double_mac.sv(221): object \"eth1_UDP_DP\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth1_UDP_data_len double_mac.sv(222) " "Verilog HDL or VHDL warning at double_mac.sv(222): object \"eth1_UDP_data_len\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth1_pre_udp_bcnt double_mac.sv(793) " "Verilog HDL or VHDL warning at double_mac.sv(793): object \"eth1_pre_udp_bcnt\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 793 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth1_pre_icmp_bcnt double_mac.sv(794) " "Verilog HDL or VHDL warning at double_mac.sv(794): object \"eth1_pre_icmp_bcnt\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 794 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth1_icmp_j double_mac.sv(797) " "Verilog HDL or VHDL warning at double_mac.sv(797): object \"eth1_icmp_j\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 797 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth1_pre_udp double_mac.sv(806) " "Verilog HDL or VHDL warning at double_mac.sv(806): object \"eth1_pre_udp\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 806 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_eth1_adc_wr double_mac.sv(819) " "Verilog HDL or VHDL warning at double_mac.sv(819): object \"fifo_eth1_adc_wr\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth2_udp_ok double_mac.sv(2297) " "Verilog HDL or VHDL warning at double_mac.sv(2297): object \"eth2_udp_ok\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth2_MAC_dst double_mac.sv(2301) " "Verilog HDL or VHDL warning at double_mac.sv(2301): object \"eth2_MAC_dst\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth2_MAC_src double_mac.sv(2302) " "Verilog HDL or VHDL warning at double_mac.sv(2302): object \"eth2_MAC_src\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth2_type double_mac.sv(2303) " "Verilog HDL or VHDL warning at double_mac.sv(2303): object \"eth2_type\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2303 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth2_ARP_MAC_src double_mac.sv(2318) " "Verilog HDL or VHDL warning at double_mac.sv(2318): object \"eth2_ARP_MAC_src\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2318 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth2_ARP_IP_src double_mac.sv(2319) " "Verilog HDL or VHDL warning at double_mac.sv(2319): object \"eth2_ARP_IP_src\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth2_ARP_IP_dst double_mac.sv(2320) " "Verilog HDL or VHDL warning at double_mac.sv(2320): object \"eth2_ARP_IP_dst\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fifo_temp_eth2_udp_empty double_mac.sv(2335) " "Verilog HDL warning at double_mac.sv(2335): object fifo_temp_eth2_udp_empty used but never assigned" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2335 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fifo_temp_eth2_udp_full double_mac.sv(2336) " "Verilog HDL warning at double_mac.sv(2336): object fifo_temp_eth2_udp_full used but never assigned" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2336 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fifo_temp_eth2_udp_cnt double_mac.sv(2337) " "Verilog HDL warning at double_mac.sv(2337): object fifo_temp_eth2_udp_cnt used but never assigned" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2337 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fifo_temp_eth2_udp_tail double_mac.sv(2338) " "Verilog HDL warning at double_mac.sv(2338): object fifo_temp_eth2_udp_tail used but never assigned" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2338 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fifo_temp_eth2_udp_head double_mac.sv(2339) " "Verilog HDL warning at double_mac.sv(2339): object fifo_temp_eth2_udp_head used but never assigned" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2339 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth2_tx_p double_mac.sv(2806) " "Verilog HDL or VHDL warning at double_mac.sv(2806): object \"eth2_tx_p\" assigned a value but never read" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2806 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 double_mac.sv(1455) " "Verilog HDL assignment warning at double_mac.sv(1455): truncated value with size 32 to match size of target (16)" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 1455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 double_mac.sv(1460) " "Verilog HDL assignment warning at double_mac.sv(1460): truncated value with size 32 to match size of target (16)" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 1460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 double_mac.sv(1465) " "Verilog HDL assignment warning at double_mac.sv(1465): truncated value with size 32 to match size of target (16)" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 1465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 double_mac.sv(1524) " "Verilog HDL assignment warning at double_mac.sv(1524): truncated value with size 32 to match size of target (16)" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 1524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222880 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 double_mac.sv(1529) " "Verilog HDL assignment warning at double_mac.sv(1529): truncated value with size 32 to match size of target (16)" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 1529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 double_mac.sv(2218) " "Verilog HDL assignment warning at double_mac.sv(2218): truncated value with size 32 to match size of target (16)" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 double_mac.sv(2222) " "Verilog HDL assignment warning at double_mac.sv(2222): truncated value with size 32 to match size of target (16)" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 double_mac.sv(2226) " "Verilog HDL assignment warning at double_mac.sv(2226): truncated value with size 32 to match size of target (16)" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 double_mac.sv(2230) " "Verilog HDL assignment warning at double_mac.sv(2230): truncated value with size 32 to match size of target (16)" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 double_mac.sv(2234) " "Verilog HDL assignment warning at double_mac.sv(2234): truncated value with size 32 to match size of target (16)" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 double_mac.sv(2238) " "Verilog HDL assignment warning at double_mac.sv(2238): truncated value with size 32 to match size of target (16)" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 double_mac.sv(2242) " "Verilog HDL assignment warning at double_mac.sv(2242): truncated value with size 32 to match size of target (16)" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 double_mac.sv(2246) " "Verilog HDL assignment warning at double_mac.sv(2246): truncated value with size 32 to match size of target (16)" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 double_mac.sv(3042) " "Verilog HDL assignment warning at double_mac.sv(3042): truncated value with size 32 to match size of target (16)" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 3042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 double_mac.sv(3047) " "Verilog HDL assignment warning at double_mac.sv(3047): truncated value with size 32 to match size of target (16)" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 3047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 double_mac.sv(3052) " "Verilog HDL assignment warning at double_mac.sv(3052): truncated value with size 32 to match size of target (16)" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 3052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "eth1_tx_arp_data\[71..68\] 0 double_mac.sv(180) " "Net \"eth1_tx_arp_data\[71..68\]\" at double_mac.sv(180) has no driver or initial value, using a default initial value '0'" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "eth1_tx_icmp_data\[109..106\] 0 double_mac.sv(181) " "Net \"eth1_tx_icmp_data\[109..106\]\" at double_mac.sv(181) has no driver or initial value, using a default initial value '0'" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 181 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "eth1_tx_adc_data\[55..54\] 0 double_mac.sv(182) " "Net \"eth1_tx_adc_data\[55..54\]\" at double_mac.sv(182) has no driver or initial value, using a default initial value '0'" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 182 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "eth2_to_eth1_udp\[55..54\] 0 double_mac.sv(186) " "Net \"eth2_to_eth1_udp\[55..54\]\" at double_mac.sv(186) has no driver or initial value, using a default initial value '0'" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 186 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fifo_temp_eth2_udp_cnt 0 double_mac.sv(2337) " "Net \"fifo_temp_eth2_udp_cnt\" at double_mac.sv(2337) has no driver or initial value, using a default initial value '0'" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2337 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fifo_temp_eth2_udp_tail 0 double_mac.sv(2338) " "Net \"fifo_temp_eth2_udp_tail\" at double_mac.sv(2338) has no driver or initial value, using a default initial value '0'" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2338 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fifo_temp_eth2_udp_head 0 double_mac.sv(2339) " "Net \"fifo_temp_eth2_udp_head\" at double_mac.sv(2339) has no driver or initial value, using a default initial value '0'" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2339 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fifo_temp_eth2_udp_empty 0 double_mac.sv(2335) " "Net \"fifo_temp_eth2_udp_empty\" at double_mac.sv(2335) has no driver or initial value, using a default initial value '0'" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2335 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fifo_temp_eth2_udp_full 0 double_mac.sv(2336) " "Net \"fifo_temp_eth2_udp_full\" at double_mac.sv(2336) has no driver or initial value, using a default initial value '0'" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2336 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fifo_arp_cnt double_mac.sv(73) " "Output port \"fifo_arp_cnt\" at double_mac.sv(73) has no driver" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fifo_arp_dout double_mac.sv(74) " "Output port \"fifo_arp_dout\" at double_mac.sv(74) has no driver" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fifo_icmp_cnt double_mac.sv(80) " "Output port \"fifo_icmp_cnt\" at double_mac.sv(80) has no driver" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fifo_icmp_din double_mac.sv(81) " "Output port \"fifo_icmp_din\" at double_mac.sv(81) has no driver" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fifo_icmp_dout double_mac.sv(82) " "Output port \"fifo_icmp_dout\" at double_mac.sv(82) has no driver" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "alg_pre_eth1_icmp double_mac.sv(83) " "Output port \"alg_pre_eth1_icmp\" at double_mac.sv(83) has no driver" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "eth1_udp_dbg double_mac.sv(50) " "Output port \"eth1_udp_dbg\" at double_mac.sv(50) has no driver" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fifo_arp_rd double_mac.sv(69) " "Output port \"fifo_arp_rd\" at double_mac.sv(69) has no driver" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fifo_arp_wr double_mac.sv(70) " "Output port \"fifo_arp_wr\" at double_mac.sv(70) has no driver" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fifo_arp_empty double_mac.sv(71) " "Output port \"fifo_arp_empty\" at double_mac.sv(71) has no driver" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fifo_arp_full double_mac.sv(72) " "Output port \"fifo_arp_full\" at double_mac.sv(72) has no driver" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fifo_icmp_rd double_mac.sv(76) " "Output port \"fifo_icmp_rd\" at double_mac.sv(76) has no driver" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fifo_icmp_wr double_mac.sv(77) " "Output port \"fifo_icmp_wr\" at double_mac.sv(77) has no driver" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fifo_icmp_empty double_mac.sv(78) " "Output port \"fifo_icmp_empty\" at double_mac.sv(78) has no driver" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fifo_icmp_full double_mac.sv(79) " "Output port \"fifo_icmp_full\" at double_mac.sv(79) has no driver" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1632659222881 "|buks|double_mac:double_mac_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc double_mac:double_mac_inst\|crc:eth1_crc32 " "Elaborating entity \"crc\" for hierarchy \"double_mac:double_mac_inst\|crc:eth1_crc32\"" {  } { { "double_mac.sv" "eth1_crc32" { Text "/home/master/Work/BUKS2/double_mac.sv" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632659222882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "events double_mac:double_mac_inst\|events:event_eth1_arp " "Elaborating entity \"events\" for hierarchy \"double_mac:double_mac_inst\|events:event_eth1_arp\"" {  } { { "double_mac.sv" "event_eth1_arp" { Text "/home/master/Work/BUKS2/double_mac.sv" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632659222884 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp4 events.sv(17) " "Verilog HDL or VHDL warning at events.sv(17): object \"temp4\" assigned a value but never read" {  } { { "events.sv" "" { Text "/home/master/Work/BUKS2/events.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632659222885 "|buks|double_mac:double_mac_inst|events:event_eth1_arp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 double_mac:double_mac_inst\|fifo2:fifo_eth1_adc " "Elaborating entity \"fifo2\" for hierarchy \"double_mac:double_mac_inst\|fifo2:fifo_eth1_adc\"" {  } { { "double_mac.sv" "fifo_eth1_adc" { Text "/home/master/Work/BUKS2/double_mac.sv" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632659222887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fifo2.sv(51) " "Verilog HDL assignment warning at fifo2.sv(51): truncated value with size 32 to match size of target (16)" {  } { { "fifo2.sv" "" { Text "/home/master/Work/BUKS2/fifo2.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222888 "|buks|double_mac:double_mac_inst|fifo2:fifo_eth1_adc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fifo2.sv(62) " "Verilog HDL assignment warning at fifo2.sv(62): truncated value with size 32 to match size of target (16)" {  } { { "fifo2.sv" "" { Text "/home/master/Work/BUKS2/fifo2.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222888 "|buks|double_mac:double_mac_inst|fifo2:fifo_eth1_adc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fifo2.sv(76) " "Verilog HDL assignment warning at fifo2.sv(76): truncated value with size 32 to match size of target (16)" {  } { { "fifo2.sv" "" { Text "/home/master/Work/BUKS2/fifo2.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222888 "|buks|double_mac:double_mac_inst|fifo2:fifo_eth1_adc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fifo2.sv(79) " "Verilog HDL assignment warning at fifo2.sv(79): truncated value with size 32 to match size of target (16)" {  } { { "fifo2.sv" "" { Text "/home/master/Work/BUKS2/fifo2.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222888 "|buks|double_mac:double_mac_inst|fifo2:fifo_eth1_adc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 double_mac:double_mac_inst\|fifo2:fifo_eth1_arp " "Elaborating entity \"fifo2\" for hierarchy \"double_mac:double_mac_inst\|fifo2:fifo_eth1_arp\"" {  } { { "double_mac.sv" "fifo_eth1_arp" { Text "/home/master/Work/BUKS2/double_mac.sv" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632659222888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fifo2.sv(51) " "Verilog HDL assignment warning at fifo2.sv(51): truncated value with size 32 to match size of target (16)" {  } { { "fifo2.sv" "" { Text "/home/master/Work/BUKS2/fifo2.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222890 "|buks|double_mac:double_mac_inst|fifo2:fifo_eth1_arp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fifo2.sv(62) " "Verilog HDL assignment warning at fifo2.sv(62): truncated value with size 32 to match size of target (16)" {  } { { "fifo2.sv" "" { Text "/home/master/Work/BUKS2/fifo2.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222890 "|buks|double_mac:double_mac_inst|fifo2:fifo_eth1_arp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fifo2.sv(76) " "Verilog HDL assignment warning at fifo2.sv(76): truncated value with size 32 to match size of target (16)" {  } { { "fifo2.sv" "" { Text "/home/master/Work/BUKS2/fifo2.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222890 "|buks|double_mac:double_mac_inst|fifo2:fifo_eth1_arp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fifo2.sv(79) " "Verilog HDL assignment warning at fifo2.sv(79): truncated value with size 32 to match size of target (16)" {  } { { "fifo2.sv" "" { Text "/home/master/Work/BUKS2/fifo2.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632659222890 "|buks|double_mac:double_mac_inst|fifo2:fifo_eth1_arp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual double_mac:double_mac_inst\|ram_dual:ram_eth2_udp " "Elaborating entity \"ram_dual\" for hierarchy \"double_mac:double_mac_inst\|ram_dual:ram_eth2_udp\"" {  } { { "double_mac.sv" "ram_eth2_udp" { Text "/home/master/Work/BUKS2/double_mac.sv" 2461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632659222892 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "/home/master/Work/BUKS2/db/pll_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "/home/master/intelFPGA/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "pll.v" "" { Text "/home/master/Work/BUKS2/pll.v" 90 0 0 } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632659223993 "|buks|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1632659223993 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1632659223993 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "double_mac:double_mac_inst\|fifo2:fifo_eth1_to_eth2_arp\|FIFO_rtl_0 " "Inferred RAM node \"double_mac:double_mac_inst\|fifo2:fifo_eth1_to_eth2_arp\|FIFO_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1632659226587 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "double_mac:double_mac_inst\|fifo2:fifo_eth1_to_eth2_icmp\|FIFO_rtl_0 " "Inferred RAM node \"double_mac:double_mac_inst\|fifo2:fifo_eth1_to_eth2_icmp\|FIFO_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1632659226588 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "double_mac:double_mac_inst\|fifo2:fifo_eth1_adc\|FIFO_rtl_0 " "Inferred RAM node \"double_mac:double_mac_inst\|fifo2:fifo_eth1_adc\|FIFO_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1632659226589 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "double_mac:double_mac_inst\|fifo2:fifo_eth1_arp\|FIFO_rtl_0 " "Inferred RAM node \"double_mac:double_mac_inst\|fifo2:fifo_eth1_arp\|FIFO_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1632659226589 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "double_mac:double_mac_inst\|fifo2:fifo_eth1_icmp\|FIFO_rtl_0 " "Inferred RAM node \"double_mac:double_mac_inst\|fifo2:fifo_eth1_icmp\|FIFO_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1632659226590 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "double_mac:double_mac_inst\|fifo2:fifo_eth2_to_eth1_arp\|FIFO_rtl_0 " "Inferred RAM node \"double_mac:double_mac_inst\|fifo2:fifo_eth2_to_eth1_arp\|FIFO_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1632659226590 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "double_mac:double_mac_inst\|fifo2:fifo_eth2_to_eth1_icmp\|FIFO_rtl_0 " "Inferred RAM node \"double_mac:double_mac_inst\|fifo2:fifo_eth2_to_eth1_icmp\|FIFO_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1632659226590 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "double_mac:double_mac_inst\|fifo2:fifo_eth2_to_eth1_udp\|FIFO_rtl_0 " "Inferred RAM node \"double_mac:double_mac_inst\|fifo2:fifo_eth2_to_eth1_udp\|FIFO_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1632659226591 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "double_mac:double_mac_inst\|ram_dual:ram_eth2_udp\|ram_rtl_0 " "Inferred dual-clock RAM node \"double_mac:double_mac_inst\|ram_dual:ram_eth2_udp\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1632659226591 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "double_mac:double_mac_inst\|fifo2:fifo_eth1_to_eth2_arp\|FIFO_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"double_mac:double_mac_inst\|fifo2:fifo_eth1_to_eth2_arp\|FIFO_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "double_mac:double_mac_inst\|fifo2:fifo_eth1_to_eth2_icmp\|FIFO_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"double_mac:double_mac_inst\|fifo2:fifo_eth1_to_eth2_icmp\|FIFO_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "double_mac:double_mac_inst\|fifo2:fifo_eth1_adc\|FIFO_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"double_mac:double_mac_inst\|fifo2:fifo_eth1_adc\|FIFO_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "double_mac:double_mac_inst\|fifo2:fifo_eth1_arp\|FIFO_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"double_mac:double_mac_inst\|fifo2:fifo_eth1_arp\|FIFO_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "double_mac:double_mac_inst\|fifo2:fifo_eth1_icmp\|FIFO_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"double_mac:double_mac_inst\|fifo2:fifo_eth1_icmp\|FIFO_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "double_mac:double_mac_inst\|fifo2:fifo_eth2_to_eth1_arp\|FIFO_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"double_mac:double_mac_inst\|fifo2:fifo_eth2_to_eth1_arp\|FIFO_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "double_mac:double_mac_inst\|fifo2:fifo_eth2_to_eth1_icmp\|FIFO_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"double_mac:double_mac_inst\|fifo2:fifo_eth2_to_eth1_icmp\|FIFO_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "double_mac:double_mac_inst\|fifo2:fifo_eth2_to_eth1_udp\|FIFO_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"double_mac:double_mac_inst\|fifo2:fifo_eth2_to_eth1_udp\|FIFO_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "double_mac:double_mac_inst\|ram_dual:ram_eth2_udp\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"double_mac:double_mac_inst\|ram_dual:ram_eth2_udp\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632659231691 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1632659231691 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1632659231691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "double_mac:double_mac_inst\|fifo2:fifo_eth1_to_eth2_arp\|altsyncram:FIFO_rtl_0 " "Elaborated megafunction instantiation \"double_mac:double_mac_inst\|fifo2:fifo_eth1_to_eth2_arp\|altsyncram:FIFO_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632659231785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "double_mac:double_mac_inst\|fifo2:fifo_eth1_to_eth2_arp\|altsyncram:FIFO_rtl_0 " "Instantiated megafunction \"double_mac:double_mac_inst\|fifo2:fifo_eth1_to_eth2_arp\|altsyncram:FIFO_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231785 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632659231785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vmh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vmh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vmh1 " "Found entity 1: altsyncram_vmh1" {  } { { "db/altsyncram_vmh1.tdf" "" { Text "/home/master/Work/BUKS2/db/altsyncram_vmh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632659231833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659231833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "double_mac:double_mac_inst\|fifo2:fifo_eth1_adc\|altsyncram:FIFO_rtl_0 " "Elaborated megafunction instantiation \"double_mac:double_mac_inst\|fifo2:fifo_eth1_adc\|altsyncram:FIFO_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632659231845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "double_mac:double_mac_inst\|fifo2:fifo_eth1_adc\|altsyncram:FIFO_rtl_0 " "Instantiated megafunction \"double_mac:double_mac_inst\|fifo2:fifo_eth1_adc\|altsyncram:FIFO_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231845 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632659231845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9th1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9th1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9th1 " "Found entity 1: altsyncram_9th1" {  } { { "db/altsyncram_9th1.tdf" "" { Text "/home/master/Work/BUKS2/db/altsyncram_9th1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632659231882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659231882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "double_mac:double_mac_inst\|ram_dual:ram_eth2_udp\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"double_mac:double_mac_inst\|ram_dual:ram_eth2_udp\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632659231923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "double_mac:double_mac_inst\|ram_dual:ram_eth2_udp\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"double_mac:double_mac_inst\|ram_dual:ram_eth2_udp\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632659231923 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632659231923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8hc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8hc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8hc1 " "Found entity 1: altsyncram_8hc1" {  } { { "db/altsyncram_8hc1.tdf" "" { Text "/home/master/Work/BUKS2/db/altsyncram_8hc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632659231968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659231968 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1632659232778 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "crc.sv" "" { Text "/home/master/Work/BUKS2/crc.sv" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1632659233007 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1632659233007 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pwrd_down_a VCC " "Pin \"pwrd_down_a\" is stuck at VCC" {  } { { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632659236024 "|buks|pwrd_down_a"} { "Warning" "WMLS_MLS_STUCK_PIN" "pwrd_down_b VCC " "Pin \"pwrd_down_b\" is stuck at VCC" {  } { { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632659236024 "|buks|pwrd_down_b"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD_RST GND " "Pin \"AD_RST\" is stuck at GND" {  } { { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632659236024 "|buks|AD_RST"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1632659236024 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632659236516 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "172 " "172 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632659246238 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632659247515 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632659247515 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_i " "No output dependent on input pin \"clk_i\"" {  } { { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632659248965 "|buks|clk_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "crs_dv_a " "No output dependent on input pin \"crs_dv_a\"" {  } { { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632659248965 "|buks|crs_dv_a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "crs_dv_b " "No output dependent on input pin \"crs_dv_b\"" {  } { { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632659248965 "|buks|crs_dv_b"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1632659248965 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13355 " "Implemented 13355 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632659248972 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632659248972 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13240 " "Implemented 13240 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632659248972 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1632659248972 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632659248972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1108 " "Peak virtual memory: 1108 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632659249007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 26 15:27:29 2021 " "Processing ended: Sun Sep 26 15:27:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632659249007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632659249007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632659249007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632659249007 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1632659251104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632659251104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 26 15:27:29 2021 " "Processing started: Sun Sep 26 15:27:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632659251104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1632659251104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off buks -c buks " "Command: quartus_fit --read_settings_files=off --write_settings_files=off buks -c buks" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1632659251105 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1632659251758 ""}
{ "Info" "0" "" "Project  = buks" {  } {  } 0 0 "Project  = buks" 0 0 "Fitter" 0 0 1632659251770 ""}
{ "Info" "0" "" "Revision = buks" {  } {  } 0 0 "Revision = buks" 0 0 "Fitter" 0 0 1632659251770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1632659251990 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1632659251990 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "buks 10M25DAF256I7G " "Selected device 10M25DAF256I7G for design \"buks\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1632659252143 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632659252238 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632659252238 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1632659252734 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF256A7G " "Device 10M08DAF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632659253409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF256C7G " "Device 10M08DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632659253409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF256I7G " "Device 10M08DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632659253409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DAF256A7G " "Device 10M04DAF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632659253409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DAF256C7G " "Device 10M04DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632659253409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DAF256I7G " "Device 10M04DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632659253409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF256A7G " "Device 10M16DAF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632659253409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF256C7G " "Device 10M16DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632659253409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF256I7G " "Device 10M16DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632659253409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF256C7G " "Device 10M25DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632659253409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF256I7P " "Device 10M25DAF256I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632659253409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF256C7G " "Device 10M50DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632659253409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF256I7G " "Device 10M50DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632659253409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF256C7G " "Device 10M40DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632659253409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF256I7G " "Device 10M40DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632659253409 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1632659253409 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 20219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632659253476 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ H3 " "Pin ~ALTERA_TCK~ is reserved at location H3" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 20221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632659253476 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ G1 " "Pin ~ALTERA_TDI~ is reserved at location G1" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 20223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632659253476 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ H1 " "Pin ~ALTERA_TDO~ is reserved at location H1" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 20225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632659253476 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ F8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location F8" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 20227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632659253476 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 20229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632659253476 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ F7 " "Pin ~ALTERA_nSTATUS~ is reserved at location F7" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 20231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632659253476 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E7 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E7" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 20233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632659253476 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1632659253476 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1632659253477 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1632659253477 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1632659253477 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1632659253477 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1632659253490 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1632659253960 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "buks.sdc " "Synopsys Design Constraints File file not found: 'buks.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1632659256118 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1632659256118 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1632659256303 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1632659256304 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1632659256306 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_clk_b~input (placed in PIN P9 (CLK6n, DIFFIO_TX_RX_B18n, DIFFOUT_B18n, High_Speed)) " "Automatically promoted node tx_clk_b~input (placed in PIN P9 (CLK6n, DIFFIO_TX_RX_B18n, DIFFOUT_B18n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1632659257740 ""}  } { { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 20193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632659257740 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_clk_a~input (placed in PIN M9 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node tx_clk_a~input (placed in PIN M9 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1632659257740 ""}  } { { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 20192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632659257740 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx_clk_b~input (placed in PIN P8 (CLK6p, DIFFIO_TX_RX_B18p, DIFFOUT_B18p, High_Speed)) " "Automatically promoted node rx_clk_b~input (placed in PIN P8 (CLK6p, DIFFIO_TX_RX_B18p, DIFFOUT_B18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1632659257740 ""}  } { { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 20200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632659257740 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx_clk_a~input (placed in PIN L3 (CLK0p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node rx_clk_a~input (placed in PIN L3 (CLK0p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1632659257740 ""}  } { { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 20203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632659257740 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "double_mac:double_mac_inst\|fifo_wr_clk  " "Automatically promoted node double_mac:double_mac_inst\|fifo_wr_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1632659257740 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "double_mac:double_mac_inst\|fifo_wr_clk~0 " "Destination node double_mac:double_mac_inst\|fifo_wr_clk~0" {  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2341 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 18426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1632659257740 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1632659257740 ""}  } { { "double_mac.sv" "" { Text "/home/master/Work/BUKS2/double_mac.sv" 2341 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 7746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632659257740 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1632659259132 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1632659259157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1632659259158 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1632659259186 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1632659259236 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1632659259280 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1632659259281 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1632659259303 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1632659259915 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1632659259938 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1632659259938 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632659260585 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1632659260671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1632659262290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632659265181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1632659265296 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1632659286116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632659286116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1632659288001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "6e+02 ns 1.0% " "6e+02 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1632659294098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X24_Y0 X35_Y11 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X24_Y0 to location X35_Y11" {  } { { "loc" "" { Generic "/home/master/Work/BUKS2/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X24_Y0 to location X35_Y11"} { { 12 { 0 ""} 24 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1632659295151 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1632659295151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1632659307154 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1632659307154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632659307157 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.78 " "Total time spent on timing analysis during the Fitter is 12.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1632659307705 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1632659307816 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1632659311734 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1632659311743 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1632659315539 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632659318244 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "25 MAX 10 " "25 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_i 3.3-V LVTTL M3 " "Pin clk_i uses I/O standard 3.3-V LVTTL at M3" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { clk_i } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_i" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "crs_dv_a 3.3-V LVTTL L2 " "Pin crs_dv_a uses I/O standard 3.3-V LVTTL at L2" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { crs_dv_a } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "crs_dv_a" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "crs_dv_b 3.3-V LVTTL P5 " "Pin crs_dv_b uses I/O standard 3.3-V LVTTL at P5" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { crs_dv_b } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "crs_dv_b" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tx_clk_a 3.3-V LVTTL M9 " "Pin tx_clk_a uses I/O standard 3.3-V LVTTL at M9" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { tx_clk_a } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_clk_a" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tx_clk_b 3.3-V LVTTL P9 " "Pin tx_clk_b uses I/O standard 3.3-V LVTTL at P9" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { tx_clk_b } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_clk_b" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IP_ADDR\[4\] 3.3-V LVTTL A8 " "Pin IP_ADDR\[4\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { IP_ADDR[4] } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IP_ADDR\[4\]" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IP_ADDR\[0\] 3.3-V LVTTL A5 " "Pin IP_ADDR\[0\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { IP_ADDR[0] } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IP_ADDR\[0\]" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IP_ADDR\[1\] 3.3-V LVTTL A6 " "Pin IP_ADDR\[1\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { IP_ADDR[1] } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IP_ADDR\[1\]" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IP_ADDR\[2\] 3.3-V LVTTL A7 " "Pin IP_ADDR\[2\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { IP_ADDR[2] } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IP_ADDR\[2\]" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IP_ADDR\[3\] 3.3-V LVTTL L11 " "Pin IP_ADDR\[3\] uses I/O standard 3.3-V LVTTL at L11" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { IP_ADDR[3] } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IP_ADDR\[3\]" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_FD 3.3-V LVTTL A13 " "Pin AD_FD uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { AD_FD } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD_FD" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx_clk_b 3.3-V LVTTL P8 " "Pin rx_clk_b uses I/O standard 3.3-V LVTTL at P8" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rx_clk_b } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_clk_b" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_DOUT1 3.3-V LVTTL G15 " "Pin AD_DOUT1 uses I/O standard 3.3-V LVTTL at G15" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { AD_DOUT1 } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD_DOUT1" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_DOUT2 3.3-V LVTTL B16 " "Pin AD_DOUT2 uses I/O standard 3.3-V LVTTL at B16" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { AD_DOUT2 } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD_DOUT2" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx_clk_a 3.3-V LVTTL L3 " "Pin rx_clk_a uses I/O standard 3.3-V LVTTL at L3" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rx_clk_a } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_clk_a" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx_dv_b 3.3-V LVTTL P6 " "Pin rx_dv_b uses I/O standard 3.3-V LVTTL at P6" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rx_dv_b } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_dv_b" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx_dv_a 3.3-V LVTTL M2 " "Pin rx_dv_a uses I/O standard 3.3-V LVTTL at M2" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rx_dv_a } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_dv_a" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd_b\[1\] 3.3-V LVTTL T6 " "Pin rxd_b\[1\] uses I/O standard 3.3-V LVTTL at T6" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rxd_b[1] } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd_b\[1\]" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd_b\[0\] 3.3-V LVTTL T8 " "Pin rxd_b\[0\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rxd_b[0] } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd_b\[0\]" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd_b\[3\] 3.3-V LVTTL T4 " "Pin rxd_b\[3\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rxd_b[3] } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd_b\[3\]" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd_b\[2\] 3.3-V LVTTL T5 " "Pin rxd_b\[2\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rxd_b[2] } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd_b\[2\]" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd_a\[0\] 3.3-V LVTTL J2 " "Pin rxd_a\[0\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rxd_a[0] } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd_a\[0\]" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd_a\[3\] 3.3-V LVTTL G2 " "Pin rxd_a\[3\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rxd_a[3] } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd_a\[3\]" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd_a\[1\] 3.3-V LVTTL J3 " "Pin rxd_a\[1\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rxd_a[1] } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd_a\[1\]" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd_a\[2\] 3.3-V LVTTL H5 " "Pin rxd_a\[2\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/master/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rxd_a[2] } } } { "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/master/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd_a\[2\]" } } } } { "buks.sv" "" { Text "/home/master/Work/BUKS2/buks.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/Work/BUKS2/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632659319236 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1632659319236 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/master/Work/BUKS2/output_files/buks.fit.smsg " "Generated suppressed messages file /home/master/Work/BUKS2/output_files/buks.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1632659320015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1757 " "Peak virtual memory: 1757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632659321607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 26 15:28:41 2021 " "Processing ended: Sun Sep 26 15:28:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632659321607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632659321607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:05 " "Total CPU time (on all processors): 00:02:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632659321607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1632659321607 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1632659323196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632659323197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 26 15:28:42 2021 " "Processing started: Sun Sep 26 15:28:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632659323197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1632659323197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off buks -c buks " "Command: quartus_asm --read_settings_files=off --write_settings_files=off buks -c buks" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1632659323197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1632659323561 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1632659324987 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1632659325035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "864 " "Peak virtual memory: 864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632659325652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 26 15:28:45 2021 " "Processing ended: Sun Sep 26 15:28:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632659325652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632659325652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632659325652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1632659325652 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1632659325836 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1632659326672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632659326672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 26 15:28:46 2021 " "Processing started: Sun Sep 26 15:28:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632659326672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1632659326672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta buks -c buks " "Command: quartus_sta buks -c buks" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1632659326672 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1632659326711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1632659326989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1632659326989 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632659327048 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632659327048 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "buks.sdc " "Synopsys Design Constraints File file not found: 'buks.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1632659327811 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1632659327811 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tx_clk_a tx_clk_a " "create_clock -period 1.000 -name tx_clk_a tx_clk_a" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1632659327871 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rx_clk_b rx_clk_b " "create_clock -period 1.000 -name rx_clk_b rx_clk_b" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1632659327871 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tx_clk_b tx_clk_b " "create_clock -period 1.000 -name tx_clk_b tx_clk_b" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1632659327871 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rx_clk_a rx_clk_a " "create_clock -period 1.000 -name rx_clk_a rx_clk_a" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1632659327871 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name double_mac:double_mac_inst\|fifo_wr_clk double_mac:double_mac_inst\|fifo_wr_clk " "create_clock -period 1.000 -name double_mac:double_mac_inst\|fifo_wr_clk double_mac:double_mac_inst\|fifo_wr_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1632659327871 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632659327871 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1632659327954 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632659327955 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1632659327958 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1632659327966 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1632659328045 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1632659328099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.698 " "Worst-case setup slack is -14.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.698          -11649.459 tx_clk_b  " "  -14.698          -11649.459 tx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.353           -4547.243 rx_clk_a  " "   -7.353           -4547.243 rx_clk_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.724           -5016.816 rx_clk_b  " "   -6.724           -5016.816 rx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.566           -2700.460 tx_clk_a  " "   -5.566           -2700.460 tx_clk_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.250             -14.238 double_mac:double_mac_inst\|fifo_wr_clk  " "   -1.250             -14.238 double_mac:double_mac_inst\|fifo_wr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632659328100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.251 " "Worst-case hold slack is 0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 tx_clk_b  " "    0.251               0.000 tx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 rx_clk_a  " "    0.332               0.000 rx_clk_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 tx_clk_a  " "    0.344               0.000 tx_clk_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 rx_clk_b  " "    0.345               0.000 rx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 double_mac:double_mac_inst\|fifo_wr_clk  " "    0.576               0.000 double_mac:double_mac_inst\|fifo_wr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632659328152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.484 " "Worst-case recovery slack is -0.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.484             -12.996 tx_clk_b  " "   -0.484             -12.996 tx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632659328158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.608 " "Worst-case removal slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 tx_clk_b  " "    0.608               0.000 tx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632659328163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -6161.058 tx_clk_b  " "   -3.000           -6161.058 tx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2020.138 tx_clk_a  " "   -3.000           -2020.138 tx_clk_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1962.991 rx_clk_b  " "   -3.000           -1962.991 rx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1790.422 rx_clk_a  " "   -3.000           -1790.422 rx_clk_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.403             -28.836 double_mac:double_mac_inst\|fifo_wr_clk  " "   -2.403             -28.836 double_mac:double_mac_inst\|fifo_wr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659328169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632659328169 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632659328280 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632659328280 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1632659328284 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1632659328339 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1632659332325 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632659332713 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1632659332841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.571 " "Worst-case setup slack is -12.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.571          -10009.283 tx_clk_b  " "  -12.571          -10009.283 tx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.361           -3969.813 rx_clk_a  " "   -6.361           -3969.813 rx_clk_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.800           -4396.557 rx_clk_b  " "   -5.800           -4396.557 rx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.843           -2283.461 tx_clk_a  " "   -4.843           -2283.461 tx_clk_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.038             -11.320 double_mac:double_mac_inst\|fifo_wr_clk  " "   -1.038             -11.320 double_mac:double_mac_inst\|fifo_wr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632659332841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.246 " "Worst-case hold slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 tx_clk_b  " "    0.246               0.000 tx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 rx_clk_a  " "    0.282               0.000 rx_clk_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 tx_clk_a  " "    0.296               0.000 tx_clk_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 rx_clk_b  " "    0.297               0.000 rx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 double_mac:double_mac_inst\|fifo_wr_clk  " "    0.529               0.000 double_mac:double_mac_inst\|fifo_wr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632659332894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.305 " "Worst-case recovery slack is -0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.305              -7.797 tx_clk_b  " "   -0.305              -7.797 tx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632659332900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.541 " "Worst-case removal slack is 0.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541               0.000 tx_clk_b  " "    0.541               0.000 tx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632659332906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -6157.216 tx_clk_b  " "   -3.000           -6157.216 tx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2019.536 tx_clk_a  " "   -3.000           -2019.536 tx_clk_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1962.991 rx_clk_b  " "   -3.000           -1962.991 rx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1790.422 rx_clk_a  " "   -3.000           -1790.422 rx_clk_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333             -27.996 double_mac:double_mac_inst\|fifo_wr_clk  " "   -2.333             -27.996 double_mac:double_mac_inst\|fifo_wr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659332914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632659332914 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632659333014 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632659333014 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1632659333018 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632659333352 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1632659333405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.855 " "Worst-case setup slack is -4.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.855           -2592.455 tx_clk_b  " "   -4.855           -2592.455 tx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.211           -1306.657 rx_clk_a  " "   -2.211           -1306.657 rx_clk_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.987           -1397.478 rx_clk_b  " "   -1.987           -1397.478 rx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.877            -427.339 tx_clk_a  " "   -1.877            -427.339 tx_clk_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 double_mac:double_mac_inst\|fifo_wr_clk  " "    0.023               0.000 double_mac:double_mac_inst\|fifo_wr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632659333406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.096 " "Worst-case hold slack is 0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 tx_clk_b  " "    0.096               0.000 tx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 rx_clk_a  " "    0.138               0.000 rx_clk_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 rx_clk_b  " "    0.141               0.000 rx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 tx_clk_a  " "    0.141               0.000 tx_clk_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 double_mac:double_mac_inst\|fifo_wr_clk  " "    0.179               0.000 double_mac:double_mac_inst\|fifo_wr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632659333454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.351 " "Worst-case recovery slack is 0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 tx_clk_b  " "    0.351               0.000 tx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632659333459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.260 " "Worst-case removal slack is 0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 tx_clk_b  " "    0.260               0.000 tx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632659333465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -5135.161 tx_clk_b  " "   -3.000           -5135.161 tx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1694.735 tx_clk_a  " "   -3.000           -1694.735 tx_clk_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1655.589 rx_clk_b  " "   -3.000           -1655.589 rx_clk_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1484.993 rx_clk_a  " "   -3.000           -1484.993 rx_clk_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 double_mac:double_mac_inst\|fifo_wr_clk  " "   -1.000             -12.000 double_mac:double_mac_inst\|fifo_wr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632659333472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632659333472 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632659333575 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632659333575 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1632659334312 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1632659334313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "970 " "Peak virtual memory: 970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632659334388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 26 15:28:54 2021 " "Processing ended: Sun Sep 26 15:28:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632659334388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632659334388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632659334388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1632659334388 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 120 s " "Quartus Prime Full Compilation was successful. 0 errors, 120 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1632659334556 ""}
