###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       436675   # Number of WRITE/WRITEP commands
num_reads_done                 =       878540   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       669089   # Number of read row buffer hits
num_read_cmds                  =       878537   # Number of READ/READP commands
num_writes_done                =       436710   # Number of read requests issued
num_write_row_hits             =       347389   # Number of write row buffer hits
num_act_cmds                   =       300385   # Number of ACT commands
num_pre_cmds                   =       300357   # Number of PRE commands
num_ondemand_pres              =       275662   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9570083   # Cyles of rank active rank.0
rank_active_cycles.1           =      9341835   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       429917   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       658165   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1248485   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12982   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3471   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3182   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4834   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6265   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        10259   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2088   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          564   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          741   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22385   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          105   # Write cmd latency (cycles)
write_latency[20-39]           =         1194   # Write cmd latency (cycles)
write_latency[40-59]           =         1976   # Write cmd latency (cycles)
write_latency[60-79]           =         3741   # Write cmd latency (cycles)
write_latency[80-99]           =         6682   # Write cmd latency (cycles)
write_latency[100-119]         =         9193   # Write cmd latency (cycles)
write_latency[120-139]         =        12416   # Write cmd latency (cycles)
write_latency[140-159]         =        15730   # Write cmd latency (cycles)
write_latency[160-179]         =        18562   # Write cmd latency (cycles)
write_latency[180-199]         =        21039   # Write cmd latency (cycles)
write_latency[200-]            =       346037   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       280184   # Read request latency (cycles)
read_latency[40-59]            =        99427   # Read request latency (cycles)
read_latency[60-79]            =       117939   # Read request latency (cycles)
read_latency[80-99]            =        51438   # Read request latency (cycles)
read_latency[100-119]          =        39354   # Read request latency (cycles)
read_latency[120-139]          =        32850   # Read request latency (cycles)
read_latency[140-159]          =        23361   # Read request latency (cycles)
read_latency[160-179]          =        19232   # Read request latency (cycles)
read_latency[180-199]          =        16471   # Read request latency (cycles)
read_latency[200-]             =       198280   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.17988e+09   # Write energy
read_energy                    =  3.54226e+09   # Read energy
act_energy                     =  8.21853e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.0636e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.15919e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97173e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82931e+09   # Active standby energy rank.1
average_read_latency           =      165.721   # Average read request latency (cycles)
average_interarrival           =      7.60303   # Average request interarrival latency (cycles)
total_energy                   =   1.9572e+10   # Total energy (pJ)
average_power                  =       1957.2   # Average power (mW)
average_bandwidth              =      11.2235   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       410367   # Number of WRITE/WRITEP commands
num_reads_done                 =       834271   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       627812   # Number of read row buffer hits
num_read_cmds                  =       834264   # Number of READ/READP commands
num_writes_done                =       410396   # Number of read requests issued
num_write_row_hits             =       323329   # Number of write row buffer hits
num_act_cmds                   =       294849   # Number of ACT commands
num_pre_cmds                   =       294820   # Number of PRE commands
num_ondemand_pres              =       270728   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9476116   # Cyles of rank active rank.0
rank_active_cycles.1           =      9427707   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       523884   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       572293   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1173890   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16910   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3584   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3247   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4743   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6210   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        10186   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2228   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          565   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          749   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22361   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           82   # Write cmd latency (cycles)
write_latency[20-39]           =         1274   # Write cmd latency (cycles)
write_latency[40-59]           =         1962   # Write cmd latency (cycles)
write_latency[60-79]           =         4036   # Write cmd latency (cycles)
write_latency[80-99]           =         7662   # Write cmd latency (cycles)
write_latency[100-119]         =        10469   # Write cmd latency (cycles)
write_latency[120-139]         =        14324   # Write cmd latency (cycles)
write_latency[140-159]         =        18169   # Write cmd latency (cycles)
write_latency[160-179]         =        21461   # Write cmd latency (cycles)
write_latency[180-199]         =        23514   # Write cmd latency (cycles)
write_latency[200-]            =       307414   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       284119   # Read request latency (cycles)
read_latency[40-59]            =        98180   # Read request latency (cycles)
read_latency[60-79]            =       127780   # Read request latency (cycles)
read_latency[80-99]            =        49679   # Read request latency (cycles)
read_latency[100-119]          =        38733   # Read request latency (cycles)
read_latency[120-139]          =        32391   # Read request latency (cycles)
read_latency[140-159]          =        21449   # Read request latency (cycles)
read_latency[160-179]          =        17106   # Read request latency (cycles)
read_latency[180-199]          =        14166   # Read request latency (cycles)
read_latency[200-]             =       150663   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.04855e+09   # Write energy
read_energy                    =  3.36375e+09   # Read energy
act_energy                     =  8.06707e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.51464e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.74701e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9131e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88289e+09   # Active standby energy rank.1
average_read_latency           =      134.486   # Average read request latency (cycles)
average_interarrival           =      8.03419   # Average request interarrival latency (cycles)
total_energy                   =  1.92458e+10   # Total energy (pJ)
average_power                  =      1924.58   # Average power (mW)
average_bandwidth              =      10.6212   # Average bandwidth
