// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "digital_cam_impl1")
  (DATE "05/23/2019 10:48:04")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\led_config_finished\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1477:1477:1477) (1682:1682:1682))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_hsync\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (775:775:775) (900:900:900))
        (IOPATH i o (1612:1612:1612) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_vsync\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (641:641:641) (729:729:729))
        (IOPATH i o (1662:1662:1662) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (897:897:897) (1024:1024:1024))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (988:988:988) (1121:1121:1121))
        (IOPATH i o (1632:1632:1632) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1649:1649:1649) (1915:1915:1915))
        (IOPATH i o (1652:1652:1652) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1032:1032:1032) (1151:1151:1151))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (912:912:912) (1037:1037:1037))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (965:965:965) (1095:1095:1095))
        (IOPATH i o (1632:1632:1632) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1539:1539:1539) (1784:1784:1784))
        (IOPATH i o (1632:1632:1632) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1371:1371:1371) (1552:1552:1552))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1965:1965:1965) (2291:2291:2291))
        (IOPATH i o (1632:1632:1632) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2876:2876:2876) (3257:3257:3257))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1991:1991:1991) (2291:2291:2291))
        (IOPATH i o (1642:1642:1642) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (790:790:790) (916:916:916))
        (IOPATH i o (1612:1612:1612) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1963:1963:1963) (2287:2287:2287))
        (IOPATH i o (1662:1662:1662) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2940:2940:2940) (3327:3327:3327))
        (IOPATH i o (1672:1672:1672) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1989:1989:1989) (2291:2291:2291))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (857:857:857) (992:992:992))
        (IOPATH i o (1662:1662:1662) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (959:959:959) (1086:1086:1086))
        (IOPATH i o (1672:1672:1672) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (795:795:795) (912:912:912))
        (IOPATH i o (1682:1682:1682) (1627:1627:1627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (795:795:795) (912:912:912))
        (IOPATH i o (1652:1652:1652) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (667:667:667) (738:738:738))
        (IOPATH i o (1672:1672:1672) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (927:927:927) (1036:1036:1036))
        (IOPATH i o (1672:1672:1672) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (391:391:391) (430:430:430))
        (IOPATH i o (1652:1652:1652) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (795:795:795) (912:912:912))
        (IOPATH i o (1632:1632:1632) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (396:396:396) (435:435:435))
        (IOPATH i o (1652:1652:1652) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_blank_N\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (760:760:760) (871:871:871))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_CLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1032:1032:1032) (1073:1073:1073))
        (IOPATH i o (1662:1662:1662) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ov7670_xclk\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (260:260:260) (299:299:299))
        (IOPATH i o (1652:1652:1652) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ov7670_sioc\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1272:1272:1272) (1455:1455:1455))
        (IOPATH i o (1662:1662:1662) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2074:2074:2074) (2371:2371:2371))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3059:3059:3059) (3464:3464:3464))
        (IOPATH i o (2515:2515:2515) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1323:1323:1323) (1173:1173:1173))
        (IOPATH i o (1595:1595:1595) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1484:1484:1484) (1678:1678:1678))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1943:1943:1943) (2185:2185:2185))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2478:2478:2478) (2765:2765:2765))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3022:3022:3022) (2675:2675:2675))
        (IOPATH i o (1540:1540:1540) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1318:1318:1318) (1511:1511:1511))
        (IOPATH i o (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1132:1132:1132) (1299:1299:1299))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1029:1029:1029) (1180:1180:1180))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1016:1016:1016) (1154:1154:1154))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1116:1116:1116) (1220:1220:1220))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (883:883:883) (970:970:970))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1253:1253:1253) (1132:1132:1132))
        (IOPATH i o (1634:1634:1634) (1609:1609:1609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1031:1031:1031) (1131:1131:1131))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1128:1128:1128) (1246:1246:1246))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (934:934:934) (1043:1043:1043))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1061:1061:1061) (946:946:946))
        (IOPATH i o (1644:1644:1644) (1619:1619:1619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX4\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1760:1760:1760) (2005:2005:2005))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX4\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1600:1600:1600) (1816:1816:1816))
        (IOPATH i o (1612:1612:1612) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX4\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1617:1617:1617) (1828:1828:1828))
        (IOPATH i o (1662:1662:1662) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX4\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1616:1616:1616) (1828:1828:1828))
        (IOPATH i o (1662:1662:1662) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX5\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1089:1089:1089) (1247:1247:1247))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX5\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (897:897:897) (1018:1018:1018))
        (IOPATH i o (1632:1632:1632) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX5\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1071:1071:1071) (956:956:956))
        (IOPATH i o (1637:1637:1637) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX5\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (735:735:735) (837:837:837))
        (IOPATH i o (1702:1702:1702) (1647:1647:1647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX5\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (682:682:682) (765:765:765))
        (IOPATH i o (1642:1642:1642) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX5\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (852:852:852) (960:960:960))
        (IOPATH i o (1642:1642:1642) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX5\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (929:929:929) (828:828:828))
        (IOPATH i o (1577:1577:1577) (1632:1632:1632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX6\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1049:1049:1049) (1176:1176:1176))
        (IOPATH i o (1642:1642:1642) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX6\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1354:1354:1354) (1524:1524:1524))
        (IOPATH i o (1682:1682:1682) (1627:1627:1627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX6\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1354:1354:1354) (1524:1524:1524))
        (IOPATH i o (1672:1672:1672) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX6\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1334:1334:1334) (1502:1502:1502))
        (IOPATH i o (1642:1642:1642) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\led16\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (550:550:550) (628:628:628))
        (IOPATH i o (2495:2495:2495) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\led15\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (419:419:419) (483:483:483))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\led14\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3554:3554:3554) (4027:4027:4027))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak1\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (378:378:378) (426:426:426))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak1\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (419:419:419) (483:483:483))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak1\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (435:435:435) (499:499:499))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak2\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (183:183:183) (221:221:221))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak2\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (326:326:326) (382:382:382))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak2\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (440:440:440) (508:508:508))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak3\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (411:411:411) (466:466:466))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak3\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (333:333:333) (392:392:392))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak3\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (368:368:368) (432:432:432))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak4\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (605:605:605) (688:688:688))
        (IOPATH i o (1642:1642:1642) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak4\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (329:329:329) (388:388:388))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak4\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (436:436:436) (498:498:498))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak5\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (585:585:585) (664:664:664))
        (IOPATH i o (1652:1652:1652) (1655:1655:1655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak5\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (324:324:324) (379:379:379))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak5\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (430:430:430) (491:491:491))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak6\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (269:269:269) (310:310:310))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak6\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (349:349:349) (404:404:404))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak6\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (350:350:350) (412:412:412))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak7\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (180:180:180) (217:217:217))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak7\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (483:483:483) (556:556:556))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak7\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (582:582:582) (658:658:658))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak8\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (419:419:419) (480:480:480))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak8\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (432:432:432) (493:493:493))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak8\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (342:342:342) (400:400:400))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak9\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (326:326:326) (381:381:381))
        (IOPATH i o (1642:1642:1642) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak9\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (365:365:365) (430:430:430))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak9\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (350:350:350) (404:404:404))
        (IOPATH i o (1575:1575:1575) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak10\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (373:373:373) (419:419:419))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak10\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (180:180:180) (217:217:217))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak10\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (316:316:316) (370:370:370))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak11\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (328:328:328) (387:387:387))
        (IOPATH i o (2466:2466:2466) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak11\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1053:1053:1053) (1228:1228:1228))
        (IOPATH i o (1649:1649:1649) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak11\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (350:350:350) (413:413:413))
        (IOPATH i o (1639:1639:1639) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak12\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (358:358:358) (420:420:420))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak12\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (328:328:328) (386:386:386))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak12\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (187:187:187) (226:226:226))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak13\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (418:418:418) (474:474:474))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak13\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (346:346:346) (407:407:407))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak13\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (586:586:586) (666:666:666))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak14\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (535:535:535) (607:607:607))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak14\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (334:334:334) (390:390:390))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak14\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (189:189:189) (229:229:229))
        (IOPATH i o (1579:1579:1579) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak15\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (363:363:363) (407:407:407))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak15\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (423:423:423) (485:485:485))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak15\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (337:337:337) (393:393:393))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak16\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (548:548:548) (626:626:626))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak16\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (342:342:342) (402:402:402))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak16\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (347:347:347) (408:408:408))
        (IOPATH i o (1642:1642:1642) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak17\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (336:336:336) (395:395:395))
        (IOPATH i o (1649:1649:1649) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak17\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (487:487:487) (558:558:558))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak17\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (356:356:356) (419:419:419))
        (IOPATH i o (1639:1639:1639) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak18\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (349:349:349) (411:411:411))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak18\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (520:520:520) (606:606:606))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak18\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (424:424:424) (483:483:483))
        (IOPATH i o (1642:1642:1642) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak19\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (337:337:337) (394:394:394))
        (IOPATH i o (1642:1642:1642) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak19\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (358:358:358) (424:424:424))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak19\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (463:463:463) (536:536:536))
        (IOPATH i o (1642:1642:1642) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak20\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (258:258:258) (297:297:297))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak20\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (508:508:508) (580:580:580))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak20\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (350:350:350) (411:411:411))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak21\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (596:596:596) (677:677:677))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak21\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (529:529:529) (618:618:618))
        (IOPATH i o (1639:1639:1639) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak21\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (183:183:183) (221:221:221))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak22\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (437:437:437) (503:503:503))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak22\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1411:1411:1411) (1602:1602:1602))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak22\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (446:446:446) (512:512:512))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak23\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (344:344:344) (404:404:404))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak23\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (343:343:343) (396:396:396))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak23\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (594:594:594) (674:674:674))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak24\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (483:483:483) (552:552:552))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak24\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (331:331:331) (391:391:391))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak24\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (365:365:365) (435:435:435))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak25\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (350:350:350) (393:393:393))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak25\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (336:336:336) (387:387:387))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak25\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (453:453:453) (519:519:519))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak26\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (258:258:258) (297:297:297))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak26\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (330:330:330) (390:390:390))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak26\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (572:572:572) (645:645:645))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak27\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (409:409:409) (463:463:463))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak27\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (357:357:357) (418:418:418))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak27\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (644:644:644) (743:743:743))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak28\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (440:440:440) (508:508:508))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak28\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2132:2132:2132) (2390:2390:2390))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak28\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (442:442:442) (506:506:506))
        (IOPATH i o (1642:1642:1642) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak29\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (349:349:349) (411:411:411))
        (IOPATH i o (1639:1639:1639) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak29\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (344:344:344) (407:407:407))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak29\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (604:604:604) (683:683:683))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak30\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (348:348:348) (393:393:393))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak30\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (181:181:181) (217:217:217))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak30\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (462:462:462) (531:531:531))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak31\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (260:260:260) (300:300:300))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak31\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (181:181:181) (218:218:218))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak31\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (341:341:341) (402:402:402))
        (IOPATH i o (1639:1639:1639) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak32\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (342:342:342) (394:394:394))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak32\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1066:1066:1066) (1229:1229:1229))
        (IOPATH i o (1639:1639:1639) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak32\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (278:278:278) (323:323:323))
        (IOPATH i o (1659:1659:1659) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak33\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (337:337:337) (388:388:388))
        (IOPATH i o (1659:1659:1659) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak33\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (428:428:428) (491:491:491))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak33\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (276:276:276) (315:315:315))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak34\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (467:467:467) (529:529:529))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak34\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (476:476:476) (541:541:541))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak34\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (430:430:430) (496:496:496))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak35\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (363:363:363) (426:426:426))
        (IOPATH i o (1639:1639:1639) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak35\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (183:183:183) (221:221:221))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak35\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (360:360:360) (425:425:425))
        (IOPATH i o (1649:1649:1649) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak36\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (342:342:342) (402:402:402))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak36\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (349:349:349) (402:402:402))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak36\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (181:181:181) (219:219:219))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak37\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (360:360:360) (423:423:423))
        (IOPATH i o (1649:1649:1649) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak37\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (343:343:343) (404:404:404))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak37\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (331:331:331) (386:386:386))
        (IOPATH i o (1642:1642:1642) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak38\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (408:408:408) (469:469:469))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak38\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (338:338:338) (398:398:398))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak38\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (553:553:553) (624:624:624))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak39\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (453:453:453) (524:524:524))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak39\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (344:344:344) (406:406:406))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak39\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (341:341:341) (401:401:401))
        (IOPATH i o (1579:1579:1579) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak40\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (336:336:336) (395:395:395))
        (IOPATH i o (1639:1639:1639) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak40\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (326:326:326) (384:384:384))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak40\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (568:568:568) (642:642:642))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak41\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (435:435:435) (500:500:500))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak41\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (363:363:363) (426:426:426))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak41\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (463:463:463) (537:537:537))
        (IOPATH i o (2505:2505:2505) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak42\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (429:429:429) (490:490:490))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak42\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (330:330:330) (390:390:390))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak42\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (434:434:434) (496:496:496))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak43\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (260:260:260) (299:299:299))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak43\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (349:349:349) (412:412:412))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak43\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (361:361:361) (426:426:426))
        (IOPATH i o (1639:1639:1639) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak44\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (481:481:481) (548:548:548))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak44\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (351:351:351) (412:412:412))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak44\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (545:545:545) (619:619:619))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak45\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (610:610:610) (695:695:695))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak45\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (571:571:571) (644:644:644))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak45\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (188:188:188) (228:228:228))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak46\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (256:256:256) (296:296:296))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak46\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (337:337:337) (388:388:388))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak46\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (342:342:342) (399:399:399))
        (IOPATH i o (1642:1642:1642) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak47\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (364:364:364) (410:410:410))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak47\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (327:327:327) (386:386:386))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak47\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (187:187:187) (227:227:227))
        (IOPATH i o (1639:1639:1639) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak48\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (325:325:325) (383:383:383))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak48\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (320:320:320) (374:374:374))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak48\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (335:335:335) (391:391:391))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak49\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (372:372:372) (437:437:437))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak49\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (448:448:448) (517:517:517))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak49\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (441:441:441) (506:506:506))
        (IOPATH i o (1652:1652:1652) (1655:1655:1655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak50\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (571:571:571) (644:644:644))
        (IOPATH i o (1642:1642:1642) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak50\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (585:585:585) (667:667:667))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak50\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (329:329:329) (389:389:389))
        (IOPATH i o (1525:1525:1525) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ov7670_siod\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1007:1007:1007) (867:867:867))
        (PORT oe (835:835:835) (957:957:957))
        (IOPATH i o (1647:1647:1647) (1702:1702:1702))
        (IOPATH oe o (1696:1696:1696) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\clk_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE \\Inst_vga_pll\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1176:1176:1176) (1176:1176:1176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\Inst_vga_pll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1200:1200:1200) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[0\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (414:414:414) (503:503:503))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (149:149:149))
        (PORT datab (119:119:119) (154:154:154))
        (PORT datac (467:467:467) (534:534:534))
        (PORT datad (151:151:151) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (269:269:269))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (193:193:193) (233:233:233))
        (PORT datad (152:152:152) (197:197:197))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (273:273:273))
        (PORT datab (220:220:220) (265:265:265))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (288:288:288))
        (PORT datab (238:238:238) (299:299:299))
        (PORT datac (203:203:203) (250:250:250))
        (PORT datad (215:215:215) (265:265:265))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (115:115:115) (148:148:148))
        (PORT datac (470:470:470) (537:537:537))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|taken\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (378:378:378) (459:459:459))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (PORT datab (674:674:674) (789:789:789))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\btn_resend\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2648:2648:2648) (2417:2417:2417))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2648:2648:2648) (2417:2417:2417))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2648:2648:2648) (2417:2417:2417))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2648:2648:2648) (2417:2417:2417))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[4\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2648:2648:2648) (2417:2417:2417))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2648:2648:2648) (2417:2417:2417))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[6\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2648:2648:2648) (2417:2417:2417))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[7\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2648:2648:2648) (2417:2417:2417))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (400:400:400) (468:468:468))
        (PORT d[1] (405:405:405) (478:478:478))
        (PORT d[2] (394:394:394) (460:460:460))
        (PORT d[3] (391:391:391) (461:461:461))
        (PORT d[4] (395:395:395) (463:463:463))
        (PORT d[5] (393:393:393) (460:460:460))
        (PORT d[6] (406:406:406) (478:478:478))
        (PORT d[7] (394:394:394) (462:462:462))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (404:404:404))
        (PORT datab (355:355:355) (406:406:406))
        (PORT datac (337:337:337) (380:380:380))
        (PORT datad (336:336:336) (379:379:379))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (431:431:431))
        (PORT datab (351:351:351) (407:407:407))
        (PORT datac (350:350:350) (402:402:402))
        (PORT datad (346:346:346) (391:391:391))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (249:249:249))
        (PORT datab (215:215:215) (256:256:256))
        (PORT datac (190:190:190) (226:226:226))
        (PORT datad (197:197:197) (231:231:231))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (263:263:263))
        (PORT datab (216:216:216) (257:257:257))
        (PORT datac (201:201:201) (240:240:240))
        (PORT datad (197:197:197) (233:233:233))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (216:216:216))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (227:227:227))
        (PORT datab (115:115:115) (148:148:148))
        (PORT datac (471:471:471) (538:538:538))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[2\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datad (200:200:200) (240:240:240))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (PORT datab (219:219:219) (265:265:265))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[5\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (274:274:274))
        (PORT datab (221:221:221) (266:266:266))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[6\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (PORT datab (220:220:220) (266:266:266))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (274:274:274))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (200:200:200) (241:241:241))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (296:296:296))
        (PORT datab (238:238:238) (299:299:299))
        (PORT datac (209:209:209) (264:264:264))
        (PORT datad (205:205:205) (253:253:253))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (275:275:275))
        (PORT datab (232:232:232) (289:289:289))
        (PORT datac (298:298:298) (354:354:354))
        (PORT datad (214:214:214) (265:265:265))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[5\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (152:152:152))
        (PORT datab (121:121:121) (156:156:156))
        (PORT datac (471:471:471) (539:539:539))
        (PORT datad (154:154:154) (202:202:202))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[4\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (272:272:272))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datad (199:199:199) (239:239:239))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (300:300:300))
        (PORT datab (234:234:234) (292:292:292))
        (PORT datac (301:301:301) (358:358:358))
        (PORT datad (206:206:206) (254:254:254))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (98:98:98) (123:123:123))
        (PORT datad (99:99:99) (120:120:120))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (149:149:149))
        (PORT datab (115:115:115) (149:149:149))
        (PORT datac (464:464:464) (530:530:530))
        (PORT datad (148:148:148) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (656:656:656) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (417:417:417) (506:506:506))
        (PORT datad (127:127:127) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (656:656:656) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (413:413:413) (501:501:501))
        (PORT datad (143:143:143) (186:186:186))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (656:656:656) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (416:416:416) (505:505:505))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (656:656:656) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (414:414:414) (503:503:503))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (656:656:656) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (412:412:412) (501:501:501))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (656:656:656) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datac (414:414:414) (503:503:503))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (656:656:656) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (415:415:415) (504:504:504))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (656:656:656) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (568:568:568) (674:674:674))
        (PORT datad (188:188:188) (231:231:231))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (785:785:785) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (118:118:118) (160:160:160))
        (PORT datad (539:539:539) (636:636:636))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (785:785:785) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (559:559:559) (663:663:663))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (785:785:785) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (539:539:539) (636:636:636))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (785:785:785) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (547:547:547) (645:645:645))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (785:785:785) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (567:567:567) (673:673:673))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (785:785:785) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (569:569:569) (675:675:675))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (785:785:785) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (566:566:566) (671:671:671))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (785:785:785) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (558:558:558) (662:662:662))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (785:785:785) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (561:561:561) (666:666:666))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (785:785:785) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (557:557:557) (661:661:661))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (785:785:785) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (541:541:541) (638:638:638))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (785:785:785) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (565:565:565) (670:670:670))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (785:785:785) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (559:559:559) (664:664:664))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (785:785:785) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (511:511:511) (606:606:606))
        (PORT datad (194:194:194) (242:242:242))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (841:841:841))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (516:516:516) (611:611:611))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (841:841:841))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (513:513:513) (608:608:608))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (841:841:841))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (512:512:512) (608:608:608))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (841:841:841))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datac (512:512:512) (607:607:607))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (841:841:841))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (514:514:514) (609:609:609))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (841:841:841))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (511:511:511) (606:606:606))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (841:841:841))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (194:194:194))
        (PORT datac (517:517:517) (613:613:613))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (841:841:841))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (386:386:386))
        (PORT datac (417:417:417) (506:506:506))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (656:656:656) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[31\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (372:372:372))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (103:103:103) (128:128:128))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (763:763:763))
        (PORT datac (201:201:201) (242:242:242))
        (PORT datad (718:718:718) (851:851:851))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (934:934:934) (1031:1031:1031))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datac (200:200:200) (239:239:239))
        (PORT datad (719:719:719) (851:851:851))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (934:934:934) (1031:1031:1031))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (258:258:258))
        (PORT datac (119:119:119) (160:160:160))
        (PORT datad (714:714:714) (846:846:846))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (934:934:934) (1031:1031:1031))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (263:263:263))
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (719:719:719) (852:852:852))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (934:934:934) (1031:1031:1031))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (259:259:259))
        (PORT datac (116:116:116) (158:158:158))
        (PORT datad (719:719:719) (852:852:852))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (934:934:934) (1031:1031:1031))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datac (189:189:189) (225:225:225))
        (PORT datad (718:718:718) (850:850:850))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (934:934:934) (1031:1031:1031))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (218:218:218) (260:260:260))
        (PORT datad (717:717:717) (850:850:850))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (934:934:934) (1031:1031:1031))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (249:249:249))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (720:720:720) (853:853:853))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (934:934:934) (1031:1031:1031))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (129:129:129) (178:178:178))
        (PORT datad (720:720:720) (853:853:853))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (934:934:934) (1031:1031:1031))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (355:355:355) (411:411:411))
        (PORT datad (716:716:716) (849:849:849))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (934:934:934) (1031:1031:1031))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (351:351:351) (403:403:403))
        (PORT datad (716:716:716) (848:848:848))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (934:934:934) (1031:1031:1031))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (341:341:341) (384:384:384))
        (PORT datad (715:715:715) (847:847:847))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (934:934:934) (1031:1031:1031))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (214:214:214) (270:270:270))
        (PORT datac (602:602:602) (726:726:726))
        (PORT datad (347:347:347) (392:392:392))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (917:917:917) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (624:624:624) (750:750:750))
        (PORT datac (339:339:339) (384:384:384))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (917:917:917) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (628:628:628) (754:754:754))
        (PORT datac (343:343:343) (389:389:389))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (917:917:917) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (187:187:187))
        (PORT datab (623:623:623) (749:749:749))
        (PORT datac (340:340:340) (384:384:384))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (917:917:917) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (405:405:405))
        (PORT datab (623:623:623) (749:749:749))
        (PORT datac (116:116:116) (157:157:157))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (917:917:917) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (606:606:606) (730:730:730))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (917:917:917) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (605:605:605) (730:730:730))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (917:917:917) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (624:624:624) (750:750:750))
        (PORT datac (119:119:119) (160:160:160))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (917:917:917) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (627:627:627) (753:753:753))
        (PORT datac (118:118:118) (160:160:160))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (917:917:917) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (623:623:623) (748:748:748))
        (PORT datac (119:119:119) (161:161:161))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (917:917:917) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (603:603:603) (727:727:727))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (917:917:917) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (626:626:626) (752:752:752))
        (PORT datac (117:117:117) (158:158:158))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (917:917:917) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (604:604:604) (728:728:728))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (917:917:917) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (605:605:605) (729:729:729))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (917:917:917) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (601:601:601) (725:725:725))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (917:917:917) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (513:513:513) (609:609:609))
        (PORT datad (612:612:612) (709:709:709))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (841:841:841))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (515:515:515) (611:611:611))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (841:841:841))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (133:133:133) (183:183:183))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|process_0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (140:140:140) (188:188:188))
        (PORT datac (124:124:124) (169:169:169))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\Inst_vga_pll\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1200:1200:1200) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (196:196:196))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (202:202:202))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (199:199:199))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (199:199:199))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Hcnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (135:135:135))
        (PORT datad (199:199:199) (228:228:228))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (287:287:287))
        (PORT datab (225:225:225) (279:279:279))
        (PORT datac (199:199:199) (244:244:244))
        (PORT datad (201:201:201) (246:246:246))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (132:132:132) (172:172:172))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Hcnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (194:194:194) (223:223:223))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (146:146:146))
        (PORT datab (235:235:235) (290:290:290))
        (PORT datac (166:166:166) (196:196:196))
        (PORT datad (198:198:198) (241:241:241))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Hcnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (194:194:194) (223:223:223))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datad (132:132:132) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (215:215:215))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datac (137:137:137) (182:182:182))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hsync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Vcnt\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (189:189:189) (222:222:222))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (525:525:525) (563:563:563))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (525:525:525) (563:563:563))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Vcnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (205:205:205) (245:245:245))
        (PORT datac (92:92:92) (114:114:114))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (525:525:525) (563:563:563))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (303:303:303))
        (PORT datab (226:226:226) (287:287:287))
        (PORT datac (224:224:224) (284:284:284))
        (PORT datad (215:215:215) (266:266:266))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (198:198:198))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (525:525:525) (563:563:563))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (525:525:525) (563:563:563))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (192:192:192))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (525:525:525) (563:563:563))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (525:525:525) (563:563:563))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (198:198:198))
        (PORT datab (139:139:139) (190:190:190))
        (PORT datac (126:126:126) (172:172:172))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (525:525:525) (563:563:563))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (132:132:132) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Vcnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (183:183:183) (216:216:216))
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (525:525:525) (563:563:563))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (192:192:192) (230:230:230))
        (PORT datac (227:227:227) (287:287:287))
        (PORT datad (226:226:226) (282:282:282))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Vcnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (190:190:190) (223:223:223))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (525:525:525) (563:563:563))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (306:306:306))
        (PORT datab (225:225:225) (286:286:286))
        (PORT datac (206:206:206) (258:258:258))
        (PORT datad (220:220:220) (277:277:277))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (198:198:198))
        (PORT datac (126:126:126) (171:171:171))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (218:218:218))
        (PORT datab (348:348:348) (408:408:408))
        (PORT datac (232:232:232) (292:292:292))
        (PORT datad (224:224:224) (280:280:280))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vsync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (144:144:144))
        (PORT datab (237:237:237) (293:293:293))
        (PORT datac (164:164:164) (194:194:194))
        (PORT datad (200:200:200) (244:244:244))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (306:306:306))
        (PORT datab (224:224:224) (284:284:284))
        (PORT datac (221:221:221) (280:280:280))
        (PORT datad (213:213:213) (264:264:264))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (206:206:206) (259:259:259))
        (PORT datad (328:328:328) (382:382:382))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (245:245:245) (306:306:306))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (227:227:227) (283:283:283))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (214:214:214))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (119:119:119) (136:136:136))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|activeArea\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\clk_50\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_pclk\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (213:213:213) (764:764:764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_href\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (213:213:213) (764:764:764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_href\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2648:2648:2648) (2996:2996:2996))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_href\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1236:1236:1236))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|href_hold\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (154:154:154) (201:201:201))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|href_hold\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1755:1755:1755))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|line\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (170:170:170) (223:223:223))
        (PORT datad (193:193:193) (242:242:242))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_vsync\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (223:223:223) (774:774:774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_vsync\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2135:2135:2135) (2439:2439:2439))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_vsync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1236:1236:1236))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|line\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1755:1755:1755))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (442:442:442) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|line\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (170:170:170) (223:223:223))
        (PORT datad (193:193:193) (243:243:243))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|line\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1755:1755:1755))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (442:442:442) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|href_last\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (199:199:199))
        (PORT datac (155:155:155) (203:203:203))
        (PORT datad (150:150:150) (191:191:191))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|href_last\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1755:1755:1755))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|href_last\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (149:149:149) (189:189:189))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|href_last\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1755:1755:1755))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|href_last\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (129:129:129) (178:178:178))
        (PORT datad (149:149:149) (189:189:189))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|href_last\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1755:1755:1755))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|we_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (350:350:350) (419:419:419))
        (PORT datad (365:365:365) (438:438:438))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|we_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1452:1452:1452))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (606:606:606) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (461:461:461))
        (PORT datab (153:153:153) (201:201:201))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1755:1755:1755))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (442:442:442) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (279:279:279))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1755:1755:1755))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (442:442:442) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[2\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (201:201:201))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1755:1755:1755))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (442:442:442) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1755:1755:1755))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (442:442:442) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (201:201:201))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1755:1755:1755))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (442:442:442) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1755:1755:1755))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (442:442:442) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (273:273:273))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1755:1755:1755))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (442:442:442) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[7\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (204:204:204))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1755:1755:1755))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (442:442:442) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (596:596:596) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[9\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (596:596:596) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (596:596:596) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (596:596:596) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[12\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (596:596:596) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[13\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (596:596:596) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[14\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (219:219:219))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (596:596:596) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (164:164:164) (216:216:216))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (596:596:596) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[16\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (596:596:596) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (203:203:203))
        (PORT datac (210:210:210) (259:259:259))
        (PORT datad (216:216:216) (266:266:266))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode875w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (154:154:154))
        (PORT datac (329:329:329) (383:383:383))
        (PORT datad (244:244:244) (300:300:300))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[14\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (228:228:228))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (166:166:166) (225:225:225))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1618:1618:1618) (1448:1448:1448))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[16\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (198:198:198))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1618:1618:1618) (1448:1448:1448))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[6\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (226:226:226))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datac (134:134:134) (178:178:178))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[6\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (233:233:233))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (151:151:151) (205:205:205))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[6\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1426:1426:1426))
        (PORT datac (2197:2197:2197) (2476:2476:2476))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1610:1610:1610) (1442:1442:1442))
        (PORT ena (650:650:650) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1610:1610:1610) (1442:1442:1442))
        (PORT ena (650:650:650) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[2\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1610:1610:1610) (1442:1442:1442))
        (PORT ena (650:650:650) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1610:1610:1610) (1442:1442:1442))
        (PORT ena (650:650:650) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1610:1610:1610) (1442:1442:1442))
        (PORT ena (650:650:650) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1610:1610:1610) (1442:1442:1442))
        (PORT ena (650:650:650) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1610:1610:1610) (1442:1442:1442))
        (PORT ena (650:650:650) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[7\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1610:1610:1610) (1442:1442:1442))
        (PORT ena (650:650:650) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1618:1618:1618) (1448:1448:1448))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[9\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1618:1618:1618) (1448:1448:1448))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (197:197:197))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1618:1618:1618) (1448:1448:1448))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1618:1618:1618) (1448:1448:1448))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[12\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1618:1618:1618) (1448:1448:1448))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[13\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (222:222:222))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1618:1618:1618) (1448:1448:1448))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1618:1618:1618) (1448:1448:1448))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode966w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (232:232:232))
        (PORT datac (151:151:151) (204:204:204))
        (PORT datad (152:152:152) (200:200:200))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (213:213:213) (764:764:764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2113:2113:2113) (2404:2404:2404))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (353:353:353) (423:423:423))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1891:1891:1891))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (785:785:785))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (367:367:367) (443:443:443))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (2035:2035:2035))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (541:541:541) (592:592:592))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1447:1447:1447))
        (PORT clk (1603:1603:1603) (1770:1770:1770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1217:1217:1217) (1433:1433:1433))
        (PORT d[1] (1448:1448:1448) (1727:1727:1727))
        (PORT d[2] (1517:1517:1517) (1786:1786:1786))
        (PORT d[3] (1724:1724:1724) (2029:2029:2029))
        (PORT d[4] (1044:1044:1044) (1244:1244:1244))
        (PORT d[5] (1172:1172:1172) (1399:1399:1399))
        (PORT d[6] (1499:1499:1499) (1767:1767:1767))
        (PORT d[7] (2085:2085:2085) (2446:2446:2446))
        (PORT d[8] (1802:1802:1802) (2138:2138:2138))
        (PORT d[9] (2028:2028:2028) (2358:2358:2358))
        (PORT d[10] (1587:1587:1587) (1876:1876:1876))
        (PORT d[11] (1544:1544:1544) (1826:1826:1826))
        (PORT d[12] (1532:1532:1532) (1804:1804:1804))
        (PORT clk (1601:1601:1601) (1768:1768:1768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1065:1065:1065) (1192:1192:1192))
        (PORT clk (1601:1601:1601) (1768:1768:1768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1770:1770:1770))
        (PORT d[0] (1349:1349:1349) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1771:1771:1771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3250:3250:3250) (3742:3742:3742))
        (PORT d[1] (2463:2463:2463) (2823:2823:2823))
        (PORT d[2] (2959:2959:2959) (3419:3419:3419))
        (PORT d[3] (2523:2523:2523) (2937:2937:2937))
        (PORT d[4] (3131:3131:3131) (3613:3613:3613))
        (PORT d[5] (3137:3137:3137) (3614:3614:3614))
        (PORT d[6] (2210:2210:2210) (2560:2560:2560))
        (PORT d[7] (2677:2677:2677) (3090:3090:3090))
        (PORT d[8] (2650:2650:2650) (3006:3006:3006))
        (PORT d[9] (2254:2254:2254) (2620:2620:2620))
        (PORT d[10] (2479:2479:2479) (2865:2865:2865))
        (PORT d[11] (2576:2576:2576) (2957:2957:2957))
        (PORT d[12] (2683:2683:2683) (3058:3058:3058))
        (PORT clk (1289:1289:1289) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1315:1315:1315))
        (PORT d[0] (3128:3128:3128) (3550:3550:3550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datad (215:215:215) (267:267:267))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode838w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (222:222:222))
        (PORT datac (150:150:150) (195:195:195))
        (PORT datad (107:107:107) (125:125:125))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode926w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (595:595:595))
        (PORT datac (501:501:501) (590:590:590))
        (PORT datad (503:503:503) (592:592:592))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1424:1424:1424) (1669:1669:1669))
        (PORT clk (1831:1831:1831) (2041:2041:2041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2656:2656:2656))
        (PORT d[1] (1642:1642:1642) (1951:1951:1951))
        (PORT d[2] (1601:1601:1601) (1890:1890:1890))
        (PORT d[3] (1953:1953:1953) (2298:2298:2298))
        (PORT d[4] (1378:1378:1378) (1625:1625:1625))
        (PORT d[5] (2041:2041:2041) (2368:2368:2368))
        (PORT d[6] (2088:2088:2088) (2454:2454:2454))
        (PORT d[7] (2206:2206:2206) (2569:2569:2569))
        (PORT d[8] (1692:1692:1692) (2024:2024:2024))
        (PORT d[9] (2042:2042:2042) (2364:2364:2364))
        (PORT d[10] (1370:1370:1370) (1612:1612:1612))
        (PORT d[11] (1774:1774:1774) (2095:2095:2095))
        (PORT d[12] (1652:1652:1652) (1963:1963:1963))
        (PORT clk (1829:1829:1829) (2039:2039:2039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1566:1566:1566))
        (PORT clk (1829:1829:1829) (2039:2039:2039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (2041:2041:2041))
        (PORT d[0] (1701:1701:1701) (1859:1859:1859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (2042:2042:2042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3146:3146:3146) (3619:3619:3619))
        (PORT d[1] (2740:2740:2740) (3146:3146:3146))
        (PORT d[2] (2645:2645:2645) (3068:3068:3068))
        (PORT d[3] (2269:2269:2269) (2667:2667:2667))
        (PORT d[4] (2976:2976:2976) (3427:3427:3427))
        (PORT d[5] (4038:4038:4038) (4633:4633:4633))
        (PORT d[6] (2271:2271:2271) (2646:2646:2646))
        (PORT d[7] (2775:2775:2775) (3193:3193:3193))
        (PORT d[8] (3055:3055:3055) (3472:3472:3472))
        (PORT d[9] (2812:2812:2812) (3259:3259:3259))
        (PORT d[10] (2736:2736:2736) (3168:3168:3168))
        (PORT d[11] (2508:2508:2508) (2873:2873:2873))
        (PORT d[12] (3339:3339:3339) (3790:3790:3790))
        (PORT clk (1271:1271:1271) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1296:1296:1296))
        (PORT d[0] (1498:1498:1498) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT asdata (823:823:823) (935:935:935))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (487:487:487) (570:570:570))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1150:1150:1150))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode855w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (356:356:356))
        (PORT datac (350:350:350) (416:416:416))
        (PORT datad (102:102:102) (126:126:126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode944w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (594:594:594))
        (PORT datac (501:501:501) (590:590:590))
        (PORT datad (503:503:503) (592:592:592))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (700:700:700) (815:815:815))
        (PORT clk (1343:1343:1343) (1454:1454:1454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (748:748:748) (866:866:866))
        (PORT d[1] (753:753:753) (887:887:887))
        (PORT d[2] (765:765:765) (888:888:888))
        (PORT d[3] (850:850:850) (982:982:982))
        (PORT d[4] (760:760:760) (879:879:879))
        (PORT d[5] (865:865:865) (993:993:993))
        (PORT d[6] (1047:1047:1047) (1213:1213:1213))
        (PORT d[7] (866:866:866) (991:991:991))
        (PORT d[8] (1056:1056:1056) (1220:1220:1220))
        (PORT d[9] (699:699:699) (810:810:810))
        (PORT d[10] (715:715:715) (825:825:825))
        (PORT d[11] (890:890:890) (1032:1032:1032))
        (PORT d[12] (771:771:771) (910:910:910))
        (PORT clk (1341:1341:1341) (1452:1452:1452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (716:716:716) (762:762:762))
        (PORT clk (1341:1341:1341) (1452:1452:1452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1454:1454:1454))
        (PORT d[0] (1000:1000:1000) (1055:1055:1055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2319:2319:2319))
        (PORT d[1] (2296:2296:2296) (2595:2595:2595))
        (PORT d[2] (1133:1133:1133) (1292:1292:1292))
        (PORT d[3] (1883:1883:1883) (2201:2201:2201))
        (PORT d[4] (2409:2409:2409) (2742:2742:2742))
        (PORT d[5] (1212:1212:1212) (1381:1381:1381))
        (PORT d[6] (1691:1691:1691) (1973:1973:1973))
        (PORT d[7] (1334:1334:1334) (1540:1540:1540))
        (PORT d[8] (2397:2397:2397) (2711:2711:2711))
        (PORT d[9] (2095:2095:2095) (2440:2440:2440))
        (PORT d[10] (2453:2453:2453) (2863:2863:2863))
        (PORT d[11] (2384:2384:2384) (2710:2710:2710))
        (PORT d[12] (2437:2437:2437) (2766:2766:2766))
        (PORT clk (1283:1283:1283) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1310:1310:1310))
        (PORT d[0] (656:656:656) (742:742:742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[8\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (1009:1009:1009))
        (PORT datab (1288:1288:1288) (1495:1495:1495))
        (PORT datac (915:915:915) (1057:1057:1057))
        (PORT datad (698:698:698) (811:811:811))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode865w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (461:461:461) (538:538:538))
        (PORT datac (434:434:434) (501:501:501))
        (PORT datad (399:399:399) (447:447:447))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode955w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (590:590:590))
        (PORT datac (501:501:501) (590:590:590))
        (PORT datad (501:501:501) (589:589:589))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1316:1316:1316) (1514:1514:1514))
        (PORT clk (1407:1407:1407) (1525:1525:1525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1309:1309:1309) (1494:1494:1494))
        (PORT d[1] (1635:1635:1635) (1947:1947:1947))
        (PORT d[2] (1294:1294:1294) (1526:1526:1526))
        (PORT d[3] (1746:1746:1746) (2056:2056:2056))
        (PORT d[4] (1361:1361:1361) (1569:1569:1569))
        (PORT d[5] (1400:1400:1400) (1610:1610:1610))
        (PORT d[6] (1587:1587:1587) (1852:1852:1852))
        (PORT d[7] (1343:1343:1343) (1548:1548:1548))
        (PORT d[8] (1350:1350:1350) (1580:1580:1580))
        (PORT d[9] (1503:1503:1503) (1742:1742:1742))
        (PORT d[10] (1304:1304:1304) (1533:1533:1533))
        (PORT d[11] (1322:1322:1322) (1541:1541:1541))
        (PORT d[12] (1323:1323:1323) (1571:1571:1571))
        (PORT clk (1405:1405:1405) (1523:1523:1523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1257:1257:1257))
        (PORT clk (1405:1405:1405) (1523:1523:1523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1525:1525:1525))
        (PORT d[0] (1433:1433:1433) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1244:1244:1244) (1433:1433:1433))
        (PORT d[1] (1248:1248:1248) (1438:1438:1438))
        (PORT d[2] (1310:1310:1310) (1503:1503:1503))
        (PORT d[3] (1795:1795:1795) (2103:2103:2103))
        (PORT d[4] (1930:1930:1930) (2208:2208:2208))
        (PORT d[5] (1785:1785:1785) (2025:2025:2025))
        (PORT d[6] (1615:1615:1615) (1863:1863:1863))
        (PORT d[7] (1456:1456:1456) (1672:1672:1672))
        (PORT d[8] (1372:1372:1372) (1570:1570:1570))
        (PORT d[9] (1689:1689:1689) (1972:1972:1972))
        (PORT d[10] (1755:1755:1755) (2042:2042:2042))
        (PORT d[11] (1477:1477:1477) (1681:1681:1681))
        (PORT d[12] (1800:1800:1800) (2056:2056:2056))
        (PORT clk (1343:1343:1343) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1373:1373:1373))
        (PORT d[0] (1072:1072:1072) (1189:1189:1189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (632:632:632))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (1269:1269:1269) (1473:1473:1473))
        (PORT datad (817:817:817) (925:925:925))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (357:357:357))
        (PORT datac (353:353:353) (420:420:420))
        (PORT datad (103:103:103) (127:127:127))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1010w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (234:234:234))
        (PORT datac (153:153:153) (206:206:206))
        (PORT datad (154:154:154) (202:202:202))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1223:1223:1223) (1435:1435:1435))
        (PORT clk (1554:1554:1554) (1715:1715:1715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1721:1721:1721) (1954:1954:1954))
        (PORT d[1] (1453:1453:1453) (1747:1747:1747))
        (PORT d[2] (1527:1527:1527) (1800:1800:1800))
        (PORT d[3] (1565:1565:1565) (1861:1861:1861))
        (PORT d[4] (1022:1022:1022) (1217:1217:1217))
        (PORT d[5] (1362:1362:1362) (1605:1605:1605))
        (PORT d[6] (1320:1320:1320) (1516:1516:1516))
        (PORT d[7] (2034:2034:2034) (2376:2376:2376))
        (PORT d[8] (1820:1820:1820) (2157:2157:2157))
        (PORT d[9] (2021:2021:2021) (2352:2352:2352))
        (PORT d[10] (1574:1574:1574) (1847:1847:1847))
        (PORT d[11] (1662:1662:1662) (1959:1959:1959))
        (PORT d[12] (1515:1515:1515) (1782:1782:1782))
        (PORT clk (1552:1552:1552) (1713:1713:1713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1514:1514:1514))
        (PORT clk (1552:1552:1552) (1713:1713:1713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1715:1715:1715))
        (PORT d[0] (1649:1649:1649) (1806:1806:1806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1716:1716:1716))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1716:1716:1716))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1716:1716:1716))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3063:3063:3063) (3524:3524:3524))
        (PORT d[1] (2287:2287:2287) (2621:2621:2621))
        (PORT d[2] (2577:2577:2577) (2981:2981:2981))
        (PORT d[3] (2352:2352:2352) (2743:2743:2743))
        (PORT d[4] (2946:2946:2946) (3401:3401:3401))
        (PORT d[5] (2960:2960:2960) (3409:3409:3409))
        (PORT d[6] (2029:2029:2029) (2354:2354:2354))
        (PORT d[7] (2488:2488:2488) (2868:2868:2868))
        (PORT d[8] (2467:2467:2467) (2792:2792:2792))
        (PORT d[9] (2246:2246:2246) (2615:2615:2615))
        (PORT d[10] (2315:2315:2315) (2680:2680:2680))
        (PORT d[11] (2387:2387:2387) (2736:2736:2736))
        (PORT d[12] (2681:2681:2681) (3053:3053:3053))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (PORT d[0] (1818:1818:1818) (2076:2076:2076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode895w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (357:357:357))
        (PORT datac (354:354:354) (421:421:421))
        (PORT datad (103:103:103) (128:128:128))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode988w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (233:233:233))
        (PORT datac (152:152:152) (205:205:205))
        (PORT datad (153:153:153) (201:201:201))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1383:1383:1383) (1603:1603:1603))
        (PORT clk (1523:1523:1523) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (2207:2207:2207))
        (PORT d[1] (1438:1438:1438) (1720:1720:1720))
        (PORT d[2] (1166:1166:1166) (1378:1378:1378))
        (PORT d[3] (1726:1726:1726) (2030:2030:2030))
        (PORT d[4] (1202:1202:1202) (1415:1415:1415))
        (PORT d[5] (1744:1744:1744) (2033:2033:2033))
        (PORT d[6] (1437:1437:1437) (1705:1705:1705))
        (PORT d[7] (1869:1869:1869) (2191:2191:2191))
        (PORT d[8] (1622:1622:1622) (1927:1927:1927))
        (PORT d[9] (1737:1737:1737) (2022:2022:2022))
        (PORT d[10] (1384:1384:1384) (1633:1633:1633))
        (PORT d[11] (1437:1437:1437) (1685:1685:1685))
        (PORT d[12] (1316:1316:1316) (1566:1566:1566))
        (PORT clk (1521:1521:1521) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1531:1531:1531))
        (PORT clk (1521:1521:1521) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1666:1666:1666))
        (PORT d[0] (1670:1670:1670) (1824:1824:1824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2895:2895:2895) (3340:3340:3340))
        (PORT d[1] (2353:2353:2353) (2710:2710:2710))
        (PORT d[2] (2765:2765:2765) (3196:3196:3196))
        (PORT d[3] (2154:2154:2154) (2514:2514:2514))
        (PORT d[4] (2567:2567:2567) (2963:2963:2963))
        (PORT d[5] (2960:2960:2960) (3410:3410:3410))
        (PORT d[6] (2310:2310:2310) (2672:2672:2672))
        (PORT d[7] (2456:2456:2456) (2798:2798:2798))
        (PORT d[8] (2288:2288:2288) (2596:2596:2596))
        (PORT d[9] (1891:1891:1891) (2207:2207:2207))
        (PORT d[10] (2144:2144:2144) (2509:2509:2509))
        (PORT d[11] (2205:2205:2205) (2533:2533:2533))
        (PORT d[12] (2334:2334:2334) (2659:2659:2659))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT d[0] (2708:2708:2708) (3083:3083:3083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode885w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (222:222:222))
        (PORT datac (150:150:150) (195:195:195))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode977w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (595:595:595))
        (PORT datac (500:500:500) (590:590:590))
        (PORT datad (503:503:503) (592:592:592))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1765:1765:1765) (2055:2055:2055))
        (PORT clk (1760:1760:1760) (1950:1950:1950))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2425:2425:2425))
        (PORT d[1] (1801:1801:1801) (2131:2131:2131))
        (PORT d[2] (1382:1382:1382) (1642:1642:1642))
        (PORT d[3] (1937:1937:1937) (2292:2292:2292))
        (PORT d[4] (1525:1525:1525) (1782:1782:1782))
        (PORT d[5] (2212:2212:2212) (2560:2560:2560))
        (PORT d[6] (1525:1525:1525) (1805:1805:1805))
        (PORT d[7] (2113:2113:2113) (2474:2474:2474))
        (PORT d[8] (2082:2082:2082) (2475:2475:2475))
        (PORT d[9] (1892:1892:1892) (2196:2196:2196))
        (PORT d[10] (1420:1420:1420) (1676:1676:1676))
        (PORT d[11] (1573:1573:1573) (1855:1855:1855))
        (PORT d[12] (1448:1448:1448) (1725:1725:1725))
        (PORT clk (1758:1758:1758) (1948:1948:1948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1785:1785:1785))
        (PORT clk (1758:1758:1758) (1948:1948:1948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1950:1950:1950))
        (PORT d[0] (1873:1873:1873) (2078:2078:2078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1951:1951:1951))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1951:1951:1951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1951:1951:1951))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1951:1951:1951))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2773:2773:2773) (3196:3196:3196))
        (PORT d[1] (2379:2379:2379) (2733:2733:2733))
        (PORT d[2] (2982:2982:2982) (3454:3454:3454))
        (PORT d[3] (2093:2093:2093) (2462:2462:2462))
        (PORT d[4] (2614:2614:2614) (3016:3016:3016))
        (PORT d[5] (3602:3602:3602) (4152:4152:4152))
        (PORT d[6] (3001:3001:3001) (3458:3458:3458))
        (PORT d[7] (2769:2769:2769) (3177:3177:3177))
        (PORT d[8] (2654:2654:2654) (3008:3008:3008))
        (PORT d[9] (2415:2415:2415) (2799:2799:2799))
        (PORT d[10] (2338:2338:2338) (2706:2706:2706))
        (PORT d[11] (2151:2151:2151) (2473:2473:2473))
        (PORT d[12] (2702:2702:2702) (3070:3070:3070))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (PORT d[0] (1894:1894:1894) (2184:2184:2184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (461:461:461) (538:538:538))
        (PORT datac (434:434:434) (501:501:501))
        (PORT datad (399:399:399) (447:447:447))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode999w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (233:233:233))
        (PORT datac (152:152:152) (206:206:206))
        (PORT datad (154:154:154) (202:202:202))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1871:1871:1871))
        (PORT clk (1708:1708:1708) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2500:2500:2500))
        (PORT d[1] (1822:1822:1822) (2154:2154:2154))
        (PORT d[2] (1549:1549:1549) (1806:1806:1806))
        (PORT d[3] (2105:2105:2105) (2471:2471:2471))
        (PORT d[4] (1505:1505:1505) (1763:1763:1763))
        (PORT d[5] (2160:2160:2160) (2499:2499:2499))
        (PORT d[6] (1679:1679:1679) (1975:1975:1975))
        (PORT d[7] (1947:1947:1947) (2291:2291:2291))
        (PORT d[8] (1819:1819:1819) (2163:2163:2163))
        (PORT d[9] (2052:2052:2052) (2378:2378:2378))
        (PORT d[10] (1399:1399:1399) (1650:1650:1650))
        (PORT d[11] (1540:1540:1540) (1816:1816:1816))
        (PORT d[12] (1611:1611:1611) (1910:1910:1910))
        (PORT clk (1706:1706:1706) (1877:1877:1877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1468:1468:1468))
        (PORT clk (1706:1706:1706) (1877:1877:1877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1879:1879:1879))
        (PORT d[0] (1549:1549:1549) (1723:1723:1723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2988:2988:2988))
        (PORT d[1] (2535:2535:2535) (2909:2909:2909))
        (PORT d[2] (2965:2965:2965) (3434:3434:3434))
        (PORT d[3] (1898:1898:1898) (2241:2241:2241))
        (PORT d[4] (2400:2400:2400) (2768:2768:2768))
        (PORT d[5] (3421:3421:3421) (3948:3948:3948))
        (PORT d[6] (2796:2796:2796) (3219:3219:3219))
        (PORT d[7] (2556:2556:2556) (2928:2928:2928))
        (PORT d[8] (2450:2450:2450) (2762:2762:2762))
        (PORT d[9] (2224:2224:2224) (2580:2580:2580))
        (PORT d[10] (2136:2136:2136) (2471:2471:2471))
        (PORT d[11] (1942:1942:1942) (2228:2228:2228))
        (PORT d[12] (2515:2515:2515) (2848:2848:2848))
        (PORT clk (1319:1319:1319) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1345:1345:1345))
        (PORT d[0] (1888:1888:1888) (2184:2184:2184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[8\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (1086:1086:1086))
        (PORT datab (1160:1160:1160) (1335:1335:1335))
        (PORT datac (1262:1262:1262) (1465:1465:1465))
        (PORT datad (1131:1131:1131) (1298:1298:1298))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (1086:1086:1086))
        (PORT datab (699:699:699) (788:788:788))
        (PORT datac (857:857:857) (967:967:967))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (203:203:203))
        (PORT datac (210:210:210) (259:259:259))
        (PORT datad (216:216:216) (266:266:266))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode875w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (358:358:358))
        (PORT datac (105:105:105) (133:133:133))
        (PORT datad (244:244:244) (299:299:299))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (951:951:951) (1100:1100:1100))
        (PORT clk (1559:1559:1559) (1714:1714:1714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (973:973:973) (1128:1128:1128))
        (PORT d[1] (1368:1368:1368) (1633:1633:1633))
        (PORT d[2] (1159:1159:1159) (1346:1346:1346))
        (PORT d[3] (1712:1712:1712) (2013:2013:2013))
        (PORT d[4] (1158:1158:1158) (1343:1343:1343))
        (PORT d[5] (1178:1178:1178) (1405:1405:1405))
        (PORT d[6] (1096:1096:1096) (1269:1269:1269))
        (PORT d[7] (968:968:968) (1117:1117:1117))
        (PORT d[8] (988:988:988) (1159:1159:1159))
        (PORT d[9] (1508:1508:1508) (1756:1756:1756))
        (PORT d[10] (1313:1313:1313) (1540:1540:1540))
        (PORT d[11] (1295:1295:1295) (1495:1495:1495))
        (PORT d[12] (956:956:956) (1119:1119:1119))
        (PORT clk (1557:1557:1557) (1712:1712:1712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (935:935:935) (1012:1012:1012))
        (PORT clk (1557:1557:1557) (1712:1712:1712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1714:1714:1714))
        (PORT d[0] (1219:1219:1219) (1305:1305:1305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1715:1715:1715))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1715:1715:1715))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1715:1715:1715))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (882:882:882) (1023:1023:1023))
        (PORT d[1] (887:887:887) (1031:1031:1031))
        (PORT d[2] (929:929:929) (1078:1078:1078))
        (PORT d[3] (2130:2130:2130) (2473:2473:2473))
        (PORT d[4] (902:902:902) (1042:1042:1042))
        (PORT d[5] (2158:2158:2158) (2446:2446:2446))
        (PORT d[6] (1458:1458:1458) (1695:1695:1695))
        (PORT d[7] (1299:1299:1299) (1492:1492:1492))
        (PORT d[8] (1053:1053:1053) (1213:1213:1213))
        (PORT d[9] (1209:1209:1209) (1388:1388:1388))
        (PORT d[10] (765:765:765) (894:894:894))
        (PORT d[11] (1055:1055:1055) (1213:1213:1213))
        (PORT d[12] (886:886:886) (1027:1027:1027))
        (PORT clk (1301:1301:1301) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1329:1329:1329))
        (PORT d[0] (2864:2864:2864) (3258:3258:3258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode855w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (358:358:358))
        (PORT datac (104:104:104) (133:133:133))
        (PORT datad (243:243:243) (299:299:299))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (750:750:750) (870:870:870))
        (PORT clk (1617:1617:1617) (1791:1791:1791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1012:1012:1012) (1171:1171:1171))
        (PORT d[1] (1136:1136:1136) (1319:1319:1319))
        (PORT d[2] (809:809:809) (947:947:947))
        (PORT d[3] (1387:1387:1387) (1606:1606:1606))
        (PORT d[4] (1198:1198:1198) (1397:1397:1397))
        (PORT d[5] (785:785:785) (910:910:910))
        (PORT d[6] (1321:1321:1321) (1533:1533:1533))
        (PORT d[7] (992:992:992) (1155:1155:1155))
        (PORT d[8] (1125:1125:1125) (1324:1324:1324))
        (PORT d[9] (1338:1338:1338) (1565:1565:1565))
        (PORT d[10] (1525:1525:1525) (1791:1791:1791))
        (PORT d[11] (953:953:953) (1106:1106:1106))
        (PORT d[12] (966:966:966) (1130:1130:1130))
        (PORT clk (1615:1615:1615) (1789:1789:1789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (733:733:733) (773:773:773))
        (PORT clk (1615:1615:1615) (1789:1789:1789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1791:1791:1791))
        (PORT d[0] (1017:1017:1017) (1066:1066:1066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1792:1792:1792))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1792:1792:1792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1792:1792:1792))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1792:1792:1792))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1359:1359:1359) (1563:1563:1563))
        (PORT d[1] (1980:1980:1980) (2269:2269:2269))
        (PORT d[2] (731:731:731) (853:853:853))
        (PORT d[3] (2345:2345:2345) (2723:2723:2723))
        (PORT d[4] (753:753:753) (876:876:876))
        (PORT d[5] (725:725:725) (844:844:844))
        (PORT d[6] (1620:1620:1620) (1878:1878:1878))
        (PORT d[7] (1479:1479:1479) (1698:1698:1698))
        (PORT d[8] (1237:1237:1237) (1423:1423:1423))
        (PORT d[9] (1202:1202:1202) (1382:1382:1382))
        (PORT d[10] (1965:1965:1965) (2286:2286:2286))
        (PORT d[11] (722:722:722) (838:838:838))
        (PORT d[12] (562:562:562) (659:659:659))
        (PORT clk (1287:1287:1287) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (PORT d[0] (680:680:680) (740:740:740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (283:283:283))
        (PORT datac (138:138:138) (184:184:184))
        (PORT datad (217:217:217) (267:267:267))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode838w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (357:357:357))
        (PORT datac (353:353:353) (419:419:419))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1227:1227:1227) (1436:1436:1436))
        (PORT clk (1611:1611:1611) (1774:1774:1774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (2386:2386:2386))
        (PORT d[1] (1268:1268:1268) (1520:1520:1520))
        (PORT d[2] (1712:1712:1712) (2009:2009:2009))
        (PORT d[3] (1934:1934:1934) (2278:2278:2278))
        (PORT d[4] (1193:1193:1193) (1421:1421:1421))
        (PORT d[5] (1378:1378:1378) (1623:1623:1623))
        (PORT d[6] (1680:1680:1680) (1972:1972:1972))
        (PORT d[7] (2030:2030:2030) (2369:2369:2369))
        (PORT d[8] (1802:1802:1802) (2135:2135:2135))
        (PORT d[9] (2182:2182:2182) (2526:2526:2526))
        (PORT d[10] (1592:1592:1592) (1875:1875:1875))
        (PORT d[11] (1834:1834:1834) (2140:2140:2140))
        (PORT d[12] (1537:1537:1537) (1817:1817:1817))
        (PORT clk (1609:1609:1609) (1772:1772:1772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1424:1424:1424))
        (PORT clk (1609:1609:1609) (1772:1772:1772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1774:1774:1774))
        (PORT d[0] (1577:1577:1577) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1775:1775:1775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3596:3596:3596) (4135:4135:4135))
        (PORT d[1] (2478:2478:2478) (2859:2859:2859))
        (PORT d[2] (2560:2560:2560) (2960:2960:2960))
        (PORT d[3] (1096:1096:1096) (1285:1285:1285))
        (PORT d[4] (3137:3137:3137) (3615:3615:3615))
        (PORT d[5] (3146:3146:3146) (3626:3626:3626))
        (PORT d[6] (2350:2350:2350) (2713:2713:2713))
        (PORT d[7] (2671:2671:2671) (3082:3082:3082))
        (PORT d[8] (2823:2823:2823) (3200:3200:3200))
        (PORT d[9] (2421:2421:2421) (2808:2808:2808))
        (PORT d[10] (2665:2665:2665) (3078:3078:3078))
        (PORT d[11] (2996:2996:2996) (3448:3448:3448))
        (PORT d[12] (2856:2856:2856) (3253:3253:3253))
        (PORT clk (1267:1267:1267) (1292:1292:1292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1292:1292:1292))
        (PORT d[0] (1699:1699:1699) (1941:1941:1941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[8\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (1085:1085:1085))
        (PORT datab (674:674:674) (779:779:779))
        (PORT datac (1265:1265:1265) (1469:1469:1469))
        (PORT datad (791:791:791) (879:879:879))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode865w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (358:358:358))
        (PORT datac (357:357:357) (424:424:424))
        (PORT datad (102:102:102) (124:124:124))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (970:970:970) (1125:1125:1125))
        (PORT clk (1490:1490:1490) (1639:1639:1639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1509:1509:1509))
        (PORT d[1] (1602:1602:1602) (1909:1909:1909))
        (PORT d[2] (1170:1170:1170) (1362:1362:1362))
        (PORT d[3] (1544:1544:1544) (1826:1826:1826))
        (PORT d[4] (989:989:989) (1148:1148:1148))
        (PORT d[5] (1192:1192:1192) (1421:1421:1421))
        (PORT d[6] (1099:1099:1099) (1276:1276:1276))
        (PORT d[7] (1309:1309:1309) (1507:1507:1507))
        (PORT d[8] (937:937:937) (1088:1088:1088))
        (PORT d[9] (1686:1686:1686) (1946:1946:1946))
        (PORT d[10] (1313:1313:1313) (1544:1544:1544))
        (PORT d[11] (1297:1297:1297) (1501:1501:1501))
        (PORT d[12] (1376:1376:1376) (1648:1648:1648))
        (PORT clk (1488:1488:1488) (1637:1637:1637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1124:1124:1124) (1231:1231:1231))
        (PORT clk (1488:1488:1488) (1637:1637:1637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1639:1639:1639))
        (PORT d[0] (1408:1408:1408) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1640:1640:1640))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1640:1640:1640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1640:1640:1640))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1640:1640:1640))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (895:895:895) (1039:1039:1039))
        (PORT d[1] (901:901:901) (1045:1045:1045))
        (PORT d[2] (930:930:930) (1079:1079:1079))
        (PORT d[3] (2119:2119:2119) (2458:2458:2458))
        (PORT d[4] (2269:2269:2269) (2594:2594:2594))
        (PORT d[5] (2118:2118:2118) (2397:2397:2397))
        (PORT d[6] (1270:1270:1270) (1467:1467:1467))
        (PORT d[7] (1293:1293:1293) (1489:1489:1489))
        (PORT d[8] (1046:1046:1046) (1205:1205:1205))
        (PORT d[9] (1210:1210:1210) (1388:1388:1388))
        (PORT d[10] (949:949:949) (1110:1110:1110))
        (PORT d[11] (1042:1042:1042) (1199:1199:1199))
        (PORT d[12] (1981:1981:1981) (2253:2253:2253))
        (PORT clk (1309:1309:1309) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1336:1336:1336))
        (PORT d[0] (718:718:718) (792:792:792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[8\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (403:403:403))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1263:1263:1263) (1466:1466:1466))
        (PORT datad (494:494:494) (562:562:562))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode895w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (356:356:356))
        (PORT datac (102:102:102) (130:130:130))
        (PORT datad (242:242:242) (298:298:298))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1616:1616:1616))
        (PORT clk (1494:1494:1494) (1619:1619:1619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2416:2416:2416))
        (PORT d[1] (1578:1578:1578) (1869:1869:1869))
        (PORT d[2] (1518:1518:1518) (1777:1777:1777))
        (PORT d[3] (1897:1897:1897) (2228:2228:2228))
        (PORT d[4] (1168:1168:1168) (1374:1374:1374))
        (PORT d[5] (1754:1754:1754) (2046:2046:2046))
        (PORT d[6] (1447:1447:1447) (1713:1713:1713))
        (PORT d[7] (1868:1868:1868) (2191:2191:2191))
        (PORT d[8] (1631:1631:1631) (1939:1939:1939))
        (PORT d[9] (1763:1763:1763) (2058:2058:2058))
        (PORT d[10] (1370:1370:1370) (1617:1617:1617))
        (PORT d[11] (1451:1451:1451) (1704:1704:1704))
        (PORT d[12] (1327:1327:1327) (1578:1578:1578))
        (PORT clk (1492:1492:1492) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1216:1216:1216))
        (PORT clk (1492:1492:1492) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1619:1619:1619))
        (PORT d[0] (1378:1378:1378) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (3117:3117:3117))
        (PORT d[1] (2361:2361:2361) (2706:2706:2706))
        (PORT d[2] (2608:2608:2608) (3021:3021:3021))
        (PORT d[3] (1832:1832:1832) (2153:2153:2153))
        (PORT d[4] (2421:2421:2421) (2790:2790:2790))
        (PORT d[5] (2948:2948:2948) (3391:3391:3391))
        (PORT d[6] (2312:2312:2312) (2678:2678:2678))
        (PORT d[7] (2299:2299:2299) (2625:2625:2625))
        (PORT d[8] (2121:2121:2121) (2405:2405:2405))
        (PORT d[9] (1726:1726:1726) (2020:2020:2020))
        (PORT d[10] (2156:2156:2156) (2521:2521:2521))
        (PORT d[11] (2006:2006:2006) (2293:2293:2293))
        (PORT d[12] (2175:2175:2175) (2478:2478:2478))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (PORT d[0] (2707:2707:2707) (3079:3079:3079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode885w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (359:359:359))
        (PORT datac (358:358:358) (425:425:425))
        (PORT datad (103:103:103) (125:125:125))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1701:1701:1701))
        (PORT clk (1470:1470:1470) (1604:1604:1604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1736:1736:1736))
        (PORT d[1] (1659:1659:1659) (1968:1968:1968))
        (PORT d[2] (1294:1294:1294) (1518:1518:1518))
        (PORT d[3] (1952:1952:1952) (2279:2279:2279))
        (PORT d[4] (1518:1518:1518) (1745:1745:1745))
        (PORT d[5] (1691:1691:1691) (1921:1921:1921))
        (PORT d[6] (1579:1579:1579) (1843:1843:1843))
        (PORT d[7] (1318:1318:1318) (1515:1515:1515))
        (PORT d[8] (1304:1304:1304) (1522:1522:1522))
        (PORT d[9] (1664:1664:1664) (1921:1921:1921))
        (PORT d[10] (1324:1324:1324) (1552:1552:1552))
        (PORT d[11] (1479:1479:1479) (1716:1716:1716))
        (PORT d[12] (1474:1474:1474) (1741:1741:1741))
        (PORT clk (1468:1468:1468) (1602:1602:1602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1522:1522:1522))
        (PORT clk (1468:1468:1468) (1602:1602:1602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1604:1604:1604))
        (PORT d[0] (1682:1682:1682) (1812:1812:1812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1620:1620:1620))
        (PORT d[1] (1407:1407:1407) (1612:1612:1612))
        (PORT d[2] (1318:1318:1318) (1513:1513:1513))
        (PORT d[3] (1626:1626:1626) (1903:1903:1903))
        (PORT d[4] (1761:1761:1761) (2020:2020:2020))
        (PORT d[5] (1786:1786:1786) (2024:2024:2024))
        (PORT d[6] (1603:1603:1603) (1847:1847:1847))
        (PORT d[7] (1469:1469:1469) (1679:1679:1679))
        (PORT d[8] (1232:1232:1232) (1415:1415:1415))
        (PORT d[9] (1693:1693:1693) (1978:1978:1978))
        (PORT d[10] (1734:1734:1734) (2014:2014:2014))
        (PORT d[11] (1345:1345:1345) (1539:1539:1539))
        (PORT d[12] (1615:1615:1615) (1839:1839:1839))
        (PORT clk (1348:1348:1348) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1377:1377:1377))
        (PORT d[0] (1994:1994:1994) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[8\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (1085:1085:1085))
        (PORT datab (926:926:926) (1060:1060:1060))
        (PORT datac (1263:1263:1263) (1467:1467:1467))
        (PORT datad (828:828:828) (939:939:939))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (359:359:359))
        (PORT datac (358:358:358) (426:426:426))
        (PORT datad (103:103:103) (125:125:125))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1372:1372:1372) (1596:1596:1596))
        (PORT clk (1486:1486:1486) (1615:1615:1615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1556:1556:1556) (1804:1804:1804))
        (PORT d[1] (1640:1640:1640) (1951:1951:1951))
        (PORT d[2] (1362:1362:1362) (1607:1607:1607))
        (PORT d[3] (1922:1922:1922) (2262:2262:2262))
        (PORT d[4] (1310:1310:1310) (1532:1532:1532))
        (PORT d[5] (1908:1908:1908) (2201:2201:2201))
        (PORT d[6] (1941:1941:1941) (2216:2216:2216))
        (PORT d[7] (1679:1679:1679) (1969:1969:1969))
        (PORT d[8] (1597:1597:1597) (1909:1909:1909))
        (PORT d[9] (1882:1882:1882) (2182:2182:2182))
        (PORT d[10] (1364:1364:1364) (1609:1609:1609))
        (PORT d[11] (1400:1400:1400) (1638:1638:1638))
        (PORT d[12] (1444:1444:1444) (1703:1703:1703))
        (PORT clk (1484:1484:1484) (1613:1613:1613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1763:1763:1763))
        (PORT clk (1484:1484:1484) (1613:1613:1613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1615:1615:1615))
        (PORT d[0] (1692:1692:1692) (1863:1863:1863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1616:1616:1616))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1616:1616:1616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1616:1616:1616))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1616:1616:1616))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (3105:3105:3105))
        (PORT d[1] (2098:2098:2098) (2398:2398:2398))
        (PORT d[2] (2600:2600:2600) (3013:3013:3013))
        (PORT d[3] (1814:1814:1814) (2130:2130:2130))
        (PORT d[4] (2246:2246:2246) (2597:2597:2597))
        (PORT d[5] (3054:3054:3054) (3504:3504:3504))
        (PORT d[6] (2142:2142:2142) (2479:2479:2479))
        (PORT d[7] (2300:2300:2300) (2622:2622:2622))
        (PORT d[8] (2110:2110:2110) (2394:2394:2394))
        (PORT d[9] (1893:1893:1893) (2201:2201:2201))
        (PORT d[10] (1922:1922:1922) (2234:2234:2234))
        (PORT d[11] (1983:1983:1983) (2265:2265:2265))
        (PORT d[12] (2161:2161:2161) (2462:2462:2462))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT d[0] (1884:1884:1884) (2179:2179:2179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (356:356:356))
        (PORT datac (103:103:103) (130:130:130))
        (PORT datad (242:242:242) (298:298:298))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1142:1142:1142) (1319:1319:1319))
        (PORT clk (1454:1454:1454) (1587:1587:1587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1338:1338:1338))
        (PORT d[1] (1417:1417:1417) (1702:1702:1702))
        (PORT d[2] (1354:1354:1354) (1568:1568:1568))
        (PORT d[3] (1568:1568:1568) (1855:1855:1855))
        (PORT d[4] (1161:1161:1161) (1346:1346:1346))
        (PORT d[5] (1401:1401:1401) (1607:1607:1607))
        (PORT d[6] (1452:1452:1452) (1716:1716:1716))
        (PORT d[7] (1125:1125:1125) (1299:1299:1299))
        (PORT d[8] (1518:1518:1518) (1768:1768:1768))
        (PORT d[9] (1516:1516:1516) (1758:1758:1758))
        (PORT d[10] (1318:1318:1318) (1542:1542:1542))
        (PORT d[11] (1127:1127:1127) (1315:1315:1315))
        (PORT d[12] (1498:1498:1498) (1770:1770:1770))
        (PORT clk (1452:1452:1452) (1585:1585:1585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1407:1407:1407))
        (PORT clk (1452:1452:1452) (1585:1585:1585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1587:1587:1587))
        (PORT d[0] (1571:1571:1571) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1227:1227:1227))
        (PORT d[1] (1070:1070:1070) (1235:1235:1235))
        (PORT d[2] (1106:1106:1106) (1274:1274:1274))
        (PORT d[3] (1982:1982:1982) (2317:2317:2317))
        (PORT d[4] (2086:2086:2086) (2388:2388:2388))
        (PORT d[5] (1991:1991:1991) (2259:2259:2259))
        (PORT d[6] (1102:1102:1102) (1274:1274:1274))
        (PORT d[7] (1264:1264:1264) (1448:1448:1448))
        (PORT d[8] (1549:1549:1549) (1768:1768:1768))
        (PORT d[9] (1713:1713:1713) (2005:2005:2005))
        (PORT d[10] (1130:1130:1130) (1312:1312:1312))
        (PORT d[11] (1042:1042:1042) (1203:1203:1203))
        (PORT d[12] (1803:1803:1803) (2056:2056:2056))
        (PORT clk (1330:1330:1330) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (PORT d[0] (1592:1592:1592) (1809:1809:1809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[8\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1051:1051:1051) (1196:1196:1196))
        (PORT datac (1261:1261:1261) (1464:1464:1464))
        (PORT datad (651:651:651) (737:737:737))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT asdata (546:546:546) (615:615:615))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[8\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1750:1750:1750) (2013:2013:2013))
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (1344:1344:1344) (1542:1542:1542))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[8\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (475:475:475))
        (PORT datab (398:398:398) (453:453:453))
        (PORT datac (286:286:286) (323:323:323))
        (PORT datad (1729:1729:1729) (1985:1985:1985))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT asdata (3225:3225:3225) (3713:3713:3713))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3173:3173:3173) (3654:3654:3654))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT asdata (3161:3161:3161) (3545:3545:3545))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2836:2836:2836) (3257:3257:3257))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (259:259:259))
        (PORT datab (138:138:138) (188:188:188))
        (PORT datad (128:128:128) (170:170:170))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT asdata (3044:3044:3044) (3439:3439:3439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2715:2715:2715) (3117:3117:3117))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2906:2906:2906) (3307:3307:3307))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (3058:3058:3058) (3486:3486:3486))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2806:2806:2806) (3225:3225:3225))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2770:2770:2770) (3151:3151:3151))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2877:2877:2877) (3282:3282:3282))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT asdata (3093:3093:3093) (3548:3548:3548))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT asdata (3290:3290:3290) (3699:3699:3699))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (424:424:424))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (187:187:187) (235:235:235))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT asdata (3188:3188:3188) (3662:3662:3662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\btn_group_pixels\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\kleur_herkenning\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1791:1791:1791) (2004:2004:2004))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE kleur_herkenning)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT asdata (2962:2962:2962) (3357:3357:3357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2786:2786:2786) (3199:3199:3199))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (256:256:256))
        (PORT datab (1084:1084:1084) (1293:1293:1293))
        (PORT datad (351:351:351) (417:417:417))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (441:441:441) (498:498:498))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (161:161:161) (188:188:188))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT asdata (3069:3069:3069) (3560:3560:3560))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (222:222:222))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1256:1256:1256) (1427:1427:1427))
        (PORT datac (1018:1018:1018) (1168:1168:1168))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (662:662:662) (785:785:785))
        (PORT datad (1798:1798:1798) (2109:2109:2109))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (223:223:223) (774:774:774))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1348:1348:1348))
        (PORT asdata (2185:2185:2185) (2461:2461:2461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1904:1904:1904))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (530:530:530) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (347:347:347))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (2035:2035:2035))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (541:541:541) (592:592:592))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1597:1597:1597) (1863:1863:1863))
        (PORT clk (1519:1519:1519) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2353:2353:2353))
        (PORT d[1] (1447:1447:1447) (1733:1733:1733))
        (PORT d[2] (1524:1524:1524) (1782:1782:1782))
        (PORT d[3] (1919:1919:1919) (2254:2254:2254))
        (PORT d[4] (1194:1194:1194) (1406:1406:1406))
        (PORT d[5] (1633:1633:1633) (1911:1911:1911))
        (PORT d[6] (1267:1267:1267) (1508:1508:1508))
        (PORT d[7] (2033:2033:2033) (2373:2373:2373))
        (PORT d[8] (1790:1790:1790) (2126:2126:2126))
        (PORT d[9] (1682:1682:1682) (1960:1960:1960))
        (PORT d[10] (1402:1402:1402) (1656:1656:1656))
        (PORT d[11] (1450:1450:1450) (1711:1711:1711))
        (PORT d[12] (1159:1159:1159) (1390:1390:1390))
        (PORT clk (1517:1517:1517) (1655:1655:1655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1377:1377:1377) (1525:1525:1525))
        (PORT clk (1517:1517:1517) (1655:1655:1655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1657:1657:1657))
        (PORT d[0] (1662:1662:1662) (1819:1819:1819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1658:1658:1658))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1658:1658:1658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1658:1658:1658))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1658:1658:1658))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3057:3057:3057) (3523:3523:3523))
        (PORT d[1] (2208:2208:2208) (2551:2551:2551))
        (PORT d[2] (2607:2607:2607) (3023:3023:3023))
        (PORT d[3] (2175:2175:2175) (2540:2540:2540))
        (PORT d[4] (2715:2715:2715) (3125:3125:3125))
        (PORT d[5] (3092:3092:3092) (3551:3551:3551))
        (PORT d[6] (2483:2483:2483) (2870:2870:2870))
        (PORT d[7] (2451:2451:2451) (2792:2792:2792))
        (PORT d[8] (2287:2287:2287) (2589:2589:2589))
        (PORT d[9] (1903:1903:1903) (2222:2222:2222))
        (PORT d[10] (2108:2108:2108) (2442:2442:2442))
        (PORT d[11] (2201:2201:2201) (2523:2523:2523))
        (PORT d[12] (2335:2335:2335) (2660:2660:2660))
        (PORT clk (1324:1324:1324) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1351:1351:1351))
        (PORT d[0] (2549:2549:2549) (2908:2908:2908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (757:757:757) (870:870:870))
        (PORT clk (1349:1349:1349) (1460:1460:1460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (609:609:609) (714:714:714))
        (PORT d[1] (1085:1085:1085) (1260:1260:1260))
        (PORT d[2] (759:759:759) (880:880:880))
        (PORT d[3] (858:858:858) (995:995:995))
        (PORT d[4] (686:686:686) (791:791:791))
        (PORT d[5] (696:696:696) (801:801:801))
        (PORT d[6] (1044:1044:1044) (1207:1207:1207))
        (PORT d[7] (704:704:704) (810:810:810))
        (PORT d[8] (1070:1070:1070) (1240:1240:1240))
        (PORT d[9] (698:698:698) (809:809:809))
        (PORT d[10] (714:714:714) (824:824:824))
        (PORT d[11] (878:878:878) (1016:1016:1016))
        (PORT d[12] (581:581:581) (683:683:683))
        (PORT clk (1347:1347:1347) (1458:1458:1458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (711:711:711) (760:760:760))
        (PORT clk (1347:1347:1347) (1458:1458:1458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1460:1460:1460))
        (PORT d[0] (999:999:999) (1050:1050:1050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (2311:2311:2311))
        (PORT d[1] (2308:2308:2308) (2609:2609:2609))
        (PORT d[2] (1128:1128:1128) (1284:1284:1284))
        (PORT d[3] (869:869:869) (1013:1013:1013))
        (PORT d[4] (2425:2425:2425) (2763:2763:2763))
        (PORT d[5] (1385:1385:1385) (1578:1578:1578))
        (PORT d[6] (1688:1688:1688) (1969:1969:1969))
        (PORT d[7] (1174:1174:1174) (1363:1363:1363))
        (PORT d[8] (2413:2413:2413) (2732:2732:2732))
        (PORT d[9] (2091:2091:2091) (2437:2437:2437))
        (PORT d[10] (2479:2479:2479) (2898:2898:2898))
        (PORT d[11] (2403:2403:2403) (2735:2735:2735))
        (PORT d[12] (2444:2444:2444) (2774:2774:2774))
        (PORT clk (1276:1276:1276) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (PORT d[0] (772:772:772) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1821:1821:1821) (2102:2102:2102))
        (PORT clk (1772:1772:1772) (1972:1972:1972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2453:2453:2453))
        (PORT d[1] (1656:1656:1656) (1971:1971:1971))
        (PORT d[2] (1635:1635:1635) (1929:1929:1929))
        (PORT d[3] (1789:1789:1789) (2119:2119:2119))
        (PORT d[4] (1536:1536:1536) (1802:1802:1802))
        (PORT d[5] (2023:2023:2023) (2349:2349:2349))
        (PORT d[6] (2122:2122:2122) (2498:2498:2498))
        (PORT d[7] (2183:2183:2183) (2515:2515:2515))
        (PORT d[8] (1712:1712:1712) (2048:2048:2048))
        (PORT d[9] (2033:2033:2033) (2359:2359:2359))
        (PORT d[10] (1359:1359:1359) (1603:1603:1603))
        (PORT d[11] (1747:1747:1747) (2063:2063:2063))
        (PORT d[12] (1640:1640:1640) (1948:1948:1948))
        (PORT clk (1770:1770:1770) (1970:1970:1970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1463:1463:1463))
        (PORT clk (1770:1770:1770) (1970:1970:1970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1972:1972:1972))
        (PORT d[0] (1589:1589:1589) (1756:1756:1756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1973:1973:1973))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1973:1973:1973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1973:1973:1973))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1973:1973:1973))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2975:2975:2975) (3425:3425:3425))
        (PORT d[1] (2744:2744:2744) (3160:3160:3160))
        (PORT d[2] (2800:2800:2800) (3240:3240:3240))
        (PORT d[3] (2285:2285:2285) (2679:2679:2679))
        (PORT d[4] (2955:2955:2955) (3403:3403:3403))
        (PORT d[5] (3802:3802:3802) (4378:4378:4378))
        (PORT d[6] (2249:2249:2249) (2615:2615:2615))
        (PORT d[7] (2468:2468:2468) (2841:2841:2841))
        (PORT d[8] (2879:2879:2879) (3273:3273:3273))
        (PORT d[9] (2638:2638:2638) (3060:3060:3060))
        (PORT d[10] (2545:2545:2545) (2946:2946:2946))
        (PORT d[11] (2487:2487:2487) (2849:2849:2849))
        (PORT d[12] (3153:3153:3153) (3574:3574:3574))
        (PORT clk (1283:1283:1283) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1309:1309:1309))
        (PORT d[0] (1323:1323:1323) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (818:818:818))
        (PORT datab (1303:1303:1303) (1495:1495:1495))
        (PORT datac (1065:1065:1065) (1233:1233:1233))
        (PORT datad (1214:1214:1214) (1400:1400:1400))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (1970:1970:1970))
        (PORT clk (1467:1467:1467) (1598:1598:1598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (2384:2384:2384))
        (PORT d[1] (1646:1646:1646) (1958:1958:1958))
        (PORT d[2] (1479:1479:1479) (1729:1729:1729))
        (PORT d[3] (1738:1738:1738) (2040:2040:2040))
        (PORT d[4] (1152:1152:1152) (1355:1355:1355))
        (PORT d[5] (1462:1462:1462) (1714:1714:1714))
        (PORT d[6] (1802:1802:1802) (2061:2061:2061))
        (PORT d[7] (1781:1781:1781) (2070:2070:2070))
        (PORT d[8] (1560:1560:1560) (1847:1847:1847))
        (PORT d[9] (1910:1910:1910) (2217:2217:2217))
        (PORT d[10] (1382:1382:1382) (1630:1630:1630))
        (PORT d[11] (1452:1452:1452) (1700:1700:1700))
        (PORT d[12] (1447:1447:1447) (1706:1706:1706))
        (PORT clk (1465:1465:1465) (1596:1596:1596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1607:1607:1607))
        (PORT clk (1465:1465:1465) (1596:1596:1596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1598:1598:1598))
        (PORT d[0] (1722:1722:1722) (1887:1887:1887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1599:1599:1599))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1599:1599:1599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1599:1599:1599))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1599:1599:1599))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2925:2925:2925))
        (PORT d[1] (1926:1926:1926) (2202:2202:2202))
        (PORT d[2] (2783:2783:2783) (3217:3217:3217))
        (PORT d[3] (1666:1666:1666) (1970:1970:1970))
        (PORT d[4] (2036:2036:2036) (2327:2327:2327))
        (PORT d[5] (3045:3045:3045) (3493:3493:3493))
        (PORT d[6] (2153:2153:2153) (2490:2490:2490))
        (PORT d[7] (1979:1979:1979) (2254:2254:2254))
        (PORT d[8] (1963:1963:1963) (2222:2222:2222))
        (PORT d[9] (1894:1894:1894) (2202:2202:2202))
        (PORT d[10] (1770:1770:1770) (2063:2063:2063))
        (PORT d[11] (1827:1827:1827) (2092:2092:2092))
        (PORT d[12] (2006:2006:2006) (2280:2280:2280))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (1883:1883:1883) (2169:2169:2169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[9\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (932:932:932))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (863:863:863) (975:975:975))
        (PORT datad (1214:1214:1214) (1400:1400:1400))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1763:1763:1763) (2047:2047:2047))
        (PORT clk (1568:1568:1568) (1723:1723:1723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2057:2057:2057) (2388:2388:2388))
        (PORT d[1] (1629:1629:1629) (1946:1946:1946))
        (PORT d[2] (1340:1340:1340) (1585:1585:1585))
        (PORT d[3] (1904:1904:1904) (2233:2233:2233))
        (PORT d[4] (1023:1023:1023) (1211:1211:1211))
        (PORT d[5] (1655:1655:1655) (1924:1924:1924))
        (PORT d[6] (1338:1338:1338) (1588:1588:1588))
        (PORT d[7] (2052:2052:2052) (2395:2395:2395))
        (PORT d[8] (1791:1791:1791) (2118:2118:2118))
        (PORT d[9] (1846:1846:1846) (2148:2148:2148))
        (PORT d[10] (1576:1576:1576) (1852:1852:1852))
        (PORT d[11] (1626:1626:1626) (1902:1902:1902))
        (PORT d[12] (1362:1362:1362) (1610:1610:1610))
        (PORT clk (1566:1566:1566) (1721:1721:1721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1527:1527:1527))
        (PORT clk (1566:1566:1566) (1721:1721:1721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1723:1723:1723))
        (PORT d[0] (1654:1654:1654) (1820:1820:1820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1724:1724:1724))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1724:1724:1724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1724:1724:1724))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1724:1724:1724))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (3530:3530:3530))
        (PORT d[1] (2300:2300:2300) (2645:2645:2645))
        (PORT d[2] (2783:2783:2783) (3221:3221:3221))
        (PORT d[3] (2352:2352:2352) (2737:2737:2737))
        (PORT d[4] (2763:2763:2763) (3191:3191:3191))
        (PORT d[5] (2949:2949:2949) (3401:3401:3401))
        (PORT d[6] (1862:1862:1862) (2176:2176:2176))
        (PORT d[7] (2475:2475:2475) (2855:2855:2855))
        (PORT d[8] (2736:2736:2736) (3096:3096:3096))
        (PORT d[9] (2063:2063:2063) (2399:2399:2399))
        (PORT d[10] (2293:2293:2293) (2651:2651:2651))
        (PORT d[11] (2391:2391:2391) (2745:2745:2745))
        (PORT d[12] (2517:2517:2517) (2870:2870:2870))
        (PORT clk (1311:1311:1311) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (PORT d[0] (1840:1840:1840) (2111:2111:2111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1631:1631:1631) (1898:1898:1898))
        (PORT clk (1762:1762:1762) (1949:1949:1949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2263:2263:2263) (2635:2635:2635))
        (PORT d[1] (1667:1667:1667) (1981:1981:1981))
        (PORT d[2] (1422:1422:1422) (1672:1672:1672))
        (PORT d[3] (2083:2083:2083) (2452:2452:2452))
        (PORT d[4] (1552:1552:1552) (1822:1822:1822))
        (PORT d[5] (2212:2212:2212) (2566:2566:2566))
        (PORT d[6] (1512:1512:1512) (1791:1791:1791))
        (PORT d[7] (2197:2197:2197) (2536:2536:2536))
        (PORT d[8] (2081:2081:2081) (2475:2475:2475))
        (PORT d[9] (1717:1717:1717) (2005:2005:2005))
        (PORT d[10] (1439:1439:1439) (1699:1699:1699))
        (PORT d[11] (1587:1587:1587) (1875:1875:1875))
        (PORT d[12] (1373:1373:1373) (1637:1637:1637))
        (PORT clk (1760:1760:1760) (1947:1947:1947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1562:1562:1562))
        (PORT clk (1760:1760:1760) (1947:1947:1947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1762:1762:1762) (1949:1949:1949))
        (PORT d[0] (1634:1634:1634) (1797:1797:1797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1950:1950:1950))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1950:1950:1950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1950:1950:1950))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1950:1950:1950))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2773:2773:2773) (3193:3193:3193))
        (PORT d[1] (2182:2182:2182) (2514:2514:2514))
        (PORT d[2] (2826:2826:2826) (3275:3275:3275))
        (PORT d[3] (2112:2112:2112) (2487:2487:2487))
        (PORT d[4] (2769:2769:2769) (3174:3174:3174))
        (PORT d[5] (3614:3614:3614) (4165:4165:4165))
        (PORT d[6] (3001:3001:3001) (3453:3453:3453))
        (PORT d[7] (2304:2304:2304) (2647:2647:2647))
        (PORT d[8] (2667:2667:2667) (3022:3022:3022))
        (PORT d[9] (2440:2440:2440) (2830:2830:2830))
        (PORT d[10] (2340:2340:2340) (2709:2709:2709))
        (PORT d[11] (2145:2145:2145) (2462:2462:2462))
        (PORT d[12] (2853:2853:2853) (3236:3236:3236))
        (PORT clk (1306:1306:1306) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT d[0] (1759:1759:1759) (1987:1987:1987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2330:2330:2330))
        (PORT clk (1835:1835:1835) (2041:2041:2041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2555:2555:2555))
        (PORT d[1] (1453:1453:1453) (1730:1730:1730))
        (PORT d[2] (1768:1768:1768) (2081:2081:2081))
        (PORT d[3] (1946:1946:1946) (2302:2302:2302))
        (PORT d[4] (1580:1580:1580) (1868:1868:1868))
        (PORT d[5] (999:999:999) (1189:1189:1189))
        (PORT d[6] (1741:1741:1741) (2055:2055:2055))
        (PORT d[7] (2048:2048:2048) (2406:2406:2406))
        (PORT d[8] (1939:1939:1939) (2300:2300:2300))
        (PORT d[9] (1791:1791:1791) (2072:2072:2072))
        (PORT d[10] (1805:1805:1805) (2133:2133:2133))
        (PORT d[11] (2044:2044:2044) (2390:2390:2390))
        (PORT d[12] (2121:2121:2121) (2505:2505:2505))
        (PORT clk (1833:1833:1833) (2039:2039:2039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1423:1423:1423) (1589:1589:1589))
        (PORT clk (1833:1833:1833) (2039:2039:2039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (2041:2041:2041))
        (PORT d[0] (1707:1707:1707) (1882:1882:1882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (2042:2042:2042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (3246:3246:3246))
        (PORT d[1] (2332:2332:2332) (2709:2709:2709))
        (PORT d[2] (2192:2192:2192) (2536:2536:2536))
        (PORT d[3] (2334:2334:2334) (2760:2760:2760))
        (PORT d[4] (2268:2268:2268) (2592:2592:2592))
        (PORT d[5] (3552:3552:3552) (4093:4093:4093))
        (PORT d[6] (2463:2463:2463) (2861:2861:2861))
        (PORT d[7] (2010:2010:2010) (2353:2353:2353))
        (PORT d[8] (3549:3549:3549) (4113:4113:4113))
        (PORT d[9] (2573:2573:2573) (2997:2997:2997))
        (PORT d[10] (3405:3405:3405) (3922:3922:3922))
        (PORT d[11] (2142:2142:2142) (2490:2490:2490))
        (PORT d[12] (4090:4090:4090) (4687:4687:4687))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT d[0] (2895:2895:2895) (3284:3284:3284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[9\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1255:1255:1255))
        (PORT datab (1191:1191:1191) (1359:1359:1359))
        (PORT datac (1057:1057:1057) (1231:1231:1231))
        (PORT datad (1214:1214:1214) (1400:1400:1400))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (2266:2266:2266))
        (PORT clk (1833:1833:1833) (2039:2039:2039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2662:2662:2662))
        (PORT d[1] (1785:1785:1785) (2117:2117:2117))
        (PORT d[2] (1818:1818:1818) (2138:2138:2138))
        (PORT d[3] (1947:1947:1947) (2292:2292:2292))
        (PORT d[4] (1558:1558:1558) (1834:1834:1834))
        (PORT d[5] (2055:2055:2055) (2388:2388:2388))
        (PORT d[6] (1718:1718:1718) (2037:2037:2037))
        (PORT d[7] (2137:2137:2137) (2508:2508:2508))
        (PORT d[8] (1678:1678:1678) (2008:2008:2008))
        (PORT d[9] (2050:2050:2050) (2378:2378:2378))
        (PORT d[10] (1367:1367:1367) (1607:1607:1607))
        (PORT d[11] (1772:1772:1772) (2095:2095:2095))
        (PORT d[12] (1809:1809:1809) (2140:2140:2140))
        (PORT clk (1831:1831:1831) (2037:2037:2037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1118:1118:1118) (1251:1251:1251))
        (PORT clk (1831:1831:1831) (2037:2037:2037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (2039:2039:2039))
        (PORT d[0] (1402:1402:1402) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (2040:2040:2040))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (2040:2040:2040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (2040:2040:2040))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (2040:2040:2040))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3644:3644:3644))
        (PORT d[1] (2930:2930:2930) (3373:3373:3373))
        (PORT d[2] (2785:2785:2785) (3228:3228:3228))
        (PORT d[3] (2281:2281:2281) (2681:2681:2681))
        (PORT d[4] (3134:3134:3134) (3592:3592:3592))
        (PORT d[5] (3875:3875:3875) (4449:4449:4449))
        (PORT d[6] (2429:2429:2429) (2824:2824:2824))
        (PORT d[7] (2465:2465:2465) (2825:2825:2825))
        (PORT d[8] (3066:3066:3066) (3487:3487:3487))
        (PORT d[9] (2829:2829:2829) (3280:3280:3280))
        (PORT d[10] (2733:2733:2733) (3162:3162:3162))
        (PORT d[11] (2521:2521:2521) (2894:2894:2894))
        (PORT d[12] (3348:3348:3348) (3800:3800:3800))
        (PORT clk (1263:1263:1263) (1290:1290:1290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (PORT d[0] (1858:1858:1858) (2149:2149:2149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (992:992:992))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1018:1018:1018) (1126:1126:1126))
        (PORT datad (1214:1214:1214) (1400:1400:1400))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1466:1466:1466) (1678:1678:1678))
        (PORT clk (1370:1370:1370) (1475:1475:1475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1741:1741:1741))
        (PORT d[1] (1539:1539:1539) (1824:1824:1824))
        (PORT d[2] (1431:1431:1431) (1673:1673:1673))
        (PORT d[3] (1790:1790:1790) (2098:2098:2098))
        (PORT d[4] (1534:1534:1534) (1762:1762:1762))
        (PORT d[5] (1521:1521:1521) (1727:1727:1727))
        (PORT d[6] (1386:1386:1386) (1620:1620:1620))
        (PORT d[7] (1643:1643:1643) (1916:1916:1916))
        (PORT d[8] (1005:1005:1005) (1182:1182:1182))
        (PORT d[9] (1637:1637:1637) (1887:1887:1887))
        (PORT d[10] (1341:1341:1341) (1570:1570:1570))
        (PORT d[11] (1497:1497:1497) (1738:1738:1738))
        (PORT d[12] (1495:1495:1495) (1768:1768:1768))
        (PORT clk (1368:1368:1368) (1473:1473:1473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1535:1535:1535) (1667:1667:1667))
        (PORT clk (1368:1368:1368) (1473:1473:1473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1475:1475:1475))
        (PORT d[0] (1819:1819:1819) (1960:1960:1960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1587:1587:1587))
        (PORT d[1] (1396:1396:1396) (1599:1599:1599))
        (PORT d[2] (1450:1450:1450) (1660:1660:1660))
        (PORT d[3] (1462:1462:1462) (1729:1729:1729))
        (PORT d[4] (1578:1578:1578) (1809:1809:1809))
        (PORT d[5] (1623:1623:1623) (1841:1841:1841))
        (PORT d[6] (1448:1448:1448) (1670:1670:1670))
        (PORT d[7] (1573:1573:1573) (1793:1793:1793))
        (PORT d[8] (1422:1422:1422) (1612:1612:1612))
        (PORT d[9] (1687:1687:1687) (1967:1967:1967))
        (PORT d[10] (1728:1728:1728) (2008:2008:2008))
        (PORT d[11] (1366:1366:1366) (1565:1565:1565))
        (PORT d[12] (1599:1599:1599) (1825:1825:1825))
        (PORT clk (1350:1350:1350) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1379:1379:1379))
        (PORT d[0] (1814:1814:1814) (2061:2061:2061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1647:1647:1647) (1908:1908:1908))
        (PORT clk (1769:1769:1769) (1956:1956:1956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2486:2486:2486))
        (PORT d[1] (1961:1961:1961) (2313:2313:2313))
        (PORT d[2] (1420:1420:1420) (1675:1675:1675))
        (PORT d[3] (1952:1952:1952) (2294:2294:2294))
        (PORT d[4] (1361:1361:1361) (1600:1600:1600))
        (PORT d[5] (2199:2199:2199) (2547:2547:2547))
        (PORT d[6] (2297:2297:2297) (2694:2694:2694))
        (PORT d[7] (2182:2182:2182) (2518:2518:2518))
        (PORT d[8] (1818:1818:1818) (2168:2168:2168))
        (PORT d[9] (1848:1848:1848) (2140:2140:2140))
        (PORT d[10] (1429:1429:1429) (1686:1686:1686))
        (PORT d[11] (1778:1778:1778) (2100:2100:2100))
        (PORT d[12] (1428:1428:1428) (1698:1698:1698))
        (PORT clk (1767:1767:1767) (1954:1954:1954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1445:1445:1445))
        (PORT clk (1767:1767:1767) (1954:1954:1954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1956:1956:1956))
        (PORT d[0] (1573:1573:1573) (1738:1738:1738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1957:1957:1957))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1957:1957:1957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1957:1957:1957))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1957:1957:1957))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (3215:3215:3215))
        (PORT d[1] (2554:2554:2554) (2933:2933:2933))
        (PORT d[2] (2833:2833:2833) (3285:3285:3285))
        (PORT d[3] (2112:2112:2112) (2486:2486:2486))
        (PORT d[4] (2769:2769:2769) (3189:3189:3189))
        (PORT d[5] (3621:3621:3621) (4172:4172:4172))
        (PORT d[6] (2998:2998:2998) (3448:3448:3448))
        (PORT d[7] (2306:2306:2306) (2653:2653:2653))
        (PORT d[8] (2675:2675:2675) (3031:3031:3031))
        (PORT d[9] (2448:2448:2448) (2839:2839:2839))
        (PORT d[10] (2350:2350:2350) (2718:2718:2718))
        (PORT d[11] (2159:2159:2159) (2482:2482:2482))
        (PORT d[12] (2876:2876:2876) (3265:3265:3265))
        (PORT clk (1303:1303:1303) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (PORT d[0] (2676:2676:2676) (3042:3042:3042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1125:1125:1125) (1293:1293:1293))
        (PORT clk (1695:1695:1695) (1868:1868:1868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1345:1345:1345) (1556:1556:1556))
        (PORT d[1] (1683:1683:1683) (1984:1984:1984))
        (PORT d[2] (1347:1347:1347) (1559:1559:1559))
        (PORT d[3] (1333:1333:1333) (1534:1534:1534))
        (PORT d[4] (1204:1204:1204) (1402:1402:1402))
        (PORT d[5] (835:835:835) (987:987:987))
        (PORT d[6] (1255:1255:1255) (1448:1448:1448))
        (PORT d[7] (1521:1521:1521) (1781:1781:1781))
        (PORT d[8] (1774:1774:1774) (2109:2109:2109))
        (PORT d[9] (1314:1314:1314) (1534:1534:1534))
        (PORT d[10] (1747:1747:1747) (2044:2044:2044))
        (PORT d[11] (1544:1544:1544) (1790:1790:1790))
        (PORT d[12] (1518:1518:1518) (1759:1759:1759))
        (PORT clk (1693:1693:1693) (1866:1866:1866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1291:1291:1291) (1443:1443:1443))
        (PORT clk (1693:1693:1693) (1866:1866:1866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1695:1695:1695) (1868:1868:1868))
        (PORT d[0] (1575:1575:1575) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1696:1696:1696) (1869:1869:1869))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1696:1696:1696) (1869:1869:1869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1696:1696:1696) (1869:1869:1869))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1696:1696:1696) (1869:1869:1869))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (2226:2226:2226))
        (PORT d[1] (742:742:742) (864:864:864))
        (PORT d[2] (2343:2343:2343) (2708:2708:2708))
        (PORT d[3] (943:943:943) (1095:1095:1095))
        (PORT d[4] (2092:2092:2092) (2393:2393:2393))
        (PORT d[5] (1269:1269:1269) (1474:1474:1474))
        (PORT d[6] (885:885:885) (1027:1027:1027))
        (PORT d[7] (861:861:861) (1001:1001:1001))
        (PORT d[8] (3868:3868:3868) (4449:4449:4449))
        (PORT d[9] (818:818:818) (943:943:943))
        (PORT d[10] (934:934:934) (1097:1097:1097))
        (PORT d[11] (1108:1108:1108) (1286:1286:1286))
        (PORT d[12] (1406:1406:1406) (1620:1620:1620))
        (PORT clk (1346:1346:1346) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (PORT d[0] (1212:1212:1212) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1821:1821:1821))
        (PORT clk (1804:1804:1804) (2000:2000:2000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (2159:2159:2159))
        (PORT d[1] (1449:1449:1449) (1728:1728:1728))
        (PORT d[2] (1872:1872:1872) (2195:2195:2195))
        (PORT d[3] (1969:1969:1969) (2326:2326:2326))
        (PORT d[4] (1559:1559:1559) (1842:1842:1842))
        (PORT d[5] (1182:1182:1182) (1396:1396:1396))
        (PORT d[6] (1863:1863:1863) (2175:2175:2175))
        (PORT d[7] (1895:1895:1895) (2219:2219:2219))
        (PORT d[8] (1863:1863:1863) (2224:2224:2224))
        (PORT d[9] (1977:1977:1977) (2288:2288:2288))
        (PORT d[10] (1776:1776:1776) (2099:2099:2099))
        (PORT d[11] (1753:1753:1753) (2072:2072:2072))
        (PORT d[12] (1735:1735:1735) (2032:2032:2032))
        (PORT clk (1802:1802:1802) (1998:1998:1998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1710:1710:1710))
        (PORT clk (1802:1802:1802) (1998:1998:1998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (2000:2000:2000))
        (PORT d[0] (1808:1808:1808) (2003:2003:2003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (2001:2001:2001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2993:2993:2993) (3449:3449:3449))
        (PORT d[1] (2161:2161:2161) (2498:2498:2498))
        (PORT d[2] (2542:2542:2542) (2933:2933:2933))
        (PORT d[3] (2528:2528:2528) (2977:2977:2977))
        (PORT d[4] (2462:2462:2462) (2818:2818:2818))
        (PORT d[5] (3733:3733:3733) (4299:4299:4299))
        (PORT d[6] (2655:2655:2655) (3090:3090:3090))
        (PORT d[7] (2200:2200:2200) (2571:2571:2571))
        (PORT d[8] (3366:3366:3366) (3809:3809:3809))
        (PORT d[9] (2763:2763:2763) (3214:3214:3214))
        (PORT d[10] (3221:3221:3221) (3712:3712:3712))
        (PORT d[11] (2317:2317:2317) (2686:2686:2686))
        (PORT d[12] (4264:4264:4264) (4886:4886:4886))
        (PORT clk (1333:1333:1333) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1360:1360:1360))
        (PORT d[0] (1127:1127:1127) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[9\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (402:402:402))
        (PORT datab (964:964:964) (1115:1115:1115))
        (PORT datac (839:839:839) (968:968:968))
        (PORT datad (541:541:541) (600:600:600))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[9\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1149:1149:1149))
        (PORT datab (1250:1250:1250) (1432:1432:1432))
        (PORT datac (868:868:868) (993:993:993))
        (PORT datad (1214:1214:1214) (1400:1400:1400))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1667:1667:1667) (1904:1904:1904))
        (PORT clk (1505:1505:1505) (1634:1634:1634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2426:2426:2426))
        (PORT d[1] (1453:1453:1453) (1737:1737:1737))
        (PORT d[2] (1344:1344:1344) (1585:1585:1585))
        (PORT d[3] (1732:1732:1732) (2040:2040:2040))
        (PORT d[4] (1184:1184:1184) (1396:1396:1396))
        (PORT d[5] (2072:2072:2072) (2377:2377:2377))
        (PORT d[6] (1454:1454:1454) (1721:1721:1721))
        (PORT d[7] (1932:1932:1932) (2238:2238:2238))
        (PORT d[8] (1623:1623:1623) (1931:1931:1931))
        (PORT d[9] (1761:1761:1761) (2053:2053:2053))
        (PORT d[10] (1354:1354:1354) (1611:1611:1611))
        (PORT d[11] (1638:1638:1638) (1911:1911:1911))
        (PORT d[12] (1346:1346:1346) (1603:1603:1603))
        (PORT clk (1503:1503:1503) (1632:1632:1632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1595:1595:1595))
        (PORT clk (1503:1503:1503) (1632:1632:1632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1634:1634:1634))
        (PORT d[0] (1714:1714:1714) (1888:1888:1888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1635:1635:1635))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1635:1635:1635))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1635:1635:1635))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2878:2878:2878) (3317:3317:3317))
        (PORT d[1] (2090:2090:2090) (2385:2385:2385))
        (PORT d[2] (2607:2607:2607) (3021:3021:3021))
        (PORT d[3] (2004:2004:2004) (2343:2343:2343))
        (PORT d[4] (2279:2279:2279) (2638:2638:2638))
        (PORT d[5] (3075:3075:3075) (3534:3534:3534))
        (PORT d[6] (2304:2304:2304) (2669:2669:2669))
        (PORT d[7] (2285:2285:2285) (2605:2605:2605))
        (PORT d[8] (2107:2107:2107) (2384:2384:2384))
        (PORT d[9] (1888:1888:1888) (2200:2200:2200))
        (PORT d[10] (2162:2162:2162) (2527:2527:2527))
        (PORT d[11] (2005:2005:2005) (2292:2292:2292))
        (PORT d[12] (2175:2175:2175) (2477:2477:2477))
        (PORT clk (1333:1333:1333) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1360:1360:1360))
        (PORT d[0] (2013:2013:2013) (2323:2323:2323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (768:768:768) (889:889:889))
        (PORT clk (1565:1565:1565) (1720:1720:1720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1174:1174:1174) (1352:1352:1352))
        (PORT d[1] (957:957:957) (1117:1117:1117))
        (PORT d[2] (1140:1140:1140) (1323:1323:1323))
        (PORT d[3] (1584:1584:1584) (1877:1877:1877))
        (PORT d[4] (1182:1182:1182) (1372:1372:1372))
        (PORT d[5] (792:792:792) (916:916:916))
        (PORT d[6] (1139:1139:1139) (1329:1329:1329))
        (PORT d[7] (945:945:945) (1089:1089:1089))
        (PORT d[8] (987:987:987) (1161:1161:1161))
        (PORT d[9] (1507:1507:1507) (1755:1755:1755))
        (PORT d[10] (1334:1334:1334) (1568:1568:1568))
        (PORT d[11] (936:936:936) (1085:1085:1085))
        (PORT d[12] (933:933:933) (1088:1088:1088))
        (PORT clk (1563:1563:1563) (1718:1718:1718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (923:923:923) (996:996:996))
        (PORT clk (1563:1563:1563) (1718:1718:1718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1720:1720:1720))
        (PORT d[0] (1221:1221:1221) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (867:867:867) (1002:1002:1002))
        (PORT d[1] (1791:1791:1791) (2053:2053:2053))
        (PORT d[2] (775:775:775) (907:907:907))
        (PORT d[3] (2147:2147:2147) (2498:2498:2498))
        (PORT d[4] (772:772:772) (905:905:905))
        (PORT d[5] (758:758:758) (884:884:884))
        (PORT d[6] (767:767:767) (897:897:897))
        (PORT d[7] (1302:1302:1302) (1500:1500:1500))
        (PORT d[8] (1054:1054:1054) (1214:1214:1214))
        (PORT d[9] (2059:2059:2059) (2394:2394:2394))
        (PORT d[10] (1935:1935:1935) (2251:2251:2251))
        (PORT d[11] (1072:1072:1072) (1235:1235:1235))
        (PORT d[12] (760:760:760) (889:889:889))
        (PORT clk (1295:1295:1295) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1322:1322:1322))
        (PORT d[0] (2854:2854:2854) (3243:3243:3243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1484:1484:1484))
        (PORT clk (1384:1384:1384) (1501:1501:1501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1735:1735:1735))
        (PORT d[1] (1402:1402:1402) (1681:1681:1681))
        (PORT d[2] (1307:1307:1307) (1541:1541:1541))
        (PORT d[3] (1714:1714:1714) (2009:2009:2009))
        (PORT d[4] (1373:1373:1373) (1585:1585:1585))
        (PORT d[5] (1398:1398:1398) (1605:1605:1605))
        (PORT d[6] (1586:1586:1586) (1851:1851:1851))
        (PORT d[7] (1703:1703:1703) (1993:1993:1993))
        (PORT d[8] (1164:1164:1164) (1360:1360:1360))
        (PORT d[9] (1510:1510:1510) (1750:1750:1750))
        (PORT d[10] (1184:1184:1184) (1403:1403:1403))
        (PORT d[11] (1464:1464:1464) (1704:1704:1704))
        (PORT d[12] (1347:1347:1347) (1591:1591:1591))
        (PORT clk (1382:1382:1382) (1499:1499:1499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1244:1244:1244) (1399:1399:1399))
        (PORT clk (1382:1382:1382) (1499:1499:1499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1501:1501:1501))
        (PORT d[0] (1528:1528:1528) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1423:1423:1423))
        (PORT d[1] (1245:1245:1245) (1430:1430:1430))
        (PORT d[2] (1465:1465:1465) (1683:1683:1683))
        (PORT d[3] (1624:1624:1624) (1891:1891:1891))
        (PORT d[4] (1779:1779:1779) (2043:2043:2043))
        (PORT d[5] (1801:1801:1801) (2043:2043:2043))
        (PORT d[6] (1611:1611:1611) (1856:1856:1856))
        (PORT d[7] (1450:1450:1450) (1660:1660:1660))
        (PORT d[8] (1360:1360:1360) (1558:1558:1558))
        (PORT d[9] (1832:1832:1832) (2123:2123:2123))
        (PORT d[10] (1741:1741:1741) (2022:2022:2022))
        (PORT d[11] (1476:1476:1476) (1680:1680:1680))
        (PORT d[12] (1645:1645:1645) (1881:1881:1881))
        (PORT clk (1346:1346:1346) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (PORT d[0] (1234:1234:1234) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[9\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (404:404:404))
        (PORT datab (881:881:881) (1022:1022:1022))
        (PORT datac (1068:1068:1068) (1237:1237:1237))
        (PORT datad (1214:1214:1214) (1399:1399:1399))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1475:1475:1475))
        (PORT clk (1797:1797:1797) (1996:1996:1996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1526:1526:1526) (1760:1760:1760))
        (PORT d[1] (1384:1384:1384) (1646:1646:1646))
        (PORT d[2] (1522:1522:1522) (1757:1757:1757))
        (PORT d[3] (1314:1314:1314) (1545:1545:1545))
        (PORT d[4] (1521:1521:1521) (1761:1761:1761))
        (PORT d[5] (1018:1018:1018) (1198:1198:1198))
        (PORT d[6] (1432:1432:1432) (1649:1649:1649))
        (PORT d[7] (1526:1526:1526) (1789:1789:1789))
        (PORT d[8] (1962:1962:1962) (2328:2328:2328))
        (PORT d[9] (1489:1489:1489) (1735:1735:1735))
        (PORT d[10] (1757:1757:1757) (2056:2056:2056))
        (PORT d[11] (1735:1735:1735) (2010:2010:2010))
        (PORT d[12] (1604:1604:1604) (1917:1917:1917))
        (PORT clk (1795:1795:1795) (1994:1994:1994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1823:1823:1823))
        (PORT clk (1795:1795:1795) (1994:1994:1994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1996:1996:1996))
        (PORT d[0] (1937:1937:1937) (2116:2116:2116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1997:1997:1997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (3470:3470:3470))
        (PORT d[1] (936:936:936) (1085:1085:1085))
        (PORT d[2] (2156:2156:2156) (2496:2496:2496))
        (PORT d[3] (2299:2299:2299) (2717:2717:2717))
        (PORT d[4] (1913:1913:1913) (2191:2191:2191))
        (PORT d[5] (1025:1025:1025) (1208:1208:1208))
        (PORT d[6] (1053:1053:1053) (1219:1219:1219))
        (PORT d[7] (2334:2334:2334) (2710:2710:2710))
        (PORT d[8] (3689:3689:3689) (4247:4247:4247))
        (PORT d[9] (2803:2803:2803) (3247:3247:3247))
        (PORT d[10] (2572:2572:2572) (3003:3003:3003))
        (PORT d[11] (1075:1075:1075) (1241:1241:1241))
        (PORT d[12] (3968:3968:3968) (4534:4534:4534))
        (PORT clk (1351:1351:1351) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1379:1379:1379))
        (PORT d[0] (1121:1121:1121) (1251:1251:1251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[9\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1151:1151:1151))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (889:889:889) (1029:1029:1029))
        (PORT datad (1214:1214:1214) (1399:1399:1399))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[9\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (174:174:174) (209:209:209))
        (PORT datac (1141:1141:1141) (1320:1320:1320))
        (PORT datad (1622:1622:1622) (1868:1868:1868))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[9\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (469:469:469))
        (PORT datab (423:423:423) (482:482:482))
        (PORT datac (267:267:267) (308:308:308))
        (PORT datad (1621:1621:1621) (1867:1867:1867))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1159:1159:1159) (1327:1327:1327))
        (PORT datac (1022:1022:1022) (1172:1172:1172))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (201:201:201))
        (PORT datac (2026:2026:2026) (2318:2318:2318))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (193:193:193) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2004:2004:2004) (2281:2281:2281))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1423:1423:1423))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (2035:2035:2035))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (541:541:541) (592:592:592))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (2035:2035:2035))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (541:541:541) (592:592:592))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1356:1356:1356) (1585:1585:1585))
        (PORT clk (1810:1810:1810) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2545:2545:2545))
        (PORT d[1] (1431:1431:1431) (1694:1694:1694))
        (PORT d[2] (1862:1862:1862) (2183:2183:2183))
        (PORT d[3] (2149:2149:2149) (2537:2537:2537))
        (PORT d[4] (1422:1422:1422) (1694:1694:1694))
        (PORT d[5] (1013:1013:1013) (1204:1204:1204))
        (PORT d[6] (1888:1888:1888) (2217:2217:2217))
        (PORT d[7] (2063:2063:2063) (2407:2407:2407))
        (PORT d[8] (1957:1957:1957) (2321:2321:2321))
        (PORT d[9] (1802:1802:1802) (2092:2092:2092))
        (PORT d[10] (1792:1792:1792) (2119:2119:2119))
        (PORT d[11] (2042:2042:2042) (2384:2384:2384))
        (PORT d[12] (2138:2138:2138) (2530:2530:2530))
        (PORT clk (1808:1808:1808) (2000:2000:2000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1857:1857:1857))
        (PORT clk (1808:1808:1808) (2000:2000:2000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (2002:2002:2002))
        (PORT d[0] (1930:1930:1930) (2150:2150:2150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (2003:2003:2003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2603:2603:2603) (3000:3000:3000))
        (PORT d[1] (2186:2186:2186) (2545:2545:2545))
        (PORT d[2] (2370:2370:2370) (2741:2741:2741))
        (PORT d[3] (2356:2356:2356) (2784:2784:2784))
        (PORT d[4] (2445:2445:2445) (2793:2793:2793))
        (PORT d[5] (3713:3713:3713) (4276:4276:4276))
        (PORT d[6] (2478:2478:2478) (2890:2890:2890))
        (PORT d[7] (2167:2167:2167) (2531:2531:2531))
        (PORT d[8] (3729:3729:3729) (4317:4317:4317))
        (PORT d[9] (2561:2561:2561) (2978:2978:2978))
        (PORT d[10] (3404:3404:3404) (3922:3922:3922))
        (PORT d[11] (2130:2130:2130) (2470:2470:2470))
        (PORT d[12] (4093:4093:4093) (4689:4689:4689))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (1998:1998:1998) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (634:634:634) (733:733:733))
        (PORT clk (1370:1370:1370) (1493:1493:1493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (587:587:587) (685:685:685))
        (PORT d[1] (577:577:577) (683:683:683))
        (PORT d[2] (600:600:600) (705:705:705))
        (PORT d[3] (827:827:827) (955:955:955))
        (PORT d[4] (580:580:580) (679:679:679))
        (PORT d[5] (857:857:857) (981:981:981))
        (PORT d[6] (678:678:678) (793:793:793))
        (PORT d[7] (611:611:611) (718:718:718))
        (PORT d[8] (1231:1231:1231) (1417:1417:1417))
        (PORT d[9] (689:689:689) (803:803:803))
        (PORT d[10] (695:695:695) (806:806:806))
        (PORT d[11] (703:703:703) (819:819:819))
        (PORT d[12] (584:584:584) (691:691:691))
        (PORT clk (1368:1368:1368) (1491:1491:1491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (699:699:699) (747:747:747))
        (PORT clk (1368:1368:1368) (1491:1491:1491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1493:1493:1493))
        (PORT d[0] (983:983:983) (1040:1040:1040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (2290:2290:2290))
        (PORT d[1] (2336:2336:2336) (2645:2645:2645))
        (PORT d[2] (2346:2346:2346) (2686:2686:2686))
        (PORT d[3] (1017:1017:1017) (1178:1178:1178))
        (PORT d[4] (2402:2402:2402) (2734:2734:2734))
        (PORT d[5] (1429:1429:1429) (1635:1635:1635))
        (PORT d[6] (1841:1841:1841) (2141:2141:2141))
        (PORT d[7] (1288:1288:1288) (1488:1488:1488))
        (PORT d[8] (2410:2410:2410) (2726:2726:2726))
        (PORT d[9] (980:980:980) (1119:1119:1119))
        (PORT d[10] (2487:2487:2487) (2907:2907:2907))
        (PORT d[11] (2377:2377:2377) (2699:2699:2699))
        (PORT d[12] (2426:2426:2426) (2749:2749:2749))
        (PORT clk (1261:1261:1261) (1288:1288:1288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1288:1288:1288))
        (PORT d[0] (664:664:664) (751:751:751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1365:1365:1365) (1602:1602:1602))
        (PORT clk (1781:1781:1781) (1981:1981:1981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (2345:2345:2345))
        (PORT d[1] (1437:1437:1437) (1713:1713:1713))
        (PORT d[2] (1846:1846:1846) (2165:2165:2165))
        (PORT d[3] (1976:1976:1976) (2334:2334:2334))
        (PORT d[4] (1586:1586:1586) (1878:1878:1878))
        (PORT d[5] (1033:1033:1033) (1233:1233:1233))
        (PORT d[6] (1737:1737:1737) (2044:2044:2044))
        (PORT d[7] (1903:1903:1903) (2228:2228:2228))
        (PORT d[8] (1970:1970:1970) (2342:2342:2342))
        (PORT d[9] (1970:1970:1970) (2284:2284:2284))
        (PORT d[10] (1803:1803:1803) (2131:2131:2131))
        (PORT d[11] (1888:1888:1888) (2210:2210:2210))
        (PORT d[12] (2127:2127:2127) (2512:2512:2512))
        (PORT clk (1779:1779:1779) (1979:1979:1979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1587:1587:1587))
        (PORT clk (1779:1779:1779) (1979:1979:1979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1981:1981:1981))
        (PORT d[0] (1688:1688:1688) (1862:1862:1862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1982:1982:1982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3007:3007:3007) (3470:3470:3470))
        (PORT d[1] (2177:2177:2177) (2533:2533:2533))
        (PORT d[2] (2551:2551:2551) (2949:2949:2949))
        (PORT d[3] (2363:2363:2363) (2795:2795:2795))
        (PORT d[4] (2457:2457:2457) (2809:2809:2809))
        (PORT d[5] (3725:3725:3725) (4290:4290:4290))
        (PORT d[6] (2498:2498:2498) (2915:2915:2915))
        (PORT d[7] (2194:2194:2194) (2567:2567:2567))
        (PORT d[8] (3717:3717:3717) (4299:4299:4299))
        (PORT d[9] (2741:2741:2741) (3189:3189:3189))
        (PORT d[10] (3384:3384:3384) (3894:3894:3894))
        (PORT d[11] (2293:2293:2293) (2655:2655:2655))
        (PORT d[12] (4099:4099:4099) (4696:4696:4696))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT d[0] (2929:2929:2929) (3325:3325:3325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[10\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (1015:1015:1015))
        (PORT datab (1287:1287:1287) (1492:1492:1492))
        (PORT datac (845:845:845) (973:973:973))
        (PORT datad (1345:1345:1345) (1544:1544:1544))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1176:1176:1176) (1386:1386:1386))
        (PORT clk (1514:1514:1514) (1660:1660:1660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2031:2031:2031) (2361:2361:2361))
        (PORT d[1] (1595:1595:1595) (1889:1889:1889))
        (PORT d[2] (1348:1348:1348) (1592:1592:1592))
        (PORT d[3] (1891:1891:1891) (2214:2214:2214))
        (PORT d[4] (1190:1190:1190) (1406:1406:1406))
        (PORT d[5] (1650:1650:1650) (1923:1923:1923))
        (PORT d[6] (1302:1302:1302) (1542:1542:1542))
        (PORT d[7] (2032:2032:2032) (2368:2368:2368))
        (PORT d[8] (1793:1793:1793) (2126:2126:2126))
        (PORT d[9] (1836:1836:1836) (2142:2142:2142))
        (PORT d[10] (1403:1403:1403) (1657:1657:1657))
        (PORT d[11] (1618:1618:1618) (1893:1893:1893))
        (PORT d[12] (1492:1492:1492) (1760:1760:1760))
        (PORT clk (1512:1512:1512) (1658:1658:1658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1496:1496:1496) (1658:1658:1658))
        (PORT clk (1512:1512:1512) (1658:1658:1658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1660:1660:1660))
        (PORT d[0] (1654:1654:1654) (1811:1811:1811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (3334:3334:3334))
        (PORT d[1] (2255:2255:2255) (2560:2560:2560))
        (PORT d[2] (2772:2772:2772) (3211:3211:3211))
        (PORT d[3] (2175:2175:2175) (2545:2545:2545))
        (PORT d[4] (2743:2743:2743) (3164:3164:3164))
        (PORT d[5] (2938:2938:2938) (3383:3383:3383))
        (PORT d[6] (2503:2503:2503) (2897:2897:2897))
        (PORT d[7] (2638:2638:2638) (3007:3007:3007))
        (PORT d[8] (2766:2766:2766) (3131:3131:3131))
        (PORT d[9] (1851:1851:1851) (2162:2162:2162))
        (PORT d[10] (2128:2128:2128) (2469:2469:2469))
        (PORT d[11] (2212:2212:2212) (2538:2538:2538))
        (PORT d[12] (2351:2351:2351) (2679:2679:2679))
        (PORT clk (1321:1321:1321) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (PORT d[0] (2530:2530:2530) (2884:2884:2884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[10\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1548:1548:1548) (1806:1806:1806))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (853:853:853) (948:948:948))
        (PORT datad (1345:1345:1345) (1543:1543:1543))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1003:1003:1003) (1195:1195:1195))
        (PORT clk (1621:1621:1621) (1789:1789:1789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1426:1426:1426))
        (PORT d[1] (1269:1269:1269) (1521:1521:1521))
        (PORT d[2] (1712:1712:1712) (2010:2010:2010))
        (PORT d[3] (1935:1935:1935) (2279:2279:2279))
        (PORT d[4] (1228:1228:1228) (1458:1458:1458))
        (PORT d[5] (1170:1170:1170) (1397:1397:1397))
        (PORT d[6] (1662:1662:1662) (1950:1950:1950))
        (PORT d[7] (1880:1880:1880) (2202:2202:2202))
        (PORT d[8] (1626:1626:1626) (1959:1959:1959))
        (PORT d[9] (2183:2183:2183) (2531:2531:2531))
        (PORT d[10] (1606:1606:1606) (1894:1894:1894))
        (PORT d[11] (1824:1824:1824) (2128:2128:2128))
        (PORT d[12] (1537:1537:1537) (1822:1822:1822))
        (PORT clk (1619:1619:1619) (1787:1787:1787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1327:1327:1327))
        (PORT clk (1619:1619:1619) (1787:1787:1787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1789:1789:1789))
        (PORT d[0] (1423:1423:1423) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1790:1790:1790))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1790:1790:1790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1790:1790:1790))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1790:1790:1790))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3444:3444:3444) (3966:3966:3966))
        (PORT d[1] (2328:2328:2328) (2676:2676:2676))
        (PORT d[2] (2564:2564:2564) (2955:2955:2955))
        (PORT d[3] (1085:1085:1085) (1271:1271:1271))
        (PORT d[4] (3116:3116:3116) (3589:3589:3589))
        (PORT d[5] (3154:3154:3154) (3633:3633:3633))
        (PORT d[6] (2205:2205:2205) (2550:2550:2550))
        (PORT d[7] (2670:2670:2670) (3081:3081:3081))
        (PORT d[8] (2658:2658:2658) (3015:3015:3015))
        (PORT d[9] (2274:2274:2274) (2647:2647:2647))
        (PORT d[10] (2644:2644:2644) (3052:3052:3052))
        (PORT d[11] (2583:2583:2583) (2961:2961:2961))
        (PORT d[12] (2843:2843:2843) (3232:3232:3232))
        (PORT clk (1274:1274:1274) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1301:1301:1301))
        (PORT d[0] (1689:1689:1689) (1930:1930:1930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1358:1358:1358))
        (PORT clk (1491:1491:1491) (1630:1630:1630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1743:1743:1743))
        (PORT d[1] (1654:1654:1654) (1969:1969:1969))
        (PORT d[2] (1309:1309:1309) (1542:1542:1542))
        (PORT d[3] (1840:1840:1840) (2151:2151:2151))
        (PORT d[4] (1522:1522:1522) (1742:1742:1742))
        (PORT d[5] (1667:1667:1667) (1890:1890:1890))
        (PORT d[6] (1552:1552:1552) (1808:1808:1808))
        (PORT d[7] (1657:1657:1657) (1944:1944:1944))
        (PORT d[8] (1155:1155:1155) (1352:1352:1352))
        (PORT d[9] (1674:1674:1674) (1931:1931:1931))
        (PORT d[10] (1317:1317:1317) (1542:1542:1542))
        (PORT d[11] (1509:1509:1509) (1757:1757:1757))
        (PORT d[12] (1494:1494:1494) (1767:1767:1767))
        (PORT clk (1489:1489:1489) (1628:1628:1628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1551:1551:1551))
        (PORT clk (1489:1489:1489) (1628:1628:1628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1630:1630:1630))
        (PORT d[0] (1694:1694:1694) (1830:1830:1830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1631:1631:1631))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1631:1631:1631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1631:1631:1631))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1631:1631:1631))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1381:1381:1381) (1579:1579:1579))
        (PORT d[1] (1382:1382:1382) (1586:1586:1586))
        (PORT d[2] (1442:1442:1442) (1658:1658:1658))
        (PORT d[3] (1622:1622:1622) (1911:1911:1911))
        (PORT d[4] (1750:1750:1750) (2009:2009:2009))
        (PORT d[5] (1629:1629:1629) (1843:1843:1843))
        (PORT d[6] (1410:1410:1410) (1615:1615:1615))
        (PORT d[7] (1579:1579:1579) (1796:1796:1796))
        (PORT d[8] (1338:1338:1338) (1528:1528:1528))
        (PORT d[9] (1686:1686:1686) (1966:1966:1966))
        (PORT d[10] (1734:1734:1734) (2019:2019:2019))
        (PORT d[11] (1365:1365:1365) (1564:1564:1564))
        (PORT d[12] (1602:1602:1602) (1825:1825:1825))
        (PORT clk (1349:1349:1349) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1379:1379:1379))
        (PORT d[0] (1828:1828:1828) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[10\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1342:1342:1342))
        (PORT datab (649:649:649) (756:756:756))
        (PORT datac (975:975:975) (1101:1101:1101))
        (PORT datad (1214:1214:1214) (1399:1399:1399))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1388:1388:1388))
        (PORT clk (1487:1487:1487) (1612:1612:1612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (2362:2362:2362))
        (PORT d[1] (1593:1593:1593) (1885:1885:1885))
        (PORT d[2] (1335:1335:1335) (1570:1570:1570))
        (PORT d[3] (1922:1922:1922) (2260:2260:2260))
        (PORT d[4] (1169:1169:1169) (1375:1375:1375))
        (PORT d[5] (1773:1773:1773) (2071:2071:2071))
        (PORT d[6] (1468:1468:1468) (1741:1741:1741))
        (PORT d[7] (1849:1849:1849) (2168:2168:2168))
        (PORT d[8] (1600:1600:1600) (1902:1902:1902))
        (PORT d[9] (1761:1761:1761) (2054:2054:2054))
        (PORT d[10] (1366:1366:1366) (1611:1611:1611))
        (PORT d[11] (1328:1328:1328) (1566:1566:1566))
        (PORT d[12] (1323:1323:1323) (1569:1569:1569))
        (PORT clk (1485:1485:1485) (1610:1610:1610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1433:1433:1433))
        (PORT clk (1485:1485:1485) (1610:1610:1610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1612:1612:1612))
        (PORT d[0] (1571:1571:1571) (1726:1726:1726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1613:1613:1613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2698:2698:2698) (3107:3107:3107))
        (PORT d[1] (2092:2092:2092) (2389:2389:2389))
        (PORT d[2] (2759:2759:2759) (3186:3186:3186))
        (PORT d[3] (1986:1986:1986) (2329:2329:2329))
        (PORT d[4] (2270:2270:2270) (2626:2626:2626))
        (PORT d[5] (3125:3125:3125) (3594:3594:3594))
        (PORT d[6] (2290:2290:2290) (2652:2652:2652))
        (PORT d[7] (2311:2311:2311) (2635:2635:2635))
        (PORT d[8] (2113:2113:2113) (2396:2396:2396))
        (PORT d[9] (1887:1887:1887) (2194:2194:2194))
        (PORT d[10] (2312:2312:2312) (2694:2694:2694))
        (PORT d[11] (1997:1997:1997) (2282:2282:2282))
        (PORT d[12] (2176:2176:2176) (2480:2480:2480))
        (PORT clk (1335:1335:1335) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (PORT d[0] (1870:1870:1870) (2157:2157:2157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1151:1151:1151) (1358:1358:1358))
        (PORT clk (1459:1459:1459) (1592:1592:1592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1311:1311:1311) (1502:1502:1502))
        (PORT d[1] (1602:1602:1602) (1911:1911:1911))
        (PORT d[2] (1324:1324:1324) (1533:1533:1533))
        (PORT d[3] (1493:1493:1493) (1772:1772:1772))
        (PORT d[4] (1156:1156:1156) (1340:1340:1340))
        (PORT d[5] (1041:1041:1041) (1186:1186:1186))
        (PORT d[6] (959:959:959) (1117:1117:1117))
        (PORT d[7] (1321:1321:1321) (1526:1526:1526))
        (PORT d[8] (965:965:965) (1129:1129:1129))
        (PORT d[9] (1664:1664:1664) (1918:1918:1918))
        (PORT d[10] (1156:1156:1156) (1369:1369:1369))
        (PORT d[11] (1289:1289:1289) (1493:1493:1493))
        (PORT d[12] (977:977:977) (1142:1142:1142))
        (PORT clk (1457:1457:1457) (1590:1590:1590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1212:1212:1212))
        (PORT clk (1457:1457:1457) (1590:1590:1590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1592:1592:1592))
        (PORT d[0] (1397:1397:1397) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1593:1593:1593))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1593:1593:1593))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1593:1593:1593))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (891:891:891) (1025:1025:1025))
        (PORT d[1] (1610:1610:1610) (1845:1845:1845))
        (PORT d[2] (929:929:929) (1076:1076:1076))
        (PORT d[3] (1966:1966:1966) (2292:2292:2292))
        (PORT d[4] (2268:2268:2268) (2593:2593:2593))
        (PORT d[5] (2117:2117:2117) (2396:2396:2396))
        (PORT d[6] (1266:1266:1266) (1460:1460:1460))
        (PORT d[7] (1279:1279:1279) (1473:1473:1473))
        (PORT d[8] (1033:1033:1033) (1190:1190:1190))
        (PORT d[9] (1901:1901:1901) (2224:2224:2224))
        (PORT d[10] (1954:1954:1954) (2276:2276:2276))
        (PORT d[11] (911:911:911) (1054:1054:1054))
        (PORT d[12] (1993:1993:1993) (2271:2271:2271))
        (PORT clk (1314:1314:1314) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (PORT d[0] (872:872:872) (961:961:961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[10\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (983:983:983) (1140:1140:1140))
        (PORT datac (1133:1133:1133) (1311:1311:1311))
        (PORT datad (496:496:496) (562:562:562))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1338:1338:1338))
        (PORT clk (1526:1526:1526) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1160:1160:1160) (1336:1336:1336))
        (PORT d[1] (1583:1583:1583) (1887:1887:1887))
        (PORT d[2] (1325:1325:1325) (1531:1531:1531))
        (PORT d[3] (1556:1556:1556) (1843:1843:1843))
        (PORT d[4] (1169:1169:1169) (1355:1355:1355))
        (PORT d[5] (1353:1353:1353) (1603:1603:1603))
        (PORT d[6] (1274:1274:1274) (1477:1477:1477))
        (PORT d[7] (1304:1304:1304) (1504:1504:1504))
        (PORT d[8] (1105:1105:1105) (1286:1286:1286))
        (PORT d[9] (1668:1668:1668) (1935:1935:1935))
        (PORT d[10] (1298:1298:1298) (1521:1521:1521))
        (PORT d[11] (1263:1263:1263) (1460:1460:1460))
        (PORT d[12] (1107:1107:1107) (1286:1286:1286))
        (PORT clk (1524:1524:1524) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1170:1170:1170))
        (PORT clk (1524:1524:1524) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1668:1668:1668))
        (PORT d[0] (1368:1368:1368) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1068:1068:1068) (1236:1236:1236))
        (PORT d[1] (1609:1609:1609) (1844:1844:1844))
        (PORT d[2] (930:930:930) (1079:1079:1079))
        (PORT d[3] (1961:1961:1961) (2286:2286:2286))
        (PORT d[4] (2260:2260:2260) (2584:2584:2584))
        (PORT d[5] (2124:2124:2124) (2406:2406:2406))
        (PORT d[6] (1271:1271:1271) (1470:1470:1470))
        (PORT d[7] (1132:1132:1132) (1300:1300:1300))
        (PORT d[8] (891:891:891) (1029:1029:1029))
        (PORT d[9] (1888:1888:1888) (2204:2204:2204))
        (PORT d[10] (1948:1948:1948) (2269:2269:2269))
        (PORT d[11] (1021:1021:1021) (1177:1177:1177))
        (PORT d[12] (1963:1963:1963) (2232:2232:2232))
        (PORT clk (1319:1319:1319) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1347:1347:1347))
        (PORT d[0] (2829:2829:2829) (3222:3222:3222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (980:980:980) (1170:1170:1170))
        (PORT clk (1624:1624:1624) (1798:1798:1798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (994:994:994) (1147:1147:1147))
        (PORT d[1] (1134:1134:1134) (1310:1310:1310))
        (PORT d[2] (975:975:975) (1132:1132:1132))
        (PORT d[3] (1352:1352:1352) (1559:1559:1559))
        (PORT d[4] (1032:1032:1032) (1209:1209:1209))
        (PORT d[5] (686:686:686) (804:804:804))
        (PORT d[6] (1321:1321:1321) (1534:1534:1534))
        (PORT d[7] (1001:1001:1001) (1166:1166:1166))
        (PORT d[8] (1153:1153:1153) (1361:1361:1361))
        (PORT d[9] (1327:1327:1327) (1551:1551:1551))
        (PORT d[10] (1526:1526:1526) (1792:1792:1792))
        (PORT d[11] (1090:1090:1090) (1261:1261:1261))
        (PORT d[12] (998:998:998) (1172:1172:1172))
        (PORT clk (1622:1622:1622) (1796:1796:1796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (914:914:914) (989:989:989))
        (PORT clk (1622:1622:1622) (1796:1796:1796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1798:1798:1798))
        (PORT d[0] (1197:1197:1197) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1799:1799:1799))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1799:1799:1799))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1799:1799:1799))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1738:1738:1738))
        (PORT d[1] (1981:1981:1981) (2270:2270:2270))
        (PORT d[2] (576:576:576) (678:678:678))
        (PORT d[3] (2335:2335:2335) (2711:2711:2711))
        (PORT d[4] (595:595:595) (705:705:705))
        (PORT d[5] (576:576:576) (679:679:679))
        (PORT d[6] (599:599:599) (709:709:709))
        (PORT d[7] (1492:1492:1492) (1719:1719:1719))
        (PORT d[8] (1237:1237:1237) (1423:1423:1423))
        (PORT d[9] (628:628:628) (722:722:722))
        (PORT d[10] (572:572:572) (672:672:672))
        (PORT d[11] (720:720:720) (840:840:840))
        (PORT d[12] (561:561:561) (658:658:658))
        (PORT clk (1295:1295:1295) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1322:1322:1322))
        (PORT d[0] (534:534:534) (573:573:573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1803:1803:1803))
        (PORT clk (1769:1769:1769) (1955:1955:1955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1657:1657:1657))
        (PORT d[1] (1816:1816:1816) (2149:2149:2149))
        (PORT d[2] (1615:1615:1615) (1903:1903:1903))
        (PORT d[3] (1931:1931:1931) (2272:2272:2272))
        (PORT d[4] (1228:1228:1228) (1456:1456:1456))
        (PORT d[5] (1873:1873:1873) (2187:2187:2187))
        (PORT d[6] (2120:2120:2120) (2493:2493:2493))
        (PORT d[7] (2176:2176:2176) (2509:2509:2509))
        (PORT d[8] (1885:1885:1885) (2249:2249:2249))
        (PORT d[9] (1897:1897:1897) (2203:2203:2203))
        (PORT d[10] (1621:1621:1621) (1904:1904:1904))
        (PORT d[11] (1751:1751:1751) (2075:2075:2075))
        (PORT d[12] (1463:1463:1463) (1742:1742:1742))
        (PORT clk (1767:1767:1767) (1953:1953:1953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1281:1281:1281) (1436:1436:1436))
        (PORT clk (1767:1767:1767) (1953:1953:1953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1955:1955:1955))
        (PORT d[0] (1565:1565:1565) (1729:1729:1729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1956:1956:1956))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1956:1956:1956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1956:1956:1956))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1956:1956:1956))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (3424:3424:3424))
        (PORT d[1] (2747:2747:2747) (3166:3166:3166))
        (PORT d[2] (2815:2815:2815) (3256:3256:3256))
        (PORT d[3] (2274:2274:2274) (2671:2671:2671))
        (PORT d[4] (2903:2903:2903) (3324:3324:3324))
        (PORT d[5] (4042:4042:4042) (4636:4636:4636))
        (PORT d[6] (3165:3165:3165) (3637:3637:3637))
        (PORT d[7] (2300:2300:2300) (2643:2643:2643))
        (PORT d[8] (2866:2866:2866) (3253:3253:3253))
        (PORT d[9] (2630:2630:2630) (3051:3051:3051))
        (PORT d[10] (2534:2534:2534) (2932:2932:2932))
        (PORT d[11] (2334:2334:2334) (2681:2681:2681))
        (PORT d[12] (3145:3145:3145) (3566:3566:3566))
        (PORT clk (1288:1288:1288) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (PORT d[0] (2671:2671:2671) (3032:3032:3032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[10\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1425:1425:1425))
        (PORT datab (533:533:533) (616:616:616))
        (PORT datac (1136:1136:1136) (1314:1314:1314))
        (PORT datad (1139:1139:1139) (1303:1303:1303))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (986:986:986) (1139:1139:1139))
        (PORT clk (1308:1308:1308) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (930:930:930) (1074:1074:1074))
        (PORT d[1] (996:996:996) (1158:1158:1158))
        (PORT d[2] (942:942:942) (1094:1094:1094))
        (PORT d[3] (1030:1030:1030) (1186:1186:1186))
        (PORT d[4] (943:943:943) (1091:1091:1091))
        (PORT d[5] (1027:1027:1027) (1180:1180:1180))
        (PORT d[6] (1163:1163:1163) (1339:1339:1339))
        (PORT d[7] (909:909:909) (1049:1049:1049))
        (PORT d[8] (880:880:880) (1025:1025:1025))
        (PORT d[9] (901:901:901) (1046:1046:1046))
        (PORT d[10] (1230:1230:1230) (1426:1426:1426))
        (PORT d[11] (1071:1071:1071) (1237:1237:1237))
        (PORT d[12] (945:945:945) (1105:1105:1105))
        (PORT clk (1306:1306:1306) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1163:1163:1163))
        (PORT clk (1306:1306:1306) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1408:1408:1408))
        (PORT d[0] (1350:1350:1350) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (2282:2282:2282))
        (PORT d[1] (2118:2118:2118) (2397:2397:2397))
        (PORT d[2] (2376:2376:2376) (2733:2733:2733))
        (PORT d[3] (1709:1709:1709) (2006:2006:2006))
        (PORT d[4] (2228:2228:2228) (2536:2536:2536))
        (PORT d[5] (2682:2682:2682) (3071:3071:3071))
        (PORT d[6] (1670:1670:1670) (1944:1944:1944))
        (PORT d[7] (2515:2515:2515) (2886:2886:2886))
        (PORT d[8] (2227:2227:2227) (2520:2520:2520))
        (PORT d[9] (1914:1914:1914) (2229:2229:2229))
        (PORT d[10] (2444:2444:2444) (2856:2856:2856))
        (PORT d[11] (2194:2194:2194) (2488:2488:2488))
        (PORT d[12] (2254:2254:2254) (2560:2560:2560))
        (PORT clk (1305:1305:1305) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1334:1334:1334))
        (PORT d[0] (2079:2079:2079) (2379:2379:2379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[10\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (617:617:617))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1140:1140:1140) (1319:1319:1319))
        (PORT datad (877:877:877) (1015:1015:1015))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[10\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1253:1253:1253))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (1621:1621:1621) (1867:1867:1867))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1364:1364:1364))
        (PORT clk (1525:1525:1525) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1755:1755:1755))
        (PORT d[1] (1445:1445:1445) (1724:1724:1724))
        (PORT d[2] (1340:1340:1340) (1586:1586:1586))
        (PORT d[3] (1871:1871:1871) (2190:2190:2190))
        (PORT d[4] (1188:1188:1188) (1403:1403:1403))
        (PORT d[5] (1649:1649:1649) (1917:1917:1917))
        (PORT d[6] (1316:1316:1316) (1558:1558:1558))
        (PORT d[7] (2052:2052:2052) (2394:2394:2394))
        (PORT d[8] (1791:1791:1791) (2117:2117:2117))
        (PORT d[9] (1837:1837:1837) (2139:2139:2139))
        (PORT d[10] (1561:1561:1561) (1848:1848:1848))
        (PORT d[11] (1612:1612:1612) (1881:1881:1881))
        (PORT d[12] (1393:1393:1393) (1654:1654:1654))
        (PORT clk (1523:1523:1523) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1087:1087:1087) (1206:1206:1206))
        (PORT clk (1523:1523:1523) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1664:1664:1664))
        (PORT d[0] (1371:1371:1371) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (3322:3322:3322))
        (PORT d[1] (2144:2144:2144) (2468:2468:2468))
        (PORT d[2] (2786:2786:2786) (3228:3228:3228))
        (PORT d[3] (2330:2330:2330) (2709:2709:2709))
        (PORT d[4] (2580:2580:2580) (2976:2976:2976))
        (PORT d[5] (2937:2937:2937) (3385:3385:3385))
        (PORT d[6] (2504:2504:2504) (2898:2898:2898))
        (PORT d[7] (2644:2644:2644) (3013:3013:3013))
        (PORT d[8] (2749:2749:2749) (3110:3110:3110))
        (PORT d[9] (1864:1864:1864) (2179:2179:2179))
        (PORT d[10] (2293:2293:2293) (2655:2655:2655))
        (PORT d[11] (2181:2181:2181) (2491:2491:2491))
        (PORT d[12] (2352:2352:2352) (2680:2680:2680))
        (PORT clk (1317:1317:1317) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (PORT d[0] (1523:1523:1523) (1738:1738:1738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1143:1143:1143) (1349:1349:1349))
        (PORT clk (1481:1481:1481) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1534:1534:1534))
        (PORT d[1] (1584:1584:1584) (1884:1884:1884))
        (PORT d[2] (1134:1134:1134) (1340:1340:1340))
        (PORT d[3] (1740:1740:1740) (2050:2050:2050))
        (PORT d[4] (1352:1352:1352) (1555:1555:1555))
        (PORT d[5] (1570:1570:1570) (1804:1804:1804))
        (PORT d[6] (1731:1731:1731) (2009:2009:2009))
        (PORT d[7] (1487:1487:1487) (1707:1707:1707))
        (PORT d[8] (1337:1337:1337) (1562:1562:1562))
        (PORT d[9] (1599:1599:1599) (1851:1851:1851))
        (PORT d[10] (1318:1318:1318) (1548:1548:1548))
        (PORT d[11] (1335:1335:1335) (1560:1560:1560))
        (PORT d[12] (1478:1478:1478) (1748:1748:1748))
        (PORT clk (1479:1479:1479) (1615:1615:1615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1098:1098:1098) (1200:1200:1200))
        (PORT clk (1479:1479:1479) (1615:1615:1615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1617:1617:1617))
        (PORT d[0] (1298:1298:1298) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1618:1618:1618))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1618:1618:1618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1618:1618:1618))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1618:1618:1618))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1410:1410:1410))
        (PORT d[1] (1233:1233:1233) (1421:1421:1421))
        (PORT d[2] (1289:1289:1289) (1474:1474:1474))
        (PORT d[3] (1833:1833:1833) (2154:2154:2154))
        (PORT d[4] (2076:2076:2076) (2378:2378:2378))
        (PORT d[5] (1808:1808:1808) (2051:2051:2051))
        (PORT d[6] (1243:1243:1243) (1429:1429:1429))
        (PORT d[7] (1436:1436:1436) (1637:1637:1637))
        (PORT d[8] (1378:1378:1378) (1577:1577:1577))
        (PORT d[9] (1692:1692:1692) (1980:1980:1980))
        (PORT d[10] (1929:1929:1929) (2245:2245:2245))
        (PORT d[11] (1632:1632:1632) (1853:1853:1853))
        (PORT d[12] (1776:1776:1776) (2022:2022:2022))
        (PORT clk (1340:1340:1340) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (PORT d[0] (1067:1067:1067) (1179:1179:1179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[10\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1570:1570:1570))
        (PORT datab (848:848:848) (953:953:953))
        (PORT datac (1266:1266:1266) (1470:1470:1470))
        (PORT datad (665:665:665) (757:757:757))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1387:1387:1387) (1627:1627:1627))
        (PORT clk (1663:1663:1663) (1821:1821:1821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2621:2621:2621))
        (PORT d[1] (1839:1839:1839) (2176:2176:2176))
        (PORT d[2] (1548:1548:1548) (1811:1811:1811))
        (PORT d[3] (2123:2123:2123) (2488:2488:2488))
        (PORT d[4] (1502:1502:1502) (1765:1765:1765))
        (PORT d[5] (2164:2164:2164) (2503:2503:2503))
        (PORT d[6] (1699:1699:1699) (1998:1998:1998))
        (PORT d[7] (2055:2055:2055) (2393:2393:2393))
        (PORT d[8] (1907:1907:1907) (2250:2250:2250))
        (PORT d[9] (1845:1845:1845) (2129:2129:2129))
        (PORT d[10] (1414:1414:1414) (1669:1669:1669))
        (PORT d[11] (1548:1548:1548) (1824:1824:1824))
        (PORT d[12] (1651:1651:1651) (1961:1961:1961))
        (PORT clk (1661:1661:1661) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1710:1710:1710))
        (PORT clk (1661:1661:1661) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1663:1663:1663) (1821:1821:1821))
        (PORT d[0] (1817:1817:1817) (2003:2003:2003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1822:1822:1822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2938:2938:2938))
        (PORT d[1] (2358:2358:2358) (2707:2707:2707))
        (PORT d[2] (2925:2925:2925) (3380:3380:3380))
        (PORT d[3] (1715:1715:1715) (2027:2027:2027))
        (PORT d[4] (2245:2245:2245) (2603:2603:2603))
        (PORT d[5] (3284:3284:3284) (3792:3792:3792))
        (PORT d[6] (2501:2501:2501) (2879:2879:2879))
        (PORT d[7] (2462:2462:2462) (2830:2830:2830))
        (PORT d[8] (2307:2307:2307) (2602:2602:2602))
        (PORT d[9] (2101:2101:2101) (2445:2445:2445))
        (PORT d[10] (1978:1978:1978) (2296:2296:2296))
        (PORT d[11] (1788:1788:1788) (2049:2049:2049))
        (PORT d[12] (2341:2341:2341) (2650:2650:2650))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT d[0] (1906:1906:1906) (2193:2193:2193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1760:1760:1760))
        (PORT clk (1759:1759:1759) (1945:1945:1945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (2493:2493:2493))
        (PORT d[1] (1824:1824:1824) (2160:2160:2160))
        (PORT d[2] (1439:1439:1439) (1699:1699:1699))
        (PORT d[3] (1961:1961:1961) (2312:2312:2312))
        (PORT d[4] (1365:1365:1365) (1610:1610:1610))
        (PORT d[5] (1860:1860:1860) (2167:2167:2167))
        (PORT d[6] (2267:2267:2267) (2657:2657:2657))
        (PORT d[7] (2165:2165:2165) (2496:2496:2496))
        (PORT d[8] (1903:1903:1903) (2271:2271:2271))
        (PORT d[9] (1884:1884:1884) (2183:2183:2183))
        (PORT d[10] (1604:1604:1604) (1884:1884:1884))
        (PORT d[11] (1761:1761:1761) (2082:2082:2082))
        (PORT d[12] (1459:1459:1459) (1735:1735:1735))
        (PORT clk (1757:1757:1757) (1943:1943:1943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1450:1450:1450))
        (PORT clk (1757:1757:1757) (1943:1943:1943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1945:1945:1945))
        (PORT d[0] (1534:1534:1534) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1946:1946:1946))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1946:1946:1946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1946:1946:1946))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1946:1946:1946))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (3400:3400:3400))
        (PORT d[1] (2564:2564:2564) (2945:2945:2945))
        (PORT d[2] (2802:2802:2802) (3238:3238:3238))
        (PORT d[3] (2268:2268:2268) (2659:2659:2659))
        (PORT d[4] (2798:2798:2798) (3225:3225:3225))
        (PORT d[5] (3783:3783:3783) (4354:4354:4354))
        (PORT d[6] (1946:1946:1946) (2266:2266:2266))
        (PORT d[7] (2589:2589:2589) (2978:2978:2978))
        (PORT d[8] (2871:2871:2871) (3263:3263:3263))
        (PORT d[9] (2606:2606:2606) (3020:3020:3020))
        (PORT d[10] (2532:2532:2532) (2932:2932:2932))
        (PORT d[11] (2320:2320:2320) (2661:2661:2661))
        (PORT d[12] (2888:2888:2888) (3281:3281:3281))
        (PORT clk (1293:1293:1293) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (PORT d[0] (1889:1889:1889) (2195:2195:2195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[10\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1570:1570:1570))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1364:1364:1364) (1561:1561:1561))
        (PORT datad (936:936:936) (1071:1071:1071))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[10\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (358:358:358))
        (PORT datab (323:323:323) (383:383:383))
        (PORT datac (464:464:464) (531:531:531))
        (PORT datad (1731:1731:1731) (1987:1987:1987))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1191:1191:1191))
        (PORT datac (1566:1566:1566) (1814:1814:1814))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2259:2259:2259) (2565:2565:2565))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (213:213:213) (764:764:764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2088:2088:2088) (2371:2371:2371))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1348:1348:1348))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (117:117:117) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1904:1904:1904))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (530:530:530) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1904:1904:1904))
        (PORT asdata (307:307:307) (347:347:347))
        (PORT ena (530:530:530) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1755:1755:1755) (2072:2072:2072))
        (PORT clk (1686:1686:1686) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1413:1413:1413) (1630:1630:1630))
        (PORT d[1] (1366:1366:1366) (1615:1615:1615))
        (PORT d[2] (1397:1397:1397) (1606:1606:1606))
        (PORT d[3] (1641:1641:1641) (1910:1910:1910))
        (PORT d[4] (1443:1443:1443) (1677:1677:1677))
        (PORT d[5] (1357:1357:1357) (1559:1559:1559))
        (PORT d[6] (1628:1628:1628) (1893:1893:1893))
        (PORT d[7] (1661:1661:1661) (1958:1958:1958))
        (PORT d[8] (1402:1402:1402) (1674:1674:1674))
        (PORT d[9] (1604:1604:1604) (1856:1856:1856))
        (PORT d[10] (1467:1467:1467) (1686:1686:1686))
        (PORT d[11] (1812:1812:1812) (2080:2080:2080))
        (PORT d[12] (1797:1797:1797) (2127:2127:2127))
        (PORT clk (1684:1684:1684) (1846:1846:1846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1609:1609:1609))
        (PORT clk (1684:1684:1684) (1846:1846:1846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1686:1686:1686) (1848:1848:1848))
        (PORT d[0] (1785:1785:1785) (1946:1946:1946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1849:1849:1849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2830:2830:2830) (3265:3265:3265))
        (PORT d[1] (1706:1706:1706) (1947:1947:1947))
        (PORT d[2] (1420:1420:1420) (1620:1620:1620))
        (PORT d[3] (2188:2188:2188) (2557:2557:2557))
        (PORT d[4] (1745:1745:1745) (1983:1983:1983))
        (PORT d[5] (3603:3603:3603) (4132:4132:4132))
        (PORT d[6] (2533:2533:2533) (2942:2942:2942))
        (PORT d[7] (1578:1578:1578) (1839:1839:1839))
        (PORT d[8] (3250:3250:3250) (3752:3752:3752))
        (PORT d[9] (2376:2376:2376) (2777:2777:2777))
        (PORT d[10] (3486:3486:3486) (4078:4078:4078))
        (PORT d[11] (1770:1770:1770) (2014:2014:2014))
        (PORT d[12] (3795:3795:3795) (4355:4355:4355))
        (PORT clk (1325:1325:1325) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (PORT d[0] (1901:1901:1901) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1562:1562:1562) (1857:1857:1857))
        (PORT clk (1315:1315:1315) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1176:1176:1176) (1358:1358:1358))
        (PORT d[1] (1712:1712:1712) (2015:2015:2015))
        (PORT d[2] (1694:1694:1694) (1981:1981:1981))
        (PORT d[3] (1668:1668:1668) (1950:1950:1950))
        (PORT d[4] (1291:1291:1291) (1504:1504:1504))
        (PORT d[5] (1356:1356:1356) (1548:1548:1548))
        (PORT d[6] (1824:1824:1824) (2135:2135:2135))
        (PORT d[7] (1074:1074:1074) (1244:1244:1244))
        (PORT d[8] (1611:1611:1611) (1900:1900:1900))
        (PORT d[9] (1953:1953:1953) (2245:2245:2245))
        (PORT d[10] (1301:1301:1301) (1522:1522:1522))
        (PORT d[11] (1795:1795:1795) (2102:2102:2102))
        (PORT d[12] (1724:1724:1724) (2042:2042:2042))
        (PORT clk (1313:1313:1313) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1502:1502:1502) (1616:1616:1616))
        (PORT clk (1313:1313:1313) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1415:1415:1415))
        (PORT d[0] (1640:1640:1640) (1751:1751:1751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2908:2908:2908))
        (PORT d[1] (2675:2675:2675) (3047:3047:3047))
        (PORT d[2] (3084:3084:3084) (3549:3549:3549))
        (PORT d[3] (2095:2095:2095) (2424:2424:2424))
        (PORT d[4] (3225:3225:3225) (3627:3627:3627))
        (PORT d[5] (2942:2942:2942) (3335:3335:3335))
        (PORT d[6] (1905:1905:1905) (2222:2222:2222))
        (PORT d[7] (1750:1750:1750) (2028:2028:2028))
        (PORT d[8] (2316:2316:2316) (2646:2646:2646))
        (PORT d[9] (1431:1431:1431) (1663:1663:1663))
        (PORT d[10] (2875:2875:2875) (3351:3351:3351))
        (PORT d[11] (2824:2824:2824) (3204:3204:3204))
        (PORT d[12] (3227:3227:3227) (3659:3659:3659))
        (PORT clk (1277:1277:1277) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1304:1304:1304))
        (PORT d[0] (2138:2138:2138) (2458:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1498:1498:1498))
        (PORT clk (1210:1210:1210) (1269:1269:1269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1698:1698:1698))
        (PORT d[1] (1768:1768:1768) (2083:2083:2083))
        (PORT d[2] (1489:1489:1489) (1736:1736:1736))
        (PORT d[3] (1835:1835:1835) (2133:2133:2133))
        (PORT d[4] (1355:1355:1355) (1569:1569:1569))
        (PORT d[5] (1538:1538:1538) (1762:1762:1762))
        (PORT d[6] (1830:1830:1830) (2104:2104:2104))
        (PORT d[7] (1281:1281:1281) (1491:1491:1491))
        (PORT d[8] (1233:1233:1233) (1464:1464:1464))
        (PORT d[9] (1608:1608:1608) (1854:1854:1854))
        (PORT d[10] (1136:1136:1136) (1325:1325:1325))
        (PORT d[11] (1587:1587:1587) (1850:1850:1850))
        (PORT d[12] (1291:1291:1291) (1522:1522:1522))
        (PORT clk (1208:1208:1208) (1267:1267:1267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1600:1600:1600))
        (PORT clk (1208:1208:1208) (1267:1267:1267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1269:1269:1269))
        (PORT d[0] (1539:1539:1539) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1270:1270:1270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2909:2909:2909))
        (PORT d[1] (2130:2130:2130) (2420:2420:2420))
        (PORT d[2] (2711:2711:2711) (3115:3115:3115))
        (PORT d[3] (1525:1525:1525) (1770:1770:1770))
        (PORT d[4] (2668:2668:2668) (2990:2990:2990))
        (PORT d[5] (2441:2441:2441) (2768:2768:2768))
        (PORT d[6] (2306:2306:2306) (2663:2663:2663))
        (PORT d[7] (1588:1588:1588) (1844:1844:1844))
        (PORT d[8] (2250:2250:2250) (2559:2559:2559))
        (PORT d[9] (1899:1899:1899) (2203:2203:2203))
        (PORT d[10] (2728:2728:2728) (3183:3183:3183))
        (PORT d[11] (2291:2291:2291) (2593:2593:2593))
        (PORT d[12] (2631:2631:2631) (2969:2969:2969))
        (PORT clk (1334:1334:1334) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT d[0] (1441:1441:1441) (1647:1647:1647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[11\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1314:1314:1314))
        (PORT datab (799:799:799) (927:927:927))
        (PORT datac (1042:1042:1042) (1209:1209:1209))
        (PORT datad (1959:1959:1959) (2241:2241:2241))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (811:811:811) (948:948:948))
        (PORT clk (1498:1498:1498) (1644:1644:1644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1295:1295:1295))
        (PORT d[1] (801:801:801) (937:937:937))
        (PORT d[2] (1138:1138:1138) (1323:1323:1323))
        (PORT d[3] (1575:1575:1575) (1864:1864:1864))
        (PORT d[4] (1190:1190:1190) (1381:1381:1381))
        (PORT d[5] (1162:1162:1162) (1378:1378:1378))
        (PORT d[6] (1115:1115:1115) (1294:1294:1294))
        (PORT d[7] (811:811:811) (937:937:937))
        (PORT d[8] (854:854:854) (1013:1013:1013))
        (PORT d[9] (1510:1510:1510) (1760:1760:1760))
        (PORT d[10] (1335:1335:1335) (1569:1569:1569))
        (PORT d[11] (820:820:820) (958:958:958))
        (PORT d[12] (794:794:794) (930:930:930))
        (PORT clk (1496:1496:1496) (1642:1642:1642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (804:804:804) (871:871:871))
        (PORT clk (1496:1496:1496) (1642:1642:1642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1644:1644:1644))
        (PORT d[0] (1088:1088:1088) (1164:1164:1164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1645:1645:1645))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1645:1645:1645))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1645:1645:1645))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1046:1046:1046) (1204:1204:1204))
        (PORT d[1] (1792:1792:1792) (2054:2054:2054))
        (PORT d[2] (1119:1119:1119) (1296:1296:1296))
        (PORT d[3] (2304:2304:2304) (2672:2672:2672))
        (PORT d[4] (928:928:928) (1080:1080:1080))
        (PORT d[5] (757:757:757) (884:884:884))
        (PORT d[6] (1438:1438:1438) (1655:1655:1655))
        (PORT d[7] (1470:1470:1470) (1693:1693:1693))
        (PORT d[8] (1217:1217:1217) (1399:1399:1399))
        (PORT d[9] (2073:2073:2073) (2413:2413:2413))
        (PORT d[10] (746:746:746) (871:871:871))
        (PORT d[11] (1073:1073:1073) (1235:1235:1235))
        (PORT d[12] (880:880:880) (1020:1020:1020))
        (PORT clk (1287:1287:1287) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (PORT d[0] (633:633:633) (694:694:694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[11\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (1016:1016:1016))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (630:630:630) (691:691:691))
        (PORT datad (1957:1957:1957) (2237:2237:2237))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (611:611:611) (719:719:719))
        (PORT clk (1332:1332:1332) (1454:1454:1454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (598:598:598) (700:700:700))
        (PORT d[1] (738:738:738) (867:867:867))
        (PORT d[2] (732:732:732) (852:852:852))
        (PORT d[3] (695:695:695) (803:803:803))
        (PORT d[4] (645:645:645) (748:748:748))
        (PORT d[5] (695:695:695) (800:800:800))
        (PORT d[6] (1068:1068:1068) (1241:1241:1241))
        (PORT d[7] (711:711:711) (822:822:822))
        (PORT d[8] (716:716:716) (843:843:843))
        (PORT d[9] (690:690:690) (800:800:800))
        (PORT d[10] (696:696:696) (802:802:802))
        (PORT d[11] (870:870:870) (1005:1005:1005))
        (PORT d[12] (819:819:819) (949:949:949))
        (PORT clk (1330:1330:1330) (1452:1452:1452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (784:784:784) (820:820:820))
        (PORT clk (1330:1330:1330) (1452:1452:1452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1454:1454:1454))
        (PORT d[0] (929:929:929) (967:967:967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (2314:2314:2314))
        (PORT d[1] (2324:2324:2324) (2629:2629:2629))
        (PORT d[2] (966:966:966) (1107:1107:1107))
        (PORT d[3] (1014:1014:1014) (1178:1178:1178))
        (PORT d[4] (2415:2415:2415) (2748:2748:2748))
        (PORT d[5] (1409:1409:1409) (1607:1607:1607))
        (PORT d[6] (1689:1689:1689) (1970:1970:1970))
        (PORT d[7] (1140:1140:1140) (1326:1326:1326))
        (PORT d[8] (2403:2403:2403) (2718:2718:2718))
        (PORT d[9] (2252:2252:2252) (2619:2619:2619))
        (PORT d[10] (2473:2473:2473) (2887:2887:2887))
        (PORT d[11] (2391:2391:2391) (2717:2717:2717))
        (PORT d[12] (2445:2445:2445) (2775:2775:2775))
        (PORT clk (1268:1268:1268) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1296:1296:1296))
        (PORT d[0] (1312:1312:1312) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1726:1726:1726) (2037:2037:2037))
        (PORT clk (1385:1385:1385) (1483:1483:1483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1264:1264:1264))
        (PORT d[1] (1668:1668:1668) (1952:1952:1952))
        (PORT d[2] (1707:1707:1707) (2001:2001:2001))
        (PORT d[3] (1656:1656:1656) (1935:1935:1935))
        (PORT d[4] (1431:1431:1431) (1661:1661:1661))
        (PORT d[5] (1288:1288:1288) (1470:1470:1470))
        (PORT d[6] (1855:1855:1855) (2176:2176:2176))
        (PORT d[7] (1392:1392:1392) (1596:1596:1596))
        (PORT d[8] (1581:1581:1581) (1866:1866:1866))
        (PORT d[9] (1970:1970:1970) (2262:2262:2262))
        (PORT d[10] (1510:1510:1510) (1759:1759:1759))
        (PORT d[11] (1828:1828:1828) (2142:2142:2142))
        (PORT d[12] (1757:1757:1757) (2076:2076:2076))
        (PORT clk (1383:1383:1383) (1481:1481:1481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1305:1305:1305))
        (PORT clk (1383:1383:1383) (1481:1481:1481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1483:1483:1483))
        (PORT d[0] (1473:1473:1473) (1598:1598:1598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2895:2895:2895))
        (PORT d[1] (2853:2853:2853) (3244:3244:3244))
        (PORT d[2] (3234:3234:3234) (3717:3717:3717))
        (PORT d[3] (2275:2275:2275) (2629:2629:2629))
        (PORT d[4] (3411:3411:3411) (3836:3836:3836))
        (PORT d[5] (3369:3369:3369) (3815:3815:3815))
        (PORT d[6] (2111:2111:2111) (2464:2464:2464))
        (PORT d[7] (1933:1933:1933) (2240:2240:2240))
        (PORT d[8] (2300:2300:2300) (2627:2627:2627))
        (PORT d[9] (1398:1398:1398) (1623:1623:1623))
        (PORT d[10] (2732:2732:2732) (3190:3190:3190))
        (PORT d[11] (3034:3034:3034) (3450:3450:3450))
        (PORT d[12] (3291:3291:3291) (3743:3743:3743))
        (PORT clk (1285:1285:1285) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (PORT d[0] (1046:1046:1046) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (588:588:588) (693:693:693))
        (PORT clk (1464:1464:1464) (1589:1589:1589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (763:763:763) (884:884:884))
        (PORT d[1] (574:574:574) (680:680:680))
        (PORT d[2] (602:602:602) (708:708:708))
        (PORT d[3] (1001:1001:1001) (1151:1151:1151))
        (PORT d[4] (544:544:544) (639:639:639))
        (PORT d[5] (728:728:728) (854:854:854))
        (PORT d[6] (907:907:907) (1064:1064:1064))
        (PORT d[7] (1069:1069:1069) (1229:1229:1229))
        (PORT d[8] (1174:1174:1174) (1404:1404:1404))
        (PORT d[9] (670:670:670) (774:774:774))
        (PORT d[10] (722:722:722) (836:836:836))
        (PORT d[11] (898:898:898) (1042:1042:1042))
        (PORT d[12] (1037:1037:1037) (1186:1186:1186))
        (PORT clk (1462:1462:1462) (1587:1587:1587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (719:719:719) (750:750:750))
        (PORT clk (1462:1462:1462) (1587:1587:1587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1589:1589:1589))
        (PORT d[0] (1003:1003:1003) (1043:1043:1043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (2317:2317:2317))
        (PORT d[1] (2141:2141:2141) (2484:2484:2484))
        (PORT d[2] (754:754:754) (861:861:861))
        (PORT d[3] (1205:1205:1205) (1393:1393:1393))
        (PORT d[4] (792:792:792) (896:896:896))
        (PORT d[5] (1599:1599:1599) (1827:1827:1827))
        (PORT d[6] (3230:3230:3230) (3725:3725:3725))
        (PORT d[7] (2847:2847:2847) (3262:3262:3262))
        (PORT d[8] (2599:2599:2599) (2942:2942:2942))
        (PORT d[9] (791:791:791) (908:908:908))
        (PORT d[10] (2821:2821:2821) (3285:3285:3285))
        (PORT d[11] (2908:2908:2908) (3300:3300:3300))
        (PORT d[12] (2807:2807:2807) (3191:3191:3191))
        (PORT clk (1290:1290:1290) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (PORT d[0] (1291:1291:1291) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[11\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1313:1313:1313))
        (PORT datab (1076:1076:1076) (1231:1231:1231))
        (PORT datac (660:660:660) (754:754:754))
        (PORT datad (1958:1958:1958) (2239:2239:2239))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1553:1553:1553) (1848:1848:1848))
        (PORT clk (1299:1299:1299) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (2164:2164:2164))
        (PORT d[1] (1680:1680:1680) (1976:1976:1976))
        (PORT d[2] (1719:1719:1719) (2020:2020:2020))
        (PORT d[3] (1528:1528:1528) (1794:1794:1794))
        (PORT d[4] (1114:1114:1114) (1310:1310:1310))
        (PORT d[5] (1526:1526:1526) (1743:1743:1743))
        (PORT d[6] (1840:1840:1840) (2153:2153:2153))
        (PORT d[7] (1248:1248:1248) (1437:1437:1437))
        (PORT d[8] (1372:1372:1372) (1617:1617:1617))
        (PORT d[9] (1783:1783:1783) (2054:2054:2054))
        (PORT d[10] (1324:1324:1324) (1557:1557:1557))
        (PORT d[11] (1707:1707:1707) (2007:2007:2007))
        (PORT d[12] (1707:1707:1707) (2020:2020:2020))
        (PORT clk (1297:1297:1297) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1367:1367:1367) (1509:1509:1509))
        (PORT clk (1297:1297:1297) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1382:1382:1382))
        (PORT d[0] (1651:1651:1651) (1802:1802:1802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2918:2918:2918))
        (PORT d[1] (2681:2681:2681) (3044:3044:3044))
        (PORT d[2] (2891:2891:2891) (3329:3329:3329))
        (PORT d[3] (2064:2064:2064) (2386:2386:2386))
        (PORT d[4] (3207:3207:3207) (3604:3604:3604))
        (PORT d[5] (2966:2966:2966) (3365:3365:3365))
        (PORT d[6] (1909:1909:1909) (2232:2232:2232))
        (PORT d[7] (1583:1583:1583) (1842:1842:1842))
        (PORT d[8] (2293:2293:2293) (2629:2629:2629))
        (PORT d[9] (2241:2241:2241) (2583:2583:2583))
        (PORT d[10] (3041:3041:3041) (3540:3540:3540))
        (PORT d[11] (2826:2826:2826) (3209:3209:3209))
        (PORT d[12] (3193:3193:3193) (3615:3615:3615))
        (PORT clk (1292:1292:1292) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (PORT d[0] (825:825:825) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[11\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1984:1984:1984) (2273:2273:2273))
        (PORT datab (374:374:374) (439:439:439))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1317:1317:1317) (1475:1475:1475))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1897:1897:1897))
        (PORT clk (1583:1583:1583) (1718:1718:1718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1530:1530:1530))
        (PORT d[1] (1890:1890:1890) (2214:2214:2214))
        (PORT d[2] (1862:1862:1862) (2174:2174:2174))
        (PORT d[3] (1958:1958:1958) (2278:2278:2278))
        (PORT d[4] (1523:1523:1523) (1805:1805:1805))
        (PORT d[5] (1664:1664:1664) (1902:1902:1902))
        (PORT d[6] (1814:1814:1814) (2119:2119:2119))
        (PORT d[7] (1827:1827:1827) (2125:2125:2125))
        (PORT d[8] (1769:1769:1769) (2091:2091:2091))
        (PORT d[9] (2018:2018:2018) (2330:2330:2330))
        (PORT d[10] (1537:1537:1537) (1807:1807:1807))
        (PORT d[11] (2057:2057:2057) (2401:2401:2401))
        (PORT d[12] (1834:1834:1834) (2178:2178:2178))
        (PORT clk (1581:1581:1581) (1716:1716:1716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (2052:2052:2052))
        (PORT clk (1581:1581:1581) (1716:1716:1716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1718:1718:1718))
        (PORT d[0] (1543:1543:1543) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1719:1719:1719))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1719:1719:1719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1719:1719:1719))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1719:1719:1719))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (3216:3216:3216))
        (PORT d[1] (2522:2522:2522) (2915:2915:2915))
        (PORT d[2] (2796:2796:2796) (3212:3212:3212))
        (PORT d[3] (2019:2019:2019) (2359:2359:2359))
        (PORT d[4] (2288:2288:2288) (2603:2603:2603))
        (PORT d[5] (3479:3479:3479) (3963:3963:3963))
        (PORT d[6] (2626:2626:2626) (3065:3065:3065))
        (PORT d[7] (1996:1996:1996) (2318:2318:2318))
        (PORT d[8] (2551:2551:2551) (2927:2927:2927))
        (PORT d[9] (1767:1767:1767) (2062:2062:2062))
        (PORT d[10] (2761:2761:2761) (3236:3236:3236))
        (PORT d[11] (2576:2576:2576) (2914:2914:2914))
        (PORT d[12] (3586:3586:3586) (4085:4085:4085))
        (PORT clk (1334:1334:1334) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1364:1364:1364))
        (PORT d[0] (2017:2017:2017) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (959:959:959) (1130:1130:1130))
        (PORT clk (1262:1262:1262) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (966:966:966) (1118:1118:1118))
        (PORT d[1] (1093:1093:1093) (1275:1275:1275))
        (PORT d[2] (1103:1103:1103) (1273:1273:1273))
        (PORT d[3] (1170:1170:1170) (1345:1345:1345))
        (PORT d[4] (1009:1009:1009) (1166:1166:1166))
        (PORT d[5] (1178:1178:1178) (1350:1350:1350))
        (PORT d[6] (1407:1407:1407) (1622:1622:1622))
        (PORT d[7] (1067:1067:1067) (1226:1226:1226))
        (PORT d[8] (991:991:991) (1199:1199:1199))
        (PORT d[9] (1069:1069:1069) (1234:1234:1234))
        (PORT d[10] (1041:1041:1041) (1216:1216:1216))
        (PORT d[11] (1052:1052:1052) (1214:1214:1214))
        (PORT d[12] (946:946:946) (1103:1103:1103))
        (PORT clk (1260:1260:1260) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1060:1060:1060) (1155:1155:1155))
        (PORT clk (1260:1260:1260) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1361:1361:1361))
        (PORT d[0] (1344:1344:1344) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1978:1978:1978) (2249:2249:2249))
        (PORT d[1] (1971:1971:1971) (2231:2231:2231))
        (PORT d[2] (2348:2348:2348) (2697:2697:2697))
        (PORT d[3] (1691:1691:1691) (1984:1984:1984))
        (PORT d[4] (2059:2059:2059) (2345:2345:2345))
        (PORT d[5] (2026:2026:2026) (2293:2293:2293))
        (PORT d[6] (2258:2258:2258) (2635:2635:2635))
        (PORT d[7] (2289:2289:2289) (2612:2612:2612))
        (PORT d[8] (2069:2069:2069) (2343:2343:2343))
        (PORT d[9] (1882:1882:1882) (2187:2187:2187))
        (PORT d[10] (2293:2293:2293) (2670:2670:2670))
        (PORT d[11] (2041:2041:2041) (2317:2317:2317))
        (PORT d[12] (2321:2321:2321) (2625:2625:2625))
        (PORT clk (1315:1315:1315) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT d[0] (2600:2600:2600) (2948:2948:2948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1288:1288:1288) (1509:1509:1509))
        (PORT clk (1149:1149:1149) (1178:1178:1178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1316:1316:1316) (1551:1551:1551))
        (PORT d[1] (1716:1716:1716) (2024:2024:2024))
        (PORT d[2] (1481:1481:1481) (1729:1729:1729))
        (PORT d[3] (1685:1685:1685) (1962:1962:1962))
        (PORT d[4] (1364:1364:1364) (1577:1577:1577))
        (PORT d[5] (1559:1559:1559) (1791:1791:1791))
        (PORT d[6] (1847:1847:1847) (2123:2123:2123))
        (PORT d[7] (1279:1279:1279) (1487:1487:1487))
        (PORT d[8] (1390:1390:1390) (1642:1642:1642))
        (PORT d[9] (1587:1587:1587) (1823:1823:1823))
        (PORT d[10] (1341:1341:1341) (1567:1567:1567))
        (PORT d[11] (1593:1593:1593) (1853:1853:1853))
        (PORT d[12] (1457:1457:1457) (1706:1706:1706))
        (PORT clk (1147:1147:1147) (1176:1176:1176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1750:1750:1750))
        (PORT clk (1147:1147:1147) (1176:1176:1176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1178:1178:1178))
        (PORT d[0] (1838:1838:1838) (2043:2043:2043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1179:1179:1179))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1179:1179:1179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1179:1179:1179))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1179:1179:1179))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2653:2653:2653))
        (PORT d[1] (2280:2280:2280) (2582:2582:2582))
        (PORT d[2] (2723:2723:2723) (3129:3129:3129))
        (PORT d[3] (1528:1528:1528) (1776:1776:1776))
        (PORT d[4] (2661:2661:2661) (2982:2982:2982))
        (PORT d[5] (2445:2445:2445) (2778:2778:2778))
        (PORT d[6] (2299:2299:2299) (2656:2656:2656))
        (PORT d[7] (1560:1560:1560) (1807:1807:1807))
        (PORT d[8] (2103:2103:2103) (2399:2399:2399))
        (PORT d[9] (1873:1873:1873) (2174:2174:2174))
        (PORT d[10] (2725:2725:2725) (3173:3173:3173))
        (PORT d[11] (2295:2295:2295) (2598:2598:2598))
        (PORT d[12] (2768:2768:2768) (3125:3125:3125))
        (PORT clk (1338:1338:1338) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (PORT d[0] (1249:1249:1249) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[11\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1315:1315:1315))
        (PORT datab (792:792:792) (911:911:911))
        (PORT datac (1525:1525:1525) (1749:1749:1749))
        (PORT datad (1959:1959:1959) (2241:2241:2241))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (844:844:844) (1006:1006:1006))
        (PORT clk (1216:1216:1216) (1297:1297:1297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1426:1426:1426))
        (PORT d[1] (1402:1402:1402) (1612:1612:1612))
        (PORT d[2] (1308:1308:1308) (1509:1509:1509))
        (PORT d[3] (1343:1343:1343) (1536:1536:1536))
        (PORT d[4] (1246:1246:1246) (1428:1428:1428))
        (PORT d[5] (1374:1374:1374) (1572:1572:1572))
        (PORT d[6] (1372:1372:1372) (1578:1578:1578))
        (PORT d[7] (1407:1407:1407) (1607:1607:1607))
        (PORT d[8] (1041:1041:1041) (1206:1206:1206))
        (PORT d[9] (1284:1284:1284) (1486:1486:1486))
        (PORT d[10] (1046:1046:1046) (1211:1211:1211))
        (PORT d[11] (1353:1353:1353) (1559:1559:1559))
        (PORT d[12] (1107:1107:1107) (1294:1294:1294))
        (PORT clk (1214:1214:1214) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1083:1083:1083) (1175:1175:1175))
        (PORT clk (1214:1214:1214) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1297:1297:1297))
        (PORT d[0] (1367:1367:1367) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (2020:2020:2020))
        (PORT d[1] (1759:1759:1759) (1987:1987:1987))
        (PORT d[2] (2353:2353:2353) (2706:2706:2706))
        (PORT d[3] (1439:1439:1439) (1686:1686:1686))
        (PORT d[4] (1854:1854:1854) (2111:2111:2111))
        (PORT d[5] (1821:1821:1821) (2056:2056:2056))
        (PORT d[6] (2235:2235:2235) (2608:2608:2608))
        (PORT d[7] (2078:2078:2078) (2369:2369:2369))
        (PORT d[8] (1849:1849:1849) (2086:2086:2086))
        (PORT d[9] (1745:1745:1745) (2012:2012:2012))
        (PORT d[10] (2396:2396:2396) (2784:2784:2784))
        (PORT d[11] (1824:1824:1824) (2061:2061:2061))
        (PORT d[12] (1884:1884:1884) (2120:2120:2120))
        (PORT clk (1330:1330:1330) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1360:1360:1360))
        (PORT d[0] (992:992:992) (1090:1090:1090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[11\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1443:1443:1443))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (738:738:738) (851:851:851))
        (PORT datad (1958:1958:1958) (2238:2238:2238))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[11\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1762:1762:1762) (2007:2007:2007))
        (PORT datab (180:180:180) (217:217:217))
        (PORT datac (1370:1370:1370) (1567:1567:1567))
        (PORT datad (266:266:266) (301:301:301))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1344:1344:1344))
        (PORT clk (1424:1424:1424) (1546:1546:1546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1525:1525:1525))
        (PORT d[1] (1568:1568:1568) (1868:1868:1868))
        (PORT d[2] (1312:1312:1312) (1537:1537:1537))
        (PORT d[3] (1574:1574:1574) (1853:1853:1853))
        (PORT d[4] (1186:1186:1186) (1370:1370:1370))
        (PORT d[5] (1378:1378:1378) (1580:1580:1580))
        (PORT d[6] (1427:1427:1427) (1685:1685:1685))
        (PORT d[7] (1251:1251:1251) (1431:1431:1431))
        (PORT d[8] (1512:1512:1512) (1761:1761:1761))
        (PORT d[9] (1492:1492:1492) (1727:1727:1727))
        (PORT d[10] (1309:1309:1309) (1525:1525:1525))
        (PORT d[11] (1290:1290:1290) (1501:1501:1501))
        (PORT d[12] (1511:1511:1511) (1788:1788:1788))
        (PORT clk (1422:1422:1422) (1544:1544:1544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1005:1005:1005) (1105:1105:1105))
        (PORT clk (1422:1422:1422) (1544:1544:1544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1546:1546:1546))
        (PORT d[0] (1289:1289:1289) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1221:1221:1221))
        (PORT d[1] (1428:1428:1428) (1638:1638:1638))
        (PORT d[2] (1124:1124:1124) (1298:1298:1298))
        (PORT d[3] (1790:1790:1790) (2092:2092:2092))
        (PORT d[4] (2087:2087:2087) (2389:2389:2389))
        (PORT d[5] (1983:1983:1983) (2251:2251:2251))
        (PORT d[6] (1801:1801:1801) (2076:2076:2076))
        (PORT d[7] (1898:1898:1898) (2159:2159:2159))
        (PORT d[8] (1037:1037:1037) (1194:1194:1194))
        (PORT d[9] (1699:1699:1699) (1984:1984:1984))
        (PORT d[10] (1147:1147:1147) (1333:1333:1333))
        (PORT d[11] (1648:1648:1648) (1871:1871:1871))
        (PORT d[12] (1816:1816:1816) (2071:2071:2071))
        (PORT clk (1334:1334:1334) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT d[0] (1037:1037:1037) (1143:1143:1143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1903:1903:1903))
        (PORT clk (1707:1707:1707) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1639:1639:1639))
        (PORT d[1] (1209:1209:1209) (1437:1437:1437))
        (PORT d[2] (1421:1421:1421) (1641:1641:1641))
        (PORT d[3] (1801:1801:1801) (2086:2086:2086))
        (PORT d[4] (1430:1430:1430) (1659:1659:1659))
        (PORT d[5] (1249:1249:1249) (1459:1459:1459))
        (PORT d[6] (1831:1831:1831) (2131:2131:2131))
        (PORT d[7] (1573:1573:1573) (1841:1841:1841))
        (PORT d[8] (1567:1567:1567) (1856:1856:1856))
        (PORT d[9] (1611:1611:1611) (1861:1861:1861))
        (PORT d[10] (1663:1663:1663) (1916:1916:1916))
        (PORT d[11] (1984:1984:1984) (2275:2275:2275))
        (PORT d[12] (1822:1822:1822) (2157:2157:2157))
        (PORT clk (1705:1705:1705) (1873:1873:1873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1226:1226:1226) (1344:1344:1344))
        (PORT clk (1705:1705:1705) (1873:1873:1873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1875:1875:1875))
        (PORT d[0] (1510:1510:1510) (1637:1637:1637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1876:1876:1876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (3320:3320:3320))
        (PORT d[1] (1645:1645:1645) (1870:1870:1870))
        (PORT d[2] (1750:1750:1750) (1984:1984:1984))
        (PORT d[3] (2034:2034:2034) (2374:2374:2374))
        (PORT d[4] (1736:1736:1736) (1975:1975:1975))
        (PORT d[5] (3414:3414:3414) (3917:3917:3917))
        (PORT d[6] (2348:2348:2348) (2723:2723:2723))
        (PORT d[7] (1594:1594:1594) (1856:1856:1856))
        (PORT d[8] (3067:3067:3067) (3534:3534:3534))
        (PORT d[9] (2382:2382:2382) (2780:2780:2780))
        (PORT d[10] (3337:3337:3337) (3910:3910:3910))
        (PORT d[11] (1734:1734:1734) (1967:1967:1967))
        (PORT d[12] (3767:3767:3767) (4316:4316:4316))
        (PORT clk (1322:1322:1322) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (PORT d[0] (1344:1344:1344) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1883:1883:1883))
        (PORT clk (1527:1527:1527) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1513:1513:1513))
        (PORT d[1] (1453:1453:1453) (1713:1713:1713))
        (PORT d[2] (1770:1770:1770) (2085:2085:2085))
        (PORT d[3] (1939:1939:1939) (2260:2260:2260))
        (PORT d[4] (1676:1676:1676) (1959:1959:1959))
        (PORT d[5] (1658:1658:1658) (1890:1890:1890))
        (PORT d[6] (1622:1622:1622) (1887:1887:1887))
        (PORT d[7] (1623:1623:1623) (1901:1901:1901))
        (PORT d[8] (1827:1827:1827) (2155:2155:2155))
        (PORT d[9] (1769:1769:1769) (2042:2042:2042))
        (PORT d[10] (1709:1709:1709) (1994:1994:1994))
        (PORT d[11] (1934:1934:1934) (2273:2273:2273))
        (PORT d[12] (1778:1778:1778) (2099:2099:2099))
        (PORT clk (1525:1525:1525) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1866:1866:1866))
        (PORT clk (1525:1525:1525) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1666:1666:1666))
        (PORT d[0] (2028:2028:2028) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (3423:3423:3423))
        (PORT d[1] (2120:2120:2120) (2450:2450:2450))
        (PORT d[2] (2807:2807:2807) (3229:3229:3229))
        (PORT d[3] (2246:2246:2246) (2621:2621:2621))
        (PORT d[4] (2503:2503:2503) (2858:2858:2858))
        (PORT d[5] (3660:3660:3660) (4169:4169:4169))
        (PORT d[6] (2644:2644:2644) (3084:3084:3084))
        (PORT d[7] (2193:2193:2193) (2549:2549:2549))
        (PORT d[8] (2522:2522:2522) (2889:2889:2889))
        (PORT d[9] (1958:1958:1958) (2285:2285:2285))
        (PORT d[10] (3300:3300:3300) (3860:3860:3860))
        (PORT d[11] (2603:2603:2603) (2946:2946:2946))
        (PORT d[12] (3771:3771:3771) (4300:4300:4300))
        (PORT clk (1342:1342:1342) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1370:1370:1370))
        (PORT d[0] (1648:1648:1648) (1863:1863:1863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (2087:2087:2087))
        (PORT clk (1577:1577:1577) (1711:1711:1711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1455:1455:1455) (1691:1691:1691))
        (PORT d[1] (1692:1692:1692) (1983:1983:1983))
        (PORT d[2] (1949:1949:1949) (2286:2286:2286))
        (PORT d[3] (1811:1811:1811) (2102:2102:2102))
        (PORT d[4] (1537:1537:1537) (1820:1820:1820))
        (PORT d[5] (1511:1511:1511) (1751:1751:1751))
        (PORT d[6] (1810:1810:1810) (2116:2116:2116))
        (PORT d[7] (1644:1644:1644) (1930:1930:1930))
        (PORT d[8] (1613:1613:1613) (1917:1917:1917))
        (PORT d[9] (1869:1869:1869) (2162:2162:2162))
        (PORT d[10] (1698:1698:1698) (1984:1984:1984))
        (PORT d[11] (2238:2238:2238) (2622:2622:2622))
        (PORT d[12] (1829:1829:1829) (2167:2167:2167))
        (PORT clk (1575:1575:1575) (1709:1709:1709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1661:1661:1661))
        (PORT clk (1575:1575:1575) (1709:1709:1709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1711:1711:1711))
        (PORT d[0] (1547:1547:1547) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1712:1712:1712))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1712:1712:1712))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1712:1712:1712))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (3211:3211:3211))
        (PORT d[1] (2516:2516:2516) (2910:2910:2910))
        (PORT d[2] (2617:2617:2617) (3007:3007:3007))
        (PORT d[3] (2018:2018:2018) (2358:2358:2358))
        (PORT d[4] (2424:2424:2424) (2757:2757:2757))
        (PORT d[5] (3472:3472:3472) (3955:3955:3955))
        (PORT d[6] (2452:2452:2452) (2862:2862:2862))
        (PORT d[7] (1995:1995:1995) (2317:2317:2317))
        (PORT d[8] (2715:2715:2715) (3116:3116:3116))
        (PORT d[9] (1756:1756:1756) (2048:2048:2048))
        (PORT d[10] (2946:2946:2946) (3450:3450:3450))
        (PORT d[11] (2413:2413:2413) (2728:2728:2728))
        (PORT d[12] (3441:3441:3441) (3916:3916:3916))
        (PORT clk (1334:1334:1334) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT d[0] (1973:1973:1973) (2208:2208:2208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[11\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1502:1502:1502))
        (PORT datab (1367:1367:1367) (1574:1574:1574))
        (PORT datac (1104:1104:1104) (1292:1292:1292))
        (PORT datad (1041:1041:1041) (1191:1191:1191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[11\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1983:1983:1983) (2272:2272:2272))
        (PORT datab (735:735:735) (841:841:841))
        (PORT datac (1176:1176:1176) (1345:1345:1345))
        (PORT datad (666:666:666) (766:766:766))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (472:472:472))
        (PORT datab (279:279:279) (322:322:322))
        (PORT datac (417:417:417) (474:474:474))
        (PORT datad (1748:1748:1748) (1980:1980:1980))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (907:907:907) (1040:1040:1040))
        (PORT datac (832:832:832) (945:945:945))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (668:668:668) (791:791:791))
        (PORT datad (1271:1271:1271) (1494:1494:1494))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (574:574:574) (660:660:660))
        (PORT clk (1401:1401:1401) (1530:1530:1530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (593:593:593) (696:696:696))
        (PORT d[1] (570:570:570) (676:676:676))
        (PORT d[2] (746:746:746) (872:872:872))
        (PORT d[3] (859:859:859) (994:994:994))
        (PORT d[4] (535:535:535) (635:635:635))
        (PORT d[5] (699:699:699) (816:816:816))
        (PORT d[6] (882:882:882) (1029:1029:1029))
        (PORT d[7] (1060:1060:1060) (1216:1216:1216))
        (PORT d[8] (1416:1416:1416) (1629:1629:1629))
        (PORT d[9] (567:567:567) (665:665:665))
        (PORT d[10] (711:711:711) (821:821:821))
        (PORT d[11] (897:897:897) (1041:1041:1041))
        (PORT d[12] (1057:1057:1057) (1213:1213:1213))
        (PORT clk (1399:1399:1399) (1528:1528:1528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (718:718:718) (760:760:760))
        (PORT clk (1399:1399:1399) (1528:1528:1528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1530:1530:1530))
        (PORT d[0] (1002:1002:1002) (1053:1053:1053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2316:2316:2316))
        (PORT d[1] (2135:2135:2135) (2468:2468:2468))
        (PORT d[2] (775:775:775) (887:887:887))
        (PORT d[3] (1202:1202:1202) (1393:1393:1393))
        (PORT d[4] (2595:2595:2595) (2955:2955:2955))
        (PORT d[5] (1601:1601:1601) (1832:1832:1832))
        (PORT d[6] (3217:3217:3217) (3707:3707:3707))
        (PORT d[7] (1212:1212:1212) (1411:1411:1411))
        (PORT d[8] (2611:2611:2611) (2961:2961:2961))
        (PORT d[9] (802:802:802) (920:920:920))
        (PORT d[10] (2667:2667:2667) (3116:3116:3116))
        (PORT d[11] (2549:2549:2549) (2892:2892:2892))
        (PORT d[12] (2633:2633:2633) (2989:2989:2989))
        (PORT clk (1283:1283:1283) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1310:1310:1310))
        (PORT d[0] (1466:1466:1466) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1569:1569:1569) (1850:1850:1850))
        (PORT clk (1324:1324:1324) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1112:1112:1112) (1286:1286:1286))
        (PORT d[1] (1661:1661:1661) (1944:1944:1944))
        (PORT d[2] (1556:1556:1556) (1833:1833:1833))
        (PORT d[3] (1637:1637:1637) (1908:1908:1908))
        (PORT d[4] (1453:1453:1453) (1691:1691:1691))
        (PORT d[5] (1327:1327:1327) (1513:1513:1513))
        (PORT d[6] (1862:1862:1862) (2183:2183:2183))
        (PORT d[7] (1237:1237:1237) (1427:1427:1427))
        (PORT d[8] (1440:1440:1440) (1710:1710:1710))
        (PORT d[9] (1650:1650:1650) (1908:1908:1908))
        (PORT d[10] (1522:1522:1522) (1778:1778:1778))
        (PORT d[11] (1870:1870:1870) (2201:2201:2201))
        (PORT d[12] (1779:1779:1779) (2102:2102:2102))
        (PORT clk (1322:1322:1322) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1640:1640:1640))
        (PORT clk (1322:1322:1322) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1413:1413:1413))
        (PORT d[0] (1661:1661:1661) (1777:1777:1777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2762:2762:2762))
        (PORT d[1] (2842:2842:2842) (3272:3272:3272))
        (PORT d[2] (3247:3247:3247) (3732:3732:3732))
        (PORT d[3] (2282:2282:2282) (2638:2638:2638))
        (PORT d[4] (3232:3232:3232) (3694:3694:3694))
        (PORT d[5] (1355:1355:1355) (1597:1597:1597))
        (PORT d[6] (2099:2099:2099) (2445:2445:2445))
        (PORT d[7] (1949:1949:1949) (2262:2262:2262))
        (PORT d[8] (2336:2336:2336) (2673:2673:2673))
        (PORT d[9] (1240:1240:1240) (1443:1443:1443))
        (PORT d[10] (2515:2515:2515) (2923:2923:2923))
        (PORT d[11] (3218:3218:3218) (3665:3665:3665))
        (PORT d[12] (3280:3280:3280) (3729:3729:3729))
        (PORT clk (1292:1292:1292) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (PORT d[0] (1341:1341:1341) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[4\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1588:1588:1588))
        (PORT datab (694:694:694) (797:797:797))
        (PORT datac (844:844:844) (977:977:977))
        (PORT datad (1751:1751:1751) (1983:1983:1983))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1769:1769:1769))
        (PORT clk (1244:1244:1244) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1716:1716:1716) (1927:1927:1927))
        (PORT d[1] (1698:1698:1698) (1998:1998:1998))
        (PORT d[2] (1528:1528:1528) (1796:1796:1796))
        (PORT d[3] (1675:1675:1675) (1951:1951:1951))
        (PORT d[4] (1155:1155:1155) (1359:1359:1359))
        (PORT d[5] (1692:1692:1692) (1944:1944:1944))
        (PORT d[6] (1793:1793:1793) (2067:2067:2067))
        (PORT d[7] (1431:1431:1431) (1658:1658:1658))
        (PORT d[8] (1206:1206:1206) (1432:1432:1432))
        (PORT d[9] (1598:1598:1598) (1839:1839:1839))
        (PORT d[10] (1133:1133:1133) (1336:1336:1336))
        (PORT d[11] (1900:1900:1900) (2198:2198:2198))
        (PORT d[12] (1546:1546:1546) (1828:1828:1828))
        (PORT clk (1242:1242:1242) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1536:1536:1536))
        (PORT clk (1242:1242:1242) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1319:1319:1319))
        (PORT d[0] (1527:1527:1527) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2722:2722:2722))
        (PORT d[1] (2499:2499:2499) (2835:2835:2835))
        (PORT d[2] (2716:2716:2716) (3129:3129:3129))
        (PORT d[3] (1876:1876:1876) (2171:2171:2171))
        (PORT d[4] (3025:3025:3025) (3396:3396:3396))
        (PORT d[5] (2784:2784:2784) (3159:3159:3159))
        (PORT d[6] (1889:1889:1889) (2202:2202:2202))
        (PORT d[7] (1564:1564:1564) (1816:1816:1816))
        (PORT d[8] (2285:2285:2285) (2613:2613:2613))
        (PORT d[9] (2069:2069:2069) (2392:2392:2392))
        (PORT d[10] (3097:3097:3097) (3597:3597:3597))
        (PORT d[11] (2681:2681:2681) (3047:3047:3047))
        (PORT d[12] (2985:2985:2985) (3375:3375:3375))
        (PORT clk (1314:1314:1314) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (PORT d[0] (1238:1238:1238) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1783:1783:1783))
        (PORT clk (1232:1232:1232) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (1959:1959:1959))
        (PORT d[1] (1599:1599:1599) (1893:1893:1893))
        (PORT d[2] (1495:1495:1495) (1744:1744:1744))
        (PORT d[3] (1692:1692:1692) (1981:1981:1981))
        (PORT d[4] (1360:1360:1360) (1580:1580:1580))
        (PORT d[5] (1553:1553:1553) (1791:1791:1791))
        (PORT d[6] (1771:1771:1771) (2038:2038:2038))
        (PORT d[7] (1254:1254:1254) (1456:1456:1456))
        (PORT d[8] (1195:1195:1195) (1422:1422:1422))
        (PORT d[9] (1597:1597:1597) (1843:1843:1843))
        (PORT d[10] (1139:1139:1139) (1334:1334:1334))
        (PORT d[11] (1893:1893:1893) (2191:2191:2191))
        (PORT d[12] (1562:1562:1562) (1845:1845:1845))
        (PORT clk (1230:1230:1230) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1544:1544:1544))
        (PORT clk (1230:1230:1230) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1304:1304:1304))
        (PORT d[0] (1539:1539:1539) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1305:1305:1305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2698:2698:2698))
        (PORT d[1] (2319:2319:2319) (2640:2640:2640))
        (PORT d[2] (2718:2718:2718) (3132:3132:3132))
        (PORT d[3] (1720:1720:1720) (1995:1995:1995))
        (PORT d[4] (2860:2860:2860) (3209:3209:3209))
        (PORT d[5] (2615:2615:2615) (2964:2964:2964))
        (PORT d[6] (1909:1909:1909) (2230:2230:2230))
        (PORT d[7] (1552:1552:1552) (1806:1806:1806))
        (PORT d[8] (2292:2292:2292) (2616:2616:2616))
        (PORT d[9] (2050:2050:2050) (2371:2371:2371))
        (PORT d[10] (3080:3080:3080) (3577:3577:3577))
        (PORT d[11] (2467:2467:2467) (2794:2794:2794))
        (PORT d[12] (2837:2837:2837) (3210:3210:3210))
        (PORT clk (1324:1324:1324) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (PORT d[0] (1533:1533:1533) (1746:1746:1746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[4\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (1347:1347:1347) (1549:1549:1549))
        (PORT datac (1370:1370:1370) (1567:1567:1567))
        (PORT datad (1322:1322:1322) (1540:1540:1540))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1466:1466:1466))
        (PORT clk (1675:1675:1675) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1250:1250:1250) (1435:1435:1435))
        (PORT d[1] (1377:1377:1377) (1629:1629:1629))
        (PORT d[2] (1256:1256:1256) (1453:1453:1453))
        (PORT d[3] (1626:1626:1626) (1886:1886:1886))
        (PORT d[4] (1258:1258:1258) (1464:1464:1464))
        (PORT d[5] (1363:1363:1363) (1566:1566:1566))
        (PORT d[6] (1643:1643:1643) (1918:1918:1918))
        (PORT d[7] (1724:1724:1724) (2010:2010:2010))
        (PORT d[8] (1392:1392:1392) (1665:1665:1665))
        (PORT d[9] (1447:1447:1447) (1683:1683:1683))
        (PORT d[10] (1470:1470:1470) (1692:1692:1692))
        (PORT d[11] (1804:1804:1804) (2071:2071:2071))
        (PORT d[12] (1733:1733:1733) (2054:2054:2054))
        (PORT clk (1673:1673:1673) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1613:1613:1613))
        (PORT clk (1673:1673:1673) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1836:1836:1836))
        (PORT d[0] (1733:1733:1733) (1890:1890:1890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2796:2796:2796))
        (PORT d[1] (1886:1886:1886) (2159:2159:2159))
        (PORT d[2] (1715:1715:1715) (1951:1951:1951))
        (PORT d[3] (2189:2189:2189) (2558:2558:2558))
        (PORT d[4] (1929:1929:1929) (2192:2192:2192))
        (PORT d[5] (3604:3604:3604) (4132:4132:4132))
        (PORT d[6] (2534:2534:2534) (2939:2939:2939))
        (PORT d[7] (1572:1572:1572) (1824:1824:1824))
        (PORT d[8] (3238:3238:3238) (3733:3733:3733))
        (PORT d[9] (2394:2394:2394) (2806:2806:2806))
        (PORT d[10] (3519:3519:3519) (4119:4119:4119))
        (PORT d[11] (1331:1331:1331) (1515:1515:1515))
        (PORT d[12] (3993:3993:3993) (4578:4578:4578))
        (PORT clk (1325:1325:1325) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1355:1355:1355))
        (PORT d[0] (1914:1914:1914) (2193:2193:2193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1410:1410:1410) (1669:1669:1669))
        (PORT clk (1780:1780:1780) (1976:1976:1976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2467:2467:2467))
        (PORT d[1] (1787:1787:1787) (2109:2109:2109))
        (PORT d[2] (1636:1636:1636) (1930:1930:1930))
        (PORT d[3] (1936:1936:1936) (2280:2280:2280))
        (PORT d[4] (1385:1385:1385) (1637:1637:1637))
        (PORT d[5] (2035:2035:2035) (2362:2362:2362))
        (PORT d[6] (2101:2101:2101) (2470:2470:2470))
        (PORT d[7] (2197:2197:2197) (2535:2535:2535))
        (PORT d[8] (1714:1714:1714) (2054:2054:2054))
        (PORT d[9] (2041:2041:2041) (2363:2363:2363))
        (PORT d[10] (1370:1370:1370) (1617:1617:1617))
        (PORT d[11] (1760:1760:1760) (2080:2080:2080))
        (PORT d[12] (1638:1638:1638) (1943:1943:1943))
        (PORT clk (1778:1778:1778) (1974:1974:1974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1271:1271:1271) (1422:1422:1422))
        (PORT clk (1778:1778:1778) (1974:1974:1974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1976:1976:1976))
        (PORT d[0] (1554:1554:1554) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1977:1977:1977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3143:3143:3143) (3618:3618:3618))
        (PORT d[1] (2761:2761:2761) (3174:3174:3174))
        (PORT d[2] (2807:2807:2807) (3247:3247:3247))
        (PORT d[3] (2281:2281:2281) (2680:2680:2680))
        (PORT d[4] (2967:2967:2967) (3416:3416:3416))
        (PORT d[5] (4043:4043:4043) (4638:4638:4638))
        (PORT d[6] (2257:2257:2257) (2625:2625:2625))
        (PORT d[7] (2481:2481:2481) (2861:2861:2861))
        (PORT d[8] (3060:3060:3060) (3483:3483:3483))
        (PORT d[9] (2800:2800:2800) (3247:3247:3247))
        (PORT d[10] (2560:2560:2560) (2968:2968:2968))
        (PORT d[11] (2510:2510:2510) (2878:2878:2878))
        (PORT d[12] (3330:3330:3330) (3785:3785:3785))
        (PORT clk (1277:1277:1277) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1302:1302:1302))
        (PORT d[0] (2691:2691:2691) (3060:3060:3060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1642:1642:1642))
        (PORT clk (1395:1395:1395) (1499:1499:1499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1876:1876:1876))
        (PORT d[1] (1467:1467:1467) (1718:1718:1718))
        (PORT d[2] (1902:1902:1902) (2218:2218:2218))
        (PORT d[3] (1780:1780:1780) (2083:2083:2083))
        (PORT d[4] (1466:1466:1466) (1724:1724:1724))
        (PORT d[5] (1665:1665:1665) (1908:1908:1908))
        (PORT d[6] (1664:1664:1664) (1949:1949:1949))
        (PORT d[7] (1591:1591:1591) (1853:1853:1853))
        (PORT d[8] (1440:1440:1440) (1708:1708:1708))
        (PORT d[9] (1843:1843:1843) (2131:2131:2131))
        (PORT d[10] (1491:1491:1491) (1741:1741:1741))
        (PORT d[11] (1890:1890:1890) (2222:2222:2222))
        (PORT d[12] (1793:1793:1793) (2120:2120:2120))
        (PORT clk (1393:1393:1393) (1497:1497:1497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1580:1580:1580))
        (PORT clk (1393:1393:1393) (1497:1497:1497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1499:1499:1499))
        (PORT d[0] (1505:1505:1505) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2967:2967:2967) (3417:3417:3417))
        (PORT d[1] (2343:2343:2343) (2709:2709:2709))
        (PORT d[2] (3164:3164:3164) (3636:3636:3636))
        (PORT d[3] (1614:1614:1614) (1884:1884:1884))
        (PORT d[4] (2837:2837:2837) (3235:3235:3235))
        (PORT d[5] (4017:4017:4017) (4576:4576:4576))
        (PORT d[6] (3006:3006:3006) (3501:3501:3501))
        (PORT d[7] (2560:2560:2560) (2967:2967:2967))
        (PORT d[8] (2512:2512:2512) (2878:2878:2878))
        (PORT d[9] (1215:1215:1215) (1412:1412:1412))
        (PORT d[10] (3511:3511:3511) (4105:4105:4105))
        (PORT d[11] (2959:2959:2959) (3354:3354:3354))
        (PORT d[12] (3937:3937:3937) (4480:4480:4480))
        (PORT clk (1331:1331:1331) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (PORT d[0] (2183:2183:2183) (2460:2460:2460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1275:1275:1275))
        (PORT clk (1575:1575:1575) (1732:1732:1732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1219:1219:1219))
        (PORT d[1] (1561:1561:1561) (1836:1836:1836))
        (PORT d[2] (1074:1074:1074) (1243:1243:1243))
        (PORT d[3] (1260:1260:1260) (1464:1464:1464))
        (PORT d[4] (1078:1078:1078) (1255:1255:1255))
        (PORT d[5] (1231:1231:1231) (1436:1436:1436))
        (PORT d[6] (1233:1233:1233) (1430:1430:1430))
        (PORT d[7] (1588:1588:1588) (1865:1865:1865))
        (PORT d[8] (1394:1394:1394) (1668:1668:1668))
        (PORT d[9] (1348:1348:1348) (1548:1548:1548))
        (PORT d[10] (1283:1283:1283) (1479:1479:1479))
        (PORT d[11] (1608:1608:1608) (1848:1848:1848))
        (PORT d[12] (1813:1813:1813) (2142:2142:2142))
        (PORT clk (1573:1573:1573) (1730:1730:1730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (947:947:947) (1046:1046:1046))
        (PORT clk (1573:1573:1573) (1730:1730:1730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1732:1732:1732))
        (PORT d[0] (1231:1231:1231) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1733:1733:1733))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1733:1733:1733))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1733:1733:1733))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2580:2580:2580))
        (PORT d[1] (2081:2081:2081) (2384:2384:2384))
        (PORT d[2] (1093:1093:1093) (1248:1248:1248))
        (PORT d[3] (1269:1269:1269) (1498:1498:1498))
        (PORT d[4] (1157:1157:1157) (1320:1320:1320))
        (PORT d[5] (946:946:946) (1117:1117:1117))
        (PORT d[6] (2180:2180:2180) (2545:2545:2545))
        (PORT d[7] (1406:1406:1406) (1636:1636:1636))
        (PORT d[8] (3606:3606:3606) (4163:4163:4163))
        (PORT d[9] (1192:1192:1192) (1374:1374:1374))
        (PORT d[10] (3725:3725:3725) (4357:4357:4357))
        (PORT d[11] (2220:2220:2220) (2525:2525:2525))
        (PORT d[12] (3998:3998:3998) (4586:4586:4586))
        (PORT clk (1331:1331:1331) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (PORT d[0] (1294:1294:1294) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[4\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (1122:1122:1122))
        (PORT datab (1364:1364:1364) (1567:1567:1567))
        (PORT datac (1144:1144:1144) (1337:1337:1337))
        (PORT datad (955:955:955) (1097:1097:1097))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[4\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1147:1147:1147) (1334:1334:1334))
        (PORT datab (971:971:971) (1126:1126:1126))
        (PORT datac (1279:1279:1279) (1436:1436:1436))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[4\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1316:1316:1316))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (694:694:694) (781:781:781))
        (PORT datad (1960:1960:1960) (2242:2242:2242))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1670:1670:1670))
        (PORT clk (1840:1840:1840) (2047:2047:2047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2663:2663:2663))
        (PORT d[1] (1588:1588:1588) (1890:1890:1890))
        (PORT d[2] (1817:1817:1817) (2137:2137:2137))
        (PORT d[3] (1947:1947:1947) (2300:2300:2300))
        (PORT d[4] (1532:1532:1532) (1793:1793:1793))
        (PORT d[5] (2030:2030:2030) (2366:2366:2366))
        (PORT d[6] (1861:1861:1861) (2202:2202:2202))
        (PORT d[7] (2148:2148:2148) (2522:2522:2522))
        (PORT d[8] (1645:1645:1645) (1976:1976:1976))
        (PORT d[9] (2204:2204:2204) (2545:2545:2545))
        (PORT d[10] (1368:1368:1368) (1607:1607:1607))
        (PORT d[11] (1790:1790:1790) (2112:2112:2112))
        (PORT d[12] (1816:1816:1816) (2147:2147:2147))
        (PORT clk (1838:1838:1838) (2045:2045:2045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1310:1310:1310) (1464:1464:1464))
        (PORT clk (1838:1838:1838) (2045:2045:2045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (2047:2047:2047))
        (PORT d[0] (1594:1594:1594) (1757:1757:1757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (2048:2048:2048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3295:3295:3295) (3773:3773:3773))
        (PORT d[1] (2946:2946:2946) (3387:3387:3387))
        (PORT d[2] (2636:2636:2636) (3057:3057:3057))
        (PORT d[3] (2288:2288:2288) (2689:2689:2689))
        (PORT d[4] (3144:3144:3144) (3619:3619:3619))
        (PORT d[5] (3874:3874:3874) (4448:4448:4448))
        (PORT d[6] (2423:2423:2423) (2812:2812:2812))
        (PORT d[7] (2655:2655:2655) (3057:3057:3057))
        (PORT d[8] (3248:3248:3248) (3701:3701:3701))
        (PORT d[9] (2819:2819:2819) (3268:3268:3268))
        (PORT d[10] (2757:2757:2757) (3195:3195:3195))
        (PORT d[11] (2817:2817:2817) (3225:3225:3225))
        (PORT d[12] (3361:3361:3361) (3820:3820:3820))
        (PORT clk (1256:1256:1256) (1282:1282:1282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1282:1282:1282))
        (PORT d[0] (1886:1886:1886) (2163:2163:2163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1437:1437:1437) (1689:1689:1689))
        (PORT clk (1781:1781:1781) (1973:1973:1973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2493:2493:2493))
        (PORT d[1] (1657:1657:1657) (1972:1972:1972))
        (PORT d[2] (1439:1439:1439) (1700:1700:1700))
        (PORT d[3] (1941:1941:1941) (2288:2288:2288))
        (PORT d[4] (1357:1357:1357) (1597:1597:1597))
        (PORT d[5] (2205:2205:2205) (2558:2558:2558))
        (PORT d[6] (2278:2278:2278) (2669:2669:2669))
        (PORT d[7] (2173:2173:2173) (2506:2506:2506))
        (PORT d[8] (1903:1903:1903) (2272:2272:2272))
        (PORT d[9] (1875:1875:1875) (2170:2170:2170))
        (PORT d[10] (1592:1592:1592) (1871:1871:1871))
        (PORT d[11] (1759:1759:1759) (2076:2076:2076))
        (PORT d[12] (1454:1454:1454) (1733:1733:1733))
        (PORT clk (1779:1779:1779) (1971:1971:1971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1609:1609:1609))
        (PORT clk (1779:1779:1779) (1971:1971:1971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1973:1973:1973))
        (PORT d[0] (2042:2042:2042) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1974:1974:1974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (3215:3215:3215))
        (PORT d[1] (2547:2547:2547) (2930:2930:2930))
        (PORT d[2] (2827:2827:2827) (3272:3272:3272))
        (PORT d[3] (2280:2280:2280) (2678:2678:2678))
        (PORT d[4] (2780:2780:2780) (3202:3202:3202))
        (PORT d[5] (1778:1778:1778) (2089:2089:2089))
        (PORT d[6] (2999:2999:2999) (3448:3448:3448))
        (PORT d[7] (2319:2319:2319) (2674:2674:2674))
        (PORT d[8] (2689:2689:2689) (3052:3052:3052))
        (PORT d[9] (2439:2439:2439) (2826:2826:2826))
        (PORT d[10] (2364:2364:2364) (2739:2739:2739))
        (PORT d[11] (2148:2148:2148) (2466:2466:2466))
        (PORT d[12] (2884:2884:2884) (3274:3274:3274))
        (PORT clk (1299:1299:1299) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (PORT d[0] (1481:1481:1481) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[4\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1270:1270:1270))
        (PORT datab (1532:1532:1532) (1773:1773:1773))
        (PORT datac (1367:1367:1367) (1564:1564:1564))
        (PORT datad (1751:1751:1751) (1983:1983:1983))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (901:901:901) (1038:1038:1038))
        (PORT clk (1624:1624:1624) (1799:1799:1799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (981:981:981) (1132:1132:1132))
        (PORT d[1] (987:987:987) (1149:1149:1149))
        (PORT d[2] (988:988:988) (1147:1147:1147))
        (PORT d[3] (1367:1367:1367) (1581:1581:1581))
        (PORT d[4] (1358:1358:1358) (1568:1568:1568))
        (PORT d[5] (935:935:935) (1072:1072:1072))
        (PORT d[6] (1444:1444:1444) (1661:1661:1661))
        (PORT d[7] (979:979:979) (1133:1133:1133))
        (PORT d[8] (1161:1161:1161) (1371:1371:1371))
        (PORT d[9] (1329:1329:1329) (1556:1556:1556))
        (PORT d[10] (1675:1675:1675) (1956:1956:1956))
        (PORT d[11] (1084:1084:1084) (1249:1249:1249))
        (PORT d[12] (985:985:985) (1153:1153:1153))
        (PORT clk (1622:1622:1622) (1797:1797:1797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (818:818:818) (886:886:886))
        (PORT clk (1622:1622:1622) (1797:1797:1797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1799:1799:1799))
        (PORT d[0] (1102:1102:1102) (1179:1179:1179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1800:1800:1800))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1800:1800:1800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1800:1800:1800))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1800:1800:1800))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1379:1379:1379) (1585:1585:1585))
        (PORT d[1] (572:572:572) (673:673:673))
        (PORT d[2] (586:586:586) (690:690:690))
        (PORT d[3] (2510:2510:2510) (2909:2909:2909))
        (PORT d[4] (773:773:773) (907:907:907))
        (PORT d[5] (576:576:576) (678:678:678))
        (PORT d[6] (1619:1619:1619) (1860:1860:1860))
        (PORT d[7] (1841:1841:1841) (2119:2119:2119))
        (PORT d[8] (1400:1400:1400) (1609:1609:1609))
        (PORT d[9] (1234:1234:1234) (1422:1422:1422))
        (PORT d[10] (565:565:565) (664:664:664))
        (PORT d[11] (585:585:585) (689:689:689))
        (PORT d[12] (874:874:874) (1013:1013:1013))
        (PORT clk (1301:1301:1301) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1329:1329:1329))
        (PORT d[0] (446:446:446) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1667:1667:1667))
        (PORT clk (1521:1521:1521) (1661:1661:1661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1482:1482:1482))
        (PORT d[1] (1591:1591:1591) (1901:1901:1901))
        (PORT d[2] (1342:1342:1342) (1552:1552:1552))
        (PORT d[3] (1560:1560:1560) (1846:1846:1846))
        (PORT d[4] (1165:1165:1165) (1347:1347:1347))
        (PORT d[5] (1195:1195:1195) (1364:1364:1364))
        (PORT d[6] (1457:1457:1457) (1722:1722:1722))
        (PORT d[7] (1277:1277:1277) (1469:1469:1469))
        (PORT d[8] (1128:1128:1128) (1314:1314:1314))
        (PORT d[9] (1667:1667:1667) (1934:1934:1934))
        (PORT d[10] (1324:1324:1324) (1554:1554:1554))
        (PORT d[11] (1102:1102:1102) (1277:1277:1277))
        (PORT d[12] (1135:1135:1135) (1321:1321:1321))
        (PORT clk (1519:1519:1519) (1659:1659:1659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (981:981:981) (1068:1068:1068))
        (PORT clk (1519:1519:1519) (1659:1659:1659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1661:1661:1661))
        (PORT d[0] (1265:1265:1265) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1662:1662:1662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1050:1050:1050) (1211:1211:1211))
        (PORT d[1] (1056:1056:1056) (1220:1220:1220))
        (PORT d[2] (1091:1091:1091) (1259:1259:1259))
        (PORT d[3] (2003:2003:2003) (2342:2342:2342))
        (PORT d[4] (2259:2259:2259) (2585:2585:2585))
        (PORT d[5] (1992:1992:1992) (2260:2260:2260))
        (PORT d[6] (1863:1863:1863) (2171:2171:2171))
        (PORT d[7] (1288:1288:1288) (1474:1474:1474))
        (PORT d[8] (1550:1550:1550) (1768:1768:1768))
        (PORT d[9] (1893:1893:1893) (2215:2215:2215))
        (PORT d[10] (1933:1933:1933) (2252:2252:2252))
        (PORT d[11] (1041:1041:1041) (1202:1202:1202))
        (PORT d[12] (1952:1952:1952) (2219:2219:2219))
        (PORT clk (1324:1324:1324) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1352:1352:1352))
        (PORT d[0] (895:895:895) (988:988:988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[4\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (860:860:860) (966:966:966))
        (PORT datac (843:843:843) (945:945:945))
        (PORT datad (1747:1747:1747) (1979:1979:1979))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1634:1634:1634) (1920:1920:1920))
        (PORT clk (1841:1841:1841) (2030:2030:2030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1698:1698:1698) (1952:1952:1952))
        (PORT d[1] (1602:1602:1602) (1885:1885:1885))
        (PORT d[2] (1705:1705:1705) (1965:1965:1965))
        (PORT d[3] (1520:1520:1520) (1767:1767:1767))
        (PORT d[4] (1697:1697:1697) (1958:1958:1958))
        (PORT d[5] (1019:1019:1019) (1195:1195:1195))
        (PORT d[6] (1612:1612:1612) (1853:1853:1853))
        (PORT d[7] (1844:1844:1844) (2174:2174:2174))
        (PORT d[8] (1828:1828:1828) (2179:2179:2179))
        (PORT d[9] (1626:1626:1626) (1888:1888:1888))
        (PORT d[10] (1924:1924:1924) (2246:2246:2246))
        (PORT d[11] (1941:1941:1941) (2253:2253:2253))
        (PORT d[12] (1879:1879:1879) (2211:2211:2211))
        (PORT clk (1839:1839:1839) (2028:2028:2028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1747:1747:1747))
        (PORT clk (1839:1839:1839) (2028:2028:2028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (2030:2030:2030))
        (PORT d[0] (1827:1827:1827) (2025:2025:2025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (2031:2031:2031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2818:2818:2818) (3245:3245:3245))
        (PORT d[1] (1135:1135:1135) (1320:1320:1320))
        (PORT d[2] (2650:2650:2650) (3051:3051:3051))
        (PORT d[3] (2115:2115:2115) (2508:2508:2508))
        (PORT d[4] (1541:1541:1541) (1764:1764:1764))
        (PORT d[5] (3583:3583:3583) (4141:4141:4141))
        (PORT d[6] (1243:1243:1243) (1434:1434:1434))
        (PORT d[7] (2169:2169:2169) (2516:2516:2516))
        (PORT d[8] (3500:3500:3500) (4029:4029:4029))
        (PORT d[9] (1329:1329:1329) (1519:1519:1519))
        (PORT d[10] (2372:2372:2372) (2768:2768:2768))
        (PORT d[11] (1260:1260:1260) (1462:1462:1462))
        (PORT d[12] (3784:3784:3784) (4326:4326:4326))
        (PORT clk (1344:1344:1344) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (PORT d[0] (964:964:964) (1072:1072:1072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1281:1281:1281) (1487:1487:1487))
        (PORT clk (1487:1487:1487) (1623:1623:1623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1332:1332:1332) (1527:1527:1527))
        (PORT d[1] (1568:1568:1568) (1865:1865:1865))
        (PORT d[2] (1296:1296:1296) (1523:1523:1523))
        (PORT d[3] (1740:1740:1740) (2054:2054:2054))
        (PORT d[4] (1339:1339:1339) (1544:1544:1544))
        (PORT d[5] (1579:1579:1579) (1815:1815:1815))
        (PORT d[6] (1269:1269:1269) (1507:1507:1507))
        (PORT d[7] (1487:1487:1487) (1706:1706:1706))
        (PORT d[8] (1487:1487:1487) (1729:1729:1729))
        (PORT d[9] (1517:1517:1517) (1767:1767:1767))
        (PORT d[10] (1325:1325:1325) (1553:1553:1553))
        (PORT d[11] (1303:1303:1303) (1518:1518:1518))
        (PORT d[12] (1170:1170:1170) (1394:1394:1394))
        (PORT clk (1485:1485:1485) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1226:1226:1226) (1327:1327:1327))
        (PORT clk (1485:1485:1485) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1623:1623:1623))
        (PORT d[0] (1511:1511:1511) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1448:1448:1448))
        (PORT d[1] (1427:1427:1427) (1637:1637:1637))
        (PORT d[2] (1133:1133:1133) (1312:1312:1312))
        (PORT d[3] (1799:1799:1799) (2105:2105:2105))
        (PORT d[4] (2068:2068:2068) (2365:2365:2365))
        (PORT d[5] (1956:1956:1956) (2218:2218:2218))
        (PORT d[6] (1790:1790:1790) (2062:2062:2062))
        (PORT d[7] (1294:1294:1294) (1487:1487:1487))
        (PORT d[8] (1533:1533:1533) (1749:1749:1749))
        (PORT d[9] (1692:1692:1692) (1976:1976:1976))
        (PORT d[10] (1937:1937:1937) (2257:2257:2257))
        (PORT d[11] (1655:1655:1655) (1881:1881:1881))
        (PORT d[12] (1829:1829:1829) (2090:2090:2090))
        (PORT clk (1337:1337:1337) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1366:1366:1366))
        (PORT d[0] (2470:2470:2470) (2797:2797:2797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1778:1778:1778))
        (PORT clk (1306:1306:1306) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1244:1244:1244) (1441:1441:1441))
        (PORT d[1] (1683:1683:1683) (1978:1978:1978))
        (PORT d[2] (1542:1542:1542) (1818:1818:1818))
        (PORT d[3] (1637:1637:1637) (1910:1910:1910))
        (PORT d[4] (1403:1403:1403) (1629:1629:1629))
        (PORT d[5] (1357:1357:1357) (1549:1549:1549))
        (PORT d[6] (1847:1847:1847) (2165:2165:2165))
        (PORT d[7] (1234:1234:1234) (1420:1420:1420))
        (PORT d[8] (1379:1379:1379) (1643:1643:1643))
        (PORT d[9] (1784:1784:1784) (2055:2055:2055))
        (PORT d[10] (1320:1320:1320) (1546:1546:1546))
        (PORT d[11] (1665:1665:1665) (1960:1960:1960))
        (PORT d[12] (1708:1708:1708) (2021:2021:2021))
        (PORT clk (1304:1304:1304) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1489:1489:1489))
        (PORT clk (1304:1304:1304) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1397:1397:1397))
        (PORT d[0] (1621:1621:1621) (1768:1768:1768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2391:2391:2391) (2747:2747:2747))
        (PORT d[1] (2677:2677:2677) (3047:3047:3047))
        (PORT d[2] (3067:3067:3067) (3528:3528:3528))
        (PORT d[3] (2087:2087:2087) (2415:2415:2415))
        (PORT d[4] (3224:3224:3224) (3626:3626:3626))
        (PORT d[5] (2967:2967:2967) (3366:3366:3366))
        (PORT d[6] (1905:1905:1905) (2221:2221:2221))
        (PORT d[7] (1749:1749:1749) (2032:2032:2032))
        (PORT d[8] (2292:2292:2292) (2618:2618:2618))
        (PORT d[9] (1579:1579:1579) (1830:1830:1830))
        (PORT d[10] (2886:2886:2886) (3366:3366:3366))
        (PORT d[11] (2841:2841:2841) (3225:3225:3225))
        (PORT d[12] (3209:3209:3209) (3637:3637:3637))
        (PORT clk (1285:1285:1285) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (PORT d[0] (873:873:873) (994:994:994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[4\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1342:1342:1342))
        (PORT datab (710:710:710) (818:818:818))
        (PORT datac (1188:1188:1188) (1367:1367:1367))
        (PORT datad (1214:1214:1214) (1399:1399:1399))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1616:1616:1616))
        (PORT clk (1942:1942:1942) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (2578:2578:2578))
        (PORT d[1] (1463:1463:1463) (1744:1744:1744))
        (PORT d[2] (1600:1600:1600) (1891:1891:1891))
        (PORT d[3] (2128:2128:2128) (2496:2496:2496))
        (PORT d[4] (1416:1416:1416) (1680:1680:1680))
        (PORT d[5] (1020:1020:1020) (1211:1211:1211))
        (PORT d[6] (2083:2083:2083) (2443:2443:2443))
        (PORT d[7] (1860:1860:1860) (2192:2192:2192))
        (PORT d[8] (1881:1881:1881) (2242:2242:2242))
        (PORT d[9] (1812:1812:1812) (2105:2105:2105))
        (PORT d[10] (1799:1799:1799) (2123:2123:2123))
        (PORT d[11] (1913:1913:1913) (2240:2240:2240))
        (PORT d[12] (1982:1982:1982) (2352:2352:2352))
        (PORT clk (1940:1940:1940) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1639:1639:1639) (1839:1839:1839))
        (PORT clk (1940:1940:1940) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (2155:2155:2155))
        (PORT d[0] (1923:1923:1923) (2132:2132:2132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (2156:2156:2156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (3032:3032:3032))
        (PORT d[1] (1989:1989:1989) (2303:2303:2303))
        (PORT d[2] (2354:2354:2354) (2712:2712:2712))
        (PORT d[3] (2144:2144:2144) (2541:2541:2541))
        (PORT d[4] (1938:1938:1938) (2207:2207:2207))
        (PORT d[5] (3354:3354:3354) (3867:3867:3867))
        (PORT d[6] (2290:2290:2290) (2666:2666:2666))
        (PORT d[7] (1830:1830:1830) (2146:2146:2146))
        (PORT d[8] (3359:3359:3359) (3892:3892:3892))
        (PORT d[9] (2360:2360:2360) (2744:2744:2744))
        (PORT d[10] (3594:3594:3594) (4137:4137:4137))
        (PORT d[11] (1683:1683:1683) (1951:1951:1951))
        (PORT d[12] (3895:3895:3895) (4463:4463:4463))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (PORT d[0] (1938:1938:1938) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[4\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1336:1336:1336))
        (PORT datab (925:925:925) (1080:1080:1080))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1036:1036:1036) (1199:1199:1199))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[4\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (334:334:334))
        (PORT datab (434:434:434) (507:507:507))
        (PORT datac (778:778:778) (864:864:864))
        (PORT datad (1960:1960:1960) (2242:2242:2242))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (924:924:924) (1057:1057:1057))
        (PORT datac (832:832:832) (944:944:944))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2256:2256:2256) (2561:2561:2561))
        (PORT datad (444:444:444) (520:520:520))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (193:193:193) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1348:1348:1348))
        (PORT asdata (2535:2535:2535) (2860:2860:2860))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1904:1904:1904))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (530:530:530) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (242:242:242))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1904:1904:1904))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (530:530:530) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (784:784:784) (922:922:922))
        (PORT clk (1522:1522:1522) (1661:1661:1661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1313:1313:1313))
        (PORT d[1] (764:764:764) (900:900:900))
        (PORT d[2] (1155:1155:1155) (1328:1328:1328))
        (PORT d[3] (729:729:729) (848:848:848))
        (PORT d[4] (743:743:743) (871:871:871))
        (PORT d[5] (915:915:915) (1064:1064:1064))
        (PORT d[6] (1212:1212:1212) (1400:1400:1400))
        (PORT d[7] (1029:1029:1029) (1176:1176:1176))
        (PORT d[8] (1594:1594:1594) (1825:1825:1825))
        (PORT d[9] (1398:1398:1398) (1602:1602:1602))
        (PORT d[10] (903:903:903) (1040:1040:1040))
        (PORT d[11] (1247:1247:1247) (1438:1438:1438))
        (PORT d[12] (1494:1494:1494) (1711:1711:1711))
        (PORT clk (1520:1520:1520) (1659:1659:1659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (988:988:988) (1064:1064:1064))
        (PORT clk (1520:1520:1520) (1659:1659:1659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1661:1661:1661))
        (PORT d[0] (1113:1113:1113) (1178:1178:1178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1662:1662:1662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2208:2208:2208) (2525:2525:2525))
        (PORT d[1] (2126:2126:2126) (2468:2468:2468))
        (PORT d[2] (1962:1962:1962) (2247:2247:2247))
        (PORT d[3] (1407:1407:1407) (1623:1623:1623))
        (PORT d[4] (795:795:795) (908:908:908))
        (PORT d[5] (2926:2926:2926) (3354:3354:3354))
        (PORT d[6] (1837:1837:1837) (2145:2145:2145))
        (PORT d[7] (1388:1388:1388) (1613:1613:1613))
        (PORT d[8] (2945:2945:2945) (3334:3334:3334))
        (PORT d[9] (829:829:829) (960:960:960))
        (PORT d[10] (3003:3003:3003) (3492:3492:3492))
        (PORT d[11] (2571:2571:2571) (2920:2920:2920))
        (PORT d[12] (2976:2976:2976) (3376:3376:3376))
        (PORT clk (1315:1315:1315) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT d[0] (670:670:670) (725:725:725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1607:1607:1607) (1885:1885:1885))
        (PORT clk (1385:1385:1385) (1494:1494:1494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1262:1262:1262) (1470:1470:1470))
        (PORT d[1] (1472:1472:1472) (1730:1730:1730))
        (PORT d[2] (1761:1761:1761) (2073:2073:2073))
        (PORT d[3] (1658:1658:1658) (1938:1938:1938))
        (PORT d[4] (1326:1326:1326) (1576:1576:1576))
        (PORT d[5] (1680:1680:1680) (1930:1930:1930))
        (PORT d[6] (1842:1842:1842) (2149:2149:2149))
        (PORT d[7] (1430:1430:1430) (1645:1645:1645))
        (PORT d[8] (1367:1367:1367) (1619:1619:1619))
        (PORT d[9] (1814:1814:1814) (2091:2091:2091))
        (PORT d[10] (1488:1488:1488) (1735:1735:1735))
        (PORT d[11] (1883:1883:1883) (2214:2214:2214))
        (PORT d[12] (1745:1745:1745) (2064:2064:2064))
        (PORT clk (1383:1383:1383) (1492:1492:1492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1581:1581:1581))
        (PORT clk (1383:1383:1383) (1492:1492:1492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1494:1494:1494))
        (PORT d[0] (1710:1710:1710) (1874:1874:1874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1495:1495:1495))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1495:1495:1495))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1495:1495:1495))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2959:2959:2959))
        (PORT d[1] (2509:2509:2509) (2895:2895:2895))
        (PORT d[2] (3364:3364:3364) (3867:3867:3867))
        (PORT d[3] (2458:2458:2458) (2834:2834:2834))
        (PORT d[4] (3047:3047:3047) (3481:3481:3481))
        (PORT d[5] (1348:1348:1348) (1578:1578:1578))
        (PORT d[6] (2443:2443:2443) (2839:2839:2839))
        (PORT d[7] (2126:2126:2126) (2459:2459:2459))
        (PORT d[8] (2527:2527:2527) (2897:2897:2897))
        (PORT d[9] (1170:1170:1170) (1362:1362:1362))
        (PORT d[10] (3694:3694:3694) (4311:4311:4311))
        (PORT d[11] (3407:3407:3407) (3880:3880:3880))
        (PORT d[12] (3095:3095:3095) (3518:3518:3518))
        (PORT clk (1314:1314:1314) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (PORT d[0] (1645:1645:1645) (1869:1869:1869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[5\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (586:586:586))
        (PORT datab (1369:1369:1369) (1577:1577:1577))
        (PORT datac (1077:1077:1077) (1245:1245:1245))
        (PORT datad (1037:1037:1037) (1187:1187:1187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (585:585:585) (690:690:690))
        (PORT clk (1475:1475:1475) (1600:1600:1600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (613:613:613) (717:717:717))
        (PORT d[1] (590:590:590) (704:704:704))
        (PORT d[2] (597:597:597) (696:696:696))
        (PORT d[3] (543:543:543) (633:633:633))
        (PORT d[4] (589:589:589) (688:688:688))
        (PORT d[5] (733:733:733) (858:858:858))
        (PORT d[6] (1038:1038:1038) (1207:1207:1207))
        (PORT d[7] (883:883:883) (1019:1019:1019))
        (PORT d[8] (1422:1422:1422) (1632:1632:1632))
        (PORT d[9] (840:840:840) (969:969:969))
        (PORT d[10] (720:720:720) (831:831:831))
        (PORT d[11] (1056:1056:1056) (1223:1223:1223))
        (PORT d[12] (702:702:702) (807:807:807))
        (PORT clk (1473:1473:1473) (1598:1598:1598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (699:699:699) (743:743:743))
        (PORT clk (1473:1473:1473) (1598:1598:1598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1600:1600:1600))
        (PORT d[0] (983:983:983) (1036:1036:1036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1601:1601:1601))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1601:1601:1601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1601:1601:1601))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1601:1601:1601))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2498:2498:2498))
        (PORT d[1] (2786:2786:2786) (3193:3193:3193))
        (PORT d[2] (2175:2175:2175) (2498:2498:2498))
        (PORT d[3] (1224:1224:1224) (1417:1417:1417))
        (PORT d[4] (777:777:777) (888:888:888))
        (PORT d[5] (1774:1774:1774) (2026:2026:2026))
        (PORT d[6] (3209:3209:3209) (3698:3698:3698))
        (PORT d[7] (1389:1389:1389) (1614:1614:1614))
        (PORT d[8] (2762:2762:2762) (3129:3129:3129))
        (PORT d[9] (670:670:670) (777:777:777))
        (PORT d[10] (2834:2834:2834) (3300:3300:3300))
        (PORT d[11] (2748:2748:2748) (3118:3118:3118))
        (PORT d[12] (2807:2807:2807) (3187:3187:3187))
        (PORT clk (1296:1296:1296) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (PORT d[0] (818:818:818) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1557:1557:1557))
        (PORT clk (1586:1586:1586) (1720:1720:1720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (2333:2333:2333))
        (PORT d[1] (1515:1515:1515) (1779:1779:1779))
        (PORT d[2] (1966:1966:1966) (2317:2317:2317))
        (PORT d[3] (1892:1892:1892) (2198:2198:2198))
        (PORT d[4] (1544:1544:1544) (1824:1824:1824))
        (PORT d[5] (1867:1867:1867) (2135:2135:2135))
        (PORT d[6] (1800:1800:1800) (2101:2101:2101))
        (PORT d[7] (1826:1826:1826) (2139:2139:2139))
        (PORT d[8] (1755:1755:1755) (2069:2069:2069))
        (PORT d[9] (1781:1781:1781) (2051:2051:2051))
        (PORT d[10] (1523:1523:1523) (1785:1785:1785))
        (PORT d[11] (2220:2220:2220) (2600:2600:2600))
        (PORT d[12] (1997:1997:1997) (2358:2358:2358))
        (PORT clk (1584:1584:1584) (1718:1718:1718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (2204:2204:2204))
        (PORT clk (1584:1584:1584) (1718:1718:1718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1720:1720:1720))
        (PORT d[0] (1662:1662:1662) (1827:1827:1827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (3211:3211:3211))
        (PORT d[1] (2314:2314:2314) (2679:2679:2679))
        (PORT d[2] (2448:2448:2448) (2809:2809:2809))
        (PORT d[3] (1718:1718:1718) (2010:2010:2010))
        (PORT d[4] (1943:1943:1943) (2208:2208:2208))
        (PORT d[5] (3007:3007:3007) (3432:3432:3432))
        (PORT d[6] (2288:2288:2288) (2673:2673:2673))
        (PORT d[7] (1947:1947:1947) (2256:2256:2256))
        (PORT d[8] (2728:2728:2728) (3135:3135:3135))
        (PORT d[9] (1694:1694:1694) (1965:1965:1965))
        (PORT d[10] (2787:2787:2787) (3267:3267:3267))
        (PORT d[11] (2267:2267:2267) (2564:2564:2564))
        (PORT d[12] (3106:3106:3106) (3531:3531:3531))
        (PORT clk (1330:1330:1330) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (PORT d[0] (1671:1671:1671) (1866:1866:1866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[5\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (1064:1064:1064) (1227:1227:1227))
        (PORT datac (681:681:681) (781:781:781))
        (PORT datad (1137:1137:1137) (1330:1330:1330))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1899:1899:1899))
        (PORT clk (1507:1507:1507) (1643:1643:1643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1151:1151:1151) (1350:1350:1350))
        (PORT d[1] (1521:1521:1521) (1783:1783:1783))
        (PORT d[2] (1774:1774:1774) (2094:2094:2094))
        (PORT d[3] (1874:1874:1874) (2184:2184:2184))
        (PORT d[4] (1635:1635:1635) (1907:1907:1907))
        (PORT d[5] (1636:1636:1636) (1865:1865:1865))
        (PORT d[6] (1523:1523:1523) (1769:1769:1769))
        (PORT d[7] (1600:1600:1600) (1876:1876:1876))
        (PORT d[8] (1622:1622:1622) (1915:1915:1915))
        (PORT d[9] (2041:2041:2041) (2358:2358:2358))
        (PORT d[10] (1661:1661:1661) (1931:1931:1931))
        (PORT d[11] (1909:1909:1909) (2243:2243:2243))
        (PORT d[12] (1787:1787:1787) (2113:2113:2113))
        (PORT clk (1505:1505:1505) (1641:1641:1641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1729:1729:1729))
        (PORT clk (1505:1505:1505) (1641:1641:1641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1643:1643:1643))
        (PORT d[0] (1830:1830:1830) (2015:2015:2015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1644:1644:1644))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1644:1644:1644))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1644:1644:1644))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2992:2992:2992) (3447:3447:3447))
        (PORT d[1] (2153:2153:2153) (2490:2490:2490))
        (PORT d[2] (2996:2996:2996) (3446:3446:3446))
        (PORT d[3] (2417:2417:2417) (2822:2822:2822))
        (PORT d[4] (2684:2684:2684) (3064:3064:3064))
        (PORT d[5] (3843:3843:3843) (4379:4379:4379))
        (PORT d[6] (2819:2819:2819) (3283:3283:3283))
        (PORT d[7] (2373:2373:2373) (2754:2754:2754))
        (PORT d[8] (2503:2503:2503) (2877:2877:2877))
        (PORT d[9] (2124:2124:2124) (2470:2470:2470))
        (PORT d[10] (3334:3334:3334) (3902:3902:3902))
        (PORT d[11] (2790:2790:2790) (3163:3163:3163))
        (PORT d[12] (3919:3919:3919) (4460:4460:4460))
        (PORT clk (1338:1338:1338) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (PORT d[0] (1796:1796:1796) (2012:2012:2012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (937:937:937) (1097:1097:1097))
        (PORT clk (1545:1545:1545) (1693:1693:1693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (888:888:888) (1021:1021:1021))
        (PORT d[1] (1143:1143:1143) (1353:1353:1353))
        (PORT d[2] (898:898:898) (1042:1042:1042))
        (PORT d[3] (1091:1091:1091) (1273:1273:1273))
        (PORT d[4] (906:906:906) (1057:1057:1057))
        (PORT d[5] (1188:1188:1188) (1376:1376:1376))
        (PORT d[6] (1033:1033:1033) (1200:1200:1200))
        (PORT d[7] (1216:1216:1216) (1391:1391:1391))
        (PORT d[8] (1525:1525:1525) (1805:1805:1805))
        (PORT d[9] (1232:1232:1232) (1416:1416:1416))
        (PORT d[10] (1098:1098:1098) (1268:1268:1268))
        (PORT d[11] (1432:1432:1432) (1648:1648:1648))
        (PORT d[12] (1375:1375:1375) (1578:1578:1578))
        (PORT clk (1543:1543:1543) (1691:1691:1691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1010:1010:1010) (1079:1079:1079))
        (PORT clk (1543:1543:1543) (1691:1691:1691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1693:1693:1693))
        (PORT d[0] (1294:1294:1294) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1694:1694:1694))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1694:1694:1694))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1694:1694:1694))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2542:2542:2542))
        (PORT d[1] (2289:2289:2289) (2629:2629:2629))
        (PORT d[2] (931:931:931) (1067:1067:1067))
        (PORT d[3] (1398:1398:1398) (1640:1640:1640))
        (PORT d[4] (982:982:982) (1123:1123:1123))
        (PORT d[5] (2893:2893:2893) (3321:3321:3321))
        (PORT d[6] (2362:2362:2362) (2751:2751:2751))
        (PORT d[7] (1394:1394:1394) (1619:1619:1619))
        (PORT d[8] (3115:3115:3115) (3528:3528:3528))
        (PORT d[9] (1001:1001:1001) (1155:1155:1155))
        (PORT d[10] (3910:3910:3910) (4567:4567:4567))
        (PORT d[11] (2375:2375:2375) (2695:2695:2695))
        (PORT d[12] (4181:4181:4181) (4796:4796:4796))
        (PORT clk (1325:1325:1325) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (PORT d[0] (1272:1272:1272) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1774:1774:1774) (2086:2086:2086))
        (PORT clk (1490:1490:1490) (1616:1616:1616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1513:1513:1513))
        (PORT d[1] (1459:1459:1459) (1713:1713:1713))
        (PORT d[2] (1759:1759:1759) (2075:2075:2075))
        (PORT d[3] (1806:1806:1806) (2097:2097:2097))
        (PORT d[4] (1351:1351:1351) (1606:1606:1606))
        (PORT d[5] (1652:1652:1652) (1896:1896:1896))
        (PORT d[6] (1645:1645:1645) (1925:1925:1925))
        (PORT d[7] (1741:1741:1741) (2000:2000:2000))
        (PORT d[8] (1636:1636:1636) (1938:1938:1938))
        (PORT d[9] (1839:1839:1839) (2121:2121:2121))
        (PORT d[10] (1503:1503:1503) (1756:1756:1756))
        (PORT d[11] (1900:1900:1900) (2231:2231:2231))
        (PORT d[12] (1782:1782:1782) (2111:2111:2111))
        (PORT clk (1488:1488:1488) (1614:1614:1614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1388:1388:1388))
        (PORT clk (1488:1488:1488) (1614:1614:1614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1616:1616:1616))
        (PORT d[0] (1532:1532:1532) (1681:1681:1681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1617:1617:1617))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1617:1617:1617))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1617:1617:1617))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2949:2949:2949) (3395:3395:3395))
        (PORT d[1] (2337:2337:2337) (2703:2703:2703))
        (PORT d[2] (3156:3156:3156) (3627:3627:3627))
        (PORT d[3] (1599:1599:1599) (1866:1866:1866))
        (PORT d[4] (2703:2703:2703) (3088:3088:3088))
        (PORT d[5] (3851:3851:3851) (4388:4388:4388))
        (PORT d[6] (2977:2977:2977) (3464:3464:3464))
        (PORT d[7] (2541:2541:2541) (2941:2941:2941))
        (PORT d[8] (2530:2530:2530) (2901:2901:2901))
        (PORT d[9] (1398:1398:1398) (1621:1621:1621))
        (PORT d[10] (3649:3649:3649) (4263:4263:4263))
        (PORT d[11] (3103:3103:3103) (3517:3517:3517))
        (PORT d[12] (3936:3936:3936) (4480:4480:4480))
        (PORT clk (1334:1334:1334) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT d[0] (1832:1832:1832) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1570:1570:1570))
        (PORT clk (1804:1804:1804) (1996:1996:1996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (2347:2347:2347))
        (PORT d[1] (1431:1431:1431) (1695:1695:1695))
        (PORT d[2] (1704:1704:1704) (2006:2006:2006))
        (PORT d[3] (2141:2141:2141) (2527:2527:2527))
        (PORT d[4] (1586:1586:1586) (1874:1874:1874))
        (PORT d[5] (1021:1021:1021) (1214:1214:1214))
        (PORT d[6] (1882:1882:1882) (2210:2210:2210))
        (PORT d[7] (1916:1916:1916) (2247:2247:2247))
        (PORT d[8] (1850:1850:1850) (2206:2206:2206))
        (PORT d[9] (1970:1970:1970) (2280:2280:2280))
        (PORT d[10] (1808:1808:1808) (2136:2136:2136))
        (PORT d[11] (2048:2048:2048) (2390:2390:2390))
        (PORT d[12] (2143:2143:2143) (2531:2531:2531))
        (PORT clk (1802:1802:1802) (1994:1994:1994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1680:1680:1680))
        (PORT clk (1802:1802:1802) (1994:1994:1994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1996:1996:1996))
        (PORT d[0] (1801:1801:1801) (1990:1990:1990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1997:1997:1997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2998:2998:2998))
        (PORT d[1] (2344:2344:2344) (2724:2724:2724))
        (PORT d[2] (2401:2401:2401) (2781:2781:2781))
        (PORT d[3] (2511:2511:2511) (2955:2955:2955))
        (PORT d[4] (2461:2461:2461) (2817:2817:2817))
        (PORT d[5] (3732:3732:3732) (4298:4298:4298))
        (PORT d[6] (2485:2485:2485) (2896:2896:2896))
        (PORT d[7] (2212:2212:2212) (2590:2590:2590))
        (PORT d[8] (3565:3565:3565) (4125:4125:4125))
        (PORT d[9] (2755:2755:2755) (3206:3206:3206))
        (PORT d[10] (3384:3384:3384) (3898:3898:3898))
        (PORT d[11] (2306:2306:2306) (2675:2675:2675))
        (PORT d[12] (4253:4253:4253) (4871:4871:4871))
        (PORT clk (1335:1335:1335) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (PORT d[0] (1264:1264:1264) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[5\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1245:1245:1245))
        (PORT datab (1057:1057:1057) (1220:1220:1220))
        (PORT datac (1349:1349:1349) (1550:1550:1550))
        (PORT datad (1183:1183:1183) (1339:1339:1339))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[5\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (1007:1007:1007))
        (PORT datab (1055:1055:1055) (1217:1217:1217))
        (PORT datac (510:510:510) (578:578:578))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[5\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1359:1359:1359))
        (PORT datab (1550:1550:1550) (1808:1808:1808))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1765:1765:1765))
        (PORT clk (1591:1591:1591) (1732:1732:1732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1324:1324:1324) (1549:1549:1549))
        (PORT d[1] (1691:1691:1691) (1982:1982:1982))
        (PORT d[2] (2118:2118:2118) (2476:2476:2476))
        (PORT d[3] (1907:1907:1907) (2218:2218:2218))
        (PORT d[4] (1684:1684:1684) (1976:1976:1976))
        (PORT d[5] (1827:1827:1827) (2091:2091:2091))
        (PORT d[6] (1818:1818:1818) (2121:2121:2121))
        (PORT d[7] (1794:1794:1794) (2101:2101:2101))
        (PORT d[8] (1754:1754:1754) (2067:2067:2067))
        (PORT d[9] (1870:1870:1870) (2163:2163:2163))
        (PORT d[10] (1523:1523:1523) (1780:1780:1780))
        (PORT d[11] (2080:2080:2080) (2450:2450:2450))
        (PORT d[12] (1830:1830:1830) (2168:2168:2168))
        (PORT clk (1589:1589:1589) (1730:1730:1730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1860:1860:1860))
        (PORT clk (1589:1589:1589) (1730:1730:1730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1732:1732:1732))
        (PORT d[0] (1789:1789:1789) (1992:1992:1992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1733:1733:1733))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1733:1733:1733))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1733:1733:1733))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (3039:3039:3039))
        (PORT d[1] (2336:2336:2336) (2705:2705:2705))
        (PORT d[2] (2606:2606:2606) (2992:2992:2992))
        (PORT d[3] (2020:2020:2020) (2362:2362:2362))
        (PORT d[4] (2253:2253:2253) (2560:2560:2560))
        (PORT d[5] (3457:3457:3457) (3936:3936:3936))
        (PORT d[6] (2464:2464:2464) (2881:2881:2881))
        (PORT d[7] (1975:1975:1975) (2289:2289:2289))
        (PORT d[8] (2730:2730:2730) (3133:3133:3133))
        (PORT d[9] (1916:1916:1916) (2231:2231:2231))
        (PORT d[10] (2935:2935:2935) (3435:3435:3435))
        (PORT d[11] (2413:2413:2413) (2727:2727:2727))
        (PORT d[12] (3420:3420:3420) (3889:3889:3889))
        (PORT clk (1334:1334:1334) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT d[0] (2301:2301:2301) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1876:1876:1876))
        (PORT clk (1538:1538:1538) (1681:1681:1681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1361:1361:1361))
        (PORT d[1] (1629:1629:1629) (1903:1903:1903))
        (PORT d[2] (1935:1935:1935) (2271:2271:2271))
        (PORT d[3] (1947:1947:1947) (2269:2269:2269))
        (PORT d[4] (1677:1677:1677) (1963:1963:1963))
        (PORT d[5] (1496:1496:1496) (1716:1716:1716))
        (PORT d[6] (1628:1628:1628) (1899:1899:1899))
        (PORT d[7] (1645:1645:1645) (1934:1934:1934))
        (PORT d[8] (1807:1807:1807) (2127:2127:2127))
        (PORT d[9] (1814:1814:1814) (2101:2101:2101))
        (PORT d[10] (1709:1709:1709) (1995:1995:1995))
        (PORT d[11] (1883:1883:1883) (2207:2207:2207))
        (PORT d[12] (1789:1789:1789) (2110:2110:2110))
        (PORT clk (1536:1536:1536) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1908:1908:1908) (2124:2124:2124))
        (PORT clk (1536:1536:1536) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1681:1681:1681))
        (PORT d[0] (2192:2192:2192) (2417:2417:2417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (3423:3423:3423))
        (PORT d[1] (2700:2700:2700) (3117:3117:3117))
        (PORT d[2] (2979:2979:2979) (3425:3425:3425))
        (PORT d[3] (2409:2409:2409) (2813:2813:2813))
        (PORT d[4] (2515:2515:2515) (2875:2875:2875))
        (PORT d[5] (3666:3666:3666) (4176:4176:4176))
        (PORT d[6] (2834:2834:2834) (3308:3308:3308))
        (PORT d[7] (2355:2355:2355) (2732:2732:2732))
        (PORT d[8] (2517:2517:2517) (2883:2883:2883))
        (PORT d[9] (1938:1938:1938) (2254:2254:2254))
        (PORT d[10] (3505:3505:3505) (4099:4099:4099))
        (PORT d[11] (2771:2771:2771) (3140:3140:3140))
        (PORT d[12] (3764:3764:3764) (4288:4288:4288))
        (PORT clk (1341:1341:1341) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1369:1369:1369))
        (PORT d[0] (2149:2149:2149) (2465:2465:2465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1895:1895:1895))
        (PORT clk (1404:1404:1404) (1505:1505:1505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1466:1466:1466))
        (PORT d[1] (1492:1492:1492) (1756:1756:1756))
        (PORT d[2] (1918:1918:1918) (2252:2252:2252))
        (PORT d[3] (1504:1504:1504) (1770:1770:1770))
        (PORT d[4] (1500:1500:1500) (1772:1772:1772))
        (PORT d[5] (1345:1345:1345) (1532:1532:1532))
        (PORT d[6] (1978:1978:1978) (2296:2296:2296))
        (PORT d[7] (1419:1419:1419) (1631:1631:1631))
        (PORT d[8] (1431:1431:1431) (1699:1699:1699))
        (PORT d[9] (1666:1666:1666) (1926:1926:1926))
        (PORT d[10] (1489:1489:1489) (1737:1737:1737))
        (PORT d[11] (1877:1877:1877) (2209:2209:2209))
        (PORT d[12] (1785:1785:1785) (2114:2114:2114))
        (PORT clk (1402:1402:1402) (1503:1503:1503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1462:1462:1462) (1636:1636:1636))
        (PORT clk (1402:1402:1402) (1503:1503:1503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1505:1505:1505))
        (PORT d[0] (1742:1742:1742) (1932:1932:1932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2925:2925:2925))
        (PORT d[1] (2683:2683:2683) (3093:3093:3093))
        (PORT d[2] (3245:3245:3245) (3727:3727:3727))
        (PORT d[3] (2431:2431:2431) (2803:2803:2803))
        (PORT d[4] (3068:3068:3068) (3508:3508:3508))
        (PORT d[5] (1514:1514:1514) (1765:1765:1765))
        (PORT d[6] (2303:2303:2303) (2688:2688:2688))
        (PORT d[7] (2097:2097:2097) (2425:2425:2425))
        (PORT d[8] (2469:2469:2469) (2816:2816:2816))
        (PORT d[9] (1234:1234:1234) (1439:1439:1439))
        (PORT d[10] (2707:2707:2707) (3157:3157:3157))
        (PORT d[11] (3224:3224:3224) (3669:3669:3669))
        (PORT d[12] (3104:3104:3104) (3528:3528:3528))
        (PORT clk (1305:1305:1305) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (PORT d[0] (1647:1647:1647) (1892:1892:1892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[5\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1445:1445:1445))
        (PORT datab (1383:1383:1383) (1592:1592:1592))
        (PORT datac (1349:1349:1349) (1550:1550:1550))
        (PORT datad (1043:1043:1043) (1193:1193:1193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1657:1657:1657))
        (PORT clk (1639:1639:1639) (1811:1811:1811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (2357:2357:2357))
        (PORT d[1] (1237:1237:1237) (1482:1482:1482))
        (PORT d[2] (1667:1667:1667) (1958:1958:1958))
        (PORT d[3] (1916:1916:1916) (2259:2259:2259))
        (PORT d[4] (1417:1417:1417) (1674:1674:1674))
        (PORT d[5] (1217:1217:1217) (1449:1449:1449))
        (PORT d[6] (1666:1666:1666) (1953:1953:1953))
        (PORT d[7] (2040:2040:2040) (2390:2390:2390))
        (PORT d[8] (1829:1829:1829) (2173:2173:2173))
        (PORT d[9] (2189:2189:2189) (2534:2534:2534))
        (PORT d[10] (1582:1582:1582) (1867:1867:1867))
        (PORT d[11] (1804:1804:1804) (2106:2106:2106))
        (PORT d[12] (1544:1544:1544) (1826:1826:1826))
        (PORT clk (1637:1637:1637) (1809:1809:1809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (889:889:889) (988:988:988))
        (PORT clk (1637:1637:1637) (1809:1809:1809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1811:1811:1811))
        (PORT d[0] (1173:1173:1173) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1812:1812:1812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3600:3600:3600) (4135:4135:4135))
        (PORT d[1] (2334:2334:2334) (2697:2697:2697))
        (PORT d[2] (3097:3097:3097) (3558:3558:3558))
        (PORT d[3] (2697:2697:2697) (3133:3133:3133))
        (PORT d[4] (2982:2982:2982) (3403:3403:3403))
        (PORT d[5] (3344:3344:3344) (3855:3855:3855))
        (PORT d[6] (2366:2366:2366) (2731:2731:2731))
        (PORT d[7] (2851:2851:2851) (3290:3290:3290))
        (PORT d[8] (2830:2830:2830) (3204:3204:3204))
        (PORT d[9] (2449:2449:2449) (2846:2846:2846))
        (PORT d[10] (2832:2832:2832) (3267:3267:3267))
        (PORT d[11] (2762:2762:2762) (3169:3169:3169))
        (PORT d[12] (3164:3164:3164) (3600:3600:3600))
        (PORT clk (1282:1282:1282) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1308:1308:1308))
        (PORT d[0] (1835:1835:1835) (2122:2122:2122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[5\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1411:1411:1411))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1323:1323:1323) (1530:1530:1530))
        (PORT datad (1048:1048:1048) (1199:1199:1199))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1724:1724:1724))
        (PORT clk (1573:1573:1573) (1702:1702:1702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1587:1587:1587))
        (PORT d[1] (1679:1679:1679) (1970:1970:1970))
        (PORT d[2] (2118:2118:2118) (2488:2488:2488))
        (PORT d[3] (1964:1964:1964) (2282:2282:2282))
        (PORT d[4] (1670:1670:1670) (1961:1961:1961))
        (PORT d[5] (1267:1267:1267) (1486:1486:1486))
        (PORT d[6] (1814:1814:1814) (2120:2120:2120))
        (PORT d[7] (1828:1828:1828) (2144:2144:2144))
        (PORT d[8] (1766:1766:1766) (2082:2082:2082))
        (PORT d[9] (1818:1818:1818) (2108:2108:2108))
        (PORT d[10] (1682:1682:1682) (1965:1965:1965))
        (PORT d[11] (2100:2100:2100) (2467:2467:2467))
        (PORT d[12] (2004:2004:2004) (2369:2369:2369))
        (PORT clk (1571:1571:1571) (1700:1700:1700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (2060:2060:2060))
        (PORT clk (1571:1571:1571) (1700:1700:1700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1702:1702:1702))
        (PORT d[0] (1723:1723:1723) (1917:1917:1917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1703:1703:1703))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1703:1703:1703))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1703:1703:1703))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2773:2773:2773) (3178:3178:3178))
        (PORT d[1] (2319:2319:2319) (2684:2684:2684))
        (PORT d[2] (2593:2593:2593) (2979:2979:2979))
        (PORT d[3] (1828:1828:1828) (2142:2142:2142))
        (PORT d[4] (2054:2054:2054) (2332:2332:2332))
        (PORT d[5] (3297:3297:3297) (3757:3757:3757))
        (PORT d[6] (2438:2438:2438) (2848:2848:2848))
        (PORT d[7] (1801:1801:1801) (2091:2091:2091))
        (PORT d[8] (2723:2723:2723) (3130:3130:3130))
        (PORT d[9] (1575:1575:1575) (1833:1833:1833))
        (PORT d[10] (2958:2958:2958) (3460:3460:3460))
        (PORT d[11] (2392:2392:2392) (2704:2704:2704))
        (PORT d[12] (3242:3242:3242) (3673:3673:3673))
        (PORT clk (1331:1331:1331) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (PORT d[0] (1902:1902:1902) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1319:1319:1319) (1557:1557:1557))
        (PORT clk (1663:1663:1663) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1564:1564:1564))
        (PORT d[1] (1852:1852:1852) (2179:2179:2179))
        (PORT d[2] (1154:1154:1154) (1336:1336:1336))
        (PORT d[3] (1323:1323:1323) (1521:1521:1521))
        (PORT d[4] (1033:1033:1033) (1210:1210:1210))
        (PORT d[5] (985:985:985) (1157:1157:1157))
        (PORT d[6] (1244:1244:1244) (1436:1436:1436))
        (PORT d[7] (1692:1692:1692) (1975:1975:1975))
        (PORT d[8] (1630:1630:1630) (1948:1948:1948))
        (PORT d[9] (1128:1128:1128) (1319:1319:1319))
        (PORT d[10] (1711:1711:1711) (1997:1997:1997))
        (PORT d[11] (1352:1352:1352) (1566:1566:1566))
        (PORT d[12] (1344:1344:1344) (1564:1564:1564))
        (PORT clk (1661:1661:1661) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1144:1144:1144) (1250:1250:1250))
        (PORT clk (1661:1661:1661) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1663:1663:1663) (1832:1832:1832))
        (PORT d[0] (1428:1428:1428) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1833:1833:1833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (2018:2018:2018))
        (PORT d[1] (1294:1294:1294) (1499:1499:1499))
        (PORT d[2] (2537:2537:2537) (2929:2929:2929))
        (PORT d[3] (754:754:754) (878:878:878))
        (PORT d[4] (2109:2109:2109) (2418:2418:2418))
        (PORT d[5] (1113:1113:1113) (1299:1299:1299))
        (PORT d[6] (873:873:873) (1014:1014:1014))
        (PORT d[7] (662:662:662) (771:771:771))
        (PORT d[8] (1599:1599:1599) (1835:1835:1835))
        (PORT d[9] (798:798:798) (917:917:917))
        (PORT d[10] (751:751:751) (883:883:883))
        (PORT d[11] (912:912:912) (1064:1064:1064))
        (PORT d[12] (1249:1249:1249) (1443:1443:1443))
        (PORT clk (1337:1337:1337) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1366:1366:1366))
        (PORT d[0] (2129:2129:2129) (2367:2367:2367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1594:1594:1594) (1883:1883:1883))
        (PORT clk (1666:1666:1666) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1334:1334:1334) (1562:1562:1562))
        (PORT d[1] (1881:1881:1881) (2198:2198:2198))
        (PORT d[2] (1911:1911:1911) (2239:2239:2239))
        (PORT d[3] (1980:1980:1980) (2303:2303:2303))
        (PORT d[4] (1514:1514:1514) (1796:1796:1796))
        (PORT d[5] (1651:1651:1651) (1882:1882:1882))
        (PORT d[6] (1622:1622:1622) (1888:1888:1888))
        (PORT d[7] (1780:1780:1780) (2078:2078:2078))
        (PORT d[8] (1818:1818:1818) (2142:2142:2142))
        (PORT d[9] (1629:1629:1629) (1889:1889:1889))
        (PORT d[10] (1826:1826:1826) (2114:2114:2114))
        (PORT d[11] (1935:1935:1935) (2274:2274:2274))
        (PORT d[12] (1752:1752:1752) (2073:2073:2073))
        (PORT clk (1664:1664:1664) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1639:1639:1639) (1837:1837:1837))
        (PORT clk (1664:1664:1664) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1666:1666:1666) (1820:1820:1820))
        (PORT d[0] (1934:1934:1934) (2143:2143:2143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1821:1821:1821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (3245:3245:3245))
        (PORT d[1] (2112:2112:2112) (2436:2436:2436))
        (PORT d[2] (2817:2817:2817) (3238:3238:3238))
        (PORT d[3] (2230:2230:2230) (2607:2607:2607))
        (PORT d[4] (2495:2495:2495) (2850:2850:2850))
        (PORT d[5] (3658:3658:3658) (4168:4168:4168))
        (PORT d[6] (2656:2656:2656) (3103:3103:3103))
        (PORT d[7] (2192:2192:2192) (2548:2548:2548))
        (PORT d[8] (2552:2552:2552) (2934:2934:2934))
        (PORT d[9] (1940:1940:1940) (2262:2262:2262))
        (PORT d[10] (3143:3143:3143) (3681:3681:3681))
        (PORT d[11] (2602:2602:2602) (2945:2945:2945))
        (PORT d[12] (3756:3756:3756) (4282:4282:4282))
        (PORT clk (1342:1342:1342) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1370:1370:1370))
        (PORT d[0] (1507:1507:1507) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[5\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (595:595:595))
        (PORT datab (1368:1368:1368) (1575:1575:1575))
        (PORT datac (1359:1359:1359) (1578:1578:1578))
        (PORT datad (1040:1040:1040) (1190:1190:1190))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1397:1397:1397))
        (PORT clk (1724:1724:1724) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1948:1948:1948))
        (PORT d[1] (1339:1339:1339) (1581:1581:1581))
        (PORT d[2] (1544:1544:1544) (1771:1771:1771))
        (PORT d[3] (1810:1810:1810) (2100:2100:2100))
        (PORT d[4] (1588:1588:1588) (1835:1835:1835))
        (PORT d[5] (1084:1084:1084) (1275:1275:1275))
        (PORT d[6] (1829:1829:1829) (2126:2126:2126))
        (PORT d[7] (1570:1570:1570) (1838:1838:1838))
        (PORT d[8] (1551:1551:1551) (1832:1832:1832))
        (PORT d[9] (1442:1442:1442) (1666:1666:1666))
        (PORT d[10] (1787:1787:1787) (2049:2049:2049))
        (PORT d[11] (1991:1991:1991) (2283:2283:2283))
        (PORT d[12] (2011:2011:2011) (2377:2377:2377))
        (PORT clk (1722:1722:1722) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1223:1223:1223) (1345:1345:1345))
        (PORT clk (1722:1722:1722) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1892:1892:1892))
        (PORT d[0] (1915:1915:1915) (2142:2142:2142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (3296:3296:3296))
        (PORT d[1] (1683:1683:1683) (1918:1918:1918))
        (PORT d[2] (1731:1731:1731) (1972:1972:1972))
        (PORT d[3] (1902:1902:1902) (2242:2242:2242))
        (PORT d[4] (1709:1709:1709) (1933:1933:1933))
        (PORT d[5] (3096:3096:3096) (3559:3559:3559))
        (PORT d[6] (2182:2182:2182) (2533:2533:2533))
        (PORT d[7] (1578:1578:1578) (1837:1837:1837))
        (PORT d[8] (3052:3052:3052) (3515:3515:3515))
        (PORT d[9] (2548:2548:2548) (2965:2965:2965))
        (PORT d[10] (3171:3171:3171) (3717:3717:3717))
        (PORT d[11] (1722:1722:1722) (1951:1951:1951))
        (PORT d[12] (3465:3465:3465) (3968:3968:3968))
        (PORT clk (1312:1312:1312) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (PORT d[0] (1663:1663:1663) (1845:1845:1845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[5\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1738:1738:1738) (2012:2012:2012))
        (PORT datab (1365:1365:1365) (1571:1571:1571))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1005:1005:1005) (1136:1136:1136))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[5\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (324:324:324))
        (PORT datab (266:266:266) (311:311:311))
        (PORT datac (416:416:416) (469:469:469))
        (PORT datad (1538:1538:1538) (1786:1786:1786))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1304:1304:1304) (1505:1505:1505))
        (PORT datac (1019:1019:1019) (1170:1170:1170))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2254:2254:2254) (2559:2559:2559))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (203:203:203) (754:754:754))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1348:1348:1348))
        (PORT asdata (2234:2234:2234) (2525:2525:2525))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (120:120:120) (162:162:162))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1904:1904:1904))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (530:530:530) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1904:1904:1904))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (530:530:530) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1491:1491:1491))
        (PORT clk (1951:1951:1951) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2411:2411:2411))
        (PORT d[1] (1792:1792:1792) (2119:2119:2119))
        (PORT d[2] (1926:1926:1926) (2258:2258:2258))
        (PORT d[3] (2293:2293:2293) (2686:2686:2686))
        (PORT d[4] (1517:1517:1517) (1805:1805:1805))
        (PORT d[5] (1380:1380:1380) (1634:1634:1634))
        (PORT d[6] (1720:1720:1720) (2028:2028:2028))
        (PORT d[7] (1816:1816:1816) (2117:2117:2117))
        (PORT d[8] (2002:2002:2002) (2388:2388:2388))
        (PORT d[9] (2112:2112:2112) (2453:2453:2453))
        (PORT d[10] (1805:1805:1805) (2115:2115:2115))
        (PORT d[11] (1789:1789:1789) (2107:2107:2107))
        (PORT d[12] (2116:2116:2116) (2506:2506:2506))
        (PORT clk (1949:1949:1949) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1649:1649:1649) (1843:1843:1843))
        (PORT clk (1949:1949:1949) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (2169:2169:2169))
        (PORT d[0] (1933:1933:1933) (2136:2136:2136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (2170:2170:2170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3637:3637:3637) (4175:4175:4175))
        (PORT d[1] (2714:2714:2714) (3145:3145:3145))
        (PORT d[2] (2772:2772:2772) (3216:3216:3216))
        (PORT d[3] (2309:2309:2309) (2719:2719:2719))
        (PORT d[4] (3366:3366:3366) (3876:3876:3876))
        (PORT d[5] (3525:3525:3525) (4054:4054:4054))
        (PORT d[6] (2293:2293:2293) (2676:2676:2676))
        (PORT d[7] (3209:3209:3209) (3701:3701:3701))
        (PORT d[8] (3597:3597:3597) (4100:4100:4100))
        (PORT d[9] (3176:3176:3176) (3674:3674:3674))
        (PORT d[10] (2762:2762:2762) (3189:3189:3189))
        (PORT d[11] (3061:3061:3061) (3511:3511:3511))
        (PORT d[12] (3707:3707:3707) (4207:4207:4207))
        (PORT clk (1288:1288:1288) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (PORT d[0] (2092:2092:2092) (2413:2413:2413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1061:1061:1061) (1249:1249:1249))
        (PORT clk (1885:1885:1885) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2090:2090:2090) (2442:2442:2442))
        (PORT d[1] (1766:1766:1766) (2083:2083:2083))
        (PORT d[2] (1753:1753:1753) (2061:2061:2061))
        (PORT d[3] (2122:2122:2122) (2498:2498:2498))
        (PORT d[4] (1695:1695:1695) (2004:2004:2004))
        (PORT d[5] (1555:1555:1555) (1828:1828:1828))
        (PORT d[6] (1866:1866:1866) (2202:2202:2202))
        (PORT d[7] (2025:2025:2025) (2361:2361:2361))
        (PORT d[8] (1705:1705:1705) (2037:2037:2037))
        (PORT d[9] (2107:2107:2107) (2440:2440:2440))
        (PORT d[10] (1686:1686:1686) (1964:1964:1964))
        (PORT d[11] (1781:1781:1781) (2100:2100:2100))
        (PORT d[12] (1759:1759:1759) (2094:2094:2094))
        (PORT clk (1883:1883:1883) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1521:1521:1521))
        (PORT clk (1883:1883:1883) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (2082:2082:2082))
        (PORT d[0] (1629:1629:1629) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (2083:2083:2083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3342:3342:3342) (3847:3847:3847))
        (PORT d[1] (3103:3103:3103) (3568:3568:3568))
        (PORT d[2] (2902:2902:2902) (3351:3351:3351))
        (PORT d[3] (2284:2284:2284) (2684:2684:2684))
        (PORT d[4] (3176:3176:3176) (3658:3658:3658))
        (PORT d[5] (3695:3695:3695) (4245:4245:4245))
        (PORT d[6] (2456:2456:2456) (2857:2857:2857))
        (PORT d[7] (2821:2821:2821) (3246:3246:3246))
        (PORT d[8] (3410:3410:3410) (3883:3883:3883))
        (PORT d[9] (2995:2995:2995) (3468:3468:3468))
        (PORT d[10] (3010:3010:3010) (3473:3473:3473))
        (PORT d[11] (2875:2875:2875) (3300:3300:3300))
        (PORT d[12] (3526:3526:3526) (4003:4003:4003))
        (PORT clk (1263:1263:1263) (1290:1290:1290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (PORT d[0] (1764:1764:1764) (2005:2005:2005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1405:1405:1405) (1647:1647:1647))
        (PORT clk (1959:1959:1959) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (2249:2249:2249))
        (PORT d[1] (1627:1627:1627) (1933:1933:1933))
        (PORT d[2] (1799:1799:1799) (2121:2121:2121))
        (PORT d[3] (1986:1986:1986) (2346:2346:2346))
        (PORT d[4] (1516:1516:1516) (1804:1804:1804))
        (PORT d[5] (2253:2253:2253) (2625:2625:2625))
        (PORT d[6] (1887:1887:1887) (2216:2216:2216))
        (PORT d[7] (1860:1860:1860) (2183:2183:2183))
        (PORT d[8] (1879:1879:1879) (2238:2238:2238))
        (PORT d[9] (2125:2125:2125) (2462:2462:2462))
        (PORT d[10] (2111:2111:2111) (2458:2458:2458))
        (PORT d[11] (1941:1941:1941) (2290:2290:2290))
        (PORT d[12] (1946:1946:1946) (2317:2317:2317))
        (PORT clk (1957:1957:1957) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1675:1675:1675))
        (PORT clk (1957:1957:1957) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (2181:2181:2181))
        (PORT d[0] (1773:1773:1773) (1970:1970:1970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (2182:2182:2182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3694:3694:3694) (4242:4242:4242))
        (PORT d[1] (2509:2509:2509) (2908:2908:2908))
        (PORT d[2] (2604:2604:2604) (3031:3031:3031))
        (PORT d[3] (2485:2485:2485) (2919:2919:2919))
        (PORT d[4] (3544:3544:3544) (4076:4076:4076))
        (PORT d[5] (3515:3515:3515) (4043:4043:4043))
        (PORT d[6] (2290:2290:2290) (2669:2669:2669))
        (PORT d[7] (3191:3191:3191) (3681:3681:3681))
        (PORT d[8] (3625:3625:3625) (4133:4133:4133))
        (PORT d[9] (2331:2331:2331) (2723:2723:2723))
        (PORT d[10] (2588:2588:2588) (2992:2992:2992))
        (PORT d[11] (3072:3072:3072) (3522:3522:3522))
        (PORT d[12] (3889:3889:3889) (4414:4414:4414))
        (PORT clk (1303:1303:1303) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (PORT d[0] (1105:1105:1105) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[6\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (1120:1120:1120))
        (PORT datab (970:970:970) (1125:1125:1125))
        (PORT datac (1270:1270:1270) (1452:1452:1452))
        (PORT datad (1452:1452:1452) (1688:1688:1688))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1235:1235:1235) (1454:1454:1454))
        (PORT clk (1890:1890:1890) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2616:2616:2616))
        (PORT d[1] (1772:1772:1772) (2089:2089:2089))
        (PORT d[2] (1760:1760:1760) (2068:2068:2068))
        (PORT d[3] (2276:2276:2276) (2668:2668:2668))
        (PORT d[4] (1546:1546:1546) (1843:1843:1843))
        (PORT d[5] (1401:1401:1401) (1662:1662:1662))
        (PORT d[6] (1719:1719:1719) (2037:2037:2037))
        (PORT d[7] (1856:1856:1856) (2166:2166:2166))
        (PORT d[8] (1991:1991:1991) (2374:2374:2374))
        (PORT d[9] (2102:2102:2102) (2434:2434:2434))
        (PORT d[10] (1809:1809:1809) (2126:2126:2126))
        (PORT d[11] (1781:1781:1781) (2099:2099:2099))
        (PORT d[12] (1581:1581:1581) (1887:1887:1887))
        (PORT clk (1888:1888:1888) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1427:1427:1427))
        (PORT clk (1888:1888:1888) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (2087:2087:2087))
        (PORT d[0] (1395:1395:1395) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3516:3516:3516) (4046:4046:4046))
        (PORT d[1] (3117:3117:3117) (3575:3575:3575))
        (PORT d[2] (2920:2920:2920) (3374:3374:3374))
        (PORT d[3] (2294:2294:2294) (2697:2697:2697))
        (PORT d[4] (3346:3346:3346) (3850:3850:3850))
        (PORT d[5] (1795:1795:1795) (2110:2110:2110))
        (PORT d[6] (2303:2303:2303) (2686:2686:2686))
        (PORT d[7] (2506:2506:2506) (2880:2880:2880))
        (PORT d[8] (3433:3433:3433) (3911:3911:3911))
        (PORT d[9] (2503:2503:2503) (2913:2913:2913))
        (PORT d[10] (2806:2806:2806) (3245:3245:3245))
        (PORT d[11] (2873:2873:2873) (3290:3290:3290))
        (PORT d[12] (3687:3687:3687) (4185:4185:4185))
        (PORT clk (1277:1277:1277) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1302:1302:1302))
        (PORT d[0] (2048:2048:2048) (2373:2373:2373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[6\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1417:1417:1417))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (865:865:865) (995:995:995))
        (PORT datad (957:957:957) (1099:1099:1099))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1016:1016:1016) (1190:1190:1190))
        (PORT clk (1718:1718:1718) (1888:1888:1888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1628:1628:1628))
        (PORT d[1] (1262:1262:1262) (1514:1514:1514))
        (PORT d[2] (1510:1510:1510) (1770:1770:1770))
        (PORT d[3] (1919:1919:1919) (2253:2253:2253))
        (PORT d[4] (1214:1214:1214) (1446:1446:1446))
        (PORT d[5] (1190:1190:1190) (1414:1414:1414))
        (PORT d[6] (1702:1702:1702) (2005:2005:2005))
        (PORT d[7] (2068:2068:2068) (2423:2423:2423))
        (PORT d[8] (2003:2003:2003) (2369:2369:2369))
        (PORT d[9] (2365:2365:2365) (2736:2736:2736))
        (PORT d[10] (1595:1595:1595) (1883:1883:1883))
        (PORT d[11] (1835:1835:1835) (2148:2148:2148))
        (PORT d[12] (1719:1719:1719) (2017:2017:2017))
        (PORT clk (1716:1716:1716) (1886:1886:1886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1607:1607:1607) (1799:1799:1799))
        (PORT clk (1716:1716:1716) (1886:1886:1886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1888:1888:1888))
        (PORT d[0] (1880:1880:1880) (2076:2076:2076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1889:1889:1889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (4140:4140:4140))
        (PORT d[1] (2736:2736:2736) (3171:3171:3171))
        (PORT d[2] (2910:2910:2910) (3353:3353:3353))
        (PORT d[3] (2873:2873:2873) (3361:3361:3361))
        (PORT d[4] (2985:2985:2985) (3412:3412:3412))
        (PORT d[5] (3144:3144:3144) (3619:3619:3619))
        (PORT d[6] (2625:2625:2625) (3046:3046:3046))
        (PORT d[7] (2570:2570:2570) (2994:2994:2994))
        (PORT d[8] (3016:3016:3016) (3418:3418:3418))
        (PORT d[9] (2602:2602:2602) (3010:3010:3010))
        (PORT d[10] (2856:2856:2856) (3295:3295:3295))
        (PORT d[11] (2818:2818:2818) (3247:3247:3247))
        (PORT d[12] (3033:3033:3033) (3453:3453:3453))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (PORT d[0] (2010:2010:2010) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1453:1453:1453) (1710:1710:1710))
        (PORT clk (1593:1593:1593) (1753:1753:1753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1367:1367:1367) (1563:1563:1563))
        (PORT d[1] (1549:1549:1549) (1813:1813:1813))
        (PORT d[2] (1206:1206:1206) (1387:1387:1387))
        (PORT d[3] (1453:1453:1453) (1693:1693:1693))
        (PORT d[4] (1246:1246:1246) (1450:1450:1450))
        (PORT d[5] (1240:1240:1240) (1446:1446:1446))
        (PORT d[6] (1427:1427:1427) (1662:1662:1662))
        (PORT d[7] (1840:1840:1840) (2164:2164:2164))
        (PORT d[8] (1381:1381:1381) (1653:1653:1653))
        (PORT d[9] (1353:1353:1353) (1550:1550:1550))
        (PORT d[10] (1427:1427:1427) (1639:1639:1639))
        (PORT d[11] (1614:1614:1614) (1856:1856:1856))
        (PORT d[12] (1806:1806:1806) (2134:2134:2134))
        (PORT clk (1591:1591:1591) (1751:1751:1751))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1641:1641:1641))
        (PORT clk (1591:1591:1591) (1751:1751:1751))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1753:1753:1753))
        (PORT d[0] (1645:1645:1645) (1787:1787:1787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1754:1754:1754))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1754:1754:1754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1754:1754:1754))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1754:1754:1754))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2577:2577:2577))
        (PORT d[1] (1897:1897:1897) (2172:2172:2172))
        (PORT d[2] (1413:1413:1413) (1606:1606:1606))
        (PORT d[3] (2057:2057:2057) (2416:2416:2416))
        (PORT d[4] (1940:1940:1940) (2204:2204:2204))
        (PORT d[5] (3797:3797:3797) (4352:4352:4352))
        (PORT d[6] (2545:2545:2545) (2951:2951:2951))
        (PORT d[7] (1418:1418:1418) (1650:1650:1650))
        (PORT d[8] (3433:3433:3433) (3961:3961:3961))
        (PORT d[9] (1363:1363:1363) (1567:1567:1567))
        (PORT d[10] (3544:3544:3544) (4149:4149:4149))
        (PORT d[11] (1942:1942:1942) (2207:2207:2207))
        (PORT d[12] (3826:3826:3826) (4392:4392:4392))
        (PORT clk (1333:1333:1333) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1361:1361:1361))
        (PORT d[0] (1374:1374:1374) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1422:1422:1422))
        (PORT clk (1752:1752:1752) (1944:1944:1944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (2184:2184:2184))
        (PORT d[1] (1425:1425:1425) (1697:1697:1697))
        (PORT d[2] (1706:1706:1706) (2011:2011:2011))
        (PORT d[3] (1782:1782:1782) (2101:2101:2101))
        (PORT d[4] (1590:1590:1590) (1879:1879:1879))
        (PORT d[5] (1115:1115:1115) (1338:1338:1338))
        (PORT d[6] (1874:1874:1874) (2202:2202:2202))
        (PORT d[7] (1720:1720:1720) (2019:2019:2019))
        (PORT d[8] (1851:1851:1851) (2220:2220:2220))
        (PORT d[9] (2145:2145:2145) (2480:2480:2480))
        (PORT d[10] (1782:1782:1782) (2108:2108:2108))
        (PORT d[11] (2028:2028:2028) (2366:2366:2366))
        (PORT d[12] (2310:2310:2310) (2718:2718:2718))
        (PORT clk (1750:1750:1750) (1942:1942:1942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1498:1498:1498) (1671:1671:1671))
        (PORT clk (1750:1750:1750) (1942:1942:1942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1944:1944:1944))
        (PORT d[0] (1791:1791:1791) (1976:1976:1976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1753:1753:1753) (1945:1945:1945))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1753:1753:1753) (1945:1945:1945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1753:1753:1753) (1945:1945:1945))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1753:1753:1753) (1945:1945:1945))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3680:3680:3680))
        (PORT d[1] (2366:2366:2366) (2748:2748:2748))
        (PORT d[2] (2570:2570:2570) (2970:2970:2970))
        (PORT d[3] (2534:2534:2534) (2989:2989:2989))
        (PORT d[4] (2641:2641:2641) (3018:3018:3018))
        (PORT d[5] (3901:3901:3901) (4488:4488:4488))
        (PORT d[6] (2673:2673:2673) (3112:3112:3112))
        (PORT d[7] (2385:2385:2385) (2786:2786:2786))
        (PORT d[8] (3363:3363:3363) (3809:3809:3809))
        (PORT d[9] (2935:2935:2935) (3412:3412:3412))
        (PORT d[10] (3199:3199:3199) (3683:3683:3683))
        (PORT d[11] (2474:2474:2474) (2859:2859:2859))
        (PORT d[12] (4284:4284:4284) (4910:4910:4910))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT d[0] (1119:1119:1119) (1273:1273:1273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[6\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1630:1630:1630))
        (PORT datab (1161:1161:1161) (1340:1340:1340))
        (PORT datac (539:539:539) (598:598:598))
        (PORT datad (1170:1170:1170) (1355:1355:1355))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (997:997:997) (1165:1165:1165))
        (PORT clk (1637:1637:1637) (1800:1800:1800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1745:1745:1745))
        (PORT d[1] (1382:1382:1382) (1645:1645:1645))
        (PORT d[2] (1493:1493:1493) (1715:1715:1715))
        (PORT d[3] (1175:1175:1175) (1361:1361:1361))
        (PORT d[4] (1015:1015:1015) (1190:1190:1190))
        (PORT d[5] (1102:1102:1102) (1325:1325:1325))
        (PORT d[6] (1255:1255:1255) (1446:1446:1446))
        (PORT d[7] (1724:1724:1724) (2015:2015:2015))
        (PORT d[8] (1806:1806:1806) (2150:2150:2150))
        (PORT d[9] (1121:1121:1121) (1313:1313:1313))
        (PORT d[10] (1537:1537:1537) (1803:1803:1803))
        (PORT d[11] (1170:1170:1170) (1359:1359:1359))
        (PORT d[12] (1526:1526:1526) (1806:1806:1806))
        (PORT clk (1635:1635:1635) (1798:1798:1798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1178:1178:1178))
        (PORT clk (1635:1635:1635) (1798:1798:1798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1800:1800:1800))
        (PORT d[0] (1403:1403:1403) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1801:1801:1801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1561:1561:1561) (1794:1794:1794))
        (PORT d[1] (754:754:754) (878:878:878))
        (PORT d[2] (1473:1473:1473) (1693:1693:1693))
        (PORT d[3] (550:550:550) (645:645:645))
        (PORT d[4] (2291:2291:2291) (2620:2620:2620))
        (PORT d[5] (1300:1300:1300) (1513:1513:1513))
        (PORT d[6] (882:882:882) (1022:1022:1022))
        (PORT d[7] (639:639:639) (744:744:744))
        (PORT d[8] (1580:1580:1580) (1815:1815:1815))
        (PORT d[9] (1408:1408:1408) (1616:1616:1616))
        (PORT d[10] (569:569:569) (672:672:672))
        (PORT d[11] (580:580:580) (682:682:682))
        (PORT d[12] (1081:1081:1081) (1257:1257:1257))
        (PORT clk (1324:1324:1324) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1352:1352:1352))
        (PORT d[0] (2157:2157:2157) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[6\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (1064:1064:1064))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (514:514:514) (593:593:593))
        (PORT datad (1171:1171:1171) (1356:1356:1356))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[6\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (781:781:781))
        (PORT datab (1772:1772:1772) (2018:2018:2018))
        (PORT datac (297:297:297) (347:347:347))
        (PORT datad (1948:1948:1948) (2201:2201:2201))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1751:1751:1751))
        (PORT clk (1718:1718:1718) (1886:1886:1886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1567:1567:1567) (1794:1794:1794))
        (PORT d[1] (1206:1206:1206) (1423:1423:1423))
        (PORT d[2] (1568:1568:1568) (1803:1803:1803))
        (PORT d[3] (1813:1813:1813) (2105:2105:2105))
        (PORT d[4] (1602:1602:1602) (1851:1851:1851))
        (PORT d[5] (1225:1225:1225) (1420:1420:1420))
        (PORT d[6] (1816:1816:1816) (2105:2105:2105))
        (PORT d[7] (1733:1733:1733) (2022:2022:2022))
        (PORT d[8] (1787:1787:1787) (2106:2106:2106))
        (PORT d[9] (1434:1434:1434) (1659:1659:1659))
        (PORT d[10] (1651:1651:1651) (1897:1897:1897))
        (PORT d[11] (1990:1990:1990) (2282:2282:2282))
        (PORT d[12] (1977:1977:1977) (2332:2332:2332))
        (PORT clk (1716:1716:1716) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1527:1527:1527) (1717:1717:1717))
        (PORT clk (1716:1716:1716) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1886:1886:1886))
        (PORT d[0] (1769:1769:1769) (1966:1966:1966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1887:1887:1887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2878:2878:2878) (3319:3319:3319))
        (PORT d[1] (1535:1535:1535) (1749:1749:1749))
        (PORT d[2] (1607:1607:1607) (1829:1829:1829))
        (PORT d[3] (1880:1880:1880) (2213:2213:2213))
        (PORT d[4] (1590:1590:1590) (1806:1806:1806))
        (PORT d[5] (3097:3097:3097) (3562:3562:3562))
        (PORT d[6] (2346:2346:2346) (2726:2726:2726))
        (PORT d[7] (1618:1618:1618) (1890:1890:1890))
        (PORT d[8] (3064:3064:3064) (3524:3524:3524))
        (PORT d[9] (2551:2551:2551) (2971:2971:2971))
        (PORT d[10] (3326:3326:3326) (3899:3899:3899))
        (PORT d[11] (2027:2027:2027) (2294:2294:2294))
        (PORT d[12] (3588:3588:3588) (4108:4108:4108))
        (PORT clk (1320:1320:1320) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1350:1350:1350))
        (PORT d[0] (1321:1321:1321) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1608:1608:1608))
        (PORT clk (1869:1869:1869) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2313:2313:2313))
        (PORT d[1] (1410:1410:1410) (1667:1667:1667))
        (PORT d[2] (1877:1877:1877) (2158:2158:2158))
        (PORT d[3] (1928:1928:1928) (2268:2268:2268))
        (PORT d[4] (1859:1859:1859) (2149:2149:2149))
        (PORT d[5] (1192:1192:1192) (1391:1391:1391))
        (PORT d[6] (2009:2009:2009) (2357:2357:2357))
        (PORT d[7] (1725:1725:1725) (2022:2022:2022))
        (PORT d[8] (1809:1809:1809) (2156:2156:2156))
        (PORT d[9] (1869:1869:1869) (2171:2171:2171))
        (PORT d[10] (1777:1777:1777) (2088:2088:2088))
        (PORT d[11] (2123:2123:2123) (2456:2456:2456))
        (PORT d[12] (1883:1883:1883) (2217:2217:2217))
        (PORT clk (1867:1867:1867) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1697:1697:1697))
        (PORT clk (1867:1867:1867) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (2067:2067:2067))
        (PORT d[0] (1684:1684:1684) (1867:1867:1867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (2068:2068:2068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (3038:3038:3038))
        (PORT d[1] (1294:1294:1294) (1495:1495:1495))
        (PORT d[2] (2363:2363:2363) (2725:2725:2725))
        (PORT d[3] (2215:2215:2215) (2607:2607:2607))
        (PORT d[4] (1733:1733:1733) (1981:1981:1981))
        (PORT d[5] (3714:3714:3714) (4292:4292:4292))
        (PORT d[6] (1416:1416:1416) (1629:1629:1629))
        (PORT d[7] (1996:1996:1996) (2322:2322:2322))
        (PORT d[8] (3328:3328:3328) (3838:3838:3838))
        (PORT d[9] (2641:2641:2641) (3073:3073:3073))
        (PORT d[10] (2370:2370:2370) (2767:2767:2767))
        (PORT d[11] (1314:1314:1314) (1501:1501:1501))
        (PORT d[12] (3477:3477:3477) (3968:3968:3968))
        (PORT clk (1339:1339:1339) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (PORT d[0] (1137:1137:1137) (1259:1259:1259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1724:1724:1724))
        (PORT clk (1536:1536:1536) (1693:1693:1693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1054:1054:1054) (1215:1215:1215))
        (PORT d[1] (1372:1372:1372) (1633:1633:1633))
        (PORT d[2] (1341:1341:1341) (1536:1536:1536))
        (PORT d[3] (1072:1072:1072) (1243:1243:1243))
        (PORT d[4] (1070:1070:1070) (1243:1243:1243))
        (PORT d[5] (974:974:974) (1131:1131:1131))
        (PORT d[6] (1219:1219:1219) (1409:1409:1409))
        (PORT d[7] (1665:1665:1665) (1963:1963:1963))
        (PORT d[8] (1522:1522:1522) (1809:1809:1809))
        (PORT d[9] (1176:1176:1176) (1352:1352:1352))
        (PORT d[10] (1262:1262:1262) (1451:1451:1451))
        (PORT d[11] (1603:1603:1603) (1842:1842:1842))
        (PORT d[12] (1517:1517:1517) (1745:1745:1745))
        (PORT clk (1534:1534:1534) (1691:1691:1691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1212:1212:1212) (1318:1318:1318))
        (PORT clk (1534:1534:1534) (1691:1691:1691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1693:1693:1693))
        (PORT d[0] (1496:1496:1496) (1610:1610:1610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1694:1694:1694))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1694:1694:1694))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1694:1694:1694))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2550:2550:2550))
        (PORT d[1] (2093:2093:2093) (2401:2401:2401))
        (PORT d[2] (1374:1374:1374) (1564:1564:1564))
        (PORT d[3] (2067:2067:2067) (2429:2429:2429))
        (PORT d[4] (1146:1146:1146) (1308:1308:1308))
        (PORT d[5] (935:935:935) (1105:1105:1105))
        (PORT d[6] (2022:2022:2022) (2361:2361:2361))
        (PORT d[7] (1390:1390:1390) (1614:1614:1614))
        (PORT d[8] (3135:3135:3135) (3552:3552:3552))
        (PORT d[9] (2712:2712:2712) (3165:3165:3165))
        (PORT d[10] (3723:3723:3723) (4353:4353:4353))
        (PORT d[11] (2209:2209:2209) (2508:2508:2508))
        (PORT d[12] (4007:4007:4007) (4597:4597:4597))
        (PORT clk (1330:1330:1330) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1360:1360:1360))
        (PORT d[0] (1048:1048:1048) (1144:1144:1144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[6\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1388:1388:1388) (1628:1628:1628))
        (PORT datab (1006:1006:1006) (1161:1161:1161))
        (PORT datac (744:744:744) (871:871:871))
        (PORT datad (1170:1170:1170) (1355:1355:1355))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1221:1221:1221) (1429:1429:1429))
        (PORT clk (1854:1854:1854) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2554:2554:2554))
        (PORT d[1] (1448:1448:1448) (1729:1729:1729))
        (PORT d[2] (1609:1609:1609) (1907:1907:1907))
        (PORT d[3] (1961:1961:1961) (2316:2316:2316))
        (PORT d[4] (1425:1425:1425) (1691:1691:1691))
        (PORT d[5] (1010:1010:1010) (1205:1205:1205))
        (PORT d[6] (1718:1718:1718) (2018:2018:2018))
        (PORT d[7] (2040:2040:2040) (2397:2397:2397))
        (PORT d[8] (1769:1769:1769) (2108:2108:2108))
        (PORT d[9] (1780:1780:1780) (2060:2060:2060))
        (PORT d[10] (1790:1790:1790) (2120:2120:2120))
        (PORT d[11] (1899:1899:1899) (2226:2226:2226))
        (PORT d[12] (1979:1979:1979) (2345:2345:2345))
        (PORT clk (1852:1852:1852) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1844:1844:1844))
        (PORT clk (1852:1852:1852) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (2065:2065:2065))
        (PORT d[0] (1930:1930:1930) (2137:2137:2137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (3265:3265:3265))
        (PORT d[1] (1960:1960:1960) (2280:2280:2280))
        (PORT d[2] (2377:2377:2377) (2747:2747:2747))
        (PORT d[3] (2181:2181:2181) (2586:2586:2586))
        (PORT d[4] (2257:2257:2257) (2578:2578:2578))
        (PORT d[5] (3545:3545:3545) (4084:4084:4084))
        (PORT d[6] (2467:2467:2467) (2870:2870:2870))
        (PORT d[7] (2004:2004:2004) (2350:2350:2350))
        (PORT d[8] (3400:3400:3400) (3942:3942:3942))
        (PORT d[9] (2342:2342:2342) (2724:2724:2724))
        (PORT d[10] (3570:3570:3570) (4105:4105:4105))
        (PORT d[11] (2114:2114:2114) (2452:2452:2452))
        (PORT d[12] (3912:3912:3912) (4480:4480:4480))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (PORT d[0] (1981:1981:1981) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[6\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (1070:1070:1070))
        (PORT datab (1185:1185:1185) (1380:1380:1380))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (851:851:851) (992:992:992))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1402:1402:1402))
        (PORT clk (1761:1761:1761) (1950:1950:1950))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1742:1742:1742))
        (PORT d[1] (1355:1355:1355) (1608:1608:1608))
        (PORT d[2] (1497:1497:1497) (1727:1727:1727))
        (PORT d[3] (1324:1324:1324) (1520:1520:1520))
        (PORT d[4] (1357:1357:1357) (1571:1571:1571))
        (PORT d[5] (1119:1119:1119) (1346:1346:1346))
        (PORT d[6] (1264:1264:1264) (1458:1458:1458))
        (PORT d[7] (1507:1507:1507) (1766:1766:1766))
        (PORT d[8] (1775:1775:1775) (2110:2110:2110))
        (PORT d[9] (1344:1344:1344) (1574:1574:1574))
        (PORT d[10] (1568:1568:1568) (1841:1841:1841))
        (PORT d[11] (1539:1539:1539) (1780:1780:1780))
        (PORT d[12] (1744:1744:1744) (2072:2072:2072))
        (PORT clk (1759:1759:1759) (1948:1948:1948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1443:1443:1443))
        (PORT clk (1759:1759:1759) (1948:1948:1948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1950:1950:1950))
        (PORT d[0] (1579:1579:1579) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1762:1762:1762) (1951:1951:1951))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1762:1762:1762) (1951:1951:1951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1762:1762:1762) (1951:1951:1951))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1762:1762:1762) (1951:1951:1951))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3198:3198:3198) (3680:3680:3680))
        (PORT d[1] (748:748:748) (873:873:873))
        (PORT d[2] (2358:2358:2358) (2720:2720:2720))
        (PORT d[3] (950:950:950) (1102:1102:1102))
        (PORT d[4] (1931:1931:1931) (2216:2216:2216))
        (PORT d[5] (844:844:844) (996:996:996))
        (PORT d[6] (1066:1066:1066) (1239:1239:1239))
        (PORT d[7] (859:859:859) (995:995:995))
        (PORT d[8] (3867:3867:3867) (4448:4448:4448))
        (PORT d[9] (2834:2834:2834) (3284:3284:3284))
        (PORT d[10] (915:915:915) (1063:1063:1063))
        (PORT d[11] (905:905:905) (1053:1053:1053))
        (PORT d[12] (1431:1431:1431) (1651:1651:1651))
        (PORT clk (1348:1348:1348) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1377:1377:1377))
        (PORT d[0] (1206:1206:1206) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1387:1387:1387) (1617:1617:1617))
        (PORT clk (1762:1762:1762) (1949:1949:1949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1975:1975:1975))
        (PORT d[1] (1453:1453:1453) (1733:1733:1733))
        (PORT d[2] (1895:1895:1895) (2226:2226:2226))
        (PORT d[3] (1778:1778:1778) (2103:2103:2103))
        (PORT d[4] (1385:1385:1385) (1636:1636:1636))
        (PORT d[5] (1003:1003:1003) (1202:1202:1202))
        (PORT d[6] (1876:1876:1876) (2201:2201:2201))
        (PORT d[7] (1712:1712:1712) (2010:2010:2010))
        (PORT d[8] (1828:1828:1828) (2182:2182:2182))
        (PORT d[9] (2166:2166:2166) (2503:2503:2503))
        (PORT d[10] (1808:1808:1808) (2132:2132:2132))
        (PORT d[11] (2009:2009:2009) (2344:2344:2344))
        (PORT d[12] (1591:1591:1591) (1877:1877:1877))
        (PORT clk (1760:1760:1760) (1947:1947:1947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1187:1187:1187))
        (PORT clk (1760:1760:1760) (1947:1947:1947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1762:1762:1762) (1949:1949:1949))
        (PORT d[0] (1358:1358:1358) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1950:1950:1950))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1950:1950:1950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1950:1950:1950))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1950:1950:1950))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3360:3360:3360) (3861:3861:3861))
        (PORT d[1] (2319:2319:2319) (2680:2680:2680))
        (PORT d[2] (2723:2723:2723) (3140:3140:3140))
        (PORT d[3] (2701:2701:2701) (3171:3171:3171))
        (PORT d[4] (2633:2633:2633) (3011:3011:3011))
        (PORT d[5] (3908:3908:3908) (4495:4495:4495))
        (PORT d[6] (2419:2419:2419) (2808:2808:2808))
        (PORT d[7] (2391:2391:2391) (2790:2790:2790))
        (PORT d[8] (3196:3196:3196) (3622:3622:3622))
        (PORT d[9] (2935:2935:2935) (3413:3413:3413))
        (PORT d[10] (3037:3037:3037) (3501:3501:3501))
        (PORT d[11] (2492:2492:2492) (2882:2882:2882))
        (PORT d[12] (4445:4445:4445) (5090:5090:5090))
        (PORT clk (1321:1321:1321) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (PORT d[0] (2282:2282:2282) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[6\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1389:1389:1389) (1629:1629:1629))
        (PORT datab (1185:1185:1185) (1379:1379:1379))
        (PORT datac (501:501:501) (568:568:568))
        (PORT datad (681:681:681) (762:762:762))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1182:1182:1182) (1372:1372:1372))
        (PORT clk (1804:1804:1804) (2003:2003:2003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1725:1725:1725))
        (PORT d[1] (1368:1368:1368) (1631:1631:1631))
        (PORT d[2] (1698:1698:1698) (1958:1958:1958))
        (PORT d[3] (1511:1511:1511) (1757:1757:1757))
        (PORT d[4] (1532:1532:1532) (1773:1773:1773))
        (PORT d[5] (1012:1012:1012) (1186:1186:1186))
        (PORT d[6] (1440:1440:1440) (1656:1656:1656))
        (PORT d[7] (1533:1533:1533) (1796:1796:1796))
        (PORT d[8] (1838:1838:1838) (2190:2190:2190))
        (PORT d[9] (1515:1515:1515) (1770:1770:1770))
        (PORT d[10] (1767:1767:1767) (2069:2069:2069))
        (PORT d[11] (1734:1734:1734) (2006:2006:2006))
        (PORT d[12] (1899:1899:1899) (2236:2236:2236))
        (PORT clk (1802:1802:1802) (2001:2001:2001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1670:1670:1670) (1854:1854:1854))
        (PORT clk (1802:1802:1802) (2001:2001:2001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (2003:2003:2003))
        (PORT d[0] (1954:1954:1954) (2149:2149:2149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (2004:2004:2004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3016:3016:3016) (3474:3474:3474))
        (PORT d[1] (1082:1082:1082) (1252:1252:1252))
        (PORT d[2] (2355:2355:2355) (2725:2725:2725))
        (PORT d[3] (2153:2153:2153) (2556:2556:2556))
        (PORT d[4] (1731:1731:1731) (1984:1984:1984))
        (PORT d[5] (3723:3723:3723) (4309:4309:4309))
        (PORT d[6] (1414:1414:1414) (1639:1639:1639))
        (PORT d[7] (2149:2149:2149) (2497:2497:2497))
        (PORT d[8] (3314:3314:3314) (3817:3817:3817))
        (PORT d[9] (1348:1348:1348) (1546:1546:1546))
        (PORT d[10] (2198:2198:2198) (2567:2567:2567))
        (PORT d[11] (1106:1106:1106) (1291:1291:1291))
        (PORT d[12] (3673:3673:3673) (4191:4191:4191))
        (PORT clk (1352:1352:1352) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1380:1380:1380))
        (PORT d[0] (1145:1145:1145) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1612:1612:1612))
        (PORT clk (1851:1851:1851) (2047:2047:2047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2130:2130:2130) (2483:2483:2483))
        (PORT d[1] (1589:1589:1589) (1872:1872:1872))
        (PORT d[2] (1860:1860:1860) (2136:2136:2136))
        (PORT d[3] (1923:1923:1923) (2263:2263:2263))
        (PORT d[4] (1722:1722:1722) (2002:2002:2002))
        (PORT d[5] (1204:1204:1204) (1412:1412:1412))
        (PORT d[6] (1774:1774:1774) (2032:2032:2032))
        (PORT d[7] (1880:1880:1880) (2197:2197:2197))
        (PORT d[8] (1804:1804:1804) (2138:2138:2138))
        (PORT d[9] (1657:1657:1657) (1927:1927:1927))
        (PORT d[10] (1923:1923:1923) (2251:2251:2251))
        (PORT d[11] (2119:2119:2119) (2454:2454:2454))
        (PORT d[12] (1756:1756:1756) (2077:2077:2077))
        (PORT clk (1849:1849:1849) (2045:2045:2045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1948:1948:1948))
        (PORT clk (1849:1849:1849) (2045:2045:2045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (2047:2047:2047))
        (PORT d[0] (2008:2008:2008) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (2048:2048:2048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (3219:3219:3219))
        (PORT d[1] (1277:1277:1277) (1467:1467:1467))
        (PORT d[2] (2501:2501:2501) (2877:2877:2877))
        (PORT d[3] (2118:2118:2118) (2498:2498:2498))
        (PORT d[4] (1732:1732:1732) (1980:1980:1980))
        (PORT d[5] (3599:3599:3599) (4161:4161:4161))
        (PORT d[6] (1415:1415:1415) (1628:1628:1628))
        (PORT d[7] (2161:2161:2161) (2510:2510:2510))
        (PORT d[8] (3479:3479:3479) (4005:4005:4005))
        (PORT d[9] (2644:2644:2644) (3079:3079:3079))
        (PORT d[10] (2364:2364:2364) (2756:2756:2756))
        (PORT d[11] (1425:1425:1425) (1645:1645:1645))
        (PORT d[12] (3598:3598:3598) (4113:4113:4113))
        (PORT clk (1341:1341:1341) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (PORT d[0] (1136:1136:1136) (1255:1255:1255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[6\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1632:1632:1632))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (665:665:665) (756:756:756))
        (PORT datad (812:812:812) (932:932:932))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[6\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (331:331:331))
        (PORT datab (483:483:483) (559:559:559))
        (PORT datac (589:589:589) (667:667:667))
        (PORT datad (1945:1945:1945) (2198:2198:2198))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1191:1191:1191))
        (PORT datad (971:971:971) (1129:1129:1129))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (206:206:206))
        (PORT datac (1964:1964:1964) (2240:2240:2240))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (203:203:203) (754:754:754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2105:2105:2105) (2395:2395:2395))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1348:1348:1348))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1904:1904:1904))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (530:530:530) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1904:1904:1904))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (530:530:530) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1422:1422:1422))
        (PORT clk (1702:1702:1702) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1309:1309:1309) (1506:1506:1506))
        (PORT d[1] (1688:1688:1688) (1988:1988:1988))
        (PORT d[2] (1510:1510:1510) (1741:1741:1741))
        (PORT d[3] (1343:1343:1343) (1543:1543:1543))
        (PORT d[4] (1392:1392:1392) (1619:1619:1619))
        (PORT d[5] (835:835:835) (987:987:987))
        (PORT d[6] (1265:1265:1265) (1459:1459:1459))
        (PORT d[7] (1517:1517:1517) (1783:1783:1783))
        (PORT d[8] (1784:1784:1784) (2127:2127:2127))
        (PORT d[9] (1332:1332:1332) (1555:1555:1555))
        (PORT d[10] (1573:1573:1573) (1852:1852:1852))
        (PORT d[11] (1543:1543:1543) (1787:1787:1787))
        (PORT d[12] (1749:1749:1749) (2079:2079:2079))
        (PORT clk (1700:1700:1700) (1882:1882:1882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1407:1407:1407))
        (PORT clk (1700:1700:1700) (1882:1882:1882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1884:1884:1884))
        (PORT d[0] (1573:1573:1573) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1703:1703:1703) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1703:1703:1703) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1703:1703:1703) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1703:1703:1703) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (2213:2213:2213))
        (PORT d[1] (904:904:904) (1046:1046:1046))
        (PORT d[2] (2708:2708:2708) (3119:3119:3119))
        (PORT d[3] (2325:2325:2325) (2749:2749:2749))
        (PORT d[4] (1909:1909:1909) (2185:2185:2185))
        (PORT d[5] (3896:3896:3896) (4503:4503:4503))
        (PORT d[6] (1058:1058:1058) (1227:1227:1227))
        (PORT d[7] (2496:2496:2496) (2893:2893:2893))
        (PORT d[8] (3861:3861:3861) (4442:4442:4442))
        (PORT d[9] (1157:1157:1157) (1333:1333:1333))
        (PORT d[10] (1098:1098:1098) (1274:1274:1274))
        (PORT d[11] (1089:1089:1089) (1261:1261:1261))
        (PORT d[12] (3849:3849:3849) (4391:4391:4391))
        (PORT clk (1349:1349:1349) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1379:1379:1379))
        (PORT d[0] (1959:1959:1959) (2183:2183:2183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (1998:1998:1998))
        (PORT clk (1591:1591:1591) (1732:1732:1732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1745:1745:1745))
        (PORT d[1] (1683:1683:1683) (1973:1973:1973))
        (PORT d[2] (1969:1969:1969) (2314:2314:2314))
        (PORT d[3] (1958:1958:1958) (2275:2275:2275))
        (PORT d[4] (1535:1535:1535) (1819:1819:1819))
        (PORT d[5] (1839:1839:1839) (2097:2097:2097))
        (PORT d[6] (1812:1812:1812) (2115:2115:2115))
        (PORT d[7] (1820:1820:1820) (2136:2136:2136))
        (PORT d[8] (1773:1773:1773) (2089:2089:2089))
        (PORT d[9] (2047:2047:2047) (2366:2366:2366))
        (PORT d[10] (1701:1701:1701) (1988:1988:1988))
        (PORT d[11] (2221:2221:2221) (2602:2602:2602))
        (PORT d[12] (1999:1999:1999) (2363:2363:2363))
        (PORT clk (1589:1589:1589) (1730:1730:1730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1660:1660:1660))
        (PORT clk (1589:1589:1589) (1730:1730:1730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1732:1732:1732))
        (PORT d[0] (1711:1711:1711) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1733:1733:1733))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1733:1733:1733))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1733:1733:1733))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (3186:3186:3186))
        (PORT d[1] (2306:2306:2306) (2654:2654:2654))
        (PORT d[2] (2609:2609:2609) (2999:2999:2999))
        (PORT d[3] (2006:2006:2006) (2346:2346:2346))
        (PORT d[4] (2109:2109:2109) (2396:2396:2396))
        (PORT d[5] (3311:3311:3311) (3775:3775:3775))
        (PORT d[6] (2607:2607:2607) (3048:3048:3048))
        (PORT d[7] (1975:1975:1975) (2293:2293:2293))
        (PORT d[8] (2712:2712:2712) (3117:3117:3117))
        (PORT d[9] (1741:1741:1741) (2030:2030:2030))
        (PORT d[10] (2927:2927:2927) (3426:3426:3426))
        (PORT d[11] (2405:2405:2405) (2719:2719:2719))
        (PORT d[12] (3442:3442:3442) (3920:3920:3920))
        (PORT clk (1333:1333:1333) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (PORT d[0] (1956:1956:1956) (2190:2190:2190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1513:1513:1513))
        (PORT clk (1605:1605:1605) (1770:1770:1770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1421:1421:1421))
        (PORT d[1] (1187:1187:1187) (1402:1402:1402))
        (PORT d[2] (1340:1340:1340) (1540:1540:1540))
        (PORT d[3] (1449:1449:1449) (1683:1683:1683))
        (PORT d[4] (1246:1246:1246) (1446:1446:1446))
        (PORT d[5] (1366:1366:1366) (1570:1570:1570))
        (PORT d[6] (1596:1596:1596) (1856:1856:1856))
        (PORT d[7] (1822:1822:1822) (2142:2142:2142))
        (PORT d[8] (1384:1384:1384) (1655:1655:1655))
        (PORT d[9] (1608:1608:1608) (1861:1861:1861))
        (PORT d[10] (1453:1453:1453) (1671:1671:1671))
        (PORT d[11] (1783:1783:1783) (2047:2047:2047))
        (PORT d[12] (1795:1795:1795) (2122:2122:2122))
        (PORT clk (1603:1603:1603) (1768:1768:1768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1540:1540:1540) (1690:1690:1690))
        (PORT clk (1603:1603:1603) (1768:1768:1768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1770:1770:1770))
        (PORT d[0] (1640:1640:1640) (1779:1779:1779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1771:1771:1771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2410:2410:2410) (2763:2763:2763))
        (PORT d[1] (1838:1838:1838) (2091:2091:2091))
        (PORT d[2] (1427:1427:1427) (1628:1628:1628))
        (PORT d[3] (1900:1900:1900) (2242:2242:2242))
        (PORT d[4] (1939:1939:1939) (2203:2203:2203))
        (PORT d[5] (1107:1107:1107) (1297:1297:1297))
        (PORT d[6] (2527:2527:2527) (2927:2927:2927))
        (PORT d[7] (1421:1421:1421) (1657:1657:1657))
        (PORT d[8] (3425:3425:3425) (3953:3953:3953))
        (PORT d[9] (2524:2524:2524) (2951:2951:2951))
        (PORT d[10] (3533:3533:3533) (4134:4134:4134))
        (PORT d[11] (2030:2030:2030) (2304:2304:2304))
        (PORT d[12] (3812:3812:3812) (4369:4369:4369))
        (PORT clk (1333:1333:1333) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (PORT d[0] (1579:1579:1579) (1753:1753:1753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[7\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1404:1404:1404))
        (PORT datab (1229:1229:1229) (1415:1415:1415))
        (PORT datac (1266:1266:1266) (1451:1451:1451))
        (PORT datad (509:509:509) (579:579:579))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1474:1474:1474) (1713:1713:1713))
        (PORT clk (1673:1673:1673) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1610:1610:1610))
        (PORT d[1] (1356:1356:1356) (1595:1595:1595))
        (PORT d[2] (1514:1514:1514) (1741:1741:1741))
        (PORT d[3] (1806:1806:1806) (2096:2096:2096))
        (PORT d[4] (1434:1434:1434) (1667:1667:1667))
        (PORT d[5] (1194:1194:1194) (1380:1380:1380))
        (PORT d[6] (1795:1795:1795) (2082:2082:2082))
        (PORT d[7] (1733:1733:1733) (2021:2021:2021))
        (PORT d[8] (1414:1414:1414) (1688:1688:1688))
        (PORT d[9] (1528:1528:1528) (1745:1745:1745))
        (PORT d[10] (1642:1642:1642) (1887:1887:1887))
        (PORT d[11] (1972:1972:1972) (2263:2263:2263))
        (PORT d[12] (1831:1831:1831) (2169:2169:2169))
        (PORT clk (1671:1671:1671) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1329:1329:1329))
        (PORT clk (1671:1671:1671) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1836:1836:1836))
        (PORT d[0] (1496:1496:1496) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (3296:3296:3296))
        (PORT d[1] (1691:1691:1691) (1919:1919:1919))
        (PORT d[2] (1744:1744:1744) (1981:1981:1981))
        (PORT d[3] (2178:2178:2178) (2549:2549:2549))
        (PORT d[4] (1856:1856:1856) (2098:2098:2098))
        (PORT d[5] (3586:3586:3586) (4114:4114:4114))
        (PORT d[6] (2369:2369:2369) (2753:2753:2753))
        (PORT d[7] (1597:1597:1597) (1862:1862:1862))
        (PORT d[8] (3216:3216:3216) (3708:3708:3708))
        (PORT d[9] (1551:1551:1551) (1779:1779:1779))
        (PORT d[10] (3345:3345:3345) (3919:3919:3919))
        (PORT d[11] (1761:1761:1761) (2004:2004:2004))
        (PORT d[12] (3611:3611:3611) (4135:4135:4135))
        (PORT clk (1323:1323:1323) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1353:1353:1353))
        (PORT d[0] (1515:1515:1515) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[7\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1403:1403:1403))
        (PORT datab (527:527:527) (593:593:593))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (682:682:682) (775:775:775))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (740:740:740) (854:854:854))
        (PORT clk (1511:1511:1511) (1650:1650:1650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1150:1150:1150) (1310:1310:1310))
        (PORT d[1] (750:750:750) (878:878:878))
        (PORT d[2] (723:723:723) (842:842:842))
        (PORT d[3] (707:707:707) (828:828:828))
        (PORT d[4] (703:703:703) (815:815:815))
        (PORT d[5] (913:913:913) (1067:1067:1067))
        (PORT d[6] (1212:1212:1212) (1401:1401:1401))
        (PORT d[7] (886:886:886) (1023:1023:1023))
        (PORT d[8] (1546:1546:1546) (1844:1844:1844))
        (PORT d[9] (727:727:727) (844:844:844))
        (PORT d[10] (915:915:915) (1059:1059:1059))
        (PORT d[11] (1076:1076:1076) (1245:1245:1245))
        (PORT d[12] (867:867:867) (997:997:997))
        (PORT clk (1509:1509:1509) (1648:1648:1648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (992:992:992) (1070:1070:1070))
        (PORT clk (1509:1509:1509) (1648:1648:1648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1650:1650:1650))
        (PORT d[0] (1112:1112:1112) (1177:1177:1177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1651:1651:1651))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1651:1651:1651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1651:1651:1651))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1651:1651:1651))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2209:2209:2209) (2520:2520:2520))
        (PORT d[1] (2439:2439:2439) (2787:2787:2787))
        (PORT d[2] (1988:1988:1988) (2281:2281:2281))
        (PORT d[3] (1389:1389:1389) (1600:1600:1600))
        (PORT d[4] (798:798:798) (913:913:913))
        (PORT d[5] (2924:2924:2924) (3349:3349:3349))
        (PORT d[6] (1990:1990:1990) (2324:2324:2324))
        (PORT d[7] (1384:1384:1384) (1607:1607:1607))
        (PORT d[8] (2932:2932:2932) (3319:3319:3319))
        (PORT d[9] (955:955:955) (1091:1091:1091))
        (PORT d[10] (2995:2995:2995) (3481:3481:3481))
        (PORT d[11] (2559:2559:2559) (2902:2902:2902))
        (PORT d[12] (2979:2979:2979) (3382:3382:3382))
        (PORT clk (1311:1311:1311) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (PORT d[0] (800:800:800) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (579:579:579) (677:677:677))
        (PORT clk (1481:1481:1481) (1606:1606:1606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (614:614:614) (720:720:720))
        (PORT d[1] (576:576:576) (681:681:681))
        (PORT d[2] (683:683:683) (790:790:790))
        (PORT d[3] (1202:1202:1202) (1390:1390:1390))
        (PORT d[4] (552:552:552) (648:648:648))
        (PORT d[5] (738:738:738) (867:867:867))
        (PORT d[6] (1380:1380:1380) (1589:1589:1589))
        (PORT d[7] (1052:1052:1052) (1210:1210:1210))
        (PORT d[8] (1436:1436:1436) (1652:1652:1652))
        (PORT d[9] (846:846:846) (974:974:974))
        (PORT d[10] (871:871:871) (1001:1001:1001))
        (PORT d[11] (1062:1062:1062) (1226:1226:1226))
        (PORT d[12] (866:866:866) (995:995:995))
        (PORT clk (1479:1479:1479) (1604:1604:1604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (869:869:869) (926:926:926))
        (PORT clk (1479:1479:1479) (1604:1604:1604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1606:1606:1606))
        (PORT d[0] (1153:1153:1153) (1219:1219:1219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1607:1607:1607))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1607:1607:1607))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1607:1607:1607))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2525:2525:2525))
        (PORT d[1] (2645:2645:2645) (3038:3038:3038))
        (PORT d[2] (656:656:656) (755:755:755))
        (PORT d[3] (1214:1214:1214) (1402:1402:1402))
        (PORT d[4] (637:637:637) (725:725:725))
        (PORT d[5] (1780:1780:1780) (2033:2033:2033))
        (PORT d[6] (2004:2004:2004) (2336:2336:2336))
        (PORT d[7] (1374:1374:1374) (1590:1590:1590))
        (PORT d[8] (2771:2771:2771) (3140:3140:3140))
        (PORT d[9] (796:796:796) (915:915:915))
        (PORT d[10] (2841:2841:2841) (3308:3308:3308))
        (PORT d[11] (2760:2760:2760) (3136:3136:3136))
        (PORT d[12] (2814:2814:2814) (3195:3195:3195))
        (PORT clk (1301:1301:1301) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (PORT d[0] (836:836:836) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (568:568:568) (662:662:662))
        (PORT clk (1481:1481:1481) (1624:1624:1624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (702:702:702) (813:813:813))
        (PORT d[1] (742:742:742) (869:869:869))
        (PORT d[2] (1171:1171:1171) (1348:1348:1348))
        (PORT d[3] (705:705:705) (823:823:823))
        (PORT d[4] (751:751:751) (884:884:884))
        (PORT d[5] (886:886:886) (1030:1030:1030))
        (PORT d[6] (1369:1369:1369) (1578:1578:1578))
        (PORT d[7] (878:878:878) (1011:1011:1011))
        (PORT d[8] (1192:1192:1192) (1425:1425:1425))
        (PORT d[9] (762:762:762) (896:896:896))
        (PORT d[10] (894:894:894) (1030:1030:1030))
        (PORT d[11] (1231:1231:1231) (1419:1419:1419))
        (PORT d[12] (1047:1047:1047) (1213:1213:1213))
        (PORT clk (1479:1479:1479) (1622:1622:1622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (887:887:887) (946:946:946))
        (PORT clk (1479:1479:1479) (1622:1622:1622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1624:1624:1624))
        (PORT d[0] (1171:1171:1171) (1239:1239:1239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2208:2208:2208) (2519:2519:2519))
        (PORT d[1] (2451:2451:2451) (2803:2803:2803))
        (PORT d[2] (1989:1989:1989) (2282:2282:2282))
        (PORT d[3] (1387:1387:1387) (1601:1601:1601))
        (PORT d[4] (785:785:785) (898:898:898))
        (PORT d[5] (794:794:794) (909:909:909))
        (PORT d[6] (3040:3040:3040) (3508:3508:3508))
        (PORT d[7] (1388:1388:1388) (1610:1610:1610))
        (PORT d[8] (2779:2779:2779) (3148:3148:3148))
        (PORT d[9] (984:984:984) (1133:1133:1133))
        (PORT d[10] (2855:2855:2855) (3328:3328:3328))
        (PORT d[11] (2751:2751:2751) (3126:3126:3126))
        (PORT d[12] (2815:2815:2815) (3196:3196:3196))
        (PORT clk (1305:1305:1305) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1334:1334:1334))
        (PORT d[0] (847:847:847) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[7\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (897:897:897))
        (PORT datab (1365:1365:1365) (1572:1572:1572))
        (PORT datac (523:523:523) (602:602:602))
        (PORT datad (1045:1045:1045) (1195:1195:1195))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1244:1244:1244) (1448:1448:1448))
        (PORT clk (1587:1587:1587) (1746:1746:1746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1252:1252:1252) (1445:1445:1445))
        (PORT d[1] (1199:1199:1199) (1433:1433:1433))
        (PORT d[2] (1221:1221:1221) (1403:1403:1403))
        (PORT d[3] (1444:1444:1444) (1683:1683:1683))
        (PORT d[4] (1255:1255:1255) (1457:1457:1457))
        (PORT d[5] (1216:1216:1216) (1412:1412:1412))
        (PORT d[6] (1393:1393:1393) (1613:1613:1613))
        (PORT d[7] (1831:1831:1831) (2151:2151:2151))
        (PORT d[8] (1524:1524:1524) (1804:1804:1804))
        (PORT d[9] (1347:1347:1347) (1543:1543:1543))
        (PORT d[10] (1271:1271:1271) (1461:1461:1461))
        (PORT d[11] (1614:1614:1614) (1855:1855:1855))
        (PORT d[12] (1656:1656:1656) (1897:1897:1897))
        (PORT clk (1585:1585:1585) (1744:1744:1744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1493:1493:1493))
        (PORT clk (1585:1585:1585) (1744:1744:1744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1746:1746:1746))
        (PORT d[0] (1577:1577:1577) (1742:1742:1742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1747:1747:1747))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1747:1747:1747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1747:1747:1747))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1747:1747:1747))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2589:2589:2589))
        (PORT d[1] (1925:1925:1925) (2233:2233:2233))
        (PORT d[2] (1241:1241:1241) (1404:1404:1404))
        (PORT d[3] (2053:2053:2053) (2412:2412:2412))
        (PORT d[4] (1153:1153:1153) (1312:1312:1312))
        (PORT d[5] (3798:3798:3798) (4353:4353:4353))
        (PORT d[6] (2035:2035:2035) (2377:2377:2377))
        (PORT d[7] (1393:1393:1393) (1618:1618:1618))
        (PORT d[8] (3311:3311:3311) (3751:3751:3751))
        (PORT d[9] (2541:2541:2541) (2971:2971:2971))
        (PORT d[10] (3714:3714:3714) (4347:4347:4347))
        (PORT d[11] (2206:2206:2206) (2508:2508:2508))
        (PORT d[12] (3983:3983:3983) (4569:4569:4569))
        (PORT clk (1332:1332:1332) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT d[0] (1673:1673:1673) (1852:1852:1852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[7\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (605:605:605))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (1351:1351:1351) (1553:1553:1553))
        (PORT datad (693:693:693) (794:794:794))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1686:1686:1686))
        (PORT clk (1765:1765:1765) (1949:1949:1949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (2127:2127:2127))
        (PORT d[1] (1420:1420:1420) (1693:1693:1693))
        (PORT d[2] (1861:1861:1861) (2182:2182:2182))
        (PORT d[3] (1914:1914:1914) (2253:2253:2253))
        (PORT d[4] (1231:1231:1231) (1461:1461:1461))
        (PORT d[5] (1007:1007:1007) (1216:1216:1216))
        (PORT d[6] (1871:1871:1871) (2196:2196:2196))
        (PORT d[7] (1732:1732:1732) (2037:2037:2037))
        (PORT d[8] (1836:1836:1836) (2188:2188:2188))
        (PORT d[9] (2158:2158:2158) (2495:2495:2495))
        (PORT d[10] (1808:1808:1808) (2133:2133:2133))
        (PORT d[11] (1739:1739:1739) (2054:2054:2054))
        (PORT d[12] (1698:1698:1698) (1997:1997:1997))
        (PORT clk (1763:1763:1763) (1947:1947:1947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1447:1447:1447))
        (PORT clk (1763:1763:1763) (1947:1947:1947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1949:1949:1949))
        (PORT d[0] (1586:1586:1586) (1755:1755:1755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1950:1950:1950))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1950:1950:1950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1950:1950:1950))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1950:1950:1950))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3190:3190:3190) (3675:3675:3675))
        (PORT d[1] (2533:2533:2533) (2939:2939:2939))
        (PORT d[2] (2566:2566:2566) (2965:2965:2965))
        (PORT d[3] (2684:2684:2684) (3149:3149:3149))
        (PORT d[4] (2634:2634:2634) (3014:3014:3014))
        (PORT d[5] (3907:3907:3907) (4494:4494:4494))
        (PORT d[6] (2665:2665:2665) (3099:3099:3099))
        (PORT d[7] (2403:2403:2403) (2809:2809:2809))
        (PORT d[8] (3192:3192:3192) (3616:3616:3616))
        (PORT d[9] (2923:2923:2923) (3393:3393:3393))
        (PORT d[10] (3196:3196:3196) (3681:3681:3681))
        (PORT d[11] (2492:2492:2492) (2885:2885:2885))
        (PORT d[12] (4285:4285:4285) (4910:4910:4910))
        (PORT clk (1324:1324:1324) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1351:1351:1351))
        (PORT d[0] (1095:1095:1095) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1717:1717:1717) (1952:1952:1952))
        (PORT clk (1461:1461:1461) (1579:1579:1579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1535:1535:1535))
        (PORT d[1] (1351:1351:1351) (1597:1597:1597))
        (PORT d[2] (1907:1907:1907) (2237:2237:2237))
        (PORT d[3] (1782:1782:1782) (2070:2070:2070))
        (PORT d[4] (1326:1326:1326) (1575:1575:1575))
        (PORT d[5] (1502:1502:1502) (1727:1727:1727))
        (PORT d[6] (1651:1651:1651) (1929:1929:1929))
        (PORT d[7] (1751:1751:1751) (2015:2015:2015))
        (PORT d[8] (1449:1449:1449) (1720:1720:1720))
        (PORT d[9] (1819:1819:1819) (2096:2096:2096))
        (PORT d[10] (1507:1507:1507) (1755:1755:1755))
        (PORT d[11] (1894:1894:1894) (2229:2229:2229))
        (PORT d[12] (1792:1792:1792) (2119:2119:2119))
        (PORT clk (1459:1459:1459) (1577:1577:1577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1552:1552:1552) (1728:1728:1728))
        (PORT clk (1459:1459:1459) (1577:1577:1577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1461:1461:1461) (1579:1579:1579))
        (PORT d[0] (1819:1819:1819) (2007:2007:2007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (3404:3404:3404))
        (PORT d[1] (2355:2355:2355) (2725:2725:2725))
        (PORT d[2] (3175:3175:3175) (3650:3650:3650))
        (PORT d[3] (1722:1722:1722) (2004:2004:2004))
        (PORT d[4] (2874:2874:2874) (3286:3286:3286))
        (PORT d[5] (4017:4017:4017) (4574:4574:4574))
        (PORT d[6] (3009:3009:3009) (3503:3503:3503))
        (PORT d[7] (2561:2561:2561) (2967:2967:2967))
        (PORT d[8] (2498:2498:2498) (2863:2863:2863))
        (PORT d[9] (1214:1214:1214) (1411:1411:1411))
        (PORT d[10] (3522:3522:3522) (4119:4119:4119))
        (PORT d[11] (2955:2955:2955) (3349:3349:3349))
        (PORT d[12] (3069:3069:3069) (3485:3485:3485))
        (PORT clk (1327:1327:1327) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (PORT d[0] (1979:1979:1979) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (746:746:746) (861:861:861))
        (PORT clk (1527:1527:1527) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1014:1014:1014) (1160:1160:1160))
        (PORT d[1] (753:753:753) (874:874:874))
        (PORT d[2] (862:862:862) (994:994:994))
        (PORT d[3] (1053:1053:1053) (1222:1222:1222))
        (PORT d[4] (898:898:898) (1048:1048:1048))
        (PORT d[5] (906:906:906) (1051:1051:1051))
        (PORT d[6] (1204:1204:1204) (1392:1392:1392))
        (PORT d[7] (1044:1044:1044) (1200:1200:1200))
        (PORT d[8] (1607:1607:1607) (1844:1844:1844))
        (PORT d[9] (910:910:910) (1057:1057:1057))
        (PORT d[10] (1054:1054:1054) (1211:1211:1211))
        (PORT d[11] (1255:1255:1255) (1446:1446:1446))
        (PORT d[12] (1206:1206:1206) (1390:1390:1390))
        (PORT clk (1525:1525:1525) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1060:1060:1060) (1142:1142:1142))
        (PORT clk (1525:1525:1525) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1667:1667:1667))
        (PORT d[0] (1344:1344:1344) (1435:1435:1435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2552:2552:2552))
        (PORT d[1] (2431:2431:2431) (2780:2780:2780))
        (PORT d[2] (1970:1970:1970) (2258:2258:2258))
        (PORT d[3] (1396:1396:1396) (1608:1608:1608))
        (PORT d[4] (807:807:807) (925:925:925))
        (PORT d[5] (2916:2916:2916) (3341:3341:3341))
        (PORT d[6] (3184:3184:3184) (3674:3674:3674))
        (PORT d[7] (1545:1545:1545) (1782:1782:1782))
        (PORT d[8] (2965:2965:2965) (3362:3362:3362))
        (PORT d[9] (975:975:975) (1124:1124:1124))
        (PORT d[10] (3918:3918:3918) (4575:4575:4575))
        (PORT d[11] (2564:2564:2564) (2912:2912:2912))
        (PORT d[12] (4200:4200:4200) (4820:4820:4820))
        (PORT clk (1318:1318:1318) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1347:1347:1347))
        (PORT d[0] (1406:1406:1406) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1732:1732:1732) (1961:1961:1961))
        (PORT clk (1480:1480:1480) (1601:1601:1601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (2117:2117:2117))
        (PORT d[1] (1470:1470:1470) (1727:1727:1727))
        (PORT d[2] (1963:1963:1963) (2305:2305:2305))
        (PORT d[3] (1828:1828:1828) (2127:2127:2127))
        (PORT d[4] (1674:1674:1674) (1966:1966:1966))
        (PORT d[5] (1507:1507:1507) (1731:1731:1731))
        (PORT d[6] (1615:1615:1615) (1885:1885:1885))
        (PORT d[7] (1447:1447:1447) (1699:1699:1699))
        (PORT d[8] (1634:1634:1634) (1934:1934:1934))
        (PORT d[9] (2035:2035:2035) (2351:2351:2351))
        (PORT d[10] (1491:1491:1491) (1739:1739:1739))
        (PORT d[11] (2050:2050:2050) (2394:2394:2394))
        (PORT d[12] (1787:1787:1787) (2113:2113:2113))
        (PORT clk (1478:1478:1478) (1599:1599:1599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1256:1256:1256) (1396:1396:1396))
        (PORT clk (1478:1478:1478) (1599:1599:1599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1601:1601:1601))
        (PORT d[0] (1540:1540:1540) (1689:1689:1689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1602:1602:1602))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1602:1602:1602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1602:1602:1602))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1602:1602:1602))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2782:2782:2782) (3210:3210:3210))
        (PORT d[1] (2324:2324:2324) (2686:2686:2686))
        (PORT d[2] (2980:2980:2980) (3427:3427:3427))
        (PORT d[3] (1603:1603:1603) (1878:1878:1878))
        (PORT d[4] (2691:2691:2691) (3071:3071:3071))
        (PORT d[5] (1140:1140:1140) (1341:1341:1341))
        (PORT d[6] (2843:2843:2843) (3321:3321:3321))
        (PORT d[7] (2529:2529:2529) (2928:2928:2928))
        (PORT d[8] (2504:2504:2504) (2869:2869:2869))
        (PORT d[9] (2135:2135:2135) (2484:2484:2484))
        (PORT d[10] (3490:3490:3490) (4081:4081:4081))
        (PORT d[11] (2952:2952:2952) (3346:3346:3346))
        (PORT d[12] (3100:3100:3100) (3525:3525:3525))
        (PORT clk (1337:1337:1337) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1365:1365:1365))
        (PORT d[0] (1809:1809:1809) (2027:2027:2027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[7\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (409:409:409))
        (PORT datab (1065:1065:1065) (1228:1228:1228))
        (PORT datac (1345:1345:1345) (1545:1545:1545))
        (PORT datad (946:946:946) (1088:1088:1088))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[7\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1214:1214:1214))
        (PORT datab (1062:1062:1062) (1225:1225:1225))
        (PORT datac (815:815:815) (949:949:949))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[7\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (213:213:213))
        (PORT datab (1178:1178:1178) (1338:1338:1338))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1535:1535:1535) (1783:1783:1783))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1806:1806:1806))
        (PORT clk (1528:1528:1528) (1648:1648:1648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1736:1736:1736))
        (PORT d[1] (1880:1880:1880) (2197:2197:2197))
        (PORT d[2] (1731:1731:1731) (2022:2022:2022))
        (PORT d[3] (1779:1779:1779) (2075:2075:2075))
        (PORT d[4] (1722:1722:1722) (2030:2030:2030))
        (PORT d[5] (1664:1664:1664) (1901:1901:1901))
        (PORT d[6] (1823:1823:1823) (2128:2128:2128))
        (PORT d[7] (1639:1639:1639) (1915:1915:1915))
        (PORT d[8] (1754:1754:1754) (2071:2071:2071))
        (PORT d[9] (1855:1855:1855) (2146:2146:2146))
        (PORT d[10] (1692:1692:1692) (1975:1975:1975))
        (PORT d[11] (2054:2054:2054) (2398:2398:2398))
        (PORT d[12] (1955:1955:1955) (2311:2311:2311))
        (PORT clk (1526:1526:1526) (1646:1646:1646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (1996:1996:1996))
        (PORT clk (1526:1526:1526) (1646:1646:1646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1648:1648:1648))
        (PORT d[0] (2071:2071:2071) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1649:1649:1649))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1649:1649:1649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1649:1649:1649))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1649:1649:1649))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (3013:3013:3013))
        (PORT d[1] (2516:2516:2516) (2906:2906:2906))
        (PORT d[2] (2806:2806:2806) (3223:3223:3223))
        (PORT d[3] (2231:2231:2231) (2611:2611:2611))
        (PORT d[4] (2303:2303:2303) (2624:2624:2624))
        (PORT d[5] (3484:3484:3484) (3967:3967:3967))
        (PORT d[6] (2655:2655:2655) (3104:3104:3104))
        (PORT d[7] (1976:1976:1976) (2289:2289:2289))
        (PORT d[8] (2570:2570:2570) (2956:2956:2956))
        (PORT d[9] (1940:1940:1940) (2261:2261:2261))
        (PORT d[10] (3132:3132:3132) (3667:3667:3667))
        (PORT d[11] (2957:2957:2957) (3354:3354:3354))
        (PORT d[12] (3590:3590:3590) (4090:4090:4090))
        (PORT clk (1342:1342:1342) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1370:1370:1370))
        (PORT d[0] (2129:2129:2129) (2448:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1558:1558:1558))
        (PORT clk (1639:1639:1639) (1811:1811:1811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1863:1863:1863) (2170:2170:2170))
        (PORT d[1] (1246:1246:1246) (1502:1502:1502))
        (PORT d[2] (1498:1498:1498) (1764:1764:1764))
        (PORT d[3] (1760:1760:1760) (2084:2084:2084))
        (PORT d[4] (1424:1424:1424) (1682:1682:1682))
        (PORT d[5] (1197:1197:1197) (1421:1421:1421))
        (PORT d[6] (1511:1511:1511) (1780:1780:1780))
        (PORT d[7] (1717:1717:1717) (2016:2016:2016))
        (PORT d[8] (1817:1817:1817) (2155:2155:2155))
        (PORT d[9] (1970:1970:1970) (2277:2277:2277))
        (PORT d[10] (1586:1586:1586) (1874:1874:1874))
        (PORT d[11] (1702:1702:1702) (1995:1995:1995))
        (PORT d[12] (1527:1527:1527) (1800:1800:1800))
        (PORT clk (1637:1637:1637) (1809:1809:1809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1596:1596:1596) (1783:1783:1783))
        (PORT clk (1637:1637:1637) (1809:1809:1809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1811:1811:1811))
        (PORT d[0] (1704:1704:1704) (1877:1877:1877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1812:1812:1812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3622:3622:3622) (4163:4163:4163))
        (PORT d[1] (2745:2745:2745) (3180:3180:3180))
        (PORT d[2] (2939:2939:2939) (3391:3391:3391))
        (PORT d[3] (1261:1261:1261) (1468:1468:1468))
        (PORT d[4] (2988:2988:2988) (3413:3413:3413))
        (PORT d[5] (3345:3345:3345) (3856:3856:3856))
        (PORT d[6] (2643:2643:2643) (3069:3069:3069))
        (PORT d[7] (2846:2846:2846) (3281:3281:3281))
        (PORT d[8] (2844:2844:2844) (3224:3224:3224))
        (PORT d[9] (2592:2592:2592) (3001:3001:3001))
        (PORT d[10] (2670:2670:2670) (3083:3083:3083))
        (PORT d[11] (2738:2738:2738) (3137:3137:3137))
        (PORT d[12] (3015:3015:3015) (3429:3429:3429))
        (PORT clk (1289:1289:1289) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1315:1315:1315))
        (PORT d[0] (2005:2005:2005) (2330:2330:2330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1600:1600:1600))
        (PORT clk (1892:1892:1892) (2106:2106:2106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2616:2616:2616))
        (PORT d[1] (1458:1458:1458) (1745:1745:1745))
        (PORT d[2] (1598:1598:1598) (1877:1877:1877))
        (PORT d[3] (2123:2123:2123) (2499:2499:2499))
        (PORT d[4] (1695:1695:1695) (2008:2008:2008))
        (PORT d[5] (1544:1544:1544) (1816:1816:1816))
        (PORT d[6] (1719:1719:1719) (2028:2028:2028))
        (PORT d[7] (2012:2012:2012) (2347:2347:2347))
        (PORT d[8] (1696:1696:1696) (2024:2024:2024))
        (PORT d[9] (2242:2242:2242) (2600:2600:2600))
        (PORT d[10] (1613:1613:1613) (1897:1897:1897))
        (PORT d[11] (1769:1769:1769) (2086:2086:2086))
        (PORT d[12] (1746:1746:1746) (2076:2076:2076))
        (PORT clk (1890:1890:1890) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1246:1246:1246))
        (PORT clk (1890:1890:1890) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (2106:2106:2106))
        (PORT d[0] (1397:1397:1397) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (2107:2107:2107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3489:3489:3489) (3997:3997:3997))
        (PORT d[1] (3100:3100:3100) (3561:3561:3561))
        (PORT d[2] (2919:2919:2919) (3372:3372:3372))
        (PORT d[3] (2281:2281:2281) (2682:2682:2682))
        (PORT d[4] (3499:3499:3499) (4010:4010:4010))
        (PORT d[5] (1790:1790:1790) (2104:2104:2104))
        (PORT d[6] (2303:2303:2303) (2686:2686:2686))
        (PORT d[7] (2846:2846:2846) (3279:3279:3279))
        (PORT d[8] (3434:3434:3434) (3914:3914:3914))
        (PORT d[9] (3002:3002:3002) (3476:3476:3476))
        (PORT d[10] (2806:2806:2806) (3246:3246:3246))
        (PORT d[11] (2865:2865:2865) (3282:3282:3282))
        (PORT d[12] (3540:3540:3540) (4023:4023:4023))
        (PORT clk (1271:1271:1271) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1296:1296:1296))
        (PORT d[0] (1894:1894:1894) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[7\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (599:599:599))
        (PORT datab (517:517:517) (609:609:609))
        (PORT datac (680:680:680) (748:748:748))
        (PORT datad (865:865:865) (984:984:984))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1464:1464:1464) (1702:1702:1702))
        (PORT clk (1691:1691:1691) (1855:1855:1855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1761:1761:1761))
        (PORT d[1] (1190:1190:1190) (1412:1412:1412))
        (PORT d[2] (1382:1382:1382) (1590:1590:1590))
        (PORT d[3] (1633:1633:1633) (1888:1888:1888))
        (PORT d[4] (1421:1421:1421) (1649:1649:1649))
        (PORT d[5] (1256:1256:1256) (1465:1465:1465))
        (PORT d[6] (1643:1643:1643) (1915:1915:1915))
        (PORT d[7] (1719:1719:1719) (2004:2004:2004))
        (PORT d[8] (1561:1561:1561) (1845:1845:1845))
        (PORT d[9] (1615:1615:1615) (1868:1868:1868))
        (PORT d[10] (1619:1619:1619) (1858:1858:1858))
        (PORT d[11] (1812:1812:1812) (2081:2081:2081))
        (PORT d[12] (1812:1812:1812) (2145:2145:2145))
        (PORT clk (1689:1689:1689) (1853:1853:1853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1660:1660:1660))
        (PORT clk (1689:1689:1689) (1853:1853:1853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1855:1855:1855))
        (PORT d[0] (1795:1795:1795) (1953:1953:1953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1856:1856:1856))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1856:1856:1856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1856:1856:1856))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1856:1856:1856))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2841:2841:2841) (3276:3276:3276))
        (PORT d[1] (1694:1694:1694) (1931:1931:1931))
        (PORT d[2] (1594:1594:1594) (1812:1812:1812))
        (PORT d[3] (2170:2170:2170) (2536:2536:2536))
        (PORT d[4] (1744:1744:1744) (1982:1982:1982))
        (PORT d[5] (1129:1129:1129) (1321:1321:1321))
        (PORT d[6] (2357:2357:2357) (2734:2734:2734))
        (PORT d[7] (1584:1584:1584) (1845:1845:1845))
        (PORT d[8] (3381:3381:3381) (3895:3895:3895))
        (PORT d[9] (2375:2375:2375) (2772:2772:2772))
        (PORT d[10] (3346:3346:3346) (3920:3920:3920))
        (PORT d[11] (1756:1756:1756) (1993:1993:1993))
        (PORT d[12] (3625:3625:3625) (4156:4156:4156))
        (PORT clk (1324:1324:1324) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1354:1354:1354))
        (PORT d[0] (1750:1750:1750) (2003:2003:2003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[7\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1363:1363:1363))
        (PORT datab (1229:1229:1229) (1414:1414:1414))
        (PORT datac (864:864:864) (966:966:966))
        (PORT datad (717:717:717) (820:820:820))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[7\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (691:691:691))
        (PORT datab (444:444:444) (513:513:513))
        (PORT datac (618:618:618) (701:701:701))
        (PORT datad (2316:2316:2316) (2618:2618:2618))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (823:823:823) (928:928:928))
        (PORT datad (901:901:901) (1015:1015:1015))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1579:1579:1579) (1843:1843:1843))
        (PORT datac (663:663:663) (786:786:786))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1406:1406:1406) (1616:1616:1616))
        (PORT clk (1688:1688:1688) (1860:1860:1860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1375:1375:1375))
        (PORT d[1] (1673:1673:1673) (1970:1970:1970))
        (PORT d[2] (1319:1319:1319) (1521:1521:1521))
        (PORT d[3] (1138:1138:1138) (1310:1310:1310))
        (PORT d[4] (1197:1197:1197) (1385:1385:1385))
        (PORT d[5] (1113:1113:1113) (1339:1339:1339))
        (PORT d[6] (1241:1241:1241) (1431:1431:1431))
        (PORT d[7] (1528:1528:1528) (1790:1790:1790))
        (PORT d[8] (1775:1775:1775) (2121:2121:2121))
        (PORT d[9] (1148:1148:1148) (1344:1344:1344))
        (PORT d[10] (1552:1552:1552) (1817:1817:1817))
        (PORT d[11] (1514:1514:1514) (1749:1749:1749))
        (PORT d[12] (1577:1577:1577) (1885:1885:1885))
        (PORT clk (1686:1686:1686) (1858:1858:1858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1344:1344:1344))
        (PORT clk (1686:1686:1686) (1858:1858:1858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1860:1860:1860))
        (PORT d[0] (1525:1525:1525) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1861:1861:1861))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1861:1861:1861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1861:1861:1861))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1861:1861:1861))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (2219:2219:2219))
        (PORT d[1] (1096:1096:1096) (1267:1267:1267))
        (PORT d[2] (2506:2506:2506) (2891:2891:2891))
        (PORT d[3] (763:763:763) (889:889:889))
        (PORT d[4] (2090:2090:2090) (2396:2396:2396))
        (PORT d[5] (1261:1261:1261) (1463:1463:1463))
        (PORT d[6] (884:884:884) (1026:1026:1026))
        (PORT d[7] (864:864:864) (1006:1006:1006))
        (PORT d[8] (1764:1764:1764) (2018:2018:2018))
        (PORT d[9] (806:806:806) (923:923:923))
        (PORT d[10] (756:756:756) (886:886:886))
        (PORT d[11] (885:885:885) (1026:1026:1026))
        (PORT d[12] (1259:1259:1259) (1459:1459:1459))
        (PORT clk (1343:1343:1343) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1373:1373:1373))
        (PORT d[0] (834:834:834) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1053:1053:1053) (1218:1218:1218))
        (PORT clk (1623:1623:1623) (1777:1777:1777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1781:1781:1781))
        (PORT d[1] (1379:1379:1379) (1645:1645:1645))
        (PORT d[2] (1333:1333:1333) (1535:1535:1535))
        (PORT d[3] (1184:1184:1184) (1371:1371:1371))
        (PORT d[4] (839:839:839) (986:986:986))
        (PORT d[5] (1115:1115:1115) (1342:1342:1342))
        (PORT d[6] (1413:1413:1413) (1626:1626:1626))
        (PORT d[7] (1175:1175:1175) (1362:1362:1362))
        (PORT d[8] (1793:1793:1793) (2131:2131:2131))
        (PORT d[9] (1126:1126:1126) (1318:1318:1318))
        (PORT d[10] (1708:1708:1708) (1997:1997:1997))
        (PORT d[11] (1165:1165:1165) (1351:1351:1351))
        (PORT d[12] (1392:1392:1392) (1664:1664:1664))
        (PORT clk (1621:1621:1621) (1775:1775:1775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1080:1080:1080) (1172:1172:1172))
        (PORT clk (1621:1621:1621) (1775:1775:1775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1777:1777:1777))
        (PORT d[0] (1364:1364:1364) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1778:1778:1778))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1778:1778:1778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1778:1778:1778))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1778:1778:1778))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1570:1570:1570) (1807:1807:1807))
        (PORT d[1] (754:754:754) (877:877:877))
        (PORT d[2] (405:405:405) (480:480:480))
        (PORT d[3] (425:425:425) (506:506:506))
        (PORT d[4] (414:414:414) (493:493:493))
        (PORT d[5] (1300:1300:1300) (1514:1514:1514))
        (PORT d[6] (693:693:693) (807:807:807))
        (PORT d[7] (485:485:485) (567:567:567))
        (PORT d[8] (1421:1421:1421) (1633:1633:1633))
        (PORT d[9] (623:623:623) (719:719:719))
        (PORT d[10] (555:555:555) (655:655:655))
        (PORT d[11] (1090:1090:1090) (1262:1262:1262))
        (PORT d[12] (1073:1073:1073) (1247:1247:1247))
        (PORT clk (1319:1319:1319) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1347:1347:1347))
        (PORT d[0] (2156:2156:2156) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[0\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (945:945:945))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datad (552:552:552) (620:620:620))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1476:1476:1476))
        (PORT clk (1709:1709:1709) (1877:1877:1877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2374:2374:2374))
        (PORT d[1] (1238:1238:1238) (1484:1484:1484))
        (PORT d[2] (1664:1664:1664) (1944:1944:1944))
        (PORT d[3] (1898:1898:1898) (2231:2231:2231))
        (PORT d[4] (1424:1424:1424) (1681:1681:1681))
        (PORT d[5] (1210:1210:1210) (1439:1439:1439))
        (PORT d[6] (1531:1531:1531) (1811:1811:1811))
        (PORT d[7] (1890:1890:1890) (2213:2213:2213))
        (PORT d[8] (1815:1815:1815) (2167:2167:2167))
        (PORT d[9] (1804:1804:1804) (2099:2099:2099))
        (PORT d[10] (1588:1588:1588) (1873:1873:1873))
        (PORT d[11] (1962:1962:1962) (2284:2284:2284))
        (PORT d[12] (1602:1602:1602) (1912:1912:1912))
        (PORT clk (1707:1707:1707) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1586:1586:1586))
        (PORT clk (1707:1707:1707) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1877:1877:1877))
        (PORT d[0] (1711:1711:1711) (1879:1879:1879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1878:1878:1878))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1878:1878:1878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1878:1878:1878))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1878:1878:1878))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3534:3534:3534) (4065:4065:4065))
        (PORT d[1] (2754:2754:2754) (3193:3193:3193))
        (PORT d[2] (2927:2927:2927) (3375:3375:3375))
        (PORT d[3] (1272:1272:1272) (1478:1478:1478))
        (PORT d[4] (2979:2979:2979) (3393:3393:3393))
        (PORT d[5] (3319:3319:3319) (3822:3822:3822))
        (PORT d[6] (2656:2656:2656) (3087:3087:3087))
        (PORT d[7] (2847:2847:2847) (3282:3282:3282))
        (PORT d[8] (3016:3016:3016) (3422:3422:3422))
        (PORT d[9] (2594:2594:2594) (2999:2999:2999))
        (PORT d[10] (2855:2855:2855) (3294:3294:3294))
        (PORT d[11] (2831:2831:2831) (3266:3266:3266))
        (PORT d[12] (3032:3032:3032) (3452:3452:3452))
        (PORT clk (1296:1296:1296) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (PORT d[0] (2006:2006:2006) (2326:2326:2326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1771:1771:1771))
        (PORT clk (1804:1804:1804) (2003:2003:2003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1700:1700:1700))
        (PORT d[1] (1793:1793:1793) (2105:2105:2105))
        (PORT d[2] (1683:1683:1683) (1940:1940:1940))
        (PORT d[3] (1478:1478:1478) (1714:1714:1714))
        (PORT d[4] (1552:1552:1552) (1793:1793:1793))
        (PORT d[5] (979:979:979) (1171:1171:1171))
        (PORT d[6] (1439:1439:1439) (1655:1655:1655))
        (PORT d[7] (1519:1519:1519) (1777:1777:1777))
        (PORT d[8] (1942:1942:1942) (2296:2296:2296))
        (PORT d[9] (1508:1508:1508) (1762:1762:1762))
        (PORT d[10] (1753:1753:1753) (2049:2049:2049))
        (PORT d[11] (1731:1731:1731) (1999:1999:1999))
        (PORT d[12] (1772:1772:1772) (2109:2109:2109))
        (PORT clk (1802:1802:1802) (2001:2001:2001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1250:1250:1250) (1393:1393:1393))
        (PORT clk (1802:1802:1802) (2001:2001:2001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (2003:2003:2003))
        (PORT d[0] (1535:1535:1535) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (2004:2004:2004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (3012:3012:3012))
        (PORT d[1] (926:926:926) (1078:1078:1078))
        (PORT d[2] (2667:2667:2667) (3068:3068:3068))
        (PORT d[3] (2295:2295:2295) (2712:2712:2712))
        (PORT d[4] (1750:1750:1750) (2008:2008:2008))
        (PORT d[5] (1026:1026:1026) (1209:1209:1209))
        (PORT d[6] (1226:1226:1226) (1417:1417:1417))
        (PORT d[7] (2340:2340:2340) (2722:2722:2722))
        (PORT d[8] (3688:3688:3688) (4246:4246:4246))
        (PORT d[9] (1355:1355:1355) (1558:1558:1558))
        (PORT d[10] (2559:2559:2559) (2983:2983:2983))
        (PORT d[11] (1665:1665:1665) (1895:1895:1895))
        (PORT d[12] (3948:3948:3948) (4507:4507:4507))
        (PORT clk (1352:1352:1352) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1380:1380:1380))
        (PORT d[0] (1774:1774:1774) (1972:1972:1972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[0\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1045:1045:1045) (1219:1219:1219))
        (PORT datac (944:944:944) (1069:1069:1069))
        (PORT datad (939:939:939) (1090:1090:1090))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (2095:2095:2095))
        (PORT clk (1836:1836:1836) (2024:2024:2024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1550:1550:1550) (1788:1788:1788))
        (PORT d[1] (1782:1782:1782) (2093:2093:2093))
        (PORT d[2] (1720:1720:1720) (1985:1985:1985))
        (PORT d[3] (1523:1523:1523) (1777:1777:1777))
        (PORT d[4] (1927:1927:1927) (2239:2239:2239))
        (PORT d[5] (1022:1022:1022) (1207:1207:1207))
        (PORT d[6] (1611:1611:1611) (1852:1852:1852))
        (PORT d[7] (1916:1916:1916) (2240:2240:2240))
        (PORT d[8] (1835:1835:1835) (2186:2186:2186))
        (PORT d[9] (1506:1506:1506) (1755:1755:1755))
        (PORT d[10] (1929:1929:1929) (2252:2252:2252))
        (PORT d[11] (2126:2126:2126) (2463:2463:2463))
        (PORT d[12] (1895:1895:1895) (2232:2232:2232))
        (PORT clk (1834:1834:1834) (2022:2022:2022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1665:1665:1665) (1847:1847:1847))
        (PORT clk (1834:1834:1834) (2022:2022:2022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (2024:2024:2024))
        (PORT d[0] (1959:1959:1959) (2153:2153:2153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (2025:2025:2025))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (2025:2025:2025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (2025:2025:2025))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (2025:2025:2025))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2986:2986:2986) (3438:3438:3438))
        (PORT d[1] (1121:1121:1121) (1301:1301:1301))
        (PORT d[2] (2514:2514:2514) (2898:2898:2898))
        (PORT d[3] (2121:2121:2121) (2514:2514:2514))
        (PORT d[4] (1874:1874:1874) (2147:2147:2147))
        (PORT d[5] (1222:1222:1222) (1436:1436:1436))
        (PORT d[6] (1242:1242:1242) (1433:1433:1433))
        (PORT d[7] (2145:2145:2145) (2493:2493:2493))
        (PORT d[8] (3662:3662:3662) (4216:4216:4216))
        (PORT d[9] (1352:1352:1352) (1550:1550:1550))
        (PORT d[10] (2385:2385:2385) (2788:2788:2788))
        (PORT d[11] (1105:1105:1105) (1286:1286:1286))
        (PORT d[12] (3784:3784:3784) (4326:4326:4326))
        (PORT clk (1344:1344:1344) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (PORT d[0] (1165:1165:1165) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1570:1570:1570) (1797:1797:1797))
        (PORT clk (1785:1785:1785) (1982:1982:1982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1365:1365:1365) (1579:1579:1579))
        (PORT d[1] (1379:1379:1379) (1641:1641:1641))
        (PORT d[2] (1527:1527:1527) (1764:1764:1764))
        (PORT d[3] (1342:1342:1342) (1542:1542:1542))
        (PORT d[4] (1382:1382:1382) (1604:1604:1604))
        (PORT d[5] (1006:1006:1006) (1184:1184:1184))
        (PORT d[6] (1421:1421:1421) (1636:1636:1636))
        (PORT d[7] (1501:1501:1501) (1757:1757:1757))
        (PORT d[8] (1951:1951:1951) (2315:2315:2315))
        (PORT d[9] (1321:1321:1321) (1545:1545:1545))
        (PORT d[10] (1735:1735:1735) (2030:2030:2030))
        (PORT d[11] (1698:1698:1698) (1960:1960:1960))
        (PORT d[12] (1727:1727:1727) (2054:2054:2054))
        (PORT clk (1783:1783:1783) (1980:1980:1980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1284:1284:1284))
        (PORT clk (1783:1783:1783) (1980:1980:1980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1982:1982:1982))
        (PORT d[0] (1443:1443:1443) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1983:1983:1983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3180:3180:3180) (3657:3657:3657))
        (PORT d[1] (929:929:929) (1077:1077:1077))
        (PORT d[2] (2696:2696:2696) (3103:3103:3103))
        (PORT d[3] (2321:2321:2321) (2744:2744:2744))
        (PORT d[4] (1919:1919:1919) (2198:2198:2198))
        (PORT d[5] (3908:3908:3908) (4521:4521:4521))
        (PORT d[6] (1052:1052:1052) (1218:1218:1218))
        (PORT d[7] (2335:2335:2335) (2711:2711:2711))
        (PORT d[8] (3849:3849:3849) (4429:4429:4429))
        (PORT d[9] (2814:2814:2814) (3259:3259:3259))
        (PORT d[10] (932:932:932) (1081:1081:1081))
        (PORT d[11] (1067:1067:1067) (1233:1233:1233))
        (PORT d[12] (3969:3969:3969) (4535:4535:4535))
        (PORT clk (1350:1350:1350) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1379:1379:1379))
        (PORT d[0] (1030:1030:1030) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (1980:1980:1980))
        (PORT clk (1831:1831:1831) (2021:2021:2021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (2483:2483:2483))
        (PORT d[1] (1603:1603:1603) (1889:1889:1889))
        (PORT d[2] (1890:1890:1890) (2176:2176:2176))
        (PORT d[3] (1899:1899:1899) (2229:2229:2229))
        (PORT d[4] (1899:1899:1899) (2207:2207:2207))
        (PORT d[5] (1331:1331:1331) (1555:1555:1555))
        (PORT d[6] (1993:1993:1993) (2340:2340:2340))
        (PORT d[7] (1746:1746:1746) (2051:2051:2051))
        (PORT d[8] (1657:1657:1657) (1981:1981:1981))
        (PORT d[9] (1672:1672:1672) (1942:1942:1942))
        (PORT d[10] (1750:1750:1750) (2052:2052:2052))
        (PORT d[11] (1939:1939:1939) (2244:2244:2244))
        (PORT d[12] (1760:1760:1760) (2081:2081:2081))
        (PORT clk (1829:1829:1829) (2019:2019:2019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1463:1463:1463) (1664:1664:1664))
        (PORT clk (1829:1829:1829) (2019:2019:2019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (2021:2021:2021))
        (PORT d[0] (1747:1747:1747) (1957:1957:1957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (2022:2022:2022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (3248:3248:3248))
        (PORT d[1] (1261:1261:1261) (1456:1456:1456))
        (PORT d[2] (2372:2372:2372) (2735:2735:2735))
        (PORT d[3] (2091:2091:2091) (2473:2473:2473))
        (PORT d[4] (1716:1716:1716) (1959:1959:1959))
        (PORT d[5] (3685:3685:3685) (4258:4258:4258))
        (PORT d[6] (1409:1409:1409) (1622:1622:1622))
        (PORT d[7] (1978:1978:1978) (2305:2305:2305))
        (PORT d[8] (3492:3492:3492) (4020:4020:4020))
        (PORT d[9] (2513:2513:2513) (2929:2929:2929))
        (PORT d[10] (2352:2352:2352) (2745:2745:2745))
        (PORT d[11] (1278:1278:1278) (1484:1484:1484))
        (PORT d[12] (1774:1774:1774) (2034:2034:2034))
        (PORT clk (1342:1342:1342) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1372:1372:1372))
        (PORT d[0] (1111:1111:1111) (1233:1233:1233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[0\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1625:1625:1625))
        (PORT datab (1185:1185:1185) (1379:1379:1379))
        (PORT datac (693:693:693) (797:797:797))
        (PORT datad (857:857:857) (974:974:974))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2396:2396:2396))
        (PORT clk (1949:1949:1949) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (2384:2384:2384))
        (PORT d[1] (1781:1781:1781) (2109:2109:2109))
        (PORT d[2] (1768:1768:1768) (2075:2075:2075))
        (PORT d[3] (1999:1999:1999) (2363:2363:2363))
        (PORT d[4] (1486:1486:1486) (1779:1779:1779))
        (PORT d[5] (2069:2069:2069) (2414:2414:2414))
        (PORT d[6] (1728:1728:1728) (2037:2037:2037))
        (PORT d[7] (1836:1836:1836) (2155:2155:2155))
        (PORT d[8] (1899:1899:1899) (2265:2265:2265))
        (PORT d[9] (2124:2124:2124) (2464:2464:2464))
        (PORT d[10] (1924:1924:1924) (2242:2242:2242))
        (PORT d[11] (1961:1961:1961) (2313:2313:2313))
        (PORT d[12] (1947:1947:1947) (2318:2318:2318))
        (PORT clk (1947:1947:1947) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1281:1281:1281) (1424:1424:1424))
        (PORT clk (1947:1947:1947) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (2165:2165:2165))
        (PORT d[0] (1565:1565:1565) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (2166:2166:2166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3809:3809:3809) (4368:4368:4368))
        (PORT d[1] (2519:2519:2519) (2925:2925:2925))
        (PORT d[2] (2755:2755:2755) (3178:3178:3178))
        (PORT d[3] (2330:2330:2330) (2744:2744:2744))
        (PORT d[4] (3527:3527:3527) (4055:4055:4055))
        (PORT d[5] (3360:3360:3360) (3876:3876:3876))
        (PORT d[6] (2377:2377:2377) (2761:2761:2761))
        (PORT d[7] (2519:2519:2519) (2898:2898:2898))
        (PORT d[8] (3624:3624:3624) (4132:4132:4132))
        (PORT d[9] (3174:3174:3174) (3669:3669:3669))
        (PORT d[10] (2620:2620:2620) (3035:3035:3035))
        (PORT d[11] (3058:3058:3058) (3501:3501:3501))
        (PORT d[12] (3883:3883:3883) (4408:4408:4408))
        (PORT clk (1299:1299:1299) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (PORT d[0] (2488:2488:2488) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[0\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (990:990:990))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (945:945:945) (1086:1086:1086))
        (PORT datad (1171:1171:1171) (1356:1356:1356))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[0\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (769:769:769))
        (PORT datab (1772:1772:1772) (2018:2018:2018))
        (PORT datac (263:263:263) (304:304:304))
        (PORT datad (1947:1947:1947) (2200:2200:2200))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (891:891:891) (1021:1021:1021))
        (PORT clk (1510:1510:1510) (1655:1655:1655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (878:878:878) (1015:1015:1015))
        (PORT d[1] (985:985:985) (1171:1171:1171))
        (PORT d[2] (1045:1045:1045) (1209:1209:1209))
        (PORT d[3] (890:890:890) (1032:1032:1032))
        (PORT d[4] (919:919:919) (1074:1074:1074))
        (PORT d[5] (1193:1193:1193) (1382:1382:1382))
        (PORT d[6] (1191:1191:1191) (1376:1376:1376))
        (PORT d[7] (1058:1058:1058) (1216:1216:1216))
        (PORT d[8] (1387:1387:1387) (1662:1662:1662))
        (PORT d[9] (921:921:921) (1071:1071:1071))
        (PORT d[10] (1078:1078:1078) (1240:1240:1240))
        (PORT d[11] (1255:1255:1255) (1447:1447:1447))
        (PORT d[12] (1210:1210:1210) (1394:1394:1394))
        (PORT clk (1508:1508:1508) (1653:1653:1653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1045:1045:1045) (1130:1130:1130))
        (PORT clk (1508:1508:1508) (1653:1653:1653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1655:1655:1655))
        (PORT d[0] (1329:1329:1329) (1423:1423:1423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1656:1656:1656))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1656:1656:1656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1656:1656:1656))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1656:1656:1656))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2565:2565:2565))
        (PORT d[1] (2269:2269:2269) (2601:2601:2601))
        (PORT d[2] (1544:1544:1544) (1751:1751:1751))
        (PORT d[3] (1419:1419:1419) (1664:1664:1664))
        (PORT d[4] (970:970:970) (1110:1110:1110))
        (PORT d[5] (956:956:956) (1127:1127:1127))
        (PORT d[6] (2381:2381:2381) (2773:2773:2773))
        (PORT d[7] (1395:1395:1395) (1620:1620:1620))
        (PORT d[8] (2953:2953:2953) (3344:3344:3344))
        (PORT d[9] (987:987:987) (1137:1137:1137))
        (PORT d[10] (3918:3918:3918) (4575:4575:4575))
        (PORT d[11] (2386:2386:2386) (2707:2707:2707))
        (PORT d[12] (4196:4196:4196) (4813:4813:4813))
        (PORT clk (1321:1321:1321) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (PORT d[0] (1187:1187:1187) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (1966:1966:1966))
        (PORT clk (1867:1867:1867) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2139:2139:2139) (2490:2490:2490))
        (PORT d[1] (1601:1601:1601) (1884:1884:1884))
        (PORT d[2] (1873:1873:1873) (2154:2154:2154))
        (PORT d[3] (1645:1645:1645) (1908:1908:1908))
        (PORT d[4] (1719:1719:1719) (1988:1988:1988))
        (PORT d[5] (1353:1353:1353) (1580:1580:1580))
        (PORT d[6] (2002:2002:2002) (2363:2363:2363))
        (PORT d[7] (1896:1896:1896) (2215:2215:2215))
        (PORT d[8] (1800:1800:1800) (2142:2142:2142))
        (PORT d[9] (1651:1651:1651) (1919:1919:1919))
        (PORT d[10] (1924:1924:1924) (2250:2250:2250))
        (PORT d[11] (1938:1938:1938) (2243:2243:2243))
        (PORT d[12] (1618:1618:1618) (1932:1932:1932))
        (PORT clk (1865:1865:1865) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (1981:1981:1981))
        (PORT clk (1865:1865:1865) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (2067:2067:2067))
        (PORT d[0] (2040:2040:2040) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (2068:2068:2068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2806:2806:2806) (3228:3228:3228))
        (PORT d[1] (1119:1119:1119) (1303:1303:1303))
        (PORT d[2] (2482:2482:2482) (2859:2859:2859))
        (PORT d[3] (2076:2076:2076) (2466:2466:2466))
        (PORT d[4] (1715:1715:1715) (1961:1961:1961))
        (PORT d[5] (3551:3551:3551) (4107:4107:4107))
        (PORT d[6] (1398:1398:1398) (1609:1609:1609))
        (PORT d[7] (2179:2179:2179) (2529:2529:2529))
        (PORT d[8] (3499:3499:3499) (4028:4028:4028))
        (PORT d[9] (2469:2469:2469) (2874:2874:2874))
        (PORT d[10] (2377:2377:2377) (2779:2779:2779))
        (PORT d[11] (1281:1281:1281) (1488:1488:1488))
        (PORT d[12] (3605:3605:3605) (4120:4120:4120))
        (PORT clk (1343:1343:1343) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1372:1372:1372))
        (PORT d[0] (1063:1063:1063) (1177:1177:1177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[0\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1619:1619:1619))
        (PORT datab (1186:1186:1186) (1380:1380:1380))
        (PORT datac (669:669:669) (778:778:778))
        (PORT datad (888:888:888) (1022:1022:1022))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (2232:2232:2232))
        (PORT clk (1943:1943:1943) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2196:2196:2196) (2567:2567:2567))
        (PORT d[1] (1473:1473:1473) (1757:1757:1757))
        (PORT d[2] (1763:1763:1763) (2074:2074:2074))
        (PORT d[3] (2333:2333:2333) (2743:2743:2743))
        (PORT d[4] (1591:1591:1591) (1879:1879:1879))
        (PORT d[5] (1014:1014:1014) (1204:1204:1204))
        (PORT d[6] (1911:1911:1911) (2244:2244:2244))
        (PORT d[7] (2034:2034:2034) (2395:2395:2395))
        (PORT d[8] (1859:1859:1859) (2214:2214:2214))
        (PORT d[9] (1665:1665:1665) (1937:1937:1937))
        (PORT d[10] (1809:1809:1809) (2137:2137:2137))
        (PORT d[11] (2044:2044:2044) (2389:2389:2389))
        (PORT d[12] (1833:1833:1833) (2187:2187:2187))
        (PORT clk (1941:1941:1941) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1797:1797:1797) (2021:2021:2021))
        (PORT clk (1941:1941:1941) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (2157:2157:2157))
        (PORT d[0] (2081:2081:2081) (2314:2314:2314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (2158:2158:2158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (3227:3227:3227))
        (PORT d[1] (1969:1969:1969) (2278:2278:2278))
        (PORT d[2] (2386:2386:2386) (2756:2756:2756))
        (PORT d[3] (2160:2160:2160) (2560:2560:2560))
        (PORT d[4] (2228:2228:2228) (2537:2537:2537))
        (PORT d[5] (3526:3526:3526) (4064:4064:4064))
        (PORT d[6] (2446:2446:2446) (2844:2844:2844))
        (PORT d[7] (1983:1983:1983) (2325:2325:2325))
        (PORT d[8] (3571:3571:3571) (4137:4137:4137))
        (PORT d[9] (2376:2376:2376) (2766:2766:2766))
        (PORT d[10] (3594:3594:3594) (4136:4136:4136))
        (PORT d[11] (1967:1967:1967) (2280:2280:2280))
        (PORT d[12] (3901:3901:3901) (4468:4468:4468))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (PORT d[0] (1818:1818:1818) (2090:2090:2090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2415:2415:2415))
        (PORT clk (1843:1843:1843) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2552:2552:2552))
        (PORT d[1] (1465:1465:1465) (1746:1746:1746))
        (PORT d[2] (2020:2020:2020) (2358:2358:2358))
        (PORT d[3] (2149:2149:2149) (2532:2532:2532))
        (PORT d[4] (1424:1424:1424) (1691:1691:1691))
        (PORT d[5] (954:954:954) (1141:1141:1141))
        (PORT d[6] (1901:1901:1901) (2237:2237:2237))
        (PORT d[7] (2047:2047:2047) (2405:2405:2405))
        (PORT d[8] (1926:1926:1926) (2287:2287:2287))
        (PORT d[9] (1792:1792:1792) (2081:2081:2081))
        (PORT d[10] (1793:1793:1793) (2115:2115:2115))
        (PORT d[11] (1896:1896:1896) (2220:2220:2220))
        (PORT d[12] (2109:2109:2109) (2492:2492:2492))
        (PORT clk (1841:1841:1841) (2046:2046:2046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1581:1581:1581) (1767:1767:1767))
        (PORT clk (1841:1841:1841) (2046:2046:2046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (2048:2048:2048))
        (PORT d[0] (1876:1876:1876) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2959:2959:2959) (3406:3406:3406))
        (PORT d[1] (2153:2153:2153) (2505:2505:2505))
        (PORT d[2] (2364:2364:2364) (2731:2731:2731))
        (PORT d[3] (2339:2339:2339) (2766:2766:2766))
        (PORT d[4] (2245:2245:2245) (2554:2554:2554))
        (PORT d[5] (1140:1140:1140) (1326:1326:1326))
        (PORT d[6] (2480:2480:2480) (2883:2883:2883))
        (PORT d[7] (2023:2023:2023) (2373:2373:2373))
        (PORT d[8] (3391:3391:3391) (3930:3930:3930))
        (PORT d[9] (2226:2226:2226) (2596:2596:2596))
        (PORT d[10] (3566:3566:3566) (4102:4102:4102))
        (PORT d[11] (2119:2119:2119) (2457:2457:2457))
        (PORT d[12] (3912:3912:3912) (4481:4481:4481))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT d[0] (2737:2737:2737) (3107:3107:3107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[0\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1040:1040:1040) (1173:1173:1173))
        (PORT datac (873:873:873) (975:975:975))
        (PORT datad (1363:1363:1363) (1586:1586:1586))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1527:1527:1527) (1747:1747:1747))
        (PORT clk (1663:1663:1663) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1548:1548:1548))
        (PORT d[1] (1368:1368:1368) (1634:1634:1634))
        (PORT d[2] (1288:1288:1288) (1479:1479:1479))
        (PORT d[3] (1313:1313:1313) (1511:1511:1511))
        (PORT d[4] (1181:1181:1181) (1374:1374:1374))
        (PORT d[5] (1089:1089:1089) (1309:1309:1309))
        (PORT d[6] (1112:1112:1112) (1285:1285:1285))
        (PORT d[7] (1542:1542:1542) (1810:1810:1810))
        (PORT d[8] (1623:1623:1623) (1943:1943:1943))
        (PORT d[9] (1160:1160:1160) (1363:1363:1363))
        (PORT d[10] (1725:1725:1725) (2016:2016:2016))
        (PORT d[11] (1356:1356:1356) (1573:1573:1573))
        (PORT d[12] (1715:1715:1715) (2042:2042:2042))
        (PORT clk (1661:1661:1661) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1208:1208:1208))
        (PORT clk (1661:1661:1661) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1663:1663:1663) (1827:1827:1827))
        (PORT d[0] (1408:1408:1408) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1828:1828:1828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1764:1764:1764) (2032:2032:2032))
        (PORT d[1] (1097:1097:1097) (1268:1268:1268))
        (PORT d[2] (1644:1644:1644) (1882:1882:1882))
        (PORT d[3] (763:763:763) (888:888:888))
        (PORT d[4] (2088:2088:2088) (2386:2386:2386))
        (PORT d[5] (961:961:961) (1120:1120:1120))
        (PORT d[6] (876:876:876) (1017:1017:1017))
        (PORT d[7] (828:828:828) (958:958:958))
        (PORT d[8] (1772:1772:1772) (2030:2030:2030))
        (PORT d[9] (949:949:949) (1088:1088:1088))
        (PORT d[10] (757:757:757) (889:889:889))
        (PORT d[11] (873:873:873) (1013:1013:1013))
        (PORT d[12] (1258:1258:1258) (1458:1458:1458))
        (PORT clk (1340:1340:1340) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (PORT d[0] (2139:2139:2139) (2382:2382:2382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2396:2396:2396))
        (PORT clk (1952:1952:1952) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2423:2423:2423))
        (PORT d[1] (1784:1784:1784) (2111:2111:2111))
        (PORT d[2] (1781:1781:1781) (2091:2091:2091))
        (PORT d[3] (2305:2305:2305) (2702:2702:2702))
        (PORT d[4] (1514:1514:1514) (1805:1805:1805))
        (PORT d[5] (2081:2081:2081) (2433:2433:2433))
        (PORT d[6] (1728:1728:1728) (2036:2036:2036))
        (PORT d[7] (1697:1697:1697) (1996:1996:1996))
        (PORT d[8] (1887:1887:1887) (2247:2247:2247))
        (PORT d[9] (2118:2118:2118) (2460:2460:2460))
        (PORT d[10] (1806:1806:1806) (2115:2115:2115))
        (PORT d[11] (1979:1979:1979) (2335:2335:2335))
        (PORT d[12] (2123:2123:2123) (2517:2517:2517))
        (PORT clk (1950:1950:1950) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1647:1647:1647))
        (PORT clk (1950:1950:1950) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (2180:2180:2180))
        (PORT d[0] (1759:1759:1759) (1940:1940:1940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (2181:2181:2181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3537:3537:3537) (4069:4069:4069))
        (PORT d[1] (2674:2674:2674) (3088:3088:3088))
        (PORT d[2] (2618:2618:2618) (3035:3035:3035))
        (PORT d[3] (2329:2329:2329) (2743:2743:2743))
        (PORT d[4] (3517:3517:3517) (4045:4045:4045))
        (PORT d[5] (3523:3523:3523) (4055:4055:4055))
        (PORT d[6] (2244:2244:2244) (2622:2622:2622))
        (PORT d[7] (3209:3209:3209) (3700:3700:3700))
        (PORT d[8] (3619:3619:3619) (4129:4129:4129))
        (PORT d[9] (3184:3184:3184) (3682:3682:3682))
        (PORT d[10] (2621:2621:2621) (3036:3036:3036))
        (PORT d[11] (3051:3051:3051) (3493:3493:3493))
        (PORT d[12] (3720:3720:3720) (4227:4227:4227))
        (PORT clk (1293:1293:1293) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (PORT d[0] (2097:2097:2097) (2418:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1883:1883:1883) (2182:2182:2182))
        (PORT clk (1978:1978:1978) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (2246:2246:2246))
        (PORT d[1] (1651:1651:1651) (1965:1965:1965))
        (PORT d[2] (1788:1788:1788) (2094:2094:2094))
        (PORT d[3] (2000:2000:2000) (2364:2364:2364))
        (PORT d[4] (1522:1522:1522) (1809:1809:1809))
        (PORT d[5] (2374:2374:2374) (2749:2749:2749))
        (PORT d[6] (2314:2314:2314) (2716:2716:2716))
        (PORT d[7] (1839:1839:1839) (2149:2149:2149))
        (PORT d[8] (1837:1837:1837) (2196:2196:2196))
        (PORT d[9] (2260:2260:2260) (2616:2616:2616))
        (PORT d[10] (1549:1549:1549) (1815:1815:1815))
        (PORT d[11] (1957:1957:1957) (2306:2306:2306))
        (PORT d[12] (1937:1937:1937) (2309:2309:2309))
        (PORT clk (1976:1976:1976) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1698:1698:1698))
        (PORT clk (1976:1976:1976) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (2213:2213:2213))
        (PORT d[0] (1789:1789:1789) (1991:1991:1991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3711:3711:3711) (4264:4264:4264))
        (PORT d[1] (2347:2347:2347) (2733:2733:2733))
        (PORT d[2] (2600:2600:2600) (3013:3013:3013))
        (PORT d[3] (2500:2500:2500) (2936:2936:2936))
        (PORT d[4] (3802:3802:3802) (4357:4357:4357))
        (PORT d[5] (3485:3485:3485) (4012:4012:4012))
        (PORT d[6] (2297:2297:2297) (2677:2677:2677))
        (PORT d[7] (3176:3176:3176) (3664:3664:3664))
        (PORT d[8] (3786:3786:3786) (4315:4315:4315))
        (PORT d[9] (2324:2324:2324) (2714:2714:2714))
        (PORT d[10] (2412:2412:2412) (2791:2791:2791))
        (PORT d[11] (3225:3225:3225) (3691:3691:3691))
        (PORT d[12] (4038:4038:4038) (4580:4580:4580))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (PORT d[0] (1260:1260:1260) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[0\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1617:1617:1617))
        (PORT datab (1186:1186:1186) (1381:1381:1381))
        (PORT datac (908:908:908) (1038:1038:1038))
        (PORT datad (867:867:867) (983:983:983))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2244:2244:2244) (2592:2592:2592))
        (PORT clk (1950:1950:1950) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (2259:2259:2259))
        (PORT d[1] (1809:1809:1809) (2134:2134:2134))
        (PORT d[2] (1603:1603:1603) (1878:1878:1878))
        (PORT d[3] (2298:2298:2298) (2694:2694:2694))
        (PORT d[4] (1535:1535:1535) (1827:1827:1827))
        (PORT d[5] (1387:1387:1387) (1642:1642:1642))
        (PORT d[6] (1720:1720:1720) (2033:2033:2033))
        (PORT d[7] (1854:1854:1854) (2174:2174:2174))
        (PORT d[8] (1988:1988:1988) (2368:2368:2368))
        (PORT d[9] (2123:2123:2123) (2472:2472:2472))
        (PORT d[10] (1808:1808:1808) (2121:2121:2121))
        (PORT d[11] (1788:1788:1788) (2106:2106:2106))
        (PORT d[12] (1729:1729:1729) (2042:2042:2042))
        (PORT clk (1948:1948:1948) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1219:1219:1219))
        (PORT clk (1948:1948:1948) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (2168:2168:2168))
        (PORT d[0] (1396:1396:1396) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (2169:2169:2169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3518:3518:3518) (4045:4045:4045))
        (PORT d[1] (2704:2704:2704) (3130:3130:3130))
        (PORT d[2] (2625:2625:2625) (3044:3044:3044))
        (PORT d[3] (2294:2294:2294) (2700:2700:2700))
        (PORT d[4] (3355:3355:3355) (3862:3862:3862))
        (PORT d[5] (3543:3543:3543) (4080:4080:4080))
        (PORT d[6] (2295:2295:2295) (2677:2677:2677))
        (PORT d[7] (2495:2495:2495) (2869:2869:2869))
        (PORT d[8] (3444:3444:3444) (3925:3925:3925))
        (PORT d[9] (2511:2511:2511) (2923:2923:2923))
        (PORT d[10] (2775:2775:2775) (3204:3204:3204))
        (PORT d[11] (2887:2887:2887) (3311:3311:3311))
        (PORT d[12] (3688:3688:3688) (4186:4186:4186))
        (PORT clk (1283:1283:1283) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1309:1309:1309))
        (PORT d[0] (2067:2067:2067) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[0\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1618:1618:1618))
        (PORT datab (344:344:344) (401:401:401))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1331:1331:1331) (1536:1536:1536))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[0\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (335:335:335))
        (PORT datab (1773:1773:1773) (2019:2019:2019))
        (PORT datac (564:564:564) (642:642:642))
        (PORT datad (593:593:593) (673:673:673))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1024:1024:1024) (1174:1174:1174))
        (PORT datad (1030:1030:1030) (1166:1166:1166))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (205:205:205))
        (PORT datac (1894:1894:1894) (2153:2153:2153))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1938:1938:1938))
        (PORT clk (1709:1709:1709) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2135:2135:2135) (2499:2499:2499))
        (PORT d[1] (1834:1834:1834) (2163:2163:2163))
        (PORT d[2] (1513:1513:1513) (1767:1767:1767))
        (PORT d[3] (2102:2102:2102) (2461:2461:2461))
        (PORT d[4] (1356:1356:1356) (1611:1611:1611))
        (PORT d[5] (2151:2151:2151) (2496:2496:2496))
        (PORT d[6] (1686:1686:1686) (1982:1982:1982))
        (PORT d[7] (2246:2246:2246) (2609:2609:2609))
        (PORT d[8] (1825:1825:1825) (2175:2175:2175))
        (PORT d[9] (1900:1900:1900) (2202:2202:2202))
        (PORT d[10] (1390:1390:1390) (1638:1638:1638))
        (PORT d[11] (1542:1542:1542) (1829:1829:1829))
        (PORT d[12] (1475:1475:1475) (1760:1760:1760))
        (PORT clk (1707:1707:1707) (1873:1873:1873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1680:1680:1680))
        (PORT clk (1707:1707:1707) (1873:1873:1873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1875:1875:1875))
        (PORT d[0] (1779:1779:1779) (1957:1957:1957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1876:1876:1876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2989:2989:2989))
        (PORT d[1] (2534:2534:2534) (2906:2906:2906))
        (PORT d[2] (2956:2956:2956) (3424:3424:3424))
        (PORT d[3] (1895:1895:1895) (2233:2233:2233))
        (PORT d[4] (2410:2410:2410) (2777:2777:2777))
        (PORT d[5] (3433:3433:3433) (3961:3961:3961))
        (PORT d[6] (2819:2819:2819) (3246:3246:3246))
        (PORT d[7] (2473:2473:2473) (2834:2834:2834))
        (PORT d[8] (2488:2488:2488) (2812:2812:2812))
        (PORT d[9] (2248:2248:2248) (2610:2610:2610))
        (PORT d[10] (2250:2250:2250) (2593:2593:2593))
        (PORT d[11] (1957:1957:1957) (2246:2246:2246))
        (PORT d[12] (2502:2502:2502) (2831:2831:2831))
        (PORT clk (1317:1317:1317) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (PORT d[0] (1900:1900:1900) (2188:2188:2188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1535:1535:1535) (1799:1799:1799))
        (PORT clk (1210:1210:1210) (1270:1270:1270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1873:1873:1873) (2096:2096:2096))
        (PORT d[1] (1598:1598:1598) (1889:1889:1889))
        (PORT d[2] (1520:1520:1520) (1787:1787:1787))
        (PORT d[3] (1681:1681:1681) (1960:1960:1960))
        (PORT d[4] (1318:1318:1318) (1544:1544:1544))
        (PORT d[5] (1721:1721:1721) (1976:1976:1976))
        (PORT d[6] (1845:1845:1845) (2120:2120:2120))
        (PORT d[7] (1464:1464:1464) (1704:1704:1704))
        (PORT d[8] (1215:1215:1215) (1441:1441:1441))
        (PORT d[9] (1607:1607:1607) (1853:1853:1853))
        (PORT d[10] (1159:1159:1159) (1358:1358:1358))
        (PORT d[11] (1731:1731:1731) (2007:2007:2007))
        (PORT d[12] (1435:1435:1435) (1679:1679:1679))
        (PORT clk (1208:1208:1208) (1268:1268:1268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1701:1701:1701))
        (PORT clk (1208:1208:1208) (1268:1268:1268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1270:1270:1270))
        (PORT d[0] (1545:1545:1545) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1271:1271:1271))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1271:1271:1271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1271:1271:1271))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1271:1271:1271))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2620:2620:2620))
        (PORT d[1] (2299:2299:2299) (2613:2613:2613))
        (PORT d[2] (2563:2563:2563) (2952:2952:2952))
        (PORT d[3] (1688:1688:1688) (1957:1957:1957))
        (PORT d[4] (2833:2833:2833) (3167:3167:3167))
        (PORT d[5] (2608:2608:2608) (2956:2956:2956))
        (PORT d[6] (2066:2066:2066) (2405:2405:2405))
        (PORT d[7] (1595:1595:1595) (1852:1852:1852))
        (PORT d[8] (2259:2259:2259) (2570:2570:2570))
        (PORT d[9] (1893:1893:1893) (2192:2192:2192))
        (PORT d[10] (2563:2563:2563) (2996:2996:2996))
        (PORT d[11] (2467:2467:2467) (2796:2796:2796))
        (PORT d[12] (2801:2801:2801) (3164:3164:3164))
        (PORT clk (1331:1331:1331) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (PORT d[0] (2395:2395:2395) (2697:2697:2697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1108:1108:1108) (1289:1289:1289))
        (PORT clk (1274:1274:1274) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1097:1097:1097) (1263:1263:1263))
        (PORT d[1] (1098:1098:1098) (1279:1279:1279))
        (PORT d[2] (1122:1122:1122) (1298:1298:1298))
        (PORT d[3] (1203:1203:1203) (1384:1384:1384))
        (PORT d[4] (1121:1121:1121) (1299:1299:1299))
        (PORT d[5] (1140:1140:1140) (1306:1306:1306))
        (PORT d[6] (1393:1393:1393) (1602:1602:1602))
        (PORT d[7] (1234:1234:1234) (1414:1414:1414))
        (PORT d[8] (1077:1077:1077) (1252:1252:1252))
        (PORT d[9] (1087:1087:1087) (1256:1256:1256))
        (PORT d[10] (1213:1213:1213) (1408:1408:1408))
        (PORT d[11] (1238:1238:1238) (1421:1421:1421))
        (PORT d[12] (941:941:941) (1097:1097:1097))
        (PORT clk (1272:1272:1272) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1045:1045:1045) (1132:1132:1132))
        (PORT clk (1272:1272:1272) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1369:1369:1369))
        (PORT d[0] (1329:1329:1329) (1425:1425:1425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (2235:2235:2235))
        (PORT d[1] (2119:2119:2119) (2398:2398:2398))
        (PORT d[2] (2360:2360:2360) (2715:2715:2715))
        (PORT d[3] (1515:1515:1515) (1784:1784:1784))
        (PORT d[4] (2070:2070:2070) (2359:2359:2359))
        (PORT d[5] (1999:1999:1999) (2258:2258:2258))
        (PORT d[6] (2270:2270:2270) (2654:2654:2654))
        (PORT d[7] (2294:2294:2294) (2622:2622:2622))
        (PORT d[8] (2048:2048:2048) (2314:2314:2314))
        (PORT d[9] (1717:1717:1717) (2002:2002:2002))
        (PORT d[10] (2308:2308:2308) (2687:2687:2687))
        (PORT d[11] (2020:2020:2020) (2288:2288:2288))
        (PORT d[12] (2074:2074:2074) (2348:2348:2348))
        (PORT clk (1318:1318:1318) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1347:1347:1347))
        (PORT d[0] (2487:2487:2487) (2825:2825:2825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1788:1788:1788))
        (PORT clk (1126:1126:1126) (1145:1145:1145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (2135:2135:2135))
        (PORT d[1] (1637:1637:1637) (1919:1919:1919))
        (PORT d[2] (1326:1326:1326) (1557:1557:1557))
        (PORT d[3] (1836:1836:1836) (2136:2136:2136))
        (PORT d[4] (1363:1363:1363) (1583:1583:1583))
        (PORT d[5] (1687:1687:1687) (1930:1930:1930))
        (PORT d[6] (1671:1671:1671) (1923:1923:1923))
        (PORT d[7] (1434:1434:1434) (1660:1660:1660))
        (PORT d[8] (1221:1221:1221) (1445:1445:1445))
        (PORT d[9] (1772:1772:1772) (2041:2041:2041))
        (PORT d[10] (1131:1131:1131) (1319:1319:1319))
        (PORT d[11] (1574:1574:1574) (1830:1830:1830))
        (PORT d[12] (1432:1432:1432) (1674:1674:1674))
        (PORT clk (1124:1124:1124) (1143:1143:1143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1556:1556:1556))
        (PORT clk (1124:1124:1124) (1143:1143:1143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1145:1145:1145))
        (PORT d[0] (1693:1693:1693) (1849:1849:1849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1146:1146:1146))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1146:1146:1146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1146:1146:1146))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1146:1146:1146))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2319:2319:2319) (2655:2655:2655))
        (PORT d[1] (2134:2134:2134) (2417:2417:2417))
        (PORT d[2] (2721:2721:2721) (3126:3126:3126))
        (PORT d[3] (1535:1535:1535) (1784:1784:1784))
        (PORT d[4] (2663:2663:2663) (2983:2983:2983))
        (PORT d[5] (2440:2440:2440) (2767:2767:2767))
        (PORT d[6] (2029:2029:2029) (2359:2359:2359))
        (PORT d[7] (1563:1563:1563) (1812:1812:1812))
        (PORT d[8] (2110:2110:2110) (2407:2407:2407))
        (PORT d[9] (1873:1873:1873) (2170:2170:2170))
        (PORT d[10] (2543:2543:2543) (2968:2968:2968))
        (PORT d[11] (2294:2294:2294) (2594:2594:2594))
        (PORT d[12] (2643:2643:2643) (2988:2988:2988))
        (PORT clk (1337:1337:1337) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1365:1365:1365))
        (PORT d[0] (1244:1244:1244) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[1\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (614:614:614))
        (PORT datab (970:970:970) (1124:1124:1124))
        (PORT datac (2338:2338:2338) (2668:2668:2668))
        (PORT datad (1333:1333:1333) (1523:1523:1523))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[1\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1463:1463:1463))
        (PORT datab (2356:2356:2356) (2692:2692:2692))
        (PORT datac (1156:1156:1156) (1335:1335:1335))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1393:1393:1393))
        (PORT clk (1556:1556:1556) (1704:1704:1704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1040:1040:1040) (1201:1201:1201))
        (PORT d[1] (1369:1369:1369) (1626:1626:1626))
        (PORT d[2] (1370:1370:1370) (1573:1573:1573))
        (PORT d[3] (1073:1073:1073) (1244:1244:1244))
        (PORT d[4] (910:910:910) (1059:1059:1059))
        (PORT d[5] (1190:1190:1190) (1382:1382:1382))
        (PORT d[6] (1199:1199:1199) (1387:1387:1387))
        (PORT d[7] (1213:1213:1213) (1383:1383:1383))
        (PORT d[8] (1380:1380:1380) (1653:1653:1653))
        (PORT d[9] (1088:1088:1088) (1256:1256:1256))
        (PORT d[10] (1086:1086:1086) (1249:1249:1249))
        (PORT d[11] (1440:1440:1440) (1657:1657:1657))
        (PORT d[12] (1508:1508:1508) (1735:1735:1735))
        (PORT clk (1554:1554:1554) (1702:1702:1702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1101:1101:1101) (1219:1219:1219))
        (PORT clk (1554:1554:1554) (1702:1702:1702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1704:1704:1704))
        (PORT d[0] (1385:1385:1385) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1705:1705:1705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2573:2573:2573))
        (PORT d[1] (2278:2278:2278) (2615:2615:2615))
        (PORT d[2] (1966:1966:1966) (2254:2254:2254))
        (PORT d[3] (1250:1250:1250) (1478:1478:1478))
        (PORT d[4] (980:980:980) (1118:1118:1118))
        (PORT d[5] (938:938:938) (1108:1108:1108))
        (PORT d[6] (2201:2201:2201) (2567:2567:2567))
        (PORT d[7] (1386:1386:1386) (1610:1610:1610))
        (PORT d[8] (3127:3127:3127) (3543:3543:3543))
        (PORT d[9] (1339:1339:1339) (1539:1539:1539))
        (PORT d[10] (3900:3900:3900) (4558:4558:4558))
        (PORT d[11] (2370:2370:2370) (2689:2689:2689))
        (PORT d[12] (4180:4180:4180) (4798:4798:4798))
        (PORT clk (1327:1327:1327) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (PORT d[0] (1431:1431:1431) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1776:1776:1776))
        (PORT clk (1519:1519:1519) (1658:1658:1658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1808:1808:1808) (2100:2100:2100))
        (PORT d[1] (1639:1639:1639) (1911:1911:1911))
        (PORT d[2] (1852:1852:1852) (2164:2164:2164))
        (PORT d[3] (1937:1937:1937) (2255:2255:2255))
        (PORT d[4] (1692:1692:1692) (1987:1987:1987))
        (PORT d[5] (1658:1658:1658) (1890:1890:1890))
        (PORT d[6] (1758:1758:1758) (2044:2044:2044))
        (PORT d[7] (1625:1625:1625) (1906:1906:1906))
        (PORT d[8] (1584:1584:1584) (1880:1880:1880))
        (PORT d[9] (1794:1794:1794) (2075:2075:2075))
        (PORT d[10] (1675:1675:1675) (1951:1951:1951))
        (PORT d[11] (1917:1917:1917) (2257:2257:2257))
        (PORT d[12] (1794:1794:1794) (2116:2116:2116))
        (PORT clk (1517:1517:1517) (1656:1656:1656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1721:1721:1721))
        (PORT clk (1517:1517:1517) (1656:1656:1656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1658:1658:1658))
        (PORT d[0] (1841:1841:1841) (2031:2031:2031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1659:1659:1659))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1659:1659:1659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1659:1659:1659))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1659:1659:1659))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3001:3001:3001) (3460:3460:3460))
        (PORT d[1] (2135:2135:2135) (2467:2467:2467))
        (PORT d[2] (2985:2985:2985) (3432:3432:3432))
        (PORT d[3] (2432:2432:2432) (2834:2834:2834))
        (PORT d[4] (2665:2665:2665) (3044:3044:3044))
        (PORT d[5] (3830:3830:3830) (4363:4363:4363))
        (PORT d[6] (2831:2831:2831) (3301:3301:3301))
        (PORT d[7] (2354:2354:2354) (2727:2727:2727))
        (PORT d[8] (2506:2506:2506) (2871:2871:2871))
        (PORT d[9] (2117:2117:2117) (2462:2462:2462))
        (PORT d[10] (3323:3323:3323) (3887:3887:3887))
        (PORT d[11] (2784:2784:2784) (3156:3156:3156))
        (PORT d[12] (3282:3282:3282) (3730:3730:3730))
        (PORT clk (1340:1340:1340) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (PORT d[0] (1620:1620:1620) (1810:1810:1810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1810:1810:1810))
        (PORT clk (1771:1771:1771) (1955:1955:1955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (2151:2151:2151))
        (PORT d[1] (1438:1438:1438) (1713:1713:1713))
        (PORT d[2] (1867:1867:1867) (2192:2192:2192))
        (PORT d[3] (2116:2116:2116) (2486:2486:2486))
        (PORT d[4] (1583:1583:1583) (1872:1872:1872))
        (PORT d[5] (1112:1112:1112) (1332:1332:1332))
        (PORT d[6] (1732:1732:1732) (2043:2043:2043))
        (PORT d[7] (1882:1882:1882) (2204:2204:2204))
        (PORT d[8] (1856:1856:1856) (2217:2217:2217))
        (PORT d[9] (1991:1991:1991) (2309:2309:2309))
        (PORT d[10] (1775:1775:1775) (2098:2098:2098))
        (PORT d[11] (2038:2038:2038) (2378:2378:2378))
        (PORT d[12] (2300:2300:2300) (2707:2707:2707))
        (PORT clk (1769:1769:1769) (1953:1953:1953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1294:1294:1294) (1449:1449:1449))
        (PORT clk (1769:1769:1769) (1953:1953:1953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1955:1955:1955))
        (PORT d[0] (1578:1578:1578) (1742:1742:1742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1956:1956:1956))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1956:1956:1956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1956:1956:1956))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1956:1956:1956))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (3652:3652:3652))
        (PORT d[1] (2376:2376:2376) (2763:2763:2763))
        (PORT d[2] (2558:2558:2558) (2954:2954:2954))
        (PORT d[3] (2499:2499:2499) (2942:2942:2942))
        (PORT d[4] (2629:2629:2629) (3001:3001:3001))
        (PORT d[5] (3889:3889:3889) (4476:4476:4476))
        (PORT d[6] (2686:2686:2686) (3130:3130:3130))
        (PORT d[7] (2358:2358:2358) (2749:2749:2749))
        (PORT d[8] (3360:3360:3360) (3803:3803:3803))
        (PORT d[9] (2753:2753:2753) (3202:3202:3202))
        (PORT d[10] (3220:3220:3220) (3711:3711:3711))
        (PORT d[11] (2460:2460:2460) (2842:2842:2842))
        (PORT d[12] (4428:4428:4428) (5070:5070:5070))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (PORT d[0] (1115:1115:1115) (1265:1265:1265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1206:1206:1206) (1415:1415:1415))
        (PORT clk (1562:1562:1562) (1710:1710:1710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1602:1602:1602))
        (PORT d[1] (1368:1368:1368) (1626:1626:1626))
        (PORT d[2] (1031:1031:1031) (1186:1186:1186))
        (PORT d[3] (1259:1259:1259) (1468:1468:1468))
        (PORT d[4] (1070:1070:1070) (1246:1246:1246))
        (PORT d[5] (1053:1053:1053) (1228:1228:1228))
        (PORT d[6] (1235:1235:1235) (1435:1435:1435))
        (PORT d[7] (1219:1219:1219) (1389:1389:1389))
        (PORT d[8] (1570:1570:1570) (1861:1861:1861))
        (PORT d[9] (1175:1175:1175) (1351:1351:1351))
        (PORT d[10] (1239:1239:1239) (1421:1421:1421))
        (PORT d[11] (1441:1441:1441) (1658:1658:1658))
        (PORT d[12] (1503:1503:1503) (1725:1725:1725))
        (PORT clk (1560:1560:1560) (1708:1708:1708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1231:1231:1231) (1335:1335:1335))
        (PORT clk (1560:1560:1560) (1708:1708:1708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1710:1710:1710))
        (PORT d[0] (1514:1514:1514) (1628:1628:1628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2528:2528:2528))
        (PORT d[1] (2281:2281:2281) (2621:2621:2621))
        (PORT d[2] (1976:1976:1976) (2264:2264:2264))
        (PORT d[3] (1241:1241:1241) (1456:1456:1456))
        (PORT d[4] (991:991:991) (1135:1135:1135))
        (PORT d[5] (905:905:905) (1076:1076:1076))
        (PORT d[6] (2213:2213:2213) (2586:2586:2586))
        (PORT d[7] (1375:1375:1375) (1598:1598:1598))
        (PORT d[8] (3148:3148:3148) (3570:3570:3570))
        (PORT d[9] (1145:1145:1145) (1312:1312:1312))
        (PORT d[10] (3734:3734:3734) (4367:4367:4367))
        (PORT d[11] (2369:2369:2369) (2688:2688:2688))
        (PORT d[12] (4021:4021:4021) (4618:4618:4618))
        (PORT clk (1329:1329:1329) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (PORT d[0] (1257:1257:1257) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[1\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1401:1401:1401))
        (PORT datab (1227:1227:1227) (1412:1412:1412))
        (PORT datac (1050:1050:1050) (1164:1164:1164))
        (PORT datad (493:493:493) (555:555:555))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[1\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (613:613:613))
        (PORT datab (1228:1228:1228) (1412:1412:1412))
        (PORT datac (1006:1006:1006) (1159:1159:1159))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[1\]\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1197:1197:1197))
        (PORT datab (1504:1504:1504) (1714:1714:1714))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (920:920:920) (1065:1065:1065))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1799:1799:1799))
        (PORT clk (1275:1275:1275) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (2176:2176:2176))
        (PORT d[1] (1661:1661:1661) (1952:1952:1952))
        (PORT d[2] (1536:1536:1536) (1812:1812:1812))
        (PORT d[3] (1660:1660:1660) (1934:1934:1934))
        (PORT d[4] (1134:1134:1134) (1333:1333:1333))
        (PORT d[5] (1738:1738:1738) (1996:1996:1996))
        (PORT d[6] (1826:1826:1826) (2113:2113:2113))
        (PORT d[7] (1451:1451:1451) (1684:1684:1684))
        (PORT d[8] (1202:1202:1202) (1422:1422:1422))
        (PORT d[9] (1599:1599:1599) (1835:1835:1835))
        (PORT d[10] (1139:1139:1139) (1335:1335:1335))
        (PORT d[11] (1715:1715:1715) (2013:2013:2013))
        (PORT d[12] (1620:1620:1620) (1886:1886:1886))
        (PORT clk (1273:1273:1273) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1251:1251:1251))
        (PORT clk (1273:1273:1273) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1360:1360:1360))
        (PORT d[0] (1708:1708:1708) (1882:1882:1882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2937:2937:2937))
        (PORT d[1] (2495:2495:2495) (2831:2831:2831))
        (PORT d[2] (2909:2909:2909) (3352:3352:3352))
        (PORT d[3] (1907:1907:1907) (2209:2209:2209))
        (PORT d[4] (3042:3042:3042) (3417:3417:3417))
        (PORT d[5] (2793:2793:2793) (3169:3169:3169))
        (PORT d[6] (1877:1877:1877) (2189:2189:2189))
        (PORT d[7] (1562:1562:1562) (1813:1813:1813))
        (PORT d[8] (2288:2288:2288) (2612:2612:2612))
        (PORT d[9] (2225:2225:2225) (2565:2565:2565))
        (PORT d[10] (3085:3085:3085) (3597:3597:3597))
        (PORT d[11] (2656:2656:2656) (3016:3016:3016))
        (PORT d[12] (3023:3023:3023) (3422:3422:3422))
        (PORT clk (1305:1305:1305) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (PORT d[0] (2387:2387:2387) (2700:2700:2700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (759:759:759) (880:880:880))
        (PORT clk (1332:1332:1332) (1441:1441:1441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (763:763:763) (885:885:885))
        (PORT d[1] (1078:1078:1078) (1253:1253:1253))
        (PORT d[2] (770:770:770) (893:893:893))
        (PORT d[3] (862:862:862) (994:994:994))
        (PORT d[4] (755:755:755) (875:875:875))
        (PORT d[5] (862:862:862) (987:987:987))
        (PORT d[6] (845:845:845) (982:982:982))
        (PORT d[7] (891:891:891) (1022:1022:1022))
        (PORT d[8] (1078:1078:1078) (1254:1254:1254))
        (PORT d[9] (1029:1029:1029) (1187:1187:1187))
        (PORT d[10] (891:891:891) (1029:1029:1029))
        (PORT d[11] (727:727:727) (842:842:842))
        (PORT d[12] (752:752:752) (878:878:878))
        (PORT clk (1330:1330:1330) (1439:1439:1439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (840:840:840) (897:897:897))
        (PORT clk (1330:1330:1330) (1439:1439:1439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1441:1441:1441))
        (PORT d[0] (1124:1124:1124) (1190:1190:1190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (2306:2306:2306))
        (PORT d[1] (2416:2416:2416) (2728:2728:2728))
        (PORT d[2] (1285:1285:1285) (1458:1458:1458))
        (PORT d[3] (1883:1883:1883) (2202:2202:2202))
        (PORT d[4] (2227:2227:2227) (2537:2537:2537))
        (PORT d[5] (2703:2703:2703) (3094:3094:3094))
        (PORT d[6] (1677:1677:1677) (1957:1957:1957))
        (PORT d[7] (1178:1178:1178) (1364:1364:1364))
        (PORT d[8] (2235:2235:2235) (2530:2530:2530))
        (PORT d[9] (2071:2071:2071) (2407:2407:2407))
        (PORT d[10] (2302:2302:2302) (2696:2696:2696))
        (PORT d[11] (2210:2210:2210) (2508:2508:2508))
        (PORT d[12] (2258:2258:2258) (2561:2561:2561))
        (PORT clk (1290:1290:1290) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (PORT d[0] (2994:2994:2994) (3401:3401:3401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1265:1265:1265) (1461:1461:1461))
        (PORT clk (1269:1269:1269) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1292:1292:1292))
        (PORT d[1] (1397:1397:1397) (1615:1615:1615))
        (PORT d[2] (1133:1133:1133) (1312:1312:1312))
        (PORT d[3] (1346:1346:1346) (1547:1547:1547))
        (PORT d[4] (749:749:749) (873:873:873))
        (PORT d[5] (1180:1180:1180) (1347:1347:1347))
        (PORT d[6] (1409:1409:1409) (1627:1627:1627))
        (PORT d[7] (1088:1088:1088) (1251:1251:1251))
        (PORT d[8] (1226:1226:1226) (1415:1415:1415))
        (PORT d[9] (1078:1078:1078) (1244:1244:1244))
        (PORT d[10] (1063:1063:1063) (1241:1241:1241))
        (PORT d[11] (1224:1224:1224) (1407:1407:1407))
        (PORT d[12] (1278:1278:1278) (1482:1482:1482))
        (PORT clk (1267:1267:1267) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1116:1116:1116) (1222:1222:1222))
        (PORT clk (1267:1267:1267) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1363:1363:1363))
        (PORT d[0] (1411:1411:1411) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (2243:2243:2243))
        (PORT d[1] (1941:1941:1941) (2194:2194:2194))
        (PORT d[2] (2355:2355:2355) (2711:2711:2711))
        (PORT d[3] (1515:1515:1515) (1785:1785:1785))
        (PORT d[4] (2052:2052:2052) (2338:2338:2338))
        (PORT d[5] (2000:2000:2000) (2262:2262:2262))
        (PORT d[6] (2429:2429:2429) (2835:2835:2835))
        (PORT d[7] (2260:2260:2260) (2580:2580:2580))
        (PORT d[8] (2034:2034:2034) (2298:2298:2298))
        (PORT d[9] (1712:1712:1712) (1993:1993:1993))
        (PORT d[10] (2301:2301:2301) (2674:2674:2674))
        (PORT d[11] (2014:2014:2014) (2280:2280:2280))
        (PORT d[12] (2069:2069:2069) (2342:2342:2342))
        (PORT clk (1321:1321:1321) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (PORT d[0] (1137:1137:1137) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1383:1383:1383) (1628:1628:1628))
        (PORT clk (1604:1604:1604) (1767:1767:1767))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (2220:2220:2220))
        (PORT d[1] (1620:1620:1620) (1931:1931:1931))
        (PORT d[2] (1693:1693:1693) (1986:1986:1986))
        (PORT d[3] (1709:1709:1709) (2009:2009:2009))
        (PORT d[4] (1044:1044:1044) (1243:1243:1243))
        (PORT d[5] (1359:1359:1359) (1604:1604:1604))
        (PORT d[6] (1494:1494:1494) (1762:1762:1762))
        (PORT d[7] (1872:1872:1872) (2194:2194:2194))
        (PORT d[8] (1798:1798:1798) (2142:2142:2142))
        (PORT d[9] (1921:1921:1921) (2238:2238:2238))
        (PORT d[10] (1571:1571:1571) (1867:1867:1867))
        (PORT d[11] (1679:1679:1679) (1975:1975:1975))
        (PORT d[12] (1407:1407:1407) (1675:1675:1675))
        (PORT clk (1602:1602:1602) (1765:1765:1765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1034:1034:1034) (1154:1154:1154))
        (PORT clk (1602:1602:1602) (1765:1765:1765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1767:1767:1767))
        (PORT d[0] (1318:1318:1318) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1768:1768:1768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2760:2760:2760))
        (PORT d[1] (2485:2485:2485) (2866:2866:2866))
        (PORT d[2] (2971:2971:2971) (3435:3435:3435))
        (PORT d[3] (2527:2527:2527) (2945:2945:2945))
        (PORT d[4] (2959:2959:2959) (3414:3414:3414))
        (PORT d[5] (3137:3137:3137) (3615:3615:3615))
        (PORT d[6] (2217:2217:2217) (2568:2568:2568))
        (PORT d[7] (2670:2670:2670) (3077:3077:3077))
        (PORT d[8] (2645:2645:2645) (2995:2995:2995))
        (PORT d[9] (2277:2277:2277) (2653:2653:2653))
        (PORT d[10] (2500:2500:2500) (2894:2894:2894))
        (PORT d[11] (2582:2582:2582) (2960:2960:2960))
        (PORT d[12] (2685:2685:2685) (3052:3052:3052))
        (PORT clk (1282:1282:1282) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1308:1308:1308))
        (PORT d[0] (1946:1946:1946) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[1\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (774:774:774))
        (PORT datab (972:972:972) (1126:1126:1126))
        (PORT datac (2335:2335:2335) (2663:2663:2663))
        (PORT datad (1103:1103:1103) (1260:1260:1260))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[1\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (954:954:954))
        (PORT datab (505:505:505) (583:583:583))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (957:957:957) (1101:1101:1101))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1468:1468:1468))
        (PORT clk (1254:1254:1254) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1262:1262:1262) (1449:1449:1449))
        (PORT d[1] (1375:1375:1375) (1586:1586:1586))
        (PORT d[2] (1297:1297:1297) (1495:1495:1495))
        (PORT d[3] (1356:1356:1356) (1555:1555:1555))
        (PORT d[4] (1279:1279:1279) (1479:1479:1479))
        (PORT d[5] (1368:1368:1368) (1565:1565:1565))
        (PORT d[6] (1363:1363:1363) (1566:1566:1566))
        (PORT d[7] (1410:1410:1410) (1614:1614:1614))
        (PORT d[8] (1249:1249:1249) (1442:1442:1442))
        (PORT d[9] (1270:1270:1270) (1465:1465:1465))
        (PORT d[10] (1046:1046:1046) (1220:1220:1220))
        (PORT d[11] (1236:1236:1236) (1434:1434:1434))
        (PORT d[12] (1260:1260:1260) (1462:1462:1462))
        (PORT clk (1252:1252:1252) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1075:1075:1075) (1194:1194:1194))
        (PORT clk (1252:1252:1252) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1346:1346:1346))
        (PORT d[0] (1349:1349:1349) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1800:1800:1800) (2040:2040:2040))
        (PORT d[1] (1772:1772:1772) (2002:2002:2002))
        (PORT d[2] (2377:2377:2377) (2735:2735:2735))
        (PORT d[3] (1472:1472:1472) (1731:1731:1731))
        (PORT d[4] (1858:1858:1858) (2112:2112:2112))
        (PORT d[5] (1847:1847:1847) (2091:2091:2091))
        (PORT d[6] (2236:2236:2236) (2609:2609:2609))
        (PORT d[7] (2244:2244:2244) (2558:2558:2558))
        (PORT d[8] (1872:1872:1872) (2113:2113:2113))
        (PORT d[9] (1683:1683:1683) (1962:1962:1962))
        (PORT d[10] (2407:2407:2407) (2798:2798:2798))
        (PORT d[11] (1838:1838:1838) (2077:2077:2077))
        (PORT d[12] (1891:1891:1891) (2137:2137:2137))
        (PORT clk (1329:1329:1329) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (PORT d[0] (1587:1587:1587) (1818:1818:1818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1280:1280:1280))
        (PORT clk (1297:1297:1297) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (936:936:936) (1080:1080:1080))
        (PORT d[1] (1241:1241:1241) (1436:1436:1436))
        (PORT d[2] (953:953:953) (1108:1108:1108))
        (PORT d[3] (1036:1036:1036) (1192:1192:1192))
        (PORT d[4] (941:941:941) (1089:1089:1089))
        (PORT d[5] (1027:1027:1027) (1181:1181:1181))
        (PORT d[6] (1018:1018:1018) (1180:1180:1180))
        (PORT d[7] (924:924:924) (1065:1065:1065))
        (PORT d[8] (1397:1397:1397) (1611:1611:1611))
        (PORT d[9] (1068:1068:1068) (1237:1237:1237))
        (PORT d[10] (1065:1065:1065) (1244:1244:1244))
        (PORT d[11] (918:918:918) (1068:1068:1068))
        (PORT d[12] (947:947:947) (1104:1104:1104))
        (PORT clk (1295:1295:1295) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1079:1079:1079) (1177:1177:1177))
        (PORT clk (1295:1295:1295) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1397:1397:1397))
        (PORT d[0] (1363:1363:1363) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2261:2261:2261))
        (PORT d[1] (1983:1983:1983) (2247:2247:2247))
        (PORT d[2] (2543:2543:2543) (2918:2918:2918))
        (PORT d[3] (1709:1709:1709) (2008:2008:2008))
        (PORT d[4] (2046:2046:2046) (2331:2331:2331))
        (PORT d[5] (2014:2014:2014) (2280:2280:2280))
        (PORT d[6] (1677:1677:1677) (1951:1951:1951))
        (PORT d[7] (2303:2303:2303) (2633:2633:2633))
        (PORT d[8] (2057:2057:2057) (2325:2325:2325))
        (PORT d[9] (1900:1900:1900) (2209:2209:2209))
        (PORT d[10] (2126:2126:2126) (2482:2482:2482))
        (PORT d[11] (2029:2029:2029) (2298:2298:2298))
        (PORT d[12] (2082:2082:2082) (2358:2358:2358))
        (PORT clk (1311:1311:1311) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (PORT d[0] (1937:1937:1937) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[1\]\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (828:828:828))
        (PORT datab (776:776:776) (881:881:881))
        (PORT datac (2338:2338:2338) (2667:2667:2667))
        (PORT datad (955:955:955) (1099:1099:1099))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1984:1984:1984))
        (PORT clk (1267:1267:1267) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1521:1521:1521))
        (PORT d[1] (1682:1682:1682) (1977:1977:1977))
        (PORT d[2] (1675:1675:1675) (1945:1945:1945))
        (PORT d[3] (1680:1680:1680) (1963:1963:1963))
        (PORT d[4] (1147:1147:1147) (1349:1349:1349))
        (PORT d[5] (1529:1529:1529) (1758:1758:1758))
        (PORT d[6] (1791:1791:1791) (2061:2061:2061))
        (PORT d[7] (1450:1450:1450) (1683:1683:1683))
        (PORT d[8] (1385:1385:1385) (1641:1641:1641))
        (PORT d[9] (1610:1610:1610) (1855:1855:1855))
        (PORT d[10] (1125:1125:1125) (1318:1318:1318))
        (PORT d[11] (1716:1716:1716) (2014:2014:2014))
        (PORT d[12] (1527:1527:1527) (1813:1813:1813))
        (PORT clk (1265:1265:1265) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1218:1218:1218) (1339:1339:1339))
        (PORT clk (1265:1265:1265) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1342:1342:1342))
        (PORT d[0] (1502:1502:1502) (1632:1632:1632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2926:2926:2926))
        (PORT d[1] (2495:2495:2495) (2838:2838:2838))
        (PORT d[2] (2902:2902:2902) (3343:3343:3343))
        (PORT d[3] (1899:1899:1899) (2201:2201:2201))
        (PORT d[4] (3041:3041:3041) (3416:3416:3416))
        (PORT d[5] (2792:2792:2792) (3168:3168:3168))
        (PORT d[6] (1877:1877:1877) (2189:2189:2189))
        (PORT d[7] (1562:1562:1562) (1817:1817:1817))
        (PORT d[8] (2275:2275:2275) (2598:2598:2598))
        (PORT d[9] (2070:2070:2070) (2393:2393:2393))
        (PORT d[10] (3073:3073:3073) (3578:3578:3578))
        (PORT d[11] (2669:2669:2669) (3029:3029:3029))
        (PORT d[12] (3014:3014:3014) (3412:3412:3412))
        (PORT clk (1310:1310:1310) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (PORT d[0] (2162:2162:2162) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (2171:2171:2171))
        (PORT clk (1852:1852:1852) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2611:2611:2611))
        (PORT d[1] (1624:1624:1624) (1922:1922:1922))
        (PORT d[2] (1601:1601:1601) (1885:1885:1885))
        (PORT d[3] (2139:2139:2139) (2517:2517:2517))
        (PORT d[4] (1538:1538:1538) (1798:1798:1798))
        (PORT d[5] (2043:2043:2043) (2384:2384:2384))
        (PORT d[6] (1863:1863:1863) (2201:2201:2201))
        (PORT d[7] (2269:2269:2269) (2656:2656:2656))
        (PORT d[8] (1675:1675:1675) (2001:2001:2001))
        (PORT d[9] (2209:2209:2209) (2551:2551:2551))
        (PORT d[10] (1543:1543:1543) (1809:1809:1809))
        (PORT d[11] (1776:1776:1776) (2099:2099:2099))
        (PORT d[12] (1830:1830:1830) (2166:2166:2166))
        (PORT clk (1850:1850:1850) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1112:1112:1112) (1248:1248:1248))
        (PORT clk (1850:1850:1850) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (2064:2064:2064))
        (PORT d[0] (1396:1396:1396) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (2065:2065:2065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3310:3310:3310) (3806:3806:3806))
        (PORT d[1] (2906:2906:2906) (3339:3339:3339))
        (PORT d[2] (2760:2760:2760) (3190:3190:3190))
        (PORT d[3] (2299:2299:2299) (2703:2703:2703))
        (PORT d[4] (3156:3156:3156) (3632:3632:3632))
        (PORT d[5] (1618:1618:1618) (1913:1913:1913))
        (PORT d[6] (2448:2448:2448) (2847:2847:2847))
        (PORT d[7] (2669:2669:2669) (3078:3078:3078))
        (PORT d[8] (3243:3243:3243) (3691:3691:3691))
        (PORT d[9] (2823:2823:2823) (3275:3275:3275))
        (PORT d[10] (2729:2729:2729) (3157:3157:3157))
        (PORT d[11] (2692:2692:2692) (3086:3086:3086))
        (PORT d[12] (3506:3506:3506) (3981:3981:3981))
        (PORT clk (1248:1248:1248) (1273:1273:1273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1273:1273:1273))
        (PORT d[0] (1869:1869:1869) (2168:2168:2168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[1\]\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (2355:2355:2355) (2690:2690:2690))
        (PORT datac (1045:1045:1045) (1201:1201:1201))
        (PORT datad (1206:1206:1206) (1355:1355:1355))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[1\]\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (233:233:233))
        (PORT datab (1505:1505:1505) (1715:1715:1715))
        (PORT datac (386:386:386) (434:434:434))
        (PORT datad (388:388:388) (439:439:439))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1277:1277:1277) (1460:1460:1460))
        (PORT datad (932:932:932) (1054:1054:1054))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1450:1450:1450))
        (PORT datac (662:662:662) (785:785:785))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (213:213:213) (764:764:764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2085:2085:2085) (2361:2361:2361))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1348:1348:1348))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1904:1904:1904))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (530:530:530) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1466:1466:1466) (1703:1703:1703))
        (PORT clk (1414:1414:1414) (1520:1520:1520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1436:1436:1436))
        (PORT d[1] (1658:1658:1658) (1942:1942:1942))
        (PORT d[2] (1924:1924:1924) (2258:2258:2258))
        (PORT d[3] (1818:1818:1818) (2121:2121:2121))
        (PORT d[4] (1304:1304:1304) (1550:1550:1550))
        (PORT d[5] (1352:1352:1352) (1544:1544:1544))
        (PORT d[6] (1863:1863:1863) (2184:2184:2184))
        (PORT d[7] (1402:1402:1402) (1619:1619:1619))
        (PORT d[8] (1439:1439:1439) (1709:1709:1709))
        (PORT d[9] (1799:1799:1799) (2073:2073:2073))
        (PORT d[10] (1525:1525:1525) (1784:1784:1784))
        (PORT d[11] (2010:2010:2010) (2354:2354:2354))
        (PORT d[12] (1778:1778:1778) (2101:2101:2101))
        (PORT clk (1412:1412:1412) (1518:1518:1518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1033:1033:1033) (1145:1145:1145))
        (PORT clk (1412:1412:1412) (1518:1518:1518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1520:1520:1520))
        (PORT d[0] (1703:1703:1703) (1877:1877:1877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2779:2779:2779))
        (PORT d[1] (2684:2684:2684) (3094:3094:3094))
        (PORT d[2] (3255:3255:3255) (3742:3742:3742))
        (PORT d[3] (2272:2272:2272) (2623:2623:2623))
        (PORT d[4] (3080:3080:3080) (3525:3525:3525))
        (PORT d[5] (1499:1499:1499) (1757:1757:1757))
        (PORT d[6] (2295:2295:2295) (2678:2678:2678))
        (PORT d[7] (2205:2205:2205) (2545:2545:2545))
        (PORT d[8] (2326:2326:2326) (2660:2660:2660))
        (PORT d[9] (1229:1229:1229) (1429:1429:1429))
        (PORT d[10] (2515:2515:2515) (2923:2923:2923))
        (PORT d[11] (3237:3237:3237) (3688:3688:3688))
        (PORT d[12] (3273:3273:3273) (3721:3721:3721))
        (PORT clk (1299:1299:1299) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1326:1326:1326))
        (PORT d[0] (2360:2360:2360) (2659:2659:2659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1886:1886:1886))
        (PORT clk (1384:1384:1384) (1493:1493:1493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1300:1300:1300))
        (PORT d[1] (1480:1480:1480) (1739:1739:1739))
        (PORT d[2] (1917:1917:1917) (2252:2252:2252))
        (PORT d[3] (1793:1793:1793) (2088:2088:2088))
        (PORT d[4] (1489:1489:1489) (1757:1757:1757))
        (PORT d[5] (1346:1346:1346) (1533:1533:1533))
        (PORT d[6] (1831:1831:1831) (2134:2134:2134))
        (PORT d[7] (1439:1439:1439) (1658:1658:1658))
        (PORT d[8] (1404:1404:1404) (1662:1662:1662))
        (PORT d[9] (1674:1674:1674) (1937:1937:1937))
        (PORT d[10] (1328:1328:1328) (1558:1558:1558))
        (PORT d[11] (1887:1887:1887) (2220:2220:2220))
        (PORT d[12] (1759:1759:1759) (2080:2080:2080))
        (PORT clk (1382:1382:1382) (1491:1491:1491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1733:1733:1733))
        (PORT clk (1382:1382:1382) (1491:1491:1491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1493:1493:1493))
        (PORT d[0] (1856:1856:1856) (2026:2026:2026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2774:2774:2774))
        (PORT d[1] (2666:2666:2666) (3072:3072:3072))
        (PORT d[2] (3405:3405:3405) (3907:3907:3907))
        (PORT d[3] (2453:2453:2453) (2828:2828:2828))
        (PORT d[4] (3061:3061:3061) (3501:3501:3501))
        (PORT d[5] (1516:1516:1516) (1772:1772:1772))
        (PORT d[6] (2291:2291:2291) (2669:2669:2669))
        (PORT d[7] (2114:2114:2114) (2448:2448:2448))
        (PORT d[8] (2469:2469:2469) (2816:2816:2816))
        (PORT d[9] (1206:1206:1206) (1402:1402:1402))
        (PORT d[10] (3704:3704:3704) (4325:4325:4325))
        (PORT d[11] (3380:3380:3380) (3845:3845:3845))
        (PORT d[12] (3093:3093:3093) (3514:3514:3514))
        (PORT clk (1310:1310:1310) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (PORT d[0] (1987:1987:1987) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1591:1591:1591) (1851:1851:1851))
        (PORT clk (1380:1380:1380) (1483:1483:1483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1509:1509:1509))
        (PORT d[1] (1303:1303:1303) (1533:1533:1533))
        (PORT d[2] (1754:1754:1754) (2069:2069:2069))
        (PORT d[3] (1674:1674:1674) (1955:1955:1955))
        (PORT d[4] (1331:1331:1331) (1576:1576:1576))
        (PORT d[5] (1682:1682:1682) (1930:1930:1930))
        (PORT d[6] (1837:1837:1837) (2145:2145:2145))
        (PORT d[7] (1715:1715:1715) (1969:1969:1969))
        (PORT d[8] (1440:1440:1440) (1710:1710:1710))
        (PORT d[9] (1828:1828:1828) (2103:2103:2103))
        (PORT d[10] (1319:1319:1319) (1547:1547:1547))
        (PORT d[11] (1898:1898:1898) (2232:2232:2232))
        (PORT d[12] (1797:1797:1797) (2131:2131:2131))
        (PORT clk (1378:1378:1378) (1481:1481:1481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1398:1398:1398) (1553:1553:1553))
        (PORT clk (1378:1378:1378) (1481:1481:1481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1483:1483:1483))
        (PORT d[0] (1530:1530:1530) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2948:2948:2948) (3394:3394:3394))
        (PORT d[1] (2500:2500:2500) (2887:2887:2887))
        (PORT d[2] (3356:3356:3356) (3859:3859:3859))
        (PORT d[3] (1741:1741:1741) (2028:2028:2028))
        (PORT d[4] (2882:2882:2882) (3293:3293:3293))
        (PORT d[5] (1340:1340:1340) (1568:1568:1568))
        (PORT d[6] (3020:3020:3020) (3517:3517:3517))
        (PORT d[7] (2133:2133:2133) (2468:2468:2468))
        (PORT d[8] (2531:2531:2531) (2903:2903:2903))
        (PORT d[9] (1220:1220:1220) (1422:1422:1422))
        (PORT d[10] (3674:3674:3674) (4291:4291:4291))
        (PORT d[11] (3416:3416:3416) (3890:3890:3890))
        (PORT d[12] (2920:2920:2920) (3313:3313:3313))
        (PORT clk (1324:1324:1324) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (PORT d[0] (2002:2002:2002) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1719:1719:1719))
        (PORT clk (1734:1734:1734) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (2199:2199:2199))
        (PORT d[1] (1271:1271:1271) (1526:1526:1526))
        (PORT d[2] (1880:1880:1880) (2205:2205:2205))
        (PORT d[3] (2094:2094:2094) (2456:2456:2456))
        (PORT d[4] (1214:1214:1214) (1445:1445:1445))
        (PORT d[5] (1037:1037:1037) (1245:1245:1245))
        (PORT d[6] (1675:1675:1675) (1962:1962:1962))
        (PORT d[7] (1714:1714:1714) (2016:2016:2016))
        (PORT d[8] (1844:1844:1844) (2198:2198:2198))
        (PORT d[9] (2345:2345:2345) (2710:2710:2710))
        (PORT d[10] (1617:1617:1617) (1912:1912:1912))
        (PORT d[11] (1841:1841:1841) (2152:2152:2152))
        (PORT d[12] (1572:1572:1572) (1858:1858:1858))
        (PORT clk (1732:1732:1732) (1921:1921:1921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1071:1071:1071) (1198:1198:1198))
        (PORT clk (1732:1732:1732) (1921:1921:1921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1923:1923:1923))
        (PORT d[0] (1355:1355:1355) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1924:1924:1924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3386:3386:3386) (3902:3902:3902))
        (PORT d[1] (2555:2555:2555) (2966:2966:2966))
        (PORT d[2] (2753:2753:2753) (3178:3178:3178))
        (PORT d[3] (2859:2859:2859) (3343:3343:3343))
        (PORT d[4] (2820:2820:2820) (3222:3222:3222))
        (PORT d[5] (3509:3509:3509) (4036:4036:4036))
        (PORT d[6] (2463:2463:2463) (2865:2865:2865))
        (PORT d[7] (2706:2706:2706) (3144:3144:3144))
        (PORT d[8] (3027:3027:3027) (3433:3433:3433))
        (PORT d[9] (3130:3130:3130) (3637:3637:3637))
        (PORT d[10] (2351:2351:2351) (2750:2750:2750))
        (PORT d[11] (2660:2660:2660) (3074:3074:3074))
        (PORT d[12] (4450:4450:4450) (5097:5097:5097))
        (PORT clk (1311:1311:1311) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (PORT d[0] (2316:2316:2316) (2631:2631:2631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[2\]\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (1122:1122:1122))
        (PORT datab (969:969:969) (1124:1124:1124))
        (PORT datac (1380:1380:1380) (1612:1612:1612))
        (PORT datad (960:960:960) (1069:1069:1069))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[2\]\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1532:1532:1532) (1798:1798:1798))
        (PORT datab (1528:1528:1528) (1749:1749:1749))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (936:936:936) (1088:1088:1088))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1613:1613:1613) (1870:1870:1870))
        (PORT clk (1573:1573:1573) (1725:1725:1725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1564:1564:1564))
        (PORT d[1] (1597:1597:1597) (1905:1905:1905))
        (PORT d[2] (1527:1527:1527) (1799:1799:1799))
        (PORT d[3] (1704:1704:1704) (2005:2005:2005))
        (PORT d[4] (1036:1036:1036) (1233:1233:1233))
        (PORT d[5] (1215:1215:1215) (1439:1439:1439))
        (PORT d[6] (1511:1511:1511) (1785:1785:1785))
        (PORT d[7] (1869:1869:1869) (2191:2191:2191))
        (PORT d[8] (1814:1814:1814) (2150:2150:2150))
        (PORT d[9] (2028:2028:2028) (2358:2358:2358))
        (PORT d[10] (1599:1599:1599) (1890:1890:1890))
        (PORT d[11] (1661:1661:1661) (1953:1953:1953))
        (PORT d[12] (1532:1532:1532) (1803:1803:1803))
        (PORT clk (1571:1571:1571) (1723:1723:1723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1375:1375:1375) (1517:1517:1517))
        (PORT clk (1571:1571:1571) (1723:1723:1723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1725:1725:1725))
        (PORT d[0] (1659:1659:1659) (1810:1810:1810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1726:1726:1726))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1726:1726:1726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1726:1726:1726))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1726:1726:1726))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3514:3514:3514))
        (PORT d[1] (2310:2310:2310) (2654:2654:2654))
        (PORT d[2] (2964:2964:2964) (3427:3427:3427))
        (PORT d[3] (2520:2520:2520) (2934:2934:2934))
        (PORT d[4] (2960:2960:2960) (3417:3417:3417))
        (PORT d[5] (2961:2961:2961) (3410:3410:3410))
        (PORT d[6] (2060:2060:2060) (2393:2393:2393))
        (PORT d[7] (2488:2488:2488) (2869:2869:2869))
        (PORT d[8] (2481:2481:2481) (2812:2812:2812))
        (PORT d[9] (2242:2242:2242) (2608:2608:2608))
        (PORT d[10] (2479:2479:2479) (2869:2869:2869))
        (PORT d[11] (2561:2561:2561) (2939:2939:2939))
        (PORT d[12] (2692:2692:2692) (3062:3062:3062))
        (PORT clk (1296:1296:1296) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (PORT d[0] (2496:2496:2496) (2847:2847:2847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1713:1713:1713))
        (PORT clk (1632:1632:1632) (1804:1804:1804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1226:1226:1226) (1433:1433:1433))
        (PORT d[1] (1250:1250:1250) (1498:1498:1498))
        (PORT d[2] (1885:1885:1885) (2206:2206:2206))
        (PORT d[3] (1738:1738:1738) (2059:2059:2059))
        (PORT d[4] (1236:1236:1236) (1467:1467:1467))
        (PORT d[5] (1392:1392:1392) (1643:1643:1643))
        (PORT d[6] (1679:1679:1679) (1970:1970:1970))
        (PORT d[7] (1898:1898:1898) (2229:2229:2229))
        (PORT d[8] (1833:1833:1833) (2186:2186:2186))
        (PORT d[9] (2188:2188:2188) (2533:2533:2533))
        (PORT d[10] (1572:1572:1572) (1855:1855:1855))
        (PORT d[11] (1816:1816:1816) (2119:2119:2119))
        (PORT d[12] (1544:1544:1544) (1825:1825:1825))
        (PORT clk (1630:1630:1630) (1802:1802:1802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1209:1209:1209))
        (PORT clk (1630:1630:1630) (1802:1802:1802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1804:1804:1804))
        (PORT d[0] (1410:1410:1410) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1633:1633:1633) (1805:1805:1805))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1633:1633:1633) (1805:1805:1805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1633:1633:1633) (1805:1805:1805))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1633:1633:1633) (1805:1805:1805))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3946:3946:3946))
        (PORT d[1] (2349:2349:2349) (2715:2715:2715))
        (PORT d[2] (2392:2392:2392) (2772:2772:2772))
        (PORT d[3] (2700:2700:2700) (3137:3137:3137))
        (PORT d[4] (2982:2982:2982) (3404:3404:3404))
        (PORT d[5] (3337:3337:3337) (3848:3848:3848))
        (PORT d[6] (2373:2373:2373) (2741:2741:2741))
        (PORT d[7] (2856:2856:2856) (3298:3298:3298))
        (PORT d[8] (2833:2833:2833) (3209:3209:3209))
        (PORT d[9] (2432:2432:2432) (2820:2820:2820))
        (PORT d[10] (2651:2651:2651) (3060:3060:3060))
        (PORT d[11] (2751:2751:2751) (3155:3155:3155))
        (PORT d[12] (2857:2857:2857) (3254:3254:3254))
        (PORT clk (1274:1274:1274) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1301:1301:1301))
        (PORT d[0] (1803:1803:1803) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1166:1166:1166) (1349:1349:1349))
        (PORT clk (1665:1665:1665) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1372:1372:1372) (1587:1587:1587))
        (PORT d[1] (1352:1352:1352) (1606:1606:1606))
        (PORT d[2] (1314:1314:1314) (1514:1514:1514))
        (PORT d[3] (994:994:994) (1155:1155:1155))
        (PORT d[4] (1004:1004:1004) (1173:1173:1173))
        (PORT d[5] (1096:1096:1096) (1307:1307:1307))
        (PORT d[6] (1260:1260:1260) (1456:1456:1456))
        (PORT d[7] (1704:1704:1704) (1988:1988:1988))
        (PORT d[8] (1762:1762:1762) (2096:2096:2096))
        (PORT d[9] (1114:1114:1114) (1302:1302:1302))
        (PORT d[10] (1564:1564:1564) (1840:1840:1840))
        (PORT d[11] (1334:1334:1334) (1543:1543:1543))
        (PORT d[12] (1725:1725:1725) (2049:2049:2049))
        (PORT clk (1663:1663:1663) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1187:1187:1187))
        (PORT clk (1663:1663:1663) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1665:1665:1665) (1830:1830:1830))
        (PORT d[0] (1375:1375:1375) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1666:1666:1666) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1666:1666:1666) (1831:1831:1831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1666:1666:1666) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1666:1666:1666) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (2037:2037:2037))
        (PORT d[1] (1281:1281:1281) (1479:1479:1479))
        (PORT d[2] (2526:2526:2526) (2914:2914:2914))
        (PORT d[3] (750:750:750) (874:874:874))
        (PORT d[4] (2272:2272:2272) (2598:2598:2598))
        (PORT d[5] (1114:1114:1114) (1300:1300:1300))
        (PORT d[6] (699:699:699) (814:814:814))
        (PORT d[7] (685:685:685) (804:804:804))
        (PORT d[8] (543:543:543) (634:634:634))
        (PORT d[9] (651:651:651) (756:756:756))
        (PORT d[10] (579:579:579) (682:682:682))
        (PORT d[11] (874:874:874) (1013:1013:1013))
        (PORT d[12] (1230:1230:1230) (1421:1421:1421))
        (PORT clk (1334:1334:1334) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT d[0] (466:466:466) (513:513:513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1739:1739:1739) (2017:2017:2017))
        (PORT clk (1368:1368:1368) (1464:1464:1464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (2059:2059:2059))
        (PORT d[1] (1468:1468:1468) (1727:1727:1727))
        (PORT d[2] (1925:1925:1925) (2259:2259:2259))
        (PORT d[3] (1663:1663:1663) (1944:1944:1944))
        (PORT d[4] (1485:1485:1485) (1755:1755:1755))
        (PORT d[5] (1661:1661:1661) (1906:1906:1906))
        (PORT d[6] (1831:1831:1831) (2134:2134:2134))
        (PORT d[7] (1577:1577:1577) (1820:1820:1820))
        (PORT d[8] (1561:1561:1561) (1847:1847:1847))
        (PORT d[9] (1831:1831:1831) (2110:2110:2110))
        (PORT d[10] (1523:1523:1523) (1781:1781:1781))
        (PORT d[11] (1880:1880:1880) (2209:2209:2209))
        (PORT d[12] (1761:1761:1761) (2083:2083:2083))
        (PORT clk (1366:1366:1366) (1462:1462:1462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1724:1724:1724))
        (PORT clk (1366:1366:1366) (1462:1462:1462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1464:1464:1464))
        (PORT d[0] (1832:1832:1832) (2017:2017:2017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1465:1465:1465))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1465:1465:1465))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1465:1465:1465))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2960:2960:2960))
        (PORT d[1] (2500:2500:2500) (2888:2888:2888))
        (PORT d[2] (3353:3353:3353) (3853:3853:3853))
        (PORT d[3] (1753:1753:1753) (2044:2044:2044))
        (PORT d[4] (3025:3025:3025) (3451:3451:3451))
        (PORT d[5] (1347:1347:1347) (1577:1577:1577))
        (PORT d[6] (2087:2087:2087) (2439:2439:2439))
        (PORT d[7] (2132:2132:2132) (2467:2467:2467))
        (PORT d[8] (2516:2516:2516) (2883:2883:2883))
        (PORT d[9] (1289:1289:1289) (1490:1490:1490))
        (PORT d[10] (3687:3687:3687) (4304:4304:4304))
        (PORT d[11] (3425:3425:3425) (3902:3902:3902))
        (PORT d[12] (3241:3241:3241) (3686:3686:3686))
        (PORT clk (1320:1320:1320) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (PORT d[0] (2013:2013:2013) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[2\]\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (1117:1117:1117))
        (PORT datab (613:613:613) (697:697:697))
        (PORT datac (1490:1490:1490) (1739:1739:1739))
        (PORT datad (956:956:956) (1098:1098:1098))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[2\]\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (1102:1102:1102))
        (PORT datab (978:978:978) (1092:1092:1092))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (955:955:955) (1097:1097:1097))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1702:1702:1702))
        (PORT clk (1334:1334:1334) (1440:1440:1440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (934:934:934) (1094:1094:1094))
        (PORT d[1] (1702:1702:1702) (2000:2000:2000))
        (PORT d[2] (1549:1549:1549) (1816:1816:1816))
        (PORT d[3] (1665:1665:1665) (1943:1943:1943))
        (PORT d[4] (1287:1287:1287) (1507:1507:1507))
        (PORT d[5] (1362:1362:1362) (1559:1559:1559))
        (PORT d[6] (1806:1806:1806) (2113:2113:2113))
        (PORT d[7] (1225:1225:1225) (1415:1415:1415))
        (PORT d[8] (1613:1613:1613) (1907:1907:1907))
        (PORT d[9] (1965:1965:1965) (2259:2259:2259))
        (PORT d[10] (1326:1326:1326) (1553:1553:1553))
        (PORT d[11] (1821:1821:1821) (2134:2134:2134))
        (PORT d[12] (1750:1750:1750) (2071:2071:2071))
        (PORT clk (1332:1332:1332) (1438:1438:1438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1423:1423:1423) (1592:1592:1592))
        (PORT clk (1332:1332:1332) (1438:1438:1438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1440:1440:1440))
        (PORT d[0] (1710:1710:1710) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1441:1441:1441))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1441:1441:1441))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1441:1441:1441))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (3102:3102:3102))
        (PORT d[1] (2846:2846:2846) (3236:3236:3236))
        (PORT d[2] (3361:3361:3361) (3852:3852:3852))
        (PORT d[3] (2085:2085:2085) (2409:2409:2409))
        (PORT d[4] (3393:3393:3393) (3814:3814:3814))
        (PORT d[5] (2942:2942:2942) (3336:3336:3336))
        (PORT d[6] (2088:2088:2088) (2438:2438:2438))
        (PORT d[7] (1770:1770:1770) (2056:2056:2056))
        (PORT d[8] (2336:2336:2336) (2673:2673:2673))
        (PORT d[9] (1443:1443:1443) (1682:1682:1682))
        (PORT d[10] (2362:2362:2362) (2758:2758:2758))
        (PORT d[11] (3022:3022:3022) (3434:3434:3434))
        (PORT d[12] (3217:3217:3217) (3646:3646:3646))
        (PORT clk (1270:1270:1270) (1297:1297:1297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1297:1297:1297))
        (PORT d[0] (1631:1631:1631) (1874:1874:1874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1870:1870:1870))
        (PORT clk (1299:1299:1299) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1379:1379:1379))
        (PORT d[1] (1513:1513:1513) (1781:1781:1781))
        (PORT d[2] (1697:1697:1697) (1991:1991:1991))
        (PORT d[3] (1662:1662:1662) (1936:1936:1936))
        (PORT d[4] (1134:1134:1134) (1339:1339:1339))
        (PORT d[5] (1508:1508:1508) (1728:1728:1728))
        (PORT d[6] (1810:1810:1810) (2086:2086:2086))
        (PORT d[7] (1241:1241:1241) (1424:1424:1424))
        (PORT d[8] (1462:1462:1462) (1713:1713:1713))
        (PORT d[9] (1601:1601:1601) (1841:1841:1841))
        (PORT d[10] (1147:1147:1147) (1345:1345:1345))
        (PORT d[11] (1709:1709:1709) (2006:2006:2006))
        (PORT d[12] (1633:1633:1633) (1903:1903:1903))
        (PORT clk (1297:1297:1297) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1638:1638:1638))
        (PORT clk (1297:1297:1297) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1381:1381:1381))
        (PORT d[0] (1720:1720:1720) (1871:1871:1871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2930:2930:2930))
        (PORT d[1] (2669:2669:2669) (3039:3039:3039))
        (PORT d[2] (2898:2898:2898) (3337:3337:3337))
        (PORT d[3] (1898:1898:1898) (2197:2197:2197))
        (PORT d[4] (3036:3036:3036) (3410:3410:3410))
        (PORT d[5] (2775:2775:2775) (3148:3148:3148))
        (PORT d[6] (1893:1893:1893) (2209:2209:2209))
        (PORT d[7] (1583:1583:1583) (1841:1841:1841))
        (PORT d[8] (2276:2276:2276) (2598:2598:2598))
        (PORT d[9] (2246:2246:2246) (2593:2593:2593))
        (PORT d[10] (3068:3068:3068) (3575:3575:3575))
        (PORT d[11] (2847:2847:2847) (3237:3237:3237))
        (PORT d[12] (3010:3010:3010) (3403:3403:3403))
        (PORT clk (1299:1299:1299) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1326:1326:1326))
        (PORT d[0] (1075:1075:1075) (1204:1204:1204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1005:1005:1005) (1169:1169:1169))
        (PORT clk (1630:1630:1630) (1785:1785:1785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1362:1362:1362) (1573:1573:1573))
        (PORT d[1] (1556:1556:1556) (1845:1845:1845))
        (PORT d[2] (1480:1480:1480) (1702:1702:1702))
        (PORT d[3] (1170:1170:1170) (1356:1356:1356))
        (PORT d[4] (1012:1012:1012) (1185:1185:1185))
        (PORT d[5] (1096:1096:1096) (1318:1318:1318))
        (PORT d[6] (1255:1255:1255) (1445:1445:1445))
        (PORT d[7] (1711:1711:1711) (1995:1995:1995))
        (PORT d[8] (1326:1326:1326) (1551:1551:1551))
        (PORT d[9] (955:955:955) (1116:1116:1116))
        (PORT d[10] (1694:1694:1694) (1978:1978:1978))
        (PORT d[11] (1344:1344:1344) (1560:1560:1560))
        (PORT d[12] (1736:1736:1736) (2064:2064:2064))
        (PORT clk (1628:1628:1628) (1783:1783:1783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1169:1169:1169))
        (PORT clk (1628:1628:1628) (1783:1783:1783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1630:1630:1630) (1785:1785:1785))
        (PORT d[0] (1368:1368:1368) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1786:1786:1786))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1786:1786:1786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1786:1786:1786))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1786:1786:1786))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1740:1740:1740) (2003:2003:2003))
        (PORT d[1] (1281:1281:1281) (1480:1480:1480))
        (PORT d[2] (680:680:680) (793:793:793))
        (PORT d[3] (567:567:567) (664:664:664))
        (PORT d[4] (2285:2285:2285) (2613:2613:2613))
        (PORT d[5] (1306:1306:1306) (1525:1525:1525))
        (PORT d[6] (883:883:883) (1023:1023:1023))
        (PORT d[7] (663:663:663) (774:774:774))
        (PORT d[8] (1592:1592:1592) (1827:1827:1827))
        (PORT d[9] (637:637:637) (736:736:736))
        (PORT d[10] (578:578:578) (681:681:681))
        (PORT d[11] (932:932:932) (1092:1092:1092))
        (PORT d[12] (1082:1082:1082) (1258:1258:1258))
        (PORT clk (1330:1330:1330) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (PORT d[0] (1493:1493:1493) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[2\]\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1714:1714:1714))
        (PORT datab (806:806:806) (915:915:915))
        (PORT datad (957:957:957) (1100:1100:1100))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1337:1337:1337))
        (PORT clk (1625:1625:1625) (1774:1774:1774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1766:1766:1766))
        (PORT d[1] (1370:1370:1370) (1635:1635:1635))
        (PORT d[2] (1012:1012:1012) (1168:1168:1168))
        (PORT d[3] (1185:1185:1185) (1372:1372:1372))
        (PORT d[4] (1024:1024:1024) (1202:1202:1202))
        (PORT d[5] (788:788:788) (908:908:908))
        (PORT d[6] (1439:1439:1439) (1658:1658:1658))
        (PORT d[7] (1156:1156:1156) (1337:1337:1337))
        (PORT d[8] (1318:1318:1318) (1546:1546:1546))
        (PORT d[9] (1136:1136:1136) (1328:1328:1328))
        (PORT d[10] (1708:1708:1708) (1997:1997:1997))
        (PORT d[11] (1170:1170:1170) (1361:1361:1361))
        (PORT d[12] (1143:1143:1143) (1330:1330:1330))
        (PORT clk (1623:1623:1623) (1772:1772:1772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (916:916:916) (988:988:988))
        (PORT clk (1623:1623:1623) (1772:1772:1772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1774:1774:1774))
        (PORT d[0] (1200:1200:1200) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1775:1775:1775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1574:1574:1574) (1814:1814:1814))
        (PORT d[1] (562:562:562) (665:665:665))
        (PORT d[2] (1465:1465:1465) (1685:1685:1685))
        (PORT d[3] (2506:2506:2506) (2901:2901:2901))
        (PORT d[4] (591:591:591) (700:700:700))
        (PORT d[5] (542:542:542) (635:635:635))
        (PORT d[6] (730:730:730) (853:853:853))
        (PORT d[7] (1684:1684:1684) (1942:1942:1942))
        (PORT d[8] (1420:1420:1420) (1632:1632:1632))
        (PORT d[9] (404:404:404) (478:478:478))
        (PORT d[10] (417:417:417) (497:497:497))
        (PORT d[11] (1097:1097:1097) (1270:1270:1270))
        (PORT d[12] (895:895:895) (1042:1042:1042))
        (PORT clk (1314:1314:1314) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (PORT d[0] (2150:2150:2150) (2482:2482:2482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[2\]\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1630:1630:1630) (1892:1892:1892))
        (PORT datab (970:970:970) (1125:1125:1125))
        (PORT datac (260:260:260) (295:295:295))
        (PORT datad (436:436:436) (490:490:490))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1523:1523:1523))
        (PORT clk (1606:1606:1606) (1780:1780:1780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1002:1002:1002) (1156:1156:1156))
        (PORT d[1] (969:969:969) (1128:1128:1128))
        (PORT d[2] (959:959:959) (1114:1114:1114))
        (PORT d[3] (1558:1558:1558) (1800:1800:1800))
        (PORT d[4] (1180:1180:1180) (1366:1366:1366))
        (PORT d[5] (776:776:776) (896:896:896))
        (PORT d[6] (1324:1324:1324) (1539:1539:1539))
        (PORT d[7] (949:949:949) (1089:1089:1089))
        (PORT d[8] (970:970:970) (1147:1147:1147))
        (PORT d[9] (1317:1317:1317) (1537:1537:1537))
        (PORT d[10] (1517:1517:1517) (1782:1782:1782))
        (PORT d[11] (902:902:902) (1044:1044:1044))
        (PORT d[12] (966:966:966) (1134:1134:1134))
        (PORT clk (1604:1604:1604) (1778:1778:1778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (793:793:793) (842:842:842))
        (PORT clk (1604:1604:1604) (1778:1778:1778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1780:1780:1780))
        (PORT d[0] (1077:1077:1077) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1781:1781:1781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1237:1237:1237) (1423:1423:1423))
        (PORT d[1] (1984:1984:1984) (2277:2277:2277))
        (PORT d[2] (1109:1109:1109) (1281:1281:1281))
        (PORT d[3] (2475:2475:2475) (2857:2857:2857))
        (PORT d[4] (758:758:758) (881:881:881))
        (PORT d[5] (738:738:738) (857:857:857))
        (PORT d[6] (1450:1450:1450) (1670:1670:1670))
        (PORT d[7] (1627:1627:1627) (1874:1874:1874))
        (PORT d[8] (1229:1229:1229) (1414:1414:1414))
        (PORT d[9] (1051:1051:1051) (1208:1208:1208))
        (PORT d[10] (1977:1977:1977) (2304:2304:2304))
        (PORT d[11] (727:727:727) (844:844:844))
        (PORT d[12] (856:856:856) (992:992:992))
        (PORT clk (1279:1279:1279) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (PORT d[0] (541:541:541) (585:585:585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1899:1899:1899))
        (PORT clk (1764:1764:1764) (1958:1958:1958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (2188:2188:2188))
        (PORT d[1] (1446:1446:1446) (1725:1725:1725))
        (PORT d[2] (2040:2040:2040) (2385:2385:2385))
        (PORT d[3] (2086:2086:2086) (2448:2448:2448))
        (PORT d[4] (1373:1373:1373) (1623:1623:1623))
        (PORT d[5] (1016:1016:1016) (1217:1217:1217))
        (PORT d[6] (1703:1703:1703) (2002:2002:2002))
        (PORT d[7] (1699:1699:1699) (1994:1994:1994))
        (PORT d[8] (1828:1828:1828) (2181:2181:2181))
        (PORT d[9] (2179:2179:2179) (2524:2524:2524))
        (PORT d[10] (1787:1787:1787) (2105:2105:2105))
        (PORT d[11] (2003:2003:2003) (2338:2338:2338))
        (PORT d[12] (1710:1710:1710) (2011:2011:2011))
        (PORT clk (1762:1762:1762) (1956:1956:1956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1461:1461:1461))
        (PORT clk (1762:1762:1762) (1956:1956:1956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1764:1764:1764) (1958:1958:1958))
        (PORT d[0] (1588:1588:1588) (1754:1754:1754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1959:1959:1959))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1959:1959:1959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1959:1959:1959))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1959:1959:1959))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3879:3879:3879))
        (PORT d[1] (2564:2564:2564) (2978:2978:2978))
        (PORT d[2] (2741:2741:2741) (3162:3162:3162))
        (PORT d[3] (2673:2673:2673) (3137:3137:3137))
        (PORT d[4] (2809:2809:2809) (3205:3205:3205))
        (PORT d[5] (3509:3509:3509) (4036:4036:4036))
        (PORT d[6] (2442:2442:2442) (2837:2837:2837))
        (PORT d[7] (2542:2542:2542) (2961:2961:2961))
        (PORT d[8] (3197:3197:3197) (3628:3628:3628))
        (PORT d[9] (3111:3111:3111) (3612:3612:3612))
        (PORT d[10] (3036:3036:3036) (3501:3501:3501))
        (PORT d[11] (2655:2655:2655) (3067:3067:3067))
        (PORT d[12] (4458:4458:4458) (5109:5109:5109))
        (PORT clk (1317:1317:1317) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (PORT d[0] (1242:1242:1242) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[2\]\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (1124:1124:1124))
        (PORT datab (485:485:485) (554:554:554))
        (PORT datac (979:979:979) (1097:1097:1097))
        (PORT datad (955:955:955) (1097:1097:1097))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1173:1173:1173) (1351:1351:1351))
        (PORT clk (1621:1621:1621) (1770:1770:1770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (806:806:806) (932:932:932))
        (PORT d[1] (1267:1267:1267) (1462:1462:1462))
        (PORT d[2] (1011:1011:1011) (1168:1168:1168))
        (PORT d[3] (1364:1364:1364) (1578:1578:1578))
        (PORT d[4] (1025:1025:1025) (1200:1200:1200))
        (PORT d[5] (789:789:789) (913:913:913))
        (PORT d[6] (1433:1433:1433) (1647:1647:1647))
        (PORT d[7] (1175:1175:1175) (1363:1363:1363))
        (PORT d[8] (1162:1162:1162) (1371:1371:1371))
        (PORT d[9] (1137:1137:1137) (1329:1329:1329))
        (PORT d[10] (1700:1700:1700) (1989:1989:1989))
        (PORT d[11] (1098:1098:1098) (1269:1269:1269))
        (PORT d[12] (1145:1145:1145) (1336:1336:1336))
        (PORT clk (1619:1619:1619) (1768:1768:1768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (795:795:795) (852:852:852))
        (PORT clk (1619:1619:1619) (1768:1768:1768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1770:1770:1770))
        (PORT d[0] (1079:1079:1079) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1771:1771:1771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1379:1379:1379) (1586:1586:1586))
        (PORT d[1] (1463:1463:1463) (1686:1686:1686))
        (PORT d[2] (1283:1283:1283) (1477:1477:1477))
        (PORT d[3] (2517:2517:2517) (2916:2916:2916))
        (PORT d[4] (736:736:736) (858:858:858))
        (PORT d[5] (555:555:555) (650:650:650))
        (PORT d[6] (717:717:717) (837:837:837))
        (PORT d[7] (1680:1680:1680) (1935:1935:1935))
        (PORT d[8] (1413:1413:1413) (1624:1624:1624))
        (PORT d[9] (1232:1232:1232) (1418:1418:1418))
        (PORT d[10] (552:552:552) (648:648:648))
        (PORT d[11] (1110:1110:1110) (1289:1289:1289))
        (PORT d[12] (895:895:895) (1041:1041:1041))
        (PORT clk (1309:1309:1309) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1336:1336:1336))
        (PORT d[0] (602:602:602) (660:660:660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1712:1712:1712))
        (PORT clk (1755:1755:1755) (1945:1945:1945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (2312:2312:2312))
        (PORT d[1] (1271:1271:1271) (1525:1525:1525))
        (PORT d[2] (2063:2063:2063) (2415:2415:2415))
        (PORT d[3] (2106:2106:2106) (2472:2472:2472))
        (PORT d[4] (1387:1387:1387) (1638:1638:1638))
        (PORT d[5] (1025:1025:1025) (1227:1227:1227))
        (PORT d[6] (1514:1514:1514) (1784:1784:1784))
        (PORT d[7] (1876:1876:1876) (2196:2196:2196))
        (PORT d[8] (1812:1812:1812) (2162:2162:2162))
        (PORT d[9] (2351:2351:2351) (2717:2717:2717))
        (PORT d[10] (1616:1616:1616) (1912:1912:1912))
        (PORT d[11] (1840:1840:1840) (2151:2151:2151))
        (PORT d[12] (1729:1729:1729) (2029:2029:2029))
        (PORT clk (1753:1753:1753) (1943:1943:1943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1650:1650:1650))
        (PORT clk (1753:1753:1753) (1943:1943:1943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1945:1945:1945))
        (PORT d[0] (1770:1770:1770) (1943:1943:1943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1946:1946:1946))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1946:1946:1946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1946:1946:1946))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1946:1946:1946))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3376:3376:3376) (3887:3887:3887))
        (PORT d[1] (2723:2723:2723) (3155:3155:3155))
        (PORT d[2] (2907:2907:2907) (3351:3351:3351))
        (PORT d[3] (2857:2857:2857) (3340:3340:3340))
        (PORT d[4] (2810:2810:2810) (3213:3213:3213))
        (PORT d[5] (3515:3515:3515) (4047:4047:4047))
        (PORT d[6] (2626:2626:2626) (3051:3051:3051))
        (PORT d[7] (3005:3005:3005) (3457:3457:3457))
        (PORT d[8] (3013:3013:3013) (3413:3413:3413))
        (PORT d[9] (2622:2622:2622) (3038:3038:3038))
        (PORT d[10] (3016:3016:3016) (3478:3478:3478))
        (PORT d[11] (2658:2658:2658) (3069:3069:3069))
        (PORT d[12] (3200:3200:3200) (3641:3641:3641))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (PORT d[0] (2124:2124:2124) (2455:2455:2455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[2\]\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (518:518:518) (603:603:603))
        (PORT datac (851:851:851) (952:952:952))
        (PORT datad (956:956:956) (1098:1098:1098))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[2\]\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1527:1527:1527) (1743:1743:1743))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (280:280:280) (322:322:322))
        (PORT datad (1098:1098:1098) (1266:1266:1266))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[2\]\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (657:657:657))
        (PORT datab (625:625:625) (723:723:723))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1515:1515:1515) (1718:1718:1718))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1393:1393:1393) (1643:1643:1643))
        (PORT datad (934:934:934) (1057:1057:1057))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (665:665:665) (788:788:788))
        (PORT datad (2361:2361:2361) (2714:2714:2714))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1325:1325:1325))
        (PORT clk (1567:1567:1567) (1719:1719:1719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1237:1237:1237) (1451:1451:1451))
        (PORT d[1] (1629:1629:1629) (1944:1944:1944))
        (PORT d[2] (1509:1509:1509) (1777:1777:1777))
        (PORT d[3] (1694:1694:1694) (1994:1994:1994))
        (PORT d[4] (1002:1002:1002) (1192:1192:1192))
        (PORT d[5] (1209:1209:1209) (1436:1436:1436))
        (PORT d[6] (1326:1326:1326) (1569:1569:1569))
        (PORT d[7] (2019:2019:2019) (2358:2358:2358))
        (PORT d[8] (1834:1834:1834) (2177:2177:2177))
        (PORT d[9] (1847:1847:1847) (2149:2149:2149))
        (PORT d[10] (1583:1583:1583) (1860:1860:1860))
        (PORT d[11] (1522:1522:1522) (1799:1799:1799))
        (PORT d[12] (1502:1502:1502) (1769:1769:1769))
        (PORT clk (1565:1565:1565) (1717:1717:1717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1198:1198:1198) (1334:1334:1334))
        (PORT clk (1565:1565:1565) (1717:1717:1717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1719:1719:1719))
        (PORT d[0] (1482:1482:1482) (1627:1627:1627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1720:1720:1720))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1720:1720:1720))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1720:1720:1720))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (3537:3537:3537))
        (PORT d[1] (2296:2296:2296) (2636:2636:2636))
        (PORT d[2] (2788:2788:2788) (3219:3219:3219))
        (PORT d[3] (2351:2351:2351) (2745:2745:2745))
        (PORT d[4] (2629:2629:2629) (3034:3034:3034))
        (PORT d[5] (2951:2951:2951) (3399:3399:3399))
        (PORT d[6] (2023:2023:2023) (2347:2347:2347))
        (PORT d[7] (2489:2489:2489) (2872:2872:2872))
        (PORT d[8] (2470:2470:2470) (2797:2797:2797))
        (PORT d[9] (2080:2080:2080) (2425:2425:2425))
        (PORT d[10] (2314:2314:2314) (2679:2679:2679))
        (PORT d[11] (2381:2381:2381) (2732:2732:2732))
        (PORT d[12] (2515:2515:2515) (2863:2863:2863))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (PORT d[0] (1833:1833:1833) (2103:2103:2103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1685:1685:1685) (1880:1880:1880))
        (PORT clk (1254:1254:1254) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1851:1851:1851) (2076:2076:2076))
        (PORT d[1] (1585:1585:1585) (1876:1876:1876))
        (PORT d[2] (1697:1697:1697) (1986:1986:1986))
        (PORT d[3] (1816:1816:1816) (2111:2111:2111))
        (PORT d[4] (1161:1161:1161) (1357:1357:1357))
        (PORT d[5] (1709:1709:1709) (1964:1964:1964))
        (PORT d[6] (1619:1619:1619) (1872:1872:1872))
        (PORT d[7] (1380:1380:1380) (1596:1596:1596))
        (PORT d[8] (1274:1274:1274) (1493:1493:1493))
        (PORT d[9] (1434:1434:1434) (1655:1655:1655))
        (PORT d[10] (1125:1125:1125) (1317:1317:1317))
        (PORT d[11] (1593:1593:1593) (1858:1858:1858))
        (PORT d[12] (1557:1557:1557) (1840:1840:1840))
        (PORT clk (1252:1252:1252) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1880:1880:1880))
        (PORT clk (1252:1252:1252) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1324:1324:1324))
        (PORT d[0] (1783:1783:1783) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2698:2698:2698))
        (PORT d[1] (2488:2488:2488) (2830:2830:2830))
        (PORT d[2] (2727:2727:2727) (3144:3144:3144))
        (PORT d[3] (1709:1709:1709) (1980:1980:1980))
        (PORT d[4] (2861:2861:2861) (3210:3210:3210))
        (PORT d[5] (2609:2609:2609) (2962:2962:2962))
        (PORT d[6] (2475:2475:2475) (2851:2851:2851))
        (PORT d[7] (1556:1556:1556) (1805:1805:1805))
        (PORT d[8] (2283:2283:2283) (2601:2601:2601))
        (PORT d[9] (1768:1768:1768) (2041:2041:2041))
        (PORT d[10] (2561:2561:2561) (2995:2995:2995))
        (PORT d[11] (2673:2673:2673) (3039:3039:3039))
        (PORT d[12] (2825:2825:2825) (3191:3191:3191))
        (PORT clk (1320:1320:1320) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (PORT d[0] (2340:2340:2340) (2691:2691:2691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1505:1505:1505))
        (PORT clk (1691:1691:1691) (1874:1874:1874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2493:2493:2493))
        (PORT d[1] (1660:1660:1660) (1972:1972:1972))
        (PORT d[2] (1508:1508:1508) (1766:1766:1766))
        (PORT d[3] (1972:1972:1972) (2334:2334:2334))
        (PORT d[4] (1509:1509:1509) (1771:1771:1771))
        (PORT d[5] (2194:2194:2194) (2541:2541:2541))
        (PORT d[6] (1531:1531:1531) (1809:1809:1809))
        (PORT d[7] (2242:2242:2242) (2602:2602:2602))
        (PORT d[8] (1998:1998:1998) (2378:2378:2378))
        (PORT d[9] (1889:1889:1889) (2202:2202:2202))
        (PORT d[10] (1368:1368:1368) (1621:1621:1621))
        (PORT d[11] (1576:1576:1576) (1865:1865:1865))
        (PORT d[12] (1484:1484:1484) (1773:1773:1773))
        (PORT clk (1689:1689:1689) (1872:1872:1872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1455:1455:1455))
        (PORT clk (1689:1689:1689) (1872:1872:1872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1874:1874:1874))
        (PORT d[0] (1580:1580:1580) (1748:1748:1748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1875:1875:1875))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1875:1875:1875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1875:1875:1875))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1875:1875:1875))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (3015:3015:3015))
        (PORT d[1] (2400:2400:2400) (2757:2757:2757))
        (PORT d[2] (2969:2969:2969) (3441:3441:3441))
        (PORT d[3] (1918:1918:1918) (2264:2264:2264))
        (PORT d[4] (2420:2420:2420) (2790:2790:2790))
        (PORT d[5] (3441:3441:3441) (3969:3969:3969))
        (PORT d[6] (2816:2816:2816) (3240:3240:3240))
        (PORT d[7] (2487:2487:2487) (2854:2854:2854))
        (PORT d[8] (2464:2464:2464) (2778:2778:2778))
        (PORT d[9] (2256:2256:2256) (2619:2619:2619))
        (PORT d[10] (2160:2160:2160) (2499:2499:2499))
        (PORT d[11] (1966:1966:1966) (2256:2256:2256))
        (PORT d[12] (2694:2694:2694) (3060:3060:3060))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1341:1341:1341))
        (PORT d[0] (2024:2024:2024) (2339:2339:2339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1911:1911:1911))
        (PORT clk (1137:1137:1137) (1158:1158:1158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1709:1709:1709))
        (PORT d[1] (1686:1686:1686) (1968:1968:1968))
        (PORT d[2] (1508:1508:1508) (1764:1764:1764))
        (PORT d[3] (1805:1805:1805) (2101:2101:2101))
        (PORT d[4] (1232:1232:1232) (1432:1432:1432))
        (PORT d[5] (1696:1696:1696) (1941:1941:1941))
        (PORT d[6] (1881:1881:1881) (2172:2172:2172))
        (PORT d[7] (1276:1276:1276) (1486:1486:1486))
        (PORT d[8] (1409:1409:1409) (1665:1665:1665))
        (PORT d[9] (1731:1731:1731) (1985:1985:1985))
        (PORT d[10] (1142:1142:1142) (1346:1346:1346))
        (PORT d[11] (1569:1569:1569) (1829:1829:1829))
        (PORT d[12] (1465:1465:1465) (1715:1715:1715))
        (PORT clk (1135:1135:1135) (1156:1156:1156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1549:1549:1549))
        (PORT clk (1135:1135:1135) (1156:1156:1156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1158:1158:1158))
        (PORT d[0] (1499:1499:1499) (1632:1632:1632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1159:1159:1159))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1159:1159:1159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1159:1159:1159))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1159:1159:1159))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2903:2903:2903))
        (PORT d[1] (2119:2119:2119) (2409:2409:2409))
        (PORT d[2] (2717:2717:2717) (3121:3121:3121))
        (PORT d[3] (1504:1504:1504) (1747:1747:1747))
        (PORT d[4] (2644:2644:2644) (2952:2952:2952))
        (PORT d[5] (2402:2402:2402) (2718:2718:2718))
        (PORT d[6] (2301:2301:2301) (2661:2661:2661))
        (PORT d[7] (1538:1538:1538) (1779:1779:1779))
        (PORT d[8] (2217:2217:2217) (2517:2517:2517))
        (PORT d[9] (2144:2144:2144) (2481:2481:2481))
        (PORT d[10] (2686:2686:2686) (3129:3129:3129))
        (PORT d[11] (2288:2288:2288) (2590:2590:2590))
        (PORT d[12] (2597:2597:2597) (2928:2928:2928))
        (PORT clk (1340:1340:1340) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (PORT d[0] (1576:1576:1576) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[3\]\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1495:1495:1495))
        (PORT datab (971:971:971) (1124:1124:1124))
        (PORT datac (2337:2337:2337) (2667:2667:2667))
        (PORT datad (1338:1338:1338) (1534:1534:1534))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[3\]\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (1124:1124:1124))
        (PORT datab (971:971:971) (1124:1124:1124))
        (PORT datac (942:942:942) (1082:1082:1082))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (841:841:841) (978:978:978))
        (PORT clk (1222:1222:1222) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1300:1300:1300))
        (PORT d[1] (1258:1258:1258) (1460:1460:1460))
        (PORT d[2] (1295:1295:1295) (1485:1485:1485))
        (PORT d[3] (1355:1355:1355) (1554:1554:1554))
        (PORT d[4] (1278:1278:1278) (1479:1479:1479))
        (PORT d[5] (1356:1356:1356) (1553:1553:1553))
        (PORT d[6] (1200:1200:1200) (1384:1384:1384))
        (PORT d[7] (1247:1247:1247) (1430:1430:1430))
        (PORT d[8] (1218:1218:1218) (1406:1406:1406))
        (PORT d[9] (1285:1285:1285) (1489:1489:1489))
        (PORT d[10] (927:927:927) (1088:1088:1088))
        (PORT d[11] (1381:1381:1381) (1580:1580:1580))
        (PORT d[12] (1289:1289:1289) (1527:1527:1527))
        (PORT clk (1220:1220:1220) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1173:1173:1173) (1271:1271:1271))
        (PORT clk (1220:1220:1220) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1316:1316:1316))
        (PORT d[0] (1457:1457:1457) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1809:1809:1809) (2057:2057:2057))
        (PORT d[1] (1789:1789:1789) (2024:2024:2024))
        (PORT d[2] (2375:2375:2375) (2731:2731:2731))
        (PORT d[3] (1490:1490:1490) (1754:1754:1754))
        (PORT d[4] (1877:1877:1877) (2138:2138:2138))
        (PORT d[5] (2018:2018:2018) (2284:2284:2284))
        (PORT d[6] (1849:1849:1849) (2143:2143:2143))
        (PORT d[7] (2101:2101:2101) (2396:2396:2396))
        (PORT d[8] (1882:1882:1882) (2127:2127:2127))
        (PORT d[9] (1677:1677:1677) (1950:1950:1950))
        (PORT d[10] (2426:2426:2426) (2822:2822:2822))
        (PORT d[11] (1859:1859:1859) (2106:2106:2106))
        (PORT d[12] (1900:1900:1900) (2146:2146:2146))
        (PORT clk (1327:1327:1327) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (PORT d[0] (1148:1148:1148) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (845:845:845) (980:980:980))
        (PORT clk (1314:1314:1314) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (925:925:925) (1069:1069:1069))
        (PORT d[1] (928:928:928) (1086:1086:1086))
        (PORT d[2] (939:939:939) (1082:1082:1082))
        (PORT d[3] (1032:1032:1032) (1192:1192:1192))
        (PORT d[4] (868:868:868) (994:994:994))
        (PORT d[5] (1020:1020:1020) (1173:1173:1173))
        (PORT d[6] (1173:1173:1173) (1351:1351:1351))
        (PORT d[7] (898:898:898) (1030:1030:1030))
        (PORT d[8] (876:876:876) (1017:1017:1017))
        (PORT d[9] (897:897:897) (1039:1039:1039))
        (PORT d[10] (1070:1070:1070) (1251:1251:1251))
        (PORT d[11] (1070:1070:1070) (1236:1236:1236))
        (PORT d[12] (749:749:749) (868:868:868))
        (PORT clk (1312:1312:1312) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (852:852:852) (911:911:911))
        (PORT clk (1312:1312:1312) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1414:1414:1414))
        (PORT d[0] (1136:1136:1136) (1204:1204:1204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (2271:2271:2271))
        (PORT d[1] (2130:2130:2130) (2411:2411:2411))
        (PORT d[2] (2174:2174:2174) (2501:2501:2501))
        (PORT d[3] (1692:1692:1692) (1986:1986:1986))
        (PORT d[4] (2245:2245:2245) (2557:2557:2557))
        (PORT d[5] (2718:2718:2718) (3119:3119:3119))
        (PORT d[6] (1671:1671:1671) (1950:1950:1950))
        (PORT d[7] (2499:2499:2499) (2860:2860:2860))
        (PORT d[8] (2237:2237:2237) (2534:2534:2534))
        (PORT d[9] (1908:1908:1908) (2225:2225:2225))
        (PORT d[10] (2294:2294:2294) (2687:2687:2687))
        (PORT d[11] (2201:2201:2201) (2498:2498:2498))
        (PORT d[12] (2425:2425:2425) (2754:2754:2754))
        (PORT clk (1301:1301:1301) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (PORT d[0] (2763:2763:2763) (3137:3137:3137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[3\]\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (809:809:809))
        (PORT datab (971:971:971) (1125:1125:1125))
        (PORT datac (2336:2336:2336) (2665:2665:2665))
        (PORT datad (351:351:351) (402:402:402))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (821:821:821) (959:959:959))
        (PORT clk (1296:1296:1296) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (903:903:903) (1042:1042:1042))
        (PORT d[1] (1078:1078:1078) (1257:1257:1257))
        (PORT d[2] (919:919:919) (1065:1065:1065))
        (PORT d[3] (850:850:850) (977:977:977))
        (PORT d[4] (823:823:823) (949:949:949))
        (PORT d[5] (1008:1008:1008) (1161:1161:1161))
        (PORT d[6] (852:852:852) (990:990:990))
        (PORT d[7] (884:884:884) (1010:1010:1010))
        (PORT d[8] (1050:1050:1050) (1217:1217:1217))
        (PORT d[9] (879:879:879) (1016:1016:1016))
        (PORT d[10] (897:897:897) (1034:1034:1034))
        (PORT d[11] (747:747:747) (868:868:868))
        (PORT d[12] (979:979:979) (1128:1128:1128))
        (PORT clk (1294:1294:1294) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (860:860:860) (922:922:922))
        (PORT clk (1294:1294:1294) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1405:1405:1405))
        (PORT d[0] (1143:1143:1143) (1215:1215:1215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (2253:2253:2253))
        (PORT d[1] (2299:2299:2299) (2599:2599:2599))
        (PORT d[2] (1141:1141:1141) (1301:1301:1301))
        (PORT d[3] (861:861:861) (1003:1003:1003))
        (PORT d[4] (2234:2234:2234) (2543:2543:2543))
        (PORT d[5] (2712:2712:2712) (3107:3107:3107))
        (PORT d[6] (1638:1638:1638) (1909:1909:1909))
        (PORT d[7] (2524:2524:2524) (2895:2895:2895))
        (PORT d[8] (2223:2223:2223) (2513:2513:2513))
        (PORT d[9] (2074:2074:2074) (2412:2412:2412))
        (PORT d[10] (2442:2442:2442) (2848:2848:2848))
        (PORT d[11] (2222:2222:2222) (2527:2527:2527))
        (PORT d[12] (2261:2261:2261) (2565:2565:2565))
        (PORT clk (1296:1296:1296) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (PORT d[0] (2839:2839:2839) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1477:1477:1477) (1747:1747:1747))
        (PORT clk (1709:1709:1709) (1886:1886:1886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2492:2492:2492))
        (PORT d[1] (1812:1812:1812) (2143:2143:2143))
        (PORT d[2] (1412:1412:1412) (1668:1668:1668))
        (PORT d[3] (2105:2105:2105) (2470:2470:2470))
        (PORT d[4] (1556:1556:1556) (1832:1832:1832))
        (PORT d[5] (2206:2206:2206) (2553:2553:2553))
        (PORT d[6] (1537:1537:1537) (1821:1821:1821))
        (PORT d[7] (2190:2190:2190) (2524:2524:2524))
        (PORT d[8] (1829:1829:1829) (2185:2185:2185))
        (PORT d[9] (1870:1870:1870) (2178:2178:2178))
        (PORT d[10] (1407:1407:1407) (1660:1660:1660))
        (PORT d[11] (1579:1579:1579) (1866:1866:1866))
        (PORT d[12] (1452:1452:1452) (1729:1729:1729))
        (PORT clk (1707:1707:1707) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1684:1684:1684))
        (PORT clk (1707:1707:1707) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1886:1886:1886))
        (PORT d[0] (1734:1734:1734) (1922:1922:1922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1887:1887:1887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (3016:3016:3016))
        (PORT d[1] (2550:2550:2550) (2928:2928:2928))
        (PORT d[2] (2970:2970:2970) (3437:3437:3437))
        (PORT d[3] (1919:1919:1919) (2266:2266:2266))
        (PORT d[4] (2596:2596:2596) (2991:2991:2991))
        (PORT d[5] (3454:3454:3454) (3989:3989:3989))
        (PORT d[6] (2817:2817:2817) (3241:3241:3241))
        (PORT d[7] (2601:2601:2601) (2988:2988:2988))
        (PORT d[8] (2500:2500:2500) (2828:2828:2828))
        (PORT d[9] (2260:2260:2260) (2626:2626:2626))
        (PORT d[10] (2184:2184:2184) (2534:2534:2534))
        (PORT d[11] (1979:1979:1979) (2277:2277:2277))
        (PORT d[12] (2699:2699:2699) (3063:3063:3063))
        (PORT clk (1312:1312:1312) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (PORT d[0] (1580:1580:1580) (1786:1786:1786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[3\]\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (2352:2352:2352) (2687:2687:2687))
        (PORT datac (751:751:751) (855:855:855))
        (PORT datad (1467:1467:1467) (1682:1682:1682))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (522:522:522) (604:604:604))
        (PORT clk (1389:1389:1389) (1514:1514:1514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (434:434:434) (510:510:510))
        (PORT d[1] (409:409:409) (486:486:486))
        (PORT d[2] (433:433:433) (509:509:509))
        (PORT d[3] (376:376:376) (444:444:444))
        (PORT d[4] (423:423:423) (499:499:499))
        (PORT d[5] (513:513:513) (594:594:594))
        (PORT d[6] (887:887:887) (1040:1040:1040))
        (PORT d[7] (676:676:676) (777:777:777))
        (PORT d[8] (1252:1252:1252) (1445:1445:1445))
        (PORT d[9] (847:847:847) (980:980:980))
        (PORT d[10] (687:687:687) (792:792:792))
        (PORT d[11] (887:887:887) (1030:1030:1030))
        (PORT d[12] (1045:1045:1045) (1195:1195:1195))
        (PORT clk (1387:1387:1387) (1512:1512:1512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (693:693:693) (733:733:733))
        (PORT clk (1387:1387:1387) (1512:1512:1512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1514:1514:1514))
        (PORT d[0] (977:977:977) (1026:1026:1026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2030:2030:2030) (2321:2321:2321))
        (PORT d[1] (2414:2414:2414) (2789:2789:2789))
        (PORT d[2] (792:792:792) (908:908:908))
        (PORT d[3] (1025:1025:1025) (1187:1187:1187))
        (PORT d[4] (2606:2606:2606) (2970:2970:2970))
        (PORT d[5] (1125:1125:1125) (1329:1329:1329))
        (PORT d[6] (1868:1868:1868) (2178:2178:2178))
        (PORT d[7] (1199:1199:1199) (1391:1391:1391))
        (PORT d[8] (2600:2600:2600) (2945:2945:2945))
        (PORT d[9] (2252:2252:2252) (2615:2615:2615))
        (PORT d[10] (3242:3242:3242) (3759:3759:3759))
        (PORT d[11] (2933:2933:2933) (3330:3330:3330))
        (PORT d[12] (2632:2632:2632) (2988:2988:2988))
        (PORT clk (1276:1276:1276) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (PORT d[0] (935:935:935) (1051:1051:1051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (419:419:419) (491:491:491))
        (PORT clk (1382:1382:1382) (1507:1507:1507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (586:586:586) (679:679:679))
        (PORT d[1] (731:731:731) (860:860:860))
        (PORT d[2] (763:763:763) (891:891:891))
        (PORT d[3] (851:851:851) (984:984:984))
        (PORT d[4] (724:724:724) (839:839:839))
        (PORT d[5] (661:661:661) (761:761:761))
        (PORT d[6] (859:859:859) (1002:1002:1002))
        (PORT d[7] (556:556:556) (647:647:647))
        (PORT d[8] (1238:1238:1238) (1425:1425:1425))
        (PORT d[9] (401:401:401) (473:473:473))
        (PORT d[10] (401:401:401) (472:472:472))
        (PORT d[11] (876:876:876) (1016:1016:1016))
        (PORT d[12] (545:545:545) (636:636:636))
        (PORT clk (1380:1380:1380) (1505:1505:1505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (550:550:550) (570:570:570))
        (PORT clk (1380:1380:1380) (1505:1505:1505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1507:1507:1507))
        (PORT d[0] (834:834:834) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (2291:2291:2291))
        (PORT d[1] (2138:2138:2138) (2479:2479:2479))
        (PORT d[2] (2352:2352:2352) (2695:2695:2695))
        (PORT d[3] (1036:1036:1036) (1202:1202:1202))
        (PORT d[4] (2588:2588:2588) (2948:2948:2948))
        (PORT d[5] (1417:1417:1417) (1616:1616:1616))
        (PORT d[6] (1868:1868:1868) (2177:2177:2177))
        (PORT d[7] (1203:1203:1203) (1401:1401:1401))
        (PORT d[8] (2576:2576:2576) (2915:2915:2915))
        (PORT d[9] (2272:2272:2272) (2644:2644:2644))
        (PORT d[10] (2647:2647:2647) (3090:3090:3090))
        (PORT d[11] (2921:2921:2921) (3313:3313:3313))
        (PORT d[12] (2624:2624:2624) (2978:2978:2978))
        (PORT clk (1268:1268:1268) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1296:1296:1296))
        (PORT d[0] (1459:1459:1459) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1177:1177:1177) (1308:1308:1308))
        (PORT clk (1340:1340:1340) (1438:1438:1438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1108:1108:1108) (1292:1292:1292))
        (PORT d[1] (1680:1680:1680) (1968:1968:1968))
        (PORT d[2] (1534:1534:1534) (1807:1807:1807))
        (PORT d[3] (1687:1687:1687) (1973:1973:1973))
        (PORT d[4] (1435:1435:1435) (1669:1669:1669))
        (PORT d[5] (1335:1335:1335) (1524:1524:1524))
        (PORT d[6] (1830:1830:1830) (2144:2144:2144))
        (PORT d[7] (1213:1213:1213) (1398:1398:1398))
        (PORT d[8] (1646:1646:1646) (1919:1919:1919))
        (PORT d[9] (1970:1970:1970) (2261:2261:2261))
        (PORT d[10] (1314:1314:1314) (1533:1533:1533))
        (PORT d[11] (1838:1838:1838) (2154:2154:2154))
        (PORT d[12] (1750:1750:1750) (2072:2072:2072))
        (PORT clk (1338:1338:1338) (1436:1436:1436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1337:1337:1337) (1417:1417:1417))
        (PORT clk (1338:1338:1338) (1436:1436:1436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1438:1438:1438))
        (PORT d[0] (1463:1463:1463) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (3110:3110:3110))
        (PORT d[1] (2857:2857:2857) (3241:3241:3241))
        (PORT d[2] (3061:3061:3061) (3520:3520:3520))
        (PORT d[3] (2251:2251:2251) (2600:2600:2600))
        (PORT d[4] (3410:3410:3410) (3835:3835:3835))
        (PORT d[5] (3203:3203:3203) (3628:3628:3628))
        (PORT d[6] (2102:2102:2102) (2454:2454:2454))
        (PORT d[7] (1771:1771:1771) (2057:2057:2057))
        (PORT d[8] (2314:2314:2314) (2641:2641:2641))
        (PORT d[9] (1425:1425:1425) (1659:1659:1659))
        (PORT d[10] (2852:2852:2852) (3325:3325:3325))
        (PORT d[11] (3043:3043:3043) (3463:3463:3463))
        (PORT d[12] (3353:3353:3353) (3798:3798:3798))
        (PORT clk (1277:1277:1277) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1304:1304:1304))
        (PORT d[0] (1809:1809:1809) (2012:2012:2012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[3\]\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (581:581:581))
        (PORT datab (141:141:141) (188:188:188))
        (PORT datac (580:580:580) (659:659:659))
        (PORT datad (906:906:906) (1050:1050:1050))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1677:1677:1677) (1967:1967:1967))
        (PORT clk (1894:1894:1894) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1669:1669:1669))
        (PORT d[1] (1764:1764:1764) (2082:2082:2082))
        (PORT d[2] (1743:1743:1743) (2042:2042:2042))
        (PORT d[3] (2129:2129:2129) (2504:2504:2504))
        (PORT d[4] (1711:1711:1711) (2024:2024:2024))
        (PORT d[5] (1560:1560:1560) (1834:1834:1834))
        (PORT d[6] (1709:1709:1709) (2013:2013:2013))
        (PORT d[7] (2042:2042:2042) (2381:2381:2381))
        (PORT d[8] (1688:1688:1688) (2016:2016:2016))
        (PORT d[9] (2121:2121:2121) (2466:2466:2466))
        (PORT d[10] (1613:1613:1613) (1891:1891:1891))
        (PORT d[11] (1764:1764:1764) (2078:2078:2078))
        (PORT d[12] (1752:1752:1752) (2081:2081:2081))
        (PORT clk (1892:1892:1892) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1536:1536:1536))
        (PORT clk (1892:1892:1892) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (2092:2092:2092))
        (PORT d[0] (1667:1667:1667) (1812:1812:1812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3334:3334:3334) (3835:3835:3835))
        (PORT d[1] (2923:2923:2923) (3353:3353:3353))
        (PORT d[2] (2615:2615:2615) (3039:3039:3039))
        (PORT d[3] (2285:2285:2285) (2687:2687:2687))
        (PORT d[4] (3165:3165:3165) (3643:3643:3643))
        (PORT d[5] (1624:1624:1624) (1920:1920:1920))
        (PORT d[6] (2442:2442:2442) (2836:2836:2836))
        (PORT d[7] (2478:2478:2478) (2850:2850:2850))
        (PORT d[8] (3254:3254:3254) (3705:3705:3705))
        (PORT d[9] (2972:2972:2972) (3440:3440:3440))
        (PORT d[10] (3018:3018:3018) (3490:3490:3490))
        (PORT d[11] (2689:2689:2689) (3080:3080:3080))
        (PORT d[12] (3685:3685:3685) (4191:4191:4191))
        (PORT clk (1256:1256:1256) (1282:1282:1282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1282:1282:1282))
        (PORT d[0] (1299:1299:1299) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[3\]\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (734:734:734))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (483:483:483) (560:560:560))
        (PORT datad (1103:1103:1103) (1240:1240:1240))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (1944:1944:1944))
        (PORT clk (1224:1224:1224) (1288:1288:1288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (2073:2073:2073))
        (PORT d[1] (1597:1597:1597) (1889:1889:1889))
        (PORT d[2] (1505:1505:1505) (1754:1754:1754))
        (PORT d[3] (1840:1840:1840) (2137:2137:2137))
        (PORT d[4] (1241:1241:1241) (1447:1447:1447))
        (PORT d[5] (1708:1708:1708) (1962:1962:1962))
        (PORT d[6] (1782:1782:1782) (2055:2055:2055))
        (PORT d[7] (1450:1450:1450) (1676:1676:1676))
        (PORT d[8] (1188:1188:1188) (1405:1405:1405))
        (PORT d[9] (1600:1600:1600) (1845:1845:1845))
        (PORT d[10] (1148:1148:1148) (1343:1343:1343))
        (PORT d[11] (1718:1718:1718) (1995:1995:1995))
        (PORT d[12] (1458:1458:1458) (1709:1709:1709))
        (PORT clk (1222:1222:1222) (1286:1286:1286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1709:1709:1709))
        (PORT clk (1222:1222:1222) (1286:1286:1286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1288:1288:1288))
        (PORT d[0] (1387:1387:1387) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2512:2512:2512))
        (PORT d[1] (2324:2324:2324) (2636:2636:2636))
        (PORT d[2] (2704:2704:2704) (3115:3115:3115))
        (PORT d[3] (1712:1712:1712) (1986:1986:1986))
        (PORT d[4] (2852:2852:2852) (3200:3200:3200))
        (PORT d[5] (2615:2615:2615) (2964:2964:2964))
        (PORT d[6] (2469:2469:2469) (2845:2845:2845))
        (PORT d[7] (1593:1593:1593) (1847:1847:1847))
        (PORT d[8] (2448:2448:2448) (2791:2791:2791))
        (PORT d[9] (1894:1894:1894) (2193:2193:2193))
        (PORT d[10] (2915:2915:2915) (3395:3395:3395))
        (PORT d[11] (2479:2479:2479) (2813:2813:2813))
        (PORT d[12] (2818:2818:2818) (3187:3187:3187))
        (PORT clk (1327:1327:1327) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (PORT d[0] (2388:2388:2388) (2687:2687:2687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (852:852:852) (990:990:990))
        (PORT clk (1257:1257:1257) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1300:1300:1300))
        (PORT d[1] (1245:1245:1245) (1441:1441:1441))
        (PORT d[2] (1123:1123:1123) (1300:1300:1300))
        (PORT d[3] (1359:1359:1359) (1562:1562:1562))
        (PORT d[4] (1103:1103:1103) (1274:1274:1274))
        (PORT d[5] (1192:1192:1192) (1368:1368:1368))
        (PORT d[6] (1188:1188:1188) (1369:1369:1369))
        (PORT d[7] (1103:1103:1103) (1268:1268:1268))
        (PORT d[8] (1238:1238:1238) (1434:1434:1434))
        (PORT d[9] (1261:1261:1261) (1459:1459:1459))
        (PORT d[10] (1053:1053:1053) (1229:1229:1229))
        (PORT d[11] (1080:1080:1080) (1249:1249:1249))
        (PORT d[12] (1278:1278:1278) (1481:1481:1481))
        (PORT clk (1255:1255:1255) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1360:1360:1360))
        (PORT clk (1255:1255:1255) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1352:1352:1352))
        (PORT d[0] (1527:1527:1527) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (2017:2017:2017))
        (PORT d[1] (1801:1801:1801) (2040:2040:2040))
        (PORT d[2] (2376:2376:2376) (2731:2731:2731))
        (PORT d[3] (1658:1658:1658) (1947:1947:1947))
        (PORT d[4] (1867:1867:1867) (2123:2123:2123))
        (PORT d[5] (1855:1855:1855) (2100:2100:2100))
        (PORT d[6] (1848:1848:1848) (2142:2142:2142))
        (PORT d[7] (2126:2126:2126) (2431:2431:2431))
        (PORT d[8] (1870:1870:1870) (2108:2108:2108))
        (PORT d[9] (1717:1717:1717) (2003:2003:2003))
        (PORT d[10] (2442:2442:2442) (2840:2840:2840))
        (PORT d[11] (1847:1847:1847) (2088:2088:2088))
        (PORT d[12] (1901:1901:1901) (2147:2147:2147))
        (PORT clk (1325:1325:1325) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (PORT d[0] (2605:2605:2605) (2953:2953:2953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (800:800:800) (924:924:924))
        (PORT clk (1237:1237:1237) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1444:1444:1444))
        (PORT d[1] (1551:1551:1551) (1777:1777:1777))
        (PORT d[2] (1289:1289:1289) (1484:1484:1484))
        (PORT d[3] (1359:1359:1359) (1556:1556:1556))
        (PORT d[4] (1232:1232:1232) (1415:1415:1415))
        (PORT d[5] (1375:1375:1375) (1572:1572:1572))
        (PORT d[6] (1387:1387:1387) (1597:1597:1597))
        (PORT d[7] (1234:1234:1234) (1410:1410:1410))
        (PORT d[8] (1149:1149:1149) (1314:1314:1314))
        (PORT d[9] (1392:1392:1392) (1595:1595:1595))
        (PORT d[10] (997:997:997) (1156:1156:1156))
        (PORT d[11] (1367:1367:1367) (1577:1577:1577))
        (PORT d[12] (1305:1305:1305) (1544:1544:1544))
        (PORT clk (1235:1235:1235) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1319:1319:1319) (1432:1432:1432))
        (PORT clk (1235:1235:1235) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1326:1326:1326))
        (PORT d[0] (1603:1603:1603) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1648:1648:1648) (1872:1872:1872))
        (PORT d[1] (1626:1626:1626) (1828:1828:1828))
        (PORT d[2] (2350:2350:2350) (2703:2703:2703))
        (PORT d[3] (1429:1429:1429) (1674:1674:1674))
        (PORT d[4] (1712:1712:1712) (1944:1944:1944))
        (PORT d[5] (1668:1668:1668) (1887:1887:1887))
        (PORT d[6] (2240:2240:2240) (2614:2614:2614))
        (PORT d[7] (1913:1913:1913) (2185:2185:2185))
        (PORT d[8] (1598:1598:1598) (1811:1811:1811))
        (PORT d[9] (1626:1626:1626) (1884:1884:1884))
        (PORT d[10] (2285:2285:2285) (2664:2664:2664))
        (PORT d[11] (1551:1551:1551) (1749:1749:1749))
        (PORT d[12] (1614:1614:1614) (1825:1825:1825))
        (PORT clk (1331:1331:1331) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (PORT d[0] (867:867:867) (952:952:952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1416:1416:1416) (1644:1644:1644))
        (PORT clk (1137:1137:1137) (1158:1158:1158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1499:1499:1499))
        (PORT d[1] (1701:1701:1701) (1994:1994:1994))
        (PORT d[2] (1514:1514:1514) (1772:1772:1772))
        (PORT d[3] (1689:1689:1689) (1973:1973:1973))
        (PORT d[4] (1306:1306:1306) (1508:1508:1508))
        (PORT d[5] (1925:1925:1925) (2207:2207:2207))
        (PORT d[6] (1856:1856:1856) (2138:2138:2138))
        (PORT d[7] (1360:1360:1360) (1568:1568:1568))
        (PORT d[8] (1364:1364:1364) (1583:1583:1583))
        (PORT d[9] (1736:1736:1736) (1990:1990:1990))
        (PORT d[10] (1081:1081:1081) (1255:1255:1255))
        (PORT d[11] (1410:1410:1410) (1650:1650:1650))
        (PORT d[12] (1458:1458:1458) (1702:1702:1702))
        (PORT clk (1135:1135:1135) (1156:1156:1156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1557:1557:1557))
        (PORT clk (1135:1135:1135) (1156:1156:1156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1158:1158:1158))
        (PORT d[0] (1691:1691:1691) (1850:1850:1850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1159:1159:1159))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1159:1159:1159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1159:1159:1159))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1159:1159:1159))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2584:2584:2584))
        (PORT d[1] (1942:1942:1942) (2202:2202:2202))
        (PORT d[2] (2581:2581:2581) (2974:2974:2974))
        (PORT d[3] (1364:1364:1364) (1585:1585:1585))
        (PORT d[4] (2504:2504:2504) (2800:2800:2800))
        (PORT d[5] (2271:2271:2271) (2577:2577:2577))
        (PORT d[6] (2042:2042:2042) (2373:2373:2373))
        (PORT d[7] (1520:1520:1520) (1753:1753:1753))
        (PORT d[8] (2062:2062:2062) (2339:2339:2339))
        (PORT d[9] (1970:1970:1970) (2283:2283:2283))
        (PORT d[10] (2560:2560:2560) (2990:2990:2990))
        (PORT d[11] (2122:2122:2122) (2399:2399:2399))
        (PORT d[12] (2449:2449:2449) (2767:2767:2767))
        (PORT clk (1341:1341:1341) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1369:1369:1369))
        (PORT d[0] (1399:1399:1399) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[3\]\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (1042:1042:1042))
        (PORT datab (972:972:972) (1125:1125:1125))
        (PORT datac (2335:2335:2335) (2664:2664:2664))
        (PORT datad (1436:1436:1436) (1634:1634:1634))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[3\]\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1421:1421:1421))
        (PORT datab (691:691:691) (793:793:793))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (956:956:956) (1100:1100:1100))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[3\]\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (865:865:865))
        (PORT datab (914:914:914) (1056:1056:1056))
        (PORT datac (1489:1489:1489) (1698:1698:1698))
        (PORT datad (166:166:166) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[3\]\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (328:328:328))
        (PORT datab (1507:1507:1507) (1718:1718:1718))
        (PORT datac (392:392:392) (446:446:446))
        (PORT datad (267:267:267) (306:306:306))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1491:1491:1491))
        (PORT datad (934:934:934) (1057:1057:1057))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (664:664:664) (788:788:788))
        (PORT datad (2359:2359:2359) (2665:2665:2665))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Nblank\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (291:291:291))
        (PORT datab (233:233:233) (288:288:288))
        (PORT datac (234:234:234) (294:294:294))
        (PORT datad (199:199:199) (243:243:243))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Nblank\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (408:408:408))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (225:225:225) (280:280:280))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|sys_clk\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|sys_clk\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (292:292:292))
        (PORT datab (154:154:154) (208:208:208))
        (PORT datac (413:413:413) (501:501:501))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (293:293:293))
        (PORT datab (155:155:155) (208:208:208))
        (PORT datac (413:413:413) (501:501:501))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (144:144:144))
        (PORT datab (142:142:142) (195:195:195))
        (PORT datac (308:308:308) (365:365:365))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (141:141:141))
        (PORT datab (138:138:138) (190:190:190))
        (PORT datac (311:311:311) (369:369:369))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (476:476:476))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (348:348:348) (414:414:414))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|sioc\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (167:167:167) (196:196:196))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|sioc\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (964:964:964) (875:875:875))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (427:427:427))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (PORT datab (133:133:133) (181:181:181))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (355:355:355) (424:424:424))
        (PORT datad (186:186:186) (233:233:233))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (428:428:428) (475:475:475))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (352:352:352))
        (PORT datab (199:199:199) (234:234:234))
        (PORT datac (173:173:173) (200:200:200))
        (PORT datad (170:170:170) (194:194:194))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|frameCounter\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (1089:1089:1089) (1299:1299:1299))
        (PORT datad (179:179:179) (213:213:213))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|frameCounter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|frameCounter\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (1408:1408:1408))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (179:179:179) (213:213:213))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|frameCounter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|colour\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (190:190:190))
        (PORT datab (1086:1086:1086) (1295:1295:1295))
        (PORT datac (121:121:121) (165:165:165))
        (PORT datad (102:102:102) (120:120:120))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|colour\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (149:149:149))
        (PORT datab (117:117:117) (146:146:146))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (181:181:181) (207:207:207))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|colour\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT asdata (990:990:990) (1079:1079:1079))
        (PORT ena (1202:1202:1202) (1336:1336:1336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|colour\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT asdata (1465:1465:1465) (1643:1643:1643))
        (PORT ena (1202:1202:1202) (1336:1336:1336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|colour\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT asdata (1655:1655:1655) (1912:1912:1912))
        (PORT ena (1202:1202:1202) (1336:1336:1336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|colour\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT asdata (1437:1437:1437) (1611:1611:1611))
        (PORT ena (1202:1202:1202) (1336:1336:1336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex1\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (213:213:213))
        (PORT datab (160:160:160) (214:214:214))
        (PORT datac (142:142:142) (195:195:195))
        (PORT datad (142:142:142) (189:189:189))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex1\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (218:218:218))
        (PORT datab (164:164:164) (220:220:220))
        (PORT datac (144:144:144) (198:198:198))
        (PORT datad (140:140:140) (184:184:184))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex1\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (219:219:219))
        (PORT datab (165:165:165) (220:220:220))
        (PORT datac (145:145:145) (199:199:199))
        (PORT datad (140:140:140) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex1\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (216:216:216))
        (PORT datab (162:162:162) (218:218:218))
        (PORT datac (142:142:142) (197:197:197))
        (PORT datad (140:140:140) (185:185:185))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex1\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (285:285:285))
        (PORT datab (159:159:159) (218:218:218))
        (PORT datad (142:142:142) (192:192:192))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex1\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (213:213:213))
        (PORT datab (158:158:158) (216:216:216))
        (PORT datad (141:141:141) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex1\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (284:284:284))
        (PORT datab (158:158:158) (215:215:215))
        (PORT datad (141:141:141) (188:188:188))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (217:217:217))
        (PORT datad (140:140:140) (186:186:186))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|colour\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1120:1120:1120))
        (PORT asdata (1090:1090:1090) (1236:1236:1236))
        (PORT ena (679:679:679) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|colour\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (827:827:827) (930:930:930))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|colour\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1120:1120:1120))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (679:679:679) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|colour\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1120:1120:1120))
        (PORT asdata (1161:1161:1161) (1285:1285:1285))
        (PORT ena (679:679:679) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|colour\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1328:1328:1328) (1519:1519:1519))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|colour\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1120:1120:1120))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (679:679:679) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex3\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (338:338:338))
        (PORT datab (260:260:260) (329:329:329))
        (PORT datac (238:238:238) (307:307:307))
        (PORT datad (248:248:248) (307:307:307))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex3\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (331:331:331))
        (PORT datab (253:253:253) (321:321:321))
        (PORT datac (249:249:249) (320:320:320))
        (PORT datad (254:254:254) (314:314:314))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex3\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (334:334:334))
        (PORT datab (256:256:256) (323:323:323))
        (PORT datac (245:245:245) (315:315:315))
        (PORT datad (252:252:252) (312:312:312))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex3\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (332:332:332))
        (PORT datab (254:254:254) (322:322:322))
        (PORT datac (247:247:247) (318:318:318))
        (PORT datad (253:253:253) (313:313:313))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex3\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (335:335:335))
        (PORT datab (257:257:257) (325:325:325))
        (PORT datac (242:242:242) (312:312:312))
        (PORT datad (250:250:250) (310:310:310))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex3\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (333:333:333))
        (PORT datab (255:255:255) (323:323:323))
        (PORT datac (246:246:246) (316:316:316))
        (PORT datad (252:252:252) (312:312:312))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex3\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (331:331:331))
        (PORT datab (253:253:253) (320:320:320))
        (PORT datac (250:250:250) (320:320:320))
        (PORT datad (254:254:254) (315:315:315))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (334:334:334))
        (PORT datac (238:238:238) (301:301:301))
        (PORT datad (251:251:251) (311:311:311))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|colour\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1120:1120:1120))
        (PORT asdata (1272:1272:1272) (1435:1435:1435))
        (PORT ena (679:679:679) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|colour\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1120:1120:1120))
        (PORT asdata (1340:1340:1340) (1484:1484:1484))
        (PORT ena (679:679:679) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|colour\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1120:1120:1120))
        (PORT asdata (1385:1385:1385) (1547:1547:1547))
        (PORT ena (679:679:679) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|colour\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1120:1120:1120))
        (PORT asdata (1506:1506:1506) (1714:1714:1714))
        (PORT ena (679:679:679) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex5\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (251:251:251))
        (PORT datab (175:175:175) (237:237:237))
        (PORT datac (162:162:162) (220:220:220))
        (PORT datad (229:229:229) (286:286:286))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex5\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (378:378:378))
        (PORT datab (219:219:219) (275:275:275))
        (PORT datac (208:208:208) (261:261:261))
        (PORT datad (202:202:202) (244:244:244))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex5\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (252:252:252))
        (PORT datab (176:176:176) (239:239:239))
        (PORT datac (159:159:159) (218:218:218))
        (PORT datad (231:231:231) (288:288:288))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex5\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (254:254:254))
        (PORT datab (178:178:178) (240:240:240))
        (PORT datac (155:155:155) (213:213:213))
        (PORT datad (233:233:233) (291:291:291))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex5\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (251:251:251))
        (PORT datab (175:175:175) (238:238:238))
        (PORT datac (161:161:161) (220:220:220))
        (PORT datad (230:230:230) (286:286:286))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex5\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (253:253:253))
        (PORT datab (177:177:177) (239:239:239))
        (PORT datac (158:158:158) (216:216:216))
        (PORT datad (232:232:232) (289:289:289))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex5\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (246:246:246))
        (PORT datab (174:174:174) (235:235:235))
        (PORT datac (164:164:164) (224:224:224))
        (PORT datad (225:225:225) (282:282:282))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (249:249:249))
        (PORT datad (165:165:165) (220:220:220))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|LessThan3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (249:249:249))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datad (167:167:167) (224:224:224))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vakInhoud_main\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (214:214:214))
        (PORT datab (217:217:217) (282:282:282))
        (PORT datad (139:139:139) (180:180:180))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|process_0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (340:340:340))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datac (213:213:213) (267:267:267))
        (PORT datad (201:201:201) (247:247:247))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (337:337:337))
        (PORT datab (270:270:270) (338:338:338))
        (PORT datac (302:302:302) (355:355:355))
        (PORT datad (204:204:204) (246:246:246))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vakInhoud_main\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (331:331:331))
        (PORT datab (291:291:291) (334:334:334))
        (PORT datac (94:94:94) (119:119:119))
        (PORT datad (95:95:95) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vakInhoud_main\[0\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1118:1118:1118))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1511:1511:1511) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_1\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2837:2837:2837) (3244:3244:3244))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|activeSend\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|activeSend\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (361:361:361) (434:434:434))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_1\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3008:3008:3008) (3476:3476:3476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|LessThan5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (200:200:200))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vakInhoud_main\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (146:146:146))
        (PORT datab (175:175:175) (236:236:236))
        (PORT datad (144:144:144) (188:188:188))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vakInhoud_main\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (339:339:339))
        (PORT datab (260:260:260) (329:329:329))
        (PORT datac (242:242:242) (313:313:313))
        (PORT datad (251:251:251) (311:311:311))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vakInhoud_main\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (226:226:226))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (209:209:209) (262:262:262))
        (PORT datad (208:208:208) (254:254:254))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vakInhoud_main\[0\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1118:1118:1118))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1511:1511:1511) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_1\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT asdata (3306:3306:3306) (3738:3738:3738))
        (PORT ena (2980:2980:2980) (3427:3427:3427))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|process_0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (256:256:256))
        (PORT datab (180:180:180) (242:242:242))
        (PORT datad (235:235:235) (292:292:292))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|process_0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (320:320:320))
        (PORT datab (219:219:219) (285:285:285))
        (PORT datac (98:98:98) (123:123:123))
        (PORT datad (143:143:143) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|process_0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (95:95:95) (120:120:120))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|LessThan2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (213:213:213))
        (PORT datab (220:220:220) (285:285:285))
        (PORT datac (132:132:132) (176:176:176))
        (PORT datad (140:140:140) (181:181:181))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vakInhoud_main\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (228:228:228))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (269:269:269) (305:305:305))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vakInhoud_main\[0\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1118:1118:1118))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1511:1511:1511) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_1\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1523:1523:1523) (1790:1790:1790))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_1\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2413:2413:2413) (2774:2774:2774))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_2\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3198:3198:3198) (3659:3659:3659))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1510:1510:1510) (1691:1691:1691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT asdata (2669:2669:2669) (3031:3031:3031))
        (PORT ena (1029:1029:1029) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_2\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2839:2839:2839) (3247:3247:3247))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_2\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3008:3008:3008) (3476:3476:3476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_3\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1522:1522:1522) (1789:1789:1789))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_3\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2413:2413:2413) (2774:2774:2774))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_3\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2077:2077:2077) (2375:2375:2375))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_3\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1040:1040:1040) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_3\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (1993:1993:1993) (2303:2303:2303))
        (PORT ena (2749:2749:2749) (3168:3168:3168))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_4\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3116:3116:3116) (3506:3506:3506))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_4\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3199:3199:3199) (3694:3694:3694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_4\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT asdata (2672:2672:2672) (3034:3034:3034))
        (PORT ena (1029:1029:1029) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_4\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2192:2192:2192) (2534:2534:2534))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_4\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3032:3032:3032) (3508:3508:3508))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_5\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3113:3113:3113) (3502:3502:3502))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_5\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3199:3199:3199) (3694:3694:3694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_5\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT asdata (3310:3310:3310) (3742:3742:3742))
        (PORT ena (2980:2980:2980) (3427:3427:3427))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_5\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2189:2189:2189) (2531:2531:2531))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_5\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3032:3032:3032) (3508:3508:3508))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_6\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1524:1524:1524) (1791:1791:1791))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_6\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2413:2413:2413) (2774:2774:2774))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_6\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2077:2077:2077) (2376:2376:2376))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_6\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1040:1040:1040) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_6\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (2004:2004:2004) (2316:2316:2316))
        (PORT ena (2749:2749:2749) (3168:3168:3168))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_7\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3199:3199:3199) (3660:3660:3660))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_7\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1510:1510:1510) (1691:1691:1691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_7\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2079:2079:2079) (2377:2377:2377))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_7\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1040:1040:1040) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_7\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2831:2831:2831) (3238:3238:3238))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_7\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3008:3008:3008) (3476:3476:3476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_8\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3113:3113:3113) (3503:3503:3503))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_8\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3199:3199:3199) (3694:3694:3694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_8\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT asdata (2665:2665:2665) (3026:3026:3026))
        (PORT ena (1029:1029:1029) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_8\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2183:2183:2183) (2524:2524:2524))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_8\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3032:3032:3032) (3508:3508:3508))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_9\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3111:3111:3111) (3501:3501:3501))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_9\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3199:3199:3199) (3694:3694:3694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_9\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2079:2079:2079) (2377:2377:2377))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_9\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1040:1040:1040) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_9\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (2008:2008:2008) (2320:2320:2320))
        (PORT ena (2749:2749:2749) (3168:3168:3168))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_10\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1526:1526:1526) (1793:1793:1793))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_10\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2413:2413:2413) (2774:2774:2774))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_10\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT asdata (2666:2666:2666) (3027:3027:3027))
        (PORT ena (1029:1029:1029) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_10\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2191:2191:2191) (2534:2534:2534))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_10\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3032:3032:3032) (3508:3508:3508))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_11\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3195:3195:3195) (3656:3656:3656))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_11\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1510:1510:1510) (1691:1691:1691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_11\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT asdata (3315:3315:3315) (3747:3747:3747))
        (PORT ena (2980:2980:2980) (3427:3427:3427))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_11\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (2007:2007:2007) (2319:2319:2319))
        (PORT ena (2749:2749:2749) (3168:3168:3168))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_12\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3194:3194:3194) (3655:3655:3655))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_12\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1510:1510:1510) (1691:1691:1691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_12\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2249:2249:2249) (2579:2579:2579))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_12\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (465:465:465) (513:513:513))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_12\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (2001:2001:2001) (2313:2313:2313))
        (PORT ena (2749:2749:2749) (3168:3168:3168))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_13\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1525:1525:1525) (1793:1793:1793))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_13\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2413:2413:2413) (2774:2774:2774))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_13\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT asdata (3314:3314:3314) (3746:3746:3746))
        (PORT ena (2980:2980:2980) (3427:3427:3427))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_13\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2838:2838:2838) (3245:3245:3245))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_13\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3008:3008:3008) (3476:3476:3476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_14\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3112:3112:3112) (3502:3502:3502))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_14\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3199:3199:3199) (3694:3694:3694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_14\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT asdata (3317:3317:3317) (3750:3750:3750))
        (PORT ena (2980:2980:2980) (3427:3427:3427))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_14\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (1991:1991:1991) (2302:2302:2302))
        (PORT ena (2749:2749:2749) (3168:3168:3168))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_15\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1525:1525:1525) (1793:1793:1793))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_15\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2413:2413:2413) (2774:2774:2774))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_15\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT asdata (3307:3307:3307) (3739:3739:3739))
        (PORT ena (2980:2980:2980) (3427:3427:3427))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_15\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2184:2184:2184) (2526:2526:2526))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_15\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3032:3032:3032) (3508:3508:3508))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_16\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3118:3118:3118) (3508:3508:3508))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_16\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3199:3199:3199) (3694:3694:3694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_16\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2085:2085:2085) (2384:2384:2384))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_16\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1040:1040:1040) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_16\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2183:2183:2183) (2525:2525:2525))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_16\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3032:3032:3032) (3508:3508:3508))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_17\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3194:3194:3194) (3654:3654:3654))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_17\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1510:1510:1510) (1691:1691:1691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_17\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT asdata (3308:3308:3308) (3740:3740:3740))
        (PORT ena (2980:2980:2980) (3427:3427:3427))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_17\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (1995:1995:1995) (2305:2305:2305))
        (PORT ena (2749:2749:2749) (3168:3168:3168))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_18\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3195:3195:3195) (3656:3656:3656))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_18\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1510:1510:1510) (1691:1691:1691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_18\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT asdata (2667:2667:2667) (3029:3029:3029))
        (PORT ena (1029:1029:1029) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_18\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2191:2191:2191) (2533:2533:2533))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_18\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3032:3032:3032) (3508:3508:3508))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_19\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3117:3117:3117) (3508:3508:3508))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_19\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3199:3199:3199) (3694:3694:3694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_19\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT asdata (2675:2675:2675) (3038:3038:3038))
        (PORT ena (1029:1029:1029) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_19\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2185:2185:2185) (2526:2526:2526))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_19\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3032:3032:3032) (3508:3508:3508))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_20\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1521:1521:1521) (1788:1788:1788))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_20\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2413:2413:2413) (2774:2774:2774))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_20\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT asdata (2674:2674:2674) (3037:3037:3037))
        (PORT ena (1029:1029:1029) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_20\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2186:2186:2186) (2528:2528:2528))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_20\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3032:3032:3032) (3508:3508:3508))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_21\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3120:3120:3120) (3511:3511:3511))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_21\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3199:3199:3199) (3694:3694:3694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_21\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT asdata (2668:2668:2668) (3030:3030:3030))
        (PORT ena (1029:1029:1029) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_21\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1826:1826:1826) (2110:2110:2110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_21\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (465:465:465) (513:513:513))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_22\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3111:3111:3111) (3500:3500:3500))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_22\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3199:3199:3199) (3694:3694:3694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_22\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT asdata (3320:3320:3320) (3754:3754:3754))
        (PORT ena (2980:2980:2980) (3427:3427:3427))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_22\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2828:2828:2828) (3234:3234:3234))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_22\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3008:3008:3008) (3476:3476:3476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_23\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3196:3196:3196) (3657:3657:3657))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_23\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1510:1510:1510) (1691:1691:1691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_23\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2257:2257:2257) (2588:2588:2588))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_23\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (465:465:465) (513:513:513))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_23\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2827:2827:2827) (3233:3233:3233))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_23\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3008:3008:3008) (3476:3476:3476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_24\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3119:3119:3119) (3510:3510:3510))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_24\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3199:3199:3199) (3694:3694:3694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_24\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2080:2080:2080) (2378:2378:2378))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_24\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1040:1040:1040) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_24\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (2002:2002:2002) (2314:2314:2314))
        (PORT ena (2749:2749:2749) (3168:3168:3168))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_25\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1521:1521:1521) (1788:1788:1788))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_25\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2413:2413:2413) (2774:2774:2774))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_25\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT asdata (2671:2671:2671) (3033:3033:3033))
        (PORT ena (1029:1029:1029) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_25\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2835:2835:2835) (3243:3243:3243))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_25\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3008:3008:3008) (3476:3476:3476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_26\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1522:1522:1522) (1789:1789:1789))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_26\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2413:2413:2413) (2774:2774:2774))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_26\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2084:2084:2084) (2383:2383:2383))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_26\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1040:1040:1040) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_26\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2835:2835:2835) (3242:3242:3242))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_26\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3008:3008:3008) (3476:3476:3476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_27\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1523:1523:1523) (1790:1790:1790))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_27\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2413:2413:2413) (2774:2774:2774))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_27\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT asdata (2677:2677:2677) (3040:3040:3040))
        (PORT ena (1029:1029:1029) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_27\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2830:2830:2830) (3236:3236:3236))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_27\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3008:3008:3008) (3476:3476:3476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_28\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3193:3193:3193) (3654:3654:3654))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_28\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1510:1510:1510) (1691:1691:1691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_28\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT asdata (3312:3312:3312) (3745:3745:3745))
        (PORT ena (2980:2980:2980) (3427:3427:3427))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_28\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2186:2186:2186) (2528:2528:2528))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_28\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3032:3032:3032) (3508:3508:3508))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_29\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3198:3198:3198) (3659:3659:3659))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_29\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1510:1510:1510) (1691:1691:1691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_29\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2085:2085:2085) (2384:2384:2384))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_29\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1040:1040:1040) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_29\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2830:2830:2830) (3237:3237:3237))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_29\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3008:3008:3008) (3476:3476:3476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_30\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1526:1526:1526) (1794:1794:1794))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_30\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2413:2413:2413) (2774:2774:2774))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_30\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT asdata (2680:2680:2680) (3043:3043:3043))
        (PORT ena (1029:1029:1029) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_30\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2185:2185:2185) (2527:2527:2527))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_30\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3032:3032:3032) (3508:3508:3508))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_31\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1521:1521:1521) (1787:1787:1787))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_31\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2413:2413:2413) (2774:2774:2774))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_31\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2078:2078:2078) (2376:2376:2376))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_31\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1040:1040:1040) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_31\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (2003:2003:2003) (2315:2315:2315))
        (PORT ena (2749:2749:2749) (3168:3168:3168))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_32\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3197:3197:3197) (3658:3658:3658))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_32\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1510:1510:1510) (1691:1691:1691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_32\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT asdata (3316:3316:3316) (3749:3749:3749))
        (PORT ena (2980:2980:2980) (3427:3427:3427))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_32\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (2009:2009:2009) (2321:2321:2321))
        (PORT ena (2749:2749:2749) (3168:3168:3168))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_33\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3197:3197:3197) (3658:3658:3658))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_33\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1510:1510:1510) (1691:1691:1691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_33\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT asdata (3302:3302:3302) (3733:3733:3733))
        (PORT ena (2980:2980:2980) (3427:3427:3427))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_33\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (1990:1990:1990) (2300:2300:2300))
        (PORT ena (2749:2749:2749) (3168:3168:3168))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_34\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3119:3119:3119) (3509:3509:3509))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_34\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3199:3199:3199) (3694:3694:3694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_34\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT asdata (3305:3305:3305) (3736:3736:3736))
        (PORT ena (2980:2980:2980) (3427:3427:3427))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_34\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2838:2838:2838) (3246:3246:3246))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_34\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3008:3008:3008) (3476:3476:3476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_35\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3195:3195:3195) (3656:3656:3656))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_35\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1510:1510:1510) (1691:1691:1691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_35\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2084:2084:2084) (2383:2383:2383))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_35\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1040:1040:1040) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_35\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (1996:1996:1996) (2307:2307:2307))
        (PORT ena (2749:2749:2749) (3168:3168:3168))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_36\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3153:3153:3153) (3598:3598:3598))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_36\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (465:465:465) (513:513:513))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_36\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2082:2082:2082) (2381:2381:2381))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_36\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1040:1040:1040) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_36\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1826:1826:1826) (2111:2111:2111))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_36\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (465:465:465) (513:513:513))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_37\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3194:3194:3194) (3655:3655:3655))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_37\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1510:1510:1510) (1691:1691:1691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_37\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT asdata (2681:2681:2681) (3044:3044:3044))
        (PORT ena (1029:1029:1029) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_37\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2832:2832:2832) (3238:3238:3238))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_37\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3008:3008:3008) (3476:3476:3476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_38\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3197:3197:3197) (3658:3658:3658))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_38\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1510:1510:1510) (1691:1691:1691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_38\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2083:2083:2083) (2382:2382:2382))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_38\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1040:1040:1040) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_38\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2182:2182:2182) (2524:2524:2524))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_38\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3032:3032:3032) (3508:3508:3508))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_39\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3117:3117:3117) (3507:3507:3507))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_39\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3199:3199:3199) (3694:3694:3694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_39\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2252:2252:2252) (2583:2583:2583))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_39\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (465:465:465) (513:513:513))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_39\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (2006:2006:2006) (2318:2318:2318))
        (PORT ena (2749:2749:2749) (3168:3168:3168))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_40\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3199:3199:3199) (3660:3660:3660))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_40\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1510:1510:1510) (1691:1691:1691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_40\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT asdata (2676:2676:2676) (3039:3039:3039))
        (PORT ena (1029:1029:1029) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_40\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2840:2840:2840) (3248:3248:3248))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_40\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3008:3008:3008) (3476:3476:3476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_41\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3114:3114:3114) (3504:3504:3504))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_41\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3199:3199:3199) (3694:3694:3694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_41\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT asdata (2679:2679:2679) (3042:3042:3042))
        (PORT ena (1029:1029:1029) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_41\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2188:2188:2188) (2531:2531:2531))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_41\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3032:3032:3032) (3508:3508:3508))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_42\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1525:1525:1525) (1792:1792:1792))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_42\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2413:2413:2413) (2774:2774:2774))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_42\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2080:2080:2080) (2378:2378:2378))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_42\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1040:1040:1040) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_42\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2188:2188:2188) (2530:2530:2530))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_42\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3032:3032:3032) (3508:3508:3508))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_43\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1524:1524:1524) (1792:1792:1792))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_43\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2413:2413:2413) (2774:2774:2774))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_43\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2255:2255:2255) (2586:2586:2586))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_43\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (465:465:465) (513:513:513))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_43\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (1994:1994:1994) (2304:2304:2304))
        (PORT ena (2749:2749:2749) (3168:3168:3168))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_44\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3114:3114:3114) (3503:3503:3503))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_44\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3199:3199:3199) (3694:3694:3694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_44\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT asdata (2678:2678:2678) (3041:3041:3041))
        (PORT ena (1029:1029:1029) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_44\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2836:2836:2836) (3243:3243:3243))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_44\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3008:3008:3008) (3476:3476:3476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_45\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3120:3120:3120) (3510:3510:3510))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_45\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3199:3199:3199) (3694:3694:3694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_45\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT asdata (3304:3304:3304) (3735:3735:3735))
        (PORT ena (2980:2980:2980) (3427:3427:3427))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_45\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (1997:1997:1997) (2308:2308:2308))
        (PORT ena (2749:2749:2749) (3168:3168:3168))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_46\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1522:1522:1522) (1789:1789:1789))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_46\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2413:2413:2413) (2774:2774:2774))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_46\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2254:2254:2254) (2585:2585:2585))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_46\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (465:465:465) (513:513:513))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_46\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2833:2833:2833) (3239:3239:3239))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_46\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3008:3008:3008) (3476:3476:3476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_47\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1524:1524:1524) (1791:1791:1791))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_47\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2413:2413:2413) (2774:2774:2774))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_47\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2082:2082:2082) (2381:2381:2381))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_47\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1040:1040:1040) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_47\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (1998:1998:1998) (2309:2309:2309))
        (PORT ena (2749:2749:2749) (3168:3168:3168))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_48\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3148:3148:3148) (3593:3593:3593))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_48\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (465:465:465) (513:513:513))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_48\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT asdata (3303:3303:3303) (3734:3734:3734))
        (PORT ena (2980:2980:2980) (3427:3427:3427))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_48\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2190:2190:2190) (2532:2532:2532))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_48\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3032:3032:3032) (3508:3508:3508))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_49\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3198:3198:3198) (3659:3659:3659))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_49\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1510:1510:1510) (1691:1691:1691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_49\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT asdata (3319:3319:3319) (3752:3752:3752))
        (PORT ena (2980:2980:2980) (3427:3427:3427))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_49\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2190:2190:2190) (2532:2532:2532))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_49\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3032:3032:3032) (3508:3508:3508))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_50\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3115:3115:3115) (3505:3505:3505))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_50\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3199:3199:3199) (3694:3694:3694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_50\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT asdata (3318:3318:3318) (3751:3751:3751))
        (PORT ena (2980:2980:2980) (3427:3427:3427))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_50\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1826:1826:1826) (2111:2111:2111))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_50\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (465:465:465) (513:513:513))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
)
