<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 10th Conference on Design, Automation and Test in Europe: Designers’ Forum</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/date.png" alt="Proceedings of the 10th Conference on Design, Automation and Test in Europe: Designers’ Forum" title="Proceedings of the 10th Conference on Design, Automation and Test in Europe: Designers’ Forum" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/2006/DATE-DF-2006.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Georges G. E. Gielen<br/><em>Proceedings of the 10th Conference on Design, Automation and Test in Europe: Designers’ Forum</em><br/>DATE Designers’ Forum, 2006.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/date/2006">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+10th+Conference+on+Design,+Automation+and+Test+in+Europe:+Designers’+Forum%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick=""/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DATE-DF-2006,
	address       = "Munich, Germany",
	booktitle     = "{DATE Designers’ Forum}",
	editor        = "<a href="person/Georges_G_E_Gielen.html">Georges G. E. Gielen</a>",
<span id="isbn">	isbn          = "3-9810801-0-6",
</span>	publisher     = "{European Design and Automation Association, Leuven, Belgium}",
	title         = "{Proceedings of the 10th Conference on Design, Automation and Test in Europe: Designers’ Forum}",
	year          = 2006,
}</pre>
</div>
<hr/>
<h3>Contents (45 items)</h3><dl class="toc"><div class="rbox"><span class="tag">11 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">7 ×<a href="tag/architecture.html">#architecture</a></span><br/><span class="tag">6 ×<a href="tag/implementation.html">#implementation</a></span><br/><span class="tag">6 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">5 ×<a href="tag/framework.html">#framework</a></span><br/><span class="tag">5 ×<a href="tag/network.html">#network</a></span><br/><span class="tag">4 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">4 ×<a href="tag/verification.html">#verification</a></span><br/><span class="tag">3 ×<a href="tag/synthesis.html">#synthesis</a></span><br/><span class="tag">2 ×<a href="tag/algorithm.html">#algorithm</a></span><br/></div><dt><a href="DATE-DF-2006-AarajRRJ.html">DATE-DF-2006-AarajRRJ</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/authentication.html" title="authentication">#authentication</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Architectures for efficient face authentication in embedded systems (<abbr title="Najwa Aaraj">NA</abbr>, <abbr title="Srivaths Ravi">SR</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-BertoniBFPS.html">DATE-DF-2006-BertoniBFPS</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Software implementation of Tate pairing over GF(2m) (<abbr title="Guido Bertoni">GB</abbr>, <abbr title="Luca Breveglieri">LB</abbr>, <abbr title="Pasqualina Fragneto">PF</abbr>, <abbr title="Gerardo Pelosi">GP</abbr>, <abbr title="L. Sportiello">LS</abbr>), pp. 7–11.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-DF-2006-LinHJC.html">DATE-DF-2006-LinHJC</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/pattern%20matching.html" title="pattern matching">#pattern matching</a></span> <span class="tag"><a href="tag/regular%20expression.html" title="regular expression">#regular expression</a></span></dt><dd>Optimization of regular expression pattern matching circuits on FPGA (<abbr title="Cheng-Hung Lin">CHL</abbr>, <abbr title="Chih-Tsun Huang">CTH</abbr>, <abbr title="Chang-Ping Jiang">CPJ</abbr>, <abbr title="Shih-Chieh Chang">SCC</abbr>), pp. 12–17.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-PotlapallyRRJL.html">DATE-DF-2006-PotlapallyRRJL</a> <span class="tag"><a href="tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Satisfiability-based framework for enabling side-channel attacks on cryptographic software (<abbr title="Nachiketh R. Potlapally">NRP</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Srivaths Ravi">SR</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>, <abbr title="Ruby B. Lee">RBL</abbr>), pp. 18–23.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-YehHCWC.html">DATE-DF-2006-YehHCWC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>An 830mW, 586kbps 1024-bit RSA chip design (<abbr title="Chingwei Yeh">CY</abbr>, <abbr title="En-Feng Hsu">EFH</abbr>, <abbr title="Kai-Wen Cheng">KWC</abbr>, <abbr title="Jinn-Shyan Wang">JSW</abbr>, <abbr title="Nai-Jen Chang">NJC</abbr>), pp. 24–29.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-AkselrodAA.html">DATE-DF-2006-AkselrodAA</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/security.html" title="security">#security</a></span></dt><dd>Platform independent debug port controller architecture with security protection for multi-processor system-on-chip ICs (<abbr title="Dmitry Akselrod">DA</abbr>, <abbr title="Asaf Ashkenazi">AA</abbr>, <abbr title="Yossi Amon">YA</abbr>), pp. 30–35.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-VeredasSP.html">DATE-DF-2006-VeredasSP</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Automated conversion from a LUT-based FPGA to a LUT-based MPGA with fast turnaround time (<abbr title="Francisco-Javier Veredas">FJV</abbr>, <abbr title="Michael Scheppler">MS</abbr>, <abbr title="Hans-Jörg Pfleiderer">HJP</abbr>), pp. 36–41.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-MeijerKB.html">DATE-DF-2006-MeijerKB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy-efficient FPGA interconnect design (<abbr title="Maurice Meijer">MM</abbr>, <abbr title="Rohini Krishnan">RK</abbr>, <abbr title="Martijn T. Bennebroek">MTB</abbr>), pp. 42–47.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-MartinaMMVSV.html">DATE-DF-2006-MartinaMMVSV</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>A new approach to compress the configuration information of programmable devices (<abbr title="Maurizio Martina">MM</abbr>, <abbr title="Guido Masera">GM</abbr>, <abbr title="Andrea Molino">AM</abbr>, <abbr title="Fabrizio Vacca">FV</abbr>, <abbr title="Luca Sterpone">LS</abbr>, <abbr title="Massimo Violante">MV</abbr>), pp. 48–51.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-DF-2006-DavilaTSSBR.html">DATE-DF-2006-DavilaTSSBR</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Design and implementation of a rendering algorithm in a SIMD reconfigurable architecture (MorphoSys) (<abbr title="Javier Davila">JD</abbr>, <abbr title="Alfonso de Torres">AdT</abbr>, <abbr title="Jose Manuel Sanchez">JMS</abbr>, <abbr title="Marcos Sanchez-Elez">MSE</abbr>, <abbr title="Nader Bagherzadeh">NB</abbr>, <abbr title="Fredy Rivera">FR</abbr>), pp. 52–57.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-KappenN.html">DATE-DF-2006-KappenN</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Application specific instruction processor based implementation of a GNSS receiver on an FPGA (<abbr title="Götz Kappen">GK</abbr>, <abbr title="Tobias G. Noll">TGN</abbr>), pp. 58–63.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-HuttonYSBCCP.html">DATE-DF-2006-HuttonYSBCCP</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A methodology for FPGA to structured-ASIC synthesis and verification (<abbr title="Michael Hutton">MH</abbr>, <abbr title="Richard Yuan">RY</abbr>, <abbr title="Jay Schleicher">JS</abbr>, <abbr title="Gregg Baeckler">GB</abbr>, <abbr title="Sammy Cheung">SC</abbr>, <abbr title="Kar Keng Chua">KKC</abbr>, <abbr title="Hee Kong Phoo">HKP</abbr>), pp. 64–69.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-DasMDC.html">DATE-DF-2006-DasMDC</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of system verilog assertions (<abbr title="Sayantan Das">SD</abbr>, <abbr title="Rizi Mohanty">RM</abbr>, <abbr title="Pallab Dasgupta">PD</abbr>, <abbr title="P. P. Chakrabarti">PPC</abbr>), pp. 70–75.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-HabibiMT.html">DATE-DF-2006-HabibiMT</a> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span></dt><dd>Generating finite state machines from SystemC (<abbr title="Ali Habibi">AH</abbr>, <abbr title="Haja Moinudeen">HM</abbr>, <abbr title="Sofiène Tahar">ST</abbr>), pp. 76–81.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-OetjensGR.html">DATE-DF-2006-OetjensGR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/rule-based.html" title="rule-based">#rule-based</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>Flexible specification and application of rule-based transformations in an automotive design flow (<abbr title="Jan-Hendrik Oetjens">JHO</abbr>, <abbr title="Joachim Gerlach">JG</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 82–87.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-BonfiniCMP.html">DATE-DF-2006-BonfiniCMP</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A mixed-signal verification kit for verification of analogue-digital circuits (<abbr title="Giuseppe Bonfini">GB</abbr>, <abbr title="Monica Chiavacci">MC</abbr>, <abbr title="Riccardo Mariani">RM</abbr>, <abbr title="Egidio Pescari">EP</abbr>), pp. 88–93.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-Daglio.html">DATE-DF-2006-Daglio</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A complete and fully qualified design flow for verification of mixed-signal SoC with embedded flash memories (<abbr title="Pierluigi Daglio">PD</abbr>), pp. 94–99.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-NogueraBSA.html">DATE-DF-2006-NogueraBSA</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span></dt><dd>Software-friendly HW/SW co-simulation: an industrial case study (<abbr title="Juanjo Noguera">JN</abbr>, <abbr title="Luis Baldez">LB</abbr>, <abbr title="Narcis Simon">NS</abbr>, <abbr title="Lluis Abello">LA</abbr>), pp. 100–105.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-FummiQRT.html">DATE-DF-2006-FummiQRT</a> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Modeling and simulation of mobile gateways interacting with wireless sensor networks (<abbr title="Franco Fummi">FF</abbr>, <abbr title="Davide Quaglia">DQ</abbr>, <abbr title="Fabio Ricciato">FR</abbr>, <abbr title="Maura Turolla">MT</abbr>), pp. 106–111.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-PapaefstathiouP.html">DATE-DF-2006-PapaefstathiouP</a> <span class="tag"><a href="tag/classification.html" title="classification">#classification</a></span></dt><dd>A hardware-engine for layer-2 classification in low-storage, ultra-high bandwidth environments (<abbr title="Vassilis Papaefstathiou">VP</abbr>, <abbr title="Ioannis Papaefstathiou">IP</abbr>), pp. 112–117.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-IaconoZMPSB.html">DATE-DF-2006-IaconoZMPSB</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>ASIP architecture for multi-standard wireless terminals (<abbr title="Daniele Lo Iacono">DLI</abbr>, <abbr title="J. Zory">JZ</abbr>, <abbr title="Ettore Messina">EM</abbr>, <abbr title="Nicolo Piazzese">NP</abbr>, <abbr title="G. Saia">GS</abbr>, <abbr title="A. Bettinelli">AB</abbr>), pp. 118–123.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-QuaglioVCTM.html">DATE-DF-2006-QuaglioVCTM</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>Interconnection framework for high-throughput, flexible LDPC decoders (<abbr title="Federico Quaglio">FQ</abbr>, <abbr title="Fabrizio Vacca">FV</abbr>, <abbr title="Cristiano Castellano">CC</abbr>, <abbr title="Alberto Tarable">AT</abbr>, <abbr title="Guido Masera">GM</abbr>), pp. 124–129.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-DielissenHB.html">DATE-DF-2006-DielissenHB</a></dt><dd>Low cost LDPC decoder for DVB-S2 (<abbr title="John Dielissen">JD</abbr>, <abbr title="Andries Hekstra">AH</abbr>, <abbr title="Vincent Berg">VB</abbr>), pp. 130–135.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-SamaPFBR.html">DATE-DF-2006-SamaPFBR</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>3dID: a low-power, low-cost hand motion capture device (<abbr title="Michele Sama">MS</abbr>, <abbr title="Vincenzo Pacella">VP</abbr>, <abbr title="Elisabetta Farella">EF</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Bruno Riccò">BR</abbr>), pp. 136–141.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-LennardBFIUSWFRB.html">DATE-DF-2006-LennardBFIUSWFRB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>Industrially proving the SPIRIT consortium specifications for design chain integration (<abbr title="Christopher K. Lennard">CKL</abbr>, <abbr title="Victor Berman">VB</abbr>, <abbr title="Saverio Fazzari">SF</abbr>, <abbr title="Mark Indovina">MI</abbr>, <abbr title="Cary Ussery">CU</abbr>, <abbr title="Marino Strik">MS</abbr>, <abbr title="John Wilson">JW</abbr>, <abbr title="Olivier Florent">OF</abbr>, <abbr title="François Rémond">FR</abbr>, <abbr title="Pierre Bricaud">PB</abbr>), pp. 142–147.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-SteenhofDNGL.html">DATE-DF-2006-SteenhofDNGL</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Networks on chips for high-end consumer-electronics TV system architectures (<abbr title="Frits Steenhof">FS</abbr>, <abbr title="Harry Duque">HD</abbr>, <abbr title="Björn Nilsson">BN</abbr>, <abbr title="Kees Goossens">KG</abbr>, <abbr title="Rafael Peset Llopis">RPL</abbr>), pp. 148–153.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-BononiC.html">DATE-DF-2006-BononiC</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation and analysis of network on chip architectures: ring, spidergon and 2D mesh (<abbr title="Luciano Bononi">LB</abbr>, <abbr title="Nicola Concer">NC</abbr>), pp. 154–159.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-CampobelloCCM.html">DATE-DF-2006-CampobelloCCM</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>GALS networks on chip: a new solution for asynchronous delay-insensitive links (<abbr title="Giuseppe Campobello">GC</abbr>, <abbr title="Marco Castano">MC</abbr>, <abbr title="Carmine Ciofi">CC</abbr>, <abbr title="Daniele Mangano">DM</abbr>), pp. 160–165.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-DumitrascuBPBJ.html">DATE-DF-2006-DumitrascuBPBJ</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Flexible MPSoC platform with fast interconnect exploration for optimal system performance for a specific application (<abbr title="Florin Dumitrascu">FD</abbr>, <abbr title="Iuliana Bacivarov">IB</abbr>, <abbr title="Lorenzo Pieralisi">LP</abbr>, <abbr title="Marius Bonaciu">MB</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 166–171.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-NazarianPGB.html">DATE-DF-2006-NazarianPGB</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>STAX: statistical crosstalk target set compaction (<abbr title="Shahin Nazarian">SN</abbr>, <abbr title="Massoud Pedram">MP</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 172–177.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-ChengL.html">DATE-DF-2006-ChengL</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A fast-lock mixed-mode DLL with wide-range operation and multiphase outputs (<abbr title="Kuo-Hsing Cheng">KHC</abbr>, <abbr title="Yu-Lung Lo">YLL</abbr>), pp. 178–182.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-DF-2006-RichterE.html">DATE-DF-2006-RichterE</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/how.html" title="how">#how</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>How OEMs and suppliers can face the network integration challenges (<abbr title="Kai Richter">KR</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 183–188.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-CarvalhoPJF.html">DATE-DF-2006-CarvalhoPJF</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>A practical implementation of the fault-tolerant daisy-chain clock synchronization algorithm on CAN (<abbr title="Fabiano Costa Carvalho">FCC</abbr>, <abbr title="Carlos Eduardo Pereira">CEP</abbr>, <abbr title="Elias Teodoro Silva Jr.">ETSJ</abbr>, <abbr title="Edison Pignaton de Freitas">EPdF</abbr>), pp. 189–194.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-ZarriCDMPRT.html">DATE-DF-2006-ZarriCDMPRT</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>On the verification of automotive protocols (<abbr title="G. Zarri">GZ</abbr>, <abbr title="F. Colucci">FC</abbr>, <abbr title="F. Dupuis">FD</abbr>, <abbr title="R. Mariani">RM</abbr>, <abbr title="M. Pasquariello">MP</abbr>, <abbr title="G. Risaliti">GR</abbr>, <abbr title="C. Tibaldi">CT</abbr>), pp. 195–200.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-BarontiDKMRSSSV.html">DATE-DF-2006-BarontiDKMRSSSV</a></dt><dd>FlexRay transceiver in a 0.35 µm CMOS high-voltage technology (<abbr title="Federico Baronti">FB</abbr>, <abbr title="Paolo D'Abramo">PD</abbr>, <abbr title="Martin Knaipp">MK</abbr>, <abbr title="Rainer Minixhofer">RM</abbr>, <abbr title="Roberto Roncella">RR</abbr>, <abbr title="Roberto Saletti">RS</abbr>, <abbr title="Martin Schrems">MS</abbr>, <abbr title="Riccardo Serventi">RS</abbr>, <abbr title="Verena Vescoli">VV</abbr>), pp. 201–205.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-DF-2006-RaabeHAZ.html">DATE-DF-2006-RaabeHAZ</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Space-efficient FPGA-accelerated collision detection for virtual prototyping (<abbr title="Andreas Raabe">AR</abbr>, <abbr title="Stefan Hochgürtel">SH</abbr>, <abbr title="Joachim K. Anlauf">JKA</abbr>, <abbr title="Gabriel Zachmann">GZ</abbr>), pp. 206–211.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-SaponaraT.html">DATE-DF-2006-SaponaraT</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Mixed-signal design of a digital input power amplifier for automotive audio applications (<abbr title="Sergio Saponara">SS</abbr>, <abbr title="Pierangelo Terreni">PT</abbr>), pp. 212–216.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-DF-2006-BannowHR.html">DATE-DF-2006-BannowHR</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Automatic systemC design configuration for a faster evaluation of different partitioning alternatives (<abbr title="Nico Bannow">NB</abbr>, <abbr title="Karsten Haug">KH</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 217–218.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-DF-2006-SerafiniCRZ.html">DATE-DF-2006-SerafiniCRZ</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi-sensor configurable platform for automotive applications (<abbr title="L. Serafini">LS</abbr>, <abbr title="F. Carrai">FC</abbr>, <abbr title="T. Ramacciotti">TR</abbr>, <abbr title="V. Zolesi">VZ</abbr>), pp. 219–220.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-DF-2006-KaruriLAMK.html">DATE-DF-2006-KaruriLAMK</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/float.html" title="float">#float</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Design and implementation of a modular and portable IEEE 754 compliant floating-point unit (<abbr title="Kingshuk Karuri">KK</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Heinrich Meyr">HM</abbr>, <abbr title="Monu Kedia">MK</abbr>), pp. 221–226.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-ArifinC.html">DATE-DF-2006-ArifinC</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="tag/segmentation.html" title="segmentation">#segmentation</a></span></dt><dd>A novel FPGA-based implementation of time adaptive clustering for logical story unit segmentation (<abbr title="Sutjipto Arifin">SA</abbr>, <abbr title="Peter Y. K. Cheung">PYKC</abbr>), pp. 227–232.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-FanucciCSKWSALM.html">DATE-DF-2006-FanucciCSKWSALM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/image.html" title="image">#image</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>ASIP design and synthesis for non linear filtering in image processing (<abbr title="Luca Fanucci">LF</abbr>, <abbr title="Michele Cassiano">MC</abbr>, <abbr title="Sergio Saponara">SS</abbr>, <abbr title="David Kammler">DK</abbr>, <abbr title="Ernst Martin Witte">EMW</abbr>, <abbr title="Oliver Schliebusch">OS</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 233–238.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2006-YehWLW.html">DATE-DF-2006-YehWLW</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>A 124.8Msps, 15.6mW field-programmable variable-length codec for multimedia applications (<abbr title="Chingwei Yeh">CY</abbr>, <abbr title="Chao-Ching Wang">CCW</abbr>, <abbr title="Lin-Chi Lee">LCL</abbr>, <abbr title="Jinn-Shyan Wang">JSW</abbr>), pp. 239–243.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-DF-2006-MadingLPSBEH.html">DATE-DF-2006-MadingLPSBEH</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/fixpoint.html" title="fixpoint">#fixpoint</a></span></dt><dd>The vector fixed point unit of the synergistic processor element of the cell architecture processor (<abbr title="Nicolas Mäding">NM</abbr>, <abbr title="Jens Leenstra">JL</abbr>, <abbr title="Jürgen Pille">JP</abbr>, <abbr title="Rolf Sautter">RS</abbr>, <abbr title="Stefan Büttner">SB</abbr>, <abbr title="Sebastian Ehrenreich">SE</abbr>, <abbr title="W. Haller">WH</abbr>), pp. 244–248.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-DF-2006-SohnWYY.html">DATE-DF-2006-SohnWYY</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/fixpoint.html" title="fixpoint">#fixpoint</a></span> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Design and test of fixed-point multimedia co-processor for mobile applications (<abbr title="Ju-Ho Sohn">JHS</abbr>, <abbr title="Jeong-Ho Woo">JHW</abbr>, <abbr title="Jerald Yoo">JY</abbr>, <abbr title="Hoi-Jun Yoo">HJY</abbr>), pp. 249–253.</dd> <div class="pagevis" style="width:4px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>