sv xil_defaultlib "../../lib/include/axi.vh" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/ec67/hdl" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/4868" --include "../../lib/include" \
"/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog xil_defaultlib "../../lib/include/axi.vh" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/ec67/hdl" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/4868" --include "../../lib/include" \
"../../lib/util/axilite_naive_bridge.v" \
"../../lib/vga/vga_controller.v" \
"../../lib/vga/vga_dis.v" \
"../../lib/vga/vmem.v" \
"../../lib/vga/axi_vga.v" \
"../../core/npc/rtl/npc_board.v" \

verilog axi_infrastructure_v1_1_0 "../../lib/include/axi.vh" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/ec67/hdl" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/4868" --include "../../lib/include" \
"../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

verilog fifo_generator_v13_2_1 "../../lib/include/axi.vh" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/ec67/hdl" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/4868" --include "../../lib/include" \
"../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/5c35/simulation/fifo_generator_vlog_beh.v" \
"../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/5c35/hdl/fifo_generator_v13_2_rfs.v" \

verilog axi_clock_converter_v2_1_14 "../../lib/include/axi.vh" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/ec67/hdl" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/4868" --include "../../lib/include" \
"../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v" \

verilog xil_defaultlib "../../lib/include/axi.vh" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/ec67/hdl" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/4868" --include "../../lib/include" \
"../../output/loongson-npc-zedboard/loongson-npc-zedboard.ip_user_files/bd/uncore/ip/uncore_axi_clock_converter_0_0/sim/uncore_axi_clock_converter_0_0.v" \
"../../output/loongson-npc-zedboard/loongson-npc-zedboard.ip_user_files/bd/uncore/ip/uncore_axi_clock_converter_1_0/sim/uncore_axi_clock_converter_1_0.v" \

verilog generic_baseblocks_v2_1_0 "../../lib/include/axi.vh" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/ec67/hdl" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/4868" --include "../../lib/include" \
"../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_15 "../../lib/include/axi.vh" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/ec67/hdl" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/4868" --include "../../lib/include" \
"../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog axi_data_fifo_v2_1_14 "../../lib/include/axi.vh" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/ec67/hdl" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/4868" --include "../../lib/include" \
"../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

verilog axi_crossbar_v2_1_16 "../../lib/include/axi.vh" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/ec67/hdl" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/4868" --include "../../lib/include" \
"../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v" \

verilog xil_defaultlib "../../lib/include/axi.vh" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/ec67/hdl" --include "../../output/loongson-npc-zedboard/loongson-npc-zedboard.srcs/sources_1/bd/uncore/ipshared/4868" --include "../../lib/include" \
"../../output/loongson-npc-zedboard/loongson-npc-zedboard.ip_user_files/bd/uncore/ip/uncore_axi_crossbar_peripheral_0/sim/uncore_axi_crossbar_peripheral_0.v" \
"../../output/loongson-npc-zedboard/loongson-npc-zedboard.ip_user_files/bd/uncore/ip/uncore_axi_vga_0_0/sim/uncore_axi_vga_0_0.v" \
"../../output/loongson-npc-zedboard/loongson-npc-zedboard.ip_user_files/bd/uncore/ip/uncore_clk_wiz_0_0/uncore_clk_wiz_0_0_clk_wiz.v" \
"../../output/loongson-npc-zedboard/loongson-npc-zedboard.ip_user_files/bd/uncore/ip/uncore_clk_wiz_0_0/uncore_clk_wiz_0_0.v" \
"../../output/loongson-npc-zedboard/loongson-npc-zedboard.ip_user_files/bd/uncore/sim/uncore.v" \
"../../lib/sim_ram/axi_ram.v" \
"../../core/npc/rtl/core_top.v" \
"../../uncore/zedboard/rtl/noop_soc.v" \
"../../lib/uart/uart_recv_sim.v" \
"../../uncore/zedboard/rtl/sim.v" \

verilog xil_defaultlib "glbl.v"

nosort
