// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ip_handler_detect_mac_protocol (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        dataIn_TVALID,
        ARPdataOut_TREADY,
        dataIn_TDATA,
        dataIn_TREADY,
        dataIn_TKEEP,
        dataIn_TLAST,
        ARPdataOut_TDATA,
        ARPdataOut_TVALID,
        ARPdataOut_TKEEP,
        ARPdataOut_TLAST,
        myMacAddress_V,
        lengthCheckIn_V_data_V_din,
        lengthCheckIn_V_data_V_full_n,
        lengthCheckIn_V_data_V_write,
        lengthCheckIn_V_keep_V_din,
        lengthCheckIn_V_keep_V_full_n,
        lengthCheckIn_V_keep_V_write,
        lengthCheckIn_V_last_V_din,
        lengthCheckIn_V_last_V_full_n,
        lengthCheckIn_V_last_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm0_0 = 1'b1;
parameter    ap_ST_st2_fsm1_1 = 2'b10;
parameter    ap_ST_st3_fsm2_1 = 2'b10;
parameter    ap_ST_st0_fsm1_0 = 2'b1;
parameter    ap_ST_st0_fsm2_0 = 2'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv16_806 = 16'b100000000110;
parameter    ap_const_lv16_800 = 16'b100000000000;
parameter    ap_const_lv48_FFFFFFFFFFFF = 48'b111111111111111111111111111111111111111111111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   dataIn_TVALID;
input   ARPdataOut_TREADY;
input  [63:0] dataIn_TDATA;
output   dataIn_TREADY;
input  [7:0] dataIn_TKEEP;
input  [0:0] dataIn_TLAST;
output  [63:0] ARPdataOut_TDATA;
output   ARPdataOut_TVALID;
output  [7:0] ARPdataOut_TKEEP;
output  [0:0] ARPdataOut_TLAST;
input  [47:0] myMacAddress_V;
output  [63:0] lengthCheckIn_V_data_V_din;
input   lengthCheckIn_V_data_V_full_n;
output   lengthCheckIn_V_data_V_write;
output  [7:0] lengthCheckIn_V_keep_V_din;
input   lengthCheckIn_V_keep_V_full_n;
output   lengthCheckIn_V_keep_V_write;
output  [0:0] lengthCheckIn_V_last_V_din;
input   lengthCheckIn_V_last_V_full_n;
output   lengthCheckIn_V_last_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dataIn_TREADY;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm0 = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm0_0;
reg    ap_sig_bdd_26;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm1 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm1_0;
reg    ap_sig_bdd_37;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm2 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm2_0;
reg    ap_sig_bdd_45;
wire   [0:0] tmp_nbreadreq_fu_104_p5;
reg    ap_sig_bdd_63;
wire    lengthCheckIn_V_data_V1_status;
reg   [0:0] dmp_fsmState_V_load_reg_409;
reg   [0:0] tmp_reg_413;
reg   [0:0] cond_reg_432;
reg   [0:0] tmp_1_reg_442;
reg   [0:0] tmp_6_reg_446;
reg   [0:0] tmp_5_reg_450;
reg   [0:0] tmp_8_reg_454;
reg    ap_sig_bdd_100;
reg    ARPdataOut_V_data_V_1_ack_in;
reg    ap_sig_cseq_ST_st2_fsm1_1;
reg    ap_sig_bdd_118;
reg    ARPdataOut_V_keep_V_1_ack_in;
reg    ARPdataOut_V_last_V_1_ack_in;
reg    ap_sig_bdd_130;
reg   [0:0] ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_reg_413_pp0_it1;
reg   [0:0] ap_reg_ppstg_cond_reg_432_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_442_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_5_reg_450_pp0_it1;
reg    ap_sig_cseq_ST_st3_fsm2_1;
reg    ap_sig_bdd_157;
reg   [63:0] ARPdataOut_V_data_V_1_data_reg = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg    ARPdataOut_V_data_V_1_vld_reg = 1'b0;
reg    ARPdataOut_V_data_V_1_vld_in;
wire    ARPdataOut_V_data_V_1_ack_out;
reg   [7:0] ARPdataOut_V_keep_V_1_data_reg = 8'b00000000;
reg    ARPdataOut_V_keep_V_1_vld_reg = 1'b0;
reg    ARPdataOut_V_keep_V_1_vld_in;
wire    ARPdataOut_V_keep_V_1_ack_out;
reg   [0:0] ARPdataOut_V_last_V_1_data_reg = 1'b0;
reg    ARPdataOut_V_last_V_1_vld_reg = 1'b0;
reg    ARPdataOut_V_last_V_1_vld_in;
wire    ARPdataOut_V_last_V_1_ack_out;
reg   [0:0] dmp_fsmState_V = 1'b0;
reg   [15:0] dmp_macType_V = 16'b0000000000000000;
reg   [63:0] dmp_prevWord_data_V = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [7:0] dmp_prevWord_keep_V = 8'b00000000;
reg   [0:0] dmp_prevWord_last_V = 1'b0;
reg   [1:0] dmp_wordCount_V = 2'b00;
reg   [63:0] tmp_data_V_3_reg_417;
reg   [7:0] tmp_keep_V_2_reg_422;
wire   [0:0] tmp_last_V_2_fu_241_p1;
reg   [0:0] tmp_last_V_2_reg_427;
wire   [0:0] cond_fu_249_p2;
wire   [0:0] tmp_1_fu_302_p2;
wire   [0:0] tmp_6_fu_308_p2;
wire   [0:0] tmp_5_fu_358_p2;
wire   [0:0] tmp_8_fu_364_p2;
wire   [0:0] ap_reg_phiprechg_dmp_wordCount_V_flag_reg_152pp0_it0;
wire   [0:0] tmp_2_fu_255_p2;
reg   [0:0] dmp_wordCount_V_flag_phi_fu_155_p6;
wire   [0:0] tmp_4_fu_261_p2;
wire   [15:0] ap_reg_phiprechg_dmp_macType_V_loc_1_reg_166pp0_it0;
reg   [15:0] dmp_macType_V_loc_1_phi_fu_169_p6;
wire   [15:0] tmp_i_fu_287_p3;
wire   [0:0] ap_reg_phiprechg_dmp_wordCount_V_flag_1_reg_177pp0_it0;
reg   [0:0] dmp_wordCount_V_flag_1_phi_fu_180_p4;
wire   [1:0] ap_reg_phiprechg_dmp_wordCount_V_new_1_reg_188pp0_it0;
reg   [1:0] dmp_wordCount_V_new_1_phi_fu_191_p4;
wire   [0:0] ap_reg_phiprechg_dmp_wordCount_V_flag_2_reg_199pp0_it0;
reg   [0:0] dmp_wordCount_V_flag_2_phi_fu_202_p4;
wire   [1:0] ap_reg_phiprechg_dmp_wordCount_V_new_2_reg_211pp0_it0;
reg   [1:0] dmp_wordCount_V_new_2_phi_fu_214_p4;
reg    lengthCheckIn_V_data_V1_update;
wire   [15:0] storemerge_fu_336_p1;
wire   [7:0] p_Result_2_i_fu_277_p4;
wire   [7:0] p_Result_i_fu_267_p4;
wire   [47:0] tmp_7_fu_314_p1;
wire   [0:0] tmp_s_fu_318_p2;
wire   [0:0] tmp_3_fu_324_p2;
wire   [0:0] or_cond_fu_330_p2;
reg   [0:0] ap_NS_fsm0;
reg   [1:0] ap_NS_fsm1;
reg   [1:0] ap_NS_fsm2;
reg    ap_sig_bdd_382;
reg    ap_sig_bdd_165;
reg    ap_sig_bdd_570;
reg    ap_sig_bdd_290;
reg    ap_sig_bdd_418;




/// ARPdataOut_V_data_V_1_data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ARPdataOut_V_data_V_1_data_reg
    if (ap_rst == 1'b1) begin
        ARPdataOut_V_data_V_1_data_reg <= ap_const_lv64_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm2_0)) & (ap_const_logic_1 == ARPdataOut_V_data_V_1_vld_in) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm2_0)) & (ap_const_logic_1 == ARPdataOut_V_data_V_1_vld_in) & (ap_const_logic_1 == ARPdataOut_V_data_V_1_vld_reg) & (ap_const_logic_1 == ARPdataOut_V_data_V_1_ack_out)))) begin
            ARPdataOut_V_data_V_1_data_reg <= dmp_prevWord_data_V;
        end
    end
end

/// ARPdataOut_V_data_V_1_vld_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ARPdataOut_V_data_V_1_vld_reg
    if (ap_rst == 1'b1) begin
        ARPdataOut_V_data_V_1_vld_reg <= ap_const_logic_0;
    end else begin
        if ((~(~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm2_0)) & (ap_const_logic_1 == ARPdataOut_V_data_V_1_vld_in) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_vld_reg))) begin
            ARPdataOut_V_data_V_1_vld_reg <= ap_const_logic_1;
        end else if (((ap_const_logic_0 == ARPdataOut_V_data_V_1_vld_in) & (ap_const_logic_1 == ARPdataOut_V_data_V_1_vld_reg) & (ap_const_logic_1 == ARPdataOut_V_data_V_1_ack_out))) begin
            ARPdataOut_V_data_V_1_vld_reg <= ap_const_logic_0;
        end
    end
end

/// ARPdataOut_V_keep_V_1_data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ARPdataOut_V_keep_V_1_data_reg
    if (ap_rst == 1'b1) begin
        ARPdataOut_V_keep_V_1_data_reg <= ap_const_lv8_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm2_0)) & (ap_const_logic_1 == ARPdataOut_V_keep_V_1_vld_in) & (ap_const_logic_0 == ARPdataOut_V_keep_V_1_vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm2_0)) & (ap_const_logic_1 == ARPdataOut_V_keep_V_1_vld_in) & (ap_const_logic_1 == ARPdataOut_V_keep_V_1_vld_reg) & (ap_const_logic_1 == ARPdataOut_V_keep_V_1_ack_out)))) begin
            ARPdataOut_V_keep_V_1_data_reg <= dmp_prevWord_keep_V;
        end
    end
end

/// ARPdataOut_V_keep_V_1_vld_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ARPdataOut_V_keep_V_1_vld_reg
    if (ap_rst == 1'b1) begin
        ARPdataOut_V_keep_V_1_vld_reg <= ap_const_logic_0;
    end else begin
        if ((~(~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm2_0)) & (ap_const_logic_1 == ARPdataOut_V_keep_V_1_vld_in) & (ap_const_logic_0 == ARPdataOut_V_keep_V_1_vld_reg))) begin
            ARPdataOut_V_keep_V_1_vld_reg <= ap_const_logic_1;
        end else if (((ap_const_logic_0 == ARPdataOut_V_keep_V_1_vld_in) & (ap_const_logic_1 == ARPdataOut_V_keep_V_1_vld_reg) & (ap_const_logic_1 == ARPdataOut_V_keep_V_1_ack_out))) begin
            ARPdataOut_V_keep_V_1_vld_reg <= ap_const_logic_0;
        end
    end
end

/// ARPdataOut_V_last_V_1_data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ARPdataOut_V_last_V_1_data_reg
    if (ap_rst == 1'b1) begin
        ARPdataOut_V_last_V_1_data_reg <= ap_const_lv1_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm2_0)) & (ap_const_logic_1 == ARPdataOut_V_last_V_1_vld_in) & (ap_const_logic_0 == ARPdataOut_V_last_V_1_vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm2_0)) & (ap_const_logic_1 == ARPdataOut_V_last_V_1_vld_in) & (ap_const_logic_1 == ARPdataOut_V_last_V_1_vld_reg) & (ap_const_logic_1 == ARPdataOut_V_last_V_1_ack_out)))) begin
            ARPdataOut_V_last_V_1_data_reg <= dmp_prevWord_last_V;
        end
    end
end

/// ARPdataOut_V_last_V_1_vld_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ARPdataOut_V_last_V_1_vld_reg
    if (ap_rst == 1'b1) begin
        ARPdataOut_V_last_V_1_vld_reg <= ap_const_logic_0;
    end else begin
        if ((~(~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm2_0)) & (ap_const_logic_1 == ARPdataOut_V_last_V_1_vld_in) & (ap_const_logic_0 == ARPdataOut_V_last_V_1_vld_reg))) begin
            ARPdataOut_V_last_V_1_vld_reg <= ap_const_logic_1;
        end else if (((ap_const_logic_0 == ARPdataOut_V_last_V_1_vld_in) & (ap_const_logic_1 == ARPdataOut_V_last_V_1_vld_reg) & (ap_const_logic_1 == ARPdataOut_V_last_V_1_ack_out))) begin
            ARPdataOut_V_last_V_1_vld_reg <= ap_const_logic_0;
        end
    end
end

/// the current state (ap_CS_fsm0) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm0
    if (ap_rst == 1'b1) begin
        ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
    end else begin
        ap_CS_fsm0 <= ap_NS_fsm0;
    end
end

/// the current state (ap_CS_fsm1) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm1
    if (ap_rst == 1'b1) begin
        ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
    end else begin
        ap_CS_fsm1 <= ap_NS_fsm1;
    end
end

/// the current state (ap_CS_fsm2) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm2
    if (ap_rst == 1'b1) begin
        ap_CS_fsm2 <= ap_ST_st0_fsm2_0;
    end else begin
        ap_CS_fsm2 <= ap_NS_fsm2;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_165) begin
        if (~(dmp_fsmState_V == ap_const_lv1_0)) begin
            dmp_fsmState_V <= ap_const_lv1_0;
        end else if (ap_sig_bdd_382) begin
            dmp_fsmState_V <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_290) begin
        if (~(ap_const_lv1_0 == cond_fu_249_p2)) begin
            dmp_macType_V <= storemerge_fu_336_p1;
        end else if (ap_sig_bdd_570) begin
            dmp_macType_V <= tmp_i_fu_287_p3;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        ap_reg_ppstg_cond_reg_432_pp0_it1 <= cond_reg_432;
        ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1 <= dmp_fsmState_V_load_reg_409;
        ap_reg_ppstg_tmp_1_reg_442_pp0_it1 <= tmp_1_reg_442;
        ap_reg_ppstg_tmp_5_reg_450_pp0_it1 <= tmp_5_reg_450;
        ap_reg_ppstg_tmp_reg_413_pp0_it1 <= tmp_reg_413;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (dmp_fsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_104_p5) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | ((ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        cond_reg_432 <= cond_fu_249_p2;
        tmp_data_V_3_reg_417 <= dataIn_TDATA;
        tmp_keep_V_2_reg_422 <= dataIn_TKEEP;
        tmp_last_V_2_reg_427 <= dataIn_TLAST;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | ((ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        dmp_fsmState_V_load_reg_409 <= dmp_fsmState_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        dmp_prevWord_data_V <= tmp_data_V_3_reg_417;
        dmp_prevWord_keep_V <= tmp_keep_V_2_reg_422;
        dmp_prevWord_last_V <= tmp_last_V_2_reg_427;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (dmp_fsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_104_p5) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | ((ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & ~(ap_const_lv1_0 == dmp_wordCount_V_flag_2_phi_fu_202_p4))) begin
        dmp_wordCount_V <= dmp_wordCount_V_new_2_phi_fu_214_p4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (dmp_fsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_104_p5) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | ((ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (ap_const_lv1_0 == cond_fu_249_p2))) begin
        tmp_1_reg_442 <= tmp_1_fu_302_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | ((ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & ~(dmp_fsmState_V == ap_const_lv1_0))) begin
        tmp_5_reg_450 <= tmp_5_fu_358_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (dmp_fsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_104_p5) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | ((ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_1_fu_302_p2))) begin
        tmp_6_reg_446 <= tmp_6_fu_308_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | ((ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & ~(dmp_fsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_5_fu_358_p2))) begin
        tmp_8_reg_454 <= tmp_8_fu_364_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (dmp_fsmState_V == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | ((ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        tmp_reg_413 <= tmp_nbreadreq_fu_104_p5;
    end
end

/// ARPdataOut_V_data_V_1_ack_in assign process. ///
always @ (ARPdataOut_V_data_V_1_vld_reg or ARPdataOut_V_data_V_1_ack_out)
begin
    if (((ap_const_logic_0 == ARPdataOut_V_data_V_1_vld_reg) | ((ap_const_logic_1 == ARPdataOut_V_data_V_1_vld_reg) & (ap_const_logic_1 == ARPdataOut_V_data_V_1_ack_out)))) begin
        ARPdataOut_V_data_V_1_ack_in = ap_const_logic_1;
    end else begin
        ARPdataOut_V_data_V_1_ack_in = ap_const_logic_0;
    end
end

/// ARPdataOut_V_data_V_1_vld_in assign process. ///
always @ (ap_done_reg or dmp_fsmState_V_load_reg_409 or tmp_reg_413 or cond_reg_432 or tmp_1_reg_442 or tmp_5_reg_450 or ap_sig_bdd_100 or ARPdataOut_V_data_V_1_ack_in or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_130 or ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1 or ap_reg_ppstg_tmp_reg_413_pp0_it1 or ap_reg_ppstg_cond_reg_432_pp0_it1 or ap_reg_ppstg_tmp_1_reg_442_pp0_it1 or ap_reg_ppstg_tmp_5_reg_450_pp0_it1 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if ((((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)))) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_5_reg_450) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)))))) begin
        ARPdataOut_V_data_V_1_vld_in = ap_const_logic_1;
    end else begin
        ARPdataOut_V_data_V_1_vld_in = ap_const_logic_0;
    end
end

/// ARPdataOut_V_keep_V_1_ack_in assign process. ///
always @ (ARPdataOut_V_keep_V_1_vld_reg or ARPdataOut_V_keep_V_1_ack_out)
begin
    if (((ap_const_logic_0 == ARPdataOut_V_keep_V_1_vld_reg) | ((ap_const_logic_1 == ARPdataOut_V_keep_V_1_vld_reg) & (ap_const_logic_1 == ARPdataOut_V_keep_V_1_ack_out)))) begin
        ARPdataOut_V_keep_V_1_ack_in = ap_const_logic_1;
    end else begin
        ARPdataOut_V_keep_V_1_ack_in = ap_const_logic_0;
    end
end

/// ARPdataOut_V_keep_V_1_vld_in assign process. ///
always @ (ap_done_reg or dmp_fsmState_V_load_reg_409 or tmp_reg_413 or cond_reg_432 or tmp_1_reg_442 or tmp_5_reg_450 or ap_sig_bdd_100 or ARPdataOut_V_data_V_1_ack_in or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_130 or ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1 or ap_reg_ppstg_tmp_reg_413_pp0_it1 or ap_reg_ppstg_cond_reg_432_pp0_it1 or ap_reg_ppstg_tmp_1_reg_442_pp0_it1 or ap_reg_ppstg_tmp_5_reg_450_pp0_it1 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if ((((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)))) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_5_reg_450) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)))))) begin
        ARPdataOut_V_keep_V_1_vld_in = ap_const_logic_1;
    end else begin
        ARPdataOut_V_keep_V_1_vld_in = ap_const_logic_0;
    end
end

/// ARPdataOut_V_last_V_1_ack_in assign process. ///
always @ (ARPdataOut_V_last_V_1_vld_reg or ARPdataOut_V_last_V_1_ack_out)
begin
    if (((ap_const_logic_0 == ARPdataOut_V_last_V_1_vld_reg) | ((ap_const_logic_1 == ARPdataOut_V_last_V_1_vld_reg) & (ap_const_logic_1 == ARPdataOut_V_last_V_1_ack_out)))) begin
        ARPdataOut_V_last_V_1_ack_in = ap_const_logic_1;
    end else begin
        ARPdataOut_V_last_V_1_ack_in = ap_const_logic_0;
    end
end

/// ARPdataOut_V_last_V_1_vld_in assign process. ///
always @ (ap_done_reg or dmp_fsmState_V_load_reg_409 or tmp_reg_413 or cond_reg_432 or tmp_1_reg_442 or tmp_5_reg_450 or ap_sig_bdd_100 or ARPdataOut_V_data_V_1_ack_in or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_130 or ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1 or ap_reg_ppstg_tmp_reg_413_pp0_it1 or ap_reg_ppstg_cond_reg_432_pp0_it1 or ap_reg_ppstg_tmp_1_reg_442_pp0_it1 or ap_reg_ppstg_tmp_5_reg_450_pp0_it1 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if ((((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)))) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_5_reg_450) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)))))) begin
        ARPdataOut_V_last_V_1_vld_in = ap_const_logic_1;
    end else begin
        ARPdataOut_V_last_V_1_vld_in = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ARPdataOut_V_data_V_1_ack_in or ap_sig_bdd_130 or ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1 or ap_reg_ppstg_tmp_reg_413_pp0_it1 or ap_reg_ppstg_cond_reg_432_pp0_it1 or ap_reg_ppstg_tmp_1_reg_442_pp0_it1 or ap_reg_ppstg_tmp_5_reg_450_pp0_it1 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_cseq_ST_st0_fsm1_0 or ap_sig_cseq_ST_st0_fsm2_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm2_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_63 or dmp_fsmState_V_load_reg_409 or tmp_reg_413 or cond_reg_432 or tmp_1_reg_442 or tmp_5_reg_450 or ap_sig_bdd_100 or ARPdataOut_V_data_V_1_ack_in or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_130 or ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1 or ap_reg_ppstg_tmp_reg_413_pp0_it1 or ap_reg_ppstg_cond_reg_432_pp0_it1 or ap_reg_ppstg_tmp_1_reg_442_pp0_it1 or ap_reg_ppstg_tmp_5_reg_450_pp0_it1 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | ((ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm1_0 assign process. ///
always @ (ap_sig_bdd_37)
begin
    if (ap_sig_bdd_37) begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm2_0 assign process. ///
always @ (ap_sig_bdd_45)
begin
    if (ap_sig_bdd_45) begin
        ap_sig_cseq_ST_st0_fsm2_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm2_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm0_0 assign process. ///
always @ (ap_sig_bdd_26)
begin
    if (ap_sig_bdd_26) begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm1_1 assign process. ///
always @ (ap_sig_bdd_118)
begin
    if (ap_sig_bdd_118) begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm2_1 assign process. ///
always @ (ap_sig_bdd_157)
begin
    if (ap_sig_bdd_157) begin
        ap_sig_cseq_ST_st3_fsm2_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm2_1 = ap_const_logic_0;
    end
end

/// dataIn_TREADY assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_104_p5 or ap_sig_bdd_63 or dmp_fsmState_V_load_reg_409 or tmp_reg_413 or cond_reg_432 or tmp_1_reg_442 or tmp_5_reg_450 or ap_sig_bdd_100 or ARPdataOut_V_data_V_1_ack_in or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_130 or ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1 or ap_reg_ppstg_tmp_reg_413_pp0_it1 or ap_reg_ppstg_cond_reg_432_pp0_it1 or ap_reg_ppstg_tmp_1_reg_442_pp0_it1 or ap_reg_ppstg_tmp_5_reg_450_pp0_it1 or ap_sig_cseq_ST_st3_fsm2_1 or dmp_fsmState_V)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (dmp_fsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_104_p5) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | ((ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        dataIn_TREADY = ap_const_logic_1;
    end else begin
        dataIn_TREADY = ap_const_logic_0;
    end
end

/// dmp_macType_V_loc_1_phi_fu_169_p6 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_104_p5 or dmp_fsmState_V or dmp_macType_V or cond_fu_249_p2 or tmp_2_fu_255_p2 or tmp_4_fu_261_p2 or ap_reg_phiprechg_dmp_macType_V_loc_1_reg_166pp0_it0 or tmp_i_fu_287_p3)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (dmp_fsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_104_p5) & (ap_const_lv1_0 == cond_fu_249_p2) & ~(ap_const_lv1_0 == tmp_2_fu_255_p2) & (ap_const_lv1_0 == tmp_4_fu_261_p2))) begin
        dmp_macType_V_loc_1_phi_fu_169_p6 = tmp_i_fu_287_p3;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (dmp_fsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_104_p5) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_2_fu_255_p2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (dmp_fsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_104_p5) & (ap_const_lv1_0 == cond_fu_249_p2) & ~(ap_const_lv1_0 == tmp_2_fu_255_p2) & ~(ap_const_lv1_0 == tmp_4_fu_261_p2)))) begin
        dmp_macType_V_loc_1_phi_fu_169_p6 = dmp_macType_V;
    end else begin
        dmp_macType_V_loc_1_phi_fu_169_p6 = ap_reg_phiprechg_dmp_macType_V_loc_1_reg_166pp0_it0;
    end
end

/// dmp_wordCount_V_flag_1_phi_fu_180_p4 assign process. ///
always @ (cond_fu_249_p2 or dmp_wordCount_V_flag_phi_fu_155_p6 or ap_reg_phiprechg_dmp_wordCount_V_flag_1_reg_177pp0_it0 or ap_sig_bdd_418)
begin
    if (ap_sig_bdd_418) begin
        if ((ap_const_lv1_0 == cond_fu_249_p2)) begin
            dmp_wordCount_V_flag_1_phi_fu_180_p4 = dmp_wordCount_V_flag_phi_fu_155_p6;
        end else if (~(ap_const_lv1_0 == cond_fu_249_p2)) begin
            dmp_wordCount_V_flag_1_phi_fu_180_p4 = ap_const_lv1_1;
        end else begin
            dmp_wordCount_V_flag_1_phi_fu_180_p4 = ap_reg_phiprechg_dmp_wordCount_V_flag_1_reg_177pp0_it0;
        end
    end else begin
        dmp_wordCount_V_flag_1_phi_fu_180_p4 = ap_reg_phiprechg_dmp_wordCount_V_flag_1_reg_177pp0_it0;
    end
end

/// dmp_wordCount_V_flag_2_phi_fu_202_p4 assign process. ///
always @ (tmp_last_V_2_fu_241_p1 or dmp_wordCount_V_flag_1_phi_fu_180_p4 or ap_reg_phiprechg_dmp_wordCount_V_flag_2_reg_199pp0_it0 or ap_sig_bdd_418)
begin
    if (ap_sig_bdd_418) begin
        if ((ap_const_lv1_0 == tmp_last_V_2_fu_241_p1)) begin
            dmp_wordCount_V_flag_2_phi_fu_202_p4 = dmp_wordCount_V_flag_1_phi_fu_180_p4;
        end else if (~(ap_const_lv1_0 == tmp_last_V_2_fu_241_p1)) begin
            dmp_wordCount_V_flag_2_phi_fu_202_p4 = ap_const_lv1_1;
        end else begin
            dmp_wordCount_V_flag_2_phi_fu_202_p4 = ap_reg_phiprechg_dmp_wordCount_V_flag_2_reg_199pp0_it0;
        end
    end else begin
        dmp_wordCount_V_flag_2_phi_fu_202_p4 = ap_reg_phiprechg_dmp_wordCount_V_flag_2_reg_199pp0_it0;
    end
end

/// dmp_wordCount_V_flag_phi_fu_155_p6 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_104_p5 or dmp_fsmState_V or cond_fu_249_p2 or ap_reg_phiprechg_dmp_wordCount_V_flag_reg_152pp0_it0 or tmp_2_fu_255_p2 or tmp_4_fu_261_p2)
begin
    if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (dmp_fsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_104_p5) & (ap_const_lv1_0 == cond_fu_249_p2) & ~(ap_const_lv1_0 == tmp_2_fu_255_p2) & (ap_const_lv1_0 == tmp_4_fu_261_p2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (dmp_fsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_104_p5) & (ap_const_lv1_0 == cond_fu_249_p2) & ~(ap_const_lv1_0 == tmp_2_fu_255_p2) & ~(ap_const_lv1_0 == tmp_4_fu_261_p2)))) begin
        dmp_wordCount_V_flag_phi_fu_155_p6 = ap_const_lv1_1;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (dmp_fsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_104_p5) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_2_fu_255_p2))) begin
        dmp_wordCount_V_flag_phi_fu_155_p6 = ap_const_lv1_0;
    end else begin
        dmp_wordCount_V_flag_phi_fu_155_p6 = ap_reg_phiprechg_dmp_wordCount_V_flag_reg_152pp0_it0;
    end
end

/// dmp_wordCount_V_new_1_phi_fu_191_p4 assign process. ///
always @ (cond_fu_249_p2 or ap_reg_phiprechg_dmp_wordCount_V_new_1_reg_188pp0_it0 or ap_sig_bdd_418)
begin
    if (ap_sig_bdd_418) begin
        if ((ap_const_lv1_0 == cond_fu_249_p2)) begin
            dmp_wordCount_V_new_1_phi_fu_191_p4 = ap_const_lv2_2;
        end else if (~(ap_const_lv1_0 == cond_fu_249_p2)) begin
            dmp_wordCount_V_new_1_phi_fu_191_p4 = ap_const_lv2_1;
        end else begin
            dmp_wordCount_V_new_1_phi_fu_191_p4 = ap_reg_phiprechg_dmp_wordCount_V_new_1_reg_188pp0_it0;
        end
    end else begin
        dmp_wordCount_V_new_1_phi_fu_191_p4 = ap_reg_phiprechg_dmp_wordCount_V_new_1_reg_188pp0_it0;
    end
end

/// dmp_wordCount_V_new_2_phi_fu_214_p4 assign process. ///
always @ (tmp_last_V_2_fu_241_p1 or dmp_wordCount_V_new_1_phi_fu_191_p4 or ap_reg_phiprechg_dmp_wordCount_V_new_2_reg_211pp0_it0 or ap_sig_bdd_418)
begin
    if (ap_sig_bdd_418) begin
        if ((ap_const_lv1_0 == tmp_last_V_2_fu_241_p1)) begin
            dmp_wordCount_V_new_2_phi_fu_214_p4 = dmp_wordCount_V_new_1_phi_fu_191_p4;
        end else if (~(ap_const_lv1_0 == tmp_last_V_2_fu_241_p1)) begin
            dmp_wordCount_V_new_2_phi_fu_214_p4 = ap_const_lv2_0;
        end else begin
            dmp_wordCount_V_new_2_phi_fu_214_p4 = ap_reg_phiprechg_dmp_wordCount_V_new_2_reg_211pp0_it0;
        end
    end else begin
        dmp_wordCount_V_new_2_phi_fu_214_p4 = ap_reg_phiprechg_dmp_wordCount_V_new_2_reg_211pp0_it0;
    end
end

/// lengthCheckIn_V_data_V1_update assign process. ///
always @ (ap_done_reg or dmp_fsmState_V_load_reg_409 or tmp_reg_413 or cond_reg_432 or tmp_1_reg_442 or tmp_6_reg_446 or tmp_5_reg_450 or tmp_8_reg_454 or ap_sig_bdd_100 or ARPdataOut_V_data_V_1_ack_in or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_130 or ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1 or ap_reg_ppstg_tmp_reg_413_pp0_it1 or ap_reg_ppstg_cond_reg_432_pp0_it1 or ap_reg_ppstg_tmp_1_reg_442_pp0_it1 or ap_reg_ppstg_tmp_5_reg_450_pp0_it1 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if ((((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & (ap_const_lv1_0 == tmp_1_reg_442) & ~(ap_const_lv1_0 == tmp_6_reg_446) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)))) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_lv1_0 == tmp_5_reg_450) & ~(ap_const_lv1_0 == tmp_8_reg_454) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)))))) begin
        lengthCheckIn_V_data_V1_update = ap_const_logic_1;
    end else begin
        lengthCheckIn_V_data_V1_update = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm2) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm2 or dmp_fsmState_V_load_reg_409 or tmp_reg_413 or cond_reg_432 or tmp_1_reg_442 or tmp_5_reg_450 or ap_sig_bdd_100 or ARPdataOut_V_data_V_1_ack_in or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_130 or ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1 or ap_reg_ppstg_tmp_reg_413_pp0_it1 or ap_reg_ppstg_cond_reg_432_pp0_it1 or ap_reg_ppstg_tmp_1_reg_442_pp0_it1 or ap_reg_ppstg_tmp_5_reg_450_pp0_it1 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    case (ap_CS_fsm2)
        ap_ST_st3_fsm2_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & ~(ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450))))) begin
                ap_NS_fsm2 = ap_ST_st3_fsm2_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (((ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | ~(ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) begin
                ap_NS_fsm2 = ap_ST_st0_fsm2_0;
            end else begin
                ap_NS_fsm2 = ap_ST_st3_fsm2_1;
            end
        end
        ap_ST_st0_fsm2_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
                ap_NS_fsm2 = ap_ST_st3_fsm2_1;
            end else begin
                ap_NS_fsm2 = ap_ST_st0_fsm2_0;
            end
        end
        default : 
        begin
            ap_NS_fsm2 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm1) of the state machine. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_CS_fsm1 or ap_sig_bdd_63 or dmp_fsmState_V_load_reg_409 or tmp_reg_413 or cond_reg_432 or tmp_1_reg_442 or tmp_5_reg_450 or ap_sig_bdd_100 or ARPdataOut_V_data_V_1_ack_in or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_130 or ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1 or ap_reg_ppstg_tmp_reg_413_pp0_it1 or ap_reg_ppstg_cond_reg_432_pp0_it1 or ap_reg_ppstg_tmp_1_reg_442_pp0_it1 or ap_reg_ppstg_tmp_5_reg_450_pp0_it1 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    case (ap_CS_fsm1)
        ap_ST_st2_fsm1_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & ~ap_sig_bdd_63)) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (~(ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ap_sig_bdd_63)))) begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end else begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end
        end
        ap_ST_st0_fsm1_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | ((ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end
        end
        default : 
        begin
            ap_NS_fsm1 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm0) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm0 or ap_sig_bdd_63 or dmp_fsmState_V_load_reg_409 or tmp_reg_413 or cond_reg_432 or tmp_1_reg_442 or tmp_5_reg_450 or ap_sig_bdd_100 or ARPdataOut_V_data_V_1_ack_in or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_130 or ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1 or ap_reg_ppstg_tmp_reg_413_pp0_it1 or ap_reg_ppstg_cond_reg_432_pp0_it1 or ap_reg_ppstg_tmp_1_reg_442_pp0_it1 or ap_reg_ppstg_tmp_5_reg_450_pp0_it1 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    case (ap_CS_fsm0)
        ap_ST_st1_fsm0_0 : 
        begin
            ap_NS_fsm0 = ap_ST_st1_fsm0_0;
        end
        default : 
        begin
            ap_NS_fsm0 = 'bx;
        end
    endcase
end

assign ARPdataOut_TDATA = ARPdataOut_V_data_V_1_data_reg;
assign ARPdataOut_TKEEP = ARPdataOut_V_keep_V_1_data_reg;
assign ARPdataOut_TLAST = ARPdataOut_V_last_V_1_data_reg;
assign ARPdataOut_TVALID = ARPdataOut_V_last_V_1_vld_reg;
assign ARPdataOut_V_data_V_1_ack_out = ARPdataOut_TREADY;
assign ARPdataOut_V_keep_V_1_ack_out = ARPdataOut_TREADY;
assign ARPdataOut_V_last_V_1_ack_out = ARPdataOut_TREADY;
assign ap_reg_phiprechg_dmp_macType_V_loc_1_reg_166pp0_it0 = 'bx;
assign ap_reg_phiprechg_dmp_wordCount_V_flag_1_reg_177pp0_it0 = 'bx;
assign ap_reg_phiprechg_dmp_wordCount_V_flag_2_reg_199pp0_it0 = 'bx;
assign ap_reg_phiprechg_dmp_wordCount_V_flag_reg_152pp0_it0 = 'bx;
assign ap_reg_phiprechg_dmp_wordCount_V_new_1_reg_188pp0_it0 = 'bx;
assign ap_reg_phiprechg_dmp_wordCount_V_new_2_reg_211pp0_it0 = 'bx;

/// ap_sig_bdd_100 assign process. ///
always @ (lengthCheckIn_V_data_V1_status or dmp_fsmState_V_load_reg_409 or tmp_reg_413 or cond_reg_432 or tmp_1_reg_442 or tmp_6_reg_446 or tmp_5_reg_450 or tmp_8_reg_454)
begin
    ap_sig_bdd_100 = (((lengthCheckIn_V_data_V1_status == ap_const_logic_0) & (ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & (ap_const_lv1_0 == tmp_1_reg_442) & ~(ap_const_lv1_0 == tmp_6_reg_446)) | ((lengthCheckIn_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_lv1_0 == tmp_5_reg_450) & ~(ap_const_lv1_0 == tmp_8_reg_454)));
end

/// ap_sig_bdd_118 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_118 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_1]);
end

/// ap_sig_bdd_130 assign process. ///
always @ (ARPdataOut_V_data_V_1_ack_in or ARPdataOut_V_keep_V_1_ack_in or ARPdataOut_V_last_V_1_ack_in)
begin
    ap_sig_bdd_130 = ((ARPdataOut_V_data_V_1_ack_in == ap_const_logic_0) | (ARPdataOut_V_keep_V_1_ack_in == ap_const_logic_0) | (ARPdataOut_V_last_V_1_ack_in == ap_const_logic_0));
end

/// ap_sig_bdd_157 assign process. ///
always @ (ap_CS_fsm2)
begin
    ap_sig_bdd_157 = (ap_const_lv1_1 == ap_CS_fsm2[ap_const_lv32_1]);
end

/// ap_sig_bdd_165 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_63 or dmp_fsmState_V_load_reg_409 or tmp_reg_413 or cond_reg_432 or tmp_1_reg_442 or tmp_5_reg_450 or ap_sig_bdd_100 or ARPdataOut_V_data_V_1_ack_in or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_130 or ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1 or ap_reg_ppstg_tmp_reg_413_pp0_it1 or ap_reg_ppstg_cond_reg_432_pp0_it1 or ap_reg_ppstg_tmp_1_reg_442_pp0_it1 or ap_reg_ppstg_tmp_5_reg_450_pp0_it1 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    ap_sig_bdd_165 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | ((ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))));
end

/// ap_sig_bdd_26 assign process. ///
always @ (ap_CS_fsm0)
begin
    ap_sig_bdd_26 = (ap_CS_fsm0[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_290 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_104_p5 or ap_sig_bdd_63 or dmp_fsmState_V_load_reg_409 or tmp_reg_413 or cond_reg_432 or tmp_1_reg_442 or tmp_5_reg_450 or ap_sig_bdd_100 or ARPdataOut_V_data_V_1_ack_in or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_130 or ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1 or ap_reg_ppstg_tmp_reg_413_pp0_it1 or ap_reg_ppstg_cond_reg_432_pp0_it1 or ap_reg_ppstg_tmp_1_reg_442_pp0_it1 or ap_reg_ppstg_tmp_5_reg_450_pp0_it1 or ap_sig_cseq_ST_st3_fsm2_1 or dmp_fsmState_V)
begin
    ap_sig_bdd_290 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (dmp_fsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_104_p5) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | ((ap_sig_bdd_100 | ((ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_lv1_0 == cond_reg_432) & ~(ap_const_lv1_0 == tmp_1_reg_442) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in)) | (~(ap_const_lv1_0 == dmp_fsmState_V_load_reg_409) & (ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == tmp_5_reg_450))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | ((ap_sig_bdd_130 | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_413_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_cond_reg_432_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_442_pp0_it1)) | ((ap_const_logic_0 == ARPdataOut_V_data_V_1_ack_in) & ~(ap_const_lv1_0 == ap_reg_ppstg_dmp_fsmState_V_load_reg_409_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_450_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))));
end

/// ap_sig_bdd_37 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_37 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_0]);
end

/// ap_sig_bdd_382 assign process. ///
always @ (tmp_nbreadreq_fu_104_p5 or dmp_fsmState_V or tmp_last_V_2_fu_241_p1)
begin
    ap_sig_bdd_382 = ((dmp_fsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_104_p5) & ~(ap_const_lv1_0 == tmp_last_V_2_fu_241_p1));
end

/// ap_sig_bdd_418 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_104_p5 or dmp_fsmState_V)
begin
    ap_sig_bdd_418 = ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (dmp_fsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_104_p5));
end

/// ap_sig_bdd_45 assign process. ///
always @ (ap_CS_fsm2)
begin
    ap_sig_bdd_45 = (ap_const_lv1_1 == ap_CS_fsm2[ap_const_lv32_0]);
end

/// ap_sig_bdd_570 assign process. ///
always @ (cond_fu_249_p2 or tmp_2_fu_255_p2 or tmp_4_fu_261_p2)
begin
    ap_sig_bdd_570 = ((ap_const_lv1_0 == cond_fu_249_p2) & ~(ap_const_lv1_0 == tmp_2_fu_255_p2) & (ap_const_lv1_0 == tmp_4_fu_261_p2));
end

/// ap_sig_bdd_63 assign process. ///
always @ (ap_start or ap_done_reg or dataIn_TVALID or tmp_nbreadreq_fu_104_p5 or dmp_fsmState_V)
begin
    ap_sig_bdd_63 = (((dataIn_TVALID == ap_const_logic_0) & (dmp_fsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_104_p5)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign cond_fu_249_p2 = (dmp_wordCount_V == ap_const_lv2_0? 1'b1: 1'b0);
assign lengthCheckIn_V_data_V1_status = (lengthCheckIn_V_data_V_full_n & lengthCheckIn_V_keep_V_full_n & lengthCheckIn_V_last_V_full_n);
assign lengthCheckIn_V_data_V_din = dmp_prevWord_data_V;
assign lengthCheckIn_V_data_V_write = lengthCheckIn_V_data_V1_update;
assign lengthCheckIn_V_keep_V_din = dmp_prevWord_keep_V;
assign lengthCheckIn_V_keep_V_write = lengthCheckIn_V_data_V1_update;
assign lengthCheckIn_V_last_V_din = dmp_prevWord_last_V;
assign lengthCheckIn_V_last_V_write = lengthCheckIn_V_data_V1_update;
assign or_cond_fu_330_p2 = (tmp_s_fu_318_p2 | tmp_3_fu_324_p2);
assign p_Result_2_i_fu_277_p4 = {{dataIn_TDATA[ap_const_lv32_27 : ap_const_lv32_20]}};
assign p_Result_i_fu_267_p4 = {{dataIn_TDATA[ap_const_lv32_2F : ap_const_lv32_28]}};
assign storemerge_fu_336_p1 = or_cond_fu_330_p2;
assign tmp_1_fu_302_p2 = (dmp_macType_V_loc_1_phi_fu_169_p6 == ap_const_lv16_806? 1'b1: 1'b0);
assign tmp_2_fu_255_p2 = (dmp_wordCount_V == ap_const_lv2_1? 1'b1: 1'b0);
assign tmp_3_fu_324_p2 = (tmp_7_fu_314_p1 == ap_const_lv48_FFFFFFFFFFFF? 1'b1: 1'b0);
assign tmp_4_fu_261_p2 = (dmp_macType_V == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_5_fu_358_p2 = (dmp_macType_V == ap_const_lv16_806? 1'b1: 1'b0);
assign tmp_6_fu_308_p2 = (dmp_macType_V_loc_1_phi_fu_169_p6 == ap_const_lv16_800? 1'b1: 1'b0);
assign tmp_7_fu_314_p1 = dataIn_TDATA[47:0];
assign tmp_8_fu_364_p2 = (dmp_macType_V == ap_const_lv16_800? 1'b1: 1'b0);
assign tmp_i_fu_287_p3 = {{p_Result_2_i_fu_277_p4}, {p_Result_i_fu_267_p4}};
assign tmp_last_V_2_fu_241_p1 = dataIn_TLAST;
assign tmp_nbreadreq_fu_104_p5 = dataIn_TVALID;
assign tmp_s_fu_318_p2 = (tmp_7_fu_314_p1 == myMacAddress_V? 1'b1: 1'b0);


endmodule //ip_handler_detect_mac_protocol

