#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x560d1d7b87a0 .scope module, "control_register_test" "control_register_test" 2 4;
 .timescale 0 0;
v0x560d1d7d9950_0 .net "N", 2 0, v0x560d1d7b8ce0_0;  1 drivers
v0x560d1d7d9a40_0 .var "clk", 0 0;
v0x560d1d7d9b10_0 .net "cr", 5 0, v0x560d1d7d83a0_0;  1 drivers
v0x560d1d7d9c10_0 .net "data_length", 1 0, v0x560d1d7d8540_0;  1 drivers
v0x560d1d7d9ce0_0 .net "fr_ld", 0 0, v0x560d1d7d8670_0;  1 drivers
v0x560d1d7d9dd0_0 .net "in", 33 0, v0x560d1d7d9850_0;  1 drivers
v0x560d1d7d9ec0_0 .net "inv", 0 0, v0x560d1d7d8730_0;  1 drivers
v0x560d1d7d9f60_0 .net "ir_ld", 0 0, v0x560d1d7d87f0_0;  1 drivers
v0x560d1d7da030_0 .net "ma", 1 0, v0x560d1d7d88b0_0;  1 drivers
v0x560d1d7da100_0 .net "mar_ld", 0 0, v0x560d1d7d8990_0;  1 drivers
v0x560d1d7da1d0_0 .net "mb", 1 0, v0x560d1d7d8a50_0;  1 drivers
v0x560d1d7da2a0_0 .net "mc", 1 0, v0x560d1d7d8b30_0;  1 drivers
v0x560d1d7da370_0 .net "md", 0 0, v0x560d1d7d8c10_0;  1 drivers
v0x560d1d7da440_0 .net "mdr_ld", 0 0, v0x560d1d7d8cd0_0;  1 drivers
v0x560d1d7da510_0 .net "me", 0 0, v0x560d1d7d8d90_0;  1 drivers
v0x560d1d7da5e0_0 .net "mov", 0 0, v0x560d1d7d8e50_0;  1 drivers
v0x560d1d7da6b0_0 .var "next_state", 9 0;
v0x560d1d7da780_0 .net "op", 4 0, v0x560d1d7d8f10_0;  1 drivers
v0x560d1d7da850_0 .net "read_write", 0 0, v0x560d1d7d8ff0_0;  1 drivers
v0x560d1d7da920_0 .net "rf_ld", 0 0, v0x560d1d7d90b0_0;  1 drivers
v0x560d1d7da9f0_0 .net "select", 1 0, v0x560d1d7d9170_0;  1 drivers
S_0x560d1d7b8920 .scope module, "control_register" "control_register" 2 32, 3 1 0, S_0x560d1d7b87a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "fr_ld"
    .port_info 1 /OUTPUT 1 "rf_ld"
    .port_info 2 /OUTPUT 1 "ir_ld"
    .port_info 3 /OUTPUT 1 "mar_ld"
    .port_info 4 /OUTPUT 1 "mdr_ld"
    .port_info 5 /OUTPUT 1 "md"
    .port_info 6 /OUTPUT 1 "me"
    .port_info 7 /OUTPUT 1 "read_write"
    .port_info 8 /OUTPUT 1 "mov"
    .port_info 9 /OUTPUT 1 "inv"
    .port_info 10 /OUTPUT 2 "data_length"
    .port_info 11 /OUTPUT 2 "select"
    .port_info 12 /OUTPUT 2 "ma"
    .port_info 13 /OUTPUT 2 "mb"
    .port_info 14 /OUTPUT 2 "mc"
    .port_info 15 /OUTPUT 3 "N"
    .port_info 16 /OUTPUT 5 "op"
    .port_info 17 /OUTPUT 6 "cr"
    .port_info 18 /INPUT 1 "clk"
    .port_info 19 /INPUT 34 "data_in"
v0x560d1d7b8ce0_0 .var "N", 2 0;
v0x560d1d7d82e0_0 .net "clk", 0 0, v0x560d1d7d9a40_0;  1 drivers
v0x560d1d7d83a0_0 .var "cr", 5 0;
v0x560d1d7d8460_0 .net "data_in", 33 0, v0x560d1d7d9850_0;  alias, 1 drivers
v0x560d1d7d8540_0 .var "data_length", 1 0;
v0x560d1d7d8670_0 .var "fr_ld", 0 0;
v0x560d1d7d8730_0 .var "inv", 0 0;
v0x560d1d7d87f0_0 .var "ir_ld", 0 0;
v0x560d1d7d88b0_0 .var "ma", 1 0;
v0x560d1d7d8990_0 .var "mar_ld", 0 0;
v0x560d1d7d8a50_0 .var "mb", 1 0;
v0x560d1d7d8b30_0 .var "mc", 1 0;
v0x560d1d7d8c10_0 .var "md", 0 0;
v0x560d1d7d8cd0_0 .var "mdr_ld", 0 0;
v0x560d1d7d8d90_0 .var "me", 0 0;
v0x560d1d7d8e50_0 .var "mov", 0 0;
v0x560d1d7d8f10_0 .var "op", 4 0;
v0x560d1d7d8ff0_0 .var "read_write", 0 0;
v0x560d1d7d90b0_0 .var "rf_ld", 0 0;
v0x560d1d7d9170_0 .var "select", 1 0;
E_0x560d1d79d9e0 .event posedge, v0x560d1d7d82e0_0;
S_0x560d1d7d94d0 .scope module, "microstore" "microstore" 2 52, 4 3 0, S_0x560d1d7b87a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 34 "out"
    .port_info 1 /INPUT 10 "next_state"
P_0x560d1d7d9670 .param/l "state_info" 0 4 10, C4<01100001000000000110110100110000000110000001000001000001001111000000011000010001100100001101011000000010110000100110000000000000000000111000010000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000100000000100110000000000001100000010000000000011000000000000110000101000000001101100000000000011000010100000000010110000000000001100000010000000000011011110000000110000000100000100001101111000000011000010000100000110110000000000001100000010000000000011011110000000110000000100000100001101111000000011000010000100000010110000000000001100000010000000010011000100000000110000001000000000001100010000000011000010100000000110110001000000001100001010000000001011000100000000110000001000000000001101111000000011000000010000010000110111100000001100001000010000011011000100000000110000001000000000001101111000000011000000010000010000110111100000001100001000010000001011000100000000110000000100000100001101111000000011000000000100000000010000000000010010000000010000000001000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x560d1d7d9750_0 .net "next_state", 9 0, v0x560d1d7da6b0_0;  1 drivers
v0x560d1d7d9850_0 .var "out", 33 0;
E_0x560d1d766c10 .event edge, v0x560d1d7d9750_0;
    .scope S_0x560d1d7b8920;
T_0 ;
    %wait E_0x560d1d79d9e0;
    %load/vec4 v0x560d1d7d8460_0;
    %split/vec4 6;
    %store/vec4 v0x560d1d7d83a0_0, 0, 6;
    %split/vec4 5;
    %store/vec4 v0x560d1d7d8f10_0, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x560d1d7d8d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x560d1d7d8c10_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0x560d1d7d8b30_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v0x560d1d7d8a50_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v0x560d1d7d88b0_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v0x560d1d7d8540_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x560d1d7d8e50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x560d1d7d8ff0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x560d1d7d8cd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x560d1d7d8990_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x560d1d7d87f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x560d1d7d90b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x560d1d7d8670_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0x560d1d7d9170_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x560d1d7d8730_0, 0, 1;
    %store/vec4 v0x560d1d7b8ce0_0, 0, 3;
    %jmp T_0;
    .thread T_0;
    .scope S_0x560d1d7d94d0;
T_1 ;
    %wait E_0x560d1d766c10;
    %pushi/vec4 3254835808, 0, 33;
    %concati/vec4 3229747680, 0, 34;
    %concati/vec4 3258063552, 0, 34;
    %concati/vec4 2962751488, 0, 33;
    %concati/vec4 3774873600, 0, 32;
    %concati/vec4 2147483648, 0, 35;
    %concati/vec4 3229633536, 0, 512;
    %concati/vec4 3229617152, 0, 34;
    %concati/vec4 3263196160, 0, 34;
    %concati/vec4 3263179776, 0, 34;
    %concati/vec4 3229617632, 0, 34;
    %concati/vec4 3225488864, 0, 34;
    %concati/vec4 3255856128, 0, 34;
    %concati/vec4 3229617632, 0, 34;
    %concati/vec4 3225488864, 0, 34;
    %concati/vec4 3255839744, 0, 34;
    %concati/vec4 3229633600, 0, 34;
    %concati/vec4 3229617216, 0, 34;
    %concati/vec4 3263196224, 0, 34;
    %concati/vec4 3263179840, 0, 34;
    %concati/vec4 3229617632, 0, 34;
    %concati/vec4 3225488864, 0, 34;
    %concati/vec4 3255856192, 0, 34;
    %concati/vec4 3229617632, 0, 34;
    %concati/vec4 3225488864, 0, 34;
    %concati/vec4 3255839808, 0, 34;
    %concati/vec4 3225488864, 0, 34;
    %concati/vec4 3222275072, 0, 34;
    %concati/vec4 2416443904, 0, 33;
    %concati/vec4 2147483648, 0, 33;
    %concati/vec4 0, 0, 207;
    %pushi/vec4 1666, 0, 34;
    %load/vec4 v0x560d1d7d9750_0;
    %pad/u 32;
    %muli 34, 0, 32;
    %pad/u 34;
    %sub;
    %part/s 34;
    %store/vec4 v0x560d1d7d9850_0, 0, 34;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x560d1d7b87a0;
T_2 ;
    %delay 100, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x560d1d7b87a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d1d7d9a40_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x560d1d7d9a40_0;
    %inv;
    %store/vec4 v0x560d1d7d9a40_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_0x560d1d7b87a0;
T_4 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x560d1d7da6b0_0, 0, 10;
    %delay 10, 0;
    %pushi/vec4 4, 0, 10;
    %store/vec4 v0x560d1d7da6b0_0, 0, 10;
    %delay 10, 0;
    %pushi/vec4 20, 0, 10;
    %store/vec4 v0x560d1d7da6b0_0, 0, 10;
    %end;
    .thread T_4;
    .scope S_0x560d1d7b87a0;
T_5 ;
    %vpi_call 2 69 "$display", "\012*** CONTROL REGISTER TEST ***" {0 0 0};
    %vpi_call 2 70 "$display", "\012 input" {0 0 0};
    %vpi_call 2 71 "$monitor", "%h %b %b %b %b %b %b %b %b %b %b %b %b %b %b %b %b %b %b  %d", v0x560d1d7d9dd0_0, v0x560d1d7d9950_0, v0x560d1d7d9ec0_0, v0x560d1d7da9f0_0, v0x560d1d7d9ce0_0, v0x560d1d7da920_0, v0x560d1d7d9f60_0, v0x560d1d7da100_0, v0x560d1d7da440_0, v0x560d1d7da850_0, v0x560d1d7da5e0_0, v0x560d1d7d9c10_0, v0x560d1d7da030_0, v0x560d1d7da1d0_0, v0x560d1d7da2a0_0, v0x560d1d7da370_0, v0x560d1d7da510_0, v0x560d1d7da780_0, v0x560d1d7d9b10_0, $time {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "src/tests/control_unit_components/control_register_test.v";
    "./src/modules/control_unit_components/control_register.v";
    "./src/modules/control_unit_components/microstore.v";
