INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Other computers/My Computer/Coursework/DLD/LABS/Lab 5/prelab/prelab.srcs/sources_1/new/lab5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Other computers/My Computer/Coursework/DLD/LABS/Lab 5/prelab/prelab.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Other computers/My Computer/Coursework/DLD/LABS/Lab 5/prelab/prelab.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
