.nh
.TH "SHA1H -- A64" "7" " "  "instruction" "advsimd"
.SS SHA1H
 SHA1 fixed rotate

 SHA1 fixed rotate.



.SS Advanced SIMD - A64 - SHA1H_SS_cryptosha2
 
                                                                   
                                                                   
                                                                   
                 24  22        17        12  10         5         0
                  |   |         |         |   |         |         |
   0 1 0 1 1 1 1 0|0 0|1 0 1 0 0|0 0 0 0 0|1 0|. . . . .|. . . . .|
                  |             |             |         |
                  `-size        `-opcode      `-Rn      `-Rd
  
  
 
.SS Advanced SIMD
 
 SHA1H  <Sd>, <Sn>
 
 integer d = UInt(Rd);
 integer n = UInt(Rn);
 if !HaveSHA1Ext() then UNDEFINED;
 
 AArch64.CheckFPAdvSIMDEnabled();
 
 bits(32) operand = V[n];        // read element [0] only,  [1-3] zeroed
 V[d] = ROL(operand, 30);
 

.SS Assembler Symbols

 <Sd>
  Encoded in Rd
  Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd"
  field.

 <Sn>
  Encoded in Rn
  Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.



.SS Operation

 AArch64.CheckFPAdvSIMDEnabled();
 
 bits(32) operand = V[n];        // read element [0] only,  [1-3] zeroed
 V[d] = ROL(operand, 30);


.SS Operational Notes

 
 If PSTATE.DIT is 1: 
 
 The execution time of this instruction is independent of: 
 The values of the data supplied in any of its registers.
 The values of the NZCV flags.
 The response of this instruction to asynchronous exceptions does not vary based on: 
 The values of the data supplied in any of its registers.
 The values of the NZCV flags.
