

================================================================
== Vitis HLS Report for 'yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4'
================================================================
* Date:           Tue Nov 19 23:11:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_acc_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.547 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1384456|  1384456|  13.845 ms|  13.845 ms|  1384456|  1384456|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4  |  1384454|  1384454|         9|          2|          1|  692224|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 2, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_ch_idx = alloca i32 1"   --->   Operation 12 'alloca' 'input_ch_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%col_idx = alloca i32 1"   --->   Operation 13 'alloca' 'col_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%row_idx = alloca i32 1"   --->   Operation 15 'alloca' 'row_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten15 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_14"   --->   Operation 17 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %inStream_a_V_data_V, i8 %inStream_a_V_keep_V, i8 %inStream_a_V_strb_V, i2 %inStream_a_V_user_V, i1 %inStream_a_V_last_V, i5 %inStream_a_V_id_V, i6 %inStream_a_V_dest_V, void @empty_15"   --->   Operation 18 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %inStream_b_V_data_V, i8 %inStream_b_V_keep_V, i8 %inStream_b_V_strb_V, i2 %inStream_b_V_user_V, i1 %inStream_b_V_last_V, i5 %inStream_b_V_id_V, i6 %inStream_b_V_dest_V, void @empty_6"   --->   Operation 19 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %outStream_V_dest_V, i5 %outStream_V_id_V, i1 %outStream_V_last_V, i2 %outStream_V_user_V, i8 %outStream_V_strb_V, i8 %outStream_V_keep_V, i64 %outStream_V_data_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %inStream_b_V_dest_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %inStream_b_V_id_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %inStream_b_V_last_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %inStream_b_V_user_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream_b_V_strb_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream_b_V_keep_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inStream_b_V_data_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %inStream_a_V_dest_V, i5 %inStream_a_V_id_V, i1 %inStream_a_V_last_V, i2 %inStream_a_V_user_V, i8 %inStream_a_V_strb_V, i8 %inStream_a_V_keep_V, i64 %inStream_a_V_data_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%leaky_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leaky"   --->   Operation 29 'read' 'leaky_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%bias_en_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %bias_en"   --->   Operation 30 'read' 'bias_en_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%icmp_ln1027_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1027"   --->   Operation 31 'read' 'icmp_ln1027_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%fold_input_ch_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %fold_input_ch"   --->   Operation 32 'read' 'fold_input_ch_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%cmp_i_i32_mid111_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i_i32_mid111"   --->   Operation 33 'read' 'cmp_i_i32_mid111_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%bound_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %bound"   --->   Operation 34 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%bound4_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %bound4"   --->   Operation 35 'read' 'bound4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sub_i_i55_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sub_i_i55"   --->   Operation 36 'read' 'sub_i_i55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sub_i_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sub_i_i"   --->   Operation 37 'read' 'sub_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i22 0, i22 %indvar_flatten15"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %row_idx"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %col_idx"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %input_ch_idx"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body37"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.43>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten15_load = load i22 %indvar_flatten15"   --->   Operation 44 'load' 'indvar_flatten15_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.44ns)   --->   "%icmp_ln1027_1 = icmp_eq  i22 %indvar_flatten15_load, i22 %bound4_read"   --->   Operation 45 'icmp' 'icmp_ln1027_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (2.25ns)   --->   "%add_ln1027_1 = add i22 %indvar_flatten15_load, i22 1"   --->   Operation 46 'add' 'add_ln1027_1' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027_1, void %for.inc126.loopexit, void %for.end128.loopexit.exitStub"   --->   Operation 47 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%input_ch_idx_load = load i4 %input_ch_idx"   --->   Operation 48 'load' 'input_ch_idx_load' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten"   --->   Operation 49 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.09ns)   --->   "%icmp_ln1027_2 = icmp_eq  i13 %indvar_flatten_load, i13 %bound_read"   --->   Operation 50 'icmp' 'icmp_ln1027_2' <Predicate = (!icmp_ln1027_1)> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.30ns)   --->   "%icmp_ln1027_3 = icmp_eq  i4 %input_ch_idx_load, i4 %fold_input_ch_read"   --->   Operation 51 'icmp' 'icmp_ln1027_3' <Predicate = (!icmp_ln1027_1)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.99ns)   --->   "%select_ln42_3 = select i1 %icmp_ln1027_2, i1 %icmp_ln1027_read, i1 %icmp_ln1027_3" [src/yolo_acc.cpp:42]   --->   Operation 52 'select' 'select_ln42_3' <Predicate = (!icmp_ln1027_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln45 = or i1 %select_ln42_3, i1 %icmp_ln1027_2" [src/yolo_acc.cpp:45]   --->   Operation 53 'or' 'or_ln45' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln45 = select i1 %or_ln45, i4 0, i4 %input_ch_idx_load" [src/yolo_acc.cpp:45]   --->   Operation 54 'select' 'select_ln45' <Predicate = (!icmp_ln1027_1)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i4 %select_ln45" [src/yolo_acc.cpp:65]   --->   Operation 55 'trunc' 'trunc_ln65' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln65, i2 0" [src/yolo_acc.cpp:65]   --->   Operation 56 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i5 %shl_ln" [src/yolo_acc.cpp:65]   --->   Operation 57 'zext' 'zext_ln65' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_bias_fp_V_addr = getelementptr i16 %kernel_bias_fp_V, i64 0, i64 %zext_ln65" [src/yolo_acc.cpp:65]   --->   Operation 58 'getelementptr' 'kernel_bias_fp_V_addr' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (2.32ns)   --->   "%kernel_bias_fp_V_load = load i5 %kernel_bias_fp_V_addr" [src/yolo_acc.cpp:65]   --->   Operation 59 'load' 'kernel_bias_fp_V_load' <Predicate = (!icmp_ln1027_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln66 = or i5 %shl_ln, i5 1" [src/yolo_acc.cpp:66]   --->   Operation 60 'or' 'or_ln66' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i5 %or_ln66" [src/yolo_acc.cpp:66]   --->   Operation 61 'zext' 'zext_ln66' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_bias_fp_V_addr_1 = getelementptr i16 %kernel_bias_fp_V, i64 0, i64 %zext_ln66" [src/yolo_acc.cpp:66]   --->   Operation 62 'getelementptr' 'kernel_bias_fp_V_addr_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (2.32ns)   --->   "%kernel_bias_fp_V_load_1 = load i5 %kernel_bias_fp_V_addr_1" [src/yolo_acc.cpp:66]   --->   Operation 63 'load' 'kernel_bias_fp_V_load_1' <Predicate = (!icmp_ln1027_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln48 = store i22 %add_ln1027_1, i22 %indvar_flatten15" [src/yolo_acc.cpp:48]   --->   Operation 64 'store' 'store_ln48' <Predicate = (!icmp_ln1027_1)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.54>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%col_idx_1 = load i9 %col_idx"   --->   Operation 65 'load' 'col_idx_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%row_idx_1 = load i9 %row_idx" [src/yolo_acc.cpp:42]   --->   Operation 66 'load' 'row_idx_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%row_idx_cast = zext i9 %row_idx_1" [src/yolo_acc.cpp:42]   --->   Operation 67 'zext' 'row_idx_cast' <Predicate = (!icmp_ln1027_2)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.77ns)   --->   "%cmp_i_i = icmp_eq  i10 %sub_i_i_read, i10 %row_idx_cast" [src/yolo_acc.cpp:42]   --->   Operation 68 'icmp' 'cmp_i_i' <Predicate = (!icmp_ln1027_2)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%col_idx_cast = zext i9 %col_idx_1"   --->   Operation 69 'zext' 'col_idx_cast' <Predicate = (!icmp_ln1027_2 & !select_ln42_3)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.77ns)   --->   "%cmp_i_i32 = icmp_eq  i10 %sub_i_i55_read, i10 %col_idx_cast"   --->   Operation 70 'icmp' 'cmp_i_i32' <Predicate = (!icmp_ln1027_2 & !select_ln42_3)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.96ns)   --->   "%select_ln42 = select i1 %icmp_ln1027_2, i9 0, i9 %col_idx_1" [src/yolo_acc.cpp:42]   --->   Operation 71 'select' 'select_ln42' <Predicate = (!icmp_ln1027_1)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.82ns)   --->   "%add_ln42 = add i9 %row_idx_1, i9 1" [src/yolo_acc.cpp:42]   --->   Operation 72 'add' 'add_ln42' <Predicate = (!icmp_ln1027_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%row_idx_cast_mid1 = zext i9 %add_ln42" [src/yolo_acc.cpp:42]   --->   Operation 73 'zext' 'row_idx_cast_mid1' <Predicate = (!icmp_ln1027_1 & icmp_ln1027_2)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.77ns)   --->   "%cmp_i_i_mid1 = icmp_eq  i10 %sub_i_i_read, i10 %row_idx_cast_mid1" [src/yolo_acc.cpp:42]   --->   Operation 74 'icmp' 'cmp_i_i_mid1' <Predicate = (!icmp_ln1027_1 & icmp_ln1027_2)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node curr_output_last_V)   --->   "%select_ln42_1 = select i1 %icmp_ln1027_2, i1 %cmp_i_i_mid1, i1 %cmp_i_i" [src/yolo_acc.cpp:42]   --->   Operation 75 'select' 'select_ln42_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_1)   --->   "%select_ln42_2 = select i1 %icmp_ln1027_2, i1 %cmp_i_i32_mid111_read, i1 %cmp_i_i32" [src/yolo_acc.cpp:42]   --->   Operation 76 'select' 'select_ln42_2' <Predicate = (!icmp_ln1027_1 & !select_ln42_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.96ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_2, i9 %add_ln42, i9 %row_idx_1"   --->   Operation 77 'select' 'select_ln1027' <Predicate = (!icmp_ln1027_1)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (1.82ns)   --->   "%col_idx_3 = add i9 %select_ln42, i9 1" [src/yolo_acc.cpp:45]   --->   Operation 78 'add' 'col_idx_3' <Predicate = (!icmp_ln1027_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%col_idx_cast_mid1 = zext i9 %col_idx_3" [src/yolo_acc.cpp:45]   --->   Operation 79 'zext' 'col_idx_cast_mid1' <Predicate = (!icmp_ln1027_1 & select_ln42_3)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.77ns)   --->   "%cmp_i_i32_mid1 = icmp_eq  i10 %sub_i_i55_read, i10 %col_idx_cast_mid1" [src/yolo_acc.cpp:45]   --->   Operation 80 'icmp' 'cmp_i_i32_mid1' <Predicate = (!icmp_ln1027_1 & select_ln42_3)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln45_1 = select i1 %select_ln42_3, i1 %cmp_i_i32_mid1, i1 %select_ln42_2" [src/yolo_acc.cpp:45]   --->   Operation 81 'select' 'select_ln45_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.96ns)   --->   "%select_ln1027_1 = select i1 %select_ln42_3, i9 %col_idx_3, i9 %select_ln42"   --->   Operation 82 'select' 'select_ln1027_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%empty = read i94 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %inStream_a_V_data_V, i8 %inStream_a_V_keep_V, i8 %inStream_a_V_strb_V, i2 %inStream_a_V_user_V, i1 %inStream_a_V_last_V, i5 %inStream_a_V_id_V, i6 %inStream_a_V_dest_V"   --->   Operation 83 'read' 'empty' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_s = extractvalue i94 %empty"   --->   Operation 84 'extractvalue' 'p_s' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i94 %empty"   --->   Operation 85 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i94 %empty"   --->   Operation 86 'extractvalue' 'tmp_strb_V' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i94 %empty"   --->   Operation 87 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i94 %empty"   --->   Operation 88 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i94 %empty"   --->   Operation 89 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_0_V_1 = trunc i64 %p_s"   --->   Operation 90 'trunc' 'tmp_data_sub_data_0_V_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_1_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_s, i32 16, i32 31"   --->   Operation 91 'partselect' 'tmp_data_sub_data_1_V_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_2_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_s, i32 32, i32 47"   --->   Operation 92 'partselect' 'tmp_data_sub_data_2_V_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_3_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_s, i32 48, i32 63"   --->   Operation 93 'partselect' 'tmp_data_sub_data_3_V_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%empty_23 = read i94 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %inStream_b_V_data_V, i8 %inStream_b_V_keep_V, i8 %inStream_b_V_strb_V, i2 %inStream_b_V_user_V, i1 %inStream_b_V_last_V, i5 %inStream_b_V_id_V, i6 %inStream_b_V_dest_V"   --->   Operation 94 'read' 'empty_23' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%p_6 = extractvalue i94 %empty_23"   --->   Operation 95 'extractvalue' 'p_6' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_0_V_2 = trunc i64 %p_6"   --->   Operation 96 'trunc' 'tmp_data_sub_data_0_V_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_1_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_6, i32 16, i32 31"   --->   Operation 97 'partselect' 'tmp_data_sub_data_1_V_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_2_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_6, i32 32, i32 47"   --->   Operation 98 'partselect' 'tmp_data_sub_data_2_V_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_3_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_6, i32 48, i32 63"   --->   Operation 99 'partselect' 'tmp_data_sub_data_3_V_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i16 %tmp_data_sub_data_0_V_1"   --->   Operation 100 'sext' 'sext_ln813' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i16 %tmp_data_sub_data_0_V_2"   --->   Operation 101 'sext' 'sext_ln813_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (2.07ns)   --->   "%ret_V = add i17 %sext_ln813_1, i17 %sext_ln813"   --->   Operation 102 'add' 'ret_V' <Predicate = (!icmp_ln1027_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16"   --->   Operation 103 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (2.07ns)   --->   "%p_Val2_1 = add i16 %tmp_data_sub_data_0_V_2, i16 %tmp_data_sub_data_0_V_1"   --->   Operation 104 'add' 'p_Val2_1' <Predicate = (!icmp_ln1027_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1, i32 15"   --->   Operation 105 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%xor_ln895 = xor i1 %p_Result_s, i1 1"   --->   Operation 106 'xor' 'xor_ln895' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%overflow = and i1 %p_Result_1, i1 %xor_ln895"   --->   Operation 107 'and' 'overflow' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%xor_ln302 = xor i1 %p_Result_s, i1 %p_Result_1"   --->   Operation 108 'xor' 'xor_ln302' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%select_ln346 = select i1 %overflow, i16 32767, i16 32768"   --->   Operation 109 'select' 'select_ln346' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln302 = select i1 %xor_ln302, i16 %select_ln346, i16 %p_Val2_1"   --->   Operation 110 'select' 'select_ln302' <Predicate = (!icmp_ln1027_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i16 %tmp_data_sub_data_1_V_1"   --->   Operation 111 'sext' 'sext_ln813_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln813_3 = sext i16 %tmp_data_sub_data_1_V_2"   --->   Operation 112 'sext' 'sext_ln813_3' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (2.07ns)   --->   "%ret_V_1 = add i17 %sext_ln813_3, i17 %sext_ln813_2"   --->   Operation 113 'add' 'ret_V_1' <Predicate = (!icmp_ln1027_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16"   --->   Operation 114 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (2.07ns)   --->   "%p_Val2_3 = add i16 %tmp_data_sub_data_1_V_2, i16 %tmp_data_sub_data_1_V_1"   --->   Operation 115 'add' 'p_Val2_3' <Predicate = (!icmp_ln1027_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3, i32 15"   --->   Operation 116 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_1)   --->   "%xor_ln895_1 = xor i1 %p_Result_2, i1 1"   --->   Operation 117 'xor' 'xor_ln895_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_1)   --->   "%overflow_1 = and i1 %p_Result_3, i1 %xor_ln895_1"   --->   Operation 118 'and' 'overflow_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_1)   --->   "%xor_ln302_1 = xor i1 %p_Result_2, i1 %p_Result_3"   --->   Operation 119 'xor' 'xor_ln302_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_1)   --->   "%select_ln346_1 = select i1 %overflow_1, i16 32767, i16 32768"   --->   Operation 120 'select' 'select_ln346_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln302_1 = select i1 %xor_ln302_1, i16 %select_ln346_1, i16 %p_Val2_3"   --->   Operation 121 'select' 'select_ln302_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln813_4 = sext i16 %tmp_data_sub_data_2_V_1"   --->   Operation 122 'sext' 'sext_ln813_4' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln813_5 = sext i16 %tmp_data_sub_data_2_V_2"   --->   Operation 123 'sext' 'sext_ln813_5' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (2.07ns)   --->   "%ret_V_2 = add i17 %sext_ln813_5, i17 %sext_ln813_4"   --->   Operation 124 'add' 'ret_V_2' <Predicate = (!icmp_ln1027_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 16"   --->   Operation 125 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (2.07ns)   --->   "%p_Val2_5 = add i16 %tmp_data_sub_data_2_V_2, i16 %tmp_data_sub_data_2_V_1"   --->   Operation 126 'add' 'p_Val2_5' <Predicate = (!icmp_ln1027_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_5, i32 15"   --->   Operation 127 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_2)   --->   "%xor_ln895_2 = xor i1 %p_Result_4, i1 1"   --->   Operation 128 'xor' 'xor_ln895_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_2)   --->   "%overflow_2 = and i1 %p_Result_5, i1 %xor_ln895_2"   --->   Operation 129 'and' 'overflow_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_2)   --->   "%xor_ln302_2 = xor i1 %p_Result_4, i1 %p_Result_5"   --->   Operation 130 'xor' 'xor_ln302_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_2)   --->   "%select_ln346_2 = select i1 %overflow_2, i16 32767, i16 32768"   --->   Operation 131 'select' 'select_ln346_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln302_2 = select i1 %xor_ln302_2, i16 %select_ln346_2, i16 %p_Val2_5"   --->   Operation 132 'select' 'select_ln302_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln813_6 = sext i16 %tmp_data_sub_data_3_V_1"   --->   Operation 133 'sext' 'sext_ln813_6' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln813_7 = sext i16 %tmp_data_sub_data_3_V_2"   --->   Operation 134 'sext' 'sext_ln813_7' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (2.07ns)   --->   "%ret_V_3 = add i17 %sext_ln813_7, i17 %sext_ln813_6"   --->   Operation 135 'add' 'ret_V_3' <Predicate = (!icmp_ln1027_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 16"   --->   Operation 136 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (2.07ns)   --->   "%p_Val2_7 = add i16 %tmp_data_sub_data_3_V_2, i16 %tmp_data_sub_data_3_V_1"   --->   Operation 137 'add' 'p_Val2_7' <Predicate = (!icmp_ln1027_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_7, i32 15"   --->   Operation 138 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_3)   --->   "%xor_ln895_3 = xor i1 %p_Result_6, i1 1"   --->   Operation 139 'xor' 'xor_ln895_3' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_3)   --->   "%overflow_3 = and i1 %p_Result_7, i1 %xor_ln895_3"   --->   Operation 140 'and' 'overflow_3' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_3)   --->   "%xor_ln302_3 = xor i1 %p_Result_6, i1 %p_Result_7"   --->   Operation 141 'xor' 'xor_ln302_3' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_3)   --->   "%select_ln346_3 = select i1 %overflow_3, i16 32767, i16 32768"   --->   Operation 142 'select' 'select_ln346_3' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln302_3 = select i1 %xor_ln302_3, i16 %select_ln346_3, i16 %p_Val2_7"   --->   Operation 143 'select' 'select_ln302_3' <Predicate = (!icmp_ln1027_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 144 [1/2] (2.32ns)   --->   "%kernel_bias_fp_V_load = load i5 %kernel_bias_fp_V_addr" [src/yolo_acc.cpp:65]   --->   Operation 144 'load' 'kernel_bias_fp_V_load' <Predicate = (!icmp_ln1027_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 145 [1/2] (2.32ns)   --->   "%kernel_bias_fp_V_load_1 = load i5 %kernel_bias_fp_V_addr_1" [src/yolo_acc.cpp:66]   --->   Operation 145 'load' 'kernel_bias_fp_V_load_1' <Predicate = (!icmp_ln1027_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%or_ln67 = or i5 %shl_ln, i5 2" [src/yolo_acc.cpp:67]   --->   Operation 146 'or' 'or_ln67' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i5 %or_ln67" [src/yolo_acc.cpp:67]   --->   Operation 147 'zext' 'zext_ln67' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%kernel_bias_fp_V_addr_2 = getelementptr i16 %kernel_bias_fp_V, i64 0, i64 %zext_ln67" [src/yolo_acc.cpp:67]   --->   Operation 148 'getelementptr' 'kernel_bias_fp_V_addr_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 149 [2/2] (2.32ns)   --->   "%kernel_bias_fp_V_load_2 = load i5 %kernel_bias_fp_V_addr_2" [src/yolo_acc.cpp:67]   --->   Operation 149 'load' 'kernel_bias_fp_V_load_2' <Predicate = (!icmp_ln1027_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%or_ln68 = or i5 %shl_ln, i5 3" [src/yolo_acc.cpp:68]   --->   Operation 150 'or' 'or_ln68' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i5 %or_ln68" [src/yolo_acc.cpp:68]   --->   Operation 151 'zext' 'zext_ln68' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%kernel_bias_fp_V_addr_3 = getelementptr i16 %kernel_bias_fp_V, i64 0, i64 %zext_ln68" [src/yolo_acc.cpp:68]   --->   Operation 152 'getelementptr' 'kernel_bias_fp_V_addr_3' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 153 [2/2] (2.32ns)   --->   "%kernel_bias_fp_V_load_3 = load i5 %kernel_bias_fp_V_addr_3" [src/yolo_acc.cpp:68]   --->   Operation 153 'load' 'kernel_bias_fp_V_load_3' <Predicate = (!icmp_ln1027_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 154 [1/1] (1.30ns)   --->   "%icmp_ln75 = icmp_eq  i4 %select_ln45, i4 7" [src/yolo_acc.cpp:75]   --->   Operation 154 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln1027_1)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node curr_output_last_V)   --->   "%and_ln76 = and i1 %select_ln42_1, i1 %icmp_ln75" [src/yolo_acc.cpp:76]   --->   Operation 155 'and' 'and_ln76' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.99ns) (out node of the LUT)   --->   "%curr_output_last_V = and i1 %and_ln76, i1 %select_ln45_1" [src/yolo_acc.cpp:76]   --->   Operation 156 'and' 'curr_output_last_V' <Predicate = (!icmp_ln1027_1)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (1.73ns)   --->   "%add_ln48 = add i4 %select_ln45, i4 1" [src/yolo_acc.cpp:48]   --->   Operation 157 'add' 'add_ln48' <Predicate = (!icmp_ln1027_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (1.67ns)   --->   "%add_ln1027 = add i13 %indvar_flatten_load, i13 1"   --->   Operation 158 'add' 'add_ln1027' <Predicate = (!icmp_ln1027_1 & !icmp_ln1027_2)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.69ns)   --->   "%select_ln1027_2 = select i1 %icmp_ln1027_2, i13 1, i13 %add_ln1027"   --->   Operation 159 'select' 'select_ln1027_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (1.58ns)   --->   "%store_ln48 = store i9 %select_ln1027, i9 %row_idx" [src/yolo_acc.cpp:48]   --->   Operation 160 'store' 'store_ln48' <Predicate = (!icmp_ln1027_1)> <Delay = 1.58>
ST_3 : Operation 161 [1/1] (1.58ns)   --->   "%store_ln48 = store i13 %select_ln1027_2, i13 %indvar_flatten" [src/yolo_acc.cpp:48]   --->   Operation 161 'store' 'store_ln48' <Predicate = (!icmp_ln1027_1)> <Delay = 1.58>
ST_3 : Operation 162 [1/1] (1.58ns)   --->   "%store_ln48 = store i9 %select_ln1027_1, i9 %col_idx" [src/yolo_acc.cpp:48]   --->   Operation 162 'store' 'store_ln48' <Predicate = (!icmp_ln1027_1)> <Delay = 1.58>
ST_3 : Operation 163 [1/1] (1.58ns)   --->   "%store_ln48 = store i4 %add_ln48, i4 %input_ch_idx" [src/yolo_acc.cpp:48]   --->   Operation 163 'store' 'store_ln48' <Predicate = (!icmp_ln1027_1)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.20>
ST_4 : Operation 164 [6/6] (5.20ns)   --->   "%curr_output_data_sub_data_0_V = call i16 @post_process_unit, i16 %select_ln302, i16 %kernel_bias_fp_V_load, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:65]   --->   Operation 164 'call' 'curr_output_data_sub_data_0_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 165 [6/6] (5.20ns)   --->   "%curr_output_data_sub_data_1_V = call i16 @post_process_unit, i16 %select_ln302_1, i16 %kernel_bias_fp_V_load_1, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:66]   --->   Operation 165 'call' 'curr_output_data_sub_data_1_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 166 [1/2] (2.32ns)   --->   "%kernel_bias_fp_V_load_2 = load i5 %kernel_bias_fp_V_addr_2" [src/yolo_acc.cpp:67]   --->   Operation 166 'load' 'kernel_bias_fp_V_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 167 [1/2] (2.32ns)   --->   "%kernel_bias_fp_V_load_3 = load i5 %kernel_bias_fp_V_addr_3" [src/yolo_acc.cpp:68]   --->   Operation 167 'load' 'kernel_bias_fp_V_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 5.20>
ST_5 : Operation 168 [5/6] (5.20ns)   --->   "%curr_output_data_sub_data_0_V = call i16 @post_process_unit, i16 %select_ln302, i16 %kernel_bias_fp_V_load, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:65]   --->   Operation 168 'call' 'curr_output_data_sub_data_0_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 169 [5/6] (5.20ns)   --->   "%curr_output_data_sub_data_1_V = call i16 @post_process_unit, i16 %select_ln302_1, i16 %kernel_bias_fp_V_load_1, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:66]   --->   Operation 169 'call' 'curr_output_data_sub_data_1_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 170 [6/6] (5.20ns)   --->   "%curr_output_data_sub_data_2_V = call i16 @post_process_unit, i16 %select_ln302_2, i16 %kernel_bias_fp_V_load_2, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:67]   --->   Operation 170 'call' 'curr_output_data_sub_data_2_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 171 [6/6] (5.20ns)   --->   "%curr_output_data_sub_data_3_V = call i16 @post_process_unit, i16 %select_ln302_3, i16 %kernel_bias_fp_V_load_3, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:68]   --->   Operation 171 'call' 'curr_output_data_sub_data_3_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.20>
ST_6 : Operation 172 [4/6] (5.20ns)   --->   "%curr_output_data_sub_data_0_V = call i16 @post_process_unit, i16 %select_ln302, i16 %kernel_bias_fp_V_load, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:65]   --->   Operation 172 'call' 'curr_output_data_sub_data_0_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 173 [4/6] (5.20ns)   --->   "%curr_output_data_sub_data_1_V = call i16 @post_process_unit, i16 %select_ln302_1, i16 %kernel_bias_fp_V_load_1, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:66]   --->   Operation 173 'call' 'curr_output_data_sub_data_1_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 174 [5/6] (5.20ns)   --->   "%curr_output_data_sub_data_2_V = call i16 @post_process_unit, i16 %select_ln302_2, i16 %kernel_bias_fp_V_load_2, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:67]   --->   Operation 174 'call' 'curr_output_data_sub_data_2_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 175 [5/6] (5.20ns)   --->   "%curr_output_data_sub_data_3_V = call i16 @post_process_unit, i16 %select_ln302_3, i16 %kernel_bias_fp_V_load_3, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:68]   --->   Operation 175 'call' 'curr_output_data_sub_data_3_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.20>
ST_7 : Operation 176 [3/6] (5.20ns)   --->   "%curr_output_data_sub_data_0_V = call i16 @post_process_unit, i16 %select_ln302, i16 %kernel_bias_fp_V_load, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:65]   --->   Operation 176 'call' 'curr_output_data_sub_data_0_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 177 [3/6] (5.20ns)   --->   "%curr_output_data_sub_data_1_V = call i16 @post_process_unit, i16 %select_ln302_1, i16 %kernel_bias_fp_V_load_1, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:66]   --->   Operation 177 'call' 'curr_output_data_sub_data_1_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 178 [4/6] (5.20ns)   --->   "%curr_output_data_sub_data_2_V = call i16 @post_process_unit, i16 %select_ln302_2, i16 %kernel_bias_fp_V_load_2, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:67]   --->   Operation 178 'call' 'curr_output_data_sub_data_2_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 179 [4/6] (5.20ns)   --->   "%curr_output_data_sub_data_3_V = call i16 @post_process_unit, i16 %select_ln302_3, i16 %kernel_bias_fp_V_load_3, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:68]   --->   Operation 179 'call' 'curr_output_data_sub_data_3_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.20>
ST_8 : Operation 180 [2/6] (5.20ns)   --->   "%curr_output_data_sub_data_0_V = call i16 @post_process_unit, i16 %select_ln302, i16 %kernel_bias_fp_V_load, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:65]   --->   Operation 180 'call' 'curr_output_data_sub_data_0_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 181 [2/6] (5.20ns)   --->   "%curr_output_data_sub_data_1_V = call i16 @post_process_unit, i16 %select_ln302_1, i16 %kernel_bias_fp_V_load_1, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:66]   --->   Operation 181 'call' 'curr_output_data_sub_data_1_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 182 [3/6] (5.20ns)   --->   "%curr_output_data_sub_data_2_V = call i16 @post_process_unit, i16 %select_ln302_2, i16 %kernel_bias_fp_V_load_2, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:67]   --->   Operation 182 'call' 'curr_output_data_sub_data_2_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 183 [3/6] (5.20ns)   --->   "%curr_output_data_sub_data_3_V = call i16 @post_process_unit, i16 %select_ln302_3, i16 %kernel_bias_fp_V_load_3, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:68]   --->   Operation 183 'call' 'curr_output_data_sub_data_3_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 198 'ret' 'ret_ln0' <Predicate = (icmp_ln1027_1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.20>
ST_9 : Operation 184 [1/6] (4.71ns)   --->   "%curr_output_data_sub_data_0_V = call i16 @post_process_unit, i16 %select_ln302, i16 %kernel_bias_fp_V_load, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:65]   --->   Operation 184 'call' 'curr_output_data_sub_data_0_V' <Predicate = true> <Delay = 4.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 185 [1/6] (4.71ns)   --->   "%curr_output_data_sub_data_1_V = call i16 @post_process_unit, i16 %select_ln302_1, i16 %kernel_bias_fp_V_load_1, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:66]   --->   Operation 185 'call' 'curr_output_data_sub_data_1_V' <Predicate = true> <Delay = 4.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 186 [2/6] (5.20ns)   --->   "%curr_output_data_sub_data_2_V = call i16 @post_process_unit, i16 %select_ln302_2, i16 %kernel_bias_fp_V_load_2, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:67]   --->   Operation 186 'call' 'curr_output_data_sub_data_2_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 187 [2/6] (5.20ns)   --->   "%curr_output_data_sub_data_3_V = call i16 @post_process_unit, i16 %select_ln302_3, i16 %kernel_bias_fp_V_load_3, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:68]   --->   Operation 187 'call' 'curr_output_data_sub_data_3_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.71>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_str"   --->   Operation 188 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 692224, i64 692224, i64 692224"   --->   Operation 189 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_45_3_VITIS_LOOP_48_4_str"   --->   Operation 190 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%specpipeline_ln51 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [src/yolo_acc.cpp:51]   --->   Operation 191 'specpipeline' 'specpipeline_ln51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/yolo_acc.cpp:48]   --->   Operation 192 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/6] (4.71ns)   --->   "%curr_output_data_sub_data_2_V = call i16 @post_process_unit, i16 %select_ln302_2, i16 %kernel_bias_fp_V_load_2, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:67]   --->   Operation 193 'call' 'curr_output_data_sub_data_2_V' <Predicate = true> <Delay = 4.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 194 [1/6] (4.71ns)   --->   "%curr_output_data_sub_data_3_V = call i16 @post_process_unit, i16 %select_ln302_3, i16 %kernel_bias_fp_V_load_3, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:68]   --->   Operation 194 'call' 'curr_output_data_sub_data_3_V' <Predicate = true> <Delay = 4.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V, i16 %curr_output_data_sub_data_2_V, i16 %curr_output_data_sub_data_1_V, i16 %curr_output_data_sub_data_0_V"   --->   Operation 195 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_0, i8 %tmp_keep_V, i8 %tmp_strb_V, i2 %tmp_user_V, i1 %curr_output_last_V, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 196 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.body37" [src/yolo_acc.cpp:48]   --->   Operation 197 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten15') [36]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten15' [58]  (1.59 ns)

 <State 2>: 6.44ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load') on local variable 'indvar_flatten' [77]  (0 ns)
	'icmp' operation ('icmp_ln1027_2') [80]  (2.1 ns)
	'select' operation ('select_ln42_3', src/yolo_acc.cpp:42) [88]  (0.993 ns)
	'or' operation ('or_ln45', src/yolo_acc.cpp:45) [92]  (0 ns)
	'select' operation ('select_ln45', src/yolo_acc.cpp:45) [93]  (1.02 ns)
	'getelementptr' operation ('kernel_bias_fp_V_addr', src/yolo_acc.cpp:65) [164]  (0 ns)
	'load' operation ('kernel_bias_fp_V_load', src/yolo_acc.cpp:65) on array 'kernel_bias_fp_V' [165]  (2.32 ns)

 <State 3>: 6.55ns
The critical path consists of the following:
	'load' operation ('col_idx') on local variable 'col_idx' [65]  (0 ns)
	'select' operation ('select_ln42', src/yolo_acc.cpp:42) [81]  (0.968 ns)
	'add' operation ('col_idx_3', src/yolo_acc.cpp:45) [90]  (1.82 ns)
	'icmp' operation ('cmp_i_i32_mid1', src/yolo_acc.cpp:45) [95]  (1.77 ns)
	'select' operation ('select_ln45_1', src/yolo_acc.cpp:45) [96]  (0.993 ns)
	'and' operation ('curr_output.last.V', src/yolo_acc.cpp:76) [184]  (0.993 ns)

 <State 4>: 5.21ns
The critical path consists of the following:
	'call' operation ('curr_output.data.sub_data_0.V', src/yolo_acc.cpp:65) to 'post_process_unit' [166]  (5.21 ns)

 <State 5>: 5.21ns
The critical path consists of the following:
	'call' operation ('curr_output.data.sub_data_0.V', src/yolo_acc.cpp:65) to 'post_process_unit' [166]  (5.21 ns)

 <State 6>: 5.21ns
The critical path consists of the following:
	'call' operation ('curr_output.data.sub_data_0.V', src/yolo_acc.cpp:65) to 'post_process_unit' [166]  (5.21 ns)

 <State 7>: 5.21ns
The critical path consists of the following:
	'call' operation ('curr_output.data.sub_data_0.V', src/yolo_acc.cpp:65) to 'post_process_unit' [166]  (5.21 ns)

 <State 8>: 5.21ns
The critical path consists of the following:
	'call' operation ('curr_output.data.sub_data_0.V', src/yolo_acc.cpp:65) to 'post_process_unit' [166]  (5.21 ns)

 <State 9>: 5.21ns
The critical path consists of the following:
	'call' operation ('curr_output.data.sub_data_2.V', src/yolo_acc.cpp:67) to 'post_process_unit' [176]  (5.21 ns)

 <State 10>: 4.72ns
The critical path consists of the following:
	'call' operation ('curr_output.data.sub_data_2.V', src/yolo_acc.cpp:67) to 'post_process_unit' [176]  (4.72 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
