library verilog;
use verilog.vl_types.all;
entity HandleOvf is
    port(
        Overflow_i      : in     vl_logic;
        IR_ex_i         : in     vl_logic_vector(31 downto 0);
        Overflow_o      : out    vl_logic
    );
end HandleOvf;
