

================================================================
== Vivado HLS Report for 'datadevnull'
================================================================
* Date:           Mon Nov 27 23:35:25 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        devnulldata
* Solution:       zybe
* Product family: zynq
* Target device:  xc7z010clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.26|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+-----+-----+-----+-----+---------+
        |                   |         |  Latency  |  Interval | Pipeline|
        |      Instance     |  Module | min | max | min | max |   Type  |
        +-------------------+---------+-----+-----+-----+-----+---------+
        |grp_devnull_fu_34  |devnull  |    ?|    ?|    ?|    ?|   none  |
        +-------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|    201|    113|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     30|
|Register         |        -|      -|      5|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    206|    143|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------+---------+---------+-------+-----+-----+
    |      Instance     |  Module | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+---------+---------+-------+-----+-----+
    |grp_devnull_fu_34  |devnull  |        0|      0|  201|  113|
    +-------------------+---------+---------+-------+-----+-----+
    |Total              |         |        0|      0|  201|  113|
    +-------------------+---------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  15|          3|    1|          3|
    |inv_V_0_state  |  15|          3|    2|          6|
    +---------------+----+-----------+-----+-----------+
    |Total          |  30|          6|    3|          9|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  2|   0|    2|          0|
    |ap_reg_grp_devnull_fu_34_ap_start  |  1|   0|    1|          0|
    |inv_V_0_state                      |  2|   0|    2|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              |  5|   0|    5|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_none |  datadevnull | return value |
|ap_rst_n         |  in |    1| ap_ctrl_none |  datadevnull | return value |
|inv_V_TDATA      |  in |   32|     axis     |     inv_V    |    pointer   |
|inv_V_TVALID     |  in |    1|     axis     |     inv_V    |    pointer   |
|inv_V_TREADY     | out |    1|     axis     |     inv_V    |    pointer   |
|params_V_Addr_A  | out |   32|     bram     |   params_V   |     array    |
|params_V_EN_A    | out |    1|     bram     |   params_V   |     array    |
|params_V_WEN_A   | out |    4|     bram     |   params_V   |     array    |
|params_V_Din_A   | out |   32|     bram     |   params_V   |     array    |
|params_V_Dout_A  |  in |   32|     bram     |   params_V   |     array    |
|params_V_Clk_A   | out |    1|     bram     |   params_V   |     array    |
|params_V_Rst_A   | out |    1|     bram     |   params_V   |     array    |
+-----------------+-----+-----+--------------+--------------+--------------+

