
*** Running vivado
    with args -log u96_v2_tima_ropuf2_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source u96_v2_tima_ropuf2_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source u96_v2_tima_ropuf2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/puftester/PhD/repo/hdl/ip/PWM_w_Int'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/puftester/PhD/repo/Hw-designs/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/puftester/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top u96_v2_tima_ropuf2_wrapper -part xczu3eg-sbva484-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_PWM_w_Int_0_0/u96_v2_tima_ropuf2_PWM_w_Int_0_0.dcp' for cell 'u96_v2_tima_ropuf2_i/PWM_w_Int_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_PWM_w_Int_1_0/u96_v2_tima_ropuf2_PWM_w_Int_1_0.dcp' for cell 'u96_v2_tima_ropuf2_i/PWM_w_Int_1'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_bram_ctrl_0_0/u96_v2_tima_ropuf2_axi_bram_ctrl_0_0.dcp' for cell 'u96_v2_tima_ropuf2_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_bram_ctrl_0_bram_0/u96_v2_tima_ropuf2_axi_bram_ctrl_0_bram_0.dcp' for cell 'u96_v2_tima_ropuf2_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_gpio_0_0/u96_v2_tima_ropuf2_axi_gpio_0_0.dcp' for cell 'u96_v2_tima_ropuf2_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_gpio_1_0/u96_v2_tima_ropuf2_axi_gpio_1_0.dcp' for cell 'u96_v2_tima_ropuf2_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_gpio_2_0/u96_v2_tima_ropuf2_axi_gpio_2_0.dcp' for cell 'u96_v2_tima_ropuf2_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_uart16550_0_0/u96_v2_tima_ropuf2_axi_uart16550_0_0.dcp' for cell 'u96_v2_tima_ropuf2_i/axi_uart16550_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_uart16550_1_0/u96_v2_tima_ropuf2_axi_uart16550_1_0.dcp' for cell 'u96_v2_tima_ropuf2_i/axi_uart16550_1'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_clk_wiz_0_0/u96_v2_tima_ropuf2_clk_wiz_0_0.dcp' for cell 'u96_v2_tima_ropuf2_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_0_0/u96_v2_tima_ropuf2_proc_sys_reset_0_0.dcp' for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_1_0/u96_v2_tima_ropuf2_proc_sys_reset_1_0.dcp' for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_2_0/u96_v2_tima_ropuf2_proc_sys_reset_2_0.dcp' for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_3_0/u96_v2_tima_ropuf2_proc_sys_reset_3_0.dcp' for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_3'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_4_0/u96_v2_tima_ropuf2_proc_sys_reset_4_0.dcp' for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_4'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_5_0/u96_v2_tima_ropuf2_proc_sys_reset_5_0.dcp' for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_5'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_6_0/u96_v2_tima_ropuf2_proc_sys_reset_6_0.dcp' for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_6'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_rst_ps8_0_100M_0/u96_v2_tima_ropuf2_rst_ps8_0_100M_0.dcp' for cell 'u96_v2_tima_ropuf2_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_tima_ro_0_0/u96_v2_tima_ropuf2_tima_ro_0_0.dcp' for cell 'u96_v2_tima_ropuf2_i/tima_ro_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_zynq_ultra_ps_e_0_0/u96_v2_tima_ropuf2_zynq_ultra_ps_e_0_0.dcp' for cell 'u96_v2_tima_ropuf2_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_xbar_0/u96_v2_tima_ropuf2_xbar_0.dcp' for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_0/u96_v2_tima_ropuf2_auto_ds_0.dcp' for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_pc_0/u96_v2_tima_ropuf2_auto_pc_0.dcp' for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_1/u96_v2_tima_ropuf2_auto_ds_1.dcp' for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_pc_1/u96_v2_tima_ropuf2_auto_pc_1.dcp' for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_2/u96_v2_tima_ropuf2_auto_ds_2.dcp' for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m03_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_pc_2/u96_v2_tima_ropuf2_auto_pc_2.dcp' for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_3/u96_v2_tima_ropuf2_auto_ds_3.dcp' for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m04_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_pc_3/u96_v2_tima_ropuf2_auto_pc_3.dcp' for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_4/u96_v2_tima_ropuf2_auto_ds_4.dcp' for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m05_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_pc_4/u96_v2_tima_ropuf2_auto_pc_4.dcp' for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_5/u96_v2_tima_ropuf2_auto_ds_5.dcp' for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m06_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_pc_5/u96_v2_tima_ropuf2_auto_pc_5.dcp' for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_6/u96_v2_tima_ropuf2_auto_ds_6.dcp' for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m07_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_pc_6/u96_v2_tima_ropuf2_auto_pc_6.dcp' for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_7/u96_v2_tima_ropuf2_auto_ds_7.dcp' for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m08_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_pc_7/u96_v2_tima_ropuf2_auto_pc_7.dcp' for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m08_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2606.297 ; gain = 0.000 ; free physical = 3305 ; free virtual = 18262
INFO: [Netlist 29-17] Analyzing 265 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u96_v2_tima_ropuf2_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u96_v2_tima_ropuf2_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_clk_wiz_0_0/u96_v2_tima_ropuf2_clk_wiz_0_0.xdc] for cell 'u96_v2_tima_ropuf2_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_clk_wiz_0_0/u96_v2_tima_ropuf2_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_clk_wiz_0_0/u96_v2_tima_ropuf2_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3549.004 ; gain = 337.047 ; free physical = 2416 ; free virtual = 17438
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_clk_wiz_0_0/u96_v2_tima_ropuf2_clk_wiz_0_0.xdc] for cell 'u96_v2_tima_ropuf2_i/clk_wiz_0/inst'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_6_0/u96_v2_tima_ropuf2_proc_sys_reset_6_0.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_6/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_6_0/u96_v2_tima_ropuf2_proc_sys_reset_6_0.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_6/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_6_0/u96_v2_tima_ropuf2_proc_sys_reset_6_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_6/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_6_0/u96_v2_tima_ropuf2_proc_sys_reset_6_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_6/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_5_0/u96_v2_tima_ropuf2_proc_sys_reset_5_0.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_5_0/u96_v2_tima_ropuf2_proc_sys_reset_5_0.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_5/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_5_0/u96_v2_tima_ropuf2_proc_sys_reset_5_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_5_0/u96_v2_tima_ropuf2_proc_sys_reset_5_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_5/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_4_0/u96_v2_tima_ropuf2_proc_sys_reset_4_0.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_4_0/u96_v2_tima_ropuf2_proc_sys_reset_4_0.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_4/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_4_0/u96_v2_tima_ropuf2_proc_sys_reset_4_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_4_0/u96_v2_tima_ropuf2_proc_sys_reset_4_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_4/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_3_0/u96_v2_tima_ropuf2_proc_sys_reset_3_0.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_3_0/u96_v2_tima_ropuf2_proc_sys_reset_3_0.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_3/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_3_0/u96_v2_tima_ropuf2_proc_sys_reset_3_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_3_0/u96_v2_tima_ropuf2_proc_sys_reset_3_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_3/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_2_0/u96_v2_tima_ropuf2_proc_sys_reset_2_0.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_2_0/u96_v2_tima_ropuf2_proc_sys_reset_2_0.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_2_0/u96_v2_tima_ropuf2_proc_sys_reset_2_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_2_0/u96_v2_tima_ropuf2_proc_sys_reset_2_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_1_0/u96_v2_tima_ropuf2_proc_sys_reset_1_0.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_1_0/u96_v2_tima_ropuf2_proc_sys_reset_1_0.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_1_0/u96_v2_tima_ropuf2_proc_sys_reset_1_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_1_0/u96_v2_tima_ropuf2_proc_sys_reset_1_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_0_0/u96_v2_tima_ropuf2_proc_sys_reset_0_0.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_0_0/u96_v2_tima_ropuf2_proc_sys_reset_0_0.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_0_0/u96_v2_tima_ropuf2_proc_sys_reset_0_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_proc_sys_reset_0_0/u96_v2_tima_ropuf2_proc_sys_reset_0_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_zynq_ultra_ps_e_0_0/u96_v2_tima_ropuf2_zynq_ultra_ps_e_0_0.xdc] for cell 'u96_v2_tima_ropuf2_i/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_zynq_ultra_ps_e_0_0/u96_v2_tima_ropuf2_zynq_ultra_ps_e_0_0.xdc] for cell 'u96_v2_tima_ropuf2_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_clk_wiz_0_0/u96_v2_tima_ropuf2_clk_wiz_0_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_clk_wiz_0_0/u96_v2_tima_ropuf2_clk_wiz_0_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/clk_wiz_0/inst'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_gpio_2_0/u96_v2_tima_ropuf2_axi_gpio_2_0.xdc] for cell 'u96_v2_tima_ropuf2_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_gpio_2_0/u96_v2_tima_ropuf2_axi_gpio_2_0.xdc] for cell 'u96_v2_tima_ropuf2_i/axi_gpio_2/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_gpio_2_0/u96_v2_tima_ropuf2_axi_gpio_2_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_gpio_2_0/u96_v2_tima_ropuf2_axi_gpio_2_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/axi_gpio_2/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_gpio_1_0/u96_v2_tima_ropuf2_axi_gpio_1_0.xdc] for cell 'u96_v2_tima_ropuf2_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_gpio_1_0/u96_v2_tima_ropuf2_axi_gpio_1_0.xdc] for cell 'u96_v2_tima_ropuf2_i/axi_gpio_1/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_gpio_1_0/u96_v2_tima_ropuf2_axi_gpio_1_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_gpio_1_0/u96_v2_tima_ropuf2_axi_gpio_1_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/axi_gpio_1/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_gpio_0_0/u96_v2_tima_ropuf2_axi_gpio_0_0.xdc] for cell 'u96_v2_tima_ropuf2_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_gpio_0_0/u96_v2_tima_ropuf2_axi_gpio_0_0.xdc] for cell 'u96_v2_tima_ropuf2_i/axi_gpio_0/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_gpio_0_0/u96_v2_tima_ropuf2_axi_gpio_0_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_gpio_0_0/u96_v2_tima_ropuf2_axi_gpio_0_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/axi_gpio_0/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_uart16550_1_0/u96_v2_tima_ropuf2_axi_uart16550_1_0.xdc] for cell 'u96_v2_tima_ropuf2_i/axi_uart16550_1/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_uart16550_1_0/u96_v2_tima_ropuf2_axi_uart16550_1_0.xdc] for cell 'u96_v2_tima_ropuf2_i/axi_uart16550_1/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_uart16550_1_0/u96_v2_tima_ropuf2_axi_uart16550_1_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/axi_uart16550_1/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_uart16550_1_0/u96_v2_tima_ropuf2_axi_uart16550_1_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/axi_uart16550_1/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_uart16550_0_0/u96_v2_tima_ropuf2_axi_uart16550_0_0.xdc] for cell 'u96_v2_tima_ropuf2_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_uart16550_0_0/u96_v2_tima_ropuf2_axi_uart16550_0_0.xdc] for cell 'u96_v2_tima_ropuf2_i/axi_uart16550_0/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_uart16550_0_0/u96_v2_tima_ropuf2_axi_uart16550_0_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_axi_uart16550_0_0/u96_v2_tima_ropuf2_axi_uart16550_0_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/axi_uart16550_0/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_rst_ps8_0_100M_0/u96_v2_tima_ropuf2_rst_ps8_0_100M_0.xdc] for cell 'u96_v2_tima_ropuf2_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_rst_ps8_0_100M_0/u96_v2_tima_ropuf2_rst_ps8_0_100M_0.xdc] for cell 'u96_v2_tima_ropuf2_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_rst_ps8_0_100M_0/u96_v2_tima_ropuf2_rst_ps8_0_100M_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_rst_ps8_0_100M_0/u96_v2_tima_ropuf2_rst_ps8_0_100M_0_board.xdc] for cell 'u96_v2_tima_ropuf2_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:2]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:3]
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_0/u96_v2_tima_ropuf2_auto_ds_0_clocks.xdc] for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_0/u96_v2_tima_ropuf2_auto_ds_0_clocks.xdc] for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_1/u96_v2_tima_ropuf2_auto_ds_1_clocks.xdc] for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_1/u96_v2_tima_ropuf2_auto_ds_1_clocks.xdc] for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_2/u96_v2_tima_ropuf2_auto_ds_2_clocks.xdc] for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_2/u96_v2_tima_ropuf2_auto_ds_2_clocks.xdc] for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_3/u96_v2_tima_ropuf2_auto_ds_3_clocks.xdc] for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_3/u96_v2_tima_ropuf2_auto_ds_3_clocks.xdc] for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_4/u96_v2_tima_ropuf2_auto_ds_4_clocks.xdc] for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_4/u96_v2_tima_ropuf2_auto_ds_4_clocks.xdc] for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_5/u96_v2_tima_ropuf2_auto_ds_5_clocks.xdc] for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_5/u96_v2_tima_ropuf2_auto_ds_5_clocks.xdc] for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_6/u96_v2_tima_ropuf2_auto_ds_6_clocks.xdc] for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_6/u96_v2_tima_ropuf2_auto_ds_6_clocks.xdc] for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_7/u96_v2_tima_ropuf2_auto_ds_7_clocks.xdc] for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.gen/sources_1/bd/u96_v2_tima_ropuf2/ip/u96_v2_tima_ropuf2_auto_ds_7/u96_v2_tima_ropuf2_auto_ds_7_clocks.xdc] for cell 'u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst'
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96_v2_tima_ropuf2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96_v2_tima_ropuf2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96_v2_tima_ropuf2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96_v2_tima_ropuf2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3565.043 ; gain = 0.000 ; free physical = 2402 ; free virtual = 17455
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 61 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 56 instances

55 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:14 . Memory (MB): peak = 3565.043 ; gain = 1234.090 ; free physical = 2402 ; free virtual = 17455
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3581.020 ; gain = 15.977 ; free physical = 2377 ; free virtual = 17438

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b9750936

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3589.020 ; gain = 8.000 ; free physical = 2350 ; free virtual = 17411

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 53 inverter(s) to 4721 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20998e204

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3757.832 ; gain = 0.000 ; free physical = 2211 ; free virtual = 17275
INFO: [Opt 31-389] Phase Retarget created 321 cells and removed 720 cells
INFO: [Opt 31-1021] In phase Retarget, 196 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 25a5ad1df

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3757.832 ; gain = 0.000 ; free physical = 2211 ; free virtual = 17276
INFO: [Opt 31-389] Phase Constant propagation created 305 cells and removed 2755 cells
INFO: [Opt 31-1021] In phase Constant propagation, 192 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2333c16c2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3757.832 ; gain = 0.000 ; free physical = 2208 ; free virtual = 17272
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 5597 cells
INFO: [Opt 31-1021] In phase Sweep, 4353 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/output_ro_BUFG_inst to drive 32 load(s) on clock net u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/output_ro_BUFGCE
INFO: [Opt 31-194] Inserted BUFG u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/output_ro_BUFG_inst to drive 32 load(s) on clock net u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/output_ro_BUFGCE
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 25348e51d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3757.832 ; gain = 0.000 ; free physical = 2208 ; free virtual = 17273
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 25348e51d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3757.832 ; gain = 0.000 ; free physical = 2208 ; free virtual = 17273
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 25348e51d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3757.832 ; gain = 0.000 ; free physical = 2208 ; free virtual = 17273
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 264 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             321  |             720  |                                            196  |
|  Constant propagation         |             305  |            2755  |                                            192  |
|  Sweep                        |               0  |            5597  |                                           4353  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            264  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3757.832 ; gain = 0.000 ; free physical = 2208 ; free virtual = 17273
Ending Logic Optimization Task | Checksum: 1d2929d5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3757.832 ; gain = 0.000 ; free physical = 2208 ; free virtual = 17273

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1474b5824

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3953.609 ; gain = 0.000 ; free physical = 2158 ; free virtual = 17229
Ending Power Optimization Task | Checksum: 1474b5824

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3953.609 ; gain = 195.777 ; free physical = 2195 ; free virtual = 17267

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 16dcb649f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3953.609 ; gain = 0.000 ; free physical = 2197 ; free virtual = 17270
Ending Final Cleanup Task | Checksum: 16dcb649f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3953.609 ; gain = 0.000 ; free physical = 2197 ; free virtual = 17269

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3953.609 ; gain = 0.000 ; free physical = 2197 ; free virtual = 17269
Ending Netlist Obfuscation Task | Checksum: 16dcb649f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3953.609 ; gain = 0.000 ; free physical = 2197 ; free virtual = 17269
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 3953.609 ; gain = 388.566 ; free physical = 2197 ; free virtual = 17269
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3953.609 ; gain = 0.000 ; free physical = 2143 ; free virtual = 17238
INFO: [Common 17-1381] The checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.runs/impl_1/u96_v2_tima_ropuf2_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3953.609 ; gain = 0.000 ; free physical = 2061 ; free virtual = 17244
INFO: [runtcl-4] Executing : report_drc -file u96_v2_tima_ropuf2_wrapper_drc_opted.rpt -pb u96_v2_tima_ropuf2_wrapper_drc_opted.pb -rpx u96_v2_tima_ropuf2_wrapper_drc_opted.rpx
Command: report_drc -file u96_v2_tima_ropuf2_wrapper_drc_opted.rpt -pb u96_v2_tima_ropuf2_wrapper_drc_opted.pb -rpx u96_v2_tima_ropuf2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.runs/impl_1/u96_v2_tima_ropuf2_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 4621.793 ; gain = 668.184 ; free physical = 1490 ; free virtual = 16803
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
WARNING: [Vivado_Tcl 4-1400] -ultrathreads option currently only supported on multi-SLR devices. Continuing placement in regular mode.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/NAND_IN.
INFO: [Common 17-14] Message 'DRC LUTLP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 512 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1478 ; free virtual = 16793
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1621fb2df

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1478 ; free virtual = 16793
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1478 ; free virtual = 16793

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14fd244c1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1502 ; free virtual = 16824

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1de6823ca

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1451 ; free virtual = 16775

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1de6823ca

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1451 ; free virtual = 16775
Phase 1 Placer Initialization | Checksum: 1de6823ca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1450 ; free virtual = 16774

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1a5a37219

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1407 ; free virtual = 16735

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 125cc90d1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1401 ; free virtual = 16731

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 125cc90d1

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1388 ; free virtual = 16719

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: fafc54fb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1408 ; free virtual = 16733

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: fafc54fb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1408 ; free virtual = 16733
Phase 2.1.1 Partition Driven Placement | Checksum: fafc54fb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1414 ; free virtual = 16739
Phase 2.1 Floorplanning | Checksum: 1435377fb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1414 ; free virtual = 16739

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1435377fb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1414 ; free virtual = 16739

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 785 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 324 nets or cells. Created 0 new cell, deleted 324 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 4 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 46 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 1 existing cell and moved 46 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.30 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1306 ; free virtual = 16707
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1307 ; free virtual = 16708

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            324  |                   324  |           0  |           1  |  00:00:01  |
|  Equivalent Driver Rewiring                       |            0  |              1  |                     3  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            325  |                   327  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1efdde08c

Time (s): cpu = 00:01:16 ; elapsed = 00:00:43 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1302 ; free virtual = 16706
Phase 2.3 Global Placement Core | Checksum: 1b98a8f1b

Time (s): cpu = 00:01:19 ; elapsed = 00:00:45 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1293 ; free virtual = 16698
Phase 2 Global Placement | Checksum: 1b98a8f1b

Time (s): cpu = 00:01:19 ; elapsed = 00:00:45 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1304 ; free virtual = 16708

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17644a6c6

Time (s): cpu = 00:01:21 ; elapsed = 00:00:46 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1304 ; free virtual = 16708

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 290eb81c1

Time (s): cpu = 00:01:25 ; elapsed = 00:00:48 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1307 ; free virtual = 16711

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2a7c7bf6d

Time (s): cpu = 00:01:29 ; elapsed = 00:00:51 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1272 ; free virtual = 16686

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 290036256

Time (s): cpu = 00:01:29 ; elapsed = 00:00:51 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1271 ; free virtual = 16686

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 1c6a52020

Time (s): cpu = 00:01:32 ; elapsed = 00:00:53 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1264 ; free virtual = 16676
Phase 3.3 Small Shape DP | Checksum: 1d34688cc

Time (s): cpu = 00:01:45 ; elapsed = 00:00:57 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1272 ; free virtual = 16683

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 20e2d0d1a

Time (s): cpu = 00:01:47 ; elapsed = 00:00:59 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1272 ; free virtual = 16684

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 233978095

Time (s): cpu = 00:01:47 ; elapsed = 00:00:59 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1276 ; free virtual = 16688
Phase 3 Detail Placement | Checksum: 233978095

Time (s): cpu = 00:01:47 ; elapsed = 00:00:59 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1276 ; free virtual = 16688

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f6244dfa

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.161 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 7e63de74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1277 ; free virtual = 16688
INFO: [Place 46-35] Processed net u96_v2_tima_ropuf2_i/rst_ps8_0_100M/U0/peripheral_aresetn[0], inserted BUFG to drive 2714 loads.
INFO: [Place 46-45] Replicated bufg driver u96_v2_tima_ropuf2_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 217534dca

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1273 ; free virtual = 16685
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cbc431e9

Time (s): cpu = 00:02:09 ; elapsed = 00:01:09 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1274 ; free virtual = 16686
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.161. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:02:09 ; elapsed = 00:01:09 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1274 ; free virtual = 16686
Phase 4.1 Post Commit Optimization | Checksum: 204ab9c3d

Time (s): cpu = 00:02:09 ; elapsed = 00:01:09 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1274 ; free virtual = 16686
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1267 ; free virtual = 16679

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2f4fe7562

Time (s): cpu = 00:02:11 ; elapsed = 00:01:10 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1267 ; free virtual = 16679

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2f4fe7562

Time (s): cpu = 00:02:12 ; elapsed = 00:01:11 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1273 ; free virtual = 16685
Phase 4.3 Placer Reporting | Checksum: 2f4fe7562

Time (s): cpu = 00:02:12 ; elapsed = 00:01:11 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1274 ; free virtual = 16686

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1274 ; free virtual = 16687

Time (s): cpu = 00:02:12 ; elapsed = 00:01:11 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1274 ; free virtual = 16687
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2d7b9f233

Time (s): cpu = 00:02:12 ; elapsed = 00:01:11 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1274 ; free virtual = 16687
Ending Placer Task | Checksum: 1efe45ba3

Time (s): cpu = 00:02:12 ; elapsed = 00:01:11 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1269 ; free virtual = 16686
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 103 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:19 ; elapsed = 00:01:14 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1320 ; free virtual = 16737
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1220 ; free virtual = 16711
INFO: [Common 17-1381] The checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.runs/impl_1/u96_v2_tima_ropuf2_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1305 ; free virtual = 16734
INFO: [runtcl-4] Executing : report_io -file u96_v2_tima_ropuf2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1310 ; free virtual = 16734
INFO: [runtcl-4] Executing : report_utilization -file u96_v2_tima_ropuf2_wrapper_utilization_placed.rpt -pb u96_v2_tima_ropuf2_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file u96_v2_tima_ropuf2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1319 ; free virtual = 16744
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
137 Infos, 103 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1290 ; free virtual = 16716
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1178 ; free virtual = 16682
INFO: [Common 17-1381] The checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.runs/impl_1/u96_v2_tima_ropuf2_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1249 ; free virtual = 16693
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/NAND_IN.
INFO: [Common 17-14] Message 'DRC LUTLP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 512 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: df522b65 ConstDB: 0 ShapeSum: 203f5719 RouteDB: f052d925

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.55 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1153 ; free virtual = 16601
Phase 1 Build RT Design | Checksum: 16d794ba2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1153 ; free virtual = 16603
Post Restoration Checksum: NetGraph: d7c4828e NumContArr: 31833e5 Constraints: 2ed5259b Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 109b1dc0e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1130 ; free virtual = 16580

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 109b1dc0e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1130 ; free virtual = 16580

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 145411d95

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1115 ; free virtual = 16567

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21308d374

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1089 ; free virtual = 16548
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.200  | TNS=0.000  | WHS=-0.053 | THS=-22.614|

Phase 2 Router Initialization | Checksum: 1dc1a2cd8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1083 ; free virtual = 16541

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00166875 %
  Global Horizontal Routing Utilization  = 0.0045968 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 26236
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16150
  Number of Partially Routed Nets     = 10086
  Number of Node Overlaps             = 1


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1dc1a2cd8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1082 ; free virtual = 16541
Phase 3 Initial Routing | Checksum: 2201747d4

Time (s): cpu = 00:01:07 ; elapsed = 00:00:29 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1073 ; free virtual = 16533

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4415
 Number of Nodes with overlaps = 372
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.807  | TNS=0.000  | WHS=-0.010 | THS=-0.215 |

Phase 4.1 Global Iteration 0 | Checksum: 19fa02735

Time (s): cpu = 00:02:03 ; elapsed = 00:00:51 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1076 ; free virtual = 16542

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.807  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22c1ba1f7

Time (s): cpu = 00:02:07 ; elapsed = 00:00:53 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1080 ; free virtual = 16546
Phase 4 Rip-up And Reroute | Checksum: 22c1ba1f7

Time (s): cpu = 00:02:07 ; elapsed = 00:00:53 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1080 ; free virtual = 16546

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e8e2fe01

Time (s): cpu = 00:02:16 ; elapsed = 00:00:56 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1072 ; free virtual = 16538
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.807  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1e8e2fe01

Time (s): cpu = 00:02:16 ; elapsed = 00:00:57 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1072 ; free virtual = 16538

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e8e2fe01

Time (s): cpu = 00:02:16 ; elapsed = 00:00:57 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1072 ; free virtual = 16538
Phase 5 Delay and Skew Optimization | Checksum: 1e8e2fe01

Time (s): cpu = 00:02:16 ; elapsed = 00:00:57 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1072 ; free virtual = 16538

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f452e2e0

Time (s): cpu = 00:02:22 ; elapsed = 00:00:59 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1070 ; free virtual = 16536
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.807  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22e266ba6

Time (s): cpu = 00:02:22 ; elapsed = 00:00:59 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1070 ; free virtual = 16536
Phase 6 Post Hold Fix | Checksum: 22e266ba6

Time (s): cpu = 00:02:22 ; elapsed = 00:00:59 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1070 ; free virtual = 16536

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.12473 %
  Global Horizontal Routing Utilization  = 4.13761 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f655d1ce

Time (s): cpu = 00:02:23 ; elapsed = 00:01:00 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1070 ; free virtual = 16536

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f655d1ce

Time (s): cpu = 00:02:23 ; elapsed = 00:01:00 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1069 ; free virtual = 16535

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f655d1ce

Time (s): cpu = 00:02:26 ; elapsed = 00:01:02 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1069 ; free virtual = 16535

Phase 10 Route finalize
Phase 10 Route finalize | Checksum: 1f655d1ce

Time (s): cpu = 00:02:26 ; elapsed = 00:01:02 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1070 ; free virtual = 16537

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=3.807  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 11 Post Router Timing | Checksum: 1f3f35802

Time (s): cpu = 00:02:46 ; elapsed = 00:01:08 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1062 ; free virtual = 16530
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 72-16] Aggressive Explore Summary
+------+-------+-------+-------+-------+--------+--------------+-------------------+
| Pass |  WNS  |  TNS  |  WHS  |  THS  | Status | Elapsed Time | Solution Selected |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  1   | 3.807 | 0.000 | 0.011 | 0.000 |  Pass  |   00:00:52   |         x         |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  2   |   -   |   -   |   -   |   -   |  Fail  |   00:00:00   |                   |
+------+-------+-------+-------+-------+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:46 ; elapsed = 00:01:08 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1184 ; free virtual = 16652

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
156 Infos, 203 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:58 ; elapsed = 00:01:12 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1184 ; free virtual = 16652
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1071 ; free virtual = 16628
INFO: [Common 17-1381] The checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.runs/impl_1/u96_v2_tima_ropuf2_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1143 ; free virtual = 16637
INFO: [runtcl-4] Executing : report_drc -file u96_v2_tima_ropuf2_wrapper_drc_routed.rpt -pb u96_v2_tima_ropuf2_wrapper_drc_routed.pb -rpx u96_v2_tima_ropuf2_wrapper_drc_routed.rpx
Command: report_drc -file u96_v2_tima_ropuf2_wrapper_drc_routed.rpt -pb u96_v2_tima_ropuf2_wrapper_drc_routed.pb -rpx u96_v2_tima_ropuf2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.runs/impl_1/u96_v2_tima_ropuf2_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file u96_v2_tima_ropuf2_wrapper_methodology_drc_routed.rpt -pb u96_v2_tima_ropuf2_wrapper_methodology_drc_routed.pb -rpx u96_v2_tima_ropuf2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file u96_v2_tima_ropuf2_wrapper_methodology_drc_routed.rpt -pb u96_v2_tima_ropuf2_wrapper_methodology_drc_routed.pb -rpx u96_v2_tima_ropuf2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.runs/impl_1/u96_v2_tima_ropuf2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 1141 ; free virtual = 16639
INFO: [runtcl-4] Executing : report_power -file u96_v2_tima_ropuf2_wrapper_power_routed.rpt -pb u96_v2_tima_ropuf2_wrapper_power_summary_routed.pb -rpx u96_v2_tima_ropuf2_wrapper_power_routed.rpx
Command: report_power -file u96_v2_tima_ropuf2_wrapper_power_routed.rpt -pb u96_v2_tima_ropuf2_wrapper_power_summary_routed.pb -rpx u96_v2_tima_ropuf2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
169 Infos, 204 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 960 ; free virtual = 16582
INFO: [runtcl-4] Executing : report_route_status -file u96_v2_tima_ropuf2_wrapper_route_status.rpt -pb u96_v2_tima_ropuf2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file u96_v2_tima_ropuf2_wrapper_timing_summary_routed.rpt -pb u96_v2_tima_ropuf2_wrapper_timing_summary_routed.pb -rpx u96_v2_tima_ropuf2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
INFO: [runtcl-4] Executing : report_incremental_reuse -file u96_v2_tima_ropuf2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file u96_v2_tima_ropuf2_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file u96_v2_tima_ropuf2_wrapper_bus_skew_routed.rpt -pb u96_v2_tima_ropuf2_wrapper_bus_skew_routed.pb -rpx u96_v2_tima_ropuf2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force u96_v2_tima_ropuf2_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTER_0, and u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/NAND_IN.
INFO: [Common 17-14] Message 'DRC LUTLP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PDRC-153] Gated clock check: Net u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1/O, cell u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1/O, cell u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 265 net(s) have no routable loads. The problem bus(es) and/or net(s) are u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0], u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 169 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 515 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./u96_v2_tima_ropuf2_wrapper.bit...
Writing bitstream ./u96_v2_tima_ropuf2_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 4621.793 ; gain = 0.000 ; free physical = 874 ; free virtual = 16518
INFO: [Common 17-206] Exiting Vivado at Sat Sep 28 19:30:44 2024...
