Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 23bba3737d8b4e059d16970f1e1b2f7d --debug typical --relax --mt 8 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_frequency_divider_behav xil_defaultlib.tb_frequency_divider xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequency_divider
Compiling module xil_defaultlib.tb_frequency_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_frequency_divider_behav
