Version 4.1
SHEET 1 880 11196
TEXT -200 8 Left 2 !* TLV9302 - Rev. B\n* Created by Paul Goedeke; June 04, 2019 - Revised by GPAMPS Team; 2021-06-15\n* Created with Green-Williams-Lis Op Amp Macro-model Architecture\n* Copyright 2019 by Texas Instruments Corporation\n******************************************************\n* MACRO-MODEL SIMULATED PARAMETERS:\n******************************************************\n* OPEN-LOOP GAIN AND PHASE VS. FREQUENCY  WITH RL, CL EFFECTS (Aol)\n* UNITY GAIN BANDWIDTH (GBW)\n* INPUT COMMON-MODE REJECTION RATIO VS. FREQUENCY (CMRR)\n* POWER SUPPLY REJECTION RATIO VS. FREQUENCY (PSRR)\n* DIFFERENTIAL INPUT IMPEDANCE (Zid)\n* COMMON-MODE INPUT IMPEDANCE (Zic)\n* OPEN-LOOP OUTPUT IMPEDANCE VS. FREQUENCY (Zo)\n* OUTPUT CURRENT THROUGH THE SUPPLY (Iout)\n* INPUT VOLTAGE NOISE DENSITY VS. FREQUENCY (en)\n* INPUT CURRENT NOISE DENSITY VS. FREQUENCY (in)\n* OUTPUT VOLTAGE SWING vs. OUTPUT CURRENT (Vo)\n* SHORT-CIRCUIT OUTPUT CURRENT (Isc)\n* QUIESCENT CURRENT (Iq)\n* SETTLING TIME VS. CAPACITIVE LOAD (ts)\n* SLEW RATE (SR)\n* SMALL SIGNAL OVERSHOOT VS. CAPACITIVE LOAD\n* LARGE SIGNAL RESPONSE\n* OVERLOAD RECOVERY TIME (tor)\n* INPUT BIAS CURRENT (Ib)\n* INPUT OFFSET CURRENT (Ios)\n* INPUT OFFSET VOLTAGE (Vos)\n* INPUT COMMON-MODE VOLTAGE RANGE (Vcm)\n* INPUT OFFSET VOLTAGE VS. INPUT COMMON-MODE VOLTAGE (Vos vs. Vcm)\n* INPUT/OUTPUT ESD CELLS (ESDin, ESDout)\n******************************************************\n.subckt TLV9302 IN+ IN- VCC VEE OUT\n******************************************************\n* MODEL DEFINITIONS:\n.model BB_SW VSWITCH(Ron=50 Roff=1e12 Von=700e-3 Voff=0)\n.model ESD_SW VSWITCH(Ron=50 Roff=1e12 Von=250e-3 Voff=0)\n.model OL_SW VSWITCH(Ron=1e-3 Roff=1e9 Von=900e-3 Voff=800e-3)\n.model OR_SW VSWITCH(Ron=10e-3 Roff=1e9 Von=1e-3 Voff=0)\n.model R_NOISELESS RES(T_ABS=-273.15)\n******************************************************\n\nI_OS        ESDn MID 5P\nI_B         23 MID 10P\nV_GRp       59 MID 400\nV_GRn       60 MID -400\nV_ISCp      53 MID 80\nV_ISCn      54 MID -80\nV_ORn       38 VCLP -1.9\nV11         58 37 0\nV_ORp       36 VCLP 1.9\nV12         57 35 0\nV4          50 OUT 0\nVCM_MIN     80 VEE_B -200M\nVCM_MAX     81 VCC_B 200M\nI_Q         VCC VEE 120U\nXCLAWn      MID VIMON VEE_B 21 VCCS_LIM_CLAW-_0\nXU1         22 23 VOS_DRIFT_0\nR61         MID 24 R_NOISELESS 26.7\nC16         24 25 13.3N\nR58         25 24 R_NOISELESS 100MEG\nGVCCS2      25 MID VEE_B MID  -375M\nR57         MID 25 R_NOISELESS 1\nR56         MID 26 R_NOISELESS 62.5\nC15         26 27 6.37N\nR55         27 26 R_NOISELESS 100MEG\nGVCCS1      27 MID VCC_B MID  -160M\nR54         MID 27 R_NOISELESS 1\nC22         28 MID 30F\nR62         MID 28 R_NOISELESS 1MEG\nGVCCS4      28 MID 29 MID  -1U\nXVOS_VCM    30 22 VCC VEE VOS_SRC_0\nXe_n        ESDp 23 VNSE_0\nS5          VEE ESDp VEE ESDp  S_VSWITCH_1\nS4          VEE ESDn VEE ESDn  S_VSWITCH_2\nS2          ESDn VCC ESDn VCC  S_VSWITCH_3\nS3          ESDp VCC ESDp VCC  S_VSWITCH_4\nC28         31 MID 1P\nR77         32 31 R_NOISELESS 100\nC27         33 MID 1P\nR76         34 33 R_NOISELESS 100\nR75         MID 35 R_NOISELESS 1\nGVCCS8      35 MID 36 MID  -1\nR74         37 MID R_NOISELESS 1\nGVCCS7      37 MID 38 MID  -1\nR73         39 MID R_NOISELESS 1\nXVCCS_LIM_ZO 40 MID MID 39 VCCS_LIM_ZO_0\nXi_nn       ESDn MID FEMT_0\nXi_np       MID 23 FEMT_0\nC25         29 MID 53.1F\nR69         MID 29 R_NOISELESS 1MEG\nGVCCS6      29 MID VSENSE MID  -1U\nC20         CLAMP MID 354N\nR68         MID CLAMP R_NOISELESS 1MEG\nXVCCS_LIM_2 41 MID MID CLAMP VCCS_LIM_2_0\nR44         MID 41 R_NOISELESS 1MEG\nXVCCS_LIM_1 42 43 MID 41 VCCS_LIM_1_0\nR72         40 MID R_NOISELESS 1.3\nC26         40 44 1.22P\nR71         40 44 R_NOISELESS 10K\nR70         44 MID R_NOISELESS 1\nGVCCS5      44 MID 45 MID  -1\nC23         46 MID 133P\nR67         45 46 R_NOISELESS 10K\nR66         45 47 R_NOISELESS 2K\nR65         47 MID R_NOISELESS 1\nGVCCS3      47 MID 48 MID  -9\nC21         49 48 1.59U\nR51         48 MID R_NOISELESS 1.25K\nR50         48 49 R_NOISELESS 10K\nRdummy      MID 50 R_NOISELESS 40K\nRx          50 39 R_NOISELESS 400K\nRdc         49 MID R_NOISELESS 1\nG_Aol_Zo    49 MID CL_CLAMP 50  -90.1\nR49         MID 51 R_NOISELESS 334K\nC14         51 52 159F\nR48         52 51 R_NOISELESS 100MEG\nG_adjust    52 MID ESDp MID  -23.8M\nRsrc        MID 52 R_NOISELESS 1\nXIQp        VIMON MID MID VCC VCCS_LIMIT_IQ_0\nXIQn        MID VIMON VEE MID VCCS_LIMIT_IQ_0\nC_DIFF      ESDp ESDn 3P\nXCL_AMP     53 54 VIMON MID 55 56 CLAMP_AMP_LO_0\nSOR_SWp     CLAMP 57 CLAMP 57  S_VSWITCH_5\nSOR_SWn     58 CLAMP 58 CLAMP  S_VSWITCH_6\nXGR_AMP     59 60 61 MID 62 63 CLAMP_AMP_HI_0\nR39         59 MID R_NOISELESS 1T\nR37         60 MID R_NOISELESS 1T\nR42         VSENSE 61 R_NOISELESS 1M\nC19         61 MID 1F\nR38         62 MID R_NOISELESS 1\nR36         MID 63 R_NOISELESS 1\nR40         62 64 R_NOISELESS 1M\nR41         63 65 R_NOISELESS 1M\nC17         64 MID 1F\nC18         MID 65 1F\nXGR_SRC     64 65 CLAMP MID VCCS_LIM_GR_0\nR21         55 MID R_NOISELESS 1\nR20         MID 56 R_NOISELESS 1\nR29         55 66 R_NOISELESS 1M\nR30         56 67 R_NOISELESS 1M\nC9          66 MID 1F\nC8          MID 67 1F\nXCL_SRC     66 67 CL_CLAMP MID VCCS_LIM_4_0\nR22         53 MID R_NOISELESS 1T\nR19         MID 54 R_NOISELESS 1T\nXCLAWp      VIMON MID 68 VCC_B VCCS_LIM_CLAW+_0\nR12         68 VCC_B R_NOISELESS 1K\nR16         68 69 R_NOISELESS 1M\nR13         VEE_B 21 R_NOISELESS 1K\nR17         70 21 R_NOISELESS 1M\nC6          70 MID 1F\nC5          MID 69 1F\nG2          VCC_CLP MID 69 MID  -1M\nR15         VCC_CLP MID R_NOISELESS 1K\nG3          VEE_CLP MID 70 MID  -1M\nR14         MID VEE_CLP R_NOISELESS 1K\nXCLAW_AMP   VCC_CLP VEE_CLP VOUT_S MID 71 72 CLAMP_AMP_LO_0\nR26         VCC_CLP MID R_NOISELESS 1T\nR23         VEE_CLP MID R_NOISELESS 1T\nR25         71 MID R_NOISELESS 1\nR24         MID 72 R_NOISELESS 1\nR27         71 73 R_NOISELESS 1M\nR28         72 74 R_NOISELESS 1M\nC11         73 MID 1F\nC10         MID 74 1F\nXCLAW_SRC   73 74 CLAW_CLAMP MID VCCS_LIM_3_0\nH2          34 MID V11 -1\nH3          32 MID V12 1\nC12         SW_OL MID 100P\nR32         75 SW_OL R_NOISELESS 100\nR31         75 MID R_NOISELESS 1\nXOL_SENSE   MID 75 33 31 OL_SENSE_0\nS1          49 48 SW_OL MID  S_VSWITCH_7\nH1          76 MID V4 1K\nS7          VEE OUT VEE OUT  S_VSWITCH_8\nS6          OUT VCC OUT VCC  S_VSWITCH_9\nR11         MID 77 R_NOISELESS 1T\nR18         77 VOUT_S R_NOISELESS 100\nC7          VOUT_S MID 100P\nE5          77 MID OUT MID  1\nC13         VIMON MID 100P\nR33         76 VIMON R_NOISELESS 100\nR10         MID 76 R_NOISELESS 1T\nR47         78 VCLP R_NOISELESS 100\nC24         VCLP MID 100P\nE4          78 MID CL_CLAMP MID  1\nR46         MID CL_CLAMP R_NOISELESS 1K\nG9          CL_CLAMP MID CLAW_CLAMP MID  -1M\nR45         MID CLAW_CLAMP R_NOISELESS 1K\nG8          CLAW_CLAMP MID 28 MID  -1M\nR43         MID VSENSE R_NOISELESS 1K\nG15         VSENSE MID CLAMP MID  -1M\nC4          42 MID 1F\nR9          42 79 R_NOISELESS 1M\nR7          MID 80 R_NOISELESS 1T\nR6          81 MID R_NOISELESS 1T\nR8          MID 79 R_NOISELESS 1\nXVCM_CLAMP  82 MID 79 MID 81 80 VCCS_EXT_LIM_0\nE1          MID 0 83 0  1\nR89         VEE_B 0 R_NOISELESS 1\nR5          84 VEE_B R_NOISELESS 1M\nC3          84 0 1F\nR60         83 84 R_NOISELESS 1MEG\nC1          83 0 100e-9\nR3          83 0 R_NOISELESS 1T\nR59         85 83 R_NOISELESS 1MEG\nC2          85 0 1F\nR4          VCC_B 85 R_NOISELESS 1M\nR88         VCC_B 0 R_NOISELESS 1\nG17         VEE_B 0 VEE 0  -1\nG16         VCC_B 0 VCC 0  -1\nR_PSR       86 82 R_NOISELESS 1K\nG_PSR       82 86 26 24  -1M\nR2          43 ESDn R_NOISELESS 1M\nR1          86 87 R_NOISELESS 1M\nR_CMR       30 87 R_NOISELESS 1K\nG_CMR       87 30 51 MID  -1M\nC_CMn       ESDn MID 1P\nC_CMp       MID ESDp 1P\nR53         ESDn MID R_NOISELESS 1T\nR52         MID ESDp R_NOISELESS 1T\nR35         IN- ESDn R_NOISELESS 10M\nR34         IN+ ESDp R_NOISELESS 10M\n.MODEL S_VSWITCH_1 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)\n.MODEL S_VSWITCH_2 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)\n.MODEL S_VSWITCH_3 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)\n.MODEL S_VSWITCH_4 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)\n.MODEL S_VSWITCH_5 VSWITCH (RON=10M ROFF=1T VON=10M VOFF=0)\n.MODEL S_VSWITCH_6 VSWITCH (RON=10M ROFF=1T VON=10M VOFF=0)\n.MODEL S_VSWITCH_7 VSWITCH (RON=1M ROFF=1T VON=500M VOFF=100M)\n.MODEL S_VSWITCH_8 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)\n.MODEL S_VSWITCH_9 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)\n.ENDS TLV9302\n*\n.SUBCKT VCCS_LIM_CLAW-_0  VC+ VC- IOUT+ IOUT-\nG1 IOUT+ IOUT- TABLE {ABS(V(VC+,VC-))} =\n+(0, 0.00005)\n+(10, 0.0002)\n+(20, 0.0004)\n+(30, 0.0006)\n+(40, 0.0008)\n+(50, 0.00105)\n+(60, 0.00134)\n+(65, 0.0015)\n+(70, 0.0017)\n+(75, 0.0019)\n+(77, 0.002)\n+(80, 0.00217)\n.ENDS\n*\n\n.SUBCKT VOS_DRIFT_0  VOS+ VOS-\n.PARAM DC = 296.4U\n.PARAM POL = -1\n.PARAM DRIFT = 0.6E-6\nE1 VOS+ VOS- VALUE={DC+POL*DRIFT*(TEMP-27)}\n.ENDS\n*\n\n.SUBCKT VOS_SRC_0  V+ V- REF+ REF-\nE1 V+ 1 TABLE {(V(REF+, V-))} =\n+(0, 0.000400)\n+(1, 0.000400)\n+(1.5, 0)\n+(18, 0)\nE2 1 V- TABLE {(V(V-, REF-))}=\n+(-0.7, -2E-4)\n+(-0.5, -2E-4)\n+(-0.4, 0)\n+(18, 0)\n.ENDS VOS_SRC_0\n*\n\n.SUBCKT VNSE_0  1 2\n.PARAM FLW=10\n.PARAM NLF=115\n.PARAM NVR=28\n.PARAM GLF={PWR(FLW,0.25)*NLF/1164}\n.PARAM RNV={1.184*PWR(NVR,2)}\n.MODEL DVN D KF={PWR(FLW,0.5)/1E11} IS=1.0E-16\nI1 0 7 10E-3\nI2 0 8 10E-3\nD1 7 0 DVN\nD2 8 0 DVN\nE1 3 6 7 8 {GLF}\nR1 3 0 1E9\nR2 3 0 1E9\nR3 3 6 1E9\nE2 6 4 5 0 10\nR4 5 0 {RNV}\nR5 5 0 {RNV}\nR6 3 4 1E9\nR7 4 0 1E9\nE3 1 2 3 4 1\n.ENDS\n*\n\n.SUBCKT VCCS_LIM_ZO_0  VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 7.69E3\n.PARAM IPOS = 48K\n.PARAM INEG = -48K\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n*\n\n.SUBCKT FEMT_0  1 2\n.PARAM FLWF=1E-3\n.PARAM NLFF=60\n.PARAM NVRF=60\n.PARAM GLFF={PWR(FLWF,0.25)*NLFF/1164}\n.PARAM RNVF={1.184*PWR(NVRF,2)}\n.MODEL DVNF D KF={PWR(FLWF,0.5)/1E11} IS=1.0E-16\nI1 0 7 10E-3\nI2 0 8 10E-3\nD1 7 0 DVNF\nD2 8 0 DVNF\nE1 3 6 7 8 {GLFF}\nR1 3 0 1E9\nR2 3 0 1E9\nR3 3 6 1E9\nE2 6 4 5 0 10\nR4 5 0 {RNVF}\nR5 5 0 {RNVF}\nR6 3 4 1E9\nR7 4 0 1E9\nG1 1 2 3 4 1E-6\n.ENDS\n*\n\n.SUBCKT VCCS_LIM_2_0  VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 2.49E-2\n.PARAM IPOS = 1.70\n.PARAM INEG = -1.70\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n*\n\n.SUBCKT VCCS_LIM_1_0  VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1E-4\n.PARAM IPOS = .5\n.PARAM INEG = -.5\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n*\n\n.SUBCKT VCCS_LIMIT_IQ_0  VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1E-3\nG1 IOUT- IOUT+ VALUE={IF( (V(VC+,VC-)<=0),0,GAIN*V(VC+,VC-) )}\n.ENDS\n*\n\n.SUBCKT CLAMP_AMP_LO_0  VC+ VC- VIN COM VO+ VO-\n.PARAM G=1\nGVO+ COM VO+ VALUE = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}\nGVO- COM VO- VALUE = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}\n.ENDS\n*\n\n.SUBCKT CLAMP_AMP_HI_0  VC+ VC- VIN COM VO+ VO-\n.PARAM G=10\nGVO+ COM VO+ VALUE = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}\nGVO- COM VO- VALUE = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}\n.ENDS\n*\n\n.SUBCKT VCCS_LIM_GR_0  VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1\n.PARAM IPOS = 4.05\n.PARAM INEG = -4.05\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n*\n\n.SUBCKT VCCS_LIM_4_0  VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1\n.PARAM IPOS = 2.1\n.PARAM INEG = -2.1\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n*\n\n.SUBCKT VCCS_LIM_CLAW+_0  VC+ VC- IOUT+ IOUT-\nG1 IOUT+ IOUT- TABLE {ABS(V(VC+,VC-))} =\n+(00, 1.50E-6)\n+(10, 2.20E-4)\n+(20, 4.51E-4)\n+(30, 6.98E-4)\n+(40, 9.67E-4)\n+(50, 1.27E-3)\n+(60, 1.62E-3)\n+(65, 1.82E-3)\n+(70, 2.06E-3)\n+(75, 2.39E-3)\n+(77, 2.58E-3)\n+(80, 3.10E-3)\n.ENDS\n*\n\n.SUBCKT VCCS_LIM_3_0  VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1\n.PARAM IPOS = 870E-3\n.PARAM INEG = -870E-3\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n*\n\n.SUBCKT OL_SENSE_0  COM SW+ OLN  OLP\nGSW+ COM SW+ VALUE = {IF((V(OLN,COM)>10E-3 | V(OLP,COM)>10E-3),1,0)}\n.ENDS\n*\n\n.SUBCKT VCCS_EXT_LIM_0  VIN+ VIN- IOUT- IOUT+ VP+ VP-\n.PARAM GAIN = 1\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VIN+,VIN-),V(VP-,VIN-), V(VP+,VIN-))}\n.ENDS\n*
