#Config file for L2 and memory and Decoupled Supply/Compute Queues

#Tile Configs
8,num_accels #num accelerators
8,num_IS #num intelligent storage tiles

#Technology
14,technology_node #tech node in nm, enter 5 or 14
2000,chip_freq #freq in MHz

#L2 Cache
0,ideal_cache   #set 1 for always cache hit2048,cache_size_in_kb
2097152,cache_size #2097152
6,cache_latency
8,cache_assoc
64,cache_linesize
8,cache_load_ports
8,cache_store_ports

#Memory
#Simple DRAM Model

1,SimpleDRAM #set 1 for simple dram model, 0 for DRAMSim
24,dram_bw #peak simple DRAM Bandwidth (GB/s)
200,dram_latency #minimum simple DRAM latency in cycles

4,mem_load_ports
4,mem_store_ports

#DESC
128,SAB_size 
128,SVB_size 
64,commBuff_size
512,commQ_size 
128,term_buffer_size 
3,desc_latency 

#Pythia Configs
50,mem_chunk_size # save sim memory consumption by reading from tracefile chunk by chunk, set to -1 to read everything at once
