v 20110115 2
C 39500 39500 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
T 60500 56400 15 8 1 0 0 4 1
11
T 58500 56400 15 8 1 0 0 4 1
10
T 56500 56400 15 8 1 0 0 4 1
9
T 54500 56400 15 8 1 0 0 4 1
8
T 52500 56400 15 8 1 0 0 4 1
7
T 50500 56400 15 8 1 0 0 4 1
6
T 48500 56400 15 8 1 0 0 4 1
5
T 46500 56400 15 8 1 0 0 4 1
4
T 44500 56400 15 8 1 0 0 4 1
3
T 42500 56400 15 8 1 0 0 4 1
2
T 40500 56400 15 8 1 0 0 4 1
1
L 59500 56500 59500 56300 15 0 0 0 -1 -1
L 57500 56500 57500 56300 15 0 0 0 -1 -1
L 55500 56500 55500 56300 15 0 0 0 -1 -1
L 53500 56500 53500 56300 15 0 0 0 -1 -1
L 51500 56500 51500 56300 15 0 0 0 -1 -1
L 49500 56500 49500 56300 15 0 0 0 -1 -1
L 47500 56500 47500 56300 15 0 0 0 -1 -1
L 45500 56500 45500 56300 15 0 0 0 -1 -1
L 43500 56500 43500 56300 15 0 0 0 -1 -1
L 41500 56500 41500 56300 15 0 0 0 -1 -1
T 56500 39600 15 8 1 0 0 4 1
9
T 58500 39600 15 8 1 0 0 4 1
10
T 60500 39600 15 8 1 0 0 4 1
11
L 57500 39700 57500 39500 15 0 0 0 -1 -1
L 59500 39700 59500 39500 15 0 0 0 -1 -1
T 61400 40500 15 8 1 0 0 4 1
A
T 61400 42500 15 8 1 0 0 4 1
B
T 61400 44500 15 8 1 0 0 4 1
C
T 61400 46500 15 8 1 0 0 4 1
D
T 61400 48500 15 8 1 0 0 4 1
E
T 61400 50500 15 8 1 0 0 4 1
F
T 61400 52500 15 8 1 0 0 4 1
G
T 61400 54500 15 8 1 0 0 4 1
H
T 61400 56000 15 8 1 0 0 4 1
I
L 61500 41500 61300 41500 15 0 0 0 -1 -1
L 61500 43500 61300 43500 15 0 0 0 -1 -1
L 61500 45500 61300 45500 15 0 0 0 -1 -1
L 61500 47500 61300 47500 15 0 0 0 -1 -1
L 61500 49500 61300 49500 15 0 0 0 -1 -1
L 61500 51500 61300 51500 15 0 0 0 -1 -1
L 61500 53500 61300 53500 15 0 0 0 -1 -1
L 61500 55500 61300 55500 15 0 0 0 -1 -1
T 39600 56000 15 8 1 0 0 4 1
I
T 39600 54500 15 8 1 0 0 4 1
H
T 39600 52500 15 8 1 0 0 4 1
G
T 39600 50500 15 8 1 0 0 4 1
F
L 39700 55500 39500 55500 15 0 0 0 -1 -1
L 39700 53500 39500 53500 15 0 0 0 -1 -1
L 39700 51500 39500 51500 15 0 0 0 -1 -1
T 54500 39600 15 8 1 0 0 4 1
8
T 52500 39600 15 8 1 0 0 4 1
7
T 50500 39600 15 8 1 0 0 4 1
6
T 48500 39600 15 8 1 0 0 4 1
5
T 46500 39600 15 8 1 0 0 4 1
4
T 44500 39600 15 8 1 0 0 4 1
3
T 42500 39600 15 8 1 0 0 4 1
2
T 40500 39600 15 8 1 0 0 4 1
1
T 39600 40500 15 8 1 0 0 4 1
A
T 39600 42500 15 8 1 0 0 4 1
B
T 39600 44500 15 8 1 0 0 4 1
C
T 39600 46500 15 8 1 0 0 4 1
D
T 39600 48500 15 8 1 0 0 4 1
E
B 39700 39700 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 55500 39700 55500 39500 15 0 0 0 -1 -1
L 53500 39700 53500 39500 15 0 0 0 -1 -1
L 51500 39700 51500 39500 15 0 0 0 -1 -1
L 49500 39700 49500 39500 15 0 0 0 -1 -1
L 47500 39700 47500 39500 15 0 0 0 -1 -1
L 45500 39700 45500 39500 15 0 0 0 -1 -1
L 43500 39700 43500 39500 15 0 0 0 -1 -1
L 41500 39700 41500 39500 15 0 0 0 -1 -1
L 39700 41500 39500 41500 15 0 0 0 -1 -1
L 39700 43500 39500 43500 15 0 0 0 -1 -1
L 39700 45500 39500 45500 15 0 0 0 -1 -1
L 39700 47500 39500 47500 15 0 0 0 -1 -1
L 39700 49500 39500 49500 15 0 0 0 -1 -1
L 53700 40300 61300 40300 15 0 0 0 -1 -1
B 53700 39700 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53800 40400 15 8 1 0 0 0 1
TITLE
T 55500 39800 15 8 1 0 0 0 1
OF
T 53800 39800 15 8 1 0 0 0 1
PAGE
T 57300 39800 15 8 1 0 0 0 1
DRAWN BY: 
T 57300 40100 15 8 1 0 0 0 1
REVISION:
T 53800 40100 15 8 1 0 0 0 1
FILE:
L 57200 40300 57200 39700 15 0 0 0 -1 -1
T 53900 41000 5 10 0 0 0 0 1
graphical=1
B 39500 39500 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 58300 39800 5 10 1 1 0 0 1
author=Tom King
T 54300 40000 5 10 1 1 0 0 1
file=Bone_JTAG_pg3.sch
}
C 56000 46700 1 180 1 EMBEDDEDoutput-1.sym
[
P 56000 46600 56200 46600 1 0 0
{
T 56250 46650 5 6 0 1 180 6 1
pinnumber=1
T 56250 46650 5 6 0 0 180 6 1
pinseq=1
}
L 56200 46500 56200 46700 3 0 0 0 -1 -1
L 56200 46500 56700 46500 3 0 0 0 -1 -1
L 56700 46500 56800 46600 3 0 0 0 -1 -1
L 56800 46600 56700 46700 3 0 0 0 -1 -1
L 56700 46700 56200 46700 3 0 0 0 -1 -1
T 56100 46400 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 56100 46400 5 10 0 0 180 6 1
device=OUTPUT
T 57700 46700 5 10 1 1 180 0 1
value=GPIO1_2
T 56000 46700 5 10 0 1 0 6 1
net=FPGA_DONE:1
}
C 40500 53400 1 0 0 EMBEDDEDconnector6-1.sym
[
P 41900 54800 42200 54800 1 0 1
{
T 40750 54750 5 8 1 1 0 0 1
pinnumber=2
T 40750 54750 5 8 0 0 0 0 1
pinseq=2
T 40750 54750 5 8 0 1 0 0 1
pinlabel=2
T 40750 54750 5 8 0 1 0 0 1
pintype=pas
}
P 41900 54200 42200 54200 1 0 1
{
T 40750 54150 5 8 1 1 0 0 1
pinnumber=4
T 40750 54150 5 8 0 0 0 0 1
pinseq=4
T 40750 54150 5 8 0 1 0 0 1
pinlabel=4
T 40750 54150 5 8 0 1 0 0 1
pintype=pas
}
P 41900 53600 42200 53600 1 0 1
{
T 40750 53550 5 8 1 1 0 0 1
pinnumber=6
T 40750 53550 5 8 0 0 0 0 1
pinseq=6
T 40750 53550 5 8 0 1 0 0 1
pinlabel=6
T 40750 53550 5 8 0 1 0 0 1
pintype=pas
}
P 41900 55100 42200 55100 1 0 1
{
T 40750 55050 5 8 1 1 0 0 1
pinnumber=1
T 40750 55050 5 8 0 0 0 0 1
pinseq=1
T 40750 55050 5 8 0 1 0 0 1
pinlabel=1
T 40750 55050 5 8 0 1 0 0 1
pintype=pas
}
P 41900 54500 42200 54500 1 0 1
{
T 40750 54450 5 8 1 1 0 0 1
pinnumber=3
T 40750 54450 5 8 0 0 0 0 1
pinseq=3
T 40750 54450 5 8 0 1 0 0 1
pinlabel=3
T 40750 54450 5 8 0 1 0 0 1
pintype=pas
}
P 41900 53900 42200 53900 1 0 1
{
T 40750 53850 5 8 1 1 0 0 1
pinnumber=5
T 40750 53850 5 8 0 0 0 0 1
pinseq=5
T 40750 53850 5 8 0 1 0 0 1
pinlabel=5
T 40750 53850 5 8 0 1 0 0 1
pintype=pas
}
L 41900 55100 41000 55100 3 0 0 0 -1 -1
L 41900 54800 41000 54800 3 0 0 0 -1 -1
L 41900 54500 41000 54500 3 0 0 0 -1 -1
L 41900 54200 41000 54200 3 0 0 0 -1 -1
L 41900 53900 41000 53900 3 0 0 0 -1 -1
L 41900 53600 41000 53600 3 0 0 0 -1 -1
B 40500 53400 500 1900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42300 55200 5 10 0 0 0 0 1
device=CONNECTOR_6
T 40600 55400 8 10 0 1 0 0 1
refdes=CONN?
]
{
T 42300 55200 5 10 0 0 0 0 1
device=CONNECTOR_6
T 40600 55400 5 10 1 1 0 0 1
refdes=J301
T 40500 53400 5 10 0 1 0 0 1
footprint=JUMPER6
}
T 40200 53100 9 10 1 0 0 0 1
FPGA JTAG
N 43400 55100 44900 55100 4
{
T 46000 55600 5 10 1 1 0 0 1
netname=CPLD_TMS
}
N 43400 54800 47500 54800 4
{
T 46000 54800 5 10 1 1 0 0 1
netname=CPLD_TDI
}
N 42200 54500 45500 54500 4
{
T 46000 54100 5 10 1 1 0 0 1
netname=CPLD_TDO
}
N 43400 54200 44900 54200 4
{
T 46000 53300 5 10 1 1 0 0 1
netname=CPLD_TCK
}
C 42400 52900 1 0 0 EMBEDDEDgnd-1.sym
[
P 42500 53000 42500 53200 1 0 1
{
T 42558 53061 5 4 0 1 0 0 1
pinnumber=1
T 42558 53061 5 4 0 0 0 0 1
pinseq=1
T 42558 53061 5 4 0 1 0 0 1
pinlabel=1
T 42558 53061 5 4 0 1 0 0 1
pintype=pwr
}
L 42400 53000 42600 53000 3 0 0 0 -1 -1
L 42455 52950 42545 52950 3 0 0 0 -1 -1
L 42480 52910 42520 52910 3 0 0 0 -1 -1
T 42700 52950 8 10 0 0 0 0 1
net=GND:1
]
N 42200 53900 42500 53900 4
N 42500 53900 42500 53200 4
C 58100 47600 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 58300 47600 58300 47800 1 0 0
{
T 58350 47650 5 6 0 1 0 0 1
pinnumber=1
T 58350 47650 5 6 0 0 0 0 1
pinseq=1
T 58350 47650 5 6 0 1 0 0 1
pinlabel=1
T 58350 47650 5 6 0 1 0 0 1
pintype=pwr
}
L 58150 47800 58450 47800 3 0 0 0 -1 -1
T 58175 47850 9 8 1 0 0 0 1
+3.3V
T 58400 47600 8 8 0 0 0 0 1
net=+3.3V:1
]
C 45200 49300 1 0 0 EMBEDDEDgnd-1.sym
[
P 45300 49400 45300 49600 1 0 1
{
T 45358 49461 5 4 0 1 0 0 1
pinnumber=1
T 45358 49461 5 4 0 0 0 0 1
pinseq=1
T 45358 49461 5 4 0 1 0 0 1
pinlabel=1
T 45358 49461 5 4 0 1 0 0 1
pintype=pwr
}
L 45200 49400 45400 49400 3 0 0 0 -1 -1
L 45255 49350 45345 49350 3 0 0 0 -1 -1
L 45280 49310 45320 49310 3 0 0 0 -1 -1
T 45500 49350 8 10 0 0 0 0 1
net=GND:1
]
C 53400 54000 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 53600 54000 53600 54200 1 0 0
{
T 53650 54050 5 6 0 1 0 0 1
pinnumber=1
T 53650 54050 5 6 0 0 0 0 1
pinseq=1
T 53650 54050 5 6 0 1 0 0 1
pinlabel=1
T 53650 54050 5 6 0 1 0 0 1
pintype=pwr
}
L 53450 54200 53750 54200 3 0 0 0 -1 -1
T 53475 54250 9 8 1 0 0 0 1
+3.3V
T 53700 54000 8 8 0 0 0 0 1
net=+3.3V:1
]
C 42300 52300 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 42500 52300 42500 52500 1 0 0
{
T 42550 52350 5 6 0 1 0 0 1
pinnumber=1
T 42550 52350 5 6 0 0 0 0 1
pinseq=1
T 42550 52350 5 6 0 1 0 0 1
pinlabel=1
T 42550 52350 5 6 0 1 0 0 1
pintype=pwr
}
L 42350 52500 42650 52500 3 0 0 0 -1 -1
T 42375 52550 9 8 1 0 0 0 1
+3.3V
T 42600 52300 8 8 0 0 0 0 1
net=+3.3V:1
]
C 42500 55200 1 180 1 EMBEDDEDresistor-1.sym
[
L 43100 55000 43000 55200 3 0 0 0 -1 -1
L 43000 55200 42900 55000 3 0 0 0 -1 -1
L 42900 55000 42800 55200 3 0 0 0 -1 -1
L 42800 55200 42700 55000 3 0 0 0 -1 -1
T 42800 54800 5 10 0 0 180 6 1
device=RESISTOR
L 43100 55000 43200 55200 3 0 0 0 -1 -1
L 43200 55200 43250 55100 3 0 0 0 -1 -1
P 43400 55100 43250 55100 1 0 0
{
T 43300 55050 5 8 0 1 180 6 1
pinnumber=2
T 43300 55050 5 8 0 0 180 6 1
pinseq=2
T 43300 55050 5 8 0 1 180 6 1
pinlabel=2
T 43300 55050 5 8 0 1 180 6 1
pintype=pas
}
P 42500 55100 42652 55100 1 0 0
{
T 42600 55050 5 8 0 1 180 6 1
pinnumber=1
T 42600 55050 5 8 0 0 180 6 1
pinseq=1
T 42600 55050 5 8 0 1 180 6 1
pinlabel=1
T 42600 55050 5 8 0 1 180 6 1
pintype=pas
}
L 42701 55000 42650 55100 3 0 0 0 -1 -1
T 42700 54900 8 10 0 1 180 6 1
refdes=R?
T 42500 55200 8 10 0 1 180 6 1
pins=2
T 42500 55200 8 10 0 1 180 6 1
class=DISCRETE
]
{
T 42800 54800 5 10 0 0 180 6 1
device=RESISTOR
T 42700 55200 5 10 1 1 0 6 1
refdes=R306
T 43500 55200 5 10 1 1 0 6 1
value=100
T 42500 55200 5 10 0 0 270 2 1
footprint=0603
}
C 42500 54900 1 180 1 EMBEDDEDresistor-1.sym
[
L 43100 54700 43000 54900 3 0 0 0 -1 -1
L 43000 54900 42900 54700 3 0 0 0 -1 -1
L 42900 54700 42800 54900 3 0 0 0 -1 -1
L 42800 54900 42700 54700 3 0 0 0 -1 -1
T 42800 54500 5 10 0 0 180 6 1
device=RESISTOR
L 43100 54700 43200 54900 3 0 0 0 -1 -1
L 43200 54900 43250 54800 3 0 0 0 -1 -1
P 43400 54800 43250 54800 1 0 0
{
T 43300 54750 5 8 0 1 180 6 1
pinnumber=2
T 43300 54750 5 8 0 0 180 6 1
pinseq=2
T 43300 54750 5 8 0 1 180 6 1
pinlabel=2
T 43300 54750 5 8 0 1 180 6 1
pintype=pas
}
P 42500 54800 42652 54800 1 0 0
{
T 42600 54750 5 8 0 1 180 6 1
pinnumber=1
T 42600 54750 5 8 0 0 180 6 1
pinseq=1
T 42600 54750 5 8 0 1 180 6 1
pinlabel=1
T 42600 54750 5 8 0 1 180 6 1
pintype=pas
}
L 42701 54700 42650 54800 3 0 0 0 -1 -1
T 42700 54600 8 10 0 1 180 6 1
refdes=R?
T 42500 54900 8 10 0 1 180 6 1
pins=2
T 42500 54900 8 10 0 1 180 6 1
class=DISCRETE
]
{
T 42800 54500 5 10 0 0 180 6 1
device=RESISTOR
T 42700 54900 5 10 1 1 0 6 1
refdes=R307
T 43500 54900 5 10 1 1 0 6 1
value=100
T 42500 54900 5 10 0 0 270 2 1
footprint=0603
}
C 42500 54300 1 180 1 EMBEDDEDresistor-1.sym
[
L 43100 54100 43000 54300 3 0 0 0 -1 -1
L 43000 54300 42900 54100 3 0 0 0 -1 -1
L 42900 54100 42800 54300 3 0 0 0 -1 -1
L 42800 54300 42700 54100 3 0 0 0 -1 -1
T 42800 53900 5 10 0 0 180 6 1
device=RESISTOR
L 43100 54100 43200 54300 3 0 0 0 -1 -1
L 43200 54300 43250 54200 3 0 0 0 -1 -1
P 43400 54200 43250 54200 1 0 0
{
T 43300 54150 5 8 0 1 180 6 1
pinnumber=2
T 43300 54150 5 8 0 0 180 6 1
pinseq=2
T 43300 54150 5 8 0 1 180 6 1
pinlabel=2
T 43300 54150 5 8 0 1 180 6 1
pintype=pas
}
P 42500 54200 42652 54200 1 0 0
{
T 42600 54150 5 8 0 1 180 6 1
pinnumber=1
T 42600 54150 5 8 0 0 180 6 1
pinseq=1
T 42600 54150 5 8 0 1 180 6 1
pinlabel=1
T 42600 54150 5 8 0 1 180 6 1
pintype=pas
}
L 42701 54100 42650 54200 3 0 0 0 -1 -1
T 42700 54000 8 10 0 1 180 6 1
refdes=R?
T 42500 54300 8 10 0 1 180 6 1
pins=2
T 42500 54300 8 10 0 1 180 6 1
class=DISCRETE
]
{
T 42800 53900 5 10 0 0 180 6 1
device=RESISTOR
T 42700 54300 5 10 1 1 0 6 1
refdes=R308
T 43500 54300 5 10 1 1 0 6 1
value=100
T 42500 54300 5 10 0 0 270 2 1
footprint=0603
}
N 42200 55100 42500 55100 4
N 42500 54800 42200 54800 4
N 42500 54200 42200 54200 4
N 42200 53600 42200 52100 4
N 42500 52300 42500 52100 4
C 42500 43000 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 42300 43000 42300 43200 1 0 0
{
T 42250 43150 5 8 0 1 90 6 1
pinnumber=1
T 42350 43150 5 8 0 1 90 8 1
pinseq=1
T 42300 43200 9 8 0 1 90 0 1
pinlabel=1
T 42300 43200 5 8 0 1 90 2 1
pintype=pas
}
P 42300 43900 42300 43700 1 0 0
{
T 42250 43750 5 8 0 1 90 0 1
pinnumber=2
T 42350 43750 5 8 0 1 90 2 1
pinseq=2
T 42300 43700 9 8 0 1 90 6 1
pinlabel=2
T 42300 43700 5 8 0 1 90 8 1
pintype=pas
}
L 42100 43400 42500 43400 3 0 0 0 -1 -1
L 42100 43500 42500 43500 3 0 0 0 -1 -1
L 42300 43700 42300 43500 3 0 0 0 -1 -1
L 42300 43400 42300 43200 3 0 0 0 -1 -1
T 41800 43200 5 10 0 0 90 0 1
device=CAPACITOR
T 42000 43200 8 10 0 1 90 0 1
refdes=C?
T 41200 43200 5 10 0 0 90 0 1
description=capacitor
T 41400 43200 5 10 0 0 90 0 1
numslots=0
T 41600 43200 5 10 0 0 90 0 1
symversion=0.1
]
{
T 41800 43200 5 10 0 0 90 0 1
device=CAPACITOR
T 42100 43600 5 10 1 1 180 0 1
refdes=C301
T 41600 43200 5 10 0 0 90 0 1
symversion=0.1
T 41600 43200 5 10 1 1 0 0 1
value=0.1uf
T 42500 43000 5 10 0 0 0 0 1
footprint=0603
}
C 44300 43000 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 44100 43000 44100 43200 1 0 0
{
T 44050 43150 5 8 0 1 90 6 1
pinnumber=1
T 44150 43150 5 8 0 1 90 8 1
pinseq=1
T 44100 43200 9 8 0 1 90 0 1
pinlabel=1
T 44100 43200 5 8 0 1 90 2 1
pintype=pas
}
P 44100 43900 44100 43700 1 0 0
{
T 44050 43750 5 8 0 1 90 0 1
pinnumber=2
T 44150 43750 5 8 0 1 90 2 1
pinseq=2
T 44100 43700 9 8 0 1 90 6 1
pinlabel=2
T 44100 43700 5 8 0 1 90 8 1
pintype=pas
}
L 43900 43400 44300 43400 3 0 0 0 -1 -1
L 43900 43500 44300 43500 3 0 0 0 -1 -1
L 44100 43700 44100 43500 3 0 0 0 -1 -1
L 44100 43400 44100 43200 3 0 0 0 -1 -1
T 43600 43200 5 10 0 0 90 0 1
device=CAPACITOR
T 43800 43200 8 10 0 1 90 0 1
refdes=C?
T 43000 43200 5 10 0 0 90 0 1
description=capacitor
T 43200 43200 5 10 0 0 90 0 1
numslots=0
T 43400 43200 5 10 0 0 90 0 1
symversion=0.1
]
{
T 43600 43200 5 10 0 0 90 0 1
device=CAPACITOR
T 43900 43600 5 10 1 1 180 0 1
refdes=C303
T 43400 43200 5 10 0 0 90 0 1
symversion=0.1
T 43400 43200 5 10 1 1 0 0 1
value=0.1uf
T 44300 43000 5 10 0 0 0 0 1
footprint=0603
}
C 43400 43000 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 43200 43000 43200 43200 1 0 0
{
T 43150 43150 5 8 0 1 90 6 1
pinnumber=1
T 43250 43150 5 8 0 1 90 8 1
pinseq=1
T 43200 43200 9 8 0 1 90 0 1
pinlabel=1
T 43200 43200 5 8 0 1 90 2 1
pintype=pas
}
P 43200 43900 43200 43700 1 0 0
{
T 43150 43750 5 8 0 1 90 0 1
pinnumber=2
T 43250 43750 5 8 0 1 90 2 1
pinseq=2
T 43200 43700 9 8 0 1 90 6 1
pinlabel=2
T 43200 43700 5 8 0 1 90 8 1
pintype=pas
}
L 43000 43400 43400 43400 3 0 0 0 -1 -1
L 43000 43500 43400 43500 3 0 0 0 -1 -1
L 43200 43700 43200 43500 3 0 0 0 -1 -1
L 43200 43400 43200 43200 3 0 0 0 -1 -1
T 42700 43200 5 10 0 0 90 0 1
device=CAPACITOR
T 42900 43200 8 10 0 1 90 0 1
refdes=C?
T 42100 43200 5 10 0 0 90 0 1
description=capacitor
T 42300 43200 5 10 0 0 90 0 1
numslots=0
T 42500 43200 5 10 0 0 90 0 1
symversion=0.1
]
{
T 42700 43200 5 10 0 0 90 0 1
device=CAPACITOR
T 43000 43600 5 10 1 1 180 0 1
refdes=C302
T 42500 43200 5 10 0 0 90 0 1
symversion=0.1
T 42500 43200 5 10 1 1 0 0 1
value=0.1uf
T 43400 43000 5 10 0 0 0 0 1
footprint=0603
}
N 42300 43000 45000 43000 4
N 43200 43000 43200 42500 4
C 43100 42200 1 0 0 EMBEDDEDgnd-1.sym
[
P 43200 42300 43200 42500 1 0 1
{
T 43258 42361 5 4 0 1 0 0 1
pinnumber=1
T 43258 42361 5 4 0 0 0 0 1
pinseq=1
T 43258 42361 5 4 0 1 0 0 1
pinlabel=1
T 43258 42361 5 4 0 1 0 0 1
pintype=pwr
}
L 43100 42300 43300 42300 3 0 0 0 -1 -1
L 43155 42250 43245 42250 3 0 0 0 -1 -1
L 43180 42210 43220 42210 3 0 0 0 -1 -1
T 43400 42250 8 10 0 0 0 0 1
net=GND:1
]
C 43000 43900 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 43200 43900 43200 44100 1 0 0
{
T 43250 43950 5 6 0 1 0 0 1
pinnumber=1
T 43250 43950 5 6 0 0 0 0 1
pinseq=1
T 43250 43950 5 6 0 1 0 0 1
pinlabel=1
T 43250 43950 5 6 0 1 0 0 1
pintype=pwr
}
L 43050 44100 43350 44100 3 0 0 0 -1 -1
T 43075 44150 9 8 1 0 0 0 1
+3.3V
T 43300 43900 8 8 0 0 0 0 1
net=+3.3V:1
]
N 42300 43900 46000 43900 4
T 54300 40400 9 10 1 0 0 0 1
Bone JTAG Programmer/Debugger
T 54600 39800 9 10 1 0 0 0 1
3
T 56100 39800 9 10 1 0 0 0 1
3
T 58400 40100 9 10 1 0 0 0 1
0.97
C 56000 49000 1 0 0 EMBEDDEDoutput-1.sym
[
T 56100 49300 5 10 0 0 0 0 1
device=OUTPUT
P 56000 49100 56200 49100 1 0 0
{
T 56250 49050 5 6 0 0 0 0 1
pinseq=1
T 56250 49050 5 6 0 1 0 0 1
pinnumber=1
}
L 56200 49200 56200 49000 3 0 0 0 -1 -1
L 56200 49200 56700 49200 3 0 0 0 -1 -1
L 56700 49200 56800 49100 3 0 0 0 -1 -1
L 56800 49100 56700 49000 3 0 0 0 -1 -1
L 56700 49000 56200 49000 3 0 0 0 -1 -1
]
{
T 56100 49300 5 10 0 0 0 0 1
device=OUTPUT
T 56800 49000 5 10 1 1 0 0 1
value=Target_TDI
T 56000 49000 5 10 0 1 180 0 1
net=JC7:1
}
C 47000 47700 1 180 0 EMBEDDEDoutput-1.sym
[
T 46900 47400 5 10 0 0 180 0 1
device=OUTPUT
L 46300 47700 46800 47700 3 0 0 0 -1 -1
L 46200 47600 46300 47700 3 0 0 0 -1 -1
L 46300 47500 46200 47600 3 0 0 0 -1 -1
L 46800 47500 46300 47500 3 0 0 0 -1 -1
L 46800 47500 46800 47700 3 0 0 0 -1 -1
P 47000 47600 46800 47600 1 0 0
{
T 46750 47650 5 6 0 0 180 0 1
pinseq=1
T 46750 47650 5 6 0 1 180 0 1
pinnumber=1
}
]
{
T 46900 47400 5 10 0 0 180 0 1
device=OUTPUT
T 45400 47500 5 10 1 1 0 0 1
value=LA-6
T 47000 47700 5 10 0 1 0 0 1
net=JC2:1
}
C 47000 48200 1 180 0 EMBEDDEDoutput-1.sym
[
T 46900 47900 5 10 0 0 180 0 1
device=OUTPUT
L 46300 48200 46800 48200 3 0 0 0 -1 -1
L 46200 48100 46300 48200 3 0 0 0 -1 -1
L 46300 48000 46200 48100 3 0 0 0 -1 -1
L 46800 48000 46300 48000 3 0 0 0 -1 -1
L 46800 48000 46800 48200 3 0 0 0 -1 -1
P 47000 48100 46800 48100 1 0 0
{
T 46750 48150 5 6 0 0 180 0 1
pinseq=1
T 46750 48150 5 6 0 1 180 0 1
pinnumber=1
}
]
{
T 46900 47900 5 10 0 0 180 0 1
device=OUTPUT
T 45400 48000 5 10 1 1 0 0 1
value=LA-7
T 47000 48200 5 10 0 1 0 0 1
net=JC3:1
}
C 51600 44200 1 0 0 EMBEDDEDgnd-1.sym
[
P 51700 44300 51700 44500 1 0 1
{
T 51758 44361 5 4 0 1 0 0 1
pinnumber=1
T 51758 44361 5 4 0 0 0 0 1
pinseq=1
T 51758 44361 5 4 0 1 0 0 1
pinlabel=1
T 51758 44361 5 4 0 1 0 0 1
pintype=pwr
}
L 51600 44300 51800 44300 3 0 0 0 -1 -1
L 51655 44250 51745 44250 3 0 0 0 -1 -1
L 51680 44210 51720 44210 3 0 0 0 -1 -1
T 51900 44250 8 10 0 0 0 0 1
net=GND:1
]
C 56000 49500 1 0 0 EMBEDDEDoutput-1.sym
[
T 56100 49800 5 10 0 0 0 0 1
device=OUTPUT
L 56700 49500 56200 49500 3 0 0 0 -1 -1
L 56800 49600 56700 49500 3 0 0 0 -1 -1
L 56700 49700 56800 49600 3 0 0 0 -1 -1
L 56200 49700 56700 49700 3 0 0 0 -1 -1
L 56200 49700 56200 49500 3 0 0 0 -1 -1
P 56000 49600 56200 49600 1 0 0
{
T 56250 49550 5 6 0 0 0 0 1
pinseq=1
T 56250 49550 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 56100 49800 5 10 0 0 0 0 1
device=OUTPUT
T 56800 49500 5 10 1 1 0 0 1
value=Target_TMS
T 56000 49500 5 10 0 1 180 0 1
net=SPI0_SCLK:1
}
C 49300 44500 1 90 1 EMBEDDEDoutput-1.sym
[
T 49000 44400 5 10 0 0 90 6 1
device=OUTPUT
P 49200 44500 49200 44300 1 0 0
{
T 49250 44250 5 6 0 0 90 6 1
pinseq=1
T 49250 44250 5 6 0 1 90 6 1
pinnumber=1
}
L 49100 44300 49300 44300 3 0 0 0 -1 -1
L 49100 44300 49100 43800 3 0 0 0 -1 -1
L 49100 43800 49200 43700 3 0 0 0 -1 -1
L 49200 43700 49300 43800 3 0 0 0 -1 -1
L 49300 43800 49300 44300 3 0 0 0 -1 -1
]
{
T 49000 44400 5 10 0 0 90 6 1
device=OUTPUT
T 49300 43600 5 10 1 1 90 6 1
value=PRU0_16_I
T 49300 44500 5 10 0 1 270 6 1
net=GPMC_WEN:1
}
C 47000 50500 1 0 1 EMBEDDEDoutput-1.sym
[
T 46900 50800 5 10 0 0 0 6 1
device=OUTPUT
P 47000 50600 46800 50600 1 0 0
{
T 46750 50550 5 6 0 0 0 6 1
pinseq=1
T 46750 50550 5 6 0 1 0 6 1
pinnumber=1
}
L 46800 50700 46800 50500 3 0 0 0 -1 -1
L 46800 50700 46300 50700 3 0 0 0 -1 -1
L 46300 50700 46200 50600 3 0 0 0 -1 -1
L 46200 50600 46300 50500 3 0 0 0 -1 -1
L 46300 50500 46800 50500 3 0 0 0 -1 -1
]
{
T 46900 50800 5 10 0 0 0 6 1
device=OUTPUT
T 46100 50500 5 10 1 1 0 6 1
value=PRU0_14_O
T 47000 50500 5 10 0 1 180 6 1
net=GPMC_AD12:1
}
C 47000 50000 1 0 1 EMBEDDEDoutput-1.sym
[
T 46900 50300 5 10 0 0 0 6 1
device=OUTPUT
P 47000 50100 46800 50100 1 0 0
{
T 46750 50050 5 6 0 1 0 6 1
pinnumber=1
T 46750 50050 5 6 0 0 0 6 1
pinseq=1
}
L 46800 50200 46800 50000 3 0 0 0 -1 -1
L 46800 50200 46300 50200 3 0 0 0 -1 -1
L 46300 50200 46200 50100 3 0 0 0 -1 -1
L 46200 50100 46300 50000 3 0 0 0 -1 -1
L 46300 50000 46800 50000 3 0 0 0 -1 -1
]
{
T 46900 50300 5 10 0 0 0 6 1
device=OUTPUT
T 46100 50000 5 10 1 1 0 6 1
value=PRU0_15_O
T 47000 50000 5 10 0 1 180 6 1
net=GPMC_AD13:1
}
C 47000 48500 1 0 1 EMBEDDEDoutput-1.sym
[
T 46900 48800 5 10 0 0 0 6 1
device=OUTPUT
P 47000 48600 46800 48600 1 0 0
{
T 46750 48550 5 6 0 1 0 6 1
pinnumber=1
T 46750 48550 5 6 0 0 0 6 1
pinseq=1
}
L 46800 48700 46800 48500 3 0 0 0 -1 -1
L 46800 48700 46300 48700 3 0 0 0 -1 -1
L 46300 48700 46200 48600 3 0 0 0 -1 -1
L 46200 48600 46300 48500 3 0 0 0 -1 -1
L 46300 48500 46800 48500 3 0 0 0 -1 -1
]
{
T 46900 48800 5 10 0 0 0 6 1
device=OUTPUT
T 46100 48500 5 10 1 1 0 6 1
value=LA-5
T 47000 48500 5 10 0 1 180 6 1
net=GPMC_AD9:1
}
C 47000 49000 1 0 1 EMBEDDEDoutput-1.sym
[
T 46900 49300 5 10 0 0 0 6 1
device=OUTPUT
P 47000 49100 46800 49100 1 0 0
{
T 46750 49050 5 6 0 0 0 6 1
pinseq=1
T 46750 49050 5 6 0 1 0 6 1
pinnumber=1
}
L 46800 49200 46800 49000 3 0 0 0 -1 -1
L 46800 49200 46300 49200 3 0 0 0 -1 -1
L 46300 49200 46200 49100 3 0 0 0 -1 -1
L 46200 49100 46300 49000 3 0 0 0 -1 -1
L 46300 49000 46800 49000 3 0 0 0 -1 -1
]
{
T 46900 49300 5 10 0 0 0 6 1
device=OUTPUT
T 46100 49000 5 10 1 1 0 6 1
value=GPIO1_7
T 47000 49000 5 10 0 1 180 6 1
net=GPMC_AD6:1
}
C 56000 50000 1 0 0 EMBEDDEDoutput-1.sym
[
L 56700 50000 56200 50000 3 0 0 0 -1 -1
L 56800 50100 56700 50000 3 0 0 0 -1 -1
L 56700 50200 56800 50100 3 0 0 0 -1 -1
L 56200 50200 56700 50200 3 0 0 0 -1 -1
L 56200 50200 56200 50000 3 0 0 0 -1 -1
P 56000 50100 56200 50100 1 0 0
{
T 56250 50050 5 6 0 1 0 0 1
pinnumber=1
T 56250 50050 5 6 0 0 0 0 1
pinseq=1
}
T 56100 50300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 56100 50300 5 10 0 0 0 0 1
device=OUTPUT
T 56800 50000 5 10 1 1 0 0 1
value=Target_Trst
T 56000 50000 5 10 0 1 180 0 1
net=SPI0_D0:1
}
C 47000 46700 1 180 0 EMBEDDEDoutput-1.sym
[
L 46300 46700 46800 46700 3 0 0 0 -1 -1
L 46200 46600 46300 46700 3 0 0 0 -1 -1
L 46300 46500 46200 46600 3 0 0 0 -1 -1
L 46800 46500 46300 46500 3 0 0 0 -1 -1
L 46800 46500 46800 46700 3 0 0 0 -1 -1
P 47000 46600 46800 46600 1 0 0
{
T 46750 46650 5 6 0 1 180 0 1
pinnumber=1
T 46750 46650 5 6 0 0 180 0 1
pinseq=1
}
T 46900 46400 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46900 46400 5 10 0 0 180 0 1
device=OUTPUT
T 45300 46500 5 10 1 1 0 0 1
value=GPIO1_16
T 47000 46700 5 10 0 1 0 0 1
net=JB6:1
}
C 47000 47200 1 180 0 EMBEDDEDoutput-1.sym
[
L 46300 47200 46800 47200 3 0 0 0 -1 -1
L 46200 47100 46300 47200 3 0 0 0 -1 -1
L 46300 47000 46200 47100 3 0 0 0 -1 -1
L 46800 47000 46300 47000 3 0 0 0 -1 -1
L 46800 47000 46800 47200 3 0 0 0 -1 -1
P 47000 47100 46800 47100 1 0 0
{
T 46750 47150 5 6 0 1 180 0 1
pinnumber=1
T 46750 47150 5 6 0 0 180 0 1
pinseq=1
}
T 46900 46900 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46900 46900 5 10 0 0 180 0 1
device=OUTPUT
T 45300 47000 5 10 1 1 0 0 1
value=GPIO1_3
T 47000 47200 5 10 0 1 0 0 1
net=JB6:1
}
C 47000 46200 1 180 0 EMBEDDEDoutput-1.sym
[
L 46300 46200 46800 46200 3 0 0 0 -1 -1
L 46200 46100 46300 46200 3 0 0 0 -1 -1
L 46300 46000 46200 46100 3 0 0 0 -1 -1
L 46800 46000 46300 46000 3 0 0 0 -1 -1
L 46800 46000 46800 46200 3 0 0 0 -1 -1
P 47000 46100 46800 46100 1 0 0
{
T 46750 46150 5 6 0 1 180 0 1
pinnumber=1
T 46750 46150 5 6 0 0 180 0 1
pinseq=1
}
T 46900 45900 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46900 45900 5 10 0 0 180 0 1
device=OUTPUT
T 45400 46000 5 10 1 1 0 0 1
value=GPIO1_17
T 47000 46200 5 10 0 1 0 0 1
net=JB6:1
}
N 45300 49600 47600 49600 4
N 53600 52400 53600 54000 4
C 58200 46800 1 0 0 EMBEDDEDgnd-1.sym
[
P 58300 46900 58300 47100 1 0 1
{
T 58358 46961 5 4 0 1 0 0 1
pintype=pwr
T 58358 46961 5 4 0 1 0 0 1
pinlabel=1
T 58358 46961 5 4 0 0 0 0 1
pinseq=1
T 58358 46961 5 4 0 1 0 0 1
pinnumber=1
}
L 58200 46900 58400 46900 3 0 0 0 -1 -1
L 58255 46850 58345 46850 3 0 0 0 -1 -1
L 58280 46810 58320 46810 3 0 0 0 -1 -1
T 58500 46850 8 10 0 0 0 0 1
net=GND:1
]
N 55600 47100 58300 47100 4
N 51700 44500 51700 44800 4
N 58300 47600 55600 47600 4
N 43800 47300 47000 47300 4
{
T 43900 47300 5 10 1 1 0 0 1
netname=CPLD_TDI
}
N 47000 47300 47000 47100 4
N 43800 46800 47000 46800 4
{
T 43900 46800 5 10 1 1 0 0 1
netname=CPLD_TMS
}
N 47000 46800 47000 46600 4
N 43800 46300 47000 46300 4
{
T 43900 46300 5 10 1 1 0 0 1
netname=CPLD_TCK
}
N 47000 46300 47000 46100 4
N 43300 51100 47600 51100 4
{
T 44800 51100 5 10 1 1 0 0 1
netname=CPLD_CLK
}
N 56000 46600 56000 46400 4
N 56000 46400 60200 46400 4
{
T 59100 46400 5 10 1 1 0 0 1
netname=CPLD_TDO
}
C 46000 44000 1 180 1 EMBEDDEDoutput-1.sym
[
L 46700 44000 46200 44000 3 0 0 0 -1 -1
L 46800 43900 46700 44000 3 0 0 0 -1 -1
L 46700 43800 46800 43900 3 0 0 0 -1 -1
L 46200 43800 46700 43800 3 0 0 0 -1 -1
L 46200 43800 46200 44000 3 0 0 0 -1 -1
P 46000 43900 46200 43900 1 0 0
{
T 46250 43950 5 6 0 0 180 6 1
pinseq=1
T 46250 43950 5 6 0 1 180 6 1
pinnumber=1
}
T 46100 43700 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 46100 43700 5 10 0 0 180 6 1
device=OUTPUT
T 46900 44000 5 10 1 1 180 6 1
value=VCCINT
T 46000 44000 5 10 0 1 0 6 1
net=VCCINT:1
}
T 57500 57200 9 10 1 0 0 0 2


C 47100 44400 1 0 0 EMBEDDEDXC9536XL-VQ44.sym
[
B 48100 45300 7000 6600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 47600 51100 48100 51100 1 0 0
{
T 47600 51100 5 10 0 0 0 0 1
pintype=unknown
T 48155 51095 5 10 1 1 0 0 1
pinlabel=IO/GCK3
T 48005 51145 5 10 1 1 0 6 1
pinnumber=1
T 47600 51100 5 10 0 0 0 0 1
pinseq=0
}
P 47600 50600 48100 50600 1 0 0
{
T 47600 50600 5 10 0 0 0 0 1
pintype=unknown
T 48155 50595 5 10 1 1 0 0 1
pinlabel=IO1_6
T 48005 50645 5 10 1 1 0 6 1
pinnumber=2
T 47600 50600 5 10 0 0 0 0 1
pinseq=0
}
P 47600 50100 48100 50100 1 0 0
{
T 47600 50100 5 10 0 0 0 0 1
pintype=unknown
T 48155 50095 5 10 1 1 0 0 1
pinlabel=IO1_8
T 48005 50145 5 10 1 1 0 6 1
pinnumber=3
T 47600 50100 5 10 0 0 0 0 1
pinseq=0
}
P 47600 49600 48100 49600 1 0 0
{
T 47600 49600 5 10 0 0 0 0 1
pintype=unknown
T 48155 49595 5 10 1 1 0 0 1
pinlabel=GND
T 48005 49645 5 10 1 1 0 6 1
pinnumber=4
T 47600 49600 5 10 0 0 0 0 1
pinseq=0
}
P 47600 49100 48100 49100 1 0 0
{
T 47600 49100 5 10 0 0 0 0 1
pintype=unknown
T 48155 49095 5 10 1 1 0 0 1
pinlabel=IO1_9
T 48005 49145 5 10 1 1 0 6 1
pinnumber=5
T 47600 49100 5 10 0 0 0 0 1
pinseq=0
}
P 47600 48600 48100 48600 1 0 0
{
T 47600 48600 5 10 0 0 0 0 1
pintype=unknown
T 48155 48595 5 10 1 1 0 0 1
pinlabel=IO1_10
T 48005 48645 5 10 1 1 0 6 1
pinnumber=6
T 47600 48600 5 10 0 0 0 0 1
pinseq=0
}
P 47600 48100 48100 48100 1 0 0
{
T 47600 48100 5 10 0 0 0 0 1
pintype=unknown
T 48155 48095 5 10 1 1 0 0 1
pinlabel=IO1_11
T 48005 48145 5 10 1 1 0 6 1
pinnumber=7
T 47600 48100 5 10 0 0 0 0 1
pinseq=0
}
P 47600 47600 48100 47600 1 0 0
{
T 47600 47600 5 10 0 0 0 0 1
pintype=unknown
T 48155 47595 5 10 1 1 0 0 1
pinlabel=IO1_12
T 48005 47645 5 10 1 1 0 6 1
pinnumber=8
T 47600 47600 5 10 0 0 0 0 1
pinseq=0
}
P 47600 47100 48100 47100 1 0 0
{
T 47600 47100 5 10 0 0 0 0 1
pintype=unknown
T 48155 47095 5 10 1 1 0 0 1
pinlabel=TDI
T 48005 47145 5 10 1 1 0 6 1
pinnumber=9
T 47600 47100 5 10 0 0 0 0 1
pinseq=0
}
P 47600 46600 48100 46600 1 0 0
{
T 47600 46600 5 10 0 0 0 0 1
pintype=unknown
T 48155 46595 5 10 1 1 0 0 1
pinlabel=TMS
T 48005 46645 5 10 1 1 0 6 1
pinnumber=10
T 47600 46600 5 10 0 0 0 0 1
pinseq=0
}
P 47600 46100 48100 46100 1 0 0
{
T 47600 46100 5 10 0 0 0 0 1
pintype=unknown
T 48155 46095 5 10 1 1 0 0 1
pinlabel=TCK
T 48005 46145 5 10 1 1 0 6 1
pinnumber=11
T 47600 46100 5 10 0 0 0 0 1
pinseq=0
}
P 49100 52400 49100 51900 1 0 0
{
T 49100 52300 5 10 0 0 0 0 1
pintype=unknown
T 49100 51845 5 10 1 1 90 6 1
pinlabel=1_5/GCK2
T 49050 51995 5 10 1 1 90 0 1
pinnumber=44
T 49100 52300 5 10 0 0 0 0 1
pinseq=0
}
P 49600 52400 49600 51900 1 0 0
{
T 49600 52400 5 10 0 0 0 0 1
pintype=unknown
T 49600 51845 5 10 1 1 90 6 1
pinlabel=1_3/GCK1
T 49550 51995 5 10 1 1 90 0 1
pinnumber=43
T 49600 52400 5 10 0 0 0 0 1
pinseq=0
}
P 50100 52400 50100 51900 1 0 0
{
T 50100 52400 5 10 0 0 0 0 1
pintype=unknown
T 50100 51845 5 10 1 1 90 6 1
pinlabel=IO1_4
T 50050 51995 5 10 1 1 90 0 1
pinnumber=42
T 50100 52400 5 10 0 0 0 0 1
pinseq=0
}
P 50600 52400 50600 51900 1 0 0
{
T 50600 52400 5 10 0 0 0 0 1
pintype=unknown
T 50600 51845 5 10 1 1 90 6 1
pinlabel=IO1_2
T 50550 51995 5 10 1 1 90 0 1
pinnumber=41
T 50600 52400 5 10 0 0 0 0 1
pinseq=0
}
P 51100 52400 51100 51900 1 0 0
{
T 51100 52400 5 10 0 0 0 0 1
pintype=unknown
T 51100 51845 5 10 1 1 90 6 1
pinlabel=IO1_1
T 51050 51995 5 10 1 1 90 0 1
pinnumber=40
T 51100 52400 5 10 0 0 0 0 1
pinseq=0
}
P 51600 52400 51600 51900 1 0 0
{
T 51600 52400 5 10 0 0 0 0 1
pintype=unknown
T 51600 51845 5 10 1 1 90 6 1
pinlabel=IO2_1
T 51550 51995 5 10 1 1 90 0 1
pinnumber=39
T 51600 52400 5 10 0 0 0 0 1
pinseq=0
}
P 52100 52400 52100 51900 1 0 0
{
T 52100 52400 5 10 0 0 0 0 1
pintype=unknown
T 52100 51845 5 10 1 1 90 6 1
pinlabel=IO2_2
T 52050 51995 5 10 1 1 90 0 1
pinnumber=38
T 52100 52400 5 10 0 0 0 0 1
pinseq=0
}
P 52600 52400 52600 51900 1 0 0
{
T 52600 52400 5 10 0 0 0 0 1
pintype=unknown
T 52600 51845 5 10 1 1 90 6 1
pinlabel=IO2_4
T 52550 51995 5 10 1 1 90 0 1
pinnumber=37
T 52600 52400 5 10 0 0 0 0 1
pinseq=0
}
P 53100 52400 53100 51900 1 0 0
{
T 53100 52400 5 10 0 0 0 0 1
pintype=unknown
T 53100 51845 5 10 1 1 90 6 1
pinlabel=2_3/GTS1
T 53050 51995 5 10 1 1 90 0 1
pinnumber=36
T 53100 52400 5 10 0 0 0 0 1
pinseq=0
}
P 53600 52400 53600 51900 1 0 0
{
T 53600 52400 5 10 0 0 0 0 1
pintype=unknown
T 53600 51845 5 10 1 1 90 6 1
pinlabel=Vccint
T 53550 51995 5 10 1 1 90 0 1
pinnumber=35
T 53600 52400 5 10 0 0 0 0 1
pinseq=0
}
P 54100 52400 54100 51900 1 0 0
{
T 54100 52400 5 10 0 0 0 0 1
pintype=unknown
T 54100 51845 5 10 1 1 90 6 1
pinlabel=2_5/GTS2
T 54050 51995 5 10 1 1 90 0 1
pinnumber=34
T 54100 52400 5 10 0 0 0 0 1
pinseq=0
}
P 49200 44800 49200 45300 1 0 0
{
T 49200 44800 5 10 0 0 0 0 1
pintype=unknown
T 49200 45355 5 10 1 1 90 0 1
pinlabel=IO1_13
T 49150 45205 5 10 1 1 90 6 1
pinnumber=12
T 49200 44800 5 10 0 0 0 0 1
pinseq=0
}
P 49700 44800 49700 45300 1 0 0
{
T 49700 44800 5 10 0 0 0 0 1
pintype=unknown
T 49700 45355 5 10 1 1 90 0 1
pinlabel=IO1_14
T 49650 45205 5 10 1 1 90 6 1
pinnumber=13
T 49700 44800 5 10 0 0 0 0 1
pinseq=0
}
P 50200 44800 50200 45300 1 0 0
{
T 50200 44800 5 10 0 0 0 0 1
pintype=unknown
T 50200 45355 5 10 1 1 90 0 1
pinlabel=IO1_15
T 50150 45205 5 10 1 1 90 6 1
pinnumber=14
T 50200 44800 5 10 0 0 0 0 1
pinseq=0
}
P 50700 44800 50700 45300 1 0 0
{
T 50700 44800 5 10 0 0 0 0 1
pintype=unknown
T 50700 45355 5 10 1 1 90 0 1
pinlabel=Vccint
T 50650 45205 5 10 1 1 90 6 1
pinnumber=15
T 50700 44800 5 10 0 0 0 0 1
pinseq=0
}
P 51200 44800 51200 45300 1 0 0
{
T 51200 44800 5 10 0 0 0 0 1
pintype=unknown
T 51200 45355 5 10 1 1 90 0 1
pinlabel=IO1_16
T 51150 45205 5 10 1 1 90 6 1
pinnumber=16
T 51200 44800 5 10 0 0 0 0 1
pinseq=0
}
P 51700 44800 51700 45300 1 0 0
{
T 51700 44800 5 10 0 0 0 0 1
pintype=unknown
T 51700 45355 5 10 1 1 90 0 1
pinlabel=GND
T 51650 45205 5 10 1 1 90 6 1
pinnumber=17
T 51700 44800 5 10 0 0 0 0 1
pinseq=0
}
P 52200 44800 52200 45300 1 0 0
{
T 52200 44700 5 10 0 0 0 0 1
pintype=unknown
T 52200 45355 5 10 1 1 90 0 1
pinlabel=IO1_17
T 52150 45205 5 10 1 1 90 6 1
pinnumber=18
T 52200 44700 5 10 0 0 0 0 1
pinseq=0
}
P 52700 44800 52700 45300 1 0 0
{
T 52700 44700 5 10 0 0 0 0 1
pintype=unknown
T 52700 45355 5 10 1 1 90 0 1
pinlabel=IO2_17
T 52650 45205 5 10 1 1 90 6 1
pinnumber=19
T 52700 44700 5 10 0 0 0 0 1
pinseq=0
}
P 53200 44800 53200 45300 1 0 0
{
T 53200 44800 5 10 0 0 0 0 1
pintype=unknown
T 53200 45355 5 10 1 1 90 0 1
pinlabel=IO2_16
T 53150 45205 5 10 1 1 90 6 1
pinnumber=20
T 53200 44800 5 10 0 0 0 0 1
pinseq=0
}
P 53700 44800 53700 45300 1 0 0
{
T 53700 44800 5 10 0 0 0 0 1
pintype=unknown
T 53700 45355 5 10 1 1 90 0 1
pinlabel=IO2_15
T 53650 45205 5 10 1 1 90 6 1
pinnumber=21
T 53700 44800 5 10 0 0 0 0 1
pinseq=0
}
P 54200 44800 54200 45300 1 0 0
{
T 54200 44800 5 10 0 0 0 0 1
pintype=unknown
T 54200 45355 5 10 1 1 90 0 1
pinlabel=IO2_14
T 54150 45205 5 10 1 1 90 6 1
pinnumber=22
T 54200 44800 5 10 0 0 0 0 1
pinseq=0
}
P 55600 51100 55100 51100 1 0 0
{
T 55700 51100 5 10 0 0 0 0 1
pintype=unknown
T 55045 51095 5 10 1 1 0 6 1
pinlabel=2_7/GSR
T 55195 51145 5 10 1 1 0 0 1
pinnumber=33
T 55700 51100 5 10 0 0 0 0 1
pinseq=0
}
P 55600 50600 55100 50600 1 0 0
{
T 55600 50600 5 10 0 0 0 0 1
pintype=unknown
T 55045 50595 5 10 1 1 0 6 1
pinlabel=IO2_7
T 55195 50645 5 10 1 1 0 0 1
pinnumber=32
T 55600 50600 5 10 0 0 0 0 1
pinseq=0
}
P 55600 50100 55100 50100 1 0 0
{
T 55700 50100 5 10 0 0 0 0 1
pintype=unknown
T 55045 50095 5 10 1 1 0 6 1
pinlabel=IO2_8
T 55195 50145 5 10 1 1 0 0 1
pinnumber=31
T 55700 50100 5 10 0 0 0 0 1
pinseq=0
}
P 55600 49600 55100 49600 1 0 0
{
T 55800 49600 5 10 0 0 0 0 1
pintype=unknown
T 55045 49595 5 10 1 1 0 6 1
pinlabel=IO2_9
T 55195 49645 5 10 1 1 0 0 1
pinnumber=30
T 55800 49600 5 10 0 0 0 0 1
pinseq=0
}
P 55600 49100 55100 49100 1 0 0
{
T 55800 49100 5 10 0 0 0 0 1
pintype=unknown
T 55045 49095 5 10 1 1 0 6 1
pinlabel=IO2_10
T 55195 49145 5 10 1 1 0 0 1
pinnumber=29
T 55800 49100 5 10 0 0 0 0 1
pinseq=0
}
P 55600 48600 55100 48600 1 0 0
{
T 55700 48600 5 10 0 0 0 0 1
pintype=unknown
T 55045 48595 5 10 1 1 0 6 1
pinlabel=IO2_11
T 55195 48645 5 10 1 1 0 0 1
pinnumber=28
T 55700 48600 5 10 0 0 0 0 1
pinseq=0
}
P 55600 48100 55100 48100 1 0 0
{
T 55700 48100 5 10 0 0 0 0 1
pintype=unknown
T 55045 48095 5 10 1 1 0 6 1
pinlabel=IO2_12
T 55195 48145 5 10 1 1 0 0 1
pinnumber=27
T 55700 48100 5 10 0 0 0 0 1
pinseq=0
}
P 55600 47600 55100 47600 1 0 0
{
T 55700 47600 5 10 0 0 0 0 1
pintype=unknown
T 55045 47595 5 10 1 1 0 6 1
pinlabel=Vccio
T 55195 47645 5 10 1 1 0 0 1
pinnumber=26
T 55700 47600 5 10 0 0 0 0 1
pinseq=0
}
P 55600 47100 55100 47100 1 0 0
{
T 55700 47100 5 10 0 0 0 0 1
pintype=unknown
T 55045 47095 5 10 1 1 0 6 1
pinlabel=GND
T 55195 47145 5 10 1 1 0 0 1
pinnumber=25
T 55700 47100 5 10 0 0 0 0 1
pinseq=0
}
P 55600 46600 55100 46600 1 0 0
{
T 55700 46600 5 10 0 0 0 0 1
pintype=unknown
T 55045 46595 5 10 1 1 0 6 1
pinlabel=TDO
T 55195 46645 5 10 1 1 0 0 1
pinnumber=24
T 55700 46600 5 10 0 0 0 0 1
pinseq=0
}
P 55600 46100 55100 46100 1 0 0
{
T 55700 46100 5 10 0 0 0 0 1
pintype=unknown
T 55045 46095 5 10 1 1 0 6 1
pinlabel=IO2_13
T 55195 46145 5 10 1 1 0 0 1
pinnumber=23
T 55700 46100 5 10 0 0 0 0 1
pinseq=0
}
T 48295 52095 8 10 0 1 0 0 1
refdes=U?
T 50595 48495 8 10 0 1 0 0 1
value=XC9536XL-xVQ44C
T 47595 44795 8 10 0 1 0 0 1
footprint=VQFP44-0.8MM.fp
]
{
T 48295 52095 5 10 1 1 0 0 1
refdes=U301
T 50595 48495 5 10 1 1 0 0 1
value=XC9536XL-xVQ44C
T 47595 44795 5 10 0 1 0 0 1
footprint=VQFP44-0.8MM.fp
}
C 45900 55200 1 0 0 EMBEDDEDoutput-1.sym
[
L 46600 55200 46100 55200 3 0 0 0 -1 -1
L 46700 55300 46600 55200 3 0 0 0 -1 -1
L 46600 55400 46700 55300 3 0 0 0 -1 -1
L 46100 55400 46600 55400 3 0 0 0 -1 -1
L 46100 55400 46100 55200 3 0 0 0 -1 -1
P 45900 55300 46100 55300 1 0 0
{
T 46150 55250 5 6 0 0 0 0 1
pinseq=1
T 46150 55250 5 6 0 1 0 0 1
pinnumber=1
}
T 46000 55500 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 46000 55500 5 10 0 0 0 0 1
device=OUTPUT
T 46700 55200 5 10 1 1 0 0 1
value=GPIO1_16
T 45900 55200 5 10 0 1 180 0 1
net=SPI0_D0:1
}
C 45900 54400 1 0 0 EMBEDDEDoutput-1.sym
[
L 46600 54400 46100 54400 3 0 0 0 -1 -1
L 46700 54500 46600 54400 3 0 0 0 -1 -1
L 46600 54600 46700 54500 3 0 0 0 -1 -1
L 46100 54600 46600 54600 3 0 0 0 -1 -1
L 46100 54600 46100 54400 3 0 0 0 -1 -1
P 45900 54500 46100 54500 1 0 0
{
T 46150 54450 5 6 0 0 0 0 1
pinseq=1
T 46150 54450 5 6 0 1 0 0 1
pinnumber=1
}
T 46000 54700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 46000 54700 5 10 0 0 0 0 1
device=OUTPUT
T 46700 54400 5 10 1 1 0 0 1
value=GPIO1_3
T 45900 54400 5 10 0 1 180 0 1
net=SPI0_D0:1
}
C 45900 53700 1 0 0 EMBEDDEDoutput-1.sym
[
L 46600 53700 46100 53700 3 0 0 0 -1 -1
L 46700 53800 46600 53700 3 0 0 0 -1 -1
L 46600 53900 46700 53800 3 0 0 0 -1 -1
L 46100 53900 46600 53900 3 0 0 0 -1 -1
L 46100 53900 46100 53700 3 0 0 0 -1 -1
P 45900 53800 46100 53800 1 0 0
{
T 46150 53750 5 6 0 0 0 0 1
pinseq=1
T 46150 53750 5 6 0 1 0 0 1
pinnumber=1
}
T 46000 54000 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 46000 54000 5 10 0 0 0 0 1
device=OUTPUT
T 46700 53700 5 10 1 1 0 0 1
value=GPIO1_2
T 45900 53700 5 10 0 1 180 0 1
net=SPI0_D0:1
}
C 45900 52900 1 0 0 EMBEDDEDoutput-1.sym
[
L 46600 52900 46100 52900 3 0 0 0 -1 -1
L 46700 53000 46600 52900 3 0 0 0 -1 -1
L 46600 53100 46700 53000 3 0 0 0 -1 -1
L 46100 53100 46600 53100 3 0 0 0 -1 -1
L 46100 53100 46100 52900 3 0 0 0 -1 -1
P 45900 53000 46100 53000 1 0 0
{
T 46150 52950 5 6 0 0 0 0 1
pinseq=1
T 46150 52950 5 6 0 1 0 0 1
pinnumber=1
}
T 46000 53200 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 46000 53200 5 10 0 0 0 0 1
device=OUTPUT
T 46700 52900 5 10 1 1 0 0 1
value=GPIO1_17
T 45900 52900 5 10 0 1 180 0 1
net=SPI0_D0:1
}
N 42200 52100 43300 52100 4
C 41700 51000 1 0 0 EMBEDDEDfxo-hc73.sym
[
T 40000 49500 5 10 0 0 0 0 1
device=fxo-hc73
P 42000 51100 41700 51100 1 0 1
{
T 41905 51145 5 8 1 1 0 6 1
pinnumber=2
T 42550 51050 5 8 0 0 0 6 1
pinseq=2
T 42055 51095 5 8 1 1 0 0 1
pinlabel=gnd
T 42550 51050 5 8 0 1 0 6 1
pintype=pas
}
P 42000 51400 41700 51400 1 0 1
{
T 41905 51445 5 8 1 1 0 6 1
pinnumber=1
T 42550 51350 5 8 0 0 0 6 1
pinseq=1
T 42055 51395 5 8 1 1 0 0 1
pinlabel=ena
T 42550 51350 5 8 0 1 0 6 1
pintype=pas
}
B 42000 51000 1000 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42000 51600 8 10 0 1 0 0 1
refdes=U?
P 43000 51400 43300 51400 1 0 1
{
T 43095 51445 5 8 1 1 0 0 1
pinnumber=4
T 42450 51350 5 8 0 0 0 0 1
pinseq=4
T 42945 51395 5 8 1 1 0 6 1
pinlabel=vdd
T 42450 51350 5 8 0 1 0 0 1
pintype=pas
}
P 43300 51100 43000 51100 1 0 0
{
T 43300 51100 5 8 0 0 0 0 1
pintype=pas
T 42945 51095 5 8 1 1 0 6 1
pinlabel=out
T 43095 51145 5 8 1 1 0 0 1
pinnumber=3
T 43300 51100 5 8 0 0 0 0 1
pinseq=3
}
]
{
T 40000 49500 5 10 0 0 0 0 1
device=fxo-hc73
T 42000 51600 5 10 1 1 0 0 1
refdes=X301
T 42100 50800 5 10 1 1 0 0 1
value=FXO-HC73-100
T 41700 51000 5 10 0 0 0 0 1
footprint=xtal_can50
}
C 41200 50800 1 0 0 EMBEDDEDgnd-1.sym
[
T 41500 50850 8 10 0 0 0 0 1
net=GND:1
P 41300 50900 41300 51100 1 0 1
{
T 41358 50961 5 4 0 1 0 0 1
pintype=pwr
T 41358 50961 5 4 0 1 0 0 1
pinlabel=1
T 41358 50961 5 4 0 0 0 0 1
pinseq=1
T 41358 50961 5 4 0 1 0 0 1
pinnumber=1
}
L 41200 50900 41400 50900 3 0 0 0 -1 -1
L 41255 50850 41345 50850 3 0 0 0 -1 -1
L 41280 50810 41320 50810 3 0 0 0 -1 -1
]
N 43300 51400 43300 52100 4
N 41300 51100 41700 51100 4
T 41400 51200 9 10 1 0 0 0 2
N/C

C 45200 43000 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 45000 43000 45000 43200 1 0 0
{
T 45000 43200 5 8 0 1 90 2 1
pintype=pas
T 45000 43200 9 8 0 1 90 0 1
pinlabel=1
T 45050 43150 5 8 0 1 90 8 1
pinseq=1
T 44950 43150 5 8 0 1 90 6 1
pinnumber=1
}
P 45000 43900 45000 43700 1 0 0
{
T 45000 43700 5 8 0 1 90 8 1
pintype=pas
T 45000 43700 9 8 0 1 90 6 1
pinlabel=2
T 45050 43750 5 8 0 1 90 2 1
pinseq=2
T 44950 43750 5 8 0 1 90 0 1
pinnumber=2
}
L 44800 43400 45200 43400 3 0 0 0 -1 -1
L 44800 43500 45200 43500 3 0 0 0 -1 -1
L 45000 43700 45000 43500 3 0 0 0 -1 -1
L 45000 43400 45000 43200 3 0 0 0 -1 -1
T 44500 43200 5 10 0 0 90 0 1
device=CAPACITOR
T 44700 43200 8 10 0 1 90 0 1
refdes=C?
T 43900 43200 5 10 0 0 90 0 1
description=capacitor
T 44100 43200 5 10 0 0 90 0 1
numslots=0
T 44300 43200 5 10 0 0 90 0 1
symversion=0.1
]
{
T 44500 43200 5 10 0 0 90 0 1
device=CAPACITOR
T 44800 43600 5 10 1 1 180 0 1
refdes=C304
T 44300 43200 5 10 0 0 90 0 1
symversion=0.1
T 44300 43200 5 10 1 1 0 0 1
value=0.1uf
T 45200 43000 5 10 0 0 0 0 1
footprint=0603
}
C 49200 52900 1 90 0 EMBEDDEDoutput-1.sym
[
T 48900 53000 5 10 0 0 90 0 1
device=OUTPUT
L 49200 53600 49200 53100 3 0 0 0 -1 -1
L 49100 53700 49200 53600 3 0 0 0 -1 -1
L 49000 53600 49100 53700 3 0 0 0 -1 -1
L 49000 53100 49000 53600 3 0 0 0 -1 -1
L 49000 53100 49200 53100 3 0 0 0 -1 -1
P 49100 52900 49100 53100 1 0 0
{
T 49150 53150 5 6 0 0 90 0 1
pinseq=1
T 49150 53150 5 6 0 1 90 0 1
pinnumber=1
}
]
{
T 48900 53000 5 10 0 0 90 0 1
device=OUTPUT
T 49200 53700 5 10 1 1 90 0 1
value=PRU1_16_I
T 49200 52900 5 10 0 1 270 0 1
net=SPI0_D0:1
}
N 55600 46600 56000 46600 4
N 47000 46100 47600 46100 4
N 47000 46600 47600 46600 4
N 47000 47100 47600 47100 4
N 47000 47600 47600 47600 4
N 47000 48100 47600 48100 4
N 47000 48600 47600 48600 4
N 47000 49100 47600 49100 4
N 47000 50100 47600 50100 4
N 47000 50600 47600 50600 4
C 49700 52900 1 90 0 EMBEDDEDoutput-1.sym
[
T 49400 53000 5 10 0 0 90 0 1
device=OUTPUT
L 49700 53600 49700 53100 3 0 0 0 -1 -1
L 49600 53700 49700 53600 3 0 0 0 -1 -1
L 49500 53600 49600 53700 3 0 0 0 -1 -1
L 49500 53100 49500 53600 3 0 0 0 -1 -1
L 49500 53100 49700 53100 3 0 0 0 -1 -1
P 49600 52900 49600 53100 1 0 0
{
T 49650 53150 5 6 0 0 90 0 1
pinseq=1
T 49650 53150 5 6 0 1 90 0 1
pinnumber=1
}
]
{
T 49400 53000 5 10 0 0 90 0 1
device=OUTPUT
T 49700 53700 5 10 1 1 90 0 1
value=PRU1_10
T 49700 52900 5 10 0 1 270 0 1
net=SPI0_D0:1
}
C 50200 52900 1 90 0 EMBEDDEDoutput-1.sym
[
T 49900 53000 5 10 0 0 90 0 1
device=OUTPUT
L 50200 53600 50200 53100 3 0 0 0 -1 -1
L 50100 53700 50200 53600 3 0 0 0 -1 -1
L 50000 53600 50100 53700 3 0 0 0 -1 -1
L 50000 53100 50000 53600 3 0 0 0 -1 -1
L 50000 53100 50200 53100 3 0 0 0 -1 -1
P 50100 52900 50100 53100 1 0 0
{
T 50150 53150 5 6 0 0 90 0 1
pinseq=1
T 50150 53150 5 6 0 1 90 0 1
pinnumber=1
}
]
{
T 49900 53000 5 10 0 0 90 0 1
device=OUTPUT
T 50200 53700 5 10 1 1 90 0 1
value=PRU1_11
T 50200 52900 5 10 0 1 270 0 1
net=SPI0_D0:1
}
C 51200 52900 1 90 0 EMBEDDEDoutput-1.sym
[
T 50900 53000 5 10 0 0 90 0 1
device=OUTPUT
L 51200 53600 51200 53100 3 0 0 0 -1 -1
L 51100 53700 51200 53600 3 0 0 0 -1 -1
L 51000 53600 51100 53700 3 0 0 0 -1 -1
L 51000 53100 51000 53600 3 0 0 0 -1 -1
L 51000 53100 51200 53100 3 0 0 0 -1 -1
P 51100 52900 51100 53100 1 0 0
{
T 51150 53150 5 6 0 0 90 0 1
pinseq=1
T 51150 53150 5 6 0 1 90 0 1
pinnumber=1
}
]
{
T 50900 53000 5 10 0 0 90 0 1
device=OUTPUT
T 51200 53700 5 10 1 1 90 0 1
value=PRU1_6
T 51200 52900 5 10 0 1 270 0 1
net=SPI0_D0:1
}
C 50700 52900 1 90 0 EMBEDDEDoutput-1.sym
[
T 50400 53000 5 10 0 0 90 0 1
device=OUTPUT
L 50700 53600 50700 53100 3 0 0 0 -1 -1
L 50600 53700 50700 53600 3 0 0 0 -1 -1
L 50500 53600 50600 53700 3 0 0 0 -1 -1
L 50500 53100 50500 53600 3 0 0 0 -1 -1
L 50500 53100 50700 53100 3 0 0 0 -1 -1
P 50600 52900 50600 53100 1 0 0
{
T 50650 53150 5 6 0 0 90 0 1
pinseq=1
T 50650 53150 5 6 0 1 90 0 1
pinnumber=1
}
]
{
T 50400 53000 5 10 0 0 90 0 1
device=OUTPUT
T 50700 53700 5 10 1 1 90 0 1
value=PRU1_7
T 50700 52900 5 10 0 1 270 0 1
net=SPI0_D0:1
}
C 52200 52900 1 90 0 EMBEDDEDoutput-1.sym
[
T 51900 53000 5 10 0 0 90 0 1
device=OUTPUT
L 52200 53600 52200 53100 3 0 0 0 -1 -1
L 52100 53700 52200 53600 3 0 0 0 -1 -1
L 52000 53600 52100 53700 3 0 0 0 -1 -1
L 52000 53100 52000 53600 3 0 0 0 -1 -1
L 52000 53100 52200 53100 3 0 0 0 -1 -1
P 52100 52900 52100 53100 1 0 0
{
T 52150 53150 5 6 0 0 90 0 1
pinseq=1
T 52150 53150 5 6 0 1 90 0 1
pinnumber=1
}
]
{
T 51900 53000 5 10 0 0 90 0 1
device=OUTPUT
T 52200 53700 5 10 1 1 90 0 1
value=PRU1_4
T 52200 52900 5 10 0 1 270 0 1
net=SPI0_D0:1
}
C 51700 52900 1 90 0 EMBEDDEDoutput-1.sym
[
T 51400 53000 5 10 0 0 90 0 1
device=OUTPUT
L 51700 53600 51700 53100 3 0 0 0 -1 -1
L 51600 53700 51700 53600 3 0 0 0 -1 -1
L 51500 53600 51600 53700 3 0 0 0 -1 -1
L 51500 53100 51500 53600 3 0 0 0 -1 -1
L 51500 53100 51700 53100 3 0 0 0 -1 -1
P 51600 52900 51600 53100 1 0 0
{
T 51650 53150 5 6 0 0 90 0 1
pinseq=1
T 51650 53150 5 6 0 1 90 0 1
pinnumber=1
}
]
{
T 51400 53000 5 10 0 0 90 0 1
device=OUTPUT
T 51700 53700 5 10 1 1 90 0 1
value=PRU1_5
T 51700 52900 5 10 0 1 270 0 1
net=SPI0_D0:1
}
C 53200 52900 1 90 0 EMBEDDEDoutput-1.sym
[
T 52900 53000 5 10 0 0 90 0 1
device=OUTPUT
L 53200 53600 53200 53100 3 0 0 0 -1 -1
L 53100 53700 53200 53600 3 0 0 0 -1 -1
L 53000 53600 53100 53700 3 0 0 0 -1 -1
L 53000 53100 53000 53600 3 0 0 0 -1 -1
L 53000 53100 53200 53100 3 0 0 0 -1 -1
P 53100 52900 53100 53100 1 0 0
{
T 53150 53150 5 6 0 0 90 0 1
pinseq=1
T 53150 53150 5 6 0 1 90 0 1
pinnumber=1
}
]
{
T 52900 53000 5 10 0 0 90 0 1
device=OUTPUT
T 53200 53700 5 10 1 1 90 0 1
value=PRU1_2
T 53200 52900 5 10 0 1 270 0 1
net=SPI0_D0:1
}
C 52700 52900 1 90 0 EMBEDDEDoutput-1.sym
[
T 52400 53000 5 10 0 0 90 0 1
device=OUTPUT
L 52700 53600 52700 53100 3 0 0 0 -1 -1
L 52600 53700 52700 53600 3 0 0 0 -1 -1
L 52500 53600 52600 53700 3 0 0 0 -1 -1
L 52500 53100 52500 53600 3 0 0 0 -1 -1
L 52500 53100 52700 53100 3 0 0 0 -1 -1
P 52600 52900 52600 53100 1 0 0
{
T 52650 53150 5 6 0 0 90 0 1
pinseq=1
T 52650 53150 5 6 0 1 90 0 1
pinnumber=1
}
]
{
T 52400 53000 5 10 0 0 90 0 1
device=OUTPUT
T 52700 53700 5 10 1 1 90 0 1
value=PRU1_3
T 52700 52900 5 10 0 1 270 0 1
net=SPI0_D0:1
}
C 49800 44500 1 90 1 EMBEDDEDoutput-1.sym
[
T 49500 44400 5 10 0 0 90 6 1
device=OUTPUT
P 49700 44500 49700 44300 1 0 0
{
T 49750 44250 5 6 0 1 90 6 1
pinnumber=1
T 49750 44250 5 6 0 0 90 6 1
pinseq=1
}
L 49600 44300 49800 44300 3 0 0 0 -1 -1
L 49600 44300 49600 43800 3 0 0 0 -1 -1
L 49600 43800 49700 43700 3 0 0 0 -1 -1
L 49700 43700 49800 43800 3 0 0 0 -1 -1
L 49800 43800 49800 44300 3 0 0 0 -1 -1
]
{
T 49500 44400 5 10 0 0 90 6 1
device=OUTPUT
T 49800 43600 5 10 1 1 90 6 1
value=PRU0_7
T 49800 44500 5 10 0 1 270 6 1
net=GPMC_WEN:1
}
C 50300 44500 1 90 1 EMBEDDEDoutput-1.sym
[
T 50000 44400 5 10 0 0 90 6 1
device=OUTPUT
P 50200 44500 50200 44300 1 0 0
{
T 50250 44250 5 6 0 1 90 6 1
pinnumber=1
T 50250 44250 5 6 0 0 90 6 1
pinseq=1
}
L 50100 44300 50300 44300 3 0 0 0 -1 -1
L 50100 44300 50100 43800 3 0 0 0 -1 -1
L 50100 43800 50200 43700 3 0 0 0 -1 -1
L 50200 43700 50300 43800 3 0 0 0 -1 -1
L 50300 43800 50300 44300 3 0 0 0 -1 -1
]
{
T 50000 44400 5 10 0 0 90 6 1
device=OUTPUT
T 50300 43600 5 10 1 1 90 6 1
value=PRU0_5
T 50300 44500 5 10 0 1 270 6 1
net=GPMC_WEN:1
}
C 50800 44500 1 90 1 EMBEDDEDoutput-1.sym
[
T 50500 44400 5 10 0 0 90 6 1
device=OUTPUT
P 50700 44500 50700 44300 1 0 0
{
T 50750 44250 5 6 0 1 90 6 1
pinnumber=1
T 50750 44250 5 6 0 0 90 6 1
pinseq=1
}
L 50600 44300 50800 44300 3 0 0 0 -1 -1
L 50600 44300 50600 43800 3 0 0 0 -1 -1
L 50600 43800 50700 43700 3 0 0 0 -1 -1
L 50700 43700 50800 43800 3 0 0 0 -1 -1
L 50800 43800 50800 44300 3 0 0 0 -1 -1
]
{
T 50500 44400 5 10 0 0 90 6 1
device=OUTPUT
T 50800 43600 5 10 1 1 90 6 1
value=VCCINT
T 50800 44500 5 10 0 1 270 6 1
net=GPMC_WEN:1
}
C 51300 44500 1 90 1 EMBEDDEDoutput-1.sym
[
T 51000 44400 5 10 0 0 90 6 1
device=OUTPUT
P 51200 44500 51200 44300 1 0 0
{
T 51250 44250 5 6 0 1 90 6 1
pinnumber=1
T 51250 44250 5 6 0 0 90 6 1
pinseq=1
}
L 51100 44300 51300 44300 3 0 0 0 -1 -1
L 51100 44300 51100 43800 3 0 0 0 -1 -1
L 51100 43800 51200 43700 3 0 0 0 -1 -1
L 51200 43700 51300 43800 3 0 0 0 -1 -1
L 51300 43800 51300 44300 3 0 0 0 -1 -1
]
{
T 51000 44400 5 10 0 0 90 6 1
device=OUTPUT
T 51300 43600 5 10 1 1 90 6 1
value=PRU0_3
T 51300 44500 5 10 0 1 270 6 1
net=GPMC_WEN:1
}
C 52300 44500 1 90 1 EMBEDDEDoutput-1.sym
[
T 52000 44400 5 10 0 0 90 6 1
device=OUTPUT
P 52200 44500 52200 44300 1 0 0
{
T 52250 44250 5 6 0 1 90 6 1
pinnumber=1
T 52250 44250 5 6 0 0 90 6 1
pinseq=1
}
L 52100 44300 52300 44300 3 0 0 0 -1 -1
L 52100 44300 52100 43800 3 0 0 0 -1 -1
L 52100 43800 52200 43700 3 0 0 0 -1 -1
L 52200 43700 52300 43800 3 0 0 0 -1 -1
L 52300 43800 52300 44300 3 0 0 0 -1 -1
]
{
T 52000 44400 5 10 0 0 90 6 1
device=OUTPUT
T 52300 43600 5 10 1 1 90 6 1
value=PRU0_1
T 52300 44500 5 10 0 1 270 6 1
net=GPMC_WEN:1
}
C 52800 44500 1 90 1 EMBEDDEDoutput-1.sym
[
T 52500 44400 5 10 0 0 90 6 1
device=OUTPUT
P 52700 44500 52700 44300 1 0 0
{
T 52750 44250 5 6 0 1 90 6 1
pinnumber=1
T 52750 44250 5 6 0 0 90 6 1
pinseq=1
}
L 52600 44300 52800 44300 3 0 0 0 -1 -1
L 52600 44300 52600 43800 3 0 0 0 -1 -1
L 52600 43800 52700 43700 3 0 0 0 -1 -1
L 52700 43700 52800 43800 3 0 0 0 -1 -1
L 52800 43800 52800 44300 3 0 0 0 -1 -1
]
{
T 52500 44400 5 10 0 0 90 6 1
device=OUTPUT
T 52800 43600 5 10 1 1 90 6 1
value=PRU0_2
T 52800 44500 5 10 0 1 270 6 1
net=GPMC_WEN:1
}
C 53300 44500 1 90 1 EMBEDDEDoutput-1.sym
[
T 53000 44400 5 10 0 0 90 6 1
device=OUTPUT
P 53200 44500 53200 44300 1 0 0
{
T 53250 44250 5 6 0 1 90 6 1
pinnumber=1
T 53250 44250 5 6 0 0 90 6 1
pinseq=1
}
L 53100 44300 53300 44300 3 0 0 0 -1 -1
L 53100 44300 53100 43800 3 0 0 0 -1 -1
L 53100 43800 53200 43700 3 0 0 0 -1 -1
L 53200 43700 53300 43800 3 0 0 0 -1 -1
L 53300 43800 53300 44300 3 0 0 0 -1 -1
]
{
T 53000 44400 5 10 0 0 90 6 1
device=OUTPUT
T 53300 43600 5 10 1 1 90 6 1
value=PRU0_0
T 53300 44500 5 10 0 1 270 6 1
net=GPMC_WEN:1
}
C 53800 44500 1 90 1 EMBEDDEDoutput-1.sym
[
T 53500 44400 5 10 0 0 90 6 1
device=OUTPUT
P 53700 44500 53700 44300 1 0 0
{
T 53750 44250 5 6 0 1 90 6 1
pinnumber=1
T 53750 44250 5 6 0 0 90 6 1
pinseq=1
}
L 53600 44300 53800 44300 3 0 0 0 -1 -1
L 53600 44300 53600 43800 3 0 0 0 -1 -1
L 53600 43800 53700 43700 3 0 0 0 -1 -1
L 53700 43700 53800 43800 3 0 0 0 -1 -1
L 53800 43800 53800 44300 3 0 0 0 -1 -1
]
{
T 53500 44400 5 10 0 0 90 6 1
device=OUTPUT
T 53800 43600 5 10 1 1 90 6 1
value=PRU0_6
T 53800 44500 5 10 0 1 270 6 1
net=GPMC_WEN:1
}
C 54300 44500 1 90 1 EMBEDDEDoutput-1.sym
[
T 54000 44400 5 10 0 0 90 6 1
device=OUTPUT
P 54200 44500 54200 44300 1 0 0
{
T 54250 44250 5 6 0 1 90 6 1
pinnumber=1
T 54250 44250 5 6 0 0 90 6 1
pinseq=1
}
L 54100 44300 54300 44300 3 0 0 0 -1 -1
L 54100 44300 54100 43800 3 0 0 0 -1 -1
L 54100 43800 54200 43700 3 0 0 0 -1 -1
L 54200 43700 54300 43800 3 0 0 0 -1 -1
L 54300 43800 54300 44300 3 0 0 0 -1 -1
]
{
T 54000 44400 5 10 0 0 90 6 1
device=OUTPUT
T 54300 43600 5 10 1 1 90 6 1
value=PRU0_4
T 54300 44500 5 10 0 1 270 6 1
net=GPMC_WEN:1
}
C 56000 48500 1 0 0 EMBEDDEDoutput-1.sym
[
T 56100 48800 5 10 0 0 0 0 1
device=OUTPUT
L 56700 48500 56200 48500 3 0 0 0 -1 -1
L 56800 48600 56700 48500 3 0 0 0 -1 -1
L 56700 48700 56800 48600 3 0 0 0 -1 -1
L 56200 48700 56700 48700 3 0 0 0 -1 -1
L 56200 48700 56200 48500 3 0 0 0 -1 -1
P 56000 48600 56200 48600 1 0 0
{
T 56250 48550 5 6 0 1 0 0 1
pinnumber=1
T 56250 48550 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 56100 48800 5 10 0 0 0 0 1
device=OUTPUT
T 56800 48500 5 10 1 1 0 0 1
value=Target_TCK
T 56000 48500 5 10 0 1 180 0 1
net=SPI0_SCLK:1
}
C 56000 48000 1 0 0 EMBEDDEDoutput-1.sym
[
T 56100 48300 5 10 0 0 0 0 1
device=OUTPUT
P 56000 48100 56200 48100 1 0 0
{
T 56250 48050 5 6 0 1 0 0 1
pinnumber=1
T 56250 48050 5 6 0 0 0 0 1
pinseq=1
}
L 56200 48200 56200 48000 3 0 0 0 -1 -1
L 56200 48200 56700 48200 3 0 0 0 -1 -1
L 56700 48200 56800 48100 3 0 0 0 -1 -1
L 56800 48100 56700 48000 3 0 0 0 -1 -1
L 56700 48000 56200 48000 3 0 0 0 -1 -1
]
{
T 56100 48300 5 10 0 0 0 0 1
device=OUTPUT
T 56800 48000 5 10 1 1 0 0 1
value=Target_TDO
T 56000 48000 5 10 0 1 180 0 1
net=JC7:1
}
C 56000 51000 1 0 0 EMBEDDEDoutput-1.sym
[
T 56100 51300 5 10 0 0 0 0 1
device=OUTPUT
L 56700 51000 56200 51000 3 0 0 0 -1 -1
L 56800 51100 56700 51000 3 0 0 0 -1 -1
L 56700 51200 56800 51100 3 0 0 0 -1 -1
L 56200 51200 56700 51200 3 0 0 0 -1 -1
L 56200 51200 56200 51000 3 0 0 0 -1 -1
P 56000 51100 56200 51100 1 0 0
{
T 56250 51050 5 6 0 0 0 0 1
pinseq=1
T 56250 51050 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 56100 51300 5 10 0 0 0 0 1
device=OUTPUT
T 56800 51000 5 10 1 1 0 0 1
value=PRU1_0
T 56000 51000 5 10 0 1 180 0 1
net=SPI0_D0:1
}
C 54200 52900 1 90 0 EMBEDDEDoutput-1.sym
[
T 53900 53000 5 10 0 0 90 0 1
device=OUTPUT
L 54200 53600 54200 53100 3 0 0 0 -1 -1
L 54100 53700 54200 53600 3 0 0 0 -1 -1
L 54000 53600 54100 53700 3 0 0 0 -1 -1
L 54000 53100 54000 53600 3 0 0 0 -1 -1
L 54000 53100 54200 53100 3 0 0 0 -1 -1
P 54100 52900 54100 53100 1 0 0
{
T 54150 53150 5 6 0 1 90 0 1
pinnumber=1
T 54150 53150 5 6 0 0 90 0 1
pinseq=1
}
]
{
T 53900 53000 5 10 0 0 90 0 1
device=OUTPUT
T 54200 53700 5 10 1 1 90 0 1
value=PRU1_1
T 54200 52900 5 10 0 1 270 0 1
net=SPI0_SCLK:1
}
C 56000 46000 1 0 0 EMBEDDEDoutput-1.sym
[
T 56100 46300 5 10 0 0 0 0 1
device=OUTPUT
L 56700 46000 56200 46000 3 0 0 0 -1 -1
L 56800 46100 56700 46000 3 0 0 0 -1 -1
L 56700 46200 56800 46100 3 0 0 0 -1 -1
L 56200 46200 56700 46200 3 0 0 0 -1 -1
L 56200 46200 56200 46000 3 0 0 0 -1 -1
P 56000 46100 56200 46100 1 0 0
{
T 56250 46050 5 6 0 0 0 0 1
pinseq=1
T 56250 46050 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 56100 46300 5 10 0 0 0 0 1
device=OUTPUT
T 56800 46000 5 10 1 1 0 0 1
value=SWD/SBW IN
T 56000 46000 5 10 0 1 180 0 1
net=SPI0_D0:1
}
N 55600 46100 56000 46100 4
N 55600 48100 56000 48100 4
N 55600 48600 56000 48600 4
N 55600 49100 56000 49100 4
N 55600 49600 56000 49600 4
N 55600 50100 56000 50100 4
N 49200 44500 49200 44800 4
N 49700 44500 49700 44800 4
N 50200 44500 50200 44800 4
N 50700 44500 50700 44800 4
N 51200 44500 51200 44800 4
N 52200 44500 52200 44800 4
N 52700 44500 52700 44800 4
N 53200 44500 53200 44800 4
N 53700 44500 53700 44800 4
N 54200 44500 54200 44800 4
N 44900 55100 44900 55600 4
N 44900 55600 47500 55600 4
N 44900 54200 44900 53300 4
N 44900 53300 47500 53300 4
N 45500 54500 45500 53800 4
N 47500 54100 45500 54100 4
N 45500 53800 45900 53800 4
N 45500 53300 45500 53000 4
N 45500 53000 45900 53000 4
N 45700 54800 45700 54500 4
N 45700 54500 45900 54500 4
N 45500 55600 45500 55300 4
N 45500 55300 45900 55300 4
C 56000 50500 1 0 0 EMBEDDEDoutput-1.sym
[
T 56100 50800 5 10 0 0 0 0 1
device=OUTPUT
L 56700 50500 56200 50500 3 0 0 0 -1 -1
L 56800 50600 56700 50500 3 0 0 0 -1 -1
L 56700 50700 56800 50600 3 0 0 0 -1 -1
L 56200 50700 56700 50700 3 0 0 0 -1 -1
L 56200 50700 56200 50500 3 0 0 0 -1 -1
P 56000 50600 56200 50600 1 0 0
{
T 56250 50550 5 6 0 0 0 0 1
pinseq=1
T 56250 50550 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 56100 50800 5 10 0 0 0 0 1
device=OUTPUT
T 56800 50500 5 10 1 1 0 0 1
value=LA_CTRL
T 56000 50500 5 10 0 1 180 0 1
net=SPI0_D0:1
}
N 55600 51100 56000 51100 4
N 55600 50600 56000 50600 4
N 54100 52900 54100 52400 4
N 53100 52900 53100 52400 4
N 52600 52900 52600 52400 4
N 52100 52900 52100 52400 4
N 51600 52900 51600 52400 4
N 51100 52900 51100 52400 4
N 50600 52900 50600 52400 4
N 50100 52900 50100 52400 4
N 49600 52900 49600 52400 4
N 49100 52900 49100 52400 4
