{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 17 11:07:55 2006 " "Info: Processing started: Thu Aug 17 11:07:55 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_tb -c SPI_tb " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_tb -c SPI_tb" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WVRFX_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPI_REGS.v(150) " "Warning (10268): Verilog HDL information at SPI_REGS.v(150): Always Construct contains both blocking and non-blocking assignments" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 150 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../EP2_LED/SPI_REGS.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../EP2_LED/SPI_REGS.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_REGS " "Info: Found entity 1: SPI_REGS" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SPI_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_tb " "Info: Found entity 1: SPI_tb" {  } { { "SPI_tb.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/SPI_tb/SPI_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPI_tb " "Info: Elaborating entity \"SPI_tb\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_REGS SPI_REGS:SPI_REGS " "Info: Elaborating entity \"SPI_REGS\" for hierarchy \"SPI_REGS:SPI_REGS\"" {  } { { "SPI_tb.v" "SPI_REGS" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/SPI_tb/SPI_tb.v" 23 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "SPI_REGS:SPI_REGS\|SO_Enable High " "Info: Power-up level of register \"SPI_REGS:SPI_REGS\|SO_Enable\" is not specified -- using power-up level of High to minimize register" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 74 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|SO_Enable data_in VCC " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|SO_Enable\" with stuck data_in port to stuck value VCC" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 74 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[7\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[7\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[7\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[7\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[7\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[7\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[7\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[7\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[7\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[7\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[7\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[7\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[6\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[6\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[6\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[6\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[6\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[6\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[6\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[6\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[6\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[6\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[6\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[6\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[5\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[5\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[5\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[5\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[5\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[5\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[5\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[5\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[5\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[5\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[5\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[5\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[4\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[4\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[4\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[4\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[4\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[4\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[4\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[4\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[4\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[4\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[4\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[4\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[3\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[3\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[3\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[3\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[3\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[3\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[3\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[3\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[3\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[3\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[3\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[3\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[2\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[2\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[2\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[2\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[2\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[2\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[2\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[2\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[2\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[2\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[2\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[2\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[1\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[1\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[1\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[1\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[1\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[1\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[1\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[1\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[1\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[1\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[1\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[1\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[0\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[0\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[0\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[4\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[0\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[0\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[0\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[5\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[0\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[0\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[0\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[6\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[0\] " "Warning: No clock transition on \"SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[0\]\" register due to stuck clock or clock enable" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[0\] clock_enable GND " "Warning: Reduced register \"SPI_REGS:SPI_REGS\|MemoryBlock\[7\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "../EP2_LED/SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/EP2_LED/SPI_REGS.v" 144 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "108 " "Info: Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "104 " "Info: Implemented 104 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 17 11:07:57 2006 " "Info: Processing ended: Thu Aug 17 11:07:57 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/SPI_tb/SPI_tb.map.smsg " "Info: Generated suppressed messages file C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/SPI_tb/SPI_tb.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0}
