<div id="pf24c" class="pf w0 h0" data-page-no="24c"><div class="pc pc24c w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg24c.png"/><div class="t m0 xd8 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 33-1.<span class="_ _1a"> </span>Modes of operation</div><div class="t m0 x40 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws417">Modes Description</div><div class="t m0 x2f h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">Run<span class="_ _146"> </span>The LPTMR operates normally.</div><div class="t m0 x2f h7 y2b4 ff2 fs4 fc0 sc0 ls0">Wait</div><div class="t m0 x43 h7 y2f5 ff2 fs4 fc0 sc0 ls0 ws0">The LPTMR continues to operate normally and</div><div class="t m0 x43 h7 y2b4 ff2 fs4 fc0 sc0 ls0 ws0">may be configured to exit the low-power mode</div><div class="t m0 x43 h7 y1aa ff2 fs4 fc0 sc0 ls0 ws0">by generating an interrupt request.</div><div class="t m0 xdc h7 y1ac ff2 fs4 fc0 sc0 ls0">Stop</div><div class="t m0 x43 h7 y103c ff2 fs4 fc0 sc0 ls0 ws0">The LPTMR continues to operate normally and</div><div class="t m0 x43 h7 y1ac ff2 fs4 fc0 sc0 ls0 ws0">may be configured to exit the low-power mode</div><div class="t m0 x43 h7 y1ad ff2 fs4 fc0 sc0 ls0 ws0">by generating an interrupt request.</div><div class="t m0 x47 h7 y1af ff2 fs4 fc0 sc0 ls0">Low-Leakage</div><div class="t m0 x43 h7 y1ae ff2 fs4 fc0 sc0 ls0 ws0">The LPTMR continues to operate normally and</div><div class="t m0 x43 h7 y1af ff2 fs4 fc0 sc0 ls0 ws0">may be configured to exit the low-power mode</div><div class="t m0 x43 h7 y264 ff2 fs4 fc0 sc0 ls0 ws0">by generating an interrupt request.</div><div class="t m0 x40 h7 y1b2 ff2 fs4 fc0 sc0 ls0">Debug</div><div class="t m0 x43 h7 y1b1 ff2 fs4 fc0 sc0 ls0 ws0">The LPTMR operates normally in Pulse Counter</div><div class="t m0 x43 h7 y1b2 ff2 fs4 fc0 sc0 ls0 ws0">mode, but counter does not increment in Time</div><div class="t m0 x43 h7 y480 ff2 fs4 fc0 sc0 ls0 ws0">Counter mode.</div><div class="t m0 x9 hd y3430 ff1 fs7 fc0 sc0 ls0 ws0">33.2<span class="_ _b"> </span>LPTMR signal descriptions</div><div class="t m0 x2f h9 y3431 ff1 fs2 fc0 sc0 ls0 ws0">Table 33-2.<span class="_ _1a"> </span>LPTMR signal descriptions</div><div class="t m0 x2 h10 y3432 ff1 fs4 fc0 sc0 ls0 ws418">Signal<span class="_ _159"> </span>I/O Description</div><div class="t m0 x4f h7 y282f ff2 fs4 fc0 sc0 ls0 ws190">LPTMR_ALT<span class="ff5 ls26c">n</span><span class="ws0">I<span class="_ _4e"> </span>Pulse Counter Input pin</span></div><div class="t m0 x9 he y3433 ff1 fs1 fc0 sc0 ls0 ws0">33.2.1<span class="_ _b"> </span>Detailed signal descriptions</div><div class="t m0 x67 h9 y3434 ff1 fs2 fc0 sc0 ls0 ws0">Table 33-3.<span class="_ _1a"> </span>LPTMR interface—detailed signal descriptions</div><div class="t m0 xc8 h10 y3435 ff1 fs4 fc0 sc0 ls0 ws419">Signal I/O<span class="_ _cd"> </span>Description</div><div class="t m0 x8b h7 y3436 ff2 fs4 fc0 sc0 ls0 ws190">LPTMR_ALT<span class="ff5 ls26d">n</span><span class="ws0">I<span class="_ _1b4"> </span>Pulse Counter Input</span></div><div class="t m0 x4a h7 y3437 ff2 fs4 fc0 sc0 ls0 ws0">The LPTMR can select one of the input pins to be used in Pulse Counter mode.</div><div class="t m0 x25 h7 y3438 ff2 fs4 fc0 sc0 ls0 ws0">State meaning<span class="_ _f4"> </span>Assertion—If configured for pulse counter mode with</div><div class="t m0 x32 h7 y3439 ff2 fs4 fc0 sc0 ls0 ws0">active-high input, then assertion causes the CNR to</div><div class="t m0 x32 h7 y343a ff2 fs4 fc0 sc0 ls0">increment.</div><div class="t m0 x32 h7 y343b ff2 fs4 fc0 sc0 ls0 ws0">Deassertion—If configured for pulse counter mode with</div><div class="t m0 x32 h7 y343c ff2 fs4 fc0 sc0 ls0 ws0">active-low input, then deassertion causes the CNR to</div><div class="t m0 x32 h7 y343d ff2 fs4 fc0 sc0 ls0">increment.</div><div class="t m0 x145 h7 y343e ff2 fs4 fc0 sc0 ls0 ws0">Timing<span class="_ _64"> </span>Assertion or deassertion may occur at any time; input may</div><div class="t m0 x32 h7 y343f ff2 fs4 fc0 sc0 ls0 ws0">assert asynchronously to the bus clock.</div><div class="t m0 x9 hd y3440 ff1 fs7 fc0 sc0 ls0 ws0">33.3<span class="_ _b"> </span>Memory map and register definition</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">LPTMR signal descriptions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">588<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
