def : Pat<(int_ve_vl_vld_vssl i64:$sy, i64:$sz, i32:$vl), (veoldVLDrrl i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vld_vssvl i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDrrl_v i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vld_vssl simm7:$I, i64:$sz, i32:$vl), (veoldVLDirl (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vld_vssvl simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDirl_v (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldnc_vssl i64:$sy, i64:$sz, i32:$vl), (veoldVLDNCrrl i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldnc_vssvl i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDNCrrl_v i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldnc_vssl simm7:$I, i64:$sz, i32:$vl), (veoldVLDNCirl (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldnc_vssvl simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDNCirl_v (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldu_vssl i64:$sy, i64:$sz, i32:$vl), (veoldVLDUrrl i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldu_vssvl i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDUrrl_v i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldu_vssl simm7:$I, i64:$sz, i32:$vl), (veoldVLDUirl (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldu_vssvl simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDUirl_v (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldunc_vssl i64:$sy, i64:$sz, i32:$vl), (veoldVLDUNCrrl i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldunc_vssvl i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDUNCrrl_v i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldunc_vssl simm7:$I, i64:$sz, i32:$vl), (veoldVLDUNCirl (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldunc_vssvl simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDUNCirl_v (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldlsx_vssl i64:$sy, i64:$sz, i32:$vl), (veoldVLDLSXrrl i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldlsx_vssvl i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDLSXrrl_v i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldlsx_vssl simm7:$I, i64:$sz, i32:$vl), (veoldVLDLSXirl (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldlsx_vssvl simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDLSXirl_v (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldlsxnc_vssl i64:$sy, i64:$sz, i32:$vl), (veoldVLDLSXNCrrl i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldlsxnc_vssvl i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDLSXNCrrl_v i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldlsxnc_vssl simm7:$I, i64:$sz, i32:$vl), (veoldVLDLSXNCirl (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldlsxnc_vssvl simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDLSXNCirl_v (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldlzx_vssl i64:$sy, i64:$sz, i32:$vl), (veoldVLDLZXrrl i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldlzx_vssvl i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDLZXrrl_v i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldlzx_vssl simm7:$I, i64:$sz, i32:$vl), (veoldVLDLZXirl (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldlzx_vssvl simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDLZXirl_v (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldlzxnc_vssl i64:$sy, i64:$sz, i32:$vl), (veoldVLDLZXNCrrl i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldlzxnc_vssvl i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDLZXNCrrl_v i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldlzxnc_vssl simm7:$I, i64:$sz, i32:$vl), (veoldVLDLZXNCirl (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldlzxnc_vssvl simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDLZXNCirl_v (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vld2d_vssl i64:$sy, i64:$sz, i32:$vl), (veoldVLD2Drrl i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vld2d_vssvl i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLD2Drrl_v i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vld2d_vssl simm7:$I, i64:$sz, i32:$vl), (veoldVLD2Dirl (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vld2d_vssvl simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLD2Dirl_v (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vld2dnc_vssl i64:$sy, i64:$sz, i32:$vl), (veoldVLD2DNCrrl i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vld2dnc_vssvl i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLD2DNCrrl_v i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vld2dnc_vssl simm7:$I, i64:$sz, i32:$vl), (veoldVLD2DNCirl (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vld2dnc_vssvl simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLD2DNCirl_v (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldu2d_vssl i64:$sy, i64:$sz, i32:$vl), (veoldVLDU2Drrl i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldu2d_vssvl i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDU2Drrl_v i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldu2d_vssl simm7:$I, i64:$sz, i32:$vl), (veoldVLDU2Dirl (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldu2d_vssvl simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDU2Dirl_v (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldu2dnc_vssl i64:$sy, i64:$sz, i32:$vl), (veoldVLDU2DNCrrl i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldu2dnc_vssvl i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDU2DNCrrl_v i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldu2dnc_vssl simm7:$I, i64:$sz, i32:$vl), (veoldVLDU2DNCirl (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldu2dnc_vssvl simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDU2DNCirl_v (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldl2dsx_vssl i64:$sy, i64:$sz, i32:$vl), (veoldVLDL2DSXrrl i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldl2dsx_vssvl i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDL2DSXrrl_v i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldl2dsx_vssl simm7:$I, i64:$sz, i32:$vl), (veoldVLDL2DSXirl (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldl2dsx_vssvl simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDL2DSXirl_v (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldl2dsxnc_vssl i64:$sy, i64:$sz, i32:$vl), (veoldVLDL2DSXNCrrl i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldl2dsxnc_vssvl i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDL2DSXNCrrl_v i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldl2dsxnc_vssl simm7:$I, i64:$sz, i32:$vl), (veoldVLDL2DSXNCirl (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldl2dsxnc_vssvl simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDL2DSXNCirl_v (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldl2dzx_vssl i64:$sy, i64:$sz, i32:$vl), (veoldVLDL2DZXrrl i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldl2dzx_vssvl i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDL2DZXrrl_v i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldl2dzx_vssl simm7:$I, i64:$sz, i32:$vl), (veoldVLDL2DZXirl (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldl2dzx_vssvl simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDL2DZXirl_v (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldl2dzxnc_vssl i64:$sy, i64:$sz, i32:$vl), (veoldVLDL2DZXNCrrl i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldl2dzxnc_vssvl i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDL2DZXNCrrl_v i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vldl2dzxnc_vssl simm7:$I, i64:$sz, i32:$vl), (veoldVLDL2DZXNCirl (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vldl2dzxnc_vssvl simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVLDL2DZXNCirl_v (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vst_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVSTrrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vst_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVSTirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vst_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTrrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vst_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstnc_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVSTNCrrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstnc_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVSTNCirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstnc_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTNCrrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstnc_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTNCirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstot_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVSTOTrrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstot_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVSTOTirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstot_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTOTrrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstot_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTOTirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstncot_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVSTNCOTrrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstncot_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVSTNCOTirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstncot_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTNCOTrrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstncot_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTNCOTirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstu_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVSTUrrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstu_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVSTUirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstu_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTUrrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstu_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTUirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstunc_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVSTUNCrrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstunc_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVSTUNCirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstunc_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTUNCrrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstunc_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTUNCirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstuot_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVSTUOTrrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstuot_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVSTUOTirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstuot_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTUOTrrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstuot_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTUOTirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstuncot_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVSTUNCOTrrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstuncot_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVSTUNCOTirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstuncot_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTUNCOTrrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstuncot_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTUNCOTirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstl_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVSTLrrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstl_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVSTLirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstl_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTLrrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstl_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTLirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstlnc_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVSTLNCrrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstlnc_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVSTLNCirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstlnc_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTLNCrrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstlnc_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTLNCirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstlot_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVSTLOTrrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstlot_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVSTLOTirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstlot_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTLOTrrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstlot_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTLOTirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstlncot_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVSTLNCOTrrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstlncot_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVSTLNCOTirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstlncot_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTLNCOTrrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstlncot_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTLNCOTirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vst2d_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVST2Drrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vst2d_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVST2Dirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vst2d_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVST2Drrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vst2d_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVST2Dirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vst2dnc_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVST2DNCrrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vst2dnc_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVST2DNCirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vst2dnc_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVST2DNCrrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vst2dnc_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVST2DNCirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vst2dot_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVST2DOTrrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vst2dot_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVST2DOTirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vst2dot_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVST2DOTrrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vst2dot_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVST2DOTirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vst2dncot_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVST2DNCOTrrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vst2dncot_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVST2DNCOTirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vst2dncot_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVST2DNCOTrrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vst2dncot_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVST2DNCOTirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstu2d_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVSTU2Drrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstu2d_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVSTU2Dirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstu2d_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTU2Drrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstu2d_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTU2Dirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstu2dnc_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVSTU2DNCrrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstu2dnc_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVSTU2DNCirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstu2dnc_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTU2DNCrrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstu2dnc_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTU2DNCirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstu2dot_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVSTU2DOTrrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstu2dot_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVSTU2DOTirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstu2dot_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTU2DOTrrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstu2dot_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTU2DOTirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstu2dncot_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVSTU2DNCOTrrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstu2dncot_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVSTU2DNCOTirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstu2dncot_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTU2DNCOTrrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstu2dncot_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTU2DNCOTirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstl2d_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVSTL2Drrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstl2d_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVSTL2Dirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstl2d_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTL2Drrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstl2d_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTL2Dirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstl2dnc_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVSTL2DNCrrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstl2dnc_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVSTL2DNCirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstl2dnc_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTL2DNCrrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstl2dnc_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTL2DNCirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstl2dot_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVSTL2DOTrrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstl2dot_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVSTL2DOTirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstl2dot_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTL2DOTrrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstl2dot_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTL2DOTirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstl2dncot_vssl v256f64:$vx, i64:$sy, i64:$sz, i32:$vl), (veoldVSTL2DNCOTrrvl i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstl2dncot_vssl v256f64:$vx, simm7:$I, i64:$sz, i32:$vl), (veoldVSTL2DNCOTirvl (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vstl2dncot_vssml v256f64:$vx, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTL2DNCOTrrvxl i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vstl2dncot_vssml v256f64:$vx, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSTL2DNCOTirvxl (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pfchv_ssl i64:$sy, i64:$sz, i32:$vl), (veoldPFCHVrrl i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_pfchv_ssl simm7:$I, i64:$sz, i32:$vl), (veoldPFCHVirl (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_pfchvnc_ssl i64:$sy, i64:$sz, i32:$vl), (veoldPFCHVNCrrl i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_pfchvnc_ssl simm7:$I, i64:$sz, i32:$vl), (veoldPFCHVNCirl (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_lsv_vvss v256f64:$pt, i32:$sy, i64:$sz), (veoldLSVrr_v i32:$sy, i64:$sz, v256f64:$pt)>;
def : Pat<(int_ve_vl_lvsl_svs v256f64:$vx, i32:$sy), (veoldLVSvr v256f64:$vx, i32:$sy)>;
def : Pat<(int_ve_vl_lvsd_svs v256f64:$vx, i32:$sy), (veoldLVSvr v256f64:$vx, i32:$sy)>;
def : Pat<(int_ve_vl_lvm_mmss v4i64:$ptm, i64:$sy, i64:$sz), (veoldLVMxrr_x i64:$sy, i64:$sz, v4i64:$ptm)>;
def : Pat<(int_ve_vl_lvm_mmss v4i64:$ptm, uimm6:$N, i64:$sz), (veoldLVMxir_x (ULO7 $N), i64:$sz, v4i64:$ptm)>;
def : Pat<(int_ve_vl_lvm_MMss v8i64:$ptm, i64:$sy, i64:$sz), (veoldLVMyrr_y i64:$sy, i64:$sz, v8i64:$ptm)>;
def : Pat<(int_ve_vl_lvm_MMss v8i64:$ptm, uimm6:$N, i64:$sz), (veoldLVMyir_y (ULO7 $N), i64:$sz, v8i64:$ptm)>;
def : Pat<(int_ve_vl_svm_sms v4i64:$vmz, i64:$sy), (veoldSVMxr v4i64:$vmz, i64:$sy)>;
def : Pat<(int_ve_vl_svm_sms v4i64:$vmz, uimm6:$N), (veoldSVMxi v4i64:$vmz, (ULO7 $N))>;
def : Pat<(int_ve_vl_svm_sMs v8i64:$vmz, i64:$sy), (veoldSVMyr v8i64:$vmz, i64:$sy)>;
def : Pat<(int_ve_vl_svm_sMs v8i64:$vmz, uimm6:$N), (veoldSVMyi v8i64:$vmz, (ULO7 $N))>;
def : Pat<(int_ve_vl_vbrdd_vsl f64:$sy, i32:$vl), (veoldVBRDrl f64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_vbrdd_vsvl f64:$sy, v256f64:$pt, i32:$vl), (veoldVBRDrl_v f64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vbrdd_vsmvl f64:$sy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVBRDrxl_v f64:$sy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vbrdl_vsl i64:$sy, i32:$vl), (veoldVBRDrl i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_vbrdl_vsvl i64:$sy, v256f64:$pt, i32:$vl), (veoldVBRDrl_v i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vbrdl_vsmvl i64:$sy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVBRDrxl_v i64:$sy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vbrdl_vsl simm7:$I, i32:$vl), (veoldVBRDil (LO7 $I), i32:$vl)>;
def : Pat<(int_ve_vl_vbrdl_vsvl simm7:$I, v256f64:$pt, i32:$vl), (veoldVBRDil_v (LO7 $I), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vbrdl_vsmvl simm7:$I, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVBRDixl_v (LO7 $I), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vbrds_vsl f32:$sy, i32:$vl), (veoldVBRDUrl f32:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_vbrds_vsvl f32:$sy, v256f64:$pt, i32:$vl), (veoldVBRDUrl_v f32:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vbrds_vsmvl f32:$sy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVBRDUrxl_v f32:$sy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vbrdw_vsl i32:$sy, i32:$vl), (veoldVBRDLrl i32:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_vbrdw_vsvl i32:$sy, v256f64:$pt, i32:$vl), (veoldVBRDLrl_v i32:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vbrdw_vsmvl i32:$sy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVBRDLrxl_v i32:$sy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vbrdw_vsl simm7:$I, i32:$vl), (veoldVBRDLil (LO7 $I), i32:$vl)>;
def : Pat<(int_ve_vl_vbrdw_vsvl simm7:$I, v256f64:$pt, i32:$vl), (veoldVBRDLil_v (LO7 $I), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vbrdw_vsmvl simm7:$I, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVBRDLixl_v (LO7 $I), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvbrd_vsl i64:$sy, i32:$vl), (veoldPVBRDrl i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_pvbrd_vsvl i64:$sy, v256f64:$pt, i32:$vl), (veoldPVBRDrl_v i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvbrd_vsMvl i64:$sy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVBRDrxl_v i64:$sy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmv_vsvl i32:$sy, v256f64:$vz, i32:$vl), (veoldVMVrvl i32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmv_vsvvl i32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMVrvl_v i32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmv_vsvl uimm7:$N, v256f64:$vz, i32:$vl), (veoldVMVivl (ULO7 $N), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmv_vsvvl uimm7:$N, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMVivl_v (ULO7 $N), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmv_vsvmvl i32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMVrvxl_v i32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmv_vsvmvl uimm7:$N, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMVivxl_v (ULO7 $N), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddul_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVADDULvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vaddul_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVADDULvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddul_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldVADDULrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vaddul_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVADDULrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddul_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVADDULivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vaddul_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVADDULivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddul_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVADDULvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddul_vsvmvl i64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVADDULrvxl_v i64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddul_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVADDULivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vadduw_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVADDUWvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vadduw_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVADDUWvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vadduw_vsvl i32:$sy, v256f64:$vz, i32:$vl), (veoldVADDUWrvl i32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vadduw_vsvvl i32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVADDUWrvl_v i32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vadduw_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVADDUWivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vadduw_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVADDUWivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vadduw_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVADDUWvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vadduw_vsvmvl i32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVADDUWrvxl_v i32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vadduw_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVADDUWivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvaddu_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVADDUvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvaddu_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVADDUvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvaddu_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVADDUrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvaddu_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVADDUrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvaddu_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVADDUvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvaddu_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVADDUrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddswsx_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVADDSWSXvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vaddswsx_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVADDSWSXvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddswsx_vsvl i32:$sy, v256f64:$vz, i32:$vl), (veoldVADDSWSXrvl i32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vaddswsx_vsvvl i32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVADDSWSXrvl_v i32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddswsx_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVADDSWSXivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vaddswsx_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVADDSWSXivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddswsx_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVADDSWSXvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddswsx_vsvmvl i32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVADDSWSXrvxl_v i32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddswsx_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVADDSWSXivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddswzx_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVADDSWZXvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vaddswzx_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVADDSWZXvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddswzx_vsvl i32:$sy, v256f64:$vz, i32:$vl), (veoldVADDSWZXrvl i32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vaddswzx_vsvvl i32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVADDSWZXrvl_v i32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddswzx_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVADDSWZXivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vaddswzx_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVADDSWZXivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddswzx_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVADDSWZXvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddswzx_vsvmvl i32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVADDSWZXrvxl_v i32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddswzx_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVADDSWZXivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvadds_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVADDSvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvadds_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVADDSvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvadds_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVADDSrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvadds_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVADDSrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvadds_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVADDSvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvadds_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVADDSrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddsl_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVADDSLvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vaddsl_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVADDSLvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddsl_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldVADDSLrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vaddsl_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVADDSLrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddsl_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVADDSLivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vaddsl_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVADDSLivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddsl_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVADDSLvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddsl_vsvmvl i64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVADDSLrvxl_v i64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vaddsl_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVADDSLivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubul_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVSUBULvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vsubul_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVSUBULvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubul_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldVSUBULrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vsubul_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVSUBULrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubul_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVSUBULivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vsubul_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVSUBULivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubul_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSUBULvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubul_vsvmvl i64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSUBULrvxl_v i64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubul_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSUBULivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubuw_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVSUBUWvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vsubuw_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVSUBUWvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubuw_vsvl i32:$sy, v256f64:$vz, i32:$vl), (veoldVSUBUWrvl i32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vsubuw_vsvvl i32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVSUBUWrvl_v i32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubuw_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVSUBUWivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vsubuw_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVSUBUWivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubuw_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSUBUWvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubuw_vsvmvl i32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSUBUWrvxl_v i32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubuw_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSUBUWivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsubu_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVSUBUvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvsubu_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVSUBUvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsubu_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVSUBUrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvsubu_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVSUBUrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsubu_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSUBUvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsubu_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSUBUrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubswsx_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVSUBSWSXvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vsubswsx_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVSUBSWSXvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubswsx_vsvl i32:$sy, v256f64:$vz, i32:$vl), (veoldVSUBSWSXrvl i32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vsubswsx_vsvvl i32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVSUBSWSXrvl_v i32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubswsx_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVSUBSWSXivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vsubswsx_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVSUBSWSXivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubswsx_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSUBSWSXvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubswsx_vsvmvl i32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSUBSWSXrvxl_v i32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubswsx_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSUBSWSXivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubswzx_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVSUBSWZXvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vsubswzx_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVSUBSWZXvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubswzx_vsvl i32:$sy, v256f64:$vz, i32:$vl), (veoldVSUBSWZXrvl i32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vsubswzx_vsvvl i32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVSUBSWZXrvl_v i32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubswzx_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVSUBSWZXivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vsubswzx_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVSUBSWZXivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubswzx_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSUBSWZXvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubswzx_vsvmvl i32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSUBSWZXrvxl_v i32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubswzx_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSUBSWZXivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsubs_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVSUBSvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvsubs_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVSUBSvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsubs_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVSUBSrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvsubs_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVSUBSrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsubs_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSUBSvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsubs_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSUBSrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubsl_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVSUBSLvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vsubsl_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVSUBSLvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubsl_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldVSUBSLrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vsubsl_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVSUBSLrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubsl_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVSUBSLivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vsubsl_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVSUBSLivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubsl_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSUBSLvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubsl_vsvmvl i64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSUBSLrvxl_v i64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsubsl_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSUBSLivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulul_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVMULULvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmulul_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMULULvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulul_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldVMULULrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmulul_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMULULrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulul_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVMULULivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmulul_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMULULivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulul_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMULULvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulul_vsvmvl i64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMULULrvxl_v i64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulul_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMULULivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmuluw_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVMULUWvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmuluw_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMULUWvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmuluw_vsvl i32:$sy, v256f64:$vz, i32:$vl), (veoldVMULUWrvl i32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmuluw_vsvvl i32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMULUWrvl_v i32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmuluw_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVMULUWivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmuluw_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMULUWivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmuluw_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMULUWvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmuluw_vsvmvl i32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMULUWrvxl_v i32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmuluw_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMULUWivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulswsx_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVMULSWSXvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmulswsx_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMULSWSXvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulswsx_vsvl i32:$sy, v256f64:$vz, i32:$vl), (veoldVMULSWSXrvl i32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmulswsx_vsvvl i32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMULSWSXrvl_v i32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulswsx_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVMULSWSXivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmulswsx_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMULSWSXivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulswsx_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMULSWSXvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulswsx_vsvmvl i32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMULSWSXrvxl_v i32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulswsx_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMULSWSXivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulswzx_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVMULSWZXvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmulswzx_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMULSWZXvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulswzx_vsvl i32:$sy, v256f64:$vz, i32:$vl), (veoldVMULSWZXrvl i32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmulswzx_vsvvl i32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMULSWZXrvl_v i32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulswzx_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVMULSWZXivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmulswzx_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMULSWZXivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulswzx_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMULSWZXvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulswzx_vsvmvl i32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMULSWZXrvxl_v i32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulswzx_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMULSWZXivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulsl_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVMULSLvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmulsl_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMULSLvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulsl_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldVMULSLrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmulsl_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMULSLrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulsl_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVMULSLivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmulsl_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMULSLivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulsl_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMULSLvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulsl_vsvmvl i64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMULSLrvxl_v i64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulsl_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMULSLivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulslw_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVMULSLWvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmulslw_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMULSLWvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulslw_vsvl i32:$sy, v256f64:$vz, i32:$vl), (veoldVMULSLWrvl i32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmulslw_vsvvl i32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMULSLWrvl_v i32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmulslw_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVMULSLWivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmulslw_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMULSLWivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivul_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVDIVULvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vdivul_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVDIVULvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivul_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldVDIVULrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vdivul_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVDIVULrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivul_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVDIVULivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vdivul_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVDIVULivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivul_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVULvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivul_vsvmvl i64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVULrvxl_v i64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivul_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVULivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivuw_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVDIVUWvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vdivuw_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVDIVUWvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivuw_vsvl i32:$sy, v256f64:$vz, i32:$vl), (veoldVDIVUWrvl i32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vdivuw_vsvvl i32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVDIVUWrvl_v i32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivuw_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVDIVUWivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vdivuw_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVDIVUWivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivuw_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVUWvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivuw_vsvmvl i32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVUWrvxl_v i32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivuw_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVUWivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivul_vvsl v256f64:$vy, i64:$sy, i32:$vl), (veoldVDIVULvrl v256f64:$vy, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_vdivul_vvsvl v256f64:$vy, i64:$sy, v256f64:$pt, i32:$vl), (veoldVDIVULvrl_v v256f64:$vy, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivul_vvsl v256f64:$vy, simm7:$I, i32:$vl), (veoldVDIVULvil v256f64:$vy, (LO7 $I), i32:$vl)>;
def : Pat<(int_ve_vl_vdivul_vvsvl v256f64:$vy, simm7:$I, v256f64:$pt, i32:$vl), (veoldVDIVULvil_v v256f64:$vy, (LO7 $I), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivul_vvsmvl v256f64:$vy, i64:$sy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVULvrxl_v v256f64:$vy, i64:$sy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivul_vvsmvl v256f64:$vy, simm7:$I, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVULvixl_v v256f64:$vy, (LO7 $I), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivuw_vvsl v256f64:$vy, i32:$sy, i32:$vl), (veoldVDIVUWvrl v256f64:$vy, i32:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_vdivuw_vvsvl v256f64:$vy, i32:$sy, v256f64:$pt, i32:$vl), (veoldVDIVUWvrl_v v256f64:$vy, i32:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivuw_vvsl v256f64:$vy, simm7:$I, i32:$vl), (veoldVDIVUWvil v256f64:$vy, (LO7 $I), i32:$vl)>;
def : Pat<(int_ve_vl_vdivuw_vvsvl v256f64:$vy, simm7:$I, v256f64:$pt, i32:$vl), (veoldVDIVUWvil_v v256f64:$vy, (LO7 $I), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivuw_vvsmvl v256f64:$vy, i32:$sy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVUWvrxl_v v256f64:$vy, i32:$sy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivuw_vvsmvl v256f64:$vy, simm7:$I, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVUWvixl_v v256f64:$vy, (LO7 $I), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivswsx_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVDIVSWSXvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vdivswsx_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVDIVSWSXvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivswsx_vsvl i32:$sy, v256f64:$vz, i32:$vl), (veoldVDIVSWSXrvl i32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vdivswsx_vsvvl i32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVDIVSWSXrvl_v i32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivswsx_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVDIVSWSXivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vdivswsx_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVDIVSWSXivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivswsx_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVSWSXvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivswsx_vsvmvl i32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVSWSXrvxl_v i32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivswsx_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVSWSXivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivswzx_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVDIVSWZXvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vdivswzx_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVDIVSWZXvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivswzx_vsvl i32:$sy, v256f64:$vz, i32:$vl), (veoldVDIVSWZXrvl i32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vdivswzx_vsvvl i32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVDIVSWZXrvl_v i32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivswzx_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVDIVSWZXivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vdivswzx_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVDIVSWZXivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivswzx_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVSWZXvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivswzx_vsvmvl i32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVSWZXrvxl_v i32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivswzx_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVSWZXivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivswsx_vvsl v256f64:$vy, i32:$sy, i32:$vl), (veoldVDIVSWSXvrl v256f64:$vy, i32:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_vdivswsx_vvsvl v256f64:$vy, i32:$sy, v256f64:$pt, i32:$vl), (veoldVDIVSWSXvrl_v v256f64:$vy, i32:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivswsx_vvsl v256f64:$vy, simm7:$I, i32:$vl), (veoldVDIVSWSXvil v256f64:$vy, (LO7 $I), i32:$vl)>;
def : Pat<(int_ve_vl_vdivswsx_vvsvl v256f64:$vy, simm7:$I, v256f64:$pt, i32:$vl), (veoldVDIVSWSXvil_v v256f64:$vy, (LO7 $I), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivswsx_vvsmvl v256f64:$vy, i32:$sy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVSWSXvrxl_v v256f64:$vy, i32:$sy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivswsx_vvsmvl v256f64:$vy, simm7:$I, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVSWSXvixl_v v256f64:$vy, (LO7 $I), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivswzx_vvsl v256f64:$vy, i32:$sy, i32:$vl), (veoldVDIVSWZXvrl v256f64:$vy, i32:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_vdivswzx_vvsvl v256f64:$vy, i32:$sy, v256f64:$pt, i32:$vl), (veoldVDIVSWZXvrl_v v256f64:$vy, i32:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivswzx_vvsl v256f64:$vy, simm7:$I, i32:$vl), (veoldVDIVSWZXvil v256f64:$vy, (LO7 $I), i32:$vl)>;
def : Pat<(int_ve_vl_vdivswzx_vvsvl v256f64:$vy, simm7:$I, v256f64:$pt, i32:$vl), (veoldVDIVSWZXvil_v v256f64:$vy, (LO7 $I), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivswzx_vvsmvl v256f64:$vy, i32:$sy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVSWZXvrxl_v v256f64:$vy, i32:$sy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivswzx_vvsmvl v256f64:$vy, simm7:$I, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVSWZXvixl_v v256f64:$vy, (LO7 $I), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivsl_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVDIVSLvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vdivsl_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVDIVSLvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivsl_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldVDIVSLrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vdivsl_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVDIVSLrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivsl_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVDIVSLivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vdivsl_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVDIVSLivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivsl_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVSLvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivsl_vsvmvl i64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVSLrvxl_v i64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivsl_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVSLivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivsl_vvsl v256f64:$vy, i64:$sy, i32:$vl), (veoldVDIVSLvrl v256f64:$vy, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_vdivsl_vvsvl v256f64:$vy, i64:$sy, v256f64:$pt, i32:$vl), (veoldVDIVSLvrl_v v256f64:$vy, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivsl_vvsl v256f64:$vy, simm7:$I, i32:$vl), (veoldVDIVSLvil v256f64:$vy, (LO7 $I), i32:$vl)>;
def : Pat<(int_ve_vl_vdivsl_vvsvl v256f64:$vy, simm7:$I, v256f64:$pt, i32:$vl), (veoldVDIVSLvil_v v256f64:$vy, (LO7 $I), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivsl_vvsmvl v256f64:$vy, i64:$sy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVSLvrxl_v v256f64:$vy, i64:$sy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vdivsl_vvsmvl v256f64:$vy, simm7:$I, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVDIVSLvixl_v v256f64:$vy, (LO7 $I), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpul_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVCMPULvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vcmpul_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVCMPULvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpul_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldVCMPULrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vcmpul_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVCMPULrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpul_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVCMPULivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vcmpul_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVCMPULivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpul_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCMPULvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpul_vsvmvl i64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCMPULrvxl_v i64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpul_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCMPULivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpuw_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVCMPUWvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vcmpuw_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVCMPUWvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpuw_vsvl i32:$sy, v256f64:$vz, i32:$vl), (veoldVCMPUWrvl i32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vcmpuw_vsvvl i32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVCMPUWrvl_v i32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpuw_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVCMPUWivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vcmpuw_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVCMPUWivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpuw_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCMPUWvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpuw_vsvmvl i32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCMPUWrvxl_v i32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpuw_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCMPUWivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvcmpu_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVCMPUvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvcmpu_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVCMPUvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvcmpu_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVCMPUrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvcmpu_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVCMPUrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvcmpu_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVCMPUvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvcmpu_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVCMPUrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpswsx_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVCMPSWSXvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vcmpswsx_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVCMPSWSXvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpswsx_vsvl i32:$sy, v256f64:$vz, i32:$vl), (veoldVCMPSWSXrvl i32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vcmpswsx_vsvvl i32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVCMPSWSXrvl_v i32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpswsx_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVCMPSWSXivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vcmpswsx_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVCMPSWSXivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpswsx_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCMPSWSXvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpswsx_vsvmvl i32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCMPSWSXrvxl_v i32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpswsx_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCMPSWSXivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpswzx_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVCMPSWZXvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vcmpswzx_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVCMPSWZXvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpswzx_vsvl i32:$sy, v256f64:$vz, i32:$vl), (veoldVCMPSWZXrvl i32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vcmpswzx_vsvvl i32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVCMPSWZXrvl_v i32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpswzx_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVCMPSWZXivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vcmpswzx_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVCMPSWZXivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpswzx_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCMPSWZXvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpswzx_vsvmvl i32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCMPSWZXrvxl_v i32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpswzx_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCMPSWZXivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvcmps_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVCMPSvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvcmps_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVCMPSvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvcmps_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVCMPSrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvcmps_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVCMPSrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvcmps_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVCMPSvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvcmps_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVCMPSrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpsl_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVCMPSLvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vcmpsl_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVCMPSLvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpsl_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldVCMPSLrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vcmpsl_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVCMPSLrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpsl_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVCMPSLivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vcmpsl_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVCMPSLivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpsl_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCMPSLvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpsl_vsvmvl i64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCMPSLrvxl_v i64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcmpsl_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCMPSLivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmaxswsx_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVMAXSWSXvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmaxswsx_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMAXSWSXvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmaxswsx_vsvl i32:$sy, v256f64:$vz, i32:$vl), (veoldVMAXSWSXrvl i32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmaxswsx_vsvvl i32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMAXSWSXrvl_v i32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmaxswsx_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVMAXSWSXivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmaxswsx_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMAXSWSXivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmaxswsx_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMAXSWSXvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmaxswsx_vsvmvl i32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMAXSWSXrvxl_v i32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmaxswsx_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMAXSWSXivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmaxswzx_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVMAXSWZXvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmaxswzx_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMAXSWZXvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmaxswzx_vsvl i32:$sy, v256f64:$vz, i32:$vl), (veoldVMAXSWZXrvl i32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmaxswzx_vsvvl i32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMAXSWZXrvl_v i32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmaxswzx_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVMAXSWZXivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmaxswzx_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMAXSWZXivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmaxswzx_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMAXSWZXvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmaxswzx_vsvmvl i32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMAXSWZXrvxl_v i32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmaxswzx_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMAXSWZXivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvmaxs_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVMAXSvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvmaxs_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVMAXSvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvmaxs_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVMAXSrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvmaxs_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVMAXSrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvmaxs_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVMAXSvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvmaxs_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVMAXSrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vminswsx_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVMINSWSXvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vminswsx_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMINSWSXvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vminswsx_vsvl i32:$sy, v256f64:$vz, i32:$vl), (veoldVMINSWSXrvl i32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vminswsx_vsvvl i32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMINSWSXrvl_v i32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vminswsx_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVMINSWSXivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vminswsx_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMINSWSXivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vminswsx_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMINSWSXvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vminswsx_vsvmvl i32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMINSWSXrvxl_v i32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vminswsx_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMINSWSXivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vminswzx_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVMINSWZXvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vminswzx_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMINSWZXvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vminswzx_vsvl i32:$sy, v256f64:$vz, i32:$vl), (veoldVMINSWZXrvl i32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vminswzx_vsvvl i32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMINSWZXrvl_v i32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vminswzx_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVMINSWZXivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vminswzx_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMINSWZXivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vminswzx_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMINSWZXvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vminswzx_vsvmvl i32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMINSWZXrvxl_v i32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vminswzx_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMINSWZXivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvmins_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVMINSvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvmins_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVMINSvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvmins_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVMINSrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvmins_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVMINSrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvmins_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVMINSvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvmins_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVMINSrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmaxsl_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVMAXSLvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmaxsl_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMAXSLvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmaxsl_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldVMAXSLrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmaxsl_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMAXSLrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmaxsl_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVMAXSLivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vmaxsl_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMAXSLivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmaxsl_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMAXSLvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmaxsl_vsvmvl i64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMAXSLrvxl_v i64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmaxsl_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMAXSLivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vminsl_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVMINSLvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vminsl_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMINSLvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vminsl_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldVMINSLrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vminsl_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMINSLrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vminsl_vsvl simm7:$I, v256f64:$vz, i32:$vl), (veoldVMINSLivl (LO7 $I), v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vminsl_vsvvl simm7:$I, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVMINSLivl_v (LO7 $I), v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vminsl_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMINSLvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vminsl_vsvmvl i64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMINSLrvxl_v i64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vminsl_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMINSLivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vand_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVANDvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vand_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVANDvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vand_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldVANDrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vand_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVANDrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vand_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVANDvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vand_vsvmvl i64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVANDrvxl_v i64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvandlo_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVANDLOvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvandlo_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVANDLOvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvandlo_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVANDLOrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvandlo_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVANDLOrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvandlo_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVANDLOvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvandlo_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVANDLOrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvandup_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVANDUPvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvandup_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVANDUPvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvandup_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVANDUPrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvandup_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVANDUPrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvandup_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVANDUPvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvandup_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVANDUPrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvand_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVANDvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvand_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVANDvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvand_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVANDrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvand_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVANDrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvand_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVANDvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvand_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVANDrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vor_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVORvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vor_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVORvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vor_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldVORrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vor_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVORrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vor_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVORvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vor_vsvmvl i64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVORrvxl_v i64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvorlo_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVORLOvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvorlo_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVORLOvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvorlo_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVORLOrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvorlo_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVORLOrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvorlo_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVORLOvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvorlo_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVORLOrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvorup_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVORUPvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvorup_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVORUPvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvorup_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVORUPrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvorup_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVORUPrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvorup_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVORUPvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvorup_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVORUPrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvor_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVORvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvor_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVORvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvor_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVORrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvor_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVORrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvor_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVORvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvor_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVORrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vxor_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVXORvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vxor_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVXORvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vxor_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldVXORrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vxor_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVXORrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vxor_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVXORvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vxor_vsvmvl i64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVXORrvxl_v i64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvxorlo_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVXORLOvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvxorlo_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVXORLOvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvxorlo_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVXORLOrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvxorlo_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVXORLOrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvxorlo_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVXORLOvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvxorlo_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVXORLOrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvxorup_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVXORUPvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvxorup_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVXORUPvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvxorup_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVXORUPrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvxorup_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVXORUPrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvxorup_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVXORUPvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvxorup_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVXORUPrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvxor_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVXORvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvxor_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVXORvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvxor_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVXORrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvxor_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVXORrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvxor_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVXORvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvxor_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVXORrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_veqv_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVEQVvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_veqv_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVEQVvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_veqv_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldVEQVrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_veqv_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVEQVrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_veqv_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVEQVvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_veqv_vsvmvl i64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVEQVrvxl_v i64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pveqvlo_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVEQVLOvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pveqvlo_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVEQVLOvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pveqvlo_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVEQVLOrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pveqvlo_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVEQVLOrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pveqvlo_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVEQVLOvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pveqvlo_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVEQVLOrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pveqvup_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVEQVUPvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pveqvup_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVEQVUPvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pveqvup_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVEQVUPrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pveqvup_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVEQVUPrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pveqvup_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVEQVUPvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pveqvup_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVEQVUPrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pveqv_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVEQVvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pveqv_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVEQVvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pveqv_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVEQVrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pveqv_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVEQVrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pveqv_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVEQVvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pveqv_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVEQVrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vseq_vl i32:$vl), (veoldVSEQl i32:$vl)>;
def : Pat<(int_ve_vl_vseq_vvl v256f64:$pt, i32:$vl), (veoldVSEQl_v i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvseqlo_vl i32:$vl), (veoldPVSEQLOl i32:$vl)>;
def : Pat<(int_ve_vl_pvseqlo_vvl v256f64:$pt, i32:$vl), (veoldPVSEQLOl_v i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsequp_vl i32:$vl), (veoldPVSEQUPl i32:$vl)>;
def : Pat<(int_ve_vl_pvsequp_vvl v256f64:$pt, i32:$vl), (veoldPVSEQUPl_v i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvseq_vl i32:$vl), (veoldPVSEQl i32:$vl)>;
def : Pat<(int_ve_vl_pvseq_vvl v256f64:$pt, i32:$vl), (veoldPVSEQl_v i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsll_vvvl v256f64:$vz, v256f64:$vy, i32:$vl), (veoldVSLLvvl v256f64:$vz, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vsll_vvvvl v256f64:$vz, v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVSLLvvl_v v256f64:$vz, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsll_vvsl v256f64:$vz, i64:$sy, i32:$vl), (veoldVSLLvrl v256f64:$vz, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_vsll_vvsvl v256f64:$vz, i64:$sy, v256f64:$pt, i32:$vl), (veoldVSLLvrl_v v256f64:$vz, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsll_vvsl v256f64:$vz, uimm6:$N, i32:$vl), (veoldVSLLvil v256f64:$vz, (ULO7 $N), i32:$vl)>;
def : Pat<(int_ve_vl_vsll_vvsvl v256f64:$vz, uimm6:$N, v256f64:$pt, i32:$vl), (veoldVSLLvil_v v256f64:$vz, (ULO7 $N), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsll_vvvmvl v256f64:$vz, v256f64:$vy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSLLvvxl_v v256f64:$vz, v256f64:$vy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsll_vvsmvl v256f64:$vz, i64:$sy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSLLvrxl_v v256f64:$vz, i64:$sy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsll_vvsmvl v256f64:$vz, uimm6:$N, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSLLvixl_v v256f64:$vz, (ULO7 $N), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvslllo_vvvl v256f64:$vz, v256f64:$vy, i32:$vl), (veoldPVSLLLOvvl v256f64:$vz, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_pvslllo_vvvvl v256f64:$vz, v256f64:$vy, v256f64:$pt, i32:$vl), (veoldPVSLLLOvvl_v v256f64:$vz, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvslllo_vvsl v256f64:$vz, i64:$sy, i32:$vl), (veoldPVSLLLOvrl v256f64:$vz, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_pvslllo_vvsvl v256f64:$vz, i64:$sy, v256f64:$pt, i32:$vl), (veoldPVSLLLOvrl_v v256f64:$vz, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvslllo_vvvMvl v256f64:$vz, v256f64:$vy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSLLLOvvxl_v v256f64:$vz, v256f64:$vy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvslllo_vvsMvl v256f64:$vz, i64:$sy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSLLLOvrxl_v v256f64:$vz, i64:$sy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsllup_vvvl v256f64:$vz, v256f64:$vy, i32:$vl), (veoldPVSLLUPvvl v256f64:$vz, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_pvsllup_vvvvl v256f64:$vz, v256f64:$vy, v256f64:$pt, i32:$vl), (veoldPVSLLUPvvl_v v256f64:$vz, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsllup_vvsl v256f64:$vz, i64:$sy, i32:$vl), (veoldPVSLLUPvrl v256f64:$vz, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_pvsllup_vvsvl v256f64:$vz, i64:$sy, v256f64:$pt, i32:$vl), (veoldPVSLLUPvrl_v v256f64:$vz, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsllup_vvvMvl v256f64:$vz, v256f64:$vy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSLLUPvvxl_v v256f64:$vz, v256f64:$vy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsllup_vvsMvl v256f64:$vz, i64:$sy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSLLUPvrxl_v v256f64:$vz, i64:$sy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsll_vvvl v256f64:$vz, v256f64:$vy, i32:$vl), (veoldPVSLLvvl v256f64:$vz, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_pvsll_vvvvl v256f64:$vz, v256f64:$vy, v256f64:$pt, i32:$vl), (veoldPVSLLvvl_v v256f64:$vz, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsll_vvsl v256f64:$vz, i64:$sy, i32:$vl), (veoldPVSLLvrl v256f64:$vz, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_pvsll_vvsvl v256f64:$vz, i64:$sy, v256f64:$pt, i32:$vl), (veoldPVSLLvrl_v v256f64:$vz, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsll_vvvMvl v256f64:$vz, v256f64:$vy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSLLvvxl_v v256f64:$vz, v256f64:$vy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsll_vvsMvl v256f64:$vz, i64:$sy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSLLvrxl_v v256f64:$vz, i64:$sy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsrl_vvvl v256f64:$vz, v256f64:$vy, i32:$vl), (veoldVSRLvvl v256f64:$vz, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vsrl_vvvvl v256f64:$vz, v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVSRLvvl_v v256f64:$vz, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsrl_vvsl v256f64:$vz, i64:$sy, i32:$vl), (veoldVSRLvrl v256f64:$vz, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_vsrl_vvsvl v256f64:$vz, i64:$sy, v256f64:$pt, i32:$vl), (veoldVSRLvrl_v v256f64:$vz, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsrl_vvsl v256f64:$vz, uimm6:$N, i32:$vl), (veoldVSRLvil v256f64:$vz, (ULO7 $N), i32:$vl)>;
def : Pat<(int_ve_vl_vsrl_vvsvl v256f64:$vz, uimm6:$N, v256f64:$pt, i32:$vl), (veoldVSRLvil_v v256f64:$vz, (ULO7 $N), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsrl_vvvmvl v256f64:$vz, v256f64:$vy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSRLvvxl_v v256f64:$vz, v256f64:$vy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsrl_vvsmvl v256f64:$vz, i64:$sy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSRLvrxl_v v256f64:$vz, i64:$sy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsrl_vvsmvl v256f64:$vz, uimm6:$N, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSRLvixl_v v256f64:$vz, (ULO7 $N), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsrllo_vvvl v256f64:$vz, v256f64:$vy, i32:$vl), (veoldPVSRLLOvvl v256f64:$vz, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_pvsrllo_vvvvl v256f64:$vz, v256f64:$vy, v256f64:$pt, i32:$vl), (veoldPVSRLLOvvl_v v256f64:$vz, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsrllo_vvsl v256f64:$vz, i64:$sy, i32:$vl), (veoldPVSRLLOvrl v256f64:$vz, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_pvsrllo_vvsvl v256f64:$vz, i64:$sy, v256f64:$pt, i32:$vl), (veoldPVSRLLOvrl_v v256f64:$vz, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsrllo_vvvMvl v256f64:$vz, v256f64:$vy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSRLLOvvxl_v v256f64:$vz, v256f64:$vy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsrllo_vvsMvl v256f64:$vz, i64:$sy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSRLLOvrxl_v v256f64:$vz, i64:$sy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsrlup_vvvl v256f64:$vz, v256f64:$vy, i32:$vl), (veoldPVSRLUPvvl v256f64:$vz, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_pvsrlup_vvvvl v256f64:$vz, v256f64:$vy, v256f64:$pt, i32:$vl), (veoldPVSRLUPvvl_v v256f64:$vz, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsrlup_vvsl v256f64:$vz, i64:$sy, i32:$vl), (veoldPVSRLUPvrl v256f64:$vz, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_pvsrlup_vvsvl v256f64:$vz, i64:$sy, v256f64:$pt, i32:$vl), (veoldPVSRLUPvrl_v v256f64:$vz, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsrlup_vvvMvl v256f64:$vz, v256f64:$vy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSRLUPvvxl_v v256f64:$vz, v256f64:$vy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsrlup_vvsMvl v256f64:$vz, i64:$sy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSRLUPvrxl_v v256f64:$vz, i64:$sy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsrl_vvvl v256f64:$vz, v256f64:$vy, i32:$vl), (veoldPVSRLvvl v256f64:$vz, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_pvsrl_vvvvl v256f64:$vz, v256f64:$vy, v256f64:$pt, i32:$vl), (veoldPVSRLvvl_v v256f64:$vz, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsrl_vvsl v256f64:$vz, i64:$sy, i32:$vl), (veoldPVSRLvrl v256f64:$vz, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_pvsrl_vvsvl v256f64:$vz, i64:$sy, v256f64:$pt, i32:$vl), (veoldPVSRLvrl_v v256f64:$vz, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsrl_vvvMvl v256f64:$vz, v256f64:$vy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSRLvvxl_v v256f64:$vz, v256f64:$vy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsrl_vvsMvl v256f64:$vz, i64:$sy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSRLvrxl_v v256f64:$vz, i64:$sy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vslawsx_vvvl v256f64:$vz, v256f64:$vy, i32:$vl), (veoldVSLAWSXvvl v256f64:$vz, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vslawsx_vvvvl v256f64:$vz, v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVSLAWSXvvl_v v256f64:$vz, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vslawsx_vvsl v256f64:$vz, i64:$sy, i32:$vl), (veoldVSLAWSXvrl v256f64:$vz, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_vslawsx_vvsvl v256f64:$vz, i64:$sy, v256f64:$pt, i32:$vl), (veoldVSLAWSXvrl_v v256f64:$vz, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vslawsx_vvsl v256f64:$vz, uimm6:$N, i32:$vl), (veoldVSLAWSXvil v256f64:$vz, (ULO7 $N), i32:$vl)>;
def : Pat<(int_ve_vl_vslawsx_vvsvl v256f64:$vz, uimm6:$N, v256f64:$pt, i32:$vl), (veoldVSLAWSXvil_v v256f64:$vz, (ULO7 $N), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vslawsx_vvvmvl v256f64:$vz, v256f64:$vy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSLAWSXvvxl_v v256f64:$vz, v256f64:$vy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vslawsx_vvsmvl v256f64:$vz, i64:$sy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSLAWSXvrxl_v v256f64:$vz, i64:$sy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vslawsx_vvsmvl v256f64:$vz, uimm6:$N, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSLAWSXvixl_v v256f64:$vz, (ULO7 $N), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vslawzx_vvvl v256f64:$vz, v256f64:$vy, i32:$vl), (veoldVSLAWZXvvl v256f64:$vz, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vslawzx_vvvvl v256f64:$vz, v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVSLAWZXvvl_v v256f64:$vz, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vslawzx_vvsl v256f64:$vz, i64:$sy, i32:$vl), (veoldVSLAWZXvrl v256f64:$vz, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_vslawzx_vvsvl v256f64:$vz, i64:$sy, v256f64:$pt, i32:$vl), (veoldVSLAWZXvrl_v v256f64:$vz, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vslawzx_vvsl v256f64:$vz, uimm6:$N, i32:$vl), (veoldVSLAWZXvil v256f64:$vz, (ULO7 $N), i32:$vl)>;
def : Pat<(int_ve_vl_vslawzx_vvsvl v256f64:$vz, uimm6:$N, v256f64:$pt, i32:$vl), (veoldVSLAWZXvil_v v256f64:$vz, (ULO7 $N), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vslawzx_vvvmvl v256f64:$vz, v256f64:$vy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSLAWZXvvxl_v v256f64:$vz, v256f64:$vy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vslawzx_vvsmvl v256f64:$vz, i64:$sy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSLAWZXvrxl_v v256f64:$vz, i64:$sy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vslawzx_vvsmvl v256f64:$vz, uimm6:$N, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSLAWZXvixl_v v256f64:$vz, (ULO7 $N), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvslalo_vvvl v256f64:$vz, v256f64:$vy, i32:$vl), (veoldPVSLALOvvl v256f64:$vz, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_pvslalo_vvvvl v256f64:$vz, v256f64:$vy, v256f64:$pt, i32:$vl), (veoldPVSLALOvvl_v v256f64:$vz, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvslalo_vvsl v256f64:$vz, i64:$sy, i32:$vl), (veoldPVSLALOvrl v256f64:$vz, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_pvslalo_vvsvl v256f64:$vz, i64:$sy, v256f64:$pt, i32:$vl), (veoldPVSLALOvrl_v v256f64:$vz, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvslalo_vvvMvl v256f64:$vz, v256f64:$vy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSLALOvvxl_v v256f64:$vz, v256f64:$vy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvslalo_vvsMvl v256f64:$vz, i64:$sy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSLALOvrxl_v v256f64:$vz, i64:$sy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvslaup_vvvl v256f64:$vz, v256f64:$vy, i32:$vl), (veoldPVSLAUPvvl v256f64:$vz, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_pvslaup_vvvvl v256f64:$vz, v256f64:$vy, v256f64:$pt, i32:$vl), (veoldPVSLAUPvvl_v v256f64:$vz, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvslaup_vvsl v256f64:$vz, i64:$sy, i32:$vl), (veoldPVSLAUPvrl v256f64:$vz, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_pvslaup_vvsvl v256f64:$vz, i64:$sy, v256f64:$pt, i32:$vl), (veoldPVSLAUPvrl_v v256f64:$vz, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvslaup_vvvMvl v256f64:$vz, v256f64:$vy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSLAUPvvxl_v v256f64:$vz, v256f64:$vy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvslaup_vvsMvl v256f64:$vz, i64:$sy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSLAUPvrxl_v v256f64:$vz, i64:$sy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsla_vvvl v256f64:$vz, v256f64:$vy, i32:$vl), (veoldPVSLAvvl v256f64:$vz, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_pvsla_vvvvl v256f64:$vz, v256f64:$vy, v256f64:$pt, i32:$vl), (veoldPVSLAvvl_v v256f64:$vz, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsla_vvsl v256f64:$vz, i64:$sy, i32:$vl), (veoldPVSLAvrl v256f64:$vz, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_pvsla_vvsvl v256f64:$vz, i64:$sy, v256f64:$pt, i32:$vl), (veoldPVSLAvrl_v v256f64:$vz, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsla_vvvMvl v256f64:$vz, v256f64:$vy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSLAvvxl_v v256f64:$vz, v256f64:$vy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsla_vvsMvl v256f64:$vz, i64:$sy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSLAvrxl_v v256f64:$vz, i64:$sy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vslal_vvvl v256f64:$vz, v256f64:$vy, i32:$vl), (veoldVSLALvvl v256f64:$vz, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vslal_vvvvl v256f64:$vz, v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVSLALvvl_v v256f64:$vz, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vslal_vvsl v256f64:$vz, i64:$sy, i32:$vl), (veoldVSLALvrl v256f64:$vz, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_vslal_vvsvl v256f64:$vz, i64:$sy, v256f64:$pt, i32:$vl), (veoldVSLALvrl_v v256f64:$vz, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vslal_vvsl v256f64:$vz, uimm6:$N, i32:$vl), (veoldVSLALvil v256f64:$vz, (ULO7 $N), i32:$vl)>;
def : Pat<(int_ve_vl_vslal_vvsvl v256f64:$vz, uimm6:$N, v256f64:$pt, i32:$vl), (veoldVSLALvil_v v256f64:$vz, (ULO7 $N), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vslal_vvvmvl v256f64:$vz, v256f64:$vy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSLALvvxl_v v256f64:$vz, v256f64:$vy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vslal_vvsmvl v256f64:$vz, i64:$sy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSLALvrxl_v v256f64:$vz, i64:$sy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vslal_vvsmvl v256f64:$vz, uimm6:$N, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSLALvixl_v v256f64:$vz, (ULO7 $N), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsrawsx_vvvl v256f64:$vz, v256f64:$vy, i32:$vl), (veoldVSRAWSXvvl v256f64:$vz, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vsrawsx_vvvvl v256f64:$vz, v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVSRAWSXvvl_v v256f64:$vz, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsrawsx_vvsl v256f64:$vz, i64:$sy, i32:$vl), (veoldVSRAWSXvrl v256f64:$vz, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_vsrawsx_vvsvl v256f64:$vz, i64:$sy, v256f64:$pt, i32:$vl), (veoldVSRAWSXvrl_v v256f64:$vz, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsrawsx_vvsl v256f64:$vz, uimm6:$N, i32:$vl), (veoldVSRAWSXvil v256f64:$vz, (ULO7 $N), i32:$vl)>;
def : Pat<(int_ve_vl_vsrawsx_vvsvl v256f64:$vz, uimm6:$N, v256f64:$pt, i32:$vl), (veoldVSRAWSXvil_v v256f64:$vz, (ULO7 $N), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsrawsx_vvvmvl v256f64:$vz, v256f64:$vy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSRAWSXvvxl_v v256f64:$vz, v256f64:$vy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsrawsx_vvsmvl v256f64:$vz, i64:$sy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSRAWSXvrxl_v v256f64:$vz, i64:$sy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsrawsx_vvsmvl v256f64:$vz, uimm6:$N, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSRAWSXvixl_v v256f64:$vz, (ULO7 $N), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsrawzx_vvvl v256f64:$vz, v256f64:$vy, i32:$vl), (veoldVSRAWZXvvl v256f64:$vz, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vsrawzx_vvvvl v256f64:$vz, v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVSRAWZXvvl_v v256f64:$vz, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsrawzx_vvsl v256f64:$vz, i64:$sy, i32:$vl), (veoldVSRAWZXvrl v256f64:$vz, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_vsrawzx_vvsvl v256f64:$vz, i64:$sy, v256f64:$pt, i32:$vl), (veoldVSRAWZXvrl_v v256f64:$vz, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsrawzx_vvsl v256f64:$vz, uimm6:$N, i32:$vl), (veoldVSRAWZXvil v256f64:$vz, (ULO7 $N), i32:$vl)>;
def : Pat<(int_ve_vl_vsrawzx_vvsvl v256f64:$vz, uimm6:$N, v256f64:$pt, i32:$vl), (veoldVSRAWZXvil_v v256f64:$vz, (ULO7 $N), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsrawzx_vvvmvl v256f64:$vz, v256f64:$vy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSRAWZXvvxl_v v256f64:$vz, v256f64:$vy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsrawzx_vvsmvl v256f64:$vz, i64:$sy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSRAWZXvrxl_v v256f64:$vz, i64:$sy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsrawzx_vvsmvl v256f64:$vz, uimm6:$N, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSRAWZXvixl_v v256f64:$vz, (ULO7 $N), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsralo_vvvl v256f64:$vz, v256f64:$vy, i32:$vl), (veoldPVSRALOvvl v256f64:$vz, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_pvsralo_vvvvl v256f64:$vz, v256f64:$vy, v256f64:$pt, i32:$vl), (veoldPVSRALOvvl_v v256f64:$vz, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsralo_vvsl v256f64:$vz, i64:$sy, i32:$vl), (veoldPVSRALOvrl v256f64:$vz, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_pvsralo_vvsvl v256f64:$vz, i64:$sy, v256f64:$pt, i32:$vl), (veoldPVSRALOvrl_v v256f64:$vz, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsralo_vvvMvl v256f64:$vz, v256f64:$vy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSRALOvvxl_v v256f64:$vz, v256f64:$vy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsralo_vvsMvl v256f64:$vz, i64:$sy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSRALOvrxl_v v256f64:$vz, i64:$sy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsraup_vvvl v256f64:$vz, v256f64:$vy, i32:$vl), (veoldPVSRAUPvvl v256f64:$vz, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_pvsraup_vvvvl v256f64:$vz, v256f64:$vy, v256f64:$pt, i32:$vl), (veoldPVSRAUPvvl_v v256f64:$vz, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsraup_vvsl v256f64:$vz, i64:$sy, i32:$vl), (veoldPVSRAUPvrl v256f64:$vz, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_pvsraup_vvsvl v256f64:$vz, i64:$sy, v256f64:$pt, i32:$vl), (veoldPVSRAUPvrl_v v256f64:$vz, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsraup_vvvMvl v256f64:$vz, v256f64:$vy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSRAUPvvxl_v v256f64:$vz, v256f64:$vy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsraup_vvsMvl v256f64:$vz, i64:$sy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSRAUPvrxl_v v256f64:$vz, i64:$sy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsra_vvvl v256f64:$vz, v256f64:$vy, i32:$vl), (veoldPVSRAvvl v256f64:$vz, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_pvsra_vvvvl v256f64:$vz, v256f64:$vy, v256f64:$pt, i32:$vl), (veoldPVSRAvvl_v v256f64:$vz, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsra_vvsl v256f64:$vz, i64:$sy, i32:$vl), (veoldPVSRAvrl v256f64:$vz, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_pvsra_vvsvl v256f64:$vz, i64:$sy, v256f64:$pt, i32:$vl), (veoldPVSRAvrl_v v256f64:$vz, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsra_vvvMvl v256f64:$vz, v256f64:$vy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSRAvvxl_v v256f64:$vz, v256f64:$vy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvsra_vvsMvl v256f64:$vz, i64:$sy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVSRAvrxl_v v256f64:$vz, i64:$sy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsral_vvvl v256f64:$vz, v256f64:$vy, i32:$vl), (veoldVSRALvvl v256f64:$vz, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vsral_vvvvl v256f64:$vz, v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVSRALvvl_v v256f64:$vz, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsral_vvsl v256f64:$vz, i64:$sy, i32:$vl), (veoldVSRALvrl v256f64:$vz, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_vsral_vvsvl v256f64:$vz, i64:$sy, v256f64:$pt, i32:$vl), (veoldVSRALvrl_v v256f64:$vz, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsral_vvsl v256f64:$vz, uimm6:$N, i32:$vl), (veoldVSRALvil v256f64:$vz, (ULO7 $N), i32:$vl)>;
def : Pat<(int_ve_vl_vsral_vvsvl v256f64:$vz, uimm6:$N, v256f64:$pt, i32:$vl), (veoldVSRALvil_v v256f64:$vz, (ULO7 $N), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsral_vvvmvl v256f64:$vz, v256f64:$vy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSRALvvxl_v v256f64:$vz, v256f64:$vy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsral_vvsmvl v256f64:$vz, i64:$sy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSRALvrxl_v v256f64:$vz, i64:$sy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsral_vvsmvl v256f64:$vz, uimm6:$N, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSRALvixl_v v256f64:$vz, (ULO7 $N), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsfa_vvssl v256f64:$vz, i64:$sy, i64:$sz, i32:$vl), (veoldVSFAvrrl v256f64:$vz, i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vsfa_vvssvl v256f64:$vz, i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVSFAvrrl_v v256f64:$vz, i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsfa_vvssl v256f64:$vz, simm7:$I, i64:$sz, i32:$vl), (veoldVSFAvirl v256f64:$vz, (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vsfa_vvssvl v256f64:$vz, simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVSFAvirl_v v256f64:$vz, (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsfa_vvssmvl v256f64:$vz, i64:$sy, i64:$sz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSFAvrrxl_v v256f64:$vz, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsfa_vvssmvl v256f64:$vz, simm7:$I, i64:$sz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVSFAvirxl_v v256f64:$vz, (LO7 $I), i64:$sz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfaddd_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVFADDDvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfaddd_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFADDDvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfaddd_vsvl f64:$sy, v256f64:$vz, i32:$vl), (veoldVFADDDrvl f64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfaddd_vsvvl f64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFADDDrvl_v f64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfaddd_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFADDDvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfaddd_vsvmvl f64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFADDDrvxl_v f64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfadds_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVFADDSvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfadds_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFADDSvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfadds_vsvl f32:$sy, v256f64:$vz, i32:$vl), (veoldVFADDSrvl f32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfadds_vsvvl f32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFADDSrvl_v f32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfadds_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFADDSvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfadds_vsvmvl f32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFADDSrvxl_v f32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfadd_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVFADDvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfadd_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVFADDvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfadd_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVFADDrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfadd_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVFADDrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfadd_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFADDvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfadd_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFADDrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfsubd_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVFSUBDvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfsubd_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFSUBDvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfsubd_vsvl f64:$sy, v256f64:$vz, i32:$vl), (veoldVFSUBDrvl f64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfsubd_vsvvl f64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFSUBDrvl_v f64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfsubd_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFSUBDvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfsubd_vsvmvl f64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFSUBDrvxl_v f64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfsubs_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVFSUBSvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfsubs_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFSUBSvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfsubs_vsvl f32:$sy, v256f64:$vz, i32:$vl), (veoldVFSUBSrvl f32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfsubs_vsvvl f32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFSUBSrvl_v f32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfsubs_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFSUBSvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfsubs_vsvmvl f32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFSUBSrvxl_v f32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfsub_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVFSUBvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfsub_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVFSUBvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfsub_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVFSUBrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfsub_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVFSUBrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfsub_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFSUBvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfsub_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFSUBrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmuld_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVFMULDvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmuld_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFMULDvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmuld_vsvl f64:$sy, v256f64:$vz, i32:$vl), (veoldVFMULDrvl f64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmuld_vsvvl f64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFMULDrvl_v f64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmuld_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMULDvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmuld_vsvmvl f64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMULDrvxl_v f64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmuls_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVFMULSvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmuls_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFMULSvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmuls_vsvl f32:$sy, v256f64:$vz, i32:$vl), (veoldVFMULSrvl f32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmuls_vsvvl f32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFMULSrvl_v f32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmuls_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMULSvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmuls_vsvmvl f32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMULSrvxl_v f32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmul_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVFMULvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmul_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVFMULvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmul_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVFMULrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmul_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVFMULrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmul_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFMULvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmul_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFMULrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfdivd_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVFDIVDvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfdivd_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFDIVDvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfdivd_vsvl f64:$sy, v256f64:$vz, i32:$vl), (veoldVFDIVDrvl f64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfdivd_vsvvl f64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFDIVDrvl_v f64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfdivd_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFDIVDvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfdivd_vsvmvl f64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFDIVDrvxl_v f64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfdivs_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVFDIVSvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfdivs_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFDIVSvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfdivs_vsvl f32:$sy, v256f64:$vz, i32:$vl), (veoldVFDIVSrvl f32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfdivs_vsvvl f32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFDIVSrvl_v f32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfdivs_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFDIVSvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfdivs_vsvmvl f32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFDIVSrvxl_v f32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfsqrtd_vvl v256f64:$vy, i32:$vl), (veoldVFSQRTDvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vfsqrtd_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVFSQRTDvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfsqrts_vvl v256f64:$vy, i32:$vl), (veoldVFSQRTSvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vfsqrts_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVFSQRTSvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfcmpd_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVFCMPDvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfcmpd_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFCMPDvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfcmpd_vsvl f64:$sy, v256f64:$vz, i32:$vl), (veoldVFCMPDrvl f64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfcmpd_vsvvl f64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFCMPDrvl_v f64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfcmpd_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFCMPDvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfcmpd_vsvmvl f64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFCMPDrvxl_v f64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfcmps_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVFCMPSvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfcmps_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFCMPSvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfcmps_vsvl f32:$sy, v256f64:$vz, i32:$vl), (veoldVFCMPSrvl f32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfcmps_vsvvl f32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFCMPSrvl_v f32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfcmps_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFCMPSvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfcmps_vsvmvl f32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFCMPSrvxl_v f32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfcmp_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVFCMPvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfcmp_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVFCMPvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfcmp_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVFCMPrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfcmp_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVFCMPrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfcmp_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFCMPvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfcmp_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFCMPrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmaxd_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVFMAXDvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmaxd_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFMAXDvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmaxd_vsvl f64:$sy, v256f64:$vz, i32:$vl), (veoldVFMAXDrvl f64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmaxd_vsvvl f64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFMAXDrvl_v f64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmaxd_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMAXDvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmaxd_vsvmvl f64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMAXDrvxl_v f64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmaxs_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVFMAXSvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmaxs_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFMAXSvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmaxs_vsvl f32:$sy, v256f64:$vz, i32:$vl), (veoldVFMAXSrvl f32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmaxs_vsvvl f32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFMAXSrvl_v f32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmaxs_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMAXSvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmaxs_vsvmvl f32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMAXSrvxl_v f32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmax_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVFMAXvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmax_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVFMAXvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmax_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVFMAXrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmax_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVFMAXrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmax_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFMAXvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmax_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFMAXrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmind_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVFMINDvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmind_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFMINDvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmind_vsvl f64:$sy, v256f64:$vz, i32:$vl), (veoldVFMINDrvl f64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmind_vsvvl f64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFMINDrvl_v f64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmind_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMINDvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmind_vsvmvl f64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMINDrvxl_v f64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmins_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldVFMINSvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmins_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFMINSvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmins_vsvl f32:$sy, v256f64:$vz, i32:$vl), (veoldVFMINSrvl f32:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmins_vsvvl f32:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldVFMINSrvl_v f32:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmins_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMINSvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmins_vsvmvl f32:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMINSrvxl_v f32:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmin_vvvl v256f64:$vy, v256f64:$vz, i32:$vl), (veoldPVFMINvvl v256f64:$vy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmin_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVFMINvvl_v v256f64:$vy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmin_vsvl i64:$sy, v256f64:$vz, i32:$vl), (veoldPVFMINrvl i64:$sy, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmin_vsvvl i64:$sy, v256f64:$vz, v256f64:$pt, i32:$vl), (veoldPVFMINrvl_v i64:$sy, v256f64:$vz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmin_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFMINvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmin_vsvMvl i64:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFMINrvxl_v i64:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmadd_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldVFMADDvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfmadd_vvvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFMADDvvvl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmadd_vsvvl f64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldVFMADDrvvl f64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfmadd_vsvvvl f64:$sy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFMADDrvvl_v f64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmadd_vvsvl v256f64:$vy, f64:$sy, v256f64:$vw, i32:$vl), (veoldVFMADDvrvl v256f64:$vy, f64:$sy, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfmadd_vvsvvl v256f64:$vy, f64:$sy, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFMADDvrvl_v v256f64:$vy, f64:$sy, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmadd_vvvvmvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMADDvvvxl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmadd_vsvvmvl f64:$sy, v256f64:$vz, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMADDrvvxl_v f64:$sy, v256f64:$vz, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmadd_vvsvmvl v256f64:$vy, f64:$sy, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMADDvrvxl_v v256f64:$vy, f64:$sy, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmads_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldVFMADSvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfmads_vvvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFMADSvvvl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmads_vsvvl f32:$sy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldVFMADSrvvl f32:$sy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfmads_vsvvvl f32:$sy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFMADSrvvl_v f32:$sy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmads_vvsvl v256f64:$vy, f32:$sy, v256f64:$vw, i32:$vl), (veoldVFMADSvrvl v256f64:$vy, f32:$sy, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfmads_vvsvvl v256f64:$vy, f32:$sy, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFMADSvrvl_v v256f64:$vy, f32:$sy, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmads_vvvvmvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMADSvvvxl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmads_vsvvmvl f32:$sy, v256f64:$vz, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMADSrvvxl_v f32:$sy, v256f64:$vz, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmads_vvsvmvl v256f64:$vy, f32:$sy, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMADSvrvxl_v v256f64:$vy, f32:$sy, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmad_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldPVFMADvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmad_vvvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldPVFMADvvvl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmad_vsvvl i64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldPVFMADrvvl i64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmad_vsvvvl i64:$sy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldPVFMADrvvl_v i64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmad_vvsvl v256f64:$vy, i64:$sy, v256f64:$vw, i32:$vl), (veoldPVFMADvrvl v256f64:$vy, i64:$sy, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmad_vvsvvl v256f64:$vy, i64:$sy, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldPVFMADvrvl_v v256f64:$vy, i64:$sy, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmad_vvvvMvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFMADvvvxl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmad_vsvvMvl i64:$sy, v256f64:$vz, v256f64:$vw, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFMADrvvxl_v i64:$sy, v256f64:$vz, v256f64:$vw, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmad_vvsvMvl v256f64:$vy, i64:$sy, v256f64:$vw, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFMADvrvxl_v v256f64:$vy, i64:$sy, v256f64:$vw, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmsbd_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldVFMSBDvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfmsbd_vvvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFMSBDvvvl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmsbd_vsvvl f64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldVFMSBDrvvl f64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfmsbd_vsvvvl f64:$sy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFMSBDrvvl_v f64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmsbd_vvsvl v256f64:$vy, f64:$sy, v256f64:$vw, i32:$vl), (veoldVFMSBDvrvl v256f64:$vy, f64:$sy, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfmsbd_vvsvvl v256f64:$vy, f64:$sy, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFMSBDvrvl_v v256f64:$vy, f64:$sy, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmsbd_vvvvmvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMSBDvvvxl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmsbd_vsvvmvl f64:$sy, v256f64:$vz, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMSBDrvvxl_v f64:$sy, v256f64:$vz, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmsbd_vvsvmvl v256f64:$vy, f64:$sy, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMSBDvrvxl_v v256f64:$vy, f64:$sy, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmsbs_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldVFMSBSvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfmsbs_vvvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFMSBSvvvl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmsbs_vsvvl f32:$sy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldVFMSBSrvvl f32:$sy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfmsbs_vsvvvl f32:$sy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFMSBSrvvl_v f32:$sy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmsbs_vvsvl v256f64:$vy, f32:$sy, v256f64:$vw, i32:$vl), (veoldVFMSBSvrvl v256f64:$vy, f32:$sy, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfmsbs_vvsvvl v256f64:$vy, f32:$sy, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFMSBSvrvl_v v256f64:$vy, f32:$sy, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmsbs_vvvvmvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMSBSvvvxl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmsbs_vsvvmvl f32:$sy, v256f64:$vz, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMSBSrvvxl_v f32:$sy, v256f64:$vz, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmsbs_vvsvmvl v256f64:$vy, f32:$sy, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFMSBSvrvxl_v v256f64:$vy, f32:$sy, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmsb_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldPVFMSBvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmsb_vvvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldPVFMSBvvvl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmsb_vsvvl i64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldPVFMSBrvvl i64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmsb_vsvvvl i64:$sy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldPVFMSBrvvl_v i64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmsb_vvsvl v256f64:$vy, i64:$sy, v256f64:$vw, i32:$vl), (veoldPVFMSBvrvl v256f64:$vy, i64:$sy, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmsb_vvsvvl v256f64:$vy, i64:$sy, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldPVFMSBvrvl_v v256f64:$vy, i64:$sy, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmsb_vvvvMvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFMSBvvvxl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmsb_vsvvMvl i64:$sy, v256f64:$vz, v256f64:$vw, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFMSBrvvxl_v i64:$sy, v256f64:$vz, v256f64:$vw, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfmsb_vvsvMvl v256f64:$vy, i64:$sy, v256f64:$vw, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFMSBvrvxl_v v256f64:$vy, i64:$sy, v256f64:$vw, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmadd_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldVFNMADDvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfnmadd_vvvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFNMADDvvvl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmadd_vsvvl f64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldVFNMADDrvvl f64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfnmadd_vsvvvl f64:$sy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFNMADDrvvl_v f64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmadd_vvsvl v256f64:$vy, f64:$sy, v256f64:$vw, i32:$vl), (veoldVFNMADDvrvl v256f64:$vy, f64:$sy, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfnmadd_vvsvvl v256f64:$vy, f64:$sy, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFNMADDvrvl_v v256f64:$vy, f64:$sy, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmadd_vvvvmvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFNMADDvvvxl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmadd_vsvvmvl f64:$sy, v256f64:$vz, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFNMADDrvvxl_v f64:$sy, v256f64:$vz, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmadd_vvsvmvl v256f64:$vy, f64:$sy, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFNMADDvrvxl_v v256f64:$vy, f64:$sy, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmads_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldVFNMADSvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfnmads_vvvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFNMADSvvvl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmads_vsvvl f32:$sy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldVFNMADSrvvl f32:$sy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfnmads_vsvvvl f32:$sy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFNMADSrvvl_v f32:$sy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmads_vvsvl v256f64:$vy, f32:$sy, v256f64:$vw, i32:$vl), (veoldVFNMADSvrvl v256f64:$vy, f32:$sy, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfnmads_vvsvvl v256f64:$vy, f32:$sy, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFNMADSvrvl_v v256f64:$vy, f32:$sy, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmads_vvvvmvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFNMADSvvvxl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmads_vsvvmvl f32:$sy, v256f64:$vz, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFNMADSrvvxl_v f32:$sy, v256f64:$vz, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmads_vvsvmvl v256f64:$vy, f32:$sy, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFNMADSvrvxl_v v256f64:$vy, f32:$sy, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfnmad_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldPVFNMADvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_pvfnmad_vvvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldPVFNMADvvvl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfnmad_vsvvl i64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldPVFNMADrvvl i64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_pvfnmad_vsvvvl i64:$sy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldPVFNMADrvvl_v i64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfnmad_vvsvl v256f64:$vy, i64:$sy, v256f64:$vw, i32:$vl), (veoldPVFNMADvrvl v256f64:$vy, i64:$sy, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_pvfnmad_vvsvvl v256f64:$vy, i64:$sy, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldPVFNMADvrvl_v v256f64:$vy, i64:$sy, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfnmad_vvvvMvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFNMADvvvxl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfnmad_vsvvMvl i64:$sy, v256f64:$vz, v256f64:$vw, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFNMADrvvxl_v i64:$sy, v256f64:$vz, v256f64:$vw, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfnmad_vvsvMvl v256f64:$vy, i64:$sy, v256f64:$vw, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFNMADvrvxl_v v256f64:$vy, i64:$sy, v256f64:$vw, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmsbd_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldVFNMSBDvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfnmsbd_vvvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFNMSBDvvvl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmsbd_vsvvl f64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldVFNMSBDrvvl f64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfnmsbd_vsvvvl f64:$sy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFNMSBDrvvl_v f64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmsbd_vvsvl v256f64:$vy, f64:$sy, v256f64:$vw, i32:$vl), (veoldVFNMSBDvrvl v256f64:$vy, f64:$sy, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfnmsbd_vvsvvl v256f64:$vy, f64:$sy, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFNMSBDvrvl_v v256f64:$vy, f64:$sy, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmsbd_vvvvmvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFNMSBDvvvxl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmsbd_vsvvmvl f64:$sy, v256f64:$vz, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFNMSBDrvvxl_v f64:$sy, v256f64:$vz, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmsbd_vvsvmvl v256f64:$vy, f64:$sy, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFNMSBDvrvxl_v v256f64:$vy, f64:$sy, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmsbs_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldVFNMSBSvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfnmsbs_vvvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFNMSBSvvvl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmsbs_vsvvl f32:$sy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldVFNMSBSrvvl f32:$sy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfnmsbs_vsvvvl f32:$sy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFNMSBSrvvl_v f32:$sy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmsbs_vvsvl v256f64:$vy, f32:$sy, v256f64:$vw, i32:$vl), (veoldVFNMSBSvrvl v256f64:$vy, f32:$sy, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_vfnmsbs_vvsvvl v256f64:$vy, f32:$sy, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldVFNMSBSvrvl_v v256f64:$vy, f32:$sy, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmsbs_vvvvmvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFNMSBSvvvxl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmsbs_vsvvmvl f32:$sy, v256f64:$vz, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFNMSBSrvvxl_v f32:$sy, v256f64:$vz, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfnmsbs_vvsvmvl v256f64:$vy, f32:$sy, v256f64:$vw, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVFNMSBSvrvxl_v v256f64:$vy, f32:$sy, v256f64:$vw, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfnmsb_vvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldPVFNMSBvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_pvfnmsb_vvvvvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldPVFNMSBvvvl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfnmsb_vsvvl i64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl), (veoldPVFNMSBrvvl i64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_pvfnmsb_vsvvvl i64:$sy, v256f64:$vz, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldPVFNMSBrvvl_v i64:$sy, v256f64:$vz, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfnmsb_vvsvl v256f64:$vy, i64:$sy, v256f64:$vw, i32:$vl), (veoldPVFNMSBvrvl v256f64:$vy, i64:$sy, v256f64:$vw, i32:$vl)>;
def : Pat<(int_ve_vl_pvfnmsb_vvsvvl v256f64:$vy, i64:$sy, v256f64:$vw, v256f64:$pt, i32:$vl), (veoldPVFNMSBvrvl_v v256f64:$vy, i64:$sy, v256f64:$vw, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfnmsb_vvvvMvl v256f64:$vy, v256f64:$vz, v256f64:$vw, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFNMSBvvvxl_v v256f64:$vy, v256f64:$vz, v256f64:$vw, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfnmsb_vsvvMvl i64:$sy, v256f64:$vz, v256f64:$vw, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFNMSBrvvxl_v i64:$sy, v256f64:$vz, v256f64:$vw, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvfnmsb_vvsvMvl v256f64:$vy, i64:$sy, v256f64:$vw, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVFNMSBvrvxl_v v256f64:$vy, i64:$sy, v256f64:$vw, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vrcpd_vvl v256f64:$vy, i32:$vl), (veoldVRCPDvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vrcpd_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVRCPDvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vrcps_vvl v256f64:$vy, i32:$vl), (veoldVRCPSvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vrcps_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVRCPSvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvrcp_vvl v256f64:$vy, i32:$vl), (veoldPVRCPvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_pvrcp_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldPVRCPvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vrsqrtd_vvl v256f64:$vy, i32:$vl), (veoldVRSQRTDvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vrsqrtd_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVRSQRTDvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vrsqrts_vvl v256f64:$vy, i32:$vl), (veoldVRSQRTSvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vrsqrts_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVRSQRTSvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvrsqrt_vvl v256f64:$vy, i32:$vl), (veoldPVRSQRTvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_pvrsqrt_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldPVRSQRTvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vrsqrtdnex_vvl v256f64:$vy, i32:$vl), (veoldVRSQRTDNEXvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vrsqrtdnex_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVRSQRTDNEXvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vrsqrtsnex_vvl v256f64:$vy, i32:$vl), (veoldVRSQRTSNEXvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vrsqrtsnex_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVRSQRTSNEXvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvrsqrtnex_vvl v256f64:$vy, i32:$vl), (veoldPVRSQRTNEXvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_pvrsqrtnex_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldPVRSQRTNEXvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtwdsx_vvl v256f64:$vy, i32:$vl), (veoldVCVTWDSXvl RD_NONE, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vcvtwdsx_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVCVTWDSXvl_v RD_NONE, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtwdsx_vvmvl v256f64:$vy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCVTWDSXvxl_v RD_NONE, v256f64:$vy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtwdsxrz_vvl v256f64:$vy, i32:$vl), (veoldVCVTWDSXvl RD_RZ, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vcvtwdsxrz_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVCVTWDSXvl_v RD_RZ, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtwdsxrz_vvmvl v256f64:$vy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCVTWDSXvxl_v RD_RZ, v256f64:$vy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtwdzx_vvl v256f64:$vy, i32:$vl), (veoldVCVTWDZXvl RD_NONE, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vcvtwdzx_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVCVTWDZXvl_v RD_NONE, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtwdzx_vvmvl v256f64:$vy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCVTWDZXvxl_v RD_NONE, v256f64:$vy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtwdzxrz_vvl v256f64:$vy, i32:$vl), (veoldVCVTWDZXvl RD_RZ, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vcvtwdzxrz_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVCVTWDZXvl_v RD_RZ, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtwdzxrz_vvmvl v256f64:$vy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCVTWDZXvxl_v RD_RZ, v256f64:$vy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtwssx_vvl v256f64:$vy, i32:$vl), (veoldVCVTWSSXvl RD_NONE, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vcvtwssx_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVCVTWSSXvl_v RD_NONE, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtwssx_vvmvl v256f64:$vy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCVTWSSXvxl_v RD_NONE, v256f64:$vy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtwssxrz_vvl v256f64:$vy, i32:$vl), (veoldVCVTWSSXvl RD_RZ, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vcvtwssxrz_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVCVTWSSXvl_v RD_RZ, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtwssxrz_vvmvl v256f64:$vy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCVTWSSXvxl_v RD_RZ, v256f64:$vy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtwszx_vvl v256f64:$vy, i32:$vl), (veoldVCVTWSZXvl RD_NONE, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vcvtwszx_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVCVTWSZXvl_v RD_NONE, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtwszx_vvmvl v256f64:$vy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCVTWSZXvxl_v RD_NONE, v256f64:$vy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtwszxrz_vvl v256f64:$vy, i32:$vl), (veoldVCVTWSZXvl RD_RZ, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vcvtwszxrz_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVCVTWSZXvl_v RD_RZ, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtwszxrz_vvmvl v256f64:$vy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCVTWSZXvxl_v RD_RZ, v256f64:$vy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvcvtws_vvl v256f64:$vy, i32:$vl), (veoldPVCVTWSvl RD_NONE, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_pvcvtws_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldPVCVTWSvl_v RD_NONE, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvcvtws_vvMvl v256f64:$vy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVCVTWSvxl_v RD_NONE, v256f64:$vy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvcvtwsrz_vvl v256f64:$vy, i32:$vl), (veoldPVCVTWSvl RD_RZ, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_pvcvtwsrz_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldPVCVTWSvl_v RD_RZ, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvcvtwsrz_vvMvl v256f64:$vy, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldPVCVTWSvxl_v RD_RZ, v256f64:$vy, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtld_vvl v256f64:$vy, i32:$vl), (veoldVCVTLDvl RD_NONE, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vcvtld_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVCVTLDvl_v RD_NONE, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtld_vvmvl v256f64:$vy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCVTLDvxl_v RD_NONE, v256f64:$vy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtldrz_vvl v256f64:$vy, i32:$vl), (veoldVCVTLDvl RD_RZ, v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vcvtldrz_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVCVTLDvl_v RD_RZ, v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtldrz_vvmvl v256f64:$vy, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCVTLDvxl_v RD_RZ, v256f64:$vy, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtdw_vvl v256f64:$vy, i32:$vl), (veoldVCVTDWvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vcvtdw_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVCVTDWvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtsw_vvl v256f64:$vy, i32:$vl), (veoldVCVTSWvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vcvtsw_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVCVTSWvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_pvcvtsw_vvl v256f64:$vy, i32:$vl), (veoldPVCVTSWvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_pvcvtsw_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldPVCVTSWvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtdl_vvl v256f64:$vy, i32:$vl), (veoldVCVTDLvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vcvtdl_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVCVTDLvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtds_vvl v256f64:$vy, i32:$vl), (veoldVCVTDSvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vcvtds_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVCVTDSvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcvtsd_vvl v256f64:$vy, i32:$vl), (veoldVCVTSDvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vcvtsd_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVCVTSDvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmrg_vvvml v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVMRGvvxl v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vmrg_vvvmvl v256f64:$vy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMRGvvxl_v v256f64:$vy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmrg_vsvml i64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVMRGrvxl i64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vmrg_vsvmvl i64:$sy, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMRGrvxl_v i64:$sy, v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmrg_vsvml simm7:$I, v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVMRGivxl (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vmrg_vsvmvl simm7:$I, v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVMRGivxl_v (LO7 $I), v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmrgw_vvvMl v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVMRGWvvxl v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vmrgw_vvvMvl v256f64:$vy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldVMRGWvvxl_v v256f64:$vy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vmrgw_vsvMl i32:$sy, v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVMRGWrvxl i32:$sy, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vmrgw_vsvMvl i32:$sy, v256f64:$vz, v8i64:$vm, v256f64:$pt, i32:$vl), (veoldVMRGWrvxl_v i32:$sy, v256f64:$vz, v8i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vshf_vvvsl v256f64:$vy, v256f64:$vz, i64:$sy, i32:$vl), (veoldVSHFvvrl v256f64:$vy, v256f64:$vz, i64:$sy, i32:$vl)>;
def : Pat<(int_ve_vl_vshf_vvvsvl v256f64:$vy, v256f64:$vz, i64:$sy, v256f64:$pt, i32:$vl), (veoldVSHFvvrl_v v256f64:$vy, v256f64:$vz, i64:$sy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vshf_vvvsl v256f64:$vy, v256f64:$vz, uimm6:$N, i32:$vl), (veoldVSHFvvil v256f64:$vy, v256f64:$vz, (ULO7 $N), i32:$vl)>;
def : Pat<(int_ve_vl_vshf_vvvsvl v256f64:$vy, v256f64:$vz, uimm6:$N, v256f64:$pt, i32:$vl), (veoldVSHFvvil_v v256f64:$vy, v256f64:$vz, (ULO7 $N), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vcp_vvmvl v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVCPvxl_v v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vex_vvmvl v256f64:$vz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVEXvxl_v v256f64:$vz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfmklat_ml i32:$vl), (veoldVFMKLxal i32:$vl)>;
def : Pat<(int_ve_vl_vfmklaf_ml i32:$vl), (veoldVFMKLxnal i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkat_Ml i32:$vl), (veoldVFMKyal i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkaf_Ml i32:$vl), (veoldVFMKynal i32:$vl)>;
def : Pat<(int_ve_vl_vfmklgt_mvl v256f64:$vz, i32:$vl), (veoldVFMKLxvl CC_IG, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmklgt_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKLxvxl CC_IG, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkllt_mvl v256f64:$vz, i32:$vl), (veoldVFMKLxvl CC_IL, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkllt_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKLxvxl CC_IL, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmklne_mvl v256f64:$vz, i32:$vl), (veoldVFMKLxvl CC_INE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmklne_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKLxvxl CC_INE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkleq_mvl v256f64:$vz, i32:$vl), (veoldVFMKLxvl CC_IEQ, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkleq_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKLxvxl CC_IEQ, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmklge_mvl v256f64:$vz, i32:$vl), (veoldVFMKLxvl CC_IGE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmklge_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKLxvxl CC_IGE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmklle_mvl v256f64:$vz, i32:$vl), (veoldVFMKLxvl CC_ILE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmklle_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKLxvxl CC_ILE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmklnum_mvl v256f64:$vz, i32:$vl), (veoldVFMKLxvl CC_NUM, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmklnum_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKLxvxl CC_NUM, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmklnan_mvl v256f64:$vz, i32:$vl), (veoldVFMKLxvl CC_NAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmklnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKLxvxl CC_NAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmklgtnan_mvl v256f64:$vz, i32:$vl), (veoldVFMKLxvl CC_GNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmklgtnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKLxvxl CC_GNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmklltnan_mvl v256f64:$vz, i32:$vl), (veoldVFMKLxvl CC_LNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmklltnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKLxvxl CC_LNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmklnenan_mvl v256f64:$vz, i32:$vl), (veoldVFMKLxvl CC_NENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmklnenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKLxvxl CC_NENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkleqnan_mvl v256f64:$vz, i32:$vl), (veoldVFMKLxvl CC_EQNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkleqnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKLxvxl CC_EQNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmklgenan_mvl v256f64:$vz, i32:$vl), (veoldVFMKLxvl CC_GENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmklgenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKLxvxl CC_GENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkllenan_mvl v256f64:$vz, i32:$vl), (veoldVFMKLxvl CC_LENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkllenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKLxvxl CC_LENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwgt_mvl v256f64:$vz, i32:$vl), (veoldVFMKWxvl CC_IG, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwgt_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKWxvxl CC_IG, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwlt_mvl v256f64:$vz, i32:$vl), (veoldVFMKWxvl CC_IL, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwlt_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKWxvxl CC_IL, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwne_mvl v256f64:$vz, i32:$vl), (veoldVFMKWxvl CC_INE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwne_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKWxvxl CC_INE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkweq_mvl v256f64:$vz, i32:$vl), (veoldVFMKWxvl CC_IEQ, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkweq_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKWxvxl CC_IEQ, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwge_mvl v256f64:$vz, i32:$vl), (veoldVFMKWxvl CC_IGE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwge_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKWxvxl CC_IGE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwle_mvl v256f64:$vz, i32:$vl), (veoldVFMKWxvl CC_ILE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwle_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKWxvxl CC_ILE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwnum_mvl v256f64:$vz, i32:$vl), (veoldVFMKWxvl CC_NUM, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwnum_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKWxvxl CC_NUM, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwnan_mvl v256f64:$vz, i32:$vl), (veoldVFMKWxvl CC_NAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKWxvxl CC_NAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwgtnan_mvl v256f64:$vz, i32:$vl), (veoldVFMKWxvl CC_GNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwgtnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKWxvxl CC_GNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwltnan_mvl v256f64:$vz, i32:$vl), (veoldVFMKWxvl CC_LNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwltnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKWxvxl CC_LNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwnenan_mvl v256f64:$vz, i32:$vl), (veoldVFMKWxvl CC_NENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwnenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKWxvxl CC_NENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkweqnan_mvl v256f64:$vz, i32:$vl), (veoldVFMKWxvl CC_EQNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkweqnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKWxvxl CC_EQNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwgenan_mvl v256f64:$vz, i32:$vl), (veoldVFMKWxvl CC_GENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwgenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKWxvxl CC_GENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwlenan_mvl v256f64:$vz, i32:$vl), (veoldVFMKWxvl CC_LENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkwlenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKWxvxl CC_LENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlogt_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWLOxvl CC_IG, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupgt_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWUPxvl CC_IG, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlogt_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWLOxvxl CC_IG, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupgt_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWUPxvxl CC_IG, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlolt_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWLOxvl CC_IL, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwuplt_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWUPxvl CC_IL, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlolt_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWLOxvxl CC_IL, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwuplt_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWUPxvxl CC_IL, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlone_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWLOxvl CC_INE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupne_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWUPxvl CC_INE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlone_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWLOxvxl CC_INE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupne_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWUPxvxl CC_INE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwloeq_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWLOxvl CC_IEQ, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupeq_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWUPxvl CC_IEQ, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwloeq_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWLOxvxl CC_IEQ, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupeq_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWUPxvxl CC_IEQ, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwloge_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWLOxvl CC_IGE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupge_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWUPxvl CC_IGE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwloge_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWLOxvxl CC_IGE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupge_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWUPxvxl CC_IGE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlole_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWLOxvl CC_ILE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwuple_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWUPxvl CC_ILE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlole_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWLOxvxl CC_ILE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwuple_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWUPxvxl CC_ILE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlonum_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWLOxvl CC_NUM, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupnum_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWUPxvl CC_NUM, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlonum_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWLOxvxl CC_NUM, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupnum_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWUPxvxl CC_NUM, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlonan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWLOxvl CC_NAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupnan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWUPxvl CC_NAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlonan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWLOxvxl CC_NAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWUPxvxl CC_NAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlogtnan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWLOxvl CC_GNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupgtnan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWUPxvl CC_GNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlogtnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWLOxvxl CC_GNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupgtnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWUPxvxl CC_GNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwloltnan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWLOxvl CC_LNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupltnan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWUPxvl CC_LNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwloltnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWLOxvxl CC_LNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupltnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWUPxvxl CC_LNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlonenan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWLOxvl CC_NENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupnenan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWUPxvl CC_NENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlonenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWLOxvxl CC_NENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupnenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWUPxvxl CC_NENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwloeqnan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWLOxvl CC_EQNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupeqnan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWUPxvl CC_EQNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwloeqnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWLOxvxl CC_EQNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupeqnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWUPxvxl CC_EQNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlogenan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWLOxvl CC_GENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupgenan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWUPxvl CC_GENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlogenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWLOxvxl CC_GENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwupgenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWUPxvxl CC_GENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlolenan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWLOxvl CC_LENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwuplenan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKWUPxvl CC_LENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlolenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWLOxvxl CC_LENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwuplenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKWUPxvxl CC_LENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwgt_Mvl v256f64:$vz, i32:$vl), (veoldVFMKWyvl CC_IG, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwgt_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKWyvyl CC_IG, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlt_Mvl v256f64:$vz, i32:$vl), (veoldVFMKWyvl CC_IL, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlt_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKWyvyl CC_IL, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwne_Mvl v256f64:$vz, i32:$vl), (veoldVFMKWyvl CC_INE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwne_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKWyvyl CC_INE, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkweq_Mvl v256f64:$vz, i32:$vl), (veoldVFMKWyvl CC_IEQ, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkweq_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKWyvyl CC_IEQ, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwge_Mvl v256f64:$vz, i32:$vl), (veoldVFMKWyvl CC_IGE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwge_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKWyvyl CC_IGE, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwle_Mvl v256f64:$vz, i32:$vl), (veoldVFMKWyvl CC_ILE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwle_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKWyvyl CC_ILE, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwnum_Mvl v256f64:$vz, i32:$vl), (veoldVFMKWyvl CC_NUM, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwnum_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKWyvyl CC_NUM, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwnan_Mvl v256f64:$vz, i32:$vl), (veoldVFMKWyvl CC_NAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwnan_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKWyvyl CC_NAN, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwgtnan_Mvl v256f64:$vz, i32:$vl), (veoldVFMKWyvl CC_GNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwgtnan_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKWyvyl CC_GNAN, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwltnan_Mvl v256f64:$vz, i32:$vl), (veoldVFMKWyvl CC_LNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwltnan_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKWyvyl CC_LNAN, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwnenan_Mvl v256f64:$vz, i32:$vl), (veoldVFMKWyvl CC_NENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwnenan_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKWyvyl CC_NENAN, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkweqnan_Mvl v256f64:$vz, i32:$vl), (veoldVFMKWyvl CC_EQNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkweqnan_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKWyvyl CC_EQNAN, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwgenan_Mvl v256f64:$vz, i32:$vl), (veoldVFMKWyvl CC_GENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwgenan_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKWyvyl CC_GENAN, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlenan_Mvl v256f64:$vz, i32:$vl), (veoldVFMKWyvl CC_LENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkwlenan_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKWyvyl CC_LENAN, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdgt_mvl v256f64:$vz, i32:$vl), (veoldVFMKDxvl CC_G, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdgt_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKDxvxl CC_G, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdlt_mvl v256f64:$vz, i32:$vl), (veoldVFMKDxvl CC_L, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdlt_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKDxvxl CC_L, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdne_mvl v256f64:$vz, i32:$vl), (veoldVFMKDxvl CC_NE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdne_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKDxvxl CC_NE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdeq_mvl v256f64:$vz, i32:$vl), (veoldVFMKDxvl CC_EQ, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdeq_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKDxvxl CC_EQ, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdge_mvl v256f64:$vz, i32:$vl), (veoldVFMKDxvl CC_GE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdge_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKDxvxl CC_GE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdle_mvl v256f64:$vz, i32:$vl), (veoldVFMKDxvl CC_LE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdle_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKDxvxl CC_LE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdnum_mvl v256f64:$vz, i32:$vl), (veoldVFMKDxvl CC_NUM, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdnum_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKDxvxl CC_NUM, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdnan_mvl v256f64:$vz, i32:$vl), (veoldVFMKDxvl CC_NAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKDxvxl CC_NAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdgtnan_mvl v256f64:$vz, i32:$vl), (veoldVFMKDxvl CC_GNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdgtnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKDxvxl CC_GNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdltnan_mvl v256f64:$vz, i32:$vl), (veoldVFMKDxvl CC_LNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdltnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKDxvxl CC_LNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdnenan_mvl v256f64:$vz, i32:$vl), (veoldVFMKDxvl CC_NENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdnenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKDxvxl CC_NENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdeqnan_mvl v256f64:$vz, i32:$vl), (veoldVFMKDxvl CC_EQNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdeqnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKDxvxl CC_EQNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdgenan_mvl v256f64:$vz, i32:$vl), (veoldVFMKDxvl CC_GENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdgenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKDxvxl CC_GENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdlenan_mvl v256f64:$vz, i32:$vl), (veoldVFMKDxvl CC_LENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkdlenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKDxvxl CC_LENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmksgt_mvl v256f64:$vz, i32:$vl), (veoldVFMKSxvl CC_G, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmksgt_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKSxvxl CC_G, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkslt_mvl v256f64:$vz, i32:$vl), (veoldVFMKSxvl CC_L, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkslt_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKSxvxl CC_L, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmksne_mvl v256f64:$vz, i32:$vl), (veoldVFMKSxvl CC_NE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmksne_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKSxvxl CC_NE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkseq_mvl v256f64:$vz, i32:$vl), (veoldVFMKSxvl CC_EQ, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkseq_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKSxvxl CC_EQ, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmksge_mvl v256f64:$vz, i32:$vl), (veoldVFMKSxvl CC_GE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmksge_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKSxvxl CC_GE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmksle_mvl v256f64:$vz, i32:$vl), (veoldVFMKSxvl CC_LE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmksle_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKSxvxl CC_LE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmksnum_mvl v256f64:$vz, i32:$vl), (veoldVFMKSxvl CC_NUM, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmksnum_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKSxvxl CC_NUM, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmksnan_mvl v256f64:$vz, i32:$vl), (veoldVFMKSxvl CC_NAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmksnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKSxvxl CC_NAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmksgtnan_mvl v256f64:$vz, i32:$vl), (veoldVFMKSxvl CC_GNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmksgtnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKSxvxl CC_GNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmksltnan_mvl v256f64:$vz, i32:$vl), (veoldVFMKSxvl CC_LNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmksltnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKSxvxl CC_LNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmksnenan_mvl v256f64:$vz, i32:$vl), (veoldVFMKSxvl CC_NENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmksnenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKSxvxl CC_NENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkseqnan_mvl v256f64:$vz, i32:$vl), (veoldVFMKSxvl CC_EQNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkseqnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKSxvxl CC_EQNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmksgenan_mvl v256f64:$vz, i32:$vl), (veoldVFMKSxvl CC_GENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmksgenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKSxvxl CC_GENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkslenan_mvl v256f64:$vz, i32:$vl), (veoldVFMKSxvl CC_LENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_vfmkslenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldVFMKSxvxl CC_LENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslogt_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSLOxvl CC_G, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupgt_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSUPxvl CC_G, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslogt_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSLOxvxl CC_G, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupgt_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSUPxvxl CC_G, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslolt_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSLOxvl CC_L, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksuplt_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSUPxvl CC_L, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslolt_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSLOxvxl CC_L, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksuplt_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSUPxvxl CC_L, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslone_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSLOxvl CC_NE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupne_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSUPxvl CC_NE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslone_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSLOxvxl CC_NE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupne_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSUPxvxl CC_NE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksloeq_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSLOxvl CC_EQ, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupeq_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSUPxvl CC_EQ, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksloeq_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSLOxvxl CC_EQ, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupeq_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSUPxvxl CC_EQ, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksloge_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSLOxvl CC_GE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupge_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSUPxvl CC_GE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksloge_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSLOxvxl CC_GE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupge_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSUPxvxl CC_GE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslole_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSLOxvl CC_LE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksuple_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSUPxvl CC_LE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslole_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSLOxvxl CC_LE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksuple_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSUPxvxl CC_LE, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslonum_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSLOxvl CC_NUM, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupnum_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSUPxvl CC_NUM, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslonum_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSLOxvxl CC_NUM, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupnum_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSUPxvxl CC_NUM, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslonan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSLOxvl CC_NAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupnan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSUPxvl CC_NAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslonan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSLOxvxl CC_NAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSUPxvxl CC_NAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslogtnan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSLOxvl CC_GNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupgtnan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSUPxvl CC_GNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslogtnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSLOxvxl CC_GNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupgtnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSUPxvxl CC_GNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksloltnan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSLOxvl CC_LNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupltnan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSUPxvl CC_LNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksloltnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSLOxvxl CC_LNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupltnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSUPxvxl CC_LNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslonenan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSLOxvl CC_NENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupnenan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSUPxvl CC_NENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslonenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSLOxvxl CC_NENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupnenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSUPxvxl CC_NENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksloeqnan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSLOxvl CC_EQNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupeqnan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSUPxvl CC_EQNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksloeqnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSLOxvxl CC_EQNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupeqnan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSUPxvxl CC_EQNAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslogenan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSLOxvl CC_GENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupgenan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSUPxvl CC_GENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslogenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSLOxvxl CC_GENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksupgenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSUPxvxl CC_GENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslolenan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSLOxvl CC_LENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksuplenan_mvl v256f64:$vz, i32:$vl), (veoldPVFMKSUPxvl CC_LENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslolenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSLOxvxl CC_LENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksuplenan_mvml v256f64:$vz, v4i64:$vm, i32:$vl), (veoldPVFMKSUPxvxl CC_LENAN, v256f64:$vz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksgt_Mvl v256f64:$vz, i32:$vl), (veoldVFMKSyvl CC_G, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksgt_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKSyvyl CC_G, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslt_Mvl v256f64:$vz, i32:$vl), (veoldVFMKSyvl CC_L, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslt_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKSyvyl CC_L, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksne_Mvl v256f64:$vz, i32:$vl), (veoldVFMKSyvl CC_NE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksne_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKSyvyl CC_NE, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkseq_Mvl v256f64:$vz, i32:$vl), (veoldVFMKSyvl CC_EQ, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkseq_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKSyvyl CC_EQ, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksge_Mvl v256f64:$vz, i32:$vl), (veoldVFMKSyvl CC_GE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksge_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKSyvyl CC_GE, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksle_Mvl v256f64:$vz, i32:$vl), (veoldVFMKSyvl CC_LE, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksle_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKSyvyl CC_LE, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksnum_Mvl v256f64:$vz, i32:$vl), (veoldVFMKSyvl CC_NUM, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksnum_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKSyvyl CC_NUM, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksnan_Mvl v256f64:$vz, i32:$vl), (veoldVFMKSyvl CC_NAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksnan_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKSyvyl CC_NAN, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksgtnan_Mvl v256f64:$vz, i32:$vl), (veoldVFMKSyvl CC_GNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksgtnan_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKSyvyl CC_GNAN, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksltnan_Mvl v256f64:$vz, i32:$vl), (veoldVFMKSyvl CC_LNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksltnan_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKSyvyl CC_LNAN, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksnenan_Mvl v256f64:$vz, i32:$vl), (veoldVFMKSyvl CC_NENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksnenan_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKSyvyl CC_NENAN, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkseqnan_Mvl v256f64:$vz, i32:$vl), (veoldVFMKSyvl CC_EQNAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkseqnan_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKSyvyl CC_EQNAN, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksgenan_Mvl v256f64:$vz, i32:$vl), (veoldVFMKSyvl CC_GENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmksgenan_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKSyvyl CC_GENAN, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslenan_Mvl v256f64:$vz, i32:$vl), (veoldVFMKSyvl CC_LENAN, v256f64:$vz, i32:$vl)>;
def : Pat<(int_ve_vl_pvfmkslenan_MvMl v256f64:$vz, v8i64:$vm, i32:$vl), (veoldVFMKSyvyl CC_LENAN, v256f64:$vz, v8i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vsumwsx_vvl v256f64:$vy, i32:$vl), (veoldVSUMWSXvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vsumwsx_vvml v256f64:$vy, v4i64:$vm, i32:$vl), (veoldVSUMWSXvxl v256f64:$vy, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vsumwzx_vvl v256f64:$vy, i32:$vl), (veoldVSUMWZXvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vsumwzx_vvml v256f64:$vy, v4i64:$vm, i32:$vl), (veoldVSUMWZXvxl v256f64:$vy, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vsuml_vvl v256f64:$vy, i32:$vl), (veoldVSUMLvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vsuml_vvml v256f64:$vy, v4i64:$vm, i32:$vl), (veoldVSUMLvxl v256f64:$vy, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfsumd_vvl v256f64:$vy, i32:$vl), (veoldVFSUMDvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vfsumd_vvml v256f64:$vy, v4i64:$vm, i32:$vl), (veoldVFSUMDvxl v256f64:$vy, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vfsums_vvl v256f64:$vy, i32:$vl), (veoldVFSUMSvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vfsums_vvml v256f64:$vy, v4i64:$vm, i32:$vl), (veoldVFSUMSvxl v256f64:$vy, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vrmaxswfstsx_vvl v256f64:$vy, i32:$vl), (veoldVRMAXSWFSTSXvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vrmaxswfstsx_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVRMAXSWFSTSXvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vrmaxswlstsx_vvl v256f64:$vy, i32:$vl), (veoldVRMAXSWLSTSXvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vrmaxswlstsx_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVRMAXSWLSTSXvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vrmaxswfstzx_vvl v256f64:$vy, i32:$vl), (veoldVRMAXSWFSTZXvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vrmaxswfstzx_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVRMAXSWFSTZXvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vrmaxswlstzx_vvl v256f64:$vy, i32:$vl), (veoldVRMAXSWLSTZXvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vrmaxswlstzx_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVRMAXSWLSTZXvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vrminswfstsx_vvl v256f64:$vy, i32:$vl), (veoldVRMINSWFSTSXvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vrminswfstsx_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVRMINSWFSTSXvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vrminswlstsx_vvl v256f64:$vy, i32:$vl), (veoldVRMINSWLSTSXvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vrminswlstsx_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVRMINSWLSTSXvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vrminswfstzx_vvl v256f64:$vy, i32:$vl), (veoldVRMINSWFSTZXvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vrminswfstzx_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVRMINSWFSTZXvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vrminswlstzx_vvl v256f64:$vy, i32:$vl), (veoldVRMINSWLSTZXvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vrminswlstzx_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVRMINSWLSTZXvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vrmaxslfst_vvl v256f64:$vy, i32:$vl), (veoldVRMAXSLFSTvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vrmaxslfst_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVRMAXSLFSTvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vrmaxsllst_vvl v256f64:$vy, i32:$vl), (veoldVRMAXSLLSTvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vrmaxsllst_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVRMAXSLLSTvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vrminslfst_vvl v256f64:$vy, i32:$vl), (veoldVRMINSLFSTvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vrminslfst_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVRMINSLFSTvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vrminsllst_vvl v256f64:$vy, i32:$vl), (veoldVRMINSLLSTvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vrminsllst_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVRMINSLLSTvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfrmaxdfst_vvl v256f64:$vy, i32:$vl), (veoldVFRMAXDFSTvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vfrmaxdfst_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVFRMAXDFSTvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfrmaxdlst_vvl v256f64:$vy, i32:$vl), (veoldVFRMAXDLSTvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vfrmaxdlst_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVFRMAXDLSTvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfrmaxsfst_vvl v256f64:$vy, i32:$vl), (veoldVFRMAXSFSTvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vfrmaxsfst_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVFRMAXSFSTvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfrmaxslst_vvl v256f64:$vy, i32:$vl), (veoldVFRMAXSLSTvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vfrmaxslst_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVFRMAXSLSTvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfrmindfst_vvl v256f64:$vy, i32:$vl), (veoldVFRMINDFSTvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vfrmindfst_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVFRMINDFSTvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfrmindlst_vvl v256f64:$vy, i32:$vl), (veoldVFRMINDLSTvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vfrmindlst_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVFRMINDLSTvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfrminsfst_vvl v256f64:$vy, i32:$vl), (veoldVFRMINSFSTvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vfrminsfst_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVFRMINSFSTvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vfrminslst_vvl v256f64:$vy, i32:$vl), (veoldVFRMINSLSTvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vfrminslst_vvvl v256f64:$vy, v256f64:$pt, i32:$vl), (veoldVFRMINSLSTvl_v v256f64:$vy, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vrand_vvl v256f64:$vy, i32:$vl), (veoldVRANDvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vrand_vvml v256f64:$vy, v4i64:$vm, i32:$vl), (veoldVRANDvxl v256f64:$vy, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vror_vvl v256f64:$vy, i32:$vl), (veoldVRORvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vror_vvml v256f64:$vy, v4i64:$vm, i32:$vl), (veoldVRORvxl v256f64:$vy, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vrxor_vvl v256f64:$vy, i32:$vl), (veoldVRXORvl v256f64:$vy, i32:$vl)>;
def : Pat<(int_ve_vl_vrxor_vvml v256f64:$vy, v4i64:$vm, i32:$vl), (veoldVRXORvxl v256f64:$vy, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgt_vvssl v256f64:$vy, i64:$sy, i64:$sz, i32:$vl), (veoldVGTvrrl v256f64:$vy, i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vgt_vvssvl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVGTvrrl_v v256f64:$vy, i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgt_vvssl v256f64:$vy, i64:$sy, simm7:$Z, i32:$vl), (veoldVGTvrzl v256f64:$vy, i64:$sy, (LO7 $Z), i32:$vl)>;
def : Pat<(int_ve_vl_vgt_vvssvl v256f64:$vy, i64:$sy, simm7:$Z, v256f64:$pt, i32:$vl), (veoldVGTvrzl_v v256f64:$vy, i64:$sy, (LO7 $Z), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgt_vvssl v256f64:$vy, simm7:$I, i64:$sz, i32:$vl), (veoldVGTvirl v256f64:$vy, (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vgt_vvssvl v256f64:$vy, simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVGTvirl_v v256f64:$vy, (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgt_vvssl v256f64:$vy, simm7:$I, simm7:$Z, i32:$vl), (veoldVGTvizl v256f64:$vy, (LO7 $I), (LO7 $Z), i32:$vl)>;
def : Pat<(int_ve_vl_vgt_vvssvl v256f64:$vy, simm7:$I, simm7:$Z, v256f64:$pt, i32:$vl), (veoldVGTvizl_v v256f64:$vy, (LO7 $I), (LO7 $Z), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgt_vvssml v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVGTvrrxl v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgt_vvssmvl v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTvrrxl_v v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgt_vvssml v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVGTvrzxl v256f64:$vy, i64:$sy, (LO7 $Z), v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgt_vvssmvl v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTvrzxl_v v256f64:$vy, i64:$sy, (LO7 $Z), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgt_vvssml v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVGTvirxl v256f64:$vy, (LO7 $I), i64:$sz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgt_vvssmvl v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTvirxl_v v256f64:$vy, (LO7 $I), i64:$sz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgt_vvssml v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVGTvizxl v256f64:$vy, (LO7 $I), (LO7 $Z), v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgt_vvssmvl v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTvizxl_v v256f64:$vy, (LO7 $I), (LO7 $Z), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtnc_vvssl v256f64:$vy, i64:$sy, i64:$sz, i32:$vl), (veoldVGTNCvrrl v256f64:$vy, i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vgtnc_vvssvl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVGTNCvrrl_v v256f64:$vy, i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtnc_vvssl v256f64:$vy, i64:$sy, simm7:$Z, i32:$vl), (veoldVGTNCvrzl v256f64:$vy, i64:$sy, (LO7 $Z), i32:$vl)>;
def : Pat<(int_ve_vl_vgtnc_vvssvl v256f64:$vy, i64:$sy, simm7:$Z, v256f64:$pt, i32:$vl), (veoldVGTNCvrzl_v v256f64:$vy, i64:$sy, (LO7 $Z), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtnc_vvssl v256f64:$vy, simm7:$I, i64:$sz, i32:$vl), (veoldVGTNCvirl v256f64:$vy, (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vgtnc_vvssvl v256f64:$vy, simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVGTNCvirl_v v256f64:$vy, (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtnc_vvssl v256f64:$vy, simm7:$I, simm7:$Z, i32:$vl), (veoldVGTNCvizl v256f64:$vy, (LO7 $I), (LO7 $Z), i32:$vl)>;
def : Pat<(int_ve_vl_vgtnc_vvssvl v256f64:$vy, simm7:$I, simm7:$Z, v256f64:$pt, i32:$vl), (veoldVGTNCvizl_v v256f64:$vy, (LO7 $I), (LO7 $Z), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtnc_vvssml v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVGTNCvrrxl v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtnc_vvssmvl v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTNCvrrxl_v v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtnc_vvssml v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVGTNCvrzxl v256f64:$vy, i64:$sy, (LO7 $Z), v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtnc_vvssmvl v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTNCvrzxl_v v256f64:$vy, i64:$sy, (LO7 $Z), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtnc_vvssml v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVGTNCvirxl v256f64:$vy, (LO7 $I), i64:$sz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtnc_vvssmvl v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTNCvirxl_v v256f64:$vy, (LO7 $I), i64:$sz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtnc_vvssml v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVGTNCvizxl v256f64:$vy, (LO7 $I), (LO7 $Z), v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtnc_vvssmvl v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTNCvizxl_v v256f64:$vy, (LO7 $I), (LO7 $Z), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtu_vvssl v256f64:$vy, i64:$sy, i64:$sz, i32:$vl), (veoldVGTUvrrl v256f64:$vy, i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vgtu_vvssvl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVGTUvrrl_v v256f64:$vy, i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtu_vvssl v256f64:$vy, i64:$sy, simm7:$Z, i32:$vl), (veoldVGTUvrzl v256f64:$vy, i64:$sy, (LO7 $Z), i32:$vl)>;
def : Pat<(int_ve_vl_vgtu_vvssvl v256f64:$vy, i64:$sy, simm7:$Z, v256f64:$pt, i32:$vl), (veoldVGTUvrzl_v v256f64:$vy, i64:$sy, (LO7 $Z), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtu_vvssl v256f64:$vy, simm7:$I, i64:$sz, i32:$vl), (veoldVGTUvirl v256f64:$vy, (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vgtu_vvssvl v256f64:$vy, simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVGTUvirl_v v256f64:$vy, (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtu_vvssl v256f64:$vy, simm7:$I, simm7:$Z, i32:$vl), (veoldVGTUvizl v256f64:$vy, (LO7 $I), (LO7 $Z), i32:$vl)>;
def : Pat<(int_ve_vl_vgtu_vvssvl v256f64:$vy, simm7:$I, simm7:$Z, v256f64:$pt, i32:$vl), (veoldVGTUvizl_v v256f64:$vy, (LO7 $I), (LO7 $Z), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtu_vvssml v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVGTUvrrxl v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtu_vvssmvl v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTUvrrxl_v v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtu_vvssml v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVGTUvrzxl v256f64:$vy, i64:$sy, (LO7 $Z), v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtu_vvssmvl v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTUvrzxl_v v256f64:$vy, i64:$sy, (LO7 $Z), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtu_vvssml v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVGTUvirxl v256f64:$vy, (LO7 $I), i64:$sz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtu_vvssmvl v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTUvirxl_v v256f64:$vy, (LO7 $I), i64:$sz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtu_vvssml v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVGTUvizxl v256f64:$vy, (LO7 $I), (LO7 $Z), v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtu_vvssmvl v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTUvizxl_v v256f64:$vy, (LO7 $I), (LO7 $Z), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtunc_vvssl v256f64:$vy, i64:$sy, i64:$sz, i32:$vl), (veoldVGTUNCvrrl v256f64:$vy, i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vgtunc_vvssvl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVGTUNCvrrl_v v256f64:$vy, i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtunc_vvssl v256f64:$vy, i64:$sy, simm7:$Z, i32:$vl), (veoldVGTUNCvrzl v256f64:$vy, i64:$sy, (LO7 $Z), i32:$vl)>;
def : Pat<(int_ve_vl_vgtunc_vvssvl v256f64:$vy, i64:$sy, simm7:$Z, v256f64:$pt, i32:$vl), (veoldVGTUNCvrzl_v v256f64:$vy, i64:$sy, (LO7 $Z), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtunc_vvssl v256f64:$vy, simm7:$I, i64:$sz, i32:$vl), (veoldVGTUNCvirl v256f64:$vy, (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vgtunc_vvssvl v256f64:$vy, simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVGTUNCvirl_v v256f64:$vy, (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtunc_vvssl v256f64:$vy, simm7:$I, simm7:$Z, i32:$vl), (veoldVGTUNCvizl v256f64:$vy, (LO7 $I), (LO7 $Z), i32:$vl)>;
def : Pat<(int_ve_vl_vgtunc_vvssvl v256f64:$vy, simm7:$I, simm7:$Z, v256f64:$pt, i32:$vl), (veoldVGTUNCvizl_v v256f64:$vy, (LO7 $I), (LO7 $Z), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtunc_vvssml v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVGTUNCvrrxl v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtunc_vvssmvl v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTUNCvrrxl_v v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtunc_vvssml v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVGTUNCvrzxl v256f64:$vy, i64:$sy, (LO7 $Z), v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtunc_vvssmvl v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTUNCvrzxl_v v256f64:$vy, i64:$sy, (LO7 $Z), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtunc_vvssml v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVGTUNCvirxl v256f64:$vy, (LO7 $I), i64:$sz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtunc_vvssmvl v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTUNCvirxl_v v256f64:$vy, (LO7 $I), i64:$sz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtunc_vvssml v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVGTUNCvizxl v256f64:$vy, (LO7 $I), (LO7 $Z), v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtunc_vvssmvl v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTUNCvizxl_v v256f64:$vy, (LO7 $I), (LO7 $Z), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlsx_vvssl v256f64:$vy, i64:$sy, i64:$sz, i32:$vl), (veoldVGTLSXvrrl v256f64:$vy, i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlsx_vvssvl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVGTLSXvrrl_v v256f64:$vy, i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlsx_vvssl v256f64:$vy, i64:$sy, simm7:$Z, i32:$vl), (veoldVGTLSXvrzl v256f64:$vy, i64:$sy, (LO7 $Z), i32:$vl)>;
def : Pat<(int_ve_vl_vgtlsx_vvssvl v256f64:$vy, i64:$sy, simm7:$Z, v256f64:$pt, i32:$vl), (veoldVGTLSXvrzl_v v256f64:$vy, i64:$sy, (LO7 $Z), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlsx_vvssl v256f64:$vy, simm7:$I, i64:$sz, i32:$vl), (veoldVGTLSXvirl v256f64:$vy, (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlsx_vvssvl v256f64:$vy, simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVGTLSXvirl_v v256f64:$vy, (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlsx_vvssl v256f64:$vy, simm7:$I, simm7:$Z, i32:$vl), (veoldVGTLSXvizl v256f64:$vy, (LO7 $I), (LO7 $Z), i32:$vl)>;
def : Pat<(int_ve_vl_vgtlsx_vvssvl v256f64:$vy, simm7:$I, simm7:$Z, v256f64:$pt, i32:$vl), (veoldVGTLSXvizl_v v256f64:$vy, (LO7 $I), (LO7 $Z), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlsx_vvssml v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVGTLSXvrrxl v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlsx_vvssmvl v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTLSXvrrxl_v v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlsx_vvssml v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVGTLSXvrzxl v256f64:$vy, i64:$sy, (LO7 $Z), v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlsx_vvssmvl v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTLSXvrzxl_v v256f64:$vy, i64:$sy, (LO7 $Z), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlsx_vvssml v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVGTLSXvirxl v256f64:$vy, (LO7 $I), i64:$sz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlsx_vvssmvl v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTLSXvirxl_v v256f64:$vy, (LO7 $I), i64:$sz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlsx_vvssml v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVGTLSXvizxl v256f64:$vy, (LO7 $I), (LO7 $Z), v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlsx_vvssmvl v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTLSXvizxl_v v256f64:$vy, (LO7 $I), (LO7 $Z), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlsxnc_vvssl v256f64:$vy, i64:$sy, i64:$sz, i32:$vl), (veoldVGTLSXNCvrrl v256f64:$vy, i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlsxnc_vvssvl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVGTLSXNCvrrl_v v256f64:$vy, i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlsxnc_vvssl v256f64:$vy, i64:$sy, simm7:$Z, i32:$vl), (veoldVGTLSXNCvrzl v256f64:$vy, i64:$sy, (LO7 $Z), i32:$vl)>;
def : Pat<(int_ve_vl_vgtlsxnc_vvssvl v256f64:$vy, i64:$sy, simm7:$Z, v256f64:$pt, i32:$vl), (veoldVGTLSXNCvrzl_v v256f64:$vy, i64:$sy, (LO7 $Z), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlsxnc_vvssl v256f64:$vy, simm7:$I, i64:$sz, i32:$vl), (veoldVGTLSXNCvirl v256f64:$vy, (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlsxnc_vvssvl v256f64:$vy, simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVGTLSXNCvirl_v v256f64:$vy, (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlsxnc_vvssl v256f64:$vy, simm7:$I, simm7:$Z, i32:$vl), (veoldVGTLSXNCvizl v256f64:$vy, (LO7 $I), (LO7 $Z), i32:$vl)>;
def : Pat<(int_ve_vl_vgtlsxnc_vvssvl v256f64:$vy, simm7:$I, simm7:$Z, v256f64:$pt, i32:$vl), (veoldVGTLSXNCvizl_v v256f64:$vy, (LO7 $I), (LO7 $Z), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlsxnc_vvssml v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVGTLSXNCvrrxl v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlsxnc_vvssmvl v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTLSXNCvrrxl_v v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlsxnc_vvssml v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVGTLSXNCvrzxl v256f64:$vy, i64:$sy, (LO7 $Z), v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlsxnc_vvssmvl v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTLSXNCvrzxl_v v256f64:$vy, i64:$sy, (LO7 $Z), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlsxnc_vvssml v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVGTLSXNCvirxl v256f64:$vy, (LO7 $I), i64:$sz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlsxnc_vvssmvl v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTLSXNCvirxl_v v256f64:$vy, (LO7 $I), i64:$sz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlsxnc_vvssml v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVGTLSXNCvizxl v256f64:$vy, (LO7 $I), (LO7 $Z), v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlsxnc_vvssmvl v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTLSXNCvizxl_v v256f64:$vy, (LO7 $I), (LO7 $Z), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlzx_vvssl v256f64:$vy, i64:$sy, i64:$sz, i32:$vl), (veoldVGTLZXvrrl v256f64:$vy, i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlzx_vvssvl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVGTLZXvrrl_v v256f64:$vy, i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlzx_vvssl v256f64:$vy, i64:$sy, simm7:$Z, i32:$vl), (veoldVGTLZXvrzl v256f64:$vy, i64:$sy, (LO7 $Z), i32:$vl)>;
def : Pat<(int_ve_vl_vgtlzx_vvssvl v256f64:$vy, i64:$sy, simm7:$Z, v256f64:$pt, i32:$vl), (veoldVGTLZXvrzl_v v256f64:$vy, i64:$sy, (LO7 $Z), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlzx_vvssl v256f64:$vy, simm7:$I, i64:$sz, i32:$vl), (veoldVGTLZXvirl v256f64:$vy, (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlzx_vvssvl v256f64:$vy, simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVGTLZXvirl_v v256f64:$vy, (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlzx_vvssl v256f64:$vy, simm7:$I, simm7:$Z, i32:$vl), (veoldVGTLZXvizl v256f64:$vy, (LO7 $I), (LO7 $Z), i32:$vl)>;
def : Pat<(int_ve_vl_vgtlzx_vvssvl v256f64:$vy, simm7:$I, simm7:$Z, v256f64:$pt, i32:$vl), (veoldVGTLZXvizl_v v256f64:$vy, (LO7 $I), (LO7 $Z), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlzx_vvssml v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVGTLZXvrrxl v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlzx_vvssmvl v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTLZXvrrxl_v v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlzx_vvssml v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVGTLZXvrzxl v256f64:$vy, i64:$sy, (LO7 $Z), v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlzx_vvssmvl v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTLZXvrzxl_v v256f64:$vy, i64:$sy, (LO7 $Z), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlzx_vvssml v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVGTLZXvirxl v256f64:$vy, (LO7 $I), i64:$sz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlzx_vvssmvl v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTLZXvirxl_v v256f64:$vy, (LO7 $I), i64:$sz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlzx_vvssml v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVGTLZXvizxl v256f64:$vy, (LO7 $I), (LO7 $Z), v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlzx_vvssmvl v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTLZXvizxl_v v256f64:$vy, (LO7 $I), (LO7 $Z), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlzxnc_vvssl v256f64:$vy, i64:$sy, i64:$sz, i32:$vl), (veoldVGTLZXNCvrrl v256f64:$vy, i64:$sy, i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlzxnc_vvssvl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$pt, i32:$vl), (veoldVGTLZXNCvrrl_v v256f64:$vy, i64:$sy, i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlzxnc_vvssl v256f64:$vy, i64:$sy, simm7:$Z, i32:$vl), (veoldVGTLZXNCvrzl v256f64:$vy, i64:$sy, (LO7 $Z), i32:$vl)>;
def : Pat<(int_ve_vl_vgtlzxnc_vvssvl v256f64:$vy, i64:$sy, simm7:$Z, v256f64:$pt, i32:$vl), (veoldVGTLZXNCvrzl_v v256f64:$vy, i64:$sy, (LO7 $Z), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlzxnc_vvssl v256f64:$vy, simm7:$I, i64:$sz, i32:$vl), (veoldVGTLZXNCvirl v256f64:$vy, (LO7 $I), i64:$sz, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlzxnc_vvssvl v256f64:$vy, simm7:$I, i64:$sz, v256f64:$pt, i32:$vl), (veoldVGTLZXNCvirl_v v256f64:$vy, (LO7 $I), i64:$sz, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlzxnc_vvssl v256f64:$vy, simm7:$I, simm7:$Z, i32:$vl), (veoldVGTLZXNCvizl v256f64:$vy, (LO7 $I), (LO7 $Z), i32:$vl)>;
def : Pat<(int_ve_vl_vgtlzxnc_vvssvl v256f64:$vy, simm7:$I, simm7:$Z, v256f64:$pt, i32:$vl), (veoldVGTLZXNCvizl_v v256f64:$vy, (LO7 $I), (LO7 $Z), i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlzxnc_vvssml v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVGTLZXNCvrrxl v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlzxnc_vvssmvl v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTLZXNCvrrxl_v v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlzxnc_vvssml v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVGTLZXNCvrzxl v256f64:$vy, i64:$sy, (LO7 $Z), v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlzxnc_vvssmvl v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTLZXNCvrzxl_v v256f64:$vy, i64:$sy, (LO7 $Z), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlzxnc_vvssml v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVGTLZXNCvirxl v256f64:$vy, (LO7 $I), i64:$sz, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlzxnc_vvssmvl v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTLZXNCvirxl_v v256f64:$vy, (LO7 $I), i64:$sz, v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vgtlzxnc_vvssml v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVGTLZXNCvizxl v256f64:$vy, (LO7 $I), (LO7 $Z), v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vgtlzxnc_vvssmvl v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, v256f64:$pt, i32:$vl), (veoldVGTLZXNCvizxl_v v256f64:$vy, (LO7 $I), (LO7 $Z), v4i64:$vm, i32:$vl, v256f64:$pt)>;
def : Pat<(int_ve_vl_vsc_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, i32:$vl), (veoldVSCvrrvl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vsc_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, i32:$vl), (veoldVSCvrzvl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vsc_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, i32:$vl), (veoldVSCvirvl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vsc_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, i32:$vl), (veoldVSCvizvl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vsc_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCvrrvxl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vsc_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCvrzvxl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vsc_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCvirvxl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vsc_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCvizvxl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscnc_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, i32:$vl), (veoldVSCNCvrrvl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscnc_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, i32:$vl), (veoldVSCNCvrzvl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscnc_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, i32:$vl), (veoldVSCNCvirvl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscnc_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, i32:$vl), (veoldVSCNCvizvl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscnc_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCNCvrrvxl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscnc_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCNCvrzvxl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscnc_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCNCvirvxl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscnc_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCNCvizvxl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscot_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, i32:$vl), (veoldVSCOTvrrvl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscot_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, i32:$vl), (veoldVSCOTvrzvl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscot_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, i32:$vl), (veoldVSCOTvirvl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscot_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, i32:$vl), (veoldVSCOTvizvl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscot_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCOTvrrvxl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscot_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCOTvrzvxl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscot_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCOTvirvxl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscot_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCOTvizvxl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscncot_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, i32:$vl), (veoldVSCNCOTvrrvl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscncot_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, i32:$vl), (veoldVSCNCOTvrzvl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscncot_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, i32:$vl), (veoldVSCNCOTvirvl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscncot_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, i32:$vl), (veoldVSCNCOTvizvl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscncot_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCNCOTvrrvxl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscncot_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCNCOTvrzvxl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscncot_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCNCOTvirvxl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscncot_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCNCOTvizvxl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscu_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, i32:$vl), (veoldVSCUvrrvl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscu_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, i32:$vl), (veoldVSCUvrzvl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscu_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, i32:$vl), (veoldVSCUvirvl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscu_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, i32:$vl), (veoldVSCUvizvl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscu_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCUvrrvxl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscu_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCUvrzvxl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscu_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCUvirvxl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscu_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCUvizvxl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscunc_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, i32:$vl), (veoldVSCUNCvrrvl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscunc_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, i32:$vl), (veoldVSCUNCvrzvl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscunc_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, i32:$vl), (veoldVSCUNCvirvl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscunc_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, i32:$vl), (veoldVSCUNCvizvl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscunc_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCUNCvrrvxl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscunc_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCUNCvrzvxl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscunc_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCUNCvirvxl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscunc_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCUNCvizvxl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscuot_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, i32:$vl), (veoldVSCUOTvrrvl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscuot_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, i32:$vl), (veoldVSCUOTvrzvl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscuot_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, i32:$vl), (veoldVSCUOTvirvl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscuot_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, i32:$vl), (veoldVSCUOTvizvl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscuot_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCUOTvrrvxl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscuot_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCUOTvrzvxl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscuot_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCUOTvirvxl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscuot_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCUOTvizvxl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscuncot_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, i32:$vl), (veoldVSCUNCOTvrrvl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscuncot_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, i32:$vl), (veoldVSCUNCOTvrzvl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscuncot_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, i32:$vl), (veoldVSCUNCOTvirvl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscuncot_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, i32:$vl), (veoldVSCUNCOTvizvl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscuncot_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCUNCOTvrrvxl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscuncot_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCUNCOTvrzvxl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscuncot_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCUNCOTvirvxl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscuncot_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCUNCOTvizvxl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscl_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, i32:$vl), (veoldVSCLvrrvl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscl_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, i32:$vl), (veoldVSCLvrzvl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscl_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, i32:$vl), (veoldVSCLvirvl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscl_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, i32:$vl), (veoldVSCLvizvl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vscl_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCLvrrvxl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscl_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCLvrzvxl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscl_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCLvirvxl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vscl_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCLvizvxl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vsclnc_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, i32:$vl), (veoldVSCLNCvrrvl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vsclnc_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, i32:$vl), (veoldVSCLNCvrzvl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vsclnc_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, i32:$vl), (veoldVSCLNCvirvl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vsclnc_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, i32:$vl), (veoldVSCLNCvizvl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vsclnc_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCLNCvrrvxl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vsclnc_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCLNCvrzvxl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vsclnc_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCLNCvirvxl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vsclnc_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCLNCvizvxl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vsclot_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, i32:$vl), (veoldVSCLOTvrrvl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vsclot_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, i32:$vl), (veoldVSCLOTvrzvl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vsclot_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, i32:$vl), (veoldVSCLOTvirvl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vsclot_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, i32:$vl), (veoldVSCLOTvizvl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vsclot_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCLOTvrrvxl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vsclot_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCLOTvrzvxl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vsclot_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCLOTvirvxl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vsclot_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCLOTvizvxl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vsclncot_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, i32:$vl), (veoldVSCLNCOTvrrvl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vsclncot_vvssl v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, i32:$vl), (veoldVSCLNCOTvrzvl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vsclncot_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, i32:$vl), (veoldVSCLNCOTvirvl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vsclncot_vvssl v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, i32:$vl), (veoldVSCLNCOTvizvl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, i32:$vl)>;
def : Pat<(int_ve_vl_vsclncot_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCLNCOTvrrvxl v256f64:$vy, i64:$sy, i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vsclncot_vvssml v256f64:$vx, v256f64:$vy, i64:$sy, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCLNCOTvrzvxl v256f64:$vy, i64:$sy, (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vsclncot_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, i64:$sz, v4i64:$vm, i32:$vl), (veoldVSCLNCOTvirvxl v256f64:$vy, (LO7 $I), i64:$sz, v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_vsclncot_vvssml v256f64:$vx, v256f64:$vy, simm7:$I, simm7:$Z, v4i64:$vm, i32:$vl), (veoldVSCLNCOTvizvxl v256f64:$vy, (LO7 $I), (LO7 $Z), v256f64:$vx, v4i64:$vm, i32:$vl)>;
def : Pat<(int_ve_vl_andm_mmm v4i64:$vmy, v4i64:$vmz), (veoldANDMxx v4i64:$vmy, v4i64:$vmz)>;
def : Pat<(int_ve_vl_andm_MMM v8i64:$vmy, v8i64:$vmz), (veoldANDMyy v8i64:$vmy, v8i64:$vmz)>;
def : Pat<(int_ve_vl_orm_mmm v4i64:$vmy, v4i64:$vmz), (veoldORMxx v4i64:$vmy, v4i64:$vmz)>;
def : Pat<(int_ve_vl_orm_MMM v8i64:$vmy, v8i64:$vmz), (veoldORMyy v8i64:$vmy, v8i64:$vmz)>;
def : Pat<(int_ve_vl_xorm_mmm v4i64:$vmy, v4i64:$vmz), (veoldXORMxx v4i64:$vmy, v4i64:$vmz)>;
def : Pat<(int_ve_vl_xorm_MMM v8i64:$vmy, v8i64:$vmz), (veoldXORMyy v8i64:$vmy, v8i64:$vmz)>;
def : Pat<(int_ve_vl_eqvm_mmm v4i64:$vmy, v4i64:$vmz), (veoldEQVMxx v4i64:$vmy, v4i64:$vmz)>;
def : Pat<(int_ve_vl_eqvm_MMM v8i64:$vmy, v8i64:$vmz), (veoldEQVMyy v8i64:$vmy, v8i64:$vmz)>;
def : Pat<(int_ve_vl_nndm_mmm v4i64:$vmy, v4i64:$vmz), (veoldNNDMxx v4i64:$vmy, v4i64:$vmz)>;
def : Pat<(int_ve_vl_nndm_MMM v8i64:$vmy, v8i64:$vmz), (veoldNNDMyy v8i64:$vmy, v8i64:$vmz)>;
def : Pat<(int_ve_vl_negm_mm v4i64:$vmy), (veoldNEGMx v4i64:$vmy)>;
def : Pat<(int_ve_vl_negm_MM v8i64:$vmy), (veoldNEGMy v8i64:$vmy)>;
def : Pat<(int_ve_vl_pcvm_sml v4i64:$vmy, i32:$vl), (veoldPCVMxl v4i64:$vmy, i32:$vl)>;
def : Pat<(int_ve_vl_lzvm_sml v4i64:$vmy, i32:$vl), (veoldLZVMxl v4i64:$vmy, i32:$vl)>;
def : Pat<(int_ve_vl_tovm_sml v4i64:$vmy, i32:$vl), (veoldTOVMxl v4i64:$vmy, i32:$vl)>;
