// Seed: 3873144841
module module_0;
  tri id_1;
  assign id_1 = 1'b0;
  assign module_1.id_9 = 0;
  tri1 id_2;
  initial id_2 = 1 - 1;
  assign id_1 = 1'h0;
  wand id_3 = 'd0;
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output wor id_2,
    input logic id_3,
    input tri id_4,
    input tri0 id_5,
    output logic id_6,
    output tri1 id_7,
    output logic id_8,
    input wire id_9,
    output supply1 id_10
);
  assign id_6 = id_0 - 1 - id_9;
  assign id_7 = 1'b0;
  always begin : LABEL_0
    id_6 <= 1'b0;
  end
  assign id_8 = id_3;
  module_0 modCall_1 ();
  initial @(1'b0 <-> 1'b0 == id_3) id_8 = #1 1;
  wire id_12;
endmodule
