<stg><name>dpu_func_Pipeline_FUNC_ADD_LOOP1</name>


<trans_list>

<trans id="198" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_35 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_35"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8192" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %this_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_2_0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8192" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %this_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_1_0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8192" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %this_4_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_4_0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8192" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %this_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_3_0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8192">
<![CDATA[
newFuncRoot:5 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:6 %addr3_cast_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %addr3_cast_cast

]]></Node>
<StgValue><ssdm name="addr3_cast_cast_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:7 %addr2_cast_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %addr2_cast_cast

]]></Node>
<StgValue><ssdm name="addr2_cast_cast_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1

]]></Node>
<StgValue><ssdm name="addr1_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:9 %trunc_ln_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:10 %p_read16 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read1

]]></Node>
<StgValue><ssdm name="p_read16"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:11 %p_read_15 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read

]]></Node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:12 %p_read34 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read3

]]></Node>
<StgValue><ssdm name="p_read34"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:13 %p_read23 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read2

]]></Node>
<StgValue><ssdm name="p_read23"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="6">
<![CDATA[
newFuncRoot:14 %addr3_cast_cast_cast = zext i6 %addr3_cast_cast_read

]]></Node>
<StgValue><ssdm name="addr3_cast_cast_cast"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="6">
<![CDATA[
newFuncRoot:15 %addr2_cast_cast_cast = zext i6 %addr2_cast_cast_read

]]></Node>
<StgValue><ssdm name="addr2_cast_cast_cast"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i8192 %p_read23, i8192 %this_3_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i8192 %p_read34, i8192 %this_4_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i8192 %p_read_15, i8192 %this_1_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i8192 %p_read16, i8192 %this_2_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i3 0, i3 %i_35

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:22 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc:0 %i = load i3 %i_35

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:2 %icmp_ln139 = icmp_eq  i3 %i, i3 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:4 %i_73 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="i_73"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln139 = br i1 %icmp_ln139, void %for.inc.split, void %sw.epilog.loopexit14.exitStub

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split:2 %zext_ln141 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="3">
<![CDATA[
for.inc.split:3 %zext_ln141_1 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln141_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:4 %add_ln141 = add i8 %zext_ln141, i8 %addr1_read

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:6 %add_ln142 = add i7 %zext_ln141_1, i7 %addr2_cast_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:12 %add_ln144 = add i7 %zext_ln141_1, i7 %addr3_cast_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:19 %store_ln139 = store i3 %i_73, i3 %i_35

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
sw.epilog.loopexit14.exitStub:0 %this_2_0_load = load i8192 %this_2_0

]]></Node>
<StgValue><ssdm name="this_2_0_load"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
sw.epilog.loopexit14.exitStub:1 %this_1_0_load = load i8192 %this_1_0

]]></Node>
<StgValue><ssdm name="this_1_0_load"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
sw.epilog.loopexit14.exitStub:2 %this_4_0_load = load i8192 %this_4_0

]]></Node>
<StgValue><ssdm name="this_4_0_load"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
sw.epilog.loopexit14.exitStub:3 %this_3_0_load = load i8192 %this_3_0

]]></Node>
<StgValue><ssdm name="this_3_0_load"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
sw.epilog.loopexit14.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_3_0_out, i8192 %this_3_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
sw.epilog.loopexit14.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_4_0_out, i8192 %this_4_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
sw.epilog.loopexit14.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_1_0_out, i8192 %this_1_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
sw.epilog.loopexit14.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_2_0_out, i8192 %this_2_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0">
<![CDATA[
sw.epilog.loopexit14.exitStub:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="72" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8192" op_0_bw="8192" op_1_bw="8192" op_2_bw="8">
<![CDATA[
for.inc.split:5 %call_ret4 = call i8192 @read_p1, i8192 %this_0, i8 %add_ln141

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="73" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8192" op_0_bw="8192" op_1_bw="8192" op_2_bw="8">
<![CDATA[
for.inc.split:5 %call_ret4 = call i8192 @read_p1, i8192 %this_0, i8 %add_ln141

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:7 %zext_ln142 = zext i7 %add_ln142

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8192" op_0_bw="8192" op_1_bw="8192" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc.split:8 %call_ret5 = call i8192 @read_p2, i8192 %this_0, i8 %zext_ln142

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="76" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8192" op_0_bw="8192" op_1_bw="8192" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc.split:8 %call_ret5 = call i8192 @read_p2, i8192 %this_0, i8 %zext_ln142

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0">
<![CDATA[
for.inc.split:18 %store_ln139 = store i8192 %call_ret5, i8192 %this_2_0

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.inc.split:0 %this_4_0_load_1 = load i8192 %this_4_0

]]></Node>
<StgValue><ssdm name="this_4_0_load_1"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="29" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="80" st_id="7" stage="28" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="81" st_id="8" stage="27" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="82" st_id="9" stage="26" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="83" st_id="10" stage="25" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="84" st_id="11" stage="24" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="85" st_id="12" stage="23" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="86" st_id="13" stage="22" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="87" st_id="14" stage="21" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="88" st_id="15" stage="20" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="89" st_id="16" stage="19" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="90" st_id="17" stage="18" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="91" st_id="18" stage="17" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="92" st_id="19" stage="16" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="93" st_id="20" stage="15" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="94" st_id="21" stage="14" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="95" st_id="22" stage="13" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="96" st_id="23" stage="12" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="97" st_id="24" stage="11" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="98" st_id="25" stage="10" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="99" st_id="26" stage="9" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="100" st_id="27" stage="8" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="101" st_id="28" stage="7" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="102" st_id="29" stage="6" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="103" st_id="30" stage="5" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="104" st_id="31" stage="4" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="105" st_id="32" stage="3" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="106" st_id="33" stage="2" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="107" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln139"/></StgValue>
</operation>

<operation id="108" st_id="34" stage="1" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8">
<![CDATA[
for.inc.split:9 %call_ret6 = call i16384 @dpu_unit, i8192 %call_ret4, i8192 %call_ret5, i8192 %this_4_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="109" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8192" op_0_bw="16384">
<![CDATA[
for.inc.split:10 %this_3_ret1 = extractvalue i16384 %call_ret6

]]></Node>
<StgValue><ssdm name="this_3_ret1"/></StgValue>
</operation>

<operation id="110" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8192" op_0_bw="16384">
<![CDATA[
for.inc.split:11 %this_4_ret1 = extractvalue i16384 %call_ret6

]]></Node>
<StgValue><ssdm name="this_4_ret1"/></StgValue>
</operation>

<operation id="111" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:13 %zext_ln144 = zext i7 %add_ln144

]]></Node>
<StgValue><ssdm name="zext_ln144"/></StgValue>
</operation>

<operation id="112" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.split:14 %call_ln144 = call void @write_p3, i8192 %this_0, i8192 %this_3_ret1, i8 %zext_ln144

]]></Node>
<StgValue><ssdm name="call_ln144"/></StgValue>
</operation>

<operation id="113" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0">
<![CDATA[
for.inc.split:15 %store_ln139 = store i8192 %this_3_ret1, i8192 %this_3_0

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="114" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:16 %store_ln139 = store i8192 %this_4_ret1, i8192 %this_4_0

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="115" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0">
<![CDATA[
for.inc.split:17 %store_ln139 = store i8192 %call_ret4, i8192 %this_1_0

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="116" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:20 %br_ln139 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
