-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Mon Feb 11 18:58:33 2019
-- Host        : Jannes-PC running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               D:/Uni/git/ABP/Vivado/FFT/FFT.srcs/sources_1/bd/fourier_bram/ip/fourier_bram_DFTStageWrapperRight_0/fourier_bram_DFTStageWrapperRight_0_sim_netlist.vhdl
-- Design      : fourier_bram_DFTStageWrapperRight_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_wrapper is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2\(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DIADI(15 downto 14) => B"00",
      DIADI(13 downto 8) => din(12 downto 7),
      DIADI(7) => '0',
      DIADI(6 downto 0) => din(6 downto 0),
      DIBDI(15 downto 14) => B"00",
      DIBDI(13 downto 8) => din(24 downto 19),
      DIBDI(7 downto 6) => B"00",
      DIBDI(5 downto 0) => din(18 downto 13),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\,
      DOADO(13 downto 8) => D(12 downto 7),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\,
      DOADO(6 downto 0) => D(6 downto 0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13 downto 8) => D(24 downto 19),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5 downto 0) => D(18 downto 13),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ram_rd_en_i,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0),
      WEBWE(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0),
      WEBWE(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0),
      WEBWE(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_wrapper_init is
  port (
    doutb : out STD_LOGIC_VECTOR ( 49 downto 0 );
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 49 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_12\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_13\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_20\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_36\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_37\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_4\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_44\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_5\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_52\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_53\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_60\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_68\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_72\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_73\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_74\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 6) => addrb(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 14) => B"10",
      ADDRBWRADDR(13 downto 6) => addra(7 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 30) => B"00",
      DIADI(29 downto 24) => dina(24 downto 19),
      DIADI(23 downto 22) => B"00",
      DIADI(21 downto 16) => dina(18 downto 13),
      DIADI(15 downto 14) => B"00",
      DIADI(13 downto 8) => dina(12 downto 7),
      DIADI(7) => '0',
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 30) => B"00",
      DIBDI(29 downto 24) => dina(49 downto 44),
      DIBDI(23 downto 22) => B"00",
      DIBDI(21 downto 16) => dina(43 downto 38),
      DIBDI(15 downto 14) => B"00",
      DIBDI(13 downto 8) => dina(37 downto 32),
      DIBDI(7) => '0',
      DIBDI(6 downto 0) => dina(31 downto 25),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_4\,
      DOADO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_5\,
      DOADO(29 downto 24) => doutb(24 downto 19),
      DOADO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_12\,
      DOADO(22) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_13\,
      DOADO(21 downto 16) => doutb(18 downto 13),
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_20\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_21\,
      DOADO(13 downto 8) => doutb(12 downto 7),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => doutb(6 downto 0),
      DOBDO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_36\,
      DOBDO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_37\,
      DOBDO(29 downto 24) => doutb(49 downto 44),
      DOBDO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_44\,
      DOBDO(22) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_45\,
      DOBDO(21 downto 16) => doutb(43 downto 38),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_52\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_53\,
      DOBDO(13 downto 8) => doutb(37 downto 32),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_60\,
      DOBDO(6 downto 0) => doutb(31 downto 25),
      DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_68\,
      DOPADOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_69\,
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_70\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_71\,
      DOPBDOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_72\,
      DOPBDOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_73\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_74\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"031F080E031F0A0E031F0C04031F0D11031F0E13031F0F0C031F0F1B04000000",
      INIT_01 => X"031D0D0C031E011B031E051F031E091A031E0D0B031F0013031F0310031F0604",
      INIT_02 => X"031A0E1E031B051A031B0C0B031C0213031C0812031C0E07031D0313031D0814",
      INIT_03 => X"03160D120317061803170F15031808090319001303190814031A000B031A071A",
      INIT_04 => X"0311091C0312050A0313000F03130B0B0314051F0315000903150A0B03160403",
      INIT_05 => X"030B0415030C0208030C0F12030D0C14030E090D030F051E0310020603100E05",
      INIT_06 => X"03030E1E03040E1103050D1B03060C1F03070B1A03080A0D03090818030A061B",
      INIT_07 => X"021B091A021C0B08021D0C0F021E0D0E021F0E0703000E1803010F0203020F04",
      INIT_08 => X"021206120213091602140C1402150F0B0217011B0218040502190608021A0804",
      INIT_09 => X"0208061302090B08020A0F16020C031F020D0802020E0B1F020F0F1602110307",
      INIT_0A => X"011D0B10011F010E0200070702010C1C0203020B0204071502050C1A02070119",
      INIT_0B => X"0112061C01130D1D0115041B01160B140118020901190819011A0F05011C050D",
      INIT_0C => X"01060A100108020D01090A07010B011E010C0911010E0102010F080E01100F17",
      INIT_0D => X"001A0805001C0017001D0906001F01130100091E0102020701030A0D01050210",
      INIT_0E => X"000E0117000F0A160011031300120C100014050A00150E040017061B00180F11",
      INIT_0F => X"000109040003020800040B0C0006040F00070D1200090615000A0F16000C0817",
      INIT_10 => X"0F15000A0F16090B0F18020E0F190B110F1B04140F1C0D180F1E061C00000000",
      INIT_11 => X"0F0809050F0A011C0F0B0A160F0D03100F0E0C0D0F10050A0F110E090F130709",
      INIT_12 => X"0E1C05130E1D0D190E1F06020F000E0D0F02061A0F030F090F05071B0F07000F",
      INIT_13 => X"0E1007120E110E1E0E13060F0E140E020E1605190E170D130E1905100E1A0D10",
      INIT_14 => X"0E05001B0E0607070E070D170E09040C0E0A0B050E0C02030E0D09040E0F0009",
      INIT_15 => X"0D1A03060D1B080B0D1C0D150D1E03040D1F08190E000E120E0204100E030A13",
      INIT_16 => X"0D10000A0D1104010D12071E0D130C010D15000A0D1604180D17090D0D180E07",
      INIT_17 => X"0D0609180D070B1B0D080E050D0A00150D0B030C0D0C060A0D0D090E0D0E0C19",
      INIT_18 => X"0C1E001E0C1F01080D0001190D0102120D0203110D0304180D0406060D05071C",
      INIT_19 => X"0C1607080C1705130C1804060C1903010C1A02050C1B010F0C1C01020C1D001C",
      INIT_1A => X"0C0F0D1A0C100A020C1106130C12030C0C13000E0C130D180C140B0B0C150905",
      INIT_1B => X"0C0A05150C0A0F170C0B0A010C0C04150C0C0F110C0D0A160C0E06040C0F011B",
      INIT_1C => X"0C050F150C06070C0C060F0D0C0707170C08000B0C0809080C09020E0C090B1D",
      INIT_1D => X"0C020C0D0C0301190C03070E0C030D0D0C0403150C040A060C0501020C050806",
      INIT_1E => X"0C000C100C000F0D0C0102150C0106060C010A010C010E050C0202140C02070C",
      INIT_1F => X"0C0000050C0000140C00010D0C00020F0C00031C0C0005120C0007120C00091C",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 5) => addra(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 5) => addra(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\,
      DOADO(11 downto 8) => douta(8 downto 5),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\,
      DOADO(4 downto 0) => douta(4 downto 0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11 downto 8) => douta(17 downto 14),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4 downto 0) => douta(13 downto 9),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0F15000A0F16090B0F18020E0F190B110F1B04140F1C0D180F1E061C00000000",
      INIT_01 => X"0F0809050F0A011C0F0B0A160F0D03100F0E0C0D0F10050A0F110E090F130709",
      INIT_02 => X"0E1C05130E1D0D190E1F06020F000E0D0F02061A0F030F090F05071B0F07000F",
      INIT_03 => X"0E1007120E110E1E0E13060F0E140E020E1605190E170D130E1905100E1A0D10",
      INIT_04 => X"0E05001B0E0607070E070D170E09040C0E0A0B050E0C02030E0D09040E0F0009",
      INIT_05 => X"0D1A03060D1B080B0D1C0D150D1E03040D1F08190E000E120E0204100E030A13",
      INIT_06 => X"0D10000A0D1104010D12071E0D130C010D15000A0D1604180D17090D0D180E07",
      INIT_07 => X"0D0609180D070B1B0D080E050D0A00150D0B030C0D0C060A0D0D090E0D0E0C19",
      INIT_08 => X"0C1E001E0C1F01080D0001190D0102120D0203110D0304180D0406060D05071C",
      INIT_09 => X"0C1607080C1705130C1804060C1903010C1A02050C1B010F0C1C01020C1D001C",
      INIT_0A => X"0C0F0D1A0C100A020C1106130C12030C0C13000E0C130D180C140B0B0C150905",
      INIT_0B => X"0C0A05150C0A0F170C0B0A010C0C04150C0C0F110C0D0A160C0E06040C0F011B",
      INIT_0C => X"0C050F150C06070C0C060F0D0C0707170C08000B0C0809080C09020E0C090B1D",
      INIT_0D => X"0C020C0D0C0301190C03070E0C030D0D0C0403150C040A060C0501020C050806",
      INIT_0E => X"0C000C100C000F0D0C0102150C0106060C010A010C010E050C0202140C02070C",
      INIT_0F => X"0C0000050C0000140C00010D0C00020F0C00031C0C0005120C0007120C00091C",
      INIT_10 => X"0C0007120C0005120C00031C0C00020F0C00010D0C0000140C0000050C000000",
      INIT_11 => X"0C0202140C010E050C010A010C0106060C0102150C000F0D0C000C100C00091C",
      INIT_12 => X"0C0501020C040A060C0403150C030D0D0C03070E0C0301190C020C0D0C02070C",
      INIT_13 => X"0C09020E0C0809080C08000B0C0707170C060F0D0C06070C0C050F150C050806",
      INIT_14 => X"0C0E06040C0D0A160C0C0F110C0C04150C0B0A010C0A0F170C0A05150C090B1D",
      INIT_15 => X"0C140B0B0C130D180C13000E0C12030C0C1106130C100A020C0F0D1A0C0F011B",
      INIT_16 => X"0C1C01020C1B010F0C1A02050C1903010C1804060C1705130C1607080C150905",
      INIT_17 => X"0D0406060D0304180D0203110D0102120D0001190C1F01080C1E001E0C1D001C",
      INIT_18 => X"0D0D090E0D0C060A0D0B030C0D0A00150D080E050D070B1B0D0609180D05071C",
      INIT_19 => X"0D17090D0D1604180D15000A0D130C010D12071E0D1104010D10000A0D0E0C19",
      INIT_1A => X"0E0204100E000E120D1F08190D1E03040D1C0D150D1B080B0D1A03060D180E07",
      INIT_1B => X"0E0D09040E0C02030E0A0B050E09040C0E070D170E0607070E05001B0E030A13",
      INIT_1C => X"0E1905100E170D130E1605190E140E020E13060F0E110E1E0E1007120E0F0009",
      INIT_1D => X"0F05071B0F030F090F02061A0F000E0D0E1F06020E1D0D190E1C05130E1A0D10",
      INIT_1E => X"0F110E090F10050A0F0E0C0D0F0D03100F0B0A160F0A011C0F0809050F07000F",
      INIT_1F => X"0F1E061C0F1C0D180F1B04140F190B110F18020E0F16090B0F15000A0F130709",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 5) => addra(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 5) => addra(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\,
      DOADO(11 downto 8) => douta(8 downto 5),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\,
      DOADO(4 downto 0) => douta(4 downto 0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11 downto 8) => douta(17 downto 14),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4 downto 0) => douta(13 downto 9),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_compare is
  port (
    comp0 : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_compare : entity is "compare";
end fourier_bram_DFTStageWrapperRight_0_compare;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_compare is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_compare_0 is
  port (
    ram_full_comb : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_compare_0 : entity is "compare";
end fourier_bram_DFTStageWrapperRight_0_compare_0;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_compare_0 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(0)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => wr_en,
      I1 => comp1,
      I2 => comp0,
      I3 => E(0),
      I4 => \out\,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_compare_1 is
  port (
    comp0 : out STD_LOGIC;
    \gmux.gm[1].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_compare_1 : entity is "compare";
end fourier_bram_DFTStageWrapperRight_0_compare_1;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_compare_1 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gmux.gm[4].gms.ms_0\,
      S(2) => \gmux.gm[3].gms.ms_0\,
      S(1) => \gmux.gm[2].gms.ms_0\,
      S(0) => \gmux.gm[1].gms.ms_0\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_compare_2 is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp0 : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_compare_2 : entity is "compare";
end fourier_bram_DFTStageWrapperRight_0_compare_2;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_compare_2 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_i_reg(0)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => E(0),
      I1 => comp1,
      I2 => comp0,
      I3 => ram_empty_i_reg_0,
      I4 => wr_en,
      I5 => \out\,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_rd_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[0]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[2]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[6]_0\ : out STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_rd_bin_cntr : entity is "rd_bin_cntr";
end fourier_bram_DFTStageWrapperRight_0_rd_bin_cntr;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gc0.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair9";
begin
  Q(0) <= \^q\(0);
  \gc0.count_d1_reg[8]_0\(8 downto 0) <= \^gc0.count_d1_reg[8]_0\(8 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      I4 => rd_pntr_plus1(4),
      O => plusOp(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      I5 => rd_pntr_plus1(5),
      O => plusOp(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      O => plusOp(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(7),
      O => plusOp(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => rd_pntr_plus1(7),
      I3 => \^q\(0),
      O => plusOp(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(3),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(2),
      I5 => rd_pntr_plus1(4),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^gc0.count_d1_reg[8]_0\(0),
      R => '0'
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^gc0.count_d1_reg[8]_0\(1),
      R => '0'
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^gc0.count_d1_reg[8]_0\(2),
      R => '0'
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^gc0.count_d1_reg[8]_0\(3),
      R => '0'
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^gc0.count_d1_reg[8]_0\(4),
      R => '0'
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^gc0.count_d1_reg[8]_0\(5),
      R => '0'
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \^gc0.count_d1_reg[8]_0\(6),
      R => '0'
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \^gc0.count_d1_reg[8]_0\(7),
      R => '0'
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[8]_0\(8),
      R => '0'
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus1(0),
      R => '0'
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1),
      R => '0'
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2),
      R => '0'
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3),
      R => '0'
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(4),
      Q => rd_pntr_plus1(4),
      R => '0'
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(5),
      Q => rd_pntr_plus1(5),
      R => '0'
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(6),
      Q => rd_pntr_plus1(6),
      R => '0'
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(7),
      Q => rd_pntr_plus1(7),
      R => '0'
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(8),
      Q => \^q\(0),
      R => '0'
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => \^gc0.count_d1_reg[8]_0\(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => rd_pntr_plus1(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(0),
      I1 => \gmux.gm[3].gms.ms_0\(0),
      I2 => \^gc0.count_d1_reg[8]_0\(1),
      I3 => \gmux.gm[3].gms.ms_0\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => \^gc0.count_d1_reg[8]_0\(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => \gc0.count_d1_reg[0]_0\
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => \^gc0.count_d1_reg[8]_0\(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => rd_pntr_plus1(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(2),
      I1 => \gmux.gm[3].gms.ms_0\(2),
      I2 => \^gc0.count_d1_reg[8]_0\(3),
      I3 => \gmux.gm[3].gms.ms_0\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => \^gc0.count_d1_reg[8]_0\(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => \gc0.count_d1_reg[2]_0\
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => \^gc0.count_d1_reg[8]_0\(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => rd_pntr_plus1(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(4),
      I1 => \gmux.gm[3].gms.ms_0\(4),
      I2 => \^gc0.count_d1_reg[8]_0\(5),
      I3 => \gmux.gm[3].gms.ms_0\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => \^gc0.count_d1_reg[8]_0\(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => \gc0.count_d1_reg[4]_0\
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => \^gc0.count_d1_reg[8]_0\(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => rd_pntr_plus1(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(6),
      I1 => \gmux.gm[3].gms.ms_0\(6),
      I2 => \^gc0.count_d1_reg[8]_0\(7),
      I3 => \gmux.gm[3].gms.ms_0\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => \^gc0.count_d1_reg[8]_0\(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => \gc0.count_d1_reg[6]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_rd_fwft is
  port (
    empty : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_rd_fwft : entity is "rd_fwft";
end fourier_bram_DFTStageWrapperRight_0_rd_fwft;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i_reg0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i_reg0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \out\,
      O => ram_rd_en_i
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i_reg0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i_reg0,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i_reg0,
      Q => aempty_fwft_i,
      R => '0'
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i_reg0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i_reg0,
      Q => empty_fwft_fb_i,
      R => '0'
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      R => '0'
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i_reg0,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => E(0)
    );
\goreg_bm.dout_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => \gpregsm1.curr_fwft_state_reg[1]_0\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => '0'
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => '0'
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_wr_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[8]_2\ : out STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_wr_bin_cntr : entity is "wr_bin_cntr";
end fourier_bram_DFTStageWrapperRight_0_wr_bin_cntr;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gcc0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair12";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \gcc0.gc0.count_d1_reg[8]_0\(8 downto 0) <= \^gcc0.gc0.count_d1_reg[8]_0\(8 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__0\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      O => \plusOp__0\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__0\(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count[8]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => p_12_out(8),
      O => \plusOp__0\(8)
    );
\gcc0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gcc0.gc0.count[8]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(2),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(3),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(4),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(4),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(5),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(5),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(6),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(6),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(7),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(7),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(8),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(8),
      R => '0'
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^q\(0),
      R => '0'
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^q\(1),
      R => '0'
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^q\(2),
      R => '0'
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^q\(3),
      R => '0'
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^q\(4),
      R => '0'
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^q\(5),
      R => '0'
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^q\(6),
      R => '0'
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^q\(7),
      R => '0'
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => p_12_out(8),
      R => '0'
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => v1_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(8),
      I1 => \gmux.gm[4].gms.ms_0\(0),
      O => \gcc0.gc0.count_d1_reg[8]_1\(0)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_12_out(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => v1_reg_0(0)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => \gcc0.gc0.count_d1_reg[8]_2\
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
mPx7gcQWvUiXAIlptcS0ga/HwxoglSwZPSAvh1Lja87QFX6EO1tvAtW3BEg2Vp3HivYkp2SQvnX/
wf5IwSVugg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
u4kYBbKWjVmoqUxGQIVLXWFveYVGjS8KXANLcMWW+aY7ihS2tZxXnk3ijjHseANEw/GD5bURIhkJ
wHNHgMafDMxk4PoyqdLtqxy3iP9j1MeEpH9OoyR56v6qcdr3P1DRazxtJ2ZaXaFvkJSsMWBDAVQb
EAvsPUwG/uWyf8K9wIc=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rcZYcqDcW2nDRCEfMQVN/Fk1OfFW875uC6ei3MlaCqhRnkhzT3xNk2eZbf+e+AP9hFcz4gOesi0n
ZoKrSwPNM4QWWQUwJVjaO8mmjT0knl5bHqmrP5PtUa8Ymb8JvpM2TW4eZK2Uprb6QEt4vqyh7TOP
vhbgM0gvOVsfurZr85pM+sdQTj4K2NKqCt95to1VCJH/hGDMuK47cP1uzcMQplSPzUkPukYqc5u1
65JQDYRjOTqX4AbM+yyfDWw+pb5SzcyHehsXCJH0dv97fYVSVVRFHixh5JYVGcKStfxKGzXXKQhy
T709LnMhsbkT9A3rMvt5la92JFzNANaCQ4q3CQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g2wR7vfvAF0uDhoyjP4PFNh7OLccqK1GsJSoBjOisux//jU2ZxVmLxA1YJAl8lw4jONkagbbp+bD
DeKzRS2ZhyX8p2HqWKvZmJlJpU91NNfgEUeagxdfB5g/ozhVOyy8QGxIiIMb6WrYXhYmtrxZNloB
n9TcaPYLMM7L3bin109TK04mlunQYKeEo5HzUOQf5KJ/sqzhE+gaF5v9vGZc+iE5PyzEZmTRiFkB
DIKvHD3bWL6nrSBv4kJGEMbH66PqN/cEKc8g6Vp6Q1KwRoVPABYLyvfgScY5ycPGYtzU/pyN140X
1iUlGE8ESrGXM/xbywed16jF2DlyQ3LUN34B7Q==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QhX3pm1tgaFGdr2rg1UW3M/brT66TBguCgts2VP6sg+tkLIps/ZujQpBhLiiUBuZpY7LYUF6Ttcq
FSLxzJjaRAKHhwz8QfNP1LvV8beGlrmElSBg4WQ1vh7an1NBCIV9vJQ12Jb8lKj8kV4h1jtFHmSH
K9jxpumxvGxg8OkyiZFRMV7wxy5Vgb+iLbXznLPN1sO5bxy9oPYkEE6q3W2XOv/+6RQT7jrgsgij
Ryn6WmRS1JEb//SBh2n6mIErQ3VXcu4P5ctFXtDE8hGFBRyM1uhm92HrFtwOxkQS4cyQYHYO9iFQ
G1fTJnB7JigyDvGKfvwHOOMtLjFExIGVquRFGA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qAV9ax+P5GkwGl6RgX4q3QljQNwnp3qvuISp2RvaZBQjaPrHqbafHxa35DhyBrgca2jSUOtBUvJv
KqsgFgfZn9V1QbQ0RhuZfQ0A9iTYX/dan3GdDTQqO9dUx+ctLSRf+zGO6pzzUXyKS+BdkWX0VK7T
nlxUO8Eglcs41Aow9Bc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ersNAxW2yyOqkd9D0cu/x1eK3Xnna2vZ+/lR7+n72DdUl9LOW14owvbVJOgkJzjQh9R7373dUheU
TJqG2Bj8ZCYCqOfOaa5QxsPGyvnovZkK5DNfXSZyOo52a3W+1/UREYKNJQXMoI7o0buPSR9vjzfT
VP6gcUF2vI61llqn4hGlzHjw/Hxc7DZ2qNeQE9EkKFRPZZAg3UFlr5FCYYM50n1xKXOPz1GiYZ1m
fQ6rbSyWQGBnCD37asaeCyMWyupLe9e2+ig34/lXawgR9PYogJ8Af3Xu1/jMBPPEu+9fRFMGdl/y
WGXnDPxDcFs1W3SQMXNmK4XHz49a94IR6/sTyg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lWA0nsR89wsh0gcK+4Gkoina5I83F4QIw9601h2FFkH/jAnof0Sd06Zc8WO6u7XOrK3/DjviHA1U
EnKdn4/8ROLcwqNZ10ob+F6VA4cNJY0r2llMDWLLF+Oeke8IVAj1Sh7V4v3CCBtZicEPgeGSQX4X
Nz4U1WCh7OLC6fV0RF3DOFhAPV8hV/1IHpwAa2YVdu5IpOheujBkMPmqKr3l9VTv61+GU9MhhLaH
Ovj9t8NDolHY8a8JFlm2To6DkBUh0zDT56/1RSUxU2vPvxcBt/J5/umjig6OWne91dgPhubyU+4Q
X1qLq719ID6bCr8HN8VkdrzIocQp6XPflbjRNA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
n+2KWUe0kWdBLLVrrBrQec7D/8GJV9FfVQJSmtENaPbqoUm1HMftSVcXk6sPCbf5E3MbiIMfMIdi
dh6+dbsJe4URtID8b085ZG0QjCcswrHEYm1kZAGQUw3F2BNrQnF4JS9Gw16IgtL5DJxWu4Gdaf9I
CDhu1EniYfXMteQhO16Ja/W1OhRF0cFiZoAxVKupTnC7EHRa6nTacYDSBu6gMG+4VTETnwEbuCLF
3jRm46bfDWtihgmi/KXNAvACJDrKFuEAjOdyzNCdG9U3UhshQHETvcez4WaICIUl6w8Nn70hP+ED
HqbGyoMoo0Vu2mA9Ht7Qn9TBTFxj5dswuTiegQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 32928)
`protect data_block
SjUfeVdBO0VxPmFT+YPJKL6uz2nUvm/oaHhAXIxAxsQOZv42s5WQFDx7h1+a0WAShTbzmKrlOn64
5qqDlE/fJ/A44vG3JNqVUoEFhEtYYzWT85UPEeZBFDObY8uJCVIc6G1LbMXDHthkxNSTtJEg1Xsg
+WVwOZkJsb4lgn5cbHpFAH4nFIztxp3vCxIemwc6oR+sCMoyYinEVHJ8IAJFiLFvOahrfekk7pAU
3PMklBT+cpMmbWitbBgHvE7IJVXIdV0V4ydCGgtBKnKeIvLVkXm8PLJ6r6TJF5UVILi8dZQD+6xg
M6u73M5PJIovgWlptuq+dlwP6ixEF6xLWaAhvjD/InGPg6XBdOOXoWKs/ccoh301G3TsT2pLK5oJ
HygH9Yyi6lKLWneaXCtHtvknE63ZTBqXtIen44EkOWqQf9E8oT+lmsRqtr4cAX5vd3aDpAQbicpD
GHXECEy7QMkMlsagnEq2XFGAWsXR58xVYQ3F33xuO5bz68GqMnfRtKEyb0aXxwYdS+ZYIU/9aDK/
5Ieo8g93cxHQooy6M89YfCZOKmlMjLg26DtGbu4nUXpROByU/DreWgaC9v3fyMiEDWmPnOF6j8UP
0vht4jUxf9VfJRTJedx0OJ1gEznyDl0mjpnPudSIHzjP6I+p2K7X9T8orKn8oyMYwwWmIpAhSMd9
BAmR7bqwts696A8Kq6TSWY3lCSoa98uKRNQEKSibrGThszRnyGgDg89uEWUE3YfosltAVmBP/B5H
EPVBgGtr/m+E5RJFMRIRRZexwIIoqi/Pp1o4vxMQCdLkAIq+aGxvZ1unP1O5WygX5KxPYsxBuklz
2rPE3qiDEH8jbNhsS1HC9SJR857r+4n9+55Yn7Ya8kET0zB7Bt8rD3qBEdrvSN0K3/hTXFogBXrR
/lFM6gTWu2KIIsoRpsu440IVPnPgGgFHSzdVjF8g2TRH/AXZ+3V9F/NbUGCeIEYXf/c66PY1Be2U
4Iy/VjuAR02qfDdPw7fREwdF/79QYVr5zu5hKXFRQVeaFksvmzGnFtW80giN11uJ4YKHNIaKr2uW
G8CcKJYSBYng+CsiZpDa4JNsMI0akf/IK7HP8sN3jf28e9twDENlatgqw/SetmkkbGS7bleJBCpf
rK83EtoqqQxoxbrKuNjSuTZs1WhiDuO+zcramt8MOexIPDghOhlJH9Gx18KlG7WMk4YLMLHOElDQ
Ej3hb2QV7UW4EYcNneVkTDJhE9aEcShUIBs584XGR/ykXVNDwRM+u7qvtzkKSogn7EjEyFySTWvv
uSxOV4EDArpmMDE4082wOFBpupduz/bvbrce0IbDF/D/V18LV3S73O5zHj5BDJASNWz8TBOvEg75
BAf192kEfgc+zRO5JGKt/tflfI7lVIPjXNkjW79ERjj2T4fZPPNwv8w0eb1qsajqJSGWCSXWnJ4Z
XDUVXCnMyLwsBk/Gruf2hIWIpP2mO4lcOAnHEyuoWSSrczuTyVHXwRjSYZ6qlsthaI0cBoCKoUCv
I/7jdwt7ZmdqOaGWSl147lhlH2lTmXQN4wJqg+Lt8mQ72r4d4q1s3XHOphRnkpSY84HDhjDWDExM
jEK0ST2gKXlcaL26kjdiYcuJmpJAy8TpDZ9PsYKJ1i9zBdhVVkKMGNlB1KEP2hEPJdHJ2wbDdX45
/gG6rzTRPLxaXIuQAhScTaUk8UDU5Gf3dohjaigoTpRnj+W9jpv31cvo/7L0ZwxOD5jLN3AtOd8l
2Mh5dCPRGcSeZrDpKYUvpSb9L5VINxra9rPpxImL+rRbI7o0LrrpKsp3mADfZCUxtqT7dZBdgorN
jJAK5jRo4pYHeXRW7mr3ecVkZp12Ekr4DqfY3mu1f+04g64ttE5fnanstDiKhQSqukBvRVntgaia
sRcGErHytMV9e+mgySSJ0juZ85Wm/tB+bMU13dl+kDb2DdYlnXBrVaaqn6bKBc7YxJpCde0bPiw3
08a4N6xmA3Fs84dFvUL+eZ6gdHhFmgvlRx2W2tEs+w2dfHKw4VMsuzul7jSfrkLsRJesiKn24G1J
BNOdbzf3Ac7QIimUb5ZxL89d8Te0x36VS+HavHcCXb2XdYTJS/fxAvZDboiaIeD8dH3L6PyMnPUZ
ATh0ujhLdmCaRfQoTZC5kUPCbEkAi9RkYxZO07lmMXc4wlBDnrWDl3B+RK019qYpdFZRMCigo1Qf
SS6nBx9qDNKjzOtDRSkOvLu17GH2Xyn2P6sGiBJbCIQwOtkZw4K2kcTta9Ml9PsqubAFX6kZpImC
8cIDiDcvQWtu1L0KKYcV1OZZkZXJc0qOD9/aNCPtxsfvBDQNCAE51oel1tBWDuWlxU3IysjgmjQC
QkmhRBlAZ/ziTjpLtoE0cNjty09Lhg6sRv4ne3XB/KmfzeG8gQdeLWAOnm2y3xYgAP7rfhEo79zB
EdZronnWiGwR1IltsaxrMfLbsSdHk0oJITMhmnDg2mnFloIMBjAfKTrmEMkMaxxWyFssmqZl2mln
r+BoxDTS6hrVArvShivjAvgWzIne4ndjgMNJdDwdA2+Sm40hkNBOgZUJ2gPDa0kbCUpykwPaXPbw
rsG+OC+D5Q84gSD49Y+YOpvFZPXBy/jA0ORaYRUqQHsHA1gAIrRIUN3b/a6uvv2XvxBDDOjq6qNq
cIHgC47v9XwtlNBy30T53DuN2jznXZK8B7OFQnHGHxrH7cj3o49MP7CIMGdFDGpRiFOkVgFaqdSw
d54KwJgC0kZVPCNWMMU23HyGG2djoEzFDRKMr/9ZWpbo1viik2iKdRYVPmrDo/KNv1VVZYD57A2D
VRclh2PqvqSv7pe5WB7TbhLbwh8XM7zew+kJ3INQu/QLuhsEBzdh11k4+p8wW8zWbpAlMG7/Lomp
tdMP2e39NLfw4xHNhf3VlNnd+ySynnXQ895lLqMxl9o+yOjW5SI6I35t/DnKdLxdWIuXKO1yJdUK
iBQshgQWrFygEmGSneYu9BLKD3rV0c1M60DFUxxZC1ONzMdZK8K3EiS6qyU4akxx1UvsIHgbrTJG
bjlzBO4zMylsA9WNgtmov0F6eNs5FuPAV212LGXgY63nVeCh0zFPjI92xF51YXH6UYv+R2NKTh8l
UEt6zboxViX/FCQhRahceSDB1GZga3WzhWitReDeOD9PPPDcB4tRdRADCb3RIMucc4beSCpUISY5
4M3CK4y5PX2o6YvFFb8aIkhs7GLoOFERZSKQaMEvzYETco1iRUkULwh0zOPZ0UTj4oSN8PdEJHD4
EY3bDW9jkqPDpwu4yS6GzGUbu8GS0GghsrWiFyKnvkTAWjMWGHznhMj6v1hxr7sG8f5rtw9ukQt3
Bc9SxKE2Ic5WD8batJJEd9GIrGuMfNAC3L8+YBFEokFbnOtOusaxbPXzcVJA6nWVUpGUVTttb82o
MCRgUaYZtfFx76XANOfNNV4KEnOsVHav2I1gEBZD2aXdiHpx3ZuIQYx1ThErPtSEIc0Ua+8CT5fr
dfCXomHGrTxanIMH6I0L6utURv5qH/wDkC1dDzznRL6SdbErdmBHLhWB+LzkiJJl8d57kX+vdrU1
ypAjdBWAuw1y/+4Q6vBqa/Cu0kybnepNGrKHx35xmIDnsBzoOeJqMnfMKpYGAdWSYmmPEIF8DChb
T7eNflW6rNorSJcgOf7e/bqXYvYOmbvixs/V3y0DqsnAixvtA/3HkEFnPg0N8ew+GRnLJ2LMaKeg
bcWy7Dv1Zzw6I3POz3ZC87OD2iTs+vh+DQqqNJZ4aYfeA+LXqgtcDhIAV/r98W3Jyc5I0yapHy/O
M0jmrGCVV19IsqE5Hz+PpP8TCnf4DusbMvEnRmHwRHONyw6Pc0oZSkswmDSF3cwDC2Mcs5hTfG4j
vakmZ9MtHyOKDBmT3Lh9OgLTLd0er2AISNM1TbmwJIUeEYhgV4bOMY1RjGXFAwtaPMQmemEahp1s
nW/sq4vTaB3HCtJf4KQfOrXbRUU2/7oFqJTcvEXnOWckzmzUQEjniMert/158/tqsv9Y4i0ESlhG
904YiEuBbfI10WYXgHpZ7TaNmxs/gN4wROMj0W0G0G1tmbeZ+xycQ2YEuT1jDs5vq0yo+KaWryD2
Vjqg1EJ2347464axr2iOQhMsbD5bk4dgPQviDw5FubxccNmEFLl11T5+WdSlMEStWBjcthCxUGS+
TnQMBWGGEZ8DeSLdwbmiILFq7J6znf2L8+VSPDD6Pkh5G3krqNyPEH/I22nKtiSSE3U/PLBQfeZk
E94TwssCrHGXUSYGpCF672SZFXMLlrxlg3sdL6KjqlkRPGGhaypvotl9Fl9v6ORexAtTKqhI7Qov
m+DpmmlWT4mQgoaix89Ar5ZqOi2rc9a8jThNgfseiMi2wI9sKrKNNcsHtI7Lb4Tor5pkcAUT3pJg
eS968mFk7VutU7bzHoi8QRXPT7ycHIeFtqtcFtSIzUbj2PHl4L0ZoFvODHL+bzfttF4oAGs6SWhc
2eSF3RQBhncf77e+l6KQTukDZ593a4eX0NO6FH+SfDTS/yQ//AmiQ2zmKmXGy1fNbNvkfaMFQua+
e9ry2ZPZoqdZOMRuYGB7ArAl83gCdJTNAruLODW9i3rm139jsMgVJeSS3WX/VKhKv7jT3cFyR/Zm
YP0W8aJxOQxmT94DamTnz7bsG3t0tbfOsYNMiuLxl/OWXJd6rbi3zTUMXFRCaRN+AEqbcNiA83L6
zJoG9WXklzXcewy70KWISvMW6SwXnJKNYzwjUhrO0JVwObMY+ntGQLKKnzaOyv0DJr2SSfGmoM9y
pZQPLDeKKtTOr5OTX6tr5tQH+KV+1dOqhUf7OKWLbMsanDhhbmWv/7lozEVowOXaGoPpfm6lKHCD
UWZ7uSmcP/eqtTGTH1i3AQAK4ZcBAIuMtWUIIUzMhtbcLKmHJpexEiBnvU5O+tvSUrRf5UFOL8rI
lmh/YFpj4MMHw3P2yVThj2+1ClQfj39bRMrIfZYcTG3TBrZEYaTn8B4sQQeW71YTYifOvNm0TNaX
o+VkKyMyg2uusTIPSMyZufUUbIFnanEUCXQZr2YGrTurL3TVGtqIdA8WHjLf/CpbFiqZs5s9TCKK
5qkbJowf0n/ZPenGGKVaRJS2F/QRSAdXzdOxlT8pJSGZJp5Z/tNjs56gj06ME2gl2ZjoJ2SLy967
f5U1DmmMVWlxFNiJXQWcfXAOGqYSO2iOE6X28PDboHNGj7kW9p/4TkkVW9KtO9bWjH7SOL4A55N+
YDeUr5sMXS4UOuKjK50aWZ/nhhHNpE3pmtxHuiWuddBqY1rBy3SDsUQu/CnIHSJIHxRbSYMpFDR2
PUna+bvxfUvHX7/VgD4P/yWB3pyObV8apaE7zl48H4Ha/Q/n5/qMdzyuccJ/4ueVPlPn9XzvEQL0
skaWwGIiDlX74Q3tGL1AJn65suH9GSJeeCPKthp1k8mO3AwnzzufMJtJaZdH172VYNV++kHUafDK
Q2/LKBQhP1hVoUpYNnW+Ntu/JsR/0rhxpUTVYGLWqG/efDDbh1hGHnVtsbvuJU7G7m9g9knXjQsb
Hq2n+JDv8mjRiqgEqAtuwSgF90YYdd9dVWSiheom3jYTeUHKy86PtlcZg8aqPiXuTV1q9tSq1DsQ
K4U4P4bpjzGeycEXpI/y/ENN6xsekiHTCRTk20sC9y3oSoK9DupiY3rB/BLSTgPcT3NgHrB0ytSG
wn7vMkaSNqQEY5nS16FwLmAy2r8v+R4J2Vdw7A/0WRdO8gVJB8UPd++10/JNA02cxDYxa9htvs81
BUq4xBVAWEMNMh8NOCCQEauTiBWXM0MxfqgpMD5fBxLe2E/FGjLyM63MWiE7YAEvz0PekWiaNMYn
apwIl+y+J8r5x60qpaylWT6lp2DDPTgK++HkWtOGcjBYKbix/17S/dmta29svov/YOSlHN5oTlOe
O61rit+1KCES3ZR0zx0s+KANm4vyHdGCdXO+G2sV4x2qOhpCruCY2ydHNgKvLG0P8vBxozmbWB0W
w5OG5xLx8rVhO+zw0GRf7juQY6pdpWWtupgHFWq/A7heGlR6axT+L4CIV617WA4u1IIn859qCm+y
P8xid+nuGnw+++YFo7EF0AvNSo2XbskRtHwM2nCBMmqANVHhCLb9QAzIbd+q/qXIS7LViAJXWsM0
F3M6EldSIur5UQrxbRN6wKdTHPrSwCNZlMpsYQKO9AHJqNU9HSpUiXQWbhJ5k0ZAlu+RYY1Hdmg6
NHUUAuyOTuh8a0wRC3MTvrIrtnfIukkC/ERfFYiZ6lyP+OdQvCCwFfQ6dDvJsc1K4krK3+xdS9BP
hM6BCC+cyKdCMWNg+SdCITezMXnWhonXf7Ps+SStlwIzwwNODUOsTdtkHKFa6dVAeyrz/IeVH/zF
yxDeNuKQqWSp2VZZhISm2EJwieJDpGxlpmDLZjvMh4THYyQJvkv2PL5d9m/F0wwA5tEH2tzuKCkX
damGvbICcZmMN4WkVkp1+yuLrTuhrqp20GPyEllgt41k2Hd2VDHZ46iKYd9pzYG4YlP7vvkQ7Nz2
ehDmRwUUt5I3E2OB/L/I7F2QkqVa4YAqK1xUlyNYo2RfPnIkQing1/wmI6Vu8NkiHJgpuhvuKhLf
N4YZ6z/hOd3aJHNc4nMaNzfEnxJI+Zfu6SDIf4+lE+bxA6LCCg0eX3IsPNFzoUg6kXUZaPty2Jby
jeSLetVU/5iaBQhzIHdaU7T5NWAjk4aEm0T5bnno9x42yVCrbiFjcCGnjT9P5Hgm9cbtSLEK6Bfg
NeVinJxOTg0p4rNIMYNLQC1yZlMLi+0DBJLw+/9uwImm3v/GyJFiw/X5EF398Zir6yeVVP99Md58
Uj3OMC2Rpfi5Y3syNNTdDcZ9c/KM6U7wp7MBkYZC38gECYxswLOdkJ9o838pvCx1eDmW/7kE2Wxc
7bZDRgkCjhlvTl5I2kAyKHLupS334ZvNvOpQ8Qw/c8HkxJOU8/d2w/8/K+L4iJn24D5jpezfc4d6
xwYnMmAv8jc6KmTnk8MlPsA45px1aMAlJKXQl9vwv+D29nDLfgR11Osm3pJ9Pa9qBdgOjA0m5S+T
EfZiIs3UFQXxyPfS9lukoxKzaFXupMa1TMrUDI1fqDqVaXgcdzBFoplldDHP9Cs65l9LgIpNHGEJ
RtD4APSPbZ3JZJitFROCYV3GdUjIRsEh6TTRR2Uu697nT0evZ1cjW/qBLwNgJG6u1+6cdAE+WLMa
tyrJS+BpR8o2DztOu2KJoZf4IquBYiQtXLAPy/bccIzx4KnoHa6SJTVypmX+Na1nwepLCN8AAILP
7cuFO4fmhqFL6rfzt5x2LcPt9Hq8Rps9t5ovWZGBg1TjqwkfiOisAQg+M2WVy7iZvEdKysysKfHU
c47UKzpQCpgQE8kiJjvsI/o1jpsGo4sxKAZJq0lnvDz+VULXdoNyHsnC/DyZm6/ptHncVqinhqhq
unAwYf07lBKaCUEyz0w2UHup2IJx1plMyaTMweaYd4w1rfrsxk9l8Dgabl2LuwkH/EF562n5f9Qf
OUd96ZMIVYoaj4x3bwLccNBac3anG0zpnLTmVuSuuO9wgGekGz4tgtp+ukt+0Qut4AMKG4OGrybE
xFgnDh+3C0MUWSQJKL8OSPNZF9pBh/EiM0bbmzo++7qarBG1xVVkT5RztJgIWBcOVtUolbhN/YCS
00q51zgy3kNNO2LfVJARGUPeTAPUXokKVLRoakuaLcEhEAfQnbw5WSxwB1lB1C6//BBXO3LfGpVq
57QZObklo1gDqsgAe/cR1ucpn9RsgL2m7nKLMJJoW8NXTg9lrEk3IXrBAZV+jL513VUqaL+ftkdf
RYcsSoqa9fxYnws5SqHZX3OqxK9smt7Cb97qZ9nd+P/uThMqme8/dU2SzRe7ESTLFI0DJVo3DIvw
PSrL3PUiF78Pe0gcSg3MRoi73P09FaO8n460VP3QLf83ezy+/Ibh4hFuhdg423RCWM//9jwk3ma5
6UHvFxAZdOCfHKGalNQAXcbC4ELqaIh1btJ5ErXAPa2evH8BDFc3nflW9Y9QpGn9NKSH3Uykd3fs
LiGbPXGR3VD8dfjm5i5Oog/O4Ina//mK8zCnNuordqZyEGi4uGxJOOfSd5ehGMOsa+2nyY9g/fjJ
e6Ll2KbKBe7z9kjolT8C1Ch+qoj0ERX+DArFeVxfw5f+LgczBeXSm42mV54Xoc5wxdn5SCvPjMmj
pQthxn2EpZo/xctvXX1DVVwPyC3HbWPFOrOdXn8sxrGHeGXRDC4gQNDB0ztdLGciU2hL1QdeLsEN
rTSxTvagsuA/D4qBfLF5WRkiQMtTa8bfuWbg880I7tRpemNvwyZc9PKu4ezO0BkdqwOBCWuX+B/H
8fq5l5n6VVcsCPuap3MooXPooa2hfPBY0tuFCIYFZXHLvGJWlE8Wc6O3vR58BiEc+M22pnb5rSS1
tgWpkyEIlknNo70AZG9+pyopQudBbX155LP8ZYrdpVoBl9sY+Og/rSYY8tyHn0nE5BKi/Drc4TDk
joMSbER0HmRe8o7qHYPTwvP1pkNo2VfRAL5iDEyHS/QHdr6yhgLbwbZAi4n7iE1roxR8a3n9EkY6
k/eEUTeviq0YlFkFb5Gqq5m6m8G+HDfzzy8ekTXikpbAqWZcJT7y2IOVnb3p4SoiI6MVcBUILr57
yld9DHLVOEEmlfyXXmkaYXxQXiJrByVwcwnmysydoMGgCJ4YxzDLE7yPjL6u+0ZkHKOxpz390T1X
hMUe67+zQvcM2TK73dvu8PFon4+HQ9inhGq2s9BBKy0+T+2FP/VA/b7h6zsFrwSjdsdijplp74go
aZ/lZtUtwQ4+TUbbT7pjts9zVvW583SyUPG1++LqOWw5fmtXxhcfnXSTlDyEOIOYz+NsVgoTkl8R
I/N8NrXpx0+rB4SYQ7S7qk1B7Pd8nEtwip1Gs+sZN1LfS1Y8W2Tjn5wzph5gQJqjl5STZWjnKjTF
47cVVY97wk3YZ7wfhBD2PGF82w6SQFf4f72Dua9KF/cGKlejX4DNGT6bq2FncUaJqGIfrzL5w8fO
k56BYlrkmdVZ+bdNZdbUtuvmPMW3jglY03pHck3yn2ObUohP4ETWMSgjZydFg6N7TTkGhhAF+/5I
Pst9wdtig5neo/HQ8K6cR4DPL/FRXGECaT3vU8RDXFe0a4+OsmM5Bbb+W6I+tuLAdJtorTdpf+sl
6Bo/MYDZvA6Hrei16gFakwInJcfyzndFOfH8tYUlUalZi9DFiqfIFED/S0BtN/iXmbwZphDHM9Y/
EsHaIcZgtwjkV+6r19UrcW/c7Rhu+WkMKLDO4kz3pGkHeQgyKVg46G1HPFw7o0VVXNFv7gS+0PQv
LFqTRSFtrLMrBKH55rX3ZDmeRA4fGicxwVV7zBtqlIAxt/UHpwvfBokrjCma03me/mhfT6GX7BpR
ncUOOeaHuF2H+39mbNcXRRbGXwVlY2bjW7+jc4lUItNtgngA3+9xGcBdjLMj4o3A/X2XQiGDxJFA
y83BZsHLyzGDaNjHkLPuSDfFXOS0iV4PsD8lQCTMQxK4E/aS/5CvKHsGQ7X2dtSVXchvDAEe4FoF
pr+50TcT8+DUaGQ437C1e8uTkoDOig7FQKiPiK8IGV/w4yCSYWJxMRlgJ+ODg0nK5HXLKjU+E5gY
x37Vu4e+TwT3XwkihGzzLLewjX7Zd8SWJ//oGY8IyIYD+laltVHMpJdIwhQ4t7/yx0m/af6lPDrh
WA4K6Jev1lbh7yvGKxYhrByigF7z3luI5WtV7bdXnvv84JeiJ8r4NzGELloX54InskPLHLAMY29k
vCzjXFYnUXflXRcaxfNPX+EOradBumZdoATthGDM3RQrOlVswgXJxKN8/YXjTjbN8pJ8mMNQXar8
WbCC6k+6CTmhJsuZFqJ9T3A3+eG8JtheKv0eLWty2Dhc3gLVUxG8MrVoxAcCS3xP7Lv82MpceIxo
XfKnNhWamO7WqutkoeBBuIU78ooAynnOBuOjvZBLOxJVW0aC2KgEBKaAtVsetScWOi3YPO7NGUmf
dCyjQ3NWnA3Uv9c4DUINui/1jJDTD7uIgeJuDSNjyFMHK3aJNUnXrtLozEFVnzcyF/oRZyUUCWiL
eyAhsw6XxySvm8DlMQSPKCRRE3iLPUXaGFOdve5KR47N+RsJuFBBvRgauxI8wUdcDxOd+qMuHR4f
njiGltMetz7ISaYv0RG4C9v2q5QWRVqUPfyvQyuTbxol+UTRg1PRx9V08Q/vMoHFe2cd030CzjNb
VZbDq/gyNQPcAAsZuiBt0elTDlwTq0G18itvUfJ0E8+RNPAu+44b12rwqsLgzXv+WifukBaHEGK1
N//LSeT9rsqAyrHaVcMeCgeDo51Vl7q7bupMt8Nv3Qx4zgpYExnJY/5unPiqj8A7pgIiFkdciUuu
twpRe/eKra8lwbaRr102iWIQ+yirWp3MkHqBzozqXJ38UNANxy7xwyAnFf2wmJtTiwr+IxqZikyG
dwsYhnRSpRwS55iTPIZJxhwGDCw1XgI9vgkvoauTHJKzKDhkO7srxgo/okPr/bqRvngP12vyX6i1
vj1k5xEbicS7QWnkablQ+mfFtMTqhfaf5oP2Vty3VHnhtdB+7PK2WlqYH+CJyhEuH8hmtns6N8xj
vnm2/gjpKOsS5PyZqA00hasD09gSkDc7Ndq/24Ua/VkD8PBXoOe/x5Z+gn+LzNd41MvY182DWthJ
nCQITrpfMbTBWyy+kyZ+UlvzduKsWOKBJrVf+MsQ7It2WZw36tB5Ans+Oev/kSwAMDyT6mktlnG2
IYHfJN45b80izDYcJewZizWKLYcrhwFsD39iwyXBJVVx6scgRTnwM6aH7HejiICYEu8oDk3CDvaK
HAxdvG8lQB2LtqoFbJeBMj05FPEhx0iqdNql5uRX8tVAMZ1v1uxsxRjtoEnA8DQNHIgzRCI/ADuu
F3KneVhzmZc8BMRKk5hkKW/pymlDqYoOIaeuXGrUCNIjflSqNq8ZdPtonyBBvpjRmbQeg95uz6Pw
YRK2IVD0LMVoNnxzHsGqR0lQhUFDkqi6+xWwOjW+qn3Fx5Eb5MSmYU1qriMy9xDWT7h6okbR4gbw
5MxGR0lDhGlM9XwjD9RogD/povdc/VT6O0ggk/4OldSX/Ju6HFOYwaE7KaUUvB1U0+pLYCt3uVqZ
Nbez7CBsr7rXY2jUHYcedhyAvnkw/1wcecQGxMR0mmUID2TUhbfY8nSa7jgd1eTLFwrRZjox5AKb
n5Li+qhoEo4T9CWUd2XOxi52HOeyUu0CymRtuKElFqz40Jdjv4ryBW6xxC9fhbdT8FgS1Bp2XAJ3
RFHhmbIUy/ihtaG4T/1SyLHuPpeaHWRO/HSpu6Wgr+1xkg253XpmSZhsV31bxXm2dVwiC4RulkU7
fUThy8q9E5wN/yNPMLMPCIv6j2K4yR7lLWDjfTMg2QLlLhcWHWAw2CXSD7gfgC28KWS09xnm3Wqw
/qogxrzuiJQXbBHnCUatr8FMWqFvkp56LnOYEin8uSmdCDO3FYqzVW+H/S8XtltMXxRwGjs6MpPb
h3/IeuS4v76BznmAvPpTl+p9ZYtxIYHnKajWebNwpvW0oKuqWlQ5KLN4eaG+u/k6qedkdnB3LNj2
V+XHvk4nZ2TjycS6Y1f9ClIeoU0uLzrjDkNJpF3T9rVdbNAu51kTW5vmUjmcB5tioPdVh+066dLL
pXEVRgpTFhksxYJZBVXr+F25I0Yi9Xt+/X0PCFbLWOUQOsqzwCyVY8u5ZEkOLA0YmgoC++oGYnKA
6osheJArDFYwlqFdl/SMftsrPELu4dzpWYSuQvEzc057igYNzME2wk7cp10VApgRdhxuS+6DTVm5
/LSl0t16GF9mQFKwUcopFCB1xfooIs79SkhCLNFBVP5iF8in0aDFXB8UlZZ1kyje7a9Jrc1CMPVA
atzL77dbs/aEaEhXJ4MrpHwjp0dmw9NoQJqTyaazrRlstJMV2xuhpzSlGCxqD45ZF9A2JSpEbljj
NNy+HwN4e4H+zpuMc9mvLM1bYkcTyeFwGEhKyzkr4/WVJfwak7JGjTG2lEUBbK8XvsqlSP6gaTgR
K36WV8uqavRy6ue58b5D6n+G/PuoiFMC4fsqIyHJmeHR/oOPnuxAPtot7GSNfDGzX03N5v28E/Cj
4m2dVCLN3M1otoWTBt1GzgrNmmHGV4DnVTmcO80rsbFpyKCvzuOc3fmQg9YTFNnWTQW5rMy7llop
sxE6onwmRfYRZw14JzNCK6EZZtj09DIeesIOPk0mXGODoqkIc8lofMJFgmvCjHB9vr0mJvPjuEp8
hrPDjSytHtgRqGo5VKzyD1NJkDmq6UfzoFhZYf06WMISqQfzGx6+SmM3qJct9LCMAHypoIQOewvC
b/hFm4hd5QcwBdePcVrXuCGztwMTVNoFjYCJbOH7jsrlv9rFBDh/7xWSujI9YyprKRVuEUJCu6jM
FHNYe747sS0Tg3ESikyp3OfEnkKhhcgGH9WywGJG4X+UE82ciu59HNIuqFuf9xdmHrEhkfzrvbJY
/ekYbRV0Y/eSCs3WFz15QaKGI4ny+PN6VIEbYOOYkfI9yQyv1P6vfx0AzLh0yvSLm0C9vwpJgoAB
Om7QbR2in3ofOA8QULbGcXprLAqUQXzfXCxA4oRTz9o8Q+fcsa7pIdxJIN1rG7HK/K4G405VCnOK
U8jBPh9CQq6mgplarVvXgPZNEsq6UXrseMTC/M0Rn6FfUASnJSNHE0wzMsFJbf/XETsA/BjZ8IgG
7w+Txn6G0pExu8eKmT0NoQ2Ca59FniO0xALQfUs12KtY5TxAEL3M5nyA+8dG8WtW4+S2uVf0x/AQ
ftdJRVOoy06zj6QU+4/5fZEZkZFxJO0UnLfBSvd00WkROTBwfSS2BEWzq+lc9wTgf/NYYZ5YLlc0
IMIaaiZVNQ/utJrY9oWSHMeUZ5yMvhithvJW3jrIKSy0RDaFVKP0oVHHSVh3iGDpR0Qx83N0wQGM
Y9XqUuzdm5H+5DKsLsQEwjCBPbzvLAfcKH34JBWPEZmP1L3MQEukNb7KREGpHuIX0oMbA+dCD5Pk
D8Uf1ICu0kDpMY/6Ttty7brpgxqv/KmkF7+q/Ks+51vmiPggzgjBnBhiQAZA0Z5rV+NANnM0Y/hH
tod1O1S1xqd/5B87t3pvTiPeok7N/L8G20PeMKZtWYDdcC0zKOggZJAqOj2V/ZQyX4Nz7AfZZWac
IWQIvfBb3JABiuZq83MxDBCBFMXMKsbf85Covvu8iE/jRYa90hid+rYzo2PE0rCNZEPPqjjPlQh0
AO9bohuY8aRVvuwA1OrHTdXHG3j0Pe94jVnZnP6fQQmQvZnNHeJZms1u/gif6/+zXR6N/PZu9qkY
Uwo8xnr9EhfIWj6N4au/0xzouM0SFJUXlD7t4g9iv+hnhtpPcCUhqCcCp5EQm3+wzuUkp2xXgeHP
ykGBaSpc20C9U3N1o3mu4eyA0YirVFpavuSlK3rxWcL2LTG9BkQD9Wuqfjx+YgfQB2ArjsCngB3s
qCvhyIF/sr/6HzyQYrHW5FNMU2BubfrYz2+l91PSx7VGUdiVk02ey/jd/48QpQEL1Q0vUCrd6NPa
v4GOnBjgIHaiDg44nBDzJkjVeKLT0z3L4KeolGHvEeXz0aMoauiZqDFmidMCkpjKQRtMzP5GT1ef
5rhHbvxSHWTW7OrHYqzz7UBFCjNNO/IX8PxKE0Nx51T0KA66L3QACvkaho7GwPk6fdEK8qyCHuk1
ERpbEdK0wcoMPAxz68XhD5+3Nc5U4l0qA//CzyeMT8jUVcrZnQbFFxJbQ6ZLtGYfeREQDYwg3Sb/
+WPYKxfqn87BiuxExPq6sIHEsY6jOTRim4U9QPLscnvtGjqyqgEElvuOY1ZFYc528IkFiRNsxD9i
+epd9W4UdNHZsTPUDAkL7b0w2ERm1GvzpOLUCfW3CvhsNbbkwMljyBBOn39ITSsgFmsEdriTvliq
0pyRju7buero83FsySlXr1V+3GI5bfsGv1bSbqAJzvc0mN/Y5EnatOuLn58IJ+1t8xopfvXK2g+1
tiwVvuNXXa3mL8voNk/KBlXG+Qk3faINwcCdrxpxxw9oRPDvqQOHYJo3/cGAjSWFf8AOWd3M9HHQ
lcGnLO66ZaeXIw8XG+SpCB9wNhdoeSH6omIBpl+ggciR5c9ZrGvTZ8A5OJlnl9nBQmGzFJfVNfCx
wLROzVl1uIjBjkjz2QZNd1nTH1xxIGYTapVO3tzIjzdggtBvSK7kPA08cNgPgYCsaP+ll96M9SBU
1FmHOU6liCqOGwUFi+LEebGdBLB6jbB2+N8yQ4pt69fSUq0rG49l8jTt/hFXJ/U5RLsOqifFkfJk
/xEmJErlciSjMPRcuBuwpPRS4fLR8t0lJRZCa/TVpunX+IPHiFcOyLzj8bW14nfG9RWIQoQSzkg3
ot1mRRLesItsltda0kEBB+k5P0vQQ6cFBSsN9dZQAiAPwf8xcWXw/8Q3HF4bnAfEIT41B+730IL2
50kwBzixmq39naPPYeTyvL088Jz0iqBIpa50c8RwrkMWMdEdSMT3WdYxEOOLts/XWe2s6JkGxgrB
gTSrGyjizNUJ10twUkznHkXFy2DackGfp2LItKzbPR/vnNORBC05rDa9VzmBpadul9Co/y3O3skM
MD9HkWBlnC7rGN184bvRDlhtD/XT5YrDwN2BFe2Jp7rQlotqAMMEJ8+Z3cXRHvan1O8IgQ3CGNtw
z4i0/5rlC5cyrzl1ve99jZVWcv+2W2562MQmaw/FaHMMFL+EYECbMhBt2k36PQhNB5rt5qRJBE8k
JU2SRiC1yaIHrA0zhrS6oRAXknMn8ZU7iDiZV4kJcE73AO/8UPY7a0ar7AVNpI3Zp8OuOvmPMC6F
iP+HknB16Y+JYWF2ayzmjSYC5BcNfjmdSb27vQXSFqMYvc6L9bJ51O8+elfwnsIJQtOxERqmDPMa
AtWdkg/Jm2/BXwZHthPCp8M6AMfIwwnFJJwTHdP6tTrH6NlmBWTEdRxqswm60tjYZ6BmZjIFruxV
190uVBd7c/iSm7u0crAzGnT7mMtG2Xkpy4z399ULOfrl2tRLE2SvOYCgdEYG+qHvPM4peoBamOvs
hCMcyTJIWm1XpPW/eX/+OdSBQlZlLQWT9S77BVhQfAYmovx1Lb/dwkQMS6T1yYlgcnDud24d1VuD
+AaHIFgpi5tNI3VCYZCZ/v11uFMF5CvCO2qOKtPksO8E81IABYPh2Pjp5yIBV1kP3+c+X/GZrpXa
7MK3ITWA3egPBnU5CxuTT4U0jipNocd6V7Yg+W1yaroIHYHmB9cK2YkoKmp5u58TPzmTf12NFwUK
lLhY+TaNtr49ReZHg58NRqk0SGtQ2XCnNvikTGYs0YU+55FS5jwz1jq88dEIrWzxThv5azz85ME4
06B/TW2lue/xaGH2Yp8C9hLaOYOnS+STsczCGrUiGyZMZ+ultxF7D3THjEt8YSU4dZALzEPoIoI7
sxK2Q6uVOb/R3beCjDtPYwMLddJtIdPQH2snYYt5j8KFl9ImuknM3ri4XP7yWXawygJZhLJwiSCu
1HE/hF/y15wXAOB+ilmNZucY2YZMNDsmotKO20nNBh84jS14e4wr2j9QjBXd8UzfXhnzFKJpqsW7
gjsMIIIspwxIYeYUlHYTdYPYZTCXiT9Dc57bISMokJwh4Bg8OBmC/ECSaWsXQdoOaqcf5cBYCTF3
Y2HpoetA9kFVv9rCmFtAEYBT4xAl9qMohFQl0insyiR18YbMAZAfVkvuuwdcgtRrg5Ri8tWU/apa
8dSxpljAnqPavXgY1XwAYHnwUAo5ONMVms9EGoA4E56Fb7z/Su9taqlCDa+KQg91dB1doRaU3+PN
SVKBvSKHQJMmGa1j8epcgLmDA0KONtjf60nnFnGRycNKArajtxK1hrBnVnJnnAspzKc7NdV0nsMv
vZdRp8Ym79NNYkaF+YSUJ2nvwzZFMifWzIZhffoBgMXRUN+g/z4h+cqibDZ5nM5UZCJx/ZQ0702s
jc2pw+/bjowtb7iJod7Wgds5ZV4Tc4goLuXeKRN9sxIGonp10SuwB1AXc+cR3X/j/RmkQnGUK2YB
Z+AtrsBM2/GF62fFeO3seplB3wqjkzhqweQf62gN+mjaH7pKOH7BaVWzZCUHwUCv8kkysMSM1CMG
sjCQ5BOkXp/7Jl4hSxy8Gs6cx9NNxV4wrE6K+cbGiuwC/VdTzsMNks4XHVW8tHWypgQYJkcnmt8H
I8REx0pXplw9LQkPEwGkWZUrluaQUTcxsMv0cQhaCWZv/xJxevIqwBq7sgubgPpmIWoIIMYG+a1Q
CZoQ3EFQZIqxevjrTZvnMCFGf9CYTkWotOo3ra02OlR9BraMg1FoP3L2Rk3IxiTB7hQj8JLA/LKz
hIGAiYAfLmZwnkn/YpQK9AsuyR3yYvmdm0TIAeJOVFGVGDEcH6qX0tgmfTQo9Y+qFn6g+n/2NCRB
XBpC/C1zkezVLGdZyCDFmRFCN5hqFCwlMY2GvtQDkdHa3YRx075MW7kI6LXYjxR0DsJ6BbO6gwDu
IbJpp86aMb3A2TFiiaK2czcuQ9Rx9jsVReBQFrKfz5p7bDKdSF1YX2zGTplX0i1TN/aSdHuzMPlN
+TTZi7zOngX125ZtbtMtc7vdknzo0TkibrfVmdUkzMEXMBBVL4ZgluTysdD7VQeMLL2a2fmrIFOp
o3a9DY4MT+dIu9QWjbKcn/Gk1jXb0KUUXS8rWksiUf+HisrgNrGbItTs1IYDHgep/q6eRbNPvjgv
OXBlTOlvmn4hPWx3c1ZsQA/5+a09EzZ8s//4+XqQHQbpAAvDejBgeBhNajQuc4NHTZm6YdfWQ+nm
iqs+ttsk7PWkHphXsu89WE2INpy29LHckP7tIed3vKyFK9yD7xiXaFf+9oXi0K0zH70qY4giPypi
N6tuRw6NAM8In1qc/xIDkk0Q2+6JUhSJQZK6ROHcnl5FYR5N4yLh7Nrc3ImaR2KA3dx6pso9M7hn
A46MtK6uvNsuS1ssvudOCiyqiPcs1NxO163o+2wsljUP28JlTYjHKJDJ3puSUqqnGCO1f2TZRJei
Ttit8R6plUNaTeBgHxuA6CrpbNODObB+i1ar4Q5YDoc22I8pIsu7MHfmh0NMK8bn/gExaJlnWs+n
w6nYfz4K4opcTCIFIKrw3b0WXt+JXy59RqdjgZ8zAptDTpUIgOQ9tfkj9SO42BVM2ofiduj98QGf
YSZZ3X/xeY1zuvymGiBaYBfc1BBf+rIzJGLOeryTn714wYfzYgflrql6g2BTFlu3DktZZUgb1gkA
fZq0I8w+4Wh0jElKCqpto/6I+cMadBavpnayBFyMOO4oR7VlWGe7SYA1bLS8NZ61NzGdGvQ/OzR6
90y8MVNW47JpibDpevznAN2iZDcNciZrb/1wfZLH59NcU1W2wzQQVbUILBKAwhM6TCLF77uNqh8S
Yr6dOrnzzJNwX/x1cAhYtVhG058aV+Bo+VZEgv3H3dTzmiS8qNxt2k6WTe2UBB3dY4qTqr0dUwOx
RGOwHnO0yJgGeQZgCYaKqWdBC2iF5EhvAwdzxHwzbF0A+U187xDiOtAxTSTxESe0ysJiv3ZMMlvO
bT1W+4eSdf1ZMwJ37SYJI+PGatRpIjIVYZWifsekUBp86S8hDU+pC7FWG1C4h4w4hCqjPjXRd/dX
1fo6OJXYXg6lMdl94yo55gZWY/roEOCQhB2GDYd0FyM1vkMYB5DKPxwbc4sif18KUW6OU1QyNeHS
jbnEct6h9h/vi5pXZraeMw4k06ixlK68a0cwW/0yKM0xofm1vWa8rRrTIxBF6QGsUPWZGbWqD+9p
GvLNm1HNWx9P46f5VCV8CT3JBwGk3mcYVchSNT9uewbtZgBiGdVQxm49HJIDDpPdnKfzx2Vj6Ac7
TwiI+ZSTLmp3iwBvjtrUFODEYlSmQIUdDHi2cXJBazh/UzOUKRKG1wuVNmct+7X0iT7q5mRTqrMy
fQG1XtGoL+kyAONArSaUb0PQ09A2KNmbtnAdchsdncjo09ujdJO0ZP6o5pvCMqNwhdrAylWGvSMp
TSZHTRCDcpi4QLYXD3qMo/6uRP1ZJYH2azWqY9DfPEQc9TQ02et29XoGaN+/AmqyETxPggq+BTqi
i+WluTO3M9cKxS2N2n91Rt9c+HhI4WtGZh5UcrbYsAIF+LK0DyZHMmfXjM4yL8xRq1A2bcafybOs
1dSCdSzixMhDousJO8XFOMuOTV/mcodn3iq2780eh774W/UYYovPkj4C1+1BA4dYH4Vy2AMSRtu0
EwrCUPGy6wSoEHKFSgzTD02ATR/2lP2dR40VQczEVSGnWPBiG+IZj+B7jcz13WkuPAk1V33s4KTp
XkHSW70umwu5sSljjmTXtds+ge0ApJCVQAGzUz/7XYcManfZBpyKPBLYzBcCN5ubjncTzRfCx8A8
koEeT0MaTRFHb/gXdR8hf0YnMmmvMCfvxkof7Ym13JFErNUx2zxsUjoPCrZ2BK0hP0vRqj5DbIuM
RcEdWwPvocyt4zghajRmDaqbXEgikqWt9nM5BNKD5ckgpGPKR4KdMfleSJRSPYE8wPPqWrdB5XPu
YjOR6JDBY+avADG99UAsmj9peY+xO9opNrG7l6EzQyuaDHNM6iR8MahlSVdZX82LmOHYQZLS9lad
5wFT90Q4Z7KhmB0EY0Lr66Gci5k+eGWRPNM1UVb1iIaxCfUIgcqRT68LBZSriICG6P7hFw5PYjJE
vrfj6rRVw0w3zEq7k3I7iXJJq6JBxjXL92VkfkDUbMYwUwrDxSzllI/+kBlbAInde/rbiaH5wANH
XQwDpAD1ZSv/QYiSDnfV565YSDH0VYb1ZWrdN5xg0mhaPEcOFmf1DIlWGCRv7g4hX1UWpos3Pwyk
5e+EP2/XtfPE6aLv9jJiinxYpoqGCWbxSE5/FjNkrLO7v47E1UIpclH54KcuvcMrbXblriev7zny
SE1vWt5j1ZCuTZn2odLfa8EI+gXsQ1AE/qYKmZavQcOb7TDyNdGvJA8q8rNMeLIvfgnYnlyiVMnz
o1loGTDo4ngdSZvDykhX9MtBpQEVftO/Uo6a6dbybIV72wlQFVO5oVI3IEVJrU745g5MARYzPNo2
UYLFpbvXSqU1uOKraW5xStPEoWrf1D7qVyrHp5EnIKujPptV6QYWIuKUiah1eu0FODtMxF9fcYHW
eVfJ+QXZfi1+Nc0rwBKSEoxpWQfz/SEy12iNaM69J2bkjjXtm08pjf+lLWO/WICZJyrraT7QQQFa
/8Qeqz653eD2sFKMt+3Y7+EIBhitZFVC4E7YUCW6DoKiCbDO/UP4kT1RzKKMo60Ct5lUI/+KEz+D
gBySX8eIm/DnGT6Ga9Ainu6X54CpKCrjbJDcU+N3qUdTfaQVLWg/rjJj9cT9dRK01G90JicAeosA
vkdP/Vl+QoVnJVX2kvnDNSMXMTtPIawkCAduxQj1gIg04qEboRVomQbw8ZAZxMX1T6QG6deudnbT
Ar1T1uSKjzVj+8Wq+KiWfvrPkJ/hObX8A9LmUZBFElOwwAJghgbXEsYk3jrUFsovqAgxZ1uJbcR5
BQEWEmhrgJeJ+oboLVukZuCvH6V8uGEcc9vsggEDbbw+9IShyuSNEs5C8REBjeL821Dohafj0bCG
gTycgzPLdLLUSRXC0g+SCD6Zh0r8lB9HuwUhivI16/RgxnXCJDYYJWx6kuynFRmUtK9DRtamT0qL
k8gqiUaZgemKMrijRKewOEnitG4NBon8UTNAw88ox1Mq8DAfBIeXEGJdUxzqmBBvw+V8rPDU5Iv4
nnAhRxJKoDn/gqQIRJlM9I0FnbqEXAyuuV4Gg9Z/KepvCcTEQlzaDK0LIPp0RnNvu5xfStzYYnAf
EQA4yCK8pMJAvUj66uC1sqh2Yok/lTK35jsCCNsTTe9sDqbhRVv8kmHyusMfV1NNJ5xfHrgJBhdb
vDQQAtfPqp80OqcijXxPc8TlK7AfgQ9ClwQ862e89LMWQvgoTbO81VdmFMghlLiG7M7ryTuO1kif
FzDeaHzZOUfFQoyee2WAcgMt/pPBq6CcDFsuiWkgOY4w2vJGn0eICKHKBRgFF1cAJja19YRJd69f
nmMtcKbnC5JK2V7oSfzk/xisRgxM/23UGd3E9LQAoSP4lmMnc3r4Bsz76vLKehdMh2r7TgITvsR+
Mgw1oQonbOpLnzxGJlqMqXFLAVU6kfqvBVEuJiPWx8QBhKgCb0mZAShdlQt73EnaueutjLww/RFW
QEsjEKnhx4/tml0hx5opF8jUMOq1DgHAlv9nNemqxoyuDfop8WmhNNgHh72kQ44UTqhQAcQhiTGD
kbCRP0fzXIfjfxWRQakPQclkaWchfKmCe7NGW99Scrj9FhscTn+0WA8V8fto8LAFXabcVxPmVzO3
oZhDEZtoemo6JJonjvjIchuioixTKRG1yWLknveTDH/diPUjRNgIvTw4C2kaZJHrsMsQYBSG7BSZ
tSLyHl6g/JHJALm0vZiKvjKtZc0fG0DajAGReu4KwQOMjgxXJjdztvD4LLG/2Tj85LLdRlm/lg9r
bwHgDmbIqSaHZ2gJKhz+UijlfZaIEmkl8IigiSwBH1uoV4qoScdxeW76jH8/NEVkAo4Ce8rfBLCf
zgWeGn3TK9D8Ld72hQDtABvYAWWLyLmYw4BwmWf5TyZaUg84qjZAX2Sx5iTQj97olfMh4J9Zj1wH
YkvGHgK4ttvm5NV7kBjEwoKXQdx25IB/MGwK+AC/NXgoNBTmFhjeLqea1ceAqFOrrcpRFWL9zaF2
MFYtqhhmnpBf8LwPhpAPDUCr+4Vd/PfyZzURQrVMS54EHZ5o9GuL6Joc27AQql3qe3MPSALt3uhL
qC0xr7mJrktT2M6a6gd7HqQUVddkhKIRW88CQu6yrv2AW7t8v/lzN73eWk93zCtkuwP0Fhgz2F1O
EiCtvHmqcxK9dyZ6lXehSnHSRLFn3AUq4gHK9cRBPA1qNUHXsYF+Zu8/zvZ8tQeGcAD16GFhjWXZ
7mwANgS4lI9piKueEApHu1+ctXK0DIEgbi7i8pKpuAk63JAvKLwBtXnq+ZbxLdptLMp/8/QT8l35
A1j2mf0XggLS0yYdy7Olyp/4Ni3W/PJY9AbDN8RKpvtZyXPVrUEG2Mi6gcE3ZUMm1Lp15pJv1g9/
0gYDRWjVuKajtZpc8AYwyoSkALwgoDCEE0EtgyD6sT7Zu6rEeaMBxhojSw7SIXCqxzhQ1ioczOuh
nrWQsPvCCMN1Zc36eddruewvfZdoRmnWgsc0XMFlQd/HYtQHItn0TEy3ivo8YLwoKhg1vhZZSsBy
VbBelwWv446mlkmRaafuTea419BX5Dj0AjeTmo5tW2PVJf3ZOah55Mn0N56ziXOtDD4Ht7lV1PUk
FpJQ0e6wGNIxUBDAQmiaakM6mACohrgSjvUVAf4OMb2T0oJn5oREYKbe5AQyPv+p/aaGGbDmm3Rl
62Uy02sQrCPweJhYPVVJPxPaf/NH2nQ+jfxenlzp/Mh4J3Pvo+4+ctN7E4jRy+CFjDuj1D43nyHj
JfDVy36uVVptx8s3OmNY+0oLyGkHmmSoyZTODBkKRkiEDIv0uN748wsx1G5asnRNfzGf8uYbfVaJ
NBtMot9t+Y7Yf1BJagv7cN6JOA+HKyOMJzKltJXNEtzXBjT9x/yS9+h/QD31LxXWe0t6TsrvQP4Q
z5a9kEJKZnr8pH6Eh7UwoBTKplxXxwZZWoy4QoaN9AQjavYpdgV1Zfdrm3CXveVN7jf3PCPsE2Jb
qiJwKQZOZnfA31tzYX7p22skm2J0OkHXci71E8qUU3+1u0BaDkqS2v0BB6l/bXGgTPG1ap8hcJKM
4TBH1+pTTN+nz8TwgOWSJWrJ7An14dJ07N9/9qYsNk8LVWPtJky3wDND7bgwZAvtQqsei+CJPuLZ
9uWmtsUIfsbDyFNRCXsbpfidfgjAZCr22IiKXyEGVnDIUY3lQIFus+oQgiTVKeYvjx2HLZPJwO1k
qRUD4diPsGjwRnggNFqVToKqVP8R2hV4+6U4JT0m4wCL4FcCCr0VGbPEGqdILmQH4blBD6LA0o1H
RCX2mtXAc90QnwT1pxzOfTkgWTELCH+LVB4VEQqhYe/19tySNQhSoix3AGXTaJMok9dz9yCeXtxj
3hCNA7wX8LTW2B7K1L7jmCvb7C+C3xjxSFPRlHsqePrpOZksG+vo9h9cFy50fVmzxChpaJUgoibs
y/dfBlMhfcYhYKqmMfMkXvR9XQcJb8F+SKkd9MHFSWY1z5GOZAbJx96T+pZOCdtv7bavENmkzgYy
BHmdQdgkJ5ddOn2QN8qDlJUSQHjvaQ+m1233bJrVWXd3gUOv9j+mZOJE7vzXqfeNy5tRhHZDgF9v
Y1GY0qHJJezNR+XSo1d6UTVuNKxSAK8GE3BJeTI1Hnu0t3ZSr/Pp7RMwX2wvj1DQTDNLUfIfk+vE
zEKNycwCcH+15aeM02faUhTsRsVTBedNOi2AvQXx9zwHjs4GwzXrxboRMGtIgDZ6tx01fEg5PG1k
PfOWy181SoJT6itFTIinIjqANHje5+OFGQ1M61t9Dl+uIHA+H1ab40FQ20iOKn1N2grGhhloIU1P
YNyIRPKyuYvb4GTXi6m2n2+s3irbVt/e4gtbLyF+jgJT4KdHGbwsZU8Thij5ftpnMdNMCCJB+34A
DS+Y5DzQcVryCCE2OAXeelcCUIme+/L6EAnOshAdThoVBjE7rdtoKMyhux0/t+5SMWhHmttF0vqv
P6b5odSeBmqAQdBss0qungbzIw4CKZAUPk59QK8qkMvd6HqwCDKfn27z9Gx2wj9x6vQse1ttbbna
XEsG2LSh/BPHZAo6aFxe6hBKHWEZZbFzpS0tyIDhtqL4Umwa4m7LYLcgUZqDtBVmJ7iO4DoW3qCQ
EAwR2VNGVGkpetVZ6YW2PjM4VFcu+0rgjPrKrf92TXri0u2BkEesSwr1QwIluYoqG3V6E69hziS2
VMEGu1DNxcKQPKClL7BHrifjxaAwfemypUwMtaC+1M5cKQ7rPmPVAJRW77vQGvKCuTIEFTS8eVBe
gT/Bp7hx4B/fT58W7EEnCZr1CbcdVTLSBajjWvOluFhX0Cwyp1mdkVqRGmubmDvbZEYAhqdSulwt
AJr0FQW1LN4+o8HENzgbn/Gmw9w8+iAn2zqupcBObn8I5paGUa3lpLjHTFIu3+O6Jx9mCULvUcaM
6F0omG2IjRtEUbvuh5ABlFusai4Xao6Rg5tEAV7k86U7rsT44wO4hKyIqH/I71jirG5rjLbiqaZM
JYlIIcRitVbl7YvcBsfhrcIcmpQa7hEa1UoMFt8+sLiSUXXACZYewlon/ckKxEQf1xGYs3R6+d2Q
TeJNDUoAVQbF4W7gXJ481rV+gQP/12iRjegDHz0/3jfZYEv7h5xnSSBH9MbXgSsa9F+qe94aZtOe
8/5YAajkksVBz/YOW3j3VltDEB1O4mM3WOtxQWSt+wdpVH+8CBTfNdtxtN+zsMZwyRrwdFRRAyMT
jd56mJaqzgdG/OfWJB7SK1LQY4htgozTocL6LITMM235WhcDePfxQWWej4r052n4mXxooD1/tNbF
PPv2spCMFURezAWRRYtLrfUHyEte0p0MXp5xOpXx33BN3FXwasJfCEExgguFebJw9dXFa/wuwhOM
i4OntEtrjOmhe8wYkW5RXsiJQJdBKKh6UcsqwmUj0fbS8xSgReD6DSk+BAOpvmyWSSNXz+A4PPeQ
4ijnuU9pqMs2Yy79r0NrlBCklAz0FtaPSK/E0IWuW1NVApdnYCpqv9xM4d+IkVpoMqHcXr2IvNLM
Q7SN8U1qroy5lEL1xk66vJHAz9YYwP0Iq00mok+YFsA2xp7cyi5n5tck1Ut8FqA9VB0NnKsr0lX8
08qyr5FyGClsModKt29/hpgs2DowMw6XZDY3xyUcGlwTPfGjW7vJYvg1LSP2D3JR5o14b9F8oIK9
bX0NEhG9DQNneCdWmOgW2vCJz3wyYfYga1O+QrKPeULLFCLOF2AbGrnZLYU61GNDeWekldUGBRmY
uGGfEVIIQWdbRxqCqd8/lGXs172Zry2syqc2Q7/GfgkhTcUbagSWFhyLdQqI2HJzT6t6gLRzs0gk
VBI0qOzXV9b2zvFbiUbq/ENki5lphEL3T1OV37LCgh76wY9HT+i19+CRHnD2B42KpLT7rLtayyGq
fly9OlSYV3F7EeIbYSb4n3IqQRNI+OrvoPcWhbUN+4gZJj4EU9iyX9VDWiLWEsgbdUd1PTvfk6ot
p/ql0Wrff9F82bh+mmVSmMU09bRhTyX/Ws505axH4APSy1+84gC2vZXXFMVvTWabABi/wWgZD54E
1H3kQdJlfYrAm9uX9CYYmAL6rXyucE4CbYVczmDR+IS6UaF/A2PNo9mQVYdhwNdKXVnN8381SV4B
QrjgcoJ0+8MEUBDzVclCFNw/zIWQbwvJFcA+6BKZDIl5OycH0gQBRYqMblq84kHUPAhQuDD/mRQ2
A3qbEejYmL0rA6jpDTRkBuZEau+VYMs1Aw1XKeUCbWMpz42Vz/YR6H/QE4bh0aeGroSb+CzZ5JAG
Rtv13EQYGiXZrd6CU0DGzdv39XeZuYv1HQwhSbqMvyr84F7bFJ+74LxPNCti+M/DPL9V//5hI0Ax
QcF6wS+Hm4ANdrolee5W+lu30wpg5e4Vwun9Z5QzzyHQPMHIvb0JsEYdUjnos8rP5tXxhXEWxhK6
f92RF/AntHAkDWHdkpZYvHp5UTyP/cFF9nsOxYxL1hPp7nVALm3NGtNaXRsbKdV/aEvIQxnX3I84
vd9bGXc1VVlidS6/jXbCGNgVzA2eVYXVVs/MHLaPPHmiCfgCdFf/5t/ItpTH92OUf1nmVZUz0AcR
35AYssnGtpU9UU29KQSO8llfEQYRzU8nFkl/uZDDDTXd8ecBf63+phtXwsW7+il4e7joP+puaZ4c
0uudq9QD6WE0sP8RNxUKZQYODXu0k3b0X8CYxd0/3Wh0r2C8FYPnKUSUOwLIiOIk2UYF0O15FvlF
zyDcpNVERWxSCpwvVkLRSw01ydVHCRDz69tGiVd50oV+xaHuOXmh1YhGIxWftM77fyMGOI9WwfNl
7rixPhgTnAoWsFDPY/MbIQ2sIBPEyyYvbDRYu1FhOE+sslCavVOipTxwwBge89PbADbQS4GSGfZ3
SF/6yPHA5UI4G2Cuw5Ds69kvXBQ8BjYgqdAnCf58rmfFBBMlpaI/HmIOFSqOlgfJXeoPqjm9Sn82
gHy2EH5UIUoN2+Jv+7W7nBLu/oIHUdtrin4rpSPU3+/N3/N0eNO7WXVURrboBKD85EnIUzEpT6M9
/fZdPTv04GMaw6Gfz1eL7nmFbDggO39o6hs7YixK9Op1HosLxz5t107WWNmb13vcVipcum8EIGT0
guz7T2K+5YS0P4dQlqR29Xm42q1ZuX3YuwPYzbedmwCiyA1SMZCkUsN6xiVnXko9VW5I12LAB7/4
IxbRFYhxCNpLYmZVDqSIvYtOc5kKW1z3slLZSjM+zAkCeBTMlDX1uJwM8t7TJc+DF4LGJoSMKRUS
SbZCKmRFQLQLd7jnlTLf0lHtJuRAJeUeRfGsTIdwX9MNqr4XdSYFjhSb12YI4kt75usbq1rvA/AE
ltyiCutaFt0WHXxDdQF+SjZ7M3vVL3BitcZeUCUPwPnMsxDzJn66J7vNYC9kIxWP5HmpLIujbBVJ
conywmQKGPj65dvcDJy/rXarKfPgpASBdL8vt0gpg1NA72hP5DG+wU38ObfYzcBTUrqbPFf/QYOZ
VGeu1n548dfdbWjVqI7AaST6Z5NrNXO5D352hrcdoA/RkGd6dfUKnLgb+M6yi9dzfiQ6UWpywDc0
P8z6qimMkco4JUnMOlhp3Af06ZoyqnZ84Kij5xzUkuEFoABlToWDpHPgdwvCbXJtg/ZTQr3iakYq
jlnVw7EkNv0iQ0EHKCnAJ+mVEn+6XHcY7T5MEgWO/6Cveoeg2IgacLmLXtaSJBOOgl2fmxJUqUpM
Y1nTEIoCJ4pK6OqdX0vX84YGqKIiKnCQy4HAayvdGehDK5bgMnsjTRQjRj2le0QD8cKVDPCmVRfX
Iu6c8f2FSQz2uIH4smGgASKJ9hmA8dY1WkYjW+rhUeIMcqg2dfxuMfT8JjUbBnhNsprE33qTaQBv
81yhmu41ywNHa161rYJ7CksUY7BKUv2VLVdF0FHjPdFXQU691mWiL2qvCEnxq2itTY7QUGj8pYsq
dLBXJN5h19w6GFK7eL0ln0D2QXBhy6Cve/QrecdDv9X/4nSnFMkx0pHZIKF/pegcvS2xDc7wOj7q
zizme2+PvkG8U7o8NlDx36JJ7FHiNbJCOv7dEcSOhSr4zBgwfvrNyQEJK+raXP6N7AfbnBf/nRgJ
87D/Bw+sRtFyGHwL3xTn1WwMasytoI/jw6HNQNXlEj9pVQUhO8Lc5eiiWNSj10wWjOvLsoSJozvo
Kuvg1zW2K3ngMaV/9ppmyE6cWWgR96lNRxcwmmzu11mkoQDx+BRy3u3g6Q27Tkxn6lsiN9kdoeGW
jTVydDQatAkWjbP6b1224K6bolF24dDL+I45B/Ich7u+N52HRSNv152LP6Dm0dJujE6GvqFYGLQE
Y/oY4fPwiVwwk3yEyZdho6YpYNCBO9yN98t4pInfRmBTHDHNdQHUq255BOJhZuW2Z6fGCJh/G1py
flLVvpMJUMHQ/NKLYNG977sLEXwovTVVcmtfG6VuZG3rwgihkunbaRTebr0hczK1td52Tn7O97er
XTQjBvLJf4wEX4La89rIcGM6RxEEiazaXdo3Ke5Wts6r/Cg3ZOTkeIVVi4vWpCijngZ0xf8a/+MB
5jBh0FiY6MiDOUD6T1Zl9Z3lpg8jPaOgVWNU/rF5vjuRtRVhV65vl+aBjemPBDF/N9fKSsJyg+GL
1Nfi0cDS2XP2o08up75O19PYfEU0WOKtgMjgvfCR9ywa5BQBlWfMJZno1qKJAhaBzcjzEtrSBxb3
784FGRDPrLbbZ0kD/XjnHXLtUoEhwuLNcyVjWt4QtT9/hqfCK3QJngOi/xrl8kcMKRfAYWcNe1jo
9U5YHTF9bvK45/NblwHIIlvjr1zFvw2GTzEhYtlZasJR1kk6unxBjzHndR9X9Xy06p5FE8UrI1wR
duRuGEnymIDWVNMybSUZZYfn/egGFevvHaH2AsrF+n1kklqXZ+STvUrsaoG7BexmO6OFQUxGKGCw
3bY+AcvgfGfAcrOiLidlae4W7ElfMkxaNm/fKUZbKrJA3HoQw9aKOqvuVLI/q2wuO46arHGHT9kK
Gvmj3uceqMhCI1OSVCsExnEup0mSvyognd9WCsjyEiQuwqY14sAygL8rHeS4ze8oWdsYYIgnMMWw
SIeI6ZyRgcptq53hWdlEI68PpxitTN7JsKjPprt3Xs9G8+YZn38+evg/3zR2rYZbdbbh4rSa5cl1
4R86B3Wr1p+S8dveD/6CHBNV0AuK49FVEVm8DN6EO5FY+TyKRg0uxqLh8rIQ4/DGU/3QWkFtQxPr
NhZPGTQOk9ssCCDb0hB9h/C6/g4V8iP80GtbEMnNe7OR4c8YrvqHlJpp+Wic3hHhDqIrVAfyqlr/
BdQHdQZeoheB1KyKZnn+gRj5VCNvO/9ZVF6JO69iLtpXjCbNqyTuckmoEJdWlKT863q7QCvMspDu
7a5pU+NbZ0CkcyWWMW5VzbwCSSxG77Fg66OdrqVdtyztXziuJRoJvNv+nMzX7hnM1fTEf9WPC4eO
CrzZyuMCKnKXmH8V+c78vbwAB8ViHemnut5wh4cwsJKKPYQ2tc7ljSl+jWXh5HZRfFzt73XEtF2H
l7HZ4SwwCVeJ+Cg6H69dtxAdR3xcW5PIInxsWpjd0wHHcvCDNk9wO9z4bhasWUXJ9tZ8zPYkBeD8
VuuFw9M3JqknIzQZO+/LT+iRQyMwlyCdmbQ9KnGYhRFf7XatRt1LXOmtPfpCsPmAdUtdcL4Q7Vre
UqYOIH7uMwTqnWU/8yE2FrnBw/gwBygad8/CUsPskCM7LmpOfkJyrhDOzI2c59zX982EZKB1PVz8
A5FRvBtHaf0coLJcHQ4fkNNyOxCuBXoBz80XQNlRZYn/9hWffk/oZyAaFTEnP2giItOMzvkCYYLK
4A5Ti48O0imrFXA/sjTFEC0SqG4zx0N9V/6kOYeIJl6dZeG08jY9QOHpnnvA0+6kNYJgkIB8JqSF
81AekF4N/Sf3PlkBnKmPKc3TXfTvFeZgJYJL/8Y/WCXZbUzma2mDdjXZdheBNg4+MiQgVO99ahXz
Ot6EcIK97j/sE7WB5pfzmS1IWOPJLkv+zv6KSF5NfGT6rbrubzvnUM6cQz34xjytEEQ7K975IT0p
21rcl2+uAxkOeFE2tviz4fjWM8M+eGIEWcNgWxS79tmHti7Kp6g2vsdoiCl5vLIiLsbXz+uEcmDC
6aom8xJBvAKH8d7mdbbsjQ5hROATS2ZADev6EcyWu24Ol0Sgsc5DDjvh9FMvGaGmsG4FrnTwwbSi
GIawdYcrrW3bF61m/CUJwISP24/B6KUV9htjhytS3spCBSmOCDaYRghStlU2eKVAiED/fPss27TM
7UgQI+q6vew1ovrTXOZrjXCvcfernjXBw/wvGYqDLa7mEgOECda6w4jAncTQH7UBY40uepIOYmqH
wbh38HwxxHkYauxwB49P2bBtc5aCTm/fp8MJ57QTsFuf8NOlsPdWWIldcbYDAgEoW0SzlxgD+KFy
B3qfyRHHKDok25YQFCmXc8TmAMoi2KXK3XmF6qgvwUpGlVDHf+DbMWblhpN4uB18LYIcR5SwZeuC
cd2SCXCtfOvt7fBPszqg8FNXzsTvzD7YovcTwY6M2CmQ/x5OiSWcDcynLQuXdUEIYU/eclwfvsl6
cVJJBhD+hTi/UPPQaDk3tbPGpOBBm/dQt3ra73FrVlO+E1ENMHf+5LtCs6nTZgBw4AkIzHyKSIPk
UwDMrQbGxye9yMCcjyMhDjBnWT2n5oWH61VKwb7MRey4Mv1sK50ntBCNhifMH+cj0KaUpbmtu1XO
3anVKv6LNaJkIBG0bsUzZ0uOHcIhFVm5tH0T+SK4wUvxHcX+5ec1DyXqbqfKTXDJZ1K61doEmHg6
nkuTcb8mZ+/7auUS0AYLAmi21FC8OJRWX0xvpBdonPDXbiDqPeseI57zE3FN7zW/mYIPmgRMuR58
vKG4F1HvEqn4qkwXdhdPMRc7U0eyw5nGbFwNh4N6GhDFHWCgHEy5FDO3CKpGdmo31kwyeKy+7jsG
XK44hbHRaZqqnL+JU9yfSVK0FpKca74LLLYrMmv0hRawW/aQEH+QOkac218TbW85arsWSleHUlVL
XKAolAe5yzxp5qCxAz66CJvIYTeZqe7HDlFZptZ6H2ZIWRXkN9Ty23SRIPNk6MYsW62hTN7cYXza
5dKKZVs3a8iWpggAmTyMNdKiW8g1k7kB0cAgR5aIzoufUWcrRJ3u2QNqgDfilN/pkNd/ZPRb6c6f
PRxLz0Knr1PHZnDol2U9aB2m+LcguZ14Kbsj9F8CbVW6PwOcyNdV9vtyIla2YRtKzG683ACnxVBb
TVDW+TNE6GONYFiMBzZ4sCzbixwcyIU+mC21z1KNLyQhWJDUPIOd22+bSJUu3i0imnt+byatiDVd
Z8jUr5XNx4s59cijTuGI/aWb4rKnQSbNSK9N21ThryHGg+nkfDZdlmi1spnOCFRHRmoBT8osKPRU
yRBng7pkm/ULkIajPNIGnJ/Ecl6fkoq+kDoGs+IyAlefgoRbHqhOBUktYgw+bezaX4s5+AbyHNgj
EMA9blaSPCOBiOpab56taWPvBMXlTcOvMUB+8Dv9CcTLda7wLP3ffni2VN8Y7lhgSfO5wiMW9IBp
lpCFMp1b7novD7QDXv/NcKTcy/SqhCPhpv/P23aApA6N2yan4IURVauUMZIGgQ1hCHzkJFLQ/KZG
nHRQ0n2Mox35JWpHJKNlKfwHGeAVTSIjtdyDD9Yl0pqHX2/O3JTH07SygDi3Sk6vblGlIQgLOJuk
lFg+wapFeT3i/4t/oaWNGBXpfPD9qa5KWN+MTLbx0OMndJRWc+Y0c3PrUEw3yGaGi3AdAwiM9Rcp
O+bc5u9IzEq/18E9BdHsl5+DK+wK+WiO9vVv4RB//wyKlAh3uO60FBOyjjTfIG15KtBOOAB+hL8G
YewYsYTsGGq00dd1Lk3myjuiJQd8GshaHwTWpCZ345f1RKxb1lANwCXBzfpYB7lwYFCi85gi4BRv
/jCQudiochvG4H8wIhJFTb162ow2VKKnyHbB7ahfq9DP2BSIGEKrZuVJlAoj2jXXRYb/ukLPM8kJ
V0KwLzNaRbPEHTmyMlATonrx5iSE95BGg2CCS8SQ2TZ1GVQU+fVI+qG1mgiYiynEm1OJqyJoP5R0
Vq6xGkfP7XfMomMUdAKVtHtb1SqtSzONxwmyczSH5skTQLKKsX3yrr2HNNXfVzTUQeaXAHYrIccL
TF9v10RNSW2wx3u+obr8DC6onunhDZt2hhKJsKvyKPjQQGc2XxtTBtluHNRyTdcoh0Q6yAQQ7Mz3
e8ZYrDGdK8ctpO32rkNPLJCOZg1Mm4qdrfvSI6zuBi38iQZlN/Y3bxzGkH4UfENUNrNIy9RMXgkw
iIhuSJKCfP11qw7V8DTl3Kf0z3R7CP+SlwRDu+UIIXazD2LRfRtkj4pqhYODTZ9hx0ubmtT6WVF6
khdlJCEl+QWRhynM3LuSWKSdQydOFMOOwas7UAUREh4LSLbfBk/FZl8Ka5Y19Tz3sT3kld3caTHL
8Lm2GOIkgG4akVEnWUDtqTScYM+2yP82h4uAiFLjn+07KMyETjXHVZCNGB2dmGVW9Y04cIffiFpZ
BD8bQQHWVTktIVUT6/w5ZC/hJQjqKP7HHVFSFzOSPD50P8cHzUajtuC/DLhC6fvpb0bMIPXUW8cy
FyuT0AsX9xp5ZYNGqF8zWb2btIU6kZDq9SRejVX57scRihwR4KkC1f2Y2WWfmfCbOcjxEpsHSTDg
LlDvDa/5D7dddM74Uqsd2TjCmB4EwCTsZOjrbjv2ie0voZBlUiyrN7zgcfzImgdeRwFpTzcNAjDM
QYFdxi8+UVFC7N96o+ej63wpAxiQi3Hy2xGrJBtyRG0hpRA10uXX3/5F4igc4Yr3XWvxUdpYcc7h
I46SgPvM3o8rDM3qR8PQLCiV22VynnHUSjZ0y/SnLM4u5v/d3p71hEaYnz2BmCr55RZTIjCkJmLO
/4+DSvo5eK7MHxRjJp9fk0bTO0O6r3WvEwbX1F9ybBYz2hKf8+xVqyx3yV4hqSZs4ozDeqHpBc6C
EJ9SYKLfz7MfnKZ928Fm7A1eXotS9UJrsLPN/EN99S4Pq4jbRcM4qJvj8vRXk4a76EnBnw0Pv8+i
JKKsqjwabSuKxCi/rq8udXkjWRWoQXVaVqeR7/BCtXwzg+OahGtG0ooaYFSiL1705KUhO2p6claN
G6+k/mOWaO5EJrNA/u7MHnK03Cd2DBss1Jsknz0rbIlLVIzRreUR+rM8yrcj69u6Wtejkgdxcldk
ptDexJaoK8cqvZvPzIHz/qMnE6B4mKtgQUhl5YfyUOehbV7yuNNo2LdLsI8ysF+jVpMJh/igEpMC
ivD2WYEMqPMSNYNmKMbLmqkPIHA18rWyJErLcsDqoFu8PcNDFu/hh7/ZW/HvU1HYQKx2TzHfBjg7
Twno6a6MjJ2eQP196uz+56qZWbQ6PmJBLf5bp3gXAnGZ8weqBg/lYH7jles6xhsaT5MbABDx6mCX
lFmHlfI69d6PdrqAgYXJuplPHzj4uAbDihelHpKZap0BWuQvU2xym3wVzVsxYDPsOJLjg5EuSRDb
bM50eyf0U5PYQtZ5q/N9FSbmEhK/NIPTF5Gz5ZeMujkyUrScem1GdincnFHjwQVHRAN1ltoxvyEj
/r3P9MGprRoWy0HXaby1OnkCBgf1eVS8njmW7RcM6ZCy/x/WwRxnbKIwF4yHD7fulVtbT7ok0Umr
Tvc6GlpIEzGzJdJg383BUbislV9orvXgtRWCRB8r5idwls/jcaArLJu8tzDaeixSTZF4mhl6T00n
sNTaJ8MEjkAtry2u2TgtKT/JEdrCJuFHa1IFnfIV6shikO2JI2fACm3ZpFaJ0p5H2cNxhAWD8MxZ
8HVpch9TbLWzZn/rUfu8zIoixjxvAXtU4eWXtBgL1BAE2iZVO2T7jjlq3QRZQSvRVj5k7Sz8uC74
5OwgzLtIyyLDcMVaVeqDfFBYRxLc51CjGWcP5D9FJgLa1OeOoy91lWF+dbPin+bdvCu8MxB8NXTK
XcvSsHI/61a7FqZRQ1/lnaVche+zWE+StZYp0b968QOjwdPx84Cg+51tR6FJFxj4KN/6zhEXBdOK
kiIlI0eX3yWoS62lk+Od46Zg703SpRxxDcv5Jp3DNSq3O0xRUXY4z64wP8jAyaZoHapedfQPqXwH
PpbFIDfwq56ltkR7vIW3YyjRjgMW5EoreRGg3mkQ5L7d8K+eR+jlC97ahB8xhvth/QFlgTtBVOda
atUJqZTjoRAOgheQGCgw21v6Oa/dvrbiLnfrKlP4N2CDv1CFUD7bWKR6nbFg1wzlM/6PKAUx52at
rZ3cFuNdVlyIivO78fX0K46xB6mHNiZOU1e4PEUREuY/VvZzJ21xCTmL7uAXob2UCSSX9YGoFktH
nmUe6YdyRQ1W5XO/BJw9wR+pqfFCqZ4CPTUqVTfLKxYS+KIzycnjYittldQE1ikQ6tCJxaptcO0v
cAHfrMAONMbSRaa6vMI+VYkX9hR6hs+ujYzTt5beI+Pdmxfm97MxKlCTXLjBA3ROlCRYlP6bGIem
VfY70r1/wa7IZwCLAbFAZV0/A/cV1i9KDBWDQFvXz4KcjKFgJ62FxaUqVKdTx2QGtzzPkjR/tV4L
o+2TqAZjoMo4XO8ZVoPyhmq70AkAEa9ki0CD4/jfWp2YLO2wpWtn3ZKQlj96lOJZPU+8GiZgr0sE
Uct7PD3S+7JAJXqsmt0pKWShPMKjIXSLH9Ul2LeQAE5ug+ayyHpReY+CpOqVJ8hHnkc9mdiP0suO
ihW+d8jRjss3L4MIIAiX4D6JLoMLsPmubr5gCAOTkzWDijoIy6SG4BZLPTOBzrIi9CsDlS9U0zUH
58AJ9iPiQpoGcHvqMitMPjMjXWow9a0fRjO0izgxSv1st8nfCbNizQXus/Twc2gzKD/Y0QpjWDZa
4k1TuU0Blf0gYYE7NStHOTUcLXVfPwFyivxDVMmF5ThBJpQ5LUlgR7uuE1WYz+2sNwDnx3LcXtTx
5qirxAcNuzReOIgzxFIa+v826ILngBvVksxohYOQqBk/dGER/fS3y6Jf5DhK+xxUYkOXlJDA8Iva
f3eW/bYNidBof+kTWhvkBUqw5XWlg6T8a9zuLENdYFRJzXdJfT59WInYlzKqWqnlCUOSXK8AqJLy
yzQgVzDnk2JGVpnaTRX6eDN00sO+5dnkEX4jDpfSWv4aBIRF20WTTGikvqMLQHAagtbmEHqrfMtt
8tP9+Lb1hHyTnbfaEsfDrjBqiC2i4yl2H/m60e8u+jY8Kj3NEquRNcxBqJN/r2Go2rg/2/YuHM3d
ma3Rit9AOJniVkeYhCJFDER/t2xuddnyjoA1LMDciNVhoL2IPYGt2/Atiz0Lx9tYLk7YWPHarJzH
a7OPF4BKhUp3ffb7MZzTUfvHR7PGqrXWHS7vfwLPYqFR1+Tj2WOFmcSqf/Of2GyAfJzqNu9zr9rY
4+q5mXRTeDT3bLTxFY46jUK5cy1xV0ZDa76MsezMdb8t9xaT/gLRbolARvlu2RmuTN8FwytDSE1n
AHJqchpXrjF7/i2qc/8JqCy77Bniov0+UGG9zhh/SrRhc/2shuGL0mGdOAB3NKCVA6+JIK8lbIR2
mCEbqPLYxEsh4nbGuC+C2VCTE6O5CmgPuCRCtsE2/M01JN/Vzh/D6hDx82QWYkhS6GPGxLBhAgEW
hETBiKBte7S9xBqSNkan4om1/8M97mwjEnxeJs3jcxjcfOqnvv0/1PFGLDyWrp68GDnqPZUiit05
cYbjseQE4+8DNyeni/SdQXgvvmV81+ako0AfiDU789JJysUF8AUY2iNk8o91y2uLrr6GZ6C5Ql9Z
w+LhrYoZtWmbKd2LoW5BOaEbivK9psrU8ieydDdUsF4aOnr8PodbMQVq/geDxYmeLfzPK5nIb7QU
csRojlQ9qrm4dTbn3jadRRwsZjn9HBAbUTn2qyHaW1f9uIaYXXh58kC4FSlqhni3BhiaqVgVmSJY
b23tjmRmGwxhW7V+8zIXxsL7Fp2//FCacFZS8r6ldo5Gb0QUciPIIrJA7hrto1Yb2xoveDSsVjSm
21+o0F300eA/X4kUZLC4/kwLjLdlOVYphkm+C629uPLJizleIFA/M0QXYxaNoGQdaCOI/Apy2Hxw
QTY2MiERE8JoKS87iechNcOKN4i32RQjiiE9PRQznBpvBylXvAJaMrd9OyyAsgx294Ip/SH8LYOq
S6VjTl6QVmZ46CWx3deJqN7byanqvBlG/oYcCyWRQtjEMgVSx2P+7tbyXAtLxDvauBoLh6mUJVd9
bcKTvg2xucMjQ6f4EDbJV+40M73OFPSS1jBWTIoEy0H5w9RHI61hIWznEEpTDRGQ1jv/UV3MBLLA
ukoaseOZD1Djv9Kjpyw/akjx1pe+bee4QNbk9+nZQU9BygqVhv2ia5SkWAE70MBzI99Ti8N5Lebg
6LVZTwz+Cp+oMs8rqeQq9Puy13k3uQ75igcS2nCSlxku/IskVflc9+E1Z+G7hYd0413ZpFB5rP0P
rAV1uPrR5HWdxu7+xVEus/vm3/k7jGOm+FobgPz6wx9BzBzpPc+P6jWPD9fnK8IBr1rHND430tBI
HnyvSus7fpNtOGdKgfb7RgqhqAhN1TP9nZp7r4CzUvrQSKZtSG/ewlrJLT/MpjhwZaw+420Vas3f
TvGNtsE3Ect/PCv3c2LMHC4EBRZDMLPWy6xxp9a8gCOhgQ39df2GQIZ5rG0+YWlsOE4X7FGmX8by
eDmS5rIZfBfIXh4bAsGvtjmSyf11mTUicL5E+QvlxtNbRngXLdPYN30p7dchU9h6ZzPne6A5qAFf
kdu/NVIAJdpLAE+JNttXpSu3uWyu7G5MxkbuHciOEaPMlNymFAlmAGEV+IYpPRmLeH77QbVcWIY2
FONmqQ3wi9jP6TipNJmVsBeiLeG6OU5h5JFfcBMX/9/iOlT4E68s7Vduy9tO6QijcOkPrEz5c4i0
jmHRh27+NDyvSIn3LQ18NYyQMXpfxrGuLC9hfGoCIeTO1lFGkB5FKZztbpN7tb6h6vgvIAmzi5nY
mYjjOKJYnXYrlJu+LjsXq2TTkcMr/DtxOlJj7L/Jkahmzrkwas0ozF99BmXDaLbEV4UuGWV8efu9
Uxko+MjJ8tVh4ccBSDTJo+tBZXByD/rPGtgOwwn77Qq63H8WmwvOgBgNI71p+1AXdv+qfgkH4JJj
HUspmQ8QMJn03hBKrfG575ydt2ykE/wE79/z2Tz53S3Hx+BjDoGtbMIApU1jNW33wWsr6xSNcNoc
0iGAXg9RDqul0BfFdqQi7xBqLESM8dfmCybaWGL4mW9xGfy6u0FW34gcXAjPrYFAC5GlngU5bidc
yiik1Yq3joW9U2I/5kfkfV28zbNQJ/ACPh5Ps2n4xEscfluZedY/fS9yL44KYHFuPnxGXhgYr9PR
oOnf4y3pJTk9nlSzJytATdFG7yrjXnWm4/zdcts4dsOPcrJrxhH2V5ZNy3uMhyl/Gl+Y054O7+bS
TCWx/LQ8mrJHKdUR1zdafsXqIE+mXF/mmIv1UpjIi3sCtxv8lN/XLK03DgaKn2l6v7rHAbCJST4t
xd3iZRpxT/ScitsaBFjfGV1fhTY4HlnRKjRDWX3VjkMCNjqZQkli+74avoHeYfvvhFilTJxDywJr
edY4JhjKUR4gMaOgg76bhdJOSv+IT3mQ7jpcHHIv9H25X3UfrItrUtPJNt3dV9F3WLTRhIZanYAk
otjCGyuWacs+9SaMJwQbfx1cZJx32DGRXsIPa/FVxtU++H6CRS+8AoYm6Z1c/vQUopvE6GqxTFGS
h1pC77XpnmYaHsskMDnVROF9sMkiheH/AnQ3INgHGW2MaOlwHSFDkJQzzCPUeAwJGF4PzQd1WzWr
jvwPI20mmHsGmlVoj5BEPZrNmsEWnnehQwOVVfyl4fhLK4fMxLfckbmqrvKIY6q+FigRYysqNSis
gy4HoUXQXBMSVVEIXPIqt3fK3AvlOp2djp8RM16MfSL53Dt6A78BYpcHs6gs8xki5L+qxIBtqYLP
3Sz7QIqIuKHN8T2yhOSNvf2fsHRUchelUv0oNeZGw1lQIXuxrk2b0KueuZ1Ckze+8gkymYDGt4P2
PdAxqJOBphTb9kJ+m0QkdFyI5OY5/TXuib/VuAlqyBb9r5WvKEunxpTLjiZF1bMqdUX8/YYBE0Ut
fBj3hR2N56xK4wApi6lvxpayRfbulOhOa241ZPJg3C9uInsXf7USGVnzDj0AIrJzKn2JX5jlvmDq
AfYFoJy9cK7y5U3Cd5S8wNXvR0ZFoIK+9FEzY3xy85ybaK3PD6H0yivQzOvF9k9kjcUKPDn8MVdQ
Gl5ptTbuZG0bAtMysmwuQVl4+RJ92mJvW7trFAU9Hy+AH7xC1SMr0TUoObEx4yOOgbSY8iXcn9e5
T7W7ga/eZ6pW9gni/U3BmOZLvGN6vEYwBAbw2sJxxLtbkjF0mCvTHvypem8meT1kT797ouYIxG2u
3+k8wWhzs+gKbdsBA7E/FJrruhSRbjYVGcnT7YO5P9ACGyWA2GUA0j30hwePAYtJyGWkTwzUrybN
CiVYc4TDguru8x0APbWUXwBXS3ZtJYI8SGek54M+AEGLF6J9lUSJQskiLIn6UU8rqnhmje9RK1/F
FTIxjk08tqHW0Sx2D8+NSQeCR3iwFejnVEtEBcZ0Y31rn+bbtDqjSv2oGMqwTSRwj9RubaB0bwyg
sQzGv2qxUlkD65+kqvuVSLDNZ1qkU5FeswJAqGsUPAquEXTftuNr5t4iLUxg11cy61HP2+c6tSw2
oFNQCecU12Mpfg47z+x5RFe2s9MfOe6S7IBpeULjNS+vLFCY73O6EDq5TXNXT+rZHTo7X9GMYCj3
vCu02aNFbO8FXlxI+Yig7nsS1h6vOem2HAZLCnf11EC57TUVSTOL0kWOaFkg0lRQuzQb9ckGyGOi
SjEWf03bhk2IHBc2zgtGDymCOoZjMbIVUgSK4pY2G+wzEvn9rQnDIMycCgErDab6P7yN29DhIoXZ
hnF2ICPewN89SbBvOiZAZf4CS5Fb8no74pYeP/J7+ngVHgFmSHEU2GFo9hE2/eJlfTRyEQ6KOVZS
Dy/HzOmWlvhkfKPgitbMCgFtxZNiObNVusLvtCnYcn/LqwYkqF54c4C9OXOzashrMf/NsZrPwitv
7Piuy2awoToLGHq5U2dPq+hEKcINg1CMbhaTRQXooN5hEQM1UPsOyybPDsiQ0I6fzYUDux0hNv57
EN4ezyO5NiyKlFZsRuALraNKKOq/n6aeStHLKLZnXku2XX8TrY3Fz4CIAGihxALgH72N0+Z7RcRD
yq/6gUUK5N45z8NMePGtp1sk1YFY9LbNT+a4ZiJCWTFaZLd5rQiNz1kxcrBygO5SUuuN9yZGhoku
YcKpSF9fUTN6/FXvTLQkEwQ1x/IRL8IrK3/IdzSbuTLko0ZsStC7HHWwXWnRfTNzSbzS3OycFh6+
vVmmLAz8jLNd7NR0OxMdbbPOl8ErqLQlg/3OkbfDDyS7MBZYgu2vRCzs8l8XYo8g30hDFHVf9+gL
8rLtdYcfWG/KgsV9qcTI7hFg9P3T21Y3eweV+gRtsfQIRSgoxsjz0wDjqjv04zg0PcL7lvNgcwAl
LpWrFR+ejXakEMEnpZexfSFwT73nKFwObemwMCM3b9WIfpnE81SLP7/8zAeKeqn059tX00p7hG2A
3F4odlxoz2MrKruEAoxGcan2Hu7OxfH69vQwBb1nyqSqPBwf1/zrz7PpltP40EYw/vFYvCnycJjy
ehZL/BnfjLv+f1d/w74sgWMeGmS9fHew9ZmYNgWQIWKjsCExIifGKVuY86vDnBaC+kgZzuPvwOLc
d1FlKXAt7p/C9BbDOSLLuGCHywyQrvMjw7jTau+J9z9D+1OgWT0HWenLvMLVZC2bhQwJjsnABECE
qsqzzuXh6x67N3EWZohG4NgGwQfm9MYYPcm508TuByXmLJpQuE5GxUaUcVaY85kSrlgUZ0pXMKyC
Tg/MKU6AyHmsMFMmfjzWV0gUotEf56m2cSJh9sxGnV63mG013nEf0yHkLi9m1UO5Y44INWg4NVOf
CqrehHO3konTzfvEWwx5wqDxym1ADvH6iSVlprxwkC8ZVYt/iJqcDHMcimr0XOmq0+DFfbwvVNcL
yLbcBCFThe8OH2Bx6e8q3PSPSKKa6L4Xyuq3Zb+fWdQ4GDsgJCZKLHfd03J6f61YROUPXgB5n+DI
jwZRmZfy2smaH5kh7X7ez3KWJ6qPiZ/tuxKqaAuTreZRuFXN9obqPAkoAK+clXoYVF0BcbylLzmq
WVZp86DN/LlVtY7oQfnY7bw2KDvWSN3JETWfN6z7GmmWEtnMsDuGEdOQftxmUFrigf3TTrFoKZjC
rZeQQMmGDTEGhsCSA8KSjcv04gc908hijo2cm7MG7XHHfwE9kn4E5sAHBBKt1T+Xg3f5psaUCn4r
R2G5SdI+nWiqOx0LLGgcZWXoK3ojkJoyZM7oqxecpJbft3gR/4GI15Yg5DZi+o9QAY71O6qwmHNR
IXe/i4F7B1gehREDLmtvw0tKxX4dMtjEcIKKavbIbI+pB1eH9wUipJ/EieiHvj3mE+70z8rPryIp
qeLbMWLbcn79yGxuYGzMdPWVc+av7D5gyZrJs1HNY8VCjYeVvpAsy04PwYpRnV27bsGiw8xJRzZx
aEa0M+UARgtmKS1VjYS1OkEyWPhB2Dda9PtSxO1Q0+N0eTCifqHYHdrTGYGbby0VDAvV9sNCJfG4
qu6GaAKhmniR9ky/rnK+3ISPMPZkaCPE4loW6ffET2tW4y7iYErTKoTGZe3aJKou96E10gUliIm8
QbPJnN1/aUoxRwdxm4gsd7tKM8+2xtXnsisd3adV0/qtPpgpUYm9Y45hVghlDWe7o9SIQ9M3fgjZ
4Izi7TAwFqYKUMdlUoJaS1hwJEsvyc9/7iDwBg8/s0BcPCr5x8ByopXWiXrf01YxkFlDyZr0Ls7F
aFLa74Qinbv4/uQ7d70zeoAfo7+tRazuLCxaeXaK/AlqVP+EEU2toVGDJaPlZQWwDoxKo/Q0H+8e
xa9fnnd0qCN8NWbSsmP5kOXVRVUgM1+rTG1Q9frgUVyBY625z5y/rxUbis4OhS0dLIcfoxa88SCQ
krHlT272QqGInbbJQROzGv3QtoJ54KIufYKjFDwvzPd65qnkf5UGViMSUAXMm19EfDtxO78A7kht
Qc4vh581b6Gs8MwXSW5r6UXLEO/cyyEjHuku56w6E4J1uvpZwmRWyWcLXUjFLUIkuH/h54Qzr36k
555sQYQ/SARJfGWuhHWuA4g5OQLehVVrhpuewdNjaFHlhgWXrZSspIJbXvnJ2CE5ZKtk5bM6wlBj
eMs+h61/sIR4y+UaIXW317r5IxkfXgWVESkGXacZWqSvdQV2DYpNuP/efWkJsdTgf7eVXcr+X/td
8wABMOC57uIVAJDM/MO1zwf7Do5G75YIrl/e9sQOgMAS4pTWLTMlkIJ36/F33WnyQbliNvZrtV9b
5k2SxCeNPZDSuj6VkQMUOdjFx2CnIP+0N5W89N0ejtZsVNq/q1Uot1j6iQb/Mtsi+nob7j++X/eQ
J0b0rgHrsJ+fjZciUs4LaLPCzdvNYyb9zCgkoDsCmhpw0Gn5FL3uYw0HbhcQb3MHejJQxvjPUki1
CJH/cZ/Y3OwrNAqX9EYuqBW0mDtgL04F3by5YltHwVFip3FcRd7ij0QJZHkw67MQpT+5b5mpmjOM
Me74qSjNHG0w2fJYWPv39FqCcQuC28U6odhzHhQs4cfaSeGyZID6e2Zylxh9QWFUV16SLXVKYe1J
R3p1eDN37ppKh1zybs8TQb/H9zutP0xOxFWcdUVbVxSwQqUO+O76IwegUYW4l072wDyAgvzQ1rOL
4BT/G58700r7FrzSnP3oC9FZ8uT9YJJhTSC8wUgVvJnl4AHdpvr6AYGZMOgsXuItLJkFTXx3ZwNq
99tEly8aoPOlAh4JDtDm625cCsUd4qXi88eugyNwchcblnXTKEqExCb3iJYHE5aPc+rrYGyjJl+t
vOed6DdbUXSSjqvGYqSVm3APRMzGw3wrL9Z/ZK/uMMGmAeWfxC0ZEocfl/TlRqp0ZFd/BdblysLI
JsFrOoOYz3TFIlfGEKumC/XzJSorEaamt1rQE9ujp26FjtrYKnM5+sMk0AkW86bwbrhSdwEprIxp
ahM13OAw917mzLPU5amYO+tX4r0aSs1mQXP/TbgxvkXQthHPc7VfInpyMtEbr/j13EviomewuMzn
mb4iE4ezubqr2U43+IS1keYpOwonI6G3Ww6lenw2KkVpqGuMemDoxEtYoTS2D6pno09fMJ+mYqmM
HYTjmM5C1bfls6qvQBPdsJVcJ8Fdaogqlk9olThM8N9f2aYDZkABz0UtaBfhGRZONUhFcEZ1xU8P
M0nlGG8lApTiRIuxFNXgYW0EoTNmGm3Xb1LmcRVXBh/og0NQ49RQDGrXHYMKCr6YmYxW5L2c0NMW
S1zY9MVjGs/D3zw+sAZY1+2mAKDg9jLulxxbYfZ9hOFt/bz2Pcx5+4goaSefiP6Be8IP4PkfLWFG
g70L8GfPu3sviwvEYo7XM7RoUKhKSBKF07+aXOdarVj8VdYWKqilm21459X9l9mu5dgXqlh0Pp6z
h+3xh2NsUgw9PCV8iz08UKMQuUAPu0A4l+N6F28PS01R/iWuC+Nc4jNvh6+PmgCvPFAV3ECoXDoN
RJFAhEDXrxP83ahsOkMYGBK8dWxgSQUpARP/wVaMAnmFtLn9vwlMaFqZr2ASDBlp4lUQqYcErvTN
OLnvUbh9CeHXqkOBh19VZZ+byO2lFlR5rkYcBifVfm2LvvE5bOe12fl0oJzQ6LlWyjOvTvKOrFDx
wCu/Sfu6UIEpYo2B6GN48K1MCSTZ0uQZgTY0D+W7lPSxCp57HeNvXyDbBhdKPBCffRIyxic26dEH
6GWPRlTRu4QhvS+gSo2PJhVUCWbuUQqyJRxAKEog9rlQ5faPsed7BqRmbYo4kzDjV9xrYXXd7PaJ
hAIhOogUxf5OvCtpDu6gIOEJy8t+oLzwajEm5ViP2ezi/qiwU+fuCXUltr25BubW8FzezFUoaKRz
kG5mKXjgEfZ72nvQCZOkhoIzxmTbIq8scTIsUsHMqhEjHtfNT1TwGuHmXfikM+9ZFxbCvVbtOUhD
XHB8vAfMVn/WzqWP0TyFDXMw/aIJECN/01yuEOWcgGMFeNKZuDQv1FQB/x+TZ/po6fxRLrCsX+Hq
RHj1WRx/HNijwsYzTgnnzybAjNB1c2QPSI37DYhlHCT5EJBGXD5xoKNiaaBpcYfWaEklZn/J5V99
fEg6vgD3aNjxSoP5CxHzJNU7cmRtlZdNJhslhjx1BGMi+IWAVUIfLcfEGqDBCLLIFtc6e20ib/1r
qctxHHbtXDs8n8unxjECMnptQEanDnDETgHhh5QZjVLCwZgd5mX5U/ReDELjEGCSbzoXBBCw42cc
bpBX9/QhSCmGYUl+V8EhZiytgDoF8fjzusu8Pc9c/dHhM77bi9SthgGtqBPsz88DN2JS++q7OB83
YTjCtSQ1BedAzxeZDNbJ0gwfO7uFUAxrXviQGi2NhQqE1DgOTub+xLg8glBMwjg/GtosskWyyB1x
YZsb671JoJCjwV8o6bvJ+PEEmel9lW5hnnMLfFb6vDKjbcIkVOxCzQRNWptNqOsSYKoU5ywBFhFR
CyMpHWPessXLekdQDniPEqasq2FiK821LLUP/cJspp0l/RO4bwOqTxMd0n6bobiDjdpZXT8suVu5
LXPOQ1ZSzojZCkEdO6XX4n10ZsXPDbPKGeTQIGt7++jLBbkeRh6uXO0UWAE/VAOy1FJHQSj/iZ7/
UmH37mQOWCaUXW4tQRI0/TLIwCqamRBRtG26y1PE207pzVy1NGwWFji6Wtf0SWwXMMFakSFanpTY
DjST4DleYhHiuLN/c2Tme+6aOid/llG4XzET2MQhBdd8cLTVQLQRUfZhvv5RMe3hiWMOdUrYS8y1
j5i+KbBvAxn3YMdb8XwrtRHWgwfhJf8yTkHyx2WQNPxtwbH/oUhjm7p+QwQuWVWCJFf2c+5xWT8a
CCsoMsYoPp8cHbqbPZPQjYI/aN8guLiimUDfXwUhY5D8ljp0v3ycfeET/5RUGjAK/ZSyXX+7VFlO
vpCaNPeDdeC1qhxpr+IibGaLF4zboLdy3s9EERk7t5rwRHqZy1KIRSH9e66AWmUqhCa2ty1aSkPI
3ZlZIiJiyODhibTa6KrcGhAoO2BtzBUj0DWpFKk5DDCUB5lSdqfGlb0MysYvoONGzA33EyFcd/VS
LgrrgdOqcP4nqa8N8KSn/yXSV3T1MjGOaFnUePFx7j/wRABdBlWoXQ+HqLmf4ngSbJ+to9EOwh37
yVW5X0IvB+0dfOv4zO+XH6YxmOzAtXAjkFFYsQ80BCHF0UcHyXpXFpJR/ufJf9OK3NiVtP2tiRNm
MxoPsufyDzg2dTpQXSE/rN5C7h8u89k1BZ+TcCk/SlUcU+2xeFANgOGyShF6pE3S3sMG6dxW2DTP
gca2d3oWl8ASVIOfzfg93rFsW8St3FKe8HdkG2CoHsRlkq3ul4Nn1PkInxs7oTkRDHfilrP0Y8V/
T9W1ndlvxxRVRhzX9ebfhmU/lV4DWfDGfmn87dLP9ugqFDYhXfoJWCnKAlW9SfJBNQx9Du4Tta7j
ZSv5SWuQn7D6EPPSRiRVA24Rg5UR3hH2v7qaZNnVUgSsilfzBmEbQRVsarzkSDNaeuU7uEbxj9re
H+fhFxxKYt8J/tWwEDRUBg3qNNJ9saJ7KNUmJ8Zsl8VEQvElWNCiFG+12N56EqxLJTXs4BMvDAFM
+TwzhWdcNDDIest125qItFO9L+oAx/Ox3jn/K020r/9nBJxSrrmISFcZP/8RfLhR3vZJZwSojBJE
MGCBLWgbQUr/VVRJZuw/zlJSZUmwj2BXN2/Z6IW0IUGXSR+67NXKBeOaAc7+IiWqx5iYim+5GpGc
s+thAyKJ2qQWIuhM6ZlINedxwP4DbLxNOEEX6Yeyk4UysWaWD1HGzaq3rw/fqHon3LFY7+n8Lgcg
GmrpW4DivU1mQ6alYJ3UE/ap44GFpntL57dIXd8VGJ3HF1LUmNlLBp9BF7XrUW4uUIYbrEV01gwQ
gWs2NgHE4zwGlNZrLihnlfy4x/qTEJIW4InOnaHuwR48uww53QjAqjbw18LkzcVJ1dhEMYED3I5u
e5gWFZxmit5YN069mXONVmsixMRtBNbxDZez5nfAPfU+CmvMj6LLKvQdhMQjCxwY8PMTgzYjfQZo
lccLVZDeuThnlrjQI3gpRLrjKRduNxNIV+0ERJK2UNOd8kMw5pEmo2k1q8NYy9hTXfCu5Xf6h5YR
Yx37pjT375F1SHJBByRmfW6hu/eAIvCC4dc3fq6IbT9hhWrEinjSsy2dO/QowKMu4kDuIaZm9ByA
h2v7rVt4VxH4M8ioe0NBc/dxNE0MtQAWlLWZhM1kzvXLpsRtmia6
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_width is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_width;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_wrapper
     port map (
      D(24 downto 0) => D(24 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(24 downto 0) => din(24 downto 0),
      ram_rd_en_i => ram_rd_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 49 downto 0 );
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 49 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_wrapper_init
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      dina(49 downto 0) => dina(49 downto 0),
      doutb(49 downto 0) => doutb(49 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    \gmux.gm[1].gms.ms\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_2 : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_rd_status_flags_ss : entity is "rd_status_flags_ss";
end fourier_bram_DFTStageWrapperRight_0_rd_status_flags_ss;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_rd_status_flags_ss is
  signal c2_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.fourier_bram_DFTStageWrapperRight_0_compare_1
     port map (
      comp0 => comp0,
      \gmux.gm[1].gms.ms_0\ => \gmux.gm[1].gms.ms\,
      \gmux.gm[2].gms.ms_0\ => \gmux.gm[2].gms.ms\,
      \gmux.gm[3].gms.ms_0\ => \gmux.gm[3].gms.ms\,
      \gmux.gm[4].gms.ms_0\ => \gmux.gm[4].gms.ms\,
      ram_empty_i_reg => ram_empty_i_reg_0
    );
c2: entity work.fourier_bram_DFTStageWrapperRight_0_compare_2
     port map (
      E(0) => E(0),
      comp0 => comp0,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg(0) => ram_empty_i_reg_1(0),
      ram_empty_i_reg_0 => ram_empty_i_reg_2,
      ram_full_fb_i_reg => c2_n_0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      wr_en => wr_en
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_wr_status_flags_ss : entity is "wr_status_flags_ss";
end fourier_bram_DFTStageWrapperRight_0_wr_status_flags_ss;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_wr_status_flags_ss is
  signal comp0 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_comb : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => ram_full_fb_i_reg_0(0)
    );
c0: entity work.fourier_bram_DFTStageWrapperRight_0_compare
     port map (
      comp0 => comp0,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      v1_reg(0) => v1_reg(0)
    );
c1: entity work.fourier_bram_DFTStageWrapperRight_0_compare_0
     port map (
      E(0) => E(0),
      comp0 => comp0,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      \out\ => ram_full_fb_i,
      ram_full_comb => ram_full_comb,
      v1_reg_0(0) => v1_reg_0(0),
      wr_en => wr_en
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
OiQdtWTtR9UcO9P1itIuuwRl/QoCGJL59kbpJjiIH0R99OzTaBleFbU+NNejUoe719ezG39EaF6C
JkelkZJrEg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
tfleOA5bEHRzyGZ1riApUseGRDF8C1zZETQ741VupG3H1r8eMsPvtNL8RVx5xP3cpYj8LXvKwLw5
0+FkmYCUB0nf19ebE4jV3pLqaaDpF6wA+Zh746oYvr13fHfYOjYKSPThx6QPXM5mV/5MBTR2MknE
Of/5cut58kXv4WQDH5k=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
M6POsiNEQZUn8XpTzMUCVGZB3e4ppfCgsG9hiDQGif/W3u0k4dytULI+lkZzjwHgQak4GLxA9w9X
+UREx0EDd+SxWtFp22m0gypzAghoXKW7P8opjx47NLYnHrDCY6w5HhrJLdY8cJkwcBOz4OXprbw+
caQwLjRjMb5sTYBoAyuK3zPnh6dpAbq0pWjtz3eyNudpI42NkcRssLb1Iqdb05+7l/AK33vRTHaw
XOllspFzaXdakF+38oN+8uq0beSkI5kXfqakCLCmwvmPi7wKl8k8LNEJY+47fDj8vix49HTWOZS8
9ljmlXJYCiJT2O5pIOrUP1VlAIm6pcCn3HWB5w==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dqO2wykDkPguKpl12j3EgkbUb61bN6zLFf7dCzJVoYaYvtcFi6H8lLOOzyjGJ3qdIdffHQNPTuiG
ssXPqvDurIxX36GKTwAwQW3ldInzY/1TXQ+o3jsy4hMPzM3ffkNtoljIy/lhMbFhiwTFJb163fD+
4HTzhQTM1GXIvyBGNJaq8GQSAYJXW6kOtUbM81zG9f+sBv5twJU9Jn7Jo0yRFodQlCHyKUDtTdPp
1nZf/pVhQQADfjVNYSJeV0pKP5dJ+UdXnjRL477weKhAFIaa8xVeLTYMW+zPqUGpiFO3sfAObidt
or9GredwqDJCvRcqeQI6xM+dIuFbHr2Dfm68nA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WU4nsMZg4YtntAgV6QkvPFMxWj4dZrhqRFX/kJKqJN7TNkPXDNA7Rhqx1+/6uFwuSaI0AQrdxFXP
EVraYBkDO0RHDESoD4kwhhn8GN9o/NL3N139r3nkl/uXc1mgsluDRE/5xRkuEs1iqhdeReBjBBh8
nZAR8dpdZ8jyt+ArMP09QeO8SiHiHRaKjEhJj1pok7j24ZZjJYvbmJsepiHVEa/aBvCK3h3JK2Fk
A6kyTBcSUgAB5RxbX38w7XuR3X/tG5FaP2RdqxrwN86cSZgpDAs4Hqvh5h+F3Oe2i6NVVxBeRsu9
PpDzdIZDOqiKVW1xv8K1oGmvMF5aObJ2ctzmVA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
FyB17WZbhJVBrhgthXdKrkqOlqvFFDagDfs3WivMvudkE/iPtXeE0qdpXYAwxYqNoWDs+ElK0mAO
2kolOuBbx0X98agvv5awOMlh4eRz02zql+1KckZ2kLYv8NccdLWfYupLFCW/JSgJoAncjrm9qrw+
UCKXIVlXucr5POaBUpY=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
s3atYiAAjOvqgT9M5QG6BW4Pgy2gbkhbIa7BRi47fe15EzjIBPGwNinWEHGfCCH3/mBvgHwXQe5O
Vvj3hSf/mN4mHhJQVwCuMPhKJzTBztkeAjcRZaphRf66A0TNfWY+Xt2x17GEgNN331eisXF7v9C4
5ZUgJDe3v1TWAa8ZmTjbDhgfQXsPeZ4NuAcomX0zRSBCeuwXWUcDJR66TOhpbpdKVRa1oO4j7xpC
SqtGZEjqFbQ5kCXxI6375ZpmuyI1lmIA4tSGuRlC5HehcCC7zoasyR9u96M17hdwFJF6dOu8QR7L
J7FP8imei0wQr7KAis6WAmXyD6+ZwQApEKEcMA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
KjFjJJHbvIVP4xmtWHVY2Fgo/pTixYZt/YXatnuxgP2LSWimCrbYTTL3SRfk+edcj2q/gOn3VyJp
RdEH1gmLG32cFgPkwD4C7woZd34KFYipiaAB6gUTYz+jbvX5d8kxEBNHjqm3aMU1U/enrv3z8/Ko
zSJ08drEY7UH2bz2WglrKWH/nlZcQR5daCTZv5zmKL1Nliqo7HC+bq7bSD85NQWHihBebeWA2Jrb
ynQVNaQ1gB/sbgjWHRw4k2KnWvPHkf1wYko2QH1rMv3MRjbcLn2K4zPjLfxvOtZp30slxqO5zfF7
r7N21kFxSX/xROZCJIP5bGZXMHoZbxeYU5FeHA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NvuIOF/78Sxkaz7xU5kcQN4vr9MD2svNjv0qyRv+ONZCD8LLavQMdzVQxFwxEoD1Wl3mDW9O88Rw
kABXNDTYiRoMNlPOhx6025Kmyp+WdV4rDeWGegIulaiDtkZqmovF1KO9S31Uwd6hvJ1wg4b1cdYF
/Q8siNszDCOzog32/kDCBpbaxkExRSyJ/ZVaK43UDfQKngeHtvX8jlCnO0+wrjORRj9bgjUq3Z1e
qn1u4shTlr/fjkTaCb56SSQVPqlWHvuSNrcoiPSALe9TvapXd+DDPdat2X02VKIRzIrtpI0J0F1j
jVroxgVX/91FaE3Y97Wz/wGUVcPGCgYhn0LKYA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 5072)
`protect data_block
yOD9PoT+w1LsPlz9PbREZzUf8aUPWFNlo+n2rv+95a2ZJoAZeUCJ9wc7ijkqsrCUULGX8g+Eo5hf
Ik5O9f14arfJN2SZDHc/Lb/ynRlPD2EqGJrv5k9ZLA88wt/OSvZQV4CBaMpUFjIWR+uMKbdgC8tR
j8XK627Iw9HShtZZD5f6fbd58QHVaBZ13NAVv1JJu/4gXNhcmkDPeE0/67k1zD1/BnmSIf59sa/Q
15q4xYzPL+CZC87NACd2NfhjKxVIvByhtbi0beGZIHdP+CpZzrEF5oVFkM32Jxl9JwIQDvc02z1Q
HBeKsw0LGR0k0CSjN0UeV6JEG9Bpynse6Tla94/+c5ytJXvjV437X9dFtTT/Sr6vl0mHKfMSjTzD
1UNFGZilwSAyCAsGahEnbrY3RqeG7gc+ZqYvM2r4lMq3fQEXolu0q9+dA4WZ89CHZ3L0HblJf/v9
Be7/2qQfyMms6SZlDwmtsHqyUBoj6NewtL/KV4tofZaKpRYjgQLpvpupM3XIg81dFEfEGKLFfKKy
045+fUCSmewp3b06d/ovsSeJAjQSdWp3y4Zdk7T6WpBORY59QTUD0xXYEC+AAESGW/jgKLBmEcJX
CRKjAWWpkax9rzQFveftt7crd6DIccjJ/WJNVkXG+J/QRb0ErwFL1Aq8Fb/QMhGBIw4vv+7QP+zd
c20mWw81G9iM14zxRXuhRm0u31VwMFCwyotQUWMMZcvL1vsYWnYtoqOV//OsnyER9hcqLfxK5MEd
Z0Vz4u3yjL1Dyzf0cKsvbAT5oAk883K1470ac9tuGcPGLcn69f0vt2G+o5q5bxmLvNVux1uIV/0b
8t3qFffJ0rJRYWjsloKSqVseBebWnBMK7g4F3ChxyTN+f/LcfuyqyaL+PSSCC5ZJ+in7pfkW+yB6
pZkrxlbiYCTo0Qa+rJaiuOq4rZrcSag80sgNm7sXcFxbMCnyPw7uDswo3cMmCP2ID8pgJKIWZCMs
7TGVmWQTyUyiiYag0A5ox7I2xHzeK88d88HSfWTpCyL8C6GJJeeEAQKgvDfahBji/q8SwkTjMNni
4es1lfzcqYyZMztEG97n1a9wOH1d5sFEqY/gWYztRr/x77WIYXTpvYG9JFQRKwQdSWOIha8g02cH
COY2sZeMxfQl3un55okotWcfY3xN2xmKBLBzTbColuUvx6LwUZowdde0SEutwjE06N1hsw2Szazg
zlguf+LpFdCxY47BiSIeCRuLzt5wEKq9eP5ib/EZng13WhwoPkNJ/tkFwaYenB43P97CnnFrTjAY
XLdo/wYrEF3PUX4je3frDkPq9Ts3+Gg5tuxrR5cZ4qLH4QTY+C0uYSkD5CzWjlSIk9D+C8KURkUT
/zk7K+AihUR7J6gEenmog8pmBsGROwDQysEhD69a9ET+nat0faltG2sf4TYDJ1IVMSLK5JC2wN7R
y0/Ea/KUtr4sn5LVrVicN0ltfcIkB/2veAmcFk9byuQiMJOPitFjCdGgy3OMeu/tClA5gxQqdbRr
0J2djbFT+2ZEu+KqcszEospwoiWXSf5jRFUWuSr7yCMRkFGM/el6CbLH+cQL30Nmw3te9dz/6/4W
F1jy5CE+xflnZ8U3xHOIgKUj2YuPs6UUduDz/ogOx1wS3cXyuidHlhWpPhLDEzIAyLU0exIA3zFC
koNsDuK0zDgU3yOiyvLaGxqGI2177Pxla2CCcQor7bKkdhHMvmqCkWNv2hNJeC28VwSk3gOUIVIy
Bshn2MQAEkHadoveemG0TeTQk8+XuU183guaWHPFfYD4HqNXz6J4CUxkWxuE3+rm3dbeTL4Kp/N6
uPhfiwMH2JcP8SZjP0FwCK0WI/D23cg4hM5gthY4UrW4qWXnxTm2a4ssaPCJGNgZCooPzGWirJ8M
5dv39dXHFFtVu3pTdaqMNju0W7dgEdZCGOxh2MIQl2Q+U0yw9F3u4/ZmJtx0yyY7HgivOw90gymT
SURjzxlYr9xOogN0I43ObxYgxZPegBqgnjRmaNVEQ1/Lc4fued5hn6NZ+gOfMiGjv7oSp8A44msV
3tj0x4Gf893Sa5oZ1Ncu2210m/Lil/vOVW+4Eg5cn4Ngo+vVXRGyzhMuF9xwVwzXotNzwGsFIJfJ
x8zHhPJvTJqrBR0Sx45nNgzM0kB6YwOzJQ+Xctchv16BqH5BRfN+x0Oi89Ne/MKFqJvbt1gng1wi
JYbNrB+SVBM0ZYE/EX9sI8PJdqhzxgE+oNbZ+LGfNE0lsBfCN+n8R+tx/TJVexi7JfeoUpCSRaFM
jHSwWjhfIDSB3kSu2d1KFfljG8hhqbep3mIVfwqoydTjkt/S7abUIeEWJE4AjJqmNdYOfnMG+SyY
zuT/md+fXN8F9VCMFeNPYtDJxEOdfCVVgE3gfnVzbU1N8Gr56gHeHB0ie5I3W5F5phM0H5sFJ0JQ
nrHCilZ+H3/hgpCoQFw4F2MW6ayvFKzYKUMb6buehXJ2jyoWFe7qCZ8KSSbnvQL5oDeCMWyQy3I4
mNpvplQl2ZAWD8kR+JAXW6kX7KsBpb7QtPvbZFJthcUYvj+MrGPvuwCcwCL/Zz/WFZp//RTWjJkE
VSACDA4NNOGzZL7eZ56bCvE0qcKeb4XRFx+H+quSmKqpJqV7gLfVckAT1HgsEScT0psSW556AOym
XQs/EVWj9dDW+N0p+25UVWcopL9LctC0cur+R6iYgkauQHD0S8SIwDvFzC/eUs2IvPngqH57R5ZR
mK3s+/QfYOMqJTNilPD9ii0UT2epDsMc1NogHfWXI1slb5La14RgfivtP/2g9mOEw0cYkfXBQgMv
q5fV4CH92EXnQXgluj8UDYe29wwXZwHF5+qnN4bCvc2mCgSh2KM+WAWLOJqfUqm+/4K3DZwL/Ouy
Qq+mxG+5ABHx+t2TinaVxITgfMcaWYwAT3uAkl4RsYRyeJdlrY+WS+raMIDYTpJwimiV5TwFcIK5
vMHsds2lkkAzOQT2oSclJxoGQLdy4DS1MchlAeF1d5vpwlLuuI2/kdRpib/ryCk9gqGIMIybtQhU
9X4/Rs0JHLTfH4D+IVpS38L1JCivUiOqWDVUlV88oMGbmeqO8b1f/4JQq6xu5wn4jiO2h+5KBuk8
zI6fsbsRI3V51CgJt6xdD+8s0uchzqCLFipJd1NqWeBnyu2Bpos987WrAvu+0lgBhl8b9+X+1YC/
FLWutX6sjlug5UTIiYK/1U6DFqQsGDcjb+Hh2cn9UUZn+fQyk/OEj3TbocuMR8zlZC/G3hzWW7qB
i5R3c6TevdUB6+DJBrCLXgWkiBwegb+EdqlqKkIkMGiQWOrwY/BprowmkCDqpJNf6DGLXJDYoAnM
oN/bXujGP9J4OV/oq3KrQv3f88ah9goaUafqXhlgFTFoxp+jUjyvu+P4AJ+KhDJ4hPsWOMWkIkRp
IFs/z5/SAFvUt/3ne4mkL0h7hIW/OpGWGlUMxL9JlIsG+FMoY+FU2OI3bUkN/MzWkuszQdQkBqw7
Wi7VPlBDDFr7gWbFihx9nzz9Aia5er0Pp0hgdpzK/vXcYt0g9kE4sYZ2gCyKaMzdB8EB4EquLl+5
1LYhc0+oEXaik1T9CZDkIsJ/BB/gk3nbFKZLiqgVWmj33Y0MPO1EC142R7/5NeJ+tzkVPJ608Lk0
HMR1NGhxQPFNV1hMcfiTM1LiSAFd57MvTSSy58gwby4E0lpqZHvOgGSaU7C87yxr/ifVsARA/8MO
FFqjvgElDFx7OdAh3yfqx70KopUtNIYulnlDZLsCTS9gMAvDUQApvETBzZby+MMB/pDVhNOiebd8
uu7H13sBY8NjLa6snZuvNMzRlNPDmxNRGPIcoXiQEiHc6ahkbmojPeppnmQQSldwKFknkS+OYPgJ
fL1vNO0A7eNl8tlRyJSko3sd0eYUQXwTc85tKiKfbp8DR6dI7rUGe0biLkSZdK67eYFv6HR6fsXK
HKDV5SFno/LY5naEAeWuGA8WOnt0bzNx+IPGOsaHLdrnsEmjvhfe5DvhZ8RLMWItiacMLsr46/y/
iGoEBFfzeo2AuwSPEIXSHrvIh3NcOycR7xSDoxsB+QXGu1FGZvfp1LBmRo13KLyDM5hUc5u1RmYy
8E9D79qGM1ekSJ1cqEvKHElD7ea+H+NiM36jDSSh2RvdxpObZSyt6XPiMvL0LvbU51kOVXkm3vnc
0dpR4XtyGWrV2RcTsnnaqbXa9/8FP0xJ8Qo8Y9irvkeKj0hy2R7Wl2pUyeGGEsJWO6UBdhbrSUOq
qnCrMNjRcjHJ8dlIDBNYWTtovFzPDywWhnyOydvM7mxscDOsoWSGhQmrHqUxuI6qc2nc7QmffZtP
GSPeyE8N9yjJ2JWdU+DSAQ7P2dJnk/Qm7n5BI6Ummcocp8xYSIBNuCR3gjiu6/y/umTxN0ZaKm3+
lMKUmFK2uqdX8DB1A9BI9fxEGAz5KE1fqpGYYW7zXTSaz+xn14BJu59da1CmErfun9y4wUrqzA/U
j1tpYRo6y1VL18Yf5/bmslRMy+/9i487y42xP+vJgu/RjvIpdraLsMGXtJ36V4pDSjLN7zKwlAQC
/ddO6713DkqugAcI2R2HDdyiXZHAGokBqKnL5K3AccDaHNy58pGtyt4siuRj6xqVFhsMrffTciyt
wPTULlI1EZphuDOmGASufxITtm28Xg55eJ3P2lIgTQ9wrKBGq6kiQJI2zuKLhQ0WlSaWvLLco/Bd
SQ2unfAyLJhQXUIKURxF3bexbRcPQRl6eHhShbvFN1GJfIxOIfYZowHBfl9HyB50Mwg9tG+jS0Kd
3MmT9j6aUnB9/lLUe2PIucjXKKEp5vJTo3nKbkDAzioz6T1eF7LALUxXTkaZ+GkwyhHOEW1VMiD5
FuCtCAukdDo+RY9n3DHEFxodB17DJf/zO9vP0NtVkUVQF1rVBJvhT/G5w45i9RNGpRt3M+XVgWvS
JQtaNczS6mGBaFlqHBfrW4uV4wGmCsza1qLMP6lFT1uh/LLr4ohCitUoT4SLiMgcQBp9Mr3x4BR0
zuym3qUAqvcixqUPgEH1G1P5DTdfKnu8wxoXqjm8ulhv1IoDWQ5XhtZutEYmcFOn5Yg+E5oRre49
hYC8dZxHKvzH8W/BOU/GoeK2qvvU2pMGSOov826nrnHnFe5tvsefH/TmuPs0zzLO1r3jpEVeBUtd
lfTe45yi3dW1FOLfmjAJNQz1DqXVY9QiGpaV3X+Sh1tkwS5WgYdr3HNMB1rV+LAi+sOIAzOgPhdK
UB+CnO3eZ6adM0C3ScIGOg6vkhQ3bwlEmlv8HiMQn0f3J1EfK8J//pVfkv//BSpP7oA5fjKUcJTV
0KOWCA+NNh4e03wvHmIJXou+/H00RM9tOcD7+7LqXewmww+XiMYNdxBkce6oEB6MScpmJJCeGO1v
zWzyOLBK8VmernbvLcrvzsunCNDjKLUu5NV6e4Axx1txESuGoa6llDR5prJKKI/wb6k6a4XvFGZ8
KFl+NuNn1WNinLlDgmb39kTPs5mURCHWuS71lPPNQssvcsEru09dwMEzHGGgJmm8uAd1zPHDWDFW
Ho6ExdXAnnmK42NwuFiBfsr1+ymWCpDOqtJXa1/p6/gvtnXqwL70o5qfqVFaIUebieTbj1IQMuEi
4JKlnZaUG0NGnMcKTa/DvHCdUt7Guk0SqRW3rV4ilwmnWpKhwwTaE0S/gFyaywLMN1iNRlTpGKDo
fyTFzl+ylvzSwEWecIo/A+0/wajR6Mr/BxxEMFIPojchLO8YL7uv1MbNmQ54OV83zin5iE60LEtL
HYnloMuTdATJRqK9UFzP+R/JyvI5COhFStx++JRG3PX1sm+dcjhNzQYIPN6eFRJBdllbmpL3fLSP
TsJwl73S+9H/QvZvSl6bxAhcmKbyOiDeRQjqNeXdWbxiOZfZoPGboHtDTLkMSEOZV8ScYc0tkxKK
s9KQY1B5L0utVdC6aF1jxjiEgBQcGnHw/JMb4w0kvanrBL7WYAobd0R7EXMn3XbOLqU3WqjwQKdI
4HwajoxJ8wd/0EjY81y4tW7LwTzXzC0r+rT4mq7l7lpvc/Zhvh0McifdscbMKL6QNU5T+YMvxxoL
RPo6laqWl+wDMwPF38KXNUpyjQLVB7T8sFXshiN2nBuoqeFVKVcvnjZMncAcrIxzslvuxqhGXv3Y
VfOdMXR7BKa+6eMgr5zX0ruGXLbwsgxy8WTfbtxkgVT9FaEDw3+0/aTqHEzNYVANDNkMH3D4PLCn
1+hXynf8U5c9isBU3uNd8BhC4e/g0k9nKOKhfg/A2EQwPHOuSffq45w8knUcD7yttAEUDu7S4K+Q
IqOcD2TBmYHluzqSPb1kINO0FvTjrPrZzb/dYEBrt+F0HGL5slprdfEWXRxkBZyHC4Je1BiWdW98
AWzHgLk2GXT0lL8TJW1ymRBzfslyiTGD3rxd5sXxnLkkIP1lJyN1YGSm1ueJAlcCcz0TZ5vqrjH/
Uw0os4SAFqyWPSxsly4sJmvZiAsIHqvDqrVwFgbTI+o7duwTdOj6vLBzTE7pLUxB5oIizmYSU+8q
B60Dch516D+ehK4/lOlsRFpyysP0ejRku0eUjimcVAf3OBpa1dn/vdKEI5P7jV5sS/unQKkC20vj
niR+5lkR69RPkezwNERaezQKWvNXD9xDYUw9WpqIOYY+NxTgr4mZ/LIFB0jbNekRB+s8+2hde1wF
gbbTmnKDNV6DCjzSurJSyHXzNM3OTenO17aTG9asz9wMwon8D+rGmDYpfV7r/bRjI2k70VrAIWM=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_width
     port map (
      D(24 downto 0) => D(24 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(24 downto 0) => din(24 downto 0),
      ram_rd_en_i => ram_rd_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 49 downto 0 );
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 49 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      dina(49 downto 0) => dina(49 downto 0),
      doutb(49 downto 0) => doutb(49 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_generic_cstr__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_generic_cstr__parameterized1\ : entity is "blk_mem_gen_generic_cstr";
end \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_generic_cstr__parameterized1\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_generic_cstr__parameterized1\ is
begin
\ramloop[0].ram.r\: entity work.\fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_generic_cstr__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_generic_cstr__parameterized2\ : entity is "blk_mem_gen_generic_cstr";
end \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_generic_cstr__parameterized2\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_generic_cstr__parameterized2\ is
begin
\ramloop[0].ram.r\: entity work.\fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_rd_logic is
  port (
    empty : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_rd_logic : entity is "rd_logic";
end fourier_bram_DFTStageWrapperRight_0_rd_logic;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_rd_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal rpntr_n_22 : STD_LOGIC;
  signal rpntr_n_23 : STD_LOGIC;
  signal rpntr_n_24 : STD_LOGIC;
  signal rpntr_n_25 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gr1.gr1_int.rfwft\: entity work.fourier_bram_DFTStageWrapperRight_0_rd_fwft
     port map (
      E(0) => \^e\(0),
      clk => clk,
      empty => empty,
      \gpregsm1.curr_fwft_state_reg[1]_0\(0) => \gpregsm1.curr_fwft_state_reg[1]\(0),
      \out\ => p_2_out,
      ram_rd_en_i => ram_rd_en_i,
      rd_en => rd_en
    );
\grss.rsts\: entity work.fourier_bram_DFTStageWrapperRight_0_rd_status_flags_ss
     port map (
      E(0) => \^e\(0),
      clk => clk,
      \gmux.gm[1].gms.ms\ => rpntr_n_22,
      \gmux.gm[2].gms.ms\ => rpntr_n_23,
      \gmux.gm[3].gms.ms\ => rpntr_n_24,
      \gmux.gm[4].gms.ms\ => rpntr_n_25,
      \out\ => p_2_out,
      ram_empty_i_reg_0 => ram_empty_i_reg,
      ram_empty_i_reg_1(0) => ram_empty_i_reg_0(0),
      ram_empty_i_reg_2 => \out\,
      v1_reg(3 downto 0) => \c2/v1_reg\(3 downto 0),
      wr_en => wr_en
    );
rpntr: entity work.fourier_bram_DFTStageWrapperRight_0_rd_bin_cntr
     port map (
      E(0) => \^e\(0),
      Q(0) => Q(0),
      clk => clk,
      \gc0.count_d1_reg[0]_0\ => rpntr_n_22,
      \gc0.count_d1_reg[2]_0\ => rpntr_n_23,
      \gc0.count_d1_reg[4]_0\ => rpntr_n_24,
      \gc0.count_d1_reg[6]_0\ => rpntr_n_25,
      \gc0.count_d1_reg[8]_0\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gmux.gm[3].gms.ms\(7 downto 0) => \gmux.gm[3].gms.ms\(7 downto 0),
      \gmux.gm[3].gms.ms_0\(7 downto 0) => \gmux.gm[3].gms.ms_0\(7 downto 0),
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0),
      v1_reg_1(3 downto 0) => \c2/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_wr_logic is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[8]_1\ : out STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_wr_logic : entity is "wr_logic";
end fourier_bram_DFTStageWrapperRight_0_wr_logic;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_wr_logic is
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^ram_full_fb_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  ram_full_fb_i_reg(0) <= \^ram_full_fb_i_reg\(0);
\gwss.wsts\: entity work.fourier_bram_DFTStageWrapperRight_0_wr_status_flags_ss
     port map (
      E(0) => E(0),
      clk => clk,
      full => full,
      \gmux.gm[4].gms.ms\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      \out\ => \out\,
      ram_full_fb_i_reg_0(0) => \^ram_full_fb_i_reg\(0),
      v1_reg(0) => \c0/v1_reg\(4),
      v1_reg_0(0) => \c1/v1_reg\(4),
      wr_en => wr_en
    );
wpntr: entity work.fourier_bram_DFTStageWrapperRight_0_wr_bin_cntr
     port map (
      E(0) => \^ram_full_fb_i_reg\(0),
      Q(7 downto 0) => Q(7 downto 0),
      clk => clk,
      \gcc0.gc0.count_d1_reg[8]_0\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]_1\(0) => \gcc0.gc0.count_d1_reg[8]_0\(0),
      \gcc0.gc0.count_d1_reg[8]_2\ => \gcc0.gc0.count_d1_reg[8]_1\,
      \gmux.gm[4].gms.ms\(0) => \gmux.gm[4].gms.ms_1\(0),
      \gmux.gm[4].gms.ms_0\(0) => \gmux.gm[4].gms.ms_2\(0),
      v1_reg(0) => \c0/v1_reg\(4),
      v1_reg_0(0) => \c1/v1_reg\(4)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
OiQdtWTtR9UcO9P1itIuuwRl/QoCGJL59kbpJjiIH0R99OzTaBleFbU+NNejUoe719ezG39EaF6C
JkelkZJrEg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
tfleOA5bEHRzyGZ1riApUseGRDF8C1zZETQ741VupG3H1r8eMsPvtNL8RVx5xP3cpYj8LXvKwLw5
0+FkmYCUB0nf19ebE4jV3pLqaaDpF6wA+Zh746oYvr13fHfYOjYKSPThx6QPXM5mV/5MBTR2MknE
Of/5cut58kXv4WQDH5k=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
M6POsiNEQZUn8XpTzMUCVGZB3e4ppfCgsG9hiDQGif/W3u0k4dytULI+lkZzjwHgQak4GLxA9w9X
+UREx0EDd+SxWtFp22m0gypzAghoXKW7P8opjx47NLYnHrDCY6w5HhrJLdY8cJkwcBOz4OXprbw+
caQwLjRjMb5sTYBoAyuK3zPnh6dpAbq0pWjtz3eyNudpI42NkcRssLb1Iqdb05+7l/AK33vRTHaw
XOllspFzaXdakF+38oN+8uq0beSkI5kXfqakCLCmwvmPi7wKl8k8LNEJY+47fDj8vix49HTWOZS8
9ljmlXJYCiJT2O5pIOrUP1VlAIm6pcCn3HWB5w==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dqO2wykDkPguKpl12j3EgkbUb61bN6zLFf7dCzJVoYaYvtcFi6H8lLOOzyjGJ3qdIdffHQNPTuiG
ssXPqvDurIxX36GKTwAwQW3ldInzY/1TXQ+o3jsy4hMPzM3ffkNtoljIy/lhMbFhiwTFJb163fD+
4HTzhQTM1GXIvyBGNJaq8GQSAYJXW6kOtUbM81zG9f+sBv5twJU9Jn7Jo0yRFodQlCHyKUDtTdPp
1nZf/pVhQQADfjVNYSJeV0pKP5dJ+UdXnjRL477weKhAFIaa8xVeLTYMW+zPqUGpiFO3sfAObidt
or9GredwqDJCvRcqeQI6xM+dIuFbHr2Dfm68nA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WU4nsMZg4YtntAgV6QkvPFMxWj4dZrhqRFX/kJKqJN7TNkPXDNA7Rhqx1+/6uFwuSaI0AQrdxFXP
EVraYBkDO0RHDESoD4kwhhn8GN9o/NL3N139r3nkl/uXc1mgsluDRE/5xRkuEs1iqhdeReBjBBh8
nZAR8dpdZ8jyt+ArMP09QeO8SiHiHRaKjEhJj1pok7j24ZZjJYvbmJsepiHVEa/aBvCK3h3JK2Fk
A6kyTBcSUgAB5RxbX38w7XuR3X/tG5FaP2RdqxrwN86cSZgpDAs4Hqvh5h+F3Oe2i6NVVxBeRsu9
PpDzdIZDOqiKVW1xv8K1oGmvMF5aObJ2ctzmVA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
FyB17WZbhJVBrhgthXdKrkqOlqvFFDagDfs3WivMvudkE/iPtXeE0qdpXYAwxYqNoWDs+ElK0mAO
2kolOuBbx0X98agvv5awOMlh4eRz02zql+1KckZ2kLYv8NccdLWfYupLFCW/JSgJoAncjrm9qrw+
UCKXIVlXucr5POaBUpY=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
s3atYiAAjOvqgT9M5QG6BW4Pgy2gbkhbIa7BRi47fe15EzjIBPGwNinWEHGfCCH3/mBvgHwXQe5O
Vvj3hSf/mN4mHhJQVwCuMPhKJzTBztkeAjcRZaphRf66A0TNfWY+Xt2x17GEgNN331eisXF7v9C4
5ZUgJDe3v1TWAa8ZmTjbDhgfQXsPeZ4NuAcomX0zRSBCeuwXWUcDJR66TOhpbpdKVRa1oO4j7xpC
SqtGZEjqFbQ5kCXxI6375ZpmuyI1lmIA4tSGuRlC5HehcCC7zoasyR9u96M17hdwFJF6dOu8QR7L
J7FP8imei0wQr7KAis6WAmXyD6+ZwQApEKEcMA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
l/UkDc8qKPTyevsz4mkmYlzm9lQiJpEWTBWgi4CUZgaQd3kLmuMneMZE7hRpc1R5SKYq0viPqP5q
92IgkIHvCupnQhvfv3mWoe/1z/ziCpIuZ912/LlOiGYT0M5PBG71uVMiOixNR6wrhENJ6LsuHxK2
HTLIRVwjc8nKRJ4iO3w2nnULH/rK4LiqUgHIngBGnkb31NFcTrhPwWJxgpeTz+iujEtgesuKFRKl
grvxndg6vlKik334eJw7HYi80BZlbN6SzOwH9eyO3oe4mvC3+edanDoS3uqOxsiQmsHCmWZx2E5d
XVqjZ6kYzCJSx7Q2dUzN9C1UClXB7sUNOP7hfQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zeTlkC6CqiYcyZbjb84zAjRNk/L1Td+sZrdflnPJCcRDQY866ZidTM2783R6RZ827XW0f2EiRw2E
zlG9k0TjpN3arLGncJl0LVdra784lF89FxXqMHD7EaP7Y0mYYlz/ITk65gKoXrqIq/oXDyrTnC/B
H6FwJhNUcIa3Kymlof78vAUf6H54BGZUeUxkUxrq5B4BoM5wvpYkaMMMOFaCcIV26oG9ctOEHqhA
IQF1+HErcNqFkQmQCvR4Fi/9osBMIPvsisJcTvhpUXEAYNohxbOfG91jV3HO96pvk2aDZJ0a6yNE
luhsIvHtXLF4VwbqdWguP+5iTPBa3SKlCAsMYg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 5216)
`protect data_block
yOD9PoT+w1LsPlz9PbREZzUf8aUPWFNlo+n2rv+95a2ZJoAZeUCJ9wc7ijkqsrCUULGX8g+Eo5hf
Ik5O9f14arfJN2SZDHc/Lb/ynRlPD2EqGJrv5k9ZLA88wt/OSvZQV4CBaMpUFjIWR+uMKbdgC8tR
j8XK627Iw9HShtZZD5f6fbd58QHVaBZ13NAVv1JJu/4gXNhcmkDPeE0/67k1zP4jh/nbDWjG3dWL
ZRp5wncY9imEDx3PpUS3n7JQKTHbaUI2Sp9WGMUVUXRsC2C7erIsIMzybmcXu5tuRmBOQg+pi04d
G5m2J7tYe8yhlFwuFVJq7ikZN/xLeKOhT7WwS6qOy5J5JU1E7vkIdqyh4MT14uMDRo5Po2Ybz92d
h37oq69x4pnRQqwZEcm/r0+PdAilg8if+0pYW/C8srhNcvekaivx1OrD8yuEFo3DxPN6WNgWr7vi
IPO+b7v6ElExEZSA0brOQ3S1WCld4Es5CFchVaT91hLnZr24V65V+98n3XkRfh//qzPX3PlkaZEz
ltEO1nTmo3jsm7h8ghkNFeZIXHtu6uRYsDlGJLotRFyVIImFVicubP3jMP+U90Nk8vFLRF8uAoo2
XBxtrh4E3xzwJtH8rUYnpYhiw6S842JojqiZKmJXv6bSiR+mPtsY6yv6wTl1zwlnjJmLrtJgRG7A
U3HHW5YhNS+Hj+JYNTxPmT8N2iAUgL9D443WB9rqOrJERYmyFr1frM1uKtVRTMUCM/QVwocc2FTp
cqD3Da7c+oV0sK/fnbOvCMLofE0SORaqK2zjsjV1luOvl6DJDOK902TE2k9PfjD2d2AQhMh6hc2K
3Dvk9fHt+yfNmI+PhuREdoholTo7CGcAa71DKeniJouoA29G0Gkhke/cnQhDe6lpbWhMRGIU6lZt
eSmuPJ2ukSejBni32iT8DypDCDhC25mbqIdbxY9y5QYsi/tI8XDm5wpVS8kYDuL1ZUYc26kXwzwW
PqC0qimquMiWHQxEjwfJk7fmgLIapBXeHE8mYTTFXZBrezVC5MWijBWADgwj9QXSj60iKkNNIO1j
6p80PGhKdWCDTlAx5HE+zbkLkdB6gkZyYJSGsmbXxE6tGU3zVP8Ah7q+uTG1YUP3zAa9yc46p/hn
dlrYkipoKdKOeYT2iQxtAfcC0FwmIir+tCRc9ff8LwsGxayZS8Du0ntePAp1uQRzfzAJisxFyNFL
ELuiW3aDkHK2776jXqEJaJaPEnbaK5xuGMVTBWApIt5AscHclKXdXalkuz+8YQYetua8HXiwEwtt
6OmI/c6/RWlREmk9ySa/n3ygN0iJxZpQ4t513/NYmLiZB4qEiZur0RV2XYzKk0U2Og/i0w28nhCY
OYn0hREwkoSDyQ4XEb1o9Nvfe8zEDvP+PbKnvEE2rUS/gk1aDqxgBo3+si60YqX49/1iLCKOq3li
kqubjzetjbKuHYCwIjxgTms7NtSxNcM0eJZx44K3mF6CYG/5i8zYYxkMuaaTNMgNFHPaj2TWHPJ6
0SQ/JrDR0n5LG17ctGUQF5RhO3ivRHPVf8tgGUBoZf1nBdJeEp1R6oaJfCeQkILVh/xvLDsckLhP
vJJuOUzN3yJLyQ3FjNP8Aqpjf6mMbQ4tT9uLmXh4SyS/LcTaNNxlajP86daIS4V2nGPvZg8gZZwC
w9rN4LOelyEEM3WymbIa5jzn14jAO4mOS+on9xyAxrSViXwb9dxg0TI4ktuIQqtGvHd5VXuDbmKE
PMXLHs/xUfExAvyVbF4H7mC6+zTks/jkTPLihce36UBesitj4j06jwvL45iaqvv+H2b8vgJ0/yun
4+jCOcmSuFmno2u0TQrcIQcQ6wVLtaqyUb1xtcmg6AcO+/WMweDt7hxi9FEHrvJmWEN3/Q0GobV0
oaXTMlwLqp6cQpUYgBfmjON96j4aeRTguPt5+uKCpcGNLxF/9rC1fKEdaXTrZ8jlReyJ38dPr1WM
6DnfKUAzHOHiAgEDqbld0sYk6fHrvgcHbmUOzy4pAnsoUxRqzPS1EFLqqn1HvoisnzHnM81rR3Z2
P0dVK8P6ruo5eORfXzX2/iRWC8M3ojA7UeHfUDD1m0lf9pRBq3kbF/U6inKFTgfv+fno/0V72Vvv
sy1o6wxlXwJU2eUcM+uam8/07iLx4RYucA71arnG7b2r0NSxSEU03HzIn4iNOXbJvMmrLmQSrRpv
zrsI2Q4cqNckn3rdfsAj/JIUGWBfCgUVHWJt118k/JeeoiLZn1P8+n8BsP0H9bPkBikbj+eovqc0
/yrspj6vd95OfmuxKu+GclwM2Jbpz1e7EKA0Zwvo+b4fi/w09rxYFSjBcW1qgisYWLIP/51nztcq
Il+QSbpfMbbGcjpP5rNcGaL8LNet6HVjdXx1drKzSdIGfefF9htQytgpsEw7OHlBvroOJqB2KdnV
PITVIseylAWdyQIPQslMIG50lg3WxJhA5k7ATA9oiLLxxY7Gqvd/Y07Ay3Lhi9jBiEyWPLW6N+Yu
JGmg5oCiIn+MS3SwIwrSv0nPpAL2Qhj+Wu4QsqWwmsWc2l2Gj9P28edsxi2V8FTV1JLTkMe0RNmE
GwdD4ApU7nxxnWtyCAy8qTx4rUxyV8XH9ScoeQXD3g/ZkpcdJIPn0lcQIwN/LIBETswznOUNmsnj
6Vqs7k5SQ8f9HAcNKlR0Ubc5EJD2v3jRlzG9ALeWZBSvhuH8zqL8/p4jDMVRfAuzkpDOqM5d/NNo
44sE9TRu0w+pg9DC0ERIj7BL9UxrOSCTTz2l9m3cHK/XPmljhfHrFUUg/UGY7Bzz1GL6Sr+zAEac
kP8Di/46cy32T5Oy4nAe0fjz3fIc86zr2HukBEY55DJN3Wy09Irnh8/iogSBnmAFGINQJxN7rQo3
Z7KXah+yU2EfH9PQjq/5LOUcWZHtdv4obCKS22mQi7kPM1LZDfI6H+W5WsEGhGVn+uu/g6n2AIne
0UNnl4ux1QzAmgmE8tZnTFKEWqrw20333v1oczS+Xm3R/6afx3akOU5WJ+dR1wC+oZiHLmk4AvT4
1pA8IE2HOTwcpRz3/4mBZnjZGjb2CfKIQN2olf5KH/mUjertPrc9tI4PQBm5BFhbl9KaowHM4TnD
bKMDMjWqmgcuwDW0jWZZg49EKepQ0qMMtP1X7fJDhk/n1bHdSZ4Cae0aK9iil6hWDBfcfmLep3Aa
eUNWdOVsQ+VjIMNT7zMjbjbOXuqk518V+OVx4X8D0nqyVbuhhgLXrmKgXkXRnaap5ZdMzWnUUpWt
XAcK0N1vhbfK7CJVK2v48Gmrilacn8mAWLC3F3DyrPIZi8waIMS+GBeZHaUL5M2MnZj/fn0YrAXJ
13l4T5TLTcz1fXOWqeLUC35s5TB1FEs2O8Y6R89p+UA7DK2+mMuf5scJFDkesEF5vHUwTDJTs2TE
O4RJ5ouZqgeSBjcCBZW5XNXDtOy6ieYPGEt7tQDQg4Fzr9UYN2GHxGyhZDTFH23RZc4PRr/BTDw+
12MHGinskKXESR+Su82aUq6nqlnG/tKMyxEqsnqY2+wD4LRPFPzScY/v/xnEJ7HIK4xj8by3XzD8
T46XWWJ4XRcibx4kixWSofNbycwK/roMvBAj5VDFXOGsTP38upKQDUWd78AeLqnvEZKWXFsKHKPZ
83xFY12jVB0gc8+UPE8Df7IvxXoxgWtcyfO/35vrAwk1HXImvrMDO6wP8Z/fwsRnsiJ+tBlUzt3h
PM8EfbW0S9FHlGg5Wh644eFQDmtMCrilsR25ji47C9iS9Qrl/Fs/kWuSss7/W9xdy8pn8Fi6DReg
2YdV4xtI8lpgJVFHkRXPTag472FFQ1x3E6PtIPIW+3fiWkHWvaNvfufTFMIJZvNnSG4uvV7qDzjf
veIOhYK2l1qmj2Os2izohP6zw563qmU3F5O33pcU1XcMsYdRjFYnKi/nx42l0SvjzrCkKLtSaIrZ
8juDJi6OOGFJZWlRcH39gch0fCpgRR9yqhVpRMZSR/TWJw/Df1PRFpMoVHnShjE3IE8PkkN+IuKf
g5DzP6i+vVfUKtsMDNIWoZ9vv4Ifj4sm0ul0BW/klHQAQjAXcapqRQYSjtYOI7IP4cOYNLtHbHEK
YIP87RZtQ1Ir1Sw3i1X614kn+gq+Bs81VSECBkDv+eqqRI8WFR4dBdKEpGTHy0KsjHL3tTaGE33a
GFWJkhxhLMj8AgpeSjbGZzOwAi5jUdGDEy17+kqy9Cgu3g4kuwh1dVIQJvJMARGjrfOTcyKCxRY5
HmWmMGucsYr0nLrUBTwwNnX25fzoQUL7Fr2OdtLlugSbz8ym89+D04SSxFU91m/V8+c1GV5J2XE1
nbRDoWk2npigYx4gfBQAxXlprR34cfijeTjF2YgwuQgl1df7vuId4JNphszcImR5AxaRU5VgwdOl
61lMLio/rLCkFm+pguab+Tk9L7fdYLLiQIJ/pKQTWzm2BOgowoX9Oi0vSNVJGLGepLhHcLwoNzyr
l1YKwOZcuktvLaY6iIgkWNYOqFbgx1rdk93QB5fsJjpK/JTg5NrzqvdDkJ0QWqM2WfnbFlwNTpUP
nLKlJZiTZYPLKaLGcLI0Gp2ufxYVhlgKTUsA+Y9ucULloY82KU7CZJ64si2JyAgT4gcgqeNuA53K
ru3D0CCcjEzjjtXZ3vFSD8sqIGUv0yLJtpBCsMrk/yPASb7xNz2GTZcU6TiWVFqvWSbdVoFxZ6J5
M6ZmlC85SxG3HGWdvmI0/b8hZPK79UOm9aQn1j7FoHDlKm4f1yZ/+pBlkanRVe8P0auv6WzOVos9
85e89oe1c5uEi2IzpCFFrXatywD20OE1bG91NXub+lOx8v7ZfHUXUypUE7y0MwQhZMMhvOKT8gfW
Ot2fi0HVSd/SQtBCFF4RaTtTFNDUuo1d+vAHGouSpoS8y4v9ZjZlXQdLgG9Gm3e2tSm7cWoB0EwY
fgKl8N7TM6zuu3dn/2r+PZTRAYoqZ4mgFBXtwAbCxE3x90Lo7Y/tDuRZYNQfN1ta+K9hgJcPX+r3
JpBIrqQv1M6db5zYeJwbqRp/dC4Yac1xanAFZczkroXSwLJcTeD/umslmSFJHcqVBMJsV2r9sBql
GrShwAFNm8Dr8GT19zLE7EcZcxQbFPCbBRd2KNPRrXkc5acuIGRWeORwAsnQSUDlOHbYANNBl3Tv
/wI+Q5f0jwbSgitRLGRDijw3Y4G0sSR7Hhex4Tv8QMFLSzUhB3Pt546QNxqyU66cdME0qa0ZGrCv
nnG4PgPRZmKB2Ozm2ZjtqRngPbRdkavNFbskQvddzdyUqvPfYZGOed0dbZpfti3ZYHdoRetXhDRz
+MjYqMEYipPjA3XAocXROmpsJrN7eXWVeWXX62rRjxdcDaM7KTkfp72KjLV8yL0R0M00HPnFhSf+
ChFXnG+J2sHvgv8foPzawVccu/ChlHbzga/AoiWK7At3r/vIVkVvoZzEWyABNZYnHd6JgMJB0gR/
3t+HMElk+YUusUzeBwyLqss8CenqEtcDeQmDjx8FDUUolNcaBsXZSuw35yxE8ZVGgtzhs3HMi5q1
NsllhBa218B8Tv5huYVbS0/ATq3cw67ryVUv0m6S7/xMMK3VaXmwI21MO7TKdSGpI0DfV8xQAcIG
fPgAB5sWfBgj3bDtn7KEUbyj44epPMmnht5VvFvfAHyOB6b+Mv6HR88iNRdZ8pa7sT2g8KUAXZtk
uvDJIfdKjGOjZkIArF6tpaLkomtezlBKr8ynacrNvBhLwOvc/dC6UH4iPj+7dqzqKiODjldwkS6N
G95ECAklvZ9yiEdl+QKH12GHxOO/BuhooYZ4OWHpnsupXkIzKZeLv2u2I5utLO7hzJHqimXSuf0W
9GXI/DeF9KCok20HJvcLs9JjsHqjAAPLyIn/GGGZ6lWbh8FqN7LNItZDhaJjIfhrMvXodbxAnvKV
fPq6LozSg9TWKbT07jDgNXJ7IVfzqtxN1kfwlVVGxVri9DXE+6NooWCZfbP2x99lAH4bqIuWt+M1
LcIdGnoBUydq8DF3NW1CiLM3gDxR41Lmd3YVIfZ0vD3cqdIncfsr0ElxLRmk0IGWFSeUBrLsUPvv
12MlebHYljm1jBDTcTfy6LoT9o0uhTeWmpQxdkVaQY8izQXoaJ/bILrTtOJ47Wx+oGnHrT+Fd4vR
wjVQva8pk8SEJ3M2RNRqyYCEF2OQHlcGlYGC4dmTrg9W/+PUes7SnXe4SSTbX6wKwhksqgDTUbAg
47SAgCKMjupZth801D/cFUpDADx8D7ua7EX0znXxzkzGcn8P8GE0TvehdzfcYs3CTQgma/5faHZp
KeeVW+sG66lnttkV+e0OrRxGypI8qPcT9RwO1Xh84FenRzJemYxiMp/rAIJeXSnN/IzBhTRrXFfp
ZNvYyNz8X3KFGZjbt082+/tBSjtHklOEkfzqYC3eBOitTf4VZCvfXFgaT+X0x0K/SZqvrpKbbYA/
ZUyzzFZx5EjYBS/yx1WmElo7Xlga0rforeOWOQNvbxO61/Nb/mhHcYGaZpuIIAhKZh49bvOdHzKj
ksA5bBeBFWoiEHLMzbbNBNK4b4J/IY0i/7nVHf3e4Isfvwen47+SmDtGaCF0mjata0Cfh+IGug7v
gl4kr/+3MHSyOVDRz+biHXIuZpFLwLvdB+iHUZh7ekhEiqYYxZnJ2A5T3LOsbkMBSF/YOC2TdmD5
45CbKDmMTWa4yAGfn/CyiydBv4Iw3MLQqOZMoYEaxonWzuU3zWv00bX32mdTZw/UjUsEsR6H3Imp
767MLetxN54vV/5mTsgJJ21xKsXaVoEO+a0uHaIzCqohcQvU7WP92eKR782KdFaso2Xy0x3I2qw+
k0fqLdiYW2EGr7bTI6xOh+x05Q1rfNK63t+aANKU33Oy3GwozlF+26RPZyz3OSzCziU6sWKuVGGp
UKztYxGesYxr+KtHJ9YDc5jDEgmbRB5mANVPj0g=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_top;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_generic_cstr
     port map (
      D(24 downto 0) => D(24 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(24 downto 0) => din(24 downto 0),
      ram_rd_en_i => ram_rd_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_top__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 49 downto 0 );
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 49 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      dina(49 downto 0) => dina(49 downto 0),
      doutb(49 downto 0) => doutb(49 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_top__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_top__parameterized1\ : entity is "blk_mem_gen_top";
end \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_top__parameterized1\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_top__parameterized1\ is
begin
\valid.cstr\: entity work.\fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_generic_cstr__parameterized1\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_top__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_top__parameterized2\ : entity is "blk_mem_gen_top";
end \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_top__parameterized2\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_top__parameterized2\ is
begin
\valid.cstr\: entity work.\fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_generic_cstr__parameterized2\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
dPt5E4AieGCEt/K66u1/rHhPwZDIYuKJwNBuR3AyvXP3DLERa8PZqI33iFD5YJ9K/pk84GsX6gXR
MC76HtZRQg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
ipv6ffnwFF7w6Ljnhr7VoRPZgB1xYGVDBO+TeyA+ahu9o3WI4B6MbZL7+nv2IMUuMck+p/96Vm2S
2AlMDXC4nTIaPKSBgF9dXv+35lhtJCWo4bWiW8wYuCs9hpcTZ5QrDse1NwpDrsU1BdGGANPzkO/m
NZcFX3LChIZ7REQB07E=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UZUgdCuw/Ac1ONRQBUfK5aNtN1l1cOReTrgn2gb4ILBz0ZwK5khLM9TWNLMXkoMo7N7PTJ8qzO1k
t50c0i5imhdgTF1vLgLjhrJyhVV36LJbQMbHnsVPNdfrxDUcaUyM4wnvK6amvgGTvU3jGiq3Vw1b
ftPQEstmyIqMvIoyTDwpS5g78tGtVvAxw/I1Du998pj+WRr6NPmYQyZPIzjYyMnEtQCmZd845S+l
jRux0/v8Nl7jeiQFBa5x1XY1pPSUVSaOqNHH5i2VyB4fQGhununoLlUTP8GCP6eExGXfePBOQxsN
5yUsIKgx40ND3sb317vZbUn/6KPB9Jp9AmevmQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
itAx4PFdHKd1pmYBAUAeYLzpD2P3lq3ovIMewnbIZEMg4IhZggNF6oYRG0yDOH3jUWBXfp0UCUlQ
TjLuruS+58ta9malWIYG1Vp2JR7IDWwT+zqneaXOYhFidduDVHGoVSS0s5LW6JITUQB1VxOfbdzG
2Nak8LjI/GUlGwcxphtXykrL89CimAoCE6rE72zVZ0ljifKC+6j9c2d2GMFMUUxIkCion2/IMeT+
LYa6L9Ccs4b2iLDyFdRni+iaXjKg4y7dD7JJ2aKy65TA1KF06xjDS2FxRC20TC1c9JRa9bgaEHWM
oRHZBvkX8S1Wc0DMZS99iNKpcOGPgtcJRLeMTg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
hMRQn17JrfkggLuUDBtw0SSucCOYDsiTT49JuhzF7AXT7ldqRnzU79S6QcX2P5xPeSQD1OLrxCMl
P4qRH5kCvfUjpu3u4hQjUZWcXU3Uc8dGpFXYujAE4p5/nCUgMFdnPeqqYENSvOg+CFHRWsucjcRH
dwVo6kCKsn1+vVadQbUqYothaDoMdqKpIfERwVTbk3zbmdnBuq1keVYYsTRE7FewU5+yj0tSQoTG
hXBr3oTfE+RB1x1X5A59k+Lil/UU0AWYuGRJQD6qgv+JatF4ch12k+jUCQWDuKE6qAv2P7aHp5Ai
evj0iRNJXk7I28xo7R+4IIoLSrtcMXVN2rrkdQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oeVfoBxMjOQlLHahMvbBt9pCmBLpFy87hhFGDJKOlXQpdYbWDCKubxm3l5LJe578FTxJNOLt+DM/
Twrcb4yTwW5J1Ps58huSXu5X2oHCMw5H9jY/GNpPPjViet4YtuG23G+dS3SoW7WoOCiC5XH7F5H+
T8m6V5PyUqGIFLFRr0A=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JygHOAa03zUR1c70sqKmG58tH0oRsKYKnGmP6aNoXz1lyVhXSQACXpOn1c55aV5MmzZUVQBCWZyn
3HUdFXCgloQcywkYOpiV6acnlDrNNZjnJGQkLOmPm4ZmNPxuVGPIZZQtHoT5QUkjbdwDBDPy4jiE
CskQPt97etE7I4zl5d/nG7dX1I4SxKvdHZZChBS/+l85X40Jk3TmO6YAkGszEdNetanqnZZjv209
n8+16TD3e6CyjDT4Oe/Fd9L7vnNhJXfNzkL2tyAsZMCX4E6PjOSMH8NwNuLAasN03HaDJoiPsrvt
3MctCKl3EYFQBnT3ZCKP2+uLu/zRfBsJzwLu8Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Gdt4GB/nX8uI//4BRyyQSmm07M0Tn+bziTr/+1CriL55wN3UGX5tqoqDwARfBJo2JRNT8OzxH2TC
OuX0n2OXkdA1pg2+hS8GXDbTXoj3pqtIRDkiYsDEALqKA1RdI4JGfMgaoKXiM6ovLHuW+SYchaXG
8fIsEuJINz6uDrL0hUvNkoCFv5Ubcdn/rMtKDoMzbsPm3vg1MS8dlWKeAFKzrIG4ugYVR4IlFBTE
2pkdVZTf5zee6XRgPQu6WyzvuiuHPpnFCEPvz3Mj9LWwSl360LPsehPpWuDp68bDg/t9Pu7QtyYL
nfALzq3q4daCC6rEx8LZ8TLAvtjxTk4s1iTQ0g==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Kgdhcp7QwxXkuZj4YrPRSZsnuA9aRai0K90v6cT9GvwcuCqBeOVw5uRpF4bLwIhUFerH606yVBNs
Y1MEFph74Dr1uCK10Qzt6KQomzdkdwCAi7trfVBiqnmLXXjq9bVbyJeYcCTFyhakP2wH+wMCsQw0
FAIbv4b9ugq9H6I4tf70Hfjf1DXNxMvsHkCaTjB5LvFdGqiTr687jEuJUUvOdcxA/PZgu4XkXLer
HaV7MqCuoQ5FycS6QBqVDSAJtrHFzmfU/PeeibPMUIBY8195aLo0aEN1BNscU0NYoh+RiF0QOwY7
V7GuWrijfs4mnkKzEaqQXzKzEvVaMrZ8QOwq+g==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 4896)
`protect data_block
8j2VV43fbkEe5Z36e2UyE3obrBC+N0uh+TBz5k1Ieg/o9+Ox3kLlmZTRSs2Tov28+2LeI3OeYLjo
VTpq9uTJeXgbW+/kAx5qVvdfjon/THkrw0wL5pzbazjTXZ0lUIIf4HwwM6sAvVmrOtwfCe/iVH9+
JxF3GtljCx8/h+jkywC8FbuyB8Cb6dW1FEdDRSN3a5NyCmGnMrV8GcTlbAO36XGYERqASwb6Xaqj
do0lXA9NArt/+Xb32mEJ/J1euRELAGFam0e2mXbbo1XM0OUe+dygvjJ62yWSuF2WG6tcuhSfjwdL
YeILBx82rGDhy5oRe+wIhTY1GnH5iQ7r3L0mMW7f6fe77WXWXS4LOLV2XyZMvZyTk50taZN1kGMQ
djqav7DjgRTqgbuoh8VKv7Ema7hCGNp+txjDnc/yXdDQcwlca+0o3/X8t53Z3yg5SuM9K8HvwDsU
9dB7bfPtgOuft/eD7tZn05Lwudusr6wqvB5Gj9MZVDCS+/LPMnUokPY+5duqtkdC3+lFMmZvVJ5l
maKBeH/s+eB30wmD+DOJzVUPSDXpbQYDQYWQPbpIxNiida7fd5SQQ74A54/4h8x7oLQx0yxB0pqc
JpHsTrBRrBKWoYrzL3bEQ1WWpK4CzqLDDkLpgQN6F8Fj/RuyURCho91TTfC8iLSjJHzoXpk/i9fL
vv+kfwnaZV0k9lW+bIv+Gh6w8kMXXSuElXvt60OZ5T65q8X2JmPnGcm28rhJ/U9BKRVBMiIYrRwR
bSEZik4tLTgGj9SIoQtPDiQPotM/RitkgDBzM/EEZuOODQhKgxeSvY+mnvwctN/AaC/PI90LvOIB
7CHP8DJxeWMQPaKq+GmNCPXJlP7zZIsgwN8pq8bWWO/NYUj+WxlOJ6kJRrTd1OSPZgbHkYJ1yZEm
RdZL2TOaVxWJgus2Qt2R+m2HCnK3vjs/DHdul65HUnx4RlNJkakOKVhxeUi1bIHrhi3aqZcbBfY2
Ug7BWy/S/MFbKxTLfS6C6hXkVcgItdtptm6tXmPwVgZBnX4H/K5xaFfV5P0RTOxUVjH3tUvs6cu3
xBOBZ6qkXIbEaLraXXw6COcwuPCARjMHxFXhC7SGvm3UQgC7S0traLD+/pTYe9t5TSK/jpSjJ8tV
KUTjkXIyAHk14zyzzFQv0F1jHTgWFD5vzteShY/TSYVZfyqLrkPpMN+RXnY+PGhJ3cTtHednFd+Q
zUMWK1VSwzyr+xYTTE5tdlt/T/extSbiweILYMIBAA+zPRGcZuTYIftSXQH+dQb9xLQ8+mrlY4H4
sbqHcu5ySdHllRR21wW5/p1jOA+sG+J2FcpsmT5X1nMMeXOyr/WRsR67MwHrvogA9/TKJMgQTMk1
iJIBDHYPRKMX7F6ZHlT+Sp/iQ2Q31zCx25plwD+jgJ+cQ903sTnd8lxDOq1LZZMR5F7XF+MEOlun
U/2oaMsuLIteiudg4wN4Mwb/3EJn3AyebnvVu2wjbEAmMkUqf/esigugnnL/F9PzT1egkxgVEQQE
bI6Q1NYSyHMuW5M/M8puKMqrk1F18wPePSAHyacfKUY8E94+4NvpCQOiFJNj5PCFNzU+J8xTVf+8
NiK1aDPWl46pKJmU9XRnyLuSQYZr1uDSbycE9otDABEHSyMs9TXrgVTfIGzoZaH3M8jacFdcu+Y5
Vju03kzqmL27ljMYFuut28hVSGthQJzPAG5YgN2imKP/vobHbSuIweN9P7rB0La9F069XKemwB8A
RoAESAuqaA0Vmmokppq44UN1PXXn2SxqzpIpfacZeDa2pFlw+2axCkscj0wBB3S0RZb8ZM5l6VJz
S4KLrUNgEcV/KBicCsSAm1TBxcqHILjt3FLrCcouG68fjvYCYxWzh313tn/upi59scHqgMRpBr6E
JsEpkIkpeCtAWtzNm5qYeGM5fzoRB6mgpKonm95iFoXLeNXIiQHumCj0Hy8tEtdIW6/NSGobGP2N
LS0TJNrOfj+0sfq5IFvy4dMbI2iciQK33aAsxtTPgDG+JBtI/ltcQTQoWA9r84trudgn63ZDq2lM
ehdu+6iAaI49OcQ3FCwkwhgHHWEYPxye5g3BxwINpc290Z/5Hy8tpLxuTs9UvQKZ9qEjkRJ8YYBV
2OYlGsKa/yXfWv93n5h+j3tiwq+OynfLPEqKbttvB5D1S3ccNSnkRU9HiGXy1C4itPxF/Hr/z47k
OOjc2gbyvDsRmyAUuqvnZ8+IOx+GR2NjsxjQfXPeNDWDJKt9MDLeBASqu0UJWZHM/s9z9Vp/ye+W
NRJ7xMziSG8AxS6f7paX6x0BYY/+yH1DFN23wl1TDaYBIP7VwQVvS2b5JUJc7ZhvSeYbjTUV75Gd
HekpYwmnEYutV44Z29eSeYdmHSlRxXYwGRtIdhMhUC7ru4/uysdQdbVHPsuk8YBRwGe4lvDMNW2X
5bL+nSmLqhJzyfj+g4r5IhhmxpAzViUEhAhYZqdofNqhaDTos7swKPCnzYR6nn6y7Hsj4nQHVB5+
wjU/sw+In0GJwKh62uRS27ydA/0/Q0Hyk40HYs6fgcavtF202nc2VeM3zheBfW3llyXNoIPYh5FF
Mi6B7dCKjFfyUk7MaJUd6FLi+NAedA+r9P7eQUwNUUvSTeD4JcRy+LHjMvzECaM6fjLBT2cNofpz
nN6OIv6862DABM3FWXLPOh+8taphOjYbpNZO2DIw62u5hUP8Kl6nTHntmui/NmnsO34Sm941b+oI
z/jqLHSAS2qFJmcAY1w7ZV3pMNgqUwgr+juRRH7QnWuM7WllGWcJpvXl+xUEHp86r8VuQPvNBMiV
r40xTdolyE0Wub6jjNNZXtiFy4OfzWAhR4YXIJn2hW8l3feA6/A7DQYT7VjFl5SS0f/W/yFvNixi
K9cugh01sEqYadkoymziAD6SH2HMbTfBn4+1Nm6JZrCph4YHYFV18P2JrD/SsUZPPV/S8vplJaYt
ZychR+uPHrYWyKDWGdofyrJVg9t12rG2FDPZlRPn3nTj7wUKM0ZFXCV8KNXei2mRXdTD/jQ8jm3P
JqtrgBzWTD279f8dGZwPj1KuBy6D7KOH3aD5RY6fcWGiy3br/4wEaQ7n2Fe0uTukcmxDeWWt4z9y
6CqDj+uYoh0y+isADfFZx0rQNudVZFBTHtHOn6FAVOFH/uO4yUL/NSnyyuZez/mbPR6D2FGwqYS4
jDTEqAFXuelGZzB8yJ2SpuZczaTxUDZcWELc508QfCI/bRUeQud9VZZ7rwkhLhzJv8jRQMqV9NA1
0Nm35a8dOFb9A2Pxn9mNOmOkgJM7WUfHE1YlXGzTJlp4LYzxtJjhOU2I+A19tAsQe8XK49CFjl43
REYXI9S8eAeY1KE+Qfbe6H3DYoz/HN0fyYjozMBzrY8RTo7rTLUwApunTNKTsBmwVLLrPHrsKlyl
iJxWT5iU72oUNB+4+Cp3eptiEABDf3fFRF2kv0P1cpCZxTDFgVpBdhSlKNZQIgtl8S6Mh9wDP848
lSbKaj4fS24VjTvJJwZtqBS15L87x3IRT97V/fkex/xkKePbsrBMp626qmEQ8jasqdXXQdB54gJF
yxh5dzhyWE7tyTxesX85Y+h1eBp9jTVS85ldoFa00LfPPoGnr3PKA8qj0O64iR6jJwfwo0SKPAjN
Q6mFr3QxqUhV9LjWEPWPnfuL0155b/eWEMMTI/fZwUuTJroc5q3p2/NNgKUU2lOnJ5WvnwoeDZa8
fQOYw0yek5yvs/OvSWz+VEtNL4fMUtQ5J9BKQpgUEW0WgU1w5yVJZhe3AYNPzc6mIWe2OUsH/D+N
jBvj6gZzj2MtF+3NFD+iwn6ziAm7MvhdReqP/RD9JqvEmQNAiE6MvpeDlCu9VSVqqPiML6EI2pEo
YXhfHDZFBMKGJZmIqQkGdb3JI30pH5bBCeblk/E7F+WLeik/jWENyZTe/JCVloW2yt3o4fMbfBvK
ibF9clh2PVuIffxDLEzJLGBeOyu6ngIgY3glD9lOoICQvP0xtY+eWjr8Kz46TZUPqGw6QuFQ4sf2
mnPOrPOZ+vuqkwAC2cbzq7SvENcyJHDK6uGJSNzXLj7UYMfvs7apeIpsSudd5R+rjyK12azm4UYk
bW2VA6tupP5jKU3PUgJfl3tV7J2BTWWkXyNTiR8BT3wXHcHXNvHk5mwwzTe6Q4rEy9bcYX+cUGQw
nwrEKErupfxwtSuCDVsg5V2+UD5W2oNzfhr8jnZkM3FPXs3lCGBAlkyZmZZE7J+VxFSjaQnWtZwU
sH7B3kEUazwOd91fhBCy94gXNbWgJHhRMdn7zZwmA//XXZch/uY0M9njlOiqBKfZlonuP4YYaKvu
70X4tMQNYMPtx5cOWfvQXaHbjCy8LhX8KbSVDkqvL2QuPFwjPfwTlEfRWxysGLO+eMY8U7MZl3Iw
3I3vArvL/U/s6/K3BVI3WFsY+hyGoEfgNbhDtHaUAGtJHvN+P0njnJhnfO5WNi3P3YZYNU2/pPmS
kXs+RCSDZ8gB9eg9vb2NK58eSKbVNQpA6w/1YZ6eZJNS1n8tTJi8z3eRuczndJPkwGZuwVZLQsCD
pjsnxFbGROnT0YVjayHReywvHJz/haQw4pOrN63I4pWdgGK1JQyrUtTN9+zr4aucY1Mx2f3kOXYc
GwSP3cOQDRmfI0U4QHYYSJZJqlTgzvWVJoEvZ4nQSMtkRe3SmOLpDAUZES4o/EAU3q3v5cwz9EQP
UZF4uT8YJwY65tl9pLL1U44CgQ1nUVMxtoD4IvHod96jYwTXx/TBvhtvvNpE3EHgnBwxlPh+UdWO
+neEbTf1BZui5UD6EkawAlTR+0PDi5BELW1T+L0F5OD+suREprgo69AJUnqZjsOFBkL7vUnf1D6H
0Och6cxRsl6dB2B3IQA9UTfLY/V6n4qP9/UwWFMq+Sfst4Yh4RqDMcZ/1vcTWLXZl6m817GFpQUi
6sb7Z7v2CUDu6aVDGv/lgNYE+UG61+N40yByy7l8igsxIt47Frs+KtgSb8Aj1GZbnMfbDTy6ACvy
kvBUHgiY9ejU/eeJgYWD6PBzC5eDUlObsK6DUv6dmWDNUOd7KSNnX6alOwYT/iRp0/CU9z1bjymw
aPD5IlLjdLE05OFvVKjdF1yz8uaBdOLDeuw/gOJ2KeQg0WT196gqUB9e8hWvA6bByrIAD/wMUWFp
x6GNege5i3m2SZzzIm/ZamcoVv5ViBPwwQg1B8sGDEoTYPJWP+mXaoCYgGbwtkn56Rt/ZEcAkfQO
4zy+3L4em43zjDUw09LnVJ8+j7M4W5ZAdBIHjJN+3oggrs1CoAM+CX9ZCtlNlM1qREv6iw33Eqou
Pb4AB96vMETh4ZZ7R27TM6kKc9/h062rhQKZXrE9FQptLEAE1Hjb3lZnxpCxks4NL2/FPkeoDnP/
cqOuKuylhJTNgeOhWcL+/V6KOHC9MicL6AYsrE9LB2ccApzOwQ5z4t6ZZNB7raPPXtnuuZsBgmvT
Q6O4PDIyCUHWD6Y6PSN5Is96rW8fiQbUoJ3dqFhJzlLZhclG+NPH3Va34kIPBfZZRj2AI6CDBQAc
PiHLtSQRYMXIWzZg1RwjtUJa17WRIIiotnxcmicBPgzUryYQvPsQleByzrQ7XHZ5XhJxRw4qForN
uFqsNoZ1SVKr1LrkQoVPj6eUGYTxLjzDn+1WZUeIL3PxS4AgYOJWbePCGur7lHeCFQx6BD14Vljx
xi2LGeAuaATK+2c3GGWL9YvVIATOF5N4/BcEB6lrU5JBcddwd2KPqWYV+7S0D9hUSQb5+ymp2ChM
6S/fD8vWW/f1FJTpgywTfgdsJlDS1bRRoce7Pfo3a46HdEy8VocupNqRpWOjGw4S8XgBZlJ8/lby
a6/C6LncBCpssK2efX/u7z9e6j/GBdC5Mq5dkjiY5bLDpYGjZpLeNeFROeOgSt5QOTlkxkXu5Dgd
PrjhlsgG2tBqA8hk9Q4qMD4A16PLr/mE3I4MTOXTtoHYltv//yRhY3f8T/+/d0o0qO26xJQPenUW
n9cPDjKlkB0sXHT4pZbKqGgw8aZnuZUADpsxWYiFuvbEUyReRV6eVMhl23o+Zy4gNJUI31n/oUjj
8bYBRjWlry7x/zAW+uCaJU1WAsclvlbzgM+9CnRDYI6iYLxCePpdM8+9JRRF2dXrrQWnvAyTckQO
IiNuKYKp0D+Es2PK+zoQ0fpgbE369RqVSAnTxa6mkYp/jFYwZu/4kbnLQap4ZYRhdPccocrfrufJ
114Sla98H08XU1GmTEnS8ls0JbwODgkqb8RpL/BmTbLNcmkYz0R9tvmVmUHslY1t99noXaAco+o8
EAFS9mxKR9E6V1dR22AzXl/UfIJRijKM1EFJ6Fd9xfLS5QkP7w0lCj5JnvALF+2XTHNU6w6Q/DFq
nM9aj+hhWcQ+k8PwJvxAkKDRzBLm2soahF8DFQ6VxsOVBC9qv6tvPDDAO+72rA6MLkAW/Gs68j9x
Eie3HgL/KjCTqRKYpC2Cn00wi0JDM2mHlAmELqqI45A8jeep00fREmSuPkKhlePC8ETT
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2_synth : entity is "blk_mem_gen_v8_4_2_synth";
end fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_top
     port map (
      D(24 downto 0) => D(24 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(24 downto 0) => din(24 downto 0),
      ram_rd_en_i => ram_rd_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2_synth__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 49 downto 0 );
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 49 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2_synth__parameterized0\ : entity is "blk_mem_gen_v8_4_2_synth";
end \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2_synth__parameterized0\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_top__parameterized0\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      dina(49 downto 0) => dina(49 downto 0),
      doutb(49 downto 0) => doutb(49 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2_synth__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2_synth__parameterized1\ : entity is "blk_mem_gen_v8_4_2_synth";
end \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2_synth__parameterized1\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2_synth__parameterized1\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_top__parameterized1\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2_synth__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2_synth__parameterized2\ : entity is "blk_mem_gen_v8_4_2_synth";
end \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2_synth__parameterized2\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2_synth__parameterized2\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_top__parameterized2\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
dPt5E4AieGCEt/K66u1/rHhPwZDIYuKJwNBuR3AyvXP3DLERa8PZqI33iFD5YJ9K/pk84GsX6gXR
MC76HtZRQg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
ipv6ffnwFF7w6Ljnhr7VoRPZgB1xYGVDBO+TeyA+ahu9o3WI4B6MbZL7+nv2IMUuMck+p/96Vm2S
2AlMDXC4nTIaPKSBgF9dXv+35lhtJCWo4bWiW8wYuCs9hpcTZ5QrDse1NwpDrsU1BdGGANPzkO/m
NZcFX3LChIZ7REQB07E=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UZUgdCuw/Ac1ONRQBUfK5aNtN1l1cOReTrgn2gb4ILBz0ZwK5khLM9TWNLMXkoMo7N7PTJ8qzO1k
t50c0i5imhdgTF1vLgLjhrJyhVV36LJbQMbHnsVPNdfrxDUcaUyM4wnvK6amvgGTvU3jGiq3Vw1b
ftPQEstmyIqMvIoyTDwpS5g78tGtVvAxw/I1Du998pj+WRr6NPmYQyZPIzjYyMnEtQCmZd845S+l
jRux0/v8Nl7jeiQFBa5x1XY1pPSUVSaOqNHH5i2VyB4fQGhununoLlUTP8GCP6eExGXfePBOQxsN
5yUsIKgx40ND3sb317vZbUn/6KPB9Jp9AmevmQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
itAx4PFdHKd1pmYBAUAeYLzpD2P3lq3ovIMewnbIZEMg4IhZggNF6oYRG0yDOH3jUWBXfp0UCUlQ
TjLuruS+58ta9malWIYG1Vp2JR7IDWwT+zqneaXOYhFidduDVHGoVSS0s5LW6JITUQB1VxOfbdzG
2Nak8LjI/GUlGwcxphtXykrL89CimAoCE6rE72zVZ0ljifKC+6j9c2d2GMFMUUxIkCion2/IMeT+
LYa6L9Ccs4b2iLDyFdRni+iaXjKg4y7dD7JJ2aKy65TA1KF06xjDS2FxRC20TC1c9JRa9bgaEHWM
oRHZBvkX8S1Wc0DMZS99iNKpcOGPgtcJRLeMTg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
hMRQn17JrfkggLuUDBtw0SSucCOYDsiTT49JuhzF7AXT7ldqRnzU79S6QcX2P5xPeSQD1OLrxCMl
P4qRH5kCvfUjpu3u4hQjUZWcXU3Uc8dGpFXYujAE4p5/nCUgMFdnPeqqYENSvOg+CFHRWsucjcRH
dwVo6kCKsn1+vVadQbUqYothaDoMdqKpIfERwVTbk3zbmdnBuq1keVYYsTRE7FewU5+yj0tSQoTG
hXBr3oTfE+RB1x1X5A59k+Lil/UU0AWYuGRJQD6qgv+JatF4ch12k+jUCQWDuKE6qAv2P7aHp5Ai
evj0iRNJXk7I28xo7R+4IIoLSrtcMXVN2rrkdQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oeVfoBxMjOQlLHahMvbBt9pCmBLpFy87hhFGDJKOlXQpdYbWDCKubxm3l5LJe578FTxJNOLt+DM/
Twrcb4yTwW5J1Ps58huSXu5X2oHCMw5H9jY/GNpPPjViet4YtuG23G+dS3SoW7WoOCiC5XH7F5H+
T8m6V5PyUqGIFLFRr0A=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JygHOAa03zUR1c70sqKmG58tH0oRsKYKnGmP6aNoXz1lyVhXSQACXpOn1c55aV5MmzZUVQBCWZyn
3HUdFXCgloQcywkYOpiV6acnlDrNNZjnJGQkLOmPm4ZmNPxuVGPIZZQtHoT5QUkjbdwDBDPy4jiE
CskQPt97etE7I4zl5d/nG7dX1I4SxKvdHZZChBS/+l85X40Jk3TmO6YAkGszEdNetanqnZZjv209
n8+16TD3e6CyjDT4Oe/Fd9L7vnNhJXfNzkL2tyAsZMCX4E6PjOSMH8NwNuLAasN03HaDJoiPsrvt
3MctCKl3EYFQBnT3ZCKP2+uLu/zRfBsJzwLu8Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
SFr8Tk/4fYD25THFagxqy2B49I42Hvc5lbpvVix89aGguPh/ZHeWGr98YOwyfpSOqkzscFFkfnJN
Dsarnal4shMVogGc/HDTjLxCpxLCHlxcScJWZsTBFGBEVUCHc7c570PobYdq2UXk2naeLjV+/R8P
yUJw7dpMPlRXwKp5N7IpKuQR+RSI86OXjogvv4ivVllaBVqiN51a4sxo1fEil++ilwb3BTqVjwD5
eUBs50OaBL6NexPyfz4XwYlTUykOkZ4nRGcpWpTRBE4nQX47SBFoyhtr3MlNmraZURW2dGSz86+y
jvTeNGnb3xd+YCzZbF9Zhh5OrrlceFtuNJUFgA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pJ6kpHsNWynTpQbxu2FD5CDgLlTQZzmD3n9Yvd9RgH85osIQ7Kot+diaotGXAz0b1AupXkH6nUSQ
E1okppXngcyrcKCrQLjT3VgS7FJvbjoK5E28xojNVJlxanxWZ6sTCsCmQJcoLvgCQFrCz1+p65WW
k+fBb7tDeLybbd6l1ahWjubrXGnA2y7bX2hRh0rtU7fY02G0zm6B15dM8dAepRvSKYOmQc5AQpfH
OyIAjv+3E4CAjdAtGG+WzWMt5emqmbsOnZUcjZrkt5ETrQ6BO6Vi9HmyPoxX2EzpbvusWzU0VcHX
P4ZPnoRDvtWRpOXtUw/2OV4C/KbsBbtFXXaYmg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 15760)
`protect data_block
8j2VV43fbkEe5Z36e2UyE3obrBC+N0uh+TBz5k1Ieg/o9+Ox3kLlmZTRSs2Tov28+2LeI3OeYLjo
VTpq9uTJeXgbW+/kAx5qVvdfjon/THkrw0wL5pzbazjTXZ0lUIIf4HwwM6sAvVmrOtwfCe/iVH9+
JxF3GtljCx8/h+jkywC8FbuyB8Cb6dW1FEdDRSN3+K4DB4aXwSB/5Dbi3BMtTUR7PxzxY/vyiYzE
+SMYdcUwqrpo/xn/agtdMN9TyotRMUeJ9lC5n91fQt2lGo0We0hMbq+Z0r80F1UuIrrFio07ooWl
J1PM61r4zaNt3Omrrv/iPLKJa51RaCVTv649XjXtUs6M3iDZgt9tsnSsMrFSxr8S95NzyPOUQnT8
6dtsCCIfptXq54KgxmACeRsjd6cVFINqAAfpXmdDj7vZuB6YwOMJY4QBMY7mzY2+dqUX7wjFkt98
JBjPU04jgs5Zum5tNbILD/0K2pPpGXSSaRFJD9bgPH4hXyW7N0anDS34ziCxx6WzhBkiMHlX1HmL
OBQe49VyFob/BMDwV1HVgLsRI6lYfdYNkQAMbJtkpWe052nqWoUxPc4GzxVd8A/scEMS1AgIzL6O
+GIUgLEU1rEHvOHlm78ktML+s7k1fGi96vRD7Clq92N3GJo+zbQ6oR5XZMSMlZ2gw+z1v4bPFWeA
tDyX+9Ll8IeFi9yCtrbcTnERUUEQVi8bgQNcH7QaMcLKvo7MUkSYzBYS74UUm08aa+SDpsXtDX9r
J0fhir++oIb8lp82HLNC8J7ZZjWHG40pNaFGYSoDGb4g2YK82lfEJCW7XjwD4AtzW1Lu0cfx1SLK
wixzZq8128OthYGhi8mgRvIRxyXi6mwtz/kCbl5OqQ55M9SkVU5su2XhxiAb9yGTD29LUxva4LpW
b2SwaJUIHjOM7ZoCf1sTvifUHHdgKf1dVc/Wlg4T/GrotGmbuf7rImTH/DmzSfkrkrBPtfgb+w7n
jB/DxLR8Gn9n+pGTD1B+1zr3AFL/v633261c9/pNJ1KZCdaD6SHUByqehm89nTJ1vj4OaNQDOWpG
MYMDz7NBL/ELal1YTtIXM2hQ7GI+CdDGIW1XDFFqmzTB9l5rldUCgGAWM+BQ0Xghu/y+a/WRH/Hs
NcGdJHBtFGz0TKqlz1hfSjxink5rktNPx+wCr/4gh2NmLmoGMdA0xE19tIEdXfFDDD153sBojAEt
eHDMRInh5IiHvjyiEewTVni25f9ODelRFPUHrcY9Scc6p7WhbseMQ9Mc0gpdI65xdHe43hr9wcCS
BfYC6I+nRGXx01jBn3EDTpVml4kcnYk0qmQwcxmEVk8x3qc/2JCgEWTEU8kpeyo2RucF9EzF2teQ
K1mu79ZGTuX72nfzq1ajwezQ574FFSu+uwRtc5sXjZ9O3Ed6W81nJc91ZQwCdSpQO/9gWATwH9sz
oFcjEdXLLjvLtFIl1tBILBdXRsdbBObwmlvuQkk3Cao/HF/3LfBk4ABdaV7EUWg8xPuOnMHg9hnQ
bshDFmroXCLvLJli9YiBJULIbz7gJhB3tg3akrKv7Biias18VCogsQFufCBxwZJYIgBxlVrWbsGK
JhW8af0TbNA32edj0WoKHn0C555XLV7MfkqHStvHGSgx2lZ7bxhbfJ5td0Rl2KVVUSxsbOpCPI5x
b4NVc7yVh9OQ6j9C7mgmTAhcg5qFo+P88PDP9N0eXwzonZz3f5PExn0XLMUzhfrHJ2US0/bHnFlu
Q6+of2/rP1EfFOWp6RcjDAi/ACctNBcTCIU127kPRrEC/e/1EsV0kb4bz7u+aSLOQgDUoYDTFS5X
WvnDhtKVqS0GFEVUCd3v/B07s2cv0SUZc9HwRBuhdYep4u2S0fTBfvfxfupL4YlVzjRg+QJlJu5Q
fX7OfBJrWsTYKwcwQ3VRkpSqgjjbLFrQpyEgRE8F2EuFkHj3EFDEVnXNSXYFD1u/jh1lepMeVykv
1yh0GJ4S1pvskEN1tWH3ahttIqu2n0s30baHRf0cuvYlk/0h1jwdc/9wqLf6KRA9PL4JJEtCd5no
GBl76J5n5iNU/pjL4F1jjzPZrwwrp7/TBj9lACF6DIZwKEC19n7KtqeQdqdehYqLoO/CDe5PMUjf
QZa50RCYf8GLFBSQeBRf1EabJIk8eEtTChCEVIsISHIoo9mpSO0D2koiuPW+MjR8M4v/tr+SzAX2
7NxzUk0MCzKxeml/D7SGQuL2A2V6SYRLQ3odDa06J7yqMOHVAc0wvq6RXLKXidC0zgnsMlg/rkRL
gwCY63UenLuuuCKalSVfutQZFjgw+jVsj/X+GuopZBNnLsO2LiQ2IjA1ynOd66MAm4kXCJfLNabP
P2PdxmycIJevZh0axnx/O87q4U5MnH8MfhZk9PbTp2yytC0fHhHIJNTEXLyUQZ+0X0+2FWt4MioR
JqA90aMTydMLxm1ea3bs2pzFfbRg/jOoyiiZqbD5DZ2rAP1HrCVykBj7s0mlXlqyVoe0AVLM2hk2
26YYeZfNXIzoFioffdUSVg96C27zBVivGBYhxT1vjXms8z9518MCntW7hNe3Kt16fc2HDwEqdfBG
lq5PbCTZYC6oQRZ66Asz427mRrIouIsloDqHXFqJbwimvGuHcSd9DJ9R3wxnDCkInbDbTn9ayeXF
T2HhQowo1M2toVqjuyhGisHueZrHvogvI0SFJoqTVOEoI3EMXhnC9rFWTB1SGmFQlMJWI0V6ZP4+
IIPHUisVgIdPxKtpy7RB2VLrdrUMPG1oiQ5MXB6bOIHtWo5SLIHn4OWVBNLwQ9SdNETWMsWs98t5
+QqAVyw7PlUMv/9ZIvRepzJdEczmZsWZw4eVgQu+oz9r3UhupkIfYt6fpI6nvxEtbPlJ62yzngvt
DPKkqcM7+8uYif9tSpd7RskL3bdQoIi588A567Dbtf6Y2MMYiKCBgKu1IS8F3dyxsrMiC/NRfQMd
maHaCP+SWDggzEnIYMi5OjcuA9DelbLDATdz1Jy4vB/Vds6w2RvLppWQZhEzJaRIy5xFtHyDmA1b
OaxRFclQ6bjZFhoUnFtCbeMfYXc5aS95DduZxqXLXkOvv/Yzs3qkCYXnddpwoTx3ryA3J8fbWw+h
xrf54/bVI2of0/AH4IW5bybgyZuPArUMDldDyRHyhFiSrZZi2wssVgVY+XyLdG+LYRxvleCtaDA8
RVtPxi42Pl5mu/xnneoD6EhZ2lnhep2zwdwvPw7b7QXe304KRCVBd4XbsVvEVd4vi8oVMmvW41dv
naLtXm7hiAcXI7nO/EdGxwZC7YIevYVRsu63veV5yMTo6Oml81C/nCZq17g1hSv4o1OmMivweSYS
smNnuASjDjre2+ml7DE7iskMoSkmzM9Jt2lYXx8sSvjLENvaKnGrsRbICIESRWgvPlNVKmu77IIm
5IKTfcBoNr838GGZpNFy+JMg7I/EkBIFvlgxrvGauU37/XQxnQUpK7QoGAvSg1NdNhygwJdlS7GX
cwclgovE40yXIUNiy4rldDYf1wyLkVGvlRdn2MflP3dC6fxRdY9WylNvCN3MdXXu+Cn01fLSRzyd
eQNTtg9I1951jbr3FUU1+8/UuGhJ9iCbcaJWFmMwvPEXaYOT7FC2vhMfWXcrcvEYp7YauCC3dPEZ
N3CtJMlGxxyThM2RZ2fYxeJQSVkYy/rwfk3MyOK4YOaJRuRHyKJk7y5tCyw+6RCozkQnwssFu4Wz
UM/5JxUlrC1gt375ch3VnHbjmlyCdWm9fcAuo8ZmqNf1Ke+1KiZ2aD6XxdcZVW8QetZrksl5+swn
UwMv6X6nZviWRyx2Y9BSbeugGdZ7Ro9iTicGc143gbcty72UvqFYvAqgkIkA/JPbd631xwMY2VDR
Pcb2/LuPdl8/cQ33TQIj8RNi8/vlvGJiAmsbcl7NWJ1j/aa8jbVf2tb2r4IvlDut7CZHAEDXVO5g
9Nso8sji31CGsf6WER8wogDCBjMCYwMDm4LGscBk5b0FxabniWWP0L35LTLaA+QBDz67VUjYaB5d
+gS+GzFo5GsDfALB0H+J9PRD4ADjLlJBCRq++bZtD4f7E4O4r0HoNggannJxINiek+QYgtKxoYjW
mWtU+j4bjSUC9D0QGwfbEUpWH+fmv1mC2sjH7kl/7dlwqvxY30H0MlwVR0JBWfepGmw2/mj/YQCT
ouMjxQiMpY+ZhmqvnS45xe0xcLUlOcY0Qa3RREev8ue2p1HaX7xxM9Bl2yTgRtMd/xejxwYHkAIP
0aXtudOKmx3t7XEGjpRIR4131leC1RQkgFu29vjWeK0CIGy1mjnF72IdK4mGbEK7Zlr14zO8ILLz
AMWFnd+Zsls2AAFkbhOn7YyVpi0ZG2S4mf7rsP0oSDQC6AQqi3YhAf5EKq22VCyd6YXe4pD9neun
OpPSpa/9E7itfPGOAveA9qbrJdqnZ18q91QESmbb2GNfesUxdZ6uPsE3EPQHoVzpSr1yXsQj33hm
MOfHiQzIoU5mPFOgOBmnWbHi/Dxdv5yOYV1+gyBpXT9gpeyE6mIEBQt3J45pcPELvn+qqA4RLn7K
UEnCVI/a7Og/J8b8GtXYpMQkWLEO/IoGhJF4RSBDJrVkSRu7jx4h+ogTFWApCji7W8IZbeiDBLXc
hxf4vSrvtULJbJRYdSpDxYHA2fMZFKnMUzKrW3C1jR00wbW6UwmJWxfJ0oHU0jrJv1orI3pcg9zu
F02weC3XkfOpf+rcL9cdXvgxSPRWCfiHD1K+54lL6QjEL74hv+9AxKAxzhUuguiHpyUQ/3uijutx
IRk9Da/emM3kvOQd4vFbJjFq4MnEPtWcP1hrXWl8oehHQX8gNjpAE+EvGS/Mq1P2p8E2kgxwuNbf
gh1vSPDcdTvYBvY+HywqURxN453wMxiWIfnlUYoMgFhoFQOkNDHiJjie8jYi+ahsJ/PNU/JEUMXD
mjj0UZFXzJhDNYiZ+sMxsMdUfk/vKLgCoJ7dYmvW9SZ9NOql3qI63fKiDFFp/tJXiEJqsOsw+RGX
uJaAFCVdiICQbot6Pu0CCW1snnLs7/STlHSoW1aEeXBY90lKtXmPAYbeyF/e8TR/egCqM7lIuxSE
hFA+Ix28G7FoEeXA9P6UXP276tS0Zy6J8LAaDMnY05hHgw5njWHceV2rVoufZmSJF9rZTb2OokaK
c0Gd6tXnx5f5KojsjW9GNOq5W0RaVeAY75i2U3fe/xBS313gu/VQOm2frkRxg9RpwGOSrO0oHOMD
NGC8iwyVMJZTkKXdk78eLVWYpptolsT3WMs5TygpNpYNKY1F6nmgr0SfUme57S+BjQjKYGL5G9bX
TEUvYbOKYfSzL0IMvxraDksbmT5wF30WunwXqnit9+kCo3nko/z1Jg0mT9Ub675d1iX6cN9d/y16
+v+aYWAc5wd6wDq4CM3PcqSzF9B8IIradY3Z1OtfXmFL3wD+HMGqteOs5izehbOwa9xkxUMvRbmA
hO6aLu5Z/dwTFR3lCtABqJ1kLBg2cFHgPszxprnnwF4TyLur3GyfpdZQOr7FHNMEyY+s2GfueM6D
hDoOeSwg6NxUMOEPNkoMzdgzJOEZ3cMC0lsfYXhf1JFFKtxFm9uO5wkrrlZSmPYLxVDGkAjbj5lI
MaQTbYcaEhEVuoWNVQzOuzNiVRMz9G7LWQGDIc5jPepoUmOjJBqiRuI9ylp6+xLxEm1xGJkbt7VV
wqB3rldv1SP8VtrWvUNnLn/L5b5aY6FHpueNJZUJU3ZioYa06t/6vcWo3Ak+LlUZr+cJYwDP5KAb
xFrkgG592Oa5Vcp8y4qC+aO8E8avLpv9mfpKtBVx1df/8e7yi5B5NUYDf0GrjAS6oiG15oYuHhgw
4XDoWWWbYaxZmAkGhS1nB5OfFfwTYV0iwWy3rd17/t3puMtnsy1FGIM1wpN8lSVOnvonYs2A0kfs
ALCo3c4NE333YBlcY4Ko5fzsxFqdjKpuAIGHvBDioDg/Y18iRDlXI4a386TfmsuZOFdsFzOUw5KX
eZgtRqjaZz5SjVBLHmwBuAFXxAN76/lJV/TmxEJUHXN85mTe6iv7UmXAExb4UBDnwIiGAPvdfTPL
4JFaCnMN2HzCNOvS6YxJ7gIMA8uUqdB1oXHk1iF1bfAJpiYStintLnZZ6Zb4B3onAXyJSn3IQ2pJ
ELvMy3asCUEFhgk6QqpD9+AScYKgY1RGP7kEc9XOaQpFOH4S7AfPl+wEZirKVY2fyfb4aNCv/yku
6xaX+6EXEjh2FAPGubPjrmtKKFhyPRmHi80fTYqp2tfc8ScHOtWFoe2BBo6R2PhLZTjqbWuR1fLw
stZi7g9aPJBzEu/iSezlZTfZmsGGfXK/RjFnkY8SEec41mgnuGW+fWvh9R73SN5MZcfcWTgu9I89
MXezRpaNXZgu6NoT5Ey+Y8DYy2TOlbEyQbq5SzUQf55U+dCc1JSPK1F/UmQFDfEOcW/5O7R/8tpr
EteoE+9dJWQXwksh6fSVxsDNyLwdkmJtT655CQ2dqbIy9s/v0Ys1vcH+99b7wkwVNjG5+NwjuvQy
/RlYQgkUWRcHwpg+8cweewx6TbLoQhewvb8FrvY6KjMlHdy/TiJqvJ3/Qr6pPC6Huq891GXuOGFg
8i7FQITXCD167QNmGsR34LpuduaIamc2Z9hI21RaTZrPSwyfU1Io161ueW/CrQmRM8Zy7ujbmYnP
b5S9HRjHTakZ20xwuK+27fNm8pYQJuWq0BYa4y+KLFyFUKANGF8O7dfyVpHOD89ttJDc33Exn8PR
eqov8QKImIktb44DiJIBX5FSNTRKD/dRlLn7IgTcXhDGMLbakv1QvxgNXRAPmdmAKqdMstEK8hpb
tX+qvHsN8jhKxWEGfPBoZQ6Cy4Qr0sZggb/KDxMigl4IA81dzOQshPIc0aQAaBdltbglwYn3LTBA
SlNEFWfQXgzrYVLZ1sA3AcLOGKRD3y93SaDShNzTGWGG+jpGiof3FZxE3Ow1Je2LSXdPi2wDGMHJ
wqqdssL37gwaeZNEdkGr//GPEXpJO+q5j0Nr4Xma849eQ3PE+sk6e9lfgm9HA2+z7j7cyE86L7L3
GCTp/fzbeqHjra2ZfNimDkVgyuBxmTkSA/R5qxvrgBDJA57MFJNEUGazue46NoPqLPQTtauGLr25
Z+/N6bqlPya5Ii1EONrJZaEN/05EmJuLEZrtDi+1qUnKmgPHZYrhinHeEqF2G849dydllhcGazg/
xhZxPtmtM+EjR9Ge4gp9Nn4Qmnx1rRxyAHNI1oE+hCR0WeC2zRzL8vtlmHQbB3xKTkzShrS9MgYm
HSmJiaFC39PdvZ4ev+b0sx/QOH/sA2ho3lBbPwaUXpovw+R8R40TG/iURsvQHsR3vTrD9+FG+ppC
0PES/YCAKFAtueLj49VsIVmGGjnatoIZn7yFsSsJhQnlM5dLv064a7/D7Lp3+lcA+e60EWDzR9U/
E4x2U7FtgIBWt1jhb3ftgFL4YIehRanz7XDmpaMY8Yf430WpN5e4949Xfx0KG3YH4yFFqRiSqxmb
dvtLSUweMPuodzz2xsb9lSVyI3UWt4jBeGYmPosAgivUeJn6RNkPINwuT/3g4uctnka4jYaNwlmx
XIr2mc/6PWylDz7kD8KSrR2F/UGuj2QTkm2sBk/TDoWiZ+LfLr/k1LSUPWGSlAY4k+o+uRr3j8bt
NrLWo23t+0uWqigXbfF6jqz087F1h1rnWmvhnKNVAcMDrQbG2s9K7qZNkTalLcsQzwMsQYt5YEeY
8eZi5pvdow7OXBdFLHGgNnF2x+J7zDQgEYIE8KQh6iynEjPnzubks4GoJfmBoI0cEJ9GpzHrCS4G
REWENvqNc5Kih5OMJQL2bHiDwCbAiaQtYeDvdu0vSz4ItpRonoRB4tUrXvvYH8keEfBfNO5Ei6ZK
d8uOnk0jGlSJL/wp5M2WUqCtCaj51gB68fMdlGZvO6UKyYzLHkk0J8VTJgNeCwML6SIaTQkZ5Pfh
LpPF9+YsTIi0bf5WxUs4kaBn7lc7JaHhDCjR2UcIuGpuw1YX0ALixQyjWeEC0JWe7zbGc25uhAnj
bjXJymGlUMp8s31lTnbWXEjd7zSsRBM1kKTYlVXAAeGPMRB8ZKV1Cg6D8jE7zMiLAprepm+sjMY5
z3TjzM1wdcaC7hc/v0nhjihUy9EO3ENgtZ2D+/gPUH3VQ3ypXRaN4gwQC5xFWbvqVXIDNh2eFZyx
bKQ9VYvTDFyWO7LaG6q5pLslsdEOdaDlr79dOy7aFVS0OA7d48xrfxVNN/a0f/zdS5+VnwiXRs5k
kBIThre6iR+Kdn9+NqTs6lubWTTWPz+3j44xDkmlq3a+drNtHhtX8P1VccazkfXaqU1lNiyK+Z1f
FXjOVz3k7E5nTQbIR6TvPd5S8NHSPsWd/rTnPpczBeHAn8VeeeOL5H0dBDBcQmq+rxjhnNA3Vj71
wcp0KZQlTyOhsAwaLK24w5l4oS8/jtH1rvWkDDnqI0h6Gvdp8RFT0heSaYzEE+v/g5PMHQ0PV9Uj
GA7R6Qoe4IACzOoltj9/CPexDHWhBPlxzp57KCGNCZgophL2Qy2HqKoMUtEDDXW6YcfytXaFfbQ6
Wrr1PKR+15vWCk4fls0ID7ykoIQBCZyxz2Oi8PzTLT2BHpjZOPGkQzXFYV/+xjvxu8MDqsCiHum9
XU+jqjZJDcqqgQkhrKc++SiraKYTrv4g0NQJjlW+TrQ19xDyBGF5/sWPeUcghB0QfokgtAjcvrLM
8dM2mOUPURKfX37mRtCSv1qzQlv+oniIKzWrh2ZsdJUl4aT/tQc9lbFV0ueVwDLh+1nl3rLWobcD
UAtFePWyQKsZBak7Kcx+pIRWMQr89u25u5dkUNeq6eJRcuqPMOUfwSV665ImAuMt4ds8biz/dcew
1pp5dzSGhcwA15jjSOpNSMrt2VhGMrT1YOqbPtrLzTixCx80W50y4e2soNxg/wLGzYC9P+NHPKSd
Krajsro8qYldq+EkagPNxXCnEAy3KzmTQU5fAgi+SHpoIbWcsQMiopDIY3CJXDbswKzMLJdBICki
we+QAD+sj+ybN8ESwBvA1NSyFEbnOdY62QNEAlv+Jqbq1g1TzuOd0e28w7SLmcfAzL2djR3STefK
u0LYijXz3QJkN45hAnszPl7KbAaDHkhId/R65CIfBscEhuxCoYo0+GnNJC1AK0AavVbqL5FlzKej
1rckFXGnIu2H7m8ewHWnOZLuvFojTJ+u7qnYTnLz/Jy/fergOAVtnuMJSZjfNnKXnHedLlml0uGh
OxwwxcCT59vKHI/rq5fvjgtk4xKZMv8MIQ7nloyypVSL9W2zMbvzBgQf1d5NIWoFryVA45ZqrlSZ
Yx7ZmLSnSJvbBauFLFtP9jOpakNR18Vh+jm2uSaNdEjX6teRM5zevtDcFyO0PDVekVJhBetLJ3HU
Px+2Ds0T+cPxASYzzcDKkPsI6AiehuoaYMSA8KzUiBCGWZpY+bU63mw+O0lKEuK2NYvtxwup3UWZ
vpCVUd69Gdn24ylGz1RtUZK5wGKtpPoinurN4ov0xp03834xJzUujrUOX+GjpLF8drE/bK0T6Hzn
Lh3ZL627Zg0uDvn6H9BdZxp5wAWXO3vuHAl88B5+1c65typOGBIOIEe0bqmtYeUhAI9diDyvhdtj
4MyJArcSA52wX00MCnueCUvO7RTQgZgoVOuFrf6l9al4aymZziz8M1v+bN5ay/IoOpNRv9k1hghZ
99PvwjHKUHjF3cUXP2+Uc9EsUPtpctCmcAuGEsIW6pPjpdzHtK9ullhHUdatUAKw9UXUlcNlEYb2
c1VpikoankTtVciVVIbnJxjEwG/60xj3kcBSwYzXsKkFMZqqoIDDXRJqU5M3pYn5jNXau0Pd0830
NCTYpp+7U0tSL5uv7HoA+AcSNZYDwTAzneh0OuTRBbfHy69hIpikzpdu8ZreSxuMDA153XoxtZg3
FLRzIypiXqk6mvEdJDyx8WBRszqsTgomPH6XiIq38XWJ1CGqq0r2AAm98WMVwF7jb+2Q4hH+6r9S
+uyScnyC2vnzImBu0TO2eYCoku+6KdtGACjdhPJVC4pWH7XCicDqB84kGFWnOUGH3vUaSfTCTapm
ZBf3QsvcAoHaG670m+smzXgW3FGb7EwE6ddAWrUSjeas6nJlijY/GFGvps7F1/DSpBlqJrir2SHF
F/dajCD9OpGBwdkML/lb7W2rOVnzy7/W7apbppOPggiO8XNqvRO78m/Mo+ggYtyqAQT3iE6f4Krm
nB26yRfXg2GZZpbrOOypXy+vtrgbgeZVdJaKYD/zKS5jkpVZfD1W2YaqW7sPnleeO5jK5aVYBIQF
z8cmCPYfuetqcAPS1rt97z2ekZlsBfw6v9Xw1h+kJvrvcQWC1dAS56n9kg90grHz498lLn/0W2m5
EWSp2oBQ92g4qeRhsMEUAmA4EhZSzsUFFXNUWQzQMWSntw4onMPOw2C5mA1uessvhtOppUU+HLYq
/sRmd+z/a3yIjWx+k8Iz2Gak75pcw5hZfTsN7J0lV2290RSzfqPP94mSJTw2O3XDoOSuq8XFKA39
7VbRFx/9YWdVnDKBViWI3zJyXhPRve725Y2JkicMQv8Ff3w1CeR5pfJDeXyA0Fw9lf9A/46UfRZ8
sNRZu9bWTcJCbz6xVNtdS7fsDWf+bCDZOJZ3GfjF7EW1Bif6CXaiLf2ZieEPqw4cE+g78ZO9YHV2
wkKFNeDXQEjaiTjJvx1qc0Cnlph9fNs5CkwIMpr+UJTgorL0o3/ySBJLDj9ofyNmut6knpzDHA24
PROFeB2fYrOknGoKIQIeqGVyqJYrsXa2SK/r6SltsStyrfIZcggPtrdo3Jy4RD9a+cwUyV3IT0iW
9qyOYKd7B488aur8P9plVcb6WqxIw23leIlXgpTYxVs2ftyahteYEVFopJEkP7PZ7Tdi8chkMb7N
EqmDuXII8fcAgfEsOVaoWg7v5gAR0jrpc2kKjSCkk5HRccT3DKKjI3A3OlJzvv+o1Ep0aZ+JK8VC
VKMrz90cbAGZRC59bCmwRKXQXzSQysX4W3QaJrfncpF9GW4CBoQdanx8r1rJ0epY4VAec3ZdHRvO
KT231DNj10yGP8SUIdnpj39C2+50Kc+vPfLCR4GIwoCmK8u5j1++C/VE/qfrMkRZPC4x2wp1euiM
k1GsOwXppYYp4r/xAJmeAMMgKRsbhDgnVmVzm8lh+w0gx9LWf2QjCZoCy2+aaJUOLTtJJpptdmjD
deSnJBACqN0keCVFz/A2AdrSIZR9wQvfeXpEjwGTn/FO35EswYy3eNfVXADTKN04pu6onbsq+McZ
XuqMYDd9vakut/Q+gss9H/ERQq6AsC2aZ1ABOKcJJbmL4PgHsm7ugIw+KUwlBYsUd2G6N+rmGuvr
Ls2NNJIUWCT41nFTeQ1R1b8KnC0QAhpJvsiFk/KDWCzAWFzcww6+khytOrGTo9atZ+L5WWivmzKa
mzjCYL1ypOCUm+PJd+veOUfdVaBCKo+ymc6ZgTstqvihVjYf4riKxxaks5vuHSXVFgwu0r79EeJP
YkP2aQ6CljZ9sSFKRkR/fYwrVpoDQN1nls2VjDpQ0xCTkhY2uaPQ2Z/NOCFZFSWsXaV60jh1aEwA
PVlls+wBo8eruHKW+LTRpYkdbUjSZM7X101Jjuc99gpz+r32BK3hqTdsJ/g7su6LcfXELxvIBsbQ
ZdMyOxMTp6RMG1s2/2qUX0af59KnoPCdJNlp93lKiGdwBuferC6N3wTenk6OVu6KwNAj3VplGXeM
57cYNcprLAPxuYL4AUsdU8WTe8SxDTklqDlwtT872h1uR7leI2Qv59SbDkl7f7nOw5fGH9TWvhmb
t9/W2hcqAW2SwWArQgVd0avms+a4D3D6wN9lgEZw4twBc4NvXCZclJhl5O6yZ9vsk6DNwJmNrcjf
vwj2QSyTOrMT5bXqPe3vaPtlwaAquA2pYP+ddwgyYex+C7vu4JxzsE+WZGYsokcgiTxgXn8uxPLD
SnDg486Pn9eKT1hN4dv11eY5cSIJg1qE1Q/qB7odI44eP53Yjr+G2+tWUAZptsQf9/qFUZrI4YJp
BWt17u6uYyx3g1ubRjdYIfxqALVqd8snKWmrA9Tm+qgYTE6fZAKhlkbxy0UgDuhKCpTNogbChRQf
z9NQ8MgxcXP+xMUwPBaePszKPDEvKP6vUJ/7WPUnWDVv94m8ypAXFWC0Nlm6cdhjdRz8JvZTYvYO
LdGFP+4poiUNV11VbL92zvxT7bte0V+W9M1ah10uGM6HqICx5TJMQiFFO4c1/sLe1bQjW4V9qRVI
uCVoEPaaceNIDbT6gfUGmY0tsGvsQvRaOUQVJjFl9j5CzB4cNx7btirZyhTiDjYPAnpVUfEaCmxc
Gk5Ypg8mgGoQWd69Mf1uy25Cym3iw9/nelGe+kPHNETmMy5g4sAXiUC0OCAAYsFI3QJCjPw6J0RY
Gt1x12cjeYT4MJIgkk/lBO+epJOVUssPmIlmG2C/4jzOMYtSH34txipwr2PF1AJNpf85ORHhpOKg
v2q29E5uA5fYm7QX35U6jtaUCzXgRNwoe2NEbLEHLANHKhklY/QogjTkr5hOjUYKDy0LEBC72I1S
a4dPmOWthspbzYoOxzGKSqoP4ijggp2YRj4P34XjelWB+N1iDhBTs//byYL1kuEki8pI0PU1I9Dq
Q111nBohVzaQDNFW+HsNqd5pXrN5DrwODVIuXYYrD8mSx1FHM70Jzy4FyLfZp/Iu8w4IpbSpEoaS
ooFwGps2pH+8kgIh2sx0srL/AUCm0Pz14U66EJU5EyTAeqmgja7m4x5IA3bbDNpTEMVzVH6fUcPW
esgerch27BRr8kNChshoOTAI2ldNG9VXkNjKSeRJNbbFSAOTg+/VqL0Pqn5be7uiIPFPJmRiXdKg
Ekq2QrI/Tigj/+JTp33J2jCtX/eLZ9tTw/EZgS3l3TXHg4BgaF3w9xv91AVSFSI7lcBdbUvd13tY
AHmI/EdV127hPjPeaWPspW5rEkvsFm18f+q4BdwPaDF7jIbppvy4WJdu8BK+izRQF3rl9vWMYQDw
0zwJVLBVkpsDAjX3WaWE9bTYxAsMopIIG6c+4lASXiBJrSlbFyO006pycmw7HHjUw+8m3gr+zUMd
QTPlN34g0t4EUJG6odF/e6+AeKm+ujkoh/yStnR4hKXfJr/BxeWazyfOgTBJOZ3ERjN8p/8ot3Vg
yJ6GvOpVGJSs33Yt3q2WmSvfa4lOZtM85EImouIYdq7VIITOcatwG/0ubCBTIGhMc3byG6mPR4aL
inrDMWGJjmxD1t/OPfDFRcNQTohKUOmRNu/TcR2OSLnDyoO6Te87zrA5Ws60F45+i9FeZyIdKRD9
peJL9XAnxN1VUCGGPFF48L1nuRlzTaNMo7Kn/5Erip5cVgXyybJQXmWPHSTwatEUfuHxjWyeowCB
WOWU4yezCdb2HMrpe8Bqh31l2+CxU0e+xAkAwls+Oas5AARs+lOEBekj3cFhYfONSpQ6Wvr17i3Y
av/Hwh2iqdRDIPwWxhP78hjM1yvPXUEj502clOBdiCcEkhTPhf3yr8fvy5u1wvqIB+aL0LAVm2Ku
U5NIWdUq9ns4JVbVhe/tJdbZa8gJNUepRcwriu1a4b0aTNskokNUnQSbeoynkgqbH78PPb0J6qp1
WbS0UDIIzm6PY+iE6PGW35/S+VXg9gDFDTiB12s1syfm+1EznGhXHVNT7JF9Ijlav/556MOESXUp
vygX+rk8Qx/l81C6CbTE72PqQY9MEwIpLvmHPUwLxpJry4i1CPvKkddKi3FME/K0U5avDCh7fABl
RntmO89Mi/ydoQMJOZZDkJ3eH8nrhXkFXNoWtUi5carTKT/aC2oXMT/OEb0sQHeKcOSlDVspyHSj
oAshgdUHY9BzDk13Ar0eH+MOmmrt9FALnangQnC6AucQi4b5gV1sk7S30gdomIm5Kf9WVcc6P64u
t8RBL8/0URnJY0+fYQC0btRjtdMFgA0A9PqaY08LBVxU7H5tWNxQk8taVaiItOzHf3UB2hp69n0h
DQLnQLXssYo8xgx9BgoUG2LceJUGJ5av7ioZQzVZtSLo6/HMdM4dYmEjQq9mR5Koy32kW3h7sVfi
r0E/rd5MGsdc/jwi3ouvXYD70ADqfdJJnfC2Z15Ssg4x/5C7Rp3/VfXwm02hCMlJyNlA7DM1RWK6
AJivhdU8n3gdQ6S0NDuPM8upg+/q1opHeWcH5UasQFGCJSKv3rGU+/4h9BOHfWk3tO5aCdPkUFtS
CxOx0amZH139VYW0lGmmPMq7nz4thhybRaNcNo8daq5VcgKsls9WFNhftsY/EpRxhiEDKYdCCMhJ
xQ42pSvseGhSxa/oZqsZ5m4ZfsiAPY/FTF9ve8+kwYR2VsPMnG0luDxPzgR7SmaidMIcna1tJX23
BDuZjgToJg3mf9EXbe9nl0hvU7fi0gsboX0K3Eu7faxkvrv8QYKZNcL9SWsUHSianpRYMofD0wfg
oMyaS3GVxSn2193cLegT+VJG4qbaQpZjlZc73256vq1YEee412+eUqC8qRVZR2obesAG7Vkfgb6c
tO4sNqw8Cz5gxCgBslJiPKO+87ghXVRcFbjjUlAp7fBpxXKTZAewFIvL+QAdGFAudCGAh++APHRy
KYpl38SY8UpCgZwM1Ar6EkCZzy9aSe+n9YFjZ3Uvis8BmjTNZ7N503T83gzQGlYl7YBEeDwoPqcw
8OMjAaPUpsuzvimTNxpYOAuhvTHbwHkrI4mNofkNOjQXfrt7U4mMBsXdFCFv5Jq1gPYj1LkOTSdI
UxvtcaeTaZUNuRew7wJ24VWSGnsAzgVroRs3Uxw63G/xfJTEbi54Uy4iYxf6oreErWLgrx8t9LdY
MIYQLhsLic3LQrHk0xuxdqLQ2Ne+tGTWmXidCq9+NhPvO7ab3OLhd4P9RC3QUjgp5XOMhx6Wes5Q
JgRILA6ihfSHc9SGvpPiCEXTgIJfnzeLddsl0al0RpigitufEMO121ojMoLtBDJBJXtbtXeGVBOd
ujd+rMpHFmh+5uQyBrFksdtqBaBcKx+DNJVTDfeMKSJhvJnRxhLdd2ETQMWNHJyrgE1J8Bm4hQhy
I5x25yJ5MuI9EBvjr4x9epzaX8QfPrvZD8K7q/IrGxVHZJmlgFIM5FrTiN0Qa8eP9WnUjyq0sqOJ
Dk+dGFmwibm+KH4rUOM5J1KnnR0VFqJNjlpHvw0PEQFDqoQ1DjjpZmych/zagu35b2LI7DjmbEjl
a366W/O8BrFWehQJOnIbgnonHdQZSsm3+IMsN2bgxtULumNUSkdg2q9xpF9xCbDn+BZqutM6H/vj
utxWtwSI6ocTGOEBZCBJsvtIVU3JrqRzOKLE6vg11g8w+hMmLcDbwpo+lstEF8p6f0bh8wtM1QMV
eSAhZY/IIXIt3EC3jvEiUTthSZFeAFHn/9pOd74Fq7g/8LDtuqyWh2ewwgMG8nXk/0JB/d9C41wq
HL/j1UcN46ALEUFkJXpOLLeiB6iGCFIocXgu8xX6Bc2CC+9iPNb3Sm++ge2B4MDinuC0Dk5iF+YJ
XC09J/Fi9olm5RI6/qx9saAhuVtN+N16WghDkLp7hmEV0nufcFp21J9xHHZgvnXvgB9QSdoD0bGg
Tx3SmIZqfMwa9RmQqGJvomxJGA5unBDty8FUUhRbRvDkkn3f9ElVQuv1iItDPM/E5MRx069TXArj
gzA4QTlzxZtgoXcnhzwYOTgxLlAMPkQE5Oe/CPTkSVlfIOlDdJ+yGXgNOScutREY2GWpFOhhVBh8
GqEkfIHd748VNI1pu/wVV3Fta0VPpI3v7r5/2GKkUeTtQG3A5y+NVdutUt9C16H8ce2xjw3NNmyV
OwCGcaw8AxuyduIbIKKg5JT5BY0zGYr/HkVdVKD4qB0yfcAaZYzFdL5Z6P4EEpcUPL98W5wz5byi
L85Ls0panS4PTR7gQ2q5E+pdsYAHcgWYXwvL8qzmKbczZQX8wTlzqrNjQZ1AtLeyeYrf0YDlfjW7
+TqftQuZtxqzUpOkvuJvxc1n2I+T4lIghm5cUwbuQqGwn8JAtbJ5+jRQWqtGtxPRv5zcoS8X8c4H
s6qFV2WVd6oy8e2lygZCXJaqUXHoi6J2czEvXjdWp24+DfClvG1qulwl5IsmLS+CvPqb2mO4mooj
XcYJ2DJCCxhak8cUtW7M6xaNEhanuHAyv1+ZrVIgOFiaW43GZ1MkdkTJPlf2sX4hbkTUeEvDeveb
4KCOo304weNcuc3SbO0iXj07t8T6RxDqLrS7Ak8OCH9DmHqvrwQESSFt87dmPsa0pko9GxzgDOJu
plBvg1X+Nx5zk8M3oSUcuNN3OvmYl9H4dFONlhCgDoXRSqOIHBlWjA3hBMPzTEmQ5mLkjBl+HM+M
EUDtzGL/q32Nbxmm1UciaSKX8PtaWMNRBTSKbpJG7bAOzdQNS1c0FsBbPjvraP11wm3R07Of1jUf
6KnuQdgMqnCYCxkOON7rA848Ph19Oxf2YRO+fUhFcdMwi3EWjJIHJ+fS0lRU7Pna8nMNX+AhgZXB
S2CQhVQ6Esj0AGijp2VBVe0ELTJBQzCzhbJmP114CPoxDFrF9U7FRUC1jjs4EtJvtu0qgO6+YtOT
8xxhcUMd1WOiFGMj6Ywxxoeq/MsdUOpu+T2gk93POXcungRQSrHD14VkcdutmrV399ZO4qN69KBf
YaK4wZv44IbpuJ4eMd4hwN3//C9c29caOLgLRfur2ZhUUpbmZ1oK1z1CVjlCdUYUKNW6RIJgxoUf
JGO2kiKx9J5nzthVaONdJmj6SQDIgkWjm02dv1s0tkmHLdS9TYurHAAEN3rrLwX9yq6N97+pJbfX
b51soiBGmdvqWtiUFRwnc5h84+FkZQlcFj80yA13NSjSHpsIJSUoAMWAHdTR26PDyFJ7XWugExG3
9RUSZ5QCyhioiSaKfl3q5MBOr7UgEwV4GcgFayGZjf5l9H8/Mv56rHuIzLqpFvkliFpHMqufuwSS
aVZPQccYuwfHXco0boFTXUIbRsEnEr/Q/eZk5pa6F+FV/a4jCD1cRbih0znHP3uBS6OQ+dalMIPK
YHyz1svX9sAni0VjpslBr9bIjyUyXQ2IWxoQTW/FAj8ZCLOr49/V2FJepxp30zBcjNE7WDo8wMfs
T5lvs9q5KE9xLMcEggY3R/VckkfL0oGaks3/6DNlgVVU7TLFG7TZOeivwvQWAt2ePYdlRCfmN/50
KtJPNZREqkpqq7yIG/pmcLR9GMwPT7zgQ4bwCjr5OzL3FKQiXmXLUE3vtg4nT6LyMnCSxBHxRFKU
OrWgAW5uaZY9Fn+PF3WAH2v8Q+9GdQ3iIiJFR9XnHEoYqd2xozCb7d6o6WQ0lgHHHRa8mdL+JSYQ
8JFPBli4/KSccI6U8sXadE3QJ7EIa+nzrET9+ci4JW5pDJ+FGs0JK8G9de+86pET9Y1IKFhCGeEM
qRGqA9/GMEeFKwhgiBwoaow1uECWj1res52JpDuFboUmxdEU3gF3gXlDBWJHBHp5MYRLOl4AXTlM
iL/eEW+tpF4hvxKci63fnlZ42Iy9Am5YZf1XeJRcTv2DY5M4tO/yqG9kC8y/HFHJZSnRj6eO2a6w
RGkW3yN4gTIdLw7XD7qnC6fZLlPG0j61P6GL9jIDCiJlQCzhQa0wEfiUlLyH4ysN/91a8FK4lBVu
YSdx7+lHARpiDS0Wkm+XNgheLzAhV1nlp9h0sOF+Dgl2cKflHPgik/aVuM5DABRP2SMq3NFRnhrL
icTecA9a27cNUXwJ3azR9AS02vRZZQdabEP5gWrci6Q1wMievmVVOcfR53BysDOcojNqGQV1EFhb
NaD8y+xyVhlOMA5q+y0WuAqi6FzutGHFa9GdarCAOqTE+eoD87sLxVzK/Nv7/Q8cDnHRtFFjF6q7
+KjTzhHQGF2RCdPDl1DUxZrrPUwxZyK6J/CcisBSWJwiDps9yGaoxzbvN7kvk/OS1Fz1oo0MZpoK
LLpGzjXv6iQwMMPcpHb3EOYE+AmZm7HzVIDoqrQ+uZiWs+xLzVh47I93+sj2eZm4KmPGDYCyFDXQ
xl8n69F12woZbfyurysGZFEdHbzCjNVseHRIyoX6C9sNxaRaIEF+a2oxBZTx9/cney+NfrD/EqZE
rn+0w8jMqLhyTox14eUDZKwZA2jdk8T9FCBrcRJVdxaxNVDsAoCvsGA+eoX7Kwk0zk5Wnkdm15Lt
UFE6kv0TIoroMZmMpqn3egXBgb6i6qDxIC7eNQ14BGpEsk05EP/sj16+u4gHCZv8nG8CLBS7jal2
WYKuK3fVFxv6tJulHtdqhNOz0nr5TkwLf2Tkft5MQwW/O5mbeDVO06UJr6YnUrFhHZA8i4K0QOhT
TiXV/ZM7WXlVfStMkiaAN9kyWlauO/+eScKWVloGYGIH0yP/VMt2XD5VufghPUQFjgopDtOwwker
e9JFMxsqjslliCqKocHhqBe3adP9UYVdAI42vrxls3X+Pe1fA6/VesH/4orZPaw+RjWIqgvwx7Mn
FLS6GA+sTddTm9q2AJyh1ZstmWArZ/d5FEzFOjhO5cCRzDJT63uKIhoZVLOlAoHiCSRJNZ2M2+cc
V9dve3DeuCu7NL7kjegwP8dgDWw+qy70iRiImiLukhMSHboETYj4BEtvYAjZsH2CfD17XRACBtZ0
kbZnVV7zipHGV1uGMItp5Fh6dv+bkvQ+6/3IQo3m7HgqBxQSrTJuVmnlgKwbRyHeYS2iOlzdQkn5
r0yLPxeO3lAAZ8KLYYOYGVRSw3pZSo3yqEP1kVSx5zUtDqEnKU3HE5yP0uGKg45PM3ITkI+WfEEr
lnXqbBTG5J7ipU3spBDD0zGdwmRgOwbUrdIjz/bply/6Y3id+DlmuMjtZ08QX68Fc94BVJ19OAqx
hsyVrZ0R+h3qGcGBh1f0n1HEZXtsuckijwPOnHtM+HwjJ9up5z+Ty+YinjuvYcdHrokrqxZbcUqX
6S+uVEwjzaPZ2CmM+nDvN6r6RKxeIrgQWKpiV7YbZiHV8PV6+xm2fm5fomIhYBUTgSCLlRq5oHw9
ZmKD14Ss4sLRVwiESkv12LICTzqvnQAzwF51ehsImu+QXe3eLpAnI0WK5xvC/rllLQY3H+YAF7Yr
D/TMZzcBS3wkZ4/x5HfuoKAcIB1/vpmblifJlpYN1uIPdjLxIjazTOJt+2NMoecuyQ3+Oizqde0y
56aTHF0fYHWDuKCc+91o8MmqdtdAIF31O8beNUvTU/nSLpibS77hzyVrXTDkBA4sZMJWruUaNoCE
BAezNRVu+rfH5TymtGm9z2L/YR1dyNh2y3mzY8CcEK60MNWXCec+jX1CuMszZHpE9nWEgYfnft+l
QqpRkYIUYqBWnIb8V1HO6hr7dcqLPY5840USNtYkMAicLbG39YKshlkLewioU0rgnQLjhgH1iCK+
w/5ItvlZ8i9ksuUuiIxXRc1F4W6CQzhloHAuX+4LbGpnEdkQRT34YjFK8iDhViGV2PHF/aCuRsbe
qEG9DoQTpRVCvMp8yyJr90mQML4958FPM/OCBm8Sr3MpYELv8wdiw41Rmd3A2qIax+OWGFGyvZv8
zEx7zrlIQ1zzSSZ14aTnrH94gnTgBh75DraYdVWlfcibvJ7WwKv54Cc+v3UifVddw/c8cPA4mbCS
lzDn1HtGO1l+Jo/f6zK9NbibDcHkFU1CztZGGCEAsFyQ4mA2oxt6Yw8c4lO+cBQjEUx7Ej8S6um+
n7VJI7jYgaQnryHB16RCzIT223t4KPsH8APgWu1Dzw2EAyxibdxenaBOV9t9rWdMalxFgnyZ4TUw
IbDxM5SaENzW37K0Q+ZKeS7wkYCvNXaws78s1oldZAduQGirC6hsnPnn4IzjMmDol46DiIHV9a4d
OFaqzx18Dc9nsMIzpeLc+2lvzZVqCAmyI8qt8BZv+jc8Lb/cOUdEiu5NA4Z764yf3f6HW8IYZ4zm
hOsk70YV3LT1nnUnETQBJs/xhCxIYrVFCY+04Nt22F0KmPMbzerdpSicVSQhhsOAX6JF7qo1h9qQ
ctqrEv+abOcMUCBTQKPT4f15Xu2Gm60snxg1nKos+Nj2EMaOVlH4V/UZAfUmEpi3psIaTgFU9y24
Ff4B5XB4dDIg81j84lC+XSKbUOUiSrbkemkaptLiuG/zoots2GifDAUA7Q7ZvXSKoBNpY7PLs398
N73hgfZtYR8wBxcwKY8JU5ZmjyB94mHCHlHCKVFrXTuAryzCcYFL+TQH1qmGhu95OTzSXvch216r
m+zRhLaU55E/FLho6kugvLR2miijMJDWqq4IcokRpJwNUnlzb0wP68a7zlLnZoDZK+7sZdD2BenL
KqBfR805Ai/aVCkg5slT6n/pam/EWGR95ixG85+NVBgiRuLMEjmmC8I0IMIEIj3ozak/7ZsPlr69
DR6KdHBaUmyyBITWxykFiQ6iq1SjZ4qonqFnrsjs+mGVLvaQLmtImS9z20jaMlzpELy2tioK0jtE
g2iviBZ6pQxASm8lrOYtnF0IVmn40UVHHaGNrrGwcKlv0TAKPvQv6KSQu9UgPgjUu0UL+wWl/c9s
c/p/R0mXrSMPTZF2lztffeQFdejrXU4MjZITV9e3BH0Q9AyHNoJdmm8J1OzgAg7kbKA/D778C1JK
MBm8R3Ed5ERIJguEYHT7YedrECHYDlcJxF2D/5Yxg0ojyQnWb5634dvTD0DLdxHtEhBBautXVXE/
8poWugoC/aPWdKeco7pxUha2kBWPDGEEC893nIyjiO9KfqbqoEBLnnSwPyiEUadrDD/LTRIr1NAa
OXzRgTINGumAoQhKIrHs8daDAQGCih4FEJOj1AmtuAQXXLCs/l/KDBcuMRvRtCfaRI0wtdZ+3osh
sG6/Tl0Se/P73qhvqeQZNway6GyoDAWvGZY6S5EpFa4bH89zVd8NVA1pC6o+nIfP/TdvZ0ltQSfO
QXS3rnykUaaqrd0Wkwp5l6GXXfJO7bgz5Cv/Vw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_v8_4_2";
end fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2 is
begin
inst_blk_mem_gen: entity work.fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2_synth
     port map (
      D(24 downto 0) => D(24 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(24 downto 0) => din(24 downto 0),
      ram_rd_en_i => ram_rd_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 49 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 49 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 49 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 49 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 49 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 49 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "Estimated Power for IP     :     6.4733 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 256;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 50;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 50;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "READ_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 50;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 50;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "yes";
end \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2_synth__parameterized0\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      dina(49 downto 0) => dina(49 downto 0),
      doutb(49 downto 0) => doutb(49 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 17 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 17 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "Estimated Power for IP     :     2.7928 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "blk_rom_e_real.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "blk_rom_e_real.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 256;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 18;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 18;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 18;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 18;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "yes";
end \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2_synth__parameterized1\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 17 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 17 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "Estimated Power for IP     :     2.7928 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "blk_rom_e_imag.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "blk_rom_e_imag.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 256;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 18;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 18;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 18;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 18;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "yes";
end \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2_synth__parameterized2\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 24 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 42 downto 0 );
    PCIN : in STD_LOGIC_VECTOR ( 47 downto 0 );
    SUBTRACT : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 42 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute C_AB_LATENCY : integer;
  attribute C_AB_LATENCY of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13 : entity is -1;
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13 : entity is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13 : entity is 25;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13 : entity is 0;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13 : entity is 18;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13 : entity is 0;
  attribute C_C_LATENCY : integer;
  attribute C_C_LATENCY of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13 : entity is -1;
  attribute C_C_TYPE : integer;
  attribute C_C_TYPE of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13 : entity is 0;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13 : entity is 43;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13 : entity is 42;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13 : entity is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13 : entity is 0;
  attribute C_USE_PCIN : integer;
  attribute C_USE_PCIN of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13 : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13 : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13 : entity is "xbip_multadd_v3_0_13";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13 : entity is "yes";
end fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13 is
  attribute C_AB_LATENCY of i_synth : label is -1;
  attribute C_A_TYPE of i_synth : label is 0;
  attribute C_A_WIDTH of i_synth : label is 25;
  attribute C_B_TYPE of i_synth : label is 0;
  attribute C_B_WIDTH of i_synth : label is 18;
  attribute C_CE_OVERRIDES_SCLR of i_synth : label is 0;
  attribute C_C_LATENCY of i_synth : label is -1;
  attribute C_C_TYPE of i_synth : label is 0;
  attribute C_C_WIDTH of i_synth : label is 43;
  attribute C_OUT_HIGH of i_synth : label is 42;
  attribute C_OUT_LOW of i_synth : label is 0;
  attribute C_TEST_CORE of i_synth : label is 0;
  attribute C_USE_PCIN of i_synth : label is 0;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13_viv
     port map (
      A(24 downto 0) => A(24 downto 0),
      B(17 downto 0) => B(17 downto 0),
      C(42 downto 0) => C(42 downto 0),
      CE => CE,
      CLK => CLK,
      P(42 downto 0) => P(42 downto 0),
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SUBTRACT => SUBTRACT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__1\ is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 24 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 42 downto 0 );
    PCIN : in STD_LOGIC_VECTOR ( 47 downto 0 );
    SUBTRACT : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 42 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute C_AB_LATENCY : integer;
  attribute C_AB_LATENCY of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__1\ : entity is -1;
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__1\ : entity is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__1\ : entity is 25;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__1\ : entity is 0;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__1\ : entity is 18;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__1\ : entity is 0;
  attribute C_C_LATENCY : integer;
  attribute C_C_LATENCY of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__1\ : entity is -1;
  attribute C_C_TYPE : integer;
  attribute C_C_TYPE of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__1\ : entity is 0;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__1\ : entity is 43;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__1\ : entity is 42;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__1\ : entity is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__1\ : entity is 0;
  attribute C_USE_PCIN : integer;
  attribute C_USE_PCIN of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__1\ : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__1\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__1\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__1\ : entity is "xbip_multadd_v3_0_13";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__1\ : entity is "yes";
end \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__1\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__1\ is
  attribute C_AB_LATENCY of i_synth : label is -1;
  attribute C_A_TYPE of i_synth : label is 0;
  attribute C_A_WIDTH of i_synth : label is 25;
  attribute C_B_TYPE of i_synth : label is 0;
  attribute C_B_WIDTH of i_synth : label is 18;
  attribute C_CE_OVERRIDES_SCLR of i_synth : label is 0;
  attribute C_C_LATENCY of i_synth : label is -1;
  attribute C_C_TYPE of i_synth : label is 0;
  attribute C_C_WIDTH of i_synth : label is 43;
  attribute C_OUT_HIGH of i_synth : label is 42;
  attribute C_OUT_LOW of i_synth : label is 0;
  attribute C_TEST_CORE of i_synth : label is 0;
  attribute C_USE_PCIN of i_synth : label is 0;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.\fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13_viv__1\
     port map (
      A(24 downto 0) => A(24 downto 0),
      B(17 downto 0) => B(17 downto 0),
      C(42 downto 0) => C(42 downto 0),
      CE => CE,
      CLK => CLK,
      P(42 downto 0) => P(42 downto 0),
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SUBTRACT => SUBTRACT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__2\ is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 24 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 42 downto 0 );
    PCIN : in STD_LOGIC_VECTOR ( 47 downto 0 );
    SUBTRACT : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 42 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute C_AB_LATENCY : integer;
  attribute C_AB_LATENCY of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__2\ : entity is -1;
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__2\ : entity is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__2\ : entity is 25;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__2\ : entity is 0;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__2\ : entity is 18;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__2\ : entity is 0;
  attribute C_C_LATENCY : integer;
  attribute C_C_LATENCY of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__2\ : entity is -1;
  attribute C_C_TYPE : integer;
  attribute C_C_TYPE of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__2\ : entity is 0;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__2\ : entity is 43;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__2\ : entity is 42;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__2\ : entity is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__2\ : entity is 0;
  attribute C_USE_PCIN : integer;
  attribute C_USE_PCIN of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__2\ : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__2\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__2\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__2\ : entity is "xbip_multadd_v3_0_13";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__2\ : entity is "yes";
end \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__2\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__2\ is
  attribute C_AB_LATENCY of i_synth : label is -1;
  attribute C_A_TYPE of i_synth : label is 0;
  attribute C_A_WIDTH of i_synth : label is 25;
  attribute C_B_TYPE of i_synth : label is 0;
  attribute C_B_WIDTH of i_synth : label is 18;
  attribute C_CE_OVERRIDES_SCLR of i_synth : label is 0;
  attribute C_C_LATENCY of i_synth : label is -1;
  attribute C_C_TYPE of i_synth : label is 0;
  attribute C_C_WIDTH of i_synth : label is 43;
  attribute C_OUT_HIGH of i_synth : label is 42;
  attribute C_OUT_LOW of i_synth : label is 0;
  attribute C_TEST_CORE of i_synth : label is 0;
  attribute C_USE_PCIN of i_synth : label is 0;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.\fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13_viv__2\
     port map (
      A(24 downto 0) => A(24 downto 0),
      B(17 downto 0) => B(17 downto 0),
      C(42 downto 0) => C(42 downto 0),
      CE => CE,
      CLK => CLK,
      P(42 downto 0) => P(42 downto 0),
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SUBTRACT => SUBTRACT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__3\ is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 24 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 42 downto 0 );
    PCIN : in STD_LOGIC_VECTOR ( 47 downto 0 );
    SUBTRACT : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 42 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute C_AB_LATENCY : integer;
  attribute C_AB_LATENCY of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__3\ : entity is -1;
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__3\ : entity is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__3\ : entity is 25;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__3\ : entity is 0;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__3\ : entity is 18;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__3\ : entity is 0;
  attribute C_C_LATENCY : integer;
  attribute C_C_LATENCY of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__3\ : entity is -1;
  attribute C_C_TYPE : integer;
  attribute C_C_TYPE of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__3\ : entity is 0;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__3\ : entity is 43;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__3\ : entity is 42;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__3\ : entity is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__3\ : entity is 0;
  attribute C_USE_PCIN : integer;
  attribute C_USE_PCIN of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__3\ : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__3\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__3\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__3\ : entity is "xbip_multadd_v3_0_13";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__3\ : entity is "yes";
end \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__3\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__3\ is
  attribute C_AB_LATENCY of i_synth : label is -1;
  attribute C_A_TYPE of i_synth : label is 0;
  attribute C_A_WIDTH of i_synth : label is 25;
  attribute C_B_TYPE of i_synth : label is 0;
  attribute C_B_WIDTH of i_synth : label is 18;
  attribute C_CE_OVERRIDES_SCLR of i_synth : label is 0;
  attribute C_C_LATENCY of i_synth : label is -1;
  attribute C_C_TYPE of i_synth : label is 0;
  attribute C_C_WIDTH of i_synth : label is 43;
  attribute C_OUT_HIGH of i_synth : label is 42;
  attribute C_OUT_LOW of i_synth : label is 0;
  attribute C_TEST_CORE of i_synth : label is 0;
  attribute C_USE_PCIN of i_synth : label is 0;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.\fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13_viv__3\
     port map (
      A(24 downto 0) => A(24 downto 0),
      B(17 downto 0) => B(17 downto 0),
      C(42 downto 0) => C(42 downto 0),
      CE => CE,
      CLK => CLK,
      P(42 downto 0) => P(42 downto 0),
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SUBTRACT => SUBTRACT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_0 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 49 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 49 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_2,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_0 : entity is "blk_mem_gen_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_0 : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_0;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 1;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     6.4733 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 256;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 50;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 50;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "READ_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 50;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 50;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.\fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized1\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(49 downto 0) => dina(49 downto 0),
      dinb(49 downto 0) => B"00000000000000000000000000000000000000000000000000",
      douta(49 downto 0) => NLW_U0_douta_UNCONNECTED(49 downto 0),
      doutb(49 downto 0) => doutb(49 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(7 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(7 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(7 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(7 downto 0),
      s_axi_rdata(49 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(49 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(49 downto 0) => B"00000000000000000000000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_blk_rom_e_imag is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of fourier_bram_DFTStageWrapperRight_0_blk_rom_e_imag : entity is "blk_rom_e_imag,blk_mem_gen_v8_4_2,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_blk_rom_e_imag : entity is "blk_rom_e_imag";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of fourier_bram_DFTStageWrapperRight_0_blk_rom_e_imag : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of fourier_bram_DFTStageWrapperRight_0_blk_rom_e_imag : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end fourier_bram_DFTStageWrapperRight_0_blk_rom_e_imag;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_blk_rom_e_imag is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.7928 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_rom_e_imag.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_rom_e_imag.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 256;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 18;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 18;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 18;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 18;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized5\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => B"00000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(17 downto 0) => B"000000000000000000",
      dinb(17 downto 0) => B"000000000000000000",
      douta(17 downto 0) => douta(17 downto 0),
      doutb(17 downto 0) => NLW_U0_doutb_UNCONNECTED(17 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(7 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(7 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(7 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(7 downto 0),
      s_axi_rdata(17 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(17 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(17 downto 0) => B"000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_blk_rom_e_real is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of fourier_bram_DFTStageWrapperRight_0_blk_rom_e_real : entity is "blk_rom_e_real,blk_mem_gen_v8_4_2,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_blk_rom_e_real : entity is "blk_rom_e_real";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of fourier_bram_DFTStageWrapperRight_0_blk_rom_e_real : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of fourier_bram_DFTStageWrapperRight_0_blk_rom_e_real : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end fourier_bram_DFTStageWrapperRight_0_blk_rom_e_real;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_blk_rom_e_real is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.7928 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_rom_e_real.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_rom_e_real.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 256;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 18;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 18;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 18;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 18;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2__parameterized3\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => B"00000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(17 downto 0) => B"000000000000000000",
      dinb(17 downto 0) => B"000000000000000000",
      douta(17 downto 0) => douta(17 downto 0),
      doutb(17 downto 0) => NLW_U0_doutb_UNCONNECTED(17 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(7 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(7 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(7 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(7 downto 0),
      s_axi_rdata(17 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(17 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(17 downto 0) => B"000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 24 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 42 downto 0 );
    SUBTRACT : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 42 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0 : entity is "xbip_multadd_0,xbip_multadd_v3_0_13,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0 : entity is "xbip_multadd_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0 : entity is "xbip_multadd_v3_0_13,Vivado 2018.3";
end fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0 is
  attribute C_AB_LATENCY : integer;
  attribute C_AB_LATENCY of U0 : label is -1;
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of U0 : label is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 25;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of U0 : label is 0;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 18;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_C_LATENCY : integer;
  attribute C_C_LATENCY of U0 : label is -1;
  attribute C_C_TYPE : integer;
  attribute C_C_TYPE of U0 : label is 0;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 43;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of U0 : label is 42;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of U0 : label is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of U0 : label is 0;
  attribute C_USE_PCIN : integer;
  attribute C_USE_PCIN of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF pcout_intf:p_intf:subtract_intf:pcin_intf:c_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of SCLR : signal is "xilinx.com:signal:reset:1.0 sclr_intf RST";
  attribute x_interface_parameter of SCLR : signal is "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute x_interface_info of SUBTRACT : signal is "xilinx.com:signal:data:1.0 subtract_intf DATA";
  attribute x_interface_parameter of SUBTRACT : signal is "XIL_INTERFACENAME subtract_intf, LAYERED_METADATA undef";
  attribute x_interface_info of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute x_interface_parameter of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute x_interface_info of B : signal is "xilinx.com:signal:data:1.0 b_intf DATA";
  attribute x_interface_parameter of B : signal is "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef";
  attribute x_interface_info of C : signal is "xilinx.com:signal:data:1.0 c_intf DATA";
  attribute x_interface_parameter of C : signal is "XIL_INTERFACENAME c_intf, LAYERED_METADATA undef";
  attribute x_interface_info of P : signal is "xilinx.com:signal:data:1.0 p_intf DATA";
  attribute x_interface_parameter of P : signal is "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef";
  attribute x_interface_info of PCOUT : signal is "xilinx.com:signal:data:1.0 pcout_intf DATA";
  attribute x_interface_parameter of PCOUT : signal is "XIL_INTERFACENAME pcout_intf, LAYERED_METADATA undef";
begin
U0: entity work.fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13
     port map (
      A(24 downto 0) => A(24 downto 0),
      B(17 downto 0) => B(17 downto 0),
      C(42 downto 0) => C(42 downto 0),
      CE => CE,
      CLK => CLK,
      P(42 downto 0) => P(42 downto 0),
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SUBTRACT => SUBTRACT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__1\ is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 24 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 42 downto 0 );
    SUBTRACT : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 42 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__1\ : entity is "xbip_multadd_0,xbip_multadd_v3_0_13,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__1\ : entity is "xbip_multadd_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__1\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__1\ : entity is "xbip_multadd_v3_0_13,Vivado 2018.3";
end \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__1\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__1\ is
  attribute C_AB_LATENCY : integer;
  attribute C_AB_LATENCY of U0 : label is -1;
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of U0 : label is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 25;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of U0 : label is 0;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 18;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_C_LATENCY : integer;
  attribute C_C_LATENCY of U0 : label is -1;
  attribute C_C_TYPE : integer;
  attribute C_C_TYPE of U0 : label is 0;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 43;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of U0 : label is 42;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of U0 : label is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of U0 : label is 0;
  attribute C_USE_PCIN : integer;
  attribute C_USE_PCIN of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF pcout_intf:p_intf:subtract_intf:pcin_intf:c_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of SCLR : signal is "xilinx.com:signal:reset:1.0 sclr_intf RST";
  attribute x_interface_parameter of SCLR : signal is "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute x_interface_info of SUBTRACT : signal is "xilinx.com:signal:data:1.0 subtract_intf DATA";
  attribute x_interface_parameter of SUBTRACT : signal is "XIL_INTERFACENAME subtract_intf, LAYERED_METADATA undef";
  attribute x_interface_info of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute x_interface_parameter of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute x_interface_info of B : signal is "xilinx.com:signal:data:1.0 b_intf DATA";
  attribute x_interface_parameter of B : signal is "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef";
  attribute x_interface_info of C : signal is "xilinx.com:signal:data:1.0 c_intf DATA";
  attribute x_interface_parameter of C : signal is "XIL_INTERFACENAME c_intf, LAYERED_METADATA undef";
  attribute x_interface_info of P : signal is "xilinx.com:signal:data:1.0 p_intf DATA";
  attribute x_interface_parameter of P : signal is "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef";
  attribute x_interface_info of PCOUT : signal is "xilinx.com:signal:data:1.0 pcout_intf DATA";
  attribute x_interface_parameter of PCOUT : signal is "XIL_INTERFACENAME pcout_intf, LAYERED_METADATA undef";
begin
U0: entity work.\fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__1\
     port map (
      A(24 downto 0) => A(24 downto 0),
      B(17 downto 0) => B(17 downto 0),
      C(42 downto 0) => C(42 downto 0),
      CE => CE,
      CLK => CLK,
      P(42 downto 0) => P(42 downto 0),
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SUBTRACT => SUBTRACT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__2\ is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 24 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 42 downto 0 );
    SUBTRACT : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 42 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__2\ : entity is "xbip_multadd_0,xbip_multadd_v3_0_13,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__2\ : entity is "xbip_multadd_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__2\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__2\ : entity is "xbip_multadd_v3_0_13,Vivado 2018.3";
end \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__2\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__2\ is
  attribute C_AB_LATENCY : integer;
  attribute C_AB_LATENCY of U0 : label is -1;
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of U0 : label is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 25;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of U0 : label is 0;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 18;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_C_LATENCY : integer;
  attribute C_C_LATENCY of U0 : label is -1;
  attribute C_C_TYPE : integer;
  attribute C_C_TYPE of U0 : label is 0;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 43;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of U0 : label is 42;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of U0 : label is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of U0 : label is 0;
  attribute C_USE_PCIN : integer;
  attribute C_USE_PCIN of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF pcout_intf:p_intf:subtract_intf:pcin_intf:c_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of SCLR : signal is "xilinx.com:signal:reset:1.0 sclr_intf RST";
  attribute x_interface_parameter of SCLR : signal is "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute x_interface_info of SUBTRACT : signal is "xilinx.com:signal:data:1.0 subtract_intf DATA";
  attribute x_interface_parameter of SUBTRACT : signal is "XIL_INTERFACENAME subtract_intf, LAYERED_METADATA undef";
  attribute x_interface_info of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute x_interface_parameter of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute x_interface_info of B : signal is "xilinx.com:signal:data:1.0 b_intf DATA";
  attribute x_interface_parameter of B : signal is "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef";
  attribute x_interface_info of C : signal is "xilinx.com:signal:data:1.0 c_intf DATA";
  attribute x_interface_parameter of C : signal is "XIL_INTERFACENAME c_intf, LAYERED_METADATA undef";
  attribute x_interface_info of P : signal is "xilinx.com:signal:data:1.0 p_intf DATA";
  attribute x_interface_parameter of P : signal is "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef";
  attribute x_interface_info of PCOUT : signal is "xilinx.com:signal:data:1.0 pcout_intf DATA";
  attribute x_interface_parameter of PCOUT : signal is "XIL_INTERFACENAME pcout_intf, LAYERED_METADATA undef";
begin
U0: entity work.\fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__2\
     port map (
      A(24 downto 0) => A(24 downto 0),
      B(17 downto 0) => B(17 downto 0),
      C(42 downto 0) => C(42 downto 0),
      CE => CE,
      CLK => CLK,
      P(42 downto 0) => P(42 downto 0),
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SUBTRACT => SUBTRACT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__3\ is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 24 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 42 downto 0 );
    SUBTRACT : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 42 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__3\ : entity is "xbip_multadd_0,xbip_multadd_v3_0_13,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__3\ : entity is "xbip_multadd_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__3\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__3\ : entity is "xbip_multadd_v3_0_13,Vivado 2018.3";
end \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__3\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__3\ is
  attribute C_AB_LATENCY : integer;
  attribute C_AB_LATENCY of U0 : label is -1;
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of U0 : label is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 25;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of U0 : label is 0;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 18;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_C_LATENCY : integer;
  attribute C_C_LATENCY of U0 : label is -1;
  attribute C_C_TYPE : integer;
  attribute C_C_TYPE of U0 : label is 0;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 43;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of U0 : label is 42;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of U0 : label is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of U0 : label is 0;
  attribute C_USE_PCIN : integer;
  attribute C_USE_PCIN of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF pcout_intf:p_intf:subtract_intf:pcin_intf:c_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of SCLR : signal is "xilinx.com:signal:reset:1.0 sclr_intf RST";
  attribute x_interface_parameter of SCLR : signal is "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute x_interface_info of SUBTRACT : signal is "xilinx.com:signal:data:1.0 subtract_intf DATA";
  attribute x_interface_parameter of SUBTRACT : signal is "XIL_INTERFACENAME subtract_intf, LAYERED_METADATA undef";
  attribute x_interface_info of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute x_interface_parameter of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute x_interface_info of B : signal is "xilinx.com:signal:data:1.0 b_intf DATA";
  attribute x_interface_parameter of B : signal is "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef";
  attribute x_interface_info of C : signal is "xilinx.com:signal:data:1.0 c_intf DATA";
  attribute x_interface_parameter of C : signal is "XIL_INTERFACENAME c_intf, LAYERED_METADATA undef";
  attribute x_interface_info of P : signal is "xilinx.com:signal:data:1.0 p_intf DATA";
  attribute x_interface_parameter of P : signal is "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef";
  attribute x_interface_info of PCOUT : signal is "xilinx.com:signal:data:1.0 pcout_intf DATA";
  attribute x_interface_parameter of PCOUT : signal is "XIL_INTERFACENAME pcout_intf, LAYERED_METADATA undef";
begin
U0: entity work.\fourier_bram_DFTStageWrapperRight_0_xbip_multadd_v3_0_13__3\
     port map (
      A(24 downto 0) => A(24 downto 0),
      B(17 downto 0) => B(17 downto 0),
      C(42 downto 0) => C(42 downto 0),
      CE => CE,
      CLK => CLK,
      P(42 downto 0) => P(42 downto 0),
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SUBTRACT => SUBTRACT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_memory is
  port (
    dout : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 24 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_memory : entity is "memory";
end fourier_bram_DFTStageWrapperRight_0_memory;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_memory is
  signal doutb : STD_LOGIC_VECTOR ( 24 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_v8_4_2
     port map (
      D(24 downto 0) => doutb(24 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(24 downto 0) => din(24 downto 0),
      ram_rd_en_i => ram_rd_en_i
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(0),
      Q => dout(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(10),
      Q => dout(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(11),
      Q => dout(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(12),
      Q => dout(12),
      R => '0'
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(13),
      Q => dout(13),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(14),
      Q => dout(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(15),
      Q => dout(15),
      R => '0'
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(16),
      Q => dout(16),
      R => '0'
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(17),
      Q => dout(17),
      R => '0'
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(18),
      Q => dout(18),
      R => '0'
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(19),
      Q => dout(19),
      R => '0'
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(1),
      Q => dout(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(20),
      Q => dout(20),
      R => '0'
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(21),
      Q => dout(21),
      R => '0'
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(22),
      Q => dout(22),
      R => '0'
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(23),
      Q => dout(23),
      R => '0'
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(24),
      Q => dout(24),
      R => '0'
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(2),
      Q => dout(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(3),
      Q => dout(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(4),
      Q => dout(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(5),
      Q => dout(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(6),
      Q => dout(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(7),
      Q => dout(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(8),
      Q => dout(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(9),
      Q => dout(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_ComplexMultiply is
  port (
    D : out STD_LOGIC_VECTOR ( 49 downto 0 );
    i_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    i_reset : in STD_LOGIC;
    \r_bImag_reg[17]_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \r_aReal_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \r_bReal_reg[17]_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_ComplexMultiply : entity is "ComplexMultiply";
end fourier_bram_DFTStageWrapperRight_0_ComplexMultiply;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_ComplexMultiply is
  signal a : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal b : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \r_aImag_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[10]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[11]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[12]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[13]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[14]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[15]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[16]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[17]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[18]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[19]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[20]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[21]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[22]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[23]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[24]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[6]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[7]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[8]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[9]\ : STD_LOGIC;
  signal r_bImag : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal r_imaginaryMul1 : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal r_qImag : STD_LOGIC_VECTOR ( 40 downto 16 );
  signal r_qReal : STD_LOGIC_VECTOR ( 40 downto 16 );
  signal r_realMul1 : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal rr_aImag : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal rr_aReal : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal rr_bImag : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \rrr_aImag_reg_n_0_[0]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[10]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[11]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[12]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[13]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[14]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[15]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[16]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[17]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[18]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[19]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[1]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[20]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[21]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[22]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[23]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[24]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[2]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[3]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[4]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[5]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[6]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[7]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[8]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[9]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[0]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[10]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[11]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[12]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[13]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[14]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[15]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[16]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[17]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[18]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[19]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[1]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[20]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[21]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[22]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[23]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[24]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[2]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[3]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[4]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[5]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[6]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[7]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[8]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[9]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[0]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[10]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[11]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[12]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[13]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[14]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[15]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[16]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[17]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[1]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[2]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[3]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[4]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[5]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[6]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[7]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[8]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_inst_imaginary_mul_1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_inst_imaginary_mul_2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal NLW_inst_imaginary_mul_2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_inst_real_mul_1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_inst_real_mul_2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal NLW_inst_real_mul_2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of inst_imaginary_mul_1 : label is "xbip_multadd_0,xbip_multadd_v3_0_13,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of inst_imaginary_mul_1 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of inst_imaginary_mul_1 : label is "xbip_multadd_v3_0_13,Vivado 2018.3";
  attribute CHECK_LICENSE_TYPE of inst_imaginary_mul_2 : label is "xbip_multadd_0,xbip_multadd_v3_0_13,{}";
  attribute downgradeipidentifiedwarnings of inst_imaginary_mul_2 : label is "yes";
  attribute x_core_info of inst_imaginary_mul_2 : label is "xbip_multadd_v3_0_13,Vivado 2018.3";
  attribute CHECK_LICENSE_TYPE of inst_real_mul_1 : label is "xbip_multadd_0,xbip_multadd_v3_0_13,{}";
  attribute downgradeipidentifiedwarnings of inst_real_mul_1 : label is "yes";
  attribute x_core_info of inst_real_mul_1 : label is "xbip_multadd_v3_0_13,Vivado 2018.3";
  attribute CHECK_LICENSE_TYPE of inst_real_mul_2 : label is "xbip_multadd_0,xbip_multadd_v3_0_13,{}";
  attribute downgradeipidentifiedwarnings of inst_real_mul_2 : label is "yes";
  attribute x_core_info of inst_real_mul_2 : label is "xbip_multadd_v3_0_13,Vivado 2018.3";
begin
inst_imaginary_mul_1: entity work.\fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__3\
     port map (
      A(24) => \r_aImag_reg_n_0_[24]\,
      A(23) => \r_aImag_reg_n_0_[23]\,
      A(22) => \r_aImag_reg_n_0_[22]\,
      A(21) => \r_aImag_reg_n_0_[21]\,
      A(20) => \r_aImag_reg_n_0_[20]\,
      A(19) => \r_aImag_reg_n_0_[19]\,
      A(18) => \r_aImag_reg_n_0_[18]\,
      A(17) => \r_aImag_reg_n_0_[17]\,
      A(16) => \r_aImag_reg_n_0_[16]\,
      A(15) => \r_aImag_reg_n_0_[15]\,
      A(14) => \r_aImag_reg_n_0_[14]\,
      A(13) => \r_aImag_reg_n_0_[13]\,
      A(12) => \r_aImag_reg_n_0_[12]\,
      A(11) => \r_aImag_reg_n_0_[11]\,
      A(10) => \r_aImag_reg_n_0_[10]\,
      A(9) => \r_aImag_reg_n_0_[9]\,
      A(8) => \r_aImag_reg_n_0_[8]\,
      A(7) => \r_aImag_reg_n_0_[7]\,
      A(6) => \r_aImag_reg_n_0_[6]\,
      A(5) => \r_aImag_reg_n_0_[5]\,
      A(4) => \r_aImag_reg_n_0_[4]\,
      A(3) => \r_aImag_reg_n_0_[3]\,
      A(2) => \r_aImag_reg_n_0_[2]\,
      A(1) => \r_aImag_reg_n_0_[1]\,
      A(0) => \r_aImag_reg_n_0_[0]\,
      B(17 downto 0) => b(17 downto 0),
      C(42 downto 0) => B"0000000000000000000000000000000000000000000",
      CE => '1',
      CLK => i_clk,
      P(42 downto 0) => r_imaginaryMul1(42 downto 0),
      PCOUT(47 downto 0) => NLW_inst_imaginary_mul_1_PCOUT_UNCONNECTED(47 downto 0),
      SCLR => '0',
      SUBTRACT => '0'
    );
inst_imaginary_mul_2: entity work.fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0
     port map (
      A(24) => \rrr_aReal_reg_n_0_[24]\,
      A(23) => \rrr_aReal_reg_n_0_[23]\,
      A(22) => \rrr_aReal_reg_n_0_[22]\,
      A(21) => \rrr_aReal_reg_n_0_[21]\,
      A(20) => \rrr_aReal_reg_n_0_[20]\,
      A(19) => \rrr_aReal_reg_n_0_[19]\,
      A(18) => \rrr_aReal_reg_n_0_[18]\,
      A(17) => \rrr_aReal_reg_n_0_[17]\,
      A(16) => \rrr_aReal_reg_n_0_[16]\,
      A(15) => \rrr_aReal_reg_n_0_[15]\,
      A(14) => \rrr_aReal_reg_n_0_[14]\,
      A(13) => \rrr_aReal_reg_n_0_[13]\,
      A(12) => \rrr_aReal_reg_n_0_[12]\,
      A(11) => \rrr_aReal_reg_n_0_[11]\,
      A(10) => \rrr_aReal_reg_n_0_[10]\,
      A(9) => \rrr_aReal_reg_n_0_[9]\,
      A(8) => \rrr_aReal_reg_n_0_[8]\,
      A(7) => \rrr_aReal_reg_n_0_[7]\,
      A(6) => \rrr_aReal_reg_n_0_[6]\,
      A(5) => \rrr_aReal_reg_n_0_[5]\,
      A(4) => \rrr_aReal_reg_n_0_[4]\,
      A(3) => \rrr_aReal_reg_n_0_[3]\,
      A(2) => \rrr_aReal_reg_n_0_[2]\,
      A(1) => \rrr_aReal_reg_n_0_[1]\,
      A(0) => \rrr_aReal_reg_n_0_[0]\,
      B(17) => \rrr_bImag_reg_n_0_[17]\,
      B(16) => \rrr_bImag_reg_n_0_[16]\,
      B(15) => \rrr_bImag_reg_n_0_[15]\,
      B(14) => \rrr_bImag_reg_n_0_[14]\,
      B(13) => \rrr_bImag_reg_n_0_[13]\,
      B(12) => \rrr_bImag_reg_n_0_[12]\,
      B(11) => \rrr_bImag_reg_n_0_[11]\,
      B(10) => \rrr_bImag_reg_n_0_[10]\,
      B(9) => \rrr_bImag_reg_n_0_[9]\,
      B(8) => \rrr_bImag_reg_n_0_[8]\,
      B(7) => \rrr_bImag_reg_n_0_[7]\,
      B(6) => \rrr_bImag_reg_n_0_[6]\,
      B(5) => \rrr_bImag_reg_n_0_[5]\,
      B(4) => \rrr_bImag_reg_n_0_[4]\,
      B(3) => \rrr_bImag_reg_n_0_[3]\,
      B(2) => \rrr_bImag_reg_n_0_[2]\,
      B(1) => \rrr_bImag_reg_n_0_[1]\,
      B(0) => \rrr_bImag_reg_n_0_[0]\,
      C(42 downto 0) => r_imaginaryMul1(42 downto 0),
      CE => '1',
      CLK => i_clk,
      P(42 downto 41) => NLW_inst_imaginary_mul_2_P_UNCONNECTED(42 downto 41),
      P(40 downto 16) => r_qImag(40 downto 16),
      P(15 downto 0) => NLW_inst_imaginary_mul_2_P_UNCONNECTED(15 downto 0),
      PCOUT(47 downto 0) => NLW_inst_imaginary_mul_2_PCOUT_UNCONNECTED(47 downto 0),
      SCLR => '0',
      SUBTRACT => '0'
    );
inst_real_mul_1: entity work.\fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__1\
     port map (
      A(24 downto 0) => a(24 downto 0),
      B(17 downto 0) => b(17 downto 0),
      C(42 downto 0) => B"0000000000000000000000000000000000000000000",
      CE => '1',
      CLK => i_clk,
      P(42 downto 0) => r_realMul1(42 downto 0),
      PCOUT(47 downto 0) => NLW_inst_real_mul_1_PCOUT_UNCONNECTED(47 downto 0),
      SCLR => '0',
      SUBTRACT => '0'
    );
inst_real_mul_2: entity work.\fourier_bram_DFTStageWrapperRight_0_xbip_multadd_0__2\
     port map (
      A(24) => \rrr_aImag_reg_n_0_[24]\,
      A(23) => \rrr_aImag_reg_n_0_[23]\,
      A(22) => \rrr_aImag_reg_n_0_[22]\,
      A(21) => \rrr_aImag_reg_n_0_[21]\,
      A(20) => \rrr_aImag_reg_n_0_[20]\,
      A(19) => \rrr_aImag_reg_n_0_[19]\,
      A(18) => \rrr_aImag_reg_n_0_[18]\,
      A(17) => \rrr_aImag_reg_n_0_[17]\,
      A(16) => \rrr_aImag_reg_n_0_[16]\,
      A(15) => \rrr_aImag_reg_n_0_[15]\,
      A(14) => \rrr_aImag_reg_n_0_[14]\,
      A(13) => \rrr_aImag_reg_n_0_[13]\,
      A(12) => \rrr_aImag_reg_n_0_[12]\,
      A(11) => \rrr_aImag_reg_n_0_[11]\,
      A(10) => \rrr_aImag_reg_n_0_[10]\,
      A(9) => \rrr_aImag_reg_n_0_[9]\,
      A(8) => \rrr_aImag_reg_n_0_[8]\,
      A(7) => \rrr_aImag_reg_n_0_[7]\,
      A(6) => \rrr_aImag_reg_n_0_[6]\,
      A(5) => \rrr_aImag_reg_n_0_[5]\,
      A(4) => \rrr_aImag_reg_n_0_[4]\,
      A(3) => \rrr_aImag_reg_n_0_[3]\,
      A(2) => \rrr_aImag_reg_n_0_[2]\,
      A(1) => \rrr_aImag_reg_n_0_[1]\,
      A(0) => \rrr_aImag_reg_n_0_[0]\,
      B(17) => \rrr_bImag_reg_n_0_[17]\,
      B(16) => \rrr_bImag_reg_n_0_[16]\,
      B(15) => \rrr_bImag_reg_n_0_[15]\,
      B(14) => \rrr_bImag_reg_n_0_[14]\,
      B(13) => \rrr_bImag_reg_n_0_[13]\,
      B(12) => \rrr_bImag_reg_n_0_[12]\,
      B(11) => \rrr_bImag_reg_n_0_[11]\,
      B(10) => \rrr_bImag_reg_n_0_[10]\,
      B(9) => \rrr_bImag_reg_n_0_[9]\,
      B(8) => \rrr_bImag_reg_n_0_[8]\,
      B(7) => \rrr_bImag_reg_n_0_[7]\,
      B(6) => \rrr_bImag_reg_n_0_[6]\,
      B(5) => \rrr_bImag_reg_n_0_[5]\,
      B(4) => \rrr_bImag_reg_n_0_[4]\,
      B(3) => \rrr_bImag_reg_n_0_[3]\,
      B(2) => \rrr_bImag_reg_n_0_[2]\,
      B(1) => \rrr_bImag_reg_n_0_[1]\,
      B(0) => \rrr_bImag_reg_n_0_[0]\,
      C(42 downto 0) => r_realMul1(42 downto 0),
      CE => '1',
      CLK => i_clk,
      P(42 downto 41) => NLW_inst_real_mul_2_P_UNCONNECTED(42 downto 41),
      P(40 downto 16) => r_qReal(40 downto 16),
      P(15 downto 0) => NLW_inst_real_mul_2_P_UNCONNECTED(15 downto 0),
      PCOUT(47 downto 0) => NLW_inst_real_mul_2_PCOUT_UNCONNECTED(47 downto 0),
      SCLR => '0',
      SUBTRACT => '1'
    );
\o_qImag_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(16),
      Q => D(0)
    );
\o_qImag_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(26),
      Q => D(10)
    );
\o_qImag_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(27),
      Q => D(11)
    );
\o_qImag_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(28),
      Q => D(12)
    );
\o_qImag_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(29),
      Q => D(13)
    );
\o_qImag_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(30),
      Q => D(14)
    );
\o_qImag_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(31),
      Q => D(15)
    );
\o_qImag_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(32),
      Q => D(16)
    );
\o_qImag_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(33),
      Q => D(17)
    );
\o_qImag_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(34),
      Q => D(18)
    );
\o_qImag_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(35),
      Q => D(19)
    );
\o_qImag_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(17),
      Q => D(1)
    );
\o_qImag_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(36),
      Q => D(20)
    );
\o_qImag_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(37),
      Q => D(21)
    );
\o_qImag_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(38),
      Q => D(22)
    );
\o_qImag_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(39),
      Q => D(23)
    );
\o_qImag_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(40),
      Q => D(24)
    );
\o_qImag_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(18),
      Q => D(2)
    );
\o_qImag_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(19),
      Q => D(3)
    );
\o_qImag_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(20),
      Q => D(4)
    );
\o_qImag_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(21),
      Q => D(5)
    );
\o_qImag_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(22),
      Q => D(6)
    );
\o_qImag_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(23),
      Q => D(7)
    );
\o_qImag_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(24),
      Q => D(8)
    );
\o_qImag_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(25),
      Q => D(9)
    );
\o_qReal_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(16),
      Q => D(25)
    );
\o_qReal_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(26),
      Q => D(35)
    );
\o_qReal_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(27),
      Q => D(36)
    );
\o_qReal_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(28),
      Q => D(37)
    );
\o_qReal_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(29),
      Q => D(38)
    );
\o_qReal_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(30),
      Q => D(39)
    );
\o_qReal_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(31),
      Q => D(40)
    );
\o_qReal_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(32),
      Q => D(41)
    );
\o_qReal_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(33),
      Q => D(42)
    );
\o_qReal_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(34),
      Q => D(43)
    );
\o_qReal_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(35),
      Q => D(44)
    );
\o_qReal_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(17),
      Q => D(26)
    );
\o_qReal_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(36),
      Q => D(45)
    );
\o_qReal_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(37),
      Q => D(46)
    );
\o_qReal_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(38),
      Q => D(47)
    );
\o_qReal_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(39),
      Q => D(48)
    );
\o_qReal_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(40),
      Q => D(49)
    );
\o_qReal_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(18),
      Q => D(27)
    );
\o_qReal_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(19),
      Q => D(28)
    );
\o_qReal_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(20),
      Q => D(29)
    );
\o_qReal_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(21),
      Q => D(30)
    );
\o_qReal_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(22),
      Q => D(31)
    );
\o_qReal_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(23),
      Q => D(32)
    );
\o_qReal_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(24),
      Q => D(33)
    );
\o_qReal_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(25),
      Q => D(34)
    );
\r_aImag_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(0),
      Q => \r_aImag_reg_n_0_[0]\
    );
\r_aImag_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(10),
      Q => \r_aImag_reg_n_0_[10]\
    );
\r_aImag_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(11),
      Q => \r_aImag_reg_n_0_[11]\
    );
\r_aImag_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(12),
      Q => \r_aImag_reg_n_0_[12]\
    );
\r_aImag_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(13),
      Q => \r_aImag_reg_n_0_[13]\
    );
\r_aImag_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(14),
      Q => \r_aImag_reg_n_0_[14]\
    );
\r_aImag_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(15),
      Q => \r_aImag_reg_n_0_[15]\
    );
\r_aImag_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(16),
      Q => \r_aImag_reg_n_0_[16]\
    );
\r_aImag_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(17),
      Q => \r_aImag_reg_n_0_[17]\
    );
\r_aImag_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(18),
      Q => \r_aImag_reg_n_0_[18]\
    );
\r_aImag_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(19),
      Q => \r_aImag_reg_n_0_[19]\
    );
\r_aImag_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(1),
      Q => \r_aImag_reg_n_0_[1]\
    );
\r_aImag_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(20),
      Q => \r_aImag_reg_n_0_[20]\
    );
\r_aImag_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(21),
      Q => \r_aImag_reg_n_0_[21]\
    );
\r_aImag_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(22),
      Q => \r_aImag_reg_n_0_[22]\
    );
\r_aImag_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(23),
      Q => \r_aImag_reg_n_0_[23]\
    );
\r_aImag_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(24),
      Q => \r_aImag_reg_n_0_[24]\
    );
\r_aImag_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(2),
      Q => \r_aImag_reg_n_0_[2]\
    );
\r_aImag_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(3),
      Q => \r_aImag_reg_n_0_[3]\
    );
\r_aImag_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(4),
      Q => \r_aImag_reg_n_0_[4]\
    );
\r_aImag_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(5),
      Q => \r_aImag_reg_n_0_[5]\
    );
\r_aImag_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(6),
      Q => \r_aImag_reg_n_0_[6]\
    );
\r_aImag_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(7),
      Q => \r_aImag_reg_n_0_[7]\
    );
\r_aImag_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(8),
      Q => \r_aImag_reg_n_0_[8]\
    );
\r_aImag_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(9),
      Q => \r_aImag_reg_n_0_[9]\
    );
\r_aReal_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(0),
      Q => a(0)
    );
\r_aReal_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(10),
      Q => a(10)
    );
\r_aReal_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(11),
      Q => a(11)
    );
\r_aReal_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(12),
      Q => a(12)
    );
\r_aReal_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(13),
      Q => a(13)
    );
\r_aReal_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(14),
      Q => a(14)
    );
\r_aReal_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(15),
      Q => a(15)
    );
\r_aReal_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(16),
      Q => a(16)
    );
\r_aReal_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(17),
      Q => a(17)
    );
\r_aReal_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(18),
      Q => a(18)
    );
\r_aReal_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(19),
      Q => a(19)
    );
\r_aReal_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(1),
      Q => a(1)
    );
\r_aReal_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(20),
      Q => a(20)
    );
\r_aReal_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(21),
      Q => a(21)
    );
\r_aReal_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(22),
      Q => a(22)
    );
\r_aReal_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(23),
      Q => a(23)
    );
\r_aReal_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(24),
      Q => a(24)
    );
\r_aReal_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(2),
      Q => a(2)
    );
\r_aReal_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(3),
      Q => a(3)
    );
\r_aReal_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(4),
      Q => a(4)
    );
\r_aReal_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(5),
      Q => a(5)
    );
\r_aReal_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(6),
      Q => a(6)
    );
\r_aReal_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(7),
      Q => a(7)
    );
\r_aReal_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(8),
      Q => a(8)
    );
\r_aReal_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(9),
      Q => a(9)
    );
\r_bImag_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(0),
      Q => r_bImag(0)
    );
\r_bImag_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(10),
      Q => r_bImag(10)
    );
\r_bImag_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(11),
      Q => r_bImag(11)
    );
\r_bImag_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(12),
      Q => r_bImag(12)
    );
\r_bImag_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(13),
      Q => r_bImag(13)
    );
\r_bImag_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(14),
      Q => r_bImag(14)
    );
\r_bImag_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(15),
      Q => r_bImag(15)
    );
\r_bImag_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(16),
      Q => r_bImag(16)
    );
\r_bImag_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(17),
      Q => r_bImag(17)
    );
\r_bImag_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(1),
      Q => r_bImag(1)
    );
\r_bImag_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(2),
      Q => r_bImag(2)
    );
\r_bImag_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(3),
      Q => r_bImag(3)
    );
\r_bImag_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(4),
      Q => r_bImag(4)
    );
\r_bImag_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(5),
      Q => r_bImag(5)
    );
\r_bImag_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(6),
      Q => r_bImag(6)
    );
\r_bImag_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(7),
      Q => r_bImag(7)
    );
\r_bImag_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(8),
      Q => r_bImag(8)
    );
\r_bImag_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(9),
      Q => r_bImag(9)
    );
\r_bReal_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(0),
      Q => b(0)
    );
\r_bReal_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(10),
      Q => b(10)
    );
\r_bReal_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(11),
      Q => b(11)
    );
\r_bReal_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(12),
      Q => b(12)
    );
\r_bReal_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(13),
      Q => b(13)
    );
\r_bReal_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(14),
      Q => b(14)
    );
\r_bReal_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(15),
      Q => b(15)
    );
\r_bReal_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(16),
      Q => b(16)
    );
\r_bReal_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(17),
      Q => b(17)
    );
\r_bReal_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(1),
      Q => b(1)
    );
\r_bReal_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(2),
      Q => b(2)
    );
\r_bReal_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(3),
      Q => b(3)
    );
\r_bReal_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(4),
      Q => b(4)
    );
\r_bReal_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(5),
      Q => b(5)
    );
\r_bReal_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(6),
      Q => b(6)
    );
\r_bReal_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(7),
      Q => b(7)
    );
\r_bReal_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(8),
      Q => b(8)
    );
\r_bReal_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(9),
      Q => b(9)
    );
\rr_aImag_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[0]\,
      Q => rr_aImag(0)
    );
\rr_aImag_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[10]\,
      Q => rr_aImag(10)
    );
\rr_aImag_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[11]\,
      Q => rr_aImag(11)
    );
\rr_aImag_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[12]\,
      Q => rr_aImag(12)
    );
\rr_aImag_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[13]\,
      Q => rr_aImag(13)
    );
\rr_aImag_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[14]\,
      Q => rr_aImag(14)
    );
\rr_aImag_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[15]\,
      Q => rr_aImag(15)
    );
\rr_aImag_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[16]\,
      Q => rr_aImag(16)
    );
\rr_aImag_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[17]\,
      Q => rr_aImag(17)
    );
\rr_aImag_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[18]\,
      Q => rr_aImag(18)
    );
\rr_aImag_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[19]\,
      Q => rr_aImag(19)
    );
\rr_aImag_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[1]\,
      Q => rr_aImag(1)
    );
\rr_aImag_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[20]\,
      Q => rr_aImag(20)
    );
\rr_aImag_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[21]\,
      Q => rr_aImag(21)
    );
\rr_aImag_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[22]\,
      Q => rr_aImag(22)
    );
\rr_aImag_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[23]\,
      Q => rr_aImag(23)
    );
\rr_aImag_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[24]\,
      Q => rr_aImag(24)
    );
\rr_aImag_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[2]\,
      Q => rr_aImag(2)
    );
\rr_aImag_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[3]\,
      Q => rr_aImag(3)
    );
\rr_aImag_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[4]\,
      Q => rr_aImag(4)
    );
\rr_aImag_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[5]\,
      Q => rr_aImag(5)
    );
\rr_aImag_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[6]\,
      Q => rr_aImag(6)
    );
\rr_aImag_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[7]\,
      Q => rr_aImag(7)
    );
\rr_aImag_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[8]\,
      Q => rr_aImag(8)
    );
\rr_aImag_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[9]\,
      Q => rr_aImag(9)
    );
\rr_aReal_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(0),
      Q => rr_aReal(0)
    );
\rr_aReal_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(10),
      Q => rr_aReal(10)
    );
\rr_aReal_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(11),
      Q => rr_aReal(11)
    );
\rr_aReal_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(12),
      Q => rr_aReal(12)
    );
\rr_aReal_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(13),
      Q => rr_aReal(13)
    );
\rr_aReal_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(14),
      Q => rr_aReal(14)
    );
\rr_aReal_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(15),
      Q => rr_aReal(15)
    );
\rr_aReal_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(16),
      Q => rr_aReal(16)
    );
\rr_aReal_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(17),
      Q => rr_aReal(17)
    );
\rr_aReal_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(18),
      Q => rr_aReal(18)
    );
\rr_aReal_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(19),
      Q => rr_aReal(19)
    );
\rr_aReal_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(1),
      Q => rr_aReal(1)
    );
\rr_aReal_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(20),
      Q => rr_aReal(20)
    );
\rr_aReal_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(21),
      Q => rr_aReal(21)
    );
\rr_aReal_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(22),
      Q => rr_aReal(22)
    );
\rr_aReal_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(23),
      Q => rr_aReal(23)
    );
\rr_aReal_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(24),
      Q => rr_aReal(24)
    );
\rr_aReal_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(2),
      Q => rr_aReal(2)
    );
\rr_aReal_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(3),
      Q => rr_aReal(3)
    );
\rr_aReal_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(4),
      Q => rr_aReal(4)
    );
\rr_aReal_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(5),
      Q => rr_aReal(5)
    );
\rr_aReal_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(6),
      Q => rr_aReal(6)
    );
\rr_aReal_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(7),
      Q => rr_aReal(7)
    );
\rr_aReal_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(8),
      Q => rr_aReal(8)
    );
\rr_aReal_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(9),
      Q => rr_aReal(9)
    );
\rr_bImag_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(0),
      Q => rr_bImag(0)
    );
\rr_bImag_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(10),
      Q => rr_bImag(10)
    );
\rr_bImag_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(11),
      Q => rr_bImag(11)
    );
\rr_bImag_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(12),
      Q => rr_bImag(12)
    );
\rr_bImag_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(13),
      Q => rr_bImag(13)
    );
\rr_bImag_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(14),
      Q => rr_bImag(14)
    );
\rr_bImag_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(15),
      Q => rr_bImag(15)
    );
\rr_bImag_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(16),
      Q => rr_bImag(16)
    );
\rr_bImag_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(17),
      Q => rr_bImag(17)
    );
\rr_bImag_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(1),
      Q => rr_bImag(1)
    );
\rr_bImag_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(2),
      Q => rr_bImag(2)
    );
\rr_bImag_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(3),
      Q => rr_bImag(3)
    );
\rr_bImag_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(4),
      Q => rr_bImag(4)
    );
\rr_bImag_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(5),
      Q => rr_bImag(5)
    );
\rr_bImag_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(6),
      Q => rr_bImag(6)
    );
\rr_bImag_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(7),
      Q => rr_bImag(7)
    );
\rr_bImag_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(8),
      Q => rr_bImag(8)
    );
\rr_bImag_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(9),
      Q => rr_bImag(9)
    );
\rrr_aImag_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(0),
      Q => \rrr_aImag_reg_n_0_[0]\
    );
\rrr_aImag_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(10),
      Q => \rrr_aImag_reg_n_0_[10]\
    );
\rrr_aImag_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(11),
      Q => \rrr_aImag_reg_n_0_[11]\
    );
\rrr_aImag_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(12),
      Q => \rrr_aImag_reg_n_0_[12]\
    );
\rrr_aImag_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(13),
      Q => \rrr_aImag_reg_n_0_[13]\
    );
\rrr_aImag_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(14),
      Q => \rrr_aImag_reg_n_0_[14]\
    );
\rrr_aImag_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(15),
      Q => \rrr_aImag_reg_n_0_[15]\
    );
\rrr_aImag_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(16),
      Q => \rrr_aImag_reg_n_0_[16]\
    );
\rrr_aImag_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(17),
      Q => \rrr_aImag_reg_n_0_[17]\
    );
\rrr_aImag_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(18),
      Q => \rrr_aImag_reg_n_0_[18]\
    );
\rrr_aImag_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(19),
      Q => \rrr_aImag_reg_n_0_[19]\
    );
\rrr_aImag_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(1),
      Q => \rrr_aImag_reg_n_0_[1]\
    );
\rrr_aImag_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(20),
      Q => \rrr_aImag_reg_n_0_[20]\
    );
\rrr_aImag_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(21),
      Q => \rrr_aImag_reg_n_0_[21]\
    );
\rrr_aImag_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(22),
      Q => \rrr_aImag_reg_n_0_[22]\
    );
\rrr_aImag_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(23),
      Q => \rrr_aImag_reg_n_0_[23]\
    );
\rrr_aImag_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(24),
      Q => \rrr_aImag_reg_n_0_[24]\
    );
\rrr_aImag_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(2),
      Q => \rrr_aImag_reg_n_0_[2]\
    );
\rrr_aImag_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(3),
      Q => \rrr_aImag_reg_n_0_[3]\
    );
\rrr_aImag_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(4),
      Q => \rrr_aImag_reg_n_0_[4]\
    );
\rrr_aImag_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(5),
      Q => \rrr_aImag_reg_n_0_[5]\
    );
\rrr_aImag_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(6),
      Q => \rrr_aImag_reg_n_0_[6]\
    );
\rrr_aImag_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(7),
      Q => \rrr_aImag_reg_n_0_[7]\
    );
\rrr_aImag_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(8),
      Q => \rrr_aImag_reg_n_0_[8]\
    );
\rrr_aImag_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(9),
      Q => \rrr_aImag_reg_n_0_[9]\
    );
\rrr_aReal_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(0),
      Q => \rrr_aReal_reg_n_0_[0]\
    );
\rrr_aReal_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(10),
      Q => \rrr_aReal_reg_n_0_[10]\
    );
\rrr_aReal_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(11),
      Q => \rrr_aReal_reg_n_0_[11]\
    );
\rrr_aReal_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(12),
      Q => \rrr_aReal_reg_n_0_[12]\
    );
\rrr_aReal_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(13),
      Q => \rrr_aReal_reg_n_0_[13]\
    );
\rrr_aReal_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(14),
      Q => \rrr_aReal_reg_n_0_[14]\
    );
\rrr_aReal_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(15),
      Q => \rrr_aReal_reg_n_0_[15]\
    );
\rrr_aReal_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(16),
      Q => \rrr_aReal_reg_n_0_[16]\
    );
\rrr_aReal_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(17),
      Q => \rrr_aReal_reg_n_0_[17]\
    );
\rrr_aReal_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(18),
      Q => \rrr_aReal_reg_n_0_[18]\
    );
\rrr_aReal_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(19),
      Q => \rrr_aReal_reg_n_0_[19]\
    );
\rrr_aReal_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(1),
      Q => \rrr_aReal_reg_n_0_[1]\
    );
\rrr_aReal_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(20),
      Q => \rrr_aReal_reg_n_0_[20]\
    );
\rrr_aReal_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(21),
      Q => \rrr_aReal_reg_n_0_[21]\
    );
\rrr_aReal_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(22),
      Q => \rrr_aReal_reg_n_0_[22]\
    );
\rrr_aReal_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(23),
      Q => \rrr_aReal_reg_n_0_[23]\
    );
\rrr_aReal_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(24),
      Q => \rrr_aReal_reg_n_0_[24]\
    );
\rrr_aReal_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(2),
      Q => \rrr_aReal_reg_n_0_[2]\
    );
\rrr_aReal_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(3),
      Q => \rrr_aReal_reg_n_0_[3]\
    );
\rrr_aReal_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(4),
      Q => \rrr_aReal_reg_n_0_[4]\
    );
\rrr_aReal_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(5),
      Q => \rrr_aReal_reg_n_0_[5]\
    );
\rrr_aReal_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(6),
      Q => \rrr_aReal_reg_n_0_[6]\
    );
\rrr_aReal_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(7),
      Q => \rrr_aReal_reg_n_0_[7]\
    );
\rrr_aReal_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(8),
      Q => \rrr_aReal_reg_n_0_[8]\
    );
\rrr_aReal_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(9),
      Q => \rrr_aReal_reg_n_0_[9]\
    );
\rrr_bImag_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(0),
      Q => \rrr_bImag_reg_n_0_[0]\
    );
\rrr_bImag_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(10),
      Q => \rrr_bImag_reg_n_0_[10]\
    );
\rrr_bImag_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(11),
      Q => \rrr_bImag_reg_n_0_[11]\
    );
\rrr_bImag_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(12),
      Q => \rrr_bImag_reg_n_0_[12]\
    );
\rrr_bImag_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(13),
      Q => \rrr_bImag_reg_n_0_[13]\
    );
\rrr_bImag_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(14),
      Q => \rrr_bImag_reg_n_0_[14]\
    );
\rrr_bImag_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(15),
      Q => \rrr_bImag_reg_n_0_[15]\
    );
\rrr_bImag_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(16),
      Q => \rrr_bImag_reg_n_0_[16]\
    );
\rrr_bImag_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(17),
      Q => \rrr_bImag_reg_n_0_[17]\
    );
\rrr_bImag_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(1),
      Q => \rrr_bImag_reg_n_0_[1]\
    );
\rrr_bImag_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(2),
      Q => \rrr_bImag_reg_n_0_[2]\
    );
\rrr_bImag_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(3),
      Q => \rrr_bImag_reg_n_0_[3]\
    );
\rrr_bImag_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(4),
      Q => \rrr_bImag_reg_n_0_[4]\
    );
\rrr_bImag_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(5),
      Q => \rrr_bImag_reg_n_0_[5]\
    );
\rrr_bImag_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(6),
      Q => \rrr_bImag_reg_n_0_[6]\
    );
\rrr_bImag_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(7),
      Q => \rrr_bImag_reg_n_0_[7]\
    );
\rrr_bImag_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(8),
      Q => \rrr_bImag_reg_n_0_[8]\
    );
\rrr_bImag_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(9),
      Q => \rrr_bImag_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_eFunctionRom is
  port (
    o_data : out STD_LOGIC_VECTOR ( 35 downto 0 );
    i_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_eFunctionRom : entity is "eFunctionRom";
end fourier_bram_DFTStageWrapperRight_0_eFunctionRom;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_eFunctionRom is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of inst_rom_e_imag : label is "blk_rom_e_imag,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of inst_rom_e_imag : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of inst_rom_e_imag : label is "blk_mem_gen_v8_4_2,Vivado 2018.3";
  attribute CHECK_LICENSE_TYPE of inst_rom_e_real : label is "blk_rom_e_real,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings of inst_rom_e_real : label is "yes";
  attribute x_core_info of inst_rom_e_real : label is "blk_mem_gen_v8_4_2,Vivado 2018.3";
begin
inst_rom_e_imag: entity work.fourier_bram_DFTStageWrapperRight_0_blk_rom_e_imag
     port map (
      addra(7 downto 0) => Q(7 downto 0),
      clka => i_clk,
      douta(17 downto 0) => o_data(17 downto 0)
    );
inst_rom_e_real: entity work.fourier_bram_DFTStageWrapperRight_0_blk_rom_e_real
     port map (
      addra(7 downto 0) => Q(7 downto 0),
      clka => i_clk,
      douta(17 downto 0) => o_data(35 downto 18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_fifo_generator_ramfifo is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 24 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end fourier_bram_DFTStageWrapperRight_0_fifo_generator_ramfifo;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_21\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gwss.wsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.fourier_bram_DFTStageWrapperRight_0_rd_logic
     port map (
      E(0) => p_7_out,
      Q(0) => rd_pntr_plus1(8),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gmux.gm[3].gms.ms\(7 downto 0) => p_11_out(7 downto 0),
      \gmux.gm[3].gms.ms_0\(7 downto 0) => p_12_out(7 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_5_out,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_21\,
      ram_empty_i_reg_0(0) => \grss.rsts/c2/v1_reg\(4),
      ram_rd_en_i => ram_rd_en_i,
      rd_en => rd_en,
      v1_reg(3 downto 0) => \gwss.wsts/c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.fourier_bram_DFTStageWrapperRight_0_wr_logic
     port map (
      E(0) => p_7_out,
      Q(7 downto 0) => p_12_out(7 downto 0),
      clk => clk,
      full => full,
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => p_11_out(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]_0\(0) => \grss.rsts/c2/v1_reg\(4),
      \gcc0.gc0.count_d1_reg[8]_1\ => \gntv_or_sync_fifo.gl0.wr_n_21\,
      \gmux.gm[4].gms.ms\(3 downto 0) => \gwss.wsts/c0/v1_reg\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0),
      \gmux.gm[4].gms.ms_1\(0) => p_0_out(8),
      \gmux.gm[4].gms.ms_2\(0) => rd_pntr_plus1(8),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_full_fb_i_reg(0) => p_17_out,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.fourier_bram_DFTStageWrapperRight_0_memory
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => p_17_out,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => p_0_out(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => p_11_out(8 downto 0),
      E(0) => p_5_out,
      clk => clk,
      din(24 downto 0) => din(24 downto 0),
      dout(24 downto 0) => dout(24 downto 0),
      ram_rd_en_i => ram_rd_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_DFTStage is
  port (
    enb : out STD_LOGIC;
    o_freqDataEn : out STD_LOGIC;
    r_state : out STD_LOGIC;
    o_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_freqDataIndex : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_bramWdata_reg[49]_0\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    i_dataNew : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_data_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_data_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_data_reg[24]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_dataValid : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 49 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_DFTStage : entity is "DFTStage";
end fourier_bram_DFTStageWrapperRight_0_DFTStage;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_DFTStage is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal o_qImag : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal o_qReal : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal r_aImag : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal r_aReal : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \r_aReal[11]_i_2_n_0\ : STD_LOGIC;
  signal \r_aReal[11]_i_3_n_0\ : STD_LOGIC;
  signal \r_aReal[11]_i_4_n_0\ : STD_LOGIC;
  signal \r_aReal[11]_i_5_n_0\ : STD_LOGIC;
  signal \r_aReal[15]_i_2_n_0\ : STD_LOGIC;
  signal \r_aReal[15]_i_3_n_0\ : STD_LOGIC;
  signal \r_aReal[15]_i_4_n_0\ : STD_LOGIC;
  signal \r_aReal[15]_i_5_n_0\ : STD_LOGIC;
  signal \r_aReal[19]_i_2_n_0\ : STD_LOGIC;
  signal \r_aReal[19]_i_3_n_0\ : STD_LOGIC;
  signal \r_aReal[19]_i_4_n_0\ : STD_LOGIC;
  signal \r_aReal[19]_i_5_n_0\ : STD_LOGIC;
  signal \r_aReal[23]_i_2_n_0\ : STD_LOGIC;
  signal \r_aReal[23]_i_3_n_0\ : STD_LOGIC;
  signal \r_aReal[23]_i_4_n_0\ : STD_LOGIC;
  signal \r_aReal[23]_i_5_n_0\ : STD_LOGIC;
  signal \r_aReal[24]_i_2_n_0\ : STD_LOGIC;
  signal \r_aReal[3]_i_2_n_0\ : STD_LOGIC;
  signal \r_aReal[3]_i_3_n_0\ : STD_LOGIC;
  signal \r_aReal[3]_i_4_n_0\ : STD_LOGIC;
  signal \r_aReal[3]_i_5_n_0\ : STD_LOGIC;
  signal \r_aReal[7]_i_2_n_0\ : STD_LOGIC;
  signal \r_aReal[7]_i_3_n_0\ : STD_LOGIC;
  signal \r_aReal[7]_i_4_n_0\ : STD_LOGIC;
  signal \r_aReal[7]_i_5_n_0\ : STD_LOGIC;
  signal \r_aReal_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \r_aReal_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \r_aReal_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \r_aReal_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \r_aReal_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \r_aReal_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \r_aReal_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \r_aReal_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \r_aReal_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \r_aReal_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \r_aReal_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \r_aReal_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \r_aReal_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \r_aReal_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \r_aReal_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \r_aReal_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \r_aReal_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \r_aReal_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \r_aReal_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \r_aReal_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \r_aReal_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \r_aReal_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \r_aReal_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \r_aReal_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal r_bImag_0 : STD_LOGIC;
  signal \r_bImag_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[10]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[11]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[12]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[13]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[14]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[15]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[16]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[17]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[6]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[7]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[8]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[9]\ : STD_LOGIC;
  signal r_bReal : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal r_bramRe_i_1_n_0 : STD_LOGIC;
  signal r_bramWaddr0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \r_bramWaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_bramWaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \r_bramWaddr[7]_i_2_n_0\ : STD_LOGIC;
  signal r_bramWe_i_1_n_0 : STD_LOGIC;
  signal r_bramWe_i_2_n_0 : STD_LOGIC;
  signal r_bramWe_i_3_n_0 : STD_LOGIC;
  signal r_data : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal r_data0 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \r_data0_carry__0_n_0\ : STD_LOGIC;
  signal \r_data0_carry__0_n_1\ : STD_LOGIC;
  signal \r_data0_carry__0_n_2\ : STD_LOGIC;
  signal \r_data0_carry__0_n_3\ : STD_LOGIC;
  signal \r_data0_carry__1_n_0\ : STD_LOGIC;
  signal \r_data0_carry__1_n_1\ : STD_LOGIC;
  signal \r_data0_carry__1_n_2\ : STD_LOGIC;
  signal \r_data0_carry__1_n_3\ : STD_LOGIC;
  signal \r_data0_carry__2_n_0\ : STD_LOGIC;
  signal \r_data0_carry__2_n_1\ : STD_LOGIC;
  signal \r_data0_carry__2_n_2\ : STD_LOGIC;
  signal \r_data0_carry__2_n_3\ : STD_LOGIC;
  signal \r_data0_carry__3_n_0\ : STD_LOGIC;
  signal \r_data0_carry__3_n_1\ : STD_LOGIC;
  signal \r_data0_carry__3_n_2\ : STD_LOGIC;
  signal \r_data0_carry__3_n_3\ : STD_LOGIC;
  signal \r_data0_carry__4_n_0\ : STD_LOGIC;
  signal \r_data0_carry__4_n_1\ : STD_LOGIC;
  signal \r_data0_carry__4_n_2\ : STD_LOGIC;
  signal \r_data0_carry__4_n_3\ : STD_LOGIC;
  signal r_data0_carry_n_0 : STD_LOGIC;
  signal r_data0_carry_n_1 : STD_LOGIC;
  signal r_data0_carry_n_2 : STD_LOGIC;
  signal r_data0_carry_n_3 : STD_LOGIC;
  signal \r_k[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_k[8]_i_1_n_0\ : STD_LOGIC;
  signal \r_k[8]_i_3_n_0\ : STD_LOGIC;
  signal \r_k_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \r_k_reg__1\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^r_state\ : STD_LOGIC;
  signal r_state_i_1_n_0 : STD_LOGIC;
  signal r_state_i_2_n_0 : STD_LOGIC;
  signal s_eData : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \NLW_r_aReal_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_aReal_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_data0_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_data0_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of o_ready_INST_0 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \r_bramWaddr[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \r_bramWaddr[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \r_bramWaddr[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \r_bramWaddr[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \r_bramWaddr[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \r_bramWaddr[7]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of r_bramWe_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of r_bramWe_i_3 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \r_k[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \r_k[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \r_k[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \r_k[6]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \r_k[7]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \r_k[8]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of r_state_i_1 : label is "soft_lutpair4";
begin
  E(0) <= \^e\(0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  r_state <= \^r_state\;
inst_ComplexMultiply: entity work.fourier_bram_DFTStageWrapperRight_0_ComplexMultiply
     port map (
      D(49 downto 25) => o_qReal(24 downto 0),
      D(24 downto 0) => o_qImag(24 downto 0),
      Q(24 downto 0) => r_aImag(24 downto 0),
      i_clk => i_clk,
      i_reset => i_reset,
      \r_aReal_reg[24]_0\(24 downto 0) => r_aReal(24 downto 0),
      \r_bImag_reg[17]_0\(17) => \r_bImag_reg_n_0_[17]\,
      \r_bImag_reg[17]_0\(16) => \r_bImag_reg_n_0_[16]\,
      \r_bImag_reg[17]_0\(15) => \r_bImag_reg_n_0_[15]\,
      \r_bImag_reg[17]_0\(14) => \r_bImag_reg_n_0_[14]\,
      \r_bImag_reg[17]_0\(13) => \r_bImag_reg_n_0_[13]\,
      \r_bImag_reg[17]_0\(12) => \r_bImag_reg_n_0_[12]\,
      \r_bImag_reg[17]_0\(11) => \r_bImag_reg_n_0_[11]\,
      \r_bImag_reg[17]_0\(10) => \r_bImag_reg_n_0_[10]\,
      \r_bImag_reg[17]_0\(9) => \r_bImag_reg_n_0_[9]\,
      \r_bImag_reg[17]_0\(8) => \r_bImag_reg_n_0_[8]\,
      \r_bImag_reg[17]_0\(7) => \r_bImag_reg_n_0_[7]\,
      \r_bImag_reg[17]_0\(6) => \r_bImag_reg_n_0_[6]\,
      \r_bImag_reg[17]_0\(5) => \r_bImag_reg_n_0_[5]\,
      \r_bImag_reg[17]_0\(4) => \r_bImag_reg_n_0_[4]\,
      \r_bImag_reg[17]_0\(3) => \r_bImag_reg_n_0_[3]\,
      \r_bImag_reg[17]_0\(2) => \r_bImag_reg_n_0_[2]\,
      \r_bImag_reg[17]_0\(1) => \r_bImag_reg_n_0_[1]\,
      \r_bImag_reg[17]_0\(0) => \r_bImag_reg_n_0_[0]\,
      \r_bReal_reg[17]_0\(17 downto 0) => r_bReal(17 downto 0)
    );
inst_eFunctionRom: entity work.fourier_bram_DFTStageWrapperRight_0_eFunctionRom
     port map (
      Q(7 downto 0) => \^q\(7 downto 0),
      i_clk => i_clk,
      o_data(35 downto 0) => s_eData(35 downto 0)
    );
inst_fifo_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_dataValid,
      I1 => \^r_state\,
      O => \^e\(0)
    );
o_ready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_state\,
      O => o_ready
    );
\r_aImag[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFEF0000"
    )
        port map (
      I0 => r_bramWe_i_2_n_0,
      I1 => \r_k_reg__0\(2),
      I2 => r_bramWe_i_3_n_0,
      I3 => \r_k_reg__1\(8),
      I4 => \^r_state\,
      I5 => \r_k_reg__0\(3),
      O => r_bImag_0
    );
\r_aImag_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(0),
      Q => r_aImag(0)
    );
\r_aImag_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(10),
      Q => r_aImag(10)
    );
\r_aImag_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(11),
      Q => r_aImag(11)
    );
\r_aImag_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(12),
      Q => r_aImag(12)
    );
\r_aImag_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(13),
      Q => r_aImag(13)
    );
\r_aImag_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(14),
      Q => r_aImag(14)
    );
\r_aImag_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(15),
      Q => r_aImag(15)
    );
\r_aImag_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(16),
      Q => r_aImag(16)
    );
\r_aImag_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(17),
      Q => r_aImag(17)
    );
\r_aImag_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(18),
      Q => r_aImag(18)
    );
\r_aImag_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(19),
      Q => r_aImag(19)
    );
\r_aImag_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(1),
      Q => r_aImag(1)
    );
\r_aImag_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(20),
      Q => r_aImag(20)
    );
\r_aImag_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(21),
      Q => r_aImag(21)
    );
\r_aImag_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(22),
      Q => r_aImag(22)
    );
\r_aImag_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(23),
      Q => r_aImag(23)
    );
\r_aImag_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(24),
      Q => r_aImag(24)
    );
\r_aImag_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(2),
      Q => r_aImag(2)
    );
\r_aImag_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(3),
      Q => r_aImag(3)
    );
\r_aImag_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(4),
      Q => r_aImag(4)
    );
\r_aImag_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(5),
      Q => r_aImag(5)
    );
\r_aImag_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(6),
      Q => r_aImag(6)
    );
\r_aImag_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(7),
      Q => r_aImag(7)
    );
\r_aImag_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(8),
      Q => r_aImag(8)
    );
\r_aImag_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(9),
      Q => r_aImag(9)
    );
\r_aReal[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(11),
      I1 => doutb(36),
      O => \r_aReal[11]_i_2_n_0\
    );
\r_aReal[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(10),
      I1 => doutb(35),
      O => \r_aReal[11]_i_3_n_0\
    );
\r_aReal[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(9),
      I1 => doutb(34),
      O => \r_aReal[11]_i_4_n_0\
    );
\r_aReal[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(8),
      I1 => doutb(33),
      O => \r_aReal[11]_i_5_n_0\
    );
\r_aReal[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(15),
      I1 => doutb(40),
      O => \r_aReal[15]_i_2_n_0\
    );
\r_aReal[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(14),
      I1 => doutb(39),
      O => \r_aReal[15]_i_3_n_0\
    );
\r_aReal[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(13),
      I1 => doutb(38),
      O => \r_aReal[15]_i_4_n_0\
    );
\r_aReal[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(12),
      I1 => doutb(37),
      O => \r_aReal[15]_i_5_n_0\
    );
\r_aReal[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(19),
      I1 => doutb(44),
      O => \r_aReal[19]_i_2_n_0\
    );
\r_aReal[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(18),
      I1 => doutb(43),
      O => \r_aReal[19]_i_3_n_0\
    );
\r_aReal[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(17),
      I1 => doutb(42),
      O => \r_aReal[19]_i_4_n_0\
    );
\r_aReal[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(16),
      I1 => doutb(41),
      O => \r_aReal[19]_i_5_n_0\
    );
\r_aReal[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(23),
      I1 => doutb(48),
      O => \r_aReal[23]_i_2_n_0\
    );
\r_aReal[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(22),
      I1 => doutb(47),
      O => \r_aReal[23]_i_3_n_0\
    );
\r_aReal[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(21),
      I1 => doutb(46),
      O => \r_aReal[23]_i_4_n_0\
    );
\r_aReal[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(20),
      I1 => doutb(45),
      O => \r_aReal[23]_i_5_n_0\
    );
\r_aReal[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(24),
      I1 => doutb(49),
      O => \r_aReal[24]_i_2_n_0\
    );
\r_aReal[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(3),
      I1 => doutb(28),
      O => \r_aReal[3]_i_2_n_0\
    );
\r_aReal[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(2),
      I1 => doutb(27),
      O => \r_aReal[3]_i_3_n_0\
    );
\r_aReal[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(1),
      I1 => doutb(26),
      O => \r_aReal[3]_i_4_n_0\
    );
\r_aReal[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(0),
      I1 => doutb(25),
      O => \r_aReal[3]_i_5_n_0\
    );
\r_aReal[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(7),
      I1 => doutb(32),
      O => \r_aReal[7]_i_2_n_0\
    );
\r_aReal[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(6),
      I1 => doutb(31),
      O => \r_aReal[7]_i_3_n_0\
    );
\r_aReal[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(5),
      I1 => doutb(30),
      O => \r_aReal[7]_i_4_n_0\
    );
\r_aReal[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(4),
      I1 => doutb(29),
      O => \r_aReal[7]_i_5_n_0\
    );
\r_aReal_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(0),
      Q => r_aReal(0)
    );
\r_aReal_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(10),
      Q => r_aReal(10)
    );
\r_aReal_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(11),
      Q => r_aReal(11)
    );
\r_aReal_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_aReal_reg[7]_i_1_n_0\,
      CO(3) => \r_aReal_reg[11]_i_1_n_0\,
      CO(2) => \r_aReal_reg[11]_i_1_n_1\,
      CO(1) => \r_aReal_reg[11]_i_1_n_2\,
      CO(0) => \r_aReal_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_data(11 downto 8),
      O(3 downto 0) => \p_0_in__0\(11 downto 8),
      S(3) => \r_aReal[11]_i_2_n_0\,
      S(2) => \r_aReal[11]_i_3_n_0\,
      S(1) => \r_aReal[11]_i_4_n_0\,
      S(0) => \r_aReal[11]_i_5_n_0\
    );
\r_aReal_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(12),
      Q => r_aReal(12)
    );
\r_aReal_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(13),
      Q => r_aReal(13)
    );
\r_aReal_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(14),
      Q => r_aReal(14)
    );
\r_aReal_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(15),
      Q => r_aReal(15)
    );
\r_aReal_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_aReal_reg[11]_i_1_n_0\,
      CO(3) => \r_aReal_reg[15]_i_1_n_0\,
      CO(2) => \r_aReal_reg[15]_i_1_n_1\,
      CO(1) => \r_aReal_reg[15]_i_1_n_2\,
      CO(0) => \r_aReal_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_data(15 downto 12),
      O(3 downto 0) => \p_0_in__0\(15 downto 12),
      S(3) => \r_aReal[15]_i_2_n_0\,
      S(2) => \r_aReal[15]_i_3_n_0\,
      S(1) => \r_aReal[15]_i_4_n_0\,
      S(0) => \r_aReal[15]_i_5_n_0\
    );
\r_aReal_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(16),
      Q => r_aReal(16)
    );
\r_aReal_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(17),
      Q => r_aReal(17)
    );
\r_aReal_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(18),
      Q => r_aReal(18)
    );
\r_aReal_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(19),
      Q => r_aReal(19)
    );
\r_aReal_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_aReal_reg[15]_i_1_n_0\,
      CO(3) => \r_aReal_reg[19]_i_1_n_0\,
      CO(2) => \r_aReal_reg[19]_i_1_n_1\,
      CO(1) => \r_aReal_reg[19]_i_1_n_2\,
      CO(0) => \r_aReal_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_data(19 downto 16),
      O(3 downto 0) => \p_0_in__0\(19 downto 16),
      S(3) => \r_aReal[19]_i_2_n_0\,
      S(2) => \r_aReal[19]_i_3_n_0\,
      S(1) => \r_aReal[19]_i_4_n_0\,
      S(0) => \r_aReal[19]_i_5_n_0\
    );
\r_aReal_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(1),
      Q => r_aReal(1)
    );
\r_aReal_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(20),
      Q => r_aReal(20)
    );
\r_aReal_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(21),
      Q => r_aReal(21)
    );
\r_aReal_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(22),
      Q => r_aReal(22)
    );
\r_aReal_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(23),
      Q => r_aReal(23)
    );
\r_aReal_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_aReal_reg[19]_i_1_n_0\,
      CO(3) => \r_aReal_reg[23]_i_1_n_0\,
      CO(2) => \r_aReal_reg[23]_i_1_n_1\,
      CO(1) => \r_aReal_reg[23]_i_1_n_2\,
      CO(0) => \r_aReal_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_data(23 downto 20),
      O(3 downto 0) => \p_0_in__0\(23 downto 20),
      S(3) => \r_aReal[23]_i_2_n_0\,
      S(2) => \r_aReal[23]_i_3_n_0\,
      S(1) => \r_aReal[23]_i_4_n_0\,
      S(0) => \r_aReal[23]_i_5_n_0\
    );
\r_aReal_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(24),
      Q => r_aReal(24)
    );
\r_aReal_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_aReal_reg[23]_i_1_n_0\,
      CO(3 downto 0) => \NLW_r_aReal_reg[24]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_aReal_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_0_in__0\(24),
      S(3 downto 1) => B"000",
      S(0) => \r_aReal[24]_i_2_n_0\
    );
\r_aReal_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(2),
      Q => r_aReal(2)
    );
\r_aReal_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(3),
      Q => r_aReal(3)
    );
\r_aReal_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_aReal_reg[3]_i_1_n_0\,
      CO(2) => \r_aReal_reg[3]_i_1_n_1\,
      CO(1) => \r_aReal_reg[3]_i_1_n_2\,
      CO(0) => \r_aReal_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_data(3 downto 0),
      O(3 downto 0) => \p_0_in__0\(3 downto 0),
      S(3) => \r_aReal[3]_i_2_n_0\,
      S(2) => \r_aReal[3]_i_3_n_0\,
      S(1) => \r_aReal[3]_i_4_n_0\,
      S(0) => \r_aReal[3]_i_5_n_0\
    );
\r_aReal_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(4),
      Q => r_aReal(4)
    );
\r_aReal_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(5),
      Q => r_aReal(5)
    );
\r_aReal_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(6),
      Q => r_aReal(6)
    );
\r_aReal_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(7),
      Q => r_aReal(7)
    );
\r_aReal_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_aReal_reg[3]_i_1_n_0\,
      CO(3) => \r_aReal_reg[7]_i_1_n_0\,
      CO(2) => \r_aReal_reg[7]_i_1_n_1\,
      CO(1) => \r_aReal_reg[7]_i_1_n_2\,
      CO(0) => \r_aReal_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_data(7 downto 4),
      O(3 downto 0) => \p_0_in__0\(7 downto 4),
      S(3) => \r_aReal[7]_i_2_n_0\,
      S(2) => \r_aReal[7]_i_3_n_0\,
      S(1) => \r_aReal[7]_i_4_n_0\,
      S(0) => \r_aReal[7]_i_5_n_0\
    );
\r_aReal_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(8),
      Q => r_aReal(8)
    );
\r_aReal_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(9),
      Q => r_aReal(9)
    );
\r_bImag_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(0),
      Q => \r_bImag_reg_n_0_[0]\
    );
\r_bImag_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(10),
      Q => \r_bImag_reg_n_0_[10]\
    );
\r_bImag_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(11),
      Q => \r_bImag_reg_n_0_[11]\
    );
\r_bImag_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(12),
      Q => \r_bImag_reg_n_0_[12]\
    );
\r_bImag_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(13),
      Q => \r_bImag_reg_n_0_[13]\
    );
\r_bImag_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(14),
      Q => \r_bImag_reg_n_0_[14]\
    );
\r_bImag_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(15),
      Q => \r_bImag_reg_n_0_[15]\
    );
\r_bImag_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(16),
      Q => \r_bImag_reg_n_0_[16]\
    );
\r_bImag_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(17),
      Q => \r_bImag_reg_n_0_[17]\
    );
\r_bImag_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(1),
      Q => \r_bImag_reg_n_0_[1]\
    );
\r_bImag_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(2),
      Q => \r_bImag_reg_n_0_[2]\
    );
\r_bImag_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(3),
      Q => \r_bImag_reg_n_0_[3]\
    );
\r_bImag_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(4),
      Q => \r_bImag_reg_n_0_[4]\
    );
\r_bImag_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(5),
      Q => \r_bImag_reg_n_0_[5]\
    );
\r_bImag_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(6),
      Q => \r_bImag_reg_n_0_[6]\
    );
\r_bImag_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(7),
      Q => \r_bImag_reg_n_0_[7]\
    );
\r_bImag_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(8),
      Q => \r_bImag_reg_n_0_[8]\
    );
\r_bImag_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(9),
      Q => \r_bImag_reg_n_0_[9]\
    );
\r_bReal_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(18),
      Q => r_bReal(0)
    );
\r_bReal_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(28),
      Q => r_bReal(10)
    );
\r_bReal_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(29),
      Q => r_bReal(11)
    );
\r_bReal_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(30),
      Q => r_bReal(12)
    );
\r_bReal_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(31),
      Q => r_bReal(13)
    );
\r_bReal_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(32),
      Q => r_bReal(14)
    );
\r_bReal_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(33),
      Q => r_bReal(15)
    );
\r_bReal_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(34),
      Q => r_bReal(16)
    );
\r_bReal_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(35),
      Q => r_bReal(17)
    );
\r_bReal_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(19),
      Q => r_bReal(1)
    );
\r_bReal_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(20),
      Q => r_bReal(2)
    );
\r_bReal_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(21),
      Q => r_bReal(3)
    );
\r_bReal_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(22),
      Q => r_bReal(4)
    );
\r_bReal_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(23),
      Q => r_bReal(5)
    );
\r_bReal_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(24),
      Q => r_bReal(6)
    );
\r_bReal_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(25),
      Q => r_bReal(7)
    );
\r_bReal_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(26),
      Q => r_bReal(8)
    );
\r_bReal_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(27),
      Q => r_bReal(9)
    );
r_bramRe_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_state\,
      I1 => \r_k_reg__1\(8),
      O => r_bramRe_i_1_n_0
    );
r_bramRe_reg: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bramRe_i_1_n_0,
      Q => enb
    );
\r_bramWaddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_k_reg__0\(0),
      O => r_bramWaddr0(0)
    );
\r_bramWaddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_k_reg__0\(0),
      I1 => \r_k_reg__0\(1),
      O => r_bramWaddr0(1)
    );
\r_bramWaddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \r_k_reg__0\(2),
      I1 => \r_k_reg__0\(0),
      I2 => \r_k_reg__0\(1),
      O => \r_bramWaddr[2]_i_1_n_0\
    );
\r_bramWaddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => \r_k_reg__0\(2),
      I1 => \r_k_reg__0\(0),
      I2 => \r_k_reg__0\(1),
      I3 => \r_k_reg__0\(3),
      O => \r_bramWaddr[3]_i_1_n_0\
    );
\r_bramWaddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9995555"
    )
        port map (
      I0 => \r_k_reg__0\(4),
      I1 => \r_k_reg__0\(2),
      I2 => \r_k_reg__0\(0),
      I3 => \r_k_reg__0\(1),
      I4 => \r_k_reg__0\(3),
      O => r_bramWaddr0(4)
    );
\r_bramWaddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC9999C9999999"
    )
        port map (
      I0 => \r_k_reg__0\(4),
      I1 => \r_k_reg__0\(5),
      I2 => \r_k_reg__0\(0),
      I3 => \r_k_reg__0\(1),
      I4 => \r_k_reg__0\(3),
      I5 => \r_k_reg__0\(2),
      O => r_bramWaddr0(5)
    );
\r_bramWaddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E1E1E1F0E1E1"
    )
        port map (
      I0 => \r_k_reg__0\(4),
      I1 => \r_k_reg__0\(5),
      I2 => \r_k_reg__0\(6),
      I3 => r_bramWe_i_3_n_0,
      I4 => \r_k_reg__0\(3),
      I5 => \r_k_reg__0\(2),
      O => r_bramWaddr0(6)
    );
\r_bramWaddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC9999C9999999"
    )
        port map (
      I0 => \r_bramWaddr[7]_i_2_n_0\,
      I1 => \r_k_reg__0\(7),
      I2 => \r_k_reg__0\(0),
      I3 => \r_k_reg__0\(1),
      I4 => \r_k_reg__0\(3),
      I5 => \r_k_reg__0\(2),
      O => r_bramWaddr0(7)
    );
\r_bramWaddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \r_k_reg__0\(5),
      I1 => \r_k_reg__0\(4),
      I2 => \r_k_reg__0\(6),
      O => \r_bramWaddr[7]_i_2_n_0\
    );
\r_bramWaddr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => r_bramWaddr0(0),
      Q => o_freqDataIndex(0)
    );
\r_bramWaddr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => r_bramWaddr0(1),
      Q => o_freqDataIndex(1)
    );
\r_bramWaddr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => \r_bramWaddr[2]_i_1_n_0\,
      Q => o_freqDataIndex(2)
    );
\r_bramWaddr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => \r_bramWaddr[3]_i_1_n_0\,
      Q => o_freqDataIndex(3)
    );
\r_bramWaddr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => r_bramWaddr0(4),
      Q => o_freqDataIndex(4)
    );
\r_bramWaddr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => r_bramWaddr0(5),
      Q => o_freqDataIndex(5)
    );
\r_bramWaddr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => r_bramWaddr0(6),
      Q => o_freqDataIndex(6)
    );
\r_bramWaddr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => r_bramWaddr0(7),
      Q => o_freqDataIndex(7)
    );
\r_bramWdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(0),
      Q => \r_bramWdata_reg[49]_0\(0)
    );
\r_bramWdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(10),
      Q => \r_bramWdata_reg[49]_0\(10)
    );
\r_bramWdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(11),
      Q => \r_bramWdata_reg[49]_0\(11)
    );
\r_bramWdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(12),
      Q => \r_bramWdata_reg[49]_0\(12)
    );
\r_bramWdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(13),
      Q => \r_bramWdata_reg[49]_0\(13)
    );
\r_bramWdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(14),
      Q => \r_bramWdata_reg[49]_0\(14)
    );
\r_bramWdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(15),
      Q => \r_bramWdata_reg[49]_0\(15)
    );
\r_bramWdata_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(16),
      Q => \r_bramWdata_reg[49]_0\(16)
    );
\r_bramWdata_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(17),
      Q => \r_bramWdata_reg[49]_0\(17)
    );
\r_bramWdata_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(18),
      Q => \r_bramWdata_reg[49]_0\(18)
    );
\r_bramWdata_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(19),
      Q => \r_bramWdata_reg[49]_0\(19)
    );
\r_bramWdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(1),
      Q => \r_bramWdata_reg[49]_0\(1)
    );
\r_bramWdata_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(20),
      Q => \r_bramWdata_reg[49]_0\(20)
    );
\r_bramWdata_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(21),
      Q => \r_bramWdata_reg[49]_0\(21)
    );
\r_bramWdata_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(22),
      Q => \r_bramWdata_reg[49]_0\(22)
    );
\r_bramWdata_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(23),
      Q => \r_bramWdata_reg[49]_0\(23)
    );
\r_bramWdata_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(24),
      Q => \r_bramWdata_reg[49]_0\(24)
    );
\r_bramWdata_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(0),
      Q => \r_bramWdata_reg[49]_0\(25)
    );
\r_bramWdata_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(1),
      Q => \r_bramWdata_reg[49]_0\(26)
    );
\r_bramWdata_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(2),
      Q => \r_bramWdata_reg[49]_0\(27)
    );
\r_bramWdata_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(3),
      Q => \r_bramWdata_reg[49]_0\(28)
    );
\r_bramWdata_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(4),
      Q => \r_bramWdata_reg[49]_0\(29)
    );
\r_bramWdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(2),
      Q => \r_bramWdata_reg[49]_0\(2)
    );
\r_bramWdata_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(5),
      Q => \r_bramWdata_reg[49]_0\(30)
    );
\r_bramWdata_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(6),
      Q => \r_bramWdata_reg[49]_0\(31)
    );
\r_bramWdata_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(7),
      Q => \r_bramWdata_reg[49]_0\(32)
    );
\r_bramWdata_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(8),
      Q => \r_bramWdata_reg[49]_0\(33)
    );
\r_bramWdata_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(9),
      Q => \r_bramWdata_reg[49]_0\(34)
    );
\r_bramWdata_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(10),
      Q => \r_bramWdata_reg[49]_0\(35)
    );
\r_bramWdata_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(11),
      Q => \r_bramWdata_reg[49]_0\(36)
    );
\r_bramWdata_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(12),
      Q => \r_bramWdata_reg[49]_0\(37)
    );
\r_bramWdata_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(13),
      Q => \r_bramWdata_reg[49]_0\(38)
    );
\r_bramWdata_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(14),
      Q => \r_bramWdata_reg[49]_0\(39)
    );
\r_bramWdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(3),
      Q => \r_bramWdata_reg[49]_0\(3)
    );
\r_bramWdata_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(15),
      Q => \r_bramWdata_reg[49]_0\(40)
    );
\r_bramWdata_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(16),
      Q => \r_bramWdata_reg[49]_0\(41)
    );
\r_bramWdata_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(17),
      Q => \r_bramWdata_reg[49]_0\(42)
    );
\r_bramWdata_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(18),
      Q => \r_bramWdata_reg[49]_0\(43)
    );
\r_bramWdata_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(19),
      Q => \r_bramWdata_reg[49]_0\(44)
    );
\r_bramWdata_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(20),
      Q => \r_bramWdata_reg[49]_0\(45)
    );
\r_bramWdata_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(21),
      Q => \r_bramWdata_reg[49]_0\(46)
    );
\r_bramWdata_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(22),
      Q => \r_bramWdata_reg[49]_0\(47)
    );
\r_bramWdata_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(23),
      Q => \r_bramWdata_reg[49]_0\(48)
    );
\r_bramWdata_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(24),
      Q => \r_bramWdata_reg[49]_0\(49)
    );
\r_bramWdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(4),
      Q => \r_bramWdata_reg[49]_0\(4)
    );
\r_bramWdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(5),
      Q => \r_bramWdata_reg[49]_0\(5)
    );
\r_bramWdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(6),
      Q => \r_bramWdata_reg[49]_0\(6)
    );
\r_bramWdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(7),
      Q => \r_bramWdata_reg[49]_0\(7)
    );
\r_bramWdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(8),
      Q => \r_bramWdata_reg[49]_0\(8)
    );
\r_bramWdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(9),
      Q => \r_bramWdata_reg[49]_0\(9)
    );
r_bramWe_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0E0E0F0E0E0"
    )
        port map (
      I0 => \r_k_reg__1\(8),
      I1 => r_bramWe_i_2_n_0,
      I2 => \^r_state\,
      I3 => r_bramWe_i_3_n_0,
      I4 => \r_k_reg__0\(3),
      I5 => \r_k_reg__0\(2),
      O => r_bramWe_i_1_n_0
    );
r_bramWe_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_k_reg__0\(6),
      I1 => \r_k_reg__0\(4),
      I2 => \r_k_reg__0\(5),
      I3 => \r_k_reg__0\(7),
      O => r_bramWe_i_2_n_0
    );
r_bramWe_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \r_k_reg__0\(0),
      I1 => \r_k_reg__0\(1),
      O => r_bramWe_i_3_n_0
    );
r_bramWe_reg: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bramWe_i_1_n_0,
      Q => o_freqDataEn
    );
r_data0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_data0_carry_n_0,
      CO(2) => r_data0_carry_n_1,
      CO(1) => r_data0_carry_n_2,
      CO(0) => r_data0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => i_dataNew(3 downto 0),
      O(3 downto 0) => r_data0(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\r_data0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r_data0_carry_n_0,
      CO(3) => \r_data0_carry__0_n_0\,
      CO(2) => \r_data0_carry__0_n_1\,
      CO(1) => \r_data0_carry__0_n_2\,
      CO(0) => \r_data0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_dataNew(7 downto 4),
      O(3 downto 0) => r_data0(7 downto 4),
      S(3 downto 0) => \r_data_reg[7]_0\(3 downto 0)
    );
\r_data0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_data0_carry__0_n_0\,
      CO(3) => \r_data0_carry__1_n_0\,
      CO(2) => \r_data0_carry__1_n_1\,
      CO(1) => \r_data0_carry__1_n_2\,
      CO(0) => \r_data0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_dataNew(11 downto 8),
      O(3 downto 0) => r_data0(11 downto 8),
      S(3 downto 0) => \r_data_reg[11]_0\(3 downto 0)
    );
\r_data0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_data0_carry__1_n_0\,
      CO(3) => \r_data0_carry__2_n_0\,
      CO(2) => \r_data0_carry__2_n_1\,
      CO(1) => \r_data0_carry__2_n_2\,
      CO(0) => \r_data0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_dataNew(15 downto 12),
      O(3 downto 0) => r_data0(15 downto 12),
      S(3 downto 0) => \r_data_reg[15]_0\(3 downto 0)
    );
\r_data0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_data0_carry__2_n_0\,
      CO(3) => \r_data0_carry__3_n_0\,
      CO(2) => \r_data0_carry__3_n_1\,
      CO(1) => \r_data0_carry__3_n_2\,
      CO(0) => \r_data0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_dataNew(19 downto 16),
      O(3 downto 0) => r_data0(19 downto 16),
      S(3 downto 0) => \r_data_reg[19]_0\(3 downto 0)
    );
\r_data0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_data0_carry__3_n_0\,
      CO(3) => \r_data0_carry__4_n_0\,
      CO(2) => \r_data0_carry__4_n_1\,
      CO(1) => \r_data0_carry__4_n_2\,
      CO(0) => \r_data0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_dataNew(23 downto 20),
      O(3 downto 0) => r_data0(23 downto 20),
      S(3 downto 0) => \r_data_reg[23]_0\(3 downto 0)
    );
\r_data0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_data0_carry__4_n_0\,
      CO(3 downto 0) => \NLW_r_data0_carry__5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_data0_carry__5_O_UNCONNECTED\(3 downto 1),
      O(0) => r_data0(24),
      S(3 downto 1) => B"000",
      S(0) => \r_data_reg[24]_0\(0)
    );
\r_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(0),
      Q => r_data(0)
    );
\r_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(10),
      Q => r_data(10)
    );
\r_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(11),
      Q => r_data(11)
    );
\r_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(12),
      Q => r_data(12)
    );
\r_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(13),
      Q => r_data(13)
    );
\r_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(14),
      Q => r_data(14)
    );
\r_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(15),
      Q => r_data(15)
    );
\r_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(16),
      Q => r_data(16)
    );
\r_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(17),
      Q => r_data(17)
    );
\r_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(18),
      Q => r_data(18)
    );
\r_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(19),
      Q => r_data(19)
    );
\r_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(1),
      Q => r_data(1)
    );
\r_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(20),
      Q => r_data(20)
    );
\r_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(21),
      Q => r_data(21)
    );
\r_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(22),
      Q => r_data(22)
    );
\r_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(23),
      Q => r_data(23)
    );
\r_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(24),
      Q => r_data(24)
    );
\r_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(2),
      Q => r_data(2)
    );
\r_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(3),
      Q => r_data(3)
    );
\r_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(4),
      Q => r_data(4)
    );
\r_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(5),
      Q => r_data(5)
    );
\r_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(6),
      Q => r_data(6)
    );
\r_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(7),
      Q => r_data(7)
    );
\r_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(8),
      Q => r_data(8)
    );
\r_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(9),
      Q => r_data(9)
    );
\r_eAddress_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramRe_i_1_n_0,
      CLR => i_reset,
      D => \r_k_reg__0\(0),
      Q => \^q\(0)
    );
\r_eAddress_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramRe_i_1_n_0,
      CLR => i_reset,
      D => \r_k_reg__0\(1),
      Q => \^q\(1)
    );
\r_eAddress_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramRe_i_1_n_0,
      CLR => i_reset,
      D => \r_k_reg__0\(2),
      Q => \^q\(2)
    );
\r_eAddress_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramRe_i_1_n_0,
      CLR => i_reset,
      D => \r_k_reg__0\(3),
      Q => \^q\(3)
    );
\r_eAddress_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramRe_i_1_n_0,
      CLR => i_reset,
      D => \r_k_reg__0\(4),
      Q => \^q\(4)
    );
\r_eAddress_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramRe_i_1_n_0,
      CLR => i_reset,
      D => \r_k_reg__0\(5),
      Q => \^q\(5)
    );
\r_eAddress_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramRe_i_1_n_0,
      CLR => i_reset,
      D => \r_k_reg__0\(6),
      Q => \^q\(6)
    );
\r_eAddress_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramRe_i_1_n_0,
      CLR => i_reset,
      D => \r_k_reg__0\(7),
      Q => \^q\(7)
    );
\r_k[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_state\,
      I1 => \r_k_reg__0\(0),
      O => \r_k[0]_i_1_n_0\
    );
\r_k[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \r_k_reg__0\(1),
      I1 => \r_k_reg__0\(0),
      I2 => \^r_state\,
      O => p_0_in(1)
    );
\r_k[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \r_k_reg__0\(0),
      I1 => \r_k_reg__0\(1),
      I2 => \^r_state\,
      I3 => \r_k_reg__0\(2),
      O => p_0_in(2)
    );
\r_k[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \r_k_reg__0\(1),
      I1 => \r_k_reg__0\(0),
      I2 => \r_k_reg__0\(2),
      I3 => \^r_state\,
      I4 => \r_k_reg__0\(3),
      O => p_0_in(3)
    );
\r_k[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \r_k_reg__0\(3),
      I1 => \r_k_reg__0\(2),
      I2 => \r_k_reg__0\(1),
      I3 => \r_k_reg__0\(0),
      I4 => \^r_state\,
      I5 => \r_k_reg__0\(4),
      O => p_0_in(4)
    );
\r_k[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000040000000"
    )
        port map (
      I0 => r_bramWe_i_3_n_0,
      I1 => \r_k_reg__0\(2),
      I2 => \r_k_reg__0\(3),
      I3 => \r_k_reg__0\(4),
      I4 => \^r_state\,
      I5 => \r_k_reg__0\(5),
      O => p_0_in(5)
    );
\r_k[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \r_k[8]_i_3_n_0\,
      I1 => \^r_state\,
      I2 => \r_k_reg__0\(6),
      O => p_0_in(6)
    );
\r_k[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \r_k[8]_i_3_n_0\,
      I1 => \r_k_reg__0\(6),
      I2 => \^r_state\,
      I3 => \r_k_reg__0\(7),
      O => p_0_in(7)
    );
\r_k[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^r_state\,
      I1 => i_dataValid,
      O => \r_k[8]_i_1_n_0\
    );
\r_k[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF002000"
    )
        port map (
      I0 => \r_k_reg__0\(6),
      I1 => \r_k[8]_i_3_n_0\,
      I2 => \r_k_reg__0\(7),
      I3 => \^r_state\,
      I4 => \r_k_reg__1\(8),
      O => p_0_in(8)
    );
\r_k[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \r_k_reg__0\(4),
      I1 => \r_k_reg__0\(3),
      I2 => \r_k_reg__0\(2),
      I3 => \r_k_reg__0\(1),
      I4 => \r_k_reg__0\(0),
      I5 => \r_k_reg__0\(5),
      O => \r_k[8]_i_3_n_0\
    );
\r_k_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_k[8]_i_1_n_0\,
      CLR => i_reset,
      D => \r_k[0]_i_1_n_0\,
      Q => \r_k_reg__0\(0)
    );
\r_k_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_k[8]_i_1_n_0\,
      CLR => i_reset,
      D => p_0_in(1),
      Q => \r_k_reg__0\(1)
    );
\r_k_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_k[8]_i_1_n_0\,
      CLR => i_reset,
      D => p_0_in(2),
      Q => \r_k_reg__0\(2)
    );
\r_k_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_k[8]_i_1_n_0\,
      CLR => i_reset,
      D => p_0_in(3),
      Q => \r_k_reg__0\(3)
    );
\r_k_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_k[8]_i_1_n_0\,
      CLR => i_reset,
      D => p_0_in(4),
      Q => \r_k_reg__0\(4)
    );
\r_k_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_k[8]_i_1_n_0\,
      CLR => i_reset,
      D => p_0_in(5),
      Q => \r_k_reg__0\(5)
    );
\r_k_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_k[8]_i_1_n_0\,
      CLR => i_reset,
      D => p_0_in(6),
      Q => \r_k_reg__0\(6)
    );
\r_k_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_k[8]_i_1_n_0\,
      CLR => i_reset,
      D => p_0_in(7),
      Q => \r_k_reg__0\(7)
    );
\r_k_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_k[8]_i_1_n_0\,
      CLR => i_reset,
      D => p_0_in(8),
      Q => \r_k_reg__1\(8)
    );
r_state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => r_bramWe_i_2_n_0,
      I1 => r_state_i_2_n_0,
      I2 => i_dataValid,
      I3 => \^r_state\,
      O => r_state_i_1_n_0
    );
r_state_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \r_k_reg__0\(3),
      I1 => \r_k_reg__0\(2),
      I2 => \r_k_reg__0\(1),
      I3 => \r_k_reg__0\(0),
      I4 => \^r_state\,
      I5 => \r_k_reg__1\(8),
      O => r_state_i_2_n_0
    );
r_state_reg: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_state_i_1_n_0,
      Q => \^r_state\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_fifo_generator_top is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 24 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_fifo_generator_top : entity is "fifo_generator_top";
end fourier_bram_DFTStageWrapperRight_0_fifo_generator_top;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_top is
begin
\grf.rf\: entity work.fourier_bram_DFTStageWrapperRight_0_fifo_generator_ramfifo
     port map (
      clk => clk,
      din(24 downto 0) => din(24 downto 0),
      dout(24 downto 0) => dout(24 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3_synth is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 24 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3_synth : entity is "fifo_generator_v13_2_3_synth";
end fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3_synth;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3_synth is
begin
\gconvfifo.rf\: entity work.fourier_bram_DFTStageWrapperRight_0_fifo_generator_top
     port map (
      clk => clk,
      din(24 downto 0) => din(24 downto 0),
      dout(24 downto 0) => dout(24 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 24 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 24 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 25;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 25;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 511;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 510;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 : entity is "fifo_generator_v13_2_3";
end fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3_synth
     port map (
      clk => clk,
      din(24 downto 0) => din(24 downto 0),
      dout(24 downto 0) => dout(24 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_data_fifo is
  port (
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 24 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 24 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of fourier_bram_DFTStageWrapperRight_0_data_fifo : entity is "data_fifo,fifo_generator_v13_2_3,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_data_fifo : entity is "data_fifo";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of fourier_bram_DFTStageWrapperRight_0_data_fifo : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of fourier_bram_DFTStageWrapperRight_0_data_fifo : entity is "fifo_generator_v13_2_3,Vivado 2018.3";
end fourier_bram_DFTStageWrapperRight_0_data_fifo;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_data_fifo is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 25;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 25;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 511;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 510;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute x_interface_info of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute x_interface_info of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.fourier_bram_DFTStageWrapperRight_0_fifo_generator_v13_2_3
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(9 downto 0) => NLW_U0_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(24 downto 0) => din(24 downto 0),
      dout(24 downto 0) => dout(24 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(9 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_dataFifoFillLevel is
  port (
    \goreg_bm.dout_i_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_dataNew[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_dataNew[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_dataNew[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_dataNew[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_dataNew[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    i_clk : in STD_LOGIC;
    i_dataNew : in STD_LOGIC_VECTOR ( 24 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_reset : in STD_LOGIC;
    i_dataValid : in STD_LOGIC;
    r_state : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_dataFifoFillLevel : entity is "dataFifoFillLevel";
end fourier_bram_DFTStageWrapperRight_0_dataFifoFillLevel;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_dataFifoFillLevel is
  signal inst_fifo_i_10_n_0 : STD_LOGIC;
  signal inst_fifo_i_11_n_0 : STD_LOGIC;
  signal inst_fifo_i_12_n_0 : STD_LOGIC;
  signal inst_fifo_i_13_n_0 : STD_LOGIC;
  signal inst_fifo_i_13_n_1 : STD_LOGIC;
  signal inst_fifo_i_13_n_2 : STD_LOGIC;
  signal inst_fifo_i_13_n_3 : STD_LOGIC;
  signal inst_fifo_i_14_n_0 : STD_LOGIC;
  signal inst_fifo_i_15_n_0 : STD_LOGIC;
  signal inst_fifo_i_16_n_0 : STD_LOGIC;
  signal inst_fifo_i_17_n_0 : STD_LOGIC;
  signal inst_fifo_i_18_n_0 : STD_LOGIC;
  signal inst_fifo_i_19_n_0 : STD_LOGIC;
  signal inst_fifo_i_20_n_0 : STD_LOGIC;
  signal inst_fifo_i_21_n_0 : STD_LOGIC;
  signal inst_fifo_i_22_n_0 : STD_LOGIC;
  signal inst_fifo_i_23_n_0 : STD_LOGIC;
  signal inst_fifo_i_24_n_0 : STD_LOGIC;
  signal inst_fifo_i_25_n_0 : STD_LOGIC;
  signal inst_fifo_i_26_n_0 : STD_LOGIC;
  signal inst_fifo_i_27_n_0 : STD_LOGIC;
  signal inst_fifo_i_28_n_0 : STD_LOGIC;
  signal inst_fifo_i_3_n_1 : STD_LOGIC;
  signal inst_fifo_i_3_n_2 : STD_LOGIC;
  signal inst_fifo_i_3_n_3 : STD_LOGIC;
  signal inst_fifo_i_4_n_0 : STD_LOGIC;
  signal inst_fifo_i_4_n_1 : STD_LOGIC;
  signal inst_fifo_i_4_n_2 : STD_LOGIC;
  signal inst_fifo_i_4_n_3 : STD_LOGIC;
  signal inst_fifo_i_5_n_0 : STD_LOGIC;
  signal inst_fifo_i_6_n_0 : STD_LOGIC;
  signal inst_fifo_i_7_n_0 : STD_LOGIC;
  signal inst_fifo_i_8_n_0 : STD_LOGIC;
  signal inst_fifo_i_9_n_0 : STD_LOGIC;
  signal inst_fifo_n_25 : STD_LOGIC;
  signal inst_fifo_n_26 : STD_LOGIC;
  signal \r_fillLevel[0]_i_10_n_0\ : STD_LOGIC;
  signal \r_fillLevel[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_fillLevel[0]_i_3_n_0\ : STD_LOGIC;
  signal \r_fillLevel[0]_i_4_n_0\ : STD_LOGIC;
  signal \r_fillLevel[0]_i_5_n_0\ : STD_LOGIC;
  signal \r_fillLevel[0]_i_6_n_0\ : STD_LOGIC;
  signal \r_fillLevel[0]_i_7_n_0\ : STD_LOGIC;
  signal \r_fillLevel[0]_i_8_n_0\ : STD_LOGIC;
  signal \r_fillLevel[0]_i_9_n_0\ : STD_LOGIC;
  signal \r_fillLevel[12]_i_2_n_0\ : STD_LOGIC;
  signal \r_fillLevel[12]_i_3_n_0\ : STD_LOGIC;
  signal \r_fillLevel[12]_i_4_n_0\ : STD_LOGIC;
  signal \r_fillLevel[12]_i_5_n_0\ : STD_LOGIC;
  signal \r_fillLevel[12]_i_6_n_0\ : STD_LOGIC;
  signal \r_fillLevel[12]_i_7_n_0\ : STD_LOGIC;
  signal \r_fillLevel[12]_i_8_n_0\ : STD_LOGIC;
  signal \r_fillLevel[12]_i_9_n_0\ : STD_LOGIC;
  signal \r_fillLevel[16]_i_2_n_0\ : STD_LOGIC;
  signal \r_fillLevel[16]_i_3_n_0\ : STD_LOGIC;
  signal \r_fillLevel[16]_i_4_n_0\ : STD_LOGIC;
  signal \r_fillLevel[16]_i_5_n_0\ : STD_LOGIC;
  signal \r_fillLevel[16]_i_6_n_0\ : STD_LOGIC;
  signal \r_fillLevel[16]_i_7_n_0\ : STD_LOGIC;
  signal \r_fillLevel[16]_i_8_n_0\ : STD_LOGIC;
  signal \r_fillLevel[16]_i_9_n_0\ : STD_LOGIC;
  signal \r_fillLevel[20]_i_2_n_0\ : STD_LOGIC;
  signal \r_fillLevel[20]_i_3_n_0\ : STD_LOGIC;
  signal \r_fillLevel[20]_i_4_n_0\ : STD_LOGIC;
  signal \r_fillLevel[20]_i_5_n_0\ : STD_LOGIC;
  signal \r_fillLevel[20]_i_6_n_0\ : STD_LOGIC;
  signal \r_fillLevel[20]_i_7_n_0\ : STD_LOGIC;
  signal \r_fillLevel[20]_i_8_n_0\ : STD_LOGIC;
  signal \r_fillLevel[20]_i_9_n_0\ : STD_LOGIC;
  signal \r_fillLevel[24]_i_2_n_0\ : STD_LOGIC;
  signal \r_fillLevel[24]_i_3_n_0\ : STD_LOGIC;
  signal \r_fillLevel[24]_i_4_n_0\ : STD_LOGIC;
  signal \r_fillLevel[24]_i_5_n_0\ : STD_LOGIC;
  signal \r_fillLevel[24]_i_6_n_0\ : STD_LOGIC;
  signal \r_fillLevel[24]_i_7_n_0\ : STD_LOGIC;
  signal \r_fillLevel[24]_i_8_n_0\ : STD_LOGIC;
  signal \r_fillLevel[24]_i_9_n_0\ : STD_LOGIC;
  signal \r_fillLevel[28]_i_2_n_0\ : STD_LOGIC;
  signal \r_fillLevel[28]_i_3_n_0\ : STD_LOGIC;
  signal \r_fillLevel[28]_i_4_n_0\ : STD_LOGIC;
  signal \r_fillLevel[28]_i_5_n_0\ : STD_LOGIC;
  signal \r_fillLevel[28]_i_6_n_0\ : STD_LOGIC;
  signal \r_fillLevel[28]_i_7_n_0\ : STD_LOGIC;
  signal \r_fillLevel[28]_i_8_n_0\ : STD_LOGIC;
  signal \r_fillLevel[4]_i_2_n_0\ : STD_LOGIC;
  signal \r_fillLevel[4]_i_3_n_0\ : STD_LOGIC;
  signal \r_fillLevel[4]_i_4_n_0\ : STD_LOGIC;
  signal \r_fillLevel[4]_i_5_n_0\ : STD_LOGIC;
  signal \r_fillLevel[4]_i_6_n_0\ : STD_LOGIC;
  signal \r_fillLevel[4]_i_7_n_0\ : STD_LOGIC;
  signal \r_fillLevel[4]_i_8_n_0\ : STD_LOGIC;
  signal \r_fillLevel[4]_i_9_n_0\ : STD_LOGIC;
  signal \r_fillLevel[8]_i_2_n_0\ : STD_LOGIC;
  signal \r_fillLevel[8]_i_3_n_0\ : STD_LOGIC;
  signal \r_fillLevel[8]_i_4_n_0\ : STD_LOGIC;
  signal \r_fillLevel[8]_i_5_n_0\ : STD_LOGIC;
  signal \r_fillLevel[8]_i_6_n_0\ : STD_LOGIC;
  signal \r_fillLevel[8]_i_7_n_0\ : STD_LOGIC;
  signal \r_fillLevel[8]_i_8_n_0\ : STD_LOGIC;
  signal \r_fillLevel[8]_i_9_n_0\ : STD_LOGIC;
  signal r_fillLevel_reg : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \r_fillLevel_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \r_fillLevel_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \r_fillLevel_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \r_fillLevel_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \r_fillLevel_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \r_fillLevel_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \r_fillLevel_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \r_fillLevel_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \r_fillLevel_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \r_fillLevel_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \r_fillLevel_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \r_fillLevel_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \r_fillLevel_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \r_fillLevel_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \r_fillLevel_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \r_fillLevel_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \r_fillLevel_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \r_fillLevel_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \r_fillLevel_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \r_fillLevel_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \r_fillLevel_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \r_fillLevel_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \r_fillLevel_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \r_fillLevel_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \r_fillLevel_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \r_fillLevel_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \r_fillLevel_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \r_fillLevel_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \r_fillLevel_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \r_fillLevel_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \r_fillLevel_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \r_fillLevel_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \r_fillLevel_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \r_fillLevel_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \r_fillLevel_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \r_fillLevel_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \r_fillLevel_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \r_fillLevel_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \r_fillLevel_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \r_fillLevel_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \r_fillLevel_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \r_fillLevel_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \r_fillLevel_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \r_fillLevel_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \r_fillLevel_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \r_fillLevel_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \r_fillLevel_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \r_fillLevel_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_fillLevel_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \r_fillLevel_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \r_fillLevel_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \r_fillLevel_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \r_fillLevel_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \r_fillLevel_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \r_fillLevel_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \r_fillLevel_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \r_fillLevel_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \r_fillLevel_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \r_fillLevel_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \r_fillLevel_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \r_fillLevel_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \r_fillLevel_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \r_fillLevel_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \r_fillLevel_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_fillLevel_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_fillLevel_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_fillLevel_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_fillLevel_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_fillLevel_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_fillLevel_reg_n_0_[6]\ : STD_LOGIC;
  signal \r_fillLevel_reg_n_0_[7]\ : STD_LOGIC;
  signal s_dataFifoDout : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal s_dataFifoRead : STD_LOGIC;
  signal s_dataOld1 : STD_LOGIC;
  signal NLW_inst_fifo_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_fillLevel_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of inst_fifo : label is "data_fifo,fifo_generator_v13_2_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of inst_fifo : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of inst_fifo : label is "fifo_generator_v13_2_3,Vivado 2018.3";
begin
inst_fifo: entity work.fourier_bram_DFTStageWrapperRight_0_data_fifo
     port map (
      clk => i_clk,
      din(24 downto 0) => i_dataNew(24 downto 0),
      dout(24 downto 0) => s_dataFifoDout(24 downto 0),
      empty => inst_fifo_n_26,
      full => inst_fifo_n_25,
      rd_en => s_dataFifoRead,
      wr_en => E(0)
    );
inst_fifo_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(28),
      I1 => r_fillLevel_reg(29),
      O => inst_fifo_i_10_n_0
    );
inst_fifo_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(26),
      I1 => r_fillLevel_reg(27),
      O => inst_fifo_i_11_n_0
    );
inst_fifo_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(24),
      I1 => r_fillLevel_reg(25),
      O => inst_fifo_i_12_n_0
    );
inst_fifo_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => inst_fifo_i_13_n_0,
      CO(2) => inst_fifo_i_13_n_1,
      CO(1) => inst_fifo_i_13_n_2,
      CO(0) => inst_fifo_i_13_n_3,
      CYINIT => '0',
      DI(3) => inst_fifo_i_22_n_0,
      DI(2) => inst_fifo_i_23_n_0,
      DI(1) => inst_fifo_i_24_n_0,
      DI(0) => r_fillLevel_reg(9),
      O(3 downto 0) => NLW_inst_fifo_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => inst_fifo_i_25_n_0,
      S(2) => inst_fifo_i_26_n_0,
      S(1) => inst_fifo_i_27_n_0,
      S(0) => inst_fifo_i_28_n_0
    );
inst_fifo_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_fillLevel_reg(22),
      I1 => r_fillLevel_reg(23),
      O => inst_fifo_i_14_n_0
    );
inst_fifo_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_fillLevel_reg(20),
      I1 => r_fillLevel_reg(21),
      O => inst_fifo_i_15_n_0
    );
inst_fifo_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_fillLevel_reg(18),
      I1 => r_fillLevel_reg(19),
      O => inst_fifo_i_16_n_0
    );
inst_fifo_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_fillLevel_reg(16),
      I1 => r_fillLevel_reg(17),
      O => inst_fifo_i_17_n_0
    );
inst_fifo_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(22),
      I1 => r_fillLevel_reg(23),
      O => inst_fifo_i_18_n_0
    );
inst_fifo_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(20),
      I1 => r_fillLevel_reg(21),
      O => inst_fifo_i_19_n_0
    );
inst_fifo_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_dataOld1,
      I1 => i_dataValid,
      I2 => r_state,
      O => s_dataFifoRead
    );
inst_fifo_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(18),
      I1 => r_fillLevel_reg(19),
      O => inst_fifo_i_20_n_0
    );
inst_fifo_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(16),
      I1 => r_fillLevel_reg(17),
      O => inst_fifo_i_21_n_0
    );
inst_fifo_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_fillLevel_reg(14),
      I1 => r_fillLevel_reg(15),
      O => inst_fifo_i_22_n_0
    );
inst_fifo_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_fillLevel_reg(12),
      I1 => r_fillLevel_reg(13),
      O => inst_fifo_i_23_n_0
    );
inst_fifo_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_fillLevel_reg(10),
      I1 => r_fillLevel_reg(11),
      O => inst_fifo_i_24_n_0
    );
inst_fifo_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(14),
      I1 => r_fillLevel_reg(15),
      O => inst_fifo_i_25_n_0
    );
inst_fifo_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(12),
      I1 => r_fillLevel_reg(13),
      O => inst_fifo_i_26_n_0
    );
inst_fifo_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(10),
      I1 => r_fillLevel_reg(11),
      O => inst_fifo_i_27_n_0
    );
inst_fifo_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_fillLevel_reg(8),
      I1 => r_fillLevel_reg(9),
      O => inst_fifo_i_28_n_0
    );
inst_fifo_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => inst_fifo_i_4_n_0,
      CO(3) => s_dataOld1,
      CO(2) => inst_fifo_i_3_n_1,
      CO(1) => inst_fifo_i_3_n_2,
      CO(0) => inst_fifo_i_3_n_3,
      CYINIT => '0',
      DI(3) => inst_fifo_i_5_n_0,
      DI(2) => inst_fifo_i_6_n_0,
      DI(1) => inst_fifo_i_7_n_0,
      DI(0) => inst_fifo_i_8_n_0,
      O(3 downto 0) => NLW_inst_fifo_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => inst_fifo_i_9_n_0,
      S(2) => inst_fifo_i_10_n_0,
      S(1) => inst_fifo_i_11_n_0,
      S(0) => inst_fifo_i_12_n_0
    );
inst_fifo_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => inst_fifo_i_13_n_0,
      CO(3) => inst_fifo_i_4_n_0,
      CO(2) => inst_fifo_i_4_n_1,
      CO(1) => inst_fifo_i_4_n_2,
      CO(0) => inst_fifo_i_4_n_3,
      CYINIT => '0',
      DI(3) => inst_fifo_i_14_n_0,
      DI(2) => inst_fifo_i_15_n_0,
      DI(1) => inst_fifo_i_16_n_0,
      DI(0) => inst_fifo_i_17_n_0,
      O(3 downto 0) => NLW_inst_fifo_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => inst_fifo_i_18_n_0,
      S(2) => inst_fifo_i_19_n_0,
      S(1) => inst_fifo_i_20_n_0,
      S(0) => inst_fifo_i_21_n_0
    );
inst_fifo_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_fillLevel_reg(30),
      I1 => r_fillLevel_reg(31),
      O => inst_fifo_i_5_n_0
    );
inst_fifo_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_fillLevel_reg(28),
      I1 => r_fillLevel_reg(29),
      O => inst_fifo_i_6_n_0
    );
inst_fifo_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_fillLevel_reg(26),
      I1 => r_fillLevel_reg(27),
      O => inst_fifo_i_7_n_0
    );
inst_fifo_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_fillLevel_reg(24),
      I1 => r_fillLevel_reg(25),
      O => inst_fifo_i_8_n_0
    );
inst_fifo_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(30),
      I1 => r_fillLevel_reg(31),
      O => inst_fifo_i_9_n_0
    );
\r_data0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(7),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(7),
      O => \i_dataNew[7]\(3)
    );
\r_data0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(6),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(6),
      O => \i_dataNew[7]\(2)
    );
\r_data0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(5),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(5),
      O => \i_dataNew[7]\(1)
    );
\r_data0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(4),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(4),
      O => \i_dataNew[7]\(0)
    );
\r_data0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(11),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(11),
      O => \i_dataNew[11]\(3)
    );
\r_data0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(10),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(10),
      O => \i_dataNew[11]\(2)
    );
\r_data0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(9),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(9),
      O => \i_dataNew[11]\(1)
    );
\r_data0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(8),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(8),
      O => \i_dataNew[11]\(0)
    );
\r_data0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(15),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(15),
      O => \i_dataNew[15]\(3)
    );
\r_data0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(14),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(14),
      O => \i_dataNew[15]\(2)
    );
\r_data0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(13),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(13),
      O => \i_dataNew[15]\(1)
    );
\r_data0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(12),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(12),
      O => \i_dataNew[15]\(0)
    );
\r_data0_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(19),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(19),
      O => \i_dataNew[19]\(3)
    );
\r_data0_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(18),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(18),
      O => \i_dataNew[19]\(2)
    );
\r_data0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(17),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(17),
      O => \i_dataNew[19]\(1)
    );
\r_data0_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(16),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(16),
      O => \i_dataNew[19]\(0)
    );
\r_data0_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(23),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(23),
      O => \i_dataNew[23]\(3)
    );
\r_data0_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(22),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(22),
      O => \i_dataNew[23]\(2)
    );
\r_data0_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(21),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(21),
      O => \i_dataNew[23]\(1)
    );
\r_data0_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(20),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(20),
      O => \i_dataNew[23]\(0)
    );
\r_data0_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => s_dataOld1,
      I1 => s_dataFifoDout(24),
      I2 => i_dataNew(24),
      O => \goreg_bm.dout_i_reg[24]\(0)
    );
r_data0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(3),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(3),
      O => S(3)
    );
r_data0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(2),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(2),
      O => S(2)
    );
r_data0_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(1),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(1),
      O => S(1)
    );
r_data0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(0),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(0),
      O => S(0)
    );
\r_fillLevel[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      O => \r_fillLevel[0]_i_1_n_0\
    );
\r_fillLevel[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0004"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => \r_fillLevel_reg_n_0_[0]\,
      O => \r_fillLevel[0]_i_10_n_0\
    );
\r_fillLevel[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[0]_i_3_n_0\
    );
\r_fillLevel[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[0]_i_4_n_0\
    );
\r_fillLevel[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[0]_i_5_n_0\
    );
\r_fillLevel[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[0]_i_6_n_0\
    );
\r_fillLevel[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => \r_fillLevel_reg_n_0_[3]\,
      O => \r_fillLevel[0]_i_7_n_0\
    );
\r_fillLevel[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => \r_fillLevel_reg_n_0_[2]\,
      O => \r_fillLevel[0]_i_8_n_0\
    );
\r_fillLevel[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => \r_fillLevel_reg_n_0_[1]\,
      O => \r_fillLevel[0]_i_9_n_0\
    );
\r_fillLevel[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[12]_i_2_n_0\
    );
\r_fillLevel[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[12]_i_3_n_0\
    );
\r_fillLevel[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[12]_i_4_n_0\
    );
\r_fillLevel[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[12]_i_5_n_0\
    );
\r_fillLevel[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(15),
      O => \r_fillLevel[12]_i_6_n_0\
    );
\r_fillLevel[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(14),
      O => \r_fillLevel[12]_i_7_n_0\
    );
\r_fillLevel[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(13),
      O => \r_fillLevel[12]_i_8_n_0\
    );
\r_fillLevel[12]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(12),
      O => \r_fillLevel[12]_i_9_n_0\
    );
\r_fillLevel[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[16]_i_2_n_0\
    );
\r_fillLevel[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[16]_i_3_n_0\
    );
\r_fillLevel[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[16]_i_4_n_0\
    );
\r_fillLevel[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[16]_i_5_n_0\
    );
\r_fillLevel[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(19),
      O => \r_fillLevel[16]_i_6_n_0\
    );
\r_fillLevel[16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(18),
      O => \r_fillLevel[16]_i_7_n_0\
    );
\r_fillLevel[16]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(17),
      O => \r_fillLevel[16]_i_8_n_0\
    );
\r_fillLevel[16]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(16),
      O => \r_fillLevel[16]_i_9_n_0\
    );
\r_fillLevel[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[20]_i_2_n_0\
    );
\r_fillLevel[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[20]_i_3_n_0\
    );
\r_fillLevel[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[20]_i_4_n_0\
    );
\r_fillLevel[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[20]_i_5_n_0\
    );
\r_fillLevel[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(23),
      O => \r_fillLevel[20]_i_6_n_0\
    );
\r_fillLevel[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(22),
      O => \r_fillLevel[20]_i_7_n_0\
    );
\r_fillLevel[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(21),
      O => \r_fillLevel[20]_i_8_n_0\
    );
\r_fillLevel[20]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(20),
      O => \r_fillLevel[20]_i_9_n_0\
    );
\r_fillLevel[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[24]_i_2_n_0\
    );
\r_fillLevel[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[24]_i_3_n_0\
    );
\r_fillLevel[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[24]_i_4_n_0\
    );
\r_fillLevel[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[24]_i_5_n_0\
    );
\r_fillLevel[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(27),
      O => \r_fillLevel[24]_i_6_n_0\
    );
\r_fillLevel[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(26),
      O => \r_fillLevel[24]_i_7_n_0\
    );
\r_fillLevel[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(25),
      O => \r_fillLevel[24]_i_8_n_0\
    );
\r_fillLevel[24]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(24),
      O => \r_fillLevel[24]_i_9_n_0\
    );
\r_fillLevel[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[28]_i_2_n_0\
    );
\r_fillLevel[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[28]_i_3_n_0\
    );
\r_fillLevel[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[28]_i_4_n_0\
    );
\r_fillLevel[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(31),
      O => \r_fillLevel[28]_i_5_n_0\
    );
\r_fillLevel[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(30),
      O => \r_fillLevel[28]_i_6_n_0\
    );
\r_fillLevel[28]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(29),
      O => \r_fillLevel[28]_i_7_n_0\
    );
\r_fillLevel[28]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(28),
      O => \r_fillLevel[28]_i_8_n_0\
    );
\r_fillLevel[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[4]_i_2_n_0\
    );
\r_fillLevel[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[4]_i_3_n_0\
    );
\r_fillLevel[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[4]_i_4_n_0\
    );
\r_fillLevel[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[4]_i_5_n_0\
    );
\r_fillLevel[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => \r_fillLevel_reg_n_0_[7]\,
      O => \r_fillLevel[4]_i_6_n_0\
    );
\r_fillLevel[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => \r_fillLevel_reg_n_0_[6]\,
      O => \r_fillLevel[4]_i_7_n_0\
    );
\r_fillLevel[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => \r_fillLevel_reg_n_0_[5]\,
      O => \r_fillLevel[4]_i_8_n_0\
    );
\r_fillLevel[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => \r_fillLevel_reg_n_0_[4]\,
      O => \r_fillLevel[4]_i_9_n_0\
    );
\r_fillLevel[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[8]_i_2_n_0\
    );
\r_fillLevel[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[8]_i_3_n_0\
    );
\r_fillLevel[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[8]_i_4_n_0\
    );
\r_fillLevel[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[8]_i_5_n_0\
    );
\r_fillLevel[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(11),
      O => \r_fillLevel[8]_i_6_n_0\
    );
\r_fillLevel[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(10),
      O => \r_fillLevel[8]_i_7_n_0\
    );
\r_fillLevel[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(9),
      O => \r_fillLevel[8]_i_8_n_0\
    );
\r_fillLevel[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(8),
      O => \r_fillLevel[8]_i_9_n_0\
    );
\r_fillLevel_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[0]_i_2_n_7\,
      Q => \r_fillLevel_reg_n_0_[0]\
    );
\r_fillLevel_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_fillLevel_reg[0]_i_2_n_0\,
      CO(2) => \r_fillLevel_reg[0]_i_2_n_1\,
      CO(1) => \r_fillLevel_reg[0]_i_2_n_2\,
      CO(0) => \r_fillLevel_reg[0]_i_2_n_3\,
      CYINIT => \r_fillLevel[0]_i_3_n_0\,
      DI(3) => \r_fillLevel[0]_i_4_n_0\,
      DI(2) => \r_fillLevel[0]_i_5_n_0\,
      DI(1) => \r_fillLevel[0]_i_6_n_0\,
      DI(0) => \r_fillLevel_reg_n_0_[0]\,
      O(3) => \r_fillLevel_reg[0]_i_2_n_4\,
      O(2) => \r_fillLevel_reg[0]_i_2_n_5\,
      O(1) => \r_fillLevel_reg[0]_i_2_n_6\,
      O(0) => \r_fillLevel_reg[0]_i_2_n_7\,
      S(3) => \r_fillLevel[0]_i_7_n_0\,
      S(2) => \r_fillLevel[0]_i_8_n_0\,
      S(1) => \r_fillLevel[0]_i_9_n_0\,
      S(0) => \r_fillLevel[0]_i_10_n_0\
    );
\r_fillLevel_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[8]_i_1_n_5\,
      Q => r_fillLevel_reg(10)
    );
\r_fillLevel_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[8]_i_1_n_4\,
      Q => r_fillLevel_reg(11)
    );
\r_fillLevel_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[12]_i_1_n_7\,
      Q => r_fillLevel_reg(12)
    );
\r_fillLevel_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_fillLevel_reg[8]_i_1_n_0\,
      CO(3) => \r_fillLevel_reg[12]_i_1_n_0\,
      CO(2) => \r_fillLevel_reg[12]_i_1_n_1\,
      CO(1) => \r_fillLevel_reg[12]_i_1_n_2\,
      CO(0) => \r_fillLevel_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_fillLevel[12]_i_2_n_0\,
      DI(2) => \r_fillLevel[12]_i_3_n_0\,
      DI(1) => \r_fillLevel[12]_i_4_n_0\,
      DI(0) => \r_fillLevel[12]_i_5_n_0\,
      O(3) => \r_fillLevel_reg[12]_i_1_n_4\,
      O(2) => \r_fillLevel_reg[12]_i_1_n_5\,
      O(1) => \r_fillLevel_reg[12]_i_1_n_6\,
      O(0) => \r_fillLevel_reg[12]_i_1_n_7\,
      S(3) => \r_fillLevel[12]_i_6_n_0\,
      S(2) => \r_fillLevel[12]_i_7_n_0\,
      S(1) => \r_fillLevel[12]_i_8_n_0\,
      S(0) => \r_fillLevel[12]_i_9_n_0\
    );
\r_fillLevel_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[12]_i_1_n_6\,
      Q => r_fillLevel_reg(13)
    );
\r_fillLevel_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[12]_i_1_n_5\,
      Q => r_fillLevel_reg(14)
    );
\r_fillLevel_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[12]_i_1_n_4\,
      Q => r_fillLevel_reg(15)
    );
\r_fillLevel_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[16]_i_1_n_7\,
      Q => r_fillLevel_reg(16)
    );
\r_fillLevel_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_fillLevel_reg[12]_i_1_n_0\,
      CO(3) => \r_fillLevel_reg[16]_i_1_n_0\,
      CO(2) => \r_fillLevel_reg[16]_i_1_n_1\,
      CO(1) => \r_fillLevel_reg[16]_i_1_n_2\,
      CO(0) => \r_fillLevel_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_fillLevel[16]_i_2_n_0\,
      DI(2) => \r_fillLevel[16]_i_3_n_0\,
      DI(1) => \r_fillLevel[16]_i_4_n_0\,
      DI(0) => \r_fillLevel[16]_i_5_n_0\,
      O(3) => \r_fillLevel_reg[16]_i_1_n_4\,
      O(2) => \r_fillLevel_reg[16]_i_1_n_5\,
      O(1) => \r_fillLevel_reg[16]_i_1_n_6\,
      O(0) => \r_fillLevel_reg[16]_i_1_n_7\,
      S(3) => \r_fillLevel[16]_i_6_n_0\,
      S(2) => \r_fillLevel[16]_i_7_n_0\,
      S(1) => \r_fillLevel[16]_i_8_n_0\,
      S(0) => \r_fillLevel[16]_i_9_n_0\
    );
\r_fillLevel_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[16]_i_1_n_6\,
      Q => r_fillLevel_reg(17)
    );
\r_fillLevel_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[16]_i_1_n_5\,
      Q => r_fillLevel_reg(18)
    );
\r_fillLevel_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[16]_i_1_n_4\,
      Q => r_fillLevel_reg(19)
    );
\r_fillLevel_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[0]_i_2_n_6\,
      Q => \r_fillLevel_reg_n_0_[1]\
    );
\r_fillLevel_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[20]_i_1_n_7\,
      Q => r_fillLevel_reg(20)
    );
\r_fillLevel_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_fillLevel_reg[16]_i_1_n_0\,
      CO(3) => \r_fillLevel_reg[20]_i_1_n_0\,
      CO(2) => \r_fillLevel_reg[20]_i_1_n_1\,
      CO(1) => \r_fillLevel_reg[20]_i_1_n_2\,
      CO(0) => \r_fillLevel_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_fillLevel[20]_i_2_n_0\,
      DI(2) => \r_fillLevel[20]_i_3_n_0\,
      DI(1) => \r_fillLevel[20]_i_4_n_0\,
      DI(0) => \r_fillLevel[20]_i_5_n_0\,
      O(3) => \r_fillLevel_reg[20]_i_1_n_4\,
      O(2) => \r_fillLevel_reg[20]_i_1_n_5\,
      O(1) => \r_fillLevel_reg[20]_i_1_n_6\,
      O(0) => \r_fillLevel_reg[20]_i_1_n_7\,
      S(3) => \r_fillLevel[20]_i_6_n_0\,
      S(2) => \r_fillLevel[20]_i_7_n_0\,
      S(1) => \r_fillLevel[20]_i_8_n_0\,
      S(0) => \r_fillLevel[20]_i_9_n_0\
    );
\r_fillLevel_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[20]_i_1_n_6\,
      Q => r_fillLevel_reg(21)
    );
\r_fillLevel_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[20]_i_1_n_5\,
      Q => r_fillLevel_reg(22)
    );
\r_fillLevel_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[20]_i_1_n_4\,
      Q => r_fillLevel_reg(23)
    );
\r_fillLevel_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[24]_i_1_n_7\,
      Q => r_fillLevel_reg(24)
    );
\r_fillLevel_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_fillLevel_reg[20]_i_1_n_0\,
      CO(3) => \r_fillLevel_reg[24]_i_1_n_0\,
      CO(2) => \r_fillLevel_reg[24]_i_1_n_1\,
      CO(1) => \r_fillLevel_reg[24]_i_1_n_2\,
      CO(0) => \r_fillLevel_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_fillLevel[24]_i_2_n_0\,
      DI(2) => \r_fillLevel[24]_i_3_n_0\,
      DI(1) => \r_fillLevel[24]_i_4_n_0\,
      DI(0) => \r_fillLevel[24]_i_5_n_0\,
      O(3) => \r_fillLevel_reg[24]_i_1_n_4\,
      O(2) => \r_fillLevel_reg[24]_i_1_n_5\,
      O(1) => \r_fillLevel_reg[24]_i_1_n_6\,
      O(0) => \r_fillLevel_reg[24]_i_1_n_7\,
      S(3) => \r_fillLevel[24]_i_6_n_0\,
      S(2) => \r_fillLevel[24]_i_7_n_0\,
      S(1) => \r_fillLevel[24]_i_8_n_0\,
      S(0) => \r_fillLevel[24]_i_9_n_0\
    );
\r_fillLevel_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[24]_i_1_n_6\,
      Q => r_fillLevel_reg(25)
    );
\r_fillLevel_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[24]_i_1_n_5\,
      Q => r_fillLevel_reg(26)
    );
\r_fillLevel_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[24]_i_1_n_4\,
      Q => r_fillLevel_reg(27)
    );
\r_fillLevel_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[28]_i_1_n_7\,
      Q => r_fillLevel_reg(28)
    );
\r_fillLevel_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_fillLevel_reg[24]_i_1_n_0\,
      CO(3) => \NLW_r_fillLevel_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \r_fillLevel_reg[28]_i_1_n_1\,
      CO(1) => \r_fillLevel_reg[28]_i_1_n_2\,
      CO(0) => \r_fillLevel_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_fillLevel[28]_i_2_n_0\,
      DI(1) => \r_fillLevel[28]_i_3_n_0\,
      DI(0) => \r_fillLevel[28]_i_4_n_0\,
      O(3) => \r_fillLevel_reg[28]_i_1_n_4\,
      O(2) => \r_fillLevel_reg[28]_i_1_n_5\,
      O(1) => \r_fillLevel_reg[28]_i_1_n_6\,
      O(0) => \r_fillLevel_reg[28]_i_1_n_7\,
      S(3) => \r_fillLevel[28]_i_5_n_0\,
      S(2) => \r_fillLevel[28]_i_6_n_0\,
      S(1) => \r_fillLevel[28]_i_7_n_0\,
      S(0) => \r_fillLevel[28]_i_8_n_0\
    );
\r_fillLevel_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[28]_i_1_n_6\,
      Q => r_fillLevel_reg(29)
    );
\r_fillLevel_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[0]_i_2_n_5\,
      Q => \r_fillLevel_reg_n_0_[2]\
    );
\r_fillLevel_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[28]_i_1_n_5\,
      Q => r_fillLevel_reg(30)
    );
\r_fillLevel_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[28]_i_1_n_4\,
      Q => r_fillLevel_reg(31)
    );
\r_fillLevel_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[0]_i_2_n_4\,
      Q => \r_fillLevel_reg_n_0_[3]\
    );
\r_fillLevel_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[4]_i_1_n_7\,
      Q => \r_fillLevel_reg_n_0_[4]\
    );
\r_fillLevel_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_fillLevel_reg[0]_i_2_n_0\,
      CO(3) => \r_fillLevel_reg[4]_i_1_n_0\,
      CO(2) => \r_fillLevel_reg[4]_i_1_n_1\,
      CO(1) => \r_fillLevel_reg[4]_i_1_n_2\,
      CO(0) => \r_fillLevel_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_fillLevel[4]_i_2_n_0\,
      DI(2) => \r_fillLevel[4]_i_3_n_0\,
      DI(1) => \r_fillLevel[4]_i_4_n_0\,
      DI(0) => \r_fillLevel[4]_i_5_n_0\,
      O(3) => \r_fillLevel_reg[4]_i_1_n_4\,
      O(2) => \r_fillLevel_reg[4]_i_1_n_5\,
      O(1) => \r_fillLevel_reg[4]_i_1_n_6\,
      O(0) => \r_fillLevel_reg[4]_i_1_n_7\,
      S(3) => \r_fillLevel[4]_i_6_n_0\,
      S(2) => \r_fillLevel[4]_i_7_n_0\,
      S(1) => \r_fillLevel[4]_i_8_n_0\,
      S(0) => \r_fillLevel[4]_i_9_n_0\
    );
\r_fillLevel_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[4]_i_1_n_6\,
      Q => \r_fillLevel_reg_n_0_[5]\
    );
\r_fillLevel_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[4]_i_1_n_5\,
      Q => \r_fillLevel_reg_n_0_[6]\
    );
\r_fillLevel_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[4]_i_1_n_4\,
      Q => \r_fillLevel_reg_n_0_[7]\
    );
\r_fillLevel_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[8]_i_1_n_7\,
      Q => r_fillLevel_reg(8)
    );
\r_fillLevel_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_fillLevel_reg[4]_i_1_n_0\,
      CO(3) => \r_fillLevel_reg[8]_i_1_n_0\,
      CO(2) => \r_fillLevel_reg[8]_i_1_n_1\,
      CO(1) => \r_fillLevel_reg[8]_i_1_n_2\,
      CO(0) => \r_fillLevel_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_fillLevel[8]_i_2_n_0\,
      DI(2) => \r_fillLevel[8]_i_3_n_0\,
      DI(1) => \r_fillLevel[8]_i_4_n_0\,
      DI(0) => \r_fillLevel[8]_i_5_n_0\,
      O(3) => \r_fillLevel_reg[8]_i_1_n_4\,
      O(2) => \r_fillLevel_reg[8]_i_1_n_5\,
      O(1) => \r_fillLevel_reg[8]_i_1_n_6\,
      O(0) => \r_fillLevel_reg[8]_i_1_n_7\,
      S(3) => \r_fillLevel[8]_i_6_n_0\,
      S(2) => \r_fillLevel[8]_i_7_n_0\,
      S(1) => \r_fillLevel[8]_i_8_n_0\,
      S(0) => \r_fillLevel[8]_i_9_n_0\
    );
\r_fillLevel_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[8]_i_1_n_6\,
      Q => r_fillLevel_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0_DFTStageWrapper is
  port (
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    o_ready : out STD_LOGIC;
    i_dataValid : in STD_LOGIC;
    i_dataNew : in STD_LOGIC_VECTOR ( 24 downto 0 );
    o_freqDataEn : out STD_LOGIC;
    o_freqDataIndex : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_freqDataReal : out STD_LOGIC_VECTOR ( 24 downto 0 );
    o_freqDataImag : out STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapperRight_0_DFTStageWrapper : entity is "DFTStageWrapper";
end fourier_bram_DFTStageWrapperRight_0_DFTStageWrapper;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0_DFTStageWrapper is
  signal inst_DFTStage_n_4 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_0 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_1 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_10 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_11 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_12 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_13 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_14 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_15 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_16 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_17 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_18 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_19 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_2 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_20 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_21 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_22 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_23 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_24 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_3 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_4 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_5 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_6 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_7 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_8 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_9 : STD_LOGIC;
  signal \^o_freqdataen\ : STD_LOGIC;
  signal \^o_freqdataimag\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^o_freqdataindex\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o_freqdatareal\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal r_state : STD_LOGIC;
  signal s_bramRData : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal s_bramRaddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_bramRe : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of inst_BlockRam : label is "blk_mem_gen_0,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of inst_BlockRam : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of inst_BlockRam : label is "blk_mem_gen_v8_4_2,Vivado 2018.3";
begin
  o_freqDataEn <= \^o_freqdataen\;
  o_freqDataImag(24 downto 0) <= \^o_freqdataimag\(24 downto 0);
  o_freqDataIndex(7 downto 0) <= \^o_freqdataindex\(7 downto 0);
  o_freqDataReal(24 downto 0) <= \^o_freqdatareal\(24 downto 0);
inst_BlockRam: entity work.fourier_bram_DFTStageWrapperRight_0_blk_mem_gen_0
     port map (
      addra(7 downto 0) => \^o_freqdataindex\(7 downto 0),
      addrb(7 downto 0) => s_bramRaddr(7 downto 0),
      clka => i_clk,
      clkb => i_clk,
      dina(49 downto 25) => \^o_freqdatareal\(24 downto 0),
      dina(24 downto 0) => \^o_freqdataimag\(24 downto 0),
      doutb(49 downto 0) => s_bramRData(49 downto 0),
      ena => \^o_freqdataen\,
      enb => s_bramRe,
      wea(0) => \^o_freqdataen\
    );
inst_DFTStage: entity work.fourier_bram_DFTStageWrapperRight_0_DFTStage
     port map (
      E(0) => inst_DFTStage_n_4,
      Q(7 downto 0) => s_bramRaddr(7 downto 0),
      S(3) => inst_dataFifoFillLevel_n_1,
      S(2) => inst_dataFifoFillLevel_n_2,
      S(1) => inst_dataFifoFillLevel_n_3,
      S(0) => inst_dataFifoFillLevel_n_4,
      doutb(49 downto 0) => s_bramRData(49 downto 0),
      enb => s_bramRe,
      i_clk => i_clk,
      i_dataNew(23 downto 0) => i_dataNew(23 downto 0),
      i_dataValid => i_dataValid,
      i_reset => i_reset,
      o_freqDataEn => \^o_freqdataen\,
      o_freqDataIndex(7 downto 0) => \^o_freqdataindex\(7 downto 0),
      o_ready => o_ready,
      \r_bramWdata_reg[49]_0\(49 downto 25) => \^o_freqdatareal\(24 downto 0),
      \r_bramWdata_reg[49]_0\(24 downto 0) => \^o_freqdataimag\(24 downto 0),
      \r_data_reg[11]_0\(3) => inst_dataFifoFillLevel_n_9,
      \r_data_reg[11]_0\(2) => inst_dataFifoFillLevel_n_10,
      \r_data_reg[11]_0\(1) => inst_dataFifoFillLevel_n_11,
      \r_data_reg[11]_0\(0) => inst_dataFifoFillLevel_n_12,
      \r_data_reg[15]_0\(3) => inst_dataFifoFillLevel_n_13,
      \r_data_reg[15]_0\(2) => inst_dataFifoFillLevel_n_14,
      \r_data_reg[15]_0\(1) => inst_dataFifoFillLevel_n_15,
      \r_data_reg[15]_0\(0) => inst_dataFifoFillLevel_n_16,
      \r_data_reg[19]_0\(3) => inst_dataFifoFillLevel_n_17,
      \r_data_reg[19]_0\(2) => inst_dataFifoFillLevel_n_18,
      \r_data_reg[19]_0\(1) => inst_dataFifoFillLevel_n_19,
      \r_data_reg[19]_0\(0) => inst_dataFifoFillLevel_n_20,
      \r_data_reg[23]_0\(3) => inst_dataFifoFillLevel_n_21,
      \r_data_reg[23]_0\(2) => inst_dataFifoFillLevel_n_22,
      \r_data_reg[23]_0\(1) => inst_dataFifoFillLevel_n_23,
      \r_data_reg[23]_0\(0) => inst_dataFifoFillLevel_n_24,
      \r_data_reg[24]_0\(0) => inst_dataFifoFillLevel_n_0,
      \r_data_reg[7]_0\(3) => inst_dataFifoFillLevel_n_5,
      \r_data_reg[7]_0\(2) => inst_dataFifoFillLevel_n_6,
      \r_data_reg[7]_0\(1) => inst_dataFifoFillLevel_n_7,
      \r_data_reg[7]_0\(0) => inst_dataFifoFillLevel_n_8,
      r_state => r_state
    );
inst_dataFifoFillLevel: entity work.fourier_bram_DFTStageWrapperRight_0_dataFifoFillLevel
     port map (
      E(0) => inst_DFTStage_n_4,
      S(3) => inst_dataFifoFillLevel_n_1,
      S(2) => inst_dataFifoFillLevel_n_2,
      S(1) => inst_dataFifoFillLevel_n_3,
      S(0) => inst_dataFifoFillLevel_n_4,
      \goreg_bm.dout_i_reg[24]\(0) => inst_dataFifoFillLevel_n_0,
      i_clk => i_clk,
      i_dataNew(24 downto 0) => i_dataNew(24 downto 0),
      \i_dataNew[11]\(3) => inst_dataFifoFillLevel_n_9,
      \i_dataNew[11]\(2) => inst_dataFifoFillLevel_n_10,
      \i_dataNew[11]\(1) => inst_dataFifoFillLevel_n_11,
      \i_dataNew[11]\(0) => inst_dataFifoFillLevel_n_12,
      \i_dataNew[15]\(3) => inst_dataFifoFillLevel_n_13,
      \i_dataNew[15]\(2) => inst_dataFifoFillLevel_n_14,
      \i_dataNew[15]\(1) => inst_dataFifoFillLevel_n_15,
      \i_dataNew[15]\(0) => inst_dataFifoFillLevel_n_16,
      \i_dataNew[19]\(3) => inst_dataFifoFillLevel_n_17,
      \i_dataNew[19]\(2) => inst_dataFifoFillLevel_n_18,
      \i_dataNew[19]\(1) => inst_dataFifoFillLevel_n_19,
      \i_dataNew[19]\(0) => inst_dataFifoFillLevel_n_20,
      \i_dataNew[23]\(3) => inst_dataFifoFillLevel_n_21,
      \i_dataNew[23]\(2) => inst_dataFifoFillLevel_n_22,
      \i_dataNew[23]\(1) => inst_dataFifoFillLevel_n_23,
      \i_dataNew[23]\(0) => inst_dataFifoFillLevel_n_24,
      \i_dataNew[7]\(3) => inst_dataFifoFillLevel_n_5,
      \i_dataNew[7]\(2) => inst_dataFifoFillLevel_n_6,
      \i_dataNew[7]\(1) => inst_dataFifoFillLevel_n_7,
      \i_dataNew[7]\(0) => inst_dataFifoFillLevel_n_8,
      i_dataValid => i_dataValid,
      i_reset => i_reset,
      r_state => r_state
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapperRight_0 is
  port (
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    o_ready : out STD_LOGIC;
    i_dataValid : in STD_LOGIC;
    i_dataNew : in STD_LOGIC_VECTOR ( 24 downto 0 );
    o_freqDataEn : out STD_LOGIC;
    o_freqDataIndex : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_freqDataReal : out STD_LOGIC_VECTOR ( 24 downto 0 );
    o_freqDataImag : out STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of fourier_bram_DFTStageWrapperRight_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of fourier_bram_DFTStageWrapperRight_0 : entity is "fourier_bram_DFTStageWrapperRight_0,DFTStageWrapper,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of fourier_bram_DFTStageWrapperRight_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of fourier_bram_DFTStageWrapperRight_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of fourier_bram_DFTStageWrapperRight_0 : entity is "DFTStageWrapper,Vivado 2018.3";
end fourier_bram_DFTStageWrapperRight_0;

architecture STRUCTURE of fourier_bram_DFTStageWrapperRight_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of i_clk : signal is "xilinx.com:signal:clock:1.0 i_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of i_clk : signal is "XIL_INTERFACENAME i_clk, ASSOCIATED_RESET i_reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN fourier_bram_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of i_reset : signal is "xilinx.com:signal:reset:1.0 i_reset RST";
  attribute x_interface_parameter of i_reset : signal is "XIL_INTERFACENAME i_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
begin
U0: entity work.fourier_bram_DFTStageWrapperRight_0_DFTStageWrapper
     port map (
      i_clk => i_clk,
      i_dataNew(24 downto 0) => i_dataNew(24 downto 0),
      i_dataValid => i_dataValid,
      i_reset => i_reset,
      o_freqDataEn => o_freqDataEn,
      o_freqDataImag(24 downto 0) => o_freqDataImag(24 downto 0),
      o_freqDataIndex(7 downto 0) => o_freqDataIndex(7 downto 0),
      o_freqDataReal(24 downto 0) => o_freqDataReal(24 downto 0),
      o_ready => o_ready
    );
end STRUCTURE;
