Analysis & Synthesis report for vga_rom
Sat May 27 11:20:57 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |main|drawpoint:mouse|ps2_mouse:mouse|m2_state
 11. State Machine - |main|drawpoint:mouse|ps2_mouse:mouse|m1_state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for r:rom1|altsyncram:altsyncram_component|altsyncram_n581:auto_generated
 17. Source assignments for g:rom2|altsyncram:altsyncram_component|altsyncram_c581:auto_generated
 18. Source assignments for b:rom3|altsyncram:altsyncram_component|altsyncram_7581:auto_generated
 19. Source assignments for c_r:c_rom1|altsyncram:altsyncram_component|altsyncram_gq71:auto_generated
 20. Source assignments for c_g:c_rom2|altsyncram:altsyncram_component|altsyncram_5q71:auto_generated
 21. Source assignments for c_b:c_rom3|altsyncram:altsyncram_component|altsyncram_0q71:auto_generated
 22. Source assignments for gameControlUnit:gc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated
 23. Source assignments for boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated
 24. Parameter Settings for User Entity Instance: r:rom1|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: g:rom2|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: b:rom3|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: c_r:c_rom1|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: c_g:c_rom2|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: c_b:c_rom3|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: gameControlUnit:gc|romOfBox:u1|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component
 32. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 33. Parameter Settings for Inferred Entity Instance: gameControlUnit:gc|lpm_add_sub:Add10
 34. Parameter Settings for Inferred Entity Instance: gameControlUnit:gc|lpm_add_sub:Add14
 35. altsyncram Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "boxCollector:bc"
 37. Port Connectivity Checks: "drawpoint:mouse|ps2_mouse:mouse"
 38. Port Connectivity Checks: "drawpoint:mouse"
 39. SignalTap II Logic Analyzer Settings
 40. Elapsed Time Per Partition
 41. Connections to In-System Debugging Instance "auto_signaltap_0"
 42. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 27 11:20:57 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; vga_rom                                         ;
; Top-level Entity Name              ; main                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 2,052                                           ;
;     Total combinational functions  ; 1,514                                           ;
;     Dedicated logic registers      ; 1,115                                           ;
; Total registers                    ; 1115                                            ;
; Total pins                         ; 115                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 94,848                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F672C8       ;                    ;
; Top-level entity name                                                      ; main               ; vga_rom            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------+---------+
; tt/screenCoordinate.vhd          ; yes             ; User VHDL File                         ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/tt/screenCoordinate.vhd        ;         ;
; tt/boxCollector.vhd              ; yes             ; User VHDL File                         ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/tt/boxCollector.vhd            ;         ;
; tt/romOfBox.vhd                  ; yes             ; User Wizard-Generated File             ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/tt/romOfBox.vhd                ;         ;
; tt/drawpoint.vhd                 ; yes             ; User VHDL File                         ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/tt/drawpoint.vhd               ;         ;
; main.vhd                         ; yes             ; User VHDL File                         ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/main.vhd                       ;         ;
; tt/gameControlUnit.vhd           ; yes             ; User VHDL File                         ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/tt/gameControlUnit.vhd         ;         ;
; tt/fp.vhd                        ; yes             ; User VHDL File                         ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/tt/fp.vhd                      ;         ;
; VGA_640480.vhd                   ; yes             ; User VHDL File                         ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/VGA_640480.vhd                 ;         ;
; ps2_mouse.vhd                    ; yes             ; User VHDL File                         ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/ps2_mouse.vhd                  ;         ;
; c_r.vhd                          ; yes             ; User Wizard-Generated File             ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/c_r.vhd                        ;         ;
; c_g.vhd                          ; yes             ; User Wizard-Generated File             ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/c_g.vhd                        ;         ;
; c_b.vhd                          ; yes             ; User Wizard-Generated File             ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/c_b.vhd                        ;         ;
; r.vhd                            ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/r.vhd                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_n581.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/db/altsyncram_n581.tdf         ;         ;
; s/test_r.mif                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/s/test_r.mif                   ;         ;
; g.vhd                            ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/g.vhd                          ;         ;
; db/altsyncram_c581.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/db/altsyncram_c581.tdf         ;         ;
; s/test_g.mif                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/s/test_g.mif                   ;         ;
; b.vhd                            ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/b.vhd                          ;         ;
; db/altsyncram_7581.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/db/altsyncram_7581.tdf         ;         ;
; s/test_b.mif                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/s/test_b.mif                   ;         ;
; db/altsyncram_gq71.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/db/altsyncram_gq71.tdf         ;         ;
; s/c_r.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/s/c_r.mif                      ;         ;
; db/altsyncram_5q71.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/db/altsyncram_5q71.tdf         ;         ;
; s/c_g.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/s/c_g.mif                      ;         ;
; db/altsyncram_0q71.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/db/altsyncram_0q71.tdf         ;         ;
; s/c_b.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/s/c_b.mif                      ;         ;
; db/altsyncram_d981.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/db/altsyncram_d981.tdf         ;         ;
; s/myboxes.mif                    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/s/myboxes.mif                  ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction                 ; e:/quartus13.0sp/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction                 ; e:/quartus13.0sp/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction                 ; e:/quartus13.0sp/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction                 ; e:/quartus13.0sp/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction                 ; e:/quartus13.0sp/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_up14.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/db/altsyncram_up14.tdf         ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_aoc.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/db/mux_aoc.tdf                 ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/db/decode_rqf.tdf              ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_0ci.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/db/cntr_0ci.tdf                ;         ;
; db/cmpr_acc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/db/cmpr_acc.tdf                ;         ;
; db/cntr_02j.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/db/cntr_02j.tdf                ;         ;
; db/cntr_sbi.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/db/cntr_sbi.tdf                ;         ;
; db/cmpr_8cc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/db/cmpr_8cc.tdf                ;         ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/db/cntr_gui.tdf                ;         ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/db/cmpr_5cc.tdf                ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; e:/quartus13.0sp/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; e:/quartus13.0sp/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                 ; e:/quartus13.0sp/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/lpm_add_sub.tdf              ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/addcore.inc                  ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/look_add.inc                 ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; e:/quartus13.0sp/quartus/libraries/megafunctions/alt_stratix_add_sub.inc      ;         ;
; db/add_sub_9ri.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/db/add_sub_9ri.tdf             ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 2,052 ;
;                                             ;       ;
; Total combinational functions               ; 1514  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 476   ;
;     -- 3 input functions                    ; 596   ;
;     -- <=2 input functions                  ; 442   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 881   ;
;     -- arithmetic mode                      ; 633   ;
;                                             ;       ;
; Total registers                             ; 1115  ;
;     -- Dedicated logic registers            ; 1115  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 115   ;
; Total memory bits                           ; 94848 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk_0 ;
; Maximum fan-out                             ; 520   ;
; Total fan-out                               ; 9602  ;
; Average fan-out                             ; 3.35  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                        ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |main                                                                                                   ; 1514 (7)          ; 1115 (0)     ; 94848       ; 0            ; 0       ; 0         ; 115  ; 0            ; |main                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |b:rom3|                                                                                             ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|b:rom3                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|b:rom3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                               ; work         ;
;          |altsyncram_7581:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|b:rom3|altsyncram:altsyncram_component|altsyncram_7581:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;    |c_b:c_rom3|                                                                                         ; 0 (0)             ; 0 (0)        ; 6912        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|c_b:c_rom3                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 6912        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|c_b:c_rom3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                           ; work         ;
;          |altsyncram_0q71:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 6912        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|c_b:c_rom3|altsyncram:altsyncram_component|altsyncram_0q71:auto_generated                                                                                                                                                                                                                                                            ; work         ;
;    |c_g:c_rom2|                                                                                         ; 0 (0)             ; 0 (0)        ; 6912        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|c_g:c_rom2                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 6912        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|c_g:c_rom2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                           ; work         ;
;          |altsyncram_5q71:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 6912        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|c_g:c_rom2|altsyncram:altsyncram_component|altsyncram_5q71:auto_generated                                                                                                                                                                                                                                                            ; work         ;
;    |c_r:c_rom1|                                                                                         ; 0 (0)             ; 0 (0)        ; 6912        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|c_r:c_rom1                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 6912        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|c_r:c_rom1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                           ; work         ;
;          |altsyncram_gq71:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 6912        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|c_r:c_rom1|altsyncram:altsyncram_component|altsyncram_gq71:auto_generated                                                                                                                                                                                                                                                            ; work         ;
;    |drawpoint:mouse|                                                                                    ; 167 (29)          ; 124 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|drawpoint:mouse                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |ps2_mouse:mouse|                                                                                 ; 138 (138)         ; 124 (124)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|drawpoint:mouse|ps2_mouse:mouse                                                                                                                                                                                                                                                                                                      ; work         ;
;    |g:rom2|                                                                                             ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|g:rom2                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|g:rom2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                               ; work         ;
;          |altsyncram_c581:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|g:rom2|altsyncram:altsyncram_component|altsyncram_c581:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;    |gameControlUnit:gc|                                                                                 ; 693 (622)         ; 158 (153)    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|gameControlUnit:gc                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |fp:u2|                                                                                           ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|gameControlUnit:gc|fp:u2                                                                                                                                                                                                                                                                                                             ; work         ;
;       |lpm_add_sub:Add10|                                                                               ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|gameControlUnit:gc|lpm_add_sub:Add10                                                                                                                                                                                                                                                                                                 ; work         ;
;          |add_sub_9ri:auto_generated|                                                                   ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|gameControlUnit:gc|lpm_add_sub:Add10|add_sub_9ri:auto_generated                                                                                                                                                                                                                                                                      ; work         ;
;       |lpm_add_sub:Add14|                                                                               ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|gameControlUnit:gc|lpm_add_sub:Add14                                                                                                                                                                                                                                                                                                 ; work         ;
;          |add_sub_9ri:auto_generated|                                                                   ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|gameControlUnit:gc|lpm_add_sub:Add14|add_sub_9ri:auto_generated                                                                                                                                                                                                                                                                      ; work         ;
;       |romOfBox:u1|                                                                                     ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|gameControlUnit:gc|romOfBox:u1                                                                                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|gameControlUnit:gc|romOfBox:u1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; work         ;
;             |altsyncram_d981:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|gameControlUnit:gc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated                                                                                                                                                                                                                                        ; work         ;
;    |r:rom1|                                                                                             ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|r:rom1                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|r:rom1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                               ; work         ;
;          |altsyncram_n581:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|r:rom1|altsyncram:altsyncram_component|altsyncram_n581:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;    |screenCoordinate:sc|                                                                                ; 40 (40)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|screenCoordinate:sc                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 119 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 118 (80)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 317 (1)           ; 632 (70)     ; 4480        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 316 (0)           ; 562 (0)      ; 4480        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 316 (20)          ; 562 (166)    ; 4480        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 4480        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_up14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 4480        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_up14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 83 (1)            ; 191 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 70 (0)            ; 175 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 105 (105)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 70 (0)            ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 12 (12)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 100 (11)          ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_0ci:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_0ci:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 35 (35)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |vga640480:u1|                                                                                       ; 171 (171)         ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|vga640480:u1                                                                                                                                                                                                                                                                                                                         ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------+
; b:rom3|altsyncram:altsyncram_component|altsyncram_7581:auto_generated|ALTSYNCRAM                                                                                                                      ; AUTO ; ROM              ; 4096         ; 3            ; --           ; --           ; 12288 ; ./s/test_b.mif   ;
; c_b:c_rom3|altsyncram:altsyncram_component|altsyncram_0q71:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; ROM              ; 2304         ; 3            ; --           ; --           ; 6912  ; ./s/c_b.mif      ;
; c_g:c_rom2|altsyncram:altsyncram_component|altsyncram_5q71:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; ROM              ; 2304         ; 3            ; --           ; --           ; 6912  ; ./s/c_g.mif      ;
; c_r:c_rom1|altsyncram:altsyncram_component|altsyncram_gq71:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; ROM              ; 2304         ; 3            ; --           ; --           ; 6912  ; ./s/c_r.mif      ;
; g:rom2|altsyncram:altsyncram_component|altsyncram_c581:auto_generated|ALTSYNCRAM                                                                                                                      ; AUTO ; ROM              ; 4096         ; 3            ; --           ; --           ; 12288 ; ./s/test_g.mif   ;
; gameControlUnit:gc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; ROM              ; 512          ; 64           ; --           ; --           ; 32768 ; ../s/myBoxes.mif ;
; r:rom1|altsyncram:altsyncram_component|altsyncram_n581:auto_generated|ALTSYNCRAM                                                                                                                      ; AUTO ; ROM              ; 4096         ; 3            ; --           ; --           ; 12288 ; ./s/test_r.mif   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_up14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 35           ; 128          ; 35           ; 4480  ; None             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File                                                ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+----------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |main|boxCollector:bc|romOfBox:u1    ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/tt/romOfBox.vhd ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |main|c_r:c_rom1                     ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/c_r.vhd         ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |main|c_g:c_rom2                     ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/c_g.vhd         ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |main|c_b:c_rom3                     ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/c_b.vhd         ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |main|gameControlUnit:gc|romOfBox:u1 ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/tt/romOfBox.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |main|r:rom1                         ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/r.vhd           ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |main|g:rom2                         ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/g.vhd           ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |main|b:rom3                         ; C:/Users/Tony/Desktop/vga/Maxwell/VGA_rom1.0.0/b.vhd           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+----------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|drawpoint:mouse|ps2_mouse:mouse|m2_state                                                                                                                                                                                                                                                                                     ;
+----------------------------+----------------------------+--------------------------+-------------------------+------------------------+-------------------------+------------------------+-------------------------+------------------------+------------------------+-----------------+--------------------+------------------+-------------------+
; Name                       ; m2_state.m2_await_response ; m2_state.m2_error_no_ack ; m2_state.m2_data_high_3 ; m2_state.m2_data_low_3 ; m2_state.m2_data_high_2 ; m2_state.m2_data_low_2 ; m2_state.m2_data_high_1 ; m2_state.m2_data_low_1 ; m2_state.m2_hold_clk_l ; m2_state.m2_use ; m2_state.m2_gather ; m2_state.m2_wait ; m2_state.m2_reset ;
+----------------------------+----------------------------+--------------------------+-------------------------+------------------------+-------------------------+------------------------+-------------------------+------------------------+------------------------+-----------------+--------------------+------------------+-------------------+
; m2_state.m2_reset          ; 0                          ; 0                        ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                      ; 0                      ; 0               ; 0                  ; 0                ; 0                 ;
; m2_state.m2_wait           ; 0                          ; 0                        ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                      ; 0                      ; 0               ; 0                  ; 1                ; 1                 ;
; m2_state.m2_gather         ; 0                          ; 0                        ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                      ; 0                      ; 0               ; 1                  ; 0                ; 1                 ;
; m2_state.m2_use            ; 0                          ; 0                        ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                      ; 0                      ; 1               ; 0                  ; 0                ; 1                 ;
; m2_state.m2_hold_clk_l     ; 0                          ; 0                        ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                      ; 1                      ; 0               ; 0                  ; 0                ; 1                 ;
; m2_state.m2_data_low_1     ; 0                          ; 0                        ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 1                      ; 0                      ; 0               ; 0                  ; 0                ; 1                 ;
; m2_state.m2_data_high_1    ; 0                          ; 0                        ; 0                       ; 0                      ; 0                       ; 0                      ; 1                       ; 0                      ; 0                      ; 0               ; 0                  ; 0                ; 1                 ;
; m2_state.m2_data_low_2     ; 0                          ; 0                        ; 0                       ; 0                      ; 0                       ; 1                      ; 0                       ; 0                      ; 0                      ; 0               ; 0                  ; 0                ; 1                 ;
; m2_state.m2_data_high_2    ; 0                          ; 0                        ; 0                       ; 0                      ; 1                       ; 0                      ; 0                       ; 0                      ; 0                      ; 0               ; 0                  ; 0                ; 1                 ;
; m2_state.m2_data_low_3     ; 0                          ; 0                        ; 0                       ; 1                      ; 0                       ; 0                      ; 0                       ; 0                      ; 0                      ; 0               ; 0                  ; 0                ; 1                 ;
; m2_state.m2_data_high_3    ; 0                          ; 0                        ; 1                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                      ; 0                      ; 0               ; 0                  ; 0                ; 1                 ;
; m2_state.m2_error_no_ack   ; 0                          ; 1                        ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                      ; 0                      ; 0               ; 0                  ; 0                ; 1                 ;
; m2_state.m2_await_response ; 1                          ; 0                        ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                      ; 0                      ; 0               ; 0                  ; 0                ; 1                 ;
+----------------------------+----------------------------+--------------------------+-------------------------+------------------------+-------------------------+------------------------+-------------------------+------------------------+------------------------+-----------------+--------------------+------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|drawpoint:mouse|ps2_mouse:mouse|m1_state                                                                                                             ;
+--------------------------+-------------------------+-------------------------+-------------------+--------------------------+--------------------------+-------------------+
; Name                     ; m1_state.m1_rising_wait ; m1_state.m1_rising_edge ; m1_state.m1_clk_l ; m1_state.m1_falling_wait ; m1_state.m1_falling_edge ; m1_state.m1_clk_h ;
+--------------------------+-------------------------+-------------------------+-------------------+--------------------------+--------------------------+-------------------+
; m1_state.m1_clk_h        ; 0                       ; 0                       ; 0                 ; 0                        ; 0                        ; 0                 ;
; m1_state.m1_falling_edge ; 0                       ; 0                       ; 0                 ; 0                        ; 1                        ; 1                 ;
; m1_state.m1_falling_wait ; 0                       ; 0                       ; 0                 ; 1                        ; 0                        ; 1                 ;
; m1_state.m1_clk_l        ; 0                       ; 0                       ; 1                 ; 0                        ; 0                        ; 1                 ;
; m1_state.m1_rising_edge  ; 0                       ; 1                       ; 0                 ; 0                        ; 0                        ; 1                 ;
; m1_state.m1_rising_wait  ; 1                       ; 0                       ; 0                 ; 0                        ; 0                        ; 1                 ;
+--------------------------+-------------------------+-------------------------+-------------------+--------------------------+--------------------------+-------------------+


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+----------------------------------------------------------+----------------------------------------+
; Register name                                            ; Reason for Removal                     ;
+----------------------------------------------------------+----------------------------------------+
; boxCollector:bc|address[0..8]                            ; Lost fanout                            ;
; screenCoordinate:sc|ry[0..4]                             ; Stuck at GND due to stuck port data_in ;
; screenCoordinate:sc|ry[5..8]                             ; Stuck at VCC due to stuck port data_in ;
; screenCoordinate:sc|ry[9..15]                            ; Stuck at GND due to stuck port data_in ;
; screenCoordinate:sc|ly[0..15]                            ; Stuck at GND due to stuck port data_in ;
; gameControlUnit:gc|GPS[2]                                ; Stuck at GND due to stuck port data_in ;
; screenCoordinate:sc|px[12..15]                           ; Stuck at GND due to stuck port data_in ;
; drawpoint:mouse|ps2_mouse:mouse|debounce_timer_count[1]  ; Stuck at GND due to stuck port data_in ;
; drawpoint:mouse|ps2_mouse:mouse|m2_state.m2_error_no_ack ; Lost fanout                            ;
; gameControlUnit:gc|cntOfControlUnit[15..20]              ; Lost fanout                            ;
; screenCoordinate:sc|px[9..11]                            ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 57                   ;                                        ;
+----------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1115  ;
; Number of registers using Synchronous Clear  ; 131   ;
; Number of registers using Synchronous Load   ; 85    ;
; Number of registers using Asynchronous Clear ; 417   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 562   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; drawpoint:mouse|ps2_mouse:mouse|mousex[4]                                                                                                                                     ; 5       ;
; drawpoint:mouse|ps2_mouse:mouse|mousex[8]                                                                                                                                     ; 7       ;
; drawpoint:mouse|ps2_mouse:mouse|mousex[7]                                                                                                                                     ; 6       ;
; drawpoint:mouse|ps2_mouse:mouse|mousey[5]                                                                                                                                     ; 5       ;
; drawpoint:mouse|ps2_mouse:mouse|mousey[3]                                                                                                                                     ; 6       ;
; drawpoint:mouse|ps2_mouse:mouse|mousey[8]                                                                                                                                     ; 8       ;
; drawpoint:mouse|ps2_mouse:mouse|mousey[2]                                                                                                                                     ; 4       ;
; vga640480:u1|hs1                                                                                                                                                              ; 1       ;
; vga640480:u1|vs1                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 21                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |main|drawpoint:mouse|ps2_mouse:mouse|bitcount[1]                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main|drawpoint:mouse|ps2_mouse:mouse|autoresetcount[6]                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |main|gameControlUnit:gc|addressOfBox[4]                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |main|gameControlUnit:gc|dir[1]                                                                             ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |main|vga640480:u1|g1[2]                                                                                    ;
; 12:1               ; 16 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |main|gameControlUnit:gc|absoluteX[2]                                                                       ;
; 12:1               ; 16 bits   ; 128 LEs       ; 16 LEs               ; 112 LEs                ; Yes        ; |main|gameControlUnit:gc|mins[11]                                                                           ;
; 12:1               ; 16 bits   ; 128 LEs       ; 16 LEs               ; 112 LEs                ; Yes        ; |main|gameControlUnit:gc|minv[9]                                                                            ;
; 14:1               ; 3 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |main|gameControlUnit:gc|GPS[0]                                                                             ;
; 17:1               ; 16 bits   ; 176 LEs       ; 32 LEs               ; 144 LEs                ; Yes        ; |main|gameControlUnit:gc|absoluteY[11]                                                                      ;
; 17:1               ; 4 bits    ; 44 LEs        ; 12 LEs               ; 32 LEs                 ; Yes        ; |main|gameControlUnit:gc|jump_v[3]                                                                          ;
; 19:1               ; 12 bits   ; 144 LEs       ; 24 LEs               ; 120 LEs                ; Yes        ; |main|gameControlUnit:gc|jump_v[15]                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for r:rom1|altsyncram:altsyncram_component|altsyncram_n581:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for g:rom2|altsyncram:altsyncram_component|altsyncram_c581:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for b:rom3|altsyncram:altsyncram_component|altsyncram_7581:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for c_r:c_rom1|altsyncram:altsyncram_component|altsyncram_gq71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for c_g:c_rom2|altsyncram:altsyncram_component|altsyncram_5q71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for c_b:c_rom3|altsyncram:altsyncram_component|altsyncram_0q71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for gameControlUnit:gc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r:rom1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 12                   ; Signed Integer          ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 1                    ; Untyped                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; ./s/test_r.mif       ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_n581      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: g:rom2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 12                   ; Signed Integer          ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 1                    ; Untyped                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; ./s/test_g.mif       ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_c581      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: b:rom3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 12                   ; Signed Integer          ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 1                    ; Untyped                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; ./s/test_b.mif       ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_7581      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c_r:c_rom1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 3                    ; Signed Integer              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer              ;
; NUMWORDS_A                         ; 2304                 ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; ./s/c_r.mif          ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_gq71      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c_g:c_rom2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 3                    ; Signed Integer              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer              ;
; NUMWORDS_A                         ; 2304                 ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; ./s/c_g.mif          ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_5q71      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c_b:c_rom3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 3                    ; Signed Integer              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer              ;
; NUMWORDS_A                         ; 2304                 ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; ./s/c_b.mif          ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_0q71      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameControlUnit:gc|romOfBox:u1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                         ;
; WIDTH_A                            ; 64                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; ../s/myBoxes.mif     ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_d981      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 64                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; ../s/myBoxes.mif     ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_d981      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                   ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                      ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 35                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 35                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                             ; Signed Integer ;
; sld_node_crc_hiword                             ; 31972                                                                                                                          ; Untyped        ;
; sld_node_crc_loword                             ; 46828                                                                                                                          ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                              ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                            ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                           ; String         ;
; sld_state_bits                                  ; 11                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 126                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gameControlUnit:gc|lpm_add_sub:Add10 ;
+------------------------+-------------+------------------------------------------------+
; Parameter Name         ; Value       ; Type                                           ;
+------------------------+-------------+------------------------------------------------+
; LPM_WIDTH              ; 16          ; Untyped                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                             ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                        ;
; USE_WYS                ; OFF         ; Untyped                                        ;
; STYLE                  ; FAST        ; Untyped                                        ;
; CBXI_PARAMETER         ; add_sub_9ri ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                 ;
+------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gameControlUnit:gc|lpm_add_sub:Add14 ;
+------------------------+-------------+------------------------------------------------+
; Parameter Name         ; Value       ; Type                                           ;
+------------------------+-------------+------------------------------------------------+
; LPM_WIDTH              ; 16          ; Untyped                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                             ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                        ;
; USE_WYS                ; OFF         ; Untyped                                        ;
; STYLE                  ; FAST        ; Untyped                                        ;
; CBXI_PARAMETER         ; add_sub_9ri ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                 ;
+------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 8                                                              ;
; Entity Instance                           ; r:rom1|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 3                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; g:rom2|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 3                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; b:rom3|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 3                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; c_r:c_rom1|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 3                                                              ;
;     -- NUMWORDS_A                         ; 2304                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; c_g:c_rom2|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 3                                                              ;
;     -- NUMWORDS_A                         ; 2304                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; c_b:c_rom3|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 3                                                              ;
;     -- NUMWORDS_A                         ; 2304                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; gameControlUnit:gc|romOfBox:u1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 64                                                             ;
;     -- NUMWORDS_A                         ; 512                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 64                                                             ;
;     -- NUMWORDS_A                         ; 512                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "boxCollector:bc"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; enable ; Input  ; Info     ; Stuck at GND                                                                        ;
; finish ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; total  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; boxes  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "drawpoint:mouse|ps2_mouse:mouse"                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; error_no_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "drawpoint:mouse"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; x1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; x2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; y1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; y2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 35                  ; 35               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:02     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                  ;
+-------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                             ; Details                                                                                                                                                        ;
+-------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; drawpoint:mouse|left_button   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|ps2_mouse:mouse|left_button   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|left_button   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|ps2_mouse:mouse|left_button   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|middle_button ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|ps2_mouse:mouse|middle_button ; N/A                                                                                                                                                            ;
; drawpoint:mouse|middle_button ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|ps2_mouse:mouse|middle_button ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousex[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousex[0]~0                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousex[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousex[0]~0                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousex[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousex[1]~1                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousex[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousex[1]~1                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousex[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousex[2]~2                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousex[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousex[2]~2                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousex[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousex[3]~3                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousex[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousex[3]~3                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousex[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousex[4]~4                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousex[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousex[4]~4                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousex[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousex[5]~5                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousex[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousex[5]~5                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousex[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousex[6]~6                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousex[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousex[6]~6                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousex[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousex[7]~7                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousex[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousex[7]~7                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousex[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousex[8]~8                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousex[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousex[8]~8                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousex[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|ps2_mouse:mouse|mousex[9]     ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousex[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|ps2_mouse:mouse|mousex[9]     ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousey[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousey[0]~0                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousey[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousey[0]~0                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousey[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousey[1]~2                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousey[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousey[1]~2                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousey[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousey[2]~3_wirecell          ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousey[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousey[2]~3_wirecell          ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousey[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousey[3]~4                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousey[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousey[3]~4                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousey[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousey[4]~6                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousey[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousey[4]~6                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousey[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousey[5]~7                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousey[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousey[5]~7                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousey[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousey[6]~8                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousey[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousey[6]~8                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousey[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousey[7]~9                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousey[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|mousey[7]~9                   ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousey[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|ps2_mouse:mouse|y~1_wirecell  ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousey[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|ps2_mouse:mouse|y~1_wirecell  ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousey[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                           ; N/A                                                                                                                                                            ;
; drawpoint:mouse|mousey[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                           ; N/A                                                                                                                                                            ;
; drawpoint:mouse|right_button  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|ps2_mouse:mouse|right_button  ; N/A                                                                                                                                                            ;
; drawpoint:mouse|right_button  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drawpoint:mouse|ps2_mouse:mouse|right_button  ; N/A                                                                                                                                                            ;
; vga640480:u1|debug[0]         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[0]         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[10]        ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[10]        ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[11]        ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[11]        ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[1]         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[1]         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[2]         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[2]         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[3]         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[3]         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[4]         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[4]         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[5]         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[5]         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[6]         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[6]         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[7]         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[7]         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[8]         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[8]         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[9]         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga640480:u1|debug[9]         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; clk_0                         ; post-fitting  ; connected ; Top            ; post-synthesis    ; clk_0                                         ; N/A                                                                                                                                                            ;
+-------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat May 27 11:20:49 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_rom -c vga_rom
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file tt/screencoordinate.vhd
    Info (12022): Found design unit 1: screenCoordinate-bhv
    Info (12023): Found entity 1: screenCoordinate
Info (12021): Found 2 design units, including 1 entities, in source file tt/boxcollector.vhd
    Info (12022): Found design unit 1: boxCollector-bhv
    Info (12023): Found entity 1: boxCollector
Info (12021): Found 2 design units, including 1 entities, in source file tt/romofbox.vhd
    Info (12022): Found design unit 1: romofbox-SYN
    Info (12023): Found entity 1: romOfBox
Info (12021): Found 2 design units, including 1 entities, in source file tt/drawpoint.vhd
    Info (12022): Found design unit 1: drawpoint-bhv
    Info (12023): Found entity 1: drawpoint
Info (12021): Found 6 design units, including 3 entities, in source file tt/key.vhd
    Info (12022): Found design unit 1: key-behave
    Info (12022): Found design unit 2: movement-behave
    Info (12022): Found design unit 3: Keyboard-rtl
    Info (12023): Found entity 1: key
    Info (12023): Found entity 2: movement
    Info (12023): Found entity 3: Keyboard
Info (12021): Found 2 design units, including 1 entities, in source file main.vhd
    Info (12022): Found design unit 1: main-one
    Info (12023): Found entity 1: main
Info (12021): Found 2 design units, including 1 entities, in source file tt/gamecontrolunit.vhd
    Info (12022): Found design unit 1: gameControlUnit-bhv
    Info (12023): Found entity 1: gameControlUnit
Info (12021): Found 2 design units, including 1 entities, in source file tt/fp.vhd
    Info (12022): Found design unit 1: fp-bhv
    Info (12023): Found entity 1: fp
Info (12021): Found 2 design units, including 1 entities, in source file vga_640480.vhd
    Info (12022): Found design unit 1: vga640480-behavior
    Info (12023): Found entity 1: vga640480
Info (12021): Found 2 design units, including 1 entities, in source file ps2_mouse.vhd
    Info (12022): Found design unit 1: ps2_mouse-behavioral
    Info (12023): Found entity 1: ps2_mouse
Info (12021): Found 2 design units, including 1 entities, in source file c_r.vhd
    Info (12022): Found design unit 1: c_r-SYN
    Info (12023): Found entity 1: c_r
Info (12021): Found 2 design units, including 1 entities, in source file c_g.vhd
    Info (12022): Found design unit 1: c_g-SYN
    Info (12023): Found entity 1: c_g
Info (12021): Found 2 design units, including 1 entities, in source file c_b.vhd
    Info (12022): Found design unit 1: c_b-SYN
    Info (12023): Found entity 1: c_b
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at main.vhd(153): object "new_x1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at main.vhd(153): object "new_x2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at main.vhd(153): object "new_y1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at main.vhd(153): object "new_y2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at main.vhd(167): object "finish" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at main.vhd(168): object "total" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at main.vhd(169): object "boxes" assigned a value but never read
Warning (10492): VHDL Process Statement warning at main.vhd(254): signal "px" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main.vhd(259): signal "py" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "vga640480" for hierarchy "vga640480:u1"
Warning (10492): VHDL Process Statement warning at VGA_640480.vhd(187): signal "vector_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VGA_640480.vhd(187): signal "vector_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file r.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: r-SYN
    Info (12023): Found entity 1: r
Info (12128): Elaborating entity "r" for hierarchy "r:rom1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "r:rom1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "r:rom1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "r:rom1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./s/test_r.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n581.tdf
    Info (12023): Found entity 1: altsyncram_n581
Info (12128): Elaborating entity "altsyncram_n581" for hierarchy "r:rom1|altsyncram:altsyncram_component|altsyncram_n581:auto_generated"
Warning (12125): Using design file g.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: g-SYN
    Info (12023): Found entity 1: g
Info (12128): Elaborating entity "g" for hierarchy "g:rom2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "g:rom2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "g:rom2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "g:rom2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./s/test_g.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c581.tdf
    Info (12023): Found entity 1: altsyncram_c581
Info (12128): Elaborating entity "altsyncram_c581" for hierarchy "g:rom2|altsyncram:altsyncram_component|altsyncram_c581:auto_generated"
Warning (12125): Using design file b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: b-SYN
    Info (12023): Found entity 1: b
Info (12128): Elaborating entity "b" for hierarchy "b:rom3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "b:rom3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "b:rom3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "b:rom3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./s/test_b.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7581.tdf
    Info (12023): Found entity 1: altsyncram_7581
Info (12128): Elaborating entity "altsyncram_7581" for hierarchy "b:rom3|altsyncram:altsyncram_component|altsyncram_7581:auto_generated"
Info (12128): Elaborating entity "c_r" for hierarchy "c_r:c_rom1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "c_r:c_rom1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "c_r:c_rom1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "c_r:c_rom1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./s/c_r.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2304"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gq71.tdf
    Info (12023): Found entity 1: altsyncram_gq71
Info (12128): Elaborating entity "altsyncram_gq71" for hierarchy "c_r:c_rom1|altsyncram:altsyncram_component|altsyncram_gq71:auto_generated"
Info (12128): Elaborating entity "c_g" for hierarchy "c_g:c_rom2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "c_g:c_rom2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "c_g:c_rom2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "c_g:c_rom2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./s/c_g.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2304"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5q71.tdf
    Info (12023): Found entity 1: altsyncram_5q71
Info (12128): Elaborating entity "altsyncram_5q71" for hierarchy "c_g:c_rom2|altsyncram:altsyncram_component|altsyncram_5q71:auto_generated"
Info (12128): Elaborating entity "c_b" for hierarchy "c_b:c_rom3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "c_b:c_rom3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "c_b:c_rom3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "c_b:c_rom3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./s/c_b.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2304"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0q71.tdf
    Info (12023): Found entity 1: altsyncram_0q71
Info (12128): Elaborating entity "altsyncram_0q71" for hierarchy "c_b:c_rom3|altsyncram:altsyncram_component|altsyncram_0q71:auto_generated"
Info (12128): Elaborating entity "drawpoint" for hierarchy "drawpoint:mouse"
Warning (10631): VHDL Process Statement warning at drawpoint.vhd(52): inferring latch(es) for signal or variable "mousex", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at drawpoint.vhd(52): inferring latch(es) for signal or variable "mousey", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "mousey[0]" at drawpoint.vhd(52)
Info (10041): Inferred latch for "mousey[1]" at drawpoint.vhd(52)
Info (10041): Inferred latch for "mousey[2]" at drawpoint.vhd(52)
Info (10041): Inferred latch for "mousey[3]" at drawpoint.vhd(52)
Info (10041): Inferred latch for "mousey[4]" at drawpoint.vhd(52)
Info (10041): Inferred latch for "mousey[5]" at drawpoint.vhd(52)
Info (10041): Inferred latch for "mousey[6]" at drawpoint.vhd(52)
Info (10041): Inferred latch for "mousey[7]" at drawpoint.vhd(52)
Info (10041): Inferred latch for "mousey[8]" at drawpoint.vhd(52)
Info (10041): Inferred latch for "mousey[9]" at drawpoint.vhd(52)
Info (10041): Inferred latch for "mousex[0]" at drawpoint.vhd(52)
Info (10041): Inferred latch for "mousex[1]" at drawpoint.vhd(52)
Info (10041): Inferred latch for "mousex[2]" at drawpoint.vhd(52)
Info (10041): Inferred latch for "mousex[3]" at drawpoint.vhd(52)
Info (10041): Inferred latch for "mousex[4]" at drawpoint.vhd(52)
Info (10041): Inferred latch for "mousex[5]" at drawpoint.vhd(52)
Info (10041): Inferred latch for "mousex[6]" at drawpoint.vhd(52)
Info (10041): Inferred latch for "mousex[7]" at drawpoint.vhd(52)
Info (10041): Inferred latch for "mousex[8]" at drawpoint.vhd(52)
Info (10041): Inferred latch for "mousex[9]" at drawpoint.vhd(52)
Info (12128): Elaborating entity "ps2_mouse" for hierarchy "drawpoint:mouse|ps2_mouse:mouse"
Warning (10036): Verilog HDL or VHDL warning at ps2_mouse.vhd(69): object "clean_clk" assigned a value but never read
Warning (10492): VHDL Process Statement warning at ps2_mouse.vhd(87): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_mouse.vhd(120): signal "autoreset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_mouse.vhd(279): signal "ps2_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_mouse.vhd(281): signal "ps2_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "gameControlUnit" for hierarchy "gameControlUnit:gc"
Warning (10036): Verilog HDL or VHDL warning at gameControlUnit.vhd(75): object "moveToEdge" assigned a value but never read
Info (12128): Elaborating entity "romOfBox" for hierarchy "gameControlUnit:gc|romOfBox:u1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "gameControlUnit:gc|romOfBox:u1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "gameControlUnit:gc|romOfBox:u1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "gameControlUnit:gc|romOfBox:u1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../s/myBoxes.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d981.tdf
    Info (12023): Found entity 1: altsyncram_d981
Info (12128): Elaborating entity "altsyncram_d981" for hierarchy "gameControlUnit:gc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated"
Info (12128): Elaborating entity "fp" for hierarchy "gameControlUnit:gc|fp:u2"
Info (12128): Elaborating entity "screenCoordinate" for hierarchy "screenCoordinate:sc"
Info (12128): Elaborating entity "boxCollector" for hierarchy "boxCollector:bc"
Warning (10543): VHDL Variable Declaration warning at boxCollector.vhd(53): used default initial value for variable "tot" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations.
Warning (10873): Using initial value X (don't care) for net "boxes[39..760]" at boxCollector.vhd(12)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_up14.tdf
    Info (12023): Found entity 1: altsyncram_up14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ci.tdf
    Info (12023): Found entity 1: cntr_0ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf
    Info (12023): Found entity 1: cmpr_acc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[35]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[36]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[37]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[38]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[39]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[40]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[41]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[42]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[43]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[44]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[45]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[46]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[47]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[48]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[49]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[50]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[51]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[52]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[53]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[54]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[55]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[56]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[57]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[58]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[59]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[60]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[61]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[62]"
        Warning (14320): Synthesized away node "boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated|q_a[63]"
Warning (14026): LATCH primitive "drawpoint:mouse|mousex[0]" is permanently enabled
Warning (14026): LATCH primitive "drawpoint:mouse|mousex[1]" is permanently enabled
Warning (14026): LATCH primitive "drawpoint:mouse|mousex[2]" is permanently enabled
Warning (14026): LATCH primitive "drawpoint:mouse|mousex[3]" is permanently enabled
Warning (14026): LATCH primitive "drawpoint:mouse|mousex[4]" is permanently enabled
Warning (14026): LATCH primitive "drawpoint:mouse|mousex[5]" is permanently enabled
Warning (14026): LATCH primitive "drawpoint:mouse|mousex[6]" is permanently enabled
Warning (14026): LATCH primitive "drawpoint:mouse|mousex[7]" is permanently enabled
Warning (14026): LATCH primitive "drawpoint:mouse|mousex[8]" is permanently enabled
Warning (14026): LATCH primitive "drawpoint:mouse|mousex[9]" is permanently enabled
Warning (14026): LATCH primitive "drawpoint:mouse|mousey[0]" is permanently enabled
Warning (14026): LATCH primitive "drawpoint:mouse|mousey[1]" is permanently enabled
Warning (14026): LATCH primitive "drawpoint:mouse|mousey[2]" is permanently enabled
Warning (14026): LATCH primitive "drawpoint:mouse|mousey[3]" is permanently enabled
Warning (14026): LATCH primitive "drawpoint:mouse|mousey[4]" is permanently enabled
Warning (14026): LATCH primitive "drawpoint:mouse|mousey[5]" is permanently enabled
Warning (14026): LATCH primitive "drawpoint:mouse|mousey[6]" is permanently enabled
Warning (14026): LATCH primitive "drawpoint:mouse|mousey[7]" is permanently enabled
Warning (14026): LATCH primitive "drawpoint:mouse|mousey[8]" is permanently enabled
Info (278001): Inferred 2 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "gameControlUnit:gc|Add10"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "gameControlUnit:gc|Add14"
Info (12130): Elaborated megafunction instantiation "gameControlUnit:gc|lpm_add_sub:Add10"
Info (12133): Instantiated megafunction "gameControlUnit:gc|lpm_add_sub:Add10" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9ri.tdf
    Info (12023): Found entity 1: add_sub_9ri
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "px[9]" is stuck at GND
    Warning (13410): Pin "px[10]" is stuck at GND
    Warning (13410): Pin "px[11]" is stuck at GND
    Warning (13410): Pin "px[12]" is stuck at GND
    Warning (13410): Pin "px[13]" is stuck at GND
    Warning (13410): Pin "px[14]" is stuck at GND
    Warning (13410): Pin "px[15]" is stuck at GND
    Warning (13410): Pin "ly[0]" is stuck at GND
    Warning (13410): Pin "ly[1]" is stuck at GND
    Warning (13410): Pin "ly[2]" is stuck at GND
    Warning (13410): Pin "ly[3]" is stuck at GND
    Warning (13410): Pin "ly[4]" is stuck at GND
    Warning (13410): Pin "ly[5]" is stuck at GND
    Warning (13410): Pin "ly[6]" is stuck at GND
    Warning (13410): Pin "ly[7]" is stuck at GND
    Warning (13410): Pin "ly[8]" is stuck at GND
    Warning (13410): Pin "ly[9]" is stuck at GND
    Warning (13410): Pin "ly[10]" is stuck at GND
    Warning (13410): Pin "ly[11]" is stuck at GND
    Warning (13410): Pin "ly[12]" is stuck at GND
    Warning (13410): Pin "ly[13]" is stuck at GND
    Warning (13410): Pin "ly[14]" is stuck at GND
    Warning (13410): Pin "ly[15]" is stuck at GND
    Warning (13410): Pin "ry[0]" is stuck at GND
    Warning (13410): Pin "ry[1]" is stuck at GND
    Warning (13410): Pin "ry[2]" is stuck at GND
    Warning (13410): Pin "ry[3]" is stuck at GND
    Warning (13410): Pin "ry[4]" is stuck at GND
    Warning (13410): Pin "ry[5]" is stuck at VCC
    Warning (13410): Pin "ry[6]" is stuck at VCC
    Warning (13410): Pin "ry[7]" is stuck at VCC
    Warning (13410): Pin "ry[8]" is stuck at VCC
    Warning (13410): Pin "ry[9]" is stuck at GND
    Warning (13410): Pin "ry[10]" is stuck at GND
    Warning (13410): Pin "ry[11]" is stuck at GND
    Warning (13410): Pin "ry[12]" is stuck at GND
    Warning (13410): Pin "ry[13]" is stuck at GND
    Warning (13410): Pin "ry[14]" is stuck at GND
    Warning (13410): Pin "ry[15]" is stuck at GND
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 47 of its 71 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 24 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "drawbutton"
    Warning (15610): No output dependent on input pin "w"
    Warning (15610): No output dependent on input pin "a"
    Warning (15610): No output dependent on input pin "d"
Info (21057): Implemented 2333 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 108 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 2096 logic cells
    Info (21064): Implemented 117 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 157 warnings
    Info: Peak virtual memory: 546 megabytes
    Info: Processing ended: Sat May 27 11:20:57 2017
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


