13:51
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Feb  4 13:51:58 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/pll32MHz.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(92): actual bit length 23 differs from formal bit length 24 for port duty. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(100): expression size 24 truncated to fit in target size 23. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(103): expression size 24 truncated to fit in target size 23. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(151): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(126): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(215): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(295): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(318): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(318): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(327): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(1,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(327): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(346): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(347): expression size 31 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(106): Register reset_172 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(261): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(351): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(244): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(365): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(374): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(261): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(351): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(244): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(365): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(374): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_55 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(411): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(199): Register commutation_state_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1121 of 7680 (14 % )
SB_CARRY => 1851
SB_DFF => 760
SB_DFFE => 122
SB_DFFESR => 115
SB_DFFESS => 15
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 45
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 23
SB_LUT4 => 6022
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : CLK_c, loads : 1017
  Net : pll32MHz_inst/clk32MHz, loads : 83
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n25106, loads : 159
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 92
  Net : neopxl_color_23__I_0/n46509, loads : 87
  Net : neopxl_color_23__I_0/n44340, loads : 64
  Net : neopxl_color_23__I_0/n44356, loads : 64
  Net : quad_counter0/direction_N_3904, loads : 61
  Net : quad_counter1/direction_N_3904, loads : 61
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 57
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 54
  Net : nx/n3116, loads : 52
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    1.962 MHz|   321 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 369.203  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 50.960  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 51 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 4 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6022
    Number of DFFs      	:	1121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1851
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	43
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_6064", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	6066
    Number of DFFs      	:	1121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	2074

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	763
        LUT, DFF and CARRY	:	358
    Combinational LogicCells
        Only LUT         	:	3454
        CARRY Only       	:	225
        LUT with CARRY   	:	1491
    LogicCells                  :	6291/7680
    PLBs                        :	844/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 25.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 50.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 391.9 (sec)

Final Design Statistics
    Number of LUTs      	:	6066
    Number of DFFs      	:	1121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	2074
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	6291/7680
    PLBs                        :	896/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: CLK | Frequency: 4.45 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 87.85 MHz | Target: 16.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 32.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL | Frequency: 13.01 MHz | Target: 32.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 470.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 27121
used logic cells: 6291
Design Rule Checking Succeeded

DRC Checker run-time: 2 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 27121
used logic cells: 6291
Translating sdc file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 7 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Read device time: 34
I1209: Started routing
I1223: Total Nets : 8414 
I1212: Iteration  1 :  2173 unrouted : 17 seconds
I1212: Iteration  2 :   931 unrouted : 9 seconds
I1212: Iteration  3 :   685 unrouted : 3 seconds
I1212: Iteration  4 :   394 unrouted : 2 seconds
I1212: Iteration  5 :   242 unrouted : 1 seconds
I1212: Iteration  6 :   157 unrouted : 0 seconds
I1212: Iteration  7 :    98 unrouted : 1 seconds
I1212: Iteration  8 :    60 unrouted : 0 seconds
I1212: Iteration  9 :    39 unrouted : 1 seconds
I1212: Iteration 10 :    31 unrouted : 0 seconds
I1212: Iteration 11 :    21 unrouted : 0 seconds
I1212: Iteration 12 :    14 unrouted : 0 seconds
I1212: Iteration 13 :    12 unrouted : 0 seconds
I1212: Iteration 14 :     6 unrouted : 0 seconds
I1212: Iteration 15 :     6 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 1 seconds
I1212: Iteration 18 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 36
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 76 seconds
 total           418600K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 53 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Timer run-time: 39 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 9 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Feb  4 14:29:08 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/pll32MHz.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(92): actual bit length 23 differs from formal bit length 24 for port duty. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(100): expression size 24 truncated to fit in target size 23. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(103): expression size 24 truncated to fit in target size 23. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(151): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(126): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(215): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(295): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(318): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(318): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(327): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(1,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(327): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(346): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(347): expression size 31 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(106): Register reset_171 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(261): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(351): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(244): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(365): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(374): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(261): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(351): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(244): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(365): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(374): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_55 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(411): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(199): Register commutation_state_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1121 of 7680 (14 % )
SB_CARRY => 1851
SB_DFF => 758
SB_DFFE => 125
SB_DFFESR => 114
SB_DFFESS => 15
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 45
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 23
SB_LUT4 => 6056
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : CLK_c, loads : 1017
  Net : pll32MHz_inst/clk32MHz, loads : 83
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n25157, loads : 159
  Net : neopxl_color_23__I_0/n46865, loads : 87
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 80
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 72
  Net : neopxl_color_23__I_0/n44527, loads : 64
  Net : neopxl_color_23__I_0/n44536, loads : 64
  Net : quad_counter0/direction_N_3902, loads : 61
  Net : quad_counter1/direction_N_3902, loads : 61
  Net : neopxl_color_23__I_0/n27623, loads : 51
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 51
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    1.957 MHz|   323 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 369.656  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 50.774  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 51 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.driver_enable_3875:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 4 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6056
    Number of DFFs      	:	1121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1851
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	44
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_6099", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	6101
    Number of DFFs      	:	1121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	2074

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	763
        LUT, DFF and CARRY	:	358
    Combinational LogicCells
        Only LUT         	:	3489
        CARRY Only       	:	225
        LUT with CARRY   	:	1491
    LogicCells                  :	6326/7680
    PLBs                        :	833/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 25.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 52.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 331.9 (sec)

Final Design Statistics
    Number of LUTs      	:	6101
    Number of DFFs      	:	1121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	2074
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	6326/7680
    PLBs                        :	886/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: CLK | Frequency: 4.31 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 74.88 MHz | Target: 16.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 32.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL | Frequency: 12.54 MHz | Target: 32.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 412.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 27340
used logic cells: 6326
Design Rule Checking Succeeded

DRC Checker run-time: 2 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 27340
used logic cells: 6326
Translating sdc file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 7 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Read device time: 35
I1209: Started routing
I1223: Total Nets : 8436 
I1212: Iteration  1 :  2186 unrouted : 17 seconds
I1212: Iteration  2 :   897 unrouted : 9 seconds
I1212: Iteration  3 :   580 unrouted : 3 seconds
I1212: Iteration  4 :   355 unrouted : 2 seconds
I1212: Iteration  5 :   232 unrouted : 0 seconds
I1212: Iteration  6 :   167 unrouted : 1 seconds
I1212: Iteration  7 :   112 unrouted : 1 seconds
I1212: Iteration  8 :    83 unrouted : 1 seconds
I1212: Iteration  9 :    51 unrouted : 0 seconds
I1212: Iteration 10 :    38 unrouted : 0 seconds
I1212: Iteration 11 :    28 unrouted : 1 seconds
I1212: Iteration 12 :    22 unrouted : 0 seconds
I1212: Iteration 13 :    14 unrouted : 1 seconds
I1212: Iteration 14 :    12 unrouted : 0 seconds
I1212: Iteration 15 :    10 unrouted : 0 seconds
I1212: Iteration 16 :     8 unrouted : 0 seconds
I1212: Iteration 17 :     8 unrouted : 0 seconds
I1212: Iteration 18 :     4 unrouted : 0 seconds
I1212: Iteration 19 :     2 unrouted : 1 seconds
I1212: Iteration 20 :     2 unrouted : 0 seconds
I1212: Iteration 21 :     2 unrouted : 0 seconds
I1212: Iteration 22 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 38
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 79 seconds
 total           419060K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 53 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Timer run-time: 39 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 11 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Feb  4 14:52:00 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/pll32MHz.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(92): actual bit length 23 differs from formal bit length 24 for port duty. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(100): expression size 24 truncated to fit in target size 23. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(103): expression size 24 truncated to fit in target size 23. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(151): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(126): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(215): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(295): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(318): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(318): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(327): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(1,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(327): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(346): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(347): expression size 31 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(106): Register reset_171 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(261): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(351): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(244): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(365): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(374): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(261): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(351): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(244): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(365): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(374): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_55 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(411): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(199): Register commutation_state_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1121 of 7680 (14 % )
SB_CARRY => 1851
SB_DFF => 758
SB_DFFE => 125
SB_DFFESR => 114
SB_DFFESS => 15
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 45
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 23
SB_LUT4 => 6052
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : CLK_c, loads : 1017
  Net : pll32MHz_inst/clk32MHz, loads : 83
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n25157, loads : 159
  Net : neopxl_color_23__I_0/n46866, loads : 87
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 78
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 74
  Net : neopxl_color_23__I_0/n44527, loads : 64
  Net : neopxl_color_23__I_0/n44536, loads : 64
  Net : quad_counter0/direction_N_3902, loads : 61
  Net : quad_counter1/direction_N_3902, loads : 61
  Net : neopxl_color_23__I_0/n27623, loads : 51
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 50
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    1.952 MHz|   324 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 370.035  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 50.954  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 51 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.driver_enable_3875:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 4 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6052
    Number of DFFs      	:	1121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1851
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	44
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_6095", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	6097
    Number of DFFs      	:	1121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	2074

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	763
        LUT, DFF and CARRY	:	358
    Combinational LogicCells
        Only LUT         	:	3485
        CARRY Only       	:	225
        LUT with CARRY   	:	1491
    LogicCells                  :	6322/7680
    PLBs                        :	834/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 25.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 55.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 405.0 (sec)

Final Design Statistics
    Number of LUTs      	:	6097
    Number of DFFs      	:	1121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	2074
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	6322/7680
    PLBs                        :	872/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: CLK | Frequency: 4.43 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 74.59 MHz | Target: 16.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 32.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL | Frequency: 12.44 MHz | Target: 32.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 488.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 28574
used logic cells: 6322
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 28574
used logic cells: 6322
Translating sdc file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 7 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 2
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Read device time: 36
I1209: Started routing
I1223: Total Nets : 8441 
I1212: Iteration  1 :  2155 unrouted : 20 seconds
I1212: Iteration  2 :   906 unrouted : 11 seconds
I1212: Iteration  3 :   628 unrouted : 3 seconds
I1212: Iteration  4 :   363 unrouted : 2 seconds
I1212: Iteration  5 :   251 unrouted : 1 seconds
I1212: Iteration  6 :   152 unrouted : 1 seconds
I1212: Iteration  7 :    87 unrouted : 0 seconds
I1212: Iteration  8 :    60 unrouted : 0 seconds
I1212: Iteration  9 :    40 unrouted : 1 seconds
I1212: Iteration 10 :    34 unrouted : 0 seconds
I1212: Iteration 11 :    30 unrouted : 1 seconds
I1212: Iteration 12 :    29 unrouted : 0 seconds
I1212: Iteration 13 :    27 unrouted : 1 seconds
I1212: Iteration 14 :    16 unrouted : 0 seconds
I1212: Iteration 15 :    12 unrouted : 1 seconds
I1212: Iteration 16 :    10 unrouted : 0 seconds
I1212: Iteration 17 :     4 unrouted : 1 seconds
I1212: Iteration 18 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 45
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 88 seconds
 total           418900K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 54 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Timer run-time: 43 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 11 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Feb  4 15:09:43 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/pll32MHz.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(92): actual bit length 23 differs from formal bit length 24 for port duty. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(100): expression size 24 truncated to fit in target size 23. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(103): expression size 24 truncated to fit in target size 23. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(151): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(126): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(215): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(295): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(318): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(318): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(327): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(1,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(327): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(346): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(347): expression size 31 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(106): Register reset_171 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(261): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(351): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(244): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(365): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(374): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(261): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(351): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(244): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(365): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(374): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_55 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(411): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(199): Register commutation_state_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1121 of 7680 (14 % )
SB_CARRY => 1851
SB_DFF => 761
SB_DFFE => 121
SB_DFFESR => 115
SB_DFFESS => 15
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 45
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 23
SB_LUT4 => 6104
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : CLK_c, loads : 1017
  Net : pll32MHz_inst/clk32MHz, loads : 83
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n25206, loads : 159
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 96
  Net : neopxl_color_23__I_0/n46343, loads : 87
  Net : quad_counter0/direction_N_3902, loads : 61
  Net : quad_counter1/direction_N_3902, loads : 61
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 59
  Net : neopxl_color_23__I_0/n44116, loads : 57
  Net : neopxl_color_23__I_0/n44127, loads : 57
  Net : n2_adj_5186, loads : 48
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 48
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    1.952 MHz|   323 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 370.094  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 53.094  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 53 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 4 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6104
    Number of DFFs      	:	1121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1851
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	48
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_6151", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	6153
    Number of DFFs      	:	1120
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	2073

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	762
        LUT, DFF and CARRY	:	358
    Combinational LogicCells
        Only LUT         	:	3542
        CARRY Only       	:	224
        LUT with CARRY   	:	1491
    LogicCells                  :	6377/7680
    PLBs                        :	857/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 25.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 53.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 375.1 (sec)

Final Design Statistics
    Number of LUTs      	:	6153
    Number of DFFs      	:	1120
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	2073
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	6377/7680
    PLBs                        :	901/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: CLK | Frequency: 4.43 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 84.96 MHz | Target: 16.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 32.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL | Frequency: 12.69 MHz | Target: 32.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 457.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 27444
used logic cells: 6377
Design Rule Checking Succeeded

DRC Checker run-time: 2 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 27444
used logic cells: 6377
Translating sdc file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 7 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Read device time: 35
I1209: Started routing
I1223: Total Nets : 8501 
I1212: Iteration  1 :  2109 unrouted : 17 seconds
I1212: Iteration  2 :   890 unrouted : 9 seconds
I1212: Iteration  3 :   568 unrouted : 3 seconds
I1212: Iteration  4 :   406 unrouted : 1 seconds
I1212: Iteration  5 :   285 unrouted : 1 seconds
I1212: Iteration  6 :   159 unrouted : 1 seconds
I1212: Iteration  7 :    91 unrouted : 1 seconds
I1212: Iteration  8 :    57 unrouted : 0 seconds
I1212: Iteration  9 :    34 unrouted : 1 seconds
I1212: Iteration 10 :    30 unrouted : 0 seconds
I1212: Iteration 11 :    18 unrouted : 0 seconds
I1212: Iteration 12 :    16 unrouted : 0 seconds
I1212: Iteration 13 :    16 unrouted : 0 seconds
I1212: Iteration 14 :    12 unrouted : 0 seconds
I1212: Iteration 15 :    12 unrouted : 0 seconds
I1212: Iteration 16 :     8 unrouted : 0 seconds
I1212: Iteration 17 :     6 unrouted : 1 seconds
I1212: Iteration 18 :     4 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 37
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 79 seconds
 total           419360K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 54 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Timer run-time: 39 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 9 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Feb  4 15:35:41 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/pll32MHz.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(92): actual bit length 23 differs from formal bit length 24 for port duty. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(100): expression size 24 truncated to fit in target size 23. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(103): expression size 24 truncated to fit in target size 23. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(151): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(126): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(215): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(295): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(318): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(318): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(327): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(1,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(327): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(346): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(347): expression size 31 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(106): Register reset_171 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(261): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(351): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(244): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(365): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(374): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(261): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(351): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(244): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(365): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(374): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_55 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(411): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(199): Register commutation_state_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1121 of 7680 (14 % )
SB_CARRY => 1851
SB_DFF => 761
SB_DFFE => 121
SB_DFFESR => 115
SB_DFFESS => 15
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 45
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 23
SB_LUT4 => 6104
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : CLK_c, loads : 1017
  Net : pll32MHz_inst/clk32MHz, loads : 83
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n25206, loads : 159
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 96
  Net : neopxl_color_23__I_0/n46343, loads : 87
  Net : quad_counter0/direction_N_3902, loads : 61
  Net : quad_counter1/direction_N_3902, loads : 61
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 59
  Net : neopxl_color_23__I_0/n44116, loads : 57
  Net : neopxl_color_23__I_0/n44127, loads : 57
  Net : n2_adj_5186, loads : 48
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 48
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    1.952 MHz|   323 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 370.090  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 52.392  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 52 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 4 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6104
    Number of DFFs      	:	1121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1851
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	48
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_6151", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	6153
    Number of DFFs      	:	1120
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	2073

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	762
        LUT, DFF and CARRY	:	358
    Combinational LogicCells
        Only LUT         	:	3542
        CARRY Only       	:	224
        LUT with CARRY   	:	1491
    LogicCells                  :	6377/7680
    PLBs                        :	857/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 29.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 55.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 396.8 (sec)

Final Design Statistics
    Number of LUTs      	:	6153
    Number of DFFs      	:	1120
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	2073
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	6377/7680
    PLBs                        :	901/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: CLK | Frequency: 4.43 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 84.96 MHz | Target: 16.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 32.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL | Frequency: 12.69 MHz | Target: 32.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 484.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 27444
used logic cells: 6377
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 27444
used logic cells: 6377
Translating sdc file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 8 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Read device time: 37
I1209: Started routing
I1223: Total Nets : 8501 
I1212: Iteration  1 :  2109 unrouted : 18 seconds
I1212: Iteration  2 :   890 unrouted : 9 seconds
I1212: Iteration  3 :   568 unrouted : 3 seconds
I1212: Iteration  4 :   406 unrouted : 2 seconds
I1212: Iteration  5 :   285 unrouted : 1 seconds
I1212: Iteration  6 :   159 unrouted : 0 seconds
I1212: Iteration  7 :    91 unrouted : 0 seconds
I1212: Iteration  8 :    57 unrouted : 1 seconds
I1212: Iteration  9 :    34 unrouted : 0 seconds
I1212: Iteration 10 :    30 unrouted : 0 seconds
I1212: Iteration 11 :    18 unrouted : 0 seconds
I1212: Iteration 12 :    16 unrouted : 0 seconds
I1212: Iteration 13 :    16 unrouted : 0 seconds
I1212: Iteration 14 :    12 unrouted : 0 seconds
I1212: Iteration 15 :    12 unrouted : 0 seconds
I1212: Iteration 16 :     8 unrouted : 1 seconds
I1212: Iteration 17 :     6 unrouted : 0 seconds
I1212: Iteration 18 :     4 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 38
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 82 seconds
 total           419360K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 54 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Timer run-time: 42 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 10 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Feb  4 15:59:38 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/pll32MHz.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(100): expression size 24 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(103): expression size 24 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(151): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(126): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(215): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(295): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(318): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(318): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(327): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(1,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(327): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(346): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(347): expression size 31 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(106): Register reset_171 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(261): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(351): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(244): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(365): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(374): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(261): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(351): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(244): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(365): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(374): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_55 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(411): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(199): Register commutation_state_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1114 of 7680 (14 % )
SB_CARRY => 1844
SB_DFF => 755
SB_DFFE => 121
SB_DFFESR => 114
SB_DFFESS => 15
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 45
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 23
SB_LUT4 => 6014
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : CLK_c, loads : 1010
  Net : pll32MHz_inst/clk32MHz, loads : 83
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n24964, loads : 159
  Net : neopxl_color_23__I_0/n51002, loads : 87
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 78
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 74
  Net : quad_counter1/direction_N_3888, loads : 61
  Net : quad_counter0/direction_N_3888, loads : 61
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 50
  Net : n2_adj_5154, loads : 48
  Net : neopxl_color_23__I_0/n48295, loads : 48
  Net : neopxl_color_23__I_0/n48312, loads : 48
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    1.957 MHz|   322 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 369.648  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 51.646  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 51 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 4 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6014
    Number of DFFs      	:	1114
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1844
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	42
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_6055", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	6057
    Number of DFFs      	:	1113
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	2066

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	762
        LUT, DFF and CARRY	:	351
    Combinational LogicCells
        Only LUT         	:	3453
        CARRY Only       	:	224
        LUT with CARRY   	:	1491
    LogicCells                  :	6281/7680
    PLBs                        :	847/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 25.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 53.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 359.4 (sec)

Final Design Statistics
    Number of LUTs      	:	6057
    Number of DFFs      	:	1113
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	2066
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	6281/7680
    PLBs                        :	885/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: CLK | Frequency: 4.13 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 66.97 MHz | Target: 16.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 32.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL | Frequency: 12.79 MHz | Target: 32.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 440.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 27558
used logic cells: 6281
Design Rule Checking Succeeded

DRC Checker run-time: 2 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 27558
used logic cells: 6281
Translating sdc file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 7 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Read device time: 34
I1209: Started routing
I1223: Total Nets : 8374 
I1212: Iteration  1 :  2199 unrouted : 17 seconds
I1212: Iteration  2 :   952 unrouted : 9 seconds
I1212: Iteration  3 :   697 unrouted : 3 seconds
I1212: Iteration  4 :   379 unrouted : 2 seconds
I1212: Iteration  5 :   204 unrouted : 1 seconds
I1212: Iteration  6 :   155 unrouted : 1 seconds
I1212: Iteration  7 :    95 unrouted : 1 seconds
I1212: Iteration  8 :    53 unrouted : 0 seconds
I1212: Iteration  9 :    36 unrouted : 0 seconds
I1212: Iteration 10 :    23 unrouted : 0 seconds
I1212: Iteration 11 :    21 unrouted : 1 seconds
I1212: Iteration 12 :    17 unrouted : 0 seconds
I1212: Iteration 13 :    13 unrouted : 0 seconds
I1212: Iteration 14 :    13 unrouted : 1 seconds
I1212: Iteration 15 :    13 unrouted : 0 seconds
I1212: Iteration 16 :    11 unrouted : 0 seconds
I1212: Iteration 17 :     9 unrouted : 0 seconds
I1212: Iteration 18 :     5 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 38
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 78 seconds
 total           418516K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 52 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Timer run-time: 39 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 10 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Feb  4 16:19:18 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/pll32MHz.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(151): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(126): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(215): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(261): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(284): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(284): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(293): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(1,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(293): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(312): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(313): expression size 31 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(106): Register reset_171 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(227): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(317): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(210): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(331): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(340): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(227): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(317): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(210): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(331): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(340): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_55 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(377): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(199): Register commutation_state_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1114 of 7680 (14 % )
SB_CARRY => 1844
SB_DFF => 762
SB_DFFE => 121
SB_DFFESR => 115
SB_DFFESS => 15
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 37
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 23
SB_LUT4 => 6054
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : CLK_c, loads : 1018
  Net : pll32MHz_inst/clk32MHz, loads : 75
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n25087, loads : 159
  Net : neopxl_color_23__I_0/n46660, loads : 87
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 86
  Net : quad_counter0/direction_N_3888, loads : 61
  Net : quad_counter1/direction_N_3888, loads : 61
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 61
  Net : neopxl_color_23__I_0/n44539, loads : 57
  Net : neopxl_color_23__I_0/n44521, loads : 57
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 54
  Net : n2_adj_5092, loads : 48
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   69.994 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    1.952 MHz|   323 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 369.961  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 53.653  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 53 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 4 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6054
    Number of DFFs      	:	1114
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1844
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	48
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_6101", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	6103
    Number of DFFs      	:	1113
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	2066

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	785
        LUT, DFF and CARRY	:	328
    Combinational LogicCells
        Only LUT         	:	3476
        CARRY Only       	:	224
        LUT with CARRY   	:	1514
    LogicCells                  :	6327/7680
    PLBs                        :	836/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 26.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 58.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 389.0 (sec)

Final Design Statistics
    Number of LUTs      	:	6103
    Number of DFFs      	:	1113
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	2066
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	6327/7680
    PLBs                        :	895/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: CLK | Frequency: 4.45 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 70.27 MHz | Target: 16.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 32.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL | Frequency: 13.32 MHz | Target: 32.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 477.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 28884
used logic cells: 6327
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 28884
used logic cells: 6327
Translating sdc file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 7 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Read device time: 35
I1209: Started routing
I1223: Total Nets : 8407 
I1212: Iteration  1 :  2139 unrouted : 18 seconds
I1212: Iteration  2 :   927 unrouted : 9 seconds
I1212: Iteration  3 :   639 unrouted : 4 seconds
I1212: Iteration  4 :   388 unrouted : 1 seconds
I1212: Iteration  5 :   278 unrouted : 2 seconds
I1212: Iteration  6 :   177 unrouted : 0 seconds
I1212: Iteration  7 :   107 unrouted : 1 seconds
I1212: Iteration  8 :    78 unrouted : 0 seconds
I1212: Iteration  9 :    54 unrouted : 1 seconds
I1212: Iteration 10 :    42 unrouted : 0 seconds
I1212: Iteration 11 :    34 unrouted : 1 seconds
I1212: Iteration 12 :    26 unrouted : 0 seconds
I1212: Iteration 13 :    18 unrouted : 0 seconds
I1212: Iteration 14 :    16 unrouted : 1 seconds
I1212: Iteration 15 :    12 unrouted : 0 seconds
I1212: Iteration 16 :    10 unrouted : 0 seconds
I1212: Iteration 17 :     8 unrouted : 0 seconds
I1212: Iteration 18 :     6 unrouted : 1 seconds
I1212: Iteration 19 :     2 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 40
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 81 seconds
 total           418916K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 54 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Timer run-time: 41 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 10 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Feb  4 16:48:21 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/pll32MHz.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(151): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(126): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(215): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(261): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(284): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(284): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(293): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(1,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(293): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(312): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(313): expression size 31 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(106): Register reset_174 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(227): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(317): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(210): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(331): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(340): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(227): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(317): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(210): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(331): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(340): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_55 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(377): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(199): Register commutation_state_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1114 of 7680 (14 % )
SB_CARRY => 1844
SB_DFF => 763
SB_DFFE => 120
SB_DFFESR => 115
SB_DFFESS => 15
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 37
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 23
SB_LUT4 => 6101
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : CLK_c, loads : 1018
  Net : pll32MHz_inst/clk32MHz, loads : 75
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n25101, loads : 159
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 94
  Net : neopxl_color_23__I_0/n28992, loads : 87
  Net : quad_counter0/direction_N_3920, loads : 61
  Net : quad_counter1/direction_N_3920, loads : 61
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 58
  Net : neopxl_color_23__I_0/n44120, loads : 57
  Net : neopxl_color_23__I_0/n44139, loads : 57
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 50
  Net : n2_adj_5155, loads : 48
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   69.994 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    1.957 MHz|   322 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 369.750  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 53.030  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 53 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 4 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6101
    Number of DFFs      	:	1114
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1844
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	43
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_6143", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Feb  4 16:50:26 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/pll32MHz.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(151): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(126): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(215): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(261): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(284): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(284): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(293): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(1,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(293): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(312): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(313): expression size 31 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(106): Register reset_171 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(227): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(317): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(210): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(331): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(340): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(227): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(317): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(210): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(331): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(340): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_55 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(377): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(199): Register commutation_state_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1114 of 7680 (14 % )
SB_CARRY => 1844
SB_DFF => 762
SB_DFFE => 121
SB_DFFESR => 115
SB_DFFESS => 15
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 37
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 23
SB_LUT4 => 6097
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : CLK_c, loads : 1018
  Net : pll32MHz_inst/clk32MHz, loads : 75
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n25087, loads : 159
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 92
  Net : neopxl_color_23__I_0/n46636, loads : 87
  Net : quad_counter0/direction_N_3886, loads : 61
  Net : quad_counter1/direction_N_3886, loads : 61
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 57
  Net : neopxl_color_23__I_0/n44517, loads : 57
  Net : neopxl_color_23__I_0/n44535, loads : 57
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 52
  Net : n2_adj_5108, loads : 48
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   69.994 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    1.957 MHz|   322 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 369.742  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 51.644  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 51 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 4 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6097
    Number of DFFs      	:	1114
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1844
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	48
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_6144", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	6146
    Number of DFFs      	:	1113
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	2066

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	785
        LUT, DFF and CARRY	:	328
    Combinational LogicCells
        Only LUT         	:	3519
        CARRY Only       	:	224
        LUT with CARRY   	:	1514
    LogicCells                  :	6370/7680
    PLBs                        :	840/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 25.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 55.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 401.3 (sec)

Final Design Statistics
    Number of LUTs      	:	6146
    Number of DFFs      	:	1113
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	2066
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	6370/7680
    PLBs                        :	896/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: CLK | Frequency: 4.51 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 67.63 MHz | Target: 16.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 32.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL | Frequency: 12.75 MHz | Target: 32.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 484.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 27952
used logic cells: 6370
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 27952
used logic cells: 6370
Translating sdc file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 7 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 2
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Read device time: 36
I1209: Started routing
I1223: Total Nets : 8481 
I1212: Iteration  1 :  2107 unrouted : 19 seconds
I1212: Iteration  2 :   885 unrouted : 10 seconds
I1212: Iteration  3 :   693 unrouted : 4 seconds
I1212: Iteration  4 :   393 unrouted : 2 seconds
I1212: Iteration  5 :   284 unrouted : 1 seconds
I1212: Iteration  6 :   186 unrouted : 1 seconds
I1212: Iteration  7 :   138 unrouted : 0 seconds
I1212: Iteration  8 :    91 unrouted : 1 seconds
I1212: Iteration  9 :    56 unrouted : 0 seconds
I1212: Iteration 10 :    50 unrouted : 1 seconds
I1212: Iteration 11 :    35 unrouted : 0 seconds
I1212: Iteration 12 :    23 unrouted : 0 seconds
I1212: Iteration 13 :    17 unrouted : 0 seconds
I1212: Iteration 14 :    12 unrouted : 1 seconds
I1212: Iteration 15 :    10 unrouted : 0 seconds
I1212: Iteration 16 :     6 unrouted : 0 seconds
I1212: Iteration 17 :     4 unrouted : 1 seconds
I1212: Iteration 18 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 42
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 86 seconds
 total           419440K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 54 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Timer run-time: 43 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 11 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Feb  4 17:06:43 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/pll32MHz.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(151): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(126): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(215): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(261): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(284): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(284): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(293): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(1,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(293): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(312): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(313): expression size 31 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(106): Register reset_172 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(227): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(317): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(210): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(331): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(340): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(227): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(317): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(210): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(331): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(340): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_55 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(377): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(199): Register commutation_state_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1114 of 7680 (14 % )
SB_CARRY => 1844
SB_DFF => 763
SB_DFFE => 120
SB_DFFESR => 115
SB_DFFESS => 15
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 37
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 23
SB_LUT4 => 6126
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : CLK_c, loads : 1018
  Net : pll32MHz_inst/clk32MHz, loads : 75
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n25022, loads : 159
  Net : neopxl_color_23__I_0/n47002, loads : 87
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 76
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 76
  Net : quad_counter0/direction_N_3888, loads : 61
  Net : quad_counter1/direction_N_3888, loads : 61
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_3, loads : 49
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 49
  Net : n2_adj_5091, loads : 48
  Net : neopxl_color_23__I_0/n10_adj_4220, loads : 41
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   69.994 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    1.957 MHz|   322 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 369.949  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 52.154  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 52 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 5 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6126
    Number of DFFs      	:	1114
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1844
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	44
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_6169", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	6171
    Number of DFFs      	:	1113
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	2067

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	785
        LUT, DFF and CARRY	:	328
    Combinational LogicCells
        Only LUT         	:	3544
        CARRY Only       	:	225
        LUT with CARRY   	:	1514
    LogicCells                  :	6396/7680
    PLBs                        :	844/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 25.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 54.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 400.7 (sec)

Final Design Statistics
    Number of LUTs      	:	6171
    Number of DFFs      	:	1113
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	2067
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	6396/7680
    PLBs                        :	892/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: CLK | Frequency: 4.41 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 81.47 MHz | Target: 16.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 32.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL | Frequency: 13.07 MHz | Target: 32.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 483.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 29988
used logic cells: 6396
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 29988
used logic cells: 6396
Translating sdc file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 7 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 2
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Read device time: 37
I1209: Started routing
I1223: Total Nets : 8518 
I1212: Iteration  1 :  2173 unrouted : 21 seconds
I1212: Iteration  2 :   905 unrouted : 9 seconds
I1212: Iteration  3 :   694 unrouted : 4 seconds
I1212: Iteration  4 :   415 unrouted : 2 seconds
I1212: Iteration  5 :   268 unrouted : 2 seconds
I1212: Iteration  6 :   196 unrouted : 1 seconds
I1212: Iteration  7 :   133 unrouted : 0 seconds
I1212: Iteration  8 :    77 unrouted : 1 seconds
I1212: Iteration  9 :    48 unrouted : 0 seconds
I1212: Iteration 10 :    38 unrouted : 0 seconds
I1212: Iteration 11 :    32 unrouted : 1 seconds
I1212: Iteration 12 :    23 unrouted : 0 seconds
I1212: Iteration 13 :    22 unrouted : 0 seconds
I1212: Iteration 14 :    18 unrouted : 0 seconds
I1212: Iteration 15 :    18 unrouted : 1 seconds
I1212: Iteration 16 :    16 unrouted : 0 seconds
I1212: Iteration 17 :    14 unrouted : 0 seconds
I1212: Iteration 18 :     8 unrouted : 1 seconds
I1212: Iteration 19 :     2 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 44
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 89 seconds
 total           419856K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 56 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Timer run-time: 42 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 11 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Feb  4 17:24:06 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/pll32MHz.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(151): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(126): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(215): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(261): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(284): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(284): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(293): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(1,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(293): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(312): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(313): expression size 31 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(106): Register reset_171 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(227): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(317): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(210): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(331): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(340): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(227): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(317): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(210): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(331): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(340): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_55 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(377): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(199): Register commutation_state_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1114 of 7680 (14 % )
SB_CARRY => 1844
SB_DFF => 762
SB_DFFE => 121
SB_DFFESR => 115
SB_DFFESS => 15
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 37
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 23
SB_LUT4 => 6039
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : CLK_c, loads : 1018
  Net : pll32MHz_inst/clk32MHz, loads : 75
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n25087, loads : 159
  Net : neopxl_color_23__I_0/n46538, loads : 87
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 78
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 72
  Net : quad_counter0/direction_N_3888, loads : 61
  Net : quad_counter1/direction_N_3888, loads : 61
  Net : neopxl_color_23__I_0/n44545, loads : 57
  Net : neopxl_color_23__I_0/n44527, loads : 57
  Net : nx/n3017, loads : 50
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 50
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   69.994 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    1.957 MHz|   322 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 369.543  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 51.990  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 52 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 4 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6039
    Number of DFFs      	:	1114
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1844
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	48
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_6086", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	6088
    Number of DFFs      	:	1113
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	2066

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	786
        LUT, DFF and CARRY	:	327
    Combinational LogicCells
        Only LUT         	:	3460
        CARRY Only       	:	224
        LUT with CARRY   	:	1515
    LogicCells                  :	6312/7680
    PLBs                        :	834/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 25.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 54.6 (sec)

Phase 6
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Feb  4 17:26:40 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/pll32MHz.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(151): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(126): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(215): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(261): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(284): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(284): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(293): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(1,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(293): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(312): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(313): expression size 31 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(106): Register reset_173 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(227): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(317): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(210): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(331): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(340): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(227): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(317): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(210): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(331): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(340): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_55 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(377): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(199): Register commutation_state_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1114 of 7680 (14 % )
SB_CARRY => 1844
SB_DFF => 764
SB_DFFE => 118
SB_DFFESR => 116
SB_DFFESS => 15
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 37
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 23
SB_LUT4 => 6089
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : CLK_c, loads : 1018
  Net : pll32MHz_inst/clk32MHz, loads : 75
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n25010, loads : 159
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 88
  Net : neopxl_color_23__I_0/n46504, loads : 87
  Net : quad_counter0/direction_N_3890, loads : 61
  Net : quad_counter1/direction_N_3890, loads : 61
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 56
  Net : neopxl_color_23__I_0/n44321, loads : 56
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 55
  Net : n2_adj_5148, loads : 48
  Net : neopxl_color_23__I_0/n44298, loads : 48
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   69.994 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    1.957 MHz|   322 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 369.672  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 52.803  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 53 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 5 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6089
    Number of DFFs      	:	1114
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1844
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	43
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_6131", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	6133
    Number of DFFs      	:	1114
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	2083

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	787
        LUT, DFF and CARRY	:	327
    Combinational LogicCells
        Only LUT         	:	3504
        CARRY Only       	:	241
        LUT with CARRY   	:	1515
    LogicCells                  :	6374/7680
    PLBs                        :	859/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 26.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 55.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 363.6 (sec)

Final Design Statistics
    Number of LUTs      	:	6133
    Number of DFFs      	:	1114
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	2083
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	6374/7680
    PLBs                        :	896/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: CLK | Frequency: 4.56 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 64.79 MHz | Target: 16.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 32.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL | Frequency: 12.59 MHz | Target: 32.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 448.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 27283
used logic cells: 6374
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 27283
used logic cells: 6374
Translating sdc file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 7 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 2
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Read device time: 35
I1209: Started routing
I1223: Total Nets : 8486 
I1212: Iteration  1 :  2149 unrouted : 16 seconds
I1212: Iteration  2 :  1047 unrouted : 8 seconds
I1212: Iteration  3 :   784 unrouted : 3 seconds
I1212: Iteration  4 :   523 unrouted : 2 seconds
I1212: Iteration  5 :   349 unrouted : 2 seconds
I1212: Iteration  6 :   258 unrouted : 1 seconds
I1212: Iteration  7 :   165 unrouted : 1 seconds
I1212: Iteration  8 :   110 unrouted : 0 seconds
I1212: Iteration  9 :    64 unrouted : 1 seconds
I1212: Iteration 10 :    44 unrouted : 0 seconds
I1212: Iteration 11 :    25 unrouted : 0 seconds
I1212: Iteration 12 :    13 unrouted : 1 seconds
I1212: Iteration 13 :     8 unrouted : 0 seconds
I1212: Iteration 14 :     4 unrouted : 0 seconds
I1212: Iteration 15 :     4 unrouted : 0 seconds
I1212: Iteration 16 :     4 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 1 seconds
I1212: Iteration 18 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 38
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 80 seconds
 total           419348K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 54 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Timer run-time: 40 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 10 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Feb  4 17:42:59 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/pll32MHz.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(151): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(126): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(215): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(261): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(284): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(284): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(293): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(1,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(293): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(312): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(313): expression size 31 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(106): Register reset_173 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(227): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(317): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(210): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(331): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(340): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(227): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(317): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(210): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(331): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(340): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_55 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(377): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(199): Register commutation_state_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1114 of 7680 (14 % )
SB_CARRY => 1844
SB_DFF => 762
SB_DFFE => 119
SB_DFFESR => 117
SB_DFFESS => 15
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 37
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 23
SB_LUT4 => 6025
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : CLK_c, loads : 1018
  Net : pll32MHz_inst/clk32MHz, loads : 75
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n24994, loads : 159
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 96
  Net : neopxl_color_23__I_0/n28908, loads : 87
  Net : quad_counter0/direction_N_3890, loads : 61
  Net : quad_counter1/direction_N_3890, loads : 61
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 59
  Net : neopxl_color_23__I_0/n43838, loads : 57
  Net : neopxl_color_23__I_0/n43822, loads : 57
  Net : n2_adj_5128, loads : 48
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 48
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   69.994 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    1.957 MHz|   322 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 369.348  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 51.796  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 51 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 4 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6025
    Number of DFFs      	:	1114
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1844
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	43
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_6067", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	6069
    Number of DFFs      	:	1114
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	2067

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	787
        LUT, DFF and CARRY	:	327
    Combinational LogicCells
        Only LUT         	:	3440
        CARRY Only       	:	225
        LUT with CARRY   	:	1515
    LogicCells                  :	6294/7680
    PLBs                        :	850/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 25.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 57.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 383.7 (sec)

Final Design Statistics
    Number of LUTs      	:	6069
    Number of DFFs      	:	1114
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	2067
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	6294/7680
    PLBs                        :	895/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: CLK | Frequency: 4.27 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 69.84 MHz | Target: 16.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 32.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL | Frequency: 12.70 MHz | Target: 32.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 469.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 27512
used logic cells: 6294
Design Rule Checking Succeeded

DRC Checker run-time: 2 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 27512
used logic cells: 6294
Translating sdc file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 7 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Read device time: 35
I1209: Started routing
I1223: Total Nets : 8379 
I1212: Iteration  1 :  2129 unrouted : 17 seconds
I1212: Iteration  2 :   891 unrouted : 9 seconds
I1212: Iteration  3 :   640 unrouted : 3 seconds
I1212: Iteration  4 :   411 unrouted : 1 seconds
I1212: Iteration  5 :   260 unrouted : 1 seconds
I1212: Iteration  6 :   164 unrouted : 1 seconds
I1212: Iteration  7 :   104 unrouted : 0 seconds
I1212: Iteration  8 :    66 unrouted : 1 seconds
I1212: Iteration  9 :    32 unrouted : 0 seconds
I1212: Iteration 10 :    21 unrouted : 0 seconds
I1212: Iteration 11 :    11 unrouted : 0 seconds
I1212: Iteration 12 :     9 unrouted : 0 seconds
I1212: Iteration 13 :     6 unrouted : 0 seconds
I1212: Iteration 14 :     4 unrouted : 1 seconds
I1212: Iteration 15 :     4 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     2 unrouted : 0 seconds
I1212: Iteration 20 :     2 unrouted : 0 seconds
I1212: Iteration 21 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 36
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 78 seconds
 total           418544K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 54 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Timer run-time: 40 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 10 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Feb  4 17:57:15 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/pll32MHz.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(125): expression size 11 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(151): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(126): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(215): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(261): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(284): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(284): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(293): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(1,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(293): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(312): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(313): expression size 31 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(106): Register reset_173 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(227): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(317): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(210): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(331): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(340): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(227): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(317): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(210): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(331): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(340): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_55 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(377): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(199): Register commutation_state_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1114 of 7680 (14 % )
SB_CARRY => 1844
SB_DFF => 757
SB_DFFE => 117
SB_DFFESR => 125
SB_DFFESS => 14
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 37
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 23
SB_LUT4 => 6054
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : CLK_c, loads : 1018
  Net : pll32MHz_inst/clk32MHz, loads : 75
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n25123, loads : 159
  Net : neopxl_color_23__I_0/n45539, loads : 87
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 74
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 73
  Net : neopxl_color_23__I_0/n2980, loads : 69
  Net : neopxl_color_23__I_0/n43890, loads : 64
  Net : quad_counter1/direction_N_3890, loads : 61
  Net : quad_counter0/direction_N_3890, loads : 61
  Net : neopxl_color_23__I_0/n43911, loads : 56
  Net : n2_adj_5117, loads : 48
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    1.957 MHz|   322 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 369.594  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 53.983  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 54 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 4 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6054
    Number of DFFs      	:	1114
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1844
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	8
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	45
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_6098", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	6100
    Number of DFFs      	:	1114
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	2066

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	780
        LUT, DFF and CARRY	:	334
    Combinational LogicCells
        Only LUT         	:	3478
        CARRY Only       	:	224
        LUT with CARRY   	:	1508
    LogicCells                  :	6324/7680
    PLBs                        :	853/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 27.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 59.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 374.6 (sec)

Final Design Statistics
    Number of LUTs      	:	6100
    Number of DFFs      	:	1114
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	2066
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	6324/7680
    PLBs                        :	889/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: CLK | Frequency: 4.39 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 69.98 MHz | Target: 16.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 32.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL | Frequency: 12.13 MHz | Target: 32.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 464.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 27591
used logic cells: 6324
Design Rule Checking Succeeded

DRC Checker run-time: 2 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 27591
used logic cells: 6324
Translating sdc file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 7 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Read device time: 36
I1209: Started routing
I1223: Total Nets : 8415 
I1212: Iteration  1 :  2138 unrouted : 19 seconds
I1212: Iteration  2 :   927 unrouted : 9 seconds
I1212: Iteration  3 :   632 unrouted : 3 seconds
I1212: Iteration  4 :   390 unrouted : 2 seconds
I1212: Iteration  5 :   233 unrouted : 1 seconds
I1212: Iteration  6 :   149 unrouted : 1 seconds
I1212: Iteration  7 :    87 unrouted : 1 seconds
I1212: Iteration  8 :    42 unrouted : 0 seconds
I1212: Iteration  9 :    26 unrouted : 0 seconds
I1212: Iteration 10 :    18 unrouted : 0 seconds
I1212: Iteration 11 :    12 unrouted : 1 seconds
I1212: Iteration 12 :     8 unrouted : 0 seconds
I1212: Iteration 13 :     8 unrouted : 0 seconds
I1212: Iteration 14 :     6 unrouted : 0 seconds
I1212: Iteration 15 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 38
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 81 seconds
 total           418948K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 54 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Timer run-time: 40 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 10 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Feb  4 18:20:02 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/pll32MHz.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/TinyFPGA_B.v(102): going to vhdl side to elaborate module grp_debouncer. VERI-1231
vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): executing grp_debouncer(3,1000)(rtl)

INFO - synthesis: verilog/TinyFPGA_B.v(102): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(133): expression size 11 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(159): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(126): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(215): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(269): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(292): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(292): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(301): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(1,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(301): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(320): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(321): expression size 31 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(114): Register reset_173 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(235): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(325): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(218): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(339): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(348): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Initial value found on net dat_strb will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net strb_next will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dat_diff will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[0] will be ignored due to unrecognized driver type
WARNING - synthesis: verilog/TinyFPGA_B.v(235): net current[12] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(325): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(218): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(339): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(348): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_55 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(385): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(207): Register commutation_state_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(300): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1133 of 7680 (14 % )
SB_CARRY => 1853
SB_DFF => 773
SB_DFFE => 118
SB_DFFESR => 117
SB_DFFESS => 14
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 47
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 23
SB_LUT4 => 6080
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : CLK_c, loads : 1037
  Net : pll32MHz_inst/clk32MHz, loads : 75
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n25135, loads : 159
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 96
  Net : neopxl_color_23__I_0/n29176, loads : 87
  Net : neopxl_color_23__I_0/n2987, loads : 69
  Net : quad_counter0/direction_N_3906, loads : 61
  Net : quad_counter1/direction_N_3906, loads : 61
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 59
  Net : nx/n3116, loads : 52
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_3, loads : 52
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_1, loads : 51
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    1.952 MHz|   323 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 370.172  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 53.195  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 53 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 4 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6080
    Number of DFFs      	:	1133
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1853
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	16
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	47
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_6126", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	6128
    Number of DFFs      	:	1130
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	2075

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	787
        LUT, DFF and CARRY	:	343
    Combinational LogicCells
        Only LUT         	:	3490
        CARRY Only       	:	224
        LUT with CARRY   	:	1508
    LogicCells                  :	6352/7680
    PLBs                        :	857/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 26.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 53.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 362.2 (sec)

Final Design Statistics
    Number of LUTs      	:	6128
    Number of DFFs      	:	1130
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	2075
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	6352/7680
    PLBs                        :	877/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: CLK | Frequency: 4.34 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 74.17 MHz | Target: 16.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 32.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL | Frequency: 12.92 MHz | Target: 32.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 445.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 26845
used logic cells: 6352
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 26845
used logic cells: 6352
Translating sdc file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 8 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Read device time: 35
I1209: Started routing
I1223: Total Nets : 8462 
I1212: Iteration  1 :  2134 unrouted : 17 seconds
I1212: Iteration  2 :   903 unrouted : 8 seconds
I1212: Iteration  3 :   582 unrouted : 4 seconds
I1212: Iteration  4 :   402 unrouted : 1 seconds
I1212: Iteration  5 :   267 unrouted : 1 seconds
I1212: Iteration  6 :   180 unrouted : 1 seconds
I1212: Iteration  7 :   112 unrouted : 1 seconds
I1212: Iteration  8 :    84 unrouted : 1 seconds
I1212: Iteration  9 :    63 unrouted : 0 seconds
I1212: Iteration 10 :    50 unrouted : 1 seconds
I1212: Iteration 11 :    41 unrouted : 1 seconds
I1212: Iteration 12 :    34 unrouted : 0 seconds
I1212: Iteration 13 :    32 unrouted : 1 seconds
I1212: Iteration 14 :    28 unrouted : 0 seconds
I1212: Iteration 15 :    28 unrouted : 1 seconds
I1212: Iteration 16 :    22 unrouted : 1 seconds
I1212: Iteration 17 :    10 unrouted : 0 seconds
I1212: Iteration 18 :     4 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 40
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 82 seconds
 total           419304K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 52 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Timer run-time: 39 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 9 (sec)
bitmap succeed.
19:07
