{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627306315729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627306315747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 26 10:31:55 2021 " "Processing started: Mon Jul 26 10:31:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627306315747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627306315747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gfex_toy -c gfex_toy " "Command: quartus_map --read_settings_files=on --write_settings_files=off gfex_toy -c gfex_toy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627306315767 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627306316875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627306316875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucca/documents/github/cernsummerstudent2021/intro_vhdl/gfex_project/jet_engine/jet_engine_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucca/documents/github/cernsummerstudent2021/intro_vhdl/gfex_project/jet_engine/jet_engine_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jet_engine_tb-sim " "Found design unit 1: jet_engine_tb-sim" {  } { { "../jet_engine_tb.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/jet_engine_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627306329751 ""} { "Info" "ISGN_ENTITY_NAME" "1 jet_engine_tb " "Found entity 1: jet_engine_tb" {  } { { "../jet_engine_tb.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/jet_engine_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627306329751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627306329751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucca/documents/github/cernsummerstudent2021/intro_vhdl/gfex_project/jet_engine/jet_engine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucca/documents/github/cernsummerstudent2021/intro_vhdl/gfex_project/jet_engine/jet_engine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jet_engine-rtl " "Found design unit 1: jet_engine-rtl" {  } { { "../jet_engine.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/jet_engine.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627306329754 ""} { "Info" "ISGN_ENTITY_NAME" "1 jet_engine " "Found entity 1: jet_engine" {  } { { "../jet_engine.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/jet_engine.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627306329754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627306329754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucca/documents/github/cernsummerstudent2021/intro_vhdl/gfex_project/jet_engine/gfex_2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucca/documents/github/cernsummerstudent2021/intro_vhdl/gfex_project/jet_engine/gfex_2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfex_2_tb-sim " "Found design unit 1: gfex_2_tb-sim" {  } { { "../gfex_2_tb.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2_tb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627306329756 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfex_2_tb " "Found entity 1: gfex_2_tb" {  } { { "../gfex_2_tb.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2_tb.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627306329756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627306329756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucca/documents/github/cernsummerstudent2021/intro_vhdl/gfex_project/jet_engine/gfex_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucca/documents/github/cernsummerstudent2021/intro_vhdl/gfex_project/jet_engine/gfex_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfex_2-rtl " "Found design unit 1: gfex_2-rtl" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627306329758 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfex_2 " "Found entity 1: gfex_2" {  } { { "../gfex_2.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627306329758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627306329758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gfex_2 " "Elaborating entity \"gfex_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627306329893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "jet_engine jet_engine:jet_engine0 A:rtl " "Elaborating entity \"jet_engine\" using architecture \"A:rtl\" for hierarchy \"jet_engine:jet_engine0\"" {  } { { "../gfex_2.vhd" "jet_engine0" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627306330155 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"X\" 1 16 jet_engine.vhd(40) " "VHDL Expression error at jet_engine.vhd(40): expression \"\"X\"\" has 1 elements ; expected 16 elements." {  } { { "../jet_engine.vhd" "" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/jet_engine.vhd" 40 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1627306330157 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "jet_engine:jet_engine0 " "Can't elaborate user hierarchy \"jet_engine:jet_engine0\"" {  } { { "../gfex_2.vhd" "jet_engine0" { Text "C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/jet_engine/gfex_2.vhd" 34 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627306330158 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627306330441 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 26 10:32:10 2021 " "Processing ended: Mon Jul 26 10:32:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627306330441 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627306330441 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627306330441 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627306330441 ""}
