Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec  9 17:21:58 2018
| Host         : DESKTOP-7MRF67A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 100 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 132 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.358        0.000                      0                   75        0.173        0.000                      0                   75        3.000        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
CLK_Converter/inst/clkIn  {0.000 5.000}      10.000          100.000         
  clkOut_clkConverter     {0.000 20.000}     40.000          25.000          
  clkfbout_clkConverter   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_Converter/inst/clkIn                                                                                                                                                    3.000        0.000                       0                     1  
  clkOut_clkConverter          35.358        0.000                      0                   75        0.173        0.000                      0                   75       19.500        0.000                       0                    47  
  clkfbout_clkConverter                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_Converter/inst/clkIn
  To Clock:  CLK_Converter/inst/clkIn

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_Converter/inst/clkIn
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_Converter/inst/clkIn }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkOut_clkConverter
  To Clock:  clkOut_clkConverter

Setup :            0  Failing Endpoints,  Worst Slack       35.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.358ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/greenOut_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.087ns (26.072%)  route 3.082ns (73.928%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.627     1.627    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  VGA_THING/vcount_reg[0]/Q
                         net (fo=10, routed)          1.029     3.112    VGA_THING/vcount_reg__0[0]
    SLICE_X3Y50          LUT5 (Prop_lut5_I2_O)        0.154     3.266 r  VGA_THING/vcount[9]_i_4/O
                         net (fo=5, routed)           0.978     4.243    VGA_THING/vcount[9]_i_4_n_0
    SLICE_X1Y51          LUT5 (Prop_lut5_I0_O)        0.327     4.570 r  VGA_THING/redOut_i_3/O
                         net (fo=2, routed)           0.433     5.003    VGA_THING/redOut_i_3_n_0
    SLICE_X1Y51          LUT4 (Prop_lut4_I3_O)        0.150     5.153 r  VGA_THING/greenOut_i_1/O
                         net (fo=2, routed)           0.643     5.796    VGA_THING/greenOut_i_1_n_0
    SLICE_X0Y48          FDRE                                         r  VGA_THING/greenOut_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.520    41.520    VGA_THING/CLK
    SLICE_X0Y48          FDRE                                         r  VGA_THING/greenOut_reg_lopt_replica/C
                         clock pessimism              0.000    41.520    
                         clock uncertainty           -0.098    41.423    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)       -0.269    41.154    VGA_THING/greenOut_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         41.154    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                 35.358    

Slack (MET) :             35.459ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/greenOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.087ns (26.723%)  route 2.981ns (73.277%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.627     1.627    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  VGA_THING/vcount_reg[0]/Q
                         net (fo=10, routed)          1.029     3.112    VGA_THING/vcount_reg__0[0]
    SLICE_X3Y50          LUT5 (Prop_lut5_I2_O)        0.154     3.266 r  VGA_THING/vcount[9]_i_4/O
                         net (fo=5, routed)           0.978     4.243    VGA_THING/vcount[9]_i_4_n_0
    SLICE_X1Y51          LUT5 (Prop_lut5_I0_O)        0.327     4.570 r  VGA_THING/redOut_i_3/O
                         net (fo=2, routed)           0.433     5.003    VGA_THING/redOut_i_3_n_0
    SLICE_X1Y51          LUT4 (Prop_lut4_I3_O)        0.150     5.153 r  VGA_THING/greenOut_i_1/O
                         net (fo=2, routed)           0.541     5.695    VGA_THING/greenOut_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  VGA_THING/greenOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.520    41.520    VGA_THING/CLK
    SLICE_X0Y49          FDRE                                         r  VGA_THING/greenOut_reg/C
                         clock pessimism              0.000    41.520    
                         clock uncertainty           -0.098    41.423    
    SLICE_X0Y49          FDRE (Setup_fdre_C_D)       -0.269    41.154    VGA_THING/greenOut_reg
  -------------------------------------------------------------------
                         required time                         41.154    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                 35.459    

Slack (MET) :             35.744ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/redOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 1.061ns (26.625%)  route 2.924ns (73.375%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.627     1.627    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  VGA_THING/vcount_reg[0]/Q
                         net (fo=10, routed)          1.029     3.112    VGA_THING/vcount_reg__0[0]
    SLICE_X3Y50          LUT5 (Prop_lut5_I2_O)        0.154     3.266 r  VGA_THING/vcount[9]_i_4/O
                         net (fo=5, routed)           0.978     4.243    VGA_THING/vcount[9]_i_4_n_0
    SLICE_X1Y51          LUT5 (Prop_lut5_I0_O)        0.327     4.570 r  VGA_THING/redOut_i_3/O
                         net (fo=2, routed)           0.433     5.003    VGA_THING/redOut_i_3_n_0
    SLICE_X1Y51          LUT4 (Prop_lut4_I3_O)        0.124     5.127 r  VGA_THING/redOut_i_1/O
                         net (fo=1, routed)           0.485     5.612    VGA_THING/redOut_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  VGA_THING/redOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.520    41.520    VGA_THING/CLK
    SLICE_X0Y47          FDRE                                         r  VGA_THING/redOut_reg/C
                         clock pessimism              0.000    41.520    
                         clock uncertainty           -0.098    41.423    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.067    41.356    VGA_THING/redOut_reg
  -------------------------------------------------------------------
                         required time                         41.356    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                 35.744    

Slack (MET) :             35.875ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.840ns (24.066%)  route 2.650ns (75.934%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 41.519 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.627     1.627    VGA_THING/CLK
    SLICE_X1Y51          FDRE                                         r  VGA_THING/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.419     2.046 f  VGA_THING/vcount_reg[7]/Q
                         net (fo=7, routed)           1.461     3.507    VGA_THING/vcount_reg__0[7]
    SLICE_X3Y52          LUT4 (Prop_lut4_I3_O)        0.297     3.804 f  VGA_THING/vsync_i_3/O
                         net (fo=1, routed)           0.636     4.440    VGA_THING/vsync_i_3_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.124     4.564 r  VGA_THING/vsync_i_1/O
                         net (fo=1, routed)           0.554     5.117    VGA_THING/vsync_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  VGA_THING/vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.519    41.519    VGA_THING/CLK
    SLICE_X1Y46          FDRE                                         r  VGA_THING/vsync_reg/C
                         clock pessimism              0.000    41.519    
                         clock uncertainty           -0.098    41.422    
    SLICE_X1Y46          FDRE (Setup_fdre_C_R)       -0.429    40.993    VGA_THING/vsync_reg
  -------------------------------------------------------------------
                         required time                         40.993    
                         arrival time                          -5.117    
  -------------------------------------------------------------------
                         slack                                 35.875    

Slack (MET) :             35.987ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.965ns (26.693%)  route 2.650ns (73.307%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.627     1.627    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  VGA_THING/vcount_reg[0]/Q
                         net (fo=10, routed)          1.029     3.112    VGA_THING/vcount_reg__0[0]
    SLICE_X3Y50          LUT5 (Prop_lut5_I2_O)        0.154     3.266 r  VGA_THING/vcount[9]_i_4/O
                         net (fo=5, routed)           0.978     4.243    VGA_THING/vcount[9]_i_4_n_0
    SLICE_X1Y51          LUT5 (Prop_lut5_I0_O)        0.355     4.598 r  VGA_THING/vcount[8]_i_1/O
                         net (fo=1, routed)           0.644     5.242    VGA_THING/plusOp__0[8]
    SLICE_X1Y51          FDRE                                         r  VGA_THING/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.510    41.510    VGA_THING/CLK
    SLICE_X1Y51          FDRE                                         r  VGA_THING/vcount_reg[8]/C
                         clock pessimism              0.092    41.602    
                         clock uncertainty           -0.098    41.504    
    SLICE_X1Y51          FDRE (Setup_fdre_C_D)       -0.275    41.229    VGA_THING/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         41.229    
                         arrival time                          -5.242    
  -------------------------------------------------------------------
                         slack                                 35.987    

Slack (MET) :             36.268ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.704ns (22.798%)  route 2.384ns (77.202%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.627     1.627    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  VGA_THING/vcount_reg[4]/Q
                         net (fo=6, routed)           1.017     3.100    VGA_THING/vcount_reg__0[4]
    SLICE_X3Y51          LUT6 (Prop_lut6_I4_O)        0.124     3.224 r  VGA_THING/vcount[9]_i_3/O
                         net (fo=1, routed)           0.806     4.030    VGA_THING/vcount[9]_i_3_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I0_O)        0.124     4.154 r  VGA_THING/vcount[9]_i_1/O
                         net (fo=10, routed)          0.561     4.715    VGA_THING/clear
    SLICE_X2Y50          FDRE                                         r  VGA_THING/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.510    41.510    VGA_THING/CLK
    SLICE_X2Y50          FDRE                                         r  VGA_THING/vcount_reg[1]/C
                         clock pessimism              0.095    41.605    
                         clock uncertainty           -0.098    41.507    
    SLICE_X2Y50          FDRE (Setup_fdre_C_R)       -0.524    40.983    VGA_THING/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         40.983    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                 36.268    

Slack (MET) :             36.385ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.704ns (22.798%)  route 2.384ns (77.202%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.627     1.627    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  VGA_THING/vcount_reg[4]/Q
                         net (fo=6, routed)           1.017     3.100    VGA_THING/vcount_reg__0[4]
    SLICE_X3Y51          LUT6 (Prop_lut6_I4_O)        0.124     3.224 r  VGA_THING/vcount[9]_i_3/O
                         net (fo=1, routed)           0.806     4.030    VGA_THING/vcount[9]_i_3_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I0_O)        0.124     4.154 r  VGA_THING/vcount[9]_i_1/O
                         net (fo=10, routed)          0.561     4.715    VGA_THING/clear
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.510    41.510    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[0]/C
                         clock pessimism              0.117    41.627    
                         clock uncertainty           -0.098    41.529    
    SLICE_X3Y50          FDRE (Setup_fdre_C_R)       -0.429    41.100    VGA_THING/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         41.100    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                 36.385    

Slack (MET) :             36.385ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.704ns (22.798%)  route 2.384ns (77.202%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.627     1.627    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  VGA_THING/vcount_reg[4]/Q
                         net (fo=6, routed)           1.017     3.100    VGA_THING/vcount_reg__0[4]
    SLICE_X3Y51          LUT6 (Prop_lut6_I4_O)        0.124     3.224 r  VGA_THING/vcount[9]_i_3/O
                         net (fo=1, routed)           0.806     4.030    VGA_THING/vcount[9]_i_3_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I0_O)        0.124     4.154 r  VGA_THING/vcount[9]_i_1/O
                         net (fo=10, routed)          0.561     4.715    VGA_THING/clear
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.510    41.510    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[2]/C
                         clock pessimism              0.117    41.627    
                         clock uncertainty           -0.098    41.529    
    SLICE_X3Y50          FDRE (Setup_fdre_C_R)       -0.429    41.100    VGA_THING/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         41.100    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                 36.385    

Slack (MET) :             36.385ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.704ns (22.798%)  route 2.384ns (77.202%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.627     1.627    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  VGA_THING/vcount_reg[4]/Q
                         net (fo=6, routed)           1.017     3.100    VGA_THING/vcount_reg__0[4]
    SLICE_X3Y51          LUT6 (Prop_lut6_I4_O)        0.124     3.224 r  VGA_THING/vcount[9]_i_3/O
                         net (fo=1, routed)           0.806     4.030    VGA_THING/vcount[9]_i_3_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I0_O)        0.124     4.154 r  VGA_THING/vcount[9]_i_1/O
                         net (fo=10, routed)          0.561     4.715    VGA_THING/clear
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.510    41.510    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[3]/C
                         clock pessimism              0.117    41.627    
                         clock uncertainty           -0.098    41.529    
    SLICE_X3Y50          FDRE (Setup_fdre_C_R)       -0.429    41.100    VGA_THING/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         41.100    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                 36.385    

Slack (MET) :             36.385ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.704ns (22.798%)  route 2.384ns (77.202%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.627     1.627    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  VGA_THING/vcount_reg[4]/Q
                         net (fo=6, routed)           1.017     3.100    VGA_THING/vcount_reg__0[4]
    SLICE_X3Y51          LUT6 (Prop_lut6_I4_O)        0.124     3.224 r  VGA_THING/vcount[9]_i_3/O
                         net (fo=1, routed)           0.806     4.030    VGA_THING/vcount[9]_i_3_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I0_O)        0.124     4.154 r  VGA_THING/vcount[9]_i_1/O
                         net (fo=10, routed)          0.561     4.715    VGA_THING/clear
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          1.510    41.510    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[4]/C
                         clock pessimism              0.117    41.627    
                         clock uncertainty           -0.098    41.529    
    SLICE_X3Y50          FDRE (Setup_fdre_C_R)       -0.429    41.100    VGA_THING/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         41.100    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                 36.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 VGA_THING/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vCountOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.632%)  route 0.137ns (49.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594     0.594    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA_THING/vcount_reg[4]/Q
                         net (fo=6, routed)           0.137     0.872    VGA_THING/vcount_reg__0[4]
    SLICE_X5Y51          FDRE                                         r  VGA_THING/vCountOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.863     0.863    VGA_THING/CLK
    SLICE_X5Y51          FDRE                                         r  VGA_THING/vCountOut_reg[4]/C
                         clock pessimism             -0.234     0.629    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.070     0.699    VGA_THING/vCountOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 VGA_THING/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vCountOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.186%)  route 0.152ns (51.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594     0.594    VGA_THING/CLK
    SLICE_X3Y51          FDRE                                         r  VGA_THING/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA_THING/vcount_reg[9]/Q
                         net (fo=6, routed)           0.152     0.886    VGA_THING/vcount_reg__0[9]
    SLICE_X3Y52          FDRE                                         r  VGA_THING/vCountOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.864     0.864    VGA_THING/CLK
    SLICE_X3Y52          FDRE                                         r  VGA_THING/vCountOut_reg[9]/C
                         clock pessimism             -0.255     0.610    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.072     0.682    VGA_THING/vCountOut_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 VGA_THING/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.213ns (64.446%)  route 0.118ns (35.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594     0.594    VGA_THING/CLK
    SLICE_X2Y50          FDRE                                         r  VGA_THING/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  VGA_THING/vcount_reg[1]/Q
                         net (fo=9, routed)           0.118     0.875    VGA_THING/vcount_reg__0[1]
    SLICE_X3Y50          LUT4 (Prop_lut4_I2_O)        0.049     0.924 r  VGA_THING/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.924    VGA_THING/plusOp__0[3]
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.864     0.864    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[3]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.107     0.714    VGA_THING/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 VGA_THING/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hCountOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.889%)  route 0.147ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.592     0.592    VGA_THING/CLK
    SLICE_X4Y51          FDRE                                         r  VGA_THING/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  VGA_THING/hcount_reg[0]/Q
                         net (fo=10, routed)          0.147     0.880    VGA_THING/hcount_reg__0[0]
    SLICE_X6Y50          FDRE                                         r  VGA_THING/hCountOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.863     0.863    VGA_THING/CLK
    SLICE_X6Y50          FDRE                                         r  VGA_THING/hCountOut_reg[0]/C
                         clock pessimism             -0.255     0.608    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.059     0.667    VGA_THING/hCountOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 VGA_THING/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.010%)  route 0.118ns (35.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594     0.594    VGA_THING/CLK
    SLICE_X2Y50          FDRE                                         r  VGA_THING/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  VGA_THING/vcount_reg[1]/Q
                         net (fo=9, routed)           0.118     0.875    VGA_THING/vcount_reg__0[1]
    SLICE_X3Y50          LUT3 (Prop_lut3_I0_O)        0.045     0.920 r  VGA_THING/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.920    VGA_THING/plusOp__0[2]
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.864     0.864    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[2]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.092     0.699    VGA_THING/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VGA_THING/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.592     0.592    VGA_THING/CLK
    SLICE_X5Y50          FDRE                                         r  VGA_THING/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  VGA_THING/hcount_reg[2]/Q
                         net (fo=8, routed)           0.168     0.901    VGA_THING/hcount_reg__0[2]
    SLICE_X5Y50          LUT4 (Prop_lut4_I0_O)        0.042     0.943 r  VGA_THING/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.943    VGA_THING/plusOp[3]
    SLICE_X5Y50          FDRE                                         r  VGA_THING/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.863     0.863    VGA_THING/CLK
    SLICE_X5Y50          FDRE                                         r  VGA_THING/hcount_reg[3]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.107     0.699    VGA_THING/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 VGA_THING/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.029%)  route 0.193ns (50.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594     0.594    VGA_THING/CLK
    SLICE_X3Y51          FDRE                                         r  VGA_THING/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA_THING/vcount_reg[5]/Q
                         net (fo=9, routed)           0.193     0.928    VGA_THING/vcount_reg__0[5]
    SLICE_X1Y51          LUT4 (Prop_lut4_I1_O)        0.045     0.973 r  VGA_THING/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.973    VGA_THING/plusOp__0[7]
    SLICE_X1Y51          FDRE                                         r  VGA_THING/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.864     0.864    VGA_THING/CLK
    SLICE_X1Y51          FDRE                                         r  VGA_THING/vcount_reg[7]/C
                         clock pessimism             -0.255     0.610    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.107     0.717    VGA_THING/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 VGA_THING/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/redOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.785%)  route 0.418ns (69.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594     0.594    VGA_THING/CLK
    SLICE_X3Y51          FDRE                                         r  VGA_THING/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     0.735 f  VGA_THING/vcount_reg[9]/Q
                         net (fo=6, routed)           0.236     0.970    VGA_THING/vcount_reg__0[9]
    SLICE_X1Y51          LUT4 (Prop_lut4_I2_O)        0.045     1.015 r  VGA_THING/redOut_i_1/O
                         net (fo=1, routed)           0.183     1.198    VGA_THING/redOut_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  VGA_THING/redOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867     0.867    VGA_THING/CLK
    SLICE_X0Y47          FDRE                                         r  VGA_THING/redOut_reg/C
                         clock pessimism              0.000     0.867    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.070     0.937    VGA_THING/redOut_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_THING/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.240%)  route 0.184ns (49.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.592     0.592    VGA_THING/CLK
    SLICE_X4Y51          FDRE                                         r  VGA_THING/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  VGA_THING/hcount_reg[0]/Q
                         net (fo=10, routed)          0.184     0.917    VGA_THING/hcount_reg__0[0]
    SLICE_X5Y50          LUT3 (Prop_lut3_I1_O)        0.045     0.962 r  VGA_THING/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.962    VGA_THING/plusOp[2]
    SLICE_X5Y50          FDRE                                         r  VGA_THING/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.863     0.863    VGA_THING/CLK
    SLICE_X5Y50          FDRE                                         r  VGA_THING/hcount_reg[2]/C
                         clock pessimism             -0.255     0.608    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.091     0.699    VGA_THING/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_THING/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.917%)  route 0.332ns (64.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594     0.594    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     0.735 f  VGA_THING/vcount_reg[2]/Q
                         net (fo=8, routed)           0.140     0.875    VGA_THING/vcount_reg__0[2]
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.045     0.920 r  VGA_THING/vsync_i_1/O
                         net (fo=1, routed)           0.192     1.112    VGA_THING/vsync_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  VGA_THING/vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=45, routed)          0.866     0.866    VGA_THING/CLK
    SLICE_X1Y46          FDRE                                         r  VGA_THING/vsync_reg/C
                         clock pessimism              0.000     0.866    
    SLICE_X1Y46          FDRE (Hold_fdre_C_R)        -0.018     0.848    VGA_THING/vsync_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkOut_clkConverter
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_Converter/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    CLK_Converter/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y49      VGA_THING/greenOut_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y48      VGA_THING/greenOut_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y50      VGA_THING/hCountOut_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y50      VGA_THING/hCountOut_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y50      VGA_THING/hCountOut_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y51      VGA_THING/hCountOut_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y51      VGA_THING/hCountOut_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y51      VGA_THING/hCountOut_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y50      VGA_THING/hCountOut_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y50      VGA_THING/hCountOut_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y50      VGA_THING/hCountOut_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y51      VGA_THING/hCountOut_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y51      VGA_THING/hCountOut_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y51      VGA_THING/hCountOut_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y51      VGA_THING/hCountOut_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y50      VGA_THING/hCountOut_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y52      VGA_THING/hCountOut_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y52      VGA_THING/hCountOut_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y49      VGA_THING/greenOut_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y49      VGA_THING/greenOut_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y48      VGA_THING/greenOut_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y48      VGA_THING/greenOut_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y50      VGA_THING/hCountOut_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y50      VGA_THING/hCountOut_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y50      VGA_THING/hCountOut_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y50      VGA_THING/hCountOut_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y50      VGA_THING/hCountOut_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y50      VGA_THING/hCountOut_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clkConverter
  To Clock:  clkfbout_clkConverter

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clkConverter
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_Converter/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLK_Converter/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKFBOUT



