Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Tue Oct 25 11:23:31 2016
| Host             : Jtop running 64-bit major release  (build 9200)
| Command          : report_power -file sonar_power_routed.rpt -pb sonar_power_summary_routed.pb -rpx sonar_power_routed.rpx
| Design           : sonar
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.212 |
| Dynamic (W)              | 0.140 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 83.9  |
| Junction Temperature (C) | 26.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.006 |        8 |       --- |             --- |
| Slice Logic              |     0.002 |     2386 |       --- |             --- |
|   LUT as Logic           |     0.002 |      733 |     20800 |            3.52 |
|   Register               |    <0.001 |     1086 |     41600 |            2.61 |
|   CARRY4                 |    <0.001 |       87 |      8150 |            1.07 |
|   LUT as Shift Register  |    <0.001 |       66 |      9600 |            0.69 |
|   LUT as Distributed RAM |    <0.001 |       24 |      9600 |            0.25 |
|   F7/F8 Muxes            |    <0.001 |        4 |     32600 |            0.01 |
|   Others                 |     0.000 |      114 |       --- |             --- |
| Signals                  |     0.003 |     1746 |       --- |             --- |
| Block RAM                |    <0.001 |      0.5 |        50 |            1.00 |
| MMCM                     |     0.106 |        1 |         5 |           20.00 |
| DSPs                     |     0.002 |        3 |        90 |            3.33 |
| I/O                      |     0.019 |       42 |       106 |           39.62 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.212 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.025 |       0.015 |      0.010 |
| Vccaux    |       1.800 |     0.072 |       0.059 |      0.013 |
| Vcco33    |       3.300 |     0.006 |       0.005 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+---------------------------------------------------------+-----------------+
| Clock                           | Domain                                                  | Constraint (ns) |
+---------------------------------+---------------------------------------------------------+-----------------+
| clk                             | clk                                                     |            10.0 |
| clk_out1_design_1_clk_wiz_0_0   | block_design/clk_gen/inst/clk_out1_design_1_clk_wiz_0_0 |            10.0 |
| clk_out1_design_1_clk_wiz_0_0_1 | block_design/clk_gen/inst/clk_out1_design_1_clk_wiz_0_0 |            10.0 |
| clkfbout_design_1_clk_wiz_0_0   | block_design/clk_gen/inst/clkfbout_design_1_clk_wiz_0_0 |            10.0 |
| clkfbout_design_1_clk_wiz_0_0_1 | block_design/clk_gen/inst/clkfbout_design_1_clk_wiz_0_0 |            10.0 |
| sys_clk_pin                     | clk                                                     |            10.0 |
+---------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                | Power (W) |
+-----------------------------------------------------------------------------------------------------+-----------+
| sonar                                                                                               |     0.140 |
|   block_design                                                                                      |     0.119 |
|     ADC                                                                                             |     0.002 |
|       inst                                                                                          |     0.002 |
|         AXI_XADC_CORE_I                                                                             |     0.002 |
|           drp_to_axi4stream_inst                                                                    |    <0.001 |
|     clk_gen                                                                                         |     0.106 |
|       inst                                                                                          |     0.106 |
|     dist_cal                                                                                        |     0.003 |
|       U0                                                                                            |     0.003 |
|         i_synth                                                                                     |     0.003 |
|           g_single_rate.i_single_rate                                                               |     0.003 |
|             g_m_data_chan_fifo.i_m_data_chan_fifo                                                   |    <0.001 |
|               fifo0                                                                                 |    <0.001 |
|             g_s_data_chan_fifo.i_s_data_chan_fifo                                                   |    <0.001 |
|               fifo0                                                                                 |    <0.001 |
|             g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay                                     |    <0.001 |
|             g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay                                     |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff |    <0.001 |
|               g_buff.i_buff                                                                         |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                |    <0.001 |
|               g_individual.g_mem_b.i_mem_b                                                          |    <0.001 |
|               g_individual.i_mem_a                                                                  |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                |    <0.001 |
|               g_individual.i_mem_a                                                                  |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum                                     |     0.001 |
|               i_addsub_mult_accum                                                                   |     0.001 |
|                 g_dsp48.g_preadd.i_preadd                                                           |    <0.001 |
|             g_semi_parallel_and_smac.i_accumulate                                                   |    <0.001 |
|             g_semi_parallel_and_smac.i_cntrl_coef_addr                                              |    <0.001 |
|             g_semi_parallel_and_smac.i_latch_op                                                     |    <0.001 |
|             g_semi_parallel_and_smac.i_load                                                         |    <0.001 |
|     dist_demux                                                                                      |    <0.001 |
|       inst                                                                                          |    <0.001 |
|         gen_decoder[0].axisc_decoder_0                                                              |    <0.001 |
|           gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0                                |    <0.001 |
|           gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_1                                |    <0.001 |
|     dist_downsample                                                                                 |     0.006 |
|       U0                                                                                            |     0.006 |
|         i_synth                                                                                     |     0.006 |
|           decimator.decimation_filter                                                               |     0.005 |
|             comb                                                                                    |     0.002 |
|               gen_stages[0].gen_folded.int_comb_stage                                               |     0.002 |
|                 gen_nd_out_dly                                                                      |    <0.001 |
|                 gen_split_accum[0].gen_comb_mem_src.gen_d_dly                                       |    <0.001 |
|                 gen_split_accum[0].gen_mem                                                          |    <0.001 |
|                 gen_split_accum[0].gen_mem_we                                                       |    <0.001 |
|                 gen_split_accum[0].gen_sum_struct.gen_sum                                           |    <0.001 |
|             gen_comb_in_dly                                                                         |    <0.001 |
|             gen_comb_nd_in_dly                                                                      |    <0.001 |
|             gen_prog_rate_ip.gen_int_en_in                                                          |    <0.001 |
|             gen_prog_rate_ip.gen_int_nd_in                                                          |    <0.001 |
|             gen_prog_rate_ip.gen_scaler                                                             |    <0.001 |
|               gen_shifter                                                                           |    <0.001 |
|             int                                                                                     |     0.002 |
|               gen_stages[0].gen_folded.int_comb_stage                                               |     0.002 |
|                 gen_nd_out_dly                                                                      |    <0.001 |
|                 gen_split_accum[0].gen_mem                                                          |    <0.001 |
|                 gen_split_accum[0].gen_mem_we                                                       |    <0.001 |
|                 gen_split_accum[0].gen_sum_struct.gen_sum                                           |     0.001 |
|                 gen_split_accum[1].gen_clr_src                                                      |    <0.001 |
|                 gen_split_accum[1].gen_mem                                                          |    <0.001 |
|                 gen_split_accum[1].gen_mem_we                                                       |    <0.001 |
|                 gen_split_accum[1].gen_sum_struct.gen_sum                                           |    <0.001 |
|                   gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n                            |    <0.001 |
|                   gen_structural.gen_no_dsp48.gen_cin_reg                                           |    <0.001 |
|                   gen_structural.gen_no_dsp48.gen_opcode                                            |    <0.001 |
|           din_channel_has_dout_tready.skid_buffer                                                   |    <0.001 |
|           dout_channel_has_dout_tready.fifo                                                         |    <0.001 |
|             fifo0                                                                                   |    <0.001 |
|     dist_fifo                                                                                       |    <0.001 |
|       U0                                                                                            |    <0.001 |
|         inst_fifo_gen                                                                               |    <0.001 |
|           gaxis_fifo.gaxisf.axisf                                                                   |    <0.001 |
|             grf.rf                                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                   |    <0.001 |
|                 grss.rsts                                                                           |    <0.001 |
|                 rpntr                                                                               |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                 gwss.gpf.wrpf                                                                       |    <0.001 |
|                 gwss.wsts                                                                           |    <0.001 |
|                 wpntr                                                                               |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                 |    <0.001 |
|                 gdm.dm_gen.dm                                                                       |    <0.001 |
|                   RAM_reg_0_15_0_5                                                                  |    <0.001 |
|                   RAM_reg_0_15_12_15                                                                |    <0.001 |
|                   RAM_reg_0_15_6_11                                                                 |    <0.001 |
|               rstblk                                                                                |    <0.001 |
|     dist_mux                                                                                        |    <0.001 |
|       inst                                                                                          |    <0.001 |
|         gen_decoder[0].axisc_decoder_0                                                              |    <0.001 |
|         gen_decoder[1].axisc_decoder_0                                                              |    <0.001 |
|         gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter                          |    <0.001 |
|           gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0                             |    <0.001 |
|         gen_transfer_mux[0].axisc_transfer_mux_0                                                    |    <0.001 |
|           gen_tdest_router.axisc_arb_responder                                                      |    <0.001 |
|     dist_shift                                                                                      |    <0.001 |
|       inst                                                                                          |    <0.001 |
|         broadcaster_core                                                                            |    <0.001 |
|     dist_split                                                                                      |    <0.001 |
|       inst                                                                                          |    <0.001 |
|         broadcaster_core                                                                            |    <0.001 |
|     reset_gen                                                                                       |    <0.001 |
|       U0                                                                                            |    <0.001 |
|         EXT_LPF                                                                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                 |    <0.001 |
|         SEQ                                                                                         |    <0.001 |
|           SEQ_COUNTER                                                                               |    <0.001 |
|     vel_fifo                                                                                        |    <0.001 |
|       U0                                                                                            |    <0.001 |
|         inst_fifo_gen                                                                               |    <0.001 |
|           gaxis_fifo.gaxisf.axisf                                                                   |    <0.001 |
|             grf.rf                                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                   |    <0.001 |
|                 grss.rsts                                                                           |    <0.001 |
|                 rpntr                                                                               |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                 gwss.gpf.wrpf                                                                       |    <0.001 |
|                 gwss.wsts                                                                           |    <0.001 |
|                 wpntr                                                                               |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                 |    <0.001 |
|                 gdm.dm_gen.dm                                                                       |    <0.001 |
|                   RAM_reg_0_15_0_5                                                                  |    <0.001 |
|                   RAM_reg_0_15_12_15                                                                |    <0.001 |
|                   RAM_reg_0_15_6_11                                                                 |    <0.001 |
|               rstblk                                                                                |    <0.001 |
|   seg_display_i                                                                                     |     0.001 |
|     bcd_decoder                                                                                     |    <0.001 |
+-----------------------------------------------------------------------------------------------------+-----------+


