ALL FLOPS are constrained in the module: top
BEGIN INFO
No Clock Domain attached to net: top.clk
The net clocks following flops/latches: 
 top.CPU_wrapper.CPU.EXE.Csr.mip[0](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[1](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[2](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[3](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[4](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[5](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[6](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[8](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[9](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[10](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[12](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[13](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[14](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[15](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[16](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[17](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[18](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[19](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[20](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[21](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[22](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[23](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[24](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[25](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[26](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[27](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[28](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[29](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[30](flop) in module: Csr (Data Pin set to: 0)
 top.CPU_wrapper.CPU.EXE.Csr.mip[31](flop) in module: Csr (Data Pin set to: 0)
 top.DRAM_wrapper.reg_ID[0](flop) in module: DRAM_wrapper (Data Pin set to: 0)
 top.DRAM_wrapper.reg_ID[1](flop) in module: DRAM_wrapper (Data Pin set to: 0)
 top.DRAM_wrapper.reg_ID[2](flop) in module: DRAM_wrapper (Data Pin set to: 0)
 top.DRAM_wrapper.reg_ID[3](flop) in module: DRAM_wrapper (Data Pin set to: 0)
 top.DRAM_wrapper.reg_ID[6](flop) in module: DRAM_wrapper (Data Pin set to: 0)
 top.DRAM_wrapper.reg_ID[7](flop) in module: DRAM_wrapper (Data Pin set to: 0)
 top.DRAM_wrapper.reg_BURST[1](flop) in module: DRAM_wrapper (Data Pin set to: 0)
 top.DRAM_wrapper.reg_LEN[2](flop) in module: DRAM_wrapper (Data Pin set to: 0)
 top.DRAM_wrapper.reg_LEN[3](flop) in module: DRAM_wrapper (Data Pin set to: 0)
 top.DRAM_wrapper.reg_SIZE[0](flop) in module: DRAM_wrapper (Data Pin set to: 0)
 top.DRAM_wrapper.reg_SIZE[2](flop) in module: DRAM_wrapper (Data Pin set to: 0)
END INFO
BEGIN::UNCONS-CLOCK-SOURCE-INFO
top.clk : Primary Clock
END::UNCONS-CLOCK-SOURCE-INFO
