// Seed: 941348581
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output logic id_3,
    input logic id_4,
    input logic id_5,
    output id_6,
    output logic id_7
);
  assign id_2 = id_0 == 1;
  generate
    assign id_6 = 1;
    always @(1 or posedge 1) begin
      id_2 = id_5;
      SystemTFIdentifier(id_1, id_0);
      if (id_5 ^ 1) id_6 <= 1;
    end
    for (id_8 = 1; id_1; id_3 = 1) begin : id_9
      logic id_10;
    end
  endgenerate
endmodule
