v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ppl0:comb_5|altpll:altpll_component|ppl0_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ppl0:comb_5|altpll:altpll_component|ppl0_altpll:auto_generated|wire_pll1_clk[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|t_dav,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|i_next.010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|i_next.000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|i_next.101,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|i_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|i_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|i_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|i_next.111,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_ap_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|pending_response_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|pending_response_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|pending_response_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_dest_id[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_dest_id[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_kill,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_prevent_refill,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_ic_fill_same_tag_line,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_valid_jmp_indirect,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_active,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_st_cache,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_mem16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_ipending_reg_irq2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_ipending_reg_irq1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_ipending_reg_irq0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_status_reg_pie,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_iw[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_iw[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_iw[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_iw[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_iw[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_iw[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_iw[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_iw[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_iw[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_iw[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_iw[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_iw[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_exc_break,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_div,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_illegal,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_iw[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_iw[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_iw[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_iw[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_iw[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_iw[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_iw[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_iw[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_trap_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_flush_pipe_always,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_valid_from_D,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_alu_signed_comparison,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_iw[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_iw[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_iw[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_iw[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_actual_tag[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_actual_tag[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_actual_tag[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_actual_tag[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_actual_tag[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_actual_tag[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_actual_tag[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_actual_tag[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_actual_tag[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_actual_tag[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_actual_tag[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_actual_tag[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_actual_tag[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_actual_tag[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_actual_tag[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_actual_tag[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_actual_tag[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_actual_tag[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_rd_data_starting,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_actual_tag[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_dirty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ctrl_dc_addr_wb_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ctrl_dc_index_wb_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_alu_subtract,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wr_data_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wr_data_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wr_data_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_channel[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|last_channel[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem_used[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_007|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_channel[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_channel[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|last_channel[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|last_channel[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_channel[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|last_channel[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|last_channel[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|pending_response_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|pending_response_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|pending_response_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[0][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[0][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[0][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_rd_addr_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ld_bypass_delayed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_ld_bypass,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_rd_addr_offset[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_rd_addr_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_rd_addr_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_offset[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_rd_data_starting,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_rd_addr_starting,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_active,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_div,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ctrl_st_bypass,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_fill_need_extra_stall,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_rd_last_transfer_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_ld_st_cache,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_ld_st_bypass_or_dcache_management,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_dcache_management_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ctrl_ld_bypass,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdatavalid_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_rd_data_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_ld_st_bypass,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rvalid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|ack_refresh_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_next.000000001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|qsys_sdram_1_input_efifo_module:the_qsys_sdram_1_input_efifo_module|wr_address,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|last_channel[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_channel[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_007|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_byteenable[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_byteenable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_byteenable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_byteenable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|i_state.010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|i_state.001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|i_state.011,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|ack_refresh_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|i_state.000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_ap_offset[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_ap_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_next.000000001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|i_state.101,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_ap_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|i_state.111,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|qsys_sdram_0_input_efifo_module:the_qsys_sdram_0_input_efifo_module|wr_address,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|last_channel[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|has_pending_responses,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_channel[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_tag[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_tag[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_tag[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_tag[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_tag[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_tag[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_tag[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_tag[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_tag[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_tag[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_tag[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_tag[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_tag[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_tag[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_tag[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_tag[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_tag[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_tag[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_line[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_line[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_line[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_line[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_line[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_line[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_line[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|last_channel[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_ld_cache,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_byte_en[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_byte_en[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_byte_en[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_byte_en[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_hit,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ctrl_st_cache,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_byte_en[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_byte_en[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_byte_en[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_byte_en[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_byte_en[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_byte_en[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_byte_en[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_byte_en[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_dc_valid_st_cache_hit,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_mem_baddr[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_norm_intr_req,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_debug_mode,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|latched_oci_tb_hbreak_req,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_exc_allowed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_exc_any,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|wait_for_one_post_bret_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_single_step_mode,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_exc_div_error_pri15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_exc_illegal_inst_pri15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_exc_break_inst_pri15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_exc_trap_inst_pri15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_valid_from_E,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_st_bypass,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_bypass_delayed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_line[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_line[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_line[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_tag[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_line[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_line[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_line[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_tag[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_tag[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_tag[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_tag[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_tag[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_tag[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_tag[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_tag[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_tag[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_tag[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_tag[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_tag[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_tag[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_tag[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_tag[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_tag[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_tag[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_tag[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_fill_active,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_active,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_want_fill,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wr_data_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem_used[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_007|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|av_waitrequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|last_dest_id[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|last_channel[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|last_dest_id[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|last_dest_id[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|has_pending_responses,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_wr_active,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_rd_data_first,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ctrl_div,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_stall,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_valid_from_M,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ctrl_ld_st_bypass,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_next.010000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|refresh_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_state.000100000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_state.000000100,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_state.100000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_state.010000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_state.000000001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_state.001000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_state.000010000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_state.000001000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|qsys_sdram_1_input_efifo_module:the_qsys_sdram_1_input_efifo_module|rd_address,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|qsys_sdram_1_input_efifo_module:the_qsys_sdram_1_input_efifo_module|entries[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|qsys_sdram_1_input_efifo_module:the_qsys_sdram_1_input_efifo_module|entries[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|f_pop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_state.000000010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|i_cmd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|i_cmd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|i_cmd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_next.010000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|refresh_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|i_cmd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_state.000100000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_state.000000100,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_state.100000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_state.010000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_state.000000001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|init_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_state.001000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|i_addr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_state.000010000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_state.000001000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|qsys_sdram_0_input_efifo_module:the_qsys_sdram_0_input_efifo_module|entries[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|qsys_sdram_0_input_efifo_module:the_qsys_sdram_0_input_efifo_module|entries[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|qsys_sdram_0_input_efifo_module:the_qsys_sdram_0_input_efifo_module|rd_address,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|f_pop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_state.000000010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_offset_field[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_offset_field[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_offset_field[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_dqm[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_dqm[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_dqm[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_dqm[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_cmd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_cmd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_cmd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_cmd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_bank[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_bank[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_addr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_addr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_addr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_dqm[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_dqm[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_dqm[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_dqm[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_cmd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_cmd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_cmd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_cmd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_bank[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_bank[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_addr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_addr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_addr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_pio_0:pio_0|data_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src2[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_tag_wraddress[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_tag_wraddress[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_tag_wraddress[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_tag_wraddress[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_tag_wraddress[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_tag_wraddress[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_tag_wraddress[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_br_taken_waddr_partial[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_br_taken_waddr_partial[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_br_taken_waddr_partial[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_br_taken_waddr_partial[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_br_taken_waddr_partial[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_br_taken_waddr_partial[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_br_taken_waddr_partial[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_br_taken_waddr_partial[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_br_taken_waddr_partial[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_br_taken_waddr_partial[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_br_taken_waddr_partial[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8~DATAOUT1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT32,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6~DATAOUT1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT32,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4~DATAOUT1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_negate_result,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out2~DATAOUT35,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out2~DATAOUT34,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out2~DATAOUT33,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out2~DATAOUT32,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out2~DATAOUT31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out2~DATAOUT30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out2~DATAOUT29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out2~DATAOUT28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out2~DATAOUT27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out2~DATAOUT26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out2~DATAOUT25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out2~DATAOUT24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out2~DATAOUT23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out2~DATAOUT22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out2~DATAOUT21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out2~DATAOUT20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out2~DATAOUT19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out2~DATAOUT18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_regnum_a_cmp_D,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_regnum_a_cmp_D,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_regnum_a_cmp_D,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_regnum_a_cmp_D,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_sel,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_regnum_b_cmp_D,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_regnum_b_cmp_D,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_regnum_b_cmp_D,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_regnum_b_cmp_D,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_mem8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_rd_addr_has_started,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ld_bypass_delayed_started,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|oe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|oe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_next.000010000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|m_next.000001000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_next.000010000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|m_next.000001000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_bypass_delayed_started,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_fill_has_started,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_line_field[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_line_field[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_line_field[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_line_field[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_line_field[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_line_field[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[6][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[6][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[6][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_bht_ptr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_bht_ptr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_bht_ptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_bht_ptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_bht_ptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_bht_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_bht_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_bht_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_bht_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[5][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[5][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[5][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_mul_shift_src1_signed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_mul_shift_src2_signed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_shift_rot,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_shift_rot_right,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_bht_ptr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_bht_ptr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_bht_ptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_bht_ptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_bht_ptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_bht_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_bht_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_bht_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_bht_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_jmp_indirect,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_exc_norm_intr_pri5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_exc_trap_inst_pri15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_exc_illegal_inst_pri15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|ac,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|woverflow,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|rvalid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[4][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[4][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[4][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_div_signed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_br_cond_taken_history[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_br_cond_taken_history[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_br_cond_taken_history[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_br_cond_taken_history[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_br_cond_taken_history[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_br_cond_taken_history[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_br_cond_taken_history[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_br_cond_taken_history[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_bht_ptr_unfiltered[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_bht_ptr_unfiltered[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_bht_ptr_unfiltered[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_bht_ptr_unfiltered[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_bht_ptr_unfiltered[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_bht_ptr_unfiltered[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_bht_ptr_unfiltered[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_bht_ptr_unfiltered[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_br_mispredict,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_bht_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_bht_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_br_cond,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_jmp_indirect,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|jupdate2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|jupdate1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|write2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|write1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_exception_reg_cause[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_exception_reg_cause[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_exception_reg_cause[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_exception_reg_cause[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[3][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[3][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem_used[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[3][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|rd_valid[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|rd_valid[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_st,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_dc_index_nowb_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_iw[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_iw[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_iw[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_iw[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_iw[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_shift_right,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_mulx,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_rot,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_negate_result,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|za_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|za_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_subtract,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_quotient_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_ld,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_pc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdata_d1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|fifo_wr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_valid_bits[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_valid_bits[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_valid_bits[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_valid_bits[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_valid_bits[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_valid_bits[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_valid_bits[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_valid_bits[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_tag_clr_valid_bits,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_invalidate_i,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|read_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_iw[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_iw[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_iw[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_iw[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_iw[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_wrctl_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_st_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_control_reg_rddata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pc_plus_one[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_control_reg_rddata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_control_reg_rddata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_control_reg_rddata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_control_reg_rddata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_pc_plus_one[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ctrl_ld16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_baddr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_ld8_ld16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_ld_signed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_data_ram_ld_align_sign_bit_16_hi,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem_used[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[2][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[2][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem_used[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[2][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|rd_valid[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|rd_valid[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_st_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ctrl_st,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ctrl_dc_index_nowb_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_dc_addr_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_dc_index_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_dc_nowb_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_rd_addr_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_rd_addr_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_rd_addr_offset[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_rd_addr_active,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_control_reg_rddata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_shift_rot_by_zero,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_shift_right,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_mulx,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_rot,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_fill_dp_offset[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_fill_dp_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_fill_dp_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_readdata_d1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_div_quotient[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_ld16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_ld8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_baddr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_rd_ctl_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_ld,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_dst_regnum[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_dst_regnum[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_dst_regnum[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_dst_regnum[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_dst_regnum[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_wr_dst_reg_from_E,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_dst_regnum[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_dst_regnum[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_dst_regnum[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_dst_regnum[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_dst_regnum[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_wr_dst_reg_from_D,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dst_regnum_from_M[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dst_regnum_from_M[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dst_regnum_from_M[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dst_regnum_from_M[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dst_regnum_from_M[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_dst_reg_from_M,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_ctrl_ignore_dst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_ctrl_implicit_dst_eretaddr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_ctrl_implicit_dst_retaddr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|read2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|read1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|r_val,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|i_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_ap_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_ap_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_ap_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_bht_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_ctrl_br_uncond,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_ctrl_br,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ctrl_invalidate_i,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|i_readdatavalid_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_initial_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_dp_offset[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_initial_offset[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_dp_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_dp_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_ic_fill_starting_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_initial_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_ienable_reg_irq2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_ienable_reg_irq1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|fifo_AF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|pause_irq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|ien_AF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|ien_AE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|fifo_AE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_ienable_reg_irq0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_estatus_reg_pie,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_bstatus_reg_pie,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_iw[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_iw[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_iw[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_iw[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_iw[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ctrl_wrctl_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_iw[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_iw[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_iw[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_iw[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_iw[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_iw[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_iw[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_iw[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_iw[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_iw[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_iw[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_iw[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_flush_pipe_always,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_br_cond,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_bht_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_late_result,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_late_result,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_issue,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_dc_addr_wb_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_dc_index_wb_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ld_align_byte1_fill,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_ctrl_a_not_src,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_extra_pc[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ld_align_byte2_byte3_fill,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ctrl_ld_signed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_data_ram_ld_align_sign_bit,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_ctrl_hi_imm16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_ctrl_unsigned_lo_imm16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_ctrl_src2_choose_imm,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem_used[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[1][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[1][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[1][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_1:sdram_1|rd_valid[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_sdram_0:sdram_0|rd_valid[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_rd_addr_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_rd_addr_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_rd_addr_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_wr_starting,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_rd_data_active,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_active,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_ld_stnon32_cache,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ctrl_dc_addr_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ctrl_dc_index_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_en_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_fill_starting_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ctrl_dc_nowb_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_xfer_rd_addr_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_rd_data_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_rd_data_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_rd_data_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mul_cell_result_sel.10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mul_cell_result_sel.01,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mul_cell_result_sel.00,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ld_align_sh16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ld_align_sh8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ctrl_mul_shift_rot,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_alu_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_wr_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_retaddr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_logic,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_logic_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_logic_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_compare_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_compare_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_cmp,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_ctrl_b_is_dst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_iw[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[31]_OTERM663,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[20]_OTERM661,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[20]_OTERM659,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[21]_OTERM657,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[21]_OTERM655,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[22]_OTERM653,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[22]_OTERM651,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[28]_OTERM649,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[23]_OTERM647,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[23]_OTERM645,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[29]_OTERM643,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[24]_OTERM641,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[24]_OTERM639,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[30]_OTERM637,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[30]_OTERM635,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[30]_OTERM633,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[25]_OTERM631,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[25]_OTERM629,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[26]_OTERM627,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[26]_OTERM625,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[27]_OTERM623,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[27]_OTERM621,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[29]_OTERM619,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[29]_OTERM617,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[30]_OTERM615,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[29]_OTERM613,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[28]_OTERM611,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[28]_OTERM609,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[28]_OTERM607,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[31]_OTERM605,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[31]_OTERM603,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[31]_OTERM601,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[31]_OTERM599,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[31]_OTERM597,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[31]_OTERM595,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[31]_OTERM593,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~0_OTERM591,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~2_OTERM589,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~4_OTERM587,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~6_OTERM585,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~8_OTERM583,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~10_OTERM581,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~12_OTERM579,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~14_OTERM577,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~16_OTERM575,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~18_OTERM573,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~20_OTERM571,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~22_OTERM569,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~24_OTERM567,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~26_OTERM565,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~28_OTERM563,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~30_OTERM561,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~32_OTERM559,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~34_OTERM557,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~36_OTERM555,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~38_OTERM553,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~40_OTERM551,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~42_OTERM549,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~44_OTERM547,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~46_OTERM545,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~48_OTERM543,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~50_OTERM541,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~52_OTERM539,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~54_OTERM537,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~56_OTERM535,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~58_OTERM533,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~60_OTERM531,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~62_OTERM529,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~64_OTERM525,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~66_OTERM523,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~68_OTERM521,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~70_OTERM519,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~72_OTERM517,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~74_OTERM515,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~76_OTERM513,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~78_OTERM511,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~80_OTERM509,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~82_OTERM507,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~84_OTERM505,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~86_OTERM503,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~88_OTERM501,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~90_OTERM499,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[36]_OTERM67,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[37]_OTERM65,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[38]_OTERM63,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[39]_OTERM61,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[40]_OTERM59,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[41]_OTERM57,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[42]_OTERM55,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[43]_OTERM53,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[44]_OTERM51,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[45]_OTERM49,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[46]_OTERM47,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[47]_OTERM45,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[48]_OTERM43,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[49]_OTERM41,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[50]_OTERM39,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[18]_OTERM37,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[19]_OTERM35,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[20]_OTERM33,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[21]_OTERM31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[22]_OTERM29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[23]_OTERM27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[24]_OTERM25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[25]_OTERM23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[26]_OTERM21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[27]_OTERM19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[28]_OTERM17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[29]_OTERM15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[30]_OTERM13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[31]_OTERM11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[32]_OTERM9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[33]_OTERM7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[34]_OTERM5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[35]_OTERM3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[7][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[7][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[7][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_bht_ptr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_bht_ptr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_bht_ptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_bht_ptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_bht_ptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_bht_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_bht_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_bht_ptr[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[0][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[0][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[0][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|waitrequest_reset_override,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|baud_rate_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|baud_rate_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|baud_rate_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|baud_rate_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|baud_rate_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|baud_rate_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|baud_rate_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|baud_rate_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|baud_rate_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|baud_rate_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|baud_rate_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_to_cpu[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_holding_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_holding_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_holding_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_holding_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_holding_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|baud_rate_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|baud_rate_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|baud_rate_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|baud_rate_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|baud_rate_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|baud_rate_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|baud_rate_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|baud_rate_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|baud_rate_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|baud_rate_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|baud_rate_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|delayed_unxsync_rxdxx1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|tx_holding_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|tx_holding_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|tx_holding_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|tx_holding_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|tx_holding_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|tx_holding_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|tx_holding_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|SCLK_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|tx_holding_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|rx_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|rx_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|rx_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|rx_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|rx_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|rx_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|control_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|SSO_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|rx_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|rx_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|control_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|baud_clk_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|do_start_rx,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|tx_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|tx_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|tx_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|tx_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|tx_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|tx_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|tx_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|tx_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|baud_clk_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|shift_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|shift_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|shift_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|shift_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|shift_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|shift_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|shift_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_to_cpu[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_to_cpu[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_to_cpu[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|readdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_to_cpu[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|readdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|readdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_to_cpu[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|readdata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_to_cpu[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_to_cpu[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_to_cpu[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_to_cpu[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_to_cpu[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_to_cpu[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|readdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_to_cpu[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_to_cpu[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|readdata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_to_cpu[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_to_cpu[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|do_load_shifter,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|delayed_unxrx_in_processxx3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|endofpacketvalue_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|endofpacketvalue_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|endofpacketvalue_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|endofpacketvalue_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|endofpacketvalue_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|endofpacketvalue_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|endofpacketvalue_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|endofpacketvalue_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|rx_holding_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|rx_holding_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|rx_holding_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|rx_holding_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|rx_holding_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|rx_holding_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|rx_holding_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|rx_holding_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|endofpacketvalue_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|endofpacketvalue_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|endofpacketvalue_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|endofpacketvalue_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|endofpacketvalue_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|endofpacketvalue_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|endofpacketvalue_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|endofpacketvalue_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|rd_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_rd_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|state[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|state[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|slowcount[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|slowcount[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|wr_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_wr_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|tx_ready,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|control_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|control_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|control_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|rx_char_ready,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|framing_error,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|control_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|control_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|control_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|rx_overrun,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|break_detect,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|tx_shift_empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|control_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|control_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|tx_overrun,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|transmitting,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|tx_holding_primed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|iTRDY_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|iROE_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|EOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|RRDY,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|iRRDY_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|iEOP_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|iTOE_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|ROE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|iE_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|TOE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|irq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|irq_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_holding_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_holding_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_holding_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_holding_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_holding_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_holding_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_holding_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_holding_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_holding_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_holding_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_holding_reg[13],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller|r_sync_rst,Off,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,qsys:u0|altera_reset_controller:rst_controller_001|merged_reset~0,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,qsys:u0|altera_reset_controller:rst_controller_001|merged_reset~0,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altera_internal_jtag~TCKUTAP,Global Clock,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,PASS,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,113;106;113;0;0;117;113;0;117;117;0;111;0;0;66;0;111;66;0;0;0;111;0;0;0;0;0;117;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,4;11;4;117;117;0;4;117;0;0;117;6;117;117;51;117;6;51;117;117;117;6;117;117;117;117;117;0;117;117,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,led,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_addr[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_addr[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_addr[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_addr[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_addr[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_addr[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_addr[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_addr[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_addr[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_addr[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_addr[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_ba[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_ba[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_cke,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_cs_n,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_ras_n,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_cas_n,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_we_n,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dqm[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dqm[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dqm[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dqm[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_clk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_addr[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_addr[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_addr[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_addr[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_addr[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_addr[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_addr[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_addr[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_addr[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_addr[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_addr[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_ba[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_ba[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_cke,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_cs_n,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_ras_n,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_cas_n,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_we_n,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dqm[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dqm[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dqm[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dqm[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_clk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[12],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[13],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[14],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[15],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[16],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[17],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[18],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[19],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[20],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[21],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[22],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[23],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[24],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[25],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[26],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[27],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[28],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[29],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[30],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram0_dq[31],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[12],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[13],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[14],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[15],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[16],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[17],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[18],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[19],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[20],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[21],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[22],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[23],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[24],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[25],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[26],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[27],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[28],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[29],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[30],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sram1_dq[31],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rst_n,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,clk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tms,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tck,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdi,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdo,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,13,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,17,
