
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.087919                       # Number of seconds simulated
sim_ticks                                 87918574000                       # Number of ticks simulated
final_tick                                87918574000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 843004                       # Simulator instruction rate (inst/s)
host_op_rate                                  1388022                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1662169962                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661864                       # Number of bytes of host memory used
host_seconds                                    52.89                       # Real time elapsed on the host
sim_insts                                    44589714                       # Number of instructions simulated
sim_ops                                      73417832                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  87918574000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          414528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             437312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             259149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4714908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4974057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        259149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           259149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks             728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                  728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks             728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            259149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4714908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4974785                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  87918574000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87918574000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877741                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816541                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  87918574000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  87918574000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59916907                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     87918574000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        175837148                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44589714                       # Number of instructions committed
system.cpu.committedOps                      73417832                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72895910                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232451                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72895910                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691543                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63686385                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636559                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933078                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694277                       # number of memory refs
system.cpu.num_load_insts                    20877737                       # Number of load instructions
system.cpu.num_store_insts                    5816540                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  175837148                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574735                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175844      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45543753     62.03%     62.27% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.44%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.92%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73417832                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87918574000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.087378                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694282                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             36896                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            723.500705                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1014.087378                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.990320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          478                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53425460                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53425460                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  87918574000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20847437                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20847437                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5794103                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5794103                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26641540                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26641540                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26641540                       # number of overall hits
system.cpu.dcache.overall_hits::total        26641540                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        30304                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30304                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        22438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22438                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        52742                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52742                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        52742                       # number of overall misses
system.cpu.dcache.overall_misses::total         52742                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    770817000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    770817000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    531539500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    531539500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1302356500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1302356500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1302356500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1302356500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694282                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694282                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694282                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694282                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001451                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001451                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003858                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003858                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001976                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001976                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001976                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001976                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 25436.147043                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25436.147043                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 23689.254836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23689.254836                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 24692.967654                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24692.967654                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 24692.967654                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24692.967654                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        34676                       # number of writebacks
system.cpu.dcache.writebacks::total             34676                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        30304                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30304                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        22438                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22438                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        52742                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52742                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        52742                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52742                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    740513000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    740513000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    509101500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    509101500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1249614500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1249614500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1249614500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1249614500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003858                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003858                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001976                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001976                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001976                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001976                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24436.147043                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24436.147043                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 22689.254836                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22689.254836                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23692.967654                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23692.967654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23692.967654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23692.967654                       # average overall mshr miss latency
system.cpu.dcache.replacements                  35872                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  87918574000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  87918574000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  87918574000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.278030                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59916907                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          168305.918539                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.278030                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.549371                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.549371                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119834170                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119834170                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  87918574000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59916551                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59916551                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59916551                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59916551                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59916551                       # number of overall hits
system.cpu.icache.overall_hits::total        59916551                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     58130500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     58130500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     58130500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     58130500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     58130500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     58130500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59916907                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59916907                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59916907                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59916907                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59916907                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59916907                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 163287.921348                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 163287.921348                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 163287.921348                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 163287.921348                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 163287.921348                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 163287.921348                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     57774500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57774500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     57774500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57774500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     57774500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57774500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 162287.921348                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 162287.921348                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 162287.921348                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 162287.921348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 162287.921348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 162287.921348                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  87918574000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  87918574000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  87918574000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2018.070270                       # Cycle average of tags in use
system.l2.tags.total_refs                       88586                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33414                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.651164                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      465.880522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.565753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1540.623995                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.227481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.752258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985386                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1865                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    745542                       # Number of tag accesses
system.l2.tags.data_accesses                   745542                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  87918574000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        34676                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            34676                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             15831                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15831                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   150                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          13219                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13219                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 13369                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13369                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                13369                       # number of overall hits
system.l2.overall_hits::total                   13369                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 15                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             6442                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6442                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              356                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17085                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17085                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23527                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23883                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                356                       # number of overall misses
system.l2.overall_misses::cpu.data              23527                       # number of overall misses
system.l2.overall_misses::total                 23883                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    307170000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     307170000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     57239000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57239000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    556257000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    556257000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      57239000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     863427000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        920666000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     57239000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    863427000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       920666000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        34676                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        34676                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         15846                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15846                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6592                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6592                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        30304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             36896                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                37252                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            36896                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               37252                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.000947                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000947                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.977245                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.977245                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.563787                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.563787                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.637657                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.641120                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.637657                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.641120                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 47682.396771                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 47682.396771                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 160783.707865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 160783.707865                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 32558.208955                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 32558.208955                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 160783.707865                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 36699.409189                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 38549.009756                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 160783.707865                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 36699.409189                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 38549.009756                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21393                       # number of writebacks
system.l2.writebacks::total                     21393                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          415                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           415                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            15                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6442                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17085                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17085                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23883                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23883                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       322500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       322500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    242750000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    242750000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     53679000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53679000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    385407000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    385407000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     53679000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    628157000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    681836000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     53679000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    628157000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    681836000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.000947                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000947                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.977245                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.977245                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.563787                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.563787                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.637657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.641120                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.637657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.641120                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        21500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        21500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 37682.396771                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 37682.396771                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 150783.707865                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 150783.707865                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 22558.208955                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 22558.208955                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 150783.707865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 26699.409189                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 28549.009756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 150783.707865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 26699.409189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 28549.009756                       # average overall mshr miss latency
system.l2.replacements                          31366                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  87918574000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  6266.879405                       # Cycle average of tags in use
system.l3.tags.total_refs                       45803                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      6833                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      6.703205                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        262.984448                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       6003.894957                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.032103                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.732897                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.765000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6714                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    190045                       # Number of tag accesses
system.l3.tags.data_accesses                   190045                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  87918574000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21393                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21393                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu.data                15                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                 63                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    63                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          16987                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             16987                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 17050                       # number of demand (read+write) hits
system.l3.demand_hits::total                    17050                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                17050                       # number of overall hits
system.l3.overall_hits::total                   17050                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6379                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6379                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          356                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data           98                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             454                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                6477                       # number of demand (read+write) misses
system.l3.demand_misses::total                   6833                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                356                       # number of overall misses
system.l3.overall_misses::cpu.data               6477                       # number of overall misses
system.l3.overall_misses::total                  6833                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    171226500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     171226500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     49763000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     19108500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     68871500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      49763000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     190335000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        240098000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     49763000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    190335000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       240098000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21393                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21393                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data            15                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               15                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6442                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6442                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          356                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17085                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17441                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23527                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                23883                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23527                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               23883                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.990220                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.990220                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.005736                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.026031                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.275301                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.286103                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.275301                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.286103                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 26842.216648                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 26842.216648                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 139783.707865                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 194984.693878                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 151699.339207                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 139783.707865                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 29386.289949                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 35138.006732                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 139783.707865                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 29386.289949                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 35138.006732                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                    1                       # number of writebacks
system.l3.writebacks::total                         1                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data         6379                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6379                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          356                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data           98                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          454                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           6477                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              6833                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          6477                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             6833                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    107436500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    107436500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     46203000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     18128500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     64331500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     46203000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    125565000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    171768000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     46203000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    125565000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    171768000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.990220                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.990220                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.005736                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.026031                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.275301                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.286103                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.275301                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.286103                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 16842.216648                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 16842.216648                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 129783.707865                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 184984.693878                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 141699.339207                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 129783.707865                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 19386.289949                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 25138.006732                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 129783.707865                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 19386.289949                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 25138.006732                       # average overall mshr miss latency
system.l3.replacements                             65                       # number of replacements
system.membus.snoop_filter.tot_requests          6840                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            7                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  87918574000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                454                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6379                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6379                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           454                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        13673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        13673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       437376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       437376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  437376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6833                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6833    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6833                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6847500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           34168500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        89016                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        51764                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10362                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        10362                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  87918574000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             30660                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        56069                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11227                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15846                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15846                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6592                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6592                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           356                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30304                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       141356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                142114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4580608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4606336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           31424                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1369152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            84522                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.122595                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.327974                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  74160     87.74%     87.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10362     12.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              84522                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           79230000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            534000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          63267000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        45803                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        21920                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops             58                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops           58                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  87918574000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17441                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        21394                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             576                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              15                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             15                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6442                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6442                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17441                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        69701                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2897664                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                              65                       # Total snoops (count)
system.tol3bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            23963                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.002420                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.049139                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  23905     99.76%     99.76% # Request fanout histogram
system.tol3bus.snoop_fanout::1                     58      0.24%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              23963                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44294500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          35832000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
