/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:        allregs_h.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_HASH_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080003,
        0,
        11,
        soc_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM53314_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080004,
        0,
        12,
        soc_HASH_CONTROL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x01014000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6000400,
        0,
        11,
        soc_HASH_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080004,
        0,
        8,
        soc_HASH_CONTROL_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6000400,
        0,
        8,
        soc_HASH_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56218_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080004,
        0,
        9,
        soc_HASH_CONTROL_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080004,
        0,
        12,
        soc_HASH_CONTROL_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x01014000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16002200,
        0,
        14,
        soc_HASH_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080004,
        0,
        11,
        soc_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080004,
        0,
        13,
        soc_HASH_CONTROL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16002600,
        0,
        12,
        soc_HASH_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080604,
        0,
        13,
        soc_HASH_CONTROL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080640,
        0,
        13,
        soc_HASH_CONTROL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56840_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080640,
        0,
        14,
        soc_HASH_CONTROL_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x0c094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16004000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        14,
        soc_HASH_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_HASH_TABLE_PARITY_CONTROLr */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe001a00,
        0,
        5,
        soc_HASH_TABLE_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_HCFC_ERRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x52002100,
        0,
        1,
        soc_HCFC_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_HCFC_ERR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56002300,
        0,
        1,
        soc_HCFC_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HCFC_ERR_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x56003100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HCFC_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_HDR_CAPTURE_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8011e,
        0,
        3,
        soc_HDR_CAPTURE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_HDR_CAPTURE_DATAr */
        soc_block_list[6],
        soc_genreg,
        32,
        0x8011f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        1,
        soc_HDR_CAPTURE_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_HDR_CAPTURE_MDATA0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8013f,
        0,
        10,
        soc_HDR_CAPTURE_MDATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_HDR_CAPTURE_MDATA1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80140,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_HDR_CAPTURE_MDATA1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x1fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_HEADERSTACKEXCEEDPROGRAMADDRESSr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x608f,
        0,
        1,
        soc_HEADERSTACKEXCEEDPROGRAMADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_HEAD_PKT_LEN_ERR_QUEUE_CAPTr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80065,
        0,
        1,
        soc_HEAD_PKT_LEN_ERR_QUEUE_CAPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_HEAD_PKT_LEN_ERR_STATUSr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80063,
        0,
        1,
        soc_HEAD_PKT_LEN_ERR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_HEAD_PKT_LEN_ERR_STATUS_MASKr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80064,
        0,
        1,
        soc_HEAD_PKT_LEN_ERR_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HES_L0_CONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x18002b00,
        0,
        2,
        soc_HES_L0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        58,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HES_PORT_CONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x18000100,
        0,
        5,
        soc_HES_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        58,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HES_Q_COSMASKr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x18002f00,
        0,
        1,
        soc_HES_Q_COSMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        58,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HES_Q_COSWEIGHTSr */
        soc_block_list[5],
        soc_portreg,
        20,
        0x18003100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HES_Q_COSWEIGHTSr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        58,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HES_Q_MINSPr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x18002d00,
        0,
        1,
        soc_HES_Q_MINSPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        58,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HES_Q_WERRCOUNTr */
        soc_block_list[5],
        soc_portreg,
        20,
        0x18005900,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HES_Q_WERRCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        58,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe0802bb,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e018f00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d8d,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe0802bc,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d8b,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e019000,
        0,
        5,
        soc_HG_COUNTERS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d8e,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe0802bd,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d8c,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e019100,
        0,
        5,
        soc_HG_COUNTERS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d8f,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_HG_EH_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa004200,
        0,
        1,
        soc_HG_EH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_HG_EH_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa002800,
        0,
        1,
        soc_HG_EH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HG_EH_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa009800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_HG_EH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATIONr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080008,
        0,
        2,
        soc_HG_LOOKUP_DESTINATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000200,
        0,
        2,
        soc_HG_LOOKUP_DESTINATION_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000200,
        0,
        2,
        soc_HG_LOOKUP_DESTINATION_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x8000200,
        0,
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x2000008,
        0,
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000200,
        0,
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080608,
        0,
        2,
        soc_HG_LOOKUP_DESTINATION_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x2000608,
        0,
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAPr */
        soc_block_list[6],
        soc_genreg,
        8,
        0xe080628,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HG_TRUNK_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_64r */
        soc_block_list[6],
        soc_genreg,
        16,
        0xe080028,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        3,
        soc_HG_TRUNK_BITMAP_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        8,
        0x42006900,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HG_TRUNK_BITMAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0x1108008f,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HG_TRUNK_BITMAP_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0x46006900,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HG_TRUNK_BITMAP_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0x11080028,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HG_TRUNK_BITMAP_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        8,
        0x11080028,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HG_TRUNK_BITMAP_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        8,
        0xf0806b8,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HG_TRUNK_BITMAP_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM88732_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0x8080075,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HG_TRUNK_BITMAP_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLEr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080638,
        0,
        1,
        soc_TDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_64r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080048,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EMIRROR_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42002b00,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080093,
        0,
        1,
        soc_IMIRROR_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46002b00,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLE_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080038,
        0,
        1,
        soc_IMIRROR_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080038,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080686,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HG_TRUNK_GROUPr */
        soc_block_list[6],
        soc_genreg,
        8,
        0xe080630,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        11,
        soc_HG_TRUNK_GROUPr_fields,
        SOC_RESET_VAL_DEC(0x0ffffff8, 0x00007fff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        8,
        0x42007100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        10,
        soc_HG_TRUNK_GROUP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x01084210, 0x00010842)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0x11080091,
        SOC_REG_FLAG_ARRAY,
        5,
        soc_HG_TRUNK_GROUP_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x006b5ad0, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0x46006b00,
        SOC_REG_FLAG_ARRAY,
        5,
        soc_HG_TRUNK_GROUP_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x006b5ad0, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0x11080030,
        SOC_REG_FLAG_ARRAY,
        7,
        soc_HG_TRUNK_GROUP_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x006b5ad0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        8,
        0x11080030,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        11,
        soc_HG_TRUNK_GROUP_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x07fffff8, 0x00ffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x07ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        16,
        0xe080038,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        11,
        soc_HG_TRUNK_GROUP_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x07fffff8, 0x00ffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x07ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        8,
        0xf0806c0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        11,
        soc_HG_TRUNK_GROUP_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ffffff8, 0x00007fff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_HIr */
        soc_block_list[6],
        soc_genreg,
        8,
        0xf0806c8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        10,
        soc_HG_TRUNK_GROUP_HIr_fields,
        SOC_RESET_VAL_DEC(0x0ffffff8, 0x00007fff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_HIGHPRIORITYDQCQDEPTHCONFIG1r */
        soc_block_list[52],
        soc_genreg,
        1,
        0x306,
        0,
        2,
        soc_HIGHPRIORITYDQCQDEPTHCONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_HIGHPRIORITYDQCQDEPTHCONFIG2r */
        soc_block_list[52],
        soc_genreg,
        1,
        0x307,
        0,
        1,
        soc_HIGHPRIORITYDQCQDEPTHCONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_HIGH_SPEED_PORT_BMP_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000b00,
        0,
        1,
        soc_HIGH_SPEED_PORT_BMP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_HIGH_SPEED_PORT_BMP_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000c00,
        0,
        1,
        soc_HIGH_SPEED_PORT_BMP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HIGIG_BITMAPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080054,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HIGIG_BITMAP_64r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080064,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_HIGIG_BITMAP_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HIGIG_BITMAP_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42003300,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HIGIG_BITMAP_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108009f,
        0,
        1,
        soc_IMIRROR_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HIGIG_BITMAP_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46003300,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLE_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_HIGIG_BITMAP_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080055,
        0,
        1,
        soc_IMIRROR_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080109,
        0,
        11,
        soc_HIGIG_TRUNK_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x000f0000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_64r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08001f,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_HIGIG_TRUNK_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x003fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM53314_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08010e,
        0,
        11,
        soc_HIGIG_TRUNK_CONTROL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42002600,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x3ffffffc, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108008a,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46002600,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08010e,
        0,
        11,
        soc_HIGIG_TRUNK_CONTROL_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x03f00000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108001f,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108001f,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080613,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x001fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08063a,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x1fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_HIGIG_TRUNK_GROUPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080108,
        0,
        10,
        soc_HIGIG_TRUNK_GROUPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_GROUP_BCM53314_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08010d,
        0,
        10,
        soc_HIGIG_TRUNK_GROUP_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HIGIG_TRUNK_GROUP_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08010d,
        0,
        10,
        soc_HIGIG_TRUNK_GROUP_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_GROUP_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080108,
        0,
        12,
        soc_HIGIG_TRUNK_GROUP_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOS0MINXQCNTr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x17,
        0,
        1,
        soc_HOLCOS0MINXQCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOS1MINXQCNTr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x18,
        0,
        1,
        soc_HOLCOS1MINXQCNTr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOS2MINXQCNTr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x19,
        0,
        1,
        soc_HOLCOS2MINXQCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOS3MINXQCNTr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x1a,
        0,
        1,
        soc_HOLCOS2MINXQCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMITr */
        soc_block_list[5],
        soc_portreg,
        8,
        0xa5,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSCELLMAXLIMITr_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_BCM53314_A0r */
        soc_block_list[5],
        soc_portreg,
        4,
        0xa5,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSCELLMAXLIMIT_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00954960, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xed00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSCELLMAXLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xed,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSCELLMAXLIMIT_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x0bffefff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xed00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSCELLMAXLIMIT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x0bffefff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLCOSMINXQCNTr */
        soc_block_list[5],
        soc_portreg,
        8,
        0x17,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSMINXQCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLCOSMINXQCNT_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x4800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSMINXQCNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLCOSMINXQCNT_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x48,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSMINXQCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLCOSMINXQCNT_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x4800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSMINXQCNT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMITr */
        soc_block_list[5],
        soc_portreg,
        8,
        0xf,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTRESETLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_BCM53314_A0r */
        soc_block_list[5],
        soc_portreg,
        4,
        0xf,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001ef, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x2800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x28,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTRESETLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x2800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMITr */
        soc_block_list[5],
        soc_portreg,
        8,
        0x10,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSPKTSETLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000900, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM53314_A0r */
        soc_block_list[5],
        soc_portreg,
        4,
        0x7,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f3, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x8,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56218_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x7,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSPKTSETLIMIT_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000840, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x7,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56304_B0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x10,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSPKTSETLIMIT_BCM56304_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000860, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56504_B0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x10,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSPKTSETLIMIT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x000008c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56514_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x10,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSPKTSETLIMIT_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x000500c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLCOSSTATUSr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x80008,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x80005,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x2024500,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x80005,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x2024500,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_BCM56218_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x8000a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLCOSSTATUS_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x80005,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_HIr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x80012,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLDr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000014,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HOLDROP_PKT_CNTr */
        soc_block_list[5],
        soc_portreg,
        32,
        0xe000040,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CFAP_DROP_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        9,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLD_BCM56142_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000021,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000014,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HOLD_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x1100001c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HOLD_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00001c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_BCM56800_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000c1c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HOLD_BCM56820_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000c1c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080015,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080016,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080017,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080018,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS4r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080019,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS5r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08001a,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS6r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08001b,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS7r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08001c,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLD_COS0_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42005b00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLD_COS0_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080050,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS0_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46005b00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS0_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080015,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS0_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080c00,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS0_Xr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080200,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS0_Yr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080400,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLD_COS1_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42005c00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLD_COS1_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080051,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS1_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46005c00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS1_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080016,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS1_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080c01,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS1_Xr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080201,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS1_Yr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080401,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLD_COS2_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42005d00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLD_COS2_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080052,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS2_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46005d00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS2_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080017,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS2_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080c02,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS2_Xr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080202,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS2_Yr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080402,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLD_COS3_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42005e00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLD_COS3_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080053,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS3_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46005e00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS3_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080018,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS3_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080c03,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS3_Xr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080203,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS3_Yr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080403,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLD_COS4_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42005f00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLD_COS4_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080054,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS4_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46005f00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS4_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080019,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS4_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080c04,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS4_Xr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080204,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS4_Yr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080404,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLD_COS5_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42006000,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLD_COS5_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080055,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS5_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46006000,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS5_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08001a,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS5_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080c05,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS5_Xr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080205,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS5_Yr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080405,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLD_COS6_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42006100,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLD_COS6_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080056,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS6_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46006100,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS6_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08001b,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS6_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080c06,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS6_Xr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080206,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS6_Yr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080406,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLD_COS7_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42006200,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLD_COS7_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080057,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS7_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46006200,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS7_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08001c,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS7_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080c07,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS7_Xr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080207,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS7_Yr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080407,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS_PORT_SELECTr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080118,
        0,
        1,
        soc_HOLD_COS_PORT_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42006800,
        0,
        1,
        soc_HOLD_COS_PORT_SELECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x110800a7,
        0,
        1,
        soc_HOLD_COS_PORT_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46006800,
        0,
        1,
        soc_HOLD_COS_PORT_SELECT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM56218_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080128,
        0,
        1,
        soc_HOLD_COS_PORT_SELECT_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080128,
        0,
        1,
        soc_HOLD_COS_PORT_SELECT_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080622,
        0,
        1,
        soc_HOLD_COS_PORT_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS_QMr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080c09,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS_QM_Xr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080209,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS_QM_Yr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080409,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS_SCr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080c08,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS_SC_Xr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080208,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS_SC_Yr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080408,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_Xr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00021c,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HOLD_X_BCM56820_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00021c,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_Yr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00041c,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HOLD_Y_BCM56820_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00041c,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOL_DROPr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44005100,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOL_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOL_DROP_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40005100,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOL_DROP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOL_STAT_BMAPr */
        soc_block_list[6],
        soc_genreg,
        8,
        0xe08010d,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BKP_DISC_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOL_STAT_BMAP_BCM53314_A0r */
        soc_block_list[6],
        soc_genreg,
        8,
        0xf080114,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BKP_DISC_BMAP_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HOL_STAT_BMAP_BCM56218_A0r */
        soc_block_list[6],
        soc_genreg,
        8,
        0xe080114,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BKP_DISC_BMAP_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOL_STAT_BMAP_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        8,
        0xf080114,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BKP_DISC_BMAP_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOL_STAT_BMAP_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        10,
        0xe080614,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOL_STAT_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HOL_STAT_BMAP_HIr */
        soc_block_list[6],
        soc_genreg,
        8,
        0xe08011c,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BKP_DISC_BMAP_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOL_STAT_BMAP_HI_BCM53314_A0r */
        soc_block_list[6],
        soc_genreg,
        8,
        0xf08011c,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BKP_DISC_BMAP_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOL_STAT_BMAP_HI_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        8,
        0xf08011c,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BKP_DISC_BMAP_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HOL_STAT_CPUr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080022,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_HOL_STAT_CPUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOL_STAT_CPU_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42002500,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_HOL_STAT_CPU_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOL_STAT_CPU_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080089,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_HOL_STAT_CPU_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOL_STAT_CPU_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46002500,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_HOL_STAT_CPU_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HOL_STAT_CPU_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080022,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_HOL_STAT_CPUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HOL_STAT_CPU_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08006d,
        SOC_REG_FLAG_RO,
        1,
        soc_HOL_STAT_CPU_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HOL_STAT_PORTr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000067,
        0,
        1,
        soc_HOL_STAT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        4,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40002400,
        0,
        1,
        soc_HOL_STAT_PORT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        32,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM56142_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000088,
        0,
        1,
        soc_HOL_STAT_PORT_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        32,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44002400,
        0,
        1,
        soc_HOL_STAT_PORT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        32,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM56334_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000067,
        0,
        1,
        soc_HOL_STAT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        32,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000067,
        0,
        1,
        soc_HOL_STAT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        4,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM56820_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00006c,
        SOC_REG_FLAG_RO,
        1,
        soc_HOL_STAT_PORT_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        10,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_HPTE_ECC_ERROR0r */
        soc_block_list[113],
        soc_genreg,
        1,
        0x2009800,
        0,
        18,
        soc_HPTE_ECC_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_HPTE_ECC_ERROR0_MASKr */
        soc_block_list[113],
        soc_genreg,
        1,
        0x2009900,
        0,
        18,
        soc_HPTE_ECC_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_HPTE_ECC_STATUS0r */
        soc_block_list[113],
        soc_genreg,
        1,
        0x2009a00,
        0,
        3,
        soc_HPTE_ECC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_HPTE_ECC_STATUS1r */
        soc_block_list[113],
        soc_genreg,
        1,
        0x2009b00,
        0,
        3,
        soc_HPTE_ECC_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_HPTE_ECC_STATUS2r */
        soc_block_list[113],
        soc_genreg,
        1,
        0x2009c00,
        0,
        2,
        soc_HPTE_ECC_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_HRPORTEN_REGISTER_1r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4310,
        0,
        1,
        soc_HRPORTEN_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_HRPORTEN_REGISTER_2r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4311,
        0,
        1,
        soc_HRPORTEN_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_HRPORTEN_REGISTER_3r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4312,
        0,
        1,
        soc_HRPORTEN_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_HR_FLOW_CONTROL_MASK_0_1r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4318,
        0,
        2,
        soc_HR_FLOW_CONTROL_MASK_0_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_HR_FLOW_CONTROL_MASK_2_3r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4319,
        0,
        2,
        soc_HR_FLOW_CONTROL_MASK_2_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HSP_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a000000,
        0,
        4,
        soc_HSP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x10001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HSP_EMPTY_STATUS_P0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a008600,
        SOC_REG_FLAG_RO,
        2,
        soc_HSP_EMPTY_STATUS_P0r_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HSP_EMPTY_STATUS_P1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a008700,
        SOC_REG_FLAG_RO,
        2,
        soc_HSP_EMPTY_STATUS_P0r_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HSP_EN_COR_ERR_RPTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x96080400,
        0,
        14,
        soc_HSP_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HSP_MEMORY_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x96080300,
        0,
        14,
        soc_HSP_MEMORY_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HSP_PIPEX_SPECIAL_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x96080100,
        0,
        5,
        soc_HSP_PIPEX_SPECIAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HSP_PIPEY_SPECIAL_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x96080200,
        0,
        5,
        soc_HSP_PIPEX_SPECIAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HSP_SCHED_GLOBAL_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x96080000,
        0,
        2,
        soc_HSP_SCHED_GLOBAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HSP_SCHED_L0_NODE_CONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x98000000,
        0,
        3,
        soc_HSP_SCHED_L0_NODE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        73,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HSP_SCHED_L0_NODE_CONNECTION_CONFIGr */
        soc_block_list[5],
        soc_portreg,
        5,
        0x98011000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HSP_SCHED_L0_NODE_CONNECTION_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        73,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HSP_SCHED_L0_NODE_WEIGHTr */
        soc_block_list[5],
        soc_portreg,
        5,
        0x98010000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HSP_SCHED_L0_NODE_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        73,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HSP_SCHED_L1_NODE_CONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x9c000000,
        0,
        3,
        soc_HSP_SCHED_L1_NODE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        73,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HSP_SCHED_L1_NODE_WEIGHTr */
        soc_block_list[5],
        soc_portreg,
        10,
        0x9c010000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HSP_SCHED_L0_NODE_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        73,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HSP_SCHED_L2_MC_QUEUE_CONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa0000100,
        0,
        2,
        soc_HSP_SCHED_L2_MC_QUEUE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        73,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HSP_SCHED_L2_MC_QUEUE_WEIGHTr */
        soc_block_list[5],
        soc_portreg,
        10,
        0xa0011000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HSP_SCHED_L0_NODE_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        73,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HSP_SCHED_L2_UC_QUEUE_CONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa0000000,
        0,
        2,
        soc_HSP_SCHED_L2_MC_QUEUE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        73,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HSP_SCHED_L2_UC_QUEUE_WEIGHTr */
        soc_block_list[5],
        soc_portreg,
        10,
        0xa0010000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HSP_SCHED_L0_NODE_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        73,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HSP_SCHED_PORT_CONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x94080500,
        0,
        2,
        soc_HSP_SCHED_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        73,
    },
#endif /* chips */

