
USART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011cfc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002b180  08011e90  08011e90  00012e90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0803d010  0803d010  0003f218  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0803d010  0803d010  0003e010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0803d018  0803d018  0003f218  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0803d018  0803d018  0003e018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0803d01c  0803d01c  0003e01c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000218  20000000  0803d020  0003f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f34  20000218  0803d238  0003f218  2**3
                  ALLOC
 10 ._user_heap_stack 00001404  2000214c  0803d238  0004014c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003f218  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d1fe  00000000  00000000  0003f248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004577  00000000  00000000  0005c446  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001850  00000000  00000000  000609c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012f3  00000000  00000000  00062210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029992  00000000  00000000  00063503  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026378  00000000  00000000  0008ce95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ddd5d  00000000  00000000  000b320d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00190f6a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a88  00000000  00000000  00190fb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000040  00000000  00000000  00198a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000218 	.word	0x20000218
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08011e74 	.word	0x08011e74

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000021c 	.word	0x2000021c
 80001cc:	08011e74 	.word	0x08011e74

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001046:	4b26      	ldr	r3, [pc, #152]	@ (80010e0 <MX_DMA_Init+0xa0>)
 8001048:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800104a:	4a25      	ldr	r2, [pc, #148]	@ (80010e0 <MX_DMA_Init+0xa0>)
 800104c:	f043 0302 	orr.w	r3, r3, #2
 8001050:	6493      	str	r3, [r2, #72]	@ 0x48
 8001052:	4b23      	ldr	r3, [pc, #140]	@ (80010e0 <MX_DMA_Init+0xa0>)
 8001054:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001056:	f003 0302 	and.w	r3, r3, #2
 800105a:	607b      	str	r3, [r7, #4]
 800105c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800105e:	4b20      	ldr	r3, [pc, #128]	@ (80010e0 <MX_DMA_Init+0xa0>)
 8001060:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001062:	4a1f      	ldr	r2, [pc, #124]	@ (80010e0 <MX_DMA_Init+0xa0>)
 8001064:	f043 0301 	orr.w	r3, r3, #1
 8001068:	6493      	str	r3, [r2, #72]	@ 0x48
 800106a:	4b1d      	ldr	r3, [pc, #116]	@ (80010e0 <MX_DMA_Init+0xa0>)
 800106c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800106e:	f003 0301 	and.w	r3, r3, #1
 8001072:	603b      	str	r3, [r7, #0]
 8001074:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001076:	2200      	movs	r2, #0
 8001078:	2100      	movs	r1, #0
 800107a:	200c      	movs	r0, #12
 800107c:	f002 feb3 	bl	8003de6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001080:	200c      	movs	r0, #12
 8001082:	f002 fecc 	bl	8003e1e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001086:	2200      	movs	r2, #0
 8001088:	2100      	movs	r1, #0
 800108a:	200d      	movs	r0, #13
 800108c:	f002 feab 	bl	8003de6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001090:	200d      	movs	r0, #13
 8001092:	f002 fec4 	bl	8003e1e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001096:	2200      	movs	r2, #0
 8001098:	2100      	movs	r1, #0
 800109a:	200e      	movs	r0, #14
 800109c:	f002 fea3 	bl	8003de6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80010a0:	200e      	movs	r0, #14
 80010a2:	f002 febc 	bl	8003e1e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80010a6:	2200      	movs	r2, #0
 80010a8:	2100      	movs	r1, #0
 80010aa:	200f      	movs	r0, #15
 80010ac:	f002 fe9b 	bl	8003de6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80010b0:	200f      	movs	r0, #15
 80010b2:	f002 feb4 	bl	8003e1e <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 0, 0);
 80010b6:	2200      	movs	r2, #0
 80010b8:	2100      	movs	r1, #0
 80010ba:	2044      	movs	r0, #68	@ 0x44
 80010bc:	f002 fe93 	bl	8003de6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 80010c0:	2044      	movs	r0, #68	@ 0x44
 80010c2:	f002 feac 	bl	8003e1e <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel7_IRQn, 0, 0);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2100      	movs	r1, #0
 80010ca:	2045      	movs	r0, #69	@ 0x45
 80010cc:	f002 fe8b 	bl	8003de6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel7_IRQn);
 80010d0:	2045      	movs	r0, #69	@ 0x45
 80010d2:	f002 fea4 	bl	8003e1e <HAL_NVIC_EnableIRQ>

}
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40021000 	.word	0x40021000

080010e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b088      	sub	sp, #32
 80010e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ea:	f107 030c 	add.w	r3, r7, #12
 80010ee:	2200      	movs	r2, #0
 80010f0:	601a      	str	r2, [r3, #0]
 80010f2:	605a      	str	r2, [r3, #4]
 80010f4:	609a      	str	r2, [r3, #8]
 80010f6:	60da      	str	r2, [r3, #12]
 80010f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010fa:	4b38      	ldr	r3, [pc, #224]	@ (80011dc <MX_GPIO_Init+0xf8>)
 80010fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fe:	4a37      	ldr	r2, [pc, #220]	@ (80011dc <MX_GPIO_Init+0xf8>)
 8001100:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001104:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001106:	4b35      	ldr	r3, [pc, #212]	@ (80011dc <MX_GPIO_Init+0xf8>)
 8001108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800110e:	60bb      	str	r3, [r7, #8]
 8001110:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	4b32      	ldr	r3, [pc, #200]	@ (80011dc <MX_GPIO_Init+0xf8>)
 8001114:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001116:	4a31      	ldr	r2, [pc, #196]	@ (80011dc <MX_GPIO_Init+0xf8>)
 8001118:	f043 0301 	orr.w	r3, r3, #1
 800111c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800111e:	4b2f      	ldr	r3, [pc, #188]	@ (80011dc <MX_GPIO_Init+0xf8>)
 8001120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001122:	f003 0301 	and.w	r3, r3, #1
 8001126:	607b      	str	r3, [r7, #4]
 8001128:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800112a:	4b2c      	ldr	r3, [pc, #176]	@ (80011dc <MX_GPIO_Init+0xf8>)
 800112c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112e:	4a2b      	ldr	r2, [pc, #172]	@ (80011dc <MX_GPIO_Init+0xf8>)
 8001130:	f043 0302 	orr.w	r3, r3, #2
 8001134:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001136:	4b29      	ldr	r3, [pc, #164]	@ (80011dc <MX_GPIO_Init+0xf8>)
 8001138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113a:	f003 0302 	and.w	r3, r3, #2
 800113e:	603b      	str	r3, [r7, #0]
 8001140:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_R_Pin|LED_G_Pin, GPIO_PIN_RESET);
 8001142:	2200      	movs	r2, #0
 8001144:	2103      	movs	r1, #3
 8001146:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800114a:	f003 faa3 	bl	8004694 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ASIC_RST_GPIO_Port, ASIC_RST_Pin, GPIO_PIN_SET);
 800114e:	2201      	movs	r2, #1
 8001150:	2110      	movs	r1, #16
 8001152:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001156:	f003 fa9d 	bl	8004694 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_12, GPIO_PIN_SET);
 800115a:	2201      	movs	r2, #1
 800115c:	f241 0101 	movw	r1, #4097	@ 0x1001
 8001160:	481f      	ldr	r0, [pc, #124]	@ (80011e0 <MX_GPIO_Init+0xfc>)
 8001162:	f003 fa97 	bl	8004694 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_R_Pin LED_G_Pin ASIC_RST_Pin */
  GPIO_InitStruct.Pin = LED_R_Pin|LED_G_Pin|ASIC_RST_Pin;
 8001166:	2313      	movs	r3, #19
 8001168:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800116a:	2301      	movs	r3, #1
 800116c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800116e:	2301      	movs	r3, #1
 8001170:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001172:	2302      	movs	r3, #2
 8001174:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001176:	f107 030c 	add.w	r3, r7, #12
 800117a:	4619      	mov	r1, r3
 800117c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001180:	f003 f8f6 	bl	8004370 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_12;
 8001184:	f241 0301 	movw	r3, #4097	@ 0x1001
 8001188:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800118a:	2301      	movs	r3, #1
 800118c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118e:	2300      	movs	r3, #0
 8001190:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001192:	2302      	movs	r3, #2
 8001194:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001196:	f107 030c 	add.w	r3, r7, #12
 800119a:	4619      	mov	r1, r3
 800119c:	4810      	ldr	r0, [pc, #64]	@ (80011e0 <MX_GPIO_Init+0xfc>)
 800119e:	f003 f8e7 	bl	8004370 <HAL_GPIO_Init>

  /*Configure GPIO pins : AFULL_Pin EMPTY_Pin */
  GPIO_InitStruct.Pin = AFULL_Pin|EMPTY_Pin;
 80011a2:	2306      	movs	r3, #6
 80011a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011a6:	2300      	movs	r3, #0
 80011a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011aa:	2302      	movs	r3, #2
 80011ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ae:	f107 030c 	add.w	r3, r7, #12
 80011b2:	4619      	mov	r1, r3
 80011b4:	480a      	ldr	r0, [pc, #40]	@ (80011e0 <MX_GPIO_Init+0xfc>)
 80011b6:	f003 f8db 	bl	8004370 <HAL_GPIO_Init>

  /*Configure GPIO pins : S2_Pin S1_Pin S3_Pin S4_Pin */
  GPIO_InitStruct.Pin = S2_Pin|S1_Pin|S3_Pin|S4_Pin;
 80011ba:	f640 4318 	movw	r3, #3096	@ 0xc18
 80011be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011c0:	2300      	movs	r3, #0
 80011c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011c4:	2301      	movs	r3, #1
 80011c6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011c8:	f107 030c 	add.w	r3, r7, #12
 80011cc:	4619      	mov	r1, r3
 80011ce:	4804      	ldr	r0, [pc, #16]	@ (80011e0 <MX_GPIO_Init+0xfc>)
 80011d0:	f003 f8ce 	bl	8004370 <HAL_GPIO_Init>

}
 80011d4:	bf00      	nop
 80011d6:	3720      	adds	r7, #32
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	40021000 	.word	0x40021000
 80011e0:	48000400 	.word	0x48000400

080011e4 <main>:
uint8_t res = 0;
uint8_t open = 0;
SD_Config current_config;

int main(void)
{
 80011e4:	b590      	push	{r4, r7, lr}
 80011e6:	b089      	sub	sp, #36	@ 0x24
 80011e8:	af02      	add	r7, sp, #8
  HAL_Init();
 80011ea:	f002 fc88 	bl	8003afe <HAL_Init>
  SystemClock_Config();
 80011ee:	f000 f8e7 	bl	80013c0 <SystemClock_Config>
  MX_GPIO_Init();
 80011f2:	f7ff ff77 	bl	80010e4 <MX_GPIO_Init>
  MX_DMA_Init();
 80011f6:	f7ff ff23 	bl	8001040 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80011fa:	f001 fb87 	bl	800290c <MX_USART1_UART_Init>
  MX_SPI2_Init();
 80011fe:	f000 ff23 	bl	8002048 <MX_SPI2_Init>
  MX_FATFS_Init();
 8001202:	f007 fa2b 	bl	800865c <MX_FATFS_Init>
  MX_SPI1_Init();
 8001206:	f000 fee1 	bl	8001fcc <MX_SPI1_Init>
  MX_TIM6_Init();
 800120a:	f001 fb07 	bl	800281c <MX_TIM6_Init>
  MX_TIM2_Init();
 800120e:	f001 fab7 	bl	8002780 <MX_TIM2_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 8001212:	484c      	ldr	r0, [pc, #304]	@ (8001344 <main+0x160>)
 8001214:	f005 f9e6 	bl	80065e4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 8001218:	484b      	ldr	r0, [pc, #300]	@ (8001348 <main+0x164>)
 800121a:	f005 f9e3 	bl	80065e4 <HAL_TIM_Base_Start_IT>
  UART_Queue_Init();
 800121e:	f002 fb5f 	bl	80038e0 <UART_Queue_Init>
  if(SD_Init() == SD_OK)
 8001222:	f000 f9bb 	bl	800159c <SD_Init>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d134      	bne.n	8001296 <main+0xb2>
  {
	res=f_mount(&fs,"0:",1);
 800122c:	2201      	movs	r2, #1
 800122e:	4947      	ldr	r1, [pc, #284]	@ (800134c <main+0x168>)
 8001230:	4847      	ldr	r0, [pc, #284]	@ (8001350 <main+0x16c>)
 8001232:	f00a ffb9 	bl	800c1a8 <f_mount>
 8001236:	4603      	mov	r3, r0
 8001238:	461a      	mov	r2, r3
 800123a:	4b46      	ldr	r3, [pc, #280]	@ (8001354 <main+0x170>)
 800123c:	701a      	strb	r2, [r3, #0]
	if(res != FR_OK)
 800123e:	4b45      	ldr	r3, [pc, #276]	@ (8001354 <main+0x170>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <main+0x66>
		Error_Handler();
 8001246:	f000 f90a 	bl	800145e <Error_Handler>
	if(file_exists(CONFIG_FILE) != FR_OK)
 800124a:	4b43      	ldr	r3, [pc, #268]	@ (8001358 <main+0x174>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4618      	mov	r0, r3
 8001250:	f000 fc5f 	bl	8001b12 <file_exists>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <main+0x7a>
		create_default_config();
 800125a:	f000 fe4b 	bl	8001ef4 <create_default_config>
	int log_num = get_next_log_number();
 800125e:	f000 fc71 	bl	8001b44 <get_next_log_number>
 8001262:	6178      	str	r0, [r7, #20]
	snprintf(current_log_file, sizeof(current_log_file), "%s%05d.txt", LOG_PREFIX, log_num);
 8001264:	4b3d      	ldr	r3, [pc, #244]	@ (800135c <main+0x178>)
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	9300      	str	r3, [sp, #0]
 800126c:	4613      	mov	r3, r2
 800126e:	4a3c      	ldr	r2, [pc, #240]	@ (8001360 <main+0x17c>)
 8001270:	2114      	movs	r1, #20
 8001272:	483c      	ldr	r0, [pc, #240]	@ (8001364 <main+0x180>)
 8001274:	f00d faa0 	bl	800e7b8 <sniprintf>
	f_open(&fil, current_log_file, FA_CREATE_NEW | FA_WRITE);
 8001278:	2206      	movs	r2, #6
 800127a:	493a      	ldr	r1, [pc, #232]	@ (8001364 <main+0x180>)
 800127c:	483a      	ldr	r0, [pc, #232]	@ (8001368 <main+0x184>)
 800127e:	f00a ffd9 	bl	800c234 <f_open>
	current_config = load_and_apply_config();
 8001282:	4c3a      	ldr	r4, [pc, #232]	@ (800136c <main+0x188>)
 8001284:	463b      	mov	r3, r7
 8001286:	4618      	mov	r0, r3
 8001288:	f000 fe60 	bl	8001f4c <load_and_apply_config>
 800128c:	4623      	mov	r3, r4
 800128e:	463a      	mov	r2, r7
 8001290:	6810      	ldr	r0, [r2, #0]
 8001292:	6851      	ldr	r1, [r2, #4]
 8001294:	c303      	stmia	r3!, {r0, r1}
  }
  HAL_UART_Receive_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 8001296:	2240      	movs	r2, #64	@ 0x40
 8001298:	4935      	ldr	r1, [pc, #212]	@ (8001370 <main+0x18c>)
 800129a:	4836      	ldr	r0, [pc, #216]	@ (8001374 <main+0x190>)
 800129c:	f005 fed0 	bl	8007040 <HAL_UART_Receive_DMA>
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 80012a0:	4b34      	ldr	r3, [pc, #208]	@ (8001374 <main+0x190>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	4b33      	ldr	r3, [pc, #204]	@ (8001374 <main+0x190>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f042 0210 	orr.w	r2, r2, #16
 80012ae:	601a      	str	r2, [r3, #0]
  ON_G();
 80012b0:	2201      	movs	r2, #1
 80012b2:	2102      	movs	r1, #2
 80012b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012b8:	f003 f9ec 	bl	8004694 <HAL_GPIO_WritePin>

  while (1)
  {
	  maintain_processing_buffer();
 80012bc:	f002 fa6e 	bl	800379c <maintain_processing_buffer>
	  if(data_ready)
 80012c0:	4b2d      	ldr	r3, [pc, #180]	@ (8001378 <main+0x194>)
 80012c2:	881b      	ldrh	r3, [r3, #0]
 80012c4:	b29b      	uxth	r3, r3
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d019      	beq.n	80012fe <main+0x11a>
	  {
		  CMD_Status state1 = CMD_Judge();
 80012ca:	f001 fd09 	bl	8002ce0 <CMD_Judge>
 80012ce:	4603      	mov	r3, r0
 80012d0:	74fb      	strb	r3, [r7, #19]
		  if(state1 == CMD_OK)
 80012d2:	7cfb      	ldrb	r3, [r7, #19]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d10b      	bne.n	80012f0 <main+0x10c>
		  {
			  CMD_Status state2 = CMD_Execute();
 80012d8:	f001 fdf6 	bl	8002ec8 <CMD_Execute>
 80012dc:	4603      	mov	r3, r0
 80012de:	74bb      	strb	r3, [r7, #18]
			  if(state2 != CMD_OK)
 80012e0:	7cbb      	ldrb	r3, [r7, #18]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d00b      	beq.n	80012fe <main+0x11a>
				  CMD_HANDLE_ERROR(state2);
 80012e6:	7cbb      	ldrb	r3, [r7, #18]
 80012e8:	4618      	mov	r0, r3
 80012ea:	f002 fa8d 	bl	8003808 <CMD_HANDLE_ERROR>
 80012ee:	e006      	b.n	80012fe <main+0x11a>
		  }
		  else if(state1 == CMD_END);
 80012f0:	7cfb      	ldrb	r3, [r7, #19]
 80012f2:	2b06      	cmp	r3, #6
 80012f4:	d003      	beq.n	80012fe <main+0x11a>
		  else
			  CMD_HANDLE_ERROR(state1);
 80012f6:	7cfb      	ldrb	r3, [r7, #19]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f002 fa85 	bl	8003808 <CMD_HANDLE_ERROR>
	  }
	  if(sampling_ready == 1)
 80012fe:	4b1f      	ldr	r3, [pc, #124]	@ (800137c <main+0x198>)
 8001300:	881b      	ldrh	r3, [r3, #0]
 8001302:	b29b      	uxth	r3, r3
 8001304:	2b01      	cmp	r3, #1
 8001306:	d1d9      	bne.n	80012bc <main+0xd8>
	  {
		  if(ReadResult() == HAL_OK)
 8001308:	f001 fc3a 	bl	8002b80 <ReadResult>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d1d4      	bne.n	80012bc <main+0xd8>
		  {
			  uint32_t timeb = peaktime &0xFFFFFFFF;
 8001312:	4b1b      	ldr	r3, [pc, #108]	@ (8001380 <main+0x19c>)
 8001314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001318:	4613      	mov	r3, r2
 800131a:	60fb      	str	r3, [r7, #12]
			  printf("%u, %hu, %hu, %lu, %hu\r\n", codeid, receivercode, FREQ, timeb, peaklevel);
 800131c:	4b19      	ldr	r3, [pc, #100]	@ (8001384 <main+0x1a0>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	4619      	mov	r1, r3
 8001322:	4b19      	ldr	r3, [pc, #100]	@ (8001388 <main+0x1a4>)
 8001324:	881b      	ldrh	r3, [r3, #0]
 8001326:	b29b      	uxth	r3, r3
 8001328:	461a      	mov	r2, r3
 800132a:	4b18      	ldr	r3, [pc, #96]	@ (800138c <main+0x1a8>)
 800132c:	881b      	ldrh	r3, [r3, #0]
 800132e:	4618      	mov	r0, r3
 8001330:	4b17      	ldr	r3, [pc, #92]	@ (8001390 <main+0x1ac>)
 8001332:	881b      	ldrh	r3, [r3, #0]
 8001334:	9301      	str	r3, [sp, #4]
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	9300      	str	r3, [sp, #0]
 800133a:	4603      	mov	r3, r0
 800133c:	4815      	ldr	r0, [pc, #84]	@ (8001394 <main+0x1b0>)
 800133e:	f00d fa29 	bl	800e794 <iprintf>
	  maintain_processing_buffer();
 8001342:	e7bb      	b.n	80012bc <main+0xd8>
 8001344:	20000918 	.word	0x20000918
 8001348:	20000964 	.word	0x20000964
 800134c:	08011e90 	.word	0x08011e90
 8001350:	20000278 	.word	0x20000278
 8001354:	20000708 	.word	0x20000708
 8001358:	20000000 	.word	0x20000000
 800135c:	20000004 	.word	0x20000004
 8001360:	08011e94 	.word	0x08011e94
 8001364:	20000718 	.word	0x20000718
 8001368:	200004b0 	.word	0x200004b0
 800136c:	2000070c 	.word	0x2000070c
 8001370:	20000234 	.word	0x20000234
 8001374:	200009b0 	.word	0x200009b0
 8001378:	20000276 	.word	0x20000276
 800137c:	2000002e 	.word	0x2000002e
 8001380:	20000ad0 	.word	0x20000ad0
 8001384:	20000ac8 	.word	0x20000ac8
 8001388:	20000022 	.word	0x20000022
 800138c:	20000032 	.word	0x20000032
 8001390:	20000aca 	.word	0x20000aca
 8001394:	08011ea0 	.word	0x08011ea0

08001398 <_write>:
  }
}


int _write(int file, char *ptr, int len)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	60f8      	str	r0, [r7, #12]
 80013a0:	60b9      	str	r1, [r7, #8]
 80013a2:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, 100);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	b29a      	uxth	r2, r3
 80013a8:	2364      	movs	r3, #100	@ 0x64
 80013aa:	68b9      	ldr	r1, [r7, #8]
 80013ac:	4803      	ldr	r0, [pc, #12]	@ (80013bc <_write+0x24>)
 80013ae:	f005 fd41 	bl	8006e34 <HAL_UART_Transmit>
    return len;
 80013b2:	687b      	ldr	r3, [r7, #4]
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	3710      	adds	r7, #16
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	200009b0 	.word	0x200009b0

080013c0 <SystemClock_Config>:

void SystemClock_Config(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b096      	sub	sp, #88	@ 0x58
 80013c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013c6:	f107 0314 	add.w	r3, r7, #20
 80013ca:	2244      	movs	r2, #68	@ 0x44
 80013cc:	2100      	movs	r1, #0
 80013ce:	4618      	mov	r0, r3
 80013d0:	f00d faa7 	bl	800e922 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013d4:	463b      	mov	r3, r7
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	605a      	str	r2, [r3, #4]
 80013dc:	609a      	str	r2, [r3, #8]
 80013de:	60da      	str	r2, [r3, #12]
 80013e0:	611a      	str	r2, [r3, #16]

  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80013e2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80013e6:	f003 f995 	bl	8004714 <HAL_PWREx_ControlVoltageScaling>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80013f0:	f000 f835 	bl	800145e <Error_Handler>
  }

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013f4:	2301      	movs	r3, #1
 80013f6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80013f8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80013fc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013fe:	2302      	movs	r3, #2
 8001400:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001402:	2303      	movs	r3, #3
 8001404:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001406:	2301      	movs	r3, #1
 8001408:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 800140a:	2314      	movs	r3, #20
 800140c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800140e:	2307      	movs	r3, #7
 8001410:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001412:	2302      	movs	r3, #2
 8001414:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001416:	2302      	movs	r3, #2
 8001418:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800141a:	f107 0314 	add.w	r3, r7, #20
 800141e:	4618      	mov	r0, r3
 8001420:	f003 f9ce 	bl	80047c0 <HAL_RCC_OscConfig>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800142a:	f000 f818 	bl	800145e <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800142e:	230f      	movs	r3, #15
 8001430:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001432:	2303      	movs	r3, #3
 8001434:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001436:	2300      	movs	r3, #0
 8001438:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800143a:	2300      	movs	r3, #0
 800143c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800143e:	2300      	movs	r3, #0
 8001440:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001442:	463b      	mov	r3, r7
 8001444:	2104      	movs	r1, #4
 8001446:	4618      	mov	r0, r3
 8001448:	f003 fdce 	bl	8004fe8 <HAL_RCC_ClockConfig>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001452:	f000 f804 	bl	800145e <Error_Handler>
  }
}
 8001456:	bf00      	nop
 8001458:	3758      	adds	r7, #88	@ 0x58
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}

0800145e <Error_Handler>:

void Error_Handler(void)
{
 800145e:	b580      	push	{r7, lr}
 8001460:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001462:	b672      	cpsid	i
}
 8001464:	bf00      	nop
  __disable_irq();
  while (1)
  {
	  SHINE_R();
 8001466:	f000 f806 	bl	8001476 <SHINE_R>
	  HAL_Delay(1000);
 800146a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800146e:	f002 fbbb 	bl	8003be8 <HAL_Delay>
	  SHINE_R();
 8001472:	bf00      	nop
 8001474:	e7f7      	b.n	8001466 <Error_Handler+0x8>

08001476 <SHINE_R>:
const char *LOG_PREFIX = "log";
char current_log_file[20];
static int cached_max_log_num = -1;

void SHINE_R(void)
{
 8001476:	b580      	push	{r7, lr}
 8001478:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
 800147a:	2101      	movs	r1, #1
 800147c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001480:	f003 f920 	bl	80046c4 <HAL_GPIO_TogglePin>
	HAL_Delay(1000);
 8001484:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001488:	f002 fbae 	bl	8003be8 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
 800148c:	2101      	movs	r1, #1
 800148e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001492:	f003 f917 	bl	80046c4 <HAL_GPIO_TogglePin>
}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}
	...

0800149c <SPI_TransmitReceive>:
	HAL_Delay(1000);
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
}

uint8_t SPI_TransmitReceive(uint8_t data) //
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b086      	sub	sp, #24
 80014a0:	af02      	add	r7, sp, #8
 80014a2:	4603      	mov	r3, r0
 80014a4:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&hspi2, &data, &rx_data, 1 ,100);
 80014a6:	f107 020f 	add.w	r2, r7, #15
 80014aa:	1df9      	adds	r1, r7, #7
 80014ac:	2364      	movs	r3, #100	@ 0x64
 80014ae:	9300      	str	r3, [sp, #0]
 80014b0:	2301      	movs	r3, #1
 80014b2:	4804      	ldr	r0, [pc, #16]	@ (80014c4 <SPI_TransmitReceive+0x28>)
 80014b4:	f004 fb9b 	bl	8005bee <HAL_SPI_TransmitReceive>
    return rx_data;
 80014b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	20000790 	.word	0x20000790

080014c8 <SD_PowerOnSeq>:

void SD_PowerOnSeq(void) //80
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
    SD_CS_HIGH();
 80014ce:	2201      	movs	r2, #1
 80014d0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014d4:	4809      	ldr	r0, [pc, #36]	@ (80014fc <SD_PowerOnSeq+0x34>)
 80014d6:	f003 f8dd 	bl	8004694 <HAL_GPIO_WritePin>
    for(uint8_t i=0; i<10; i++)
 80014da:	2300      	movs	r3, #0
 80014dc:	71fb      	strb	r3, [r7, #7]
 80014de:	e005      	b.n	80014ec <SD_PowerOnSeq+0x24>
    {
        SPI_TransmitReceive(0xFF);
 80014e0:	20ff      	movs	r0, #255	@ 0xff
 80014e2:	f7ff ffdb 	bl	800149c <SPI_TransmitReceive>
    for(uint8_t i=0; i<10; i++)
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	3301      	adds	r3, #1
 80014ea:	71fb      	strb	r3, [r7, #7]
 80014ec:	79fb      	ldrb	r3, [r7, #7]
 80014ee:	2b09      	cmp	r3, #9
 80014f0:	d9f6      	bls.n	80014e0 <SD_PowerOnSeq+0x18>
    }
}
 80014f2:	bf00      	nop
 80014f4:	bf00      	nop
 80014f6:	3708      	adds	r7, #8
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	48000400 	.word	0x48000400

08001500 <SD_SendCmd>:

uint8_t SD_SendCmd(uint8_t cmd, uint32_t arg, uint8_t crc)  //cmdargcrc
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	6039      	str	r1, [r7, #0]
 800150a:	71fb      	strb	r3, [r7, #7]
 800150c:	4613      	mov	r3, r2
 800150e:	71bb      	strb	r3, [r7, #6]
	uint8_t retry = 0;
 8001510:	2300      	movs	r3, #0
 8001512:	73fb      	strb	r3, [r7, #15]
	uint8_t response;
	do{
		retry=SPI_TransmitReceive(0xFF);
 8001514:	20ff      	movs	r0, #255	@ 0xff
 8001516:	f7ff ffc1 	bl	800149c <SPI_TransmitReceive>
 800151a:	4603      	mov	r3, r0
 800151c:	73fb      	strb	r3, [r7, #15]
	}while(retry!=0xFF);  //CMD8
 800151e:	7bfb      	ldrb	r3, [r7, #15]
 8001520:	2bff      	cmp	r3, #255	@ 0xff
 8001522:	d1f7      	bne.n	8001514 <SD_SendCmd+0x14>

    SPI_TransmitReceive(0x40 | cmd);
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800152a:	b2db      	uxtb	r3, r3
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff ffb5 	bl	800149c <SPI_TransmitReceive>
    SPI_TransmitReceive((arg >> 24) & 0xFF);
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	0e1b      	lsrs	r3, r3, #24
 8001536:	b2db      	uxtb	r3, r3
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff ffaf 	bl	800149c <SPI_TransmitReceive>
    SPI_TransmitReceive((arg >> 16) & 0xFF);
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	0c1b      	lsrs	r3, r3, #16
 8001542:	b2db      	uxtb	r3, r3
 8001544:	4618      	mov	r0, r3
 8001546:	f7ff ffa9 	bl	800149c <SPI_TransmitReceive>
    SPI_TransmitReceive((arg >> 8)  & 0xFF);
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	0a1b      	lsrs	r3, r3, #8
 800154e:	b2db      	uxtb	r3, r3
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff ffa3 	bl	800149c <SPI_TransmitReceive>
    SPI_TransmitReceive(arg & 0xFF);
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	b2db      	uxtb	r3, r3
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff ff9e 	bl	800149c <SPI_TransmitReceive>
    SPI_TransmitReceive(crc | 0x01);
 8001560:	79bb      	ldrb	r3, [r7, #6]
 8001562:	f043 0301 	orr.w	r3, r3, #1
 8001566:	b2db      	uxtb	r3, r3
 8001568:	4618      	mov	r0, r3
 800156a:	f7ff ff97 	bl	800149c <SPI_TransmitReceive>
    retry = 0;
 800156e:	2300      	movs	r3, #0
 8001570:	73fb      	strb	r3, [r7, #15]

	do {
	response = SPI_TransmitReceive(0xFF);
 8001572:	20ff      	movs	r0, #255	@ 0xff
 8001574:	f7ff ff92 	bl	800149c <SPI_TransmitReceive>
 8001578:	4603      	mov	r3, r0
 800157a:	73bb      	strb	r3, [r7, #14]
	retry++;
 800157c:	7bfb      	ldrb	r3, [r7, #15]
 800157e:	3301      	adds	r3, #1
 8001580:	73fb      	strb	r3, [r7, #15]
	} while ((response & 0x80) && (retry < 0xFF));
 8001582:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001586:	2b00      	cmp	r3, #0
 8001588:	da02      	bge.n	8001590 <SD_SendCmd+0x90>
 800158a:	7bfb      	ldrb	r3, [r7, #15]
 800158c:	2bff      	cmp	r3, #255	@ 0xff
 800158e:	d1f0      	bne.n	8001572 <SD_SendCmd+0x72>
	return response;
 8001590:	7bbb      	ldrb	r3, [r7, #14]
}
 8001592:	4618      	mov	r0, r3
 8001594:	3710      	adds	r7, #16
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
	...

0800159c <SD_Init>:

SD_Status SD_Init(void) //SD
{
 800159c:	b590      	push	{r4, r7, lr}
 800159e:	b085      	sub	sp, #20
 80015a0:	af00      	add	r7, sp, #0
	uint8_t r1;
	uint8_t buff[6] = {0};
 80015a2:	1d3b      	adds	r3, r7, #4
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]
 80015a8:	809a      	strh	r2, [r3, #4]
	uint16_t retry;
	uint8_t i;

	SD_PowerOnSeq();
 80015aa:	f7ff ff8d 	bl	80014c8 <SD_PowerOnSeq>
	SD_CS_LOW();
 80015ae:	2200      	movs	r2, #0
 80015b0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015b4:	487a      	ldr	r0, [pc, #488]	@ (80017a0 <SD_Init+0x204>)
 80015b6:	f003 f86d 	bl	8004694 <HAL_GPIO_WritePin>

	retry = 1000; // 
 80015ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015be:	81fb      	strh	r3, [r7, #14]
	do {
	    r1 = SD_SendCmd(CMD0, 0, 0x95);
 80015c0:	2295      	movs	r2, #149	@ 0x95
 80015c2:	2100      	movs	r1, #0
 80015c4:	2000      	movs	r0, #0
 80015c6:	f7ff ff9b 	bl	8001500 <SD_SendCmd>
 80015ca:	4603      	mov	r3, r0
 80015cc:	733b      	strb	r3, [r7, #12]
	    retry--;
 80015ce:	89fb      	ldrh	r3, [r7, #14]
 80015d0:	3b01      	subs	r3, #1
 80015d2:	81fb      	strh	r3, [r7, #14]
	} while (r1 != 0x01 && retry > 0);
 80015d4:	7b3b      	ldrb	r3, [r7, #12]
 80015d6:	2b01      	cmp	r3, #1
 80015d8:	d002      	beq.n	80015e0 <SD_Init+0x44>
 80015da:	89fb      	ldrh	r3, [r7, #14]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d1ef      	bne.n	80015c0 <SD_Init+0x24>

	if (retry == 0)
 80015e0:	89fb      	ldrh	r3, [r7, #14]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d107      	bne.n	80015f6 <SD_Init+0x5a>
	{
	    SD_CS_HIGH();
 80015e6:	2201      	movs	r2, #1
 80015e8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015ec:	486c      	ldr	r0, [pc, #432]	@ (80017a0 <SD_Init+0x204>)
 80015ee:	f003 f851 	bl	8004694 <HAL_GPIO_WritePin>
	    return SD_ERROR; // 
 80015f2:	2301      	movs	r3, #1
 80015f4:	e0d0      	b.n	8001798 <SD_Init+0x1fc>
	}

	SD_TYPE=0;
 80015f6:	4b6b      	ldr	r3, [pc, #428]	@ (80017a4 <SD_Init+0x208>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	701a      	strb	r2, [r3, #0]
	r1 = SD_SendCmd(CMD8, 0x1AA, 0x87);
 80015fc:	2287      	movs	r2, #135	@ 0x87
 80015fe:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8001602:	2008      	movs	r0, #8
 8001604:	f7ff ff7c 	bl	8001500 <SD_SendCmd>
 8001608:	4603      	mov	r3, r0
 800160a:	733b      	strb	r3, [r7, #12]
	if(r1==0x01)
 800160c:	7b3b      	ldrb	r3, [r7, #12]
 800160e:	2b01      	cmp	r3, #1
 8001610:	d161      	bne.n	80016d6 <SD_Init+0x13a>
	{
		for(i=0;i<4;i++)buff[i]=SPI_TransmitReceive(0xFF);
 8001612:	2300      	movs	r3, #0
 8001614:	737b      	strb	r3, [r7, #13]
 8001616:	e00d      	b.n	8001634 <SD_Init+0x98>
 8001618:	7b7c      	ldrb	r4, [r7, #13]
 800161a:	20ff      	movs	r0, #255	@ 0xff
 800161c:	f7ff ff3e 	bl	800149c <SPI_TransmitReceive>
 8001620:	4603      	mov	r3, r0
 8001622:	461a      	mov	r2, r3
 8001624:	f104 0310 	add.w	r3, r4, #16
 8001628:	443b      	add	r3, r7
 800162a:	f803 2c0c 	strb.w	r2, [r3, #-12]
 800162e:	7b7b      	ldrb	r3, [r7, #13]
 8001630:	3301      	adds	r3, #1
 8001632:	737b      	strb	r3, [r7, #13]
 8001634:	7b7b      	ldrb	r3, [r7, #13]
 8001636:	2b03      	cmp	r3, #3
 8001638:	d9ee      	bls.n	8001618 <SD_Init+0x7c>
		if(buff[2]==0X01&&buff[3]==0XAA)
 800163a:	79bb      	ldrb	r3, [r7, #6]
 800163c:	2b01      	cmp	r3, #1
 800163e:	f040 8098 	bne.w	8001772 <SD_Init+0x1d6>
 8001642:	79fb      	ldrb	r3, [r7, #7]
 8001644:	2baa      	cmp	r3, #170	@ 0xaa
 8001646:	f040 8094 	bne.w	8001772 <SD_Init+0x1d6>
		{
			retry=0XFFFE;
 800164a:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 800164e:	81fb      	strh	r3, [r7, #14]
			do
			{
				SD_SendCmd(CMD55,0,0);
 8001650:	2200      	movs	r2, #0
 8001652:	2100      	movs	r1, #0
 8001654:	2037      	movs	r0, #55	@ 0x37
 8001656:	f7ff ff53 	bl	8001500 <SD_SendCmd>
				r1=SD_SendCmd(ACMD41,0x40000000,0);
 800165a:	2200      	movs	r2, #0
 800165c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001660:	2029      	movs	r0, #41	@ 0x29
 8001662:	f7ff ff4d 	bl	8001500 <SD_SendCmd>
 8001666:	4603      	mov	r3, r0
 8001668:	733b      	strb	r3, [r7, #12]
			}while(r1&&retry--);
 800166a:	7b3b      	ldrb	r3, [r7, #12]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d004      	beq.n	800167a <SD_Init+0xde>
 8001670:	89fb      	ldrh	r3, [r7, #14]
 8001672:	1e5a      	subs	r2, r3, #1
 8001674:	81fa      	strh	r2, [r7, #14]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d1ea      	bne.n	8001650 <SD_Init+0xb4>
			r1=SD_SendCmd(CMD58,0,0);
 800167a:	2200      	movs	r2, #0
 800167c:	2100      	movs	r1, #0
 800167e:	203a      	movs	r0, #58	@ 0x3a
 8001680:	f7ff ff3e 	bl	8001500 <SD_SendCmd>
 8001684:	4603      	mov	r3, r0
 8001686:	733b      	strb	r3, [r7, #12]
			if(retry&&r1==0)
 8001688:	89fb      	ldrh	r3, [r7, #14]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d071      	beq.n	8001772 <SD_Init+0x1d6>
 800168e:	7b3b      	ldrb	r3, [r7, #12]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d16e      	bne.n	8001772 <SD_Init+0x1d6>
			{
				for(i=0;i<4;i++)buff[i]=SPI_TransmitReceive(0XFF);
 8001694:	2300      	movs	r3, #0
 8001696:	737b      	strb	r3, [r7, #13]
 8001698:	e00d      	b.n	80016b6 <SD_Init+0x11a>
 800169a:	7b7c      	ldrb	r4, [r7, #13]
 800169c:	20ff      	movs	r0, #255	@ 0xff
 800169e:	f7ff fefd 	bl	800149c <SPI_TransmitReceive>
 80016a2:	4603      	mov	r3, r0
 80016a4:	461a      	mov	r2, r3
 80016a6:	f104 0310 	add.w	r3, r4, #16
 80016aa:	443b      	add	r3, r7
 80016ac:	f803 2c0c 	strb.w	r2, [r3, #-12]
 80016b0:	7b7b      	ldrb	r3, [r7, #13]
 80016b2:	3301      	adds	r3, #1
 80016b4:	737b      	strb	r3, [r7, #13]
 80016b6:	7b7b      	ldrb	r3, [r7, #13]
 80016b8:	2b03      	cmp	r3, #3
 80016ba:	d9ee      	bls.n	800169a <SD_Init+0xfe>
				if(buff[0]&0x40){
 80016bc:	793b      	ldrb	r3, [r7, #4]
 80016be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d003      	beq.n	80016ce <SD_Init+0x132>
					SD_TYPE=V2HC;
 80016c6:	4b37      	ldr	r3, [pc, #220]	@ (80017a4 <SD_Init+0x208>)
 80016c8:	2206      	movs	r2, #6
 80016ca:	701a      	strb	r2, [r3, #0]
 80016cc:	e051      	b.n	8001772 <SD_Init+0x1d6>
				}else {
					SD_TYPE=V2;
 80016ce:	4b35      	ldr	r3, [pc, #212]	@ (80017a4 <SD_Init+0x208>)
 80016d0:	2204      	movs	r2, #4
 80016d2:	701a      	strb	r2, [r3, #0]
 80016d4:	e04d      	b.n	8001772 <SD_Init+0x1d6>
			}
		}
	}
	else
	{
		SD_SendCmd(CMD55,0,0);
 80016d6:	2200      	movs	r2, #0
 80016d8:	2100      	movs	r1, #0
 80016da:	2037      	movs	r0, #55	@ 0x37
 80016dc:	f7ff ff10 	bl	8001500 <SD_SendCmd>
		r1=SD_SendCmd(ACMD41,0,0);
 80016e0:	2200      	movs	r2, #0
 80016e2:	2100      	movs	r1, #0
 80016e4:	2029      	movs	r0, #41	@ 0x29
 80016e6:	f7ff ff0b 	bl	8001500 <SD_SendCmd>
 80016ea:	4603      	mov	r3, r0
 80016ec:	733b      	strb	r3, [r7, #12]
		if(r1<=1)
 80016ee:	7b3b      	ldrb	r3, [r7, #12]
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d81a      	bhi.n	800172a <SD_Init+0x18e>
		{
			SD_TYPE=V1;
 80016f4:	4b2b      	ldr	r3, [pc, #172]	@ (80017a4 <SD_Init+0x208>)
 80016f6:	2202      	movs	r2, #2
 80016f8:	701a      	strb	r2, [r3, #0]
			retry=0XFFFE;
 80016fa:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 80016fe:	81fb      	strh	r3, [r7, #14]
			do
			{
				SD_SendCmd(CMD55,0,0);
 8001700:	2200      	movs	r2, #0
 8001702:	2100      	movs	r1, #0
 8001704:	2037      	movs	r0, #55	@ 0x37
 8001706:	f7ff fefb 	bl	8001500 <SD_SendCmd>
				r1=SD_SendCmd(ACMD41,0,0);
 800170a:	2200      	movs	r2, #0
 800170c:	2100      	movs	r1, #0
 800170e:	2029      	movs	r0, #41	@ 0x29
 8001710:	f7ff fef6 	bl	8001500 <SD_SendCmd>
 8001714:	4603      	mov	r3, r0
 8001716:	733b      	strb	r3, [r7, #12]
			}while(r1&&retry--);
 8001718:	7b3b      	ldrb	r3, [r7, #12]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d01a      	beq.n	8001754 <SD_Init+0x1b8>
 800171e:	89fb      	ldrh	r3, [r7, #14]
 8001720:	1e5a      	subs	r2, r3, #1
 8001722:	81fa      	strh	r2, [r7, #14]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d1eb      	bne.n	8001700 <SD_Init+0x164>
 8001728:	e014      	b.n	8001754 <SD_Init+0x1b8>
		}else
		{
			SD_TYPE=MMC;
 800172a:	4b1e      	ldr	r3, [pc, #120]	@ (80017a4 <SD_Init+0x208>)
 800172c:	2201      	movs	r2, #1
 800172e:	701a      	strb	r2, [r3, #0]
			retry=0XFFFE;
 8001730:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8001734:	81fb      	strh	r3, [r7, #14]
			do
			{
				r1=SD_SendCmd(CMD1,0,0);
 8001736:	2200      	movs	r2, #0
 8001738:	2100      	movs	r1, #0
 800173a:	2001      	movs	r0, #1
 800173c:	f7ff fee0 	bl	8001500 <SD_SendCmd>
 8001740:	4603      	mov	r3, r0
 8001742:	733b      	strb	r3, [r7, #12]
			}while(r1&&retry--);
 8001744:	7b3b      	ldrb	r3, [r7, #12]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d004      	beq.n	8001754 <SD_Init+0x1b8>
 800174a:	89fb      	ldrh	r3, [r7, #14]
 800174c:	1e5a      	subs	r2, r3, #1
 800174e:	81fa      	strh	r2, [r7, #14]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d1f0      	bne.n	8001736 <SD_Init+0x19a>
		}
		if(retry==0||SD_SendCmd(CMD16,512,0)!=0)SD_TYPE=ERR;
 8001754:	89fb      	ldrh	r3, [r7, #14]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d008      	beq.n	800176c <SD_Init+0x1d0>
 800175a:	2200      	movs	r2, #0
 800175c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001760:	2010      	movs	r0, #16
 8001762:	f7ff fecd 	bl	8001500 <SD_SendCmd>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d002      	beq.n	8001772 <SD_Init+0x1d6>
 800176c:	4b0d      	ldr	r3, [pc, #52]	@ (80017a4 <SD_Init+0x208>)
 800176e:	2200      	movs	r2, #0
 8001770:	701a      	strb	r2, [r3, #0]
	}
	SD_CS_HIGH();
 8001772:	2201      	movs	r2, #1
 8001774:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001778:	4809      	ldr	r0, [pc, #36]	@ (80017a0 <SD_Init+0x204>)
 800177a:	f002 ff8b 	bl	8004694 <HAL_GPIO_WritePin>
    hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800177e:	4b0a      	ldr	r3, [pc, #40]	@ (80017a8 <SD_Init+0x20c>)
 8001780:	2208      	movs	r2, #8
 8001782:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi2);
 8001784:	4808      	ldr	r0, [pc, #32]	@ (80017a8 <SD_Init+0x20c>)
 8001786:	f004 f98f 	bl	8005aa8 <HAL_SPI_Init>

    if(SD_TYPE != ERR)
 800178a:	4b06      	ldr	r3, [pc, #24]	@ (80017a4 <SD_Init+0x208>)
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <SD_Init+0x1fa>
    	return SD_OK;
 8001792:	2300      	movs	r3, #0
 8001794:	e000      	b.n	8001798 <SD_Init+0x1fc>
    else
    	return SD_ERROR;
 8001796:	2301      	movs	r3, #1
}
 8001798:	4618      	mov	r0, r3
 800179a:	3714      	adds	r7, #20
 800179c:	46bd      	mov	sp, r7
 800179e:	bd90      	pop	{r4, r7, pc}
 80017a0:	48000400 	.word	0x48000400
 80017a4:	20000714 	.word	0x20000714
 80017a8:	20000790 	.word	0x20000790

080017ac <SD_ReceiveData>:

uint8_t SD_ReceiveData(uint8_t *data, uint16_t len) //SDlen512
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	460b      	mov	r3, r1
 80017b6:	807b      	strh	r3, [r7, #2]
   uint8_t r1;
   SD_CS_LOW();
 80017b8:	2200      	movs	r2, #0
 80017ba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017be:	4817      	ldr	r0, [pc, #92]	@ (800181c <SD_ReceiveData+0x70>)
 80017c0:	f002 ff68 	bl	8004694 <HAL_GPIO_WritePin>
   do
   {
      r1 = SPI_TransmitReceive(0xFF);
 80017c4:	20ff      	movs	r0, #255	@ 0xff
 80017c6:	f7ff fe69 	bl	800149c <SPI_TransmitReceive>
 80017ca:	4603      	mov	r3, r0
 80017cc:	73fb      	strb	r3, [r7, #15]
      HAL_Delay(100);
 80017ce:	2064      	movs	r0, #100	@ 0x64
 80017d0:	f002 fa0a 	bl	8003be8 <HAL_Delay>
   }while(r1 != 0xFE); // sdspi0xFE
 80017d4:	7bfb      	ldrb	r3, [r7, #15]
 80017d6:	2bfe      	cmp	r3, #254	@ 0xfe
 80017d8:	d1f4      	bne.n	80017c4 <SD_ReceiveData+0x18>
  while(len--)
 80017da:	e009      	b.n	80017f0 <SD_ReceiveData+0x44>
  {
   *data = SPI_TransmitReceive(0xFF);
 80017dc:	20ff      	movs	r0, #255	@ 0xff
 80017de:	f7ff fe5d 	bl	800149c <SPI_TransmitReceive>
 80017e2:	4603      	mov	r3, r0
 80017e4:	461a      	mov	r2, r3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	701a      	strb	r2, [r3, #0]
   data++;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	3301      	adds	r3, #1
 80017ee:	607b      	str	r3, [r7, #4]
  while(len--)
 80017f0:	887b      	ldrh	r3, [r7, #2]
 80017f2:	1e5a      	subs	r2, r3, #1
 80017f4:	807a      	strh	r2, [r7, #2]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d1f0      	bne.n	80017dc <SD_ReceiveData+0x30>
  }
  SPI_TransmitReceive(0xFF);
 80017fa:	20ff      	movs	r0, #255	@ 0xff
 80017fc:	f7ff fe4e 	bl	800149c <SPI_TransmitReceive>
  SPI_TransmitReceive(0xFF);
 8001800:	20ff      	movs	r0, #255	@ 0xff
 8001802:	f7ff fe4b 	bl	800149c <SPI_TransmitReceive>
  SD_CS_HIGH();
 8001806:	2201      	movs	r2, #1
 8001808:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800180c:	4803      	ldr	r0, [pc, #12]	@ (800181c <SD_ReceiveData+0x70>)
 800180e:	f002 ff41 	bl	8004694 <HAL_GPIO_WritePin>
  return 0;
 8001812:	2300      	movs	r3, #0
}
 8001814:	4618      	mov	r0, r3
 8001816:	3710      	adds	r7, #16
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	48000400 	.word	0x48000400

08001820 <SD_SendBlock>:

uint8_t SD_SendBlock(uint8_t*buf,uint8_t cmd) //512
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	460b      	mov	r3, r1
 800182a:	70fb      	strb	r3, [r7, #3]
	uint16_t i;
	uint8_t r1;
	do{
		r1=SPI_TransmitReceive(0xFF);
 800182c:	20ff      	movs	r0, #255	@ 0xff
 800182e:	f7ff fe35 	bl	800149c <SPI_TransmitReceive>
 8001832:	4603      	mov	r3, r0
 8001834:	737b      	strb	r3, [r7, #13]
	}while(r1!=0xFF);
 8001836:	7b7b      	ldrb	r3, [r7, #13]
 8001838:	2bff      	cmp	r3, #255	@ 0xff
 800183a:	d1f7      	bne.n	800182c <SD_SendBlock+0xc>

	SPI_TransmitReceive(cmd);
 800183c:	78fb      	ldrb	r3, [r7, #3]
 800183e:	4618      	mov	r0, r3
 8001840:	f7ff fe2c 	bl	800149c <SPI_TransmitReceive>
	if(cmd!=0xFD) //0xFD
 8001844:	78fb      	ldrb	r3, [r7, #3]
 8001846:	2bfd      	cmp	r3, #253	@ 0xfd
 8001848:	d022      	beq.n	8001890 <SD_SendBlock+0x70>
	{
		for(i = 0;i < 512;i++)
 800184a:	2300      	movs	r3, #0
 800184c:	81fb      	strh	r3, [r7, #14]
 800184e:	e009      	b.n	8001864 <SD_SendBlock+0x44>
			SPI_TransmitReceive(buf[i]);
 8001850:	89fb      	ldrh	r3, [r7, #14]
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	4413      	add	r3, r2
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	4618      	mov	r0, r3
 800185a:	f7ff fe1f 	bl	800149c <SPI_TransmitReceive>
		for(i = 0;i < 512;i++)
 800185e:	89fb      	ldrh	r3, [r7, #14]
 8001860:	3301      	adds	r3, #1
 8001862:	81fb      	strh	r3, [r7, #14]
 8001864:	89fb      	ldrh	r3, [r7, #14]
 8001866:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800186a:	d3f1      	bcc.n	8001850 <SD_SendBlock+0x30>
		SPI_TransmitReceive(0xFF);
 800186c:	20ff      	movs	r0, #255	@ 0xff
 800186e:	f7ff fe15 	bl	800149c <SPI_TransmitReceive>
		SPI_TransmitReceive(0xFF);
 8001872:	20ff      	movs	r0, #255	@ 0xff
 8001874:	f7ff fe12 	bl	800149c <SPI_TransmitReceive>
		i=SPI_TransmitReceive(0xFF);
 8001878:	20ff      	movs	r0, #255	@ 0xff
 800187a:	f7ff fe0f 	bl	800149c <SPI_TransmitReceive>
 800187e:	4603      	mov	r3, r0
 8001880:	81fb      	strh	r3, [r7, #14]
		if((i&0x1F)!=0x05) //530x05
 8001882:	89fb      	ldrh	r3, [r7, #14]
 8001884:	f003 031f 	and.w	r3, r3, #31
 8001888:	2b05      	cmp	r3, #5
 800188a:	d001      	beq.n	8001890 <SD_SendBlock+0x70>
			return 2;
 800188c:	2302      	movs	r3, #2
 800188e:	e000      	b.n	8001892 <SD_SendBlock+0x72>
	}
    return 0;
 8001890:	2300      	movs	r3, #0
}
 8001892:	4618      	mov	r0, r3
 8001894:	3710      	adds	r7, #16
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
	...

0800189c <SD_ReadDisk>:

uint8_t SD_ReadDisk(uint8_t*buf,uint32_t sector,uint8_t cnt) //SDbuf sector cnt
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b086      	sub	sp, #24
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	60f8      	str	r0, [r7, #12]
 80018a4:	60b9      	str	r1, [r7, #8]
 80018a6:	4613      	mov	r3, r2
 80018a8:	71fb      	strb	r3, [r7, #7]
	SD_CS_LOW();
 80018aa:	2200      	movs	r2, #0
 80018ac:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018b0:	4824      	ldr	r0, [pc, #144]	@ (8001944 <SD_ReadDisk+0xa8>)
 80018b2:	f002 feef 	bl	8004694 <HAL_GPIO_WritePin>
	uint8_t r1;
	if(SD_TYPE!=V2HC)
 80018b6:	4b24      	ldr	r3, [pc, #144]	@ (8001948 <SD_ReadDisk+0xac>)
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	2b06      	cmp	r3, #6
 80018bc:	d002      	beq.n	80018c4 <SD_ReadDisk+0x28>
		sector *= 512;
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	025b      	lsls	r3, r3, #9
 80018c2:	60bb      	str	r3, [r7, #8]
	if(cnt==1)
 80018c4:	79fb      	ldrb	r3, [r7, #7]
 80018c6:	2b01      	cmp	r3, #1
 80018c8:	d111      	bne.n	80018ee <SD_ReadDisk+0x52>
	{
		r1=SD_SendCmd(CMD17,sector,0);
 80018ca:	2200      	movs	r2, #0
 80018cc:	68b9      	ldr	r1, [r7, #8]
 80018ce:	2011      	movs	r0, #17
 80018d0:	f7ff fe16 	bl	8001500 <SD_SendCmd>
 80018d4:	4603      	mov	r3, r0
 80018d6:	75fb      	strb	r3, [r7, #23]
		if(r1==0)
 80018d8:	7dfb      	ldrb	r3, [r7, #23]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d127      	bne.n	800192e <SD_ReadDisk+0x92>
			r1=SD_ReceiveData(buf,512);
 80018de:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018e2:	68f8      	ldr	r0, [r7, #12]
 80018e4:	f7ff ff62 	bl	80017ac <SD_ReceiveData>
 80018e8:	4603      	mov	r3, r0
 80018ea:	75fb      	strb	r3, [r7, #23]
 80018ec:	e01f      	b.n	800192e <SD_ReadDisk+0x92>
	}
	else
	{
		r1=SD_SendCmd(CMD18,sector,0);
 80018ee:	2200      	movs	r2, #0
 80018f0:	68b9      	ldr	r1, [r7, #8]
 80018f2:	2012      	movs	r0, #18
 80018f4:	f7ff fe04 	bl	8001500 <SD_SendCmd>
 80018f8:	4603      	mov	r3, r0
 80018fa:	75fb      	strb	r3, [r7, #23]
		do
		{
			r1=SD_ReceiveData(buf,512);
 80018fc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001900:	68f8      	ldr	r0, [r7, #12]
 8001902:	f7ff ff53 	bl	80017ac <SD_ReceiveData>
 8001906:	4603      	mov	r3, r0
 8001908:	75fb      	strb	r3, [r7, #23]
			buf+=512;
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001910:	60fb      	str	r3, [r7, #12]
		}while(--cnt && r1==0);
 8001912:	79fb      	ldrb	r3, [r7, #7]
 8001914:	3b01      	subs	r3, #1
 8001916:	71fb      	strb	r3, [r7, #7]
 8001918:	79fb      	ldrb	r3, [r7, #7]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d002      	beq.n	8001924 <SD_ReadDisk+0x88>
 800191e:	7dfb      	ldrb	r3, [r7, #23]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d0eb      	beq.n	80018fc <SD_ReadDisk+0x60>
		SD_SendCmd(CMD12,0,0);
 8001924:	2200      	movs	r2, #0
 8001926:	2100      	movs	r1, #0
 8001928:	200c      	movs	r0, #12
 800192a:	f7ff fde9 	bl	8001500 <SD_SendCmd>
	}
	SD_CS_HIGH();
 800192e:	2201      	movs	r2, #1
 8001930:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001934:	4803      	ldr	r0, [pc, #12]	@ (8001944 <SD_ReadDisk+0xa8>)
 8001936:	f002 fead 	bl	8004694 <HAL_GPIO_WritePin>
	return r1;
 800193a:	7dfb      	ldrb	r3, [r7, #23]
}
 800193c:	4618      	mov	r0, r3
 800193e:	3718      	adds	r7, #24
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	48000400 	.word	0x48000400
 8001948:	20000714 	.word	0x20000714

0800194c <SD_WriteDisk>:

uint8_t SD_WriteDisk(uint8_t*buf,uint32_t sector,uint8_t cnt) //SDbuf sector cnt
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b086      	sub	sp, #24
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	60b9      	str	r1, [r7, #8]
 8001956:	4613      	mov	r3, r2
 8001958:	71fb      	strb	r3, [r7, #7]
	SD_CS_LOW();
 800195a:	2200      	movs	r2, #0
 800195c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001960:	482d      	ldr	r0, [pc, #180]	@ (8001a18 <SD_WriteDisk+0xcc>)
 8001962:	f002 fe97 	bl	8004694 <HAL_GPIO_WritePin>
	uint8_t r1;
	if(SD_TYPE!=V2HC)
 8001966:	4b2d      	ldr	r3, [pc, #180]	@ (8001a1c <SD_WriteDisk+0xd0>)
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	2b06      	cmp	r3, #6
 800196c:	d002      	beq.n	8001974 <SD_WriteDisk+0x28>
		sector *= 512;
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	025b      	lsls	r3, r3, #9
 8001972:	60bb      	str	r3, [r7, #8]
	if(cnt==1)
 8001974:	79fb      	ldrb	r3, [r7, #7]
 8001976:	2b01      	cmp	r3, #1
 8001978:	d110      	bne.n	800199c <SD_WriteDisk+0x50>
	{
		r1=SD_SendCmd(CMD24,sector,0);
 800197a:	2200      	movs	r2, #0
 800197c:	68b9      	ldr	r1, [r7, #8]
 800197e:	2018      	movs	r0, #24
 8001980:	f7ff fdbe 	bl	8001500 <SD_SendCmd>
 8001984:	4603      	mov	r3, r0
 8001986:	75fb      	strb	r3, [r7, #23]
		if(r1==0)
 8001988:	7dfb      	ldrb	r3, [r7, #23]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d138      	bne.n	8001a00 <SD_WriteDisk+0xb4>
		{
			r1=SD_SendBlock(buf,0xFE);
 800198e:	21fe      	movs	r1, #254	@ 0xfe
 8001990:	68f8      	ldr	r0, [r7, #12]
 8001992:	f7ff ff45 	bl	8001820 <SD_SendBlock>
 8001996:	4603      	mov	r3, r0
 8001998:	75fb      	strb	r3, [r7, #23]
 800199a:	e031      	b.n	8001a00 <SD_WriteDisk+0xb4>
		}
	}
	else
	{
		if(SD_TYPE!=MMC)
 800199c:	4b1f      	ldr	r3, [pc, #124]	@ (8001a1c <SD_WriteDisk+0xd0>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d00a      	beq.n	80019ba <SD_WriteDisk+0x6e>
		{
			SD_SendCmd(CMD55,0,0);
 80019a4:	2200      	movs	r2, #0
 80019a6:	2100      	movs	r1, #0
 80019a8:	2037      	movs	r0, #55	@ 0x37
 80019aa:	f7ff fda9 	bl	8001500 <SD_SendCmd>
			SD_SendCmd(CMD23,cnt,0);
 80019ae:	79fb      	ldrb	r3, [r7, #7]
 80019b0:	2200      	movs	r2, #0
 80019b2:	4619      	mov	r1, r3
 80019b4:	2017      	movs	r0, #23
 80019b6:	f7ff fda3 	bl	8001500 <SD_SendCmd>
		}
 		r1=SD_SendCmd(CMD25,sector,0);
 80019ba:	2200      	movs	r2, #0
 80019bc:	68b9      	ldr	r1, [r7, #8]
 80019be:	2019      	movs	r0, #25
 80019c0:	f7ff fd9e 	bl	8001500 <SD_SendCmd>
 80019c4:	4603      	mov	r3, r0
 80019c6:	75fb      	strb	r3, [r7, #23]
		if(r1==0)
 80019c8:	7dfb      	ldrb	r3, [r7, #23]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d118      	bne.n	8001a00 <SD_WriteDisk+0xb4>
		{
			do
			{
				r1=SD_SendBlock(buf,0xFC); //0xFC
 80019ce:	21fc      	movs	r1, #252	@ 0xfc
 80019d0:	68f8      	ldr	r0, [r7, #12]
 80019d2:	f7ff ff25 	bl	8001820 <SD_SendBlock>
 80019d6:	4603      	mov	r3, r0
 80019d8:	75fb      	strb	r3, [r7, #23]
				buf+=512;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80019e0:	60fb      	str	r3, [r7, #12]
			}while(--cnt && r1==0);
 80019e2:	79fb      	ldrb	r3, [r7, #7]
 80019e4:	3b01      	subs	r3, #1
 80019e6:	71fb      	strb	r3, [r7, #7]
 80019e8:	79fb      	ldrb	r3, [r7, #7]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d002      	beq.n	80019f4 <SD_WriteDisk+0xa8>
 80019ee:	7dfb      	ldrb	r3, [r7, #23]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d0ec      	beq.n	80019ce <SD_WriteDisk+0x82>
			r1=SD_SendBlock(0,0xFD);
 80019f4:	21fd      	movs	r1, #253	@ 0xfd
 80019f6:	2000      	movs	r0, #0
 80019f8:	f7ff ff12 	bl	8001820 <SD_SendBlock>
 80019fc:	4603      	mov	r3, r0
 80019fe:	75fb      	strb	r3, [r7, #23]
		}
	}
	SD_CS_HIGH();
 8001a00:	2201      	movs	r2, #1
 8001a02:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a06:	4804      	ldr	r0, [pc, #16]	@ (8001a18 <SD_WriteDisk+0xcc>)
 8001a08:	f002 fe44 	bl	8004694 <HAL_GPIO_WritePin>
	return r1;
 8001a0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3718      	adds	r7, #24
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	48000400 	.word	0x48000400
 8001a1c:	20000714 	.word	0x20000714

08001a20 <SD_GETCSD>:

uint8_t SD_GETCSD(uint8_t *csd_data) //CSD
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
	SD_CS_LOW();
 8001a28:	2200      	movs	r2, #0
 8001a2a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a2e:	4810      	ldr	r0, [pc, #64]	@ (8001a70 <SD_GETCSD+0x50>)
 8001a30:	f002 fe30 	bl	8004694 <HAL_GPIO_WritePin>
	uint8_t r1;
    if(SD_SendCmd(CMD9,0,0) == 0)
 8001a34:	2200      	movs	r2, #0
 8001a36:	2100      	movs	r1, #0
 8001a38:	2009      	movs	r0, #9
 8001a3a:	f7ff fd61 	bl	8001500 <SD_SendCmd>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d105      	bne.n	8001a50 <SD_GETCSD+0x30>
    {
    	r1=SD_ReceiveData(csd_data, 16);
 8001a44:	2110      	movs	r1, #16
 8001a46:	6878      	ldr	r0, [r7, #4]
 8001a48:	f7ff feb0 	bl	80017ac <SD_ReceiveData>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	73fb      	strb	r3, [r7, #15]
    }
	SD_CS_HIGH();
 8001a50:	2201      	movs	r2, #1
 8001a52:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a56:	4806      	ldr	r0, [pc, #24]	@ (8001a70 <SD_GETCSD+0x50>)
 8001a58:	f002 fe1c 	bl	8004694 <HAL_GPIO_WritePin>
	if(r1)
 8001a5c:	7bfb      	ldrb	r3, [r7, #15]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <SD_GETCSD+0x46>
		return 1;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e000      	b.n	8001a68 <SD_GETCSD+0x48>
	else
		return 0;
 8001a66:	2300      	movs	r3, #0
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3710      	adds	r7, #16
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	48000400 	.word	0x48000400

08001a74 <SD_GetSectorCount>:

uint32_t SD_GetSectorCount(void) //SD
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b086      	sub	sp, #24
 8001a78:	af00      	add	r7, sp, #0
    uint8_t csd[16];
    uint32_t Capacity;
    uint8_t n;
	uint16_t csize;
    if(SD_GETCSD(csd)!=0)
 8001a7a:	463b      	mov	r3, r7
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7ff ffcf 	bl	8001a20 <SD_GETCSD>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <SD_GetSectorCount+0x18>
    	return 0;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	e03e      	b.n	8001b0a <SD_GetSectorCount+0x96>
    if((csd[0]&0xC0)==0x40)
 8001a8c:	783b      	ldrb	r3, [r7, #0]
 8001a8e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001a92:	2b40      	cmp	r3, #64	@ 0x40
 8001a94:	d10c      	bne.n	8001ab0 <SD_GetSectorCount+0x3c>
    {
		csize = csd[9] + ((uint16_t)csd[8] << 8) + 1;
 8001a96:	7a7b      	ldrb	r3, [r7, #9]
 8001a98:	461a      	mov	r2, r3
 8001a9a:	7a3b      	ldrb	r3, [r7, #8]
 8001a9c:	021b      	lsls	r3, r3, #8
 8001a9e:	b29b      	uxth	r3, r3
 8001aa0:	4413      	add	r3, r2
 8001aa2:	b29b      	uxth	r3, r3
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	823b      	strh	r3, [r7, #16]
		Capacity = (uint32_t)csize << 10;
 8001aa8:	8a3b      	ldrh	r3, [r7, #16]
 8001aaa:	029b      	lsls	r3, r3, #10
 8001aac:	617b      	str	r3, [r7, #20]
 8001aae:	e02b      	b.n	8001b08 <SD_GetSectorCount+0x94>
    }
    else
    {
		n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001ab0:	797b      	ldrb	r3, [r7, #5]
 8001ab2:	f003 030f 	and.w	r3, r3, #15
 8001ab6:	b2da      	uxtb	r2, r3
 8001ab8:	7abb      	ldrb	r3, [r7, #10]
 8001aba:	09db      	lsrs	r3, r3, #7
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	4413      	add	r3, r2
 8001ac0:	b2da      	uxtb	r2, r3
 8001ac2:	7a7b      	ldrb	r3, [r7, #9]
 8001ac4:	005b      	lsls	r3, r3, #1
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	f003 0306 	and.w	r3, r3, #6
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	4413      	add	r3, r2
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	3302      	adds	r3, #2
 8001ad4:	74fb      	strb	r3, [r7, #19]
		csize = (csd[8] >> 6) + ((uint16_t)csd[7] << 2) + ((uint16_t)(csd[6] & 3) << 10) + 1;
 8001ad6:	7a3b      	ldrb	r3, [r7, #8]
 8001ad8:	099b      	lsrs	r3, r3, #6
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	461a      	mov	r2, r3
 8001ade:	79fb      	ldrb	r3, [r7, #7]
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	b29b      	uxth	r3, r3
 8001ae4:	4413      	add	r3, r2
 8001ae6:	b29a      	uxth	r2, r3
 8001ae8:	79bb      	ldrb	r3, [r7, #6]
 8001aea:	029b      	lsls	r3, r3, #10
 8001aec:	b29b      	uxth	r3, r3
 8001aee:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	4413      	add	r3, r2
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	3301      	adds	r3, #1
 8001afa:	823b      	strh	r3, [r7, #16]
		Capacity= (uint32_t)csize << (n - 9);
 8001afc:	8a3a      	ldrh	r2, [r7, #16]
 8001afe:	7cfb      	ldrb	r3, [r7, #19]
 8001b00:	3b09      	subs	r3, #9
 8001b02:	fa02 f303 	lsl.w	r3, r2, r3
 8001b06:	617b      	str	r3, [r7, #20]
    }
    return Capacity;
 8001b08:	697b      	ldr	r3, [r7, #20]
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3718      	adds	r7, #24
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <file_exists>:

FRESULT file_exists(const char *path) //
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b0ca      	sub	sp, #296	@ 0x128
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001b1c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001b20:	6018      	str	r0, [r3, #0]
    FILINFO fno;
    return f_stat(path, &fno);
 8001b22:	f107 0208 	add.w	r2, r7, #8
 8001b26:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001b2a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001b2e:	4611      	mov	r1, r2
 8001b30:	6818      	ldr	r0, [r3, #0]
 8001b32:	f00b fc17 	bl	800d364 <f_stat>
 8001b36:	4603      	mov	r3, r0
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
	...

08001b44 <get_next_log_number>:

int get_next_log_number(void) //sd+1
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b0e4      	sub	sp, #400	@ 0x190
 8001b48:	af00      	add	r7, sp, #0
    if (cached_max_log_num == -1)
 8001b4a:	4b54      	ldr	r3, [pc, #336]	@ (8001c9c <get_next_log_number+0x158>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b52:	f040 8096 	bne.w	8001c82 <get_next_log_number+0x13e>
    {
        DIR dir;
        FILINFO fno;
        const char *prefix = LOG_PREFIX;
 8001b56:	4b52      	ldr	r3, [pc, #328]	@ (8001ca0 <get_next_log_number+0x15c>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
        const size_t prefix_len = strlen(prefix);
 8001b5e:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001b62:	f7fe fb95 	bl	8000290 <strlen>
 8001b66:	f8c7 017c 	str.w	r0, [r7, #380]	@ 0x17c
        int max_num = -1;
 8001b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b6e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c

        if (f_opendir(&dir, "/") == FR_OK)
 8001b72:	463b      	mov	r3, r7
 8001b74:	494b      	ldr	r1, [pc, #300]	@ (8001ca4 <get_next_log_number+0x160>)
 8001b76:	4618      	mov	r0, r3
 8001b78:	f00b fabe 	bl	800d0f8 <f_opendir>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d179      	bne.n	8001c76 <get_next_log_number+0x132>
        {
            while (f_readdir(&dir, &fno) == FR_OK && fno.fname[0] != 0)
 8001b82:	e063      	b.n	8001c4c <get_next_log_number+0x108>
            {
                char* name = fno.fname;
 8001b84:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001b88:	331a      	adds	r3, #26
 8001b8a:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
                size_t len = strlen(name);
 8001b8e:	f8d7 0178 	ldr.w	r0, [r7, #376]	@ 0x178
 8001b92:	f7fe fb7d 	bl	8000290 <strlen>
 8001b96:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174

                if (len == prefix_len + 9 && strncmp(name, prefix, prefix_len) == 0)
 8001b9a:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001b9e:	3309      	adds	r3, #9
 8001ba0:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d151      	bne.n	8001c4c <get_next_log_number+0x108>
 8001ba8:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8001bac:	f8d7 1180 	ldr.w	r1, [r7, #384]	@ 0x180
 8001bb0:	f8d7 0178 	ldr.w	r0, [r7, #376]	@ 0x178
 8001bb4:	f00c febd 	bl	800e932 <strncmp>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d146      	bne.n	8001c4c <get_next_log_number+0x108>
                {
                    int num = 0;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
                    for (int i = 0; i < 5; i++)
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001bca:	e024      	b.n	8001c16 <get_next_log_number+0xd2>
                    {
                        char c = name[prefix_len + i];
 8001bcc:	f8d7 2184 	ldr.w	r2, [r7, #388]	@ 0x184
 8001bd0:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001bd4:	4413      	add	r3, r2
 8001bd6:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001bda:	4413      	add	r3, r2
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	f887 3173 	strb.w	r3, [r7, #371]	@ 0x173
                        if (c < '0' || c > '9') break;
 8001be2:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8001be6:	2b2f      	cmp	r3, #47	@ 0x2f
 8001be8:	d919      	bls.n	8001c1e <get_next_log_number+0xda>
 8001bea:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8001bee:	2b39      	cmp	r3, #57	@ 0x39
 8001bf0:	d815      	bhi.n	8001c1e <get_next_log_number+0xda>
                        num = num * 10 + (c - '0');
 8001bf2:	f8d7 2188 	ldr.w	r2, [r7, #392]	@ 0x188
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	009b      	lsls	r3, r3, #2
 8001bfa:	4413      	add	r3, r2
 8001bfc:	005b      	lsls	r3, r3, #1
 8001bfe:	461a      	mov	r2, r3
 8001c00:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8001c04:	3b30      	subs	r3, #48	@ 0x30
 8001c06:	4413      	add	r3, r2
 8001c08:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
                    for (int i = 0; i < 5; i++)
 8001c0c:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001c10:	3301      	adds	r3, #1
 8001c12:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001c16:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001c1a:	2b04      	cmp	r3, #4
 8001c1c:	ddd6      	ble.n	8001bcc <get_next_log_number+0x88>
                    }

                    if (strcmp(name + prefix_len + 5, ".txt") == 0)
 8001c1e:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001c22:	3305      	adds	r3, #5
 8001c24:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001c28:	4413      	add	r3, r2
 8001c2a:	491f      	ldr	r1, [pc, #124]	@ (8001ca8 <get_next_log_number+0x164>)
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7fe facf 	bl	80001d0 <strcmp>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d109      	bne.n	8001c4c <get_next_log_number+0x108>
                    {
                        if (num > max_num) max_num = num;
 8001c38:	f8d7 2188 	ldr.w	r2, [r7, #392]	@ 0x188
 8001c3c:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001c40:	429a      	cmp	r2, r3
 8001c42:	dd03      	ble.n	8001c4c <get_next_log_number+0x108>
 8001c44:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001c48:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
            while (f_readdir(&dir, &fno) == FR_OK && fno.fname[0] != 0)
 8001c4c:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8001c50:	463b      	mov	r3, r7
 8001c52:	4611      	mov	r1, r2
 8001c54:	4618      	mov	r0, r3
 8001c56:	f00b fb33 	bl	800d2c0 <f_readdir>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d106      	bne.n	8001c6e <get_next_log_number+0x12a>
 8001c60:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001c64:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001c68:	7e9b      	ldrb	r3, [r3, #26]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d18a      	bne.n	8001b84 <get_next_log_number+0x40>
                    }
                }
            }
            f_closedir(&dir);
 8001c6e:	463b      	mov	r3, r7
 8001c70:	4618      	mov	r0, r3
 8001c72:	f00b faff 	bl	800d274 <f_closedir>
        }
        cached_max_log_num = (max_num < 0) ? 0 : max_num;
 8001c76:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001c7a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001c7e:	4a07      	ldr	r2, [pc, #28]	@ (8001c9c <get_next_log_number+0x158>)
 8001c80:	6013      	str	r3, [r2, #0]
    }
    	return ++cached_max_log_num;
 8001c82:	4b06      	ldr	r3, [pc, #24]	@ (8001c9c <get_next_log_number+0x158>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	3301      	adds	r3, #1
 8001c88:	4a04      	ldr	r2, [pc, #16]	@ (8001c9c <get_next_log_number+0x158>)
 8001c8a:	6013      	str	r3, [r2, #0]
 8001c8c:	4b03      	ldr	r3, [pc, #12]	@ (8001c9c <get_next_log_number+0x158>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	f507 77c8 	add.w	r7, r7, #400	@ 0x190
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	20000008 	.word	0x20000008
 8001ca0:	20000004 	.word	0x20000004
 8001ca4:	08011ecc 	.word	0x08011ecc
 8001ca8:	08011ed0 	.word	0x08011ed0

08001cac <read_config>:
#include "sdconfig.h"
#include "user_spi.h"
#include "user_usart.h"

FRESULT read_config(char *buffer, uint16_t buf_size) //
{
 8001cac:	b590      	push	{r4, r7, lr}
 8001cae:	f5ad 7d1d 	sub.w	sp, sp, #628	@ 0x274
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001cb8:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8001cbc:	6018      	str	r0, [r3, #0]
 8001cbe:	460a      	mov	r2, r1
 8001cc0:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001cc4:	f2a3 236e 	subw	r3, r3, #622	@ 0x26e
 8001cc8:	801a      	strh	r2, [r3, #0]
    FIL fil;
    FRESULT res = f_open(&fil, CONFIG_FILE, FA_READ);
 8001cca:	4b1d      	ldr	r3, [pc, #116]	@ (8001d40 <read_config+0x94>)
 8001ccc:	6819      	ldr	r1, [r3, #0]
 8001cce:	f107 0310 	add.w	r3, r7, #16
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f00a faad 	bl	800c234 <f_open>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	f887 326f 	strb.w	r3, [r7, #623]	@ 0x26f
    if(res == FR_OK)
 8001ce0:	f897 326f 	ldrb.w	r3, [r7, #623]	@ 0x26f
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d124      	bne.n	8001d32 <read_config+0x86>
    {
        UINT br;
        f_read(&fil, buffer, buf_size - 1, &br);
 8001ce8:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001cec:	f2a3 236e 	subw	r3, r3, #622	@ 0x26e
 8001cf0:	881b      	ldrh	r3, [r3, #0]
 8001cf2:	3b01      	subs	r3, #1
 8001cf4:	461c      	mov	r4, r3
 8001cf6:	f107 030c 	add.w	r3, r7, #12
 8001cfa:	f507 721c 	add.w	r2, r7, #624	@ 0x270
 8001cfe:	f5a2 711b 	sub.w	r1, r2, #620	@ 0x26c
 8001d02:	f107 0010 	add.w	r0, r7, #16
 8001d06:	4622      	mov	r2, r4
 8001d08:	6809      	ldr	r1, [r1, #0]
 8001d0a:	f00a fd6d 	bl	800c7e8 <f_read>
        buffer[br] = '\0';
 8001d0e:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001d12:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f507 721c 	add.w	r2, r7, #624	@ 0x270
 8001d1c:	f5a2 721b 	sub.w	r2, r2, #620	@ 0x26c
 8001d20:	6812      	ldr	r2, [r2, #0]
 8001d22:	4413      	add	r3, r2
 8001d24:	2200      	movs	r2, #0
 8001d26:	701a      	strb	r2, [r3, #0]
        f_close(&fil);
 8001d28:	f107 0310 	add.w	r3, r7, #16
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f00b f9b9 	bl	800d0a4 <f_close>
    }
    return res;
 8001d32:	f897 326f 	ldrb.w	r3, [r7, #623]	@ 0x26f
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	f507 771d 	add.w	r7, r7, #628	@ 0x274
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd90      	pop	{r4, r7, pc}
 8001d40:	20000000 	.word	0x20000000

08001d44 <parse_config>:

SD_Config parse_config(const char *config_text) //
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
	SD_Config config =
 8001d4e:	4b47      	ldr	r3, [pc, #284]	@ (8001e6c <parse_config+0x128>)
 8001d50:	881b      	ldrh	r3, [r3, #0]
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	813b      	strh	r3, [r7, #8]
 8001d56:	4b46      	ldr	r3, [pc, #280]	@ (8001e70 <parse_config+0x12c>)
 8001d58:	881b      	ldrh	r3, [r3, #0]
 8001d5a:	817b      	strh	r3, [r7, #10]
 8001d5c:	4b45      	ldr	r3, [pc, #276]	@ (8001e74 <parse_config+0x130>)
 8001d5e:	881b      	ldrh	r3, [r3, #0]
 8001d60:	81bb      	strh	r3, [r7, #12]
 8001d62:	4b45      	ldr	r3, [pc, #276]	@ (8001e78 <parse_config+0x134>)
 8001d64:	881b      	ldrh	r3, [r3, #0]
 8001d66:	81fb      	strh	r3, [r7, #14]
		.peakth = PEAKTH,
		.almstth = ALMSTTH,
		.pkwnd = PKWND
	};

    const char *section = strstr(config_text, CONFIG_SECTION);
 8001d68:	4944      	ldr	r1, [pc, #272]	@ (8001e7c <parse_config+0x138>)
 8001d6a:	6838      	ldr	r0, [r7, #0]
 8001d6c:	f00c fdf3 	bl	800e956 <strstr>
 8001d70:	6138      	str	r0, [r7, #16]
    if (!section) return config;
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d107      	bne.n	8001d88 <parse_config+0x44>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	f107 0308 	add.w	r3, r7, #8
 8001d80:	cb03      	ldmia	r3!, {r0, r1}
 8001d82:	6010      	str	r0, [r2, #0]
 8001d84:	6051      	str	r1, [r2, #4]
 8001d86:	e06c      	b.n	8001e62 <parse_config+0x11e>

    const char *ptr = section + strlen(CONFIG_SECTION);
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	330a      	adds	r3, #10
 8001d8c:	617b      	str	r3, [r7, #20]

    while (*ptr != '\0' && *ptr != '[')
 8001d8e:	e059      	b.n	8001e44 <parse_config+0x100>
    {
        if (strncmp(ptr, RECODE_KEY, strlen(RECODE_KEY)) == 0)
 8001d90:	220c      	movs	r2, #12
 8001d92:	493b      	ldr	r1, [pc, #236]	@ (8001e80 <parse_config+0x13c>)
 8001d94:	6978      	ldr	r0, [r7, #20]
 8001d96:	f00c fdcc 	bl	800e932 <strncmp>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d109      	bne.n	8001db4 <parse_config+0x70>
        {
            ptr += strlen(RECODE_KEY) + 1;
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	330d      	adds	r3, #13
 8001da4:	617b      	str	r3, [r7, #20]
            config.receiver_code = atoi(ptr);
 8001da6:	6978      	ldr	r0, [r7, #20]
 8001da8:	f00b fc85 	bl	800d6b6 <atoi>
 8001dac:	4603      	mov	r3, r0
 8001dae:	b29b      	uxth	r3, r3
 8001db0:	813b      	strh	r3, [r7, #8]
 8001db2:	e038      	b.n	8001e26 <parse_config+0xe2>
        }
        else if (strncmp(ptr, PEAKTH_KEY, strlen(PEAKTH_KEY)) == 0)
 8001db4:	2206      	movs	r2, #6
 8001db6:	4933      	ldr	r1, [pc, #204]	@ (8001e84 <parse_config+0x140>)
 8001db8:	6978      	ldr	r0, [r7, #20]
 8001dba:	f00c fdba 	bl	800e932 <strncmp>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d109      	bne.n	8001dd8 <parse_config+0x94>
        {
            ptr += strlen(PEAKTH_KEY) + 1;
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	3307      	adds	r3, #7
 8001dc8:	617b      	str	r3, [r7, #20]
            config.peakth = atoi(ptr);
 8001dca:	6978      	ldr	r0, [r7, #20]
 8001dcc:	f00b fc73 	bl	800d6b6 <atoi>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	817b      	strh	r3, [r7, #10]
 8001dd6:	e026      	b.n	8001e26 <parse_config+0xe2>
        }
        else if (strncmp(ptr, ALMSTTH_KEY, strlen(ALMSTTH_KEY)) == 0)
 8001dd8:	2207      	movs	r2, #7
 8001dda:	492b      	ldr	r1, [pc, #172]	@ (8001e88 <parse_config+0x144>)
 8001ddc:	6978      	ldr	r0, [r7, #20]
 8001dde:	f00c fda8 	bl	800e932 <strncmp>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d109      	bne.n	8001dfc <parse_config+0xb8>
        {
            ptr += strlen(ALMSTTH_KEY) + 1;
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	3308      	adds	r3, #8
 8001dec:	617b      	str	r3, [r7, #20]
            config.almstth = atoi(ptr);
 8001dee:	6978      	ldr	r0, [r7, #20]
 8001df0:	f00b fc61 	bl	800d6b6 <atoi>
 8001df4:	4603      	mov	r3, r0
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	81bb      	strh	r3, [r7, #12]
 8001dfa:	e014      	b.n	8001e26 <parse_config+0xe2>
        }
        else if (strncmp(ptr, PKWND_KEY, strlen(PKWND_KEY)) == 0)
 8001dfc:	2205      	movs	r2, #5
 8001dfe:	4923      	ldr	r1, [pc, #140]	@ (8001e8c <parse_config+0x148>)
 8001e00:	6978      	ldr	r0, [r7, #20]
 8001e02:	f00c fd96 	bl	800e932 <strncmp>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d10c      	bne.n	8001e26 <parse_config+0xe2>
		{
			ptr += strlen(PKWND_KEY) + 1;
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	3306      	adds	r3, #6
 8001e10:	617b      	str	r3, [r7, #20]
			config.pkwnd = atoi(ptr);
 8001e12:	6978      	ldr	r0, [r7, #20]
 8001e14:	f00b fc4f 	bl	800d6b6 <atoi>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	b29b      	uxth	r3, r3
 8001e1c:	81fb      	strh	r3, [r7, #14]
		}

        while (*ptr != '\n' && *ptr != '\0') ptr++;
 8001e1e:	e002      	b.n	8001e26 <parse_config+0xe2>
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	3301      	adds	r3, #1
 8001e24:	617b      	str	r3, [r7, #20]
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	2b0a      	cmp	r3, #10
 8001e2c:	d003      	beq.n	8001e36 <parse_config+0xf2>
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d1f4      	bne.n	8001e20 <parse_config+0xdc>
        if (*ptr == '\n') ptr++;
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	2b0a      	cmp	r3, #10
 8001e3c:	d102      	bne.n	8001e44 <parse_config+0x100>
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	3301      	adds	r3, #1
 8001e42:	617b      	str	r3, [r7, #20]
    while (*ptr != '\0' && *ptr != '[')
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d003      	beq.n	8001e54 <parse_config+0x110>
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	2b5b      	cmp	r3, #91	@ 0x5b
 8001e52:	d19d      	bne.n	8001d90 <parse_config+0x4c>
    }

    return config;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	461a      	mov	r2, r3
 8001e58:	f107 0308 	add.w	r3, r7, #8
 8001e5c:	cb03      	ldmia	r3!, {r0, r1}
 8001e5e:	6010      	str	r0, [r2, #0]
 8001e60:	6051      	str	r1, [r2, #4]
}
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	3718      	adds	r7, #24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	20000022 	.word	0x20000022
 8001e70:	20000010 	.word	0x20000010
 8001e74:	20000012 	.word	0x20000012
 8001e78:	20000014 	.word	0x20000014
 8001e7c:	08011ed8 	.word	0x08011ed8
 8001e80:	08011ee4 	.word	0x08011ee4
 8001e84:	08011ef4 	.word	0x08011ef4
 8001e88:	08011efc 	.word	0x08011efc
 8001e8c:	08011f04 	.word	0x08011f04

08001e90 <apply_config>:

void apply_config(SD_Config *config) // 
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
	receivercode = config->receiver_code;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	881a      	ldrh	r2, [r3, #0]
 8001e9c:	4b11      	ldr	r3, [pc, #68]	@ (8001ee4 <apply_config+0x54>)
 8001e9e:	801a      	strh	r2, [r3, #0]
	PEAKTH = config->peakth;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	885a      	ldrh	r2, [r3, #2]
 8001ea4:	4b10      	ldr	r3, [pc, #64]	@ (8001ee8 <apply_config+0x58>)
 8001ea6:	801a      	strh	r2, [r3, #0]
	ALMSTTH = config->almstth;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	889a      	ldrh	r2, [r3, #4]
 8001eac:	4b0f      	ldr	r3, [pc, #60]	@ (8001eec <apply_config+0x5c>)
 8001eae:	801a      	strh	r2, [r3, #0]
	PKWND = config->pkwnd;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	88da      	ldrh	r2, [r3, #6]
 8001eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef0 <apply_config+0x60>)
 8001eb6:	801a      	strh	r2, [r3, #0]
	ASIC_CMD(0x01, PEAKTH);
 8001eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ee8 <apply_config+0x58>)
 8001eba:	881b      	ldrh	r3, [r3, #0]
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	2001      	movs	r0, #1
 8001ec0:	f000 fe2a 	bl	8002b18 <ASIC_CMD>
	ASIC_CMD(0x02, ALMSTTH);
 8001ec4:	4b09      	ldr	r3, [pc, #36]	@ (8001eec <apply_config+0x5c>)
 8001ec6:	881b      	ldrh	r3, [r3, #0]
 8001ec8:	4619      	mov	r1, r3
 8001eca:	2002      	movs	r0, #2
 8001ecc:	f000 fe24 	bl	8002b18 <ASIC_CMD>
	ASIC_CMD(0x04, PKWND);
 8001ed0:	4b07      	ldr	r3, [pc, #28]	@ (8001ef0 <apply_config+0x60>)
 8001ed2:	881b      	ldrh	r3, [r3, #0]
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	2004      	movs	r0, #4
 8001ed8:	f000 fe1e 	bl	8002b18 <ASIC_CMD>
}
 8001edc:	bf00      	nop
 8001ede:	3708      	adds	r7, #8
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	20000022 	.word	0x20000022
 8001ee8:	20000010 	.word	0x20000010
 8001eec:	20000012 	.word	0x20000012
 8001ef0:	20000014 	.word	0x20000014

08001ef4 <create_default_config>:

void create_default_config(void) //
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	f5ad 7d1a 	sub.w	sp, sp, #616	@ 0x268
 8001efa:	af00      	add	r7, sp, #0
    FIL fil;
    if(f_open(&fil, CONFIG_FILE, FA_CREATE_ALWAYS | FA_WRITE) == FR_OK)
 8001efc:	4b11      	ldr	r3, [pc, #68]	@ (8001f44 <create_default_config+0x50>)
 8001efe:	6819      	ldr	r1, [r3, #0]
 8001f00:	f107 0308 	add.w	r3, r7, #8
 8001f04:	220a      	movs	r2, #10
 8001f06:	4618      	mov	r0, r3
 8001f08:	f00a f994 	bl	800c234 <f_open>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d113      	bne.n	8001f3a <create_default_config+0x46>
    {
        const char *default_config =
 8001f12:	4b0d      	ldr	r3, [pc, #52]	@ (8001f48 <create_default_config+0x54>)
 8001f14:	f8c7 3264 	str.w	r3, [r7, #612]	@ 0x264
            "PEAKTH=200\n"
        	"ALMSTTH=32\n"
        	"PKWND=5000";

        UINT bw;
        f_write(&fil, default_config, strlen(default_config), &bw);
 8001f18:	f8d7 0264 	ldr.w	r0, [r7, #612]	@ 0x264
 8001f1c:	f7fe f9b8 	bl	8000290 <strlen>
 8001f20:	4602      	mov	r2, r0
 8001f22:	1d3b      	adds	r3, r7, #4
 8001f24:	f107 0008 	add.w	r0, r7, #8
 8001f28:	f8d7 1264 	ldr.w	r1, [r7, #612]	@ 0x264
 8001f2c:	f00a fdd4 	bl	800cad8 <f_write>
        f_close(&fil);
 8001f30:	f107 0308 	add.w	r3, r7, #8
 8001f34:	4618      	mov	r0, r3
 8001f36:	f00b f8b5 	bl	800d0a4 <f_close>
    }
}
 8001f3a:	bf00      	nop
 8001f3c:	f507 771a 	add.w	r7, r7, #616	@ 0x268
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	20000000 	.word	0x20000000
 8001f48:	08011f0c 	.word	0x08011f0c

08001f4c <load_and_apply_config>:

SD_Config load_and_apply_config(void) //
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b096      	sub	sp, #88	@ 0x58
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	60f8      	str	r0, [r7, #12]
    char config_buf[64];
    SD_Config config =
 8001f54:	4b19      	ldr	r3, [pc, #100]	@ (8001fbc <load_and_apply_config+0x70>)
 8001f56:	881b      	ldrh	r3, [r3, #0]
 8001f58:	b29b      	uxth	r3, r3
 8001f5a:	823b      	strh	r3, [r7, #16]
 8001f5c:	4b18      	ldr	r3, [pc, #96]	@ (8001fc0 <load_and_apply_config+0x74>)
 8001f5e:	881b      	ldrh	r3, [r3, #0]
 8001f60:	827b      	strh	r3, [r7, #18]
 8001f62:	4b18      	ldr	r3, [pc, #96]	@ (8001fc4 <load_and_apply_config+0x78>)
 8001f64:	881b      	ldrh	r3, [r3, #0]
 8001f66:	82bb      	strh	r3, [r7, #20]
 8001f68:	4b17      	ldr	r3, [pc, #92]	@ (8001fc8 <load_and_apply_config+0x7c>)
 8001f6a:	881b      	ldrh	r3, [r3, #0]
 8001f6c:	82fb      	strh	r3, [r7, #22]
        .peakth = PEAKTH,
        .almstth = ALMSTTH,
        .pkwnd = PKWND
    };

    if(read_config(config_buf, sizeof(config_buf)) == FR_OK)
 8001f6e:	f107 0318 	add.w	r3, r7, #24
 8001f72:	2140      	movs	r1, #64	@ 0x40
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7ff fe99 	bl	8001cac <read_config>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d111      	bne.n	8001fa4 <load_and_apply_config+0x58>
    {
        config = parse_config(config_buf);
 8001f80:	463b      	mov	r3, r7
 8001f82:	f107 0218 	add.w	r2, r7, #24
 8001f86:	4611      	mov	r1, r2
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7ff fedb 	bl	8001d44 <parse_config>
 8001f8e:	f107 0310 	add.w	r3, r7, #16
 8001f92:	463a      	mov	r2, r7
 8001f94:	6810      	ldr	r0, [r2, #0]
 8001f96:	6851      	ldr	r1, [r2, #4]
 8001f98:	c303      	stmia	r3!, {r0, r1}
        apply_config(&config);
 8001f9a:	f107 0310 	add.w	r3, r7, #16
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7ff ff76 	bl	8001e90 <apply_config>
    }
    return config;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	f107 0310 	add.w	r3, r7, #16
 8001fac:	cb03      	ldmia	r3!, {r0, r1}
 8001fae:	6010      	str	r0, [r2, #0]
 8001fb0:	6051      	str	r1, [r2, #4]
}
 8001fb2:	68f8      	ldr	r0, [r7, #12]
 8001fb4:	3758      	adds	r7, #88	@ 0x58
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	20000022 	.word	0x20000022
 8001fc0:	20000010 	.word	0x20000010
 8001fc4:	20000012 	.word	0x20000012
 8001fc8:	20000014 	.word	0x20000014

08001fcc <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001fd0:	4b1b      	ldr	r3, [pc, #108]	@ (8002040 <MX_SPI1_Init+0x74>)
 8001fd2:	4a1c      	ldr	r2, [pc, #112]	@ (8002044 <MX_SPI1_Init+0x78>)
 8001fd4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001fd6:	4b1a      	ldr	r3, [pc, #104]	@ (8002040 <MX_SPI1_Init+0x74>)
 8001fd8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001fdc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001fde:	4b18      	ldr	r3, [pc, #96]	@ (8002040 <MX_SPI1_Init+0x74>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fe4:	4b16      	ldr	r3, [pc, #88]	@ (8002040 <MX_SPI1_Init+0x74>)
 8001fe6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001fea:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fec:	4b14      	ldr	r3, [pc, #80]	@ (8002040 <MX_SPI1_Init+0x74>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ff2:	4b13      	ldr	r3, [pc, #76]	@ (8002040 <MX_SPI1_Init+0x74>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ff8:	4b11      	ldr	r3, [pc, #68]	@ (8002040 <MX_SPI1_Init+0x74>)
 8001ffa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ffe:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002000:	4b0f      	ldr	r3, [pc, #60]	@ (8002040 <MX_SPI1_Init+0x74>)
 8002002:	2208      	movs	r2, #8
 8002004:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002006:	4b0e      	ldr	r3, [pc, #56]	@ (8002040 <MX_SPI1_Init+0x74>)
 8002008:	2200      	movs	r2, #0
 800200a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800200c:	4b0c      	ldr	r3, [pc, #48]	@ (8002040 <MX_SPI1_Init+0x74>)
 800200e:	2200      	movs	r2, #0
 8002010:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002012:	4b0b      	ldr	r3, [pc, #44]	@ (8002040 <MX_SPI1_Init+0x74>)
 8002014:	2200      	movs	r2, #0
 8002016:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002018:	4b09      	ldr	r3, [pc, #36]	@ (8002040 <MX_SPI1_Init+0x74>)
 800201a:	2207      	movs	r2, #7
 800201c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800201e:	4b08      	ldr	r3, [pc, #32]	@ (8002040 <MX_SPI1_Init+0x74>)
 8002020:	2200      	movs	r2, #0
 8002022:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002024:	4b06      	ldr	r3, [pc, #24]	@ (8002040 <MX_SPI1_Init+0x74>)
 8002026:	2208      	movs	r2, #8
 8002028:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800202a:	4805      	ldr	r0, [pc, #20]	@ (8002040 <MX_SPI1_Init+0x74>)
 800202c:	f003 fd3c 	bl	8005aa8 <HAL_SPI_Init>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002036:	f7ff fa12 	bl	800145e <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800203a:	bf00      	nop
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	2000072c 	.word	0x2000072c
 8002044:	40013000 	.word	0x40013000

08002048 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800204c:	4b1b      	ldr	r3, [pc, #108]	@ (80020bc <MX_SPI2_Init+0x74>)
 800204e:	4a1c      	ldr	r2, [pc, #112]	@ (80020c0 <MX_SPI2_Init+0x78>)
 8002050:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002052:	4b1a      	ldr	r3, [pc, #104]	@ (80020bc <MX_SPI2_Init+0x74>)
 8002054:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002058:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800205a:	4b18      	ldr	r3, [pc, #96]	@ (80020bc <MX_SPI2_Init+0x74>)
 800205c:	2200      	movs	r2, #0
 800205e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002060:	4b16      	ldr	r3, [pc, #88]	@ (80020bc <MX_SPI2_Init+0x74>)
 8002062:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002066:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002068:	4b14      	ldr	r3, [pc, #80]	@ (80020bc <MX_SPI2_Init+0x74>)
 800206a:	2200      	movs	r2, #0
 800206c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800206e:	4b13      	ldr	r3, [pc, #76]	@ (80020bc <MX_SPI2_Init+0x74>)
 8002070:	2200      	movs	r2, #0
 8002072:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002074:	4b11      	ldr	r3, [pc, #68]	@ (80020bc <MX_SPI2_Init+0x74>)
 8002076:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800207a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800207c:	4b0f      	ldr	r3, [pc, #60]	@ (80020bc <MX_SPI2_Init+0x74>)
 800207e:	2238      	movs	r2, #56	@ 0x38
 8002080:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002082:	4b0e      	ldr	r3, [pc, #56]	@ (80020bc <MX_SPI2_Init+0x74>)
 8002084:	2200      	movs	r2, #0
 8002086:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002088:	4b0c      	ldr	r3, [pc, #48]	@ (80020bc <MX_SPI2_Init+0x74>)
 800208a:	2200      	movs	r2, #0
 800208c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800208e:	4b0b      	ldr	r3, [pc, #44]	@ (80020bc <MX_SPI2_Init+0x74>)
 8002090:	2200      	movs	r2, #0
 8002092:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002094:	4b09      	ldr	r3, [pc, #36]	@ (80020bc <MX_SPI2_Init+0x74>)
 8002096:	2207      	movs	r2, #7
 8002098:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800209a:	4b08      	ldr	r3, [pc, #32]	@ (80020bc <MX_SPI2_Init+0x74>)
 800209c:	2200      	movs	r2, #0
 800209e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80020a0:	4b06      	ldr	r3, [pc, #24]	@ (80020bc <MX_SPI2_Init+0x74>)
 80020a2:	2208      	movs	r2, #8
 80020a4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80020a6:	4805      	ldr	r0, [pc, #20]	@ (80020bc <MX_SPI2_Init+0x74>)
 80020a8:	f003 fcfe 	bl	8005aa8 <HAL_SPI_Init>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80020b2:	f7ff f9d4 	bl	800145e <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80020b6:	bf00      	nop
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	20000790 	.word	0x20000790
 80020c0:	40003800 	.word	0x40003800

080020c4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b08c      	sub	sp, #48	@ 0x30
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020cc:	f107 031c 	add.w	r3, r7, #28
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	605a      	str	r2, [r3, #4]
 80020d6:	609a      	str	r2, [r3, #8]
 80020d8:	60da      	str	r2, [r3, #12]
 80020da:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a9b      	ldr	r2, [pc, #620]	@ (8002350 <HAL_SPI_MspInit+0x28c>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	f040 8095 	bne.w	8002212 <HAL_SPI_MspInit+0x14e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80020e8:	4b9a      	ldr	r3, [pc, #616]	@ (8002354 <HAL_SPI_MspInit+0x290>)
 80020ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020ec:	4a99      	ldr	r2, [pc, #612]	@ (8002354 <HAL_SPI_MspInit+0x290>)
 80020ee:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80020f2:	6613      	str	r3, [r2, #96]	@ 0x60
 80020f4:	4b97      	ldr	r3, [pc, #604]	@ (8002354 <HAL_SPI_MspInit+0x290>)
 80020f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020fc:	61bb      	str	r3, [r7, #24]
 80020fe:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002100:	4b94      	ldr	r3, [pc, #592]	@ (8002354 <HAL_SPI_MspInit+0x290>)
 8002102:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002104:	4a93      	ldr	r2, [pc, #588]	@ (8002354 <HAL_SPI_MspInit+0x290>)
 8002106:	f043 0301 	orr.w	r3, r3, #1
 800210a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800210c:	4b91      	ldr	r3, [pc, #580]	@ (8002354 <HAL_SPI_MspInit+0x290>)
 800210e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002110:	f003 0301 	and.w	r3, r3, #1
 8002114:	617b      	str	r3, [r7, #20]
 8002116:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002118:	23a0      	movs	r3, #160	@ 0xa0
 800211a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211c:	2302      	movs	r3, #2
 800211e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002120:	2300      	movs	r3, #0
 8002122:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002124:	2303      	movs	r3, #3
 8002126:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002128:	2305      	movs	r3, #5
 800212a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800212c:	f107 031c 	add.w	r3, r7, #28
 8002130:	4619      	mov	r1, r3
 8002132:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002136:	f002 f91b 	bl	8004370 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800213a:	2340      	movs	r3, #64	@ 0x40
 800213c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213e:	2302      	movs	r3, #2
 8002140:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002142:	2301      	movs	r3, #1
 8002144:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002146:	2303      	movs	r3, #3
 8002148:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800214a:	2305      	movs	r3, #5
 800214c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800214e:	f107 031c 	add.w	r3, r7, #28
 8002152:	4619      	mov	r1, r3
 8002154:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002158:	f002 f90a 	bl	8004370 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 800215c:	4b7e      	ldr	r3, [pc, #504]	@ (8002358 <HAL_SPI_MspInit+0x294>)
 800215e:	4a7f      	ldr	r2, [pc, #508]	@ (800235c <HAL_SPI_MspInit+0x298>)
 8002160:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8002162:	4b7d      	ldr	r3, [pc, #500]	@ (8002358 <HAL_SPI_MspInit+0x294>)
 8002164:	2201      	movs	r2, #1
 8002166:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002168:	4b7b      	ldr	r3, [pc, #492]	@ (8002358 <HAL_SPI_MspInit+0x294>)
 800216a:	2200      	movs	r2, #0
 800216c:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800216e:	4b7a      	ldr	r3, [pc, #488]	@ (8002358 <HAL_SPI_MspInit+0x294>)
 8002170:	2200      	movs	r2, #0
 8002172:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002174:	4b78      	ldr	r3, [pc, #480]	@ (8002358 <HAL_SPI_MspInit+0x294>)
 8002176:	2280      	movs	r2, #128	@ 0x80
 8002178:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800217a:	4b77      	ldr	r3, [pc, #476]	@ (8002358 <HAL_SPI_MspInit+0x294>)
 800217c:	2200      	movs	r2, #0
 800217e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002180:	4b75      	ldr	r3, [pc, #468]	@ (8002358 <HAL_SPI_MspInit+0x294>)
 8002182:	2200      	movs	r2, #0
 8002184:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8002186:	4b74      	ldr	r3, [pc, #464]	@ (8002358 <HAL_SPI_MspInit+0x294>)
 8002188:	2200      	movs	r2, #0
 800218a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800218c:	4b72      	ldr	r3, [pc, #456]	@ (8002358 <HAL_SPI_MspInit+0x294>)
 800218e:	2200      	movs	r2, #0
 8002190:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002192:	4871      	ldr	r0, [pc, #452]	@ (8002358 <HAL_SPI_MspInit+0x294>)
 8002194:	f001 fe6a 	bl	8003e6c <HAL_DMA_Init>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <HAL_SPI_MspInit+0xde>
    {
      Error_Handler();
 800219e:	f7ff f95e 	bl	800145e <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	4a6c      	ldr	r2, [pc, #432]	@ (8002358 <HAL_SPI_MspInit+0x294>)
 80021a6:	659a      	str	r2, [r3, #88]	@ 0x58
 80021a8:	4a6b      	ldr	r2, [pc, #428]	@ (8002358 <HAL_SPI_MspInit+0x294>)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80021ae:	4b6c      	ldr	r3, [pc, #432]	@ (8002360 <HAL_SPI_MspInit+0x29c>)
 80021b0:	4a6c      	ldr	r2, [pc, #432]	@ (8002364 <HAL_SPI_MspInit+0x2a0>)
 80021b2:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 80021b4:	4b6a      	ldr	r3, [pc, #424]	@ (8002360 <HAL_SPI_MspInit+0x29c>)
 80021b6:	2201      	movs	r2, #1
 80021b8:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80021ba:	4b69      	ldr	r3, [pc, #420]	@ (8002360 <HAL_SPI_MspInit+0x29c>)
 80021bc:	2210      	movs	r2, #16
 80021be:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021c0:	4b67      	ldr	r3, [pc, #412]	@ (8002360 <HAL_SPI_MspInit+0x29c>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80021c6:	4b66      	ldr	r3, [pc, #408]	@ (8002360 <HAL_SPI_MspInit+0x29c>)
 80021c8:	2280      	movs	r2, #128	@ 0x80
 80021ca:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021cc:	4b64      	ldr	r3, [pc, #400]	@ (8002360 <HAL_SPI_MspInit+0x29c>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021d2:	4b63      	ldr	r3, [pc, #396]	@ (8002360 <HAL_SPI_MspInit+0x29c>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80021d8:	4b61      	ldr	r3, [pc, #388]	@ (8002360 <HAL_SPI_MspInit+0x29c>)
 80021da:	2200      	movs	r2, #0
 80021dc:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80021de:	4b60      	ldr	r3, [pc, #384]	@ (8002360 <HAL_SPI_MspInit+0x29c>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80021e4:	485e      	ldr	r0, [pc, #376]	@ (8002360 <HAL_SPI_MspInit+0x29c>)
 80021e6:	f001 fe41 	bl	8003e6c <HAL_DMA_Init>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <HAL_SPI_MspInit+0x130>
    {
      Error_Handler();
 80021f0:	f7ff f935 	bl	800145e <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	4a5a      	ldr	r2, [pc, #360]	@ (8002360 <HAL_SPI_MspInit+0x29c>)
 80021f8:	655a      	str	r2, [r3, #84]	@ 0x54
 80021fa:	4a59      	ldr	r2, [pc, #356]	@ (8002360 <HAL_SPI_MspInit+0x29c>)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002200:	2200      	movs	r2, #0
 8002202:	2100      	movs	r1, #0
 8002204:	2023      	movs	r0, #35	@ 0x23
 8002206:	f001 fdee 	bl	8003de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800220a:	2023      	movs	r0, #35	@ 0x23
 800220c:	f001 fe07 	bl	8003e1e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002210:	e099      	b.n	8002346 <HAL_SPI_MspInit+0x282>
  else if(spiHandle->Instance==SPI2)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a54      	ldr	r2, [pc, #336]	@ (8002368 <HAL_SPI_MspInit+0x2a4>)
 8002218:	4293      	cmp	r3, r2
 800221a:	f040 8094 	bne.w	8002346 <HAL_SPI_MspInit+0x282>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800221e:	4b4d      	ldr	r3, [pc, #308]	@ (8002354 <HAL_SPI_MspInit+0x290>)
 8002220:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002222:	4a4c      	ldr	r2, [pc, #304]	@ (8002354 <HAL_SPI_MspInit+0x290>)
 8002224:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002228:	6593      	str	r3, [r2, #88]	@ 0x58
 800222a:	4b4a      	ldr	r3, [pc, #296]	@ (8002354 <HAL_SPI_MspInit+0x290>)
 800222c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800222e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002232:	613b      	str	r3, [r7, #16]
 8002234:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002236:	4b47      	ldr	r3, [pc, #284]	@ (8002354 <HAL_SPI_MspInit+0x290>)
 8002238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800223a:	4a46      	ldr	r2, [pc, #280]	@ (8002354 <HAL_SPI_MspInit+0x290>)
 800223c:	f043 0302 	orr.w	r3, r3, #2
 8002240:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002242:	4b44      	ldr	r3, [pc, #272]	@ (8002354 <HAL_SPI_MspInit+0x290>)
 8002244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002246:	f003 0302 	and.w	r3, r3, #2
 800224a:	60fb      	str	r3, [r7, #12]
 800224c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800224e:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002252:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002254:	2302      	movs	r3, #2
 8002256:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002258:	2300      	movs	r3, #0
 800225a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800225c:	2303      	movs	r3, #3
 800225e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002260:	2305      	movs	r3, #5
 8002262:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002264:	f107 031c 	add.w	r3, r7, #28
 8002268:	4619      	mov	r1, r3
 800226a:	4840      	ldr	r0, [pc, #256]	@ (800236c <HAL_SPI_MspInit+0x2a8>)
 800226c:	f002 f880 	bl	8004370 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002270:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002274:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002276:	2302      	movs	r3, #2
 8002278:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800227a:	2301      	movs	r3, #1
 800227c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800227e:	2303      	movs	r3, #3
 8002280:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002282:	2305      	movs	r3, #5
 8002284:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002286:	f107 031c 	add.w	r3, r7, #28
 800228a:	4619      	mov	r1, r3
 800228c:	4837      	ldr	r0, [pc, #220]	@ (800236c <HAL_SPI_MspInit+0x2a8>)
 800228e:	f002 f86f 	bl	8004370 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8002292:	4b37      	ldr	r3, [pc, #220]	@ (8002370 <HAL_SPI_MspInit+0x2ac>)
 8002294:	4a37      	ldr	r2, [pc, #220]	@ (8002374 <HAL_SPI_MspInit+0x2b0>)
 8002296:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 8002298:	4b35      	ldr	r3, [pc, #212]	@ (8002370 <HAL_SPI_MspInit+0x2ac>)
 800229a:	2201      	movs	r2, #1
 800229c:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800229e:	4b34      	ldr	r3, [pc, #208]	@ (8002370 <HAL_SPI_MspInit+0x2ac>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022a4:	4b32      	ldr	r3, [pc, #200]	@ (8002370 <HAL_SPI_MspInit+0x2ac>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022aa:	4b31      	ldr	r3, [pc, #196]	@ (8002370 <HAL_SPI_MspInit+0x2ac>)
 80022ac:	2280      	movs	r2, #128	@ 0x80
 80022ae:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022b0:	4b2f      	ldr	r3, [pc, #188]	@ (8002370 <HAL_SPI_MspInit+0x2ac>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022b6:	4b2e      	ldr	r3, [pc, #184]	@ (8002370 <HAL_SPI_MspInit+0x2ac>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80022bc:	4b2c      	ldr	r3, [pc, #176]	@ (8002370 <HAL_SPI_MspInit+0x2ac>)
 80022be:	2200      	movs	r2, #0
 80022c0:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80022c2:	4b2b      	ldr	r3, [pc, #172]	@ (8002370 <HAL_SPI_MspInit+0x2ac>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80022c8:	4829      	ldr	r0, [pc, #164]	@ (8002370 <HAL_SPI_MspInit+0x2ac>)
 80022ca:	f001 fdcf 	bl	8003e6c <HAL_DMA_Init>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <HAL_SPI_MspInit+0x214>
      Error_Handler();
 80022d4:	f7ff f8c3 	bl	800145e <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	4a25      	ldr	r2, [pc, #148]	@ (8002370 <HAL_SPI_MspInit+0x2ac>)
 80022dc:	659a      	str	r2, [r3, #88]	@ 0x58
 80022de:	4a24      	ldr	r2, [pc, #144]	@ (8002370 <HAL_SPI_MspInit+0x2ac>)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_spi2_tx.Instance = DMA1_Channel5;
 80022e4:	4b24      	ldr	r3, [pc, #144]	@ (8002378 <HAL_SPI_MspInit+0x2b4>)
 80022e6:	4a25      	ldr	r2, [pc, #148]	@ (800237c <HAL_SPI_MspInit+0x2b8>)
 80022e8:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 80022ea:	4b23      	ldr	r3, [pc, #140]	@ (8002378 <HAL_SPI_MspInit+0x2b4>)
 80022ec:	2201      	movs	r2, #1
 80022ee:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022f0:	4b21      	ldr	r3, [pc, #132]	@ (8002378 <HAL_SPI_MspInit+0x2b4>)
 80022f2:	2210      	movs	r2, #16
 80022f4:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022f6:	4b20      	ldr	r3, [pc, #128]	@ (8002378 <HAL_SPI_MspInit+0x2b4>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022fc:	4b1e      	ldr	r3, [pc, #120]	@ (8002378 <HAL_SPI_MspInit+0x2b4>)
 80022fe:	2280      	movs	r2, #128	@ 0x80
 8002300:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002302:	4b1d      	ldr	r3, [pc, #116]	@ (8002378 <HAL_SPI_MspInit+0x2b4>)
 8002304:	2200      	movs	r2, #0
 8002306:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002308:	4b1b      	ldr	r3, [pc, #108]	@ (8002378 <HAL_SPI_MspInit+0x2b4>)
 800230a:	2200      	movs	r2, #0
 800230c:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800230e:	4b1a      	ldr	r3, [pc, #104]	@ (8002378 <HAL_SPI_MspInit+0x2b4>)
 8002310:	2200      	movs	r2, #0
 8002312:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002314:	4b18      	ldr	r3, [pc, #96]	@ (8002378 <HAL_SPI_MspInit+0x2b4>)
 8002316:	2200      	movs	r2, #0
 8002318:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800231a:	4817      	ldr	r0, [pc, #92]	@ (8002378 <HAL_SPI_MspInit+0x2b4>)
 800231c:	f001 fda6 	bl	8003e6c <HAL_DMA_Init>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <HAL_SPI_MspInit+0x266>
      Error_Handler();
 8002326:	f7ff f89a 	bl	800145e <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a12      	ldr	r2, [pc, #72]	@ (8002378 <HAL_SPI_MspInit+0x2b4>)
 800232e:	655a      	str	r2, [r3, #84]	@ 0x54
 8002330:	4a11      	ldr	r2, [pc, #68]	@ (8002378 <HAL_SPI_MspInit+0x2b4>)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8002336:	2200      	movs	r2, #0
 8002338:	2100      	movs	r1, #0
 800233a:	2024      	movs	r0, #36	@ 0x24
 800233c:	f001 fd53 	bl	8003de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002340:	2024      	movs	r0, #36	@ 0x24
 8002342:	f001 fd6c 	bl	8003e1e <HAL_NVIC_EnableIRQ>
}
 8002346:	bf00      	nop
 8002348:	3730      	adds	r7, #48	@ 0x30
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	40013000 	.word	0x40013000
 8002354:	40021000 	.word	0x40021000
 8002358:	200007f4 	.word	0x200007f4
 800235c:	4002001c 	.word	0x4002001c
 8002360:	2000083c 	.word	0x2000083c
 8002364:	40020030 	.word	0x40020030
 8002368:	40003800 	.word	0x40003800
 800236c:	48000400 	.word	0x48000400
 8002370:	20000884 	.word	0x20000884
 8002374:	40020044 	.word	0x40020044
 8002378:	200008cc 	.word	0x200008cc
 800237c:	40020058 	.word	0x40020058

08002380 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002386:	4b0f      	ldr	r3, [pc, #60]	@ (80023c4 <HAL_MspInit+0x44>)
 8002388:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800238a:	4a0e      	ldr	r2, [pc, #56]	@ (80023c4 <HAL_MspInit+0x44>)
 800238c:	f043 0301 	orr.w	r3, r3, #1
 8002390:	6613      	str	r3, [r2, #96]	@ 0x60
 8002392:	4b0c      	ldr	r3, [pc, #48]	@ (80023c4 <HAL_MspInit+0x44>)
 8002394:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002396:	f003 0301 	and.w	r3, r3, #1
 800239a:	607b      	str	r3, [r7, #4]
 800239c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800239e:	4b09      	ldr	r3, [pc, #36]	@ (80023c4 <HAL_MspInit+0x44>)
 80023a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023a2:	4a08      	ldr	r2, [pc, #32]	@ (80023c4 <HAL_MspInit+0x44>)
 80023a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80023aa:	4b06      	ldr	r3, [pc, #24]	@ (80023c4 <HAL_MspInit+0x44>)
 80023ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023b2:	603b      	str	r3, [r7, #0]
 80023b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023b6:	bf00      	nop
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	40021000 	.word	0x40021000

080023c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023cc:	bf00      	nop
 80023ce:	e7fd      	b.n	80023cc <NMI_Handler+0x4>

080023d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023d4:	bf00      	nop
 80023d6:	e7fd      	b.n	80023d4 <HardFault_Handler+0x4>

080023d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023dc:	bf00      	nop
 80023de:	e7fd      	b.n	80023dc <MemManage_Handler+0x4>

080023e0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023e4:	bf00      	nop
 80023e6:	e7fd      	b.n	80023e4 <BusFault_Handler+0x4>

080023e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023ec:	bf00      	nop
 80023ee:	e7fd      	b.n	80023ec <UsageFault_Handler+0x4>

080023f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023f4:	bf00      	nop
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr

080023fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023fe:	b480      	push	{r7}
 8002400:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002402:	bf00      	nop
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr

0800240c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002410:	bf00      	nop
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr

0800241a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800241a:	b580      	push	{r7, lr}
 800241c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800241e:	f001 fbc3 	bl	8003ba8 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8002422:	f001 fd16 	bl	8003e52 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002426:	bf00      	nop
 8002428:	bd80      	pop	{r7, pc}
	...

0800242c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002430:	4802      	ldr	r0, [pc, #8]	@ (800243c <DMA1_Channel2_IRQHandler+0x10>)
 8002432:	f001 feb2 	bl	800419a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002436:	bf00      	nop
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	200007f4 	.word	0x200007f4

08002440 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002444:	4802      	ldr	r0, [pc, #8]	@ (8002450 <DMA1_Channel3_IRQHandler+0x10>)
 8002446:	f001 fea8 	bl	800419a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800244a:	bf00      	nop
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	2000083c 	.word	0x2000083c

08002454 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8002458:	4802      	ldr	r0, [pc, #8]	@ (8002464 <DMA1_Channel4_IRQHandler+0x10>)
 800245a:	f001 fe9e 	bl	800419a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	20000884 	.word	0x20000884

08002468 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800246c:	4802      	ldr	r0, [pc, #8]	@ (8002478 <DMA1_Channel5_IRQHandler+0x10>)
 800246e:	f001 fe94 	bl	800419a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002472:	bf00      	nop
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	200008cc 	.word	0x200008cc

0800247c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800247c:	b5b0      	push	{r4, r5, r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002480:	480c      	ldr	r0, [pc, #48]	@ (80024b4 <TIM2_IRQHandler+0x38>)
 8002482:	f004 f903 	bl	800668c <HAL_TIM_IRQHandler>
  if (__HAL_TIM_GET_FLAG(&htim2, TIM_FLAG_UPDATE))
 8002486:	4b0b      	ldr	r3, [pc, #44]	@ (80024b4 <TIM2_IRQHandler+0x38>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	691b      	ldr	r3, [r3, #16]
 800248c:	f003 0301 	and.w	r3, r3, #1
 8002490:	2b01      	cmp	r3, #1
 8002492:	d10c      	bne.n	80024ae <TIM2_IRQHandler+0x32>
    {
        __HAL_TIM_CLEAR_FLAG(&htim2, TIM_FLAG_UPDATE);
 8002494:	4b07      	ldr	r3, [pc, #28]	@ (80024b4 <TIM2_IRQHandler+0x38>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f06f 0201 	mvn.w	r2, #1
 800249c:	611a      	str	r2, [r3, #16]
        high_counter += 0x100000000;
 800249e:	4b06      	ldr	r3, [pc, #24]	@ (80024b8 <TIM2_IRQHandler+0x3c>)
 80024a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024a4:	1c5d      	adds	r5, r3, #1
 80024a6:	4614      	mov	r4, r2
 80024a8:	4b03      	ldr	r3, [pc, #12]	@ (80024b8 <TIM2_IRQHandler+0x3c>)
 80024aa:	e9c3 4500 	strd	r4, r5, [r3]
    }
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80024ae:	bf00      	nop
 80024b0:	bdb0      	pop	{r4, r5, r7, pc}
 80024b2:	bf00      	nop
 80024b4:	20000918 	.word	0x20000918
 80024b8:	20000ef8 	.word	0x20000ef8

080024bc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80024c0:	4802      	ldr	r0, [pc, #8]	@ (80024cc <SPI1_IRQHandler+0x10>)
 80024c2:	f003 fdb3 	bl	800602c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80024c6:	bf00      	nop
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	2000072c 	.word	0x2000072c

080024d0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80024d4:	4802      	ldr	r0, [pc, #8]	@ (80024e0 <SPI2_IRQHandler+0x10>)
 80024d6:	f003 fda9 	bl	800602c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80024da:	bf00      	nop
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	20000790 	.word	0x20000790

080024e4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart1);
 80024e8:	4830      	ldr	r0, [pc, #192]	@ (80025ac <USART1_IRQHandler+0xc8>)
 80024ea:	f004 fea7 	bl	800723c <HAL_UART_IRQHandler>
  if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE) != RESET)
 80024ee:	4b2f      	ldr	r3, [pc, #188]	@ (80025ac <USART1_IRQHandler+0xc8>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	69db      	ldr	r3, [r3, #28]
 80024f4:	f003 0310 	and.w	r3, r3, #16
 80024f8:	2b10      	cmp	r3, #16
 80024fa:	d155      	bne.n	80025a8 <USART1_IRQHandler+0xc4>
      {
    	  __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 80024fc:	4b2b      	ldr	r3, [pc, #172]	@ (80025ac <USART1_IRQHandler+0xc8>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	2210      	movs	r2, #16
 8002502:	621a      	str	r2, [r3, #32]
    	  HAL_UART_AbortReceive(&huart1);
 8002504:	4829      	ldr	r0, [pc, #164]	@ (80025ac <USART1_IRQHandler+0xc8>)
 8002506:	f004 fde7 	bl	80070d8 <HAL_UART_AbortReceive>
    	  rx_length = sizeof(rx_buffer) - __HAL_DMA_GET_COUNTER(huart1.hdmarx);
 800250a:	4b28      	ldr	r3, [pc, #160]	@ (80025ac <USART1_IRQHandler+0xc8>)
 800250c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	b29b      	uxth	r3, r3
 8002514:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8002518:	b29a      	uxth	r2, r3
 800251a:	4b25      	ldr	r3, [pc, #148]	@ (80025b0 <USART1_IRQHandler+0xcc>)
 800251c:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800251e:	b672      	cpsid	i
}
 8002520:	bf00      	nop
    	  __disable_irq();
    	  if(rp != wp && wp + rx_length <= &processing_buffer[BUF_SIZE])
 8002522:	4b24      	ldr	r3, [pc, #144]	@ (80025b4 <USART1_IRQHandler+0xd0>)
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	4b24      	ldr	r3, [pc, #144]	@ (80025b8 <USART1_IRQHandler+0xd4>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	429a      	cmp	r2, r3
 800252c:	d01a      	beq.n	8002564 <USART1_IRQHandler+0x80>
 800252e:	4b22      	ldr	r3, [pc, #136]	@ (80025b8 <USART1_IRQHandler+0xd4>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a1f      	ldr	r2, [pc, #124]	@ (80025b0 <USART1_IRQHandler+0xcc>)
 8002534:	8812      	ldrh	r2, [r2, #0]
 8002536:	b292      	uxth	r2, r2
 8002538:	4413      	add	r3, r2
 800253a:	4a20      	ldr	r2, [pc, #128]	@ (80025bc <USART1_IRQHandler+0xd8>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d811      	bhi.n	8002564 <USART1_IRQHandler+0x80>
    	  {
    		  memcpy(wp, rx_buffer, rx_length);
 8002540:	4b1d      	ldr	r3, [pc, #116]	@ (80025b8 <USART1_IRQHandler+0xd4>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a1a      	ldr	r2, [pc, #104]	@ (80025b0 <USART1_IRQHandler+0xcc>)
 8002546:	8812      	ldrh	r2, [r2, #0]
 8002548:	b292      	uxth	r2, r2
 800254a:	491d      	ldr	r1, [pc, #116]	@ (80025c0 <USART1_IRQHandler+0xdc>)
 800254c:	4618      	mov	r0, r3
 800254e:	f00c faa0 	bl	800ea92 <memcpy>
    		  wp += rx_length;
 8002552:	4b17      	ldr	r3, [pc, #92]	@ (80025b0 <USART1_IRQHandler+0xcc>)
 8002554:	881b      	ldrh	r3, [r3, #0]
 8002556:	b29a      	uxth	r2, r3
 8002558:	4b17      	ldr	r3, [pc, #92]	@ (80025b8 <USART1_IRQHandler+0xd4>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4413      	add	r3, r2
 800255e:	4a16      	ldr	r2, [pc, #88]	@ (80025b8 <USART1_IRQHandler+0xd4>)
 8002560:	6013      	str	r3, [r2, #0]
 8002562:	e012      	b.n	800258a <USART1_IRQHandler+0xa6>
    	  }
    	  else
    	  {
    		  memcpy(processing_buffer, rx_buffer, rx_length);
 8002564:	4b12      	ldr	r3, [pc, #72]	@ (80025b0 <USART1_IRQHandler+0xcc>)
 8002566:	881b      	ldrh	r3, [r3, #0]
 8002568:	b29b      	uxth	r3, r3
 800256a:	461a      	mov	r2, r3
 800256c:	4914      	ldr	r1, [pc, #80]	@ (80025c0 <USART1_IRQHandler+0xdc>)
 800256e:	4815      	ldr	r0, [pc, #84]	@ (80025c4 <USART1_IRQHandler+0xe0>)
 8002570:	f00c fa8f 	bl	800ea92 <memcpy>
    		  rp = processing_buffer;
 8002574:	4b0f      	ldr	r3, [pc, #60]	@ (80025b4 <USART1_IRQHandler+0xd0>)
 8002576:	4a13      	ldr	r2, [pc, #76]	@ (80025c4 <USART1_IRQHandler+0xe0>)
 8002578:	601a      	str	r2, [r3, #0]
    		  wp = rp + rx_length;
 800257a:	4b0e      	ldr	r3, [pc, #56]	@ (80025b4 <USART1_IRQHandler+0xd0>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a0c      	ldr	r2, [pc, #48]	@ (80025b0 <USART1_IRQHandler+0xcc>)
 8002580:	8812      	ldrh	r2, [r2, #0]
 8002582:	b292      	uxth	r2, r2
 8002584:	4413      	add	r3, r2
 8002586:	4a0c      	ldr	r2, [pc, #48]	@ (80025b8 <USART1_IRQHandler+0xd4>)
 8002588:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800258a:	b662      	cpsie	i
}
 800258c:	bf00      	nop
    	  }
		  __enable_irq();
		  if(rx_length > 0)
 800258e:	4b08      	ldr	r3, [pc, #32]	@ (80025b0 <USART1_IRQHandler+0xcc>)
 8002590:	881b      	ldrh	r3, [r3, #0]
 8002592:	b29b      	uxth	r3, r3
 8002594:	2b00      	cmp	r3, #0
 8002596:	d002      	beq.n	800259e <USART1_IRQHandler+0xba>
			  data_ready = 1;
 8002598:	4b0b      	ldr	r3, [pc, #44]	@ (80025c8 <USART1_IRQHandler+0xe4>)
 800259a:	2201      	movs	r2, #1
 800259c:	801a      	strh	r2, [r3, #0]
    	  HAL_UART_Receive_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 800259e:	2240      	movs	r2, #64	@ 0x40
 80025a0:	4907      	ldr	r1, [pc, #28]	@ (80025c0 <USART1_IRQHandler+0xdc>)
 80025a2:	4802      	ldr	r0, [pc, #8]	@ (80025ac <USART1_IRQHandler+0xc8>)
 80025a4:	f004 fd4c 	bl	8007040 <HAL_UART_Receive_DMA>
      }
}
 80025a8:	bf00      	nop
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	200009b0 	.word	0x200009b0
 80025b0:	20000274 	.word	0x20000274
 80025b4:	2000001c 	.word	0x2000001c
 80025b8:	20000018 	.word	0x20000018
 80025bc:	20000ee0 	.word	0x20000ee0
 80025c0:	20000234 	.word	0x20000234
 80025c4:	20000ae0 	.word	0x20000ae0
 80025c8:	20000276 	.word	0x20000276

080025cc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80025d0:	4802      	ldr	r0, [pc, #8]	@ (80025dc <TIM6_DAC_IRQHandler+0x10>)
 80025d2:	f004 f85b 	bl	800668c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	20000964 	.word	0x20000964

080025e0 <DMA2_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA2 channel6 global interrupt.
  */
void DMA2_Channel6_IRQHandler(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel6_IRQn 0 */

  /* USER CODE END DMA2_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80025e4:	4802      	ldr	r0, [pc, #8]	@ (80025f0 <DMA2_Channel6_IRQHandler+0x10>)
 80025e6:	f001 fdd8 	bl	800419a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel6_IRQn 1 */

  /* USER CODE END DMA2_Channel6_IRQn 1 */
}
 80025ea:	bf00      	nop
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	20000a80 	.word	0x20000a80

080025f4 <DMA2_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA2 channel7 global interrupt.
  */
void DMA2_Channel7_IRQHandler(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel7_IRQn 0 */

  /* USER CODE END DMA2_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80025f8:	4802      	ldr	r0, [pc, #8]	@ (8002604 <DMA2_Channel7_IRQHandler+0x10>)
 80025fa:	f001 fdce 	bl	800419a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel7_IRQn 1 */

  /* USER CODE END DMA2_Channel7_IRQn 1 */
}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	20000a38 	.word	0x20000a38

08002608 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  return 1;
 800260c:	2301      	movs	r3, #1
}
 800260e:	4618      	mov	r0, r3
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <_kill>:

int _kill(int pid, int sig)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002622:	f00c fa09 	bl	800ea38 <__errno>
 8002626:	4603      	mov	r3, r0
 8002628:	2216      	movs	r2, #22
 800262a:	601a      	str	r2, [r3, #0]
  return -1;
 800262c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002630:	4618      	mov	r0, r3
 8002632:	3708      	adds	r7, #8
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}

08002638 <_exit>:

void _exit (int status)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002640:	f04f 31ff 	mov.w	r1, #4294967295
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f7ff ffe7 	bl	8002618 <_kill>
  while (1) {}    /* Make sure we hang here */
 800264a:	bf00      	nop
 800264c:	e7fd      	b.n	800264a <_exit+0x12>

0800264e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800264e:	b580      	push	{r7, lr}
 8002650:	b086      	sub	sp, #24
 8002652:	af00      	add	r7, sp, #0
 8002654:	60f8      	str	r0, [r7, #12]
 8002656:	60b9      	str	r1, [r7, #8]
 8002658:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800265a:	2300      	movs	r3, #0
 800265c:	617b      	str	r3, [r7, #20]
 800265e:	e00a      	b.n	8002676 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002660:	f3af 8000 	nop.w
 8002664:	4601      	mov	r1, r0
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	1c5a      	adds	r2, r3, #1
 800266a:	60ba      	str	r2, [r7, #8]
 800266c:	b2ca      	uxtb	r2, r1
 800266e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	3301      	adds	r3, #1
 8002674:	617b      	str	r3, [r7, #20]
 8002676:	697a      	ldr	r2, [r7, #20]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	429a      	cmp	r2, r3
 800267c:	dbf0      	blt.n	8002660 <_read+0x12>
  }

  return len;
 800267e:	687b      	ldr	r3, [r7, #4]
}
 8002680:	4618      	mov	r0, r3
 8002682:	3718      	adds	r7, #24
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}

08002688 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002690:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002694:	4618      	mov	r0, r3
 8002696:	370c      	adds	r7, #12
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr

080026a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026b0:	605a      	str	r2, [r3, #4]
  return 0;
 80026b2:	2300      	movs	r3, #0
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	370c      	adds	r7, #12
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <_isatty>:

int _isatty(int file)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026c8:	2301      	movs	r3, #1
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	370c      	adds	r7, #12
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr

080026d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026d6:	b480      	push	{r7}
 80026d8:	b085      	sub	sp, #20
 80026da:	af00      	add	r7, sp, #0
 80026dc:	60f8      	str	r0, [r7, #12]
 80026de:	60b9      	str	r1, [r7, #8]
 80026e0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80026e2:	2300      	movs	r3, #0
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3714      	adds	r7, #20
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr

080026f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b086      	sub	sp, #24
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026f8:	4a14      	ldr	r2, [pc, #80]	@ (800274c <_sbrk+0x5c>)
 80026fa:	4b15      	ldr	r3, [pc, #84]	@ (8002750 <_sbrk+0x60>)
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002704:	4b13      	ldr	r3, [pc, #76]	@ (8002754 <_sbrk+0x64>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d102      	bne.n	8002712 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800270c:	4b11      	ldr	r3, [pc, #68]	@ (8002754 <_sbrk+0x64>)
 800270e:	4a12      	ldr	r2, [pc, #72]	@ (8002758 <_sbrk+0x68>)
 8002710:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002712:	4b10      	ldr	r3, [pc, #64]	@ (8002754 <_sbrk+0x64>)
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	4413      	add	r3, r2
 800271a:	693a      	ldr	r2, [r7, #16]
 800271c:	429a      	cmp	r2, r3
 800271e:	d207      	bcs.n	8002730 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002720:	f00c f98a 	bl	800ea38 <__errno>
 8002724:	4603      	mov	r3, r0
 8002726:	220c      	movs	r2, #12
 8002728:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800272a:	f04f 33ff 	mov.w	r3, #4294967295
 800272e:	e009      	b.n	8002744 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002730:	4b08      	ldr	r3, [pc, #32]	@ (8002754 <_sbrk+0x64>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002736:	4b07      	ldr	r3, [pc, #28]	@ (8002754 <_sbrk+0x64>)
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4413      	add	r3, r2
 800273e:	4a05      	ldr	r2, [pc, #20]	@ (8002754 <_sbrk+0x64>)
 8002740:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002742:	68fb      	ldr	r3, [r7, #12]
}
 8002744:	4618      	mov	r0, r3
 8002746:	3718      	adds	r7, #24
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	2000c000 	.word	0x2000c000
 8002750:	00000400 	.word	0x00000400
 8002754:	20000914 	.word	0x20000914
 8002758:	20002150 	.word	0x20002150

0800275c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002760:	4b06      	ldr	r3, [pc, #24]	@ (800277c <SystemInit+0x20>)
 8002762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002766:	4a05      	ldr	r2, [pc, #20]	@ (800277c <SystemInit+0x20>)
 8002768:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800276c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002770:	bf00      	nop
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	e000ed00 	.word	0xe000ed00

08002780 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b088      	sub	sp, #32
 8002784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002786:	f107 0310 	add.w	r3, r7, #16
 800278a:	2200      	movs	r2, #0
 800278c:	601a      	str	r2, [r3, #0]
 800278e:	605a      	str	r2, [r3, #4]
 8002790:	609a      	str	r2, [r3, #8]
 8002792:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002794:	1d3b      	adds	r3, r7, #4
 8002796:	2200      	movs	r2, #0
 8002798:	601a      	str	r2, [r3, #0]
 800279a:	605a      	str	r2, [r3, #4]
 800279c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800279e:	4b1e      	ldr	r3, [pc, #120]	@ (8002818 <MX_TIM2_Init+0x98>)
 80027a0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80027a4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 80027a6:	4b1c      	ldr	r3, [pc, #112]	@ (8002818 <MX_TIM2_Init+0x98>)
 80027a8:	224f      	movs	r2, #79	@ 0x4f
 80027aa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002818 <MX_TIM2_Init+0x98>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80027b2:	4b19      	ldr	r3, [pc, #100]	@ (8002818 <MX_TIM2_Init+0x98>)
 80027b4:	f04f 32ff 	mov.w	r2, #4294967295
 80027b8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027ba:	4b17      	ldr	r3, [pc, #92]	@ (8002818 <MX_TIM2_Init+0x98>)
 80027bc:	2200      	movs	r2, #0
 80027be:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027c0:	4b15      	ldr	r3, [pc, #84]	@ (8002818 <MX_TIM2_Init+0x98>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80027c6:	4814      	ldr	r0, [pc, #80]	@ (8002818 <MX_TIM2_Init+0x98>)
 80027c8:	f003 feb4 	bl	8006534 <HAL_TIM_Base_Init>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d001      	beq.n	80027d6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80027d2:	f7fe fe44 	bl	800145e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027da:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80027dc:	f107 0310 	add.w	r3, r7, #16
 80027e0:	4619      	mov	r1, r3
 80027e2:	480d      	ldr	r0, [pc, #52]	@ (8002818 <MX_TIM2_Init+0x98>)
 80027e4:	f004 f859 	bl	800689a <HAL_TIM_ConfigClockSource>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d001      	beq.n	80027f2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80027ee:	f7fe fe36 	bl	800145e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027f2:	2300      	movs	r3, #0
 80027f4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027f6:	2300      	movs	r3, #0
 80027f8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80027fa:	1d3b      	adds	r3, r7, #4
 80027fc:	4619      	mov	r1, r3
 80027fe:	4806      	ldr	r0, [pc, #24]	@ (8002818 <MX_TIM2_Init+0x98>)
 8002800:	f004 fa46 	bl	8006c90 <HAL_TIMEx_MasterConfigSynchronization>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800280a:	f7fe fe28 	bl	800145e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800280e:	bf00      	nop
 8002810:	3720      	adds	r7, #32
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	20000918 	.word	0x20000918

0800281c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002822:	1d3b      	adds	r3, r7, #4
 8002824:	2200      	movs	r2, #0
 8002826:	601a      	str	r2, [r3, #0]
 8002828:	605a      	str	r2, [r3, #4]
 800282a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800282c:	4b15      	ldr	r3, [pc, #84]	@ (8002884 <MX_TIM6_Init+0x68>)
 800282e:	4a16      	ldr	r2, [pc, #88]	@ (8002888 <MX_TIM6_Init+0x6c>)
 8002830:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 8002832:	4b14      	ldr	r3, [pc, #80]	@ (8002884 <MX_TIM6_Init+0x68>)
 8002834:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8002838:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800283a:	4b12      	ldr	r3, [pc, #72]	@ (8002884 <MX_TIM6_Init+0x68>)
 800283c:	2200      	movs	r2, #0
 800283e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 49999;
 8002840:	4b10      	ldr	r3, [pc, #64]	@ (8002884 <MX_TIM6_Init+0x68>)
 8002842:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8002846:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002848:	4b0e      	ldr	r3, [pc, #56]	@ (8002884 <MX_TIM6_Init+0x68>)
 800284a:	2200      	movs	r2, #0
 800284c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800284e:	480d      	ldr	r0, [pc, #52]	@ (8002884 <MX_TIM6_Init+0x68>)
 8002850:	f003 fe70 	bl	8006534 <HAL_TIM_Base_Init>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800285a:	f7fe fe00 	bl	800145e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800285e:	2300      	movs	r3, #0
 8002860:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002862:	2300      	movs	r3, #0
 8002864:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002866:	1d3b      	adds	r3, r7, #4
 8002868:	4619      	mov	r1, r3
 800286a:	4806      	ldr	r0, [pc, #24]	@ (8002884 <MX_TIM6_Init+0x68>)
 800286c:	f004 fa10 	bl	8006c90 <HAL_TIMEx_MasterConfigSynchronization>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d001      	beq.n	800287a <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8002876:	f7fe fdf2 	bl	800145e <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800287a:	bf00      	nop
 800287c:	3710      	adds	r7, #16
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	20000964 	.word	0x20000964
 8002888:	40001000 	.word	0x40001000

0800288c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800289c:	d114      	bne.n	80028c8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800289e:	4b19      	ldr	r3, [pc, #100]	@ (8002904 <HAL_TIM_Base_MspInit+0x78>)
 80028a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028a2:	4a18      	ldr	r2, [pc, #96]	@ (8002904 <HAL_TIM_Base_MspInit+0x78>)
 80028a4:	f043 0301 	orr.w	r3, r3, #1
 80028a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80028aa:	4b16      	ldr	r3, [pc, #88]	@ (8002904 <HAL_TIM_Base_MspInit+0x78>)
 80028ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80028b6:	2200      	movs	r2, #0
 80028b8:	2100      	movs	r1, #0
 80028ba:	201c      	movs	r0, #28
 80028bc:	f001 fa93 	bl	8003de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80028c0:	201c      	movs	r0, #28
 80028c2:	f001 faac 	bl	8003e1e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80028c6:	e018      	b.n	80028fa <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM6)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a0e      	ldr	r2, [pc, #56]	@ (8002908 <HAL_TIM_Base_MspInit+0x7c>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d113      	bne.n	80028fa <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80028d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002904 <HAL_TIM_Base_MspInit+0x78>)
 80028d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d6:	4a0b      	ldr	r2, [pc, #44]	@ (8002904 <HAL_TIM_Base_MspInit+0x78>)
 80028d8:	f043 0310 	orr.w	r3, r3, #16
 80028dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80028de:	4b09      	ldr	r3, [pc, #36]	@ (8002904 <HAL_TIM_Base_MspInit+0x78>)
 80028e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028e2:	f003 0310 	and.w	r3, r3, #16
 80028e6:	60bb      	str	r3, [r7, #8]
 80028e8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80028ea:	2200      	movs	r2, #0
 80028ec:	2100      	movs	r1, #0
 80028ee:	2036      	movs	r0, #54	@ 0x36
 80028f0:	f001 fa79 	bl	8003de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80028f4:	2036      	movs	r0, #54	@ 0x36
 80028f6:	f001 fa92 	bl	8003e1e <HAL_NVIC_EnableIRQ>
}
 80028fa:	bf00      	nop
 80028fc:	3710      	adds	r7, #16
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	40021000 	.word	0x40021000
 8002908:	40001000 	.word	0x40001000

0800290c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002910:	4b14      	ldr	r3, [pc, #80]	@ (8002964 <MX_USART1_UART_Init+0x58>)
 8002912:	4a15      	ldr	r2, [pc, #84]	@ (8002968 <MX_USART1_UART_Init+0x5c>)
 8002914:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8002916:	4b13      	ldr	r3, [pc, #76]	@ (8002964 <MX_USART1_UART_Init+0x58>)
 8002918:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 800291c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800291e:	4b11      	ldr	r3, [pc, #68]	@ (8002964 <MX_USART1_UART_Init+0x58>)
 8002920:	2200      	movs	r2, #0
 8002922:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002924:	4b0f      	ldr	r3, [pc, #60]	@ (8002964 <MX_USART1_UART_Init+0x58>)
 8002926:	2200      	movs	r2, #0
 8002928:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800292a:	4b0e      	ldr	r3, [pc, #56]	@ (8002964 <MX_USART1_UART_Init+0x58>)
 800292c:	2200      	movs	r2, #0
 800292e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002930:	4b0c      	ldr	r3, [pc, #48]	@ (8002964 <MX_USART1_UART_Init+0x58>)
 8002932:	220c      	movs	r2, #12
 8002934:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002936:	4b0b      	ldr	r3, [pc, #44]	@ (8002964 <MX_USART1_UART_Init+0x58>)
 8002938:	2200      	movs	r2, #0
 800293a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800293c:	4b09      	ldr	r3, [pc, #36]	@ (8002964 <MX_USART1_UART_Init+0x58>)
 800293e:	2200      	movs	r2, #0
 8002940:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002942:	4b08      	ldr	r3, [pc, #32]	@ (8002964 <MX_USART1_UART_Init+0x58>)
 8002944:	2200      	movs	r2, #0
 8002946:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002948:	4b06      	ldr	r3, [pc, #24]	@ (8002964 <MX_USART1_UART_Init+0x58>)
 800294a:	2200      	movs	r2, #0
 800294c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800294e:	4805      	ldr	r0, [pc, #20]	@ (8002964 <MX_USART1_UART_Init+0x58>)
 8002950:	f004 fa22 	bl	8006d98 <HAL_UART_Init>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d001      	beq.n	800295e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800295a:	f7fe fd80 	bl	800145e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800295e:	bf00      	nop
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	200009b0 	.word	0x200009b0
 8002968:	40013800 	.word	0x40013800

0800296c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b0a2      	sub	sp, #136	@ 0x88
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002974:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002978:	2200      	movs	r2, #0
 800297a:	601a      	str	r2, [r3, #0]
 800297c:	605a      	str	r2, [r3, #4]
 800297e:	609a      	str	r2, [r3, #8]
 8002980:	60da      	str	r2, [r3, #12]
 8002982:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002984:	f107 0314 	add.w	r3, r7, #20
 8002988:	2260      	movs	r2, #96	@ 0x60
 800298a:	2100      	movs	r1, #0
 800298c:	4618      	mov	r0, r3
 800298e:	f00b ffc8 	bl	800e922 <memset>
  if(uartHandle->Instance==USART1)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a4f      	ldr	r2, [pc, #316]	@ (8002ad4 <HAL_UART_MspInit+0x168>)
 8002998:	4293      	cmp	r3, r2
 800299a:	f040 8096 	bne.w	8002aca <HAL_UART_MspInit+0x15e>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800299e:	2301      	movs	r3, #1
 80029a0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80029a2:	2300      	movs	r3, #0
 80029a4:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80029a6:	f107 0314 	add.w	r3, r7, #20
 80029aa:	4618      	mov	r0, r3
 80029ac:	f002 fd40 	bl	8005430 <HAL_RCCEx_PeriphCLKConfig>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80029b6:	f7fe fd52 	bl	800145e <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80029ba:	4b47      	ldr	r3, [pc, #284]	@ (8002ad8 <HAL_UART_MspInit+0x16c>)
 80029bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029be:	4a46      	ldr	r2, [pc, #280]	@ (8002ad8 <HAL_UART_MspInit+0x16c>)
 80029c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029c4:	6613      	str	r3, [r2, #96]	@ 0x60
 80029c6:	4b44      	ldr	r3, [pc, #272]	@ (8002ad8 <HAL_UART_MspInit+0x16c>)
 80029c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029ce:	613b      	str	r3, [r7, #16]
 80029d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029d2:	4b41      	ldr	r3, [pc, #260]	@ (8002ad8 <HAL_UART_MspInit+0x16c>)
 80029d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029d6:	4a40      	ldr	r2, [pc, #256]	@ (8002ad8 <HAL_UART_MspInit+0x16c>)
 80029d8:	f043 0301 	orr.w	r3, r3, #1
 80029dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029de:	4b3e      	ldr	r3, [pc, #248]	@ (8002ad8 <HAL_UART_MspInit+0x16c>)
 80029e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	60fb      	str	r3, [r7, #12]
 80029e8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80029ea:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80029ee:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f0:	2302      	movs	r3, #2
 80029f2:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029f4:	2301      	movs	r3, #1
 80029f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029f8:	2303      	movs	r3, #3
 80029fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80029fe:	2307      	movs	r3, #7
 8002a00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a04:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002a08:	4619      	mov	r1, r3
 8002a0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a0e:	f001 fcaf 	bl	8004370 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Channel7;
 8002a12:	4b32      	ldr	r3, [pc, #200]	@ (8002adc <HAL_UART_MspInit+0x170>)
 8002a14:	4a32      	ldr	r2, [pc, #200]	@ (8002ae0 <HAL_UART_MspInit+0x174>)
 8002a16:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 8002a18:	4b30      	ldr	r3, [pc, #192]	@ (8002adc <HAL_UART_MspInit+0x170>)
 8002a1a:	2202      	movs	r2, #2
 8002a1c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a1e:	4b2f      	ldr	r3, [pc, #188]	@ (8002adc <HAL_UART_MspInit+0x170>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a24:	4b2d      	ldr	r3, [pc, #180]	@ (8002adc <HAL_UART_MspInit+0x170>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a2a:	4b2c      	ldr	r3, [pc, #176]	@ (8002adc <HAL_UART_MspInit+0x170>)
 8002a2c:	2280      	movs	r2, #128	@ 0x80
 8002a2e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a30:	4b2a      	ldr	r3, [pc, #168]	@ (8002adc <HAL_UART_MspInit+0x170>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a36:	4b29      	ldr	r3, [pc, #164]	@ (8002adc <HAL_UART_MspInit+0x170>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002a3c:	4b27      	ldr	r3, [pc, #156]	@ (8002adc <HAL_UART_MspInit+0x170>)
 8002a3e:	2220      	movs	r2, #32
 8002a40:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002a42:	4b26      	ldr	r3, [pc, #152]	@ (8002adc <HAL_UART_MspInit+0x170>)
 8002a44:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a48:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002a4a:	4824      	ldr	r0, [pc, #144]	@ (8002adc <HAL_UART_MspInit+0x170>)
 8002a4c:	f001 fa0e 	bl	8003e6c <HAL_DMA_Init>
 8002a50:	4603      	mov	r3, r0
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d001      	beq.n	8002a5a <HAL_UART_MspInit+0xee>
    {
      Error_Handler();
 8002a56:	f7fe fd02 	bl	800145e <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	4a1f      	ldr	r2, [pc, #124]	@ (8002adc <HAL_UART_MspInit+0x170>)
 8002a5e:	675a      	str	r2, [r3, #116]	@ 0x74
 8002a60:	4a1e      	ldr	r2, [pc, #120]	@ (8002adc <HAL_UART_MspInit+0x170>)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel6;
 8002a66:	4b1f      	ldr	r3, [pc, #124]	@ (8002ae4 <HAL_UART_MspInit+0x178>)
 8002a68:	4a1f      	ldr	r2, [pc, #124]	@ (8002ae8 <HAL_UART_MspInit+0x17c>)
 8002a6a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 8002a6c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ae4 <HAL_UART_MspInit+0x178>)
 8002a6e:	2202      	movs	r2, #2
 8002a70:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a72:	4b1c      	ldr	r3, [pc, #112]	@ (8002ae4 <HAL_UART_MspInit+0x178>)
 8002a74:	2210      	movs	r2, #16
 8002a76:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a78:	4b1a      	ldr	r3, [pc, #104]	@ (8002ae4 <HAL_UART_MspInit+0x178>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a7e:	4b19      	ldr	r3, [pc, #100]	@ (8002ae4 <HAL_UART_MspInit+0x178>)
 8002a80:	2280      	movs	r2, #128	@ 0x80
 8002a82:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a84:	4b17      	ldr	r3, [pc, #92]	@ (8002ae4 <HAL_UART_MspInit+0x178>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a8a:	4b16      	ldr	r3, [pc, #88]	@ (8002ae4 <HAL_UART_MspInit+0x178>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002a90:	4b14      	ldr	r3, [pc, #80]	@ (8002ae4 <HAL_UART_MspInit+0x178>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002a96:	4b13      	ldr	r3, [pc, #76]	@ (8002ae4 <HAL_UART_MspInit+0x178>)
 8002a98:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a9c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002a9e:	4811      	ldr	r0, [pc, #68]	@ (8002ae4 <HAL_UART_MspInit+0x178>)
 8002aa0:	f001 f9e4 	bl	8003e6c <HAL_DMA_Init>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d001      	beq.n	8002aae <HAL_UART_MspInit+0x142>
    {
      Error_Handler();
 8002aaa:	f7fe fcd8 	bl	800145e <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a0c      	ldr	r2, [pc, #48]	@ (8002ae4 <HAL_UART_MspInit+0x178>)
 8002ab2:	671a      	str	r2, [r3, #112]	@ 0x70
 8002ab4:	4a0b      	ldr	r2, [pc, #44]	@ (8002ae4 <HAL_UART_MspInit+0x178>)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002aba:	2200      	movs	r2, #0
 8002abc:	2100      	movs	r1, #0
 8002abe:	2025      	movs	r0, #37	@ 0x25
 8002ac0:	f001 f991 	bl	8003de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002ac4:	2025      	movs	r0, #37	@ 0x25
 8002ac6:	f001 f9aa 	bl	8003e1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002aca:	bf00      	nop
 8002acc:	3788      	adds	r7, #136	@ 0x88
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	40013800 	.word	0x40013800
 8002ad8:	40021000 	.word	0x40021000
 8002adc:	20000a38 	.word	0x20000a38
 8002ae0:	40020480 	.word	0x40020480
 8002ae4:	20000a80 	.word	0x20000a80
 8002ae8:	4002046c 	.word	0x4002046c

08002aec <ASIC_TransmitReceive>:
uint16_t peaklevel;
uint64_t peaktime;
uint8_t result[6];

uint8_t ASIC_TransmitReceive(uint8_t data) //
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b086      	sub	sp, #24
 8002af0:	af02      	add	r7, sp, #8
 8002af2:	4603      	mov	r3, r0
 8002af4:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&hspi1, &data, &rx_data, 1, 100);
 8002af6:	f107 020f 	add.w	r2, r7, #15
 8002afa:	1df9      	adds	r1, r7, #7
 8002afc:	2364      	movs	r3, #100	@ 0x64
 8002afe:	9300      	str	r3, [sp, #0]
 8002b00:	2301      	movs	r3, #1
 8002b02:	4804      	ldr	r0, [pc, #16]	@ (8002b14 <ASIC_TransmitReceive+0x28>)
 8002b04:	f003 f873 	bl	8005bee <HAL_SPI_TransmitReceive>
    return rx_data;
 8002b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3710      	adds	r7, #16
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	2000072c 	.word	0x2000072c

08002b18 <ASIC_CMD>:

void ASIC_CMD(uint8_t address, uint16_t data) //ASIC
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	4603      	mov	r3, r0
 8002b20:	460a      	mov	r2, r1
 8002b22:	71fb      	strb	r3, [r7, #7]
 8002b24:	4613      	mov	r3, r2
 8002b26:	80bb      	strh	r3, [r7, #4]
	ASIC_CS_LOW();
 8002b28:	2200      	movs	r2, #0
 8002b2a:	2101      	movs	r1, #1
 8002b2c:	4813      	ldr	r0, [pc, #76]	@ (8002b7c <ASIC_CMD+0x64>)
 8002b2e:	f001 fdb1 	bl	8004694 <HAL_GPIO_WritePin>
	ASIC_TransmitReceive(address);
 8002b32:	79fb      	ldrb	r3, [r7, #7]
 8002b34:	4618      	mov	r0, r3
 8002b36:	f7ff ffd9 	bl	8002aec <ASIC_TransmitReceive>
	ASIC_TransmitReceive(0x00);
 8002b3a:	2000      	movs	r0, #0
 8002b3c:	f7ff ffd6 	bl	8002aec <ASIC_TransmitReceive>
	ASIC_TransmitReceive(0x00);
 8002b40:	2000      	movs	r0, #0
 8002b42:	f7ff ffd3 	bl	8002aec <ASIC_TransmitReceive>
	ASIC_TransmitReceive(0x00);
 8002b46:	2000      	movs	r0, #0
 8002b48:	f7ff ffd0 	bl	8002aec <ASIC_TransmitReceive>
	ASIC_TransmitReceive(0x00);
 8002b4c:	2000      	movs	r0, #0
 8002b4e:	f7ff ffcd 	bl	8002aec <ASIC_TransmitReceive>
	ASIC_TransmitReceive((data >> 8) & 0xFF);
 8002b52:	88bb      	ldrh	r3, [r7, #4]
 8002b54:	0a1b      	lsrs	r3, r3, #8
 8002b56:	b29b      	uxth	r3, r3
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7ff ffc6 	bl	8002aec <ASIC_TransmitReceive>
	ASIC_TransmitReceive(data & 0xFF);
 8002b60:	88bb      	ldrh	r3, [r7, #4]
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7ff ffc1 	bl	8002aec <ASIC_TransmitReceive>
	ASIC_CS_HIGH();
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	2101      	movs	r1, #1
 8002b6e:	4803      	ldr	r0, [pc, #12]	@ (8002b7c <ASIC_CMD+0x64>)
 8002b70:	f001 fd90 	bl	8004694 <HAL_GPIO_WritePin>
}
 8002b74:	bf00      	nop
 8002b76:	3708      	adds	r7, #8
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	48000400 	.word	0x48000400

08002b80 <ReadResult>:

HAL_StatusTypeDef ReadResult(void) //
{
 8002b80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(EMPTY_GPIO_Port, EMPTY_Pin) == GPIO_PIN_SET)
 8002b86:	2104      	movs	r1, #4
 8002b88:	4833      	ldr	r0, [pc, #204]	@ (8002c58 <ReadResult+0xd8>)
 8002b8a:	f001 fd6b 	bl	8004664 <HAL_GPIO_ReadPin>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d107      	bne.n	8002ba4 <ReadResult+0x24>
	{
		ON_R();
 8002b94:	2201      	movs	r2, #1
 8002b96:	2101      	movs	r1, #1
 8002b98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b9c:	f001 fd7a 	bl	8004694 <HAL_GPIO_WritePin>
		return HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	e055      	b.n	8002c50 <ReadResult+0xd0>
	}
	else
	{
		OFF_R();
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	2101      	movs	r1, #1
 8002ba8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bac:	f001 fd72 	bl	8004694 <HAL_GPIO_WritePin>
		ASIC_CS_LOW();
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	2101      	movs	r1, #1
 8002bb4:	4828      	ldr	r0, [pc, #160]	@ (8002c58 <ReadResult+0xd8>)
 8002bb6:	f001 fd6d 	bl	8004694 <HAL_GPIO_WritePin>
		uint16_t i;
		uint8_t address = 0x80;
 8002bba:	2380      	movs	r3, #128	@ 0x80
 8002bbc:	717b      	strb	r3, [r7, #5]
		ASIC_TransmitReceive(address);
 8002bbe:	797b      	ldrb	r3, [r7, #5]
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7ff ff93 	bl	8002aec <ASIC_TransmitReceive>
		for(i = 0;i < 6;i++)
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	80fb      	strh	r3, [r7, #6]
 8002bca:	e00a      	b.n	8002be2 <ReadResult+0x62>
			result[i] = ASIC_TransmitReceive(0x00);
 8002bcc:	88fe      	ldrh	r6, [r7, #6]
 8002bce:	2000      	movs	r0, #0
 8002bd0:	f7ff ff8c 	bl	8002aec <ASIC_TransmitReceive>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	4b20      	ldr	r3, [pc, #128]	@ (8002c5c <ReadResult+0xdc>)
 8002bda:	559a      	strb	r2, [r3, r6]
		for(i = 0;i < 6;i++)
 8002bdc:	88fb      	ldrh	r3, [r7, #6]
 8002bde:	3301      	adds	r3, #1
 8002be0:	80fb      	strh	r3, [r7, #6]
 8002be2:	88fb      	ldrh	r3, [r7, #6]
 8002be4:	2b05      	cmp	r3, #5
 8002be6:	d9f1      	bls.n	8002bcc <ReadResult+0x4c>
		codeid = (result[0] >> 3) + 1;
 8002be8:	4b1c      	ldr	r3, [pc, #112]	@ (8002c5c <ReadResult+0xdc>)
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	08db      	lsrs	r3, r3, #3
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	b2da      	uxtb	r2, r3
 8002bf4:	4b1a      	ldr	r3, [pc, #104]	@ (8002c60 <ReadResult+0xe0>)
 8002bf6:	701a      	strb	r2, [r3, #0]
		peaklevel = (result[1] >> 1) | ((result[0] & 0x07 ) << 7);
 8002bf8:	4b18      	ldr	r3, [pc, #96]	@ (8002c5c <ReadResult+0xdc>)
 8002bfa:	785b      	ldrb	r3, [r3, #1]
 8002bfc:	085b      	lsrs	r3, r3, #1
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	b21a      	sxth	r2, r3
 8002c02:	4b16      	ldr	r3, [pc, #88]	@ (8002c5c <ReadResult+0xdc>)
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	b21b      	sxth	r3, r3
 8002c08:	01db      	lsls	r3, r3, #7
 8002c0a:	b21b      	sxth	r3, r3
 8002c0c:	f403 7360 	and.w	r3, r3, #896	@ 0x380
 8002c10:	b21b      	sxth	r3, r3
 8002c12:	4313      	orrs	r3, r2
 8002c14:	b21b      	sxth	r3, r3
 8002c16:	b29a      	uxth	r2, r3
 8002c18:	4b12      	ldr	r3, [pc, #72]	@ (8002c64 <ReadResult+0xe4>)
 8002c1a:	801a      	strh	r2, [r3, #0]
		peaktime = ((result[1] & 0x01) << 32) | (result[2] << 24) | (result[3] << 16) | (result[4] << 8) | result[5];
 8002c1c:	4b0f      	ldr	r3, [pc, #60]	@ (8002c5c <ReadResult+0xdc>)
 8002c1e:	789b      	ldrb	r3, [r3, #2]
 8002c20:	061a      	lsls	r2, r3, #24
 8002c22:	4b0e      	ldr	r3, [pc, #56]	@ (8002c5c <ReadResult+0xdc>)
 8002c24:	78db      	ldrb	r3, [r3, #3]
 8002c26:	041b      	lsls	r3, r3, #16
 8002c28:	431a      	orrs	r2, r3
 8002c2a:	4b0c      	ldr	r3, [pc, #48]	@ (8002c5c <ReadResult+0xdc>)
 8002c2c:	791b      	ldrb	r3, [r3, #4]
 8002c2e:	021b      	lsls	r3, r3, #8
 8002c30:	4313      	orrs	r3, r2
 8002c32:	4a0a      	ldr	r2, [pc, #40]	@ (8002c5c <ReadResult+0xdc>)
 8002c34:	7952      	ldrb	r2, [r2, #5]
 8002c36:	4313      	orrs	r3, r2
 8002c38:	17da      	asrs	r2, r3, #31
 8002c3a:	461c      	mov	r4, r3
 8002c3c:	4615      	mov	r5, r2
 8002c3e:	4b0a      	ldr	r3, [pc, #40]	@ (8002c68 <ReadResult+0xe8>)
 8002c40:	e9c3 4500 	strd	r4, r5, [r3]
		ASIC_CS_HIGH();
 8002c44:	2201      	movs	r2, #1
 8002c46:	2101      	movs	r1, #1
 8002c48:	4803      	ldr	r0, [pc, #12]	@ (8002c58 <ReadResult+0xd8>)
 8002c4a:	f001 fd23 	bl	8004694 <HAL_GPIO_WritePin>
		return HAL_OK;
 8002c4e:	2300      	movs	r3, #0
	}
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	370c      	adds	r7, #12
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c58:	48000400 	.word	0x48000400
 8002c5c:	20000ad8 	.word	0x20000ad8
 8002c60:	20000ac8 	.word	0x20000ac8
 8002c64:	20000aca 	.word	0x20000aca
 8002c68:	20000ad0 	.word	0x20000ad0

08002c6c <read_be16>:
void Sendheart(void);
uint8_t UART_Send_Data(uint8_t* data, uint16_t len);
void UART_Start_Send(void);

uint16_t read_be16(uint8_t *data) //
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
    return (data[0] << 8) | data[1];
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	b21b      	sxth	r3, r3
 8002c7a:	021b      	lsls	r3, r3, #8
 8002c7c:	b21a      	sxth	r2, r3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	3301      	adds	r3, #1
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	b21b      	sxth	r3, r3
 8002c86:	4313      	orrs	r3, r2
 8002c88:	b21b      	sxth	r3, r3
 8002c8a:	b29b      	uxth	r3, r3
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	370c      	adds	r7, #12
 8002c90:	46bd      	mov	sp, r7
 8002c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c96:	4770      	bx	lr

08002c98 <Checksum>:

uint16_t Checksum(uint8_t *data, uint16_t length) //
{
 8002c98:	b590      	push	{r4, r7, lr}
 8002c9a:	b085      	sub	sp, #20
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	460b      	mov	r3, r1
 8002ca2:	807b      	strh	r3, [r7, #2]
	uint16_t sum;
    if(length <= 1)
 8002ca4:	887b      	ldrh	r3, [r7, #2]
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d804      	bhi.n	8002cb4 <Checksum+0x1c>
    {
    	sum = (uint16_t)data[0];
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	781b      	ldrb	r3, [r3, #0]
 8002cae:	81fb      	strh	r3, [r7, #14]
    	return sum;
 8002cb0:	89fb      	ldrh	r3, [r7, #14]
 8002cb2:	e010      	b.n	8002cd6 <Checksum+0x3e>
    }
    else
    {
    	sum = (uint16_t)data[length-1]+Checksum(data, length - 1);
 8002cb4:	887b      	ldrh	r3, [r7, #2]
 8002cb6:	3b01      	subs	r3, #1
 8002cb8:	687a      	ldr	r2, [r7, #4]
 8002cba:	4413      	add	r3, r2
 8002cbc:	781b      	ldrb	r3, [r3, #0]
 8002cbe:	461c      	mov	r4, r3
 8002cc0:	887b      	ldrh	r3, [r7, #2]
 8002cc2:	3b01      	subs	r3, #1
 8002cc4:	b29b      	uxth	r3, r3
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f7ff ffe5 	bl	8002c98 <Checksum>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	4423      	add	r3, r4
 8002cd2:	81fb      	strh	r3, [r7, #14]
    	return sum;
 8002cd4:	89fb      	ldrh	r3, [r7, #14]
    }
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3714      	adds	r7, #20
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd90      	pop	{r4, r7, pc}
	...

08002ce0 <CMD_Judge>:

CMD_Status CMD_Judge(void) //
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
	uint32_t rxcode = 0;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	60fb      	str	r3, [r7, #12]
	uint16_t time;
	uint16_t checksum;
	uint16_t SUM;
	rp1 = rp;
 8002cea:	4b6c      	ldr	r3, [pc, #432]	@ (8002e9c <CMD_Judge+0x1bc>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a6c      	ldr	r2, [pc, #432]	@ (8002ea0 <CMD_Judge+0x1c0>)
 8002cf0:	6013      	str	r3, [r2, #0]
	rp2 = rp;
 8002cf2:	4b6a      	ldr	r3, [pc, #424]	@ (8002e9c <CMD_Judge+0x1bc>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a6b      	ldr	r2, [pc, #428]	@ (8002ea4 <CMD_Judge+0x1c4>)
 8002cf8:	6013      	str	r3, [r2, #0]
	while (wp > rp)
 8002cfa:	e02b      	b.n	8002d54 <CMD_Judge+0x74>
	{
		uint16_t test = (*rp << 8) | *(rp + 1);
 8002cfc:	4b67      	ldr	r3, [pc, #412]	@ (8002e9c <CMD_Judge+0x1bc>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	b21b      	sxth	r3, r3
 8002d04:	021b      	lsls	r3, r3, #8
 8002d06:	b21a      	sxth	r2, r3
 8002d08:	4b64      	ldr	r3, [pc, #400]	@ (8002e9c <CMD_Judge+0x1bc>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	b21b      	sxth	r3, r3
 8002d12:	4313      	orrs	r3, r2
 8002d14:	b21b      	sxth	r3, r3
 8002d16:	80fb      	strh	r3, [r7, #6]
		if(test == HEAD)
 8002d18:	88fb      	ldrh	r3, [r7, #6]
 8002d1a:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d103      	bne.n	8002d2a <CMD_Judge+0x4a>
			rp1 = rp;
 8002d22:	4b5e      	ldr	r3, [pc, #376]	@ (8002e9c <CMD_Judge+0x1bc>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a5e      	ldr	r2, [pc, #376]	@ (8002ea0 <CMD_Judge+0x1c0>)
 8002d28:	6013      	str	r3, [r2, #0]
		if(test == TAIL)
 8002d2a:	88fb      	ldrh	r3, [r7, #6]
 8002d2c:	f647 62fe 	movw	r2, #32510	@ 0x7efe
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d104      	bne.n	8002d3e <CMD_Judge+0x5e>
			rp2 = rp + 1;
 8002d34:	4b59      	ldr	r3, [pc, #356]	@ (8002e9c <CMD_Judge+0x1bc>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	3301      	adds	r3, #1
 8002d3a:	4a5a      	ldr	r2, [pc, #360]	@ (8002ea4 <CMD_Judge+0x1c4>)
 8002d3c:	6013      	str	r3, [r2, #0]
		rp++;
 8002d3e:	4b57      	ldr	r3, [pc, #348]	@ (8002e9c <CMD_Judge+0x1bc>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	3301      	adds	r3, #1
 8002d44:	4a55      	ldr	r2, [pc, #340]	@ (8002e9c <CMD_Judge+0x1bc>)
 8002d46:	6013      	str	r3, [r2, #0]
		if(rp2 > rp1)
 8002d48:	4b56      	ldr	r3, [pc, #344]	@ (8002ea4 <CMD_Judge+0x1c4>)
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	4b54      	ldr	r3, [pc, #336]	@ (8002ea0 <CMD_Judge+0x1c0>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d806      	bhi.n	8002d62 <CMD_Judge+0x82>
	while (wp > rp)
 8002d54:	4b54      	ldr	r3, [pc, #336]	@ (8002ea8 <CMD_Judge+0x1c8>)
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	4b50      	ldr	r3, [pc, #320]	@ (8002e9c <CMD_Judge+0x1bc>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d8cd      	bhi.n	8002cfc <CMD_Judge+0x1c>
 8002d60:	e000      	b.n	8002d64 <CMD_Judge+0x84>
			break;
 8002d62:	bf00      	nop
	}
	if(rp == wp)
 8002d64:	4b4d      	ldr	r3, [pc, #308]	@ (8002e9c <CMD_Judge+0x1bc>)
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	4b4f      	ldr	r3, [pc, #316]	@ (8002ea8 <CMD_Judge+0x1c8>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d104      	bne.n	8002d7a <CMD_Judge+0x9a>
	{
		data_ready = 0;
 8002d70:	4b4e      	ldr	r3, [pc, #312]	@ (8002eac <CMD_Judge+0x1cc>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	801a      	strh	r2, [r3, #0]
		return CMD_END;
 8002d76:	2306      	movs	r3, #6
 8002d78:	e08c      	b.n	8002e94 <CMD_Judge+0x1b4>
	}
	for(uint16_t i = 3;i <= 4;i++)
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	813b      	strh	r3, [r7, #8]
 8002d7e:	e012      	b.n	8002da6 <CMD_Judge+0xc6>
		rxcode = (*(rp1 + i) << (32 - 8*i)) | rxcode;
 8002d80:	4b47      	ldr	r3, [pc, #284]	@ (8002ea0 <CMD_Judge+0x1c0>)
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	893b      	ldrh	r3, [r7, #8]
 8002d86:	4413      	add	r3, r2
 8002d88:	781b      	ldrb	r3, [r3, #0]
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	893b      	ldrh	r3, [r7, #8]
 8002d8e:	f1c3 0304 	rsb	r3, r3, #4
 8002d92:	00db      	lsls	r3, r3, #3
 8002d94:	fa02 f303 	lsl.w	r3, r2, r3
 8002d98:	461a      	mov	r2, r3
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	60fb      	str	r3, [r7, #12]
	for(uint16_t i = 3;i <= 4;i++)
 8002da0:	893b      	ldrh	r3, [r7, #8]
 8002da2:	3301      	adds	r3, #1
 8002da4:	813b      	strh	r3, [r7, #8]
 8002da6:	893b      	ldrh	r3, [r7, #8]
 8002da8:	2b04      	cmp	r3, #4
 8002daa:	d9e9      	bls.n	8002d80 <CMD_Judge+0xa0>
	datalength = *(rp1 + 7);
 8002dac:	4b3c      	ldr	r3, [pc, #240]	@ (8002ea0 <CMD_Judge+0x1c0>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	79da      	ldrb	r2, [r3, #7]
 8002db2:	4b3f      	ldr	r3, [pc, #252]	@ (8002eb0 <CMD_Judge+0x1d0>)
 8002db4:	701a      	strb	r2, [r3, #0]
	for(time = 0;time < cmd_number;time++)
 8002db6:	2300      	movs	r3, #0
 8002db8:	817b      	strh	r3, [r7, #10]
 8002dba:	e01b      	b.n	8002df4 <CMD_Judge+0x114>
	{
		command = (*(rp1 + 5)<< 8) | *(rp1 + 6);
 8002dbc:	4b38      	ldr	r3, [pc, #224]	@ (8002ea0 <CMD_Judge+0x1c0>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	3305      	adds	r3, #5
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	b21b      	sxth	r3, r3
 8002dc6:	021b      	lsls	r3, r3, #8
 8002dc8:	b21a      	sxth	r2, r3
 8002dca:	4b35      	ldr	r3, [pc, #212]	@ (8002ea0 <CMD_Judge+0x1c0>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	3306      	adds	r3, #6
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	b21b      	sxth	r3, r3
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	b21b      	sxth	r3, r3
 8002dd8:	b29a      	uxth	r2, r3
 8002dda:	4b36      	ldr	r3, [pc, #216]	@ (8002eb4 <CMD_Judge+0x1d4>)
 8002ddc:	801a      	strh	r2, [r3, #0]
		if(command == cmd[time])
 8002dde:	897b      	ldrh	r3, [r7, #10]
 8002de0:	4a35      	ldr	r2, [pc, #212]	@ (8002eb8 <CMD_Judge+0x1d8>)
 8002de2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002de6:	4b33      	ldr	r3, [pc, #204]	@ (8002eb4 <CMD_Judge+0x1d4>)
 8002de8:	881b      	ldrh	r3, [r3, #0]
 8002dea:	429a      	cmp	r2, r3
 8002dec:	d006      	beq.n	8002dfc <CMD_Judge+0x11c>
	for(time = 0;time < cmd_number;time++)
 8002dee:	897b      	ldrh	r3, [r7, #10]
 8002df0:	3301      	adds	r3, #1
 8002df2:	817b      	strh	r3, [r7, #10]
 8002df4:	897b      	ldrh	r3, [r7, #10]
 8002df6:	2b03      	cmp	r3, #3
 8002df8:	d9e0      	bls.n	8002dbc <CMD_Judge+0xdc>
 8002dfa:	e000      	b.n	8002dfe <CMD_Judge+0x11e>
			break;
 8002dfc:	bf00      	nop
	}
	checksum = (*(rp2 - 3) << 8) | *(rp2 - 2);
 8002dfe:	4b29      	ldr	r3, [pc, #164]	@ (8002ea4 <CMD_Judge+0x1c4>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	3b03      	subs	r3, #3
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	b21b      	sxth	r3, r3
 8002e08:	021b      	lsls	r3, r3, #8
 8002e0a:	b21a      	sxth	r2, r3
 8002e0c:	4b25      	ldr	r3, [pc, #148]	@ (8002ea4 <CMD_Judge+0x1c4>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	3b02      	subs	r3, #2
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	b21b      	sxth	r3, r3
 8002e16:	4313      	orrs	r3, r2
 8002e18:	b21b      	sxth	r3, r3
 8002e1a:	80bb      	strh	r3, [r7, #4]
	rp3 = rp1 + 8;
 8002e1c:	4b20      	ldr	r3, [pc, #128]	@ (8002ea0 <CMD_Judge+0x1c0>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	3308      	adds	r3, #8
 8002e22:	4a26      	ldr	r2, [pc, #152]	@ (8002ebc <CMD_Judge+0x1dc>)
 8002e24:	6013      	str	r3, [r2, #0]
	SUM = Checksum(rp1 + 2, datalength + 6);
 8002e26:	4b1e      	ldr	r3, [pc, #120]	@ (8002ea0 <CMD_Judge+0x1c0>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	3302      	adds	r3, #2
 8002e2c:	4a20      	ldr	r2, [pc, #128]	@ (8002eb0 <CMD_Judge+0x1d0>)
 8002e2e:	7812      	ldrb	r2, [r2, #0]
 8002e30:	3206      	adds	r2, #6
 8002e32:	b292      	uxth	r2, r2
 8002e34:	4611      	mov	r1, r2
 8002e36:	4618      	mov	r0, r3
 8002e38:	f7ff ff2e 	bl	8002c98 <Checksum>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	807b      	strh	r3, [r7, #2]
	if(rxcode != receivercode || *(rp1 + 2) != version)
 8002e40:	4b1f      	ldr	r3, [pc, #124]	@ (8002ec0 <CMD_Judge+0x1e0>)
 8002e42:	881b      	ldrh	r3, [r3, #0]
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	461a      	mov	r2, r3
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d107      	bne.n	8002e5e <CMD_Judge+0x17e>
 8002e4e:	4b14      	ldr	r3, [pc, #80]	@ (8002ea0 <CMD_Judge+0x1c0>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	3302      	adds	r3, #2
 8002e54:	781a      	ldrb	r2, [r3, #0]
 8002e56:	4b1b      	ldr	r3, [pc, #108]	@ (8002ec4 <CMD_Judge+0x1e4>)
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d001      	beq.n	8002e62 <CMD_Judge+0x182>
		return CODE_ERROE;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e018      	b.n	8002e94 <CMD_Judge+0x1b4>
	else if(datalength != rp2 - rp1 - 11)
 8002e62:	4b13      	ldr	r3, [pc, #76]	@ (8002eb0 <CMD_Judge+0x1d0>)
 8002e64:	781b      	ldrb	r3, [r3, #0]
 8002e66:	4619      	mov	r1, r3
 8002e68:	4b0e      	ldr	r3, [pc, #56]	@ (8002ea4 <CMD_Judge+0x1c4>)
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ea0 <CMD_Judge+0x1c0>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	3b0b      	subs	r3, #11
 8002e74:	4299      	cmp	r1, r3
 8002e76:	d001      	beq.n	8002e7c <CMD_Judge+0x19c>
		return LENGTH_ERROE;
 8002e78:	2302      	movs	r3, #2
 8002e7a:	e00b      	b.n	8002e94 <CMD_Judge+0x1b4>
	else if(time >= cmd_number)
 8002e7c:	897b      	ldrh	r3, [r7, #10]
 8002e7e:	2b03      	cmp	r3, #3
 8002e80:	d901      	bls.n	8002e86 <CMD_Judge+0x1a6>
		return CMD_ERROR;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e006      	b.n	8002e94 <CMD_Judge+0x1b4>
	else if(checksum != SUM)
 8002e86:	88ba      	ldrh	r2, [r7, #4]
 8002e88:	887b      	ldrh	r3, [r7, #2]
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d001      	beq.n	8002e92 <CMD_Judge+0x1b2>
		return CHECK_ERROR;
 8002e8e:	2304      	movs	r3, #4
 8002e90:	e000      	b.n	8002e94 <CMD_Judge+0x1b4>
	else
		return CMD_OK;
 8002e92:	2300      	movs	r3, #0
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	3710      	adds	r7, #16
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	2000001c 	.word	0x2000001c
 8002ea0:	20000ee4 	.word	0x20000ee4
 8002ea4:	20000ee8 	.word	0x20000ee8
 8002ea8:	20000018 	.word	0x20000018
 8002eac:	20000276 	.word	0x20000276
 8002eb0:	20000ef0 	.word	0x20000ef0
 8002eb4:	20000ee0 	.word	0x20000ee0
 8002eb8:	20000024 	.word	0x20000024
 8002ebc:	20000eec 	.word	0x20000eec
 8002ec0:	20000022 	.word	0x20000022
 8002ec4:	20000020 	.word	0x20000020

08002ec8 <CMD_Execute>:

CMD_Status CMD_Execute(void) //
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0
	if(command == cmd1)
 8002ecc:	4b20      	ldr	r3, [pc, #128]	@ (8002f50 <CMD_Execute+0x88>)
 8002ece:	881b      	ldrh	r3, [r3, #0]
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	d121      	bne.n	8002f18 <CMD_Execute+0x50>
	{
		if(datalength == 0x01 && *rp3 == 0x01)
 8002ed4:	4b1f      	ldr	r3, [pc, #124]	@ (8002f54 <CMD_Execute+0x8c>)
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d10b      	bne.n	8002ef4 <CMD_Execute+0x2c>
 8002edc:	4b1e      	ldr	r3, [pc, #120]	@ (8002f58 <CMD_Execute+0x90>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	781b      	ldrb	r3, [r3, #0]
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d106      	bne.n	8002ef4 <CMD_Execute+0x2c>
		{
			Sampling();
 8002ee6:	f000 f83b 	bl	8002f60 <Sampling>
			sampling_ready = 0;
 8002eea:	4b1c      	ldr	r3, [pc, #112]	@ (8002f5c <CMD_Execute+0x94>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	801a      	strh	r2, [r3, #0]
			return CMD_OK;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	e02a      	b.n	8002f4a <CMD_Execute+0x82>
		}
		else if(datalength == 0x01 && *rp3 == 0)
 8002ef4:	4b17      	ldr	r3, [pc, #92]	@ (8002f54 <CMD_Execute+0x8c>)
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d10b      	bne.n	8002f14 <CMD_Execute+0x4c>
 8002efc:	4b16      	ldr	r3, [pc, #88]	@ (8002f58 <CMD_Execute+0x90>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	781b      	ldrb	r3, [r3, #0]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d106      	bne.n	8002f14 <CMD_Execute+0x4c>
		{
			Sampling();
 8002f06:	f000 f82b 	bl	8002f60 <Sampling>
			sampling_ready = 1;
 8002f0a:	4b14      	ldr	r3, [pc, #80]	@ (8002f5c <CMD_Execute+0x94>)
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	801a      	strh	r2, [r3, #0]
			return CMD_OK;
 8002f10:	2300      	movs	r3, #0
 8002f12:	e01a      	b.n	8002f4a <CMD_Execute+0x82>
		}
		else
			return INVALID;
 8002f14:	2305      	movs	r3, #5
 8002f16:	e018      	b.n	8002f4a <CMD_Execute+0x82>
	}
	else if(command == cmd3)
 8002f18:	4b0d      	ldr	r3, [pc, #52]	@ (8002f50 <CMD_Execute+0x88>)
 8002f1a:	881b      	ldrh	r3, [r3, #0]
 8002f1c:	2b03      	cmp	r3, #3
 8002f1e:	d103      	bne.n	8002f28 <CMD_Execute+0x60>
	{
		Parameterset_query();
 8002f20:	f000 f876 	bl	8003010 <Parameterset_query>
		return CMD_OK;
 8002f24:	2300      	movs	r3, #0
 8002f26:	e010      	b.n	8002f4a <CMD_Execute+0x82>
	}
	else if(command == cmd4)
 8002f28:	4b09      	ldr	r3, [pc, #36]	@ (8002f50 <CMD_Execute+0x88>)
 8002f2a:	881b      	ldrh	r3, [r3, #0]
 8002f2c:	2b04      	cmp	r3, #4
 8002f2e:	d109      	bne.n	8002f44 <CMD_Execute+0x7c>
	{
		if(datalength != 0x00)
 8002f30:	4b08      	ldr	r3, [pc, #32]	@ (8002f54 <CMD_Execute+0x8c>)
 8002f32:	781b      	ldrb	r3, [r3, #0]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d001      	beq.n	8002f3c <CMD_Execute+0x74>
			return INVALID;
 8002f38:	2305      	movs	r3, #5
 8002f3a:	e006      	b.n	8002f4a <CMD_Execute+0x82>
		else
		{
			Parameterset_query();
 8002f3c:	f000 f868 	bl	8003010 <Parameterset_query>
			return CMD_OK;
 8002f40:	2300      	movs	r3, #0
 8002f42:	e002      	b.n	8002f4a <CMD_Execute+0x82>
		}
	}
	else
	{
		Send_time();
 8002f44:	f000 fad8 	bl	80034f8 <Send_time>
		return CMD_OK;
 8002f48:	2300      	movs	r3, #0
	}
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	20000ee0 	.word	0x20000ee0
 8002f54:	20000ef0 	.word	0x20000ef0
 8002f58:	20000eec 	.word	0x20000eec
 8002f5c:	2000002e 	.word	0x2000002e

08002f60 <Sampling>:

void Sampling(void) //
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
	uint16_t length =  rp2 - rp1 + 1;
 8002f66:	4b26      	ldr	r3, [pc, #152]	@ (8003000 <Sampling+0xa0>)
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	4b26      	ldr	r3, [pc, #152]	@ (8003004 <Sampling+0xa4>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	1ad3      	subs	r3, r2, r3
 8002f70:	b29b      	uxth	r3, r3
 8002f72:	3301      	adds	r3, #1
 8002f74:	807b      	strh	r3, [r7, #2]
	uint16_t SUM;
	for(uint16_t i = 0;i < length;i++)
 8002f76:	2300      	movs	r3, #0
 8002f78:	80bb      	strh	r3, [r7, #4]
 8002f7a:	e033      	b.n	8002fe4 <Sampling+0x84>
	{
		if(i == 5)
 8002f7c:	88bb      	ldrh	r3, [r7, #4]
 8002f7e:	2b05      	cmp	r3, #5
 8002f80:	d104      	bne.n	8002f8c <Sampling+0x2c>
			samplingtx[i] = 0x01;
 8002f82:	88bb      	ldrh	r3, [r7, #4]
 8002f84:	4a20      	ldr	r2, [pc, #128]	@ (8003008 <Sampling+0xa8>)
 8002f86:	2101      	movs	r1, #1
 8002f88:	54d1      	strb	r1, [r2, r3]
 8002f8a:	e028      	b.n	8002fde <Sampling+0x7e>
		else if(i == length - 4)
 8002f8c:	88ba      	ldrh	r2, [r7, #4]
 8002f8e:	887b      	ldrh	r3, [r7, #2]
 8002f90:	3b04      	subs	r3, #4
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d110      	bne.n	8002fb8 <Sampling+0x58>
		{
			SUM = Checksum(&samplingtx[2], i - 2);
 8002f96:	88bb      	ldrh	r3, [r7, #4]
 8002f98:	3b02      	subs	r3, #2
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	481b      	ldr	r0, [pc, #108]	@ (800300c <Sampling+0xac>)
 8002fa0:	f7ff fe7a 	bl	8002c98 <Checksum>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	80fb      	strh	r3, [r7, #6]
			samplingtx[i] = (SUM >> 8) & 0xFF;
 8002fa8:	88fb      	ldrh	r3, [r7, #6]
 8002faa:	0a1b      	lsrs	r3, r3, #8
 8002fac:	b29a      	uxth	r2, r3
 8002fae:	88bb      	ldrh	r3, [r7, #4]
 8002fb0:	b2d1      	uxtb	r1, r2
 8002fb2:	4a15      	ldr	r2, [pc, #84]	@ (8003008 <Sampling+0xa8>)
 8002fb4:	54d1      	strb	r1, [r2, r3]
 8002fb6:	e012      	b.n	8002fde <Sampling+0x7e>
		}
		else if(i == length - 3)
 8002fb8:	88ba      	ldrh	r2, [r7, #4]
 8002fba:	887b      	ldrh	r3, [r7, #2]
 8002fbc:	3b03      	subs	r3, #3
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d105      	bne.n	8002fce <Sampling+0x6e>
			samplingtx[i] = SUM & 0xFF;
 8002fc2:	88bb      	ldrh	r3, [r7, #4]
 8002fc4:	88fa      	ldrh	r2, [r7, #6]
 8002fc6:	b2d1      	uxtb	r1, r2
 8002fc8:	4a0f      	ldr	r2, [pc, #60]	@ (8003008 <Sampling+0xa8>)
 8002fca:	54d1      	strb	r1, [r2, r3]
 8002fcc:	e007      	b.n	8002fde <Sampling+0x7e>
		else
			samplingtx[i] = *(rp1 + i);
 8002fce:	4b0d      	ldr	r3, [pc, #52]	@ (8003004 <Sampling+0xa4>)
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	88bb      	ldrh	r3, [r7, #4]
 8002fd4:	441a      	add	r2, r3
 8002fd6:	88bb      	ldrh	r3, [r7, #4]
 8002fd8:	7811      	ldrb	r1, [r2, #0]
 8002fda:	4a0b      	ldr	r2, [pc, #44]	@ (8003008 <Sampling+0xa8>)
 8002fdc:	54d1      	strb	r1, [r2, r3]
	for(uint16_t i = 0;i < length;i++)
 8002fde:	88bb      	ldrh	r3, [r7, #4]
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	80bb      	strh	r3, [r7, #4]
 8002fe4:	88ba      	ldrh	r2, [r7, #4]
 8002fe6:	887b      	ldrh	r3, [r7, #2]
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d3c7      	bcc.n	8002f7c <Sampling+0x1c>
	}
	UART_Send_Data(samplingtx, length);
 8002fec:	887b      	ldrh	r3, [r7, #2]
 8002fee:	4619      	mov	r1, r3
 8002ff0:	4805      	ldr	r0, [pc, #20]	@ (8003008 <Sampling+0xa8>)
 8002ff2:	f000 fc97 	bl	8003924 <UART_Send_Data>
}
 8002ff6:	bf00      	nop
 8002ff8:	3708      	adds	r7, #8
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	20000ee8 	.word	0x20000ee8
 8003004:	20000ee4 	.word	0x20000ee4
 8003008:	20001f5c 	.word	0x20001f5c
 800300c:	20001f5e 	.word	0x20001f5e

08003010 <Parameterset_query>:

void Parameterset_query(void) //
{
 8003010:	b590      	push	{r4, r7, lr}
 8003012:	f5ad 7d2f 	sub.w	sp, sp, #700	@ 0x2bc
 8003016:	af02      	add	r7, sp, #8
	uint16_t SUM;
	if(command == cmd3)
 8003018:	4b6b      	ldr	r3, [pc, #428]	@ (80031c8 <Parameterset_query+0x1b8>)
 800301a:	881b      	ldrh	r3, [r3, #0]
 800301c:	2b03      	cmp	r3, #3
 800301e:	f040 808b 	bne.w	8003138 <Parameterset_query+0x128>
	{
		uint16_t code = (*rp3 << 8) | *(rp3 + 1);
 8003022:	4b6a      	ldr	r3, [pc, #424]	@ (80031cc <Parameterset_query+0x1bc>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	b21b      	sxth	r3, r3
 800302a:	021b      	lsls	r3, r3, #8
 800302c:	b21a      	sxth	r2, r3
 800302e:	4b67      	ldr	r3, [pc, #412]	@ (80031cc <Parameterset_query+0x1bc>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	3301      	adds	r3, #1
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	b21b      	sxth	r3, r3
 8003038:	4313      	orrs	r3, r2
 800303a:	b21b      	sxth	r3, r3
 800303c:	f8a7 32ac 	strh.w	r3, [r7, #684]	@ 0x2ac
		receivercode = code;
 8003040:	4a63      	ldr	r2, [pc, #396]	@ (80031d0 <Parameterset_query+0x1c0>)
 8003042:	f8b7 32ac 	ldrh.w	r3, [r7, #684]	@ 0x2ac
 8003046:	8013      	strh	r3, [r2, #0]
		PEAKTH = read_be16(rp3 + 2);
 8003048:	4b60      	ldr	r3, [pc, #384]	@ (80031cc <Parameterset_query+0x1bc>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	3302      	adds	r3, #2
 800304e:	4618      	mov	r0, r3
 8003050:	f7ff fe0c 	bl	8002c6c <read_be16>
 8003054:	4603      	mov	r3, r0
 8003056:	461a      	mov	r2, r3
 8003058:	4b5e      	ldr	r3, [pc, #376]	@ (80031d4 <Parameterset_query+0x1c4>)
 800305a:	801a      	strh	r2, [r3, #0]
		ALMSTTH = read_be16(rp3 + 4);
 800305c:	4b5b      	ldr	r3, [pc, #364]	@ (80031cc <Parameterset_query+0x1bc>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	3304      	adds	r3, #4
 8003062:	4618      	mov	r0, r3
 8003064:	f7ff fe02 	bl	8002c6c <read_be16>
 8003068:	4603      	mov	r3, r0
 800306a:	461a      	mov	r2, r3
 800306c:	4b5a      	ldr	r3, [pc, #360]	@ (80031d8 <Parameterset_query+0x1c8>)
 800306e:	801a      	strh	r2, [r3, #0]
		PKWND = read_be16(rp3 + 6);
 8003070:	4b56      	ldr	r3, [pc, #344]	@ (80031cc <Parameterset_query+0x1bc>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	3306      	adds	r3, #6
 8003076:	4618      	mov	r0, r3
 8003078:	f7ff fdf8 	bl	8002c6c <read_be16>
 800307c:	4603      	mov	r3, r0
 800307e:	461a      	mov	r2, r3
 8003080:	4b56      	ldr	r3, [pc, #344]	@ (80031dc <Parameterset_query+0x1cc>)
 8003082:	801a      	strh	r2, [r3, #0]
		ASIC_CMD(0x01, PEAKTH);
 8003084:	4b53      	ldr	r3, [pc, #332]	@ (80031d4 <Parameterset_query+0x1c4>)
 8003086:	881b      	ldrh	r3, [r3, #0]
 8003088:	4619      	mov	r1, r3
 800308a:	2001      	movs	r0, #1
 800308c:	f7ff fd44 	bl	8002b18 <ASIC_CMD>
		ASIC_CMD(0x02, ALMSTTH);
 8003090:	4b51      	ldr	r3, [pc, #324]	@ (80031d8 <Parameterset_query+0x1c8>)
 8003092:	881b      	ldrh	r3, [r3, #0]
 8003094:	4619      	mov	r1, r3
 8003096:	2002      	movs	r0, #2
 8003098:	f7ff fd3e 	bl	8002b18 <ASIC_CMD>
		ASIC_CMD(0x04, PKWND);
 800309c:	4b4f      	ldr	r3, [pc, #316]	@ (80031dc <Parameterset_query+0x1cc>)
 800309e:	881b      	ldrh	r3, [r3, #0]
 80030a0:	4619      	mov	r1, r3
 80030a2:	2004      	movs	r0, #4
 80030a4:	f7ff fd38 	bl	8002b18 <ASIC_CMD>
		char config_buf[64];
		FIL fil;
		UINT bytes_written;
		if(read_config(config_buf, sizeof(config_buf)) == FR_OK)
 80030a8:	463b      	mov	r3, r7
 80030aa:	2140      	movs	r1, #64	@ 0x40
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7fe fdfd 	bl	8001cac <read_config>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d113      	bne.n	80030e0 <Parameterset_query+0xd0>
		{
			sprintf(config_buf, "[svpinger]\n"
 80030b8:	4b45      	ldr	r3, [pc, #276]	@ (80031d0 <Parameterset_query+0x1c0>)
 80030ba:	881b      	ldrh	r3, [r3, #0]
 80030bc:	b29b      	uxth	r3, r3
 80030be:	4619      	mov	r1, r3
 80030c0:	4b44      	ldr	r3, [pc, #272]	@ (80031d4 <Parameterset_query+0x1c4>)
 80030c2:	881b      	ldrh	r3, [r3, #0]
 80030c4:	461c      	mov	r4, r3
 80030c6:	4b44      	ldr	r3, [pc, #272]	@ (80031d8 <Parameterset_query+0x1c8>)
 80030c8:	881b      	ldrh	r3, [r3, #0]
 80030ca:	461a      	mov	r2, r3
 80030cc:	4b43      	ldr	r3, [pc, #268]	@ (80031dc <Parameterset_query+0x1cc>)
 80030ce:	881b      	ldrh	r3, [r3, #0]
 80030d0:	4638      	mov	r0, r7
 80030d2:	9301      	str	r3, [sp, #4]
 80030d4:	9200      	str	r2, [sp, #0]
 80030d6:	4623      	mov	r3, r4
 80030d8:	460a      	mov	r2, r1
 80030da:	4941      	ldr	r1, [pc, #260]	@ (80031e0 <Parameterset_query+0x1d0>)
 80030dc:	f00b fba2 	bl	800e824 <siprintf>
		            "Receivercode=%d\n"
		            "PEAKTH=%d\n"
		        	"ALMSTTH=%d\n"
		        	"PKWND=%d", receivercode, PEAKTH, ALMSTTH, PKWND);
		}
		f_open(&fil, CONFIG_FILE, FA_CREATE_ALWAYS | FA_WRITE);
 80030e0:	4b40      	ldr	r3, [pc, #256]	@ (80031e4 <Parameterset_query+0x1d4>)
 80030e2:	6819      	ldr	r1, [r3, #0]
 80030e4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80030e8:	220a      	movs	r2, #10
 80030ea:	4618      	mov	r0, r3
 80030ec:	f009 f8a2 	bl	800c234 <f_open>
		f_write(&fil, config_buf, strlen(config_buf), &bytes_written);
 80030f0:	463b      	mov	r3, r7
 80030f2:	4618      	mov	r0, r3
 80030f4:	f7fd f8cc 	bl	8000290 <strlen>
 80030f8:	4602      	mov	r2, r0
 80030fa:	f507 7327 	add.w	r3, r7, #668	@ 0x29c
 80030fe:	4639      	mov	r1, r7
 8003100:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8003104:	f009 fce8 	bl	800cad8 <f_write>
		f_close(&fil);
 8003108:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800310c:	4618      	mov	r0, r3
 800310e:	f009 ffc9 	bl	800d0a4 <f_close>
		tx_buffer[rp3 - rp1 + 8] = 0x7E;
 8003112:	4b2e      	ldr	r3, [pc, #184]	@ (80031cc <Parameterset_query+0x1bc>)
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	4b34      	ldr	r3, [pc, #208]	@ (80031e8 <Parameterset_query+0x1d8>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	3308      	adds	r3, #8
 800311e:	4a33      	ldr	r2, [pc, #204]	@ (80031ec <Parameterset_query+0x1dc>)
 8003120:	217e      	movs	r1, #126	@ 0x7e
 8003122:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 9] = 0xFE;
 8003124:	4b29      	ldr	r3, [pc, #164]	@ (80031cc <Parameterset_query+0x1bc>)
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	4b2f      	ldr	r3, [pc, #188]	@ (80031e8 <Parameterset_query+0x1d8>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	3309      	adds	r3, #9
 8003130:	4a2e      	ldr	r2, [pc, #184]	@ (80031ec <Parameterset_query+0x1dc>)
 8003132:	21fe      	movs	r1, #254	@ 0xfe
 8003134:	54d1      	strb	r1, [r2, r3]
 8003136:	e043      	b.n	80031c0 <Parameterset_query+0x1b0>
	}
	else
	{
		ReadResult();
 8003138:	f7ff fd22 	bl	8002b80 <ReadResult>
		tx_buffer[rp3 - rp1 + 6] = (FREQ >> 8) & 0xFF;
 800313c:	4b2c      	ldr	r3, [pc, #176]	@ (80031f0 <Parameterset_query+0x1e0>)
 800313e:	881b      	ldrh	r3, [r3, #0]
 8003140:	0a1b      	lsrs	r3, r3, #8
 8003142:	b299      	uxth	r1, r3
 8003144:	4b21      	ldr	r3, [pc, #132]	@ (80031cc <Parameterset_query+0x1bc>)
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	4b27      	ldr	r3, [pc, #156]	@ (80031e8 <Parameterset_query+0x1d8>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	3306      	adds	r3, #6
 8003150:	b2c9      	uxtb	r1, r1
 8003152:	4a26      	ldr	r2, [pc, #152]	@ (80031ec <Parameterset_query+0x1dc>)
 8003154:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 7] = FREQ & 0xFF;
 8003156:	4b26      	ldr	r3, [pc, #152]	@ (80031f0 <Parameterset_query+0x1e0>)
 8003158:	8819      	ldrh	r1, [r3, #0]
 800315a:	4b1c      	ldr	r3, [pc, #112]	@ (80031cc <Parameterset_query+0x1bc>)
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	4b22      	ldr	r3, [pc, #136]	@ (80031e8 <Parameterset_query+0x1d8>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	3307      	adds	r3, #7
 8003166:	b2c9      	uxtb	r1, r1
 8003168:	4a20      	ldr	r2, [pc, #128]	@ (80031ec <Parameterset_query+0x1dc>)
 800316a:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 8] = (firmware >> 8) & 0xFF;
 800316c:	4b21      	ldr	r3, [pc, #132]	@ (80031f4 <Parameterset_query+0x1e4>)
 800316e:	881b      	ldrh	r3, [r3, #0]
 8003170:	0a1b      	lsrs	r3, r3, #8
 8003172:	b299      	uxth	r1, r3
 8003174:	4b15      	ldr	r3, [pc, #84]	@ (80031cc <Parameterset_query+0x1bc>)
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	4b1b      	ldr	r3, [pc, #108]	@ (80031e8 <Parameterset_query+0x1d8>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	3308      	adds	r3, #8
 8003180:	b2c9      	uxtb	r1, r1
 8003182:	4a1a      	ldr	r2, [pc, #104]	@ (80031ec <Parameterset_query+0x1dc>)
 8003184:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 9] = firmware & 0xFF;
 8003186:	4b1b      	ldr	r3, [pc, #108]	@ (80031f4 <Parameterset_query+0x1e4>)
 8003188:	8819      	ldrh	r1, [r3, #0]
 800318a:	4b10      	ldr	r3, [pc, #64]	@ (80031cc <Parameterset_query+0x1bc>)
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	4b16      	ldr	r3, [pc, #88]	@ (80031e8 <Parameterset_query+0x1d8>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	1ad3      	subs	r3, r2, r3
 8003194:	3309      	adds	r3, #9
 8003196:	b2c9      	uxtb	r1, r1
 8003198:	4a14      	ldr	r2, [pc, #80]	@ (80031ec <Parameterset_query+0x1dc>)
 800319a:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 12] = 0x7E;
 800319c:	4b0b      	ldr	r3, [pc, #44]	@ (80031cc <Parameterset_query+0x1bc>)
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	4b11      	ldr	r3, [pc, #68]	@ (80031e8 <Parameterset_query+0x1d8>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	330c      	adds	r3, #12
 80031a8:	4a10      	ldr	r2, [pc, #64]	@ (80031ec <Parameterset_query+0x1dc>)
 80031aa:	217e      	movs	r1, #126	@ 0x7e
 80031ac:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 13] = 0xFE;
 80031ae:	4b07      	ldr	r3, [pc, #28]	@ (80031cc <Parameterset_query+0x1bc>)
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	4b0d      	ldr	r3, [pc, #52]	@ (80031e8 <Parameterset_query+0x1d8>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	330d      	adds	r3, #13
 80031ba:	4a0c      	ldr	r2, [pc, #48]	@ (80031ec <Parameterset_query+0x1dc>)
 80031bc:	21fe      	movs	r1, #254	@ 0xfe
 80031be:	54d1      	strb	r1, [r2, r3]
	}
	for(uint16_t i = 0;i < rp3 - rp1 + 6;i++)
 80031c0:	2300      	movs	r3, #0
 80031c2:	f8a7 32ae 	strh.w	r3, [r7, #686]	@ 0x2ae
 80031c6:	e0b5      	b.n	8003334 <Parameterset_query+0x324>
 80031c8:	20000ee0 	.word	0x20000ee0
 80031cc:	20000eec 	.word	0x20000eec
 80031d0:	20000022 	.word	0x20000022
 80031d4:	20000010 	.word	0x20000010
 80031d8:	20000012 	.word	0x20000012
 80031dc:	20000014 	.word	0x20000014
 80031e0:	08011f48 	.word	0x08011f48
 80031e4:	20000000 	.word	0x20000000
 80031e8:	20000ee4 	.word	0x20000ee4
 80031ec:	20001f6c 	.word	0x20001f6c
 80031f0:	20000032 	.word	0x20000032
 80031f4:	2000002c 	.word	0x2000002c
	{
		if(i < rp3 - rp1)
 80031f8:	f8b7 22ae 	ldrh.w	r2, [r7, #686]	@ 0x2ae
 80031fc:	4b7d      	ldr	r3, [pc, #500]	@ (80033f4 <Parameterset_query+0x3e4>)
 80031fe:	6819      	ldr	r1, [r3, #0]
 8003200:	4b7d      	ldr	r3, [pc, #500]	@ (80033f8 <Parameterset_query+0x3e8>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	1acb      	subs	r3, r1, r3
 8003206:	429a      	cmp	r2, r3
 8003208:	da09      	bge.n	800321e <Parameterset_query+0x20e>
			tx_buffer[i] = *(rp1 + i);
 800320a:	4b7b      	ldr	r3, [pc, #492]	@ (80033f8 <Parameterset_query+0x3e8>)
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 8003212:	441a      	add	r2, r3
 8003214:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 8003218:	7811      	ldrb	r1, [r2, #0]
 800321a:	4a78      	ldr	r2, [pc, #480]	@ (80033fc <Parameterset_query+0x3ec>)
 800321c:	54d1      	strb	r1, [r2, r3]
		if(command == cmd3)
 800321e:	4b78      	ldr	r3, [pc, #480]	@ (8003400 <Parameterset_query+0x3f0>)
 8003220:	881b      	ldrh	r3, [r3, #0]
 8003222:	2b03      	cmp	r3, #3
 8003224:	d11b      	bne.n	800325e <Parameterset_query+0x24e>
		{
			if(i >= 3 && i <= 4)
 8003226:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 800322a:	2b02      	cmp	r3, #2
 800322c:	d90e      	bls.n	800324c <Parameterset_query+0x23c>
 800322e:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 8003232:	2b04      	cmp	r3, #4
 8003234:	d80a      	bhi.n	800324c <Parameterset_query+0x23c>
				tx_buffer[i] = *(rp3 + i - 3);
 8003236:	4b6f      	ldr	r3, [pc, #444]	@ (80033f4 <Parameterset_query+0x3e4>)
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 800323e:	3b03      	subs	r3, #3
 8003240:	441a      	add	r2, r3
 8003242:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 8003246:	7811      	ldrb	r1, [r2, #0]
 8003248:	4a6c      	ldr	r2, [pc, #432]	@ (80033fc <Parameterset_query+0x3ec>)
 800324a:	54d1      	strb	r1, [r2, r3]
			if(i == 7)
 800324c:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 8003250:	2b07      	cmp	r3, #7
 8003252:	d104      	bne.n	800325e <Parameterset_query+0x24e>
				tx_buffer[i] = 0x06;
 8003254:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 8003258:	4a68      	ldr	r2, [pc, #416]	@ (80033fc <Parameterset_query+0x3ec>)
 800325a:	2106      	movs	r1, #6
 800325c:	54d1      	strb	r1, [r2, r3]
		}
		if(command == cmd4 && i == 7)
 800325e:	4b68      	ldr	r3, [pc, #416]	@ (8003400 <Parameterset_query+0x3f0>)
 8003260:	881b      	ldrh	r3, [r3, #0]
 8003262:	2b04      	cmp	r3, #4
 8003264:	d108      	bne.n	8003278 <Parameterset_query+0x268>
 8003266:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 800326a:	2b07      	cmp	r3, #7
 800326c:	d104      	bne.n	8003278 <Parameterset_query+0x268>
			tx_buffer[i] = 0x0A;
 800326e:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 8003272:	4a62      	ldr	r2, [pc, #392]	@ (80033fc <Parameterset_query+0x3ec>)
 8003274:	210a      	movs	r1, #10
 8003276:	54d1      	strb	r1, [r2, r3]
		if(i == 5)
 8003278:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 800327c:	2b05      	cmp	r3, #5
 800327e:	d104      	bne.n	800328a <Parameterset_query+0x27a>
			tx_buffer[i] = 0x01;
 8003280:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 8003284:	4a5d      	ldr	r2, [pc, #372]	@ (80033fc <Parameterset_query+0x3ec>)
 8003286:	2101      	movs	r1, #1
 8003288:	54d1      	strb	r1, [r2, r3]
		if(i == rp3 - rp1)
 800328a:	f8b7 22ae 	ldrh.w	r2, [r7, #686]	@ 0x2ae
 800328e:	4b59      	ldr	r3, [pc, #356]	@ (80033f4 <Parameterset_query+0x3e4>)
 8003290:	6819      	ldr	r1, [r3, #0]
 8003292:	4b59      	ldr	r3, [pc, #356]	@ (80033f8 <Parameterset_query+0x3e8>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	1acb      	subs	r3, r1, r3
 8003298:	429a      	cmp	r2, r3
 800329a:	d110      	bne.n	80032be <Parameterset_query+0x2ae>
		{
			tx_buffer[i] = (PEAKTH >> 8) & 0xFF;
 800329c:	4b59      	ldr	r3, [pc, #356]	@ (8003404 <Parameterset_query+0x3f4>)
 800329e:	881b      	ldrh	r3, [r3, #0]
 80032a0:	0a1b      	lsrs	r3, r3, #8
 80032a2:	b29a      	uxth	r2, r3
 80032a4:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 80032a8:	b2d1      	uxtb	r1, r2
 80032aa:	4a54      	ldr	r2, [pc, #336]	@ (80033fc <Parameterset_query+0x3ec>)
 80032ac:	54d1      	strb	r1, [r2, r3]
			tx_buffer[i + 1] = PEAKTH & 0xFF;
 80032ae:	4b55      	ldr	r3, [pc, #340]	@ (8003404 <Parameterset_query+0x3f4>)
 80032b0:	881a      	ldrh	r2, [r3, #0]
 80032b2:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 80032b6:	3301      	adds	r3, #1
 80032b8:	b2d1      	uxtb	r1, r2
 80032ba:	4a50      	ldr	r2, [pc, #320]	@ (80033fc <Parameterset_query+0x3ec>)
 80032bc:	54d1      	strb	r1, [r2, r3]
		}
		if(i == rp3 - rp1 + 2)
 80032be:	f8b7 22ae 	ldrh.w	r2, [r7, #686]	@ 0x2ae
 80032c2:	4b4c      	ldr	r3, [pc, #304]	@ (80033f4 <Parameterset_query+0x3e4>)
 80032c4:	6819      	ldr	r1, [r3, #0]
 80032c6:	4b4c      	ldr	r3, [pc, #304]	@ (80033f8 <Parameterset_query+0x3e8>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	1acb      	subs	r3, r1, r3
 80032cc:	3302      	adds	r3, #2
 80032ce:	429a      	cmp	r2, r3
 80032d0:	d110      	bne.n	80032f4 <Parameterset_query+0x2e4>
		{
			tx_buffer[i] = (ALMSTTH >> 8) & 0xFF;
 80032d2:	4b4d      	ldr	r3, [pc, #308]	@ (8003408 <Parameterset_query+0x3f8>)
 80032d4:	881b      	ldrh	r3, [r3, #0]
 80032d6:	0a1b      	lsrs	r3, r3, #8
 80032d8:	b29a      	uxth	r2, r3
 80032da:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 80032de:	b2d1      	uxtb	r1, r2
 80032e0:	4a46      	ldr	r2, [pc, #280]	@ (80033fc <Parameterset_query+0x3ec>)
 80032e2:	54d1      	strb	r1, [r2, r3]
			tx_buffer[i + 1] = ALMSTTH & 0xFF;
 80032e4:	4b48      	ldr	r3, [pc, #288]	@ (8003408 <Parameterset_query+0x3f8>)
 80032e6:	881a      	ldrh	r2, [r3, #0]
 80032e8:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 80032ec:	3301      	adds	r3, #1
 80032ee:	b2d1      	uxtb	r1, r2
 80032f0:	4a42      	ldr	r2, [pc, #264]	@ (80033fc <Parameterset_query+0x3ec>)
 80032f2:	54d1      	strb	r1, [r2, r3]
		}
		if(i == rp3 - rp1 + 4)
 80032f4:	f8b7 22ae 	ldrh.w	r2, [r7, #686]	@ 0x2ae
 80032f8:	4b3e      	ldr	r3, [pc, #248]	@ (80033f4 <Parameterset_query+0x3e4>)
 80032fa:	6819      	ldr	r1, [r3, #0]
 80032fc:	4b3e      	ldr	r3, [pc, #248]	@ (80033f8 <Parameterset_query+0x3e8>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	1acb      	subs	r3, r1, r3
 8003302:	3304      	adds	r3, #4
 8003304:	429a      	cmp	r2, r3
 8003306:	d110      	bne.n	800332a <Parameterset_query+0x31a>
		{
			tx_buffer[i] = (PKWND >> 8) & 0xFF;
 8003308:	4b40      	ldr	r3, [pc, #256]	@ (800340c <Parameterset_query+0x3fc>)
 800330a:	881b      	ldrh	r3, [r3, #0]
 800330c:	0a1b      	lsrs	r3, r3, #8
 800330e:	b29a      	uxth	r2, r3
 8003310:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 8003314:	b2d1      	uxtb	r1, r2
 8003316:	4a39      	ldr	r2, [pc, #228]	@ (80033fc <Parameterset_query+0x3ec>)
 8003318:	54d1      	strb	r1, [r2, r3]
			tx_buffer[i + 1] = PKWND & 0xFF;
 800331a:	4b3c      	ldr	r3, [pc, #240]	@ (800340c <Parameterset_query+0x3fc>)
 800331c:	881a      	ldrh	r2, [r3, #0]
 800331e:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 8003322:	3301      	adds	r3, #1
 8003324:	b2d1      	uxtb	r1, r2
 8003326:	4a35      	ldr	r2, [pc, #212]	@ (80033fc <Parameterset_query+0x3ec>)
 8003328:	54d1      	strb	r1, [r2, r3]
	for(uint16_t i = 0;i < rp3 - rp1 + 6;i++)
 800332a:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 800332e:	3301      	adds	r3, #1
 8003330:	f8a7 32ae 	strh.w	r3, [r7, #686]	@ 0x2ae
 8003334:	4b2f      	ldr	r3, [pc, #188]	@ (80033f4 <Parameterset_query+0x3e4>)
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	4b2f      	ldr	r3, [pc, #188]	@ (80033f8 <Parameterset_query+0x3e8>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	1d5a      	adds	r2, r3, #5
 8003340:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 8003344:	429a      	cmp	r2, r3
 8003346:	f6bf af57 	bge.w	80031f8 <Parameterset_query+0x1e8>
		}
	}
	size_t txlen = 12 + tx_buffer[7];
 800334a:	4b2c      	ldr	r3, [pc, #176]	@ (80033fc <Parameterset_query+0x3ec>)
 800334c:	79db      	ldrb	r3, [r3, #7]
 800334e:	330c      	adds	r3, #12
 8003350:	f8c7 32a8 	str.w	r3, [r7, #680]	@ 0x2a8
	size_t checklength = 6 + tx_buffer[7];
 8003354:	4b29      	ldr	r3, [pc, #164]	@ (80033fc <Parameterset_query+0x3ec>)
 8003356:	79db      	ldrb	r3, [r3, #7]
 8003358:	3306      	adds	r3, #6
 800335a:	f8c7 32a4 	str.w	r3, [r7, #676]	@ 0x2a4
	SUM = Checksum(&tx_buffer[2], checklength);
 800335e:	f8d7 32a4 	ldr.w	r3, [r7, #676]	@ 0x2a4
 8003362:	b29b      	uxth	r3, r3
 8003364:	4619      	mov	r1, r3
 8003366:	482a      	ldr	r0, [pc, #168]	@ (8003410 <Parameterset_query+0x400>)
 8003368:	f7ff fc96 	bl	8002c98 <Checksum>
 800336c:	4603      	mov	r3, r0
 800336e:	f8a7 32a2 	strh.w	r3, [r7, #674]	@ 0x2a2
	if(command == 3)
 8003372:	4b23      	ldr	r3, [pc, #140]	@ (8003400 <Parameterset_query+0x3f0>)
 8003374:	881b      	ldrh	r3, [r3, #0]
 8003376:	2b03      	cmp	r3, #3
 8003378:	d118      	bne.n	80033ac <Parameterset_query+0x39c>
	{
		tx_buffer[rp3 - rp1 + 6] = (SUM >> 8) & 0xFF;
 800337a:	f8b7 32a2 	ldrh.w	r3, [r7, #674]	@ 0x2a2
 800337e:	0a1b      	lsrs	r3, r3, #8
 8003380:	b299      	uxth	r1, r3
 8003382:	4b1c      	ldr	r3, [pc, #112]	@ (80033f4 <Parameterset_query+0x3e4>)
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	4b1c      	ldr	r3, [pc, #112]	@ (80033f8 <Parameterset_query+0x3e8>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	3306      	adds	r3, #6
 800338e:	b2c9      	uxtb	r1, r1
 8003390:	4a1a      	ldr	r2, [pc, #104]	@ (80033fc <Parameterset_query+0x3ec>)
 8003392:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 7] = SUM & 0xFF;
 8003394:	4b17      	ldr	r3, [pc, #92]	@ (80033f4 <Parameterset_query+0x3e4>)
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	4b17      	ldr	r3, [pc, #92]	@ (80033f8 <Parameterset_query+0x3e8>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	3307      	adds	r3, #7
 80033a0:	f8b7 22a2 	ldrh.w	r2, [r7, #674]	@ 0x2a2
 80033a4:	b2d1      	uxtb	r1, r2
 80033a6:	4a15      	ldr	r2, [pc, #84]	@ (80033fc <Parameterset_query+0x3ec>)
 80033a8:	54d1      	strb	r1, [r2, r3]
 80033aa:	e017      	b.n	80033dc <Parameterset_query+0x3cc>
	}
	else
	{
		tx_buffer[rp3 - rp1 + 10] = (SUM >> 8) & 0xFF;
 80033ac:	f8b7 32a2 	ldrh.w	r3, [r7, #674]	@ 0x2a2
 80033b0:	0a1b      	lsrs	r3, r3, #8
 80033b2:	b299      	uxth	r1, r3
 80033b4:	4b0f      	ldr	r3, [pc, #60]	@ (80033f4 <Parameterset_query+0x3e4>)
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	4b0f      	ldr	r3, [pc, #60]	@ (80033f8 <Parameterset_query+0x3e8>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	330a      	adds	r3, #10
 80033c0:	b2c9      	uxtb	r1, r1
 80033c2:	4a0e      	ldr	r2, [pc, #56]	@ (80033fc <Parameterset_query+0x3ec>)
 80033c4:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 11] = SUM & 0xFF;
 80033c6:	4b0b      	ldr	r3, [pc, #44]	@ (80033f4 <Parameterset_query+0x3e4>)
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	4b0b      	ldr	r3, [pc, #44]	@ (80033f8 <Parameterset_query+0x3e8>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	1ad3      	subs	r3, r2, r3
 80033d0:	330b      	adds	r3, #11
 80033d2:	f8b7 22a2 	ldrh.w	r2, [r7, #674]	@ 0x2a2
 80033d6:	b2d1      	uxtb	r1, r2
 80033d8:	4a08      	ldr	r2, [pc, #32]	@ (80033fc <Parameterset_query+0x3ec>)
 80033da:	54d1      	strb	r1, [r2, r3]
	}
	UART_Send_Data(tx_buffer, txlen);
 80033dc:	f8d7 32a8 	ldr.w	r3, [r7, #680]	@ 0x2a8
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	4619      	mov	r1, r3
 80033e4:	4805      	ldr	r0, [pc, #20]	@ (80033fc <Parameterset_query+0x3ec>)
 80033e6:	f000 fa9d 	bl	8003924 <UART_Send_Data>
}
 80033ea:	bf00      	nop
 80033ec:	f507 772d 	add.w	r7, r7, #692	@ 0x2b4
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd90      	pop	{r4, r7, pc}
 80033f4:	20000eec 	.word	0x20000eec
 80033f8:	20000ee4 	.word	0x20000ee4
 80033fc:	20001f6c 	.word	0x20001f6c
 8003400:	20000ee0 	.word	0x20000ee0
 8003404:	20000010 	.word	0x20000010
 8003408:	20000012 	.word	0x20000012
 800340c:	20000014 	.word	0x20000014
 8003410:	20001f6e 	.word	0x20001f6e

08003414 <get_current_systick>:

uint64_t get_current_systick(void) // (s)
{
 8003414:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8003418:	b083      	sub	sp, #12
 800341a:	af00      	add	r7, sp, #0
  uint32_t high1, low;
  do
  {
    high1 = (uint32_t)(high_counter >> 32);
 800341c:	4b16      	ldr	r3, [pc, #88]	@ (8003478 <get_current_systick+0x64>)
 800341e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003422:	f04f 0200 	mov.w	r2, #0
 8003426:	f04f 0300 	mov.w	r3, #0
 800342a:	464a      	mov	r2, r9
 800342c:	2300      	movs	r3, #0
 800342e:	4613      	mov	r3, r2
 8003430:	607b      	str	r3, [r7, #4]
    low = TIM2->CNT;
 8003432:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003438:	603b      	str	r3, [r7, #0]
  } while (high1 != (uint32_t)(high_counter >> 32));
 800343a:	4b0f      	ldr	r3, [pc, #60]	@ (8003478 <get_current_systick+0x64>)
 800343c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003440:	f04f 0200 	mov.w	r2, #0
 8003444:	f04f 0300 	mov.w	r3, #0
 8003448:	464a      	mov	r2, r9
 800344a:	2300      	movs	r3, #0
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	4293      	cmp	r3, r2
 8003450:	d1e4      	bne.n	800341c <get_current_systick+0x8>
  return high_counter + low; // 643232high_counter
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	2200      	movs	r2, #0
 8003456:	4618      	mov	r0, r3
 8003458:	4611      	mov	r1, r2
 800345a:	4b07      	ldr	r3, [pc, #28]	@ (8003478 <get_current_systick+0x64>)
 800345c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003460:	1884      	adds	r4, r0, r2
 8003462:	eb41 0503 	adc.w	r5, r1, r3
 8003466:	4622      	mov	r2, r4
 8003468:	462b      	mov	r3, r5
}
 800346a:	4610      	mov	r0, r2
 800346c:	4619      	mov	r1, r3
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8003476:	4770      	bx	lr
 8003478:	20000ef8 	.word	0x20000ef8

0800347c <set_base_time>:

void set_base_time(uint64_t timestamp) // 
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
 8003482:	e9c7 0100 	strd	r0, r1, [r7]
  base_timestamp = timestamp;
 8003486:	4908      	ldr	r1, [pc, #32]	@ (80034a8 <set_base_time+0x2c>)
 8003488:	e9d7 2300 	ldrd	r2, r3, [r7]
 800348c:	e9c1 2300 	strd	r2, r3, [r1]
  base_systick = get_current_systick();
 8003490:	f7ff ffc0 	bl	8003414 <get_current_systick>
 8003494:	4602      	mov	r2, r0
 8003496:	460b      	mov	r3, r1
 8003498:	4904      	ldr	r1, [pc, #16]	@ (80034ac <set_base_time+0x30>)
 800349a:	e9c1 2300 	strd	r2, r3, [r1]
}
 800349e:	bf00      	nop
 80034a0:	3708      	adds	r7, #8
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	20000f00 	.word	0x20000f00
 80034ac:	20000f08 	.word	0x20000f08

080034b0 <get_current_timestamp>:

uint64_t get_current_timestamp(void) // (s)
{
 80034b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80034b4:	b082      	sub	sp, #8
 80034b6:	af00      	add	r7, sp, #0
  uint64_t current_systick = get_current_systick();
 80034b8:	f7ff ffac 	bl	8003414 <get_current_systick>
 80034bc:	e9c7 0100 	strd	r0, r1, [r7]
  return base_timestamp + (current_systick - base_systick);
 80034c0:	4b0b      	ldr	r3, [pc, #44]	@ (80034f0 <get_current_timestamp+0x40>)
 80034c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80034ca:	1a84      	subs	r4, r0, r2
 80034cc:	eb61 0503 	sbc.w	r5, r1, r3
 80034d0:	4b08      	ldr	r3, [pc, #32]	@ (80034f4 <get_current_timestamp+0x44>)
 80034d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034d6:	eb14 0802 	adds.w	r8, r4, r2
 80034da:	eb45 0903 	adc.w	r9, r5, r3
 80034de:	4642      	mov	r2, r8
 80034e0:	464b      	mov	r3, r9
}
 80034e2:	4610      	mov	r0, r2
 80034e4:	4619      	mov	r1, r3
 80034e6:	3708      	adds	r7, #8
 80034e8:	46bd      	mov	sp, r7
 80034ea:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80034ee:	bf00      	nop
 80034f0:	20000f08 	.word	0x20000f08
 80034f4:	20000f00 	.word	0x20000f00

080034f8 <Send_time>:

void Send_time(void) // 
{
 80034f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034fc:	b08b      	sub	sp, #44	@ 0x2c
 80034fe:	af00      	add	r7, sp, #0
	uint64_t timestamp = 0;
 8003500:	f04f 0200 	mov.w	r2, #0
 8003504:	f04f 0300 	mov.w	r3, #0
 8003508:	e9c7 2308 	strd	r2, r3, [r7, #32]
	for(uint16_t i = 0; i < 8;i++)
 800350c:	2300      	movs	r3, #0
 800350e:	83fb      	strh	r3, [r7, #30]
 8003510:	e01b      	b.n	800354a <Send_time+0x52>
	timestamp = (timestamp << 8) | *(rp3 + i);
 8003512:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003516:	f04f 0200 	mov.w	r2, #0
 800351a:	f04f 0300 	mov.w	r3, #0
 800351e:	020b      	lsls	r3, r1, #8
 8003520:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003524:	0202      	lsls	r2, r0, #8
 8003526:	4953      	ldr	r1, [pc, #332]	@ (8003674 <Send_time+0x17c>)
 8003528:	6808      	ldr	r0, [r1, #0]
 800352a:	8bf9      	ldrh	r1, [r7, #30]
 800352c:	4401      	add	r1, r0
 800352e:	7809      	ldrb	r1, [r1, #0]
 8003530:	b2c9      	uxtb	r1, r1
 8003532:	2000      	movs	r0, #0
 8003534:	4688      	mov	r8, r1
 8003536:	4681      	mov	r9, r0
 8003538:	ea42 0a08 	orr.w	sl, r2, r8
 800353c:	ea43 0b09 	orr.w	fp, r3, r9
 8003540:	e9c7 ab08 	strd	sl, fp, [r7, #32]
	for(uint16_t i = 0; i < 8;i++)
 8003544:	8bfb      	ldrh	r3, [r7, #30]
 8003546:	3301      	adds	r3, #1
 8003548:	83fb      	strh	r3, [r7, #30]
 800354a:	8bfb      	ldrh	r3, [r7, #30]
 800354c:	2b07      	cmp	r3, #7
 800354e:	d9e0      	bls.n	8003512 <Send_time+0x1a>
	set_base_time(timestamp);
 8003550:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003554:	f7ff ff92 	bl	800347c <set_base_time>
	for(uint16_t j = 0;j < rp3 - rp1;j++)
 8003558:	2300      	movs	r3, #0
 800355a:	83bb      	strh	r3, [r7, #28]
 800355c:	e011      	b.n	8003582 <Send_time+0x8a>
	{
		time_buffer[j] = *(rp1 + j);
 800355e:	4b46      	ldr	r3, [pc, #280]	@ (8003678 <Send_time+0x180>)
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	8bbb      	ldrh	r3, [r7, #28]
 8003564:	441a      	add	r2, r3
 8003566:	8bbb      	ldrh	r3, [r7, #28]
 8003568:	7811      	ldrb	r1, [r2, #0]
 800356a:	4a44      	ldr	r2, [pc, #272]	@ (800367c <Send_time+0x184>)
 800356c:	54d1      	strb	r1, [r2, r3]
		if(j == 5)
 800356e:	8bbb      	ldrh	r3, [r7, #28]
 8003570:	2b05      	cmp	r3, #5
 8003572:	d103      	bne.n	800357c <Send_time+0x84>
			time_buffer[j] = 0x01;
 8003574:	8bbb      	ldrh	r3, [r7, #28]
 8003576:	4a41      	ldr	r2, [pc, #260]	@ (800367c <Send_time+0x184>)
 8003578:	2101      	movs	r1, #1
 800357a:	54d1      	strb	r1, [r2, r3]
	for(uint16_t j = 0;j < rp3 - rp1;j++)
 800357c:	8bbb      	ldrh	r3, [r7, #28]
 800357e:	3301      	adds	r3, #1
 8003580:	83bb      	strh	r3, [r7, #28]
 8003582:	8bba      	ldrh	r2, [r7, #28]
 8003584:	4b3b      	ldr	r3, [pc, #236]	@ (8003674 <Send_time+0x17c>)
 8003586:	6819      	ldr	r1, [r3, #0]
 8003588:	4b3b      	ldr	r3, [pc, #236]	@ (8003678 <Send_time+0x180>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	1acb      	subs	r3, r1, r3
 800358e:	429a      	cmp	r2, r3
 8003590:	dbe5      	blt.n	800355e <Send_time+0x66>
	}
	size_t checklength = 6 + time_buffer[7];
 8003592:	4b3a      	ldr	r3, [pc, #232]	@ (800367c <Send_time+0x184>)
 8003594:	79db      	ldrb	r3, [r3, #7]
 8003596:	3306      	adds	r3, #6
 8003598:	617b      	str	r3, [r7, #20]
	size_t txlen = 12 + time_buffer[7];
 800359a:	4b38      	ldr	r3, [pc, #224]	@ (800367c <Send_time+0x184>)
 800359c:	79db      	ldrb	r3, [r3, #7]
 800359e:	330c      	adds	r3, #12
 80035a0:	613b      	str	r3, [r7, #16]
	uint64_t current_timestamp = get_current_timestamp();
 80035a2:	f7ff ff85 	bl	80034b0 <get_current_timestamp>
 80035a6:	e9c7 0102 	strd	r0, r1, [r7, #8]
	for(uint16_t i = 0; i < 8;i++)
 80035aa:	2300      	movs	r3, #0
 80035ac:	837b      	strh	r3, [r7, #26]
 80035ae:	e01b      	b.n	80035e8 <Send_time+0xf0>
		time_buffer[i + 8] = (current_timestamp >> (56 - 8 * i)) & 0xFF;
 80035b0:	8b7b      	ldrh	r3, [r7, #26]
 80035b2:	f1c3 0307 	rsb	r3, r3, #7
 80035b6:	00d9      	lsls	r1, r3, #3
 80035b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80035bc:	f1c1 0620 	rsb	r6, r1, #32
 80035c0:	f1a1 0020 	sub.w	r0, r1, #32
 80035c4:	fa22 f401 	lsr.w	r4, r2, r1
 80035c8:	fa03 f606 	lsl.w	r6, r3, r6
 80035cc:	4334      	orrs	r4, r6
 80035ce:	fa23 f000 	lsr.w	r0, r3, r0
 80035d2:	4304      	orrs	r4, r0
 80035d4:	fa23 f501 	lsr.w	r5, r3, r1
 80035d8:	8b7b      	ldrh	r3, [r7, #26]
 80035da:	3308      	adds	r3, #8
 80035dc:	b2e1      	uxtb	r1, r4
 80035de:	4a27      	ldr	r2, [pc, #156]	@ (800367c <Send_time+0x184>)
 80035e0:	54d1      	strb	r1, [r2, r3]
	for(uint16_t i = 0; i < 8;i++)
 80035e2:	8b7b      	ldrh	r3, [r7, #26]
 80035e4:	3301      	adds	r3, #1
 80035e6:	837b      	strh	r3, [r7, #26]
 80035e8:	8b7b      	ldrh	r3, [r7, #26]
 80035ea:	2b07      	cmp	r3, #7
 80035ec:	d9e0      	bls.n	80035b0 <Send_time+0xb8>
	uint16_t SUM = Checksum(&time_buffer[2], checklength);
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	4619      	mov	r1, r3
 80035f4:	4822      	ldr	r0, [pc, #136]	@ (8003680 <Send_time+0x188>)
 80035f6:	f7ff fb4f 	bl	8002c98 <Checksum>
 80035fa:	4603      	mov	r3, r0
 80035fc:	80fb      	strh	r3, [r7, #6]
	time_buffer[rp3 - rp1 + 8] = (SUM >> 8) & 0xFF;
 80035fe:	88fb      	ldrh	r3, [r7, #6]
 8003600:	0a1b      	lsrs	r3, r3, #8
 8003602:	b299      	uxth	r1, r3
 8003604:	4b1b      	ldr	r3, [pc, #108]	@ (8003674 <Send_time+0x17c>)
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	4b1b      	ldr	r3, [pc, #108]	@ (8003678 <Send_time+0x180>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	3308      	adds	r3, #8
 8003610:	b2c9      	uxtb	r1, r1
 8003612:	4a1a      	ldr	r2, [pc, #104]	@ (800367c <Send_time+0x184>)
 8003614:	54d1      	strb	r1, [r2, r3]
	time_buffer[rp3 - rp1 + 9] = SUM & 0xFF;
 8003616:	4b17      	ldr	r3, [pc, #92]	@ (8003674 <Send_time+0x17c>)
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	4b17      	ldr	r3, [pc, #92]	@ (8003678 <Send_time+0x180>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	1ad3      	subs	r3, r2, r3
 8003620:	3309      	adds	r3, #9
 8003622:	88fa      	ldrh	r2, [r7, #6]
 8003624:	b2d1      	uxtb	r1, r2
 8003626:	4a15      	ldr	r2, [pc, #84]	@ (800367c <Send_time+0x184>)
 8003628:	54d1      	strb	r1, [r2, r3]
	uint16_t tail = TAIL;
 800362a:	f647 63fe 	movw	r3, #32510	@ 0x7efe
 800362e:	80bb      	strh	r3, [r7, #4]
	time_buffer[rp3 - rp1 + 10] = (tail >> 8) & 0xFF;
 8003630:	88bb      	ldrh	r3, [r7, #4]
 8003632:	0a1b      	lsrs	r3, r3, #8
 8003634:	b299      	uxth	r1, r3
 8003636:	4b0f      	ldr	r3, [pc, #60]	@ (8003674 <Send_time+0x17c>)
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	4b0f      	ldr	r3, [pc, #60]	@ (8003678 <Send_time+0x180>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	1ad3      	subs	r3, r2, r3
 8003640:	330a      	adds	r3, #10
 8003642:	b2c9      	uxtb	r1, r1
 8003644:	4a0d      	ldr	r2, [pc, #52]	@ (800367c <Send_time+0x184>)
 8003646:	54d1      	strb	r1, [r2, r3]
	time_buffer[rp3 - rp1 + 11] = tail & 0xFF;
 8003648:	4b0a      	ldr	r3, [pc, #40]	@ (8003674 <Send_time+0x17c>)
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	4b0a      	ldr	r3, [pc, #40]	@ (8003678 <Send_time+0x180>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	330b      	adds	r3, #11
 8003654:	88ba      	ldrh	r2, [r7, #4]
 8003656:	b2d1      	uxtb	r1, r2
 8003658:	4a08      	ldr	r2, [pc, #32]	@ (800367c <Send_time+0x184>)
 800365a:	54d1      	strb	r1, [r2, r3]
	UART_Send_Data(time_buffer, txlen);
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	b29b      	uxth	r3, r3
 8003660:	4619      	mov	r1, r3
 8003662:	4806      	ldr	r0, [pc, #24]	@ (800367c <Send_time+0x184>)
 8003664:	f000 f95e 	bl	8003924 <UART_Send_Data>
}
 8003668:	bf00      	nop
 800366a:	372c      	adds	r7, #44	@ 0x2c
 800366c:	46bd      	mov	sp, r7
 800366e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003672:	bf00      	nop
 8003674:	20000eec 	.word	0x20000eec
 8003678:	20000ee4 	.word	0x20000ee4
 800367c:	20001f8c 	.word	0x20001f8c
 8003680:	20001f8e 	.word	0x20001f8e

08003684 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) //5sheartcount30s
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b082      	sub	sp, #8
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
	  if (htim->Instance == TIM6)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a0b      	ldr	r2, [pc, #44]	@ (80036c0 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d106      	bne.n	80036a4 <HAL_TIM_PeriodElapsedCallback+0x20>
		  heartcount++;
 8003696:	4b0b      	ldr	r3, [pc, #44]	@ (80036c4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8003698:	881b      	ldrh	r3, [r3, #0]
 800369a:	b29b      	uxth	r3, r3
 800369c:	3301      	adds	r3, #1
 800369e:	b29a      	uxth	r2, r3
 80036a0:	4b08      	ldr	r3, [pc, #32]	@ (80036c4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80036a2:	801a      	strh	r2, [r3, #0]
	  if(heartcount >= 6)
 80036a4:	4b07      	ldr	r3, [pc, #28]	@ (80036c4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80036a6:	881b      	ldrh	r3, [r3, #0]
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	2b05      	cmp	r3, #5
 80036ac:	d904      	bls.n	80036b8 <HAL_TIM_PeriodElapsedCallback+0x34>
	  {
		  Sendheart();
 80036ae:	f000 f80b 	bl	80036c8 <Sendheart>
		  heartcount = 0;
 80036b2:	4b04      	ldr	r3, [pc, #16]	@ (80036c4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	801a      	strh	r2, [r3, #0]
	  }
}
 80036b8:	bf00      	nop
 80036ba:	3708      	adds	r7, #8
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	40001000 	.word	0x40001000
 80036c4:	20000f12 	.word	0x20000f12

080036c8 <Sendheart>:

void Sendheart(void) //
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b082      	sub	sp, #8
 80036cc:	af00      	add	r7, sp, #0
	  uint16_t length = 14;
 80036ce:	230e      	movs	r3, #14
 80036d0:	80fb      	strh	r3, [r7, #6]
	  uint16_t head = HEAD;
 80036d2:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80036d6:	80bb      	strh	r3, [r7, #4]
	  uint16_t tail = TAIL;
 80036d8:	f647 63fe 	movw	r3, #32510	@ 0x7efe
 80036dc:	807b      	strh	r3, [r7, #2]
	  hearttx[0] = (head >> 8) & 0xFF;
 80036de:	88bb      	ldrh	r3, [r7, #4]
 80036e0:	0a1b      	lsrs	r3, r3, #8
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	b2da      	uxtb	r2, r3
 80036e6:	4b27      	ldr	r3, [pc, #156]	@ (8003784 <Sendheart+0xbc>)
 80036e8:	701a      	strb	r2, [r3, #0]
	  hearttx[1] = head & 0xFF;
 80036ea:	88bb      	ldrh	r3, [r7, #4]
 80036ec:	b2da      	uxtb	r2, r3
 80036ee:	4b25      	ldr	r3, [pc, #148]	@ (8003784 <Sendheart+0xbc>)
 80036f0:	705a      	strb	r2, [r3, #1]
	  hearttx[2] = version;
 80036f2:	4b25      	ldr	r3, [pc, #148]	@ (8003788 <Sendheart+0xc0>)
 80036f4:	781a      	ldrb	r2, [r3, #0]
 80036f6:	4b23      	ldr	r3, [pc, #140]	@ (8003784 <Sendheart+0xbc>)
 80036f8:	709a      	strb	r2, [r3, #2]
	  hearttx[3] = (receivercode >> 8) & 0xFF;
 80036fa:	4b24      	ldr	r3, [pc, #144]	@ (800378c <Sendheart+0xc4>)
 80036fc:	881b      	ldrh	r3, [r3, #0]
 80036fe:	b29b      	uxth	r3, r3
 8003700:	0a1b      	lsrs	r3, r3, #8
 8003702:	b29b      	uxth	r3, r3
 8003704:	b2da      	uxtb	r2, r3
 8003706:	4b1f      	ldr	r3, [pc, #124]	@ (8003784 <Sendheart+0xbc>)
 8003708:	70da      	strb	r2, [r3, #3]
	  hearttx[4] = receivercode & 0xFF;
 800370a:	4b20      	ldr	r3, [pc, #128]	@ (800378c <Sendheart+0xc4>)
 800370c:	881b      	ldrh	r3, [r3, #0]
 800370e:	b29b      	uxth	r3, r3
 8003710:	b2da      	uxtb	r2, r3
 8003712:	4b1c      	ldr	r3, [pc, #112]	@ (8003784 <Sendheart+0xbc>)
 8003714:	711a      	strb	r2, [r3, #4]
	  hearttx[5] = 0x01;
 8003716:	4b1b      	ldr	r3, [pc, #108]	@ (8003784 <Sendheart+0xbc>)
 8003718:	2201      	movs	r2, #1
 800371a:	715a      	strb	r2, [r3, #5]
	  hearttx[6] = 0x00;
 800371c:	4b19      	ldr	r3, [pc, #100]	@ (8003784 <Sendheart+0xbc>)
 800371e:	2200      	movs	r2, #0
 8003720:	719a      	strb	r2, [r3, #6]
	  hearttx[7] = 0x02;
 8003722:	4b18      	ldr	r3, [pc, #96]	@ (8003784 <Sendheart+0xbc>)
 8003724:	2202      	movs	r2, #2
 8003726:	71da      	strb	r2, [r3, #7]
	  hearttx[8] = state;
 8003728:	4b19      	ldr	r3, [pc, #100]	@ (8003790 <Sendheart+0xc8>)
 800372a:	781b      	ldrb	r3, [r3, #0]
 800372c:	b2da      	uxtb	r2, r3
 800372e:	4b15      	ldr	r3, [pc, #84]	@ (8003784 <Sendheart+0xbc>)
 8003730:	721a      	strb	r2, [r3, #8]
	  hearttx[9] = (uint8_t)sampling_ready;
 8003732:	4b18      	ldr	r3, [pc, #96]	@ (8003794 <Sendheart+0xcc>)
 8003734:	881b      	ldrh	r3, [r3, #0]
 8003736:	b29b      	uxth	r3, r3
 8003738:	b2da      	uxtb	r2, r3
 800373a:	4b12      	ldr	r3, [pc, #72]	@ (8003784 <Sendheart+0xbc>)
 800373c:	725a      	strb	r2, [r3, #9]
	  uint16_t SUM = Checksum(&hearttx[2], 8);
 800373e:	2108      	movs	r1, #8
 8003740:	4815      	ldr	r0, [pc, #84]	@ (8003798 <Sendheart+0xd0>)
 8003742:	f7ff faa9 	bl	8002c98 <Checksum>
 8003746:	4603      	mov	r3, r0
 8003748:	803b      	strh	r3, [r7, #0]
	  hearttx[10] = (SUM >> 8) & 0xFF;
 800374a:	883b      	ldrh	r3, [r7, #0]
 800374c:	0a1b      	lsrs	r3, r3, #8
 800374e:	b29b      	uxth	r3, r3
 8003750:	b2da      	uxtb	r2, r3
 8003752:	4b0c      	ldr	r3, [pc, #48]	@ (8003784 <Sendheart+0xbc>)
 8003754:	729a      	strb	r2, [r3, #10]
	  hearttx[11] = SUM & 0xFF;
 8003756:	883b      	ldrh	r3, [r7, #0]
 8003758:	b2da      	uxtb	r2, r3
 800375a:	4b0a      	ldr	r3, [pc, #40]	@ (8003784 <Sendheart+0xbc>)
 800375c:	72da      	strb	r2, [r3, #11]
	  hearttx[12] = (tail >> 8) & 0xFF;
 800375e:	887b      	ldrh	r3, [r7, #2]
 8003760:	0a1b      	lsrs	r3, r3, #8
 8003762:	b29b      	uxth	r3, r3
 8003764:	b2da      	uxtb	r2, r3
 8003766:	4b07      	ldr	r3, [pc, #28]	@ (8003784 <Sendheart+0xbc>)
 8003768:	731a      	strb	r2, [r3, #12]
	  hearttx[13] = tail & 0xFF;
 800376a:	887b      	ldrh	r3, [r7, #2]
 800376c:	b2da      	uxtb	r2, r3
 800376e:	4b05      	ldr	r3, [pc, #20]	@ (8003784 <Sendheart+0xbc>)
 8003770:	735a      	strb	r2, [r3, #13]
	  UART_Send_Data(hearttx, length);
 8003772:	88fb      	ldrh	r3, [r7, #6]
 8003774:	4619      	mov	r1, r3
 8003776:	4803      	ldr	r0, [pc, #12]	@ (8003784 <Sendheart+0xbc>)
 8003778:	f000 f8d4 	bl	8003924 <UART_Send_Data>
}
 800377c:	bf00      	nop
 800377e:	3708      	adds	r7, #8
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	20001fa0 	.word	0x20001fa0
 8003788:	20000020 	.word	0x20000020
 800378c:	20000022 	.word	0x20000022
 8003790:	20000f10 	.word	0x20000f10
 8003794:	2000002e 	.word	0x2000002e
 8003798:	20001fa2 	.word	0x20001fa2

0800379c <maintain_processing_buffer>:
	  datatx[22] = tail & 0xFF;
	  UART_Send_Data(datatx, transmitlength);
}

void maintain_processing_buffer(void) //512512512
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b082      	sub	sp, #8
 80037a0:	af00      	add	r7, sp, #0
	uint8_t *address = processing_buffer;
 80037a2:	4b16      	ldr	r3, [pc, #88]	@ (80037fc <maintain_processing_buffer+0x60>)
 80037a4:	607b      	str	r3, [r7, #4]
    if (wp - address > BUF_SIZE/2 && rp != processing_buffer)
 80037a6:	4b16      	ldr	r3, [pc, #88]	@ (8003800 <maintain_processing_buffer+0x64>)
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037b2:	dd1e      	ble.n	80037f2 <maintain_processing_buffer+0x56>
 80037b4:	4b13      	ldr	r3, [pc, #76]	@ (8003804 <maintain_processing_buffer+0x68>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a10      	ldr	r2, [pc, #64]	@ (80037fc <maintain_processing_buffer+0x60>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d019      	beq.n	80037f2 <maintain_processing_buffer+0x56>
    {
        uint16_t move_len = rp - processing_buffer;
 80037be:	4b11      	ldr	r3, [pc, #68]	@ (8003804 <maintain_processing_buffer+0x68>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a0e      	ldr	r2, [pc, #56]	@ (80037fc <maintain_processing_buffer+0x60>)
 80037c4:	1a9b      	subs	r3, r3, r2
 80037c6:	807b      	strh	r3, [r7, #2]
  __ASM volatile ("cpsid i" : : : "memory");
 80037c8:	b672      	cpsid	i
}
 80037ca:	bf00      	nop
        __disable_irq();
        memmove(processing_buffer, rp, move_len);
 80037cc:	4b0d      	ldr	r3, [pc, #52]	@ (8003804 <maintain_processing_buffer+0x68>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	887a      	ldrh	r2, [r7, #2]
 80037d2:	4619      	mov	r1, r3
 80037d4:	4809      	ldr	r0, [pc, #36]	@ (80037fc <maintain_processing_buffer+0x60>)
 80037d6:	f00b f88a 	bl	800e8ee <memmove>
        wp = wp - move_len;
 80037da:	4b09      	ldr	r3, [pc, #36]	@ (8003800 <maintain_processing_buffer+0x64>)
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	887b      	ldrh	r3, [r7, #2]
 80037e0:	425b      	negs	r3, r3
 80037e2:	4413      	add	r3, r2
 80037e4:	4a06      	ldr	r2, [pc, #24]	@ (8003800 <maintain_processing_buffer+0x64>)
 80037e6:	6013      	str	r3, [r2, #0]
        rp = processing_buffer;
 80037e8:	4b06      	ldr	r3, [pc, #24]	@ (8003804 <maintain_processing_buffer+0x68>)
 80037ea:	4a04      	ldr	r2, [pc, #16]	@ (80037fc <maintain_processing_buffer+0x60>)
 80037ec:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80037ee:	b662      	cpsie	i
}
 80037f0:	bf00      	nop
        __enable_irq();
    }
}
 80037f2:	bf00      	nop
 80037f4:	3708      	adds	r7, #8
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	bf00      	nop
 80037fc:	20000ae0 	.word	0x20000ae0
 8003800:	20000018 	.word	0x20000018
 8003804:	2000001c 	.word	0x2000001c

08003808 <CMD_HANDLE_ERROR>:

void CMD_HANDLE_ERROR(CMD_Status cmdstate) //
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	4603      	mov	r3, r0
 8003810:	71fb      	strb	r3, [r7, #7]
	uint16_t head = HEAD;
 8003812:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8003816:	81fb      	strh	r3, [r7, #14]
	uint16_t tail = TAIL;
 8003818:	f647 63fe 	movw	r3, #32510	@ 0x7efe
 800381c:	81bb      	strh	r3, [r7, #12]
	error_buffer[0] = (head >> 8) & 0xFF;
 800381e:	89fb      	ldrh	r3, [r7, #14]
 8003820:	0a1b      	lsrs	r3, r3, #8
 8003822:	b29b      	uxth	r3, r3
 8003824:	b2da      	uxtb	r2, r3
 8003826:	4b28      	ldr	r3, [pc, #160]	@ (80038c8 <CMD_HANDLE_ERROR+0xc0>)
 8003828:	701a      	strb	r2, [r3, #0]
	error_buffer[1] = head & 0xFF;
 800382a:	89fb      	ldrh	r3, [r7, #14]
 800382c:	b2da      	uxtb	r2, r3
 800382e:	4b26      	ldr	r3, [pc, #152]	@ (80038c8 <CMD_HANDLE_ERROR+0xc0>)
 8003830:	705a      	strb	r2, [r3, #1]
	error_buffer[2] = version;
 8003832:	4b26      	ldr	r3, [pc, #152]	@ (80038cc <CMD_HANDLE_ERROR+0xc4>)
 8003834:	781a      	ldrb	r2, [r3, #0]
 8003836:	4b24      	ldr	r3, [pc, #144]	@ (80038c8 <CMD_HANDLE_ERROR+0xc0>)
 8003838:	709a      	strb	r2, [r3, #2]
	error_buffer[3] = (receivercode >> 8) & 0xFF;
 800383a:	4b25      	ldr	r3, [pc, #148]	@ (80038d0 <CMD_HANDLE_ERROR+0xc8>)
 800383c:	881b      	ldrh	r3, [r3, #0]
 800383e:	b29b      	uxth	r3, r3
 8003840:	0a1b      	lsrs	r3, r3, #8
 8003842:	b29b      	uxth	r3, r3
 8003844:	b2da      	uxtb	r2, r3
 8003846:	4b20      	ldr	r3, [pc, #128]	@ (80038c8 <CMD_HANDLE_ERROR+0xc0>)
 8003848:	70da      	strb	r2, [r3, #3]
	error_buffer[4] = receivercode & 0xFF;
 800384a:	4b21      	ldr	r3, [pc, #132]	@ (80038d0 <CMD_HANDLE_ERROR+0xc8>)
 800384c:	881b      	ldrh	r3, [r3, #0]
 800384e:	b29b      	uxth	r3, r3
 8003850:	b2da      	uxtb	r2, r3
 8003852:	4b1d      	ldr	r3, [pc, #116]	@ (80038c8 <CMD_HANDLE_ERROR+0xc0>)
 8003854:	711a      	strb	r2, [r3, #4]
	error_buffer[5] = 0xFF;
 8003856:	4b1c      	ldr	r3, [pc, #112]	@ (80038c8 <CMD_HANDLE_ERROR+0xc0>)
 8003858:	22ff      	movs	r2, #255	@ 0xff
 800385a:	715a      	strb	r2, [r3, #5]
	error_buffer[6] = command & 0xFF;
 800385c:	4b1d      	ldr	r3, [pc, #116]	@ (80038d4 <CMD_HANDLE_ERROR+0xcc>)
 800385e:	881b      	ldrh	r3, [r3, #0]
 8003860:	b2da      	uxtb	r2, r3
 8003862:	4b19      	ldr	r3, [pc, #100]	@ (80038c8 <CMD_HANDLE_ERROR+0xc0>)
 8003864:	719a      	strb	r2, [r3, #6]
	error_buffer[7] = 0x02;
 8003866:	4b18      	ldr	r3, [pc, #96]	@ (80038c8 <CMD_HANDLE_ERROR+0xc0>)
 8003868:	2202      	movs	r2, #2
 800386a:	71da      	strb	r2, [r3, #7]
	error_buffer[8] = retransmit;
 800386c:	4b1a      	ldr	r3, [pc, #104]	@ (80038d8 <CMD_HANDLE_ERROR+0xd0>)
 800386e:	781b      	ldrb	r3, [r3, #0]
 8003870:	b2da      	uxtb	r2, r3
 8003872:	4b15      	ldr	r3, [pc, #84]	@ (80038c8 <CMD_HANDLE_ERROR+0xc0>)
 8003874:	721a      	strb	r2, [r3, #8]
	error_buffer[9] = (uint8_t)cmdstate;
 8003876:	4a14      	ldr	r2, [pc, #80]	@ (80038c8 <CMD_HANDLE_ERROR+0xc0>)
 8003878:	79fb      	ldrb	r3, [r7, #7]
 800387a:	7253      	strb	r3, [r2, #9]
	uint16_t SUM = Checksum(&error_buffer[2], 8);
 800387c:	2108      	movs	r1, #8
 800387e:	4817      	ldr	r0, [pc, #92]	@ (80038dc <CMD_HANDLE_ERROR+0xd4>)
 8003880:	f7ff fa0a 	bl	8002c98 <Checksum>
 8003884:	4603      	mov	r3, r0
 8003886:	817b      	strh	r3, [r7, #10]
	error_buffer[10] = (SUM >> 8) & 0xFF;
 8003888:	897b      	ldrh	r3, [r7, #10]
 800388a:	0a1b      	lsrs	r3, r3, #8
 800388c:	b29b      	uxth	r3, r3
 800388e:	b2da      	uxtb	r2, r3
 8003890:	4b0d      	ldr	r3, [pc, #52]	@ (80038c8 <CMD_HANDLE_ERROR+0xc0>)
 8003892:	729a      	strb	r2, [r3, #10]
	error_buffer[11] = SUM & 0xFF;
 8003894:	897b      	ldrh	r3, [r7, #10]
 8003896:	b2da      	uxtb	r2, r3
 8003898:	4b0b      	ldr	r3, [pc, #44]	@ (80038c8 <CMD_HANDLE_ERROR+0xc0>)
 800389a:	72da      	strb	r2, [r3, #11]
	error_buffer[12] = (tail >> 8) & 0xFF;
 800389c:	89bb      	ldrh	r3, [r7, #12]
 800389e:	0a1b      	lsrs	r3, r3, #8
 80038a0:	b29b      	uxth	r3, r3
 80038a2:	b2da      	uxtb	r2, r3
 80038a4:	4b08      	ldr	r3, [pc, #32]	@ (80038c8 <CMD_HANDLE_ERROR+0xc0>)
 80038a6:	731a      	strb	r2, [r3, #12]
	error_buffer[13] = tail & 0xFF;
 80038a8:	89bb      	ldrh	r3, [r7, #12]
 80038aa:	b2da      	uxtb	r2, r3
 80038ac:	4b06      	ldr	r3, [pc, #24]	@ (80038c8 <CMD_HANDLE_ERROR+0xc0>)
 80038ae:	735a      	strb	r2, [r3, #13]
	uint16_t length = 14;
 80038b0:	230e      	movs	r3, #14
 80038b2:	813b      	strh	r3, [r7, #8]
	UART_Send_Data(error_buffer, length);
 80038b4:	893b      	ldrh	r3, [r7, #8]
 80038b6:	4619      	mov	r1, r3
 80038b8:	4803      	ldr	r0, [pc, #12]	@ (80038c8 <CMD_HANDLE_ERROR+0xc0>)
 80038ba:	f000 f833 	bl	8003924 <UART_Send_Data>
}
 80038be:	bf00      	nop
 80038c0:	3710      	adds	r7, #16
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	20001fb0 	.word	0x20001fb0
 80038cc:	20000020 	.word	0x20000020
 80038d0:	20000022 	.word	0x20000022
 80038d4:	20000ee0 	.word	0x20000ee0
 80038d8:	20000030 	.word	0x20000030
 80038dc:	20001fb2 	.word	0x20001fb2

080038e0 <UART_Queue_Init>:

void UART_Queue_Init(void)
{
 80038e0:	b480      	push	{r7}
 80038e2:	af00      	add	r7, sp, #0
    txQueue.head = 0;
 80038e4:	4b0e      	ldr	r3, [pc, #56]	@ (8003920 <UART_Queue_Init+0x40>)
 80038e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038ea:	2200      	movs	r2, #0
 80038ec:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    txQueue.tail = 0;
 80038f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003920 <UART_Queue_Init+0x40>)
 80038f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038f6:	2200      	movs	r2, #0
 80038f8:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
    txQueue.count = 0;
 80038fc:	4b08      	ldr	r3, [pc, #32]	@ (8003920 <UART_Queue_Init+0x40>)
 80038fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003902:	2200      	movs	r2, #0
 8003904:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    txQueue.isSending = 0;
 8003908:	4b05      	ldr	r3, [pc, #20]	@ (8003920 <UART_Queue_Init+0x40>)
 800390a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800390e:	2200      	movs	r2, #0
 8003910:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
}
 8003914:	bf00      	nop
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr
 800391e:	bf00      	nop
 8003920:	20000f14 	.word	0x20000f14

08003924 <UART_Send_Data>:

uint8_t UART_Send_Data(uint8_t *data, uint16_t len)// 
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b084      	sub	sp, #16
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
 800392c:	460b      	mov	r3, r1
 800392e:	807b      	strh	r3, [r7, #2]
    if(len == 0 || len > MAX_PACKET_SIZE || txQueue.count >= TX_QUEUE_SIZE)
 8003930:	887b      	ldrh	r3, [r7, #2]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d009      	beq.n	800394a <UART_Send_Data+0x26>
 8003936:	887b      	ldrh	r3, [r7, #2]
 8003938:	2b80      	cmp	r3, #128	@ 0x80
 800393a:	d806      	bhi.n	800394a <UART_Send_Data+0x26>
 800393c:	4b29      	ldr	r3, [pc, #164]	@ (80039e4 <UART_Send_Data+0xc0>)
 800393e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003942:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003946:	2b1f      	cmp	r3, #31
 8003948:	d901      	bls.n	800394e <UART_Send_Data+0x2a>
        return 0;
 800394a:	2300      	movs	r3, #0
 800394c:	e045      	b.n	80039da <UART_Send_Data+0xb6>
    UART_Packet *pkt = &txQueue.packets[txQueue.tail];
 800394e:	4b25      	ldr	r3, [pc, #148]	@ (80039e4 <UART_Send_Data+0xc0>)
 8003950:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003954:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8003958:	461a      	mov	r2, r3
 800395a:	4613      	mov	r3, r2
 800395c:	019b      	lsls	r3, r3, #6
 800395e:	4413      	add	r3, r2
 8003960:	005b      	lsls	r3, r3, #1
 8003962:	4a20      	ldr	r2, [pc, #128]	@ (80039e4 <UART_Send_Data+0xc0>)
 8003964:	4413      	add	r3, r2
 8003966:	60fb      	str	r3, [r7, #12]
    memcpy(pkt->data, data, len);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	887a      	ldrh	r2, [r7, #2]
 800396c:	6879      	ldr	r1, [r7, #4]
 800396e:	4618      	mov	r0, r3
 8003970:	f00b f88f 	bl	800ea92 <memcpy>
    pkt->length = len;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	887a      	ldrh	r2, [r7, #2]
 8003978:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
    txQueue.tail = (txQueue.tail + 1) % TX_QUEUE_SIZE;
 800397c:	4b19      	ldr	r3, [pc, #100]	@ (80039e4 <UART_Send_Data+0xc0>)
 800397e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003982:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8003986:	3301      	adds	r3, #1
 8003988:	425a      	negs	r2, r3
 800398a:	f003 031f 	and.w	r3, r3, #31
 800398e:	f002 021f 	and.w	r2, r2, #31
 8003992:	bf58      	it	pl
 8003994:	4253      	negpl	r3, r2
 8003996:	b29a      	uxth	r2, r3
 8003998:	4b12      	ldr	r3, [pc, #72]	@ (80039e4 <UART_Send_Data+0xc0>)
 800399a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800399e:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
    txQueue.count++;
 80039a2:	4b10      	ldr	r3, [pc, #64]	@ (80039e4 <UART_Send_Data+0xc0>)
 80039a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80039ac:	3301      	adds	r3, #1
 80039ae:	b2da      	uxtb	r2, r3
 80039b0:	4b0c      	ldr	r3, [pc, #48]	@ (80039e4 <UART_Send_Data+0xc0>)
 80039b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    if(!txQueue.isSending)
 80039ba:	4b0a      	ldr	r3, [pc, #40]	@ (80039e4 <UART_Send_Data+0xc0>)
 80039bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d107      	bne.n	80039d8 <UART_Send_Data+0xb4>
    {
        txQueue.isSending = 1;
 80039c8:	4b06      	ldr	r3, [pc, #24]	@ (80039e4 <UART_Send_Data+0xc0>)
 80039ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039ce:	2201      	movs	r2, #1
 80039d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        UART_Start_Send();
 80039d4:	f000 f808 	bl	80039e8 <UART_Start_Send>
    }
    return 1;
 80039d8:	2301      	movs	r3, #1
}
 80039da:	4618      	mov	r0, r3
 80039dc:	3710      	adds	r7, #16
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	20000f14 	.word	0x20000f14

080039e8 <UART_Start_Send>:

void UART_Start_Send(void) // DMA
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
    if(txQueue.count == 0)
 80039ee:	4b13      	ldr	r3, [pc, #76]	@ (8003a3c <UART_Start_Send+0x54>)
 80039f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d106      	bne.n	8003a0a <UART_Start_Send+0x22>
    {
        txQueue.isSending = 0;
 80039fc:	4b0f      	ldr	r3, [pc, #60]	@ (8003a3c <UART_Start_Send+0x54>)
 80039fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a02:	2200      	movs	r2, #0
 8003a04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        return;
 8003a08:	e015      	b.n	8003a36 <UART_Start_Send+0x4e>
    }
    UART_Packet *pkt = &txQueue.packets[txQueue.head];
 8003a0a:	4b0c      	ldr	r3, [pc, #48]	@ (8003a3c <UART_Start_Send+0x54>)
 8003a0c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a10:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003a14:	461a      	mov	r2, r3
 8003a16:	4613      	mov	r3, r2
 8003a18:	019b      	lsls	r3, r3, #6
 8003a1a:	4413      	add	r3, r2
 8003a1c:	005b      	lsls	r3, r3, #1
 8003a1e:	4a07      	ldr	r2, [pc, #28]	@ (8003a3c <UART_Start_Send+0x54>)
 8003a20:	4413      	add	r3, r2
 8003a22:	607b      	str	r3, [r7, #4]
    HAL_UART_Transmit_DMA(&huart1, pkt->data, pkt->length);
 8003a24:	6879      	ldr	r1, [r7, #4]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8003a2c:	b29b      	uxth	r3, r3
 8003a2e:	461a      	mov	r2, r3
 8003a30:	4803      	ldr	r0, [pc, #12]	@ (8003a40 <UART_Start_Send+0x58>)
 8003a32:	f003 fa89 	bl	8006f48 <HAL_UART_Transmit_DMA>
}
 8003a36:	3708      	adds	r7, #8
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	20000f14 	.word	0x20000f14
 8003a40:	200009b0 	.word	0x200009b0

08003a44 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
    if(huart->Instance != USART1)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a14      	ldr	r2, [pc, #80]	@ (8003aa4 <HAL_UART_TxCpltCallback+0x60>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d121      	bne.n	8003a9a <HAL_UART_TxCpltCallback+0x56>
    	return;
    txQueue.head = (txQueue.head + 1) % TX_QUEUE_SIZE;
 8003a56:	4b14      	ldr	r3, [pc, #80]	@ (8003aa8 <HAL_UART_TxCpltCallback+0x64>)
 8003a58:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a5c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003a60:	3301      	adds	r3, #1
 8003a62:	425a      	negs	r2, r3
 8003a64:	f003 031f 	and.w	r3, r3, #31
 8003a68:	f002 021f 	and.w	r2, r2, #31
 8003a6c:	bf58      	it	pl
 8003a6e:	4253      	negpl	r3, r2
 8003a70:	b29a      	uxth	r2, r3
 8003a72:	4b0d      	ldr	r3, [pc, #52]	@ (8003aa8 <HAL_UART_TxCpltCallback+0x64>)
 8003a74:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a78:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    txQueue.count--;
 8003a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8003aa8 <HAL_UART_TxCpltCallback+0x64>)
 8003a7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a82:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003a86:	3b01      	subs	r3, #1
 8003a88:	b2da      	uxtb	r2, r3
 8003a8a:	4b07      	ldr	r3, [pc, #28]	@ (8003aa8 <HAL_UART_TxCpltCallback+0x64>)
 8003a8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    UART_Start_Send();
 8003a94:	f7ff ffa8 	bl	80039e8 <UART_Start_Send>
 8003a98:	e000      	b.n	8003a9c <HAL_UART_TxCpltCallback+0x58>
    	return;
 8003a9a:	bf00      	nop
}
 8003a9c:	3708      	adds	r7, #8
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	40013800 	.word	0x40013800
 8003aa8:	20000f14 	.word	0x20000f14

08003aac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003aac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003ae4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003ab0:	f7fe fe54 	bl	800275c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ab4:	480c      	ldr	r0, [pc, #48]	@ (8003ae8 <LoopForever+0x6>)
  ldr r1, =_edata
 8003ab6:	490d      	ldr	r1, [pc, #52]	@ (8003aec <LoopForever+0xa>)
  ldr r2, =_sidata
 8003ab8:	4a0d      	ldr	r2, [pc, #52]	@ (8003af0 <LoopForever+0xe>)
  movs r3, #0
 8003aba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003abc:	e002      	b.n	8003ac4 <LoopCopyDataInit>

08003abe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003abe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ac0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ac2:	3304      	adds	r3, #4

08003ac4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ac4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ac6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ac8:	d3f9      	bcc.n	8003abe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003aca:	4a0a      	ldr	r2, [pc, #40]	@ (8003af4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003acc:	4c0a      	ldr	r4, [pc, #40]	@ (8003af8 <LoopForever+0x16>)
  movs r3, #0
 8003ace:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ad0:	e001      	b.n	8003ad6 <LoopFillZerobss>

08003ad2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ad2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ad4:	3204      	adds	r2, #4

08003ad6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ad6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ad8:	d3fb      	bcc.n	8003ad2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003ada:	f00a ffb3 	bl	800ea44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003ade:	f7fd fb81 	bl	80011e4 <main>

08003ae2 <LoopForever>:

LoopForever:
    b LoopForever
 8003ae2:	e7fe      	b.n	8003ae2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003ae4:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8003ae8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003aec:	20000218 	.word	0x20000218
  ldr r2, =_sidata
 8003af0:	0803d020 	.word	0x0803d020
  ldr r2, =_sbss
 8003af4:	20000218 	.word	0x20000218
  ldr r4, =_ebss
 8003af8:	2000214c 	.word	0x2000214c

08003afc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003afc:	e7fe      	b.n	8003afc <ADC1_IRQHandler>

08003afe <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003afe:	b580      	push	{r7, lr}
 8003b00:	b082      	sub	sp, #8
 8003b02:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003b04:	2300      	movs	r3, #0
 8003b06:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b08:	2003      	movs	r0, #3
 8003b0a:	f000 f961 	bl	8003dd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003b0e:	200f      	movs	r0, #15
 8003b10:	f000 f80e 	bl	8003b30 <HAL_InitTick>
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d002      	beq.n	8003b20 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	71fb      	strb	r3, [r7, #7]
 8003b1e:	e001      	b.n	8003b24 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003b20:	f7fe fc2e 	bl	8002380 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003b24:	79fb      	ldrb	r3, [r7, #7]
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3708      	adds	r7, #8
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}
	...

08003b30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b084      	sub	sp, #16
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003b3c:	4b17      	ldr	r3, [pc, #92]	@ (8003b9c <HAL_InitTick+0x6c>)
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d023      	beq.n	8003b8c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003b44:	4b16      	ldr	r3, [pc, #88]	@ (8003ba0 <HAL_InitTick+0x70>)
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	4b14      	ldr	r3, [pc, #80]	@ (8003b9c <HAL_InitTick+0x6c>)
 8003b4a:	781b      	ldrb	r3, [r3, #0]
 8003b4c:	4619      	mov	r1, r3
 8003b4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003b52:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b56:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f000 f96d 	bl	8003e3a <HAL_SYSTICK_Config>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d10f      	bne.n	8003b86 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2b0f      	cmp	r3, #15
 8003b6a:	d809      	bhi.n	8003b80 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	6879      	ldr	r1, [r7, #4]
 8003b70:	f04f 30ff 	mov.w	r0, #4294967295
 8003b74:	f000 f937 	bl	8003de6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003b78:	4a0a      	ldr	r2, [pc, #40]	@ (8003ba4 <HAL_InitTick+0x74>)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6013      	str	r3, [r2, #0]
 8003b7e:	e007      	b.n	8003b90 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	73fb      	strb	r3, [r7, #15]
 8003b84:	e004      	b.n	8003b90 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	73fb      	strb	r3, [r7, #15]
 8003b8a:	e001      	b.n	8003b90 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3710      	adds	r7, #16
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	20000038 	.word	0x20000038
 8003ba0:	2000000c 	.word	0x2000000c
 8003ba4:	20000034 	.word	0x20000034

08003ba8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003bac:	4b06      	ldr	r3, [pc, #24]	@ (8003bc8 <HAL_IncTick+0x20>)
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	4b06      	ldr	r3, [pc, #24]	@ (8003bcc <HAL_IncTick+0x24>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4413      	add	r3, r2
 8003bb8:	4a04      	ldr	r2, [pc, #16]	@ (8003bcc <HAL_IncTick+0x24>)
 8003bba:	6013      	str	r3, [r2, #0]
}
 8003bbc:	bf00      	nop
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr
 8003bc6:	bf00      	nop
 8003bc8:	20000038 	.word	0x20000038
 8003bcc:	20001fc0 	.word	0x20001fc0

08003bd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	af00      	add	r7, sp, #0
  return uwTick;
 8003bd4:	4b03      	ldr	r3, [pc, #12]	@ (8003be4 <HAL_GetTick+0x14>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr
 8003be2:	bf00      	nop
 8003be4:	20001fc0 	.word	0x20001fc0

08003be8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b084      	sub	sp, #16
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003bf0:	f7ff ffee 	bl	8003bd0 <HAL_GetTick>
 8003bf4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c00:	d005      	beq.n	8003c0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003c02:	4b0a      	ldr	r3, [pc, #40]	@ (8003c2c <HAL_Delay+0x44>)
 8003c04:	781b      	ldrb	r3, [r3, #0]
 8003c06:	461a      	mov	r2, r3
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	4413      	add	r3, r2
 8003c0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003c0e:	bf00      	nop
 8003c10:	f7ff ffde 	bl	8003bd0 <HAL_GetTick>
 8003c14:	4602      	mov	r2, r0
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	1ad3      	subs	r3, r2, r3
 8003c1a:	68fa      	ldr	r2, [r7, #12]
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d8f7      	bhi.n	8003c10 <HAL_Delay+0x28>
  {
  }
}
 8003c20:	bf00      	nop
 8003c22:	bf00      	nop
 8003c24:	3710      	adds	r7, #16
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	20000038 	.word	0x20000038

08003c30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b085      	sub	sp, #20
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	f003 0307 	and.w	r3, r3, #7
 8003c3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c40:	4b0c      	ldr	r3, [pc, #48]	@ (8003c74 <__NVIC_SetPriorityGrouping+0x44>)
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c46:	68ba      	ldr	r2, [r7, #8]
 8003c48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003c5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c62:	4a04      	ldr	r2, [pc, #16]	@ (8003c74 <__NVIC_SetPriorityGrouping+0x44>)
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	60d3      	str	r3, [r2, #12]
}
 8003c68:	bf00      	nop
 8003c6a:	3714      	adds	r7, #20
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr
 8003c74:	e000ed00 	.word	0xe000ed00

08003c78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c7c:	4b04      	ldr	r3, [pc, #16]	@ (8003c90 <__NVIC_GetPriorityGrouping+0x18>)
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	0a1b      	lsrs	r3, r3, #8
 8003c82:	f003 0307 	and.w	r3, r3, #7
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8e:	4770      	bx	lr
 8003c90:	e000ed00 	.word	0xe000ed00

08003c94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	db0b      	blt.n	8003cbe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ca6:	79fb      	ldrb	r3, [r7, #7]
 8003ca8:	f003 021f 	and.w	r2, r3, #31
 8003cac:	4907      	ldr	r1, [pc, #28]	@ (8003ccc <__NVIC_EnableIRQ+0x38>)
 8003cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cb2:	095b      	lsrs	r3, r3, #5
 8003cb4:	2001      	movs	r0, #1
 8003cb6:	fa00 f202 	lsl.w	r2, r0, r2
 8003cba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003cbe:	bf00      	nop
 8003cc0:	370c      	adds	r7, #12
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr
 8003cca:	bf00      	nop
 8003ccc:	e000e100 	.word	0xe000e100

08003cd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	6039      	str	r1, [r7, #0]
 8003cda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	db0a      	blt.n	8003cfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	b2da      	uxtb	r2, r3
 8003ce8:	490c      	ldr	r1, [pc, #48]	@ (8003d1c <__NVIC_SetPriority+0x4c>)
 8003cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cee:	0112      	lsls	r2, r2, #4
 8003cf0:	b2d2      	uxtb	r2, r2
 8003cf2:	440b      	add	r3, r1
 8003cf4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003cf8:	e00a      	b.n	8003d10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	b2da      	uxtb	r2, r3
 8003cfe:	4908      	ldr	r1, [pc, #32]	@ (8003d20 <__NVIC_SetPriority+0x50>)
 8003d00:	79fb      	ldrb	r3, [r7, #7]
 8003d02:	f003 030f 	and.w	r3, r3, #15
 8003d06:	3b04      	subs	r3, #4
 8003d08:	0112      	lsls	r2, r2, #4
 8003d0a:	b2d2      	uxtb	r2, r2
 8003d0c:	440b      	add	r3, r1
 8003d0e:	761a      	strb	r2, [r3, #24]
}
 8003d10:	bf00      	nop
 8003d12:	370c      	adds	r7, #12
 8003d14:	46bd      	mov	sp, r7
 8003d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1a:	4770      	bx	lr
 8003d1c:	e000e100 	.word	0xe000e100
 8003d20:	e000ed00 	.word	0xe000ed00

08003d24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b089      	sub	sp, #36	@ 0x24
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f003 0307 	and.w	r3, r3, #7
 8003d36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	f1c3 0307 	rsb	r3, r3, #7
 8003d3e:	2b04      	cmp	r3, #4
 8003d40:	bf28      	it	cs
 8003d42:	2304      	movcs	r3, #4
 8003d44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d46:	69fb      	ldr	r3, [r7, #28]
 8003d48:	3304      	adds	r3, #4
 8003d4a:	2b06      	cmp	r3, #6
 8003d4c:	d902      	bls.n	8003d54 <NVIC_EncodePriority+0x30>
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	3b03      	subs	r3, #3
 8003d52:	e000      	b.n	8003d56 <NVIC_EncodePriority+0x32>
 8003d54:	2300      	movs	r3, #0
 8003d56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d58:	f04f 32ff 	mov.w	r2, #4294967295
 8003d5c:	69bb      	ldr	r3, [r7, #24]
 8003d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d62:	43da      	mvns	r2, r3
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	401a      	ands	r2, r3
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d6c:	f04f 31ff 	mov.w	r1, #4294967295
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	fa01 f303 	lsl.w	r3, r1, r3
 8003d76:	43d9      	mvns	r1, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d7c:	4313      	orrs	r3, r2
         );
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3724      	adds	r7, #36	@ 0x24
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr
	...

08003d8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b082      	sub	sp, #8
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	3b01      	subs	r3, #1
 8003d98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d9c:	d301      	bcc.n	8003da2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e00f      	b.n	8003dc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003da2:	4a0a      	ldr	r2, [pc, #40]	@ (8003dcc <SysTick_Config+0x40>)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	3b01      	subs	r3, #1
 8003da8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003daa:	210f      	movs	r1, #15
 8003dac:	f04f 30ff 	mov.w	r0, #4294967295
 8003db0:	f7ff ff8e 	bl	8003cd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003db4:	4b05      	ldr	r3, [pc, #20]	@ (8003dcc <SysTick_Config+0x40>)
 8003db6:	2200      	movs	r2, #0
 8003db8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003dba:	4b04      	ldr	r3, [pc, #16]	@ (8003dcc <SysTick_Config+0x40>)
 8003dbc:	2207      	movs	r2, #7
 8003dbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003dc0:	2300      	movs	r3, #0
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3708      	adds	r7, #8
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
 8003dca:	bf00      	nop
 8003dcc:	e000e010 	.word	0xe000e010

08003dd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b082      	sub	sp, #8
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f7ff ff29 	bl	8003c30 <__NVIC_SetPriorityGrouping>
}
 8003dde:	bf00      	nop
 8003de0:	3708      	adds	r7, #8
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}

08003de6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003de6:	b580      	push	{r7, lr}
 8003de8:	b086      	sub	sp, #24
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	4603      	mov	r3, r0
 8003dee:	60b9      	str	r1, [r7, #8]
 8003df0:	607a      	str	r2, [r7, #4]
 8003df2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003df4:	2300      	movs	r3, #0
 8003df6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003df8:	f7ff ff3e 	bl	8003c78 <__NVIC_GetPriorityGrouping>
 8003dfc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	68b9      	ldr	r1, [r7, #8]
 8003e02:	6978      	ldr	r0, [r7, #20]
 8003e04:	f7ff ff8e 	bl	8003d24 <NVIC_EncodePriority>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e0e:	4611      	mov	r1, r2
 8003e10:	4618      	mov	r0, r3
 8003e12:	f7ff ff5d 	bl	8003cd0 <__NVIC_SetPriority>
}
 8003e16:	bf00      	nop
 8003e18:	3718      	adds	r7, #24
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}

08003e1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e1e:	b580      	push	{r7, lr}
 8003e20:	b082      	sub	sp, #8
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	4603      	mov	r3, r0
 8003e26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f7ff ff31 	bl	8003c94 <__NVIC_EnableIRQ>
}
 8003e32:	bf00      	nop
 8003e34:	3708      	adds	r7, #8
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}

08003e3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e3a:	b580      	push	{r7, lr}
 8003e3c:	b082      	sub	sp, #8
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	f7ff ffa2 	bl	8003d8c <SysTick_Config>
 8003e48:	4603      	mov	r3, r0
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3708      	adds	r7, #8
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}

08003e52 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003e52:	b580      	push	{r7, lr}
 8003e54:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8003e56:	f000 f802 	bl	8003e5e <HAL_SYSTICK_Callback>
}
 8003e5a:	bf00      	nop
 8003e5c:	bd80      	pop	{r7, pc}

08003e5e <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8003e5e:	b480      	push	{r7}
 8003e60:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003e62:	bf00      	nop
 8003e64:	46bd      	mov	sp, r7
 8003e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6a:	4770      	bx	lr

08003e6c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b085      	sub	sp, #20
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d101      	bne.n	8003e7e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e098      	b.n	8003fb0 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	461a      	mov	r2, r3
 8003e84:	4b4d      	ldr	r3, [pc, #308]	@ (8003fbc <HAL_DMA_Init+0x150>)
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d80f      	bhi.n	8003eaa <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	461a      	mov	r2, r3
 8003e90:	4b4b      	ldr	r3, [pc, #300]	@ (8003fc0 <HAL_DMA_Init+0x154>)
 8003e92:	4413      	add	r3, r2
 8003e94:	4a4b      	ldr	r2, [pc, #300]	@ (8003fc4 <HAL_DMA_Init+0x158>)
 8003e96:	fba2 2303 	umull	r2, r3, r2, r3
 8003e9a:	091b      	lsrs	r3, r3, #4
 8003e9c:	009a      	lsls	r2, r3, #2
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4a48      	ldr	r2, [pc, #288]	@ (8003fc8 <HAL_DMA_Init+0x15c>)
 8003ea6:	641a      	str	r2, [r3, #64]	@ 0x40
 8003ea8:	e00e      	b.n	8003ec8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	461a      	mov	r2, r3
 8003eb0:	4b46      	ldr	r3, [pc, #280]	@ (8003fcc <HAL_DMA_Init+0x160>)
 8003eb2:	4413      	add	r3, r2
 8003eb4:	4a43      	ldr	r2, [pc, #268]	@ (8003fc4 <HAL_DMA_Init+0x158>)
 8003eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eba:	091b      	lsrs	r3, r3, #4
 8003ebc:	009a      	lsls	r2, r3, #2
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	4a42      	ldr	r2, [pc, #264]	@ (8003fd0 <HAL_DMA_Init+0x164>)
 8003ec6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2202      	movs	r2, #2
 8003ecc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003ede:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ee2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003eec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	691b      	ldr	r3, [r3, #16]
 8003ef2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ef8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	699b      	ldr	r3, [r3, #24]
 8003efe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a1b      	ldr	r3, [r3, #32]
 8003f0a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003f0c:	68fa      	ldr	r2, [r7, #12]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	68fa      	ldr	r2, [r7, #12]
 8003f18:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f22:	d039      	beq.n	8003f98 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f28:	4a27      	ldr	r2, [pc, #156]	@ (8003fc8 <HAL_DMA_Init+0x15c>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d11a      	bne.n	8003f64 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003f2e:	4b29      	ldr	r3, [pc, #164]	@ (8003fd4 <HAL_DMA_Init+0x168>)
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f36:	f003 031c 	and.w	r3, r3, #28
 8003f3a:	210f      	movs	r1, #15
 8003f3c:	fa01 f303 	lsl.w	r3, r1, r3
 8003f40:	43db      	mvns	r3, r3
 8003f42:	4924      	ldr	r1, [pc, #144]	@ (8003fd4 <HAL_DMA_Init+0x168>)
 8003f44:	4013      	ands	r3, r2
 8003f46:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003f48:	4b22      	ldr	r3, [pc, #136]	@ (8003fd4 <HAL_DMA_Init+0x168>)
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6859      	ldr	r1, [r3, #4]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f54:	f003 031c 	and.w	r3, r3, #28
 8003f58:	fa01 f303 	lsl.w	r3, r1, r3
 8003f5c:	491d      	ldr	r1, [pc, #116]	@ (8003fd4 <HAL_DMA_Init+0x168>)
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	600b      	str	r3, [r1, #0]
 8003f62:	e019      	b.n	8003f98 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003f64:	4b1c      	ldr	r3, [pc, #112]	@ (8003fd8 <HAL_DMA_Init+0x16c>)
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f6c:	f003 031c 	and.w	r3, r3, #28
 8003f70:	210f      	movs	r1, #15
 8003f72:	fa01 f303 	lsl.w	r3, r1, r3
 8003f76:	43db      	mvns	r3, r3
 8003f78:	4917      	ldr	r1, [pc, #92]	@ (8003fd8 <HAL_DMA_Init+0x16c>)
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003f7e:	4b16      	ldr	r3, [pc, #88]	@ (8003fd8 <HAL_DMA_Init+0x16c>)
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6859      	ldr	r1, [r3, #4]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f8a:	f003 031c 	and.w	r3, r3, #28
 8003f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8003f92:	4911      	ldr	r1, [pc, #68]	@ (8003fd8 <HAL_DMA_Init+0x16c>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003fae:	2300      	movs	r3, #0
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	3714      	adds	r7, #20
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr
 8003fbc:	40020407 	.word	0x40020407
 8003fc0:	bffdfff8 	.word	0xbffdfff8
 8003fc4:	cccccccd 	.word	0xcccccccd
 8003fc8:	40020000 	.word	0x40020000
 8003fcc:	bffdfbf8 	.word	0xbffdfbf8
 8003fd0:	40020400 	.word	0x40020400
 8003fd4:	400200a8 	.word	0x400200a8
 8003fd8:	400204a8 	.word	0x400204a8

08003fdc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b086      	sub	sp, #24
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	60f8      	str	r0, [r7, #12]
 8003fe4:	60b9      	str	r1, [r7, #8]
 8003fe6:	607a      	str	r2, [r7, #4]
 8003fe8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fea:	2300      	movs	r3, #0
 8003fec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d101      	bne.n	8003ffc <HAL_DMA_Start_IT+0x20>
 8003ff8:	2302      	movs	r3, #2
 8003ffa:	e04b      	b.n	8004094 <HAL_DMA_Start_IT+0xb8>
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800400a:	b2db      	uxtb	r3, r3
 800400c:	2b01      	cmp	r3, #1
 800400e:	d13a      	bne.n	8004086 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2202      	movs	r2, #2
 8004014:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2200      	movs	r2, #0
 800401c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f022 0201 	bic.w	r2, r2, #1
 800402c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	68b9      	ldr	r1, [r7, #8]
 8004034:	68f8      	ldr	r0, [r7, #12]
 8004036:	f000 f96b 	bl	8004310 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800403e:	2b00      	cmp	r3, #0
 8004040:	d008      	beq.n	8004054 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f042 020e 	orr.w	r2, r2, #14
 8004050:	601a      	str	r2, [r3, #0]
 8004052:	e00f      	b.n	8004074 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f022 0204 	bic.w	r2, r2, #4
 8004062:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	681a      	ldr	r2, [r3, #0]
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f042 020a 	orr.w	r2, r2, #10
 8004072:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f042 0201 	orr.w	r2, r2, #1
 8004082:	601a      	str	r2, [r3, #0]
 8004084:	e005      	b.n	8004092 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2200      	movs	r2, #0
 800408a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800408e:	2302      	movs	r3, #2
 8004090:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004092:	7dfb      	ldrb	r3, [r7, #23]
}
 8004094:	4618      	mov	r0, r3
 8004096:	3718      	adds	r7, #24
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}

0800409c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800409c:	b480      	push	{r7}
 800409e:	b085      	sub	sp, #20
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040a4:	2300      	movs	r3, #0
 80040a6:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d008      	beq.n	80040c6 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2204      	movs	r2, #4
 80040b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2200      	movs	r2, #0
 80040be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e022      	b.n	800410c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f022 020e 	bic.w	r2, r2, #14
 80040d4:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f022 0201 	bic.w	r2, r2, #1
 80040e4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ea:	f003 021c 	and.w	r2, r3, #28
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f2:	2101      	movs	r1, #1
 80040f4:	fa01 f202 	lsl.w	r2, r1, r2
 80040f8:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2201      	movs	r2, #1
 80040fe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800410a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800410c:	4618      	mov	r0, r3
 800410e:	3714      	adds	r7, #20
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr

08004118 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b084      	sub	sp, #16
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004120:	2300      	movs	r3, #0
 8004122:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800412a:	b2db      	uxtb	r3, r3
 800412c:	2b02      	cmp	r3, #2
 800412e:	d005      	beq.n	800413c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2204      	movs	r2, #4
 8004134:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	73fb      	strb	r3, [r7, #15]
 800413a:	e029      	b.n	8004190 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f022 020e 	bic.w	r2, r2, #14
 800414a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f022 0201 	bic.w	r2, r2, #1
 800415a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004160:	f003 021c 	and.w	r2, r3, #28
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004168:	2101      	movs	r1, #1
 800416a:	fa01 f202 	lsl.w	r2, r1, r2
 800416e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2200      	movs	r2, #0
 800417c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004184:	2b00      	cmp	r3, #0
 8004186:	d003      	beq.n	8004190 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	4798      	blx	r3
    }
  }
  return status;
 8004190:	7bfb      	ldrb	r3, [r7, #15]
}
 8004192:	4618      	mov	r0, r3
 8004194:	3710      	adds	r7, #16
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}

0800419a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800419a:	b580      	push	{r7, lr}
 800419c:	b084      	sub	sp, #16
 800419e:	af00      	add	r7, sp, #0
 80041a0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041b6:	f003 031c 	and.w	r3, r3, #28
 80041ba:	2204      	movs	r2, #4
 80041bc:	409a      	lsls	r2, r3
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	4013      	ands	r3, r2
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d026      	beq.n	8004214 <HAL_DMA_IRQHandler+0x7a>
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	f003 0304 	and.w	r3, r3, #4
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d021      	beq.n	8004214 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 0320 	and.w	r3, r3, #32
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d107      	bne.n	80041ee <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f022 0204 	bic.w	r2, r2, #4
 80041ec:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041f2:	f003 021c 	and.w	r2, r3, #28
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041fa:	2104      	movs	r1, #4
 80041fc:	fa01 f202 	lsl.w	r2, r1, r2
 8004200:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004206:	2b00      	cmp	r3, #0
 8004208:	d071      	beq.n	80042ee <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004212:	e06c      	b.n	80042ee <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004218:	f003 031c 	and.w	r3, r3, #28
 800421c:	2202      	movs	r2, #2
 800421e:	409a      	lsls	r2, r3
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	4013      	ands	r3, r2
 8004224:	2b00      	cmp	r3, #0
 8004226:	d02e      	beq.n	8004286 <HAL_DMA_IRQHandler+0xec>
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	f003 0302 	and.w	r3, r3, #2
 800422e:	2b00      	cmp	r3, #0
 8004230:	d029      	beq.n	8004286 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0320 	and.w	r3, r3, #32
 800423c:	2b00      	cmp	r3, #0
 800423e:	d10b      	bne.n	8004258 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f022 020a 	bic.w	r2, r2, #10
 800424e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800425c:	f003 021c 	and.w	r2, r3, #28
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004264:	2102      	movs	r1, #2
 8004266:	fa01 f202 	lsl.w	r2, r1, r2
 800426a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004278:	2b00      	cmp	r3, #0
 800427a:	d038      	beq.n	80042ee <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004284:	e033      	b.n	80042ee <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800428a:	f003 031c 	and.w	r3, r3, #28
 800428e:	2208      	movs	r2, #8
 8004290:	409a      	lsls	r2, r3
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	4013      	ands	r3, r2
 8004296:	2b00      	cmp	r3, #0
 8004298:	d02a      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x156>
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	f003 0308 	and.w	r3, r3, #8
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d025      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f022 020e 	bic.w	r2, r2, #14
 80042b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042b8:	f003 021c 	and.w	r2, r3, #28
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c0:	2101      	movs	r1, #1
 80042c2:	fa01 f202 	lsl.w	r2, r1, r2
 80042c6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2201      	movs	r2, #1
 80042cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2201      	movs	r2, #1
 80042d2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2200      	movs	r2, #0
 80042da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d004      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80042ee:	bf00      	nop
 80042f0:	bf00      	nop
}
 80042f2:	3710      	adds	r7, #16
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b083      	sub	sp, #12
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8004304:	4618      	mov	r0, r3
 8004306:	370c      	adds	r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr

08004310 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004310:	b480      	push	{r7}
 8004312:	b085      	sub	sp, #20
 8004314:	af00      	add	r7, sp, #0
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	60b9      	str	r1, [r7, #8]
 800431a:	607a      	str	r2, [r7, #4]
 800431c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004322:	f003 021c 	and.w	r2, r3, #28
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800432a:	2101      	movs	r1, #1
 800432c:	fa01 f202 	lsl.w	r2, r1, r2
 8004330:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	683a      	ldr	r2, [r7, #0]
 8004338:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	2b10      	cmp	r3, #16
 8004340:	d108      	bne.n	8004354 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	687a      	ldr	r2, [r7, #4]
 8004348:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	68ba      	ldr	r2, [r7, #8]
 8004350:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004352:	e007      	b.n	8004364 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	68ba      	ldr	r2, [r7, #8]
 800435a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	60da      	str	r2, [r3, #12]
}
 8004364:	bf00      	nop
 8004366:	3714      	adds	r7, #20
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr

08004370 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004370:	b480      	push	{r7}
 8004372:	b087      	sub	sp, #28
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800437a:	2300      	movs	r3, #0
 800437c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800437e:	e154      	b.n	800462a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	2101      	movs	r1, #1
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	fa01 f303 	lsl.w	r3, r1, r3
 800438c:	4013      	ands	r3, r2
 800438e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2b00      	cmp	r3, #0
 8004394:	f000 8146 	beq.w	8004624 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f003 0303 	and.w	r3, r3, #3
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d005      	beq.n	80043b0 <HAL_GPIO_Init+0x40>
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	f003 0303 	and.w	r3, r3, #3
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d130      	bne.n	8004412 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	005b      	lsls	r3, r3, #1
 80043ba:	2203      	movs	r2, #3
 80043bc:	fa02 f303 	lsl.w	r3, r2, r3
 80043c0:	43db      	mvns	r3, r3
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	4013      	ands	r3, r2
 80043c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	68da      	ldr	r2, [r3, #12]
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	005b      	lsls	r3, r3, #1
 80043d0:	fa02 f303 	lsl.w	r3, r2, r3
 80043d4:	693a      	ldr	r2, [r7, #16]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	693a      	ldr	r2, [r7, #16]
 80043de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80043e6:	2201      	movs	r2, #1
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	fa02 f303 	lsl.w	r3, r2, r3
 80043ee:	43db      	mvns	r3, r3
 80043f0:	693a      	ldr	r2, [r7, #16]
 80043f2:	4013      	ands	r3, r2
 80043f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	091b      	lsrs	r3, r3, #4
 80043fc:	f003 0201 	and.w	r2, r3, #1
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	fa02 f303 	lsl.w	r3, r2, r3
 8004406:	693a      	ldr	r2, [r7, #16]
 8004408:	4313      	orrs	r3, r2
 800440a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	693a      	ldr	r2, [r7, #16]
 8004410:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	f003 0303 	and.w	r3, r3, #3
 800441a:	2b03      	cmp	r3, #3
 800441c:	d017      	beq.n	800444e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	005b      	lsls	r3, r3, #1
 8004428:	2203      	movs	r2, #3
 800442a:	fa02 f303 	lsl.w	r3, r2, r3
 800442e:	43db      	mvns	r3, r3
 8004430:	693a      	ldr	r2, [r7, #16]
 8004432:	4013      	ands	r3, r2
 8004434:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	689a      	ldr	r2, [r3, #8]
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	005b      	lsls	r3, r3, #1
 800443e:	fa02 f303 	lsl.w	r3, r2, r3
 8004442:	693a      	ldr	r2, [r7, #16]
 8004444:	4313      	orrs	r3, r2
 8004446:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	693a      	ldr	r2, [r7, #16]
 800444c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	f003 0303 	and.w	r3, r3, #3
 8004456:	2b02      	cmp	r3, #2
 8004458:	d123      	bne.n	80044a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	08da      	lsrs	r2, r3, #3
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	3208      	adds	r2, #8
 8004462:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004466:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	f003 0307 	and.w	r3, r3, #7
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	220f      	movs	r2, #15
 8004472:	fa02 f303 	lsl.w	r3, r2, r3
 8004476:	43db      	mvns	r3, r3
 8004478:	693a      	ldr	r2, [r7, #16]
 800447a:	4013      	ands	r3, r2
 800447c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	691a      	ldr	r2, [r3, #16]
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	f003 0307 	and.w	r3, r3, #7
 8004488:	009b      	lsls	r3, r3, #2
 800448a:	fa02 f303 	lsl.w	r3, r2, r3
 800448e:	693a      	ldr	r2, [r7, #16]
 8004490:	4313      	orrs	r3, r2
 8004492:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	08da      	lsrs	r2, r3, #3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	3208      	adds	r2, #8
 800449c:	6939      	ldr	r1, [r7, #16]
 800449e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	005b      	lsls	r3, r3, #1
 80044ac:	2203      	movs	r2, #3
 80044ae:	fa02 f303 	lsl.w	r3, r2, r3
 80044b2:	43db      	mvns	r3, r3
 80044b4:	693a      	ldr	r2, [r7, #16]
 80044b6:	4013      	ands	r3, r2
 80044b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	f003 0203 	and.w	r2, r3, #3
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	005b      	lsls	r3, r3, #1
 80044c6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ca:	693a      	ldr	r2, [r7, #16]
 80044cc:	4313      	orrs	r3, r2
 80044ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	693a      	ldr	r2, [r7, #16]
 80044d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80044de:	2b00      	cmp	r3, #0
 80044e0:	f000 80a0 	beq.w	8004624 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044e4:	4b58      	ldr	r3, [pc, #352]	@ (8004648 <HAL_GPIO_Init+0x2d8>)
 80044e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044e8:	4a57      	ldr	r2, [pc, #348]	@ (8004648 <HAL_GPIO_Init+0x2d8>)
 80044ea:	f043 0301 	orr.w	r3, r3, #1
 80044ee:	6613      	str	r3, [r2, #96]	@ 0x60
 80044f0:	4b55      	ldr	r3, [pc, #340]	@ (8004648 <HAL_GPIO_Init+0x2d8>)
 80044f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044f4:	f003 0301 	and.w	r3, r3, #1
 80044f8:	60bb      	str	r3, [r7, #8]
 80044fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80044fc:	4a53      	ldr	r2, [pc, #332]	@ (800464c <HAL_GPIO_Init+0x2dc>)
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	089b      	lsrs	r3, r3, #2
 8004502:	3302      	adds	r3, #2
 8004504:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004508:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	f003 0303 	and.w	r3, r3, #3
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	220f      	movs	r2, #15
 8004514:	fa02 f303 	lsl.w	r3, r2, r3
 8004518:	43db      	mvns	r3, r3
 800451a:	693a      	ldr	r2, [r7, #16]
 800451c:	4013      	ands	r3, r2
 800451e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004526:	d019      	beq.n	800455c <HAL_GPIO_Init+0x1ec>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	4a49      	ldr	r2, [pc, #292]	@ (8004650 <HAL_GPIO_Init+0x2e0>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d013      	beq.n	8004558 <HAL_GPIO_Init+0x1e8>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	4a48      	ldr	r2, [pc, #288]	@ (8004654 <HAL_GPIO_Init+0x2e4>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d00d      	beq.n	8004554 <HAL_GPIO_Init+0x1e4>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	4a47      	ldr	r2, [pc, #284]	@ (8004658 <HAL_GPIO_Init+0x2e8>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d007      	beq.n	8004550 <HAL_GPIO_Init+0x1e0>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	4a46      	ldr	r2, [pc, #280]	@ (800465c <HAL_GPIO_Init+0x2ec>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d101      	bne.n	800454c <HAL_GPIO_Init+0x1dc>
 8004548:	2304      	movs	r3, #4
 800454a:	e008      	b.n	800455e <HAL_GPIO_Init+0x1ee>
 800454c:	2307      	movs	r3, #7
 800454e:	e006      	b.n	800455e <HAL_GPIO_Init+0x1ee>
 8004550:	2303      	movs	r3, #3
 8004552:	e004      	b.n	800455e <HAL_GPIO_Init+0x1ee>
 8004554:	2302      	movs	r3, #2
 8004556:	e002      	b.n	800455e <HAL_GPIO_Init+0x1ee>
 8004558:	2301      	movs	r3, #1
 800455a:	e000      	b.n	800455e <HAL_GPIO_Init+0x1ee>
 800455c:	2300      	movs	r3, #0
 800455e:	697a      	ldr	r2, [r7, #20]
 8004560:	f002 0203 	and.w	r2, r2, #3
 8004564:	0092      	lsls	r2, r2, #2
 8004566:	4093      	lsls	r3, r2
 8004568:	693a      	ldr	r2, [r7, #16]
 800456a:	4313      	orrs	r3, r2
 800456c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800456e:	4937      	ldr	r1, [pc, #220]	@ (800464c <HAL_GPIO_Init+0x2dc>)
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	089b      	lsrs	r3, r3, #2
 8004574:	3302      	adds	r3, #2
 8004576:	693a      	ldr	r2, [r7, #16]
 8004578:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800457c:	4b38      	ldr	r3, [pc, #224]	@ (8004660 <HAL_GPIO_Init+0x2f0>)
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	43db      	mvns	r3, r3
 8004586:	693a      	ldr	r2, [r7, #16]
 8004588:	4013      	ands	r3, r2
 800458a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004594:	2b00      	cmp	r3, #0
 8004596:	d003      	beq.n	80045a0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004598:	693a      	ldr	r2, [r7, #16]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	4313      	orrs	r3, r2
 800459e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80045a0:	4a2f      	ldr	r2, [pc, #188]	@ (8004660 <HAL_GPIO_Init+0x2f0>)
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80045a6:	4b2e      	ldr	r3, [pc, #184]	@ (8004660 <HAL_GPIO_Init+0x2f0>)
 80045a8:	68db      	ldr	r3, [r3, #12]
 80045aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	43db      	mvns	r3, r3
 80045b0:	693a      	ldr	r2, [r7, #16]
 80045b2:	4013      	ands	r3, r2
 80045b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d003      	beq.n	80045ca <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80045c2:	693a      	ldr	r2, [r7, #16]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80045ca:	4a25      	ldr	r2, [pc, #148]	@ (8004660 <HAL_GPIO_Init+0x2f0>)
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80045d0:	4b23      	ldr	r3, [pc, #140]	@ (8004660 <HAL_GPIO_Init+0x2f0>)
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	43db      	mvns	r3, r3
 80045da:	693a      	ldr	r2, [r7, #16]
 80045dc:	4013      	ands	r3, r2
 80045de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d003      	beq.n	80045f4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80045ec:	693a      	ldr	r2, [r7, #16]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80045f4:	4a1a      	ldr	r2, [pc, #104]	@ (8004660 <HAL_GPIO_Init+0x2f0>)
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80045fa:	4b19      	ldr	r3, [pc, #100]	@ (8004660 <HAL_GPIO_Init+0x2f0>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	43db      	mvns	r3, r3
 8004604:	693a      	ldr	r2, [r7, #16]
 8004606:	4013      	ands	r3, r2
 8004608:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004612:	2b00      	cmp	r3, #0
 8004614:	d003      	beq.n	800461e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004616:	693a      	ldr	r2, [r7, #16]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	4313      	orrs	r3, r2
 800461c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800461e:	4a10      	ldr	r2, [pc, #64]	@ (8004660 <HAL_GPIO_Init+0x2f0>)
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	3301      	adds	r3, #1
 8004628:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	fa22 f303 	lsr.w	r3, r2, r3
 8004634:	2b00      	cmp	r3, #0
 8004636:	f47f aea3 	bne.w	8004380 <HAL_GPIO_Init+0x10>
  }
}
 800463a:	bf00      	nop
 800463c:	bf00      	nop
 800463e:	371c      	adds	r7, #28
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr
 8004648:	40021000 	.word	0x40021000
 800464c:	40010000 	.word	0x40010000
 8004650:	48000400 	.word	0x48000400
 8004654:	48000800 	.word	0x48000800
 8004658:	48000c00 	.word	0x48000c00
 800465c:	48001000 	.word	0x48001000
 8004660:	40010400 	.word	0x40010400

08004664 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004664:	b480      	push	{r7}
 8004666:	b085      	sub	sp, #20
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
 800466c:	460b      	mov	r3, r1
 800466e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	691a      	ldr	r2, [r3, #16]
 8004674:	887b      	ldrh	r3, [r7, #2]
 8004676:	4013      	ands	r3, r2
 8004678:	2b00      	cmp	r3, #0
 800467a:	d002      	beq.n	8004682 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800467c:	2301      	movs	r3, #1
 800467e:	73fb      	strb	r3, [r7, #15]
 8004680:	e001      	b.n	8004686 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004682:	2300      	movs	r3, #0
 8004684:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004686:	7bfb      	ldrb	r3, [r7, #15]
}
 8004688:	4618      	mov	r0, r3
 800468a:	3714      	adds	r7, #20
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	460b      	mov	r3, r1
 800469e:	807b      	strh	r3, [r7, #2]
 80046a0:	4613      	mov	r3, r2
 80046a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80046a4:	787b      	ldrb	r3, [r7, #1]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d003      	beq.n	80046b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80046aa:	887a      	ldrh	r2, [r7, #2]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80046b0:	e002      	b.n	80046b8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80046b2:	887a      	ldrh	r2, [r7, #2]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80046b8:	bf00      	nop
 80046ba:	370c      	adds	r7, #12
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr

080046c4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b085      	sub	sp, #20
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	460b      	mov	r3, r1
 80046ce:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	695b      	ldr	r3, [r3, #20]
 80046d4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80046d6:	887a      	ldrh	r2, [r7, #2]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	4013      	ands	r3, r2
 80046dc:	041a      	lsls	r2, r3, #16
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	43d9      	mvns	r1, r3
 80046e2:	887b      	ldrh	r3, [r7, #2]
 80046e4:	400b      	ands	r3, r1
 80046e6:	431a      	orrs	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	619a      	str	r2, [r3, #24]
}
 80046ec:	bf00      	nop
 80046ee:	3714      	adds	r7, #20
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr

080046f8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80046f8:	b480      	push	{r7}
 80046fa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80046fc:	4b04      	ldr	r3, [pc, #16]	@ (8004710 <HAL_PWREx_GetVoltageRange+0x18>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004704:	4618      	mov	r0, r3
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop
 8004710:	40007000 	.word	0x40007000

08004714 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004714:	b480      	push	{r7}
 8004716:	b085      	sub	sp, #20
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004722:	d130      	bne.n	8004786 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004724:	4b23      	ldr	r3, [pc, #140]	@ (80047b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800472c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004730:	d038      	beq.n	80047a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004732:	4b20      	ldr	r3, [pc, #128]	@ (80047b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800473a:	4a1e      	ldr	r2, [pc, #120]	@ (80047b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800473c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004740:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004742:	4b1d      	ldr	r3, [pc, #116]	@ (80047b8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	2232      	movs	r2, #50	@ 0x32
 8004748:	fb02 f303 	mul.w	r3, r2, r3
 800474c:	4a1b      	ldr	r2, [pc, #108]	@ (80047bc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800474e:	fba2 2303 	umull	r2, r3, r2, r3
 8004752:	0c9b      	lsrs	r3, r3, #18
 8004754:	3301      	adds	r3, #1
 8004756:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004758:	e002      	b.n	8004760 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	3b01      	subs	r3, #1
 800475e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004760:	4b14      	ldr	r3, [pc, #80]	@ (80047b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004762:	695b      	ldr	r3, [r3, #20]
 8004764:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004768:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800476c:	d102      	bne.n	8004774 <HAL_PWREx_ControlVoltageScaling+0x60>
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d1f2      	bne.n	800475a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004774:	4b0f      	ldr	r3, [pc, #60]	@ (80047b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004776:	695b      	ldr	r3, [r3, #20]
 8004778:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800477c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004780:	d110      	bne.n	80047a4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004782:	2303      	movs	r3, #3
 8004784:	e00f      	b.n	80047a6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004786:	4b0b      	ldr	r3, [pc, #44]	@ (80047b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800478e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004792:	d007      	beq.n	80047a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004794:	4b07      	ldr	r3, [pc, #28]	@ (80047b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800479c:	4a05      	ldr	r2, [pc, #20]	@ (80047b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800479e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80047a2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80047a4:	2300      	movs	r3, #0
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3714      	adds	r7, #20
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr
 80047b2:	bf00      	nop
 80047b4:	40007000 	.word	0x40007000
 80047b8:	2000000c 	.word	0x2000000c
 80047bc:	431bde83 	.word	0x431bde83

080047c0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b088      	sub	sp, #32
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d102      	bne.n	80047d4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	f000 bc02 	b.w	8004fd8 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047d4:	4b96      	ldr	r3, [pc, #600]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	f003 030c 	and.w	r3, r3, #12
 80047dc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80047de:	4b94      	ldr	r3, [pc, #592]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	f003 0303 	and.w	r3, r3, #3
 80047e6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0310 	and.w	r3, r3, #16
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	f000 80e4 	beq.w	80049be <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80047f6:	69bb      	ldr	r3, [r7, #24]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d007      	beq.n	800480c <HAL_RCC_OscConfig+0x4c>
 80047fc:	69bb      	ldr	r3, [r7, #24]
 80047fe:	2b0c      	cmp	r3, #12
 8004800:	f040 808b 	bne.w	800491a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	2b01      	cmp	r3, #1
 8004808:	f040 8087 	bne.w	800491a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800480c:	4b88      	ldr	r3, [pc, #544]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0302 	and.w	r3, r3, #2
 8004814:	2b00      	cmp	r3, #0
 8004816:	d005      	beq.n	8004824 <HAL_RCC_OscConfig+0x64>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	699b      	ldr	r3, [r3, #24]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d101      	bne.n	8004824 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e3d9      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6a1a      	ldr	r2, [r3, #32]
 8004828:	4b81      	ldr	r3, [pc, #516]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 0308 	and.w	r3, r3, #8
 8004830:	2b00      	cmp	r3, #0
 8004832:	d004      	beq.n	800483e <HAL_RCC_OscConfig+0x7e>
 8004834:	4b7e      	ldr	r3, [pc, #504]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800483c:	e005      	b.n	800484a <HAL_RCC_OscConfig+0x8a>
 800483e:	4b7c      	ldr	r3, [pc, #496]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 8004840:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004844:	091b      	lsrs	r3, r3, #4
 8004846:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800484a:	4293      	cmp	r3, r2
 800484c:	d223      	bcs.n	8004896 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6a1b      	ldr	r3, [r3, #32]
 8004852:	4618      	mov	r0, r3
 8004854:	f000 fd8c 	bl	8005370 <RCC_SetFlashLatencyFromMSIRange>
 8004858:	4603      	mov	r3, r0
 800485a:	2b00      	cmp	r3, #0
 800485c:	d001      	beq.n	8004862 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e3ba      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004862:	4b73      	ldr	r3, [pc, #460]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a72      	ldr	r2, [pc, #456]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 8004868:	f043 0308 	orr.w	r3, r3, #8
 800486c:	6013      	str	r3, [r2, #0]
 800486e:	4b70      	ldr	r3, [pc, #448]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6a1b      	ldr	r3, [r3, #32]
 800487a:	496d      	ldr	r1, [pc, #436]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 800487c:	4313      	orrs	r3, r2
 800487e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004880:	4b6b      	ldr	r3, [pc, #428]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	69db      	ldr	r3, [r3, #28]
 800488c:	021b      	lsls	r3, r3, #8
 800488e:	4968      	ldr	r1, [pc, #416]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 8004890:	4313      	orrs	r3, r2
 8004892:	604b      	str	r3, [r1, #4]
 8004894:	e025      	b.n	80048e2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004896:	4b66      	ldr	r3, [pc, #408]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a65      	ldr	r2, [pc, #404]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 800489c:	f043 0308 	orr.w	r3, r3, #8
 80048a0:	6013      	str	r3, [r2, #0]
 80048a2:	4b63      	ldr	r3, [pc, #396]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6a1b      	ldr	r3, [r3, #32]
 80048ae:	4960      	ldr	r1, [pc, #384]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 80048b0:	4313      	orrs	r3, r2
 80048b2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80048b4:	4b5e      	ldr	r3, [pc, #376]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	69db      	ldr	r3, [r3, #28]
 80048c0:	021b      	lsls	r3, r3, #8
 80048c2:	495b      	ldr	r1, [pc, #364]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 80048c4:	4313      	orrs	r3, r2
 80048c6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80048c8:	69bb      	ldr	r3, [r7, #24]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d109      	bne.n	80048e2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6a1b      	ldr	r3, [r3, #32]
 80048d2:	4618      	mov	r0, r3
 80048d4:	f000 fd4c 	bl	8005370 <RCC_SetFlashLatencyFromMSIRange>
 80048d8:	4603      	mov	r3, r0
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d001      	beq.n	80048e2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	e37a      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80048e2:	f000 fc81 	bl	80051e8 <HAL_RCC_GetSysClockFreq>
 80048e6:	4602      	mov	r2, r0
 80048e8:	4b51      	ldr	r3, [pc, #324]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	091b      	lsrs	r3, r3, #4
 80048ee:	f003 030f 	and.w	r3, r3, #15
 80048f2:	4950      	ldr	r1, [pc, #320]	@ (8004a34 <HAL_RCC_OscConfig+0x274>)
 80048f4:	5ccb      	ldrb	r3, [r1, r3]
 80048f6:	f003 031f 	and.w	r3, r3, #31
 80048fa:	fa22 f303 	lsr.w	r3, r2, r3
 80048fe:	4a4e      	ldr	r2, [pc, #312]	@ (8004a38 <HAL_RCC_OscConfig+0x278>)
 8004900:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004902:	4b4e      	ldr	r3, [pc, #312]	@ (8004a3c <HAL_RCC_OscConfig+0x27c>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4618      	mov	r0, r3
 8004908:	f7ff f912 	bl	8003b30 <HAL_InitTick>
 800490c:	4603      	mov	r3, r0
 800490e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004910:	7bfb      	ldrb	r3, [r7, #15]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d052      	beq.n	80049bc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004916:	7bfb      	ldrb	r3, [r7, #15]
 8004918:	e35e      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	699b      	ldr	r3, [r3, #24]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d032      	beq.n	8004988 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004922:	4b43      	ldr	r3, [pc, #268]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a42      	ldr	r2, [pc, #264]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 8004928:	f043 0301 	orr.w	r3, r3, #1
 800492c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800492e:	f7ff f94f 	bl	8003bd0 <HAL_GetTick>
 8004932:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004934:	e008      	b.n	8004948 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004936:	f7ff f94b 	bl	8003bd0 <HAL_GetTick>
 800493a:	4602      	mov	r2, r0
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	1ad3      	subs	r3, r2, r3
 8004940:	2b02      	cmp	r3, #2
 8004942:	d901      	bls.n	8004948 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004944:	2303      	movs	r3, #3
 8004946:	e347      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004948:	4b39      	ldr	r3, [pc, #228]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 0302 	and.w	r3, r3, #2
 8004950:	2b00      	cmp	r3, #0
 8004952:	d0f0      	beq.n	8004936 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004954:	4b36      	ldr	r3, [pc, #216]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a35      	ldr	r2, [pc, #212]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 800495a:	f043 0308 	orr.w	r3, r3, #8
 800495e:	6013      	str	r3, [r2, #0]
 8004960:	4b33      	ldr	r3, [pc, #204]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6a1b      	ldr	r3, [r3, #32]
 800496c:	4930      	ldr	r1, [pc, #192]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 800496e:	4313      	orrs	r3, r2
 8004970:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004972:	4b2f      	ldr	r3, [pc, #188]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	69db      	ldr	r3, [r3, #28]
 800497e:	021b      	lsls	r3, r3, #8
 8004980:	492b      	ldr	r1, [pc, #172]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 8004982:	4313      	orrs	r3, r2
 8004984:	604b      	str	r3, [r1, #4]
 8004986:	e01a      	b.n	80049be <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004988:	4b29      	ldr	r3, [pc, #164]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a28      	ldr	r2, [pc, #160]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 800498e:	f023 0301 	bic.w	r3, r3, #1
 8004992:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004994:	f7ff f91c 	bl	8003bd0 <HAL_GetTick>
 8004998:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800499a:	e008      	b.n	80049ae <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800499c:	f7ff f918 	bl	8003bd0 <HAL_GetTick>
 80049a0:	4602      	mov	r2, r0
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	1ad3      	subs	r3, r2, r3
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	d901      	bls.n	80049ae <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	e314      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80049ae:	4b20      	ldr	r3, [pc, #128]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0302 	and.w	r3, r3, #2
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d1f0      	bne.n	800499c <HAL_RCC_OscConfig+0x1dc>
 80049ba:	e000      	b.n	80049be <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80049bc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d073      	beq.n	8004ab2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80049ca:	69bb      	ldr	r3, [r7, #24]
 80049cc:	2b08      	cmp	r3, #8
 80049ce:	d005      	beq.n	80049dc <HAL_RCC_OscConfig+0x21c>
 80049d0:	69bb      	ldr	r3, [r7, #24]
 80049d2:	2b0c      	cmp	r3, #12
 80049d4:	d10e      	bne.n	80049f4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	2b03      	cmp	r3, #3
 80049da:	d10b      	bne.n	80049f4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049dc:	4b14      	ldr	r3, [pc, #80]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d063      	beq.n	8004ab0 <HAL_RCC_OscConfig+0x2f0>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d15f      	bne.n	8004ab0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e2f1      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049fc:	d106      	bne.n	8004a0c <HAL_RCC_OscConfig+0x24c>
 80049fe:	4b0c      	ldr	r3, [pc, #48]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a0b      	ldr	r2, [pc, #44]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 8004a04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a08:	6013      	str	r3, [r2, #0]
 8004a0a:	e025      	b.n	8004a58 <HAL_RCC_OscConfig+0x298>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a14:	d114      	bne.n	8004a40 <HAL_RCC_OscConfig+0x280>
 8004a16:	4b06      	ldr	r3, [pc, #24]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a05      	ldr	r2, [pc, #20]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 8004a1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a20:	6013      	str	r3, [r2, #0]
 8004a22:	4b03      	ldr	r3, [pc, #12]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a02      	ldr	r2, [pc, #8]	@ (8004a30 <HAL_RCC_OscConfig+0x270>)
 8004a28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a2c:	6013      	str	r3, [r2, #0]
 8004a2e:	e013      	b.n	8004a58 <HAL_RCC_OscConfig+0x298>
 8004a30:	40021000 	.word	0x40021000
 8004a34:	08011fd8 	.word	0x08011fd8
 8004a38:	2000000c 	.word	0x2000000c
 8004a3c:	20000034 	.word	0x20000034
 8004a40:	4ba0      	ldr	r3, [pc, #640]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a9f      	ldr	r2, [pc, #636]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004a46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a4a:	6013      	str	r3, [r2, #0]
 8004a4c:	4b9d      	ldr	r3, [pc, #628]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a9c      	ldr	r2, [pc, #624]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004a52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d013      	beq.n	8004a88 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a60:	f7ff f8b6 	bl	8003bd0 <HAL_GetTick>
 8004a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a66:	e008      	b.n	8004a7a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a68:	f7ff f8b2 	bl	8003bd0 <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	2b64      	cmp	r3, #100	@ 0x64
 8004a74:	d901      	bls.n	8004a7a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004a76:	2303      	movs	r3, #3
 8004a78:	e2ae      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a7a:	4b92      	ldr	r3, [pc, #584]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d0f0      	beq.n	8004a68 <HAL_RCC_OscConfig+0x2a8>
 8004a86:	e014      	b.n	8004ab2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a88:	f7ff f8a2 	bl	8003bd0 <HAL_GetTick>
 8004a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a8e:	e008      	b.n	8004aa2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a90:	f7ff f89e 	bl	8003bd0 <HAL_GetTick>
 8004a94:	4602      	mov	r2, r0
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	2b64      	cmp	r3, #100	@ 0x64
 8004a9c:	d901      	bls.n	8004aa2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e29a      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004aa2:	4b88      	ldr	r3, [pc, #544]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d1f0      	bne.n	8004a90 <HAL_RCC_OscConfig+0x2d0>
 8004aae:	e000      	b.n	8004ab2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ab0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0302 	and.w	r3, r3, #2
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d060      	beq.n	8004b80 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004abe:	69bb      	ldr	r3, [r7, #24]
 8004ac0:	2b04      	cmp	r3, #4
 8004ac2:	d005      	beq.n	8004ad0 <HAL_RCC_OscConfig+0x310>
 8004ac4:	69bb      	ldr	r3, [r7, #24]
 8004ac6:	2b0c      	cmp	r3, #12
 8004ac8:	d119      	bne.n	8004afe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	2b02      	cmp	r3, #2
 8004ace:	d116      	bne.n	8004afe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ad0:	4b7c      	ldr	r3, [pc, #496]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d005      	beq.n	8004ae8 <HAL_RCC_OscConfig+0x328>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d101      	bne.n	8004ae8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e277      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ae8:	4b76      	ldr	r3, [pc, #472]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	691b      	ldr	r3, [r3, #16]
 8004af4:	061b      	lsls	r3, r3, #24
 8004af6:	4973      	ldr	r1, [pc, #460]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004af8:	4313      	orrs	r3, r2
 8004afa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004afc:	e040      	b.n	8004b80 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	68db      	ldr	r3, [r3, #12]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d023      	beq.n	8004b4e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b06:	4b6f      	ldr	r3, [pc, #444]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a6e      	ldr	r2, [pc, #440]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004b0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b12:	f7ff f85d 	bl	8003bd0 <HAL_GetTick>
 8004b16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b18:	e008      	b.n	8004b2c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b1a:	f7ff f859 	bl	8003bd0 <HAL_GetTick>
 8004b1e:	4602      	mov	r2, r0
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	1ad3      	subs	r3, r2, r3
 8004b24:	2b02      	cmp	r3, #2
 8004b26:	d901      	bls.n	8004b2c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004b28:	2303      	movs	r3, #3
 8004b2a:	e255      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b2c:	4b65      	ldr	r3, [pc, #404]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d0f0      	beq.n	8004b1a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b38:	4b62      	ldr	r3, [pc, #392]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	691b      	ldr	r3, [r3, #16]
 8004b44:	061b      	lsls	r3, r3, #24
 8004b46:	495f      	ldr	r1, [pc, #380]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	604b      	str	r3, [r1, #4]
 8004b4c:	e018      	b.n	8004b80 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b4e:	4b5d      	ldr	r3, [pc, #372]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a5c      	ldr	r2, [pc, #368]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004b54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b5a:	f7ff f839 	bl	8003bd0 <HAL_GetTick>
 8004b5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b60:	e008      	b.n	8004b74 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b62:	f7ff f835 	bl	8003bd0 <HAL_GetTick>
 8004b66:	4602      	mov	r2, r0
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	1ad3      	subs	r3, r2, r3
 8004b6c:	2b02      	cmp	r3, #2
 8004b6e:	d901      	bls.n	8004b74 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004b70:	2303      	movs	r3, #3
 8004b72:	e231      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b74:	4b53      	ldr	r3, [pc, #332]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d1f0      	bne.n	8004b62 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0308 	and.w	r3, r3, #8
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d03c      	beq.n	8004c06 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	695b      	ldr	r3, [r3, #20]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d01c      	beq.n	8004bce <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b94:	4b4b      	ldr	r3, [pc, #300]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004b96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b9a:	4a4a      	ldr	r2, [pc, #296]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004b9c:	f043 0301 	orr.w	r3, r3, #1
 8004ba0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ba4:	f7ff f814 	bl	8003bd0 <HAL_GetTick>
 8004ba8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004baa:	e008      	b.n	8004bbe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bac:	f7ff f810 	bl	8003bd0 <HAL_GetTick>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d901      	bls.n	8004bbe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e20c      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004bbe:	4b41      	ldr	r3, [pc, #260]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004bc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bc4:	f003 0302 	and.w	r3, r3, #2
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d0ef      	beq.n	8004bac <HAL_RCC_OscConfig+0x3ec>
 8004bcc:	e01b      	b.n	8004c06 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bce:	4b3d      	ldr	r3, [pc, #244]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004bd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bd4:	4a3b      	ldr	r2, [pc, #236]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004bd6:	f023 0301 	bic.w	r3, r3, #1
 8004bda:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bde:	f7fe fff7 	bl	8003bd0 <HAL_GetTick>
 8004be2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004be4:	e008      	b.n	8004bf8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004be6:	f7fe fff3 	bl	8003bd0 <HAL_GetTick>
 8004bea:	4602      	mov	r2, r0
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	1ad3      	subs	r3, r2, r3
 8004bf0:	2b02      	cmp	r3, #2
 8004bf2:	d901      	bls.n	8004bf8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004bf4:	2303      	movs	r3, #3
 8004bf6:	e1ef      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004bf8:	4b32      	ldr	r3, [pc, #200]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004bfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bfe:	f003 0302 	and.w	r3, r3, #2
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d1ef      	bne.n	8004be6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 0304 	and.w	r3, r3, #4
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	f000 80a6 	beq.w	8004d60 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c14:	2300      	movs	r3, #0
 8004c16:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004c18:	4b2a      	ldr	r3, [pc, #168]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004c1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d10d      	bne.n	8004c40 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c24:	4b27      	ldr	r3, [pc, #156]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c28:	4a26      	ldr	r2, [pc, #152]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004c2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c30:	4b24      	ldr	r3, [pc, #144]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004c32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c38:	60bb      	str	r3, [r7, #8]
 8004c3a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c40:	4b21      	ldr	r3, [pc, #132]	@ (8004cc8 <HAL_RCC_OscConfig+0x508>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d118      	bne.n	8004c7e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c4c:	4b1e      	ldr	r3, [pc, #120]	@ (8004cc8 <HAL_RCC_OscConfig+0x508>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a1d      	ldr	r2, [pc, #116]	@ (8004cc8 <HAL_RCC_OscConfig+0x508>)
 8004c52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c56:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c58:	f7fe ffba 	bl	8003bd0 <HAL_GetTick>
 8004c5c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c5e:	e008      	b.n	8004c72 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c60:	f7fe ffb6 	bl	8003bd0 <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	2b02      	cmp	r3, #2
 8004c6c:	d901      	bls.n	8004c72 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e1b2      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c72:	4b15      	ldr	r3, [pc, #84]	@ (8004cc8 <HAL_RCC_OscConfig+0x508>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d0f0      	beq.n	8004c60 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d108      	bne.n	8004c98 <HAL_RCC_OscConfig+0x4d8>
 8004c86:	4b0f      	ldr	r3, [pc, #60]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004c88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c8c:	4a0d      	ldr	r2, [pc, #52]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004c8e:	f043 0301 	orr.w	r3, r3, #1
 8004c92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c96:	e029      	b.n	8004cec <HAL_RCC_OscConfig+0x52c>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	2b05      	cmp	r3, #5
 8004c9e:	d115      	bne.n	8004ccc <HAL_RCC_OscConfig+0x50c>
 8004ca0:	4b08      	ldr	r3, [pc, #32]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ca6:	4a07      	ldr	r2, [pc, #28]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004ca8:	f043 0304 	orr.w	r3, r3, #4
 8004cac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004cb0:	4b04      	ldr	r3, [pc, #16]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cb6:	4a03      	ldr	r2, [pc, #12]	@ (8004cc4 <HAL_RCC_OscConfig+0x504>)
 8004cb8:	f043 0301 	orr.w	r3, r3, #1
 8004cbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004cc0:	e014      	b.n	8004cec <HAL_RCC_OscConfig+0x52c>
 8004cc2:	bf00      	nop
 8004cc4:	40021000 	.word	0x40021000
 8004cc8:	40007000 	.word	0x40007000
 8004ccc:	4b9a      	ldr	r3, [pc, #616]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cd2:	4a99      	ldr	r2, [pc, #612]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004cd4:	f023 0301 	bic.w	r3, r3, #1
 8004cd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004cdc:	4b96      	ldr	r3, [pc, #600]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ce2:	4a95      	ldr	r2, [pc, #596]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004ce4:	f023 0304 	bic.w	r3, r3, #4
 8004ce8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d016      	beq.n	8004d22 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cf4:	f7fe ff6c 	bl	8003bd0 <HAL_GetTick>
 8004cf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cfa:	e00a      	b.n	8004d12 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cfc:	f7fe ff68 	bl	8003bd0 <HAL_GetTick>
 8004d00:	4602      	mov	r2, r0
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	1ad3      	subs	r3, r2, r3
 8004d06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d901      	bls.n	8004d12 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004d0e:	2303      	movs	r3, #3
 8004d10:	e162      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d12:	4b89      	ldr	r3, [pc, #548]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d18:	f003 0302 	and.w	r3, r3, #2
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d0ed      	beq.n	8004cfc <HAL_RCC_OscConfig+0x53c>
 8004d20:	e015      	b.n	8004d4e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d22:	f7fe ff55 	bl	8003bd0 <HAL_GetTick>
 8004d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d28:	e00a      	b.n	8004d40 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d2a:	f7fe ff51 	bl	8003bd0 <HAL_GetTick>
 8004d2e:	4602      	mov	r2, r0
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	1ad3      	subs	r3, r2, r3
 8004d34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d901      	bls.n	8004d40 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004d3c:	2303      	movs	r3, #3
 8004d3e:	e14b      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d40:	4b7d      	ldr	r3, [pc, #500]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d46:	f003 0302 	and.w	r3, r3, #2
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d1ed      	bne.n	8004d2a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d4e:	7ffb      	ldrb	r3, [r7, #31]
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d105      	bne.n	8004d60 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d54:	4b78      	ldr	r3, [pc, #480]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d58:	4a77      	ldr	r2, [pc, #476]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004d5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d5e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 0320 	and.w	r3, r3, #32
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d03c      	beq.n	8004de6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d01c      	beq.n	8004dae <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004d74:	4b70      	ldr	r3, [pc, #448]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004d76:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d7a:	4a6f      	ldr	r2, [pc, #444]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004d7c:	f043 0301 	orr.w	r3, r3, #1
 8004d80:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d84:	f7fe ff24 	bl	8003bd0 <HAL_GetTick>
 8004d88:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004d8a:	e008      	b.n	8004d9e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d8c:	f7fe ff20 	bl	8003bd0 <HAL_GetTick>
 8004d90:	4602      	mov	r2, r0
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	2b02      	cmp	r3, #2
 8004d98:	d901      	bls.n	8004d9e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e11c      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004d9e:	4b66      	ldr	r3, [pc, #408]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004da0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004da4:	f003 0302 	and.w	r3, r3, #2
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d0ef      	beq.n	8004d8c <HAL_RCC_OscConfig+0x5cc>
 8004dac:	e01b      	b.n	8004de6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004dae:	4b62      	ldr	r3, [pc, #392]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004db0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004db4:	4a60      	ldr	r2, [pc, #384]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004db6:	f023 0301 	bic.w	r3, r3, #1
 8004dba:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dbe:	f7fe ff07 	bl	8003bd0 <HAL_GetTick>
 8004dc2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004dc4:	e008      	b.n	8004dd8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004dc6:	f7fe ff03 	bl	8003bd0 <HAL_GetTick>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	1ad3      	subs	r3, r2, r3
 8004dd0:	2b02      	cmp	r3, #2
 8004dd2:	d901      	bls.n	8004dd8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004dd4:	2303      	movs	r3, #3
 8004dd6:	e0ff      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004dd8:	4b57      	ldr	r3, [pc, #348]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004dda:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004dde:	f003 0302 	and.w	r3, r3, #2
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d1ef      	bne.n	8004dc6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	f000 80f3 	beq.w	8004fd6 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004df4:	2b02      	cmp	r3, #2
 8004df6:	f040 80c9 	bne.w	8004f8c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004dfa:	4b4f      	ldr	r3, [pc, #316]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	f003 0203 	and.w	r2, r3, #3
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e0a:	429a      	cmp	r2, r3
 8004e0c:	d12c      	bne.n	8004e68 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d123      	bne.n	8004e68 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e2a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d11b      	bne.n	8004e68 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e3a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d113      	bne.n	8004e68 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e4a:	085b      	lsrs	r3, r3, #1
 8004e4c:	3b01      	subs	r3, #1
 8004e4e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004e50:	429a      	cmp	r2, r3
 8004e52:	d109      	bne.n	8004e68 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e5e:	085b      	lsrs	r3, r3, #1
 8004e60:	3b01      	subs	r3, #1
 8004e62:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d06b      	beq.n	8004f40 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e68:	69bb      	ldr	r3, [r7, #24]
 8004e6a:	2b0c      	cmp	r3, #12
 8004e6c:	d062      	beq.n	8004f34 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004e6e:	4b32      	ldr	r3, [pc, #200]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d001      	beq.n	8004e7e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e0ac      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004e7e:	4b2e      	ldr	r3, [pc, #184]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a2d      	ldr	r2, [pc, #180]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004e84:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e88:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004e8a:	f7fe fea1 	bl	8003bd0 <HAL_GetTick>
 8004e8e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e90:	e008      	b.n	8004ea4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e92:	f7fe fe9d 	bl	8003bd0 <HAL_GetTick>
 8004e96:	4602      	mov	r2, r0
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	1ad3      	subs	r3, r2, r3
 8004e9c:	2b02      	cmp	r3, #2
 8004e9e:	d901      	bls.n	8004ea4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004ea0:	2303      	movs	r3, #3
 8004ea2:	e099      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ea4:	4b24      	ldr	r3, [pc, #144]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d1f0      	bne.n	8004e92 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004eb0:	4b21      	ldr	r3, [pc, #132]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004eb2:	68da      	ldr	r2, [r3, #12]
 8004eb4:	4b21      	ldr	r3, [pc, #132]	@ (8004f3c <HAL_RCC_OscConfig+0x77c>)
 8004eb6:	4013      	ands	r3, r2
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004ebc:	687a      	ldr	r2, [r7, #4]
 8004ebe:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004ec0:	3a01      	subs	r2, #1
 8004ec2:	0112      	lsls	r2, r2, #4
 8004ec4:	4311      	orrs	r1, r2
 8004ec6:	687a      	ldr	r2, [r7, #4]
 8004ec8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004eca:	0212      	lsls	r2, r2, #8
 8004ecc:	4311      	orrs	r1, r2
 8004ece:	687a      	ldr	r2, [r7, #4]
 8004ed0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004ed2:	0852      	lsrs	r2, r2, #1
 8004ed4:	3a01      	subs	r2, #1
 8004ed6:	0552      	lsls	r2, r2, #21
 8004ed8:	4311      	orrs	r1, r2
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004ede:	0852      	lsrs	r2, r2, #1
 8004ee0:	3a01      	subs	r2, #1
 8004ee2:	0652      	lsls	r2, r2, #25
 8004ee4:	4311      	orrs	r1, r2
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004eea:	06d2      	lsls	r2, r2, #27
 8004eec:	430a      	orrs	r2, r1
 8004eee:	4912      	ldr	r1, [pc, #72]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004ef4:	4b10      	ldr	r3, [pc, #64]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a0f      	ldr	r2, [pc, #60]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004efa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004efe:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004f00:	4b0d      	ldr	r3, [pc, #52]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	4a0c      	ldr	r2, [pc, #48]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004f06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f0a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004f0c:	f7fe fe60 	bl	8003bd0 <HAL_GetTick>
 8004f10:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f12:	e008      	b.n	8004f26 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f14:	f7fe fe5c 	bl	8003bd0 <HAL_GetTick>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	d901      	bls.n	8004f26 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	e058      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f26:	4b04      	ldr	r3, [pc, #16]	@ (8004f38 <HAL_RCC_OscConfig+0x778>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d0f0      	beq.n	8004f14 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f32:	e050      	b.n	8004fd6 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e04f      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
 8004f38:	40021000 	.word	0x40021000
 8004f3c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f40:	4b27      	ldr	r3, [pc, #156]	@ (8004fe0 <HAL_RCC_OscConfig+0x820>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d144      	bne.n	8004fd6 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004f4c:	4b24      	ldr	r3, [pc, #144]	@ (8004fe0 <HAL_RCC_OscConfig+0x820>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a23      	ldr	r2, [pc, #140]	@ (8004fe0 <HAL_RCC_OscConfig+0x820>)
 8004f52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f56:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004f58:	4b21      	ldr	r3, [pc, #132]	@ (8004fe0 <HAL_RCC_OscConfig+0x820>)
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	4a20      	ldr	r2, [pc, #128]	@ (8004fe0 <HAL_RCC_OscConfig+0x820>)
 8004f5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f62:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004f64:	f7fe fe34 	bl	8003bd0 <HAL_GetTick>
 8004f68:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f6a:	e008      	b.n	8004f7e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f6c:	f7fe fe30 	bl	8003bd0 <HAL_GetTick>
 8004f70:	4602      	mov	r2, r0
 8004f72:	693b      	ldr	r3, [r7, #16]
 8004f74:	1ad3      	subs	r3, r2, r3
 8004f76:	2b02      	cmp	r3, #2
 8004f78:	d901      	bls.n	8004f7e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8004f7a:	2303      	movs	r3, #3
 8004f7c:	e02c      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f7e:	4b18      	ldr	r3, [pc, #96]	@ (8004fe0 <HAL_RCC_OscConfig+0x820>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d0f0      	beq.n	8004f6c <HAL_RCC_OscConfig+0x7ac>
 8004f8a:	e024      	b.n	8004fd6 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f8c:	69bb      	ldr	r3, [r7, #24]
 8004f8e:	2b0c      	cmp	r3, #12
 8004f90:	d01f      	beq.n	8004fd2 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f92:	4b13      	ldr	r3, [pc, #76]	@ (8004fe0 <HAL_RCC_OscConfig+0x820>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a12      	ldr	r2, [pc, #72]	@ (8004fe0 <HAL_RCC_OscConfig+0x820>)
 8004f98:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f9e:	f7fe fe17 	bl	8003bd0 <HAL_GetTick>
 8004fa2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fa4:	e008      	b.n	8004fb8 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fa6:	f7fe fe13 	bl	8003bd0 <HAL_GetTick>
 8004faa:	4602      	mov	r2, r0
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	1ad3      	subs	r3, r2, r3
 8004fb0:	2b02      	cmp	r3, #2
 8004fb2:	d901      	bls.n	8004fb8 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004fb4:	2303      	movs	r3, #3
 8004fb6:	e00f      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fb8:	4b09      	ldr	r3, [pc, #36]	@ (8004fe0 <HAL_RCC_OscConfig+0x820>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d1f0      	bne.n	8004fa6 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004fc4:	4b06      	ldr	r3, [pc, #24]	@ (8004fe0 <HAL_RCC_OscConfig+0x820>)
 8004fc6:	68da      	ldr	r2, [r3, #12]
 8004fc8:	4905      	ldr	r1, [pc, #20]	@ (8004fe0 <HAL_RCC_OscConfig+0x820>)
 8004fca:	4b06      	ldr	r3, [pc, #24]	@ (8004fe4 <HAL_RCC_OscConfig+0x824>)
 8004fcc:	4013      	ands	r3, r2
 8004fce:	60cb      	str	r3, [r1, #12]
 8004fd0:	e001      	b.n	8004fd6 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e000      	b.n	8004fd8 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8004fd6:	2300      	movs	r3, #0
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3720      	adds	r7, #32
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}
 8004fe0:	40021000 	.word	0x40021000
 8004fe4:	feeefffc 	.word	0xfeeefffc

08004fe8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
 8004ff0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d101      	bne.n	8004ffc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e0e7      	b.n	80051cc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ffc:	4b75      	ldr	r3, [pc, #468]	@ (80051d4 <HAL_RCC_ClockConfig+0x1ec>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 0307 	and.w	r3, r3, #7
 8005004:	683a      	ldr	r2, [r7, #0]
 8005006:	429a      	cmp	r2, r3
 8005008:	d910      	bls.n	800502c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800500a:	4b72      	ldr	r3, [pc, #456]	@ (80051d4 <HAL_RCC_ClockConfig+0x1ec>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f023 0207 	bic.w	r2, r3, #7
 8005012:	4970      	ldr	r1, [pc, #448]	@ (80051d4 <HAL_RCC_ClockConfig+0x1ec>)
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	4313      	orrs	r3, r2
 8005018:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800501a:	4b6e      	ldr	r3, [pc, #440]	@ (80051d4 <HAL_RCC_ClockConfig+0x1ec>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f003 0307 	and.w	r3, r3, #7
 8005022:	683a      	ldr	r2, [r7, #0]
 8005024:	429a      	cmp	r2, r3
 8005026:	d001      	beq.n	800502c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005028:	2301      	movs	r3, #1
 800502a:	e0cf      	b.n	80051cc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f003 0302 	and.w	r3, r3, #2
 8005034:	2b00      	cmp	r3, #0
 8005036:	d010      	beq.n	800505a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	689a      	ldr	r2, [r3, #8]
 800503c:	4b66      	ldr	r3, [pc, #408]	@ (80051d8 <HAL_RCC_ClockConfig+0x1f0>)
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005044:	429a      	cmp	r2, r3
 8005046:	d908      	bls.n	800505a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005048:	4b63      	ldr	r3, [pc, #396]	@ (80051d8 <HAL_RCC_ClockConfig+0x1f0>)
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	4960      	ldr	r1, [pc, #384]	@ (80051d8 <HAL_RCC_ClockConfig+0x1f0>)
 8005056:	4313      	orrs	r3, r2
 8005058:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f003 0301 	and.w	r3, r3, #1
 8005062:	2b00      	cmp	r3, #0
 8005064:	d04c      	beq.n	8005100 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	2b03      	cmp	r3, #3
 800506c:	d107      	bne.n	800507e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800506e:	4b5a      	ldr	r3, [pc, #360]	@ (80051d8 <HAL_RCC_ClockConfig+0x1f0>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005076:	2b00      	cmp	r3, #0
 8005078:	d121      	bne.n	80050be <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800507a:	2301      	movs	r3, #1
 800507c:	e0a6      	b.n	80051cc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	2b02      	cmp	r3, #2
 8005084:	d107      	bne.n	8005096 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005086:	4b54      	ldr	r3, [pc, #336]	@ (80051d8 <HAL_RCC_ClockConfig+0x1f0>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800508e:	2b00      	cmp	r3, #0
 8005090:	d115      	bne.n	80050be <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e09a      	b.n	80051cc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d107      	bne.n	80050ae <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800509e:	4b4e      	ldr	r3, [pc, #312]	@ (80051d8 <HAL_RCC_ClockConfig+0x1f0>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f003 0302 	and.w	r3, r3, #2
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d109      	bne.n	80050be <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	e08e      	b.n	80051cc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050ae:	4b4a      	ldr	r3, [pc, #296]	@ (80051d8 <HAL_RCC_ClockConfig+0x1f0>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d101      	bne.n	80050be <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	e086      	b.n	80051cc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80050be:	4b46      	ldr	r3, [pc, #280]	@ (80051d8 <HAL_RCC_ClockConfig+0x1f0>)
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	f023 0203 	bic.w	r2, r3, #3
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	4943      	ldr	r1, [pc, #268]	@ (80051d8 <HAL_RCC_ClockConfig+0x1f0>)
 80050cc:	4313      	orrs	r3, r2
 80050ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050d0:	f7fe fd7e 	bl	8003bd0 <HAL_GetTick>
 80050d4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050d6:	e00a      	b.n	80050ee <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050d8:	f7fe fd7a 	bl	8003bd0 <HAL_GetTick>
 80050dc:	4602      	mov	r2, r0
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	1ad3      	subs	r3, r2, r3
 80050e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d901      	bls.n	80050ee <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80050ea:	2303      	movs	r3, #3
 80050ec:	e06e      	b.n	80051cc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050ee:	4b3a      	ldr	r3, [pc, #232]	@ (80051d8 <HAL_RCC_ClockConfig+0x1f0>)
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	f003 020c 	and.w	r2, r3, #12
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	009b      	lsls	r3, r3, #2
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d1eb      	bne.n	80050d8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 0302 	and.w	r3, r3, #2
 8005108:	2b00      	cmp	r3, #0
 800510a:	d010      	beq.n	800512e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	689a      	ldr	r2, [r3, #8]
 8005110:	4b31      	ldr	r3, [pc, #196]	@ (80051d8 <HAL_RCC_ClockConfig+0x1f0>)
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005118:	429a      	cmp	r2, r3
 800511a:	d208      	bcs.n	800512e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800511c:	4b2e      	ldr	r3, [pc, #184]	@ (80051d8 <HAL_RCC_ClockConfig+0x1f0>)
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	492b      	ldr	r1, [pc, #172]	@ (80051d8 <HAL_RCC_ClockConfig+0x1f0>)
 800512a:	4313      	orrs	r3, r2
 800512c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800512e:	4b29      	ldr	r3, [pc, #164]	@ (80051d4 <HAL_RCC_ClockConfig+0x1ec>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f003 0307 	and.w	r3, r3, #7
 8005136:	683a      	ldr	r2, [r7, #0]
 8005138:	429a      	cmp	r2, r3
 800513a:	d210      	bcs.n	800515e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800513c:	4b25      	ldr	r3, [pc, #148]	@ (80051d4 <HAL_RCC_ClockConfig+0x1ec>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f023 0207 	bic.w	r2, r3, #7
 8005144:	4923      	ldr	r1, [pc, #140]	@ (80051d4 <HAL_RCC_ClockConfig+0x1ec>)
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	4313      	orrs	r3, r2
 800514a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800514c:	4b21      	ldr	r3, [pc, #132]	@ (80051d4 <HAL_RCC_ClockConfig+0x1ec>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f003 0307 	and.w	r3, r3, #7
 8005154:	683a      	ldr	r2, [r7, #0]
 8005156:	429a      	cmp	r2, r3
 8005158:	d001      	beq.n	800515e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e036      	b.n	80051cc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 0304 	and.w	r3, r3, #4
 8005166:	2b00      	cmp	r3, #0
 8005168:	d008      	beq.n	800517c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800516a:	4b1b      	ldr	r3, [pc, #108]	@ (80051d8 <HAL_RCC_ClockConfig+0x1f0>)
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	68db      	ldr	r3, [r3, #12]
 8005176:	4918      	ldr	r1, [pc, #96]	@ (80051d8 <HAL_RCC_ClockConfig+0x1f0>)
 8005178:	4313      	orrs	r3, r2
 800517a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f003 0308 	and.w	r3, r3, #8
 8005184:	2b00      	cmp	r3, #0
 8005186:	d009      	beq.n	800519c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005188:	4b13      	ldr	r3, [pc, #76]	@ (80051d8 <HAL_RCC_ClockConfig+0x1f0>)
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	691b      	ldr	r3, [r3, #16]
 8005194:	00db      	lsls	r3, r3, #3
 8005196:	4910      	ldr	r1, [pc, #64]	@ (80051d8 <HAL_RCC_ClockConfig+0x1f0>)
 8005198:	4313      	orrs	r3, r2
 800519a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800519c:	f000 f824 	bl	80051e8 <HAL_RCC_GetSysClockFreq>
 80051a0:	4602      	mov	r2, r0
 80051a2:	4b0d      	ldr	r3, [pc, #52]	@ (80051d8 <HAL_RCC_ClockConfig+0x1f0>)
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	091b      	lsrs	r3, r3, #4
 80051a8:	f003 030f 	and.w	r3, r3, #15
 80051ac:	490b      	ldr	r1, [pc, #44]	@ (80051dc <HAL_RCC_ClockConfig+0x1f4>)
 80051ae:	5ccb      	ldrb	r3, [r1, r3]
 80051b0:	f003 031f 	and.w	r3, r3, #31
 80051b4:	fa22 f303 	lsr.w	r3, r2, r3
 80051b8:	4a09      	ldr	r2, [pc, #36]	@ (80051e0 <HAL_RCC_ClockConfig+0x1f8>)
 80051ba:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80051bc:	4b09      	ldr	r3, [pc, #36]	@ (80051e4 <HAL_RCC_ClockConfig+0x1fc>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4618      	mov	r0, r3
 80051c2:	f7fe fcb5 	bl	8003b30 <HAL_InitTick>
 80051c6:	4603      	mov	r3, r0
 80051c8:	72fb      	strb	r3, [r7, #11]

  return status;
 80051ca:	7afb      	ldrb	r3, [r7, #11]
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	3710      	adds	r7, #16
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bd80      	pop	{r7, pc}
 80051d4:	40022000 	.word	0x40022000
 80051d8:	40021000 	.word	0x40021000
 80051dc:	08011fd8 	.word	0x08011fd8
 80051e0:	2000000c 	.word	0x2000000c
 80051e4:	20000034 	.word	0x20000034

080051e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b089      	sub	sp, #36	@ 0x24
 80051ec:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80051ee:	2300      	movs	r3, #0
 80051f0:	61fb      	str	r3, [r7, #28]
 80051f2:	2300      	movs	r3, #0
 80051f4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80051f6:	4b3e      	ldr	r3, [pc, #248]	@ (80052f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	f003 030c 	and.w	r3, r3, #12
 80051fe:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005200:	4b3b      	ldr	r3, [pc, #236]	@ (80052f0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	f003 0303 	and.w	r3, r3, #3
 8005208:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d005      	beq.n	800521c <HAL_RCC_GetSysClockFreq+0x34>
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	2b0c      	cmp	r3, #12
 8005214:	d121      	bne.n	800525a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2b01      	cmp	r3, #1
 800521a:	d11e      	bne.n	800525a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800521c:	4b34      	ldr	r3, [pc, #208]	@ (80052f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 0308 	and.w	r3, r3, #8
 8005224:	2b00      	cmp	r3, #0
 8005226:	d107      	bne.n	8005238 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005228:	4b31      	ldr	r3, [pc, #196]	@ (80052f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800522a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800522e:	0a1b      	lsrs	r3, r3, #8
 8005230:	f003 030f 	and.w	r3, r3, #15
 8005234:	61fb      	str	r3, [r7, #28]
 8005236:	e005      	b.n	8005244 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005238:	4b2d      	ldr	r3, [pc, #180]	@ (80052f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	091b      	lsrs	r3, r3, #4
 800523e:	f003 030f 	and.w	r3, r3, #15
 8005242:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005244:	4a2b      	ldr	r2, [pc, #172]	@ (80052f4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005246:	69fb      	ldr	r3, [r7, #28]
 8005248:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800524c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d10d      	bne.n	8005270 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005254:	69fb      	ldr	r3, [r7, #28]
 8005256:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005258:	e00a      	b.n	8005270 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	2b04      	cmp	r3, #4
 800525e:	d102      	bne.n	8005266 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005260:	4b25      	ldr	r3, [pc, #148]	@ (80052f8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005262:	61bb      	str	r3, [r7, #24]
 8005264:	e004      	b.n	8005270 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	2b08      	cmp	r3, #8
 800526a:	d101      	bne.n	8005270 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800526c:	4b23      	ldr	r3, [pc, #140]	@ (80052fc <HAL_RCC_GetSysClockFreq+0x114>)
 800526e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	2b0c      	cmp	r3, #12
 8005274:	d134      	bne.n	80052e0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005276:	4b1e      	ldr	r3, [pc, #120]	@ (80052f0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	f003 0303 	and.w	r3, r3, #3
 800527e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	2b02      	cmp	r3, #2
 8005284:	d003      	beq.n	800528e <HAL_RCC_GetSysClockFreq+0xa6>
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	2b03      	cmp	r3, #3
 800528a:	d003      	beq.n	8005294 <HAL_RCC_GetSysClockFreq+0xac>
 800528c:	e005      	b.n	800529a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800528e:	4b1a      	ldr	r3, [pc, #104]	@ (80052f8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005290:	617b      	str	r3, [r7, #20]
      break;
 8005292:	e005      	b.n	80052a0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005294:	4b19      	ldr	r3, [pc, #100]	@ (80052fc <HAL_RCC_GetSysClockFreq+0x114>)
 8005296:	617b      	str	r3, [r7, #20]
      break;
 8005298:	e002      	b.n	80052a0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800529a:	69fb      	ldr	r3, [r7, #28]
 800529c:	617b      	str	r3, [r7, #20]
      break;
 800529e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80052a0:	4b13      	ldr	r3, [pc, #76]	@ (80052f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80052a2:	68db      	ldr	r3, [r3, #12]
 80052a4:	091b      	lsrs	r3, r3, #4
 80052a6:	f003 0307 	and.w	r3, r3, #7
 80052aa:	3301      	adds	r3, #1
 80052ac:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80052ae:	4b10      	ldr	r3, [pc, #64]	@ (80052f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80052b0:	68db      	ldr	r3, [r3, #12]
 80052b2:	0a1b      	lsrs	r3, r3, #8
 80052b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052b8:	697a      	ldr	r2, [r7, #20]
 80052ba:	fb03 f202 	mul.w	r2, r3, r2
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80052c4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80052c6:	4b0a      	ldr	r3, [pc, #40]	@ (80052f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80052c8:	68db      	ldr	r3, [r3, #12]
 80052ca:	0e5b      	lsrs	r3, r3, #25
 80052cc:	f003 0303 	and.w	r3, r3, #3
 80052d0:	3301      	adds	r3, #1
 80052d2:	005b      	lsls	r3, r3, #1
 80052d4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80052d6:	697a      	ldr	r2, [r7, #20]
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	fbb2 f3f3 	udiv	r3, r2, r3
 80052de:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80052e0:	69bb      	ldr	r3, [r7, #24]
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3724      	adds	r7, #36	@ 0x24
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr
 80052ee:	bf00      	nop
 80052f0:	40021000 	.word	0x40021000
 80052f4:	08011ff0 	.word	0x08011ff0
 80052f8:	00f42400 	.word	0x00f42400
 80052fc:	007a1200 	.word	0x007a1200

08005300 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005300:	b480      	push	{r7}
 8005302:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005304:	4b03      	ldr	r3, [pc, #12]	@ (8005314 <HAL_RCC_GetHCLKFreq+0x14>)
 8005306:	681b      	ldr	r3, [r3, #0]
}
 8005308:	4618      	mov	r0, r3
 800530a:	46bd      	mov	sp, r7
 800530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005310:	4770      	bx	lr
 8005312:	bf00      	nop
 8005314:	2000000c 	.word	0x2000000c

08005318 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800531c:	f7ff fff0 	bl	8005300 <HAL_RCC_GetHCLKFreq>
 8005320:	4602      	mov	r2, r0
 8005322:	4b06      	ldr	r3, [pc, #24]	@ (800533c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	0a1b      	lsrs	r3, r3, #8
 8005328:	f003 0307 	and.w	r3, r3, #7
 800532c:	4904      	ldr	r1, [pc, #16]	@ (8005340 <HAL_RCC_GetPCLK1Freq+0x28>)
 800532e:	5ccb      	ldrb	r3, [r1, r3]
 8005330:	f003 031f 	and.w	r3, r3, #31
 8005334:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005338:	4618      	mov	r0, r3
 800533a:	bd80      	pop	{r7, pc}
 800533c:	40021000 	.word	0x40021000
 8005340:	08011fe8 	.word	0x08011fe8

08005344 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005348:	f7ff ffda 	bl	8005300 <HAL_RCC_GetHCLKFreq>
 800534c:	4602      	mov	r2, r0
 800534e:	4b06      	ldr	r3, [pc, #24]	@ (8005368 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	0adb      	lsrs	r3, r3, #11
 8005354:	f003 0307 	and.w	r3, r3, #7
 8005358:	4904      	ldr	r1, [pc, #16]	@ (800536c <HAL_RCC_GetPCLK2Freq+0x28>)
 800535a:	5ccb      	ldrb	r3, [r1, r3]
 800535c:	f003 031f 	and.w	r3, r3, #31
 8005360:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005364:	4618      	mov	r0, r3
 8005366:	bd80      	pop	{r7, pc}
 8005368:	40021000 	.word	0x40021000
 800536c:	08011fe8 	.word	0x08011fe8

08005370 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b086      	sub	sp, #24
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005378:	2300      	movs	r3, #0
 800537a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800537c:	4b2a      	ldr	r3, [pc, #168]	@ (8005428 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800537e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005380:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005384:	2b00      	cmp	r3, #0
 8005386:	d003      	beq.n	8005390 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005388:	f7ff f9b6 	bl	80046f8 <HAL_PWREx_GetVoltageRange>
 800538c:	6178      	str	r0, [r7, #20]
 800538e:	e014      	b.n	80053ba <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005390:	4b25      	ldr	r3, [pc, #148]	@ (8005428 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005394:	4a24      	ldr	r2, [pc, #144]	@ (8005428 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005396:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800539a:	6593      	str	r3, [r2, #88]	@ 0x58
 800539c:	4b22      	ldr	r3, [pc, #136]	@ (8005428 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800539e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053a4:	60fb      	str	r3, [r7, #12]
 80053a6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80053a8:	f7ff f9a6 	bl	80046f8 <HAL_PWREx_GetVoltageRange>
 80053ac:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80053ae:	4b1e      	ldr	r3, [pc, #120]	@ (8005428 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053b2:	4a1d      	ldr	r2, [pc, #116]	@ (8005428 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053b8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053c0:	d10b      	bne.n	80053da <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2b80      	cmp	r3, #128	@ 0x80
 80053c6:	d919      	bls.n	80053fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2ba0      	cmp	r3, #160	@ 0xa0
 80053cc:	d902      	bls.n	80053d4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80053ce:	2302      	movs	r3, #2
 80053d0:	613b      	str	r3, [r7, #16]
 80053d2:	e013      	b.n	80053fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80053d4:	2301      	movs	r3, #1
 80053d6:	613b      	str	r3, [r7, #16]
 80053d8:	e010      	b.n	80053fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2b80      	cmp	r3, #128	@ 0x80
 80053de:	d902      	bls.n	80053e6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80053e0:	2303      	movs	r3, #3
 80053e2:	613b      	str	r3, [r7, #16]
 80053e4:	e00a      	b.n	80053fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2b80      	cmp	r3, #128	@ 0x80
 80053ea:	d102      	bne.n	80053f2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80053ec:	2302      	movs	r3, #2
 80053ee:	613b      	str	r3, [r7, #16]
 80053f0:	e004      	b.n	80053fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2b70      	cmp	r3, #112	@ 0x70
 80053f6:	d101      	bne.n	80053fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80053f8:	2301      	movs	r3, #1
 80053fa:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80053fc:	4b0b      	ldr	r3, [pc, #44]	@ (800542c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f023 0207 	bic.w	r2, r3, #7
 8005404:	4909      	ldr	r1, [pc, #36]	@ (800542c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	4313      	orrs	r3, r2
 800540a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800540c:	4b07      	ldr	r3, [pc, #28]	@ (800542c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f003 0307 	and.w	r3, r3, #7
 8005414:	693a      	ldr	r2, [r7, #16]
 8005416:	429a      	cmp	r2, r3
 8005418:	d001      	beq.n	800541e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	e000      	b.n	8005420 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800541e:	2300      	movs	r3, #0
}
 8005420:	4618      	mov	r0, r3
 8005422:	3718      	adds	r7, #24
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}
 8005428:	40021000 	.word	0x40021000
 800542c:	40022000 	.word	0x40022000

08005430 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b086      	sub	sp, #24
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005438:	2300      	movs	r3, #0
 800543a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800543c:	2300      	movs	r3, #0
 800543e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005448:	2b00      	cmp	r3, #0
 800544a:	d031      	beq.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005450:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005454:	d01a      	beq.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8005456:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800545a:	d814      	bhi.n	8005486 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800545c:	2b00      	cmp	r3, #0
 800545e:	d009      	beq.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005460:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005464:	d10f      	bne.n	8005486 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8005466:	4b5d      	ldr	r3, [pc, #372]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005468:	68db      	ldr	r3, [r3, #12]
 800546a:	4a5c      	ldr	r2, [pc, #368]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800546c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005470:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005472:	e00c      	b.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	3304      	adds	r3, #4
 8005478:	2100      	movs	r1, #0
 800547a:	4618      	mov	r0, r3
 800547c:	f000 fa22 	bl	80058c4 <RCCEx_PLLSAI1_Config>
 8005480:	4603      	mov	r3, r0
 8005482:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005484:	e003      	b.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	74fb      	strb	r3, [r7, #19]
      break;
 800548a:	e000      	b.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800548c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800548e:	7cfb      	ldrb	r3, [r7, #19]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d10b      	bne.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005494:	4b51      	ldr	r3, [pc, #324]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800549a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054a2:	494e      	ldr	r1, [pc, #312]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80054a4:	4313      	orrs	r3, r2
 80054a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80054aa:	e001      	b.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054ac:	7cfb      	ldrb	r3, [r7, #19]
 80054ae:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	f000 809e 	beq.w	80055fa <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054be:	2300      	movs	r3, #0
 80054c0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80054c2:	4b46      	ldr	r3, [pc, #280]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80054c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d101      	bne.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80054ce:	2301      	movs	r3, #1
 80054d0:	e000      	b.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80054d2:	2300      	movs	r3, #0
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d00d      	beq.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054d8:	4b40      	ldr	r3, [pc, #256]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80054da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054dc:	4a3f      	ldr	r2, [pc, #252]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80054de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80054e4:	4b3d      	ldr	r3, [pc, #244]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80054e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054ec:	60bb      	str	r3, [r7, #8]
 80054ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054f0:	2301      	movs	r3, #1
 80054f2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80054f4:	4b3a      	ldr	r3, [pc, #232]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a39      	ldr	r2, [pc, #228]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80054fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005500:	f7fe fb66 	bl	8003bd0 <HAL_GetTick>
 8005504:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005506:	e009      	b.n	800551c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005508:	f7fe fb62 	bl	8003bd0 <HAL_GetTick>
 800550c:	4602      	mov	r2, r0
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	2b02      	cmp	r3, #2
 8005514:	d902      	bls.n	800551c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8005516:	2303      	movs	r3, #3
 8005518:	74fb      	strb	r3, [r7, #19]
        break;
 800551a:	e005      	b.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800551c:	4b30      	ldr	r3, [pc, #192]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005524:	2b00      	cmp	r3, #0
 8005526:	d0ef      	beq.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005528:	7cfb      	ldrb	r3, [r7, #19]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d15a      	bne.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800552e:	4b2b      	ldr	r3, [pc, #172]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005530:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005534:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005538:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d01e      	beq.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005544:	697a      	ldr	r2, [r7, #20]
 8005546:	429a      	cmp	r2, r3
 8005548:	d019      	beq.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800554a:	4b24      	ldr	r3, [pc, #144]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800554c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005550:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005554:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005556:	4b21      	ldr	r3, [pc, #132]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005558:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800555c:	4a1f      	ldr	r2, [pc, #124]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800555e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005562:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005566:	4b1d      	ldr	r3, [pc, #116]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005568:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800556c:	4a1b      	ldr	r2, [pc, #108]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800556e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005572:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005576:	4a19      	ldr	r2, [pc, #100]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	f003 0301 	and.w	r3, r3, #1
 8005584:	2b00      	cmp	r3, #0
 8005586:	d016      	beq.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005588:	f7fe fb22 	bl	8003bd0 <HAL_GetTick>
 800558c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800558e:	e00b      	b.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005590:	f7fe fb1e 	bl	8003bd0 <HAL_GetTick>
 8005594:	4602      	mov	r2, r0
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	1ad3      	subs	r3, r2, r3
 800559a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800559e:	4293      	cmp	r3, r2
 80055a0:	d902      	bls.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80055a2:	2303      	movs	r3, #3
 80055a4:	74fb      	strb	r3, [r7, #19]
            break;
 80055a6:	e006      	b.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055a8:	4b0c      	ldr	r3, [pc, #48]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80055aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055ae:	f003 0302 	and.w	r3, r3, #2
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d0ec      	beq.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80055b6:	7cfb      	ldrb	r3, [r7, #19]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d10b      	bne.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80055bc:	4b07      	ldr	r3, [pc, #28]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80055be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055c2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055ca:	4904      	ldr	r1, [pc, #16]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80055cc:	4313      	orrs	r3, r2
 80055ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80055d2:	e009      	b.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80055d4:	7cfb      	ldrb	r3, [r7, #19]
 80055d6:	74bb      	strb	r3, [r7, #18]
 80055d8:	e006      	b.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80055da:	bf00      	nop
 80055dc:	40021000 	.word	0x40021000
 80055e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055e4:	7cfb      	ldrb	r3, [r7, #19]
 80055e6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80055e8:	7c7b      	ldrb	r3, [r7, #17]
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d105      	bne.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055ee:	4b8d      	ldr	r3, [pc, #564]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80055f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055f2:	4a8c      	ldr	r2, [pc, #560]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80055f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055f8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f003 0301 	and.w	r3, r3, #1
 8005602:	2b00      	cmp	r3, #0
 8005604:	d00a      	beq.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005606:	4b87      	ldr	r3, [pc, #540]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005608:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800560c:	f023 0203 	bic.w	r2, r3, #3
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6a1b      	ldr	r3, [r3, #32]
 8005614:	4983      	ldr	r1, [pc, #524]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005616:	4313      	orrs	r3, r2
 8005618:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 0302 	and.w	r3, r3, #2
 8005624:	2b00      	cmp	r3, #0
 8005626:	d00a      	beq.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005628:	4b7e      	ldr	r3, [pc, #504]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800562a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800562e:	f023 020c 	bic.w	r2, r3, #12
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005636:	497b      	ldr	r1, [pc, #492]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005638:	4313      	orrs	r3, r2
 800563a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f003 0304 	and.w	r3, r3, #4
 8005646:	2b00      	cmp	r3, #0
 8005648:	d00a      	beq.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800564a:	4b76      	ldr	r3, [pc, #472]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800564c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005650:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005658:	4972      	ldr	r1, [pc, #456]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800565a:	4313      	orrs	r3, r2
 800565c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f003 0320 	and.w	r3, r3, #32
 8005668:	2b00      	cmp	r3, #0
 800566a:	d00a      	beq.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800566c:	4b6d      	ldr	r3, [pc, #436]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800566e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005672:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800567a:	496a      	ldr	r1, [pc, #424]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800567c:	4313      	orrs	r3, r2
 800567e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800568a:	2b00      	cmp	r3, #0
 800568c:	d00a      	beq.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800568e:	4b65      	ldr	r3, [pc, #404]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005690:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005694:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800569c:	4961      	ldr	r1, [pc, #388]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800569e:	4313      	orrs	r3, r2
 80056a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d00a      	beq.n	80056c6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80056b0:	4b5c      	ldr	r3, [pc, #368]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80056b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056b6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056be:	4959      	ldr	r1, [pc, #356]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80056c0:	4313      	orrs	r3, r2
 80056c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d00a      	beq.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80056d2:	4b54      	ldr	r3, [pc, #336]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80056d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056d8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056e0:	4950      	ldr	r1, [pc, #320]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80056e2:	4313      	orrs	r3, r2
 80056e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d00a      	beq.n	800570a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80056f4:	4b4b      	ldr	r3, [pc, #300]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80056f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056fa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005702:	4948      	ldr	r1, [pc, #288]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005704:	4313      	orrs	r3, r2
 8005706:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005712:	2b00      	cmp	r3, #0
 8005714:	d00a      	beq.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005716:	4b43      	ldr	r3, [pc, #268]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005718:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800571c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005724:	493f      	ldr	r1, [pc, #252]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005726:	4313      	orrs	r3, r2
 8005728:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005734:	2b00      	cmp	r3, #0
 8005736:	d028      	beq.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005738:	4b3a      	ldr	r3, [pc, #232]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800573a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800573e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005746:	4937      	ldr	r1, [pc, #220]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005748:	4313      	orrs	r3, r2
 800574a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005752:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005756:	d106      	bne.n	8005766 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005758:	4b32      	ldr	r3, [pc, #200]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	4a31      	ldr	r2, [pc, #196]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800575e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005762:	60d3      	str	r3, [r2, #12]
 8005764:	e011      	b.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800576a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800576e:	d10c      	bne.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	3304      	adds	r3, #4
 8005774:	2101      	movs	r1, #1
 8005776:	4618      	mov	r0, r3
 8005778:	f000 f8a4 	bl	80058c4 <RCCEx_PLLSAI1_Config>
 800577c:	4603      	mov	r3, r0
 800577e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005780:	7cfb      	ldrb	r3, [r7, #19]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d001      	beq.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8005786:	7cfb      	ldrb	r3, [r7, #19]
 8005788:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005792:	2b00      	cmp	r3, #0
 8005794:	d028      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005796:	4b23      	ldr	r3, [pc, #140]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005798:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800579c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057a4:	491f      	ldr	r1, [pc, #124]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80057a6:	4313      	orrs	r3, r2
 80057a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80057b4:	d106      	bne.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057b6:	4b1b      	ldr	r3, [pc, #108]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	4a1a      	ldr	r2, [pc, #104]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80057bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057c0:	60d3      	str	r3, [r2, #12]
 80057c2:	e011      	b.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80057cc:	d10c      	bne.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	3304      	adds	r3, #4
 80057d2:	2101      	movs	r1, #1
 80057d4:	4618      	mov	r0, r3
 80057d6:	f000 f875 	bl	80058c4 <RCCEx_PLLSAI1_Config>
 80057da:	4603      	mov	r3, r0
 80057dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80057de:	7cfb      	ldrb	r3, [r7, #19]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d001      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 80057e4:	7cfb      	ldrb	r3, [r7, #19]
 80057e6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d02b      	beq.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80057f4:	4b0b      	ldr	r3, [pc, #44]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80057f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005802:	4908      	ldr	r1, [pc, #32]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005804:	4313      	orrs	r3, r2
 8005806:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800580e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005812:	d109      	bne.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005814:	4b03      	ldr	r3, [pc, #12]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	4a02      	ldr	r2, [pc, #8]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800581a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800581e:	60d3      	str	r3, [r2, #12]
 8005820:	e014      	b.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8005822:	bf00      	nop
 8005824:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800582c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005830:	d10c      	bne.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	3304      	adds	r3, #4
 8005836:	2101      	movs	r1, #1
 8005838:	4618      	mov	r0, r3
 800583a:	f000 f843 	bl	80058c4 <RCCEx_PLLSAI1_Config>
 800583e:	4603      	mov	r3, r0
 8005840:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005842:	7cfb      	ldrb	r3, [r7, #19]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d001      	beq.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8005848:	7cfb      	ldrb	r3, [r7, #19]
 800584a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005854:	2b00      	cmp	r3, #0
 8005856:	d01c      	beq.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005858:	4b19      	ldr	r3, [pc, #100]	@ (80058c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800585a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800585e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005866:	4916      	ldr	r1, [pc, #88]	@ (80058c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005868:	4313      	orrs	r3, r2
 800586a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005872:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005876:	d10c      	bne.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	3304      	adds	r3, #4
 800587c:	2102      	movs	r1, #2
 800587e:	4618      	mov	r0, r3
 8005880:	f000 f820 	bl	80058c4 <RCCEx_PLLSAI1_Config>
 8005884:	4603      	mov	r3, r0
 8005886:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005888:	7cfb      	ldrb	r3, [r7, #19]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d001      	beq.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800588e:	7cfb      	ldrb	r3, [r7, #19]
 8005890:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800589a:	2b00      	cmp	r3, #0
 800589c:	d00a      	beq.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800589e:	4b08      	ldr	r3, [pc, #32]	@ (80058c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058a4:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058ac:	4904      	ldr	r1, [pc, #16]	@ (80058c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058ae:	4313      	orrs	r3, r2
 80058b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80058b4:	7cbb      	ldrb	r3, [r7, #18]
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3718      	adds	r7, #24
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}
 80058be:	bf00      	nop
 80058c0:	40021000 	.word	0x40021000

080058c4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b084      	sub	sp, #16
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80058ce:	2300      	movs	r3, #0
 80058d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80058d2:	4b74      	ldr	r3, [pc, #464]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80058d4:	68db      	ldr	r3, [r3, #12]
 80058d6:	f003 0303 	and.w	r3, r3, #3
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d018      	beq.n	8005910 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80058de:	4b71      	ldr	r3, [pc, #452]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80058e0:	68db      	ldr	r3, [r3, #12]
 80058e2:	f003 0203 	and.w	r2, r3, #3
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d10d      	bne.n	800590a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
       ||
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d009      	beq.n	800590a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80058f6:	4b6b      	ldr	r3, [pc, #428]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80058f8:	68db      	ldr	r3, [r3, #12]
 80058fa:	091b      	lsrs	r3, r3, #4
 80058fc:	f003 0307 	and.w	r3, r3, #7
 8005900:	1c5a      	adds	r2, r3, #1
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	685b      	ldr	r3, [r3, #4]
       ||
 8005906:	429a      	cmp	r2, r3
 8005908:	d047      	beq.n	800599a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	73fb      	strb	r3, [r7, #15]
 800590e:	e044      	b.n	800599a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	2b03      	cmp	r3, #3
 8005916:	d018      	beq.n	800594a <RCCEx_PLLSAI1_Config+0x86>
 8005918:	2b03      	cmp	r3, #3
 800591a:	d825      	bhi.n	8005968 <RCCEx_PLLSAI1_Config+0xa4>
 800591c:	2b01      	cmp	r3, #1
 800591e:	d002      	beq.n	8005926 <RCCEx_PLLSAI1_Config+0x62>
 8005920:	2b02      	cmp	r3, #2
 8005922:	d009      	beq.n	8005938 <RCCEx_PLLSAI1_Config+0x74>
 8005924:	e020      	b.n	8005968 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005926:	4b5f      	ldr	r3, [pc, #380]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f003 0302 	and.w	r3, r3, #2
 800592e:	2b00      	cmp	r3, #0
 8005930:	d11d      	bne.n	800596e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005936:	e01a      	b.n	800596e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005938:	4b5a      	ldr	r3, [pc, #360]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005940:	2b00      	cmp	r3, #0
 8005942:	d116      	bne.n	8005972 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005948:	e013      	b.n	8005972 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800594a:	4b56      	ldr	r3, [pc, #344]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005952:	2b00      	cmp	r3, #0
 8005954:	d10f      	bne.n	8005976 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005956:	4b53      	ldr	r3, [pc, #332]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800595e:	2b00      	cmp	r3, #0
 8005960:	d109      	bne.n	8005976 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005966:	e006      	b.n	8005976 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005968:	2301      	movs	r3, #1
 800596a:	73fb      	strb	r3, [r7, #15]
      break;
 800596c:	e004      	b.n	8005978 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800596e:	bf00      	nop
 8005970:	e002      	b.n	8005978 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005972:	bf00      	nop
 8005974:	e000      	b.n	8005978 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005976:	bf00      	nop
    }

    if(status == HAL_OK)
 8005978:	7bfb      	ldrb	r3, [r7, #15]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d10d      	bne.n	800599a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800597e:	4b49      	ldr	r3, [pc, #292]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005980:	68db      	ldr	r3, [r3, #12]
 8005982:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6819      	ldr	r1, [r3, #0]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	3b01      	subs	r3, #1
 8005990:	011b      	lsls	r3, r3, #4
 8005992:	430b      	orrs	r3, r1
 8005994:	4943      	ldr	r1, [pc, #268]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005996:	4313      	orrs	r3, r2
 8005998:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800599a:	7bfb      	ldrb	r3, [r7, #15]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d17c      	bne.n	8005a9a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80059a0:	4b40      	ldr	r3, [pc, #256]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a3f      	ldr	r2, [pc, #252]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80059a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80059aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059ac:	f7fe f910 	bl	8003bd0 <HAL_GetTick>
 80059b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80059b2:	e009      	b.n	80059c8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80059b4:	f7fe f90c 	bl	8003bd0 <HAL_GetTick>
 80059b8:	4602      	mov	r2, r0
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	1ad3      	subs	r3, r2, r3
 80059be:	2b02      	cmp	r3, #2
 80059c0:	d902      	bls.n	80059c8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80059c2:	2303      	movs	r3, #3
 80059c4:	73fb      	strb	r3, [r7, #15]
        break;
 80059c6:	e005      	b.n	80059d4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80059c8:	4b36      	ldr	r3, [pc, #216]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d1ef      	bne.n	80059b4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80059d4:	7bfb      	ldrb	r3, [r7, #15]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d15f      	bne.n	8005a9a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d110      	bne.n	8005a02 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80059e0:	4b30      	ldr	r3, [pc, #192]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80059e2:	691b      	ldr	r3, [r3, #16]
 80059e4:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80059e8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80059ec:	687a      	ldr	r2, [r7, #4]
 80059ee:	6892      	ldr	r2, [r2, #8]
 80059f0:	0211      	lsls	r1, r2, #8
 80059f2:	687a      	ldr	r2, [r7, #4]
 80059f4:	68d2      	ldr	r2, [r2, #12]
 80059f6:	06d2      	lsls	r2, r2, #27
 80059f8:	430a      	orrs	r2, r1
 80059fa:	492a      	ldr	r1, [pc, #168]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80059fc:	4313      	orrs	r3, r2
 80059fe:	610b      	str	r3, [r1, #16]
 8005a00:	e027      	b.n	8005a52 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d112      	bne.n	8005a2e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a08:	4b26      	ldr	r3, [pc, #152]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a0a:	691b      	ldr	r3, [r3, #16]
 8005a0c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005a10:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	6892      	ldr	r2, [r2, #8]
 8005a18:	0211      	lsls	r1, r2, #8
 8005a1a:	687a      	ldr	r2, [r7, #4]
 8005a1c:	6912      	ldr	r2, [r2, #16]
 8005a1e:	0852      	lsrs	r2, r2, #1
 8005a20:	3a01      	subs	r2, #1
 8005a22:	0552      	lsls	r2, r2, #21
 8005a24:	430a      	orrs	r2, r1
 8005a26:	491f      	ldr	r1, [pc, #124]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	610b      	str	r3, [r1, #16]
 8005a2c:	e011      	b.n	8005a52 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a2e:	4b1d      	ldr	r3, [pc, #116]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a30:	691b      	ldr	r3, [r3, #16]
 8005a32:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005a36:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005a3a:	687a      	ldr	r2, [r7, #4]
 8005a3c:	6892      	ldr	r2, [r2, #8]
 8005a3e:	0211      	lsls	r1, r2, #8
 8005a40:	687a      	ldr	r2, [r7, #4]
 8005a42:	6952      	ldr	r2, [r2, #20]
 8005a44:	0852      	lsrs	r2, r2, #1
 8005a46:	3a01      	subs	r2, #1
 8005a48:	0652      	lsls	r2, r2, #25
 8005a4a:	430a      	orrs	r2, r1
 8005a4c:	4915      	ldr	r1, [pc, #84]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005a52:	4b14      	ldr	r3, [pc, #80]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a13      	ldr	r2, [pc, #76]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a58:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005a5c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a5e:	f7fe f8b7 	bl	8003bd0 <HAL_GetTick>
 8005a62:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005a64:	e009      	b.n	8005a7a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005a66:	f7fe f8b3 	bl	8003bd0 <HAL_GetTick>
 8005a6a:	4602      	mov	r2, r0
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	1ad3      	subs	r3, r2, r3
 8005a70:	2b02      	cmp	r3, #2
 8005a72:	d902      	bls.n	8005a7a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005a74:	2303      	movs	r3, #3
 8005a76:	73fb      	strb	r3, [r7, #15]
          break;
 8005a78:	e005      	b.n	8005a86 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005a7a:	4b0a      	ldr	r3, [pc, #40]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d0ef      	beq.n	8005a66 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005a86:	7bfb      	ldrb	r3, [r7, #15]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d106      	bne.n	8005a9a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005a8c:	4b05      	ldr	r3, [pc, #20]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a8e:	691a      	ldr	r2, [r3, #16]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	699b      	ldr	r3, [r3, #24]
 8005a94:	4903      	ldr	r1, [pc, #12]	@ (8005aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a96:	4313      	orrs	r3, r2
 8005a98:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3710      	adds	r7, #16
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}
 8005aa4:	40021000 	.word	0x40021000

08005aa8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b084      	sub	sp, #16
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d101      	bne.n	8005aba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e095      	b.n	8005be6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d108      	bne.n	8005ad4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005aca:	d009      	beq.n	8005ae0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	61da      	str	r2, [r3, #28]
 8005ad2:	e005      	b.n	8005ae0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2200      	movs	r2, #0
 8005ade:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005aec:	b2db      	uxtb	r3, r3
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d106      	bne.n	8005b00 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2200      	movs	r2, #0
 8005af6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	f7fc fae2 	bl	80020c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2202      	movs	r2, #2
 8005b04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b16:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005b20:	d902      	bls.n	8005b28 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005b22:	2300      	movs	r3, #0
 8005b24:	60fb      	str	r3, [r7, #12]
 8005b26:	e002      	b.n	8005b2e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005b28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005b2c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	68db      	ldr	r3, [r3, #12]
 8005b32:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005b36:	d007      	beq.n	8005b48 <HAL_SPI_Init+0xa0>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	68db      	ldr	r3, [r3, #12]
 8005b3c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005b40:	d002      	beq.n	8005b48 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2200      	movs	r2, #0
 8005b46:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005b58:	431a      	orrs	r2, r3
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	691b      	ldr	r3, [r3, #16]
 8005b5e:	f003 0302 	and.w	r3, r3, #2
 8005b62:	431a      	orrs	r2, r3
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	695b      	ldr	r3, [r3, #20]
 8005b68:	f003 0301 	and.w	r3, r3, #1
 8005b6c:	431a      	orrs	r2, r3
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	699b      	ldr	r3, [r3, #24]
 8005b72:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b76:	431a      	orrs	r2, r3
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	69db      	ldr	r3, [r3, #28]
 8005b7c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b80:	431a      	orrs	r2, r3
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6a1b      	ldr	r3, [r3, #32]
 8005b86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b8a:	ea42 0103 	orr.w	r1, r2, r3
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b92:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	430a      	orrs	r2, r1
 8005b9c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	699b      	ldr	r3, [r3, #24]
 8005ba2:	0c1b      	lsrs	r3, r3, #16
 8005ba4:	f003 0204 	and.w	r2, r3, #4
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bac:	f003 0310 	and.w	r3, r3, #16
 8005bb0:	431a      	orrs	r2, r3
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bb6:	f003 0308 	and.w	r3, r3, #8
 8005bba:	431a      	orrs	r2, r3
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	68db      	ldr	r3, [r3, #12]
 8005bc0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005bc4:	ea42 0103 	orr.w	r1, r2, r3
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	430a      	orrs	r2, r1
 8005bd4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2201      	movs	r2, #1
 8005be0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005be4:	2300      	movs	r3, #0
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3710      	adds	r7, #16
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}

08005bee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005bee:	b580      	push	{r7, lr}
 8005bf0:	b08a      	sub	sp, #40	@ 0x28
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	60f8      	str	r0, [r7, #12]
 8005bf6:	60b9      	str	r1, [r7, #8]
 8005bf8:	607a      	str	r2, [r7, #4]
 8005bfa:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c00:	f7fd ffe6 	bl	8003bd0 <HAL_GetTick>
 8005c04:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005c0c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005c14:	887b      	ldrh	r3, [r7, #2]
 8005c16:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8005c18:	887b      	ldrh	r3, [r7, #2]
 8005c1a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005c1c:	7ffb      	ldrb	r3, [r7, #31]
 8005c1e:	2b01      	cmp	r3, #1
 8005c20:	d00c      	beq.n	8005c3c <HAL_SPI_TransmitReceive+0x4e>
 8005c22:	69bb      	ldr	r3, [r7, #24]
 8005c24:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c28:	d106      	bne.n	8005c38 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	689b      	ldr	r3, [r3, #8]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d102      	bne.n	8005c38 <HAL_SPI_TransmitReceive+0x4a>
 8005c32:	7ffb      	ldrb	r3, [r7, #31]
 8005c34:	2b04      	cmp	r3, #4
 8005c36:	d001      	beq.n	8005c3c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005c38:	2302      	movs	r3, #2
 8005c3a:	e1f3      	b.n	8006024 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d005      	beq.n	8005c4e <HAL_SPI_TransmitReceive+0x60>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d002      	beq.n	8005c4e <HAL_SPI_TransmitReceive+0x60>
 8005c48:	887b      	ldrh	r3, [r7, #2]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d101      	bne.n	8005c52 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e1e8      	b.n	8006024 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d101      	bne.n	8005c60 <HAL_SPI_TransmitReceive+0x72>
 8005c5c:	2302      	movs	r3, #2
 8005c5e:	e1e1      	b.n	8006024 <HAL_SPI_TransmitReceive+0x436>
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005c6e:	b2db      	uxtb	r3, r3
 8005c70:	2b04      	cmp	r3, #4
 8005c72:	d003      	beq.n	8005c7c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2205      	movs	r2, #5
 8005c78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	887a      	ldrh	r2, [r7, #2]
 8005c8c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	887a      	ldrh	r2, [r7, #2]
 8005c94:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	68ba      	ldr	r2, [r7, #8]
 8005c9c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	887a      	ldrh	r2, [r7, #2]
 8005ca2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	887a      	ldrh	r2, [r7, #2]
 8005ca8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2200      	movs	r2, #0
 8005cae:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	68db      	ldr	r3, [r3, #12]
 8005cba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005cbe:	d802      	bhi.n	8005cc6 <HAL_SPI_TransmitReceive+0xd8>
 8005cc0:	8abb      	ldrh	r3, [r7, #20]
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d908      	bls.n	8005cd8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	685a      	ldr	r2, [r3, #4]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005cd4:	605a      	str	r2, [r3, #4]
 8005cd6:	e007      	b.n	8005ce8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	685a      	ldr	r2, [r3, #4]
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005ce6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cf2:	2b40      	cmp	r3, #64	@ 0x40
 8005cf4:	d007      	beq.n	8005d06 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	681a      	ldr	r2, [r3, #0]
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d04:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	68db      	ldr	r3, [r3, #12]
 8005d0a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005d0e:	f240 8083 	bls.w	8005e18 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d002      	beq.n	8005d20 <HAL_SPI_TransmitReceive+0x132>
 8005d1a:	8afb      	ldrh	r3, [r7, #22]
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d16f      	bne.n	8005e00 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d24:	881a      	ldrh	r2, [r3, #0]
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d30:	1c9a      	adds	r2, r3, #2
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	3b01      	subs	r3, #1
 8005d3e:	b29a      	uxth	r2, r3
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d44:	e05c      	b.n	8005e00 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	f003 0302 	and.w	r3, r3, #2
 8005d50:	2b02      	cmp	r3, #2
 8005d52:	d11b      	bne.n	8005d8c <HAL_SPI_TransmitReceive+0x19e>
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d016      	beq.n	8005d8c <HAL_SPI_TransmitReceive+0x19e>
 8005d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	d113      	bne.n	8005d8c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d68:	881a      	ldrh	r2, [r3, #0]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d74:	1c9a      	adds	r2, r3, #2
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	3b01      	subs	r3, #1
 8005d82:	b29a      	uxth	r2, r3
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	f003 0301 	and.w	r3, r3, #1
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d11c      	bne.n	8005dd4 <HAL_SPI_TransmitReceive+0x1e6>
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d016      	beq.n	8005dd4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	68da      	ldr	r2, [r3, #12]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db0:	b292      	uxth	r2, r2
 8005db2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db8:	1c9a      	adds	r2, r3, #2
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	3b01      	subs	r3, #1
 8005dc8:	b29a      	uxth	r2, r3
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005dd4:	f7fd fefc 	bl	8003bd0 <HAL_GetTick>
 8005dd8:	4602      	mov	r2, r0
 8005dda:	6a3b      	ldr	r3, [r7, #32]
 8005ddc:	1ad3      	subs	r3, r2, r3
 8005dde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d80d      	bhi.n	8005e00 <HAL_SPI_TransmitReceive+0x212>
 8005de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005de6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dea:	d009      	beq.n	8005e00 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2201      	movs	r2, #1
 8005df0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2200      	movs	r2, #0
 8005df8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005dfc:	2303      	movs	r3, #3
 8005dfe:	e111      	b.n	8006024 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e04:	b29b      	uxth	r3, r3
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d19d      	bne.n	8005d46 <HAL_SPI_TransmitReceive+0x158>
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e10:	b29b      	uxth	r3, r3
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d197      	bne.n	8005d46 <HAL_SPI_TransmitReceive+0x158>
 8005e16:	e0e5      	b.n	8005fe4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d003      	beq.n	8005e28 <HAL_SPI_TransmitReceive+0x23a>
 8005e20:	8afb      	ldrh	r3, [r7, #22]
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	f040 80d1 	bne.w	8005fca <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e2c:	b29b      	uxth	r3, r3
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d912      	bls.n	8005e58 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e36:	881a      	ldrh	r2, [r3, #0]
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e42:	1c9a      	adds	r2, r3, #2
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e4c:	b29b      	uxth	r3, r3
 8005e4e:	3b02      	subs	r3, #2
 8005e50:	b29a      	uxth	r2, r3
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005e56:	e0b8      	b.n	8005fca <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	330c      	adds	r3, #12
 8005e62:	7812      	ldrb	r2, [r2, #0]
 8005e64:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e6a:	1c5a      	adds	r2, r3, #1
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	3b01      	subs	r3, #1
 8005e78:	b29a      	uxth	r2, r3
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e7e:	e0a4      	b.n	8005fca <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	689b      	ldr	r3, [r3, #8]
 8005e86:	f003 0302 	and.w	r3, r3, #2
 8005e8a:	2b02      	cmp	r3, #2
 8005e8c:	d134      	bne.n	8005ef8 <HAL_SPI_TransmitReceive+0x30a>
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e92:	b29b      	uxth	r3, r3
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d02f      	beq.n	8005ef8 <HAL_SPI_TransmitReceive+0x30a>
 8005e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e9a:	2b01      	cmp	r3, #1
 8005e9c:	d12c      	bne.n	8005ef8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d912      	bls.n	8005ece <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eac:	881a      	ldrh	r2, [r3, #0]
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eb8:	1c9a      	adds	r2, r3, #2
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ec2:	b29b      	uxth	r3, r3
 8005ec4:	3b02      	subs	r3, #2
 8005ec6:	b29a      	uxth	r2, r3
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005ecc:	e012      	b.n	8005ef4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	330c      	adds	r3, #12
 8005ed8:	7812      	ldrb	r2, [r2, #0]
 8005eda:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ee0:	1c5a      	adds	r2, r3, #1
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005eea:	b29b      	uxth	r3, r3
 8005eec:	3b01      	subs	r3, #1
 8005eee:	b29a      	uxth	r2, r3
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	f003 0301 	and.w	r3, r3, #1
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d148      	bne.n	8005f98 <HAL_SPI_TransmitReceive+0x3aa>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d042      	beq.n	8005f98 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f18:	b29b      	uxth	r3, r3
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d923      	bls.n	8005f66 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	68da      	ldr	r2, [r3, #12]
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f28:	b292      	uxth	r2, r2
 8005f2a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f30:	1c9a      	adds	r2, r3, #2
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	3b02      	subs	r3, #2
 8005f40:	b29a      	uxth	r2, r3
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f4e:	b29b      	uxth	r3, r3
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d81f      	bhi.n	8005f94 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	685a      	ldr	r2, [r3, #4]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005f62:	605a      	str	r2, [r3, #4]
 8005f64:	e016      	b.n	8005f94 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f103 020c 	add.w	r2, r3, #12
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f72:	7812      	ldrb	r2, [r2, #0]
 8005f74:	b2d2      	uxtb	r2, r2
 8005f76:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f7c:	1c5a      	adds	r2, r3, #1
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f88:	b29b      	uxth	r3, r3
 8005f8a:	3b01      	subs	r3, #1
 8005f8c:	b29a      	uxth	r2, r3
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f94:	2301      	movs	r3, #1
 8005f96:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005f98:	f7fd fe1a 	bl	8003bd0 <HAL_GetTick>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	6a3b      	ldr	r3, [r7, #32]
 8005fa0:	1ad3      	subs	r3, r2, r3
 8005fa2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d803      	bhi.n	8005fb0 <HAL_SPI_TransmitReceive+0x3c2>
 8005fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005faa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fae:	d102      	bne.n	8005fb6 <HAL_SPI_TransmitReceive+0x3c8>
 8005fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d109      	bne.n	8005fca <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2201      	movs	r2, #1
 8005fba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005fc6:	2303      	movs	r3, #3
 8005fc8:	e02c      	b.n	8006024 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	f47f af55 	bne.w	8005e80 <HAL_SPI_TransmitReceive+0x292>
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005fdc:	b29b      	uxth	r3, r3
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	f47f af4e 	bne.w	8005e80 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005fe4:	6a3a      	ldr	r2, [r7, #32]
 8005fe6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005fe8:	68f8      	ldr	r0, [r7, #12]
 8005fea:	f000 fa5d 	bl	80064a8 <SPI_EndRxTxTransaction>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d008      	beq.n	8006006 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2220      	movs	r2, #32
 8005ff8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	e00e      	b.n	8006024 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	2201      	movs	r2, #1
 800600a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2200      	movs	r2, #0
 8006012:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800601a:	2b00      	cmp	r3, #0
 800601c:	d001      	beq.n	8006022 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800601e:	2301      	movs	r3, #1
 8006020:	e000      	b.n	8006024 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8006022:	2300      	movs	r3, #0
  }
}
 8006024:	4618      	mov	r0, r3
 8006026:	3728      	adds	r7, #40	@ 0x28
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}

0800602c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b088      	sub	sp, #32
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006044:	69bb      	ldr	r3, [r7, #24]
 8006046:	099b      	lsrs	r3, r3, #6
 8006048:	f003 0301 	and.w	r3, r3, #1
 800604c:	2b00      	cmp	r3, #0
 800604e:	d10f      	bne.n	8006070 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006050:	69bb      	ldr	r3, [r7, #24]
 8006052:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006056:	2b00      	cmp	r3, #0
 8006058:	d00a      	beq.n	8006070 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800605a:	69fb      	ldr	r3, [r7, #28]
 800605c:	099b      	lsrs	r3, r3, #6
 800605e:	f003 0301 	and.w	r3, r3, #1
 8006062:	2b00      	cmp	r3, #0
 8006064:	d004      	beq.n	8006070 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	4798      	blx	r3
    return;
 800606e:	e0d7      	b.n	8006220 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006070:	69bb      	ldr	r3, [r7, #24]
 8006072:	085b      	lsrs	r3, r3, #1
 8006074:	f003 0301 	and.w	r3, r3, #1
 8006078:	2b00      	cmp	r3, #0
 800607a:	d00a      	beq.n	8006092 <HAL_SPI_IRQHandler+0x66>
 800607c:	69fb      	ldr	r3, [r7, #28]
 800607e:	09db      	lsrs	r3, r3, #7
 8006080:	f003 0301 	and.w	r3, r3, #1
 8006084:	2b00      	cmp	r3, #0
 8006086:	d004      	beq.n	8006092 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	4798      	blx	r3
    return;
 8006090:	e0c6      	b.n	8006220 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006092:	69bb      	ldr	r3, [r7, #24]
 8006094:	095b      	lsrs	r3, r3, #5
 8006096:	f003 0301 	and.w	r3, r3, #1
 800609a:	2b00      	cmp	r3, #0
 800609c:	d10c      	bne.n	80060b8 <HAL_SPI_IRQHandler+0x8c>
 800609e:	69bb      	ldr	r3, [r7, #24]
 80060a0:	099b      	lsrs	r3, r3, #6
 80060a2:	f003 0301 	and.w	r3, r3, #1
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d106      	bne.n	80060b8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80060aa:	69bb      	ldr	r3, [r7, #24]
 80060ac:	0a1b      	lsrs	r3, r3, #8
 80060ae:	f003 0301 	and.w	r3, r3, #1
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	f000 80b4 	beq.w	8006220 <HAL_SPI_IRQHandler+0x1f4>
 80060b8:	69fb      	ldr	r3, [r7, #28]
 80060ba:	095b      	lsrs	r3, r3, #5
 80060bc:	f003 0301 	and.w	r3, r3, #1
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	f000 80ad 	beq.w	8006220 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80060c6:	69bb      	ldr	r3, [r7, #24]
 80060c8:	099b      	lsrs	r3, r3, #6
 80060ca:	f003 0301 	and.w	r3, r3, #1
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d023      	beq.n	800611a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80060d8:	b2db      	uxtb	r3, r3
 80060da:	2b03      	cmp	r3, #3
 80060dc:	d011      	beq.n	8006102 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060e2:	f043 0204 	orr.w	r2, r3, #4
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80060ea:	2300      	movs	r3, #0
 80060ec:	617b      	str	r3, [r7, #20]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	68db      	ldr	r3, [r3, #12]
 80060f4:	617b      	str	r3, [r7, #20]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	617b      	str	r3, [r7, #20]
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	e00b      	b.n	800611a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006102:	2300      	movs	r3, #0
 8006104:	613b      	str	r3, [r7, #16]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	68db      	ldr	r3, [r3, #12]
 800610c:	613b      	str	r3, [r7, #16]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	613b      	str	r3, [r7, #16]
 8006116:	693b      	ldr	r3, [r7, #16]
        return;
 8006118:	e082      	b.n	8006220 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800611a:	69bb      	ldr	r3, [r7, #24]
 800611c:	095b      	lsrs	r3, r3, #5
 800611e:	f003 0301 	and.w	r3, r3, #1
 8006122:	2b00      	cmp	r3, #0
 8006124:	d014      	beq.n	8006150 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800612a:	f043 0201 	orr.w	r2, r3, #1
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006132:	2300      	movs	r3, #0
 8006134:	60fb      	str	r3, [r7, #12]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	60fb      	str	r3, [r7, #12]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	681a      	ldr	r2, [r3, #0]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800614c:	601a      	str	r2, [r3, #0]
 800614e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006150:	69bb      	ldr	r3, [r7, #24]
 8006152:	0a1b      	lsrs	r3, r3, #8
 8006154:	f003 0301 	and.w	r3, r3, #1
 8006158:	2b00      	cmp	r3, #0
 800615a:	d00c      	beq.n	8006176 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006160:	f043 0208 	orr.w	r2, r3, #8
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006168:	2300      	movs	r3, #0
 800616a:	60bb      	str	r3, [r7, #8]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	689b      	ldr	r3, [r3, #8]
 8006172:	60bb      	str	r3, [r7, #8]
 8006174:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800617a:	2b00      	cmp	r3, #0
 800617c:	d04f      	beq.n	800621e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	685a      	ldr	r2, [r3, #4]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800618c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2201      	movs	r2, #1
 8006192:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006196:	69fb      	ldr	r3, [r7, #28]
 8006198:	f003 0302 	and.w	r3, r3, #2
 800619c:	2b00      	cmp	r3, #0
 800619e:	d104      	bne.n	80061aa <HAL_SPI_IRQHandler+0x17e>
 80061a0:	69fb      	ldr	r3, [r7, #28]
 80061a2:	f003 0301 	and.w	r3, r3, #1
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d034      	beq.n	8006214 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	685a      	ldr	r2, [r3, #4]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f022 0203 	bic.w	r2, r2, #3
 80061b8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d011      	beq.n	80061e6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061c6:	4a18      	ldr	r2, [pc, #96]	@ (8006228 <HAL_SPI_IRQHandler+0x1fc>)
 80061c8:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061ce:	4618      	mov	r0, r3
 80061d0:	f7fd ffa2 	bl	8004118 <HAL_DMA_Abort_IT>
 80061d4:	4603      	mov	r3, r0
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d005      	beq.n	80061e6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061de:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d016      	beq.n	800621c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061f2:	4a0d      	ldr	r2, [pc, #52]	@ (8006228 <HAL_SPI_IRQHandler+0x1fc>)
 80061f4:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061fa:	4618      	mov	r0, r3
 80061fc:	f7fd ff8c 	bl	8004118 <HAL_DMA_Abort_IT>
 8006200:	4603      	mov	r3, r0
 8006202:	2b00      	cmp	r3, #0
 8006204:	d00a      	beq.n	800621c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800620a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8006212:	e003      	b.n	800621c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	f000 f809 	bl	800622c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800621a:	e000      	b.n	800621e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800621c:	bf00      	nop
    return;
 800621e:	bf00      	nop
  }
}
 8006220:	3720      	adds	r7, #32
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}
 8006226:	bf00      	nop
 8006228:	08006241 	.word	0x08006241

0800622c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800622c:	b480      	push	{r7}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006234:	bf00      	nop
 8006236:	370c      	adds	r7, #12
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr

08006240 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b084      	sub	sp, #16
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800624c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2200      	movs	r2, #0
 8006252:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2200      	movs	r2, #0
 800625a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800625c:	68f8      	ldr	r0, [r7, #12]
 800625e:	f7ff ffe5 	bl	800622c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006262:	bf00      	nop
 8006264:	3710      	adds	r7, #16
 8006266:	46bd      	mov	sp, r7
 8006268:	bd80      	pop	{r7, pc}
	...

0800626c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b088      	sub	sp, #32
 8006270:	af00      	add	r7, sp, #0
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	60b9      	str	r1, [r7, #8]
 8006276:	603b      	str	r3, [r7, #0]
 8006278:	4613      	mov	r3, r2
 800627a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800627c:	f7fd fca8 	bl	8003bd0 <HAL_GetTick>
 8006280:	4602      	mov	r2, r0
 8006282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006284:	1a9b      	subs	r3, r3, r2
 8006286:	683a      	ldr	r2, [r7, #0]
 8006288:	4413      	add	r3, r2
 800628a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800628c:	f7fd fca0 	bl	8003bd0 <HAL_GetTick>
 8006290:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006292:	4b39      	ldr	r3, [pc, #228]	@ (8006378 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	015b      	lsls	r3, r3, #5
 8006298:	0d1b      	lsrs	r3, r3, #20
 800629a:	69fa      	ldr	r2, [r7, #28]
 800629c:	fb02 f303 	mul.w	r3, r2, r3
 80062a0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80062a2:	e054      	b.n	800634e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062aa:	d050      	beq.n	800634e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80062ac:	f7fd fc90 	bl	8003bd0 <HAL_GetTick>
 80062b0:	4602      	mov	r2, r0
 80062b2:	69bb      	ldr	r3, [r7, #24]
 80062b4:	1ad3      	subs	r3, r2, r3
 80062b6:	69fa      	ldr	r2, [r7, #28]
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d902      	bls.n	80062c2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d13d      	bne.n	800633e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	685a      	ldr	r2, [r3, #4]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80062d0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062da:	d111      	bne.n	8006300 <SPI_WaitFlagStateUntilTimeout+0x94>
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062e4:	d004      	beq.n	80062f0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062ee:	d107      	bne.n	8006300 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	681a      	ldr	r2, [r3, #0]
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80062fe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006304:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006308:	d10f      	bne.n	800632a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	681a      	ldr	r2, [r3, #0]
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006318:	601a      	str	r2, [r3, #0]
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	681a      	ldr	r2, [r3, #0]
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006328:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2201      	movs	r2, #1
 800632e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2200      	movs	r2, #0
 8006336:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800633a:	2303      	movs	r3, #3
 800633c:	e017      	b.n	800636e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d101      	bne.n	8006348 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006344:	2300      	movs	r3, #0
 8006346:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006348:	697b      	ldr	r3, [r7, #20]
 800634a:	3b01      	subs	r3, #1
 800634c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	689a      	ldr	r2, [r3, #8]
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	4013      	ands	r3, r2
 8006358:	68ba      	ldr	r2, [r7, #8]
 800635a:	429a      	cmp	r2, r3
 800635c:	bf0c      	ite	eq
 800635e:	2301      	moveq	r3, #1
 8006360:	2300      	movne	r3, #0
 8006362:	b2db      	uxtb	r3, r3
 8006364:	461a      	mov	r2, r3
 8006366:	79fb      	ldrb	r3, [r7, #7]
 8006368:	429a      	cmp	r2, r3
 800636a:	d19b      	bne.n	80062a4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800636c:	2300      	movs	r3, #0
}
 800636e:	4618      	mov	r0, r3
 8006370:	3720      	adds	r7, #32
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}
 8006376:	bf00      	nop
 8006378:	2000000c 	.word	0x2000000c

0800637c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b08a      	sub	sp, #40	@ 0x28
 8006380:	af00      	add	r7, sp, #0
 8006382:	60f8      	str	r0, [r7, #12]
 8006384:	60b9      	str	r1, [r7, #8]
 8006386:	607a      	str	r2, [r7, #4]
 8006388:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800638a:	2300      	movs	r3, #0
 800638c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800638e:	f7fd fc1f 	bl	8003bd0 <HAL_GetTick>
 8006392:	4602      	mov	r2, r0
 8006394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006396:	1a9b      	subs	r3, r3, r2
 8006398:	683a      	ldr	r2, [r7, #0]
 800639a:	4413      	add	r3, r2
 800639c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800639e:	f7fd fc17 	bl	8003bd0 <HAL_GetTick>
 80063a2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	330c      	adds	r3, #12
 80063aa:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80063ac:	4b3d      	ldr	r3, [pc, #244]	@ (80064a4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	4613      	mov	r3, r2
 80063b2:	009b      	lsls	r3, r3, #2
 80063b4:	4413      	add	r3, r2
 80063b6:	00da      	lsls	r2, r3, #3
 80063b8:	1ad3      	subs	r3, r2, r3
 80063ba:	0d1b      	lsrs	r3, r3, #20
 80063bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063be:	fb02 f303 	mul.w	r3, r2, r3
 80063c2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80063c4:	e060      	b.n	8006488 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80063cc:	d107      	bne.n	80063de <SPI_WaitFifoStateUntilTimeout+0x62>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d104      	bne.n	80063de <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80063d4:	69fb      	ldr	r3, [r7, #28]
 80063d6:	781b      	ldrb	r3, [r3, #0]
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80063dc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063e4:	d050      	beq.n	8006488 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80063e6:	f7fd fbf3 	bl	8003bd0 <HAL_GetTick>
 80063ea:	4602      	mov	r2, r0
 80063ec:	6a3b      	ldr	r3, [r7, #32]
 80063ee:	1ad3      	subs	r3, r2, r3
 80063f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063f2:	429a      	cmp	r2, r3
 80063f4:	d902      	bls.n	80063fc <SPI_WaitFifoStateUntilTimeout+0x80>
 80063f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d13d      	bne.n	8006478 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	685a      	ldr	r2, [r3, #4]
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800640a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	685b      	ldr	r3, [r3, #4]
 8006410:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006414:	d111      	bne.n	800643a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800641e:	d004      	beq.n	800642a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006428:	d107      	bne.n	800643a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	681a      	ldr	r2, [r3, #0]
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006438:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800643e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006442:	d10f      	bne.n	8006464 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006452:	601a      	str	r2, [r3, #0]
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006462:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2201      	movs	r2, #1
 8006468:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2200      	movs	r2, #0
 8006470:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006474:	2303      	movs	r3, #3
 8006476:	e010      	b.n	800649a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006478:	69bb      	ldr	r3, [r7, #24]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d101      	bne.n	8006482 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800647e:	2300      	movs	r3, #0
 8006480:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006482:	69bb      	ldr	r3, [r7, #24]
 8006484:	3b01      	subs	r3, #1
 8006486:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	689a      	ldr	r2, [r3, #8]
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	4013      	ands	r3, r2
 8006492:	687a      	ldr	r2, [r7, #4]
 8006494:	429a      	cmp	r2, r3
 8006496:	d196      	bne.n	80063c6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006498:	2300      	movs	r3, #0
}
 800649a:	4618      	mov	r0, r3
 800649c:	3728      	adds	r7, #40	@ 0x28
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}
 80064a2:	bf00      	nop
 80064a4:	2000000c 	.word	0x2000000c

080064a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b086      	sub	sp, #24
 80064ac:	af02      	add	r7, sp, #8
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	60b9      	str	r1, [r7, #8]
 80064b2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	9300      	str	r3, [sp, #0]
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	2200      	movs	r2, #0
 80064bc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80064c0:	68f8      	ldr	r0, [r7, #12]
 80064c2:	f7ff ff5b 	bl	800637c <SPI_WaitFifoStateUntilTimeout>
 80064c6:	4603      	mov	r3, r0
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d007      	beq.n	80064dc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064d0:	f043 0220 	orr.w	r2, r3, #32
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80064d8:	2303      	movs	r3, #3
 80064da:	e027      	b.n	800652c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	9300      	str	r3, [sp, #0]
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	2200      	movs	r2, #0
 80064e4:	2180      	movs	r1, #128	@ 0x80
 80064e6:	68f8      	ldr	r0, [r7, #12]
 80064e8:	f7ff fec0 	bl	800626c <SPI_WaitFlagStateUntilTimeout>
 80064ec:	4603      	mov	r3, r0
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d007      	beq.n	8006502 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064f6:	f043 0220 	orr.w	r2, r3, #32
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80064fe:	2303      	movs	r3, #3
 8006500:	e014      	b.n	800652c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	9300      	str	r3, [sp, #0]
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	2200      	movs	r2, #0
 800650a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800650e:	68f8      	ldr	r0, [r7, #12]
 8006510:	f7ff ff34 	bl	800637c <SPI_WaitFifoStateUntilTimeout>
 8006514:	4603      	mov	r3, r0
 8006516:	2b00      	cmp	r3, #0
 8006518:	d007      	beq.n	800652a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800651e:	f043 0220 	orr.w	r2, r3, #32
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006526:	2303      	movs	r3, #3
 8006528:	e000      	b.n	800652c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800652a:	2300      	movs	r3, #0
}
 800652c:	4618      	mov	r0, r3
 800652e:	3710      	adds	r7, #16
 8006530:	46bd      	mov	sp, r7
 8006532:	bd80      	pop	{r7, pc}

08006534 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b082      	sub	sp, #8
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d101      	bne.n	8006546 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	e049      	b.n	80065da <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800654c:	b2db      	uxtb	r3, r3
 800654e:	2b00      	cmp	r3, #0
 8006550:	d106      	bne.n	8006560 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2200      	movs	r2, #0
 8006556:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f7fc f996 	bl	800288c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2202      	movs	r2, #2
 8006564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681a      	ldr	r2, [r3, #0]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	3304      	adds	r3, #4
 8006570:	4619      	mov	r1, r3
 8006572:	4610      	mov	r0, r2
 8006574:	f000 fa82 	bl	8006a7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2201      	movs	r2, #1
 800657c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2201      	movs	r2, #1
 800658c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2201      	movs	r2, #1
 800659c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2201      	movs	r2, #1
 80065ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2201      	movs	r2, #1
 80065c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2201      	movs	r2, #1
 80065cc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2201      	movs	r2, #1
 80065d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80065d8:	2300      	movs	r3, #0
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3708      	adds	r7, #8
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}
	...

080065e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b085      	sub	sp, #20
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065f2:	b2db      	uxtb	r3, r3
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	d001      	beq.n	80065fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80065f8:	2301      	movs	r3, #1
 80065fa:	e03b      	b.n	8006674 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2202      	movs	r2, #2
 8006600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	68da      	ldr	r2, [r3, #12]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f042 0201 	orr.w	r2, r2, #1
 8006612:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a19      	ldr	r2, [pc, #100]	@ (8006680 <HAL_TIM_Base_Start_IT+0x9c>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d009      	beq.n	8006632 <HAL_TIM_Base_Start_IT+0x4e>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006626:	d004      	beq.n	8006632 <HAL_TIM_Base_Start_IT+0x4e>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a15      	ldr	r2, [pc, #84]	@ (8006684 <HAL_TIM_Base_Start_IT+0xa0>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d115      	bne.n	800665e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	689a      	ldr	r2, [r3, #8]
 8006638:	4b13      	ldr	r3, [pc, #76]	@ (8006688 <HAL_TIM_Base_Start_IT+0xa4>)
 800663a:	4013      	ands	r3, r2
 800663c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2b06      	cmp	r3, #6
 8006642:	d015      	beq.n	8006670 <HAL_TIM_Base_Start_IT+0x8c>
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800664a:	d011      	beq.n	8006670 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	681a      	ldr	r2, [r3, #0]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f042 0201 	orr.w	r2, r2, #1
 800665a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800665c:	e008      	b.n	8006670 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	681a      	ldr	r2, [r3, #0]
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f042 0201 	orr.w	r2, r2, #1
 800666c:	601a      	str	r2, [r3, #0]
 800666e:	e000      	b.n	8006672 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006670:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006672:	2300      	movs	r3, #0
}
 8006674:	4618      	mov	r0, r3
 8006676:	3714      	adds	r7, #20
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr
 8006680:	40012c00 	.word	0x40012c00
 8006684:	40014000 	.word	0x40014000
 8006688:	00010007 	.word	0x00010007

0800668c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b084      	sub	sp, #16
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	68db      	ldr	r3, [r3, #12]
 800669a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	691b      	ldr	r3, [r3, #16]
 80066a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	f003 0302 	and.w	r3, r3, #2
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d020      	beq.n	80066f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	f003 0302 	and.w	r3, r3, #2
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d01b      	beq.n	80066f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f06f 0202 	mvn.w	r2, #2
 80066c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2201      	movs	r2, #1
 80066c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	699b      	ldr	r3, [r3, #24]
 80066ce:	f003 0303 	and.w	r3, r3, #3
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d003      	beq.n	80066de <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f000 f9b2 	bl	8006a40 <HAL_TIM_IC_CaptureCallback>
 80066dc:	e005      	b.n	80066ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f000 f9a4 	bl	8006a2c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066e4:	6878      	ldr	r0, [r7, #4]
 80066e6:	f000 f9b5 	bl	8006a54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2200      	movs	r2, #0
 80066ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	f003 0304 	and.w	r3, r3, #4
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d020      	beq.n	800673c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	f003 0304 	and.w	r3, r3, #4
 8006700:	2b00      	cmp	r3, #0
 8006702:	d01b      	beq.n	800673c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f06f 0204 	mvn.w	r2, #4
 800670c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2202      	movs	r2, #2
 8006712:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	699b      	ldr	r3, [r3, #24]
 800671a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800671e:	2b00      	cmp	r3, #0
 8006720:	d003      	beq.n	800672a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f000 f98c 	bl	8006a40 <HAL_TIM_IC_CaptureCallback>
 8006728:	e005      	b.n	8006736 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f000 f97e 	bl	8006a2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006730:	6878      	ldr	r0, [r7, #4]
 8006732:	f000 f98f 	bl	8006a54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2200      	movs	r2, #0
 800673a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	f003 0308 	and.w	r3, r3, #8
 8006742:	2b00      	cmp	r3, #0
 8006744:	d020      	beq.n	8006788 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	f003 0308 	and.w	r3, r3, #8
 800674c:	2b00      	cmp	r3, #0
 800674e:	d01b      	beq.n	8006788 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f06f 0208 	mvn.w	r2, #8
 8006758:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2204      	movs	r2, #4
 800675e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	69db      	ldr	r3, [r3, #28]
 8006766:	f003 0303 	and.w	r3, r3, #3
 800676a:	2b00      	cmp	r3, #0
 800676c:	d003      	beq.n	8006776 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f000 f966 	bl	8006a40 <HAL_TIM_IC_CaptureCallback>
 8006774:	e005      	b.n	8006782 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f000 f958 	bl	8006a2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800677c:	6878      	ldr	r0, [r7, #4]
 800677e:	f000 f969 	bl	8006a54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2200      	movs	r2, #0
 8006786:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	f003 0310 	and.w	r3, r3, #16
 800678e:	2b00      	cmp	r3, #0
 8006790:	d020      	beq.n	80067d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	f003 0310 	and.w	r3, r3, #16
 8006798:	2b00      	cmp	r3, #0
 800679a:	d01b      	beq.n	80067d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f06f 0210 	mvn.w	r2, #16
 80067a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2208      	movs	r2, #8
 80067aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	69db      	ldr	r3, [r3, #28]
 80067b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d003      	beq.n	80067c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067ba:	6878      	ldr	r0, [r7, #4]
 80067bc:	f000 f940 	bl	8006a40 <HAL_TIM_IC_CaptureCallback>
 80067c0:	e005      	b.n	80067ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 f932 	bl	8006a2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f000 f943 	bl	8006a54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2200      	movs	r2, #0
 80067d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	f003 0301 	and.w	r3, r3, #1
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d00c      	beq.n	80067f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	f003 0301 	and.w	r3, r3, #1
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d007      	beq.n	80067f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f06f 0201 	mvn.w	r2, #1
 80067f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f7fc ff46 	bl	8003684 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d104      	bne.n	800680c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006808:	2b00      	cmp	r3, #0
 800680a:	d00c      	beq.n	8006826 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006812:	2b00      	cmp	r3, #0
 8006814:	d007      	beq.n	8006826 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800681e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006820:	6878      	ldr	r0, [r7, #4]
 8006822:	f000 faa5 	bl	8006d70 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800682c:	2b00      	cmp	r3, #0
 800682e:	d00c      	beq.n	800684a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006836:	2b00      	cmp	r3, #0
 8006838:	d007      	beq.n	800684a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006842:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	f000 fa9d 	bl	8006d84 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006850:	2b00      	cmp	r3, #0
 8006852:	d00c      	beq.n	800686e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800685a:	2b00      	cmp	r3, #0
 800685c:	d007      	beq.n	800686e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006866:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f000 f8fd 	bl	8006a68 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	f003 0320 	and.w	r3, r3, #32
 8006874:	2b00      	cmp	r3, #0
 8006876:	d00c      	beq.n	8006892 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f003 0320 	and.w	r3, r3, #32
 800687e:	2b00      	cmp	r3, #0
 8006880:	d007      	beq.n	8006892 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f06f 0220 	mvn.w	r2, #32
 800688a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f000 fa65 	bl	8006d5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006892:	bf00      	nop
 8006894:	3710      	adds	r7, #16
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}

0800689a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800689a:	b580      	push	{r7, lr}
 800689c:	b084      	sub	sp, #16
 800689e:	af00      	add	r7, sp, #0
 80068a0:	6078      	str	r0, [r7, #4]
 80068a2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80068a4:	2300      	movs	r3, #0
 80068a6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068ae:	2b01      	cmp	r3, #1
 80068b0:	d101      	bne.n	80068b6 <HAL_TIM_ConfigClockSource+0x1c>
 80068b2:	2302      	movs	r3, #2
 80068b4:	e0b6      	b.n	8006a24 <HAL_TIM_ConfigClockSource+0x18a>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2201      	movs	r2, #1
 80068ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2202      	movs	r2, #2
 80068c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	689b      	ldr	r3, [r3, #8]
 80068cc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068d4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80068d8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80068e0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	68ba      	ldr	r2, [r7, #8]
 80068e8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068f2:	d03e      	beq.n	8006972 <HAL_TIM_ConfigClockSource+0xd8>
 80068f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068f8:	f200 8087 	bhi.w	8006a0a <HAL_TIM_ConfigClockSource+0x170>
 80068fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006900:	f000 8086 	beq.w	8006a10 <HAL_TIM_ConfigClockSource+0x176>
 8006904:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006908:	d87f      	bhi.n	8006a0a <HAL_TIM_ConfigClockSource+0x170>
 800690a:	2b70      	cmp	r3, #112	@ 0x70
 800690c:	d01a      	beq.n	8006944 <HAL_TIM_ConfigClockSource+0xaa>
 800690e:	2b70      	cmp	r3, #112	@ 0x70
 8006910:	d87b      	bhi.n	8006a0a <HAL_TIM_ConfigClockSource+0x170>
 8006912:	2b60      	cmp	r3, #96	@ 0x60
 8006914:	d050      	beq.n	80069b8 <HAL_TIM_ConfigClockSource+0x11e>
 8006916:	2b60      	cmp	r3, #96	@ 0x60
 8006918:	d877      	bhi.n	8006a0a <HAL_TIM_ConfigClockSource+0x170>
 800691a:	2b50      	cmp	r3, #80	@ 0x50
 800691c:	d03c      	beq.n	8006998 <HAL_TIM_ConfigClockSource+0xfe>
 800691e:	2b50      	cmp	r3, #80	@ 0x50
 8006920:	d873      	bhi.n	8006a0a <HAL_TIM_ConfigClockSource+0x170>
 8006922:	2b40      	cmp	r3, #64	@ 0x40
 8006924:	d058      	beq.n	80069d8 <HAL_TIM_ConfigClockSource+0x13e>
 8006926:	2b40      	cmp	r3, #64	@ 0x40
 8006928:	d86f      	bhi.n	8006a0a <HAL_TIM_ConfigClockSource+0x170>
 800692a:	2b30      	cmp	r3, #48	@ 0x30
 800692c:	d064      	beq.n	80069f8 <HAL_TIM_ConfigClockSource+0x15e>
 800692e:	2b30      	cmp	r3, #48	@ 0x30
 8006930:	d86b      	bhi.n	8006a0a <HAL_TIM_ConfigClockSource+0x170>
 8006932:	2b20      	cmp	r3, #32
 8006934:	d060      	beq.n	80069f8 <HAL_TIM_ConfigClockSource+0x15e>
 8006936:	2b20      	cmp	r3, #32
 8006938:	d867      	bhi.n	8006a0a <HAL_TIM_ConfigClockSource+0x170>
 800693a:	2b00      	cmp	r3, #0
 800693c:	d05c      	beq.n	80069f8 <HAL_TIM_ConfigClockSource+0x15e>
 800693e:	2b10      	cmp	r3, #16
 8006940:	d05a      	beq.n	80069f8 <HAL_TIM_ConfigClockSource+0x15e>
 8006942:	e062      	b.n	8006a0a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006954:	f000 f97c 	bl	8006c50 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006966:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	68ba      	ldr	r2, [r7, #8]
 800696e:	609a      	str	r2, [r3, #8]
      break;
 8006970:	e04f      	b.n	8006a12 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006982:	f000 f965 	bl	8006c50 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	689a      	ldr	r2, [r3, #8]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006994:	609a      	str	r2, [r3, #8]
      break;
 8006996:	e03c      	b.n	8006a12 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80069a4:	461a      	mov	r2, r3
 80069a6:	f000 f8d9 	bl	8006b5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	2150      	movs	r1, #80	@ 0x50
 80069b0:	4618      	mov	r0, r3
 80069b2:	f000 f932 	bl	8006c1a <TIM_ITRx_SetConfig>
      break;
 80069b6:	e02c      	b.n	8006a12 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80069c4:	461a      	mov	r2, r3
 80069c6:	f000 f8f8 	bl	8006bba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	2160      	movs	r1, #96	@ 0x60
 80069d0:	4618      	mov	r0, r3
 80069d2:	f000 f922 	bl	8006c1a <TIM_ITRx_SetConfig>
      break;
 80069d6:	e01c      	b.n	8006a12 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80069e4:	461a      	mov	r2, r3
 80069e6:	f000 f8b9 	bl	8006b5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	2140      	movs	r1, #64	@ 0x40
 80069f0:	4618      	mov	r0, r3
 80069f2:	f000 f912 	bl	8006c1a <TIM_ITRx_SetConfig>
      break;
 80069f6:	e00c      	b.n	8006a12 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4619      	mov	r1, r3
 8006a02:	4610      	mov	r0, r2
 8006a04:	f000 f909 	bl	8006c1a <TIM_ITRx_SetConfig>
      break;
 8006a08:	e003      	b.n	8006a12 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	73fb      	strb	r3, [r7, #15]
      break;
 8006a0e:	e000      	b.n	8006a12 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006a10:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2201      	movs	r2, #1
 8006a16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006a22:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3710      	adds	r7, #16
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}

08006a2c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b083      	sub	sp, #12
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a34:	bf00      	nop
 8006a36:	370c      	adds	r7, #12
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3e:	4770      	bx	lr

08006a40 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a40:	b480      	push	{r7}
 8006a42:	b083      	sub	sp, #12
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a48:	bf00      	nop
 8006a4a:	370c      	adds	r7, #12
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a52:	4770      	bx	lr

08006a54 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b083      	sub	sp, #12
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a5c:	bf00      	nop
 8006a5e:	370c      	adds	r7, #12
 8006a60:	46bd      	mov	sp, r7
 8006a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a66:	4770      	bx	lr

08006a68 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b083      	sub	sp, #12
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a70:	bf00      	nop
 8006a72:	370c      	adds	r7, #12
 8006a74:	46bd      	mov	sp, r7
 8006a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7a:	4770      	bx	lr

08006a7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b085      	sub	sp, #20
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
 8006a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	4a30      	ldr	r2, [pc, #192]	@ (8006b50 <TIM_Base_SetConfig+0xd4>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d003      	beq.n	8006a9c <TIM_Base_SetConfig+0x20>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a9a:	d108      	bne.n	8006aae <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006aa2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	685b      	ldr	r3, [r3, #4]
 8006aa8:	68fa      	ldr	r2, [r7, #12]
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	4a27      	ldr	r2, [pc, #156]	@ (8006b50 <TIM_Base_SetConfig+0xd4>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d00b      	beq.n	8006ace <TIM_Base_SetConfig+0x52>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006abc:	d007      	beq.n	8006ace <TIM_Base_SetConfig+0x52>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	4a24      	ldr	r2, [pc, #144]	@ (8006b54 <TIM_Base_SetConfig+0xd8>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d003      	beq.n	8006ace <TIM_Base_SetConfig+0x52>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	4a23      	ldr	r2, [pc, #140]	@ (8006b58 <TIM_Base_SetConfig+0xdc>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d108      	bne.n	8006ae0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ad4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	68db      	ldr	r3, [r3, #12]
 8006ada:	68fa      	ldr	r2, [r7, #12]
 8006adc:	4313      	orrs	r3, r2
 8006ade:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	695b      	ldr	r3, [r3, #20]
 8006aea:	4313      	orrs	r3, r2
 8006aec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	68fa      	ldr	r2, [r7, #12]
 8006af2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	689a      	ldr	r2, [r3, #8]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	681a      	ldr	r2, [r3, #0]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	4a12      	ldr	r2, [pc, #72]	@ (8006b50 <TIM_Base_SetConfig+0xd4>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d007      	beq.n	8006b1c <TIM_Base_SetConfig+0xa0>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	4a11      	ldr	r2, [pc, #68]	@ (8006b54 <TIM_Base_SetConfig+0xd8>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d003      	beq.n	8006b1c <TIM_Base_SetConfig+0xa0>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	4a10      	ldr	r2, [pc, #64]	@ (8006b58 <TIM_Base_SetConfig+0xdc>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d103      	bne.n	8006b24 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	691a      	ldr	r2, [r3, #16]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2201      	movs	r2, #1
 8006b28:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	691b      	ldr	r3, [r3, #16]
 8006b2e:	f003 0301 	and.w	r3, r3, #1
 8006b32:	2b01      	cmp	r3, #1
 8006b34:	d105      	bne.n	8006b42 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	691b      	ldr	r3, [r3, #16]
 8006b3a:	f023 0201 	bic.w	r2, r3, #1
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	611a      	str	r2, [r3, #16]
  }
}
 8006b42:	bf00      	nop
 8006b44:	3714      	adds	r7, #20
 8006b46:	46bd      	mov	sp, r7
 8006b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4c:	4770      	bx	lr
 8006b4e:	bf00      	nop
 8006b50:	40012c00 	.word	0x40012c00
 8006b54:	40014000 	.word	0x40014000
 8006b58:	40014400 	.word	0x40014400

08006b5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	b087      	sub	sp, #28
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	60f8      	str	r0, [r7, #12]
 8006b64:	60b9      	str	r1, [r7, #8]
 8006b66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	6a1b      	ldr	r3, [r3, #32]
 8006b6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	6a1b      	ldr	r3, [r3, #32]
 8006b72:	f023 0201 	bic.w	r2, r3, #1
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	699b      	ldr	r3, [r3, #24]
 8006b7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006b86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	011b      	lsls	r3, r3, #4
 8006b8c:	693a      	ldr	r2, [r7, #16]
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	f023 030a 	bic.w	r3, r3, #10
 8006b98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006b9a:	697a      	ldr	r2, [r7, #20]
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	4313      	orrs	r3, r2
 8006ba0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	693a      	ldr	r2, [r7, #16]
 8006ba6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	697a      	ldr	r2, [r7, #20]
 8006bac:	621a      	str	r2, [r3, #32]
}
 8006bae:	bf00      	nop
 8006bb0:	371c      	adds	r7, #28
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb8:	4770      	bx	lr

08006bba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bba:	b480      	push	{r7}
 8006bbc:	b087      	sub	sp, #28
 8006bbe:	af00      	add	r7, sp, #0
 8006bc0:	60f8      	str	r0, [r7, #12]
 8006bc2:	60b9      	str	r1, [r7, #8]
 8006bc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	6a1b      	ldr	r3, [r3, #32]
 8006bca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	6a1b      	ldr	r3, [r3, #32]
 8006bd0:	f023 0210 	bic.w	r2, r3, #16
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	699b      	ldr	r3, [r3, #24]
 8006bdc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006be4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	031b      	lsls	r3, r3, #12
 8006bea:	693a      	ldr	r2, [r7, #16]
 8006bec:	4313      	orrs	r3, r2
 8006bee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006bf6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	011b      	lsls	r3, r3, #4
 8006bfc:	697a      	ldr	r2, [r7, #20]
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	693a      	ldr	r2, [r7, #16]
 8006c06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	697a      	ldr	r2, [r7, #20]
 8006c0c:	621a      	str	r2, [r3, #32]
}
 8006c0e:	bf00      	nop
 8006c10:	371c      	adds	r7, #28
 8006c12:	46bd      	mov	sp, r7
 8006c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c18:	4770      	bx	lr

08006c1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c1a:	b480      	push	{r7}
 8006c1c:	b085      	sub	sp, #20
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	6078      	str	r0, [r7, #4]
 8006c22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c32:	683a      	ldr	r2, [r7, #0]
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	4313      	orrs	r3, r2
 8006c38:	f043 0307 	orr.w	r3, r3, #7
 8006c3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	68fa      	ldr	r2, [r7, #12]
 8006c42:	609a      	str	r2, [r3, #8]
}
 8006c44:	bf00      	nop
 8006c46:	3714      	adds	r7, #20
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4e:	4770      	bx	lr

08006c50 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b087      	sub	sp, #28
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	60b9      	str	r1, [r7, #8]
 8006c5a:	607a      	str	r2, [r7, #4]
 8006c5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	689b      	ldr	r3, [r3, #8]
 8006c62:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006c6a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	021a      	lsls	r2, r3, #8
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	431a      	orrs	r2, r3
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	4313      	orrs	r3, r2
 8006c78:	697a      	ldr	r2, [r7, #20]
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	697a      	ldr	r2, [r7, #20]
 8006c82:	609a      	str	r2, [r3, #8]
}
 8006c84:	bf00      	nop
 8006c86:	371c      	adds	r7, #28
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr

08006c90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b085      	sub	sp, #20
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ca0:	2b01      	cmp	r3, #1
 8006ca2:	d101      	bne.n	8006ca8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ca4:	2302      	movs	r3, #2
 8006ca6:	e04f      	b.n	8006d48 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2201      	movs	r2, #1
 8006cac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2202      	movs	r2, #2
 8006cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	689b      	ldr	r3, [r3, #8]
 8006cc6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4a21      	ldr	r2, [pc, #132]	@ (8006d54 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d108      	bne.n	8006ce4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006cd8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	68fa      	ldr	r2, [r7, #12]
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	68fa      	ldr	r2, [r7, #12]
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	68fa      	ldr	r2, [r7, #12]
 8006cfc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a14      	ldr	r2, [pc, #80]	@ (8006d54 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d009      	beq.n	8006d1c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d10:	d004      	beq.n	8006d1c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a10      	ldr	r2, [pc, #64]	@ (8006d58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d10c      	bne.n	8006d36 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d22:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	689b      	ldr	r3, [r3, #8]
 8006d28:	68ba      	ldr	r2, [r7, #8]
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	68ba      	ldr	r2, [r7, #8]
 8006d34:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2201      	movs	r2, #1
 8006d3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2200      	movs	r2, #0
 8006d42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006d46:	2300      	movs	r3, #0
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	3714      	adds	r7, #20
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d52:	4770      	bx	lr
 8006d54:	40012c00 	.word	0x40012c00
 8006d58:	40014000 	.word	0x40014000

08006d5c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b083      	sub	sp, #12
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d64:	bf00      	nop
 8006d66:	370c      	adds	r7, #12
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b083      	sub	sp, #12
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d78:	bf00      	nop
 8006d7a:	370c      	adds	r7, #12
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d82:	4770      	bx	lr

08006d84 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b083      	sub	sp, #12
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006d8c:	bf00      	nop
 8006d8e:	370c      	adds	r7, #12
 8006d90:	46bd      	mov	sp, r7
 8006d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d96:	4770      	bx	lr

08006d98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b082      	sub	sp, #8
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d101      	bne.n	8006daa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006da6:	2301      	movs	r3, #1
 8006da8:	e040      	b.n	8006e2c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d106      	bne.n	8006dc0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2200      	movs	r2, #0
 8006db6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	f7fb fdd6 	bl	800296c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2224      	movs	r2, #36	@ 0x24
 8006dc4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	681a      	ldr	r2, [r3, #0]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f022 0201 	bic.w	r2, r2, #1
 8006dd4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d002      	beq.n	8006de4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f000 ffc0 	bl	8007d64 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	f000 fd63 	bl	80078b0 <UART_SetConfig>
 8006dea:	4603      	mov	r3, r0
 8006dec:	2b01      	cmp	r3, #1
 8006dee:	d101      	bne.n	8006df4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006df0:	2301      	movs	r3, #1
 8006df2:	e01b      	b.n	8006e2c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	685a      	ldr	r2, [r3, #4]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006e02:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	689a      	ldr	r2, [r3, #8]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006e12:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	681a      	ldr	r2, [r3, #0]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f042 0201 	orr.w	r2, r2, #1
 8006e22:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f001 f83f 	bl	8007ea8 <UART_CheckIdleState>
 8006e2a:	4603      	mov	r3, r0
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	3708      	adds	r7, #8
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}

08006e34 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b08a      	sub	sp, #40	@ 0x28
 8006e38:	af02      	add	r7, sp, #8
 8006e3a:	60f8      	str	r0, [r7, #12]
 8006e3c:	60b9      	str	r1, [r7, #8]
 8006e3e:	603b      	str	r3, [r7, #0]
 8006e40:	4613      	mov	r3, r2
 8006e42:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006e48:	2b20      	cmp	r3, #32
 8006e4a:	d177      	bne.n	8006f3c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d002      	beq.n	8006e58 <HAL_UART_Transmit+0x24>
 8006e52:	88fb      	ldrh	r3, [r7, #6]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d101      	bne.n	8006e5c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006e58:	2301      	movs	r3, #1
 8006e5a:	e070      	b.n	8006f3e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2221      	movs	r2, #33	@ 0x21
 8006e68:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e6a:	f7fc feb1 	bl	8003bd0 <HAL_GetTick>
 8006e6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	88fa      	ldrh	r2, [r7, #6]
 8006e74:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	88fa      	ldrh	r2, [r7, #6]
 8006e7c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	689b      	ldr	r3, [r3, #8]
 8006e84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e88:	d108      	bne.n	8006e9c <HAL_UART_Transmit+0x68>
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	691b      	ldr	r3, [r3, #16]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d104      	bne.n	8006e9c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006e92:	2300      	movs	r3, #0
 8006e94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	61bb      	str	r3, [r7, #24]
 8006e9a:	e003      	b.n	8006ea4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006ea4:	e02f      	b.n	8006f06 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	9300      	str	r3, [sp, #0]
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	2200      	movs	r2, #0
 8006eae:	2180      	movs	r1, #128	@ 0x80
 8006eb0:	68f8      	ldr	r0, [r7, #12]
 8006eb2:	f001 f8a1 	bl	8007ff8 <UART_WaitOnFlagUntilTimeout>
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d004      	beq.n	8006ec6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	2220      	movs	r2, #32
 8006ec0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006ec2:	2303      	movs	r3, #3
 8006ec4:	e03b      	b.n	8006f3e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006ec6:	69fb      	ldr	r3, [r7, #28]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d10b      	bne.n	8006ee4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006ecc:	69bb      	ldr	r3, [r7, #24]
 8006ece:	881a      	ldrh	r2, [r3, #0]
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ed8:	b292      	uxth	r2, r2
 8006eda:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006edc:	69bb      	ldr	r3, [r7, #24]
 8006ede:	3302      	adds	r3, #2
 8006ee0:	61bb      	str	r3, [r7, #24]
 8006ee2:	e007      	b.n	8006ef4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ee4:	69fb      	ldr	r3, [r7, #28]
 8006ee6:	781a      	ldrb	r2, [r3, #0]
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006eee:	69fb      	ldr	r3, [r7, #28]
 8006ef0:	3301      	adds	r3, #1
 8006ef2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006efa:	b29b      	uxth	r3, r3
 8006efc:	3b01      	subs	r3, #1
 8006efe:	b29a      	uxth	r2, r3
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006f0c:	b29b      	uxth	r3, r3
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d1c9      	bne.n	8006ea6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	9300      	str	r3, [sp, #0]
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	2140      	movs	r1, #64	@ 0x40
 8006f1c:	68f8      	ldr	r0, [r7, #12]
 8006f1e:	f001 f86b 	bl	8007ff8 <UART_WaitOnFlagUntilTimeout>
 8006f22:	4603      	mov	r3, r0
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d004      	beq.n	8006f32 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2220      	movs	r2, #32
 8006f2c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006f2e:	2303      	movs	r3, #3
 8006f30:	e005      	b.n	8006f3e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2220      	movs	r2, #32
 8006f36:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006f38:	2300      	movs	r3, #0
 8006f3a:	e000      	b.n	8006f3e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006f3c:	2302      	movs	r3, #2
  }
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	3720      	adds	r7, #32
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}
	...

08006f48 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b08a      	sub	sp, #40	@ 0x28
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	60f8      	str	r0, [r7, #12]
 8006f50:	60b9      	str	r1, [r7, #8]
 8006f52:	4613      	mov	r3, r2
 8006f54:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f5a:	2b20      	cmp	r3, #32
 8006f5c:	d165      	bne.n	800702a <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d002      	beq.n	8006f6a <HAL_UART_Transmit_DMA+0x22>
 8006f64:	88fb      	ldrh	r3, [r7, #6]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d101      	bne.n	8006f6e <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e05e      	b.n	800702c <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	68ba      	ldr	r2, [r7, #8]
 8006f72:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	88fa      	ldrh	r2, [r7, #6]
 8006f78:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	88fa      	ldrh	r2, [r7, #6]
 8006f80:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2200      	movs	r2, #0
 8006f88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	2221      	movs	r2, #33	@ 0x21
 8006f90:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d027      	beq.n	8006fea <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f9e:	4a25      	ldr	r2, [pc, #148]	@ (8007034 <HAL_UART_Transmit_DMA+0xec>)
 8006fa0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fa6:	4a24      	ldr	r2, [pc, #144]	@ (8007038 <HAL_UART_Transmit_DMA+0xf0>)
 8006fa8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fae:	4a23      	ldr	r2, [pc, #140]	@ (800703c <HAL_UART_Transmit_DMA+0xf4>)
 8006fb0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fc2:	4619      	mov	r1, r3
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	3328      	adds	r3, #40	@ 0x28
 8006fca:	461a      	mov	r2, r3
 8006fcc:	88fb      	ldrh	r3, [r7, #6]
 8006fce:	f7fd f805 	bl	8003fdc <HAL_DMA_Start_IT>
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d008      	beq.n	8006fea <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2210      	movs	r2, #16
 8006fdc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	2220      	movs	r2, #32
 8006fe4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e020      	b.n	800702c <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	2240      	movs	r2, #64	@ 0x40
 8006ff0:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	3308      	adds	r3, #8
 8006ff8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	e853 3f00 	ldrex	r3, [r3]
 8007000:	613b      	str	r3, [r7, #16]
   return(result);
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007008:	627b      	str	r3, [r7, #36]	@ 0x24
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	3308      	adds	r3, #8
 8007010:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007012:	623a      	str	r2, [r7, #32]
 8007014:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007016:	69f9      	ldr	r1, [r7, #28]
 8007018:	6a3a      	ldr	r2, [r7, #32]
 800701a:	e841 2300 	strex	r3, r2, [r1]
 800701e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007020:	69bb      	ldr	r3, [r7, #24]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d1e5      	bne.n	8006ff2 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 8007026:	2300      	movs	r3, #0
 8007028:	e000      	b.n	800702c <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800702a:	2302      	movs	r3, #2
  }
}
 800702c:	4618      	mov	r0, r3
 800702e:	3728      	adds	r7, #40	@ 0x28
 8007030:	46bd      	mov	sp, r7
 8007032:	bd80      	pop	{r7, pc}
 8007034:	08008329 	.word	0x08008329
 8007038:	080083c3 	.word	0x080083c3
 800703c:	08008549 	.word	0x08008549

08007040 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b08a      	sub	sp, #40	@ 0x28
 8007044:	af00      	add	r7, sp, #0
 8007046:	60f8      	str	r0, [r7, #12]
 8007048:	60b9      	str	r1, [r7, #8]
 800704a:	4613      	mov	r3, r2
 800704c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007054:	2b20      	cmp	r3, #32
 8007056:	d137      	bne.n	80070c8 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d002      	beq.n	8007064 <HAL_UART_Receive_DMA+0x24>
 800705e:	88fb      	ldrh	r3, [r7, #6]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d101      	bne.n	8007068 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8007064:	2301      	movs	r3, #1
 8007066:	e030      	b.n	80070ca <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2200      	movs	r2, #0
 800706c:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4a18      	ldr	r2, [pc, #96]	@ (80070d4 <HAL_UART_Receive_DMA+0x94>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d01f      	beq.n	80070b8 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007082:	2b00      	cmp	r3, #0
 8007084:	d018      	beq.n	80070b8 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	e853 3f00 	ldrex	r3, [r3]
 8007092:	613b      	str	r3, [r7, #16]
   return(result);
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800709a:	627b      	str	r3, [r7, #36]	@ 0x24
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	461a      	mov	r2, r3
 80070a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070a4:	623b      	str	r3, [r7, #32]
 80070a6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a8:	69f9      	ldr	r1, [r7, #28]
 80070aa:	6a3a      	ldr	r2, [r7, #32]
 80070ac:	e841 2300 	strex	r3, r2, [r1]
 80070b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80070b2:	69bb      	ldr	r3, [r7, #24]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d1e6      	bne.n	8007086 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80070b8:	88fb      	ldrh	r3, [r7, #6]
 80070ba:	461a      	mov	r2, r3
 80070bc:	68b9      	ldr	r1, [r7, #8]
 80070be:	68f8      	ldr	r0, [r7, #12]
 80070c0:	f001 f808 	bl	80080d4 <UART_Start_Receive_DMA>
 80070c4:	4603      	mov	r3, r0
 80070c6:	e000      	b.n	80070ca <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80070c8:	2302      	movs	r3, #2
  }
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3728      	adds	r7, #40	@ 0x28
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
 80070d2:	bf00      	nop
 80070d4:	40008000 	.word	0x40008000

080070d8 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b09a      	sub	sp, #104	@ 0x68
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
#else
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070e8:	e853 3f00 	ldrex	r3, [r3]
 80070ec:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80070ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80070f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80070f4:	667b      	str	r3, [r7, #100]	@ 0x64
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	461a      	mov	r2, r3
 80070fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80070fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8007100:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007102:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007104:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007106:	e841 2300 	strex	r3, r2, [r1]
 800710a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800710c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800710e:	2b00      	cmp	r3, #0
 8007110:	d1e6      	bne.n	80070e0 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	3308      	adds	r3, #8
 8007118:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800711a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800711c:	e853 3f00 	ldrex	r3, [r3]
 8007120:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007124:	f023 0301 	bic.w	r3, r3, #1
 8007128:	663b      	str	r3, [r7, #96]	@ 0x60
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	3308      	adds	r3, #8
 8007130:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007132:	643a      	str	r2, [r7, #64]	@ 0x40
 8007134:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007136:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007138:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800713a:	e841 2300 	strex	r3, r2, [r1]
 800713e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007142:	2b00      	cmp	r3, #0
 8007144:	d1e5      	bne.n	8007112 <HAL_UART_AbortReceive+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800714a:	2b01      	cmp	r3, #1
 800714c:	d118      	bne.n	8007180 <HAL_UART_AbortReceive+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007154:	6a3b      	ldr	r3, [r7, #32]
 8007156:	e853 3f00 	ldrex	r3, [r3]
 800715a:	61fb      	str	r3, [r7, #28]
   return(result);
 800715c:	69fb      	ldr	r3, [r7, #28]
 800715e:	f023 0310 	bic.w	r3, r3, #16
 8007162:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	461a      	mov	r2, r3
 800716a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800716c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800716e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007170:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007172:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007174:	e841 2300 	strex	r3, r2, [r1]
 8007178:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800717a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800717c:	2b00      	cmp	r3, #0
 800717e:	d1e6      	bne.n	800714e <HAL_UART_AbortReceive+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800718a:	2b40      	cmp	r3, #64	@ 0x40
 800718c:	d137      	bne.n	80071fe <HAL_UART_AbortReceive+0x126>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	3308      	adds	r3, #8
 8007194:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	e853 3f00 	ldrex	r3, [r3]
 800719c:	60bb      	str	r3, [r7, #8]
   return(result);
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071a4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	3308      	adds	r3, #8
 80071ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80071ae:	61ba      	str	r2, [r7, #24]
 80071b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071b2:	6979      	ldr	r1, [r7, #20]
 80071b4:	69ba      	ldr	r2, [r7, #24]
 80071b6:	e841 2300 	strex	r3, r2, [r1]
 80071ba:	613b      	str	r3, [r7, #16]
   return(result);
 80071bc:	693b      	ldr	r3, [r7, #16]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d1e5      	bne.n	800718e <HAL_UART_AbortReceive+0xb6>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d019      	beq.n	80071fe <HAL_UART_AbortReceive+0x126>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071ce:	2200      	movs	r2, #0
 80071d0:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071d6:	4618      	mov	r0, r3
 80071d8:	f7fc ff60 	bl	800409c <HAL_DMA_Abort>
 80071dc:	4603      	mov	r3, r0
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d00d      	beq.n	80071fe <HAL_UART_AbortReceive+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071e6:	4618      	mov	r0, r3
 80071e8:	f7fd f886 	bl	80042f8 <HAL_DMA_GetError>
 80071ec:	4603      	mov	r3, r0
 80071ee:	2b20      	cmp	r3, #32
 80071f0:	d105      	bne.n	80071fe <HAL_UART_AbortReceive+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2210      	movs	r2, #16
 80071f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80071fa:	2303      	movs	r3, #3
 80071fc:	e019      	b.n	8007232 <HAL_UART_AbortReceive+0x15a>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2200      	movs	r2, #0
 8007202:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	220f      	movs	r2, #15
 800720c:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	8b1b      	ldrh	r3, [r3, #24]
 8007214:	b29a      	uxth	r2, r3
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f042 0208 	orr.w	r2, r2, #8
 800721e:	b292      	uxth	r2, r2
 8007220:	831a      	strh	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2220      	movs	r2, #32
 8007226:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2200      	movs	r2, #0
 800722e:	661a      	str	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 8007230:	2300      	movs	r3, #0
}
 8007232:	4618      	mov	r0, r3
 8007234:	3768      	adds	r7, #104	@ 0x68
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}
	...

0800723c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b0ba      	sub	sp, #232	@ 0xe8
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	69db      	ldr	r3, [r3, #28]
 800724a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	689b      	ldr	r3, [r3, #8]
 800725e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007262:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007266:	f640 030f 	movw	r3, #2063	@ 0x80f
 800726a:	4013      	ands	r3, r2
 800726c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007270:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007274:	2b00      	cmp	r3, #0
 8007276:	d115      	bne.n	80072a4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007278:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800727c:	f003 0320 	and.w	r3, r3, #32
 8007280:	2b00      	cmp	r3, #0
 8007282:	d00f      	beq.n	80072a4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007284:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007288:	f003 0320 	and.w	r3, r3, #32
 800728c:	2b00      	cmp	r3, #0
 800728e:	d009      	beq.n	80072a4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007294:	2b00      	cmp	r3, #0
 8007296:	f000 82ca 	beq.w	800782e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	4798      	blx	r3
      }
      return;
 80072a2:	e2c4      	b.n	800782e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80072a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	f000 8117 	beq.w	80074dc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80072ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072b2:	f003 0301 	and.w	r3, r3, #1
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d106      	bne.n	80072c8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80072ba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80072be:	4b85      	ldr	r3, [pc, #532]	@ (80074d4 <HAL_UART_IRQHandler+0x298>)
 80072c0:	4013      	ands	r3, r2
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	f000 810a 	beq.w	80074dc <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80072c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072cc:	f003 0301 	and.w	r3, r3, #1
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d011      	beq.n	80072f8 <HAL_UART_IRQHandler+0xbc>
 80072d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d00b      	beq.n	80072f8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	2201      	movs	r2, #1
 80072e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072ee:	f043 0201 	orr.w	r2, r3, #1
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80072f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072fc:	f003 0302 	and.w	r3, r3, #2
 8007300:	2b00      	cmp	r3, #0
 8007302:	d011      	beq.n	8007328 <HAL_UART_IRQHandler+0xec>
 8007304:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007308:	f003 0301 	and.w	r3, r3, #1
 800730c:	2b00      	cmp	r3, #0
 800730e:	d00b      	beq.n	8007328 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	2202      	movs	r2, #2
 8007316:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800731e:	f043 0204 	orr.w	r2, r3, #4
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007328:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800732c:	f003 0304 	and.w	r3, r3, #4
 8007330:	2b00      	cmp	r3, #0
 8007332:	d011      	beq.n	8007358 <HAL_UART_IRQHandler+0x11c>
 8007334:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007338:	f003 0301 	and.w	r3, r3, #1
 800733c:	2b00      	cmp	r3, #0
 800733e:	d00b      	beq.n	8007358 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	2204      	movs	r2, #4
 8007346:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800734e:	f043 0202 	orr.w	r2, r3, #2
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007358:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800735c:	f003 0308 	and.w	r3, r3, #8
 8007360:	2b00      	cmp	r3, #0
 8007362:	d017      	beq.n	8007394 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007364:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007368:	f003 0320 	and.w	r3, r3, #32
 800736c:	2b00      	cmp	r3, #0
 800736e:	d105      	bne.n	800737c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007370:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007374:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007378:	2b00      	cmp	r3, #0
 800737a:	d00b      	beq.n	8007394 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	2208      	movs	r2, #8
 8007382:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800738a:	f043 0208 	orr.w	r2, r3, #8
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007394:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007398:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800739c:	2b00      	cmp	r3, #0
 800739e:	d012      	beq.n	80073c6 <HAL_UART_IRQHandler+0x18a>
 80073a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073a4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d00c      	beq.n	80073c6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80073b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073bc:	f043 0220 	orr.w	r2, r3, #32
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	f000 8230 	beq.w	8007832 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80073d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073d6:	f003 0320 	and.w	r3, r3, #32
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d00d      	beq.n	80073fa <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80073de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073e2:	f003 0320 	and.w	r3, r3, #32
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d007      	beq.n	80073fa <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d003      	beq.n	80073fa <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80073f6:	6878      	ldr	r0, [r7, #4]
 80073f8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007400:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	689b      	ldr	r3, [r3, #8]
 800740a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800740e:	2b40      	cmp	r3, #64	@ 0x40
 8007410:	d005      	beq.n	800741e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007412:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007416:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800741a:	2b00      	cmp	r3, #0
 800741c:	d04f      	beq.n	80074be <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	f000 ff1e 	bl	8008260 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	689b      	ldr	r3, [r3, #8]
 800742a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800742e:	2b40      	cmp	r3, #64	@ 0x40
 8007430:	d141      	bne.n	80074b6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	3308      	adds	r3, #8
 8007438:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800743c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007440:	e853 3f00 	ldrex	r3, [r3]
 8007444:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007448:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800744c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007450:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	3308      	adds	r3, #8
 800745a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800745e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007462:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007466:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800746a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800746e:	e841 2300 	strex	r3, r2, [r1]
 8007472:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007476:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800747a:	2b00      	cmp	r3, #0
 800747c:	d1d9      	bne.n	8007432 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007482:	2b00      	cmp	r3, #0
 8007484:	d013      	beq.n	80074ae <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800748a:	4a13      	ldr	r2, [pc, #76]	@ (80074d8 <HAL_UART_IRQHandler+0x29c>)
 800748c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007492:	4618      	mov	r0, r3
 8007494:	f7fc fe40 	bl	8004118 <HAL_DMA_Abort_IT>
 8007498:	4603      	mov	r3, r0
 800749a:	2b00      	cmp	r3, #0
 800749c:	d017      	beq.n	80074ce <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074a4:	687a      	ldr	r2, [r7, #4]
 80074a6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80074a8:	4610      	mov	r0, r2
 80074aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074ac:	e00f      	b.n	80074ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f000 f9e8 	bl	8007884 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074b4:	e00b      	b.n	80074ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f000 f9e4 	bl	8007884 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074bc:	e007      	b.n	80074ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f000 f9e0 	bl	8007884 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2200      	movs	r2, #0
 80074c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80074cc:	e1b1      	b.n	8007832 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074ce:	bf00      	nop
    return;
 80074d0:	e1af      	b.n	8007832 <HAL_UART_IRQHandler+0x5f6>
 80074d2:	bf00      	nop
 80074d4:	04000120 	.word	0x04000120
 80074d8:	080085c7 	.word	0x080085c7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	f040 816a 	bne.w	80077ba <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80074e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074ea:	f003 0310 	and.w	r3, r3, #16
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	f000 8163 	beq.w	80077ba <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80074f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074f8:	f003 0310 	and.w	r3, r3, #16
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	f000 815c 	beq.w	80077ba <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	2210      	movs	r2, #16
 8007508:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007514:	2b40      	cmp	r3, #64	@ 0x40
 8007516:	f040 80d4 	bne.w	80076c2 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007526:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800752a:	2b00      	cmp	r3, #0
 800752c:	f000 80ad 	beq.w	800768a <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007536:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800753a:	429a      	cmp	r2, r3
 800753c:	f080 80a5 	bcs.w	800768a <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007546:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f003 0320 	and.w	r3, r3, #32
 8007556:	2b00      	cmp	r3, #0
 8007558:	f040 8086 	bne.w	8007668 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007564:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007568:	e853 3f00 	ldrex	r3, [r3]
 800756c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007570:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007574:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007578:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	461a      	mov	r2, r3
 8007582:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007586:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800758a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800758e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007592:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007596:	e841 2300 	strex	r3, r2, [r1]
 800759a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800759e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d1da      	bne.n	800755c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	3308      	adds	r3, #8
 80075ac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80075b0:	e853 3f00 	ldrex	r3, [r3]
 80075b4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80075b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075b8:	f023 0301 	bic.w	r3, r3, #1
 80075bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	3308      	adds	r3, #8
 80075c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80075ca:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80075ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075d0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80075d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80075d6:	e841 2300 	strex	r3, r2, [r1]
 80075da:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80075dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d1e1      	bne.n	80075a6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	3308      	adds	r3, #8
 80075e8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80075ec:	e853 3f00 	ldrex	r3, [r3]
 80075f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80075f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	3308      	adds	r3, #8
 8007602:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007606:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007608:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800760a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800760c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800760e:	e841 2300 	strex	r3, r2, [r1]
 8007612:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007614:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007616:	2b00      	cmp	r3, #0
 8007618:	d1e3      	bne.n	80075e2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2220      	movs	r2, #32
 800761e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2200      	movs	r2, #0
 8007626:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800762e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007630:	e853 3f00 	ldrex	r3, [r3]
 8007634:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007636:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007638:	f023 0310 	bic.w	r3, r3, #16
 800763c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	461a      	mov	r2, r3
 8007646:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800764a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800764c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800764e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007650:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007652:	e841 2300 	strex	r3, r2, [r1]
 8007656:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007658:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800765a:	2b00      	cmp	r3, #0
 800765c:	d1e4      	bne.n	8007628 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007662:	4618      	mov	r0, r3
 8007664:	f7fc fd1a 	bl	800409c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2202      	movs	r2, #2
 800766c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800767a:	b29b      	uxth	r3, r3
 800767c:	1ad3      	subs	r3, r2, r3
 800767e:	b29b      	uxth	r3, r3
 8007680:	4619      	mov	r1, r3
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	f000 f908 	bl	8007898 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007688:	e0d5      	b.n	8007836 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007690:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007694:	429a      	cmp	r2, r3
 8007696:	f040 80ce 	bne.w	8007836 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f003 0320 	and.w	r3, r3, #32
 80076a6:	2b20      	cmp	r3, #32
 80076a8:	f040 80c5 	bne.w	8007836 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2202      	movs	r2, #2
 80076b0:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80076b8:	4619      	mov	r1, r3
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f000 f8ec 	bl	8007898 <HAL_UARTEx_RxEventCallback>
      return;
 80076c0:	e0b9      	b.n	8007836 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80076ce:	b29b      	uxth	r3, r3
 80076d0:	1ad3      	subs	r3, r2, r3
 80076d2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80076dc:	b29b      	uxth	r3, r3
 80076de:	2b00      	cmp	r3, #0
 80076e0:	f000 80ab 	beq.w	800783a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 80076e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	f000 80a6 	beq.w	800783a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076f6:	e853 3f00 	ldrex	r3, [r3]
 80076fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80076fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007702:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	461a      	mov	r2, r3
 800770c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007710:	647b      	str	r3, [r7, #68]	@ 0x44
 8007712:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007714:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007716:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007718:	e841 2300 	strex	r3, r2, [r1]
 800771c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800771e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007720:	2b00      	cmp	r3, #0
 8007722:	d1e4      	bne.n	80076ee <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	3308      	adds	r3, #8
 800772a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800772c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800772e:	e853 3f00 	ldrex	r3, [r3]
 8007732:	623b      	str	r3, [r7, #32]
   return(result);
 8007734:	6a3b      	ldr	r3, [r7, #32]
 8007736:	f023 0301 	bic.w	r3, r3, #1
 800773a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	3308      	adds	r3, #8
 8007744:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007748:	633a      	str	r2, [r7, #48]	@ 0x30
 800774a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800774e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007750:	e841 2300 	strex	r3, r2, [r1]
 8007754:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007758:	2b00      	cmp	r3, #0
 800775a:	d1e3      	bne.n	8007724 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2220      	movs	r2, #32
 8007760:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2200      	movs	r2, #0
 8007768:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2200      	movs	r2, #0
 800776e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	e853 3f00 	ldrex	r3, [r3]
 800777c:	60fb      	str	r3, [r7, #12]
   return(result);
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	f023 0310 	bic.w	r3, r3, #16
 8007784:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	461a      	mov	r2, r3
 800778e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007792:	61fb      	str	r3, [r7, #28]
 8007794:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007796:	69b9      	ldr	r1, [r7, #24]
 8007798:	69fa      	ldr	r2, [r7, #28]
 800779a:	e841 2300 	strex	r3, r2, [r1]
 800779e:	617b      	str	r3, [r7, #20]
   return(result);
 80077a0:	697b      	ldr	r3, [r7, #20]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d1e4      	bne.n	8007770 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2202      	movs	r2, #2
 80077aa:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80077ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80077b0:	4619      	mov	r1, r3
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f000 f870 	bl	8007898 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80077b8:	e03f      	b.n	800783a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80077ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d00e      	beq.n	80077e4 <HAL_UART_IRQHandler+0x5a8>
 80077c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80077ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d008      	beq.n	80077e4 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80077da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	f000 ff32 	bl	8008646 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80077e2:	e02d      	b.n	8007840 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80077e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d00e      	beq.n	800780e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80077f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d008      	beq.n	800780e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007800:	2b00      	cmp	r3, #0
 8007802:	d01c      	beq.n	800783e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007808:	6878      	ldr	r0, [r7, #4]
 800780a:	4798      	blx	r3
    }
    return;
 800780c:	e017      	b.n	800783e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800780e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007812:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007816:	2b00      	cmp	r3, #0
 8007818:	d012      	beq.n	8007840 <HAL_UART_IRQHandler+0x604>
 800781a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800781e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007822:	2b00      	cmp	r3, #0
 8007824:	d00c      	beq.n	8007840 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f000 fee3 	bl	80085f2 <UART_EndTransmit_IT>
    return;
 800782c:	e008      	b.n	8007840 <HAL_UART_IRQHandler+0x604>
      return;
 800782e:	bf00      	nop
 8007830:	e006      	b.n	8007840 <HAL_UART_IRQHandler+0x604>
    return;
 8007832:	bf00      	nop
 8007834:	e004      	b.n	8007840 <HAL_UART_IRQHandler+0x604>
      return;
 8007836:	bf00      	nop
 8007838:	e002      	b.n	8007840 <HAL_UART_IRQHandler+0x604>
      return;
 800783a:	bf00      	nop
 800783c:	e000      	b.n	8007840 <HAL_UART_IRQHandler+0x604>
    return;
 800783e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8007840:	37e8      	adds	r7, #232	@ 0xe8
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}
 8007846:	bf00      	nop

08007848 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007848:	b480      	push	{r7}
 800784a:	b083      	sub	sp, #12
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007850:	bf00      	nop
 8007852:	370c      	adds	r7, #12
 8007854:	46bd      	mov	sp, r7
 8007856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785a:	4770      	bx	lr

0800785c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800785c:	b480      	push	{r7}
 800785e:	b083      	sub	sp, #12
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007864:	bf00      	nop
 8007866:	370c      	adds	r7, #12
 8007868:	46bd      	mov	sp, r7
 800786a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786e:	4770      	bx	lr

08007870 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007870:	b480      	push	{r7}
 8007872:	b083      	sub	sp, #12
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007878:	bf00      	nop
 800787a:	370c      	adds	r7, #12
 800787c:	46bd      	mov	sp, r7
 800787e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007882:	4770      	bx	lr

08007884 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007884:	b480      	push	{r7}
 8007886:	b083      	sub	sp, #12
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800788c:	bf00      	nop
 800788e:	370c      	adds	r7, #12
 8007890:	46bd      	mov	sp, r7
 8007892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007896:	4770      	bx	lr

08007898 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007898:	b480      	push	{r7}
 800789a:	b083      	sub	sp, #12
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
 80078a0:	460b      	mov	r3, r1
 80078a2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80078a4:	bf00      	nop
 80078a6:	370c      	adds	r7, #12
 80078a8:	46bd      	mov	sp, r7
 80078aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ae:	4770      	bx	lr

080078b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80078b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80078b4:	b08a      	sub	sp, #40	@ 0x28
 80078b6:	af00      	add	r7, sp, #0
 80078b8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80078ba:	2300      	movs	r3, #0
 80078bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	689a      	ldr	r2, [r3, #8]
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	691b      	ldr	r3, [r3, #16]
 80078c8:	431a      	orrs	r2, r3
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	695b      	ldr	r3, [r3, #20]
 80078ce:	431a      	orrs	r2, r3
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	69db      	ldr	r3, [r3, #28]
 80078d4:	4313      	orrs	r3, r2
 80078d6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	681a      	ldr	r2, [r3, #0]
 80078de:	4b9e      	ldr	r3, [pc, #632]	@ (8007b58 <UART_SetConfig+0x2a8>)
 80078e0:	4013      	ands	r3, r2
 80078e2:	68fa      	ldr	r2, [r7, #12]
 80078e4:	6812      	ldr	r2, [r2, #0]
 80078e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80078e8:	430b      	orrs	r3, r1
 80078ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	685b      	ldr	r3, [r3, #4]
 80078f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	68da      	ldr	r2, [r3, #12]
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	430a      	orrs	r2, r1
 8007900:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	699b      	ldr	r3, [r3, #24]
 8007906:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4a93      	ldr	r2, [pc, #588]	@ (8007b5c <UART_SetConfig+0x2ac>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d004      	beq.n	800791c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	6a1b      	ldr	r3, [r3, #32]
 8007916:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007918:	4313      	orrs	r3, r2
 800791a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	689b      	ldr	r3, [r3, #8]
 8007922:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800792c:	430a      	orrs	r2, r1
 800792e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	4a8a      	ldr	r2, [pc, #552]	@ (8007b60 <UART_SetConfig+0x2b0>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d126      	bne.n	8007988 <UART_SetConfig+0xd8>
 800793a:	4b8a      	ldr	r3, [pc, #552]	@ (8007b64 <UART_SetConfig+0x2b4>)
 800793c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007940:	f003 0303 	and.w	r3, r3, #3
 8007944:	2b03      	cmp	r3, #3
 8007946:	d81b      	bhi.n	8007980 <UART_SetConfig+0xd0>
 8007948:	a201      	add	r2, pc, #4	@ (adr r2, 8007950 <UART_SetConfig+0xa0>)
 800794a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800794e:	bf00      	nop
 8007950:	08007961 	.word	0x08007961
 8007954:	08007971 	.word	0x08007971
 8007958:	08007969 	.word	0x08007969
 800795c:	08007979 	.word	0x08007979
 8007960:	2301      	movs	r3, #1
 8007962:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007966:	e0ab      	b.n	8007ac0 <UART_SetConfig+0x210>
 8007968:	2302      	movs	r3, #2
 800796a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800796e:	e0a7      	b.n	8007ac0 <UART_SetConfig+0x210>
 8007970:	2304      	movs	r3, #4
 8007972:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007976:	e0a3      	b.n	8007ac0 <UART_SetConfig+0x210>
 8007978:	2308      	movs	r3, #8
 800797a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800797e:	e09f      	b.n	8007ac0 <UART_SetConfig+0x210>
 8007980:	2310      	movs	r3, #16
 8007982:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007986:	e09b      	b.n	8007ac0 <UART_SetConfig+0x210>
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	4a76      	ldr	r2, [pc, #472]	@ (8007b68 <UART_SetConfig+0x2b8>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d138      	bne.n	8007a04 <UART_SetConfig+0x154>
 8007992:	4b74      	ldr	r3, [pc, #464]	@ (8007b64 <UART_SetConfig+0x2b4>)
 8007994:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007998:	f003 030c 	and.w	r3, r3, #12
 800799c:	2b0c      	cmp	r3, #12
 800799e:	d82d      	bhi.n	80079fc <UART_SetConfig+0x14c>
 80079a0:	a201      	add	r2, pc, #4	@ (adr r2, 80079a8 <UART_SetConfig+0xf8>)
 80079a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079a6:	bf00      	nop
 80079a8:	080079dd 	.word	0x080079dd
 80079ac:	080079fd 	.word	0x080079fd
 80079b0:	080079fd 	.word	0x080079fd
 80079b4:	080079fd 	.word	0x080079fd
 80079b8:	080079ed 	.word	0x080079ed
 80079bc:	080079fd 	.word	0x080079fd
 80079c0:	080079fd 	.word	0x080079fd
 80079c4:	080079fd 	.word	0x080079fd
 80079c8:	080079e5 	.word	0x080079e5
 80079cc:	080079fd 	.word	0x080079fd
 80079d0:	080079fd 	.word	0x080079fd
 80079d4:	080079fd 	.word	0x080079fd
 80079d8:	080079f5 	.word	0x080079f5
 80079dc:	2300      	movs	r3, #0
 80079de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079e2:	e06d      	b.n	8007ac0 <UART_SetConfig+0x210>
 80079e4:	2302      	movs	r3, #2
 80079e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079ea:	e069      	b.n	8007ac0 <UART_SetConfig+0x210>
 80079ec:	2304      	movs	r3, #4
 80079ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079f2:	e065      	b.n	8007ac0 <UART_SetConfig+0x210>
 80079f4:	2308      	movs	r3, #8
 80079f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079fa:	e061      	b.n	8007ac0 <UART_SetConfig+0x210>
 80079fc:	2310      	movs	r3, #16
 80079fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a02:	e05d      	b.n	8007ac0 <UART_SetConfig+0x210>
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	4a58      	ldr	r2, [pc, #352]	@ (8007b6c <UART_SetConfig+0x2bc>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d125      	bne.n	8007a5a <UART_SetConfig+0x1aa>
 8007a0e:	4b55      	ldr	r3, [pc, #340]	@ (8007b64 <UART_SetConfig+0x2b4>)
 8007a10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a14:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007a18:	2b30      	cmp	r3, #48	@ 0x30
 8007a1a:	d016      	beq.n	8007a4a <UART_SetConfig+0x19a>
 8007a1c:	2b30      	cmp	r3, #48	@ 0x30
 8007a1e:	d818      	bhi.n	8007a52 <UART_SetConfig+0x1a2>
 8007a20:	2b20      	cmp	r3, #32
 8007a22:	d00a      	beq.n	8007a3a <UART_SetConfig+0x18a>
 8007a24:	2b20      	cmp	r3, #32
 8007a26:	d814      	bhi.n	8007a52 <UART_SetConfig+0x1a2>
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d002      	beq.n	8007a32 <UART_SetConfig+0x182>
 8007a2c:	2b10      	cmp	r3, #16
 8007a2e:	d008      	beq.n	8007a42 <UART_SetConfig+0x192>
 8007a30:	e00f      	b.n	8007a52 <UART_SetConfig+0x1a2>
 8007a32:	2300      	movs	r3, #0
 8007a34:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a38:	e042      	b.n	8007ac0 <UART_SetConfig+0x210>
 8007a3a:	2302      	movs	r3, #2
 8007a3c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a40:	e03e      	b.n	8007ac0 <UART_SetConfig+0x210>
 8007a42:	2304      	movs	r3, #4
 8007a44:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a48:	e03a      	b.n	8007ac0 <UART_SetConfig+0x210>
 8007a4a:	2308      	movs	r3, #8
 8007a4c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a50:	e036      	b.n	8007ac0 <UART_SetConfig+0x210>
 8007a52:	2310      	movs	r3, #16
 8007a54:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a58:	e032      	b.n	8007ac0 <UART_SetConfig+0x210>
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	4a3f      	ldr	r2, [pc, #252]	@ (8007b5c <UART_SetConfig+0x2ac>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d12a      	bne.n	8007aba <UART_SetConfig+0x20a>
 8007a64:	4b3f      	ldr	r3, [pc, #252]	@ (8007b64 <UART_SetConfig+0x2b4>)
 8007a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a6a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007a6e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007a72:	d01a      	beq.n	8007aaa <UART_SetConfig+0x1fa>
 8007a74:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007a78:	d81b      	bhi.n	8007ab2 <UART_SetConfig+0x202>
 8007a7a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007a7e:	d00c      	beq.n	8007a9a <UART_SetConfig+0x1ea>
 8007a80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007a84:	d815      	bhi.n	8007ab2 <UART_SetConfig+0x202>
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d003      	beq.n	8007a92 <UART_SetConfig+0x1e2>
 8007a8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a8e:	d008      	beq.n	8007aa2 <UART_SetConfig+0x1f2>
 8007a90:	e00f      	b.n	8007ab2 <UART_SetConfig+0x202>
 8007a92:	2300      	movs	r3, #0
 8007a94:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a98:	e012      	b.n	8007ac0 <UART_SetConfig+0x210>
 8007a9a:	2302      	movs	r3, #2
 8007a9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007aa0:	e00e      	b.n	8007ac0 <UART_SetConfig+0x210>
 8007aa2:	2304      	movs	r3, #4
 8007aa4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007aa8:	e00a      	b.n	8007ac0 <UART_SetConfig+0x210>
 8007aaa:	2308      	movs	r3, #8
 8007aac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ab0:	e006      	b.n	8007ac0 <UART_SetConfig+0x210>
 8007ab2:	2310      	movs	r3, #16
 8007ab4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ab8:	e002      	b.n	8007ac0 <UART_SetConfig+0x210>
 8007aba:	2310      	movs	r3, #16
 8007abc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	4a25      	ldr	r2, [pc, #148]	@ (8007b5c <UART_SetConfig+0x2ac>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	f040 808a 	bne.w	8007be0 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007acc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007ad0:	2b08      	cmp	r3, #8
 8007ad2:	d824      	bhi.n	8007b1e <UART_SetConfig+0x26e>
 8007ad4:	a201      	add	r2, pc, #4	@ (adr r2, 8007adc <UART_SetConfig+0x22c>)
 8007ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ada:	bf00      	nop
 8007adc:	08007b01 	.word	0x08007b01
 8007ae0:	08007b1f 	.word	0x08007b1f
 8007ae4:	08007b09 	.word	0x08007b09
 8007ae8:	08007b1f 	.word	0x08007b1f
 8007aec:	08007b0f 	.word	0x08007b0f
 8007af0:	08007b1f 	.word	0x08007b1f
 8007af4:	08007b1f 	.word	0x08007b1f
 8007af8:	08007b1f 	.word	0x08007b1f
 8007afc:	08007b17 	.word	0x08007b17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b00:	f7fd fc0a 	bl	8005318 <HAL_RCC_GetPCLK1Freq>
 8007b04:	61f8      	str	r0, [r7, #28]
        break;
 8007b06:	e010      	b.n	8007b2a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b08:	4b19      	ldr	r3, [pc, #100]	@ (8007b70 <UART_SetConfig+0x2c0>)
 8007b0a:	61fb      	str	r3, [r7, #28]
        break;
 8007b0c:	e00d      	b.n	8007b2a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b0e:	f7fd fb6b 	bl	80051e8 <HAL_RCC_GetSysClockFreq>
 8007b12:	61f8      	str	r0, [r7, #28]
        break;
 8007b14:	e009      	b.n	8007b2a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b1a:	61fb      	str	r3, [r7, #28]
        break;
 8007b1c:	e005      	b.n	8007b2a <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007b22:	2301      	movs	r3, #1
 8007b24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007b28:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007b2a:	69fb      	ldr	r3, [r7, #28]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	f000 8109 	beq.w	8007d44 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	685a      	ldr	r2, [r3, #4]
 8007b36:	4613      	mov	r3, r2
 8007b38:	005b      	lsls	r3, r3, #1
 8007b3a:	4413      	add	r3, r2
 8007b3c:	69fa      	ldr	r2, [r7, #28]
 8007b3e:	429a      	cmp	r2, r3
 8007b40:	d305      	bcc.n	8007b4e <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	685b      	ldr	r3, [r3, #4]
 8007b46:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007b48:	69fa      	ldr	r2, [r7, #28]
 8007b4a:	429a      	cmp	r2, r3
 8007b4c:	d912      	bls.n	8007b74 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8007b4e:	2301      	movs	r3, #1
 8007b50:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007b54:	e0f6      	b.n	8007d44 <UART_SetConfig+0x494>
 8007b56:	bf00      	nop
 8007b58:	efff69f3 	.word	0xefff69f3
 8007b5c:	40008000 	.word	0x40008000
 8007b60:	40013800 	.word	0x40013800
 8007b64:	40021000 	.word	0x40021000
 8007b68:	40004400 	.word	0x40004400
 8007b6c:	40004800 	.word	0x40004800
 8007b70:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007b74:	69fb      	ldr	r3, [r7, #28]
 8007b76:	2200      	movs	r2, #0
 8007b78:	461c      	mov	r4, r3
 8007b7a:	4615      	mov	r5, r2
 8007b7c:	f04f 0200 	mov.w	r2, #0
 8007b80:	f04f 0300 	mov.w	r3, #0
 8007b84:	022b      	lsls	r3, r5, #8
 8007b86:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007b8a:	0222      	lsls	r2, r4, #8
 8007b8c:	68f9      	ldr	r1, [r7, #12]
 8007b8e:	6849      	ldr	r1, [r1, #4]
 8007b90:	0849      	lsrs	r1, r1, #1
 8007b92:	2000      	movs	r0, #0
 8007b94:	4688      	mov	r8, r1
 8007b96:	4681      	mov	r9, r0
 8007b98:	eb12 0a08 	adds.w	sl, r2, r8
 8007b9c:	eb43 0b09 	adc.w	fp, r3, r9
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	685b      	ldr	r3, [r3, #4]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	603b      	str	r3, [r7, #0]
 8007ba8:	607a      	str	r2, [r7, #4]
 8007baa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007bae:	4650      	mov	r0, sl
 8007bb0:	4659      	mov	r1, fp
 8007bb2:	f7f9 f879 	bl	8000ca8 <__aeabi_uldivmod>
 8007bb6:	4602      	mov	r2, r0
 8007bb8:	460b      	mov	r3, r1
 8007bba:	4613      	mov	r3, r2
 8007bbc:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007bbe:	69bb      	ldr	r3, [r7, #24]
 8007bc0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007bc4:	d308      	bcc.n	8007bd8 <UART_SetConfig+0x328>
 8007bc6:	69bb      	ldr	r3, [r7, #24]
 8007bc8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007bcc:	d204      	bcs.n	8007bd8 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	69ba      	ldr	r2, [r7, #24]
 8007bd4:	60da      	str	r2, [r3, #12]
 8007bd6:	e0b5      	b.n	8007d44 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007bde:	e0b1      	b.n	8007d44 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	69db      	ldr	r3, [r3, #28]
 8007be4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007be8:	d15d      	bne.n	8007ca6 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 8007bea:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007bee:	2b08      	cmp	r3, #8
 8007bf0:	d827      	bhi.n	8007c42 <UART_SetConfig+0x392>
 8007bf2:	a201      	add	r2, pc, #4	@ (adr r2, 8007bf8 <UART_SetConfig+0x348>)
 8007bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bf8:	08007c1d 	.word	0x08007c1d
 8007bfc:	08007c25 	.word	0x08007c25
 8007c00:	08007c2d 	.word	0x08007c2d
 8007c04:	08007c43 	.word	0x08007c43
 8007c08:	08007c33 	.word	0x08007c33
 8007c0c:	08007c43 	.word	0x08007c43
 8007c10:	08007c43 	.word	0x08007c43
 8007c14:	08007c43 	.word	0x08007c43
 8007c18:	08007c3b 	.word	0x08007c3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c1c:	f7fd fb7c 	bl	8005318 <HAL_RCC_GetPCLK1Freq>
 8007c20:	61f8      	str	r0, [r7, #28]
        break;
 8007c22:	e014      	b.n	8007c4e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007c24:	f7fd fb8e 	bl	8005344 <HAL_RCC_GetPCLK2Freq>
 8007c28:	61f8      	str	r0, [r7, #28]
        break;
 8007c2a:	e010      	b.n	8007c4e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c2c:	4b4c      	ldr	r3, [pc, #304]	@ (8007d60 <UART_SetConfig+0x4b0>)
 8007c2e:	61fb      	str	r3, [r7, #28]
        break;
 8007c30:	e00d      	b.n	8007c4e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c32:	f7fd fad9 	bl	80051e8 <HAL_RCC_GetSysClockFreq>
 8007c36:	61f8      	str	r0, [r7, #28]
        break;
 8007c38:	e009      	b.n	8007c4e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c3e:	61fb      	str	r3, [r7, #28]
        break;
 8007c40:	e005      	b.n	8007c4e <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8007c42:	2300      	movs	r3, #0
 8007c44:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007c46:	2301      	movs	r3, #1
 8007c48:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007c4c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007c4e:	69fb      	ldr	r3, [r7, #28]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d077      	beq.n	8007d44 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007c54:	69fb      	ldr	r3, [r7, #28]
 8007c56:	005a      	lsls	r2, r3, #1
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	085b      	lsrs	r3, r3, #1
 8007c5e:	441a      	add	r2, r3
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	685b      	ldr	r3, [r3, #4]
 8007c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c68:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c6a:	69bb      	ldr	r3, [r7, #24]
 8007c6c:	2b0f      	cmp	r3, #15
 8007c6e:	d916      	bls.n	8007c9e <UART_SetConfig+0x3ee>
 8007c70:	69bb      	ldr	r3, [r7, #24]
 8007c72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c76:	d212      	bcs.n	8007c9e <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007c78:	69bb      	ldr	r3, [r7, #24]
 8007c7a:	b29b      	uxth	r3, r3
 8007c7c:	f023 030f 	bic.w	r3, r3, #15
 8007c80:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007c82:	69bb      	ldr	r3, [r7, #24]
 8007c84:	085b      	lsrs	r3, r3, #1
 8007c86:	b29b      	uxth	r3, r3
 8007c88:	f003 0307 	and.w	r3, r3, #7
 8007c8c:	b29a      	uxth	r2, r3
 8007c8e:	8afb      	ldrh	r3, [r7, #22]
 8007c90:	4313      	orrs	r3, r2
 8007c92:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	8afa      	ldrh	r2, [r7, #22]
 8007c9a:	60da      	str	r2, [r3, #12]
 8007c9c:	e052      	b.n	8007d44 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007ca4:	e04e      	b.n	8007d44 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007ca6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007caa:	2b08      	cmp	r3, #8
 8007cac:	d827      	bhi.n	8007cfe <UART_SetConfig+0x44e>
 8007cae:	a201      	add	r2, pc, #4	@ (adr r2, 8007cb4 <UART_SetConfig+0x404>)
 8007cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cb4:	08007cd9 	.word	0x08007cd9
 8007cb8:	08007ce1 	.word	0x08007ce1
 8007cbc:	08007ce9 	.word	0x08007ce9
 8007cc0:	08007cff 	.word	0x08007cff
 8007cc4:	08007cef 	.word	0x08007cef
 8007cc8:	08007cff 	.word	0x08007cff
 8007ccc:	08007cff 	.word	0x08007cff
 8007cd0:	08007cff 	.word	0x08007cff
 8007cd4:	08007cf7 	.word	0x08007cf7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007cd8:	f7fd fb1e 	bl	8005318 <HAL_RCC_GetPCLK1Freq>
 8007cdc:	61f8      	str	r0, [r7, #28]
        break;
 8007cde:	e014      	b.n	8007d0a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ce0:	f7fd fb30 	bl	8005344 <HAL_RCC_GetPCLK2Freq>
 8007ce4:	61f8      	str	r0, [r7, #28]
        break;
 8007ce6:	e010      	b.n	8007d0a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ce8:	4b1d      	ldr	r3, [pc, #116]	@ (8007d60 <UART_SetConfig+0x4b0>)
 8007cea:	61fb      	str	r3, [r7, #28]
        break;
 8007cec:	e00d      	b.n	8007d0a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007cee:	f7fd fa7b 	bl	80051e8 <HAL_RCC_GetSysClockFreq>
 8007cf2:	61f8      	str	r0, [r7, #28]
        break;
 8007cf4:	e009      	b.n	8007d0a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007cf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007cfa:	61fb      	str	r3, [r7, #28]
        break;
 8007cfc:	e005      	b.n	8007d0a <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8007cfe:	2300      	movs	r3, #0
 8007d00:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007d02:	2301      	movs	r3, #1
 8007d04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007d08:	bf00      	nop
    }

    if (pclk != 0U)
 8007d0a:	69fb      	ldr	r3, [r7, #28]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d019      	beq.n	8007d44 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	085a      	lsrs	r2, r3, #1
 8007d16:	69fb      	ldr	r3, [r7, #28]
 8007d18:	441a      	add	r2, r3
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d22:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d24:	69bb      	ldr	r3, [r7, #24]
 8007d26:	2b0f      	cmp	r3, #15
 8007d28:	d909      	bls.n	8007d3e <UART_SetConfig+0x48e>
 8007d2a:	69bb      	ldr	r3, [r7, #24]
 8007d2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d30:	d205      	bcs.n	8007d3e <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007d32:	69bb      	ldr	r3, [r7, #24]
 8007d34:	b29a      	uxth	r2, r3
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	60da      	str	r2, [r3, #12]
 8007d3c:	e002      	b.n	8007d44 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	2200      	movs	r2, #0
 8007d48:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007d50:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007d54:	4618      	mov	r0, r3
 8007d56:	3728      	adds	r7, #40	@ 0x28
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d5e:	bf00      	nop
 8007d60:	00f42400 	.word	0x00f42400

08007d64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b083      	sub	sp, #12
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d70:	f003 0308 	and.w	r3, r3, #8
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d00a      	beq.n	8007d8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	430a      	orrs	r2, r1
 8007d8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d92:	f003 0301 	and.w	r3, r3, #1
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d00a      	beq.n	8007db0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	685b      	ldr	r3, [r3, #4]
 8007da0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	430a      	orrs	r2, r1
 8007dae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007db4:	f003 0302 	and.w	r3, r3, #2
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d00a      	beq.n	8007dd2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	685b      	ldr	r3, [r3, #4]
 8007dc2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	430a      	orrs	r2, r1
 8007dd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dd6:	f003 0304 	and.w	r3, r3, #4
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d00a      	beq.n	8007df4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	685b      	ldr	r3, [r3, #4]
 8007de4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	430a      	orrs	r2, r1
 8007df2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007df8:	f003 0310 	and.w	r3, r3, #16
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d00a      	beq.n	8007e16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	689b      	ldr	r3, [r3, #8]
 8007e06:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	430a      	orrs	r2, r1
 8007e14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e1a:	f003 0320 	and.w	r3, r3, #32
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d00a      	beq.n	8007e38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	689b      	ldr	r3, [r3, #8]
 8007e28:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	430a      	orrs	r2, r1
 8007e36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d01a      	beq.n	8007e7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	430a      	orrs	r2, r1
 8007e58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e62:	d10a      	bne.n	8007e7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	685b      	ldr	r3, [r3, #4]
 8007e6a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	430a      	orrs	r2, r1
 8007e78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d00a      	beq.n	8007e9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	685b      	ldr	r3, [r3, #4]
 8007e8c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	430a      	orrs	r2, r1
 8007e9a:	605a      	str	r2, [r3, #4]
  }
}
 8007e9c:	bf00      	nop
 8007e9e:	370c      	adds	r7, #12
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea6:	4770      	bx	lr

08007ea8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b098      	sub	sp, #96	@ 0x60
 8007eac:	af02      	add	r7, sp, #8
 8007eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007eb8:	f7fb fe8a 	bl	8003bd0 <HAL_GetTick>
 8007ebc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f003 0308 	and.w	r3, r3, #8
 8007ec8:	2b08      	cmp	r3, #8
 8007eca:	d12e      	bne.n	8007f2a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ecc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007ed0:	9300      	str	r3, [sp, #0]
 8007ed2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007eda:	6878      	ldr	r0, [r7, #4]
 8007edc:	f000 f88c 	bl	8007ff8 <UART_WaitOnFlagUntilTimeout>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d021      	beq.n	8007f2a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eee:	e853 3f00 	ldrex	r3, [r3]
 8007ef2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ef6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007efa:	653b      	str	r3, [r7, #80]	@ 0x50
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	461a      	mov	r2, r3
 8007f02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007f04:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f06:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f08:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007f0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f0c:	e841 2300 	strex	r3, r2, [r1]
 8007f10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007f12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d1e6      	bne.n	8007ee6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2220      	movs	r2, #32
 8007f1c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2200      	movs	r2, #0
 8007f22:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f26:	2303      	movs	r3, #3
 8007f28:	e062      	b.n	8007ff0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f003 0304 	and.w	r3, r3, #4
 8007f34:	2b04      	cmp	r3, #4
 8007f36:	d149      	bne.n	8007fcc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f38:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007f3c:	9300      	str	r3, [sp, #0]
 8007f3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f40:	2200      	movs	r2, #0
 8007f42:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f000 f856 	bl	8007ff8 <UART_WaitOnFlagUntilTimeout>
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d03c      	beq.n	8007fcc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f5a:	e853 3f00 	ldrex	r3, [r3]
 8007f5e:	623b      	str	r3, [r7, #32]
   return(result);
 8007f60:	6a3b      	ldr	r3, [r7, #32]
 8007f62:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	461a      	mov	r2, r3
 8007f6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f70:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f72:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f74:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f78:	e841 2300 	strex	r3, r2, [r1]
 8007f7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d1e6      	bne.n	8007f52 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	3308      	adds	r3, #8
 8007f8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	e853 3f00 	ldrex	r3, [r3]
 8007f92:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	f023 0301 	bic.w	r3, r3, #1
 8007f9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	3308      	adds	r3, #8
 8007fa2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007fa4:	61fa      	str	r2, [r7, #28]
 8007fa6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa8:	69b9      	ldr	r1, [r7, #24]
 8007faa:	69fa      	ldr	r2, [r7, #28]
 8007fac:	e841 2300 	strex	r3, r2, [r1]
 8007fb0:	617b      	str	r3, [r7, #20]
   return(result);
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d1e5      	bne.n	8007f84 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2220      	movs	r2, #32
 8007fbc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007fc8:	2303      	movs	r3, #3
 8007fca:	e011      	b.n	8007ff0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2220      	movs	r2, #32
 8007fd0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2220      	movs	r2, #32
 8007fd6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2200      	movs	r2, #0
 8007fea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007fee:	2300      	movs	r3, #0
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	3758      	adds	r7, #88	@ 0x58
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bd80      	pop	{r7, pc}

08007ff8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b084      	sub	sp, #16
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	60f8      	str	r0, [r7, #12]
 8008000:	60b9      	str	r1, [r7, #8]
 8008002:	603b      	str	r3, [r7, #0]
 8008004:	4613      	mov	r3, r2
 8008006:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008008:	e04f      	b.n	80080aa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800800a:	69bb      	ldr	r3, [r7, #24]
 800800c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008010:	d04b      	beq.n	80080aa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008012:	f7fb fddd 	bl	8003bd0 <HAL_GetTick>
 8008016:	4602      	mov	r2, r0
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	1ad3      	subs	r3, r2, r3
 800801c:	69ba      	ldr	r2, [r7, #24]
 800801e:	429a      	cmp	r2, r3
 8008020:	d302      	bcc.n	8008028 <UART_WaitOnFlagUntilTimeout+0x30>
 8008022:	69bb      	ldr	r3, [r7, #24]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d101      	bne.n	800802c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008028:	2303      	movs	r3, #3
 800802a:	e04e      	b.n	80080ca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f003 0304 	and.w	r3, r3, #4
 8008036:	2b00      	cmp	r3, #0
 8008038:	d037      	beq.n	80080aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	2b80      	cmp	r3, #128	@ 0x80
 800803e:	d034      	beq.n	80080aa <UART_WaitOnFlagUntilTimeout+0xb2>
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	2b40      	cmp	r3, #64	@ 0x40
 8008044:	d031      	beq.n	80080aa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	69db      	ldr	r3, [r3, #28]
 800804c:	f003 0308 	and.w	r3, r3, #8
 8008050:	2b08      	cmp	r3, #8
 8008052:	d110      	bne.n	8008076 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	2208      	movs	r2, #8
 800805a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800805c:	68f8      	ldr	r0, [r7, #12]
 800805e:	f000 f8ff 	bl	8008260 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	2208      	movs	r2, #8
 8008066:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	2200      	movs	r2, #0
 800806e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8008072:	2301      	movs	r3, #1
 8008074:	e029      	b.n	80080ca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	69db      	ldr	r3, [r3, #28]
 800807c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008080:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008084:	d111      	bne.n	80080aa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800808e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008090:	68f8      	ldr	r0, [r7, #12]
 8008092:	f000 f8e5 	bl	8008260 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	2220      	movs	r2, #32
 800809a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	2200      	movs	r2, #0
 80080a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80080a6:	2303      	movs	r3, #3
 80080a8:	e00f      	b.n	80080ca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	69da      	ldr	r2, [r3, #28]
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	4013      	ands	r3, r2
 80080b4:	68ba      	ldr	r2, [r7, #8]
 80080b6:	429a      	cmp	r2, r3
 80080b8:	bf0c      	ite	eq
 80080ba:	2301      	moveq	r3, #1
 80080bc:	2300      	movne	r3, #0
 80080be:	b2db      	uxtb	r3, r3
 80080c0:	461a      	mov	r2, r3
 80080c2:	79fb      	ldrb	r3, [r7, #7]
 80080c4:	429a      	cmp	r2, r3
 80080c6:	d0a0      	beq.n	800800a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80080c8:	2300      	movs	r3, #0
}
 80080ca:	4618      	mov	r0, r3
 80080cc:	3710      	adds	r7, #16
 80080ce:	46bd      	mov	sp, r7
 80080d0:	bd80      	pop	{r7, pc}
	...

080080d4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b096      	sub	sp, #88	@ 0x58
 80080d8:	af00      	add	r7, sp, #0
 80080da:	60f8      	str	r0, [r7, #12]
 80080dc:	60b9      	str	r1, [r7, #8]
 80080de:	4613      	mov	r3, r2
 80080e0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	68ba      	ldr	r2, [r7, #8]
 80080e6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	88fa      	ldrh	r2, [r7, #6]
 80080ec:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	2200      	movs	r2, #0
 80080f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	2222      	movs	r2, #34	@ 0x22
 80080fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008104:	2b00      	cmp	r3, #0
 8008106:	d028      	beq.n	800815a <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800810c:	4a3e      	ldr	r2, [pc, #248]	@ (8008208 <UART_Start_Receive_DMA+0x134>)
 800810e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008114:	4a3d      	ldr	r2, [pc, #244]	@ (800820c <UART_Start_Receive_DMA+0x138>)
 8008116:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800811c:	4a3c      	ldr	r2, [pc, #240]	@ (8008210 <UART_Start_Receive_DMA+0x13c>)
 800811e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008124:	2200      	movs	r2, #0
 8008126:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	3324      	adds	r3, #36	@ 0x24
 8008132:	4619      	mov	r1, r3
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008138:	461a      	mov	r2, r3
 800813a:	88fb      	ldrh	r3, [r7, #6]
 800813c:	f7fb ff4e 	bl	8003fdc <HAL_DMA_Start_IT>
 8008140:	4603      	mov	r3, r0
 8008142:	2b00      	cmp	r3, #0
 8008144:	d009      	beq.n	800815a <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	2210      	movs	r2, #16
 800814a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	2220      	movs	r2, #32
 8008152:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 8008156:	2301      	movs	r3, #1
 8008158:	e051      	b.n	80081fe <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	691b      	ldr	r3, [r3, #16]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d018      	beq.n	8008194 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008168:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800816a:	e853 3f00 	ldrex	r3, [r3]
 800816e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008172:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008176:	657b      	str	r3, [r7, #84]	@ 0x54
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	461a      	mov	r2, r3
 800817e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008180:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008182:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008184:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008186:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008188:	e841 2300 	strex	r3, r2, [r1]
 800818c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800818e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008190:	2b00      	cmp	r3, #0
 8008192:	d1e6      	bne.n	8008162 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	3308      	adds	r3, #8
 800819a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800819c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800819e:	e853 3f00 	ldrex	r3, [r3]
 80081a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80081a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a6:	f043 0301 	orr.w	r3, r3, #1
 80081aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	3308      	adds	r3, #8
 80081b2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80081b4:	637a      	str	r2, [r7, #52]	@ 0x34
 80081b6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081b8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80081ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80081bc:	e841 2300 	strex	r3, r2, [r1]
 80081c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80081c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d1e5      	bne.n	8008194 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	3308      	adds	r3, #8
 80081ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d0:	697b      	ldr	r3, [r7, #20]
 80081d2:	e853 3f00 	ldrex	r3, [r3]
 80081d6:	613b      	str	r3, [r7, #16]
   return(result);
 80081d8:	693b      	ldr	r3, [r7, #16]
 80081da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	3308      	adds	r3, #8
 80081e6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80081e8:	623a      	str	r2, [r7, #32]
 80081ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ec:	69f9      	ldr	r1, [r7, #28]
 80081ee:	6a3a      	ldr	r2, [r7, #32]
 80081f0:	e841 2300 	strex	r3, r2, [r1]
 80081f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80081f6:	69bb      	ldr	r3, [r7, #24]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d1e5      	bne.n	80081c8 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 80081fc:	2300      	movs	r3, #0
}
 80081fe:	4618      	mov	r0, r3
 8008200:	3758      	adds	r7, #88	@ 0x58
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}
 8008206:	bf00      	nop
 8008208:	080083df 	.word	0x080083df
 800820c:	0800850b 	.word	0x0800850b
 8008210:	08008549 	.word	0x08008549

08008214 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008214:	b480      	push	{r7}
 8008216:	b089      	sub	sp, #36	@ 0x24
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	e853 3f00 	ldrex	r3, [r3]
 8008228:	60bb      	str	r3, [r7, #8]
   return(result);
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008230:	61fb      	str	r3, [r7, #28]
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	461a      	mov	r2, r3
 8008238:	69fb      	ldr	r3, [r7, #28]
 800823a:	61bb      	str	r3, [r7, #24]
 800823c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800823e:	6979      	ldr	r1, [r7, #20]
 8008240:	69ba      	ldr	r2, [r7, #24]
 8008242:	e841 2300 	strex	r3, r2, [r1]
 8008246:	613b      	str	r3, [r7, #16]
   return(result);
 8008248:	693b      	ldr	r3, [r7, #16]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d1e6      	bne.n	800821c <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2220      	movs	r2, #32
 8008252:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8008254:	bf00      	nop
 8008256:	3724      	adds	r7, #36	@ 0x24
 8008258:	46bd      	mov	sp, r7
 800825a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825e:	4770      	bx	lr

08008260 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008260:	b480      	push	{r7}
 8008262:	b095      	sub	sp, #84	@ 0x54
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800826e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008270:	e853 3f00 	ldrex	r3, [r3]
 8008274:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008278:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800827c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	461a      	mov	r2, r3
 8008284:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008286:	643b      	str	r3, [r7, #64]	@ 0x40
 8008288:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800828a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800828c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800828e:	e841 2300 	strex	r3, r2, [r1]
 8008292:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008296:	2b00      	cmp	r3, #0
 8008298:	d1e6      	bne.n	8008268 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	3308      	adds	r3, #8
 80082a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082a2:	6a3b      	ldr	r3, [r7, #32]
 80082a4:	e853 3f00 	ldrex	r3, [r3]
 80082a8:	61fb      	str	r3, [r7, #28]
   return(result);
 80082aa:	69fb      	ldr	r3, [r7, #28]
 80082ac:	f023 0301 	bic.w	r3, r3, #1
 80082b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	3308      	adds	r3, #8
 80082b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80082ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80082bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80082c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80082c2:	e841 2300 	strex	r3, r2, [r1]
 80082c6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80082c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d1e5      	bne.n	800829a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082d2:	2b01      	cmp	r3, #1
 80082d4:	d118      	bne.n	8008308 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	e853 3f00 	ldrex	r3, [r3]
 80082e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	f023 0310 	bic.w	r3, r3, #16
 80082ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	461a      	mov	r2, r3
 80082f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80082f4:	61bb      	str	r3, [r7, #24]
 80082f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082f8:	6979      	ldr	r1, [r7, #20]
 80082fa:	69ba      	ldr	r2, [r7, #24]
 80082fc:	e841 2300 	strex	r3, r2, [r1]
 8008300:	613b      	str	r3, [r7, #16]
   return(result);
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d1e6      	bne.n	80082d6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2220      	movs	r2, #32
 800830c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2200      	movs	r2, #0
 8008314:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2200      	movs	r2, #0
 800831a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800831c:	bf00      	nop
 800831e:	3754      	adds	r7, #84	@ 0x54
 8008320:	46bd      	mov	sp, r7
 8008322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008326:	4770      	bx	lr

08008328 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b090      	sub	sp, #64	@ 0x40
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008334:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f003 0320 	and.w	r3, r3, #32
 8008340:	2b00      	cmp	r3, #0
 8008342:	d137      	bne.n	80083b4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8008344:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008346:	2200      	movs	r2, #0
 8008348:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800834c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	3308      	adds	r3, #8
 8008352:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008356:	e853 3f00 	ldrex	r3, [r3]
 800835a:	623b      	str	r3, [r7, #32]
   return(result);
 800835c:	6a3b      	ldr	r3, [r7, #32]
 800835e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008362:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008364:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	3308      	adds	r3, #8
 800836a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800836c:	633a      	str	r2, [r7, #48]	@ 0x30
 800836e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008370:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008372:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008374:	e841 2300 	strex	r3, r2, [r1]
 8008378:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800837a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800837c:	2b00      	cmp	r3, #0
 800837e:	d1e5      	bne.n	800834c <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008380:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	e853 3f00 	ldrex	r3, [r3]
 800838c:	60fb      	str	r3, [r7, #12]
   return(result);
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008394:	637b      	str	r3, [r7, #52]	@ 0x34
 8008396:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	461a      	mov	r2, r3
 800839c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800839e:	61fb      	str	r3, [r7, #28]
 80083a0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083a2:	69b9      	ldr	r1, [r7, #24]
 80083a4:	69fa      	ldr	r2, [r7, #28]
 80083a6:	e841 2300 	strex	r3, r2, [r1]
 80083aa:	617b      	str	r3, [r7, #20]
   return(result);
 80083ac:	697b      	ldr	r3, [r7, #20]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d1e6      	bne.n	8008380 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80083b2:	e002      	b.n	80083ba <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80083b4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80083b6:	f7fb fb45 	bl	8003a44 <HAL_UART_TxCpltCallback>
}
 80083ba:	bf00      	nop
 80083bc:	3740      	adds	r7, #64	@ 0x40
 80083be:	46bd      	mov	sp, r7
 80083c0:	bd80      	pop	{r7, pc}

080083c2 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80083c2:	b580      	push	{r7, lr}
 80083c4:	b084      	sub	sp, #16
 80083c6:	af00      	add	r7, sp, #0
 80083c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083ce:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80083d0:	68f8      	ldr	r0, [r7, #12]
 80083d2:	f7ff fa39 	bl	8007848 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80083d6:	bf00      	nop
 80083d8:	3710      	adds	r7, #16
 80083da:	46bd      	mov	sp, r7
 80083dc:	bd80      	pop	{r7, pc}

080083de <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80083de:	b580      	push	{r7, lr}
 80083e0:	b09c      	sub	sp, #112	@ 0x70
 80083e2:	af00      	add	r7, sp, #0
 80083e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083ea:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f003 0320 	and.w	r3, r3, #32
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d171      	bne.n	80084de <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80083fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80083fc:	2200      	movs	r2, #0
 80083fe:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008402:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008408:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800840a:	e853 3f00 	ldrex	r3, [r3]
 800840e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008410:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008412:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008416:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008418:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	461a      	mov	r2, r3
 800841e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008420:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008422:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008424:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008426:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008428:	e841 2300 	strex	r3, r2, [r1]
 800842c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800842e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008430:	2b00      	cmp	r3, #0
 8008432:	d1e6      	bne.n	8008402 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008434:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	3308      	adds	r3, #8
 800843a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800843c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800843e:	e853 3f00 	ldrex	r3, [r3]
 8008442:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008444:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008446:	f023 0301 	bic.w	r3, r3, #1
 800844a:	667b      	str	r3, [r7, #100]	@ 0x64
 800844c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	3308      	adds	r3, #8
 8008452:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008454:	647a      	str	r2, [r7, #68]	@ 0x44
 8008456:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008458:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800845a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800845c:	e841 2300 	strex	r3, r2, [r1]
 8008460:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008462:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008464:	2b00      	cmp	r3, #0
 8008466:	d1e5      	bne.n	8008434 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008468:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	3308      	adds	r3, #8
 800846e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008472:	e853 3f00 	ldrex	r3, [r3]
 8008476:	623b      	str	r3, [r7, #32]
   return(result);
 8008478:	6a3b      	ldr	r3, [r7, #32]
 800847a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800847e:	663b      	str	r3, [r7, #96]	@ 0x60
 8008480:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	3308      	adds	r3, #8
 8008486:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008488:	633a      	str	r2, [r7, #48]	@ 0x30
 800848a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800848c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800848e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008490:	e841 2300 	strex	r3, r2, [r1]
 8008494:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008498:	2b00      	cmp	r3, #0
 800849a:	d1e5      	bne.n	8008468 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800849c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800849e:	2220      	movs	r2, #32
 80084a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084a8:	2b01      	cmp	r3, #1
 80084aa:	d118      	bne.n	80084de <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	e853 3f00 	ldrex	r3, [r3]
 80084b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	f023 0310 	bic.w	r3, r3, #16
 80084c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	461a      	mov	r2, r3
 80084c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084ca:	61fb      	str	r3, [r7, #28]
 80084cc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ce:	69b9      	ldr	r1, [r7, #24]
 80084d0:	69fa      	ldr	r2, [r7, #28]
 80084d2:	e841 2300 	strex	r3, r2, [r1]
 80084d6:	617b      	str	r3, [r7, #20]
   return(result);
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d1e6      	bne.n	80084ac <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084e0:	2200      	movs	r2, #0
 80084e2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084e8:	2b01      	cmp	r3, #1
 80084ea:	d107      	bne.n	80084fc <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80084ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084ee:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80084f2:	4619      	mov	r1, r3
 80084f4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80084f6:	f7ff f9cf 	bl	8007898 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80084fa:	e002      	b.n	8008502 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80084fc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80084fe:	f7ff f9ad 	bl	800785c <HAL_UART_RxCpltCallback>
}
 8008502:	bf00      	nop
 8008504:	3770      	adds	r7, #112	@ 0x70
 8008506:	46bd      	mov	sp, r7
 8008508:	bd80      	pop	{r7, pc}

0800850a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800850a:	b580      	push	{r7, lr}
 800850c:	b084      	sub	sp, #16
 800850e:	af00      	add	r7, sp, #0
 8008510:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008516:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	2201      	movs	r2, #1
 800851c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008522:	2b01      	cmp	r3, #1
 8008524:	d109      	bne.n	800853a <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800852c:	085b      	lsrs	r3, r3, #1
 800852e:	b29b      	uxth	r3, r3
 8008530:	4619      	mov	r1, r3
 8008532:	68f8      	ldr	r0, [r7, #12]
 8008534:	f7ff f9b0 	bl	8007898 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008538:	e002      	b.n	8008540 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800853a:	68f8      	ldr	r0, [r7, #12]
 800853c:	f7ff f998 	bl	8007870 <HAL_UART_RxHalfCpltCallback>
}
 8008540:	bf00      	nop
 8008542:	3710      	adds	r7, #16
 8008544:	46bd      	mov	sp, r7
 8008546:	bd80      	pop	{r7, pc}

08008548 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b086      	sub	sp, #24
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008554:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800855a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800855c:	697b      	ldr	r3, [r7, #20]
 800855e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008562:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008564:	697b      	ldr	r3, [r7, #20]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	689b      	ldr	r3, [r3, #8]
 800856a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800856e:	2b80      	cmp	r3, #128	@ 0x80
 8008570:	d109      	bne.n	8008586 <UART_DMAError+0x3e>
 8008572:	693b      	ldr	r3, [r7, #16]
 8008574:	2b21      	cmp	r3, #33	@ 0x21
 8008576:	d106      	bne.n	8008586 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	2200      	movs	r2, #0
 800857c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8008580:	6978      	ldr	r0, [r7, #20]
 8008582:	f7ff fe47 	bl	8008214 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	689b      	ldr	r3, [r3, #8]
 800858c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008590:	2b40      	cmp	r3, #64	@ 0x40
 8008592:	d109      	bne.n	80085a8 <UART_DMAError+0x60>
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	2b22      	cmp	r3, #34	@ 0x22
 8008598:	d106      	bne.n	80085a8 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800859a:	697b      	ldr	r3, [r7, #20]
 800859c:	2200      	movs	r2, #0
 800859e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 80085a2:	6978      	ldr	r0, [r7, #20]
 80085a4:	f7ff fe5c 	bl	8008260 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80085ae:	f043 0210 	orr.w	r2, r3, #16
 80085b2:	697b      	ldr	r3, [r7, #20]
 80085b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80085b8:	6978      	ldr	r0, [r7, #20]
 80085ba:	f7ff f963 	bl	8007884 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085be:	bf00      	nop
 80085c0:	3718      	adds	r7, #24
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}

080085c6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80085c6:	b580      	push	{r7, lr}
 80085c8:	b084      	sub	sp, #16
 80085ca:	af00      	add	r7, sp, #0
 80085cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	2200      	movs	r2, #0
 80085d8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	2200      	movs	r2, #0
 80085e0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80085e4:	68f8      	ldr	r0, [r7, #12]
 80085e6:	f7ff f94d 	bl	8007884 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085ea:	bf00      	nop
 80085ec:	3710      	adds	r7, #16
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}

080085f2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80085f2:	b580      	push	{r7, lr}
 80085f4:	b088      	sub	sp, #32
 80085f6:	af00      	add	r7, sp, #0
 80085f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	e853 3f00 	ldrex	r3, [r3]
 8008606:	60bb      	str	r3, [r7, #8]
   return(result);
 8008608:	68bb      	ldr	r3, [r7, #8]
 800860a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800860e:	61fb      	str	r3, [r7, #28]
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	461a      	mov	r2, r3
 8008616:	69fb      	ldr	r3, [r7, #28]
 8008618:	61bb      	str	r3, [r7, #24]
 800861a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800861c:	6979      	ldr	r1, [r7, #20]
 800861e:	69ba      	ldr	r2, [r7, #24]
 8008620:	e841 2300 	strex	r3, r2, [r1]
 8008624:	613b      	str	r3, [r7, #16]
   return(result);
 8008626:	693b      	ldr	r3, [r7, #16]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d1e6      	bne.n	80085fa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2220      	movs	r2, #32
 8008630:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2200      	movs	r2, #0
 8008636:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008638:	6878      	ldr	r0, [r7, #4]
 800863a:	f7fb fa03 	bl	8003a44 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800863e:	bf00      	nop
 8008640:	3720      	adds	r7, #32
 8008642:	46bd      	mov	sp, r7
 8008644:	bd80      	pop	{r7, pc}

08008646 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008646:	b480      	push	{r7}
 8008648:	b083      	sub	sp, #12
 800864a:	af00      	add	r7, sp, #0
 800864c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800864e:	bf00      	nop
 8008650:	370c      	adds	r7, #12
 8008652:	46bd      	mov	sp, r7
 8008654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008658:	4770      	bx	lr
	...

0800865c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800865c:	b580      	push	{r7, lr}
 800865e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8008660:	4904      	ldr	r1, [pc, #16]	@ (8008674 <MX_FATFS_Init+0x18>)
 8008662:	4805      	ldr	r0, [pc, #20]	@ (8008678 <MX_FATFS_Init+0x1c>)
 8008664:	f004 ff18 	bl	800d498 <FATFS_LinkDriver>
 8008668:	4603      	mov	r3, r0
 800866a:	461a      	mov	r2, r3
 800866c:	4b03      	ldr	r3, [pc, #12]	@ (800867c <MX_FATFS_Init+0x20>)
 800866e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008670:	bf00      	nop
 8008672:	bd80      	pop	{r7, pc}
 8008674:	20001fc8 	.word	0x20001fc8
 8008678:	2000003c 	.word	0x2000003c
 800867c:	20001fc4 	.word	0x20001fc4

08008680 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8008680:	b480      	push	{r7}
 8008682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8008684:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8008686:	4618      	mov	r0, r3
 8008688:	46bd      	mov	sp, r7
 800868a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868e:	4770      	bx	lr

08008690 <USER_initialize>:
};

DSTATUS USER_initialize (
	BYTE pdrv
)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b084      	sub	sp, #16
 8008694:	af00      	add	r7, sp, #0
 8008696:	4603      	mov	r3, r0
 8008698:	71fb      	strb	r3, [r7, #7]
	uint8_t res;
	res = SD_Init();
 800869a:	f7f8 ff7f 	bl	800159c <SD_Init>
 800869e:	4603      	mov	r3, r0
 80086a0:	73fb      	strb	r3, [r7, #15]
	if(res)
 80086a2:	7bfb      	ldrb	r3, [r7, #15]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d008      	beq.n	80086ba <USER_initialize+0x2a>
	{
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80086a8:	4b09      	ldr	r3, [pc, #36]	@ (80086d0 <USER_initialize+0x40>)
 80086aa:	2238      	movs	r2, #56	@ 0x38
 80086ac:	61da      	str	r2, [r3, #28]
		SPI_TransmitReceive(0xFF);
 80086ae:	20ff      	movs	r0, #255	@ 0xff
 80086b0:	f7f8 fef4 	bl	800149c <SPI_TransmitReceive>
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80086b4:	4b06      	ldr	r3, [pc, #24]	@ (80086d0 <USER_initialize+0x40>)
 80086b6:	2200      	movs	r2, #0
 80086b8:	61da      	str	r2, [r3, #28]
	}
	if(res)
 80086ba:	7bfb      	ldrb	r3, [r7, #15]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d001      	beq.n	80086c4 <USER_initialize+0x34>
		return  STA_NOINIT;
 80086c0:	2301      	movs	r3, #1
 80086c2:	e000      	b.n	80086c6 <USER_initialize+0x36>
	else
		return RES_OK;
 80086c4:	2300      	movs	r3, #0
  /* USER CODE END INIT */
}
 80086c6:	4618      	mov	r0, r3
 80086c8:	3710      	adds	r7, #16
 80086ca:	46bd      	mov	sp, r7
 80086cc:	bd80      	pop	{r7, pc}
 80086ce:	bf00      	nop
 80086d0:	20000790 	.word	0x20000790

080086d4 <USER_status>:

DSTATUS USER_status (
	BYTE pdrv
)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b083      	sub	sp, #12
 80086d8:	af00      	add	r7, sp, #0
 80086da:	4603      	mov	r3, r0
 80086dc:	71fb      	strb	r3, [r7, #7]
	switch (pdrv)
 80086de:	79fb      	ldrb	r3, [r7, #7]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d002      	beq.n	80086ea <USER_status+0x16>
 80086e4:	2b01      	cmp	r3, #1
 80086e6:	d002      	beq.n	80086ee <USER_status+0x1a>
 80086e8:	e003      	b.n	80086f2 <USER_status+0x1e>
	{
		case 0 :
			return RES_OK;
 80086ea:	2300      	movs	r3, #0
 80086ec:	e002      	b.n	80086f4 <USER_status+0x20>
		case 1 :
			return RES_OK;
 80086ee:	2300      	movs	r3, #0
 80086f0:	e000      	b.n	80086f4 <USER_status+0x20>
		default:
			return STA_NOINIT;
 80086f2:	2301      	movs	r3, #1
	}
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	370c      	adds	r7, #12
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr

08008700 <USER_read>:
	BYTE pdrv,
	BYTE *buff,
	DWORD sector,
	UINT count
)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b086      	sub	sp, #24
 8008704:	af00      	add	r7, sp, #0
 8008706:	60b9      	str	r1, [r7, #8]
 8008708:	607a      	str	r2, [r7, #4]
 800870a:	603b      	str	r3, [r7, #0]
 800870c:	4603      	mov	r3, r0
 800870e:	73fb      	strb	r3, [r7, #15]
	uint8_t res;
  if(count == 0)
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d101      	bne.n	800871a <USER_read+0x1a>
	  return RES_PARERR;
 8008716:	2304      	movs	r3, #4
 8008718:	e013      	b.n	8008742 <USER_read+0x42>
  switch (pdrv)
 800871a:	7bfb      	ldrb	r3, [r7, #15]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d10f      	bne.n	8008740 <USER_read+0x40>
  	{
	case 0:
	{
		res=SD_ReadDisk(buff,sector,count);
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	b2db      	uxtb	r3, r3
 8008724:	461a      	mov	r2, r3
 8008726:	6879      	ldr	r1, [r7, #4]
 8008728:	68b8      	ldr	r0, [r7, #8]
 800872a:	f7f9 f8b7 	bl	800189c <SD_ReadDisk>
 800872e:	4603      	mov	r3, r0
 8008730:	75fb      	strb	r3, [r7, #23]
		if(res == 0)
 8008732:	7dfb      	ldrb	r3, [r7, #23]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d101      	bne.n	800873c <USER_read+0x3c>
			return RES_OK;
 8008738:	2300      	movs	r3, #0
 800873a:	e002      	b.n	8008742 <USER_read+0x42>
		else
			return RES_ERROR;
 800873c:	2301      	movs	r3, #1
 800873e:	e000      	b.n	8008742 <USER_read+0x42>
	}
	default:
		return RES_ERROR;
 8008740:	2301      	movs	r3, #1
  	}
}
 8008742:	4618      	mov	r0, r3
 8008744:	3718      	adds	r7, #24
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}

0800874a <USER_write>:
	BYTE pdrv,
	const BYTE *buff,
	DWORD sector,
	UINT count
)
{
 800874a:	b580      	push	{r7, lr}
 800874c:	b086      	sub	sp, #24
 800874e:	af00      	add	r7, sp, #0
 8008750:	60b9      	str	r1, [r7, #8]
 8008752:	607a      	str	r2, [r7, #4]
 8008754:	603b      	str	r3, [r7, #0]
 8008756:	4603      	mov	r3, r0
 8008758:	73fb      	strb	r3, [r7, #15]
	uint8_t  res;
	if( !count )
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d101      	bne.n	8008764 <USER_write+0x1a>
	{
		return RES_PARERR;
 8008760:	2304      	movs	r3, #4
 8008762:	e013      	b.n	800878c <USER_write+0x42>
	}
	switch (pdrv)
 8008764:	7bfb      	ldrb	r3, [r7, #15]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d10f      	bne.n	800878a <USER_write+0x40>
	{
		case 0:
			res=SD_WriteDisk((uint8_t *)buff,sector,count);
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	b2db      	uxtb	r3, r3
 800876e:	461a      	mov	r2, r3
 8008770:	6879      	ldr	r1, [r7, #4]
 8008772:	68b8      	ldr	r0, [r7, #8]
 8008774:	f7f9 f8ea 	bl	800194c <SD_WriteDisk>
 8008778:	4603      	mov	r3, r0
 800877a:	75fb      	strb	r3, [r7, #23]
				if(res == 0)
 800877c:	7dfb      	ldrb	r3, [r7, #23]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d101      	bne.n	8008786 <USER_write+0x3c>
					return RES_OK;
 8008782:	2300      	movs	r3, #0
 8008784:	e002      	b.n	800878c <USER_write+0x42>
				else
					return RES_ERROR;
 8008786:	2301      	movs	r3, #1
 8008788:	e000      	b.n	800878c <USER_write+0x42>
		default:return RES_ERROR;
 800878a:	2301      	movs	r3, #1
	}
}
 800878c:	4618      	mov	r0, r3
 800878e:	3718      	adds	r7, #24
 8008790:	46bd      	mov	sp, r7
 8008792:	bd80      	pop	{r7, pc}

08008794 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,
	BYTE cmd,
	void *buff
)
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b084      	sub	sp, #16
 8008798:	af00      	add	r7, sp, #0
 800879a:	4603      	mov	r3, r0
 800879c:	603a      	str	r2, [r7, #0]
 800879e:	71fb      	strb	r3, [r7, #7]
 80087a0:	460b      	mov	r3, r1
 80087a2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	 switch(cmd)
 80087a4:	79bb      	ldrb	r3, [r7, #6]
 80087a6:	2b03      	cmp	r3, #3
 80087a8:	d837      	bhi.n	800881a <USER_ioctl+0x86>
 80087aa:	a201      	add	r2, pc, #4	@ (adr r2, 80087b0 <USER_ioctl+0x1c>)
 80087ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087b0:	080087c1 	.word	0x080087c1
 80087b4:	0800880b 	.word	0x0800880b
 80087b8:	080087f1 	.word	0x080087f1
 80087bc:	080087ff 	.word	0x080087ff
		{
			case CTRL_SYNC:
				SD_CS_LOW();
 80087c0:	2200      	movs	r2, #0
 80087c2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80087c6:	4819      	ldr	r0, [pc, #100]	@ (800882c <USER_ioctl+0x98>)
 80087c8:	f7fb ff64 	bl	8004694 <HAL_GPIO_WritePin>
				do{
					HAL_Delay(20);
 80087cc:	2014      	movs	r0, #20
 80087ce:	f7fb fa0b 	bl	8003be8 <HAL_Delay>
				}while(SPI_TransmitReceive(0xFF)!=0xFF);
 80087d2:	20ff      	movs	r0, #255	@ 0xff
 80087d4:	f7f8 fe62 	bl	800149c <SPI_TransmitReceive>
 80087d8:	4603      	mov	r3, r0
 80087da:	2bff      	cmp	r3, #255	@ 0xff
 80087dc:	d1f6      	bne.n	80087cc <USER_ioctl+0x38>
				res=RES_OK;
 80087de:	2300      	movs	r3, #0
 80087e0:	73fb      	strb	r3, [r7, #15]
				SD_CS_HIGH();
 80087e2:	2201      	movs	r2, #1
 80087e4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80087e8:	4810      	ldr	r0, [pc, #64]	@ (800882c <USER_ioctl+0x98>)
 80087ea:	f7fb ff53 	bl	8004694 <HAL_GPIO_WritePin>
				break;
 80087ee:	e017      	b.n	8008820 <USER_ioctl+0x8c>
			case GET_SECTOR_SIZE:
				*(WORD*)buff = 512;
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80087f6:	801a      	strh	r2, [r3, #0]
				res = RES_OK;
 80087f8:	2300      	movs	r3, #0
 80087fa:	73fb      	strb	r3, [r7, #15]
				break;
 80087fc:	e010      	b.n	8008820 <USER_ioctl+0x8c>
			case GET_BLOCK_SIZE:
				*(WORD*)buff = 8;
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	2208      	movs	r2, #8
 8008802:	801a      	strh	r2, [r3, #0]
				res = RES_OK;
 8008804:	2300      	movs	r3, #0
 8008806:	73fb      	strb	r3, [r7, #15]
				break;
 8008808:	e00a      	b.n	8008820 <USER_ioctl+0x8c>
			case GET_SECTOR_COUNT:
				*(DWORD*)buff = SD_GetSectorCount();
 800880a:	f7f9 f933 	bl	8001a74 <SD_GetSectorCount>
 800880e:	4602      	mov	r2, r0
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8008814:	2300      	movs	r3, #0
 8008816:	73fb      	strb	r3, [r7, #15]
				break;
 8008818:	e002      	b.n	8008820 <USER_ioctl+0x8c>
			default:
				res = RES_PARERR;
 800881a:	2304      	movs	r3, #4
 800881c:	73fb      	strb	r3, [r7, #15]
				break;
 800881e:	bf00      	nop
		}
		return res;
 8008820:	7bfb      	ldrb	r3, [r7, #15]
}
 8008822:	4618      	mov	r0, r3
 8008824:	3710      	adds	r7, #16
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}
 800882a:	bf00      	nop
 800882c:	48000400 	.word	0x48000400

08008830 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b084      	sub	sp, #16
 8008834:	af00      	add	r7, sp, #0
 8008836:	4603      	mov	r3, r0
 8008838:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800883a:	79fb      	ldrb	r3, [r7, #7]
 800883c:	4a08      	ldr	r2, [pc, #32]	@ (8008860 <disk_status+0x30>)
 800883e:	009b      	lsls	r3, r3, #2
 8008840:	4413      	add	r3, r2
 8008842:	685b      	ldr	r3, [r3, #4]
 8008844:	685b      	ldr	r3, [r3, #4]
 8008846:	79fa      	ldrb	r2, [r7, #7]
 8008848:	4905      	ldr	r1, [pc, #20]	@ (8008860 <disk_status+0x30>)
 800884a:	440a      	add	r2, r1
 800884c:	7a12      	ldrb	r2, [r2, #8]
 800884e:	4610      	mov	r0, r2
 8008850:	4798      	blx	r3
 8008852:	4603      	mov	r3, r0
 8008854:	73fb      	strb	r3, [r7, #15]
  return stat;
 8008856:	7bfb      	ldrb	r3, [r7, #15]
}
 8008858:	4618      	mov	r0, r3
 800885a:	3710      	adds	r7, #16
 800885c:	46bd      	mov	sp, r7
 800885e:	bd80      	pop	{r7, pc}
 8008860:	20001ff4 	.word	0x20001ff4

08008864 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008864:	b580      	push	{r7, lr}
 8008866:	b084      	sub	sp, #16
 8008868:	af00      	add	r7, sp, #0
 800886a:	4603      	mov	r3, r0
 800886c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800886e:	2300      	movs	r3, #0
 8008870:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8008872:	79fb      	ldrb	r3, [r7, #7]
 8008874:	4a0d      	ldr	r2, [pc, #52]	@ (80088ac <disk_initialize+0x48>)
 8008876:	5cd3      	ldrb	r3, [r2, r3]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d111      	bne.n	80088a0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800887c:	79fb      	ldrb	r3, [r7, #7]
 800887e:	4a0b      	ldr	r2, [pc, #44]	@ (80088ac <disk_initialize+0x48>)
 8008880:	2101      	movs	r1, #1
 8008882:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008884:	79fb      	ldrb	r3, [r7, #7]
 8008886:	4a09      	ldr	r2, [pc, #36]	@ (80088ac <disk_initialize+0x48>)
 8008888:	009b      	lsls	r3, r3, #2
 800888a:	4413      	add	r3, r2
 800888c:	685b      	ldr	r3, [r3, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	79fa      	ldrb	r2, [r7, #7]
 8008892:	4906      	ldr	r1, [pc, #24]	@ (80088ac <disk_initialize+0x48>)
 8008894:	440a      	add	r2, r1
 8008896:	7a12      	ldrb	r2, [r2, #8]
 8008898:	4610      	mov	r0, r2
 800889a:	4798      	blx	r3
 800889c:	4603      	mov	r3, r0
 800889e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80088a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80088a2:	4618      	mov	r0, r3
 80088a4:	3710      	adds	r7, #16
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}
 80088aa:	bf00      	nop
 80088ac:	20001ff4 	.word	0x20001ff4

080088b0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80088b0:	b590      	push	{r4, r7, lr}
 80088b2:	b087      	sub	sp, #28
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	60b9      	str	r1, [r7, #8]
 80088b8:	607a      	str	r2, [r7, #4]
 80088ba:	603b      	str	r3, [r7, #0]
 80088bc:	4603      	mov	r3, r0
 80088be:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80088c0:	7bfb      	ldrb	r3, [r7, #15]
 80088c2:	4a0a      	ldr	r2, [pc, #40]	@ (80088ec <disk_read+0x3c>)
 80088c4:	009b      	lsls	r3, r3, #2
 80088c6:	4413      	add	r3, r2
 80088c8:	685b      	ldr	r3, [r3, #4]
 80088ca:	689c      	ldr	r4, [r3, #8]
 80088cc:	7bfb      	ldrb	r3, [r7, #15]
 80088ce:	4a07      	ldr	r2, [pc, #28]	@ (80088ec <disk_read+0x3c>)
 80088d0:	4413      	add	r3, r2
 80088d2:	7a18      	ldrb	r0, [r3, #8]
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	687a      	ldr	r2, [r7, #4]
 80088d8:	68b9      	ldr	r1, [r7, #8]
 80088da:	47a0      	blx	r4
 80088dc:	4603      	mov	r3, r0
 80088de:	75fb      	strb	r3, [r7, #23]
  return res;
 80088e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80088e2:	4618      	mov	r0, r3
 80088e4:	371c      	adds	r7, #28
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd90      	pop	{r4, r7, pc}
 80088ea:	bf00      	nop
 80088ec:	20001ff4 	.word	0x20001ff4

080088f0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80088f0:	b590      	push	{r4, r7, lr}
 80088f2:	b087      	sub	sp, #28
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	60b9      	str	r1, [r7, #8]
 80088f8:	607a      	str	r2, [r7, #4]
 80088fa:	603b      	str	r3, [r7, #0]
 80088fc:	4603      	mov	r3, r0
 80088fe:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8008900:	7bfb      	ldrb	r3, [r7, #15]
 8008902:	4a0a      	ldr	r2, [pc, #40]	@ (800892c <disk_write+0x3c>)
 8008904:	009b      	lsls	r3, r3, #2
 8008906:	4413      	add	r3, r2
 8008908:	685b      	ldr	r3, [r3, #4]
 800890a:	68dc      	ldr	r4, [r3, #12]
 800890c:	7bfb      	ldrb	r3, [r7, #15]
 800890e:	4a07      	ldr	r2, [pc, #28]	@ (800892c <disk_write+0x3c>)
 8008910:	4413      	add	r3, r2
 8008912:	7a18      	ldrb	r0, [r3, #8]
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	687a      	ldr	r2, [r7, #4]
 8008918:	68b9      	ldr	r1, [r7, #8]
 800891a:	47a0      	blx	r4
 800891c:	4603      	mov	r3, r0
 800891e:	75fb      	strb	r3, [r7, #23]
  return res;
 8008920:	7dfb      	ldrb	r3, [r7, #23]
}
 8008922:	4618      	mov	r0, r3
 8008924:	371c      	adds	r7, #28
 8008926:	46bd      	mov	sp, r7
 8008928:	bd90      	pop	{r4, r7, pc}
 800892a:	bf00      	nop
 800892c:	20001ff4 	.word	0x20001ff4

08008930 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b084      	sub	sp, #16
 8008934:	af00      	add	r7, sp, #0
 8008936:	4603      	mov	r3, r0
 8008938:	603a      	str	r2, [r7, #0]
 800893a:	71fb      	strb	r3, [r7, #7]
 800893c:	460b      	mov	r3, r1
 800893e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8008940:	79fb      	ldrb	r3, [r7, #7]
 8008942:	4a09      	ldr	r2, [pc, #36]	@ (8008968 <disk_ioctl+0x38>)
 8008944:	009b      	lsls	r3, r3, #2
 8008946:	4413      	add	r3, r2
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	691b      	ldr	r3, [r3, #16]
 800894c:	79fa      	ldrb	r2, [r7, #7]
 800894e:	4906      	ldr	r1, [pc, #24]	@ (8008968 <disk_ioctl+0x38>)
 8008950:	440a      	add	r2, r1
 8008952:	7a10      	ldrb	r0, [r2, #8]
 8008954:	79b9      	ldrb	r1, [r7, #6]
 8008956:	683a      	ldr	r2, [r7, #0]
 8008958:	4798      	blx	r3
 800895a:	4603      	mov	r3, r0
 800895c:	73fb      	strb	r3, [r7, #15]
  return res;
 800895e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008960:	4618      	mov	r0, r3
 8008962:	3710      	adds	r7, #16
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}
 8008968:	20001ff4 	.word	0x20001ff4

0800896c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800896c:	b480      	push	{r7}
 800896e:	b085      	sub	sp, #20
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	3301      	adds	r3, #1
 8008978:	781b      	ldrb	r3, [r3, #0]
 800897a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800897c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008980:	021b      	lsls	r3, r3, #8
 8008982:	b21a      	sxth	r2, r3
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	781b      	ldrb	r3, [r3, #0]
 8008988:	b21b      	sxth	r3, r3
 800898a:	4313      	orrs	r3, r2
 800898c:	b21b      	sxth	r3, r3
 800898e:	81fb      	strh	r3, [r7, #14]
	return rv;
 8008990:	89fb      	ldrh	r3, [r7, #14]
}
 8008992:	4618      	mov	r0, r3
 8008994:	3714      	adds	r7, #20
 8008996:	46bd      	mov	sp, r7
 8008998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899c:	4770      	bx	lr

0800899e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800899e:	b480      	push	{r7}
 80089a0:	b085      	sub	sp, #20
 80089a2:	af00      	add	r7, sp, #0
 80089a4:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	3303      	adds	r3, #3
 80089aa:	781b      	ldrb	r3, [r3, #0]
 80089ac:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	021b      	lsls	r3, r3, #8
 80089b2:	687a      	ldr	r2, [r7, #4]
 80089b4:	3202      	adds	r2, #2
 80089b6:	7812      	ldrb	r2, [r2, #0]
 80089b8:	4313      	orrs	r3, r2
 80089ba:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	021b      	lsls	r3, r3, #8
 80089c0:	687a      	ldr	r2, [r7, #4]
 80089c2:	3201      	adds	r2, #1
 80089c4:	7812      	ldrb	r2, [r2, #0]
 80089c6:	4313      	orrs	r3, r2
 80089c8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	021b      	lsls	r3, r3, #8
 80089ce:	687a      	ldr	r2, [r7, #4]
 80089d0:	7812      	ldrb	r2, [r2, #0]
 80089d2:	4313      	orrs	r3, r2
 80089d4:	60fb      	str	r3, [r7, #12]
	return rv;
 80089d6:	68fb      	ldr	r3, [r7, #12]
}
 80089d8:	4618      	mov	r0, r3
 80089da:	3714      	adds	r7, #20
 80089dc:	46bd      	mov	sp, r7
 80089de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e2:	4770      	bx	lr

080089e4 <ld_qword>:

#if _FS_EXFAT
static
QWORD ld_qword (const BYTE* ptr)	/* Load an 8-byte little-endian word */
{
 80089e4:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80089e8:	b09d      	sub	sp, #116	@ 0x74
 80089ea:	af00      	add	r7, sp, #0
 80089ec:	6678      	str	r0, [r7, #100]	@ 0x64
	QWORD rv;

	rv = ptr[7];
 80089ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089f0:	3307      	adds	r3, #7
 80089f2:	781b      	ldrb	r3, [r3, #0]
 80089f4:	b2db      	uxtb	r3, r3
 80089f6:	2200      	movs	r2, #0
 80089f8:	469a      	mov	sl, r3
 80089fa:	4693      	mov	fp, r2
 80089fc:	e9c7 ab1a 	strd	sl, fp, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[6];
 8008a00:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8008a04:	f04f 0000 	mov.w	r0, #0
 8008a08:	f04f 0100 	mov.w	r1, #0
 8008a0c:	0219      	lsls	r1, r3, #8
 8008a0e:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8008a12:	0210      	lsls	r0, r2, #8
 8008a14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008a16:	3306      	adds	r3, #6
 8008a18:	781b      	ldrb	r3, [r3, #0]
 8008a1a:	b2db      	uxtb	r3, r3
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	461c      	mov	r4, r3
 8008a20:	4615      	mov	r5, r2
 8008a22:	ea40 0804 	orr.w	r8, r0, r4
 8008a26:	ea41 0905 	orr.w	r9, r1, r5
 8008a2a:	e9c7 891a 	strd	r8, r9, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[5];
 8008a2e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8008a32:	f04f 0000 	mov.w	r0, #0
 8008a36:	f04f 0100 	mov.w	r1, #0
 8008a3a:	0219      	lsls	r1, r3, #8
 8008a3c:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8008a40:	0210      	lsls	r0, r2, #8
 8008a42:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008a44:	3305      	adds	r3, #5
 8008a46:	781b      	ldrb	r3, [r3, #0]
 8008a48:	b2db      	uxtb	r3, r3
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008a4e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8008a50:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8008a54:	4623      	mov	r3, r4
 8008a56:	4303      	orrs	r3, r0
 8008a58:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a5a:	462b      	mov	r3, r5
 8008a5c:	430b      	orrs	r3, r1
 8008a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008a60:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8008a64:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[4];
 8008a68:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8008a6c:	f04f 0000 	mov.w	r0, #0
 8008a70:	f04f 0100 	mov.w	r1, #0
 8008a74:	0219      	lsls	r1, r3, #8
 8008a76:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8008a7a:	0210      	lsls	r0, r2, #8
 8008a7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008a7e:	3304      	adds	r3, #4
 8008a80:	781b      	ldrb	r3, [r3, #0]
 8008a82:	b2db      	uxtb	r3, r3
 8008a84:	2200      	movs	r2, #0
 8008a86:	653b      	str	r3, [r7, #80]	@ 0x50
 8008a88:	657a      	str	r2, [r7, #84]	@ 0x54
 8008a8a:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8008a8e:	4623      	mov	r3, r4
 8008a90:	4303      	orrs	r3, r0
 8008a92:	623b      	str	r3, [r7, #32]
 8008a94:	462b      	mov	r3, r5
 8008a96:	430b      	orrs	r3, r1
 8008a98:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a9a:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8008a9e:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[3];
 8008aa2:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8008aa6:	f04f 0000 	mov.w	r0, #0
 8008aaa:	f04f 0100 	mov.w	r1, #0
 8008aae:	0219      	lsls	r1, r3, #8
 8008ab0:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8008ab4:	0210      	lsls	r0, r2, #8
 8008ab6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008ab8:	3303      	adds	r3, #3
 8008aba:	781b      	ldrb	r3, [r3, #0]
 8008abc:	b2db      	uxtb	r3, r3
 8008abe:	2200      	movs	r2, #0
 8008ac0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ac2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008ac4:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8008ac8:	4623      	mov	r3, r4
 8008aca:	4303      	orrs	r3, r0
 8008acc:	61bb      	str	r3, [r7, #24]
 8008ace:	462b      	mov	r3, r5
 8008ad0:	430b      	orrs	r3, r1
 8008ad2:	61fb      	str	r3, [r7, #28]
 8008ad4:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8008ad8:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[2];
 8008adc:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8008ae0:	f04f 0000 	mov.w	r0, #0
 8008ae4:	f04f 0100 	mov.w	r1, #0
 8008ae8:	0219      	lsls	r1, r3, #8
 8008aea:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8008aee:	0210      	lsls	r0, r2, #8
 8008af0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008af2:	3302      	adds	r3, #2
 8008af4:	781b      	ldrb	r3, [r3, #0]
 8008af6:	b2db      	uxtb	r3, r3
 8008af8:	2200      	movs	r2, #0
 8008afa:	643b      	str	r3, [r7, #64]	@ 0x40
 8008afc:	647a      	str	r2, [r7, #68]	@ 0x44
 8008afe:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8008b02:	4623      	mov	r3, r4
 8008b04:	4303      	orrs	r3, r0
 8008b06:	613b      	str	r3, [r7, #16]
 8008b08:	462b      	mov	r3, r5
 8008b0a:	430b      	orrs	r3, r1
 8008b0c:	617b      	str	r3, [r7, #20]
 8008b0e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8008b12:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[1];
 8008b16:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008b1a:	f04f 0200 	mov.w	r2, #0
 8008b1e:	f04f 0300 	mov.w	r3, #0
 8008b22:	020b      	lsls	r3, r1, #8
 8008b24:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008b28:	0202      	lsls	r2, r0, #8
 8008b2a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8008b2c:	3101      	adds	r1, #1
 8008b2e:	7809      	ldrb	r1, [r1, #0]
 8008b30:	b2c9      	uxtb	r1, r1
 8008b32:	2000      	movs	r0, #0
 8008b34:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008b36:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8008b38:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8008b3c:	4621      	mov	r1, r4
 8008b3e:	4311      	orrs	r1, r2
 8008b40:	60b9      	str	r1, [r7, #8]
 8008b42:	4629      	mov	r1, r5
 8008b44:	4319      	orrs	r1, r3
 8008b46:	60f9      	str	r1, [r7, #12]
 8008b48:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8008b4c:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[0];
 8008b50:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008b54:	f04f 0200 	mov.w	r2, #0
 8008b58:	f04f 0300 	mov.w	r3, #0
 8008b5c:	020b      	lsls	r3, r1, #8
 8008b5e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008b62:	0202      	lsls	r2, r0, #8
 8008b64:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8008b66:	7809      	ldrb	r1, [r1, #0]
 8008b68:	b2c9      	uxtb	r1, r1
 8008b6a:	2000      	movs	r0, #0
 8008b6c:	6339      	str	r1, [r7, #48]	@ 0x30
 8008b6e:	6378      	str	r0, [r7, #52]	@ 0x34
 8008b70:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8008b74:	4621      	mov	r1, r4
 8008b76:	4311      	orrs	r1, r2
 8008b78:	6039      	str	r1, [r7, #0]
 8008b7a:	4629      	mov	r1, r5
 8008b7c:	4319      	orrs	r1, r3
 8008b7e:	6079      	str	r1, [r7, #4]
 8008b80:	e9d7 3400 	ldrd	r3, r4, [r7]
 8008b84:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	return rv;
 8008b88:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
}
 8008b8c:	4610      	mov	r0, r2
 8008b8e:	4619      	mov	r1, r3
 8008b90:	3774      	adds	r7, #116	@ 0x74
 8008b92:	46bd      	mov	sp, r7
 8008b94:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8008b98:	4770      	bx	lr

08008b9a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8008b9a:	b480      	push	{r7}
 8008b9c:	b083      	sub	sp, #12
 8008b9e:	af00      	add	r7, sp, #0
 8008ba0:	6078      	str	r0, [r7, #4]
 8008ba2:	460b      	mov	r3, r1
 8008ba4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	1c5a      	adds	r2, r3, #1
 8008baa:	607a      	str	r2, [r7, #4]
 8008bac:	887a      	ldrh	r2, [r7, #2]
 8008bae:	b2d2      	uxtb	r2, r2
 8008bb0:	701a      	strb	r2, [r3, #0]
 8008bb2:	887b      	ldrh	r3, [r7, #2]
 8008bb4:	0a1b      	lsrs	r3, r3, #8
 8008bb6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	1c5a      	adds	r2, r3, #1
 8008bbc:	607a      	str	r2, [r7, #4]
 8008bbe:	887a      	ldrh	r2, [r7, #2]
 8008bc0:	b2d2      	uxtb	r2, r2
 8008bc2:	701a      	strb	r2, [r3, #0]
}
 8008bc4:	bf00      	nop
 8008bc6:	370c      	adds	r7, #12
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bce:	4770      	bx	lr

08008bd0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b083      	sub	sp, #12
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
 8008bd8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	1c5a      	adds	r2, r3, #1
 8008bde:	607a      	str	r2, [r7, #4]
 8008be0:	683a      	ldr	r2, [r7, #0]
 8008be2:	b2d2      	uxtb	r2, r2
 8008be4:	701a      	strb	r2, [r3, #0]
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	0a1b      	lsrs	r3, r3, #8
 8008bea:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	1c5a      	adds	r2, r3, #1
 8008bf0:	607a      	str	r2, [r7, #4]
 8008bf2:	683a      	ldr	r2, [r7, #0]
 8008bf4:	b2d2      	uxtb	r2, r2
 8008bf6:	701a      	strb	r2, [r3, #0]
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	0a1b      	lsrs	r3, r3, #8
 8008bfc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	1c5a      	adds	r2, r3, #1
 8008c02:	607a      	str	r2, [r7, #4]
 8008c04:	683a      	ldr	r2, [r7, #0]
 8008c06:	b2d2      	uxtb	r2, r2
 8008c08:	701a      	strb	r2, [r3, #0]
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	0a1b      	lsrs	r3, r3, #8
 8008c0e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	1c5a      	adds	r2, r3, #1
 8008c14:	607a      	str	r2, [r7, #4]
 8008c16:	683a      	ldr	r2, [r7, #0]
 8008c18:	b2d2      	uxtb	r2, r2
 8008c1a:	701a      	strb	r2, [r3, #0]
}
 8008c1c:	bf00      	nop
 8008c1e:	370c      	adds	r7, #12
 8008c20:	46bd      	mov	sp, r7
 8008c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c26:	4770      	bx	lr

08008c28 <st_qword>:

#if _FS_EXFAT
static
void st_qword (BYTE* ptr, QWORD val)	/* Store an 8-byte word in little-endian */
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b085      	sub	sp, #20
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	60f8      	str	r0, [r7, #12]
 8008c30:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	1c5a      	adds	r2, r3, #1
 8008c38:	60fa      	str	r2, [r7, #12]
 8008c3a:	783a      	ldrb	r2, [r7, #0]
 8008c3c:	701a      	strb	r2, [r3, #0]
 8008c3e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c42:	f04f 0200 	mov.w	r2, #0
 8008c46:	f04f 0300 	mov.w	r3, #0
 8008c4a:	0a02      	lsrs	r2, r0, #8
 8008c4c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8008c50:	0a0b      	lsrs	r3, r1, #8
 8008c52:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	1c5a      	adds	r2, r3, #1
 8008c5a:	60fa      	str	r2, [r7, #12]
 8008c5c:	783a      	ldrb	r2, [r7, #0]
 8008c5e:	701a      	strb	r2, [r3, #0]
 8008c60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c64:	f04f 0200 	mov.w	r2, #0
 8008c68:	f04f 0300 	mov.w	r3, #0
 8008c6c:	0a02      	lsrs	r2, r0, #8
 8008c6e:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8008c72:	0a0b      	lsrs	r3, r1, #8
 8008c74:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	1c5a      	adds	r2, r3, #1
 8008c7c:	60fa      	str	r2, [r7, #12]
 8008c7e:	783a      	ldrb	r2, [r7, #0]
 8008c80:	701a      	strb	r2, [r3, #0]
 8008c82:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c86:	f04f 0200 	mov.w	r2, #0
 8008c8a:	f04f 0300 	mov.w	r3, #0
 8008c8e:	0a02      	lsrs	r2, r0, #8
 8008c90:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8008c94:	0a0b      	lsrs	r3, r1, #8
 8008c96:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	1c5a      	adds	r2, r3, #1
 8008c9e:	60fa      	str	r2, [r7, #12]
 8008ca0:	783a      	ldrb	r2, [r7, #0]
 8008ca2:	701a      	strb	r2, [r3, #0]
 8008ca4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ca8:	f04f 0200 	mov.w	r2, #0
 8008cac:	f04f 0300 	mov.w	r3, #0
 8008cb0:	0a02      	lsrs	r2, r0, #8
 8008cb2:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8008cb6:	0a0b      	lsrs	r3, r1, #8
 8008cb8:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	1c5a      	adds	r2, r3, #1
 8008cc0:	60fa      	str	r2, [r7, #12]
 8008cc2:	783a      	ldrb	r2, [r7, #0]
 8008cc4:	701a      	strb	r2, [r3, #0]
 8008cc6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008cca:	f04f 0200 	mov.w	r2, #0
 8008cce:	f04f 0300 	mov.w	r3, #0
 8008cd2:	0a02      	lsrs	r2, r0, #8
 8008cd4:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8008cd8:	0a0b      	lsrs	r3, r1, #8
 8008cda:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	1c5a      	adds	r2, r3, #1
 8008ce2:	60fa      	str	r2, [r7, #12]
 8008ce4:	783a      	ldrb	r2, [r7, #0]
 8008ce6:	701a      	strb	r2, [r3, #0]
 8008ce8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008cec:	f04f 0200 	mov.w	r2, #0
 8008cf0:	f04f 0300 	mov.w	r3, #0
 8008cf4:	0a02      	lsrs	r2, r0, #8
 8008cf6:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8008cfa:	0a0b      	lsrs	r3, r1, #8
 8008cfc:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	1c5a      	adds	r2, r3, #1
 8008d04:	60fa      	str	r2, [r7, #12]
 8008d06:	783a      	ldrb	r2, [r7, #0]
 8008d08:	701a      	strb	r2, [r3, #0]
 8008d0a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d0e:	f04f 0200 	mov.w	r2, #0
 8008d12:	f04f 0300 	mov.w	r3, #0
 8008d16:	0a02      	lsrs	r2, r0, #8
 8008d18:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8008d1c:	0a0b      	lsrs	r3, r1, #8
 8008d1e:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	1c5a      	adds	r2, r3, #1
 8008d26:	60fa      	str	r2, [r7, #12]
 8008d28:	783a      	ldrb	r2, [r7, #0]
 8008d2a:	701a      	strb	r2, [r3, #0]
}
 8008d2c:	bf00      	nop
 8008d2e:	3714      	adds	r7, #20
 8008d30:	46bd      	mov	sp, r7
 8008d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d36:	4770      	bx	lr

08008d38 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8008d38:	b480      	push	{r7}
 8008d3a:	b087      	sub	sp, #28
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	60f8      	str	r0, [r7, #12]
 8008d40:	60b9      	str	r1, [r7, #8]
 8008d42:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d00d      	beq.n	8008d6e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8008d52:	693a      	ldr	r2, [r7, #16]
 8008d54:	1c53      	adds	r3, r2, #1
 8008d56:	613b      	str	r3, [r7, #16]
 8008d58:	697b      	ldr	r3, [r7, #20]
 8008d5a:	1c59      	adds	r1, r3, #1
 8008d5c:	6179      	str	r1, [r7, #20]
 8008d5e:	7812      	ldrb	r2, [r2, #0]
 8008d60:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	3b01      	subs	r3, #1
 8008d66:	607b      	str	r3, [r7, #4]
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d1f1      	bne.n	8008d52 <mem_cpy+0x1a>
	}
}
 8008d6e:	bf00      	nop
 8008d70:	371c      	adds	r7, #28
 8008d72:	46bd      	mov	sp, r7
 8008d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d78:	4770      	bx	lr

08008d7a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8008d7a:	b480      	push	{r7}
 8008d7c:	b087      	sub	sp, #28
 8008d7e:	af00      	add	r7, sp, #0
 8008d80:	60f8      	str	r0, [r7, #12]
 8008d82:	60b9      	str	r1, [r7, #8]
 8008d84:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8008d8a:	697b      	ldr	r3, [r7, #20]
 8008d8c:	1c5a      	adds	r2, r3, #1
 8008d8e:	617a      	str	r2, [r7, #20]
 8008d90:	68ba      	ldr	r2, [r7, #8]
 8008d92:	b2d2      	uxtb	r2, r2
 8008d94:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	3b01      	subs	r3, #1
 8008d9a:	607b      	str	r3, [r7, #4]
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d1f3      	bne.n	8008d8a <mem_set+0x10>
}
 8008da2:	bf00      	nop
 8008da4:	bf00      	nop
 8008da6:	371c      	adds	r7, #28
 8008da8:	46bd      	mov	sp, r7
 8008daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dae:	4770      	bx	lr

08008db0 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008db0:	b480      	push	{r7}
 8008db2:	b089      	sub	sp, #36	@ 0x24
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	60f8      	str	r0, [r7, #12]
 8008db8:	60b9      	str	r1, [r7, #8]
 8008dba:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	61fb      	str	r3, [r7, #28]
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8008dc8:	69fb      	ldr	r3, [r7, #28]
 8008dca:	1c5a      	adds	r2, r3, #1
 8008dcc:	61fa      	str	r2, [r7, #28]
 8008dce:	781b      	ldrb	r3, [r3, #0]
 8008dd0:	4619      	mov	r1, r3
 8008dd2:	69bb      	ldr	r3, [r7, #24]
 8008dd4:	1c5a      	adds	r2, r3, #1
 8008dd6:	61ba      	str	r2, [r7, #24]
 8008dd8:	781b      	ldrb	r3, [r3, #0]
 8008dda:	1acb      	subs	r3, r1, r3
 8008ddc:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	3b01      	subs	r3, #1
 8008de2:	607b      	str	r3, [r7, #4]
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d002      	beq.n	8008df0 <mem_cmp+0x40>
 8008dea:	697b      	ldr	r3, [r7, #20]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d0eb      	beq.n	8008dc8 <mem_cmp+0x18>

	return r;
 8008df0:	697b      	ldr	r3, [r7, #20]
}
 8008df2:	4618      	mov	r0, r3
 8008df4:	3724      	adds	r7, #36	@ 0x24
 8008df6:	46bd      	mov	sp, r7
 8008df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfc:	4770      	bx	lr

08008dfe <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8008dfe:	b480      	push	{r7}
 8008e00:	b083      	sub	sp, #12
 8008e02:	af00      	add	r7, sp, #0
 8008e04:	6078      	str	r0, [r7, #4]
 8008e06:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8008e08:	e002      	b.n	8008e10 <chk_chr+0x12>
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	3301      	adds	r3, #1
 8008e0e:	607b      	str	r3, [r7, #4]
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	781b      	ldrb	r3, [r3, #0]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d005      	beq.n	8008e24 <chk_chr+0x26>
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	781b      	ldrb	r3, [r3, #0]
 8008e1c:	461a      	mov	r2, r3
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	4293      	cmp	r3, r2
 8008e22:	d1f2      	bne.n	8008e0a <chk_chr+0xc>
	return *str;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	781b      	ldrb	r3, [r3, #0]
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	370c      	adds	r7, #12
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e32:	4770      	bx	lr

08008e34 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008e34:	b480      	push	{r7}
 8008e36:	b085      	sub	sp, #20
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
 8008e3c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008e3e:	2300      	movs	r3, #0
 8008e40:	60bb      	str	r3, [r7, #8]
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	60fb      	str	r3, [r7, #12]
 8008e46:	e029      	b.n	8008e9c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8008e48:	4a27      	ldr	r2, [pc, #156]	@ (8008ee8 <chk_lock+0xb4>)
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	011b      	lsls	r3, r3, #4
 8008e4e:	4413      	add	r3, r2
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d01d      	beq.n	8008e92 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008e56:	4a24      	ldr	r2, [pc, #144]	@ (8008ee8 <chk_lock+0xb4>)
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	011b      	lsls	r3, r3, #4
 8008e5c:	4413      	add	r3, r2
 8008e5e:	681a      	ldr	r2, [r3, #0]
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	429a      	cmp	r2, r3
 8008e66:	d116      	bne.n	8008e96 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8008e68:	4a1f      	ldr	r2, [pc, #124]	@ (8008ee8 <chk_lock+0xb4>)
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	011b      	lsls	r3, r3, #4
 8008e6e:	4413      	add	r3, r2
 8008e70:	3304      	adds	r3, #4
 8008e72:	681a      	ldr	r2, [r3, #0]
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008e78:	429a      	cmp	r2, r3
 8008e7a:	d10c      	bne.n	8008e96 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008e7c:	4a1a      	ldr	r2, [pc, #104]	@ (8008ee8 <chk_lock+0xb4>)
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	011b      	lsls	r3, r3, #4
 8008e82:	4413      	add	r3, r2
 8008e84:	3308      	adds	r3, #8
 8008e86:	681a      	ldr	r2, [r3, #0]
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
				Files[i].clu == dp->obj.sclust &&
 8008e8c:	429a      	cmp	r2, r3
 8008e8e:	d102      	bne.n	8008e96 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008e90:	e007      	b.n	8008ea2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8008e92:	2301      	movs	r3, #1
 8008e94:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	3301      	adds	r3, #1
 8008e9a:	60fb      	str	r3, [r7, #12]
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	2b01      	cmp	r3, #1
 8008ea0:	d9d2      	bls.n	8008e48 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	2b02      	cmp	r3, #2
 8008ea6:	d109      	bne.n	8008ebc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d102      	bne.n	8008eb4 <chk_lock+0x80>
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	2b02      	cmp	r3, #2
 8008eb2:	d101      	bne.n	8008eb8 <chk_lock+0x84>
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	e010      	b.n	8008eda <chk_lock+0xa6>
 8008eb8:	2312      	movs	r3, #18
 8008eba:	e00e      	b.n	8008eda <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d108      	bne.n	8008ed4 <chk_lock+0xa0>
 8008ec2:	4a09      	ldr	r2, [pc, #36]	@ (8008ee8 <chk_lock+0xb4>)
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	011b      	lsls	r3, r3, #4
 8008ec8:	4413      	add	r3, r2
 8008eca:	330c      	adds	r3, #12
 8008ecc:	881b      	ldrh	r3, [r3, #0]
 8008ece:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ed2:	d101      	bne.n	8008ed8 <chk_lock+0xa4>
 8008ed4:	2310      	movs	r3, #16
 8008ed6:	e000      	b.n	8008eda <chk_lock+0xa6>
 8008ed8:	2300      	movs	r3, #0
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3714      	adds	r7, #20
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee4:	4770      	bx	lr
 8008ee6:	bf00      	nop
 8008ee8:	20001fd4 	.word	0x20001fd4

08008eec <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8008eec:	b480      	push	{r7}
 8008eee:	b083      	sub	sp, #12
 8008ef0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	607b      	str	r3, [r7, #4]
 8008ef6:	e002      	b.n	8008efe <enq_lock+0x12>
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	3301      	adds	r3, #1
 8008efc:	607b      	str	r3, [r7, #4]
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2b01      	cmp	r3, #1
 8008f02:	d806      	bhi.n	8008f12 <enq_lock+0x26>
 8008f04:	4a09      	ldr	r2, [pc, #36]	@ (8008f2c <enq_lock+0x40>)
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	011b      	lsls	r3, r3, #4
 8008f0a:	4413      	add	r3, r2
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d1f2      	bne.n	8008ef8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	2b02      	cmp	r3, #2
 8008f16:	bf14      	ite	ne
 8008f18:	2301      	movne	r3, #1
 8008f1a:	2300      	moveq	r3, #0
 8008f1c:	b2db      	uxtb	r3, r3
}
 8008f1e:	4618      	mov	r0, r3
 8008f20:	370c      	adds	r7, #12
 8008f22:	46bd      	mov	sp, r7
 8008f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f28:	4770      	bx	lr
 8008f2a:	bf00      	nop
 8008f2c:	20001fd4 	.word	0x20001fd4

08008f30 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008f30:	b480      	push	{r7}
 8008f32:	b085      	sub	sp, #20
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
 8008f38:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	60fb      	str	r3, [r7, #12]
 8008f3e:	e01f      	b.n	8008f80 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008f40:	4a41      	ldr	r2, [pc, #260]	@ (8009048 <inc_lock+0x118>)
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	011b      	lsls	r3, r3, #4
 8008f46:	4413      	add	r3, r2
 8008f48:	681a      	ldr	r2, [r3, #0]
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	429a      	cmp	r2, r3
 8008f50:	d113      	bne.n	8008f7a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8008f52:	4a3d      	ldr	r2, [pc, #244]	@ (8009048 <inc_lock+0x118>)
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	011b      	lsls	r3, r3, #4
 8008f58:	4413      	add	r3, r2
 8008f5a:	3304      	adds	r3, #4
 8008f5c:	681a      	ldr	r2, [r3, #0]
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8008f62:	429a      	cmp	r2, r3
 8008f64:	d109      	bne.n	8008f7a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8008f66:	4a38      	ldr	r2, [pc, #224]	@ (8009048 <inc_lock+0x118>)
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	011b      	lsls	r3, r3, #4
 8008f6c:	4413      	add	r3, r2
 8008f6e:	3308      	adds	r3, #8
 8008f70:	681a      	ldr	r2, [r3, #0]
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
			Files[i].clu == dp->obj.sclust &&
 8008f76:	429a      	cmp	r2, r3
 8008f78:	d006      	beq.n	8008f88 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	3301      	adds	r3, #1
 8008f7e:	60fb      	str	r3, [r7, #12]
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	2b01      	cmp	r3, #1
 8008f84:	d9dc      	bls.n	8008f40 <inc_lock+0x10>
 8008f86:	e000      	b.n	8008f8a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8008f88:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2b02      	cmp	r3, #2
 8008f8e:	d132      	bne.n	8008ff6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008f90:	2300      	movs	r3, #0
 8008f92:	60fb      	str	r3, [r7, #12]
 8008f94:	e002      	b.n	8008f9c <inc_lock+0x6c>
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	3301      	adds	r3, #1
 8008f9a:	60fb      	str	r3, [r7, #12]
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	2b01      	cmp	r3, #1
 8008fa0:	d806      	bhi.n	8008fb0 <inc_lock+0x80>
 8008fa2:	4a29      	ldr	r2, [pc, #164]	@ (8009048 <inc_lock+0x118>)
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	011b      	lsls	r3, r3, #4
 8008fa8:	4413      	add	r3, r2
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d1f2      	bne.n	8008f96 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	2b02      	cmp	r3, #2
 8008fb4:	d101      	bne.n	8008fba <inc_lock+0x8a>
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	e040      	b.n	800903c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681a      	ldr	r2, [r3, #0]
 8008fbe:	4922      	ldr	r1, [pc, #136]	@ (8009048 <inc_lock+0x118>)
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	011b      	lsls	r3, r3, #4
 8008fc4:	440b      	add	r3, r1
 8008fc6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	689a      	ldr	r2, [r3, #8]
 8008fcc:	491e      	ldr	r1, [pc, #120]	@ (8009048 <inc_lock+0x118>)
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	011b      	lsls	r3, r3, #4
 8008fd2:	440b      	add	r3, r1
 8008fd4:	3304      	adds	r3, #4
 8008fd6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008fdc:	491a      	ldr	r1, [pc, #104]	@ (8009048 <inc_lock+0x118>)
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	011b      	lsls	r3, r3, #4
 8008fe2:	440b      	add	r3, r1
 8008fe4:	3308      	adds	r3, #8
 8008fe6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8008fe8:	4a17      	ldr	r2, [pc, #92]	@ (8009048 <inc_lock+0x118>)
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	011b      	lsls	r3, r3, #4
 8008fee:	4413      	add	r3, r2
 8008ff0:	330c      	adds	r3, #12
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d009      	beq.n	8009010 <inc_lock+0xe0>
 8008ffc:	4a12      	ldr	r2, [pc, #72]	@ (8009048 <inc_lock+0x118>)
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	011b      	lsls	r3, r3, #4
 8009002:	4413      	add	r3, r2
 8009004:	330c      	adds	r3, #12
 8009006:	881b      	ldrh	r3, [r3, #0]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d001      	beq.n	8009010 <inc_lock+0xe0>
 800900c:	2300      	movs	r3, #0
 800900e:	e015      	b.n	800903c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d108      	bne.n	8009028 <inc_lock+0xf8>
 8009016:	4a0c      	ldr	r2, [pc, #48]	@ (8009048 <inc_lock+0x118>)
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	011b      	lsls	r3, r3, #4
 800901c:	4413      	add	r3, r2
 800901e:	330c      	adds	r3, #12
 8009020:	881b      	ldrh	r3, [r3, #0]
 8009022:	3301      	adds	r3, #1
 8009024:	b29a      	uxth	r2, r3
 8009026:	e001      	b.n	800902c <inc_lock+0xfc>
 8009028:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800902c:	4906      	ldr	r1, [pc, #24]	@ (8009048 <inc_lock+0x118>)
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	011b      	lsls	r3, r3, #4
 8009032:	440b      	add	r3, r1
 8009034:	330c      	adds	r3, #12
 8009036:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	3301      	adds	r3, #1
}
 800903c:	4618      	mov	r0, r3
 800903e:	3714      	adds	r7, #20
 8009040:	46bd      	mov	sp, r7
 8009042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009046:	4770      	bx	lr
 8009048:	20001fd4 	.word	0x20001fd4

0800904c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800904c:	b480      	push	{r7}
 800904e:	b085      	sub	sp, #20
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	3b01      	subs	r3, #1
 8009058:	607b      	str	r3, [r7, #4]
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	2b01      	cmp	r3, #1
 800905e:	d825      	bhi.n	80090ac <dec_lock+0x60>
		n = Files[i].ctr;
 8009060:	4a17      	ldr	r2, [pc, #92]	@ (80090c0 <dec_lock+0x74>)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	011b      	lsls	r3, r3, #4
 8009066:	4413      	add	r3, r2
 8009068:	330c      	adds	r3, #12
 800906a:	881b      	ldrh	r3, [r3, #0]
 800906c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800906e:	89fb      	ldrh	r3, [r7, #14]
 8009070:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009074:	d101      	bne.n	800907a <dec_lock+0x2e>
 8009076:	2300      	movs	r3, #0
 8009078:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800907a:	89fb      	ldrh	r3, [r7, #14]
 800907c:	2b00      	cmp	r3, #0
 800907e:	d002      	beq.n	8009086 <dec_lock+0x3a>
 8009080:	89fb      	ldrh	r3, [r7, #14]
 8009082:	3b01      	subs	r3, #1
 8009084:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8009086:	4a0e      	ldr	r2, [pc, #56]	@ (80090c0 <dec_lock+0x74>)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	011b      	lsls	r3, r3, #4
 800908c:	4413      	add	r3, r2
 800908e:	330c      	adds	r3, #12
 8009090:	89fa      	ldrh	r2, [r7, #14]
 8009092:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8009094:	89fb      	ldrh	r3, [r7, #14]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d105      	bne.n	80090a6 <dec_lock+0x5a>
 800909a:	4a09      	ldr	r2, [pc, #36]	@ (80090c0 <dec_lock+0x74>)
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	011b      	lsls	r3, r3, #4
 80090a0:	4413      	add	r3, r2
 80090a2:	2200      	movs	r2, #0
 80090a4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80090a6:	2300      	movs	r3, #0
 80090a8:	737b      	strb	r3, [r7, #13]
 80090aa:	e001      	b.n	80090b0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80090ac:	2302      	movs	r3, #2
 80090ae:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80090b0:	7b7b      	ldrb	r3, [r7, #13]
}
 80090b2:	4618      	mov	r0, r3
 80090b4:	3714      	adds	r7, #20
 80090b6:	46bd      	mov	sp, r7
 80090b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090bc:	4770      	bx	lr
 80090be:	bf00      	nop
 80090c0:	20001fd4 	.word	0x20001fd4

080090c4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80090c4:	b480      	push	{r7}
 80090c6:	b085      	sub	sp, #20
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80090cc:	2300      	movs	r3, #0
 80090ce:	60fb      	str	r3, [r7, #12]
 80090d0:	e010      	b.n	80090f4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80090d2:	4a0d      	ldr	r2, [pc, #52]	@ (8009108 <clear_lock+0x44>)
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	011b      	lsls	r3, r3, #4
 80090d8:	4413      	add	r3, r2
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	687a      	ldr	r2, [r7, #4]
 80090de:	429a      	cmp	r2, r3
 80090e0:	d105      	bne.n	80090ee <clear_lock+0x2a>
 80090e2:	4a09      	ldr	r2, [pc, #36]	@ (8009108 <clear_lock+0x44>)
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	011b      	lsls	r3, r3, #4
 80090e8:	4413      	add	r3, r2
 80090ea:	2200      	movs	r2, #0
 80090ec:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	3301      	adds	r3, #1
 80090f2:	60fb      	str	r3, [r7, #12]
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	2b01      	cmp	r3, #1
 80090f8:	d9eb      	bls.n	80090d2 <clear_lock+0xe>
	}
}
 80090fa:	bf00      	nop
 80090fc:	bf00      	nop
 80090fe:	3714      	adds	r7, #20
 8009100:	46bd      	mov	sp, r7
 8009102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009106:	4770      	bx	lr
 8009108:	20001fd4 	.word	0x20001fd4

0800910c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b086      	sub	sp, #24
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8009114:	2300      	movs	r3, #0
 8009116:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	78db      	ldrb	r3, [r3, #3]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d034      	beq.n	800918a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009124:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	7858      	ldrb	r0, [r3, #1]
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009130:	2301      	movs	r3, #1
 8009132:	697a      	ldr	r2, [r7, #20]
 8009134:	f7ff fbdc 	bl	80088f0 <disk_write>
 8009138:	4603      	mov	r3, r0
 800913a:	2b00      	cmp	r3, #0
 800913c:	d002      	beq.n	8009144 <sync_window+0x38>
			res = FR_DISK_ERR;
 800913e:	2301      	movs	r3, #1
 8009140:	73fb      	strb	r3, [r7, #15]
 8009142:	e022      	b.n	800918a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2200      	movs	r2, #0
 8009148:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800914e:	697a      	ldr	r2, [r7, #20]
 8009150:	1ad2      	subs	r2, r2, r3
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	6a1b      	ldr	r3, [r3, #32]
 8009156:	429a      	cmp	r2, r3
 8009158:	d217      	bcs.n	800918a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	789b      	ldrb	r3, [r3, #2]
 800915e:	613b      	str	r3, [r7, #16]
 8009160:	e010      	b.n	8009184 <sync_window+0x78>
					wsect += fs->fsize;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6a1b      	ldr	r3, [r3, #32]
 8009166:	697a      	ldr	r2, [r7, #20]
 8009168:	4413      	add	r3, r2
 800916a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	7858      	ldrb	r0, [r3, #1]
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009176:	2301      	movs	r3, #1
 8009178:	697a      	ldr	r2, [r7, #20]
 800917a:	f7ff fbb9 	bl	80088f0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800917e:	693b      	ldr	r3, [r7, #16]
 8009180:	3b01      	subs	r3, #1
 8009182:	613b      	str	r3, [r7, #16]
 8009184:	693b      	ldr	r3, [r7, #16]
 8009186:	2b01      	cmp	r3, #1
 8009188:	d8eb      	bhi.n	8009162 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800918a:	7bfb      	ldrb	r3, [r7, #15]
}
 800918c:	4618      	mov	r0, r3
 800918e:	3718      	adds	r7, #24
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}

08009194 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b084      	sub	sp, #16
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
 800919c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800919e:	2300      	movs	r3, #0
 80091a0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80091a6:	683a      	ldr	r2, [r7, #0]
 80091a8:	429a      	cmp	r2, r3
 80091aa:	d01b      	beq.n	80091e4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80091ac:	6878      	ldr	r0, [r7, #4]
 80091ae:	f7ff ffad 	bl	800910c <sync_window>
 80091b2:	4603      	mov	r3, r0
 80091b4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80091b6:	7bfb      	ldrb	r3, [r7, #15]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d113      	bne.n	80091e4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	7858      	ldrb	r0, [r3, #1]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80091c6:	2301      	movs	r3, #1
 80091c8:	683a      	ldr	r2, [r7, #0]
 80091ca:	f7ff fb71 	bl	80088b0 <disk_read>
 80091ce:	4603      	mov	r3, r0
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d004      	beq.n	80091de <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80091d4:	f04f 33ff 	mov.w	r3, #4294967295
 80091d8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80091da:	2301      	movs	r3, #1
 80091dc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	683a      	ldr	r2, [r7, #0]
 80091e2:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 80091e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80091e6:	4618      	mov	r0, r3
 80091e8:	3710      	adds	r7, #16
 80091ea:	46bd      	mov	sp, r7
 80091ec:	bd80      	pop	{r7, pc}
	...

080091f0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b084      	sub	sp, #16
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	f7ff ff87 	bl	800910c <sync_window>
 80091fe:	4603      	mov	r3, r0
 8009200:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8009202:	7bfb      	ldrb	r3, [r7, #15]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d158      	bne.n	80092ba <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	781b      	ldrb	r3, [r3, #0]
 800920c:	2b03      	cmp	r3, #3
 800920e:	d148      	bne.n	80092a2 <sync_fs+0xb2>
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	791b      	ldrb	r3, [r3, #4]
 8009214:	2b01      	cmp	r3, #1
 8009216:	d144      	bne.n	80092a2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	3338      	adds	r3, #56	@ 0x38
 800921c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009220:	2100      	movs	r1, #0
 8009222:	4618      	mov	r0, r3
 8009224:	f7ff fda9 	bl	8008d7a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	3338      	adds	r3, #56	@ 0x38
 800922c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8009230:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8009234:	4618      	mov	r0, r3
 8009236:	f7ff fcb0 	bl	8008b9a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	3338      	adds	r3, #56	@ 0x38
 800923e:	4921      	ldr	r1, [pc, #132]	@ (80092c4 <sync_fs+0xd4>)
 8009240:	4618      	mov	r0, r3
 8009242:	f7ff fcc5 	bl	8008bd0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	3338      	adds	r3, #56	@ 0x38
 800924a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800924e:	491e      	ldr	r1, [pc, #120]	@ (80092c8 <sync_fs+0xd8>)
 8009250:	4618      	mov	r0, r3
 8009252:	f7ff fcbd 	bl	8008bd0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	3338      	adds	r3, #56	@ 0x38
 800925a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	699b      	ldr	r3, [r3, #24]
 8009262:	4619      	mov	r1, r3
 8009264:	4610      	mov	r0, r2
 8009266:	f7ff fcb3 	bl	8008bd0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	3338      	adds	r3, #56	@ 0x38
 800926e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	695b      	ldr	r3, [r3, #20]
 8009276:	4619      	mov	r1, r3
 8009278:	4610      	mov	r0, r2
 800927a:	f7ff fca9 	bl	8008bd0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009282:	1c5a      	adds	r2, r3, #1
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	7858      	ldrb	r0, [r3, #1]
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009296:	2301      	movs	r3, #1
 8009298:	f7ff fb2a 	bl	80088f0 <disk_write>
			fs->fsi_flag = 0;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2200      	movs	r2, #0
 80092a0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	785b      	ldrb	r3, [r3, #1]
 80092a6:	2200      	movs	r2, #0
 80092a8:	2100      	movs	r1, #0
 80092aa:	4618      	mov	r0, r3
 80092ac:	f7ff fb40 	bl	8008930 <disk_ioctl>
 80092b0:	4603      	mov	r3, r0
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d001      	beq.n	80092ba <sync_fs+0xca>
 80092b6:	2301      	movs	r3, #1
 80092b8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80092ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80092bc:	4618      	mov	r0, r3
 80092be:	3710      	adds	r7, #16
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd80      	pop	{r7, pc}
 80092c4:	41615252 	.word	0x41615252
 80092c8:	61417272 	.word	0x61417272

080092cc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80092cc:	b480      	push	{r7}
 80092ce:	b083      	sub	sp, #12
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
 80092d4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	3b02      	subs	r3, #2
 80092da:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	69db      	ldr	r3, [r3, #28]
 80092e0:	3b02      	subs	r3, #2
 80092e2:	683a      	ldr	r2, [r7, #0]
 80092e4:	429a      	cmp	r2, r3
 80092e6:	d301      	bcc.n	80092ec <clust2sect+0x20>
 80092e8:	2300      	movs	r3, #0
 80092ea:	e008      	b.n	80092fe <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	895b      	ldrh	r3, [r3, #10]
 80092f0:	461a      	mov	r2, r3
 80092f2:	683b      	ldr	r3, [r7, #0]
 80092f4:	fb03 f202 	mul.w	r2, r3, r2
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092fc:	4413      	add	r3, r2
}
 80092fe:	4618      	mov	r0, r3
 8009300:	370c      	adds	r7, #12
 8009302:	46bd      	mov	sp, r7
 8009304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009308:	4770      	bx	lr
	...

0800930c <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b088      	sub	sp, #32
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
 8009314:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8009316:	6879      	ldr	r1, [r7, #4]
 8009318:	6809      	ldr	r1, [r1, #0]
 800931a:	61b9      	str	r1, [r7, #24]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800931c:	6839      	ldr	r1, [r7, #0]
 800931e:	2901      	cmp	r1, #1
 8009320:	d904      	bls.n	800932c <get_fat+0x20>
 8009322:	69b9      	ldr	r1, [r7, #24]
 8009324:	69c9      	ldr	r1, [r1, #28]
 8009326:	6838      	ldr	r0, [r7, #0]
 8009328:	4288      	cmp	r0, r1
 800932a:	d302      	bcc.n	8009332 <get_fat+0x26>
		val = 1;	/* Internal error */
 800932c:	2301      	movs	r3, #1
 800932e:	61fb      	str	r3, [r7, #28]
 8009330:	e100      	b.n	8009534 <get_fat+0x228>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8009332:	f04f 31ff 	mov.w	r1, #4294967295
 8009336:	61f9      	str	r1, [r7, #28]

		switch (fs->fs_type) {
 8009338:	69b9      	ldr	r1, [r7, #24]
 800933a:	7809      	ldrb	r1, [r1, #0]
 800933c:	3901      	subs	r1, #1
 800933e:	2903      	cmp	r1, #3
 8009340:	f200 80ec 	bhi.w	800951c <get_fat+0x210>
 8009344:	a001      	add	r0, pc, #4	@ (adr r0, 800934c <get_fat+0x40>)
 8009346:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800934a:	bf00      	nop
 800934c:	0800935d 	.word	0x0800935d
 8009350:	080093e3 	.word	0x080093e3
 8009354:	08009419 	.word	0x08009419
 8009358:	08009451 	.word	0x08009451
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	60fb      	str	r3, [r7, #12]
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	085b      	lsrs	r3, r3, #1
 8009364:	68fa      	ldr	r2, [r7, #12]
 8009366:	4413      	add	r3, r2
 8009368:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800936a:	69bb      	ldr	r3, [r7, #24]
 800936c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	0a5b      	lsrs	r3, r3, #9
 8009372:	4413      	add	r3, r2
 8009374:	4619      	mov	r1, r3
 8009376:	69b8      	ldr	r0, [r7, #24]
 8009378:	f7ff ff0c 	bl	8009194 <move_window>
 800937c:	4603      	mov	r3, r0
 800937e:	2b00      	cmp	r3, #0
 8009380:	f040 80cf 	bne.w	8009522 <get_fat+0x216>
			wc = fs->win[bc++ % SS(fs)];
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	1c5a      	adds	r2, r3, #1
 8009388:	60fa      	str	r2, [r7, #12]
 800938a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800938e:	69ba      	ldr	r2, [r7, #24]
 8009390:	4413      	add	r3, r2
 8009392:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009396:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009398:	69bb      	ldr	r3, [r7, #24]
 800939a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	0a5b      	lsrs	r3, r3, #9
 80093a0:	4413      	add	r3, r2
 80093a2:	4619      	mov	r1, r3
 80093a4:	69b8      	ldr	r0, [r7, #24]
 80093a6:	f7ff fef5 	bl	8009194 <move_window>
 80093aa:	4603      	mov	r3, r0
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	f040 80ba 	bne.w	8009526 <get_fat+0x21a>
			wc |= fs->win[bc % SS(fs)] << 8;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093b8:	69ba      	ldr	r2, [r7, #24]
 80093ba:	4413      	add	r3, r2
 80093bc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80093c0:	021b      	lsls	r3, r3, #8
 80093c2:	68ba      	ldr	r2, [r7, #8]
 80093c4:	4313      	orrs	r3, r2
 80093c6:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	f003 0301 	and.w	r3, r3, #1
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d002      	beq.n	80093d8 <get_fat+0xcc>
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	091b      	lsrs	r3, r3, #4
 80093d6:	e002      	b.n	80093de <get_fat+0xd2>
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80093de:	61fb      	str	r3, [r7, #28]
			break;
 80093e0:	e0a8      	b.n	8009534 <get_fat+0x228>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80093e2:	69bb      	ldr	r3, [r7, #24]
 80093e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80093e6:	683b      	ldr	r3, [r7, #0]
 80093e8:	0a1b      	lsrs	r3, r3, #8
 80093ea:	4413      	add	r3, r2
 80093ec:	4619      	mov	r1, r3
 80093ee:	69b8      	ldr	r0, [r7, #24]
 80093f0:	f7ff fed0 	bl	8009194 <move_window>
 80093f4:	4603      	mov	r3, r0
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	f040 8097 	bne.w	800952a <get_fat+0x21e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80093fc:	69bb      	ldr	r3, [r7, #24]
 80093fe:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	005b      	lsls	r3, r3, #1
 8009406:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800940a:	4413      	add	r3, r2
 800940c:	4618      	mov	r0, r3
 800940e:	f7ff faad 	bl	800896c <ld_word>
 8009412:	4603      	mov	r3, r0
 8009414:	61fb      	str	r3, [r7, #28]
			break;
 8009416:	e08d      	b.n	8009534 <get_fat+0x228>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009418:	69bb      	ldr	r3, [r7, #24]
 800941a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	09db      	lsrs	r3, r3, #7
 8009420:	4413      	add	r3, r2
 8009422:	4619      	mov	r1, r3
 8009424:	69b8      	ldr	r0, [r7, #24]
 8009426:	f7ff feb5 	bl	8009194 <move_window>
 800942a:	4603      	mov	r3, r0
 800942c:	2b00      	cmp	r3, #0
 800942e:	d17e      	bne.n	800952e <get_fat+0x222>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8009430:	69bb      	ldr	r3, [r7, #24]
 8009432:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	009b      	lsls	r3, r3, #2
 800943a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800943e:	4413      	add	r3, r2
 8009440:	4618      	mov	r0, r3
 8009442:	f7ff faac 	bl	800899e <ld_dword>
 8009446:	4603      	mov	r3, r0
 8009448:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800944c:	61fb      	str	r3, [r7, #28]
			break;
 800944e:	e071      	b.n	8009534 <get_fat+0x228>
#if _FS_EXFAT
		case FS_EXFAT :
			if (obj->objsize) {
 8009450:	6879      	ldr	r1, [r7, #4]
 8009452:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 8009456:	4301      	orrs	r1, r0
 8009458:	d060      	beq.n	800951c <get_fat+0x210>
				DWORD cofs = clst - obj->sclust;	/* Offset from start cluster */
 800945a:	6879      	ldr	r1, [r7, #4]
 800945c:	6889      	ldr	r1, [r1, #8]
 800945e:	6838      	ldr	r0, [r7, #0]
 8009460:	1a41      	subs	r1, r0, r1
 8009462:	6179      	str	r1, [r7, #20]
				DWORD clen = (DWORD)((obj->objsize - 1) / SS(fs)) / fs->csize;	/* Number of clusters - 1 */
 8009464:	6879      	ldr	r1, [r7, #4]
 8009466:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 800946a:	1e42      	subs	r2, r0, #1
 800946c:	f141 33ff 	adc.w	r3, r1, #4294967295
 8009470:	f04f 0000 	mov.w	r0, #0
 8009474:	f04f 0100 	mov.w	r1, #0
 8009478:	0a50      	lsrs	r0, r2, #9
 800947a:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 800947e:	0a59      	lsrs	r1, r3, #9
 8009480:	4602      	mov	r2, r0
 8009482:	69bb      	ldr	r3, [r7, #24]
 8009484:	895b      	ldrh	r3, [r3, #10]
 8009486:	fbb2 f3f3 	udiv	r3, r2, r3
 800948a:	613b      	str	r3, [r7, #16]

				if (obj->stat == 2) {	/* Is there no valid chain on the FAT? */
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	79db      	ldrb	r3, [r3, #7]
 8009490:	2b02      	cmp	r3, #2
 8009492:	d10e      	bne.n	80094b2 <get_fat+0x1a6>
					if (cofs <= clen) {
 8009494:	697a      	ldr	r2, [r7, #20]
 8009496:	693b      	ldr	r3, [r7, #16]
 8009498:	429a      	cmp	r2, r3
 800949a:	d80a      	bhi.n	80094b2 <get_fat+0x1a6>
						val = (cofs == clen) ? 0x7FFFFFFF : clst + 1;	/* Generate the value */
 800949c:	697a      	ldr	r2, [r7, #20]
 800949e:	693b      	ldr	r3, [r7, #16]
 80094a0:	429a      	cmp	r2, r3
 80094a2:	d002      	beq.n	80094aa <get_fat+0x19e>
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	3301      	adds	r3, #1
 80094a8:	e001      	b.n	80094ae <get_fat+0x1a2>
 80094aa:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80094ae:	61fb      	str	r3, [r7, #28]
						break;
 80094b0:	e040      	b.n	8009534 <get_fat+0x228>
					}
				}
				if (obj->stat == 3 && cofs < obj->n_cont) {	/* Is it in the 1st fragment? */
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	79db      	ldrb	r3, [r3, #7]
 80094b6:	2b03      	cmp	r3, #3
 80094b8:	d108      	bne.n	80094cc <get_fat+0x1c0>
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	699b      	ldr	r3, [r3, #24]
 80094be:	697a      	ldr	r2, [r7, #20]
 80094c0:	429a      	cmp	r2, r3
 80094c2:	d203      	bcs.n	80094cc <get_fat+0x1c0>
					val = clst + 1; 	/* Generate the value */
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	3301      	adds	r3, #1
 80094c8:	61fb      	str	r3, [r7, #28]
					break;
 80094ca:	e033      	b.n	8009534 <get_fat+0x228>
				}
				if (obj->stat != 2) {	/* Get value from FAT if FAT chain is valid */
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	79db      	ldrb	r3, [r3, #7]
 80094d0:	2b02      	cmp	r3, #2
 80094d2:	d023      	beq.n	800951c <get_fat+0x210>
					if (obj->n_frag != 0) {	/* Is it on the growing edge? */
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	69db      	ldr	r3, [r3, #28]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d003      	beq.n	80094e4 <get_fat+0x1d8>
						val = 0x7FFFFFFF;	/* Generate EOC */
 80094dc:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80094e0:	61fb      	str	r3, [r7, #28]
					} else {
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
					}
					break;
 80094e2:	e027      	b.n	8009534 <get_fat+0x228>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80094e4:	69bb      	ldr	r3, [r7, #24]
 80094e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	09db      	lsrs	r3, r3, #7
 80094ec:	4413      	add	r3, r2
 80094ee:	4619      	mov	r1, r3
 80094f0:	69b8      	ldr	r0, [r7, #24]
 80094f2:	f7ff fe4f 	bl	8009194 <move_window>
 80094f6:	4603      	mov	r3, r0
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d11a      	bne.n	8009532 <get_fat+0x226>
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
 80094fc:	69bb      	ldr	r3, [r7, #24]
 80094fe:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	009b      	lsls	r3, r3, #2
 8009506:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800950a:	4413      	add	r3, r2
 800950c:	4618      	mov	r0, r3
 800950e:	f7ff fa46 	bl	800899e <ld_dword>
 8009512:	4603      	mov	r3, r0
 8009514:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009518:	61fb      	str	r3, [r7, #28]
					break;
 800951a:	e00b      	b.n	8009534 <get_fat+0x228>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800951c:	2301      	movs	r3, #1
 800951e:	61fb      	str	r3, [r7, #28]
 8009520:	e008      	b.n	8009534 <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009522:	bf00      	nop
 8009524:	e006      	b.n	8009534 <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009526:	bf00      	nop
 8009528:	e004      	b.n	8009534 <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800952a:	bf00      	nop
 800952c:	e002      	b.n	8009534 <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800952e:	bf00      	nop
 8009530:	e000      	b.n	8009534 <get_fat+0x228>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009532:	bf00      	nop
		}
	}

	return val;
 8009534:	69fb      	ldr	r3, [r7, #28]
}
 8009536:	4618      	mov	r0, r3
 8009538:	3720      	adds	r7, #32
 800953a:	46bd      	mov	sp, r7
 800953c:	bd80      	pop	{r7, pc}
 800953e:	bf00      	nop

08009540 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8009540:	b590      	push	{r4, r7, lr}
 8009542:	b089      	sub	sp, #36	@ 0x24
 8009544:	af00      	add	r7, sp, #0
 8009546:	60f8      	str	r0, [r7, #12]
 8009548:	60b9      	str	r1, [r7, #8]
 800954a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800954c:	2302      	movs	r3, #2
 800954e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8009550:	68bb      	ldr	r3, [r7, #8]
 8009552:	2b01      	cmp	r3, #1
 8009554:	f240 80dd 	bls.w	8009712 <put_fat+0x1d2>
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	69db      	ldr	r3, [r3, #28]
 800955c:	68ba      	ldr	r2, [r7, #8]
 800955e:	429a      	cmp	r2, r3
 8009560:	f080 80d7 	bcs.w	8009712 <put_fat+0x1d2>
		switch (fs->fs_type) {
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	781b      	ldrb	r3, [r3, #0]
 8009568:	2b04      	cmp	r3, #4
 800956a:	f300 80d2 	bgt.w	8009712 <put_fat+0x1d2>
 800956e:	2b03      	cmp	r3, #3
 8009570:	f280 8093 	bge.w	800969a <put_fat+0x15a>
 8009574:	2b01      	cmp	r3, #1
 8009576:	d002      	beq.n	800957e <put_fat+0x3e>
 8009578:	2b02      	cmp	r3, #2
 800957a:	d06e      	beq.n	800965a <put_fat+0x11a>
 800957c:	e0c9      	b.n	8009712 <put_fat+0x1d2>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	61bb      	str	r3, [r7, #24]
 8009582:	69bb      	ldr	r3, [r7, #24]
 8009584:	085b      	lsrs	r3, r3, #1
 8009586:	69ba      	ldr	r2, [r7, #24]
 8009588:	4413      	add	r3, r2
 800958a:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009590:	69bb      	ldr	r3, [r7, #24]
 8009592:	0a5b      	lsrs	r3, r3, #9
 8009594:	4413      	add	r3, r2
 8009596:	4619      	mov	r1, r3
 8009598:	68f8      	ldr	r0, [r7, #12]
 800959a:	f7ff fdfb 	bl	8009194 <move_window>
 800959e:	4603      	mov	r3, r0
 80095a0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80095a2:	7ffb      	ldrb	r3, [r7, #31]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	f040 80ad 	bne.w	8009704 <put_fat+0x1c4>
			p = fs->win + bc++ % SS(fs);
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80095b0:	69bb      	ldr	r3, [r7, #24]
 80095b2:	1c59      	adds	r1, r3, #1
 80095b4:	61b9      	str	r1, [r7, #24]
 80095b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095ba:	4413      	add	r3, r2
 80095bc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	f003 0301 	and.w	r3, r3, #1
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d00d      	beq.n	80095e4 <put_fat+0xa4>
 80095c8:	697b      	ldr	r3, [r7, #20]
 80095ca:	781b      	ldrb	r3, [r3, #0]
 80095cc:	b25b      	sxtb	r3, r3
 80095ce:	f003 030f 	and.w	r3, r3, #15
 80095d2:	b25a      	sxtb	r2, r3
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	b25b      	sxtb	r3, r3
 80095d8:	011b      	lsls	r3, r3, #4
 80095da:	b25b      	sxtb	r3, r3
 80095dc:	4313      	orrs	r3, r2
 80095de:	b25b      	sxtb	r3, r3
 80095e0:	b2db      	uxtb	r3, r3
 80095e2:	e001      	b.n	80095e8 <put_fat+0xa8>
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	b2db      	uxtb	r3, r3
 80095e8:	697a      	ldr	r2, [r7, #20]
 80095ea:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	2201      	movs	r2, #1
 80095f0:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80095f6:	69bb      	ldr	r3, [r7, #24]
 80095f8:	0a5b      	lsrs	r3, r3, #9
 80095fa:	4413      	add	r3, r2
 80095fc:	4619      	mov	r1, r3
 80095fe:	68f8      	ldr	r0, [r7, #12]
 8009600:	f7ff fdc8 	bl	8009194 <move_window>
 8009604:	4603      	mov	r3, r0
 8009606:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009608:	7ffb      	ldrb	r3, [r7, #31]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d17c      	bne.n	8009708 <put_fat+0x1c8>
			p = fs->win + bc % SS(fs);
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009614:	69bb      	ldr	r3, [r7, #24]
 8009616:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800961a:	4413      	add	r3, r2
 800961c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	f003 0301 	and.w	r3, r3, #1
 8009624:	2b00      	cmp	r3, #0
 8009626:	d003      	beq.n	8009630 <put_fat+0xf0>
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	091b      	lsrs	r3, r3, #4
 800962c:	b2db      	uxtb	r3, r3
 800962e:	e00e      	b.n	800964e <put_fat+0x10e>
 8009630:	697b      	ldr	r3, [r7, #20]
 8009632:	781b      	ldrb	r3, [r3, #0]
 8009634:	b25b      	sxtb	r3, r3
 8009636:	f023 030f 	bic.w	r3, r3, #15
 800963a:	b25a      	sxtb	r2, r3
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	0a1b      	lsrs	r3, r3, #8
 8009640:	b25b      	sxtb	r3, r3
 8009642:	f003 030f 	and.w	r3, r3, #15
 8009646:	b25b      	sxtb	r3, r3
 8009648:	4313      	orrs	r3, r2
 800964a:	b25b      	sxtb	r3, r3
 800964c:	b2db      	uxtb	r3, r3
 800964e:	697a      	ldr	r2, [r7, #20]
 8009650:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	2201      	movs	r2, #1
 8009656:	70da      	strb	r2, [r3, #3]
			break;
 8009658:	e05b      	b.n	8009712 <put_fat+0x1d2>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	0a1b      	lsrs	r3, r3, #8
 8009662:	4413      	add	r3, r2
 8009664:	4619      	mov	r1, r3
 8009666:	68f8      	ldr	r0, [r7, #12]
 8009668:	f7ff fd94 	bl	8009194 <move_window>
 800966c:	4603      	mov	r3, r0
 800966e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009670:	7ffb      	ldrb	r3, [r7, #31]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d14a      	bne.n	800970c <put_fat+0x1cc>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800967c:	68bb      	ldr	r3, [r7, #8]
 800967e:	005b      	lsls	r3, r3, #1
 8009680:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8009684:	4413      	add	r3, r2
 8009686:	687a      	ldr	r2, [r7, #4]
 8009688:	b292      	uxth	r2, r2
 800968a:	4611      	mov	r1, r2
 800968c:	4618      	mov	r0, r3
 800968e:	f7ff fa84 	bl	8008b9a <st_word>
			fs->wflag = 1;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	2201      	movs	r2, #1
 8009696:	70da      	strb	r2, [r3, #3]
			break;
 8009698:	e03b      	b.n	8009712 <put_fat+0x1d2>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	09db      	lsrs	r3, r3, #7
 80096a2:	4413      	add	r3, r2
 80096a4:	4619      	mov	r1, r3
 80096a6:	68f8      	ldr	r0, [r7, #12]
 80096a8:	f7ff fd74 	bl	8009194 <move_window>
 80096ac:	4603      	mov	r3, r0
 80096ae:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80096b0:	7ffb      	ldrb	r3, [r7, #31]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d12c      	bne.n	8009710 <put_fat+0x1d0>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	781b      	ldrb	r3, [r3, #0]
 80096ba:	2b04      	cmp	r3, #4
 80096bc:	d012      	beq.n	80096e4 <put_fat+0x1a4>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	009b      	lsls	r3, r3, #2
 80096ce:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80096d2:	4413      	add	r3, r2
 80096d4:	4618      	mov	r0, r3
 80096d6:	f7ff f962 	bl	800899e <ld_dword>
 80096da:	4603      	mov	r3, r0
 80096dc:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80096e0:	4323      	orrs	r3, r4
 80096e2:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80096ea:	68bb      	ldr	r3, [r7, #8]
 80096ec:	009b      	lsls	r3, r3, #2
 80096ee:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80096f2:	4413      	add	r3, r2
 80096f4:	6879      	ldr	r1, [r7, #4]
 80096f6:	4618      	mov	r0, r3
 80096f8:	f7ff fa6a 	bl	8008bd0 <st_dword>
			fs->wflag = 1;
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	2201      	movs	r2, #1
 8009700:	70da      	strb	r2, [r3, #3]
			break;
 8009702:	e006      	b.n	8009712 <put_fat+0x1d2>
			if (res != FR_OK) break;
 8009704:	bf00      	nop
 8009706:	e004      	b.n	8009712 <put_fat+0x1d2>
			if (res != FR_OK) break;
 8009708:	bf00      	nop
 800970a:	e002      	b.n	8009712 <put_fat+0x1d2>
			if (res != FR_OK) break;
 800970c:	bf00      	nop
 800970e:	e000      	b.n	8009712 <put_fat+0x1d2>
			if (res != FR_OK) break;
 8009710:	bf00      	nop
		}
	}
	return res;
 8009712:	7ffb      	ldrb	r3, [r7, #31]
}
 8009714:	4618      	mov	r0, r3
 8009716:	3724      	adds	r7, #36	@ 0x24
 8009718:	46bd      	mov	sp, r7
 800971a:	bd90      	pop	{r4, r7, pc}

0800971c <find_bitmap>:
DWORD find_bitmap (	/* 0:Not found, 2..:Cluster block found, 0xFFFFFFFF:Disk error */
	FATFS* fs,	/* File system object */
	DWORD clst,	/* Cluster number to scan from */
	DWORD ncl	/* Number of contiguous clusters to find (1..) */
)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b08a      	sub	sp, #40	@ 0x28
 8009720:	af00      	add	r7, sp, #0
 8009722:	60f8      	str	r0, [r7, #12]
 8009724:	60b9      	str	r1, [r7, #8]
 8009726:	607a      	str	r2, [r7, #4]
	BYTE bm, bv;
	UINT i;
	DWORD val, scl, ctr;


	clst -= 2;	/* The first bit in the bitmap corresponds to cluster #2 */
 8009728:	68bb      	ldr	r3, [r7, #8]
 800972a:	3b02      	subs	r3, #2
 800972c:	60bb      	str	r3, [r7, #8]
	if (clst >= fs->n_fatent - 2) clst = 0;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	69db      	ldr	r3, [r3, #28]
 8009732:	3b02      	subs	r3, #2
 8009734:	68ba      	ldr	r2, [r7, #8]
 8009736:	429a      	cmp	r2, r3
 8009738:	d301      	bcc.n	800973e <find_bitmap+0x22>
 800973a:	2300      	movs	r3, #0
 800973c:	60bb      	str	r3, [r7, #8]
	scl = val = clst; ctr = 0;
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	61fb      	str	r3, [r7, #28]
 8009742:	69fb      	ldr	r3, [r7, #28]
 8009744:	61bb      	str	r3, [r7, #24]
 8009746:	2300      	movs	r3, #0
 8009748:	617b      	str	r3, [r7, #20]
	for (;;) {
		if (move_window(fs, fs->database + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;	/* (assuming bitmap is located top of the cluster heap) */
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800974e:	69fb      	ldr	r3, [r7, #28]
 8009750:	0b1b      	lsrs	r3, r3, #12
 8009752:	4413      	add	r3, r2
 8009754:	4619      	mov	r1, r3
 8009756:	68f8      	ldr	r0, [r7, #12]
 8009758:	f7ff fd1c 	bl	8009194 <move_window>
 800975c:	4603      	mov	r3, r0
 800975e:	2b00      	cmp	r3, #0
 8009760:	d002      	beq.n	8009768 <find_bitmap+0x4c>
 8009762:	f04f 33ff 	mov.w	r3, #4294967295
 8009766:	e051      	b.n	800980c <find_bitmap+0xf0>
		i = val / 8 % SS(fs); bm = 1 << (val % 8);
 8009768:	69fb      	ldr	r3, [r7, #28]
 800976a:	08db      	lsrs	r3, r3, #3
 800976c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009770:	623b      	str	r3, [r7, #32]
 8009772:	69fb      	ldr	r3, [r7, #28]
 8009774:	f003 0307 	and.w	r3, r3, #7
 8009778:	2201      	movs	r2, #1
 800977a:	fa02 f303 	lsl.w	r3, r2, r3
 800977e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		do {
			do {
				bv = fs->win[i] & bm; bm <<= 1;		/* Get bit value */
 8009782:	68fa      	ldr	r2, [r7, #12]
 8009784:	6a3b      	ldr	r3, [r7, #32]
 8009786:	4413      	add	r3, r2
 8009788:	3338      	adds	r3, #56	@ 0x38
 800978a:	781a      	ldrb	r2, [r3, #0]
 800978c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009790:	4013      	ands	r3, r2
 8009792:	74fb      	strb	r3, [r7, #19]
 8009794:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009798:	005b      	lsls	r3, r3, #1
 800979a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				if (++val >= fs->n_fatent - 2) {	/* Next cluster (with wrap-around) */
 800979e:	69fb      	ldr	r3, [r7, #28]
 80097a0:	3301      	adds	r3, #1
 80097a2:	61fb      	str	r3, [r7, #28]
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	69db      	ldr	r3, [r3, #28]
 80097a8:	3b02      	subs	r3, #2
 80097aa:	69fa      	ldr	r2, [r7, #28]
 80097ac:	429a      	cmp	r2, r3
 80097ae:	d307      	bcc.n	80097c0 <find_bitmap+0xa4>
					val = 0; bm = 0; i = SS(fs);
 80097b0:	2300      	movs	r3, #0
 80097b2:	61fb      	str	r3, [r7, #28]
 80097b4:	2300      	movs	r3, #0
 80097b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80097ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80097be:	623b      	str	r3, [r7, #32]
				}
				if (!bv) {	/* Is it a free cluster? */
 80097c0:	7cfb      	ldrb	r3, [r7, #19]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d109      	bne.n	80097da <find_bitmap+0xbe>
					if (++ctr == ncl) return scl + 2;	/* Check if run length is sufficient for required */
 80097c6:	697b      	ldr	r3, [r7, #20]
 80097c8:	3301      	adds	r3, #1
 80097ca:	617b      	str	r3, [r7, #20]
 80097cc:	697a      	ldr	r2, [r7, #20]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	429a      	cmp	r2, r3
 80097d2:	d106      	bne.n	80097e2 <find_bitmap+0xc6>
 80097d4:	69bb      	ldr	r3, [r7, #24]
 80097d6:	3302      	adds	r3, #2
 80097d8:	e018      	b.n	800980c <find_bitmap+0xf0>
				} else {
					scl = val; ctr = 0;		/* Encountered a cluster in-use, restart to scan */
 80097da:	69fb      	ldr	r3, [r7, #28]
 80097dc:	61bb      	str	r3, [r7, #24]
 80097de:	2300      	movs	r3, #0
 80097e0:	617b      	str	r3, [r7, #20]
				}
				if (val == clst) return 0;	/* All cluster scanned? */
 80097e2:	69fa      	ldr	r2, [r7, #28]
 80097e4:	68bb      	ldr	r3, [r7, #8]
 80097e6:	429a      	cmp	r2, r3
 80097e8:	d101      	bne.n	80097ee <find_bitmap+0xd2>
 80097ea:	2300      	movs	r3, #0
 80097ec:	e00e      	b.n	800980c <find_bitmap+0xf0>
			} while (bm);
 80097ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d1c5      	bne.n	8009782 <find_bitmap+0x66>
			bm = 1;
 80097f6:	2301      	movs	r3, #1
 80097f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		} while (++i < SS(fs));
 80097fc:	6a3b      	ldr	r3, [r7, #32]
 80097fe:	3301      	adds	r3, #1
 8009800:	623b      	str	r3, [r7, #32]
 8009802:	6a3b      	ldr	r3, [r7, #32]
 8009804:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009808:	d3bb      	bcc.n	8009782 <find_bitmap+0x66>
		if (move_window(fs, fs->database + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;	/* (assuming bitmap is located top of the cluster heap) */
 800980a:	e79e      	b.n	800974a <find_bitmap+0x2e>
	}
}
 800980c:	4618      	mov	r0, r3
 800980e:	3728      	adds	r7, #40	@ 0x28
 8009810:	46bd      	mov	sp, r7
 8009812:	bd80      	pop	{r7, pc}

08009814 <change_bitmap>:
	FATFS* fs,	/* File system object */
	DWORD clst,	/* Cluster number to change from */
	DWORD ncl,	/* Number of clusters to be changed */
	int bv		/* bit value to be set (0 or 1) */
)
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b088      	sub	sp, #32
 8009818:	af00      	add	r7, sp, #0
 800981a:	60f8      	str	r0, [r7, #12]
 800981c:	60b9      	str	r1, [r7, #8]
 800981e:	607a      	str	r2, [r7, #4]
 8009820:	603b      	str	r3, [r7, #0]
	BYTE bm;
	UINT i;
	DWORD sect;

	clst -= 2;	/* The first bit corresponds to cluster #2 */
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	3b02      	subs	r3, #2
 8009826:	60bb      	str	r3, [r7, #8]
	sect = fs->database + clst / 8 / SS(fs);	/* Sector address (assuming bitmap is located top of the cluster heap) */
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800982c:	68bb      	ldr	r3, [r7, #8]
 800982e:	0b1b      	lsrs	r3, r3, #12
 8009830:	4413      	add	r3, r2
 8009832:	617b      	str	r3, [r7, #20]
	i = clst / 8 % SS(fs);						/* Byte offset in the sector */
 8009834:	68bb      	ldr	r3, [r7, #8]
 8009836:	08db      	lsrs	r3, r3, #3
 8009838:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800983c:	61bb      	str	r3, [r7, #24]
	bm = 1 << (clst % 8);						/* Bit mask in the byte */
 800983e:	68bb      	ldr	r3, [r7, #8]
 8009840:	f003 0307 	and.w	r3, r3, #7
 8009844:	2201      	movs	r2, #1
 8009846:	fa02 f303 	lsl.w	r3, r2, r3
 800984a:	77fb      	strb	r3, [r7, #31]
	for (;;) {
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 800984c:	697b      	ldr	r3, [r7, #20]
 800984e:	1c5a      	adds	r2, r3, #1
 8009850:	617a      	str	r2, [r7, #20]
 8009852:	4619      	mov	r1, r3
 8009854:	68f8      	ldr	r0, [r7, #12]
 8009856:	f7ff fc9d 	bl	8009194 <move_window>
 800985a:	4603      	mov	r3, r0
 800985c:	2b00      	cmp	r3, #0
 800985e:	d001      	beq.n	8009864 <change_bitmap+0x50>
 8009860:	2301      	movs	r3, #1
 8009862:	e03d      	b.n	80098e0 <change_bitmap+0xcc>
		do {
			do {
				if (bv == (int)((fs->win[i] & bm) != 0)) return FR_INT_ERR;	/* Is the bit expected value? */
 8009864:	68fa      	ldr	r2, [r7, #12]
 8009866:	69bb      	ldr	r3, [r7, #24]
 8009868:	4413      	add	r3, r2
 800986a:	3338      	adds	r3, #56	@ 0x38
 800986c:	781a      	ldrb	r2, [r3, #0]
 800986e:	7ffb      	ldrb	r3, [r7, #31]
 8009870:	4013      	ands	r3, r2
 8009872:	b2db      	uxtb	r3, r3
 8009874:	2b00      	cmp	r3, #0
 8009876:	bf14      	ite	ne
 8009878:	2301      	movne	r3, #1
 800987a:	2300      	moveq	r3, #0
 800987c:	b2db      	uxtb	r3, r3
 800987e:	461a      	mov	r2, r3
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	4293      	cmp	r3, r2
 8009884:	d101      	bne.n	800988a <change_bitmap+0x76>
 8009886:	2302      	movs	r3, #2
 8009888:	e02a      	b.n	80098e0 <change_bitmap+0xcc>
				fs->win[i] ^= bm;	/* Flip the bit */
 800988a:	68fa      	ldr	r2, [r7, #12]
 800988c:	69bb      	ldr	r3, [r7, #24]
 800988e:	4413      	add	r3, r2
 8009890:	3338      	adds	r3, #56	@ 0x38
 8009892:	781a      	ldrb	r2, [r3, #0]
 8009894:	7ffb      	ldrb	r3, [r7, #31]
 8009896:	4053      	eors	r3, r2
 8009898:	b2d9      	uxtb	r1, r3
 800989a:	68fa      	ldr	r2, [r7, #12]
 800989c:	69bb      	ldr	r3, [r7, #24]
 800989e:	4413      	add	r3, r2
 80098a0:	3338      	adds	r3, #56	@ 0x38
 80098a2:	460a      	mov	r2, r1
 80098a4:	701a      	strb	r2, [r3, #0]
				fs->wflag = 1;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	2201      	movs	r2, #1
 80098aa:	70da      	strb	r2, [r3, #3]
				if (--ncl == 0) return FR_OK;	/* All bits processed? */
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	3b01      	subs	r3, #1
 80098b0:	607b      	str	r3, [r7, #4]
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d101      	bne.n	80098bc <change_bitmap+0xa8>
 80098b8:	2300      	movs	r3, #0
 80098ba:	e011      	b.n	80098e0 <change_bitmap+0xcc>
			} while (bm <<= 1);		/* Next bit */
 80098bc:	7ffb      	ldrb	r3, [r7, #31]
 80098be:	005b      	lsls	r3, r3, #1
 80098c0:	77fb      	strb	r3, [r7, #31]
 80098c2:	7ffb      	ldrb	r3, [r7, #31]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d1cd      	bne.n	8009864 <change_bitmap+0x50>
			bm = 1;
 80098c8:	2301      	movs	r3, #1
 80098ca:	77fb      	strb	r3, [r7, #31]
		} while (++i < SS(fs));		/* Next byte */
 80098cc:	69bb      	ldr	r3, [r7, #24]
 80098ce:	3301      	adds	r3, #1
 80098d0:	61bb      	str	r3, [r7, #24]
 80098d2:	69bb      	ldr	r3, [r7, #24]
 80098d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098d8:	d3c4      	bcc.n	8009864 <change_bitmap+0x50>
		i = 0;
 80098da:	2300      	movs	r3, #0
 80098dc:	61bb      	str	r3, [r7, #24]
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 80098de:	e7b5      	b.n	800984c <change_bitmap+0x38>
	}
}
 80098e0:	4618      	mov	r0, r3
 80098e2:	3720      	adds	r7, #32
 80098e4:	46bd      	mov	sp, r7
 80098e6:	bd80      	pop	{r7, pc}

080098e8 <fill_first_frag>:

static
FRESULT fill_first_frag (
	_FDID* obj	/* Pointer to the corresponding object */
)
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b086      	sub	sp, #24
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD cl, n;

	if (obj->stat == 3) {	/* Has the object been changed 'fragmented'? */
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	79db      	ldrb	r3, [r3, #7]
 80098f4:	2b03      	cmp	r3, #3
 80098f6:	d121      	bne.n	800993c <fill_first_frag+0x54>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	689b      	ldr	r3, [r3, #8]
 80098fc:	617b      	str	r3, [r7, #20]
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	699b      	ldr	r3, [r3, #24]
 8009902:	613b      	str	r3, [r7, #16]
 8009904:	e014      	b.n	8009930 <fill_first_frag+0x48>
			res = put_fat(obj->fs, cl, cl + 1);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	6818      	ldr	r0, [r3, #0]
 800990a:	697b      	ldr	r3, [r7, #20]
 800990c:	3301      	adds	r3, #1
 800990e:	461a      	mov	r2, r3
 8009910:	6979      	ldr	r1, [r7, #20]
 8009912:	f7ff fe15 	bl	8009540 <put_fat>
 8009916:	4603      	mov	r3, r0
 8009918:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) return res;
 800991a:	7bfb      	ldrb	r3, [r7, #15]
 800991c:	2b00      	cmp	r3, #0
 800991e:	d001      	beq.n	8009924 <fill_first_frag+0x3c>
 8009920:	7bfb      	ldrb	r3, [r7, #15]
 8009922:	e00c      	b.n	800993e <fill_first_frag+0x56>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 8009924:	697b      	ldr	r3, [r7, #20]
 8009926:	3301      	adds	r3, #1
 8009928:	617b      	str	r3, [r7, #20]
 800992a:	693b      	ldr	r3, [r7, #16]
 800992c:	3b01      	subs	r3, #1
 800992e:	613b      	str	r3, [r7, #16]
 8009930:	693b      	ldr	r3, [r7, #16]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d1e7      	bne.n	8009906 <fill_first_frag+0x1e>
		}
		obj->stat = 0;	/* Change status 'FAT chain is valid' */
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2200      	movs	r2, #0
 800993a:	71da      	strb	r2, [r3, #7]
	}
	return FR_OK;
 800993c:	2300      	movs	r3, #0
}
 800993e:	4618      	mov	r0, r3
 8009940:	3718      	adds	r7, #24
 8009942:	46bd      	mov	sp, r7
 8009944:	bd80      	pop	{r7, pc}

08009946 <fill_last_frag>:
FRESULT fill_last_frag (
	_FDID* obj,	/* Pointer to the corresponding object */
	DWORD lcl,	/* Last cluster of the fragment */
	DWORD term	/* Value to set the last FAT entry */
)
{
 8009946:	b580      	push	{r7, lr}
 8009948:	b086      	sub	sp, #24
 800994a:	af00      	add	r7, sp, #0
 800994c:	60f8      	str	r0, [r7, #12]
 800994e:	60b9      	str	r1, [r7, #8]
 8009950:	607a      	str	r2, [r7, #4]
	FRESULT res;

	while (obj->n_frag > 0) {	/* Create the last chain on the FAT */
 8009952:	e020      	b.n	8009996 <fill_last_frag+0x50>
		res = put_fat(obj->fs, lcl - obj->n_frag + 1, (obj->n_frag > 1) ? lcl - obj->n_frag + 2 : term);
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	6818      	ldr	r0, [r3, #0]
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	69db      	ldr	r3, [r3, #28]
 800995c:	68ba      	ldr	r2, [r7, #8]
 800995e:	1ad3      	subs	r3, r2, r3
 8009960:	1c59      	adds	r1, r3, #1
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	69db      	ldr	r3, [r3, #28]
 8009966:	2b01      	cmp	r3, #1
 8009968:	d905      	bls.n	8009976 <fill_last_frag+0x30>
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	69db      	ldr	r3, [r3, #28]
 800996e:	68ba      	ldr	r2, [r7, #8]
 8009970:	1ad3      	subs	r3, r2, r3
 8009972:	3302      	adds	r3, #2
 8009974:	e000      	b.n	8009978 <fill_last_frag+0x32>
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	461a      	mov	r2, r3
 800997a:	f7ff fde1 	bl	8009540 <put_fat>
 800997e:	4603      	mov	r3, r0
 8009980:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) return res;
 8009982:	7dfb      	ldrb	r3, [r7, #23]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d001      	beq.n	800998c <fill_last_frag+0x46>
 8009988:	7dfb      	ldrb	r3, [r7, #23]
 800998a:	e009      	b.n	80099a0 <fill_last_frag+0x5a>
		obj->n_frag--;
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	69db      	ldr	r3, [r3, #28]
 8009990:	1e5a      	subs	r2, r3, #1
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	61da      	str	r2, [r3, #28]
	while (obj->n_frag > 0) {	/* Create the last chain on the FAT */
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	69db      	ldr	r3, [r3, #28]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d1da      	bne.n	8009954 <fill_last_frag+0xe>
	}
	return FR_OK;
 800999e:	2300      	movs	r3, #0
}
 80099a0:	4618      	mov	r0, r3
 80099a2:	3718      	adds	r7, #24
 80099a4:	46bd      	mov	sp, r7
 80099a6:	bd80      	pop	{r7, pc}

080099a8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b08a      	sub	sp, #40	@ 0x28
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	60f8      	str	r0, [r7, #12]
 80099b0:	60b9      	str	r1, [r7, #8]
 80099b2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80099b4:	2300      	movs	r3, #0
 80099b6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	61bb      	str	r3, [r7, #24]
#if _FS_EXFAT || _USE_TRIM
	DWORD scl = clst, ecl = clst;
 80099be:	68bb      	ldr	r3, [r7, #8]
 80099c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80099c2:	68bb      	ldr	r3, [r7, #8]
 80099c4:	623b      	str	r3, [r7, #32]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80099c6:	68bb      	ldr	r3, [r7, #8]
 80099c8:	2b01      	cmp	r3, #1
 80099ca:	d904      	bls.n	80099d6 <remove_chain+0x2e>
 80099cc:	69bb      	ldr	r3, [r7, #24]
 80099ce:	69db      	ldr	r3, [r3, #28]
 80099d0:	68ba      	ldr	r2, [r7, #8]
 80099d2:	429a      	cmp	r2, r3
 80099d4:	d301      	bcc.n	80099da <remove_chain+0x32>
 80099d6:	2302      	movs	r3, #2
 80099d8:	e096      	b.n	8009b08 <remove_chain+0x160>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d014      	beq.n	8009a0a <remove_chain+0x62>
 80099e0:	69bb      	ldr	r3, [r7, #24]
 80099e2:	781b      	ldrb	r3, [r3, #0]
 80099e4:	2b04      	cmp	r3, #4
 80099e6:	d103      	bne.n	80099f0 <remove_chain+0x48>
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	79db      	ldrb	r3, [r3, #7]
 80099ec:	2b02      	cmp	r3, #2
 80099ee:	d00c      	beq.n	8009a0a <remove_chain+0x62>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80099f0:	f04f 32ff 	mov.w	r2, #4294967295
 80099f4:	6879      	ldr	r1, [r7, #4]
 80099f6:	69b8      	ldr	r0, [r7, #24]
 80099f8:	f7ff fda2 	bl	8009540 <put_fat>
 80099fc:	4603      	mov	r3, r0
 80099fe:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8009a00:	7ffb      	ldrb	r3, [r7, #31]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d001      	beq.n	8009a0a <remove_chain+0x62>
 8009a06:	7ffb      	ldrb	r3, [r7, #31]
 8009a08:	e07e      	b.n	8009b08 <remove_chain+0x160>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8009a0a:	68b9      	ldr	r1, [r7, #8]
 8009a0c:	68f8      	ldr	r0, [r7, #12]
 8009a0e:	f7ff fc7d 	bl	800930c <get_fat>
 8009a12:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8009a14:	697b      	ldr	r3, [r7, #20]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d055      	beq.n	8009ac6 <remove_chain+0x11e>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	2b01      	cmp	r3, #1
 8009a1e:	d101      	bne.n	8009a24 <remove_chain+0x7c>
 8009a20:	2302      	movs	r3, #2
 8009a22:	e071      	b.n	8009b08 <remove_chain+0x160>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009a24:	697b      	ldr	r3, [r7, #20]
 8009a26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a2a:	d101      	bne.n	8009a30 <remove_chain+0x88>
 8009a2c:	2301      	movs	r3, #1
 8009a2e:	e06b      	b.n	8009b08 <remove_chain+0x160>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 8009a30:	69bb      	ldr	r3, [r7, #24]
 8009a32:	781b      	ldrb	r3, [r3, #0]
 8009a34:	2b04      	cmp	r3, #4
 8009a36:	d00b      	beq.n	8009a50 <remove_chain+0xa8>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8009a38:	2200      	movs	r2, #0
 8009a3a:	68b9      	ldr	r1, [r7, #8]
 8009a3c:	69b8      	ldr	r0, [r7, #24]
 8009a3e:	f7ff fd7f 	bl	8009540 <put_fat>
 8009a42:	4603      	mov	r3, r0
 8009a44:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8009a46:	7ffb      	ldrb	r3, [r7, #31]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d001      	beq.n	8009a50 <remove_chain+0xa8>
 8009a4c:	7ffb      	ldrb	r3, [r7, #31]
 8009a4e:	e05b      	b.n	8009b08 <remove_chain+0x160>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8009a50:	69bb      	ldr	r3, [r7, #24]
 8009a52:	699a      	ldr	r2, [r3, #24]
 8009a54:	69bb      	ldr	r3, [r7, #24]
 8009a56:	69db      	ldr	r3, [r3, #28]
 8009a58:	3b02      	subs	r3, #2
 8009a5a:	429a      	cmp	r2, r3
 8009a5c:	d20b      	bcs.n	8009a76 <remove_chain+0xce>
			fs->free_clst++;
 8009a5e:	69bb      	ldr	r3, [r7, #24]
 8009a60:	699b      	ldr	r3, [r3, #24]
 8009a62:	1c5a      	adds	r2, r3, #1
 8009a64:	69bb      	ldr	r3, [r7, #24]
 8009a66:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8009a68:	69bb      	ldr	r3, [r7, #24]
 8009a6a:	791b      	ldrb	r3, [r3, #4]
 8009a6c:	f043 0301 	orr.w	r3, r3, #1
 8009a70:	b2da      	uxtb	r2, r3
 8009a72:	69bb      	ldr	r3, [r7, #24]
 8009a74:	711a      	strb	r2, [r3, #4]
		}
#if _FS_EXFAT || _USE_TRIM
		if (ecl + 1 == nxt) {	/* Is next cluster contiguous? */
 8009a76:	6a3b      	ldr	r3, [r7, #32]
 8009a78:	3301      	adds	r3, #1
 8009a7a:	697a      	ldr	r2, [r7, #20]
 8009a7c:	429a      	cmp	r2, r3
 8009a7e:	d102      	bne.n	8009a86 <remove_chain+0xde>
			ecl = nxt;
 8009a80:	697b      	ldr	r3, [r7, #20]
 8009a82:	623b      	str	r3, [r7, #32]
 8009a84:	e017      	b.n	8009ab6 <remove_chain+0x10e>
		} else {				/* End of contiguous cluster block */
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 8009a86:	69bb      	ldr	r3, [r7, #24]
 8009a88:	781b      	ldrb	r3, [r3, #0]
 8009a8a:	2b04      	cmp	r3, #4
 8009a8c:	d10f      	bne.n	8009aae <remove_chain+0x106>
				res = change_bitmap(fs, scl, ecl - scl + 1, 0);	/* Mark the cluster block 'free' on the bitmap */
 8009a8e:	6a3a      	ldr	r2, [r7, #32]
 8009a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a92:	1ad3      	subs	r3, r2, r3
 8009a94:	1c5a      	adds	r2, r3, #1
 8009a96:	2300      	movs	r3, #0
 8009a98:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009a9a:	69b8      	ldr	r0, [r7, #24]
 8009a9c:	f7ff feba 	bl	8009814 <change_bitmap>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	77fb      	strb	r3, [r7, #31]
				if (res != FR_OK) return res;
 8009aa4:	7ffb      	ldrb	r3, [r7, #31]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d001      	beq.n	8009aae <remove_chain+0x106>
 8009aaa:	7ffb      	ldrb	r3, [r7, #31]
 8009aac:	e02c      	b.n	8009b08 <remove_chain+0x160>
#if _USE_TRIM
			rt[0] = clust2sect(fs, scl);					/* Start sector */
			rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
 8009aae:	697b      	ldr	r3, [r7, #20]
 8009ab0:	623b      	str	r3, [r7, #32]
 8009ab2:	6a3b      	ldr	r3, [r7, #32]
 8009ab4:	627b      	str	r3, [r7, #36]	@ 0x24
		}
#endif
		clst = nxt;					/* Next cluster */
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8009aba:	69bb      	ldr	r3, [r7, #24]
 8009abc:	69db      	ldr	r3, [r3, #28]
 8009abe:	68ba      	ldr	r2, [r7, #8]
 8009ac0:	429a      	cmp	r2, r3
 8009ac2:	d3a2      	bcc.n	8009a0a <remove_chain+0x62>
 8009ac4:	e000      	b.n	8009ac8 <remove_chain+0x120>
		if (nxt == 0) break;				/* Empty cluster? */
 8009ac6:	bf00      	nop

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {
 8009ac8:	69bb      	ldr	r3, [r7, #24]
 8009aca:	781b      	ldrb	r3, [r3, #0]
 8009acc:	2b04      	cmp	r3, #4
 8009ace:	d11a      	bne.n	8009b06 <remove_chain+0x15e>
		if (pclst == 0) {	/* Does the object have no chain? */
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d103      	bne.n	8009ade <remove_chain+0x136>
			obj->stat = 0;		/* Change the object status 'initial' */
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	2200      	movs	r2, #0
 8009ada:	71da      	strb	r2, [r3, #7]
 8009adc:	e013      	b.n	8009b06 <remove_chain+0x15e>
		} else {
			if (obj->stat == 3 && pclst >= obj->sclust && pclst <= obj->sclust + obj->n_cont) {	/* Did the chain get contiguous? */
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	79db      	ldrb	r3, [r3, #7]
 8009ae2:	2b03      	cmp	r3, #3
 8009ae4:	d10f      	bne.n	8009b06 <remove_chain+0x15e>
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	689b      	ldr	r3, [r3, #8]
 8009aea:	687a      	ldr	r2, [r7, #4]
 8009aec:	429a      	cmp	r2, r3
 8009aee:	d30a      	bcc.n	8009b06 <remove_chain+0x15e>
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	689a      	ldr	r2, [r3, #8]
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	699b      	ldr	r3, [r3, #24]
 8009af8:	4413      	add	r3, r2
 8009afa:	687a      	ldr	r2, [r7, #4]
 8009afc:	429a      	cmp	r2, r3
 8009afe:	d802      	bhi.n	8009b06 <remove_chain+0x15e>
				obj->stat = 2;	/* Change the object status 'contiguous' */
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	2202      	movs	r2, #2
 8009b04:	71da      	strb	r2, [r3, #7]
			}
		}
	}
#endif
	return FR_OK;
 8009b06:	2300      	movs	r3, #0
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3728      	adds	r7, #40	@ 0x28
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}

08009b10 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b088      	sub	sp, #32
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8009b20:	683b      	ldr	r3, [r7, #0]
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d10d      	bne.n	8009b42 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8009b26:	693b      	ldr	r3, [r7, #16]
 8009b28:	695b      	ldr	r3, [r3, #20]
 8009b2a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8009b2c:	69bb      	ldr	r3, [r7, #24]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d004      	beq.n	8009b3c <create_chain+0x2c>
 8009b32:	693b      	ldr	r3, [r7, #16]
 8009b34:	69db      	ldr	r3, [r3, #28]
 8009b36:	69ba      	ldr	r2, [r7, #24]
 8009b38:	429a      	cmp	r2, r3
 8009b3a:	d31b      	bcc.n	8009b74 <create_chain+0x64>
 8009b3c:	2301      	movs	r3, #1
 8009b3e:	61bb      	str	r3, [r7, #24]
 8009b40:	e018      	b.n	8009b74 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8009b42:	6839      	ldr	r1, [r7, #0]
 8009b44:	6878      	ldr	r0, [r7, #4]
 8009b46:	f7ff fbe1 	bl	800930c <get_fat>
 8009b4a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	2b01      	cmp	r3, #1
 8009b50:	d801      	bhi.n	8009b56 <create_chain+0x46>
 8009b52:	2301      	movs	r3, #1
 8009b54:	e0d9      	b.n	8009d0a <create_chain+0x1fa>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b5c:	d101      	bne.n	8009b62 <create_chain+0x52>
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	e0d3      	b.n	8009d0a <create_chain+0x1fa>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8009b62:	693b      	ldr	r3, [r7, #16]
 8009b64:	69db      	ldr	r3, [r3, #28]
 8009b66:	68fa      	ldr	r2, [r7, #12]
 8009b68:	429a      	cmp	r2, r3
 8009b6a:	d201      	bcs.n	8009b70 <create_chain+0x60>
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	e0cc      	b.n	8009d0a <create_chain+0x1fa>
		scl = clst;
 8009b70:	683b      	ldr	r3, [r7, #0]
 8009b72:	61bb      	str	r3, [r7, #24]
	}

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 8009b74:	693b      	ldr	r3, [r7, #16]
 8009b76:	781b      	ldrb	r3, [r3, #0]
 8009b78:	2b04      	cmp	r3, #4
 8009b7a:	d164      	bne.n	8009c46 <create_chain+0x136>
		ncl = find_bitmap(fs, scl, 1);				/* Find a free cluster */
 8009b7c:	2201      	movs	r2, #1
 8009b7e:	69b9      	ldr	r1, [r7, #24]
 8009b80:	6938      	ldr	r0, [r7, #16]
 8009b82:	f7ff fdcb 	bl	800971c <find_bitmap>
 8009b86:	61f8      	str	r0, [r7, #28]
		if (ncl == 0 || ncl == 0xFFFFFFFF) return ncl;	/* No free cluster or hard error? */
 8009b88:	69fb      	ldr	r3, [r7, #28]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d003      	beq.n	8009b96 <create_chain+0x86>
 8009b8e:	69fb      	ldr	r3, [r7, #28]
 8009b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b94:	d101      	bne.n	8009b9a <create_chain+0x8a>
 8009b96:	69fb      	ldr	r3, [r7, #28]
 8009b98:	e0b7      	b.n	8009d0a <create_chain+0x1fa>
		res = change_bitmap(fs, ncl, 1, 1);			/* Mark the cluster 'in use' */
 8009b9a:	2301      	movs	r3, #1
 8009b9c:	2201      	movs	r2, #1
 8009b9e:	69f9      	ldr	r1, [r7, #28]
 8009ba0:	6938      	ldr	r0, [r7, #16]
 8009ba2:	f7ff fe37 	bl	8009814 <change_bitmap>
 8009ba6:	4603      	mov	r3, r0
 8009ba8:	75fb      	strb	r3, [r7, #23]
		if (res == FR_INT_ERR) return 1;
 8009baa:	7dfb      	ldrb	r3, [r7, #23]
 8009bac:	2b02      	cmp	r3, #2
 8009bae:	d101      	bne.n	8009bb4 <create_chain+0xa4>
 8009bb0:	2301      	movs	r3, #1
 8009bb2:	e0aa      	b.n	8009d0a <create_chain+0x1fa>
		if (res == FR_DISK_ERR) return 0xFFFFFFFF;
 8009bb4:	7dfb      	ldrb	r3, [r7, #23]
 8009bb6:	2b01      	cmp	r3, #1
 8009bb8:	d102      	bne.n	8009bc0 <create_chain+0xb0>
 8009bba:	f04f 33ff 	mov.w	r3, #4294967295
 8009bbe:	e0a4      	b.n	8009d0a <create_chain+0x1fa>
		if (clst == 0) {							/* Is it a new chain? */
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d103      	bne.n	8009bce <create_chain+0xbe>
			obj->stat = 2;							/* Set status 'contiguous' */
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2202      	movs	r2, #2
 8009bca:	71da      	strb	r2, [r3, #7]
 8009bcc:	e011      	b.n	8009bf2 <create_chain+0xe2>
		} else {									/* It is a stretched chain */
			if (obj->stat == 2 && ncl != scl + 1) {	/* Is the chain got fragmented? */
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	79db      	ldrb	r3, [r3, #7]
 8009bd2:	2b02      	cmp	r3, #2
 8009bd4:	d10d      	bne.n	8009bf2 <create_chain+0xe2>
 8009bd6:	69bb      	ldr	r3, [r7, #24]
 8009bd8:	3301      	adds	r3, #1
 8009bda:	69fa      	ldr	r2, [r7, #28]
 8009bdc:	429a      	cmp	r2, r3
 8009bde:	d008      	beq.n	8009bf2 <create_chain+0xe2>
				obj->n_cont = scl - obj->sclust;	/* Set size of the contiguous part */
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	689b      	ldr	r3, [r3, #8]
 8009be4:	69ba      	ldr	r2, [r7, #24]
 8009be6:	1ad2      	subs	r2, r2, r3
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	619a      	str	r2, [r3, #24]
				obj->stat = 3;						/* Change status 'just fragmented' */
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2203      	movs	r2, #3
 8009bf0:	71da      	strb	r2, [r3, #7]
			}
		}
		if (obj->stat != 2) {	/* Is the file non-contiguous? */
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	79db      	ldrb	r3, [r3, #7]
 8009bf6:	2b02      	cmp	r3, #2
 8009bf8:	d064      	beq.n	8009cc4 <create_chain+0x1b4>
			if (ncl == clst + 1) {	/* Is the cluster next to previous one? */
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	3301      	adds	r3, #1
 8009bfe:	69fa      	ldr	r2, [r7, #28]
 8009c00:	429a      	cmp	r2, r3
 8009c02:	d10b      	bne.n	8009c1c <create_chain+0x10c>
				obj->n_frag = obj->n_frag ? obj->n_frag + 1 : 2;	/* Increment size of last framgent */
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	69db      	ldr	r3, [r3, #28]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d003      	beq.n	8009c14 <create_chain+0x104>
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	69db      	ldr	r3, [r3, #28]
 8009c10:	3301      	adds	r3, #1
 8009c12:	e000      	b.n	8009c16 <create_chain+0x106>
 8009c14:	2302      	movs	r3, #2
 8009c16:	687a      	ldr	r2, [r7, #4]
 8009c18:	61d3      	str	r3, [r2, #28]
 8009c1a:	e053      	b.n	8009cc4 <create_chain+0x1b4>
			} else {				/* New fragment */
				if (obj->n_frag == 0) obj->n_frag = 1;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	69db      	ldr	r3, [r3, #28]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d102      	bne.n	8009c2a <create_chain+0x11a>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2201      	movs	r2, #1
 8009c28:	61da      	str	r2, [r3, #28]
				res = fill_last_frag(obj, clst, ncl);	/* Fill last fragment on the FAT and link it to new one */
 8009c2a:	69fa      	ldr	r2, [r7, #28]
 8009c2c:	6839      	ldr	r1, [r7, #0]
 8009c2e:	6878      	ldr	r0, [r7, #4]
 8009c30:	f7ff fe89 	bl	8009946 <fill_last_frag>
 8009c34:	4603      	mov	r3, r0
 8009c36:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) obj->n_frag = 1;
 8009c38:	7dfb      	ldrb	r3, [r7, #23]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d142      	bne.n	8009cc4 <create_chain+0x1b4>
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2201      	movs	r2, #1
 8009c42:	61da      	str	r2, [r3, #28]
 8009c44:	e03e      	b.n	8009cc4 <create_chain+0x1b4>
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8009c46:	69bb      	ldr	r3, [r7, #24]
 8009c48:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8009c4a:	69fb      	ldr	r3, [r7, #28]
 8009c4c:	3301      	adds	r3, #1
 8009c4e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8009c50:	693b      	ldr	r3, [r7, #16]
 8009c52:	69db      	ldr	r3, [r3, #28]
 8009c54:	69fa      	ldr	r2, [r7, #28]
 8009c56:	429a      	cmp	r2, r3
 8009c58:	d307      	bcc.n	8009c6a <create_chain+0x15a>
				ncl = 2;
 8009c5a:	2302      	movs	r3, #2
 8009c5c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8009c5e:	69fa      	ldr	r2, [r7, #28]
 8009c60:	69bb      	ldr	r3, [r7, #24]
 8009c62:	429a      	cmp	r2, r3
 8009c64:	d901      	bls.n	8009c6a <create_chain+0x15a>
 8009c66:	2300      	movs	r3, #0
 8009c68:	e04f      	b.n	8009d0a <create_chain+0x1fa>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8009c6a:	69f9      	ldr	r1, [r7, #28]
 8009c6c:	6878      	ldr	r0, [r7, #4]
 8009c6e:	f7ff fb4d 	bl	800930c <get_fat>
 8009c72:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d00e      	beq.n	8009c98 <create_chain+0x188>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	2b01      	cmp	r3, #1
 8009c7e:	d003      	beq.n	8009c88 <create_chain+0x178>
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c86:	d101      	bne.n	8009c8c <create_chain+0x17c>
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	e03e      	b.n	8009d0a <create_chain+0x1fa>
			if (ncl == scl) return 0;		/* No free cluster */
 8009c8c:	69fa      	ldr	r2, [r7, #28]
 8009c8e:	69bb      	ldr	r3, [r7, #24]
 8009c90:	429a      	cmp	r2, r3
 8009c92:	d1da      	bne.n	8009c4a <create_chain+0x13a>
 8009c94:	2300      	movs	r3, #0
 8009c96:	e038      	b.n	8009d0a <create_chain+0x1fa>
			if (cs == 0) break;				/* Found a free cluster */
 8009c98:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8009c9a:	f04f 32ff 	mov.w	r2, #4294967295
 8009c9e:	69f9      	ldr	r1, [r7, #28]
 8009ca0:	6938      	ldr	r0, [r7, #16]
 8009ca2:	f7ff fc4d 	bl	8009540 <put_fat>
 8009ca6:	4603      	mov	r3, r0
 8009ca8:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8009caa:	7dfb      	ldrb	r3, [r7, #23]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d109      	bne.n	8009cc4 <create_chain+0x1b4>
 8009cb0:	683b      	ldr	r3, [r7, #0]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d006      	beq.n	8009cc4 <create_chain+0x1b4>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8009cb6:	69fa      	ldr	r2, [r7, #28]
 8009cb8:	6839      	ldr	r1, [r7, #0]
 8009cba:	6938      	ldr	r0, [r7, #16]
 8009cbc:	f7ff fc40 	bl	8009540 <put_fat>
 8009cc0:	4603      	mov	r3, r0
 8009cc2:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8009cc4:	7dfb      	ldrb	r3, [r7, #23]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d116      	bne.n	8009cf8 <create_chain+0x1e8>
		fs->last_clst = ncl;
 8009cca:	693b      	ldr	r3, [r7, #16]
 8009ccc:	69fa      	ldr	r2, [r7, #28]
 8009cce:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8009cd0:	693b      	ldr	r3, [r7, #16]
 8009cd2:	699a      	ldr	r2, [r3, #24]
 8009cd4:	693b      	ldr	r3, [r7, #16]
 8009cd6:	69db      	ldr	r3, [r3, #28]
 8009cd8:	3b02      	subs	r3, #2
 8009cda:	429a      	cmp	r2, r3
 8009cdc:	d804      	bhi.n	8009ce8 <create_chain+0x1d8>
 8009cde:	693b      	ldr	r3, [r7, #16]
 8009ce0:	699b      	ldr	r3, [r3, #24]
 8009ce2:	1e5a      	subs	r2, r3, #1
 8009ce4:	693b      	ldr	r3, [r7, #16]
 8009ce6:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8009ce8:	693b      	ldr	r3, [r7, #16]
 8009cea:	791b      	ldrb	r3, [r3, #4]
 8009cec:	f043 0301 	orr.w	r3, r3, #1
 8009cf0:	b2da      	uxtb	r2, r3
 8009cf2:	693b      	ldr	r3, [r7, #16]
 8009cf4:	711a      	strb	r2, [r3, #4]
 8009cf6:	e007      	b.n	8009d08 <create_chain+0x1f8>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8009cf8:	7dfb      	ldrb	r3, [r7, #23]
 8009cfa:	2b01      	cmp	r3, #1
 8009cfc:	d102      	bne.n	8009d04 <create_chain+0x1f4>
 8009cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8009d02:	e000      	b.n	8009d06 <create_chain+0x1f6>
 8009d04:	2301      	movs	r3, #1
 8009d06:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8009d08:	69fb      	ldr	r3, [r7, #28]
}
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	3720      	adds	r7, #32
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	bd80      	pop	{r7, pc}

08009d12 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8009d12:	b5b0      	push	{r4, r5, r7, lr}
 8009d14:	b088      	sub	sp, #32
 8009d16:	af00      	add	r7, sp, #0
 8009d18:	60f8      	str	r0, [r7, #12]
 8009d1a:	e9c7 2300 	strd	r2, r3, [r7]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	617b      	str	r3, [r7, #20]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d28:	3304      	adds	r3, #4
 8009d2a:	61bb      	str	r3, [r7, #24]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8009d2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009d30:	f04f 0000 	mov.w	r0, #0
 8009d34:	f04f 0100 	mov.w	r1, #0
 8009d38:	0a50      	lsrs	r0, r2, #9
 8009d3a:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 8009d3e:	0a59      	lsrs	r1, r3, #9
 8009d40:	697b      	ldr	r3, [r7, #20]
 8009d42:	895b      	ldrh	r3, [r3, #10]
 8009d44:	b29b      	uxth	r3, r3
 8009d46:	2200      	movs	r2, #0
 8009d48:	461c      	mov	r4, r3
 8009d4a:	4615      	mov	r5, r2
 8009d4c:	4622      	mov	r2, r4
 8009d4e:	462b      	mov	r3, r5
 8009d50:	f7f6 ffaa 	bl	8000ca8 <__aeabi_uldivmod>
 8009d54:	4602      	mov	r2, r0
 8009d56:	460b      	mov	r3, r1
 8009d58:	4613      	mov	r3, r2
 8009d5a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009d5c:	69bb      	ldr	r3, [r7, #24]
 8009d5e:	1d1a      	adds	r2, r3, #4
 8009d60:	61ba      	str	r2, [r7, #24]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	613b      	str	r3, [r7, #16]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8009d66:	693b      	ldr	r3, [r7, #16]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d101      	bne.n	8009d70 <clmt_clust+0x5e>
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	e010      	b.n	8009d92 <clmt_clust+0x80>
		if (cl < ncl) break;	/* In this fragment? */
 8009d70:	69fa      	ldr	r2, [r7, #28]
 8009d72:	693b      	ldr	r3, [r7, #16]
 8009d74:	429a      	cmp	r2, r3
 8009d76:	d307      	bcc.n	8009d88 <clmt_clust+0x76>
		cl -= ncl; tbl++;		/* Next fragment */
 8009d78:	69fa      	ldr	r2, [r7, #28]
 8009d7a:	693b      	ldr	r3, [r7, #16]
 8009d7c:	1ad3      	subs	r3, r2, r3
 8009d7e:	61fb      	str	r3, [r7, #28]
 8009d80:	69bb      	ldr	r3, [r7, #24]
 8009d82:	3304      	adds	r3, #4
 8009d84:	61bb      	str	r3, [r7, #24]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009d86:	e7e9      	b.n	8009d5c <clmt_clust+0x4a>
		if (cl < ncl) break;	/* In this fragment? */
 8009d88:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8009d8a:	69bb      	ldr	r3, [r7, #24]
 8009d8c:	681a      	ldr	r2, [r3, #0]
 8009d8e:	69fb      	ldr	r3, [r7, #28]
 8009d90:	4413      	add	r3, r2
}
 8009d92:	4618      	mov	r0, r3
 8009d94:	3720      	adds	r7, #32
 8009d96:	46bd      	mov	sp, r7
 8009d98:	bdb0      	pop	{r4, r5, r7, pc}

08009d9a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8009d9a:	b580      	push	{r7, lr}
 8009d9c:	b086      	sub	sp, #24
 8009d9e:	af00      	add	r7, sp, #0
 8009da0:	6078      	str	r0, [r7, #4]
 8009da2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8009daa:	693b      	ldr	r3, [r7, #16]
 8009dac:	781b      	ldrb	r3, [r3, #0]
 8009dae:	2b04      	cmp	r3, #4
 8009db0:	d102      	bne.n	8009db8 <dir_sdi+0x1e>
 8009db2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009db6:	e001      	b.n	8009dbc <dir_sdi+0x22>
 8009db8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8009dbc:	683b      	ldr	r3, [r7, #0]
 8009dbe:	429a      	cmp	r2, r3
 8009dc0:	d904      	bls.n	8009dcc <dir_sdi+0x32>
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	f003 031f 	and.w	r3, r3, #31
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d001      	beq.n	8009dd0 <dir_sdi+0x36>
		return FR_INT_ERR;
 8009dcc:	2302      	movs	r3, #2
 8009dce:	e066      	b.n	8009e9e <dir_sdi+0x104>
	}
	dp->dptr = ofs;				/* Set current offset */
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	683a      	ldr	r2, [r7, #0]
 8009dd4:	631a      	str	r2, [r3, #48]	@ 0x30
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	689b      	ldr	r3, [r3, #8]
 8009dda:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009ddc:	697b      	ldr	r3, [r7, #20]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d109      	bne.n	8009df6 <dir_sdi+0x5c>
 8009de2:	693b      	ldr	r3, [r7, #16]
 8009de4:	781b      	ldrb	r3, [r3, #0]
 8009de6:	2b02      	cmp	r3, #2
 8009de8:	d905      	bls.n	8009df6 <dir_sdi+0x5c>
		clst = fs->dirbase;
 8009dea:	693b      	ldr	r3, [r7, #16]
 8009dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dee:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2200      	movs	r2, #0
 8009df4:	71da      	strb	r2, [r3, #7]
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8009df6:	697b      	ldr	r3, [r7, #20]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d10c      	bne.n	8009e16 <dir_sdi+0x7c>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	095b      	lsrs	r3, r3, #5
 8009e00:	693a      	ldr	r2, [r7, #16]
 8009e02:	8912      	ldrh	r2, [r2, #8]
 8009e04:	4293      	cmp	r3, r2
 8009e06:	d301      	bcc.n	8009e0c <dir_sdi+0x72>
 8009e08:	2302      	movs	r3, #2
 8009e0a:	e048      	b.n	8009e9e <dir_sdi+0x104>
		dp->sect = fs->dirbase;
 8009e0c:	693b      	ldr	r3, [r7, #16]
 8009e0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	639a      	str	r2, [r3, #56]	@ 0x38
 8009e14:	e029      	b.n	8009e6a <dir_sdi+0xd0>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8009e16:	693b      	ldr	r3, [r7, #16]
 8009e18:	895b      	ldrh	r3, [r3, #10]
 8009e1a:	025b      	lsls	r3, r3, #9
 8009e1c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009e1e:	e019      	b.n	8009e54 <dir_sdi+0xba>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	6979      	ldr	r1, [r7, #20]
 8009e24:	4618      	mov	r0, r3
 8009e26:	f7ff fa71 	bl	800930c <get_fat>
 8009e2a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009e2c:	697b      	ldr	r3, [r7, #20]
 8009e2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e32:	d101      	bne.n	8009e38 <dir_sdi+0x9e>
 8009e34:	2301      	movs	r3, #1
 8009e36:	e032      	b.n	8009e9e <dir_sdi+0x104>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8009e38:	697b      	ldr	r3, [r7, #20]
 8009e3a:	2b01      	cmp	r3, #1
 8009e3c:	d904      	bls.n	8009e48 <dir_sdi+0xae>
 8009e3e:	693b      	ldr	r3, [r7, #16]
 8009e40:	69db      	ldr	r3, [r3, #28]
 8009e42:	697a      	ldr	r2, [r7, #20]
 8009e44:	429a      	cmp	r2, r3
 8009e46:	d301      	bcc.n	8009e4c <dir_sdi+0xb2>
 8009e48:	2302      	movs	r3, #2
 8009e4a:	e028      	b.n	8009e9e <dir_sdi+0x104>
			ofs -= csz;
 8009e4c:	683a      	ldr	r2, [r7, #0]
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	1ad3      	subs	r3, r2, r3
 8009e52:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009e54:	683a      	ldr	r2, [r7, #0]
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	429a      	cmp	r2, r3
 8009e5a:	d2e1      	bcs.n	8009e20 <dir_sdi+0x86>
		}
		dp->sect = clust2sect(fs, clst);
 8009e5c:	6979      	ldr	r1, [r7, #20]
 8009e5e:	6938      	ldr	r0, [r7, #16]
 8009e60:	f7ff fa34 	bl	80092cc <clust2sect>
 8009e64:	4602      	mov	r2, r0
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	639a      	str	r2, [r3, #56]	@ 0x38
	}
	dp->clust = clst;					/* Current cluster# */
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	697a      	ldr	r2, [r7, #20]
 8009e6e:	635a      	str	r2, [r3, #52]	@ 0x34
	if (!dp->sect) return FR_INT_ERR;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d101      	bne.n	8009e7c <dir_sdi+0xe2>
 8009e78:	2302      	movs	r3, #2
 8009e7a:	e010      	b.n	8009e9e <dir_sdi+0x104>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	0a5b      	lsrs	r3, r3, #9
 8009e84:	441a      	add	r2, r3
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	639a      	str	r2, [r3, #56]	@ 0x38
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8009e8a:	693b      	ldr	r3, [r7, #16]
 8009e8c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e96:	441a      	add	r2, r3
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	63da      	str	r2, [r3, #60]	@ 0x3c

	return FR_OK;
 8009e9c:	2300      	movs	r3, #0
}
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	3718      	adds	r7, #24
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	bd80      	pop	{r7, pc}

08009ea6 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8009ea6:	b580      	push	{r7, lr}
 8009ea8:	b086      	sub	sp, #24
 8009eaa:	af00      	add	r7, sp, #0
 8009eac:	6078      	str	r0, [r7, #4]
 8009eae:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009eba:	3320      	adds	r3, #32
 8009ebc:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d00b      	beq.n	8009ede <dir_next+0x38>
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	781b      	ldrb	r3, [r3, #0]
 8009eca:	2b04      	cmp	r3, #4
 8009ecc:	d102      	bne.n	8009ed4 <dir_next+0x2e>
 8009ece:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ed2:	e001      	b.n	8009ed8 <dir_next+0x32>
 8009ed4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8009ed8:	68bb      	ldr	r3, [r7, #8]
 8009eda:	429a      	cmp	r2, r3
 8009edc:	d801      	bhi.n	8009ee2 <dir_next+0x3c>
 8009ede:	2304      	movs	r3, #4
 8009ee0:	e0b2      	b.n	800a048 <dir_next+0x1a2>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009ee2:	68bb      	ldr	r3, [r7, #8]
 8009ee4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	f040 80a0 	bne.w	800a02e <dir_next+0x188>
		dp->sect++;				/* Next sector */
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ef2:	1c5a      	adds	r2, r3, #1
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	639a      	str	r2, [r3, #56]	@ 0x38

		if (!dp->clust) {		/* Static table */
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d10b      	bne.n	8009f18 <dir_next+0x72>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009f00:	68bb      	ldr	r3, [r7, #8]
 8009f02:	095b      	lsrs	r3, r3, #5
 8009f04:	68fa      	ldr	r2, [r7, #12]
 8009f06:	8912      	ldrh	r2, [r2, #8]
 8009f08:	4293      	cmp	r3, r2
 8009f0a:	f0c0 8090 	bcc.w	800a02e <dir_next+0x188>
				dp->sect = 0; return FR_NO_FILE;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	2200      	movs	r2, #0
 8009f12:	639a      	str	r2, [r3, #56]	@ 0x38
 8009f14:	2304      	movs	r3, #4
 8009f16:	e097      	b.n	800a048 <dir_next+0x1a2>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8009f18:	68bb      	ldr	r3, [r7, #8]
 8009f1a:	0a5b      	lsrs	r3, r3, #9
 8009f1c:	68fa      	ldr	r2, [r7, #12]
 8009f1e:	8952      	ldrh	r2, [r2, #10]
 8009f20:	3a01      	subs	r2, #1
 8009f22:	4013      	ands	r3, r2
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	f040 8082 	bne.w	800a02e <dir_next+0x188>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8009f2a:	687a      	ldr	r2, [r7, #4]
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f30:	4619      	mov	r1, r3
 8009f32:	4610      	mov	r0, r2
 8009f34:	f7ff f9ea 	bl	800930c <get_fat>
 8009f38:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8009f3a:	697b      	ldr	r3, [r7, #20]
 8009f3c:	2b01      	cmp	r3, #1
 8009f3e:	d801      	bhi.n	8009f44 <dir_next+0x9e>
 8009f40:	2302      	movs	r3, #2
 8009f42:	e081      	b.n	800a048 <dir_next+0x1a2>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8009f44:	697b      	ldr	r3, [r7, #20]
 8009f46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f4a:	d101      	bne.n	8009f50 <dir_next+0xaa>
 8009f4c:	2301      	movs	r3, #1
 8009f4e:	e07b      	b.n	800a048 <dir_next+0x1a2>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	69db      	ldr	r3, [r3, #28]
 8009f54:	697a      	ldr	r2, [r7, #20]
 8009f56:	429a      	cmp	r2, r3
 8009f58:	d35f      	bcc.n	800a01a <dir_next+0x174>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d104      	bne.n	8009f6a <dir_next+0xc4>
						dp->sect = 0; return FR_NO_FILE;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	2200      	movs	r2, #0
 8009f64:	639a      	str	r2, [r3, #56]	@ 0x38
 8009f66:	2304      	movs	r3, #4
 8009f68:	e06e      	b.n	800a048 <dir_next+0x1a2>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8009f6a:	687a      	ldr	r2, [r7, #4]
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f70:	4619      	mov	r1, r3
 8009f72:	4610      	mov	r0, r2
 8009f74:	f7ff fdcc 	bl	8009b10 <create_chain>
 8009f78:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8009f7a:	697b      	ldr	r3, [r7, #20]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d101      	bne.n	8009f84 <dir_next+0xde>
 8009f80:	2307      	movs	r3, #7
 8009f82:	e061      	b.n	800a048 <dir_next+0x1a2>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8009f84:	697b      	ldr	r3, [r7, #20]
 8009f86:	2b01      	cmp	r3, #1
 8009f88:	d101      	bne.n	8009f8e <dir_next+0xe8>
 8009f8a:	2302      	movs	r3, #2
 8009f8c:	e05c      	b.n	800a048 <dir_next+0x1a2>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009f8e:	697b      	ldr	r3, [r7, #20]
 8009f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f94:	d101      	bne.n	8009f9a <dir_next+0xf4>
 8009f96:	2301      	movs	r3, #1
 8009f98:	e056      	b.n	800a048 <dir_next+0x1a2>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	79db      	ldrb	r3, [r3, #7]
 8009f9e:	f043 0304 	orr.w	r3, r3, #4
 8009fa2:	b2da      	uxtb	r2, r3
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	71da      	strb	r2, [r3, #7]
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8009fa8:	68f8      	ldr	r0, [r7, #12]
 8009faa:	f7ff f8af 	bl	800910c <sync_window>
 8009fae:	4603      	mov	r3, r0
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d001      	beq.n	8009fb8 <dir_next+0x112>
 8009fb4:	2301      	movs	r3, #1
 8009fb6:	e047      	b.n	800a048 <dir_next+0x1a2>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	3338      	adds	r3, #56	@ 0x38
 8009fbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009fc0:	2100      	movs	r1, #0
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	f7fe fed9 	bl	8008d7a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009fc8:	2300      	movs	r3, #0
 8009fca:	613b      	str	r3, [r7, #16]
 8009fcc:	6979      	ldr	r1, [r7, #20]
 8009fce:	68f8      	ldr	r0, [r7, #12]
 8009fd0:	f7ff f97c 	bl	80092cc <clust2sect>
 8009fd4:	4602      	mov	r2, r0
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	635a      	str	r2, [r3, #52]	@ 0x34
 8009fda:	e012      	b.n	800a002 <dir_next+0x15c>
						fs->wflag = 1;
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	2201      	movs	r2, #1
 8009fe0:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009fe2:	68f8      	ldr	r0, [r7, #12]
 8009fe4:	f7ff f892 	bl	800910c <sync_window>
 8009fe8:	4603      	mov	r3, r0
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d001      	beq.n	8009ff2 <dir_next+0x14c>
 8009fee:	2301      	movs	r3, #1
 8009ff0:	e02a      	b.n	800a048 <dir_next+0x1a2>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009ff2:	693b      	ldr	r3, [r7, #16]
 8009ff4:	3301      	adds	r3, #1
 8009ff6:	613b      	str	r3, [r7, #16]
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ffc:	1c5a      	adds	r2, r3, #1
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	635a      	str	r2, [r3, #52]	@ 0x34
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	895b      	ldrh	r3, [r3, #10]
 800a006:	461a      	mov	r2, r3
 800a008:	693b      	ldr	r3, [r7, #16]
 800a00a:	4293      	cmp	r3, r2
 800a00c:	d3e6      	bcc.n	8009fdc <dir_next+0x136>
					}
					fs->winsect -= n;							/* Restore window offset */
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a012:	693b      	ldr	r3, [r7, #16]
 800a014:	1ad2      	subs	r2, r2, r3
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	697a      	ldr	r2, [r7, #20]
 800a01e:	635a      	str	r2, [r3, #52]	@ 0x34
				dp->sect = clust2sect(fs, clst);
 800a020:	6979      	ldr	r1, [r7, #20]
 800a022:	68f8      	ldr	r0, [r7, #12]
 800a024:	f7ff f952 	bl	80092cc <clust2sect>
 800a028:	4602      	mov	r2, r0
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	639a      	str	r2, [r3, #56]	@ 0x38
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	68ba      	ldr	r2, [r7, #8]
 800a032:	631a      	str	r2, [r3, #48]	@ 0x30
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a03a:	68bb      	ldr	r3, [r7, #8]
 800a03c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a040:	441a      	add	r2, r3
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	63da      	str	r2, [r3, #60]	@ 0x3c

	return FR_OK;
 800a046:	2300      	movs	r3, #0
}
 800a048:	4618      	mov	r0, r3
 800a04a:	3718      	adds	r7, #24
 800a04c:	46bd      	mov	sp, r7
 800a04e:	bd80      	pop	{r7, pc}

0800a050 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b086      	sub	sp, #24
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
 800a058:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800a060:	2100      	movs	r1, #0
 800a062:	6878      	ldr	r0, [r7, #4]
 800a064:	f7ff fe99 	bl	8009d9a <dir_sdi>
 800a068:	4603      	mov	r3, r0
 800a06a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a06c:	7dfb      	ldrb	r3, [r7, #23]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d140      	bne.n	800a0f4 <dir_alloc+0xa4>
		n = 0;
 800a072:	2300      	movs	r3, #0
 800a074:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a07a:	4619      	mov	r1, r3
 800a07c:	68f8      	ldr	r0, [r7, #12]
 800a07e:	f7ff f889 	bl	8009194 <move_window>
 800a082:	4603      	mov	r3, r0
 800a084:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a086:	7dfb      	ldrb	r3, [r7, #23]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d132      	bne.n	800a0f2 <dir_alloc+0xa2>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	781b      	ldrb	r3, [r3, #0]
 800a090:	2b04      	cmp	r3, #4
 800a092:	d108      	bne.n	800a0a6 <dir_alloc+0x56>
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a098:	781b      	ldrb	r3, [r3, #0]
 800a09a:	b25b      	sxtb	r3, r3
 800a09c:	43db      	mvns	r3, r3
 800a09e:	b2db      	uxtb	r3, r3
 800a0a0:	09db      	lsrs	r3, r3, #7
 800a0a2:	b2db      	uxtb	r3, r3
 800a0a4:	e00f      	b.n	800a0c6 <dir_alloc+0x76>
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0aa:	781b      	ldrb	r3, [r3, #0]
 800a0ac:	2be5      	cmp	r3, #229	@ 0xe5
 800a0ae:	d004      	beq.n	800a0ba <dir_alloc+0x6a>
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0b4:	781b      	ldrb	r3, [r3, #0]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d101      	bne.n	800a0be <dir_alloc+0x6e>
 800a0ba:	2301      	movs	r3, #1
 800a0bc:	e000      	b.n	800a0c0 <dir_alloc+0x70>
 800a0be:	2300      	movs	r3, #0
 800a0c0:	f003 0301 	and.w	r3, r3, #1
 800a0c4:	b2db      	uxtb	r3, r3
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d007      	beq.n	800a0da <dir_alloc+0x8a>
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800a0ca:	693b      	ldr	r3, [r7, #16]
 800a0cc:	3301      	adds	r3, #1
 800a0ce:	613b      	str	r3, [r7, #16]
 800a0d0:	693a      	ldr	r2, [r7, #16]
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	d102      	bne.n	800a0de <dir_alloc+0x8e>
 800a0d8:	e00c      	b.n	800a0f4 <dir_alloc+0xa4>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800a0da:	2300      	movs	r3, #0
 800a0dc:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800a0de:	2101      	movs	r1, #1
 800a0e0:	6878      	ldr	r0, [r7, #4]
 800a0e2:	f7ff fee0 	bl	8009ea6 <dir_next>
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800a0ea:	7dfb      	ldrb	r3, [r7, #23]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d0c2      	beq.n	800a076 <dir_alloc+0x26>
 800a0f0:	e000      	b.n	800a0f4 <dir_alloc+0xa4>
			if (res != FR_OK) break;
 800a0f2:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800a0f4:	7dfb      	ldrb	r3, [r7, #23]
 800a0f6:	2b04      	cmp	r3, #4
 800a0f8:	d101      	bne.n	800a0fe <dir_alloc+0xae>
 800a0fa:	2307      	movs	r3, #7
 800a0fc:	75fb      	strb	r3, [r7, #23]
	return res;
 800a0fe:	7dfb      	ldrb	r3, [r7, #23]
}
 800a100:	4618      	mov	r0, r3
 800a102:	3718      	adds	r7, #24
 800a104:	46bd      	mov	sp, r7
 800a106:	bd80      	pop	{r7, pc}

0800a108 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800a108:	b580      	push	{r7, lr}
 800a10a:	b084      	sub	sp, #16
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
 800a110:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	331a      	adds	r3, #26
 800a116:	4618      	mov	r0, r3
 800a118:	f7fe fc28 	bl	800896c <ld_word>
 800a11c:	4603      	mov	r3, r0
 800a11e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	781b      	ldrb	r3, [r3, #0]
 800a124:	2b03      	cmp	r3, #3
 800a126:	d109      	bne.n	800a13c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	3314      	adds	r3, #20
 800a12c:	4618      	mov	r0, r3
 800a12e:	f7fe fc1d 	bl	800896c <ld_word>
 800a132:	4603      	mov	r3, r0
 800a134:	041b      	lsls	r3, r3, #16
 800a136:	68fa      	ldr	r2, [r7, #12]
 800a138:	4313      	orrs	r3, r2
 800a13a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800a13c:	68fb      	ldr	r3, [r7, #12]
}
 800a13e:	4618      	mov	r0, r3
 800a140:	3710      	adds	r7, #16
 800a142:	46bd      	mov	sp, r7
 800a144:	bd80      	pop	{r7, pc}

0800a146 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800a146:	b580      	push	{r7, lr}
 800a148:	b084      	sub	sp, #16
 800a14a:	af00      	add	r7, sp, #0
 800a14c:	60f8      	str	r0, [r7, #12]
 800a14e:	60b9      	str	r1, [r7, #8]
 800a150:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800a152:	68bb      	ldr	r3, [r7, #8]
 800a154:	331a      	adds	r3, #26
 800a156:	687a      	ldr	r2, [r7, #4]
 800a158:	b292      	uxth	r2, r2
 800a15a:	4611      	mov	r1, r2
 800a15c:	4618      	mov	r0, r3
 800a15e:	f7fe fd1c 	bl	8008b9a <st_word>
	if (fs->fs_type == FS_FAT32) {
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	781b      	ldrb	r3, [r3, #0]
 800a166:	2b03      	cmp	r3, #3
 800a168:	d109      	bne.n	800a17e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800a16a:	68bb      	ldr	r3, [r7, #8]
 800a16c:	f103 0214 	add.w	r2, r3, #20
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	0c1b      	lsrs	r3, r3, #16
 800a174:	b29b      	uxth	r3, r3
 800a176:	4619      	mov	r1, r3
 800a178:	4610      	mov	r0, r2
 800a17a:	f7fe fd0e 	bl	8008b9a <st_word>
	}
}
 800a17e:	bf00      	nop
 800a180:	3710      	adds	r7, #16
 800a182:	46bd      	mov	sp, r7
 800a184:	bd80      	pop	{r7, pc}
	...

0800a188 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800a188:	b590      	push	{r4, r7, lr}
 800a18a:	b087      	sub	sp, #28
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
 800a190:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	331a      	adds	r3, #26
 800a196:	4618      	mov	r0, r3
 800a198:	f7fe fbe8 	bl	800896c <ld_word>
 800a19c:	4603      	mov	r3, r0
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d001      	beq.n	800a1a6 <cmp_lfn+0x1e>
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	e059      	b.n	800a25a <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	781b      	ldrb	r3, [r3, #0]
 800a1aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a1ae:	1e5a      	subs	r2, r3, #1
 800a1b0:	4613      	mov	r3, r2
 800a1b2:	005b      	lsls	r3, r3, #1
 800a1b4:	4413      	add	r3, r2
 800a1b6:	009b      	lsls	r3, r3, #2
 800a1b8:	4413      	add	r3, r2
 800a1ba:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800a1bc:	2301      	movs	r3, #1
 800a1be:	81fb      	strh	r3, [r7, #14]
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	613b      	str	r3, [r7, #16]
 800a1c4:	e033      	b.n	800a22e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800a1c6:	4a27      	ldr	r2, [pc, #156]	@ (800a264 <cmp_lfn+0xdc>)
 800a1c8:	693b      	ldr	r3, [r7, #16]
 800a1ca:	4413      	add	r3, r2
 800a1cc:	781b      	ldrb	r3, [r3, #0]
 800a1ce:	461a      	mov	r2, r3
 800a1d0:	683b      	ldr	r3, [r7, #0]
 800a1d2:	4413      	add	r3, r2
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	f7fe fbc9 	bl	800896c <ld_word>
 800a1da:	4603      	mov	r3, r0
 800a1dc:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800a1de:	89fb      	ldrh	r3, [r7, #14]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d01a      	beq.n	800a21a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800a1e4:	697b      	ldr	r3, [r7, #20]
 800a1e6:	2bfe      	cmp	r3, #254	@ 0xfe
 800a1e8:	d812      	bhi.n	800a210 <cmp_lfn+0x88>
 800a1ea:	89bb      	ldrh	r3, [r7, #12]
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	f003 f9c1 	bl	800d574 <ff_wtoupper>
 800a1f2:	4603      	mov	r3, r0
 800a1f4:	461c      	mov	r4, r3
 800a1f6:	697b      	ldr	r3, [r7, #20]
 800a1f8:	1c5a      	adds	r2, r3, #1
 800a1fa:	617a      	str	r2, [r7, #20]
 800a1fc:	005b      	lsls	r3, r3, #1
 800a1fe:	687a      	ldr	r2, [r7, #4]
 800a200:	4413      	add	r3, r2
 800a202:	881b      	ldrh	r3, [r3, #0]
 800a204:	4618      	mov	r0, r3
 800a206:	f003 f9b5 	bl	800d574 <ff_wtoupper>
 800a20a:	4603      	mov	r3, r0
 800a20c:	429c      	cmp	r4, r3
 800a20e:	d001      	beq.n	800a214 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800a210:	2300      	movs	r3, #0
 800a212:	e022      	b.n	800a25a <cmp_lfn+0xd2>
			}
			wc = uc;
 800a214:	89bb      	ldrh	r3, [r7, #12]
 800a216:	81fb      	strh	r3, [r7, #14]
 800a218:	e006      	b.n	800a228 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800a21a:	89bb      	ldrh	r3, [r7, #12]
 800a21c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a220:	4293      	cmp	r3, r2
 800a222:	d001      	beq.n	800a228 <cmp_lfn+0xa0>
 800a224:	2300      	movs	r3, #0
 800a226:	e018      	b.n	800a25a <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800a228:	693b      	ldr	r3, [r7, #16]
 800a22a:	3301      	adds	r3, #1
 800a22c:	613b      	str	r3, [r7, #16]
 800a22e:	693b      	ldr	r3, [r7, #16]
 800a230:	2b0c      	cmp	r3, #12
 800a232:	d9c8      	bls.n	800a1c6 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	781b      	ldrb	r3, [r3, #0]
 800a238:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d00b      	beq.n	800a258 <cmp_lfn+0xd0>
 800a240:	89fb      	ldrh	r3, [r7, #14]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d008      	beq.n	800a258 <cmp_lfn+0xd0>
 800a246:	697b      	ldr	r3, [r7, #20]
 800a248:	005b      	lsls	r3, r3, #1
 800a24a:	687a      	ldr	r2, [r7, #4]
 800a24c:	4413      	add	r3, r2
 800a24e:	881b      	ldrh	r3, [r3, #0]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d001      	beq.n	800a258 <cmp_lfn+0xd0>
 800a254:	2300      	movs	r3, #0
 800a256:	e000      	b.n	800a25a <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800a258:	2301      	movs	r3, #1
}
 800a25a:	4618      	mov	r0, r3
 800a25c:	371c      	adds	r7, #28
 800a25e:	46bd      	mov	sp, r7
 800a260:	bd90      	pop	{r4, r7, pc}
 800a262:	bf00      	nop
 800a264:	08012020 	.word	0x08012020

0800a268 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	b086      	sub	sp, #24
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
 800a270:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800a272:	683b      	ldr	r3, [r7, #0]
 800a274:	331a      	adds	r3, #26
 800a276:	4618      	mov	r0, r3
 800a278:	f7fe fb78 	bl	800896c <ld_word>
 800a27c:	4603      	mov	r3, r0
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d001      	beq.n	800a286 <pick_lfn+0x1e>
 800a282:	2300      	movs	r3, #0
 800a284:	e04d      	b.n	800a322 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	781b      	ldrb	r3, [r3, #0]
 800a28a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a28e:	1e5a      	subs	r2, r3, #1
 800a290:	4613      	mov	r3, r2
 800a292:	005b      	lsls	r3, r3, #1
 800a294:	4413      	add	r3, r2
 800a296:	009b      	lsls	r3, r3, #2
 800a298:	4413      	add	r3, r2
 800a29a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800a29c:	2301      	movs	r3, #1
 800a29e:	81fb      	strh	r3, [r7, #14]
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	613b      	str	r3, [r7, #16]
 800a2a4:	e028      	b.n	800a2f8 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800a2a6:	4a21      	ldr	r2, [pc, #132]	@ (800a32c <pick_lfn+0xc4>)
 800a2a8:	693b      	ldr	r3, [r7, #16]
 800a2aa:	4413      	add	r3, r2
 800a2ac:	781b      	ldrb	r3, [r3, #0]
 800a2ae:	461a      	mov	r2, r3
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	4413      	add	r3, r2
 800a2b4:	4618      	mov	r0, r3
 800a2b6:	f7fe fb59 	bl	800896c <ld_word>
 800a2ba:	4603      	mov	r3, r0
 800a2bc:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800a2be:	89fb      	ldrh	r3, [r7, #14]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d00f      	beq.n	800a2e4 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800a2c4:	697b      	ldr	r3, [r7, #20]
 800a2c6:	2bfe      	cmp	r3, #254	@ 0xfe
 800a2c8:	d901      	bls.n	800a2ce <pick_lfn+0x66>
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	e029      	b.n	800a322 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800a2ce:	89bb      	ldrh	r3, [r7, #12]
 800a2d0:	81fb      	strh	r3, [r7, #14]
 800a2d2:	697b      	ldr	r3, [r7, #20]
 800a2d4:	1c5a      	adds	r2, r3, #1
 800a2d6:	617a      	str	r2, [r7, #20]
 800a2d8:	005b      	lsls	r3, r3, #1
 800a2da:	687a      	ldr	r2, [r7, #4]
 800a2dc:	4413      	add	r3, r2
 800a2de:	89fa      	ldrh	r2, [r7, #14]
 800a2e0:	801a      	strh	r2, [r3, #0]
 800a2e2:	e006      	b.n	800a2f2 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800a2e4:	89bb      	ldrh	r3, [r7, #12]
 800a2e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d001      	beq.n	800a2f2 <pick_lfn+0x8a>
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	e017      	b.n	800a322 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800a2f2:	693b      	ldr	r3, [r7, #16]
 800a2f4:	3301      	adds	r3, #1
 800a2f6:	613b      	str	r3, [r7, #16]
 800a2f8:	693b      	ldr	r3, [r7, #16]
 800a2fa:	2b0c      	cmp	r3, #12
 800a2fc:	d9d3      	bls.n	800a2a6 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	781b      	ldrb	r3, [r3, #0]
 800a302:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a306:	2b00      	cmp	r3, #0
 800a308:	d00a      	beq.n	800a320 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800a30a:	697b      	ldr	r3, [r7, #20]
 800a30c:	2bfe      	cmp	r3, #254	@ 0xfe
 800a30e:	d901      	bls.n	800a314 <pick_lfn+0xac>
 800a310:	2300      	movs	r3, #0
 800a312:	e006      	b.n	800a322 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800a314:	697b      	ldr	r3, [r7, #20]
 800a316:	005b      	lsls	r3, r3, #1
 800a318:	687a      	ldr	r2, [r7, #4]
 800a31a:	4413      	add	r3, r2
 800a31c:	2200      	movs	r2, #0
 800a31e:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800a320:	2301      	movs	r3, #1
}
 800a322:	4618      	mov	r0, r3
 800a324:	3718      	adds	r7, #24
 800a326:	46bd      	mov	sp, r7
 800a328:	bd80      	pop	{r7, pc}
 800a32a:	bf00      	nop
 800a32c:	08012020 	.word	0x08012020

0800a330 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b088      	sub	sp, #32
 800a334:	af00      	add	r7, sp, #0
 800a336:	60f8      	str	r0, [r7, #12]
 800a338:	60b9      	str	r1, [r7, #8]
 800a33a:	4611      	mov	r1, r2
 800a33c:	461a      	mov	r2, r3
 800a33e:	460b      	mov	r3, r1
 800a340:	71fb      	strb	r3, [r7, #7]
 800a342:	4613      	mov	r3, r2
 800a344:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800a346:	68bb      	ldr	r3, [r7, #8]
 800a348:	330d      	adds	r3, #13
 800a34a:	79ba      	ldrb	r2, [r7, #6]
 800a34c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800a34e:	68bb      	ldr	r3, [r7, #8]
 800a350:	330b      	adds	r3, #11
 800a352:	220f      	movs	r2, #15
 800a354:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800a356:	68bb      	ldr	r3, [r7, #8]
 800a358:	330c      	adds	r3, #12
 800a35a:	2200      	movs	r2, #0
 800a35c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800a35e:	68bb      	ldr	r3, [r7, #8]
 800a360:	331a      	adds	r3, #26
 800a362:	2100      	movs	r1, #0
 800a364:	4618      	mov	r0, r3
 800a366:	f7fe fc18 	bl	8008b9a <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800a36a:	79fb      	ldrb	r3, [r7, #7]
 800a36c:	1e5a      	subs	r2, r3, #1
 800a36e:	4613      	mov	r3, r2
 800a370:	005b      	lsls	r3, r3, #1
 800a372:	4413      	add	r3, r2
 800a374:	009b      	lsls	r3, r3, #2
 800a376:	4413      	add	r3, r2
 800a378:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800a37a:	2300      	movs	r3, #0
 800a37c:	82fb      	strh	r3, [r7, #22]
 800a37e:	2300      	movs	r3, #0
 800a380:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800a382:	8afb      	ldrh	r3, [r7, #22]
 800a384:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a388:	4293      	cmp	r3, r2
 800a38a:	d007      	beq.n	800a39c <put_lfn+0x6c>
 800a38c:	69fb      	ldr	r3, [r7, #28]
 800a38e:	1c5a      	adds	r2, r3, #1
 800a390:	61fa      	str	r2, [r7, #28]
 800a392:	005b      	lsls	r3, r3, #1
 800a394:	68fa      	ldr	r2, [r7, #12]
 800a396:	4413      	add	r3, r2
 800a398:	881b      	ldrh	r3, [r3, #0]
 800a39a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800a39c:	4a17      	ldr	r2, [pc, #92]	@ (800a3fc <put_lfn+0xcc>)
 800a39e:	69bb      	ldr	r3, [r7, #24]
 800a3a0:	4413      	add	r3, r2
 800a3a2:	781b      	ldrb	r3, [r3, #0]
 800a3a4:	461a      	mov	r2, r3
 800a3a6:	68bb      	ldr	r3, [r7, #8]
 800a3a8:	4413      	add	r3, r2
 800a3aa:	8afa      	ldrh	r2, [r7, #22]
 800a3ac:	4611      	mov	r1, r2
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	f7fe fbf3 	bl	8008b9a <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800a3b4:	8afb      	ldrh	r3, [r7, #22]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d102      	bne.n	800a3c0 <put_lfn+0x90>
 800a3ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a3be:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800a3c0:	69bb      	ldr	r3, [r7, #24]
 800a3c2:	3301      	adds	r3, #1
 800a3c4:	61bb      	str	r3, [r7, #24]
 800a3c6:	69bb      	ldr	r3, [r7, #24]
 800a3c8:	2b0c      	cmp	r3, #12
 800a3ca:	d9da      	bls.n	800a382 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800a3cc:	8afb      	ldrh	r3, [r7, #22]
 800a3ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a3d2:	4293      	cmp	r3, r2
 800a3d4:	d006      	beq.n	800a3e4 <put_lfn+0xb4>
 800a3d6:	69fb      	ldr	r3, [r7, #28]
 800a3d8:	005b      	lsls	r3, r3, #1
 800a3da:	68fa      	ldr	r2, [r7, #12]
 800a3dc:	4413      	add	r3, r2
 800a3de:	881b      	ldrh	r3, [r3, #0]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d103      	bne.n	800a3ec <put_lfn+0xbc>
 800a3e4:	79fb      	ldrb	r3, [r7, #7]
 800a3e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3ea:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800a3ec:	68bb      	ldr	r3, [r7, #8]
 800a3ee:	79fa      	ldrb	r2, [r7, #7]
 800a3f0:	701a      	strb	r2, [r3, #0]
}
 800a3f2:	bf00      	nop
 800a3f4:	3720      	adds	r7, #32
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	bd80      	pop	{r7, pc}
 800a3fa:	bf00      	nop
 800a3fc:	08012020 	.word	0x08012020

0800a400 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b08c      	sub	sp, #48	@ 0x30
 800a404:	af00      	add	r7, sp, #0
 800a406:	60f8      	str	r0, [r7, #12]
 800a408:	60b9      	str	r1, [r7, #8]
 800a40a:	607a      	str	r2, [r7, #4]
 800a40c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800a40e:	220b      	movs	r2, #11
 800a410:	68b9      	ldr	r1, [r7, #8]
 800a412:	68f8      	ldr	r0, [r7, #12]
 800a414:	f7fe fc90 	bl	8008d38 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800a418:	683b      	ldr	r3, [r7, #0]
 800a41a:	2b05      	cmp	r3, #5
 800a41c:	d92b      	bls.n	800a476 <gen_numname+0x76>
		sr = seq;
 800a41e:	683b      	ldr	r3, [r7, #0]
 800a420:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800a422:	e022      	b.n	800a46a <gen_numname+0x6a>
			wc = *lfn++;
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	1c9a      	adds	r2, r3, #2
 800a428:	607a      	str	r2, [r7, #4]
 800a42a:	881b      	ldrh	r3, [r3, #0]
 800a42c:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800a42e:	2300      	movs	r3, #0
 800a430:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a432:	e017      	b.n	800a464 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800a434:	69fb      	ldr	r3, [r7, #28]
 800a436:	005a      	lsls	r2, r3, #1
 800a438:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a43a:	f003 0301 	and.w	r3, r3, #1
 800a43e:	4413      	add	r3, r2
 800a440:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800a442:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a444:	085b      	lsrs	r3, r3, #1
 800a446:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800a448:	69fb      	ldr	r3, [r7, #28]
 800a44a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d005      	beq.n	800a45e <gen_numname+0x5e>
 800a452:	69fb      	ldr	r3, [r7, #28]
 800a454:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 800a458:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 800a45c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800a45e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a460:	3301      	adds	r3, #1
 800a462:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a466:	2b0f      	cmp	r3, #15
 800a468:	d9e4      	bls.n	800a434 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	881b      	ldrh	r3, [r3, #0]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d1d8      	bne.n	800a424 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800a472:	69fb      	ldr	r3, [r7, #28]
 800a474:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800a476:	2307      	movs	r3, #7
 800a478:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	b2db      	uxtb	r3, r3
 800a47e:	f003 030f 	and.w	r3, r3, #15
 800a482:	b2db      	uxtb	r3, r3
 800a484:	3330      	adds	r3, #48	@ 0x30
 800a486:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800a48a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a48e:	2b39      	cmp	r3, #57	@ 0x39
 800a490:	d904      	bls.n	800a49c <gen_numname+0x9c>
 800a492:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a496:	3307      	adds	r3, #7
 800a498:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800a49c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a49e:	1e5a      	subs	r2, r3, #1
 800a4a0:	62ba      	str	r2, [r7, #40]	@ 0x28
 800a4a2:	3330      	adds	r3, #48	@ 0x30
 800a4a4:	443b      	add	r3, r7
 800a4a6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800a4aa:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800a4ae:	683b      	ldr	r3, [r7, #0]
 800a4b0:	091b      	lsrs	r3, r3, #4
 800a4b2:	603b      	str	r3, [r7, #0]
	} while (seq);
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d1df      	bne.n	800a47a <gen_numname+0x7a>
	ns[i] = '~';
 800a4ba:	f107 0214 	add.w	r2, r7, #20
 800a4be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4c0:	4413      	add	r3, r2
 800a4c2:	227e      	movs	r2, #126	@ 0x7e
 800a4c4:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	627b      	str	r3, [r7, #36]	@ 0x24
 800a4ca:	e016      	b.n	800a4fa <gen_numname+0xfa>
		if (IsDBCS1(dst[j])) {
 800a4cc:	68fa      	ldr	r2, [r7, #12]
 800a4ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4d0:	4413      	add	r3, r2
 800a4d2:	781b      	ldrb	r3, [r3, #0]
 800a4d4:	2b80      	cmp	r3, #128	@ 0x80
 800a4d6:	d90d      	bls.n	800a4f4 <gen_numname+0xf4>
 800a4d8:	68fa      	ldr	r2, [r7, #12]
 800a4da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4dc:	4413      	add	r3, r2
 800a4de:	781b      	ldrb	r3, [r3, #0]
 800a4e0:	2bff      	cmp	r3, #255	@ 0xff
 800a4e2:	d007      	beq.n	800a4f4 <gen_numname+0xf4>
			if (j == i - 1) break;
 800a4e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4e6:	3b01      	subs	r3, #1
 800a4e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a4ea:	429a      	cmp	r2, r3
 800a4ec:	d010      	beq.n	800a510 <gen_numname+0x110>
			j++;
 800a4ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4f0:	3301      	adds	r3, #1
 800a4f2:	627b      	str	r3, [r7, #36]	@ 0x24
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800a4f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4f6:	3301      	adds	r3, #1
 800a4f8:	627b      	str	r3, [r7, #36]	@ 0x24
 800a4fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a4fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4fe:	429a      	cmp	r2, r3
 800a500:	d207      	bcs.n	800a512 <gen_numname+0x112>
 800a502:	68fa      	ldr	r2, [r7, #12]
 800a504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a506:	4413      	add	r3, r2
 800a508:	781b      	ldrb	r3, [r3, #0]
 800a50a:	2b20      	cmp	r3, #32
 800a50c:	d1de      	bne.n	800a4cc <gen_numname+0xcc>
 800a50e:	e000      	b.n	800a512 <gen_numname+0x112>
			if (j == i - 1) break;
 800a510:	bf00      	nop
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800a512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a514:	2b07      	cmp	r3, #7
 800a516:	d807      	bhi.n	800a528 <gen_numname+0x128>
 800a518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a51a:	1c5a      	adds	r2, r3, #1
 800a51c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800a51e:	3330      	adds	r3, #48	@ 0x30
 800a520:	443b      	add	r3, r7
 800a522:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800a526:	e000      	b.n	800a52a <gen_numname+0x12a>
 800a528:	2120      	movs	r1, #32
 800a52a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a52c:	1c5a      	adds	r2, r3, #1
 800a52e:	627a      	str	r2, [r7, #36]	@ 0x24
 800a530:	68fa      	ldr	r2, [r7, #12]
 800a532:	4413      	add	r3, r2
 800a534:	460a      	mov	r2, r1
 800a536:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800a538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a53a:	2b07      	cmp	r3, #7
 800a53c:	d9e9      	bls.n	800a512 <gen_numname+0x112>
}
 800a53e:	bf00      	nop
 800a540:	bf00      	nop
 800a542:	3730      	adds	r7, #48	@ 0x30
 800a544:	46bd      	mov	sp, r7
 800a546:	bd80      	pop	{r7, pc}

0800a548 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800a548:	b480      	push	{r7}
 800a54a:	b085      	sub	sp, #20
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800a550:	2300      	movs	r3, #0
 800a552:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800a554:	230b      	movs	r3, #11
 800a556:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800a558:	7bfb      	ldrb	r3, [r7, #15]
 800a55a:	b2da      	uxtb	r2, r3
 800a55c:	0852      	lsrs	r2, r2, #1
 800a55e:	01db      	lsls	r3, r3, #7
 800a560:	4313      	orrs	r3, r2
 800a562:	b2da      	uxtb	r2, r3
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	1c59      	adds	r1, r3, #1
 800a568:	6079      	str	r1, [r7, #4]
 800a56a:	781b      	ldrb	r3, [r3, #0]
 800a56c:	4413      	add	r3, r2
 800a56e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800a570:	68bb      	ldr	r3, [r7, #8]
 800a572:	3b01      	subs	r3, #1
 800a574:	60bb      	str	r3, [r7, #8]
 800a576:	68bb      	ldr	r3, [r7, #8]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d1ed      	bne.n	800a558 <sum_sfn+0x10>
	return sum;
 800a57c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a57e:	4618      	mov	r0, r3
 800a580:	3714      	adds	r7, #20
 800a582:	46bd      	mov	sp, r7
 800a584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a588:	4770      	bx	lr

0800a58a <xdir_sum>:

static
WORD xdir_sum (			/* Get checksum of the directoly block */
	const BYTE* dir		/* Directory entry block to be calculated */
)
{
 800a58a:	b480      	push	{r7}
 800a58c:	b087      	sub	sp, #28
 800a58e:	af00      	add	r7, sp, #0
 800a590:	6078      	str	r0, [r7, #4]
	UINT i, szblk;
	WORD sum;


	szblk = (dir[XDIR_NumSec] + 1) * SZDIRE;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	3301      	adds	r3, #1
 800a596:	781b      	ldrb	r3, [r3, #0]
 800a598:	3301      	adds	r3, #1
 800a59a:	015b      	lsls	r3, r3, #5
 800a59c:	60fb      	str	r3, [r7, #12]
	for (i = sum = 0; i < szblk; i++) {
 800a59e:	2300      	movs	r3, #0
 800a5a0:	827b      	strh	r3, [r7, #18]
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	617b      	str	r3, [r7, #20]
 800a5a6:	e015      	b.n	800a5d4 <xdir_sum+0x4a>
		if (i == XDIR_SetSum) {	/* Skip sum field */
 800a5a8:	697b      	ldr	r3, [r7, #20]
 800a5aa:	2b02      	cmp	r3, #2
 800a5ac:	d103      	bne.n	800a5b6 <xdir_sum+0x2c>
			i++;
 800a5ae:	697b      	ldr	r3, [r7, #20]
 800a5b0:	3301      	adds	r3, #1
 800a5b2:	617b      	str	r3, [r7, #20]
 800a5b4:	e00b      	b.n	800a5ce <xdir_sum+0x44>
		} else {
			sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + dir[i];
 800a5b6:	8a7b      	ldrh	r3, [r7, #18]
 800a5b8:	b29a      	uxth	r2, r3
 800a5ba:	0852      	lsrs	r2, r2, #1
 800a5bc:	03db      	lsls	r3, r3, #15
 800a5be:	4313      	orrs	r3, r2
 800a5c0:	b29b      	uxth	r3, r3
 800a5c2:	6879      	ldr	r1, [r7, #4]
 800a5c4:	697a      	ldr	r2, [r7, #20]
 800a5c6:	440a      	add	r2, r1
 800a5c8:	7812      	ldrb	r2, [r2, #0]
 800a5ca:	4413      	add	r3, r2
 800a5cc:	827b      	strh	r3, [r7, #18]
	for (i = sum = 0; i < szblk; i++) {
 800a5ce:	697b      	ldr	r3, [r7, #20]
 800a5d0:	3301      	adds	r3, #1
 800a5d2:	617b      	str	r3, [r7, #20]
 800a5d4:	697a      	ldr	r2, [r7, #20]
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	429a      	cmp	r2, r3
 800a5da:	d3e5      	bcc.n	800a5a8 <xdir_sum+0x1e>
		}
	}
	return sum;
 800a5dc:	8a7b      	ldrh	r3, [r7, #18]
}
 800a5de:	4618      	mov	r0, r3
 800a5e0:	371c      	adds	r7, #28
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e8:	4770      	bx	lr

0800a5ea <xname_sum>:

static
WORD xname_sum (		/* Get check sum (to be used as hash) of the name */
	const WCHAR* name	/* File name to be calculated */
)
{
 800a5ea:	b580      	push	{r7, lr}
 800a5ec:	b084      	sub	sp, #16
 800a5ee:	af00      	add	r7, sp, #0
 800a5f0:	6078      	str	r0, [r7, #4]
	WCHAR chr;
	WORD sum = 0;
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	81fb      	strh	r3, [r7, #14]


	while ((chr = *name++) != 0) {
 800a5f6:	e01b      	b.n	800a630 <xname_sum+0x46>
		chr = ff_wtoupper(chr);		/* File name needs to be ignored case */
 800a5f8:	89bb      	ldrh	r3, [r7, #12]
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	f002 ffba 	bl	800d574 <ff_wtoupper>
 800a600:	4603      	mov	r3, r0
 800a602:	81bb      	strh	r3, [r7, #12]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr & 0xFF);
 800a604:	89fb      	ldrh	r3, [r7, #14]
 800a606:	b29a      	uxth	r2, r3
 800a608:	0852      	lsrs	r2, r2, #1
 800a60a:	03db      	lsls	r3, r3, #15
 800a60c:	4313      	orrs	r3, r2
 800a60e:	b29a      	uxth	r2, r3
 800a610:	89bb      	ldrh	r3, [r7, #12]
 800a612:	b2db      	uxtb	r3, r3
 800a614:	b29b      	uxth	r3, r3
 800a616:	4413      	add	r3, r2
 800a618:	81fb      	strh	r3, [r7, #14]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr >> 8);
 800a61a:	89fb      	ldrh	r3, [r7, #14]
 800a61c:	b29a      	uxth	r2, r3
 800a61e:	0852      	lsrs	r2, r2, #1
 800a620:	03db      	lsls	r3, r3, #15
 800a622:	4313      	orrs	r3, r2
 800a624:	b29a      	uxth	r2, r3
 800a626:	89bb      	ldrh	r3, [r7, #12]
 800a628:	0a1b      	lsrs	r3, r3, #8
 800a62a:	b29b      	uxth	r3, r3
 800a62c:	4413      	add	r3, r2
 800a62e:	81fb      	strh	r3, [r7, #14]
	while ((chr = *name++) != 0) {
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	1c9a      	adds	r2, r3, #2
 800a634:	607a      	str	r2, [r7, #4]
 800a636:	881b      	ldrh	r3, [r3, #0]
 800a638:	81bb      	strh	r3, [r7, #12]
 800a63a:	89bb      	ldrh	r3, [r7, #12]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d1db      	bne.n	800a5f8 <xname_sum+0xe>
	}
	return sum;
 800a640:	89fb      	ldrh	r3, [r7, #14]
}
 800a642:	4618      	mov	r0, r3
 800a644:	3710      	adds	r7, #16
 800a646:	46bd      	mov	sp, r7
 800a648:	bd80      	pop	{r7, pc}

0800a64a <get_xdir_info>:
static
void get_xdir_info (
	BYTE* dirb,			/* Pointer to the direcotry entry block 85+C0+C1s */
	FILINFO* fno		/* Buffer to store the extracted file information */
)
{
 800a64a:	b580      	push	{r7, lr}
 800a64c:	b086      	sub	sp, #24
 800a64e:	af00      	add	r7, sp, #0
 800a650:	6078      	str	r0, [r7, #4]
 800a652:	6039      	str	r1, [r7, #0]
#if !_LFN_UNICODE
	UINT nc;
#endif

	/* Get file name */
	di = 0;
 800a654:	2300      	movs	r3, #0
 800a656:	617b      	str	r3, [r7, #20]
		w = ld_word(dirb + si);					/* Get a character */
		if (di >= _MAX_LFN) { di = 0; break; }	/* Buffer overflow --> inaccessible object name */
		fno->fname[di] = w;						/* Store it */
	}
#else
	for (si = SZDIRE * 2, nc = 0; nc < dirb[XDIR_NumName]; si += 2, nc++) {
 800a658:	2340      	movs	r3, #64	@ 0x40
 800a65a:	613b      	str	r3, [r7, #16]
 800a65c:	2300      	movs	r3, #0
 800a65e:	60fb      	str	r3, [r7, #12]
 800a660:	e03a      	b.n	800a6d8 <get_xdir_info+0x8e>
		if ((si % SZDIRE) == 0) si += 2;		/* Skip entry type field */
 800a662:	693b      	ldr	r3, [r7, #16]
 800a664:	f003 031f 	and.w	r3, r3, #31
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d102      	bne.n	800a672 <get_xdir_info+0x28>
 800a66c:	693b      	ldr	r3, [r7, #16]
 800a66e:	3302      	adds	r3, #2
 800a670:	613b      	str	r3, [r7, #16]
		w = ff_convert(ld_word(dirb + si), 0);	/* Get a character and Unicode -> OEM */
 800a672:	687a      	ldr	r2, [r7, #4]
 800a674:	693b      	ldr	r3, [r7, #16]
 800a676:	4413      	add	r3, r2
 800a678:	4618      	mov	r0, r3
 800a67a:	f7fe f977 	bl	800896c <ld_word>
 800a67e:	4603      	mov	r3, r0
 800a680:	2100      	movs	r1, #0
 800a682:	4618      	mov	r0, r3
 800a684:	f002 ff18 	bl	800d4b8 <ff_convert>
 800a688:	4603      	mov	r3, r0
 800a68a:	817b      	strh	r3, [r7, #10]
		if (_DF1S && w >= 0x100) {				/* Is it a double byte char? (always false at SBCS cfg) */
 800a68c:	897b      	ldrh	r3, [r7, #10]
 800a68e:	2bff      	cmp	r3, #255	@ 0xff
 800a690:	d90a      	bls.n	800a6a8 <get_xdir_info+0x5e>
			fno->fname[di++] = (char)(w >> 8);	/* Put 1st byte of the DBC */
 800a692:	897b      	ldrh	r3, [r7, #10]
 800a694:	0a1b      	lsrs	r3, r3, #8
 800a696:	b299      	uxth	r1, r3
 800a698:	697b      	ldr	r3, [r7, #20]
 800a69a:	1c5a      	adds	r2, r3, #1
 800a69c:	617a      	str	r2, [r7, #20]
 800a69e:	b2c9      	uxtb	r1, r1
 800a6a0:	683a      	ldr	r2, [r7, #0]
 800a6a2:	4413      	add	r3, r2
 800a6a4:	460a      	mov	r2, r1
 800a6a6:	769a      	strb	r2, [r3, #26]
		}
		if (w == 0 || di >= _MAX_LFN) { di = 0; break; }	/* Invalid char or buffer overflow --> inaccessible object name */
 800a6a8:	897b      	ldrh	r3, [r7, #10]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d002      	beq.n	800a6b4 <get_xdir_info+0x6a>
 800a6ae:	697b      	ldr	r3, [r7, #20]
 800a6b0:	2bfe      	cmp	r3, #254	@ 0xfe
 800a6b2:	d902      	bls.n	800a6ba <get_xdir_info+0x70>
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	617b      	str	r3, [r7, #20]
 800a6b8:	e015      	b.n	800a6e6 <get_xdir_info+0x9c>
		fno->fname[di++] = (char)w;
 800a6ba:	697b      	ldr	r3, [r7, #20]
 800a6bc:	1c5a      	adds	r2, r3, #1
 800a6be:	617a      	str	r2, [r7, #20]
 800a6c0:	897a      	ldrh	r2, [r7, #10]
 800a6c2:	b2d1      	uxtb	r1, r2
 800a6c4:	683a      	ldr	r2, [r7, #0]
 800a6c6:	4413      	add	r3, r2
 800a6c8:	460a      	mov	r2, r1
 800a6ca:	769a      	strb	r2, [r3, #26]
	for (si = SZDIRE * 2, nc = 0; nc < dirb[XDIR_NumName]; si += 2, nc++) {
 800a6cc:	693b      	ldr	r3, [r7, #16]
 800a6ce:	3302      	adds	r3, #2
 800a6d0:	613b      	str	r3, [r7, #16]
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	3301      	adds	r3, #1
 800a6d6:	60fb      	str	r3, [r7, #12]
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	3323      	adds	r3, #35	@ 0x23
 800a6dc:	781b      	ldrb	r3, [r3, #0]
 800a6de:	461a      	mov	r2, r3
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	4293      	cmp	r3, r2
 800a6e4:	d3bd      	bcc.n	800a662 <get_xdir_info+0x18>
	}
#endif
	if (di == 0) fno->fname[di++] = '?';	/* Inaccessible object name? */
 800a6e6:	697b      	ldr	r3, [r7, #20]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d106      	bne.n	800a6fa <get_xdir_info+0xb0>
 800a6ec:	697b      	ldr	r3, [r7, #20]
 800a6ee:	1c5a      	adds	r2, r3, #1
 800a6f0:	617a      	str	r2, [r7, #20]
 800a6f2:	683a      	ldr	r2, [r7, #0]
 800a6f4:	4413      	add	r3, r2
 800a6f6:	223f      	movs	r2, #63	@ 0x3f
 800a6f8:	769a      	strb	r2, [r3, #26]
	fno->fname[di] = 0;						/* Terminate file name */
 800a6fa:	683a      	ldr	r2, [r7, #0]
 800a6fc:	697b      	ldr	r3, [r7, #20]
 800a6fe:	4413      	add	r3, r2
 800a700:	331a      	adds	r3, #26
 800a702:	2200      	movs	r2, #0
 800a704:	701a      	strb	r2, [r3, #0]

	fno->altname[0] = 0;							/* No SFN */
 800a706:	683b      	ldr	r3, [r7, #0]
 800a708:	2200      	movs	r2, #0
 800a70a:	735a      	strb	r2, [r3, #13]
	fno->fattrib = dirb[XDIR_Attr];					/* Attribute */
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	791a      	ldrb	r2, [r3, #4]
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	731a      	strb	r2, [r3, #12]
	fno->fsize = (fno->fattrib & AM_DIR) ? 0 : ld_qword(dirb + XDIR_FileSize);	/* Size */
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	7b1b      	ldrb	r3, [r3, #12]
 800a718:	f003 0310 	and.w	r3, r3, #16
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d107      	bne.n	800a730 <get_xdir_info+0xe6>
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	3338      	adds	r3, #56	@ 0x38
 800a724:	4618      	mov	r0, r3
 800a726:	f7fe f95d 	bl	80089e4 <ld_qword>
 800a72a:	4602      	mov	r2, r0
 800a72c:	460b      	mov	r3, r1
 800a72e:	e003      	b.n	800a738 <get_xdir_info+0xee>
 800a730:	f04f 0200 	mov.w	r2, #0
 800a734:	f04f 0300 	mov.w	r3, #0
 800a738:	6839      	ldr	r1, [r7, #0]
 800a73a:	e9c1 2300 	strd	r2, r3, [r1]
	fno->ftime = ld_word(dirb + XDIR_ModTime + 0);	/* Time */
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	330c      	adds	r3, #12
 800a742:	4618      	mov	r0, r3
 800a744:	f7fe f912 	bl	800896c <ld_word>
 800a748:	4603      	mov	r3, r0
 800a74a:	461a      	mov	r2, r3
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	815a      	strh	r2, [r3, #10]
	fno->fdate = ld_word(dirb + XDIR_ModTime + 2);	/* Date */
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	330e      	adds	r3, #14
 800a754:	4618      	mov	r0, r3
 800a756:	f7fe f909 	bl	800896c <ld_word>
 800a75a:	4603      	mov	r3, r0
 800a75c:	461a      	mov	r2, r3
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	811a      	strh	r2, [r3, #8]
}
 800a762:	bf00      	nop
 800a764:	3718      	adds	r7, #24
 800a766:	46bd      	mov	sp, r7
 800a768:	bd80      	pop	{r7, pc}
	...

0800a76c <load_xdir>:

static
FRESULT load_xdir (	/* FR_INT_ERR: invalid entry block */
	DIR* dp			/* Pointer to the reading direcotry object pointing the 85 entry */
)
{
 800a76c:	b590      	push	{r4, r7, lr}
 800a76e:	b087      	sub	sp, #28
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT i, sz_ent;
	BYTE* dirb = dp->obj.fs->dirbuf;	/* Pointer to the on-memory direcotry entry block 85+C0+C1s */
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	691b      	ldr	r3, [r3, #16]
 800a77a:	613b      	str	r3, [r7, #16]


	/* Load 85 entry */
	res = move_window(dp->obj.fs, dp->sect);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681a      	ldr	r2, [r3, #0]
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a784:	4619      	mov	r1, r3
 800a786:	4610      	mov	r0, r2
 800a788:	f7fe fd04 	bl	8009194 <move_window>
 800a78c:	4603      	mov	r3, r0
 800a78e:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 800a790:	7bfb      	ldrb	r3, [r7, #15]
 800a792:	2b00      	cmp	r3, #0
 800a794:	d001      	beq.n	800a79a <load_xdir+0x2e>
 800a796:	7bfb      	ldrb	r3, [r7, #15]
 800a798:	e09f      	b.n	800a8da <load_xdir+0x16e>
	if (dp->dir[XDIR_Type] != 0x85) return FR_INT_ERR;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a79e:	781b      	ldrb	r3, [r3, #0]
 800a7a0:	2b85      	cmp	r3, #133	@ 0x85
 800a7a2:	d001      	beq.n	800a7a8 <load_xdir+0x3c>
 800a7a4:	2302      	movs	r3, #2
 800a7a6:	e098      	b.n	800a8da <load_xdir+0x16e>
	mem_cpy(dirb + 0, dp->dir, SZDIRE);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7ac:	2220      	movs	r2, #32
 800a7ae:	4619      	mov	r1, r3
 800a7b0:	6938      	ldr	r0, [r7, #16]
 800a7b2:	f7fe fac1 	bl	8008d38 <mem_cpy>
	sz_ent = (dirb[XDIR_NumSec] + 1) * SZDIRE;
 800a7b6:	693b      	ldr	r3, [r7, #16]
 800a7b8:	3301      	adds	r3, #1
 800a7ba:	781b      	ldrb	r3, [r3, #0]
 800a7bc:	3301      	adds	r3, #1
 800a7be:	015b      	lsls	r3, r3, #5
 800a7c0:	60bb      	str	r3, [r7, #8]
	if (sz_ent < 3 * SZDIRE || sz_ent > 19 * SZDIRE) return FR_INT_ERR;
 800a7c2:	68bb      	ldr	r3, [r7, #8]
 800a7c4:	2b5f      	cmp	r3, #95	@ 0x5f
 800a7c6:	d903      	bls.n	800a7d0 <load_xdir+0x64>
 800a7c8:	68bb      	ldr	r3, [r7, #8]
 800a7ca:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800a7ce:	d901      	bls.n	800a7d4 <load_xdir+0x68>
 800a7d0:	2302      	movs	r3, #2
 800a7d2:	e082      	b.n	800a8da <load_xdir+0x16e>

	/* Load C0 entry */
	res = dir_next(dp, 0);
 800a7d4:	2100      	movs	r1, #0
 800a7d6:	6878      	ldr	r0, [r7, #4]
 800a7d8:	f7ff fb65 	bl	8009ea6 <dir_next>
 800a7dc:	4603      	mov	r3, r0
 800a7de:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 800a7e0:	7bfb      	ldrb	r3, [r7, #15]
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d001      	beq.n	800a7ea <load_xdir+0x7e>
 800a7e6:	7bfb      	ldrb	r3, [r7, #15]
 800a7e8:	e077      	b.n	800a8da <load_xdir+0x16e>
	res = move_window(dp->obj.fs, dp->sect);
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681a      	ldr	r2, [r3, #0]
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7f2:	4619      	mov	r1, r3
 800a7f4:	4610      	mov	r0, r2
 800a7f6:	f7fe fccd 	bl	8009194 <move_window>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 800a7fe:	7bfb      	ldrb	r3, [r7, #15]
 800a800:	2b00      	cmp	r3, #0
 800a802:	d001      	beq.n	800a808 <load_xdir+0x9c>
 800a804:	7bfb      	ldrb	r3, [r7, #15]
 800a806:	e068      	b.n	800a8da <load_xdir+0x16e>
	if (dp->dir[XDIR_Type] != 0xC0) return FR_INT_ERR;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a80c:	781b      	ldrb	r3, [r3, #0]
 800a80e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a810:	d001      	beq.n	800a816 <load_xdir+0xaa>
 800a812:	2302      	movs	r3, #2
 800a814:	e061      	b.n	800a8da <load_xdir+0x16e>
	mem_cpy(dirb + SZDIRE, dp->dir, SZDIRE);
 800a816:	693b      	ldr	r3, [r7, #16]
 800a818:	f103 0020 	add.w	r0, r3, #32
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a820:	2220      	movs	r2, #32
 800a822:	4619      	mov	r1, r3
 800a824:	f7fe fa88 	bl	8008d38 <mem_cpy>
	if (MAXDIRB(dirb[XDIR_NumName]) > sz_ent) return FR_INT_ERR;
 800a828:	693b      	ldr	r3, [r7, #16]
 800a82a:	3323      	adds	r3, #35	@ 0x23
 800a82c:	781b      	ldrb	r3, [r3, #0]
 800a82e:	332c      	adds	r3, #44	@ 0x2c
 800a830:	4a2c      	ldr	r2, [pc, #176]	@ (800a8e4 <load_xdir+0x178>)
 800a832:	fba2 2303 	umull	r2, r3, r2, r3
 800a836:	08db      	lsrs	r3, r3, #3
 800a838:	015b      	lsls	r3, r3, #5
 800a83a:	68ba      	ldr	r2, [r7, #8]
 800a83c:	429a      	cmp	r2, r3
 800a83e:	d201      	bcs.n	800a844 <load_xdir+0xd8>
 800a840:	2302      	movs	r3, #2
 800a842:	e04a      	b.n	800a8da <load_xdir+0x16e>

	/* Load C1 entries */
	i = SZDIRE * 2;	/* C1 offset */
 800a844:	2340      	movs	r3, #64	@ 0x40
 800a846:	617b      	str	r3, [r7, #20]
	do {
		res = dir_next(dp, 0);
 800a848:	2100      	movs	r1, #0
 800a84a:	6878      	ldr	r0, [r7, #4]
 800a84c:	f7ff fb2b 	bl	8009ea6 <dir_next>
 800a850:	4603      	mov	r3, r0
 800a852:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK) return res;
 800a854:	7bfb      	ldrb	r3, [r7, #15]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d001      	beq.n	800a85e <load_xdir+0xf2>
 800a85a:	7bfb      	ldrb	r3, [r7, #15]
 800a85c:	e03d      	b.n	800a8da <load_xdir+0x16e>
		res = move_window(dp->obj.fs, dp->sect);
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681a      	ldr	r2, [r3, #0]
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a866:	4619      	mov	r1, r3
 800a868:	4610      	mov	r0, r2
 800a86a:	f7fe fc93 	bl	8009194 <move_window>
 800a86e:	4603      	mov	r3, r0
 800a870:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK) return res;
 800a872:	7bfb      	ldrb	r3, [r7, #15]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d001      	beq.n	800a87c <load_xdir+0x110>
 800a878:	7bfb      	ldrb	r3, [r7, #15]
 800a87a:	e02e      	b.n	800a8da <load_xdir+0x16e>
		if (dp->dir[XDIR_Type] != 0xC1) return FR_INT_ERR;
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a880:	781b      	ldrb	r3, [r3, #0]
 800a882:	2bc1      	cmp	r3, #193	@ 0xc1
 800a884:	d001      	beq.n	800a88a <load_xdir+0x11e>
 800a886:	2302      	movs	r3, #2
 800a888:	e027      	b.n	800a8da <load_xdir+0x16e>
		if (i < MAXDIRB(_MAX_LFN)) mem_cpy(dirb + i, dp->dir, SZDIRE);
 800a88a:	697b      	ldr	r3, [r7, #20]
 800a88c:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800a890:	d208      	bcs.n	800a8a4 <load_xdir+0x138>
 800a892:	693a      	ldr	r2, [r7, #16]
 800a894:	697b      	ldr	r3, [r7, #20]
 800a896:	18d0      	adds	r0, r2, r3
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a89c:	2220      	movs	r2, #32
 800a89e:	4619      	mov	r1, r3
 800a8a0:	f7fe fa4a 	bl	8008d38 <mem_cpy>
	} while ((i += SZDIRE) < sz_ent);
 800a8a4:	697b      	ldr	r3, [r7, #20]
 800a8a6:	3320      	adds	r3, #32
 800a8a8:	617b      	str	r3, [r7, #20]
 800a8aa:	697a      	ldr	r2, [r7, #20]
 800a8ac:	68bb      	ldr	r3, [r7, #8]
 800a8ae:	429a      	cmp	r2, r3
 800a8b0:	d3ca      	bcc.n	800a848 <load_xdir+0xdc>

	/* Sanity check (do it when accessible object name) */
	if (i <= MAXDIRB(_MAX_LFN)) {
 800a8b2:	697b      	ldr	r3, [r7, #20]
 800a8b4:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800a8b8:	d80e      	bhi.n	800a8d8 <load_xdir+0x16c>
		if (xdir_sum(dirb) != ld_word(dirb + XDIR_SetSum)) return FR_INT_ERR;
 800a8ba:	6938      	ldr	r0, [r7, #16]
 800a8bc:	f7ff fe65 	bl	800a58a <xdir_sum>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	461c      	mov	r4, r3
 800a8c4:	693b      	ldr	r3, [r7, #16]
 800a8c6:	3302      	adds	r3, #2
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	f7fe f84f 	bl	800896c <ld_word>
 800a8ce:	4603      	mov	r3, r0
 800a8d0:	429c      	cmp	r4, r3
 800a8d2:	d001      	beq.n	800a8d8 <load_xdir+0x16c>
 800a8d4:	2302      	movs	r3, #2
 800a8d6:	e000      	b.n	800a8da <load_xdir+0x16e>
	}
	return FR_OK;
 800a8d8:	2300      	movs	r3, #0
}
 800a8da:	4618      	mov	r0, r3
 800a8dc:	371c      	adds	r7, #28
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	bd90      	pop	{r4, r7, pc}
 800a8e2:	bf00      	nop
 800a8e4:	88888889 	.word	0x88888889

0800a8e8 <load_obj_dir>:
static
FRESULT load_obj_dir (
	DIR* dp,			/* Blank directory object to be used to access containing direcotry */
	const _FDID* obj	/* Object with its containing directory information */
)
{
 800a8e8:	b5b0      	push	{r4, r5, r7, lr}
 800a8ea:	b084      	sub	sp, #16
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
 800a8f0:	6039      	str	r1, [r7, #0]
	FRESULT res;

	/* Open object containing directory */
	dp->obj.fs = obj->fs;
 800a8f2:	6839      	ldr	r1, [r7, #0]
 800a8f4:	6808      	ldr	r0, [r1, #0]
 800a8f6:	6879      	ldr	r1, [r7, #4]
 800a8f8:	6008      	str	r0, [r1, #0]
	dp->obj.sclust = obj->c_scl;
 800a8fa:	6839      	ldr	r1, [r7, #0]
 800a8fc:	6a08      	ldr	r0, [r1, #32]
 800a8fe:	6879      	ldr	r1, [r7, #4]
 800a900:	6088      	str	r0, [r1, #8]
	dp->obj.stat = (BYTE)obj->c_size;
 800a902:	6839      	ldr	r1, [r7, #0]
 800a904:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 800a906:	b2c8      	uxtb	r0, r1
 800a908:	6879      	ldr	r1, [r7, #4]
 800a90a:	71c8      	strb	r0, [r1, #7]
	dp->obj.objsize = obj->c_size & 0xFFFFFF00;
 800a90c:	6839      	ldr	r1, [r7, #0]
 800a90e:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 800a910:	2000      	movs	r0, #0
 800a912:	460c      	mov	r4, r1
 800a914:	4605      	mov	r5, r0
 800a916:	f024 02ff 	bic.w	r2, r4, #255	@ 0xff
 800a91a:	2300      	movs	r3, #0
 800a91c:	6879      	ldr	r1, [r7, #4]
 800a91e:	e9c1 2304 	strd	r2, r3, [r1, #16]
	dp->blk_ofs = obj->c_ofs;
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	64da      	str	r2, [r3, #76]	@ 0x4c

	res = dir_sdi(dp, dp->blk_ofs);	/* Goto object's entry block */
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a92e:	4619      	mov	r1, r3
 800a930:	6878      	ldr	r0, [r7, #4]
 800a932:	f7ff fa32 	bl	8009d9a <dir_sdi>
 800a936:	4603      	mov	r3, r0
 800a938:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800a93a:	7bfb      	ldrb	r3, [r7, #15]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d104      	bne.n	800a94a <load_obj_dir+0x62>
		res = load_xdir(dp);		/* Load the object's entry block */
 800a940:	6878      	ldr	r0, [r7, #4]
 800a942:	f7ff ff13 	bl	800a76c <load_xdir>
 800a946:	4603      	mov	r3, r0
 800a948:	73fb      	strb	r3, [r7, #15]
	}
	return res;
 800a94a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	3710      	adds	r7, #16
 800a950:	46bd      	mov	sp, r7
 800a952:	bdb0      	pop	{r4, r5, r7, pc}

0800a954 <store_xdir>:
/*-----------------------------------------------*/
static
FRESULT store_xdir (
	DIR* dp				/* Pointer to the direcotry object */
)
{
 800a954:	b590      	push	{r4, r7, lr}
 800a956:	b087      	sub	sp, #28
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT nent;
	BYTE* dirb = dp->obj.fs->dirbuf;	/* Pointer to the direcotry entry block 85+C0+C1s */
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	691b      	ldr	r3, [r3, #16]
 800a962:	60fb      	str	r3, [r7, #12]

	/* Create set sum */
	st_word(dirb + XDIR_SetSum, xdir_sum(dirb));
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	1c9c      	adds	r4, r3, #2
 800a968:	68f8      	ldr	r0, [r7, #12]
 800a96a:	f7ff fe0e 	bl	800a58a <xdir_sum>
 800a96e:	4603      	mov	r3, r0
 800a970:	4619      	mov	r1, r3
 800a972:	4620      	mov	r0, r4
 800a974:	f7fe f911 	bl	8008b9a <st_word>
	nent = dirb[XDIR_NumSec] + 1;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	3301      	adds	r3, #1
 800a97c:	781b      	ldrb	r3, [r3, #0]
 800a97e:	3301      	adds	r3, #1
 800a980:	613b      	str	r3, [r7, #16]

	/* Store the set of directory to the volume */
	res = dir_sdi(dp, dp->blk_ofs);
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a986:	4619      	mov	r1, r3
 800a988:	6878      	ldr	r0, [r7, #4]
 800a98a:	f7ff fa06 	bl	8009d9a <dir_sdi>
 800a98e:	4603      	mov	r3, r0
 800a990:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800a992:	e026      	b.n	800a9e2 <store_xdir+0x8e>
		res = move_window(dp->obj.fs, dp->sect);
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	681a      	ldr	r2, [r3, #0]
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a99c:	4619      	mov	r1, r3
 800a99e:	4610      	mov	r0, r2
 800a9a0:	f7fe fbf8 	bl	8009194 <move_window>
 800a9a4:	4603      	mov	r3, r0
 800a9a6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800a9a8:	7dfb      	ldrb	r3, [r7, #23]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d11d      	bne.n	800a9ea <store_xdir+0x96>
		mem_cpy(dp->dir, dirb, SZDIRE);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a9b2:	2220      	movs	r2, #32
 800a9b4:	68f9      	ldr	r1, [r7, #12]
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	f7fe f9be 	bl	8008d38 <mem_cpy>
		dp->obj.fs->wflag = 1;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	2201      	movs	r2, #1
 800a9c2:	70da      	strb	r2, [r3, #3]
		if (--nent == 0) break;
 800a9c4:	693b      	ldr	r3, [r7, #16]
 800a9c6:	3b01      	subs	r3, #1
 800a9c8:	613b      	str	r3, [r7, #16]
 800a9ca:	693b      	ldr	r3, [r7, #16]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d00e      	beq.n	800a9ee <store_xdir+0x9a>
		dirb += SZDIRE;
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	3320      	adds	r3, #32
 800a9d4:	60fb      	str	r3, [r7, #12]
		res = dir_next(dp, 0);
 800a9d6:	2100      	movs	r1, #0
 800a9d8:	6878      	ldr	r0, [r7, #4]
 800a9da:	f7ff fa64 	bl	8009ea6 <dir_next>
 800a9de:	4603      	mov	r3, r0
 800a9e0:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800a9e2:	7dfb      	ldrb	r3, [r7, #23]
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d0d5      	beq.n	800a994 <store_xdir+0x40>
 800a9e8:	e002      	b.n	800a9f0 <store_xdir+0x9c>
		if (res != FR_OK) break;
 800a9ea:	bf00      	nop
 800a9ec:	e000      	b.n	800a9f0 <store_xdir+0x9c>
		if (--nent == 0) break;
 800a9ee:	bf00      	nop
	}
	return (res == FR_OK || res == FR_DISK_ERR) ? res : FR_INT_ERR;
 800a9f0:	7dfb      	ldrb	r3, [r7, #23]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d002      	beq.n	800a9fc <store_xdir+0xa8>
 800a9f6:	7dfb      	ldrb	r3, [r7, #23]
 800a9f8:	2b01      	cmp	r3, #1
 800a9fa:	d101      	bne.n	800aa00 <store_xdir+0xac>
 800a9fc:	7dfb      	ldrb	r3, [r7, #23]
 800a9fe:	e000      	b.n	800aa02 <store_xdir+0xae>
 800aa00:	2302      	movs	r3, #2
}
 800aa02:	4618      	mov	r0, r3
 800aa04:	371c      	adds	r7, #28
 800aa06:	46bd      	mov	sp, r7
 800aa08:	bd90      	pop	{r4, r7, pc}

0800aa0a <create_xdir>:
static
void create_xdir (
	BYTE* dirb,			/* Pointer to the direcotry entry block buffer */
	const WCHAR* lfn	/* Pointer to the nul terminated file name */
)
{
 800aa0a:	b590      	push	{r4, r7, lr}
 800aa0c:	b085      	sub	sp, #20
 800aa0e:	af00      	add	r7, sp, #0
 800aa10:	6078      	str	r0, [r7, #4]
 800aa12:	6039      	str	r1, [r7, #0]
	BYTE nb, nc;
	WCHAR chr;


	/* Create 85+C0 entry */
	mem_set(dirb, 0, 2 * SZDIRE);
 800aa14:	2240      	movs	r2, #64	@ 0x40
 800aa16:	2100      	movs	r1, #0
 800aa18:	6878      	ldr	r0, [r7, #4]
 800aa1a:	f7fe f9ae 	bl	8008d7a <mem_set>
	dirb[XDIR_Type] = 0x85;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	2285      	movs	r2, #133	@ 0x85
 800aa22:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_Type + SZDIRE] = 0xC0;
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	3320      	adds	r3, #32
 800aa28:	22c0      	movs	r2, #192	@ 0xc0
 800aa2a:	701a      	strb	r2, [r3, #0]

	/* Create C1 entries */
	nc = 0; nb = 1; chr = 1; i = SZDIRE * 2;
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	72bb      	strb	r3, [r7, #10]
 800aa30:	2301      	movs	r3, #1
 800aa32:	72fb      	strb	r3, [r7, #11]
 800aa34:	2301      	movs	r3, #1
 800aa36:	813b      	strh	r3, [r7, #8]
 800aa38:	2340      	movs	r3, #64	@ 0x40
 800aa3a:	60fb      	str	r3, [r7, #12]
	do {
		dirb[i++] = 0xC1; dirb[i++] = 0;	/* Entry type C1 */
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	1c5a      	adds	r2, r3, #1
 800aa40:	60fa      	str	r2, [r7, #12]
 800aa42:	687a      	ldr	r2, [r7, #4]
 800aa44:	4413      	add	r3, r2
 800aa46:	22c1      	movs	r2, #193	@ 0xc1
 800aa48:	701a      	strb	r2, [r3, #0]
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	1c5a      	adds	r2, r3, #1
 800aa4e:	60fa      	str	r2, [r7, #12]
 800aa50:	687a      	ldr	r2, [r7, #4]
 800aa52:	4413      	add	r3, r2
 800aa54:	2200      	movs	r2, #0
 800aa56:	701a      	strb	r2, [r3, #0]
		do {	/* Fill name field */
			if (chr && (chr = lfn[nc]) != 0) nc++;	/* Get a character if exist */
 800aa58:	893b      	ldrh	r3, [r7, #8]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d00b      	beq.n	800aa76 <create_xdir+0x6c>
 800aa5e:	7abb      	ldrb	r3, [r7, #10]
 800aa60:	005b      	lsls	r3, r3, #1
 800aa62:	683a      	ldr	r2, [r7, #0]
 800aa64:	4413      	add	r3, r2
 800aa66:	881b      	ldrh	r3, [r3, #0]
 800aa68:	813b      	strh	r3, [r7, #8]
 800aa6a:	893b      	ldrh	r3, [r7, #8]
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d002      	beq.n	800aa76 <create_xdir+0x6c>
 800aa70:	7abb      	ldrb	r3, [r7, #10]
 800aa72:	3301      	adds	r3, #1
 800aa74:	72bb      	strb	r3, [r7, #10]
			st_word(dirb + i, chr); 		/* Store it */
 800aa76:	687a      	ldr	r2, [r7, #4]
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	4413      	add	r3, r2
 800aa7c:	893a      	ldrh	r2, [r7, #8]
 800aa7e:	4611      	mov	r1, r2
 800aa80:	4618      	mov	r0, r3
 800aa82:	f7fe f88a 	bl	8008b9a <st_word>
		} while ((i += 2) % SZDIRE != 0);
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	3302      	adds	r3, #2
 800aa8a:	60fb      	str	r3, [r7, #12]
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	f003 031f 	and.w	r3, r3, #31
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d1e0      	bne.n	800aa58 <create_xdir+0x4e>
		nb++;
 800aa96:	7afb      	ldrb	r3, [r7, #11]
 800aa98:	3301      	adds	r3, #1
 800aa9a:	72fb      	strb	r3, [r7, #11]
	} while (lfn[nc]);	/* Fill next entry if any char follows */
 800aa9c:	7abb      	ldrb	r3, [r7, #10]
 800aa9e:	005b      	lsls	r3, r3, #1
 800aaa0:	683a      	ldr	r2, [r7, #0]
 800aaa2:	4413      	add	r3, r2
 800aaa4:	881b      	ldrh	r3, [r3, #0]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d1c8      	bne.n	800aa3c <create_xdir+0x32>

	dirb[XDIR_NumName] = nc;	/* Set name length */
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	3323      	adds	r3, #35	@ 0x23
 800aaae:	7aba      	ldrb	r2, [r7, #10]
 800aab0:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_NumSec] = nb;		/* Set block length */
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	3301      	adds	r3, #1
 800aab6:	7afa      	ldrb	r2, [r7, #11]
 800aab8:	701a      	strb	r2, [r3, #0]
	st_word(dirb + XDIR_NameHash, xname_sum(lfn));	/* Set name hash */
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 800aac0:	6838      	ldr	r0, [r7, #0]
 800aac2:	f7ff fd92 	bl	800a5ea <xname_sum>
 800aac6:	4603      	mov	r3, r0
 800aac8:	4619      	mov	r1, r3
 800aaca:	4620      	mov	r0, r4
 800aacc:	f7fe f865 	bl	8008b9a <st_word>
}
 800aad0:	bf00      	nop
 800aad2:	3714      	adds	r7, #20
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd90      	pop	{r4, r7, pc}

0800aad8 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b086      	sub	sp, #24
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
 800aae0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800aae2:	2304      	movs	r3, #4
 800aae4:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800aaec:	23ff      	movs	r3, #255	@ 0xff
 800aaee:	757b      	strb	r3, [r7, #21]
 800aaf0:	23ff      	movs	r3, #255	@ 0xff
 800aaf2:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800aaf4:	e09f      	b.n	800ac36 <dir_read+0x15e>
		res = move_window(fs, dp->sect);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aafa:	4619      	mov	r1, r3
 800aafc:	6938      	ldr	r0, [r7, #16]
 800aafe:	f7fe fb49 	bl	8009194 <move_window>
 800ab02:	4603      	mov	r3, r0
 800ab04:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ab06:	7dfb      	ldrb	r3, [r7, #23]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	f040 809a 	bne.w	800ac42 <dir_read+0x16a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab12:	781b      	ldrb	r3, [r3, #0]
 800ab14:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800ab16:	7dbb      	ldrb	r3, [r7, #22]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d102      	bne.n	800ab22 <dir_read+0x4a>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800ab1c:	2304      	movs	r3, #4
 800ab1e:	75fb      	strb	r3, [r7, #23]
 800ab20:	e096      	b.n	800ac50 <dir_read+0x178>
		}
#if _FS_EXFAT
		if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800ab22:	693b      	ldr	r3, [r7, #16]
 800ab24:	781b      	ldrb	r3, [r3, #0]
 800ab26:	2b04      	cmp	r3, #4
 800ab28:	d118      	bne.n	800ab5c <dir_read+0x84>
			if (_USE_LABEL && vol) {
				if (c == 0x83) break;	/* Volume label entry? */
			} else {
				if (c == 0x85) {		/* Start of the file entry block? */
 800ab2a:	7dbb      	ldrb	r3, [r7, #22]
 800ab2c:	2b85      	cmp	r3, #133	@ 0x85
 800ab2e:	d179      	bne.n	800ac24 <dir_read+0x14c>
					dp->blk_ofs = dp->dptr;	/* Get location of the block */
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	64da      	str	r2, [r3, #76]	@ 0x4c
					res = load_xdir(dp);	/* Load the entry block */
 800ab38:	6878      	ldr	r0, [r7, #4]
 800ab3a:	f7ff fe17 	bl	800a76c <load_xdir>
 800ab3e:	4603      	mov	r3, r0
 800ab40:	75fb      	strb	r3, [r7, #23]
					if (res == FR_OK) {
 800ab42:	7dfb      	ldrb	r3, [r7, #23]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d17e      	bne.n	800ac46 <dir_read+0x16e>
						dp->obj.attr = fs->dirbuf[XDIR_Attr] & AM_MASK;	/* Get attribute */
 800ab48:	693b      	ldr	r3, [r7, #16]
 800ab4a:	691b      	ldr	r3, [r3, #16]
 800ab4c:	3304      	adds	r3, #4
 800ab4e:	781b      	ldrb	r3, [r3, #0]
 800ab50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ab54:	b2da      	uxtb	r2, r3
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	719a      	strb	r2, [r3, #6]
					}
					break;
 800ab5a:	e074      	b.n	800ac46 <dir_read+0x16e>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab60:	330b      	adds	r3, #11
 800ab62:	781b      	ldrb	r3, [r3, #0]
 800ab64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ab68:	73fb      	strb	r3, [r7, #15]
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	7bfa      	ldrb	r2, [r7, #15]
 800ab6e:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800ab70:	7dbb      	ldrb	r3, [r7, #22]
 800ab72:	2be5      	cmp	r3, #229	@ 0xe5
 800ab74:	d00e      	beq.n	800ab94 <dir_read+0xbc>
 800ab76:	7dbb      	ldrb	r3, [r7, #22]
 800ab78:	2b2e      	cmp	r3, #46	@ 0x2e
 800ab7a:	d00b      	beq.n	800ab94 <dir_read+0xbc>
 800ab7c:	7bfb      	ldrb	r3, [r7, #15]
 800ab7e:	f023 0320 	bic.w	r3, r3, #32
 800ab82:	2b08      	cmp	r3, #8
 800ab84:	bf0c      	ite	eq
 800ab86:	2301      	moveq	r3, #1
 800ab88:	2300      	movne	r3, #0
 800ab8a:	b2db      	uxtb	r3, r3
 800ab8c:	461a      	mov	r2, r3
 800ab8e:	683b      	ldr	r3, [r7, #0]
 800ab90:	4293      	cmp	r3, r2
 800ab92:	d002      	beq.n	800ab9a <dir_read+0xc2>
				ord = 0xFF;
 800ab94:	23ff      	movs	r3, #255	@ 0xff
 800ab96:	757b      	strb	r3, [r7, #21]
 800ab98:	e044      	b.n	800ac24 <dir_read+0x14c>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800ab9a:	7bfb      	ldrb	r3, [r7, #15]
 800ab9c:	2b0f      	cmp	r3, #15
 800ab9e:	d12f      	bne.n	800ac00 <dir_read+0x128>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800aba0:	7dbb      	ldrb	r3, [r7, #22]
 800aba2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d00d      	beq.n	800abc6 <dir_read+0xee>
						sum = dp->dir[LDIR_Chksum];
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abae:	7b5b      	ldrb	r3, [r3, #13]
 800abb0:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800abb2:	7dbb      	ldrb	r3, [r7, #22]
 800abb4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800abb8:	75bb      	strb	r3, [r7, #22]
 800abba:	7dbb      	ldrb	r3, [r7, #22]
 800abbc:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800abc6:	7dba      	ldrb	r2, [r7, #22]
 800abc8:	7d7b      	ldrb	r3, [r7, #21]
 800abca:	429a      	cmp	r2, r3
 800abcc:	d115      	bne.n	800abfa <dir_read+0x122>
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abd2:	330d      	adds	r3, #13
 800abd4:	781b      	ldrb	r3, [r3, #0]
 800abd6:	7d3a      	ldrb	r2, [r7, #20]
 800abd8:	429a      	cmp	r2, r3
 800abda:	d10e      	bne.n	800abfa <dir_read+0x122>
 800abdc:	693b      	ldr	r3, [r7, #16]
 800abde:	68da      	ldr	r2, [r3, #12]
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abe4:	4619      	mov	r1, r3
 800abe6:	4610      	mov	r0, r2
 800abe8:	f7ff fb3e 	bl	800a268 <pick_lfn>
 800abec:	4603      	mov	r3, r0
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d003      	beq.n	800abfa <dir_read+0x122>
 800abf2:	7d7b      	ldrb	r3, [r7, #21]
 800abf4:	3b01      	subs	r3, #1
 800abf6:	b2db      	uxtb	r3, r3
 800abf8:	e000      	b.n	800abfc <dir_read+0x124>
 800abfa:	23ff      	movs	r3, #255	@ 0xff
 800abfc:	757b      	strb	r3, [r7, #21]
 800abfe:	e011      	b.n	800ac24 <dir_read+0x14c>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800ac00:	7d7b      	ldrb	r3, [r7, #21]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d109      	bne.n	800ac1a <dir_read+0x142>
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	f7ff fc9c 	bl	800a548 <sum_sfn>
 800ac10:	4603      	mov	r3, r0
 800ac12:	461a      	mov	r2, r3
 800ac14:	7d3b      	ldrb	r3, [r7, #20]
 800ac16:	4293      	cmp	r3, r2
 800ac18:	d017      	beq.n	800ac4a <dir_read+0x172>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	f04f 32ff 	mov.w	r2, #4294967295
 800ac20:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					break;
 800ac22:	e012      	b.n	800ac4a <dir_read+0x172>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800ac24:	2100      	movs	r1, #0
 800ac26:	6878      	ldr	r0, [r7, #4]
 800ac28:	f7ff f93d 	bl	8009ea6 <dir_next>
 800ac2c:	4603      	mov	r3, r0
 800ac2e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ac30:	7dfb      	ldrb	r3, [r7, #23]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d10b      	bne.n	800ac4e <dir_read+0x176>
	while (dp->sect) {
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	f47f af5b 	bne.w	800aaf6 <dir_read+0x1e>
 800ac40:	e006      	b.n	800ac50 <dir_read+0x178>
		if (res != FR_OK) break;
 800ac42:	bf00      	nop
 800ac44:	e004      	b.n	800ac50 <dir_read+0x178>
					break;
 800ac46:	bf00      	nop
 800ac48:	e002      	b.n	800ac50 <dir_read+0x178>
					break;
 800ac4a:	bf00      	nop
 800ac4c:	e000      	b.n	800ac50 <dir_read+0x178>
		if (res != FR_OK) break;
 800ac4e:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800ac50:	7dfb      	ldrb	r3, [r7, #23]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d002      	beq.n	800ac5c <dir_read+0x184>
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	2200      	movs	r2, #0
 800ac5a:	639a      	str	r2, [r3, #56]	@ 0x38
	return res;
 800ac5c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac5e:	4618      	mov	r0, r3
 800ac60:	3718      	adds	r7, #24
 800ac62:	46bd      	mov	sp, r7
 800ac64:	bd80      	pop	{r7, pc}

0800ac66 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800ac66:	b590      	push	{r4, r7, lr}
 800ac68:	b089      	sub	sp, #36	@ 0x24
 800ac6a:	af00      	add	r7, sp, #0
 800ac6c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	60fb      	str	r3, [r7, #12]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800ac74:	2100      	movs	r1, #0
 800ac76:	6878      	ldr	r0, [r7, #4]
 800ac78:	f7ff f88f 	bl	8009d9a <dir_sdi>
 800ac7c:	4603      	mov	r3, r0
 800ac7e:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) return res;
 800ac80:	7ffb      	ldrb	r3, [r7, #31]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d001      	beq.n	800ac8a <dir_find+0x24>
 800ac86:	7ffb      	ldrb	r3, [r7, #31]
 800ac88:	e113      	b.n	800aeb2 <dir_find+0x24c>
#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	781b      	ldrb	r3, [r3, #0]
 800ac8e:	2b04      	cmp	r3, #4
 800ac90:	d165      	bne.n	800ad5e <dir_find+0xf8>
		BYTE nc;
		UINT di, ni;
		WORD hash = xname_sum(fs->lfnbuf);		/* Hash value of the name to find */
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	68db      	ldr	r3, [r3, #12]
 800ac96:	4618      	mov	r0, r3
 800ac98:	f7ff fca7 	bl	800a5ea <xname_sum>
 800ac9c:	4603      	mov	r3, r0
 800ac9e:	813b      	strh	r3, [r7, #8]

		while ((res = dir_read(dp, 0)) == FR_OK) {	/* Read an item */
 800aca0:	e050      	b.n	800ad44 <dir_find+0xde>
#if _MAX_LFN < 255
			if (fs->dirbuf[XDIR_NumName] > _MAX_LFN) continue;			/* Skip comparison if inaccessible object name */
#endif
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	691b      	ldr	r3, [r3, #16]
 800aca6:	3324      	adds	r3, #36	@ 0x24
 800aca8:	4618      	mov	r0, r3
 800acaa:	f7fd fe5f 	bl	800896c <ld_word>
 800acae:	4603      	mov	r3, r0
 800acb0:	461a      	mov	r2, r3
 800acb2:	893b      	ldrh	r3, [r7, #8]
 800acb4:	4293      	cmp	r3, r2
 800acb6:	d144      	bne.n	800ad42 <dir_find+0xdc>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	691b      	ldr	r3, [r3, #16]
 800acbc:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800acc0:	76fb      	strb	r3, [r7, #27]
 800acc2:	2340      	movs	r3, #64	@ 0x40
 800acc4:	617b      	str	r3, [r7, #20]
 800acc6:	2300      	movs	r3, #0
 800acc8:	613b      	str	r3, [r7, #16]
 800acca:	e029      	b.n	800ad20 <dir_find+0xba>
				if ((di % SZDIRE) == 0) di += 2;
 800accc:	697b      	ldr	r3, [r7, #20]
 800acce:	f003 031f 	and.w	r3, r3, #31
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d102      	bne.n	800acdc <dir_find+0x76>
 800acd6:	697b      	ldr	r3, [r7, #20]
 800acd8:	3302      	adds	r3, #2
 800acda:	617b      	str	r3, [r7, #20]
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	691a      	ldr	r2, [r3, #16]
 800ace0:	697b      	ldr	r3, [r7, #20]
 800ace2:	4413      	add	r3, r2
 800ace4:	4618      	mov	r0, r3
 800ace6:	f7fd fe41 	bl	800896c <ld_word>
 800acea:	4603      	mov	r3, r0
 800acec:	4618      	mov	r0, r3
 800acee:	f002 fc41 	bl	800d574 <ff_wtoupper>
 800acf2:	4603      	mov	r3, r0
 800acf4:	461c      	mov	r4, r3
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	68da      	ldr	r2, [r3, #12]
 800acfa:	693b      	ldr	r3, [r7, #16]
 800acfc:	005b      	lsls	r3, r3, #1
 800acfe:	4413      	add	r3, r2
 800ad00:	881b      	ldrh	r3, [r3, #0]
 800ad02:	4618      	mov	r0, r3
 800ad04:	f002 fc36 	bl	800d574 <ff_wtoupper>
 800ad08:	4603      	mov	r3, r0
 800ad0a:	429c      	cmp	r4, r3
 800ad0c:	d10c      	bne.n	800ad28 <dir_find+0xc2>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 800ad0e:	7efb      	ldrb	r3, [r7, #27]
 800ad10:	3b01      	subs	r3, #1
 800ad12:	76fb      	strb	r3, [r7, #27]
 800ad14:	697b      	ldr	r3, [r7, #20]
 800ad16:	3302      	adds	r3, #2
 800ad18:	617b      	str	r3, [r7, #20]
 800ad1a:	693b      	ldr	r3, [r7, #16]
 800ad1c:	3301      	adds	r3, #1
 800ad1e:	613b      	str	r3, [r7, #16]
 800ad20:	7efb      	ldrb	r3, [r7, #27]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d1d2      	bne.n	800accc <dir_find+0x66>
 800ad26:	e000      	b.n	800ad2a <dir_find+0xc4>
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800ad28:	bf00      	nop
			}
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 800ad2a:	7efb      	ldrb	r3, [r7, #27]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d109      	bne.n	800ad44 <dir_find+0xde>
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	68da      	ldr	r2, [r3, #12]
 800ad34:	693b      	ldr	r3, [r7, #16]
 800ad36:	005b      	lsls	r3, r3, #1
 800ad38:	4413      	add	r3, r2
 800ad3a:	881b      	ldrh	r3, [r3, #0]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d00b      	beq.n	800ad58 <dir_find+0xf2>
 800ad40:	e000      	b.n	800ad44 <dir_find+0xde>
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 800ad42:	bf00      	nop
		while ((res = dir_read(dp, 0)) == FR_OK) {	/* Read an item */
 800ad44:	2100      	movs	r1, #0
 800ad46:	6878      	ldr	r0, [r7, #4]
 800ad48:	f7ff fec6 	bl	800aad8 <dir_read>
 800ad4c:	4603      	mov	r3, r0
 800ad4e:	77fb      	strb	r3, [r7, #31]
 800ad50:	7ffb      	ldrb	r3, [r7, #31]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d0a5      	beq.n	800aca2 <dir_find+0x3c>
 800ad56:	e000      	b.n	800ad5a <dir_find+0xf4>
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 800ad58:	bf00      	nop
		}
		return res;
 800ad5a:	7ffb      	ldrb	r3, [r7, #31]
 800ad5c:	e0a9      	b.n	800aeb2 <dir_find+0x24c>
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ad5e:	23ff      	movs	r3, #255	@ 0xff
 800ad60:	773b      	strb	r3, [r7, #28]
 800ad62:	7f3b      	ldrb	r3, [r7, #28]
 800ad64:	777b      	strb	r3, [r7, #29]
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	f04f 32ff 	mov.w	r2, #4294967295
 800ad6c:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
	do {
		res = move_window(fs, dp->sect);
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad72:	4619      	mov	r1, r3
 800ad74:	68f8      	ldr	r0, [r7, #12]
 800ad76:	f7fe fa0d 	bl	8009194 <move_window>
 800ad7a:	4603      	mov	r3, r0
 800ad7c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) break;
 800ad7e:	7ffb      	ldrb	r3, [r7, #31]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	f040 8090 	bne.w	800aea6 <dir_find+0x240>
		c = dp->dir[DIR_Name];
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad8a:	781b      	ldrb	r3, [r3, #0]
 800ad8c:	77bb      	strb	r3, [r7, #30]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ad8e:	7fbb      	ldrb	r3, [r7, #30]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d102      	bne.n	800ad9a <dir_find+0x134>
 800ad94:	2304      	movs	r3, #4
 800ad96:	77fb      	strb	r3, [r7, #31]
 800ad98:	e08a      	b.n	800aeb0 <dir_find+0x24a>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad9e:	330b      	adds	r3, #11
 800ada0:	781b      	ldrb	r3, [r3, #0]
 800ada2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ada6:	72fb      	strb	r3, [r7, #11]
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	7afa      	ldrb	r2, [r7, #11]
 800adac:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800adae:	7fbb      	ldrb	r3, [r7, #30]
 800adb0:	2be5      	cmp	r3, #229	@ 0xe5
 800adb2:	d007      	beq.n	800adc4 <dir_find+0x15e>
 800adb4:	7afb      	ldrb	r3, [r7, #11]
 800adb6:	f003 0308 	and.w	r3, r3, #8
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d009      	beq.n	800add2 <dir_find+0x16c>
 800adbe:	7afb      	ldrb	r3, [r7, #11]
 800adc0:	2b0f      	cmp	r3, #15
 800adc2:	d006      	beq.n	800add2 <dir_find+0x16c>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800adc4:	23ff      	movs	r3, #255	@ 0xff
 800adc6:	777b      	strb	r3, [r7, #29]
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f04f 32ff 	mov.w	r2, #4294967295
 800adce:	64da      	str	r2, [r3, #76]	@ 0x4c
 800add0:	e05e      	b.n	800ae90 <dir_find+0x22a>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800add2:	7afb      	ldrb	r3, [r7, #11]
 800add4:	2b0f      	cmp	r3, #15
 800add6:	d136      	bne.n	800ae46 <dir_find+0x1e0>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800adde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d154      	bne.n	800ae90 <dir_find+0x22a>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800ade6:	7fbb      	ldrb	r3, [r7, #30]
 800ade8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800adec:	2b00      	cmp	r3, #0
 800adee:	d00d      	beq.n	800ae0c <dir_find+0x1a6>
						sum = dp->dir[LDIR_Chksum];
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adf4:	7b5b      	ldrb	r3, [r3, #13]
 800adf6:	773b      	strb	r3, [r7, #28]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800adf8:	7fbb      	ldrb	r3, [r7, #30]
 800adfa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800adfe:	77bb      	strb	r3, [r7, #30]
 800ae00:	7fbb      	ldrb	r3, [r7, #30]
 800ae02:	777b      	strb	r3, [r7, #29]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800ae0c:	7fba      	ldrb	r2, [r7, #30]
 800ae0e:	7f7b      	ldrb	r3, [r7, #29]
 800ae10:	429a      	cmp	r2, r3
 800ae12:	d115      	bne.n	800ae40 <dir_find+0x1da>
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae18:	330d      	adds	r3, #13
 800ae1a:	781b      	ldrb	r3, [r3, #0]
 800ae1c:	7f3a      	ldrb	r2, [r7, #28]
 800ae1e:	429a      	cmp	r2, r3
 800ae20:	d10e      	bne.n	800ae40 <dir_find+0x1da>
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	68da      	ldr	r2, [r3, #12]
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae2a:	4619      	mov	r1, r3
 800ae2c:	4610      	mov	r0, r2
 800ae2e:	f7ff f9ab 	bl	800a188 <cmp_lfn>
 800ae32:	4603      	mov	r3, r0
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d003      	beq.n	800ae40 <dir_find+0x1da>
 800ae38:	7f7b      	ldrb	r3, [r7, #29]
 800ae3a:	3b01      	subs	r3, #1
 800ae3c:	b2db      	uxtb	r3, r3
 800ae3e:	e000      	b.n	800ae42 <dir_find+0x1dc>
 800ae40:	23ff      	movs	r3, #255	@ 0xff
 800ae42:	777b      	strb	r3, [r7, #29]
 800ae44:	e024      	b.n	800ae90 <dir_find+0x22a>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800ae46:	7f7b      	ldrb	r3, [r7, #29]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d109      	bne.n	800ae60 <dir_find+0x1fa>
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae50:	4618      	mov	r0, r3
 800ae52:	f7ff fb79 	bl	800a548 <sum_sfn>
 800ae56:	4603      	mov	r3, r0
 800ae58:	461a      	mov	r2, r3
 800ae5a:	7f3b      	ldrb	r3, [r7, #28]
 800ae5c:	4293      	cmp	r3, r2
 800ae5e:	d024      	beq.n	800aeaa <dir_find+0x244>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800ae66:	f003 0301 	and.w	r3, r3, #1
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d10a      	bne.n	800ae84 <dir_find+0x21e>
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	3340      	adds	r3, #64	@ 0x40
 800ae76:	220b      	movs	r2, #11
 800ae78:	4619      	mov	r1, r3
 800ae7a:	f7fd ff99 	bl	8008db0 <mem_cmp>
 800ae7e:	4603      	mov	r3, r0
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d014      	beq.n	800aeae <dir_find+0x248>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ae84:	23ff      	movs	r3, #255	@ 0xff
 800ae86:	777b      	strb	r3, [r7, #29]
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	f04f 32ff 	mov.w	r2, #4294967295
 800ae8e:	64da      	str	r2, [r3, #76]	@ 0x4c
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800ae90:	2100      	movs	r1, #0
 800ae92:	6878      	ldr	r0, [r7, #4]
 800ae94:	f7ff f807 	bl	8009ea6 <dir_next>
 800ae98:	4603      	mov	r3, r0
 800ae9a:	77fb      	strb	r3, [r7, #31]
	} while (res == FR_OK);
 800ae9c:	7ffb      	ldrb	r3, [r7, #31]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	f43f af65 	beq.w	800ad6e <dir_find+0x108>
 800aea4:	e004      	b.n	800aeb0 <dir_find+0x24a>
		if (res != FR_OK) break;
 800aea6:	bf00      	nop
 800aea8:	e002      	b.n	800aeb0 <dir_find+0x24a>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800aeaa:	bf00      	nop
 800aeac:	e000      	b.n	800aeb0 <dir_find+0x24a>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800aeae:	bf00      	nop

	return res;
 800aeb0:	7ffb      	ldrb	r3, [r7, #31]
}
 800aeb2:	4618      	mov	r0, r3
 800aeb4:	3724      	adds	r7, #36	@ 0x24
 800aeb6:	46bd      	mov	sp, r7
 800aeb8:	bd90      	pop	{r4, r7, pc}
	...

0800aebc <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800aebc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800aec0:	b0a0      	sub	sp, #128	@ 0x80
 800aec2:	af00      	add	r7, sp, #0
 800aec4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	66fb      	str	r3, [r7, #108]	@ 0x6c
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800aed2:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d001      	beq.n	800aede <dir_register+0x22>
 800aeda:	2306      	movs	r3, #6
 800aedc:	e18e      	b.n	800b1fc <dir_register+0x340>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800aede:	2300      	movs	r3, #0
 800aee0:	677b      	str	r3, [r7, #116]	@ 0x74
 800aee2:	e002      	b.n	800aeea <dir_register+0x2e>
 800aee4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aee6:	3301      	adds	r3, #1
 800aee8:	677b      	str	r3, [r7, #116]	@ 0x74
 800aeea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aeec:	68da      	ldr	r2, [r3, #12]
 800aeee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aef0:	005b      	lsls	r3, r3, #1
 800aef2:	4413      	add	r3, r2
 800aef4:	881b      	ldrh	r3, [r3, #0]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d1f4      	bne.n	800aee4 <dir_register+0x28>

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800aefa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aefc:	781b      	ldrb	r3, [r3, #0]
 800aefe:	2b04      	cmp	r3, #4
 800af00:	f040 809f 	bne.w	800b042 <dir_register+0x186>
		DIR dj;

		nent = (nlen + 14) / 15 + 2;	/* Number of entries to allocate (85+C0+C1s) */
 800af04:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800af06:	330e      	adds	r3, #14
 800af08:	4aa2      	ldr	r2, [pc, #648]	@ (800b194 <dir_register+0x2d8>)
 800af0a:	fba2 2303 	umull	r2, r3, r2, r3
 800af0e:	08db      	lsrs	r3, r3, #3
 800af10:	3302      	adds	r3, #2
 800af12:	673b      	str	r3, [r7, #112]	@ 0x70
		res = dir_alloc(dp, nent);		/* Allocate entries */
 800af14:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800af16:	6878      	ldr	r0, [r7, #4]
 800af18:	f7ff f89a 	bl	800a050 <dir_alloc>
 800af1c:	4603      	mov	r3, r0
 800af1e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res != FR_OK) return res;
 800af22:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800af26:	2b00      	cmp	r3, #0
 800af28:	d002      	beq.n	800af30 <dir_register+0x74>
 800af2a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800af2e:	e165      	b.n	800b1fc <dir_register+0x340>
		dp->blk_ofs = dp->dptr - SZDIRE * (nent - 1);	/* Set the allocated entry block offset */
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800af34:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800af36:	3b01      	subs	r3, #1
 800af38:	015b      	lsls	r3, r3, #5
 800af3a:	1ad2      	subs	r2, r2, r3
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	64da      	str	r2, [r3, #76]	@ 0x4c

		if (dp->obj.sclust != 0 && (dp->obj.stat & 4)) {	/* Has the sub-directory been stretched? */
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	689b      	ldr	r3, [r3, #8]
 800af44:	2b00      	cmp	r3, #0
 800af46:	d072      	beq.n	800b02e <dir_register+0x172>
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	79db      	ldrb	r3, [r3, #7]
 800af4c:	f003 0304 	and.w	r3, r3, #4
 800af50:	2b00      	cmp	r3, #0
 800af52:	d06c      	beq.n	800b02e <dir_register+0x172>
			dp->obj.objsize += (DWORD)fs->csize * SS(fs);	/* Increase the directory size by cluster size */
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800af5a:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800af5c:	8949      	ldrh	r1, [r1, #10]
 800af5e:	0249      	lsls	r1, r1, #9
 800af60:	2000      	movs	r0, #0
 800af62:	460c      	mov	r4, r1
 800af64:	4605      	mov	r5, r0
 800af66:	eb12 0804 	adds.w	r8, r2, r4
 800af6a:	eb43 0905 	adc.w	r9, r3, r5
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	e9c3 8904 	strd	r8, r9, [r3, #16]
			res = fill_first_frag(&dp->obj);				/* Fill first fragment on the FAT if needed */
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	4618      	mov	r0, r3
 800af78:	f7fe fcb6 	bl	80098e8 <fill_first_frag>
 800af7c:	4603      	mov	r3, r0
 800af7e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800af82:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800af86:	2b00      	cmp	r3, #0
 800af88:	d002      	beq.n	800af90 <dir_register+0xd4>
 800af8a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800af8e:	e135      	b.n	800b1fc <dir_register+0x340>
			res = fill_last_frag(&dp->obj, dp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 800af90:	6878      	ldr	r0, [r7, #4]
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af96:	f04f 32ff 	mov.w	r2, #4294967295
 800af9a:	4619      	mov	r1, r3
 800af9c:	f7fe fcd3 	bl	8009946 <fill_last_frag>
 800afa0:	4603      	mov	r3, r0
 800afa2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800afa6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d002      	beq.n	800afb4 <dir_register+0xf8>
 800afae:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800afb2:	e123      	b.n	800b1fc <dir_register+0x340>
			res = load_obj_dir(&dj, &dp->obj);				/* Load the object status */
 800afb4:	687a      	ldr	r2, [r7, #4]
 800afb6:	f107 0308 	add.w	r3, r7, #8
 800afba:	4611      	mov	r1, r2
 800afbc:	4618      	mov	r0, r3
 800afbe:	f7ff fc93 	bl	800a8e8 <load_obj_dir>
 800afc2:	4603      	mov	r3, r0
 800afc4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800afc8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d002      	beq.n	800afd6 <dir_register+0x11a>
 800afd0:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800afd4:	e112      	b.n	800b1fc <dir_register+0x340>
			st_qword(fs->dirbuf + XDIR_FileSize, dp->obj.objsize);		/* Update the allocation status */
 800afd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800afd8:	691b      	ldr	r3, [r3, #16]
 800afda:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800afe4:	4608      	mov	r0, r1
 800afe6:	f7fd fe1f 	bl	8008c28 <st_qword>
			st_qword(fs->dirbuf + XDIR_ValidFileSize, dp->obj.objsize);
 800afea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800afec:	691b      	ldr	r3, [r3, #16]
 800afee:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800aff8:	4608      	mov	r0, r1
 800affa:	f7fd fe15 	bl	8008c28 <st_qword>
			fs->dirbuf[XDIR_GenFlags] = dp->obj.stat | 1;
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	79da      	ldrb	r2, [r3, #7]
 800b002:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b004:	691b      	ldr	r3, [r3, #16]
 800b006:	3321      	adds	r3, #33	@ 0x21
 800b008:	f042 0201 	orr.w	r2, r2, #1
 800b00c:	b2d2      	uxtb	r2, r2
 800b00e:	701a      	strb	r2, [r3, #0]
			res = store_xdir(&dj);							/* Store the object status */
 800b010:	f107 0308 	add.w	r3, r7, #8
 800b014:	4618      	mov	r0, r3
 800b016:	f7ff fc9d 	bl	800a954 <store_xdir>
 800b01a:	4603      	mov	r3, r0
 800b01c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800b020:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b024:	2b00      	cmp	r3, #0
 800b026:	d002      	beq.n	800b02e <dir_register+0x172>
 800b028:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b02c:	e0e6      	b.n	800b1fc <dir_register+0x340>
		}

		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
 800b02e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b030:	691a      	ldr	r2, [r3, #16]
 800b032:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b034:	68db      	ldr	r3, [r3, #12]
 800b036:	4619      	mov	r1, r3
 800b038:	4610      	mov	r0, r2
 800b03a:	f7ff fce6 	bl	800aa0a <create_xdir>
		return FR_OK;
 800b03e:	2300      	movs	r3, #0
 800b040:	e0dc      	b.n	800b1fc <dir_register+0x340>
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800b048:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800b04c:	220c      	movs	r2, #12
 800b04e:	4618      	mov	r0, r3
 800b050:	f7fd fe72 	bl	8008d38 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800b054:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b058:	f003 0301 	and.w	r3, r3, #1
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d033      	beq.n	800b0c8 <dir_register+0x20c>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	2240      	movs	r2, #64	@ 0x40
 800b064:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
		for (n = 1; n < 100; n++) {
 800b068:	2301      	movs	r3, #1
 800b06a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b06c:	e016      	b.n	800b09c <dir_register+0x1e0>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	f103 0040 	add.w	r0, r3, #64	@ 0x40
 800b074:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b076:	68da      	ldr	r2, [r3, #12]
 800b078:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 800b07c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b07e:	f7ff f9bf 	bl	800a400 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800b082:	6878      	ldr	r0, [r7, #4]
 800b084:	f7ff fdef 	bl	800ac66 <dir_find>
 800b088:	4603      	mov	r3, r0
 800b08a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) break;
 800b08e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b092:	2b00      	cmp	r3, #0
 800b094:	d106      	bne.n	800b0a4 <dir_register+0x1e8>
		for (n = 1; n < 100; n++) {
 800b096:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b098:	3301      	adds	r3, #1
 800b09a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b09c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b09e:	2b63      	cmp	r3, #99	@ 0x63
 800b0a0:	d9e5      	bls.n	800b06e <dir_register+0x1b2>
 800b0a2:	e000      	b.n	800b0a6 <dir_register+0x1ea>
			if (res != FR_OK) break;
 800b0a4:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800b0a6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b0a8:	2b64      	cmp	r3, #100	@ 0x64
 800b0aa:	d101      	bne.n	800b0b0 <dir_register+0x1f4>
 800b0ac:	2307      	movs	r3, #7
 800b0ae:	e0a5      	b.n	800b1fc <dir_register+0x340>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800b0b0:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b0b4:	2b04      	cmp	r3, #4
 800b0b6:	d002      	beq.n	800b0be <dir_register+0x202>
 800b0b8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b0bc:	e09e      	b.n	800b1fc <dir_register+0x340>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800b0be:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800b0c8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b0cc:	f003 0302 	and.w	r3, r3, #2
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d007      	beq.n	800b0e4 <dir_register+0x228>
 800b0d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b0d6:	330c      	adds	r3, #12
 800b0d8:	4a2f      	ldr	r2, [pc, #188]	@ (800b198 <dir_register+0x2dc>)
 800b0da:	fba2 2303 	umull	r2, r3, r2, r3
 800b0de:	089b      	lsrs	r3, r3, #2
 800b0e0:	3301      	adds	r3, #1
 800b0e2:	e000      	b.n	800b0e6 <dir_register+0x22a>
 800b0e4:	2301      	movs	r3, #1
 800b0e6:	673b      	str	r3, [r7, #112]	@ 0x70
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800b0e8:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800b0ea:	6878      	ldr	r0, [r7, #4]
 800b0ec:	f7fe ffb0 	bl	800a050 <dir_alloc>
 800b0f0:	4603      	mov	r3, r0
 800b0f2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800b0f6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d14f      	bne.n	800b19e <dir_register+0x2e2>
 800b0fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b100:	3b01      	subs	r3, #1
 800b102:	673b      	str	r3, [r7, #112]	@ 0x70
 800b104:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b106:	2b00      	cmp	r3, #0
 800b108:	d049      	beq.n	800b19e <dir_register+0x2e2>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b10e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b110:	015b      	lsls	r3, r3, #5
 800b112:	1ad3      	subs	r3, r2, r3
 800b114:	4619      	mov	r1, r3
 800b116:	6878      	ldr	r0, [r7, #4]
 800b118:	f7fe fe3f 	bl	8009d9a <dir_sdi>
 800b11c:	4603      	mov	r3, r0
 800b11e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res == FR_OK) {
 800b122:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b126:	2b00      	cmp	r3, #0
 800b128:	d139      	bne.n	800b19e <dir_register+0x2e2>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	3340      	adds	r3, #64	@ 0x40
 800b12e:	4618      	mov	r0, r3
 800b130:	f7ff fa0a 	bl	800a548 <sum_sfn>
 800b134:	4603      	mov	r3, r0
 800b136:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b13e:	4619      	mov	r1, r3
 800b140:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b142:	f7fe f827 	bl	8009194 <move_window>
 800b146:	4603      	mov	r3, r0
 800b148:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
				if (res != FR_OK) break;
 800b14c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b150:	2b00      	cmp	r3, #0
 800b152:	d123      	bne.n	800b19c <dir_register+0x2e0>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800b154:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b156:	68d8      	ldr	r0, [r3, #12]
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800b15c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b15e:	b2da      	uxtb	r2, r3
 800b160:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800b164:	f7ff f8e4 	bl	800a330 <put_lfn>
				fs->wflag = 1;
 800b168:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b16a:	2201      	movs	r2, #1
 800b16c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800b16e:	2100      	movs	r1, #0
 800b170:	6878      	ldr	r0, [r7, #4]
 800b172:	f7fe fe98 	bl	8009ea6 <dir_next>
 800b176:	4603      	mov	r3, r0
 800b178:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			} while (res == FR_OK && --nent);
 800b17c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b180:	2b00      	cmp	r3, #0
 800b182:	d10c      	bne.n	800b19e <dir_register+0x2e2>
 800b184:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b186:	3b01      	subs	r3, #1
 800b188:	673b      	str	r3, [r7, #112]	@ 0x70
 800b18a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d1d4      	bne.n	800b13a <dir_register+0x27e>
 800b190:	e005      	b.n	800b19e <dir_register+0x2e2>
 800b192:	bf00      	nop
 800b194:	88888889 	.word	0x88888889
 800b198:	4ec4ec4f 	.word	0x4ec4ec4f
				if (res != FR_OK) break;
 800b19c:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800b19e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d128      	bne.n	800b1f8 <dir_register+0x33c>
		res = move_window(fs, dp->sect);
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1aa:	4619      	mov	r1, r3
 800b1ac:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b1ae:	f7fd fff1 	bl	8009194 <move_window>
 800b1b2:	4603      	mov	r3, r0
 800b1b4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res == FR_OK) {
 800b1b8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d11b      	bne.n	800b1f8 <dir_register+0x33c>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b1c4:	2220      	movs	r2, #32
 800b1c6:	2100      	movs	r1, #0
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	f7fd fdd6 	bl	8008d7a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	3340      	adds	r3, #64	@ 0x40
 800b1d6:	220b      	movs	r2, #11
 800b1d8:	4619      	mov	r1, r3
 800b1da:	f7fd fdad 	bl	8008d38 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	f893 204b 	ldrb.w	r2, [r3, #75]	@ 0x4b
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b1e8:	330c      	adds	r3, #12
 800b1ea:	f002 0218 	and.w	r2, r2, #24
 800b1ee:	b2d2      	uxtb	r2, r2
 800b1f0:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800b1f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b1f4:	2201      	movs	r2, #1
 800b1f6:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800b1f8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	3780      	adds	r7, #128	@ 0x80
 800b200:	46bd      	mov	sp, r7
 800b202:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800b206:	bf00      	nop

0800b208 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800b208:	b5b0      	push	{r4, r5, r7, lr}
 800b20a:	b088      	sub	sp, #32
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	6078      	str	r0, [r7, #4]
 800b210:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	2200      	movs	r2, #0
 800b21c:	769a      	strb	r2, [r3, #26]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b222:	2b00      	cmp	r3, #0
 800b224:	f000 80e7 	beq.w	800b3f6 <get_fileinfo+0x1ee>

#if _USE_LFN != 0	/* LFN configuration */
#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800b228:	693b      	ldr	r3, [r7, #16]
 800b22a:	781b      	ldrb	r3, [r3, #0]
 800b22c:	2b04      	cmp	r3, #4
 800b22e:	d106      	bne.n	800b23e <get_fileinfo+0x36>
		get_xdir_info(fs->dirbuf, fno);
 800b230:	693b      	ldr	r3, [r7, #16]
 800b232:	691b      	ldr	r3, [r3, #16]
 800b234:	6839      	ldr	r1, [r7, #0]
 800b236:	4618      	mov	r0, r3
 800b238:	f7ff fa07 	bl	800a64a <get_xdir_info>
		return;
 800b23c:	e0dc      	b.n	800b3f8 <get_fileinfo+0x1f0>
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b242:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b246:	d040      	beq.n	800b2ca <get_fileinfo+0xc2>
			i = j = 0;
 800b248:	2300      	movs	r3, #0
 800b24a:	61bb      	str	r3, [r7, #24]
 800b24c:	69bb      	ldr	r3, [r7, #24]
 800b24e:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800b250:	e029      	b.n	800b2a6 <get_fileinfo+0x9e>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800b252:	89fb      	ldrh	r3, [r7, #14]
 800b254:	2100      	movs	r1, #0
 800b256:	4618      	mov	r0, r3
 800b258:	f002 f92e 	bl	800d4b8 <ff_convert>
 800b25c:	4603      	mov	r3, r0
 800b25e:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800b260:	89fb      	ldrh	r3, [r7, #14]
 800b262:	2b00      	cmp	r3, #0
 800b264:	d102      	bne.n	800b26c <get_fileinfo+0x64>
 800b266:	2300      	movs	r3, #0
 800b268:	61fb      	str	r3, [r7, #28]
 800b26a:	e028      	b.n	800b2be <get_fileinfo+0xb6>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
 800b26c:	89fb      	ldrh	r3, [r7, #14]
 800b26e:	2bff      	cmp	r3, #255	@ 0xff
 800b270:	d90a      	bls.n	800b288 <get_fileinfo+0x80>
					fno->fname[i++] = (char)(w >> 8);
 800b272:	89fb      	ldrh	r3, [r7, #14]
 800b274:	0a1b      	lsrs	r3, r3, #8
 800b276:	b299      	uxth	r1, r3
 800b278:	69fb      	ldr	r3, [r7, #28]
 800b27a:	1c5a      	adds	r2, r3, #1
 800b27c:	61fa      	str	r2, [r7, #28]
 800b27e:	b2c9      	uxtb	r1, r1
 800b280:	683a      	ldr	r2, [r7, #0]
 800b282:	4413      	add	r3, r2
 800b284:	460a      	mov	r2, r1
 800b286:	769a      	strb	r2, [r3, #26]
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800b288:	69fb      	ldr	r3, [r7, #28]
 800b28a:	2bfe      	cmp	r3, #254	@ 0xfe
 800b28c:	d902      	bls.n	800b294 <get_fileinfo+0x8c>
 800b28e:	2300      	movs	r3, #0
 800b290:	61fb      	str	r3, [r7, #28]
 800b292:	e014      	b.n	800b2be <get_fileinfo+0xb6>
				fno->fname[i++] = (TCHAR)w;
 800b294:	69fb      	ldr	r3, [r7, #28]
 800b296:	1c5a      	adds	r2, r3, #1
 800b298:	61fa      	str	r2, [r7, #28]
 800b29a:	89fa      	ldrh	r2, [r7, #14]
 800b29c:	b2d1      	uxtb	r1, r2
 800b29e:	683a      	ldr	r2, [r7, #0]
 800b2a0:	4413      	add	r3, r2
 800b2a2:	460a      	mov	r2, r1
 800b2a4:	769a      	strb	r2, [r3, #26]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800b2a6:	693b      	ldr	r3, [r7, #16]
 800b2a8:	68da      	ldr	r2, [r3, #12]
 800b2aa:	69bb      	ldr	r3, [r7, #24]
 800b2ac:	1c59      	adds	r1, r3, #1
 800b2ae:	61b9      	str	r1, [r7, #24]
 800b2b0:	005b      	lsls	r3, r3, #1
 800b2b2:	4413      	add	r3, r2
 800b2b4:	881b      	ldrh	r3, [r3, #0]
 800b2b6:	81fb      	strh	r3, [r7, #14]
 800b2b8:	89fb      	ldrh	r3, [r7, #14]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d1c9      	bne.n	800b252 <get_fileinfo+0x4a>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800b2be:	683a      	ldr	r2, [r7, #0]
 800b2c0:	69fb      	ldr	r3, [r7, #28]
 800b2c2:	4413      	add	r3, r2
 800b2c4:	331a      	adds	r3, #26
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	61bb      	str	r3, [r7, #24]
 800b2ce:	69bb      	ldr	r3, [r7, #24]
 800b2d0:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800b2d2:	683a      	ldr	r2, [r7, #0]
 800b2d4:	69fb      	ldr	r3, [r7, #28]
 800b2d6:	4413      	add	r3, r2
 800b2d8:	331a      	adds	r3, #26
 800b2da:	781b      	ldrb	r3, [r3, #0]
 800b2dc:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800b2de:	e04d      	b.n	800b37c <get_fileinfo+0x174>
		c = (TCHAR)dp->dir[i++];
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b2e4:	69fb      	ldr	r3, [r7, #28]
 800b2e6:	1c59      	adds	r1, r3, #1
 800b2e8:	61f9      	str	r1, [r7, #28]
 800b2ea:	4413      	add	r3, r2
 800b2ec:	781b      	ldrb	r3, [r3, #0]
 800b2ee:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800b2f0:	7dfb      	ldrb	r3, [r7, #23]
 800b2f2:	2b20      	cmp	r3, #32
 800b2f4:	d041      	beq.n	800b37a <get_fileinfo+0x172>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800b2f6:	7dfb      	ldrb	r3, [r7, #23]
 800b2f8:	2b05      	cmp	r3, #5
 800b2fa:	d101      	bne.n	800b300 <get_fileinfo+0xf8>
 800b2fc:	23e5      	movs	r3, #229	@ 0xe5
 800b2fe:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800b300:	69fb      	ldr	r3, [r7, #28]
 800b302:	2b09      	cmp	r3, #9
 800b304:	d10f      	bne.n	800b326 <get_fileinfo+0x11e>
			if (!lfv) fno->fname[j] = '.';
 800b306:	89bb      	ldrh	r3, [r7, #12]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d105      	bne.n	800b318 <get_fileinfo+0x110>
 800b30c:	683a      	ldr	r2, [r7, #0]
 800b30e:	69bb      	ldr	r3, [r7, #24]
 800b310:	4413      	add	r3, r2
 800b312:	331a      	adds	r3, #26
 800b314:	222e      	movs	r2, #46	@ 0x2e
 800b316:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800b318:	69bb      	ldr	r3, [r7, #24]
 800b31a:	1c5a      	adds	r2, r3, #1
 800b31c:	61ba      	str	r2, [r7, #24]
 800b31e:	683a      	ldr	r2, [r7, #0]
 800b320:	4413      	add	r3, r2
 800b322:	222e      	movs	r2, #46	@ 0x2e
 800b324:	735a      	strb	r2, [r3, #13]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800b326:	683a      	ldr	r2, [r7, #0]
 800b328:	69bb      	ldr	r3, [r7, #24]
 800b32a:	4413      	add	r3, r2
 800b32c:	330d      	adds	r3, #13
 800b32e:	7dfa      	ldrb	r2, [r7, #23]
 800b330:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800b332:	89bb      	ldrh	r3, [r7, #12]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d11c      	bne.n	800b372 <get_fileinfo+0x16a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800b338:	7dfb      	ldrb	r3, [r7, #23]
 800b33a:	2b40      	cmp	r3, #64	@ 0x40
 800b33c:	d913      	bls.n	800b366 <get_fileinfo+0x15e>
 800b33e:	7dfb      	ldrb	r3, [r7, #23]
 800b340:	2b5a      	cmp	r3, #90	@ 0x5a
 800b342:	d810      	bhi.n	800b366 <get_fileinfo+0x15e>
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b348:	330c      	adds	r3, #12
 800b34a:	781b      	ldrb	r3, [r3, #0]
 800b34c:	461a      	mov	r2, r3
 800b34e:	69fb      	ldr	r3, [r7, #28]
 800b350:	2b08      	cmp	r3, #8
 800b352:	d901      	bls.n	800b358 <get_fileinfo+0x150>
 800b354:	2310      	movs	r3, #16
 800b356:	e000      	b.n	800b35a <get_fileinfo+0x152>
 800b358:	2308      	movs	r3, #8
 800b35a:	4013      	ands	r3, r2
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d002      	beq.n	800b366 <get_fileinfo+0x15e>
				c += 0x20;			/* To lower */
 800b360:	7dfb      	ldrb	r3, [r7, #23]
 800b362:	3320      	adds	r3, #32
 800b364:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800b366:	683a      	ldr	r2, [r7, #0]
 800b368:	69bb      	ldr	r3, [r7, #24]
 800b36a:	4413      	add	r3, r2
 800b36c:	331a      	adds	r3, #26
 800b36e:	7dfa      	ldrb	r2, [r7, #23]
 800b370:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800b372:	69bb      	ldr	r3, [r7, #24]
 800b374:	3301      	adds	r3, #1
 800b376:	61bb      	str	r3, [r7, #24]
 800b378:	e000      	b.n	800b37c <get_fileinfo+0x174>
		if (c == ' ') continue;				/* Skip padding spaces */
 800b37a:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 800b37c:	69fb      	ldr	r3, [r7, #28]
 800b37e:	2b0a      	cmp	r3, #10
 800b380:	d9ae      	bls.n	800b2e0 <get_fileinfo+0xd8>
	}
	if (!lfv) {
 800b382:	89bb      	ldrh	r3, [r7, #12]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d10d      	bne.n	800b3a4 <get_fileinfo+0x19c>
		fno->fname[j] = 0;
 800b388:	683a      	ldr	r2, [r7, #0]
 800b38a:	69bb      	ldr	r3, [r7, #24]
 800b38c:	4413      	add	r3, r2
 800b38e:	331a      	adds	r3, #26
 800b390:	2200      	movs	r2, #0
 800b392:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b398:	330c      	adds	r3, #12
 800b39a:	781b      	ldrb	r3, [r3, #0]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d101      	bne.n	800b3a4 <get_fileinfo+0x19c>
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800b3a4:	683a      	ldr	r2, [r7, #0]
 800b3a6:	69bb      	ldr	r3, [r7, #24]
 800b3a8:	4413      	add	r3, r2
 800b3aa:	330d      	adds	r3, #13
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b3b4:	7ada      	ldrb	r2, [r3, #11]
 800b3b6:	683b      	ldr	r3, [r7, #0]
 800b3b8:	731a      	strb	r2, [r3, #12]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b3be:	331c      	adds	r3, #28
 800b3c0:	4618      	mov	r0, r3
 800b3c2:	f7fd faec 	bl	800899e <ld_dword>
 800b3c6:	4603      	mov	r3, r0
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	461c      	mov	r4, r3
 800b3cc:	4615      	mov	r5, r2
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	e9c3 4500 	strd	r4, r5, [r3]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b3d8:	3316      	adds	r3, #22
 800b3da:	4618      	mov	r0, r3
 800b3dc:	f7fd fadf 	bl	800899e <ld_dword>
 800b3e0:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800b3e2:	68bb      	ldr	r3, [r7, #8]
 800b3e4:	b29a      	uxth	r2, r3
 800b3e6:	683b      	ldr	r3, [r7, #0]
 800b3e8:	815a      	strh	r2, [r3, #10]
 800b3ea:	68bb      	ldr	r3, [r7, #8]
 800b3ec:	0c1b      	lsrs	r3, r3, #16
 800b3ee:	b29a      	uxth	r2, r3
 800b3f0:	683b      	ldr	r3, [r7, #0]
 800b3f2:	811a      	strh	r2, [r3, #8]
 800b3f4:	e000      	b.n	800b3f8 <get_fileinfo+0x1f0>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800b3f6:	bf00      	nop
}
 800b3f8:	3720      	adds	r7, #32
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800b400 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800b400:	b580      	push	{r7, lr}
 800b402:	b08a      	sub	sp, #40	@ 0x28
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
 800b408:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800b40a:	683b      	ldr	r3, [r7, #0]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	613b      	str	r3, [r7, #16]
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	68db      	ldr	r3, [r3, #12]
 800b416:	60fb      	str	r3, [r7, #12]
 800b418:	2300      	movs	r3, #0
 800b41a:	617b      	str	r3, [r7, #20]
 800b41c:	697b      	ldr	r3, [r7, #20]
 800b41e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800b420:	69bb      	ldr	r3, [r7, #24]
 800b422:	1c5a      	adds	r2, r3, #1
 800b424:	61ba      	str	r2, [r7, #24]
 800b426:	693a      	ldr	r2, [r7, #16]
 800b428:	4413      	add	r3, r2
 800b42a:	781b      	ldrb	r3, [r3, #0]
 800b42c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800b42e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b430:	2b1f      	cmp	r3, #31
 800b432:	d96a      	bls.n	800b50a <create_name+0x10a>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800b434:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b436:	2b2f      	cmp	r3, #47	@ 0x2f
 800b438:	d006      	beq.n	800b448 <create_name+0x48>
 800b43a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b43c:	2b5c      	cmp	r3, #92	@ 0x5c
 800b43e:	d110      	bne.n	800b462 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800b440:	e002      	b.n	800b448 <create_name+0x48>
 800b442:	69bb      	ldr	r3, [r7, #24]
 800b444:	3301      	adds	r3, #1
 800b446:	61bb      	str	r3, [r7, #24]
 800b448:	693a      	ldr	r2, [r7, #16]
 800b44a:	69bb      	ldr	r3, [r7, #24]
 800b44c:	4413      	add	r3, r2
 800b44e:	781b      	ldrb	r3, [r3, #0]
 800b450:	2b2f      	cmp	r3, #47	@ 0x2f
 800b452:	d0f6      	beq.n	800b442 <create_name+0x42>
 800b454:	693a      	ldr	r2, [r7, #16]
 800b456:	69bb      	ldr	r3, [r7, #24]
 800b458:	4413      	add	r3, r2
 800b45a:	781b      	ldrb	r3, [r3, #0]
 800b45c:	2b5c      	cmp	r3, #92	@ 0x5c
 800b45e:	d0f0      	beq.n	800b442 <create_name+0x42>
			break;
 800b460:	e054      	b.n	800b50c <create_name+0x10c>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800b462:	697b      	ldr	r3, [r7, #20]
 800b464:	2bfe      	cmp	r3, #254	@ 0xfe
 800b466:	d901      	bls.n	800b46c <create_name+0x6c>
 800b468:	2306      	movs	r3, #6
 800b46a:	e1bf      	b.n	800b7ec <create_name+0x3ec>
#if !_LFN_UNICODE
		w &= 0xFF;
 800b46c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b46e:	b2db      	uxtb	r3, r3
 800b470:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
 800b472:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b474:	b2db      	uxtb	r3, r3
 800b476:	2b80      	cmp	r3, #128	@ 0x80
 800b478:	d925      	bls.n	800b4c6 <create_name+0xc6>
 800b47a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b47c:	b2db      	uxtb	r3, r3
 800b47e:	2bff      	cmp	r3, #255	@ 0xff
 800b480:	d021      	beq.n	800b4c6 <create_name+0xc6>
			b = (BYTE)p[si++];			/* Get 2nd byte */
 800b482:	69bb      	ldr	r3, [r7, #24]
 800b484:	1c5a      	adds	r2, r3, #1
 800b486:	61ba      	str	r2, [r7, #24]
 800b488:	693a      	ldr	r2, [r7, #16]
 800b48a:	4413      	add	r3, r2
 800b48c:	781b      	ldrb	r3, [r3, #0]
 800b48e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			w = (w << 8) + b;			/* Create a DBC */
 800b492:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b494:	021b      	lsls	r3, r3, #8
 800b496:	b29a      	uxth	r2, r3
 800b498:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b49c:	b29b      	uxth	r3, r3
 800b49e:	4413      	add	r3, r2
 800b4a0:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
 800b4a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b4a6:	2b3f      	cmp	r3, #63	@ 0x3f
 800b4a8:	d903      	bls.n	800b4b2 <create_name+0xb2>
 800b4aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b4ae:	2b7e      	cmp	r3, #126	@ 0x7e
 800b4b0:	d909      	bls.n	800b4c6 <create_name+0xc6>
 800b4b2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	da03      	bge.n	800b4c2 <create_name+0xc2>
 800b4ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b4be:	2bff      	cmp	r3, #255	@ 0xff
 800b4c0:	d101      	bne.n	800b4c6 <create_name+0xc6>
 800b4c2:	2306      	movs	r3, #6
 800b4c4:	e192      	b.n	800b7ec <create_name+0x3ec>
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800b4c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b4c8:	2101      	movs	r1, #1
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	f001 fff4 	bl	800d4b8 <ff_convert>
 800b4d0:	4603      	mov	r3, r0
 800b4d2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800b4d4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d101      	bne.n	800b4de <create_name+0xde>
 800b4da:	2306      	movs	r3, #6
 800b4dc:	e186      	b.n	800b7ec <create_name+0x3ec>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800b4de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b4e0:	2b7f      	cmp	r3, #127	@ 0x7f
 800b4e2:	d809      	bhi.n	800b4f8 <create_name+0xf8>
 800b4e4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b4e6:	4619      	mov	r1, r3
 800b4e8:	489a      	ldr	r0, [pc, #616]	@ (800b754 <create_name+0x354>)
 800b4ea:	f7fd fc88 	bl	8008dfe <chk_chr>
 800b4ee:	4603      	mov	r3, r0
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d001      	beq.n	800b4f8 <create_name+0xf8>
 800b4f4:	2306      	movs	r3, #6
 800b4f6:	e179      	b.n	800b7ec <create_name+0x3ec>
		lfn[di++] = w;					/* Store the Unicode character */
 800b4f8:	697b      	ldr	r3, [r7, #20]
 800b4fa:	1c5a      	adds	r2, r3, #1
 800b4fc:	617a      	str	r2, [r7, #20]
 800b4fe:	005b      	lsls	r3, r3, #1
 800b500:	68fa      	ldr	r2, [r7, #12]
 800b502:	4413      	add	r3, r2
 800b504:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b506:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800b508:	e78a      	b.n	800b420 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800b50a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800b50c:	693a      	ldr	r2, [r7, #16]
 800b50e:	69bb      	ldr	r3, [r7, #24]
 800b510:	441a      	add	r2, r3
 800b512:	683b      	ldr	r3, [r7, #0]
 800b514:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800b516:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b518:	2b1f      	cmp	r3, #31
 800b51a:	d801      	bhi.n	800b520 <create_name+0x120>
 800b51c:	2304      	movs	r3, #4
 800b51e:	e000      	b.n	800b522 <create_name+0x122>
 800b520:	2300      	movs	r3, #0
 800b522:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800b526:	e011      	b.n	800b54c <create_name+0x14c>
		w = lfn[di - 1];
 800b528:	697b      	ldr	r3, [r7, #20]
 800b52a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800b52e:	3b01      	subs	r3, #1
 800b530:	005b      	lsls	r3, r3, #1
 800b532:	68fa      	ldr	r2, [r7, #12]
 800b534:	4413      	add	r3, r2
 800b536:	881b      	ldrh	r3, [r3, #0]
 800b538:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800b53a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b53c:	2b20      	cmp	r3, #32
 800b53e:	d002      	beq.n	800b546 <create_name+0x146>
 800b540:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b542:	2b2e      	cmp	r3, #46	@ 0x2e
 800b544:	d106      	bne.n	800b554 <create_name+0x154>
		di--;
 800b546:	697b      	ldr	r3, [r7, #20]
 800b548:	3b01      	subs	r3, #1
 800b54a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800b54c:	697b      	ldr	r3, [r7, #20]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d1ea      	bne.n	800b528 <create_name+0x128>
 800b552:	e000      	b.n	800b556 <create_name+0x156>
		if (w != ' ' && w != '.') break;
 800b554:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800b556:	697b      	ldr	r3, [r7, #20]
 800b558:	005b      	lsls	r3, r3, #1
 800b55a:	68fa      	ldr	r2, [r7, #12]
 800b55c:	4413      	add	r3, r2
 800b55e:	2200      	movs	r2, #0
 800b560:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800b562:	697b      	ldr	r3, [r7, #20]
 800b564:	2b00      	cmp	r3, #0
 800b566:	d101      	bne.n	800b56c <create_name+0x16c>
 800b568:	2306      	movs	r3, #6
 800b56a:	e13f      	b.n	800b7ec <create_name+0x3ec>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	3340      	adds	r3, #64	@ 0x40
 800b570:	220b      	movs	r2, #11
 800b572:	2120      	movs	r1, #32
 800b574:	4618      	mov	r0, r3
 800b576:	f7fd fc00 	bl	8008d7a <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800b57a:	2300      	movs	r3, #0
 800b57c:	61bb      	str	r3, [r7, #24]
 800b57e:	e002      	b.n	800b586 <create_name+0x186>
 800b580:	69bb      	ldr	r3, [r7, #24]
 800b582:	3301      	adds	r3, #1
 800b584:	61bb      	str	r3, [r7, #24]
 800b586:	69bb      	ldr	r3, [r7, #24]
 800b588:	005b      	lsls	r3, r3, #1
 800b58a:	68fa      	ldr	r2, [r7, #12]
 800b58c:	4413      	add	r3, r2
 800b58e:	881b      	ldrh	r3, [r3, #0]
 800b590:	2b20      	cmp	r3, #32
 800b592:	d0f5      	beq.n	800b580 <create_name+0x180>
 800b594:	69bb      	ldr	r3, [r7, #24]
 800b596:	005b      	lsls	r3, r3, #1
 800b598:	68fa      	ldr	r2, [r7, #12]
 800b59a:	4413      	add	r3, r2
 800b59c:	881b      	ldrh	r3, [r3, #0]
 800b59e:	2b2e      	cmp	r3, #46	@ 0x2e
 800b5a0:	d0ee      	beq.n	800b580 <create_name+0x180>
	if (si) cf |= NS_LOSS | NS_LFN;
 800b5a2:	69bb      	ldr	r3, [r7, #24]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d009      	beq.n	800b5bc <create_name+0x1bc>
 800b5a8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b5ac:	f043 0303 	orr.w	r3, r3, #3
 800b5b0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800b5b4:	e002      	b.n	800b5bc <create_name+0x1bc>
 800b5b6:	697b      	ldr	r3, [r7, #20]
 800b5b8:	3b01      	subs	r3, #1
 800b5ba:	617b      	str	r3, [r7, #20]
 800b5bc:	697b      	ldr	r3, [r7, #20]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d009      	beq.n	800b5d6 <create_name+0x1d6>
 800b5c2:	697b      	ldr	r3, [r7, #20]
 800b5c4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800b5c8:	3b01      	subs	r3, #1
 800b5ca:	005b      	lsls	r3, r3, #1
 800b5cc:	68fa      	ldr	r2, [r7, #12]
 800b5ce:	4413      	add	r3, r2
 800b5d0:	881b      	ldrh	r3, [r3, #0]
 800b5d2:	2b2e      	cmp	r3, #46	@ 0x2e
 800b5d4:	d1ef      	bne.n	800b5b6 <create_name+0x1b6>

	i = b = 0; ni = 8;
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b5dc:	2300      	movs	r3, #0
 800b5de:	623b      	str	r3, [r7, #32]
 800b5e0:	2308      	movs	r3, #8
 800b5e2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800b5e4:	69bb      	ldr	r3, [r7, #24]
 800b5e6:	1c5a      	adds	r2, r3, #1
 800b5e8:	61ba      	str	r2, [r7, #24]
 800b5ea:	005b      	lsls	r3, r3, #1
 800b5ec:	68fa      	ldr	r2, [r7, #12]
 800b5ee:	4413      	add	r3, r2
 800b5f0:	881b      	ldrh	r3, [r3, #0]
 800b5f2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800b5f4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	f000 80aa 	beq.w	800b750 <create_name+0x350>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800b5fc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b5fe:	2b20      	cmp	r3, #32
 800b600:	d006      	beq.n	800b610 <create_name+0x210>
 800b602:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b604:	2b2e      	cmp	r3, #46	@ 0x2e
 800b606:	d10a      	bne.n	800b61e <create_name+0x21e>
 800b608:	69ba      	ldr	r2, [r7, #24]
 800b60a:	697b      	ldr	r3, [r7, #20]
 800b60c:	429a      	cmp	r2, r3
 800b60e:	d006      	beq.n	800b61e <create_name+0x21e>
			cf |= NS_LOSS | NS_LFN; continue;
 800b610:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b614:	f043 0303 	orr.w	r3, r3, #3
 800b618:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b61c:	e097      	b.n	800b74e <create_name+0x34e>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800b61e:	6a3a      	ldr	r2, [r7, #32]
 800b620:	69fb      	ldr	r3, [r7, #28]
 800b622:	429a      	cmp	r2, r3
 800b624:	d203      	bcs.n	800b62e <create_name+0x22e>
 800b626:	69ba      	ldr	r2, [r7, #24]
 800b628:	697b      	ldr	r3, [r7, #20]
 800b62a:	429a      	cmp	r2, r3
 800b62c:	d123      	bne.n	800b676 <create_name+0x276>
			if (ni == 11) {				/* Long extension */
 800b62e:	69fb      	ldr	r3, [r7, #28]
 800b630:	2b0b      	cmp	r3, #11
 800b632:	d106      	bne.n	800b642 <create_name+0x242>
				cf |= NS_LOSS | NS_LFN; break;
 800b634:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b638:	f043 0303 	orr.w	r3, r3, #3
 800b63c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b640:	e08d      	b.n	800b75e <create_name+0x35e>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800b642:	69ba      	ldr	r2, [r7, #24]
 800b644:	697b      	ldr	r3, [r7, #20]
 800b646:	429a      	cmp	r2, r3
 800b648:	d005      	beq.n	800b656 <create_name+0x256>
 800b64a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b64e:	f043 0303 	orr.w	r3, r3, #3
 800b652:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			if (si > di) break;			/* No extension */
 800b656:	69ba      	ldr	r2, [r7, #24]
 800b658:	697b      	ldr	r3, [r7, #20]
 800b65a:	429a      	cmp	r2, r3
 800b65c:	d87e      	bhi.n	800b75c <create_name+0x35c>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800b65e:	697b      	ldr	r3, [r7, #20]
 800b660:	61bb      	str	r3, [r7, #24]
 800b662:	2308      	movs	r3, #8
 800b664:	623b      	str	r3, [r7, #32]
 800b666:	230b      	movs	r3, #11
 800b668:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800b66a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b66e:	009b      	lsls	r3, r3, #2
 800b670:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b674:	e06b      	b.n	800b74e <create_name+0x34e>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800b676:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b678:	2b7f      	cmp	r3, #127	@ 0x7f
 800b67a:	d910      	bls.n	800b69e <create_name+0x29e>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
 800b67c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b67e:	4618      	mov	r0, r3
 800b680:	f001 ff78 	bl	800d574 <ff_wtoupper>
 800b684:	4603      	mov	r3, r0
 800b686:	2100      	movs	r1, #0
 800b688:	4618      	mov	r0, r3
 800b68a:	f001 ff15 	bl	800d4b8 <ff_convert>
 800b68e:	4603      	mov	r3, r0
 800b690:	84bb      	strh	r3, [r7, #36]	@ 0x24
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800b692:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b696:	f043 0302 	orr.w	r3, r3, #2
 800b69a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		}

		if (_DF1S && w >= 0x100) {		/* Is this DBC? (always false at SBCS cfg) */
 800b69e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b6a0:	2bff      	cmp	r3, #255	@ 0xff
 800b6a2:	d91a      	bls.n	800b6da <create_name+0x2da>
			if (i >= ni - 1) {
 800b6a4:	69fb      	ldr	r3, [r7, #28]
 800b6a6:	3b01      	subs	r3, #1
 800b6a8:	6a3a      	ldr	r2, [r7, #32]
 800b6aa:	429a      	cmp	r2, r3
 800b6ac:	d308      	bcc.n	800b6c0 <create_name+0x2c0>
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
 800b6ae:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b6b2:	f043 0303 	orr.w	r3, r3, #3
 800b6b6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b6ba:	69fb      	ldr	r3, [r7, #28]
 800b6bc:	623b      	str	r3, [r7, #32]
 800b6be:	e046      	b.n	800b74e <create_name+0x34e>
			}
			dp->fn[i++] = (BYTE)(w >> 8);
 800b6c0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b6c2:	0a1b      	lsrs	r3, r3, #8
 800b6c4:	b299      	uxth	r1, r3
 800b6c6:	6a3b      	ldr	r3, [r7, #32]
 800b6c8:	1c5a      	adds	r2, r3, #1
 800b6ca:	623a      	str	r2, [r7, #32]
 800b6cc:	b2c9      	uxtb	r1, r1
 800b6ce:	687a      	ldr	r2, [r7, #4]
 800b6d0:	4413      	add	r3, r2
 800b6d2:	460a      	mov	r2, r1
 800b6d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b6d8:	e02f      	b.n	800b73a <create_name+0x33a>
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800b6da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d007      	beq.n	800b6f0 <create_name+0x2f0>
 800b6e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b6e2:	4619      	mov	r1, r3
 800b6e4:	481c      	ldr	r0, [pc, #112]	@ (800b758 <create_name+0x358>)
 800b6e6:	f7fd fb8a 	bl	8008dfe <chk_chr>
 800b6ea:	4603      	mov	r3, r0
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d008      	beq.n	800b702 <create_name+0x302>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800b6f0:	235f      	movs	r3, #95	@ 0x5f
 800b6f2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800b6f4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b6f8:	f043 0303 	orr.w	r3, r3, #3
 800b6fc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b700:	e01b      	b.n	800b73a <create_name+0x33a>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800b702:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b704:	2b40      	cmp	r3, #64	@ 0x40
 800b706:	d909      	bls.n	800b71c <create_name+0x31c>
 800b708:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b70a:	2b5a      	cmp	r3, #90	@ 0x5a
 800b70c:	d806      	bhi.n	800b71c <create_name+0x31c>
					b |= 2;
 800b70e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b712:	f043 0302 	orr.w	r3, r3, #2
 800b716:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b71a:	e00e      	b.n	800b73a <create_name+0x33a>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800b71c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b71e:	2b60      	cmp	r3, #96	@ 0x60
 800b720:	d90b      	bls.n	800b73a <create_name+0x33a>
 800b722:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b724:	2b7a      	cmp	r3, #122	@ 0x7a
 800b726:	d808      	bhi.n	800b73a <create_name+0x33a>
						b |= 1; w -= 0x20;
 800b728:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b72c:	f043 0301 	orr.w	r3, r3, #1
 800b730:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b734:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b736:	3b20      	subs	r3, #32
 800b738:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800b73a:	6a3b      	ldr	r3, [r7, #32]
 800b73c:	1c5a      	adds	r2, r3, #1
 800b73e:	623a      	str	r2, [r7, #32]
 800b740:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b742:	b2d1      	uxtb	r1, r2
 800b744:	687a      	ldr	r2, [r7, #4]
 800b746:	4413      	add	r3, r2
 800b748:	460a      	mov	r2, r1
 800b74a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		w = lfn[si++];					/* Get an LFN character */
 800b74e:	e749      	b.n	800b5e4 <create_name+0x1e4>
		if (!w) break;					/* Break on end of the LFN */
 800b750:	bf00      	nop
 800b752:	e004      	b.n	800b75e <create_name+0x35e>
 800b754:	08011f84 	.word	0x08011f84
 800b758:	08011f90 	.word	0x08011f90
			if (si > di) break;			/* No extension */
 800b75c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b764:	2be5      	cmp	r3, #229	@ 0xe5
 800b766:	d103      	bne.n	800b770 <create_name+0x370>
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	2205      	movs	r2, #5
 800b76c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

	if (ni == 8) b <<= 2;
 800b770:	69fb      	ldr	r3, [r7, #28]
 800b772:	2b08      	cmp	r3, #8
 800b774:	d104      	bne.n	800b780 <create_name+0x380>
 800b776:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b77a:	009b      	lsls	r3, r3, #2
 800b77c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800b780:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b784:	f003 030c 	and.w	r3, r3, #12
 800b788:	2b0c      	cmp	r3, #12
 800b78a:	d005      	beq.n	800b798 <create_name+0x398>
 800b78c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b790:	f003 0303 	and.w	r3, r3, #3
 800b794:	2b03      	cmp	r3, #3
 800b796:	d105      	bne.n	800b7a4 <create_name+0x3a4>
 800b798:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b79c:	f043 0302 	orr.w	r3, r3, #2
 800b7a0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800b7a4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b7a8:	f003 0302 	and.w	r3, r3, #2
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d117      	bne.n	800b7e0 <create_name+0x3e0>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800b7b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b7b4:	f003 0303 	and.w	r3, r3, #3
 800b7b8:	2b01      	cmp	r3, #1
 800b7ba:	d105      	bne.n	800b7c8 <create_name+0x3c8>
 800b7bc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b7c0:	f043 0310 	orr.w	r3, r3, #16
 800b7c4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800b7c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b7cc:	f003 030c 	and.w	r3, r3, #12
 800b7d0:	2b04      	cmp	r3, #4
 800b7d2:	d105      	bne.n	800b7e0 <create_name+0x3e0>
 800b7d4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b7d8:	f043 0308 	orr.w	r3, r3, #8
 800b7dc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800b7e6:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b

	return FR_OK;
 800b7ea:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	3728      	adds	r7, #40	@ 0x28
 800b7f0:	46bd      	mov	sp, r7
 800b7f2:	bd80      	pop	{r7, pc}

0800b7f4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800b7f4:	b580      	push	{r7, lr}
 800b7f6:	b086      	sub	sp, #24
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
 800b7fc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800b802:	693b      	ldr	r3, [r7, #16]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800b808:	e002      	b.n	800b810 <follow_path+0x1c>
 800b80a:	683b      	ldr	r3, [r7, #0]
 800b80c:	3301      	adds	r3, #1
 800b80e:	603b      	str	r3, [r7, #0]
 800b810:	683b      	ldr	r3, [r7, #0]
 800b812:	781b      	ldrb	r3, [r3, #0]
 800b814:	2b2f      	cmp	r3, #47	@ 0x2f
 800b816:	d0f8      	beq.n	800b80a <follow_path+0x16>
 800b818:	683b      	ldr	r3, [r7, #0]
 800b81a:	781b      	ldrb	r3, [r3, #0]
 800b81c:	2b5c      	cmp	r3, #92	@ 0x5c
 800b81e:	d0f4      	beq.n	800b80a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800b820:	693b      	ldr	r3, [r7, #16]
 800b822:	2200      	movs	r2, #0
 800b824:	609a      	str	r2, [r3, #8]
	}
#if _FS_EXFAT
	obj->n_frag = 0;	/* Invalidate last fragment counter of the object */
 800b826:	693b      	ldr	r3, [r7, #16]
 800b828:	2200      	movs	r2, #0
 800b82a:	61da      	str	r2, [r3, #28]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800b82c:	683b      	ldr	r3, [r7, #0]
 800b82e:	781b      	ldrb	r3, [r3, #0]
 800b830:	2b1f      	cmp	r3, #31
 800b832:	d80a      	bhi.n	800b84a <follow_path+0x56>
		dp->fn[NSFLAG] = NS_NONAME;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	2280      	movs	r2, #128	@ 0x80
 800b838:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
		res = dir_sdi(dp, 0);
 800b83c:	2100      	movs	r1, #0
 800b83e:	6878      	ldr	r0, [r7, #4]
 800b840:	f7fe faab 	bl	8009d9a <dir_sdi>
 800b844:	4603      	mov	r3, r0
 800b846:	75fb      	strb	r3, [r7, #23]
 800b848:	e078      	b.n	800b93c <follow_path+0x148>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b84a:	463b      	mov	r3, r7
 800b84c:	4619      	mov	r1, r3
 800b84e:	6878      	ldr	r0, [r7, #4]
 800b850:	f7ff fdd6 	bl	800b400 <create_name>
 800b854:	4603      	mov	r3, r0
 800b856:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b858:	7dfb      	ldrb	r3, [r7, #23]
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d169      	bne.n	800b932 <follow_path+0x13e>
			res = dir_find(dp);				/* Find an object with the segment name */
 800b85e:	6878      	ldr	r0, [r7, #4]
 800b860:	f7ff fa01 	bl	800ac66 <dir_find>
 800b864:	4603      	mov	r3, r0
 800b866:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800b86e:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800b870:	7dfb      	ldrb	r3, [r7, #23]
 800b872:	2b00      	cmp	r3, #0
 800b874:	d00a      	beq.n	800b88c <follow_path+0x98>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800b876:	7dfb      	ldrb	r3, [r7, #23]
 800b878:	2b04      	cmp	r3, #4
 800b87a:	d15c      	bne.n	800b936 <follow_path+0x142>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800b87c:	7afb      	ldrb	r3, [r7, #11]
 800b87e:	f003 0304 	and.w	r3, r3, #4
 800b882:	2b00      	cmp	r3, #0
 800b884:	d157      	bne.n	800b936 <follow_path+0x142>
 800b886:	2305      	movs	r3, #5
 800b888:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800b88a:	e054      	b.n	800b936 <follow_path+0x142>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b88c:	7afb      	ldrb	r3, [r7, #11]
 800b88e:	f003 0304 	and.w	r3, r3, #4
 800b892:	2b00      	cmp	r3, #0
 800b894:	d151      	bne.n	800b93a <follow_path+0x146>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800b896:	693b      	ldr	r3, [r7, #16]
 800b898:	799b      	ldrb	r3, [r3, #6]
 800b89a:	f003 0310 	and.w	r3, r3, #16
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d102      	bne.n	800b8a8 <follow_path+0xb4>
				res = FR_NO_PATH; break;
 800b8a2:	2305      	movs	r3, #5
 800b8a4:	75fb      	strb	r3, [r7, #23]
 800b8a6:	e049      	b.n	800b93c <follow_path+0x148>
			}
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {		/* Save containing directory information for next dir */
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	781b      	ldrb	r3, [r3, #0]
 800b8ac:	2b04      	cmp	r3, #4
 800b8ae:	d130      	bne.n	800b912 <follow_path+0x11e>
				obj->c_scl = obj->sclust;
 800b8b0:	693b      	ldr	r3, [r7, #16]
 800b8b2:	689a      	ldr	r2, [r3, #8]
 800b8b4:	693b      	ldr	r3, [r7, #16]
 800b8b6:	621a      	str	r2, [r3, #32]
				obj->c_size = ((DWORD)obj->objsize & 0xFFFFFF00) | obj->stat;
 800b8b8:	693b      	ldr	r3, [r7, #16]
 800b8ba:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800b8be:	4613      	mov	r3, r2
 800b8c0:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800b8c4:	693a      	ldr	r2, [r7, #16]
 800b8c6:	79d2      	ldrb	r2, [r2, #7]
 800b8c8:	431a      	orrs	r2, r3
 800b8ca:	693b      	ldr	r3, [r7, #16]
 800b8cc:	625a      	str	r2, [r3, #36]	@ 0x24
				obj->c_ofs = dp->blk_ofs;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b8d2:	693b      	ldr	r3, [r7, #16]
 800b8d4:	629a      	str	r2, [r3, #40]	@ 0x28
				obj->sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Open next directory */
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	691b      	ldr	r3, [r3, #16]
 800b8da:	3334      	adds	r3, #52	@ 0x34
 800b8dc:	4618      	mov	r0, r3
 800b8de:	f7fd f85e 	bl	800899e <ld_dword>
 800b8e2:	4602      	mov	r2, r0
 800b8e4:	693b      	ldr	r3, [r7, #16]
 800b8e6:	609a      	str	r2, [r3, #8]
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	691b      	ldr	r3, [r3, #16]
 800b8ec:	3321      	adds	r3, #33	@ 0x21
 800b8ee:	781b      	ldrb	r3, [r3, #0]
 800b8f0:	f003 0302 	and.w	r3, r3, #2
 800b8f4:	b2da      	uxtb	r2, r3
 800b8f6:	693b      	ldr	r3, [r7, #16]
 800b8f8:	71da      	strb	r2, [r3, #7]
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	691b      	ldr	r3, [r3, #16]
 800b8fe:	3338      	adds	r3, #56	@ 0x38
 800b900:	4618      	mov	r0, r3
 800b902:	f7fd f86f 	bl	80089e4 <ld_qword>
 800b906:	4602      	mov	r2, r0
 800b908:	460b      	mov	r3, r1
 800b90a:	6939      	ldr	r1, [r7, #16]
 800b90c:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800b910:	e79b      	b.n	800b84a <follow_path+0x56>
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b91c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b920:	4413      	add	r3, r2
 800b922:	4619      	mov	r1, r3
 800b924:	68f8      	ldr	r0, [r7, #12]
 800b926:	f7fe fbef 	bl	800a108 <ld_clust>
 800b92a:	4602      	mov	r2, r0
 800b92c:	693b      	ldr	r3, [r7, #16]
 800b92e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b930:	e78b      	b.n	800b84a <follow_path+0x56>
			if (res != FR_OK) break;
 800b932:	bf00      	nop
 800b934:	e002      	b.n	800b93c <follow_path+0x148>
				break;
 800b936:	bf00      	nop
 800b938:	e000      	b.n	800b93c <follow_path+0x148>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b93a:	bf00      	nop
			}
		}
	}

	return res;
 800b93c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b93e:	4618      	mov	r0, r3
 800b940:	3718      	adds	r7, #24
 800b942:	46bd      	mov	sp, r7
 800b944:	bd80      	pop	{r7, pc}

0800b946 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800b946:	b480      	push	{r7}
 800b948:	b087      	sub	sp, #28
 800b94a:	af00      	add	r7, sp, #0
 800b94c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800b94e:	f04f 33ff 	mov.w	r3, #4294967295
 800b952:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d031      	beq.n	800b9c0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	617b      	str	r3, [r7, #20]
 800b962:	e002      	b.n	800b96a <get_ldnumber+0x24>
 800b964:	697b      	ldr	r3, [r7, #20]
 800b966:	3301      	adds	r3, #1
 800b968:	617b      	str	r3, [r7, #20]
 800b96a:	697b      	ldr	r3, [r7, #20]
 800b96c:	781b      	ldrb	r3, [r3, #0]
 800b96e:	2b1f      	cmp	r3, #31
 800b970:	d903      	bls.n	800b97a <get_ldnumber+0x34>
 800b972:	697b      	ldr	r3, [r7, #20]
 800b974:	781b      	ldrb	r3, [r3, #0]
 800b976:	2b3a      	cmp	r3, #58	@ 0x3a
 800b978:	d1f4      	bne.n	800b964 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800b97a:	697b      	ldr	r3, [r7, #20]
 800b97c:	781b      	ldrb	r3, [r3, #0]
 800b97e:	2b3a      	cmp	r3, #58	@ 0x3a
 800b980:	d11c      	bne.n	800b9bc <get_ldnumber+0x76>
			tp = *path;
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	1c5a      	adds	r2, r3, #1
 800b98c:	60fa      	str	r2, [r7, #12]
 800b98e:	781b      	ldrb	r3, [r3, #0]
 800b990:	3b30      	subs	r3, #48	@ 0x30
 800b992:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800b994:	68bb      	ldr	r3, [r7, #8]
 800b996:	2b09      	cmp	r3, #9
 800b998:	d80e      	bhi.n	800b9b8 <get_ldnumber+0x72>
 800b99a:	68fa      	ldr	r2, [r7, #12]
 800b99c:	697b      	ldr	r3, [r7, #20]
 800b99e:	429a      	cmp	r2, r3
 800b9a0:	d10a      	bne.n	800b9b8 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800b9a2:	68bb      	ldr	r3, [r7, #8]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d107      	bne.n	800b9b8 <get_ldnumber+0x72>
					vol = (int)i;
 800b9a8:	68bb      	ldr	r3, [r7, #8]
 800b9aa:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800b9ac:	697b      	ldr	r3, [r7, #20]
 800b9ae:	3301      	adds	r3, #1
 800b9b0:	617b      	str	r3, [r7, #20]
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	697a      	ldr	r2, [r7, #20]
 800b9b6:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800b9b8:	693b      	ldr	r3, [r7, #16]
 800b9ba:	e002      	b.n	800b9c2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800b9bc:	2300      	movs	r3, #0
 800b9be:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800b9c0:	693b      	ldr	r3, [r7, #16]
}
 800b9c2:	4618      	mov	r0, r3
 800b9c4:	371c      	adds	r7, #28
 800b9c6:	46bd      	mov	sp, r7
 800b9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9cc:	4770      	bx	lr
	...

0800b9d0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b082      	sub	sp, #8
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	6078      	str	r0, [r7, #4]
 800b9d8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	2200      	movs	r2, #0
 800b9de:	70da      	strb	r2, [r3, #3]
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	f04f 32ff 	mov.w	r2, #4294967295
 800b9e6:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800b9e8:	6839      	ldr	r1, [r7, #0]
 800b9ea:	6878      	ldr	r0, [r7, #4]
 800b9ec:	f7fd fbd2 	bl	8009194 <move_window>
 800b9f0:	4603      	mov	r3, r0
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d001      	beq.n	800b9fa <check_fs+0x2a>
 800b9f6:	2304      	movs	r3, #4
 800b9f8:	e044      	b.n	800ba84 <check_fs+0xb4>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	3338      	adds	r3, #56	@ 0x38
 800b9fe:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800ba02:	4618      	mov	r0, r3
 800ba04:	f7fc ffb2 	bl	800896c <ld_word>
 800ba08:	4603      	mov	r3, r0
 800ba0a:	461a      	mov	r2, r3
 800ba0c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800ba10:	429a      	cmp	r2, r3
 800ba12:	d001      	beq.n	800ba18 <check_fs+0x48>
 800ba14:	2303      	movs	r3, #3
 800ba16:	e035      	b.n	800ba84 <check_fs+0xb4>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ba1e:	2be9      	cmp	r3, #233	@ 0xe9
 800ba20:	d009      	beq.n	800ba36 <check_fs+0x66>
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ba28:	2beb      	cmp	r3, #235	@ 0xeb
 800ba2a:	d11e      	bne.n	800ba6a <check_fs+0x9a>
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800ba32:	2b90      	cmp	r3, #144	@ 0x90
 800ba34:	d119      	bne.n	800ba6a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	3338      	adds	r3, #56	@ 0x38
 800ba3a:	3336      	adds	r3, #54	@ 0x36
 800ba3c:	4618      	mov	r0, r3
 800ba3e:	f7fc ffae 	bl	800899e <ld_dword>
 800ba42:	4603      	mov	r3, r0
 800ba44:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800ba48:	4a10      	ldr	r2, [pc, #64]	@ (800ba8c <check_fs+0xbc>)
 800ba4a:	4293      	cmp	r3, r2
 800ba4c:	d101      	bne.n	800ba52 <check_fs+0x82>
 800ba4e:	2300      	movs	r3, #0
 800ba50:	e018      	b.n	800ba84 <check_fs+0xb4>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	3338      	adds	r3, #56	@ 0x38
 800ba56:	3352      	adds	r3, #82	@ 0x52
 800ba58:	4618      	mov	r0, r3
 800ba5a:	f7fc ffa0 	bl	800899e <ld_dword>
 800ba5e:	4603      	mov	r3, r0
 800ba60:	4a0b      	ldr	r2, [pc, #44]	@ (800ba90 <check_fs+0xc0>)
 800ba62:	4293      	cmp	r3, r2
 800ba64:	d101      	bne.n	800ba6a <check_fs+0x9a>
 800ba66:	2300      	movs	r3, #0
 800ba68:	e00c      	b.n	800ba84 <check_fs+0xb4>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	3338      	adds	r3, #56	@ 0x38
 800ba6e:	220b      	movs	r2, #11
 800ba70:	4908      	ldr	r1, [pc, #32]	@ (800ba94 <check_fs+0xc4>)
 800ba72:	4618      	mov	r0, r3
 800ba74:	f7fd f99c 	bl	8008db0 <mem_cmp>
 800ba78:	4603      	mov	r3, r0
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d101      	bne.n	800ba82 <check_fs+0xb2>
 800ba7e:	2301      	movs	r3, #1
 800ba80:	e000      	b.n	800ba84 <check_fs+0xb4>
#endif
	return 2;
 800ba82:	2302      	movs	r3, #2
}
 800ba84:	4618      	mov	r0, r3
 800ba86:	3708      	adds	r7, #8
 800ba88:	46bd      	mov	sp, r7
 800ba8a:	bd80      	pop	{r7, pc}
 800ba8c:	00544146 	.word	0x00544146
 800ba90:	33544146 	.word	0x33544146
 800ba94:	08011f98 	.word	0x08011f98

0800ba98 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800ba98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ba9c:	b09c      	sub	sp, #112	@ 0x70
 800ba9e:	af00      	add	r7, sp, #0
 800baa0:	61f8      	str	r0, [r7, #28]
 800baa2:	61b9      	str	r1, [r7, #24]
 800baa4:	4613      	mov	r3, r2
 800baa6:	75fb      	strb	r3, [r7, #23]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800baa8:	69bb      	ldr	r3, [r7, #24]
 800baaa:	2200      	movs	r2, #0
 800baac:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800baae:	69f8      	ldr	r0, [r7, #28]
 800bab0:	f7ff ff49 	bl	800b946 <get_ldnumber>
 800bab4:	6578      	str	r0, [r7, #84]	@ 0x54
	if (vol < 0) return FR_INVALID_DRIVE;
 800bab6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bab8:	2b00      	cmp	r3, #0
 800baba:	da01      	bge.n	800bac0 <find_volume+0x28>
 800babc:	230b      	movs	r3, #11
 800babe:	e331      	b.n	800c124 <find_volume+0x68c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800bac0:	4a99      	ldr	r2, [pc, #612]	@ (800bd28 <find_volume+0x290>)
 800bac2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bac4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bac8:	653b      	str	r3, [r7, #80]	@ 0x50
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800baca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d101      	bne.n	800bad4 <find_volume+0x3c>
 800bad0:	230c      	movs	r3, #12
 800bad2:	e327      	b.n	800c124 <find_volume+0x68c>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800bad4:	69bb      	ldr	r3, [r7, #24]
 800bad6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bad8:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800bada:	7dfb      	ldrb	r3, [r7, #23]
 800badc:	f023 0301 	bic.w	r3, r3, #1
 800bae0:	75fb      	strb	r3, [r7, #23]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800bae2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bae4:	781b      	ldrb	r3, [r3, #0]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d01a      	beq.n	800bb20 <find_volume+0x88>
		stat = disk_status(fs->drv);
 800baea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800baec:	785b      	ldrb	r3, [r3, #1]
 800baee:	4618      	mov	r0, r3
 800baf0:	f7fc fe9e 	bl	8008830 <disk_status>
 800baf4:	4603      	mov	r3, r0
 800baf6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800bafa:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800bafe:	f003 0301 	and.w	r3, r3, #1
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d10c      	bne.n	800bb20 <find_volume+0x88>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800bb06:	7dfb      	ldrb	r3, [r7, #23]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d007      	beq.n	800bb1c <find_volume+0x84>
 800bb0c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800bb10:	f003 0304 	and.w	r3, r3, #4
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d001      	beq.n	800bb1c <find_volume+0x84>
				return FR_WRITE_PROTECTED;
 800bb18:	230a      	movs	r3, #10
 800bb1a:	e303      	b.n	800c124 <find_volume+0x68c>
			}
			return FR_OK;				/* The file system object is valid */
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	e301      	b.n	800c124 <find_volume+0x68c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800bb20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb22:	2200      	movs	r2, #0
 800bb24:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800bb26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bb28:	b2da      	uxtb	r2, r3
 800bb2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb2c:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800bb2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb30:	785b      	ldrb	r3, [r3, #1]
 800bb32:	4618      	mov	r0, r3
 800bb34:	f7fc fe96 	bl	8008864 <disk_initialize>
 800bb38:	4603      	mov	r3, r0
 800bb3a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800bb3e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800bb42:	f003 0301 	and.w	r3, r3, #1
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d001      	beq.n	800bb4e <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800bb4a:	2303      	movs	r3, #3
 800bb4c:	e2ea      	b.n	800c124 <find_volume+0x68c>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800bb4e:	7dfb      	ldrb	r3, [r7, #23]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d007      	beq.n	800bb64 <find_volume+0xcc>
 800bb54:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800bb58:	f003 0304 	and.w	r3, r3, #4
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d001      	beq.n	800bb64 <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 800bb60:	230a      	movs	r3, #10
 800bb62:	e2df      	b.n	800c124 <find_volume+0x68c>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800bb64:	2300      	movs	r3, #0
 800bb66:	66bb      	str	r3, [r7, #104]	@ 0x68
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800bb68:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bb6a:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800bb6c:	f7ff ff30 	bl	800b9d0 <check_fs>
 800bb70:	4603      	mov	r3, r0
 800bb72:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800bb76:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800bb7a:	2b02      	cmp	r3, #2
 800bb7c:	d14d      	bne.n	800bc1a <find_volume+0x182>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800bb7e:	2300      	movs	r3, #0
 800bb80:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bb82:	e020      	b.n	800bbc6 <find_volume+0x12e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800bb84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb86:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800bb8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bb8c:	011b      	lsls	r3, r3, #4
 800bb8e:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800bb92:	4413      	add	r3, r2
 800bb94:	64bb      	str	r3, [r7, #72]	@ 0x48
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800bb96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bb98:	3304      	adds	r3, #4
 800bb9a:	781b      	ldrb	r3, [r3, #0]
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d006      	beq.n	800bbae <find_volume+0x116>
 800bba0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bba2:	3308      	adds	r3, #8
 800bba4:	4618      	mov	r0, r3
 800bba6:	f7fc fefa 	bl	800899e <ld_dword>
 800bbaa:	4602      	mov	r2, r0
 800bbac:	e000      	b.n	800bbb0 <find_volume+0x118>
 800bbae:	2200      	movs	r2, #0
 800bbb0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bbb2:	009b      	lsls	r3, r3, #2
 800bbb4:	3360      	adds	r3, #96	@ 0x60
 800bbb6:	f107 0110 	add.w	r1, r7, #16
 800bbba:	440b      	add	r3, r1
 800bbbc:	f843 2c50 	str.w	r2, [r3, #-80]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800bbc0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bbc2:	3301      	adds	r3, #1
 800bbc4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bbc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bbc8:	2b03      	cmp	r3, #3
 800bbca:	d9db      	bls.n	800bb84 <find_volume+0xec>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800bbcc:	2300      	movs	r3, #0
 800bbce:	65bb      	str	r3, [r7, #88]	@ 0x58
		if (i) i--;
 800bbd0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d002      	beq.n	800bbdc <find_volume+0x144>
 800bbd6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bbd8:	3b01      	subs	r3, #1
 800bbda:	65bb      	str	r3, [r7, #88]	@ 0x58
		do {							/* Find an FAT volume */
			bsect = br[i];
 800bbdc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bbde:	009b      	lsls	r3, r3, #2
 800bbe0:	3360      	adds	r3, #96	@ 0x60
 800bbe2:	f107 0210 	add.w	r2, r7, #16
 800bbe6:	4413      	add	r3, r2
 800bbe8:	f853 3c50 	ldr.w	r3, [r3, #-80]
 800bbec:	66bb      	str	r3, [r7, #104]	@ 0x68
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800bbee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d005      	beq.n	800bc00 <find_volume+0x168>
 800bbf4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bbf6:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800bbf8:	f7ff feea 	bl	800b9d0 <check_fs>
 800bbfc:	4603      	mov	r3, r0
 800bbfe:	e000      	b.n	800bc02 <find_volume+0x16a>
 800bc00:	2303      	movs	r3, #3
 800bc02:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800bc06:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800bc0a:	2b01      	cmp	r3, #1
 800bc0c:	d905      	bls.n	800bc1a <find_volume+0x182>
 800bc0e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bc10:	3301      	adds	r3, #1
 800bc12:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bc14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bc16:	2b03      	cmp	r3, #3
 800bc18:	d9e0      	bls.n	800bbdc <find_volume+0x144>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800bc1a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800bc1e:	2b04      	cmp	r3, #4
 800bc20:	d101      	bne.n	800bc26 <find_volume+0x18e>
 800bc22:	2301      	movs	r3, #1
 800bc24:	e27e      	b.n	800c124 <find_volume+0x68c>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800bc26:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800bc2a:	2b01      	cmp	r3, #1
 800bc2c:	d901      	bls.n	800bc32 <find_volume+0x19a>
 800bc2e:	230d      	movs	r3, #13
 800bc30:	e278      	b.n	800c124 <find_volume+0x68c>

	/* An FAT volume is found (bsect). Following code initializes the file system object */

#if _FS_EXFAT
	if (fmt == 1) {
 800bc32:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800bc36:	2b01      	cmp	r3, #1
 800bc38:	f040 80fa 	bne.w	800be30 <find_volume+0x398>
		QWORD maxlba;

		for (i = BPB_ZeroedEx; i < BPB_ZeroedEx + 53 && fs->win[i] == 0; i++) ;	/* Check zero filler */
 800bc3c:	230b      	movs	r3, #11
 800bc3e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bc40:	e002      	b.n	800bc48 <find_volume+0x1b0>
 800bc42:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bc44:	3301      	adds	r3, #1
 800bc46:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bc48:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bc4a:	2b3f      	cmp	r3, #63	@ 0x3f
 800bc4c:	d806      	bhi.n	800bc5c <find_volume+0x1c4>
 800bc4e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bc50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bc52:	4413      	add	r3, r2
 800bc54:	3338      	adds	r3, #56	@ 0x38
 800bc56:	781b      	ldrb	r3, [r3, #0]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d0f2      	beq.n	800bc42 <find_volume+0x1aa>
		if (i < BPB_ZeroedEx + 53) return FR_NO_FILESYSTEM;
 800bc5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bc5e:	2b3f      	cmp	r3, #63	@ 0x3f
 800bc60:	d801      	bhi.n	800bc66 <find_volume+0x1ce>
 800bc62:	230d      	movs	r3, #13
 800bc64:	e25e      	b.n	800c124 <find_volume+0x68c>

		if (ld_word(fs->win + BPB_FSVerEx) != 0x100) return FR_NO_FILESYSTEM;	/* Check exFAT revision (Must be 1.0) */
 800bc66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc68:	3338      	adds	r3, #56	@ 0x38
 800bc6a:	3368      	adds	r3, #104	@ 0x68
 800bc6c:	4618      	mov	r0, r3
 800bc6e:	f7fc fe7d 	bl	800896c <ld_word>
 800bc72:	4603      	mov	r3, r0
 800bc74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bc78:	d001      	beq.n	800bc7e <find_volume+0x1e6>
 800bc7a:	230d      	movs	r3, #13
 800bc7c:	e252      	b.n	800c124 <find_volume+0x68c>

		if (1 << fs->win[BPB_BytsPerSecEx] != SS(fs)) {	/* (BPB_BytsPerSecEx must be equal to the physical sector size) */
 800bc7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc80:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800bc84:	2b09      	cmp	r3, #9
 800bc86:	d001      	beq.n	800bc8c <find_volume+0x1f4>
			return FR_NO_FILESYSTEM;
 800bc88:	230d      	movs	r3, #13
 800bc8a:	e24b      	b.n	800c124 <find_volume+0x68c>
		}

		maxlba = ld_qword(fs->win + BPB_TotSecEx) + bsect;	/* Last LBA + 1 of the volume */
 800bc8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc8e:	3338      	adds	r3, #56	@ 0x38
 800bc90:	3348      	adds	r3, #72	@ 0x48
 800bc92:	4618      	mov	r0, r3
 800bc94:	f7fc fea6 	bl	80089e4 <ld_qword>
 800bc98:	4602      	mov	r2, r0
 800bc9a:	460b      	mov	r3, r1
 800bc9c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bc9e:	2000      	movs	r0, #0
 800bca0:	60b9      	str	r1, [r7, #8]
 800bca2:	60f8      	str	r0, [r7, #12]
 800bca4:	68b9      	ldr	r1, [r7, #8]
 800bca6:	1851      	adds	r1, r2, r1
 800bca8:	6039      	str	r1, [r7, #0]
 800bcaa:	68f9      	ldr	r1, [r7, #12]
 800bcac:	eb43 0101 	adc.w	r1, r3, r1
 800bcb0:	6079      	str	r1, [r7, #4]
 800bcb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bcb6:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
		if (maxlba >= 0x100000000) return FR_NO_FILESYSTEM;	/* (It cannot be handled in 32-bit LBA) */
 800bcba:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800bcbe:	2b01      	cmp	r3, #1
 800bcc0:	d301      	bcc.n	800bcc6 <find_volume+0x22e>
 800bcc2:	230d      	movs	r3, #13
 800bcc4:	e22e      	b.n	800c124 <find_volume+0x68c>

		fs->fsize = ld_dword(fs->win + BPB_FatSzEx);	/* Number of sectors per FAT */
 800bcc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcc8:	3338      	adds	r3, #56	@ 0x38
 800bcca:	3354      	adds	r3, #84	@ 0x54
 800bccc:	4618      	mov	r0, r3
 800bcce:	f7fc fe66 	bl	800899e <ld_dword>
 800bcd2:	4602      	mov	r2, r0
 800bcd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcd6:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATsEx];			/* Number of FATs */
 800bcd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcda:	f893 20a6 	ldrb.w	r2, [r3, #166]	@ 0xa6
 800bcde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bce0:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1) return FR_NO_FILESYSTEM;	/* (Supports only 1 FAT) */
 800bce2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bce4:	789b      	ldrb	r3, [r3, #2]
 800bce6:	2b01      	cmp	r3, #1
 800bce8:	d001      	beq.n	800bcee <find_volume+0x256>
 800bcea:	230d      	movs	r3, #13
 800bcec:	e21a      	b.n	800c124 <find_volume+0x68c>

		fs->csize = 1 << fs->win[BPB_SecPerClusEx];		/* Cluster size */
 800bcee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcf0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800bcf4:	461a      	mov	r2, r3
 800bcf6:	2301      	movs	r3, #1
 800bcf8:	4093      	lsls	r3, r2
 800bcfa:	b29a      	uxth	r2, r3
 800bcfc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcfe:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0)	return FR_NO_FILESYSTEM;	/* (Must be 1..32768) */
 800bd00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd02:	895b      	ldrh	r3, [r3, #10]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d101      	bne.n	800bd0c <find_volume+0x274>
 800bd08:	230d      	movs	r3, #13
 800bd0a:	e20b      	b.n	800c124 <find_volume+0x68c>

		nclst = ld_dword(fs->win + BPB_NumClusEx);		/* Number of clusters */
 800bd0c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd0e:	3338      	adds	r3, #56	@ 0x38
 800bd10:	335c      	adds	r3, #92	@ 0x5c
 800bd12:	4618      	mov	r0, r3
 800bd14:	f7fc fe43 	bl	800899e <ld_dword>
 800bd18:	63f8      	str	r0, [r7, #60]	@ 0x3c
		if (nclst > MAX_EXFAT) return FR_NO_FILESYSTEM;	/* (Too many clusters) */
 800bd1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd1c:	4a03      	ldr	r2, [pc, #12]	@ (800bd2c <find_volume+0x294>)
 800bd1e:	4293      	cmp	r3, r2
 800bd20:	d906      	bls.n	800bd30 <find_volume+0x298>
 800bd22:	230d      	movs	r3, #13
 800bd24:	e1fe      	b.n	800c124 <find_volume+0x68c>
 800bd26:	bf00      	nop
 800bd28:	20001fcc 	.word	0x20001fcc
 800bd2c:	7ffffffd 	.word	0x7ffffffd
		fs->n_fatent = nclst + 2;
 800bd30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd32:	1c9a      	adds	r2, r3, #2
 800bd34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd36:	61da      	str	r2, [r3, #28]

		/* Boundaries and Limits */
		fs->volbase = bsect;
 800bd38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd3a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800bd3c:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + ld_dword(fs->win + BPB_DataOfsEx);
 800bd3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd40:	3338      	adds	r3, #56	@ 0x38
 800bd42:	3358      	adds	r3, #88	@ 0x58
 800bd44:	4618      	mov	r0, r3
 800bd46:	f7fc fe2a 	bl	800899e <ld_dword>
 800bd4a:	4602      	mov	r2, r0
 800bd4c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bd4e:	441a      	add	r2, r3
 800bd50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd52:	631a      	str	r2, [r3, #48]	@ 0x30
		fs->fatbase = bsect + ld_dword(fs->win + BPB_FatOfsEx);
 800bd54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd56:	3338      	adds	r3, #56	@ 0x38
 800bd58:	3350      	adds	r3, #80	@ 0x50
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	f7fc fe1f 	bl	800899e <ld_dword>
 800bd60:	4602      	mov	r2, r0
 800bd62:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bd64:	441a      	add	r2, r3
 800bd66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd68:	629a      	str	r2, [r3, #40]	@ 0x28
		if (maxlba < (QWORD)fs->database + nclst * fs->csize) return FR_NO_FILESYSTEM;	/* (Volume size must not be smaller than the size requiered) */
 800bd6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd6e:	2200      	movs	r2, #0
 800bd70:	469a      	mov	sl, r3
 800bd72:	4693      	mov	fp, r2
 800bd74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd76:	895b      	ldrh	r3, [r3, #10]
 800bd78:	461a      	mov	r2, r3
 800bd7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd7c:	fb02 f303 	mul.w	r3, r2, r3
 800bd80:	2200      	movs	r2, #0
 800bd82:	4698      	mov	r8, r3
 800bd84:	4691      	mov	r9, r2
 800bd86:	eb1a 0408 	adds.w	r4, sl, r8
 800bd8a:	eb4b 0509 	adc.w	r5, fp, r9
 800bd8e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800bd92:	42a2      	cmp	r2, r4
 800bd94:	41ab      	sbcs	r3, r5
 800bd96:	d201      	bcs.n	800bd9c <find_volume+0x304>
 800bd98:	230d      	movs	r3, #13
 800bd9a:	e1c3      	b.n	800c124 <find_volume+0x68c>
		fs->dirbase = ld_dword(fs->win + BPB_RootClusEx);
 800bd9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd9e:	3338      	adds	r3, #56	@ 0x38
 800bda0:	3360      	adds	r3, #96	@ 0x60
 800bda2:	4618      	mov	r0, r3
 800bda4:	f7fc fdfb 	bl	800899e <ld_dword>
 800bda8:	4602      	mov	r2, r0
 800bdaa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bdac:	62da      	str	r2, [r3, #44]	@ 0x2c

		/* Check if bitmap location is in assumption (at the first cluster) */
		if (move_window(fs, clust2sect(fs, fs->dirbase)) != FR_OK) return FR_DISK_ERR;
 800bdae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bdb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdb2:	4619      	mov	r1, r3
 800bdb4:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800bdb6:	f7fd fa89 	bl	80092cc <clust2sect>
 800bdba:	4603      	mov	r3, r0
 800bdbc:	4619      	mov	r1, r3
 800bdbe:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800bdc0:	f7fd f9e8 	bl	8009194 <move_window>
 800bdc4:	4603      	mov	r3, r0
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d001      	beq.n	800bdce <find_volume+0x336>
 800bdca:	2301      	movs	r3, #1
 800bdcc:	e1aa      	b.n	800c124 <find_volume+0x68c>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 800bdce:	2300      	movs	r3, #0
 800bdd0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bdd2:	e015      	b.n	800be00 <find_volume+0x368>
			if (fs->win[i] == 0x81 && ld_dword(fs->win + i + 20) == 2) break;	/* 81 entry with cluster #2? */
 800bdd4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bdd6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bdd8:	4413      	add	r3, r2
 800bdda:	3338      	adds	r3, #56	@ 0x38
 800bddc:	781b      	ldrb	r3, [r3, #0]
 800bdde:	2b81      	cmp	r3, #129	@ 0x81
 800bde0:	d10b      	bne.n	800bdfa <find_volume+0x362>
 800bde2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bde4:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800bde8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bdea:	3314      	adds	r3, #20
 800bdec:	4413      	add	r3, r2
 800bdee:	4618      	mov	r0, r3
 800bdf0:	f7fc fdd5 	bl	800899e <ld_dword>
 800bdf4:	4603      	mov	r3, r0
 800bdf6:	2b02      	cmp	r3, #2
 800bdf8:	d007      	beq.n	800be0a <find_volume+0x372>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 800bdfa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bdfc:	3320      	adds	r3, #32
 800bdfe:	65bb      	str	r3, [r7, #88]	@ 0x58
 800be00:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800be02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800be06:	d3e5      	bcc.n	800bdd4 <find_volume+0x33c>
 800be08:	e000      	b.n	800be0c <find_volume+0x374>
			if (fs->win[i] == 0x81 && ld_dword(fs->win + i + 20) == 2) break;	/* 81 entry with cluster #2? */
 800be0a:	bf00      	nop
		}
		if (i == SS(fs)) return FR_NO_FILESYSTEM;
 800be0c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800be0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800be12:	d101      	bne.n	800be18 <find_volume+0x380>
 800be14:	230d      	movs	r3, #13
 800be16:	e185      	b.n	800c124 <find_volume+0x68c>
#if !_FS_READONLY
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800be18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be1a:	f04f 32ff 	mov.w	r2, #4294967295
 800be1e:	619a      	str	r2, [r3, #24]
 800be20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be22:	699a      	ldr	r2, [r3, #24]
 800be24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be26:	615a      	str	r2, [r3, #20]
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
 800be28:	2304      	movs	r3, #4
 800be2a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800be2e:	e167      	b.n	800c100 <find_volume+0x668>
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800be30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be32:	3338      	adds	r3, #56	@ 0x38
 800be34:	330b      	adds	r3, #11
 800be36:	4618      	mov	r0, r3
 800be38:	f7fc fd98 	bl	800896c <ld_word>
 800be3c:	4603      	mov	r3, r0
 800be3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800be42:	d001      	beq.n	800be48 <find_volume+0x3b0>
 800be44:	230d      	movs	r3, #13
 800be46:	e16d      	b.n	800c124 <find_volume+0x68c>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800be48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be4a:	3338      	adds	r3, #56	@ 0x38
 800be4c:	3316      	adds	r3, #22
 800be4e:	4618      	mov	r0, r3
 800be50:	f7fc fd8c 	bl	800896c <ld_word>
 800be54:	4603      	mov	r3, r0
 800be56:	667b      	str	r3, [r7, #100]	@ 0x64
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800be58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d106      	bne.n	800be6c <find_volume+0x3d4>
 800be5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be60:	3338      	adds	r3, #56	@ 0x38
 800be62:	3324      	adds	r3, #36	@ 0x24
 800be64:	4618      	mov	r0, r3
 800be66:	f7fc fd9a 	bl	800899e <ld_dword>
 800be6a:	6678      	str	r0, [r7, #100]	@ 0x64
		fs->fsize = fasize;
 800be6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be6e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800be70:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800be72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be74:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800be78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be7a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800be7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be7e:	789b      	ldrb	r3, [r3, #2]
 800be80:	2b01      	cmp	r3, #1
 800be82:	d005      	beq.n	800be90 <find_volume+0x3f8>
 800be84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be86:	789b      	ldrb	r3, [r3, #2]
 800be88:	2b02      	cmp	r3, #2
 800be8a:	d001      	beq.n	800be90 <find_volume+0x3f8>
 800be8c:	230d      	movs	r3, #13
 800be8e:	e149      	b.n	800c124 <find_volume+0x68c>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800be90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be92:	789b      	ldrb	r3, [r3, #2]
 800be94:	461a      	mov	r2, r3
 800be96:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800be98:	fb02 f303 	mul.w	r3, r2, r3
 800be9c:	667b      	str	r3, [r7, #100]	@ 0x64

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800be9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bea0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bea4:	461a      	mov	r2, r3
 800bea6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bea8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800beaa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800beac:	895b      	ldrh	r3, [r3, #10]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d008      	beq.n	800bec4 <find_volume+0x42c>
 800beb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800beb4:	895b      	ldrh	r3, [r3, #10]
 800beb6:	461a      	mov	r2, r3
 800beb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800beba:	895b      	ldrh	r3, [r3, #10]
 800bebc:	3b01      	subs	r3, #1
 800bebe:	4013      	ands	r3, r2
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d001      	beq.n	800bec8 <find_volume+0x430>
 800bec4:	230d      	movs	r3, #13
 800bec6:	e12d      	b.n	800c124 <find_volume+0x68c>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800bec8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800beca:	3338      	adds	r3, #56	@ 0x38
 800becc:	3311      	adds	r3, #17
 800bece:	4618      	mov	r0, r3
 800bed0:	f7fc fd4c 	bl	800896c <ld_word>
 800bed4:	4603      	mov	r3, r0
 800bed6:	461a      	mov	r2, r3
 800bed8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800beda:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800bedc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bede:	891b      	ldrh	r3, [r3, #8]
 800bee0:	f003 030f 	and.w	r3, r3, #15
 800bee4:	b29b      	uxth	r3, r3
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d001      	beq.n	800beee <find_volume+0x456>
 800beea:	230d      	movs	r3, #13
 800beec:	e11a      	b.n	800c124 <find_volume+0x68c>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800beee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bef0:	3338      	adds	r3, #56	@ 0x38
 800bef2:	3313      	adds	r3, #19
 800bef4:	4618      	mov	r0, r3
 800bef6:	f7fc fd39 	bl	800896c <ld_word>
 800befa:	4603      	mov	r3, r0
 800befc:	663b      	str	r3, [r7, #96]	@ 0x60
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800befe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d106      	bne.n	800bf12 <find_volume+0x47a>
 800bf04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf06:	3338      	adds	r3, #56	@ 0x38
 800bf08:	3320      	adds	r3, #32
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	f7fc fd47 	bl	800899e <ld_dword>
 800bf10:	6638      	str	r0, [r7, #96]	@ 0x60

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800bf12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf14:	3338      	adds	r3, #56	@ 0x38
 800bf16:	330e      	adds	r3, #14
 800bf18:	4618      	mov	r0, r3
 800bf1a:	f7fc fd27 	bl	800896c <ld_word>
 800bf1e:	4603      	mov	r3, r0
 800bf20:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800bf24:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d101      	bne.n	800bf30 <find_volume+0x498>
 800bf2c:	230d      	movs	r3, #13
 800bf2e:	e0f9      	b.n	800c124 <find_volume+0x68c>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800bf30:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800bf34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bf36:	4413      	add	r3, r2
 800bf38:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bf3a:	8912      	ldrh	r2, [r2, #8]
 800bf3c:	0912      	lsrs	r2, r2, #4
 800bf3e:	b292      	uxth	r2, r2
 800bf40:	4413      	add	r3, r2
 800bf42:	643b      	str	r3, [r7, #64]	@ 0x40
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800bf44:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bf46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf48:	429a      	cmp	r2, r3
 800bf4a:	d201      	bcs.n	800bf50 <find_volume+0x4b8>
 800bf4c:	230d      	movs	r3, #13
 800bf4e:	e0e9      	b.n	800c124 <find_volume+0x68c>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800bf50:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bf52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf54:	1ad3      	subs	r3, r2, r3
 800bf56:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bf58:	8952      	ldrh	r2, [r2, #10]
 800bf5a:	fbb3 f3f2 	udiv	r3, r3, r2
 800bf5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800bf60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d101      	bne.n	800bf6a <find_volume+0x4d2>
 800bf66:	230d      	movs	r3, #13
 800bf68:	e0dc      	b.n	800c124 <find_volume+0x68c>
		fmt = FS_FAT32;
 800bf6a:	2303      	movs	r3, #3
 800bf6c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800bf70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf72:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800bf76:	4293      	cmp	r3, r2
 800bf78:	d802      	bhi.n	800bf80 <find_volume+0x4e8>
 800bf7a:	2302      	movs	r3, #2
 800bf7c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800bf80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf82:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800bf86:	4293      	cmp	r3, r2
 800bf88:	d802      	bhi.n	800bf90 <find_volume+0x4f8>
 800bf8a:	2301      	movs	r3, #1
 800bf8c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800bf90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf92:	1c9a      	adds	r2, r3, #2
 800bf94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf96:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800bf98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf9a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800bf9c:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800bf9e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800bfa2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bfa4:	441a      	add	r2, r3
 800bfa6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfa8:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800bfaa:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800bfac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bfae:	441a      	add	r2, r3
 800bfb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfb2:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 800bfb4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800bfb8:	2b03      	cmp	r3, #3
 800bfba:	d11e      	bne.n	800bffa <find_volume+0x562>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800bfbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfbe:	3338      	adds	r3, #56	@ 0x38
 800bfc0:	332a      	adds	r3, #42	@ 0x2a
 800bfc2:	4618      	mov	r0, r3
 800bfc4:	f7fc fcd2 	bl	800896c <ld_word>
 800bfc8:	4603      	mov	r3, r0
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d001      	beq.n	800bfd2 <find_volume+0x53a>
 800bfce:	230d      	movs	r3, #13
 800bfd0:	e0a8      	b.n	800c124 <find_volume+0x68c>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800bfd2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfd4:	891b      	ldrh	r3, [r3, #8]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d001      	beq.n	800bfde <find_volume+0x546>
 800bfda:	230d      	movs	r3, #13
 800bfdc:	e0a2      	b.n	800c124 <find_volume+0x68c>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800bfde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfe0:	3338      	adds	r3, #56	@ 0x38
 800bfe2:	332c      	adds	r3, #44	@ 0x2c
 800bfe4:	4618      	mov	r0, r3
 800bfe6:	f7fc fcda 	bl	800899e <ld_dword>
 800bfea:	4602      	mov	r2, r0
 800bfec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfee:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800bff0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bff2:	69db      	ldr	r3, [r3, #28]
 800bff4:	009b      	lsls	r3, r3, #2
 800bff6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bff8:	e01f      	b.n	800c03a <find_volume+0x5a2>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800bffa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bffc:	891b      	ldrh	r3, [r3, #8]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d101      	bne.n	800c006 <find_volume+0x56e>
 800c002:	230d      	movs	r3, #13
 800c004:	e08e      	b.n	800c124 <find_volume+0x68c>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c006:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c008:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c00a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c00c:	441a      	add	r2, r3
 800c00e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c010:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c012:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c016:	2b02      	cmp	r3, #2
 800c018:	d103      	bne.n	800c022 <find_volume+0x58a>
 800c01a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c01c:	69db      	ldr	r3, [r3, #28]
 800c01e:	005b      	lsls	r3, r3, #1
 800c020:	e00a      	b.n	800c038 <find_volume+0x5a0>
 800c022:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c024:	69da      	ldr	r2, [r3, #28]
 800c026:	4613      	mov	r3, r2
 800c028:	005b      	lsls	r3, r3, #1
 800c02a:	4413      	add	r3, r2
 800c02c:	085a      	lsrs	r2, r3, #1
 800c02e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c030:	69db      	ldr	r3, [r3, #28]
 800c032:	f003 0301 	and.w	r3, r3, #1
 800c036:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800c038:	65fb      	str	r3, [r7, #92]	@ 0x5c
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c03a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c03c:	6a1a      	ldr	r2, [r3, #32]
 800c03e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c040:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800c044:	0a5b      	lsrs	r3, r3, #9
 800c046:	429a      	cmp	r2, r3
 800c048:	d201      	bcs.n	800c04e <find_volume+0x5b6>
 800c04a:	230d      	movs	r3, #13
 800c04c:	e06a      	b.n	800c124 <find_volume+0x68c>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c04e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c050:	f04f 32ff 	mov.w	r2, #4294967295
 800c054:	619a      	str	r2, [r3, #24]
 800c056:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c058:	699a      	ldr	r2, [r3, #24]
 800c05a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c05c:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800c05e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c060:	2280      	movs	r2, #128	@ 0x80
 800c062:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800c064:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c068:	2b03      	cmp	r3, #3
 800c06a:	d149      	bne.n	800c100 <find_volume+0x668>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c06c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c06e:	3338      	adds	r3, #56	@ 0x38
 800c070:	3330      	adds	r3, #48	@ 0x30
 800c072:	4618      	mov	r0, r3
 800c074:	f7fc fc7a 	bl	800896c <ld_word>
 800c078:	4603      	mov	r3, r0
 800c07a:	2b01      	cmp	r3, #1
 800c07c:	d140      	bne.n	800c100 <find_volume+0x668>
			&& move_window(fs, bsect + 1) == FR_OK)
 800c07e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c080:	3301      	adds	r3, #1
 800c082:	4619      	mov	r1, r3
 800c084:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c086:	f7fd f885 	bl	8009194 <move_window>
 800c08a:	4603      	mov	r3, r0
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d137      	bne.n	800c100 <find_volume+0x668>
		{
			fs->fsi_flag = 0;
 800c090:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c092:	2200      	movs	r2, #0
 800c094:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800c096:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c098:	3338      	adds	r3, #56	@ 0x38
 800c09a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c09e:	4618      	mov	r0, r3
 800c0a0:	f7fc fc64 	bl	800896c <ld_word>
 800c0a4:	4603      	mov	r3, r0
 800c0a6:	461a      	mov	r2, r3
 800c0a8:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c0ac:	429a      	cmp	r2, r3
 800c0ae:	d127      	bne.n	800c100 <find_volume+0x668>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800c0b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0b2:	3338      	adds	r3, #56	@ 0x38
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	f7fc fc72 	bl	800899e <ld_dword>
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	4a1c      	ldr	r2, [pc, #112]	@ (800c130 <find_volume+0x698>)
 800c0be:	4293      	cmp	r3, r2
 800c0c0:	d11e      	bne.n	800c100 <find_volume+0x668>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800c0c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0c4:	3338      	adds	r3, #56	@ 0x38
 800c0c6:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	f7fc fc67 	bl	800899e <ld_dword>
 800c0d0:	4603      	mov	r3, r0
 800c0d2:	4a18      	ldr	r2, [pc, #96]	@ (800c134 <find_volume+0x69c>)
 800c0d4:	4293      	cmp	r3, r2
 800c0d6:	d113      	bne.n	800c100 <find_volume+0x668>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800c0d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0da:	3338      	adds	r3, #56	@ 0x38
 800c0dc:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	f7fc fc5c 	bl	800899e <ld_dword>
 800c0e6:	4602      	mov	r2, r0
 800c0e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0ea:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800c0ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0ee:	3338      	adds	r3, #56	@ 0x38
 800c0f0:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	f7fc fc52 	bl	800899e <ld_dword>
 800c0fa:	4602      	mov	r2, r0
 800c0fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0fe:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800c100:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c102:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 800c106:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800c108:	4b0b      	ldr	r3, [pc, #44]	@ (800c138 <find_volume+0x6a0>)
 800c10a:	881b      	ldrh	r3, [r3, #0]
 800c10c:	3301      	adds	r3, #1
 800c10e:	b29a      	uxth	r2, r3
 800c110:	4b09      	ldr	r3, [pc, #36]	@ (800c138 <find_volume+0x6a0>)
 800c112:	801a      	strh	r2, [r3, #0]
 800c114:	4b08      	ldr	r3, [pc, #32]	@ (800c138 <find_volume+0x6a0>)
 800c116:	881a      	ldrh	r2, [r3, #0]
 800c118:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c11a:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800c11c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c11e:	f7fc ffd1 	bl	80090c4 <clear_lock>
#endif
	return FR_OK;
 800c122:	2300      	movs	r3, #0
}
 800c124:	4618      	mov	r0, r3
 800c126:	3770      	adds	r7, #112	@ 0x70
 800c128:	46bd      	mov	sp, r7
 800c12a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c12e:	bf00      	nop
 800c130:	41615252 	.word	0x41615252
 800c134:	61417272 	.word	0x61417272
 800c138:	20001fd0 	.word	0x20001fd0

0800c13c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800c13c:	b580      	push	{r7, lr}
 800c13e:	b084      	sub	sp, #16
 800c140:	af00      	add	r7, sp, #0
 800c142:	6078      	str	r0, [r7, #4]
 800c144:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800c146:	2309      	movs	r3, #9
 800c148:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d01c      	beq.n	800c18a <validate+0x4e>
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	2b00      	cmp	r3, #0
 800c156:	d018      	beq.n	800c18a <validate+0x4e>
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	781b      	ldrb	r3, [r3, #0]
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d013      	beq.n	800c18a <validate+0x4e>
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	889a      	ldrh	r2, [r3, #4]
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	88db      	ldrh	r3, [r3, #6]
 800c16c:	429a      	cmp	r2, r3
 800c16e:	d10c      	bne.n	800c18a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	785b      	ldrb	r3, [r3, #1]
 800c176:	4618      	mov	r0, r3
 800c178:	f7fc fb5a 	bl	8008830 <disk_status>
 800c17c:	4603      	mov	r3, r0
 800c17e:	f003 0301 	and.w	r3, r3, #1
 800c182:	2b00      	cmp	r3, #0
 800c184:	d101      	bne.n	800c18a <validate+0x4e>
			res = FR_OK;
 800c186:	2300      	movs	r3, #0
 800c188:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800c18a:	7bfb      	ldrb	r3, [r7, #15]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d102      	bne.n	800c196 <validate+0x5a>
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	e000      	b.n	800c198 <validate+0x5c>
 800c196:	2300      	movs	r3, #0
 800c198:	683a      	ldr	r2, [r7, #0]
 800c19a:	6013      	str	r3, [r2, #0]
	return res;
 800c19c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c19e:	4618      	mov	r0, r3
 800c1a0:	3710      	adds	r7, #16
 800c1a2:	46bd      	mov	sp, r7
 800c1a4:	bd80      	pop	{r7, pc}
	...

0800c1a8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800c1a8:	b580      	push	{r7, lr}
 800c1aa:	b088      	sub	sp, #32
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	60f8      	str	r0, [r7, #12]
 800c1b0:	60b9      	str	r1, [r7, #8]
 800c1b2:	4613      	mov	r3, r2
 800c1b4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800c1b6:	68bb      	ldr	r3, [r7, #8]
 800c1b8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800c1ba:	f107 0310 	add.w	r3, r7, #16
 800c1be:	4618      	mov	r0, r3
 800c1c0:	f7ff fbc1 	bl	800b946 <get_ldnumber>
 800c1c4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800c1c6:	69fb      	ldr	r3, [r7, #28]
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	da01      	bge.n	800c1d0 <f_mount+0x28>
 800c1cc:	230b      	movs	r3, #11
 800c1ce:	e02b      	b.n	800c228 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800c1d0:	4a17      	ldr	r2, [pc, #92]	@ (800c230 <f_mount+0x88>)
 800c1d2:	69fb      	ldr	r3, [r7, #28]
 800c1d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c1d8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800c1da:	69bb      	ldr	r3, [r7, #24]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d005      	beq.n	800c1ec <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800c1e0:	69b8      	ldr	r0, [r7, #24]
 800c1e2:	f7fc ff6f 	bl	80090c4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800c1e6:	69bb      	ldr	r3, [r7, #24]
 800c1e8:	2200      	movs	r2, #0
 800c1ea:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d002      	beq.n	800c1f8 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800c1f8:	68fa      	ldr	r2, [r7, #12]
 800c1fa:	490d      	ldr	r1, [pc, #52]	@ (800c230 <f_mount+0x88>)
 800c1fc:	69fb      	ldr	r3, [r7, #28]
 800c1fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	2b00      	cmp	r3, #0
 800c206:	d002      	beq.n	800c20e <f_mount+0x66>
 800c208:	79fb      	ldrb	r3, [r7, #7]
 800c20a:	2b01      	cmp	r3, #1
 800c20c:	d001      	beq.n	800c212 <f_mount+0x6a>
 800c20e:	2300      	movs	r3, #0
 800c210:	e00a      	b.n	800c228 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800c212:	f107 010c 	add.w	r1, r7, #12
 800c216:	f107 0308 	add.w	r3, r7, #8
 800c21a:	2200      	movs	r2, #0
 800c21c:	4618      	mov	r0, r3
 800c21e:	f7ff fc3b 	bl	800ba98 <find_volume>
 800c222:	4603      	mov	r3, r0
 800c224:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800c226:	7dfb      	ldrb	r3, [r7, #23]
}
 800c228:	4618      	mov	r0, r3
 800c22a:	3720      	adds	r7, #32
 800c22c:	46bd      	mov	sp, r7
 800c22e:	bd80      	pop	{r7, pc}
 800c230:	20001fcc 	.word	0x20001fcc

0800c234 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800c234:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c238:	b0a8      	sub	sp, #160	@ 0xa0
 800c23a:	af00      	add	r7, sp, #0
 800c23c:	61f8      	str	r0, [r7, #28]
 800c23e:	61b9      	str	r1, [r7, #24]
 800c240:	4613      	mov	r3, r2
 800c242:	75fb      	strb	r3, [r7, #23]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800c244:	69fb      	ldr	r3, [r7, #28]
 800c246:	2b00      	cmp	r3, #0
 800c248:	d101      	bne.n	800c24e <f_open+0x1a>
 800c24a:	2309      	movs	r3, #9
 800c24c:	e2c7      	b.n	800c7de <f_open+0x5aa>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800c24e:	7dfb      	ldrb	r3, [r7, #23]
 800c250:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c254:	75fb      	strb	r3, [r7, #23]
	res = find_volume(&path, &fs, mode);
 800c256:	7dfa      	ldrb	r2, [r7, #23]
 800c258:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800c25c:	f107 0318 	add.w	r3, r7, #24
 800c260:	4618      	mov	r0, r3
 800c262:	f7ff fc19 	bl	800ba98 <find_volume>
 800c266:	4603      	mov	r3, r0
 800c268:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	if (res == FR_OK) {
 800c26c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c270:	2b00      	cmp	r3, #0
 800c272:	f040 82ab 	bne.w	800c7cc <f_open+0x598>
		dj.obj.fs = fs;
 800c276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c278:	62bb      	str	r3, [r7, #40]	@ 0x28
		INIT_NAMBUF(fs);
 800c27a:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800c27e:	f001 fa03 	bl	800d688 <ff_memalloc>
 800c282:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
 800c286:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d101      	bne.n	800c292 <f_open+0x5e>
 800c28e:	2311      	movs	r3, #17
 800c290:	e2a5      	b.n	800c7de <f_open+0x5aa>
 800c292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c294:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800c298:	60da      	str	r2, [r3, #12]
 800c29a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c29c:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800c2a0:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800c2a4:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800c2a6:	69ba      	ldr	r2, [r7, #24]
 800c2a8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c2ac:	4611      	mov	r1, r2
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	f7ff faa0 	bl	800b7f4 <follow_path>
 800c2b4:	4603      	mov	r3, r0
 800c2b6:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800c2ba:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d118      	bne.n	800c2f4 <f_open+0xc0>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800c2c2:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800c2c6:	b25b      	sxtb	r3, r3
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	da03      	bge.n	800c2d4 <f_open+0xa0>
				res = FR_INVALID_NAME;
 800c2cc:	2306      	movs	r3, #6
 800c2ce:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 800c2d2:	e00f      	b.n	800c2f4 <f_open+0xc0>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c2d4:	7dfb      	ldrb	r3, [r7, #23]
 800c2d6:	2b01      	cmp	r3, #1
 800c2d8:	bf8c      	ite	hi
 800c2da:	2301      	movhi	r3, #1
 800c2dc:	2300      	movls	r3, #0
 800c2de:	b2db      	uxtb	r3, r3
 800c2e0:	461a      	mov	r2, r3
 800c2e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c2e6:	4611      	mov	r1, r2
 800c2e8:	4618      	mov	r0, r3
 800c2ea:	f7fc fda3 	bl	8008e34 <chk_lock>
 800c2ee:	4603      	mov	r3, r0
 800c2f0:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800c2f4:	7dfb      	ldrb	r3, [r7, #23]
 800c2f6:	f003 031c 	and.w	r3, r3, #28
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	f000 8115 	beq.w	800c52a <f_open+0x2f6>
			if (res != FR_OK) {					/* No file, create new */
 800c300:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c304:	2b00      	cmp	r3, #0
 800c306:	d017      	beq.n	800c338 <f_open+0x104>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800c308:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c30c:	2b04      	cmp	r3, #4
 800c30e:	d10e      	bne.n	800c32e <f_open+0xfa>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800c310:	f7fc fdec 	bl	8008eec <enq_lock>
 800c314:	4603      	mov	r3, r0
 800c316:	2b00      	cmp	r3, #0
 800c318:	d006      	beq.n	800c328 <f_open+0xf4>
 800c31a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c31e:	4618      	mov	r0, r3
 800c320:	f7fe fdcc 	bl	800aebc <dir_register>
 800c324:	4603      	mov	r3, r0
 800c326:	e000      	b.n	800c32a <f_open+0xf6>
 800c328:	2312      	movs	r3, #18
 800c32a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800c32e:	7dfb      	ldrb	r3, [r7, #23]
 800c330:	f043 0308 	orr.w	r3, r3, #8
 800c334:	75fb      	strb	r3, [r7, #23]
 800c336:	e011      	b.n	800c35c <f_open+0x128>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800c338:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c33c:	f003 0311 	and.w	r3, r3, #17
 800c340:	2b00      	cmp	r3, #0
 800c342:	d003      	beq.n	800c34c <f_open+0x118>
					res = FR_DENIED;
 800c344:	2307      	movs	r3, #7
 800c346:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 800c34a:	e007      	b.n	800c35c <f_open+0x128>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800c34c:	7dfb      	ldrb	r3, [r7, #23]
 800c34e:	f003 0304 	and.w	r3, r3, #4
 800c352:	2b00      	cmp	r3, #0
 800c354:	d002      	beq.n	800c35c <f_open+0x128>
 800c356:	2308      	movs	r3, #8
 800c358:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800c35c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c360:	2b00      	cmp	r3, #0
 800c362:	f040 80fe 	bne.w	800c562 <f_open+0x32e>
 800c366:	7dfb      	ldrb	r3, [r7, #23]
 800c368:	f003 0308 	and.w	r3, r3, #8
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	f000 80f8 	beq.w	800c562 <f_open+0x32e>
				dw = GET_FATTIME();
 800c372:	f7fc f985 	bl	8008680 <get_fattime>
 800c376:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
#if _FS_EXFAT
				if (fs->fs_type == FS_EXFAT) {
 800c37a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c37c:	781b      	ldrb	r3, [r3, #0]
 800c37e:	2b04      	cmp	r3, #4
 800c380:	f040 8084 	bne.w	800c48c <f_open+0x258>
					/* Get current allocation info */
					fp->obj.fs = fs;
 800c384:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c386:	69fb      	ldr	r3, [r7, #28]
 800c388:	601a      	str	r2, [r3, #0]
					fp->obj.sclust = ld_dword(fs->dirbuf + XDIR_FstClus);
 800c38a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c38c:	691b      	ldr	r3, [r3, #16]
 800c38e:	3334      	adds	r3, #52	@ 0x34
 800c390:	4618      	mov	r0, r3
 800c392:	f7fc fb04 	bl	800899e <ld_dword>
 800c396:	4602      	mov	r2, r0
 800c398:	69fb      	ldr	r3, [r7, #28]
 800c39a:	609a      	str	r2, [r3, #8]
					fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800c39c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c39e:	691b      	ldr	r3, [r3, #16]
 800c3a0:	3338      	adds	r3, #56	@ 0x38
 800c3a2:	4618      	mov	r0, r3
 800c3a4:	f7fc fb1e 	bl	80089e4 <ld_qword>
 800c3a8:	4602      	mov	r2, r0
 800c3aa:	460b      	mov	r3, r1
 800c3ac:	69f9      	ldr	r1, [r7, #28]
 800c3ae:	e9c1 2304 	strd	r2, r3, [r1, #16]
					fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800c3b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3b4:	691b      	ldr	r3, [r3, #16]
 800c3b6:	3321      	adds	r3, #33	@ 0x21
 800c3b8:	781b      	ldrb	r3, [r3, #0]
 800c3ba:	f003 0302 	and.w	r3, r3, #2
 800c3be:	b2da      	uxtb	r2, r3
 800c3c0:	69fb      	ldr	r3, [r7, #28]
 800c3c2:	71da      	strb	r2, [r3, #7]
					fp->obj.n_frag = 0;
 800c3c4:	69fb      	ldr	r3, [r7, #28]
 800c3c6:	2200      	movs	r2, #0
 800c3c8:	61da      	str	r2, [r3, #28]
					/* Initialize directory entry block */
					st_dword(fs->dirbuf + XDIR_CrtTime, dw);	/* Set created time */
 800c3ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3cc:	691b      	ldr	r3, [r3, #16]
 800c3ce:	3308      	adds	r3, #8
 800c3d0:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800c3d4:	4618      	mov	r0, r3
 800c3d6:	f7fc fbfb 	bl	8008bd0 <st_dword>
					fs->dirbuf[XDIR_CrtTime10] = 0;
 800c3da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3dc:	691b      	ldr	r3, [r3, #16]
 800c3de:	3314      	adds	r3, #20
 800c3e0:	2200      	movs	r2, #0
 800c3e2:	701a      	strb	r2, [r3, #0]
					st_dword(fs->dirbuf + XDIR_ModTime, dw);	/* Set modified time */
 800c3e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3e6:	691b      	ldr	r3, [r3, #16]
 800c3e8:	330c      	adds	r3, #12
 800c3ea:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800c3ee:	4618      	mov	r0, r3
 800c3f0:	f7fc fbee 	bl	8008bd0 <st_dword>
					fs->dirbuf[XDIR_ModTime10] = 0;
 800c3f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3f6:	691b      	ldr	r3, [r3, #16]
 800c3f8:	3315      	adds	r3, #21
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	701a      	strb	r2, [r3, #0]
					fs->dirbuf[XDIR_Attr] = AM_ARC;				/* Reset attribute */
 800c3fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c400:	691b      	ldr	r3, [r3, #16]
 800c402:	3304      	adds	r3, #4
 800c404:	2220      	movs	r2, #32
 800c406:	701a      	strb	r2, [r3, #0]
					st_dword(fs->dirbuf + XDIR_FstClus, 0);		/* Reset file allocation info */
 800c408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c40a:	691b      	ldr	r3, [r3, #16]
 800c40c:	3334      	adds	r3, #52	@ 0x34
 800c40e:	2100      	movs	r1, #0
 800c410:	4618      	mov	r0, r3
 800c412:	f7fc fbdd 	bl	8008bd0 <st_dword>
					st_qword(fs->dirbuf + XDIR_FileSize, 0);
 800c416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c418:	691b      	ldr	r3, [r3, #16]
 800c41a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800c41e:	f04f 0200 	mov.w	r2, #0
 800c422:	f04f 0300 	mov.w	r3, #0
 800c426:	4608      	mov	r0, r1
 800c428:	f7fc fbfe 	bl	8008c28 <st_qword>
					st_qword(fs->dirbuf + XDIR_ValidFileSize, 0);
 800c42c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c42e:	691b      	ldr	r3, [r3, #16]
 800c430:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800c434:	f04f 0200 	mov.w	r2, #0
 800c438:	f04f 0300 	mov.w	r3, #0
 800c43c:	4608      	mov	r0, r1
 800c43e:	f7fc fbf3 	bl	8008c28 <st_qword>
					fs->dirbuf[XDIR_GenFlags] = 1;
 800c442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c444:	691b      	ldr	r3, [r3, #16]
 800c446:	3321      	adds	r3, #33	@ 0x21
 800c448:	2201      	movs	r2, #1
 800c44a:	701a      	strb	r2, [r3, #0]
					res = store_xdir(&dj);
 800c44c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c450:	4618      	mov	r0, r3
 800c452:	f7fe fa7f 	bl	800a954 <store_xdir>
 800c456:	4603      	mov	r3, r0
 800c458:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
					if (res == FR_OK && fp->obj.sclust) {		/* Remove the cluster chain if exist */
 800c45c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c460:	2b00      	cmp	r3, #0
 800c462:	d17e      	bne.n	800c562 <f_open+0x32e>
 800c464:	69fb      	ldr	r3, [r7, #28]
 800c466:	689b      	ldr	r3, [r3, #8]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d07a      	beq.n	800c562 <f_open+0x32e>
						res = remove_chain(&fp->obj, fp->obj.sclust, 0);
 800c46c:	69f8      	ldr	r0, [r7, #28]
 800c46e:	69fb      	ldr	r3, [r7, #28]
 800c470:	689b      	ldr	r3, [r3, #8]
 800c472:	2200      	movs	r2, #0
 800c474:	4619      	mov	r1, r3
 800c476:	f7fd fa97 	bl	80099a8 <remove_chain>
 800c47a:	4603      	mov	r3, r0
 800c47c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
						fs->last_clst = fp->obj.sclust - 1;		/* Reuse the cluster hole */
 800c480:	69fb      	ldr	r3, [r7, #28]
 800c482:	689a      	ldr	r2, [r3, #8]
 800c484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c486:	3a01      	subs	r2, #1
 800c488:	615a      	str	r2, [r3, #20]
 800c48a:	e06a      	b.n	800c562 <f_open+0x32e>
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800c48c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c48e:	330e      	adds	r3, #14
 800c490:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800c494:	4618      	mov	r0, r3
 800c496:	f7fc fb9b 	bl	8008bd0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800c49a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c49c:	3316      	adds	r3, #22
 800c49e:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	f7fc fb94 	bl	8008bd0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800c4a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c4aa:	330b      	adds	r3, #11
 800c4ac:	2220      	movs	r2, #32
 800c4ae:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800c4b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4b2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c4b4:	4611      	mov	r1, r2
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	f7fd fe26 	bl	800a108 <ld_clust>
 800c4bc:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800c4c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4c2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800c4c4:	2200      	movs	r2, #0
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	f7fd fe3d 	bl	800a146 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800c4cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c4ce:	331c      	adds	r3, #28
 800c4d0:	2100      	movs	r1, #0
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	f7fc fb7c 	bl	8008bd0 <st_dword>
					fs->wflag = 1;
 800c4d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4da:	2201      	movs	r2, #1
 800c4dc:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800c4de:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d03d      	beq.n	800c562 <f_open+0x32e>
						dw = fs->winsect;
 800c4e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4ea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
						res = remove_chain(&dj.obj, cl, 0);
 800c4ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c4f2:	2200      	movs	r2, #0
 800c4f4:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	f7fd fa55 	bl	80099a8 <remove_chain>
 800c4fe:	4603      	mov	r3, r0
 800c500:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
						if (res == FR_OK) {
 800c504:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d12a      	bne.n	800c562 <f_open+0x32e>
							res = move_window(fs, dw);
 800c50c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c50e:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800c512:	4618      	mov	r0, r3
 800c514:	f7fc fe3e 	bl	8009194 <move_window>
 800c518:	4603      	mov	r3, r0
 800c51a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800c51e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c520:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c524:	3a01      	subs	r2, #1
 800c526:	615a      	str	r2, [r3, #20]
 800c528:	e01b      	b.n	800c562 <f_open+0x32e>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800c52a:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d117      	bne.n	800c562 <f_open+0x32e>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800c532:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c536:	f003 0310 	and.w	r3, r3, #16
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d003      	beq.n	800c546 <f_open+0x312>
					res = FR_NO_FILE;
 800c53e:	2304      	movs	r3, #4
 800c540:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 800c544:	e00d      	b.n	800c562 <f_open+0x32e>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800c546:	7dfb      	ldrb	r3, [r7, #23]
 800c548:	f003 0302 	and.w	r3, r3, #2
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d008      	beq.n	800c562 <f_open+0x32e>
 800c550:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c554:	f003 0301 	and.w	r3, r3, #1
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d002      	beq.n	800c562 <f_open+0x32e>
						res = FR_DENIED;
 800c55c:	2307      	movs	r3, #7
 800c55e:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
					}
				}
			}
		}
		if (res == FR_OK) {
 800c562:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c566:	2b00      	cmp	r3, #0
 800c568:	d126      	bne.n	800c5b8 <f_open+0x384>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800c56a:	7dfb      	ldrb	r3, [r7, #23]
 800c56c:	f003 0308 	and.w	r3, r3, #8
 800c570:	2b00      	cmp	r3, #0
 800c572:	d003      	beq.n	800c57c <f_open+0x348>
				mode |= FA_MODIFIED;
 800c574:	7dfb      	ldrb	r3, [r7, #23]
 800c576:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c57a:	75fb      	strb	r3, [r7, #23]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800c57c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c57e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c580:	69fb      	ldr	r3, [r7, #28]
 800c582:	649a      	str	r2, [r3, #72]	@ 0x48
			fp->dir_ptr = dj.dir;
 800c584:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c586:	69fb      	ldr	r3, [r7, #28]
 800c588:	64da      	str	r2, [r3, #76]	@ 0x4c
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c58a:	7dfb      	ldrb	r3, [r7, #23]
 800c58c:	2b01      	cmp	r3, #1
 800c58e:	bf8c      	ite	hi
 800c590:	2301      	movhi	r3, #1
 800c592:	2300      	movls	r3, #0
 800c594:	b2db      	uxtb	r3, r3
 800c596:	461a      	mov	r2, r3
 800c598:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c59c:	4611      	mov	r1, r2
 800c59e:	4618      	mov	r0, r3
 800c5a0:	f7fc fcc6 	bl	8008f30 <inc_lock>
 800c5a4:	4602      	mov	r2, r0
 800c5a6:	69fb      	ldr	r3, [r7, #28]
 800c5a8:	62da      	str	r2, [r3, #44]	@ 0x2c
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800c5aa:	69fb      	ldr	r3, [r7, #28]
 800c5ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d102      	bne.n	800c5b8 <f_open+0x384>
 800c5b2:	2302      	movs	r3, #2
 800c5b4:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800c5b8:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	f040 8101 	bne.w	800c7c4 <f_open+0x590>
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800c5c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5c4:	781b      	ldrb	r3, [r3, #0]
 800c5c6:	2b04      	cmp	r3, #4
 800c5c8:	d12d      	bne.n	800c626 <f_open+0x3f2>
				fp->obj.c_scl = dj.obj.sclust;							/* Get containing directory info */
 800c5ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c5cc:	69fb      	ldr	r3, [r7, #28]
 800c5ce:	621a      	str	r2, [r3, #32]
				fp->obj.c_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
 800c5d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800c5d4:	4613      	mov	r3, r2
 800c5d6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800c5da:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800c5de:	431a      	orrs	r2, r3
 800c5e0:	69fb      	ldr	r3, [r7, #28]
 800c5e2:	625a      	str	r2, [r3, #36]	@ 0x24
				fp->obj.c_ofs = dj.blk_ofs;
 800c5e4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c5e6:	69fb      	ldr	r3, [r7, #28]
 800c5e8:	629a      	str	r2, [r3, #40]	@ 0x28
				fp->obj.sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Get object allocation info */
 800c5ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5ec:	691b      	ldr	r3, [r3, #16]
 800c5ee:	3334      	adds	r3, #52	@ 0x34
 800c5f0:	4618      	mov	r0, r3
 800c5f2:	f7fc f9d4 	bl	800899e <ld_dword>
 800c5f6:	4602      	mov	r2, r0
 800c5f8:	69fb      	ldr	r3, [r7, #28]
 800c5fa:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800c5fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5fe:	691b      	ldr	r3, [r3, #16]
 800c600:	3338      	adds	r3, #56	@ 0x38
 800c602:	4618      	mov	r0, r3
 800c604:	f7fc f9ee 	bl	80089e4 <ld_qword>
 800c608:	4602      	mov	r2, r0
 800c60a:	460b      	mov	r3, r1
 800c60c:	69f9      	ldr	r1, [r7, #28]
 800c60e:	e9c1 2304 	strd	r2, r3, [r1, #16]
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800c612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c614:	691b      	ldr	r3, [r3, #16]
 800c616:	3321      	adds	r3, #33	@ 0x21
 800c618:	781b      	ldrb	r3, [r3, #0]
 800c61a:	f003 0302 	and.w	r3, r3, #2
 800c61e:	b2da      	uxtb	r2, r3
 800c620:	69fb      	ldr	r3, [r7, #28]
 800c622:	71da      	strb	r2, [r3, #7]
 800c624:	e016      	b.n	800c654 <f_open+0x420>
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800c626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c628:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c62a:	4611      	mov	r1, r2
 800c62c:	4618      	mov	r0, r3
 800c62e:	f7fd fd6b 	bl	800a108 <ld_clust>
 800c632:	4602      	mov	r2, r0
 800c634:	69fb      	ldr	r3, [r7, #28]
 800c636:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800c638:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c63a:	331c      	adds	r3, #28
 800c63c:	4618      	mov	r0, r3
 800c63e:	f7fc f9ae 	bl	800899e <ld_dword>
 800c642:	4603      	mov	r3, r0
 800c644:	2200      	movs	r2, #0
 800c646:	60bb      	str	r3, [r7, #8]
 800c648:	60fa      	str	r2, [r7, #12]
 800c64a:	69fb      	ldr	r3, [r7, #28]
 800c64c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c650:	e9c3 1204 	strd	r1, r2, [r3, #16]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800c654:	69fb      	ldr	r3, [r7, #28]
 800c656:	2200      	movs	r2, #0
 800c658:	651a      	str	r2, [r3, #80]	@ 0x50
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800c65a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c65c:	69fb      	ldr	r3, [r7, #28]
 800c65e:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800c660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c662:	88da      	ldrh	r2, [r3, #6]
 800c664:	69fb      	ldr	r3, [r7, #28]
 800c666:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800c668:	69fb      	ldr	r3, [r7, #28]
 800c66a:	7dfa      	ldrb	r2, [r7, #23]
 800c66c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			fp->err = 0;			/* Clear error flag */
 800c670:	69fb      	ldr	r3, [r7, #28]
 800c672:	2200      	movs	r2, #0
 800c674:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			fp->sect = 0;			/* Invalidate current data sector */
 800c678:	69fb      	ldr	r3, [r7, #28]
 800c67a:	2200      	movs	r2, #0
 800c67c:	645a      	str	r2, [r3, #68]	@ 0x44
			fp->fptr = 0;			/* Set file pointer top of the file */
 800c67e:	69f9      	ldr	r1, [r7, #28]
 800c680:	f04f 0200 	mov.w	r2, #0
 800c684:	f04f 0300 	mov.w	r3, #0
 800c688:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800c68c:	69fb      	ldr	r3, [r7, #28]
 800c68e:	3354      	adds	r3, #84	@ 0x54
 800c690:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c694:	2100      	movs	r1, #0
 800c696:	4618      	mov	r0, r3
 800c698:	f7fc fb6f 	bl	8008d7a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800c69c:	7dfb      	ldrb	r3, [r7, #23]
 800c69e:	f003 0320 	and.w	r3, r3, #32
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	f000 808e 	beq.w	800c7c4 <f_open+0x590>
 800c6a8:	69fb      	ldr	r3, [r7, #28]
 800c6aa:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800c6ae:	4313      	orrs	r3, r2
 800c6b0:	f000 8088 	beq.w	800c7c4 <f_open+0x590>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800c6b4:	69fb      	ldr	r3, [r7, #28]
 800c6b6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800c6ba:	69f9      	ldr	r1, [r7, #28]
 800c6bc:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800c6c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6c2:	895b      	ldrh	r3, [r3, #10]
 800c6c4:	025b      	lsls	r3, r3, #9
 800c6c6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800c6ca:	69fb      	ldr	r3, [r7, #28]
 800c6cc:	689b      	ldr	r3, [r3, #8]
 800c6ce:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c6d2:	69fb      	ldr	r3, [r7, #28]
 800c6d4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800c6d8:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
 800c6dc:	e027      	b.n	800c72e <f_open+0x4fa>
					clst = get_fat(&fp->obj, clst);
 800c6de:	69fb      	ldr	r3, [r7, #28]
 800c6e0:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 800c6e4:	4618      	mov	r0, r3
 800c6e6:	f7fc fe11 	bl	800930c <get_fat>
 800c6ea:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
					if (clst <= 1) res = FR_INT_ERR;
 800c6ee:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c6f2:	2b01      	cmp	r3, #1
 800c6f4:	d802      	bhi.n	800c6fc <f_open+0x4c8>
 800c6f6:	2302      	movs	r3, #2
 800c6f8:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800c6fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c700:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c704:	d102      	bne.n	800c70c <f_open+0x4d8>
 800c706:	2301      	movs	r3, #1
 800c708:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c70c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c710:	2200      	movs	r2, #0
 800c712:	469a      	mov	sl, r3
 800c714:	4693      	mov	fp, r2
 800c716:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c71a:	ebb2 010a 	subs.w	r1, r2, sl
 800c71e:	6039      	str	r1, [r7, #0]
 800c720:	eb63 030b 	sbc.w	r3, r3, fp
 800c724:	607b      	str	r3, [r7, #4]
 800c726:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c72a:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
 800c72e:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c732:	2b00      	cmp	r3, #0
 800c734:	d10a      	bne.n	800c74c <f_open+0x518>
 800c736:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c73a:	2200      	movs	r2, #0
 800c73c:	4698      	mov	r8, r3
 800c73e:	4691      	mov	r9, r2
 800c740:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c744:	4590      	cmp	r8, r2
 800c746:	eb79 0303 	sbcs.w	r3, r9, r3
 800c74a:	d3c8      	bcc.n	800c6de <f_open+0x4aa>
				}
				fp->clust = clst;
 800c74c:	69fb      	ldr	r3, [r7, #28]
 800c74e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800c752:	641a      	str	r2, [r3, #64]	@ 0x40
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800c754:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d133      	bne.n	800c7c4 <f_open+0x590>
 800c75c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c760:	f3c2 0408 	ubfx	r4, r2, #0, #9
 800c764:	2500      	movs	r5, #0
 800c766:	ea54 0305 	orrs.w	r3, r4, r5
 800c76a:	d02b      	beq.n	800c7c4 <f_open+0x590>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800c76c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c76e:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 800c772:	4618      	mov	r0, r3
 800c774:	f7fc fdaa 	bl	80092cc <clust2sect>
 800c778:	67f8      	str	r0, [r7, #124]	@ 0x7c
 800c77a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d103      	bne.n	800c788 <f_open+0x554>
						res = FR_INT_ERR;
 800c780:	2302      	movs	r3, #2
 800c782:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 800c786:	e01d      	b.n	800c7c4 <f_open+0x590>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800c788:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 800c78c:	f04f 0200 	mov.w	r2, #0
 800c790:	f04f 0300 	mov.w	r3, #0
 800c794:	0a42      	lsrs	r2, r0, #9
 800c796:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 800c79a:	0a4b      	lsrs	r3, r1, #9
 800c79c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c79e:	441a      	add	r2, r3
 800c7a0:	69fb      	ldr	r3, [r7, #28]
 800c7a2:	645a      	str	r2, [r3, #68]	@ 0x44
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800c7a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7a6:	7858      	ldrb	r0, [r3, #1]
 800c7a8:	69fb      	ldr	r3, [r7, #28]
 800c7aa:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800c7ae:	69fb      	ldr	r3, [r7, #28]
 800c7b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c7b2:	2301      	movs	r3, #1
 800c7b4:	f7fc f87c 	bl	80088b0 <disk_read>
 800c7b8:	4603      	mov	r3, r0
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d002      	beq.n	800c7c4 <f_open+0x590>
 800c7be:	2301      	movs	r3, #1
 800c7c0:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
				}
			}
#endif
		}

		FREE_NAMBUF();
 800c7c4:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800c7c8:	f000 ff6a 	bl	800d6a0 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800c7cc:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d002      	beq.n	800c7da <f_open+0x5a6>
 800c7d4:	69fb      	ldr	r3, [r7, #28]
 800c7d6:	2200      	movs	r2, #0
 800c7d8:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800c7da:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
}
 800c7de:	4618      	mov	r0, r3
 800c7e0:	37a0      	adds	r7, #160	@ 0xa0
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800c7e8 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800c7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7ec:	b095      	sub	sp, #84	@ 0x54
 800c7ee:	af00      	add	r7, sp, #0
 800c7f0:	61f8      	str	r0, [r7, #28]
 800c7f2:	61b9      	str	r1, [r7, #24]
 800c7f4:	617a      	str	r2, [r7, #20]
 800c7f6:	613b      	str	r3, [r7, #16]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800c7f8:	69bb      	ldr	r3, [r7, #24]
 800c7fa:	63fb      	str	r3, [r7, #60]	@ 0x3c


	*br = 0;	/* Clear read byte counter */
 800c7fc:	693b      	ldr	r3, [r7, #16]
 800c7fe:	2200      	movs	r2, #0
 800c800:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800c802:	69fb      	ldr	r3, [r7, #28]
 800c804:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800c808:	4611      	mov	r1, r2
 800c80a:	4618      	mov	r0, r3
 800c80c:	f7ff fc96 	bl	800c13c <validate>
 800c810:	4603      	mov	r3, r0
 800c812:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800c816:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d108      	bne.n	800c830 <f_read+0x48>
 800c81e:	69fb      	ldr	r3, [r7, #28]
 800c820:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800c824:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800c828:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d002      	beq.n	800c836 <f_read+0x4e>
 800c830:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c834:	e14b      	b.n	800cace <f_read+0x2e6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800c836:	69fb      	ldr	r3, [r7, #28]
 800c838:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c83c:	f003 0301 	and.w	r3, r3, #1
 800c840:	2b00      	cmp	r3, #0
 800c842:	d101      	bne.n	800c848 <f_read+0x60>
 800c844:	2307      	movs	r3, #7
 800c846:	e142      	b.n	800cace <f_read+0x2e6>
	remain = fp->obj.objsize - fp->fptr;
 800c848:	69fb      	ldr	r3, [r7, #28]
 800c84a:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800c84e:	69fb      	ldr	r3, [r7, #28]
 800c850:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c854:	1a86      	subs	r6, r0, r2
 800c856:	603e      	str	r6, [r7, #0]
 800c858:	eb61 0303 	sbc.w	r3, r1, r3
 800c85c:	607b      	str	r3, [r7, #4]
 800c85e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c862:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800c866:	697b      	ldr	r3, [r7, #20]
 800c868:	2200      	movs	r2, #0
 800c86a:	469a      	mov	sl, r3
 800c86c:	4693      	mov	fp, r2
 800c86e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800c872:	4552      	cmp	r2, sl
 800c874:	eb73 030b 	sbcs.w	r3, r3, fp
 800c878:	f080 8124 	bcs.w	800cac4 <f_read+0x2dc>
 800c87c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c87e:	617b      	str	r3, [r7, #20]

	for ( ;  btr;								/* Repeat until all data read */
 800c880:	e120      	b.n	800cac4 <f_read+0x2dc>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800c882:	69fb      	ldr	r3, [r7, #28]
 800c884:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c888:	f3c2 0408 	ubfx	r4, r2, #0, #9
 800c88c:	2500      	movs	r5, #0
 800c88e:	ea54 0305 	orrs.w	r3, r4, r5
 800c892:	f040 80d9 	bne.w	800ca48 <f_read+0x260>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800c896:	69fb      	ldr	r3, [r7, #28]
 800c898:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800c89c:	f04f 0200 	mov.w	r2, #0
 800c8a0:	f04f 0300 	mov.w	r3, #0
 800c8a4:	0a42      	lsrs	r2, r0, #9
 800c8a6:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 800c8aa:	0a4b      	lsrs	r3, r1, #9
 800c8ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8ae:	895b      	ldrh	r3, [r3, #10]
 800c8b0:	3b01      	subs	r3, #1
 800c8b2:	4013      	ands	r3, r2
 800c8b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (csect == 0) {					/* On the cluster boundary? */
 800c8b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d132      	bne.n	800c922 <f_read+0x13a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800c8bc:	69fb      	ldr	r3, [r7, #28]
 800c8be:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c8c2:	4313      	orrs	r3, r2
 800c8c4:	d103      	bne.n	800c8ce <f_read+0xe6>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800c8c6:	69fb      	ldr	r3, [r7, #28]
 800c8c8:	689b      	ldr	r3, [r3, #8]
 800c8ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c8cc:	e013      	b.n	800c8f6 <f_read+0x10e>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800c8ce:	69fb      	ldr	r3, [r7, #28]
 800c8d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d007      	beq.n	800c8e6 <f_read+0xfe>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800c8d6:	69fb      	ldr	r3, [r7, #28]
 800c8d8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c8dc:	69f8      	ldr	r0, [r7, #28]
 800c8de:	f7fd fa18 	bl	8009d12 <clmt_clust>
 800c8e2:	64b8      	str	r0, [r7, #72]	@ 0x48
 800c8e4:	e007      	b.n	800c8f6 <f_read+0x10e>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800c8e6:	69fa      	ldr	r2, [r7, #28]
 800c8e8:	69fb      	ldr	r3, [r7, #28]
 800c8ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c8ec:	4619      	mov	r1, r3
 800c8ee:	4610      	mov	r0, r2
 800c8f0:	f7fc fd0c 	bl	800930c <get_fat>
 800c8f4:	64b8      	str	r0, [r7, #72]	@ 0x48
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800c8f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c8f8:	2b01      	cmp	r3, #1
 800c8fa:	d805      	bhi.n	800c908 <f_read+0x120>
 800c8fc:	69fb      	ldr	r3, [r7, #28]
 800c8fe:	2202      	movs	r2, #2
 800c900:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800c904:	2302      	movs	r3, #2
 800c906:	e0e2      	b.n	800cace <f_read+0x2e6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c908:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c90a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c90e:	d105      	bne.n	800c91c <f_read+0x134>
 800c910:	69fb      	ldr	r3, [r7, #28]
 800c912:	2201      	movs	r2, #1
 800c914:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800c918:	2301      	movs	r3, #1
 800c91a:	e0d8      	b.n	800cace <f_read+0x2e6>
				fp->clust = clst;				/* Update current cluster */
 800c91c:	69fb      	ldr	r3, [r7, #28]
 800c91e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c920:	641a      	str	r2, [r3, #64]	@ 0x40
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800c922:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c924:	69fb      	ldr	r3, [r7, #28]
 800c926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c928:	4619      	mov	r1, r3
 800c92a:	4610      	mov	r0, r2
 800c92c:	f7fc fcce 	bl	80092cc <clust2sect>
 800c930:	62b8      	str	r0, [r7, #40]	@ 0x28
			if (!sect) ABORT(fs, FR_INT_ERR);
 800c932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c934:	2b00      	cmp	r3, #0
 800c936:	d105      	bne.n	800c944 <f_read+0x15c>
 800c938:	69fb      	ldr	r3, [r7, #28]
 800c93a:	2202      	movs	r2, #2
 800c93c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800c940:	2302      	movs	r3, #2
 800c942:	e0c4      	b.n	800cace <f_read+0x2e6>
			sect += csect;
 800c944:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c948:	4413      	add	r3, r2
 800c94a:	62bb      	str	r3, [r7, #40]	@ 0x28
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800c94c:	697b      	ldr	r3, [r7, #20]
 800c94e:	0a5b      	lsrs	r3, r3, #9
 800c950:	643b      	str	r3, [r7, #64]	@ 0x40
			if (cc) {							/* Read maximum contiguous sectors directly */
 800c952:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c954:	2b00      	cmp	r3, #0
 800c956:	d03b      	beq.n	800c9d0 <f_read+0x1e8>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800c958:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c95a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c95c:	4413      	add	r3, r2
 800c95e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c960:	8952      	ldrh	r2, [r2, #10]
 800c962:	4293      	cmp	r3, r2
 800c964:	d905      	bls.n	800c972 <f_read+0x18a>
					cc = fs->csize - csect;
 800c966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c968:	895b      	ldrh	r3, [r3, #10]
 800c96a:	461a      	mov	r2, r3
 800c96c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c96e:	1ad3      	subs	r3, r2, r3
 800c970:	643b      	str	r3, [r7, #64]	@ 0x40
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c974:	7858      	ldrb	r0, [r3, #1]
 800c976:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c978:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c97a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c97c:	f7fb ff98 	bl	80088b0 <disk_read>
 800c980:	4603      	mov	r3, r0
 800c982:	2b00      	cmp	r3, #0
 800c984:	d005      	beq.n	800c992 <f_read+0x1aa>
 800c986:	69fb      	ldr	r3, [r7, #28]
 800c988:	2201      	movs	r2, #1
 800c98a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800c98e:	2301      	movs	r3, #1
 800c990:	e09d      	b.n	800cace <f_read+0x2e6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800c992:	69fb      	ldr	r3, [r7, #28]
 800c994:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c998:	b25b      	sxtb	r3, r3
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	da14      	bge.n	800c9c8 <f_read+0x1e0>
 800c99e:	69fb      	ldr	r3, [r7, #28]
 800c9a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c9a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9a4:	1ad3      	subs	r3, r2, r3
 800c9a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c9a8:	429a      	cmp	r2, r3
 800c9aa:	d90d      	bls.n	800c9c8 <f_read+0x1e0>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800c9ac:	69fb      	ldr	r3, [r7, #28]
 800c9ae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c9b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9b2:	1ad3      	subs	r3, r2, r3
 800c9b4:	025b      	lsls	r3, r3, #9
 800c9b6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c9b8:	18d0      	adds	r0, r2, r3
 800c9ba:	69fb      	ldr	r3, [r7, #28]
 800c9bc:	3354      	adds	r3, #84	@ 0x54
 800c9be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c9c2:	4619      	mov	r1, r3
 800c9c4:	f7fc f9b8 	bl	8008d38 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800c9c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c9ca:	025b      	lsls	r3, r3, #9
 800c9cc:	647b      	str	r3, [r7, #68]	@ 0x44
				continue;
 800c9ce:	e059      	b.n	800ca84 <f_read+0x29c>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800c9d0:	69fb      	ldr	r3, [r7, #28]
 800c9d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c9d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c9d6:	429a      	cmp	r2, r3
 800c9d8:	d033      	beq.n	800ca42 <f_read+0x25a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800c9da:	69fb      	ldr	r3, [r7, #28]
 800c9dc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c9e0:	b25b      	sxtb	r3, r3
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	da1b      	bge.n	800ca1e <f_read+0x236>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c9e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9e8:	7858      	ldrb	r0, [r3, #1]
 800c9ea:	69fb      	ldr	r3, [r7, #28]
 800c9ec:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800c9f0:	69fb      	ldr	r3, [r7, #28]
 800c9f2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c9f4:	2301      	movs	r3, #1
 800c9f6:	f7fb ff7b 	bl	80088f0 <disk_write>
 800c9fa:	4603      	mov	r3, r0
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d005      	beq.n	800ca0c <f_read+0x224>
 800ca00:	69fb      	ldr	r3, [r7, #28]
 800ca02:	2201      	movs	r2, #1
 800ca04:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800ca08:	2301      	movs	r3, #1
 800ca0a:	e060      	b.n	800cace <f_read+0x2e6>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ca0c:	69fb      	ldr	r3, [r7, #28]
 800ca0e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ca12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ca16:	b2da      	uxtb	r2, r3
 800ca18:	69fb      	ldr	r3, [r7, #28]
 800ca1a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800ca1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca20:	7858      	ldrb	r0, [r3, #1]
 800ca22:	69fb      	ldr	r3, [r7, #28]
 800ca24:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800ca28:	2301      	movs	r3, #1
 800ca2a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ca2c:	f7fb ff40 	bl	80088b0 <disk_read>
 800ca30:	4603      	mov	r3, r0
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d005      	beq.n	800ca42 <f_read+0x25a>
 800ca36:	69fb      	ldr	r3, [r7, #28]
 800ca38:	2201      	movs	r2, #1
 800ca3a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800ca3e:	2301      	movs	r3, #1
 800ca40:	e045      	b.n	800cace <f_read+0x2e6>
			}
#endif
			fp->sect = sect;
 800ca42:	69fb      	ldr	r3, [r7, #28]
 800ca44:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ca46:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ca48:	69fb      	ldr	r3, [r7, #28]
 800ca4a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800ca4e:	4613      	mov	r3, r2
 800ca50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca54:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800ca58:	647b      	str	r3, [r7, #68]	@ 0x44
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800ca5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ca5c:	697b      	ldr	r3, [r7, #20]
 800ca5e:	429a      	cmp	r2, r3
 800ca60:	d901      	bls.n	800ca66 <f_read+0x27e>
 800ca62:	697b      	ldr	r3, [r7, #20]
 800ca64:	647b      	str	r3, [r7, #68]	@ 0x44
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800ca66:	69fb      	ldr	r3, [r7, #28]
 800ca68:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800ca6c:	69fb      	ldr	r3, [r7, #28]
 800ca6e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800ca72:	4613      	mov	r3, r2
 800ca74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca78:	440b      	add	r3, r1
 800ca7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ca7c:	4619      	mov	r1, r3
 800ca7e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800ca80:	f7fc f95a 	bl	8008d38 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800ca84:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ca86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca88:	4413      	add	r3, r2
 800ca8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ca8c:	69fb      	ldr	r3, [r7, #28]
 800ca8e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800ca92:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ca94:	2000      	movs	r0, #0
 800ca96:	4688      	mov	r8, r1
 800ca98:	4681      	mov	r9, r0
 800ca9a:	eb12 0108 	adds.w	r1, r2, r8
 800ca9e:	60b9      	str	r1, [r7, #8]
 800caa0:	eb43 0309 	adc.w	r3, r3, r9
 800caa4:	60fb      	str	r3, [r7, #12]
 800caa6:	69fb      	ldr	r3, [r7, #28]
 800caa8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800caac:	e9c3 120e 	strd	r1, r2, [r3, #56]	@ 0x38
 800cab0:	693b      	ldr	r3, [r7, #16]
 800cab2:	681a      	ldr	r2, [r3, #0]
 800cab4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cab6:	441a      	add	r2, r3
 800cab8:	693b      	ldr	r3, [r7, #16]
 800caba:	601a      	str	r2, [r3, #0]
 800cabc:	697a      	ldr	r2, [r7, #20]
 800cabe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cac0:	1ad3      	subs	r3, r2, r3
 800cac2:	617b      	str	r3, [r7, #20]
	for ( ;  btr;								/* Repeat until all data read */
 800cac4:	697b      	ldr	r3, [r7, #20]
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	f47f aedb 	bne.w	800c882 <f_read+0x9a>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800cacc:	2300      	movs	r3, #0
}
 800cace:	4618      	mov	r0, r3
 800cad0:	3754      	adds	r7, #84	@ 0x54
 800cad2:	46bd      	mov	sp, r7
 800cad4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cad8 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800cad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cadc:	b08d      	sub	sp, #52	@ 0x34
 800cade:	af00      	add	r7, sp, #0
 800cae0:	60f8      	str	r0, [r7, #12]
 800cae2:	60b9      	str	r1, [r7, #8]
 800cae4:	607a      	str	r2, [r7, #4]
 800cae6:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800cae8:	68bb      	ldr	r3, [r7, #8]
 800caea:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800caec:	683b      	ldr	r3, [r7, #0]
 800caee:	2200      	movs	r2, #0
 800caf0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	f107 0210 	add.w	r2, r7, #16
 800caf8:	4611      	mov	r1, r2
 800cafa:	4618      	mov	r0, r3
 800cafc:	f7ff fb1e 	bl	800c13c <validate>
 800cb00:	4603      	mov	r3, r0
 800cb02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800cb06:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d108      	bne.n	800cb20 <f_write+0x48>
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800cb14:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800cb18:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d002      	beq.n	800cb26 <f_write+0x4e>
 800cb20:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cb24:	e187      	b.n	800ce36 <f_write+0x35e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cb2c:	f003 0302 	and.w	r3, r3, #2
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d101      	bne.n	800cb38 <f_write+0x60>
 800cb34:	2307      	movs	r3, #7
 800cb36:	e17e      	b.n	800ce36 <f_write+0x35e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800cb38:	693b      	ldr	r3, [r7, #16]
 800cb3a:	781b      	ldrb	r3, [r3, #0]
 800cb3c:	2b04      	cmp	r3, #4
 800cb3e:	f000 816a 	beq.w	800ce16 <f_write+0x33e>
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	18d1      	adds	r1, r2, r3
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cb52:	4613      	mov	r3, r2
 800cb54:	4299      	cmp	r1, r3
 800cb56:	f080 815e 	bcs.w	800ce16 <f_write+0x33e>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cb60:	4613      	mov	r3, r2
 800cb62:	43db      	mvns	r3, r3
 800cb64:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800cb66:	e156      	b.n	800ce16 <f_write+0x33e>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cb6e:	f3c2 0408 	ubfx	r4, r2, #0, #9
 800cb72:	2500      	movs	r5, #0
 800cb74:	ea54 0305 	orrs.w	r3, r4, r5
 800cb78:	f040 80fb 	bne.w	800cd72 <f_write+0x29a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800cb82:	f04f 0200 	mov.w	r2, #0
 800cb86:	f04f 0300 	mov.w	r3, #0
 800cb8a:	0a42      	lsrs	r2, r0, #9
 800cb8c:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 800cb90:	0a4b      	lsrs	r3, r1, #9
 800cb92:	693b      	ldr	r3, [r7, #16]
 800cb94:	895b      	ldrh	r3, [r3, #10]
 800cb96:	3b01      	subs	r3, #1
 800cb98:	4013      	ands	r3, r2
 800cb9a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800cb9c:	69bb      	ldr	r3, [r7, #24]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d146      	bne.n	800cc30 <f_write+0x158>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cba8:	4313      	orrs	r3, r2
 800cbaa:	d10c      	bne.n	800cbc6 <f_write+0xee>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	689b      	ldr	r3, [r3, #8]
 800cbb0:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800cbb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d11a      	bne.n	800cbee <f_write+0x116>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	2100      	movs	r1, #0
 800cbbc:	4618      	mov	r0, r3
 800cbbe:	f7fc ffa7 	bl	8009b10 <create_chain>
 800cbc2:	62b8      	str	r0, [r7, #40]	@ 0x28
 800cbc4:	e013      	b.n	800cbee <f_write+0x116>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d007      	beq.n	800cbde <f_write+0x106>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cbd4:	68f8      	ldr	r0, [r7, #12]
 800cbd6:	f7fd f89c 	bl	8009d12 <clmt_clust>
 800cbda:	62b8      	str	r0, [r7, #40]	@ 0x28
 800cbdc:	e007      	b.n	800cbee <f_write+0x116>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800cbde:	68fa      	ldr	r2, [r7, #12]
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbe4:	4619      	mov	r1, r3
 800cbe6:	4610      	mov	r0, r2
 800cbe8:	f7fc ff92 	bl	8009b10 <create_chain>
 800cbec:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800cbee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	f000 8115 	beq.w	800ce20 <f_write+0x348>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800cbf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbf8:	2b01      	cmp	r3, #1
 800cbfa:	d105      	bne.n	800cc08 <f_write+0x130>
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	2202      	movs	r2, #2
 800cc00:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800cc04:	2302      	movs	r3, #2
 800cc06:	e116      	b.n	800ce36 <f_write+0x35e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800cc08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc0e:	d105      	bne.n	800cc1c <f_write+0x144>
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	2201      	movs	r2, #1
 800cc14:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800cc18:	2301      	movs	r3, #1
 800cc1a:	e10c      	b.n	800ce36 <f_write+0x35e>
				fp->clust = clst;			/* Update current cluster */
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cc20:	641a      	str	r2, [r3, #64]	@ 0x40
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	689b      	ldr	r3, [r3, #8]
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d102      	bne.n	800cc30 <f_write+0x158>
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cc2e:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cc36:	b25b      	sxtb	r3, r3
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	da1b      	bge.n	800cc74 <f_write+0x19c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cc3c:	693b      	ldr	r3, [r7, #16]
 800cc3e:	7858      	ldrb	r0, [r3, #1]
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cc4a:	2301      	movs	r3, #1
 800cc4c:	f7fb fe50 	bl	80088f0 <disk_write>
 800cc50:	4603      	mov	r3, r0
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d005      	beq.n	800cc62 <f_write+0x18a>
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	2201      	movs	r2, #1
 800cc5a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800cc5e:	2301      	movs	r3, #1
 800cc60:	e0e9      	b.n	800ce36 <f_write+0x35e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cc68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cc6c:	b2da      	uxtb	r2, r3
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800cc74:	693a      	ldr	r2, [r7, #16]
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc7a:	4619      	mov	r1, r3
 800cc7c:	4610      	mov	r0, r2
 800cc7e:	f7fc fb25 	bl	80092cc <clust2sect>
 800cc82:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800cc84:	697b      	ldr	r3, [r7, #20]
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d105      	bne.n	800cc96 <f_write+0x1be>
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	2202      	movs	r2, #2
 800cc8e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800cc92:	2302      	movs	r3, #2
 800cc94:	e0cf      	b.n	800ce36 <f_write+0x35e>
			sect += csect;
 800cc96:	697a      	ldr	r2, [r7, #20]
 800cc98:	69bb      	ldr	r3, [r7, #24]
 800cc9a:	4413      	add	r3, r2
 800cc9c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	0a5b      	lsrs	r3, r3, #9
 800cca2:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800cca4:	6a3b      	ldr	r3, [r7, #32]
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d03f      	beq.n	800cd2a <f_write+0x252>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ccaa:	69ba      	ldr	r2, [r7, #24]
 800ccac:	6a3b      	ldr	r3, [r7, #32]
 800ccae:	4413      	add	r3, r2
 800ccb0:	693a      	ldr	r2, [r7, #16]
 800ccb2:	8952      	ldrh	r2, [r2, #10]
 800ccb4:	4293      	cmp	r3, r2
 800ccb6:	d905      	bls.n	800ccc4 <f_write+0x1ec>
					cc = fs->csize - csect;
 800ccb8:	693b      	ldr	r3, [r7, #16]
 800ccba:	895b      	ldrh	r3, [r3, #10]
 800ccbc:	461a      	mov	r2, r3
 800ccbe:	69bb      	ldr	r3, [r7, #24]
 800ccc0:	1ad3      	subs	r3, r2, r3
 800ccc2:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ccc4:	693b      	ldr	r3, [r7, #16]
 800ccc6:	7858      	ldrb	r0, [r3, #1]
 800ccc8:	6a3b      	ldr	r3, [r7, #32]
 800ccca:	697a      	ldr	r2, [r7, #20]
 800cccc:	69f9      	ldr	r1, [r7, #28]
 800ccce:	f7fb fe0f 	bl	80088f0 <disk_write>
 800ccd2:	4603      	mov	r3, r0
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d005      	beq.n	800cce4 <f_write+0x20c>
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	2201      	movs	r2, #1
 800ccdc:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800cce0:	2301      	movs	r3, #1
 800cce2:	e0a8      	b.n	800ce36 <f_write+0x35e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cce8:	697b      	ldr	r3, [r7, #20]
 800ccea:	1ad3      	subs	r3, r2, r3
 800ccec:	6a3a      	ldr	r2, [r7, #32]
 800ccee:	429a      	cmp	r2, r3
 800ccf0:	d917      	bls.n	800cd22 <f_write+0x24a>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	f103 0054 	add.w	r0, r3, #84	@ 0x54
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ccfc:	697b      	ldr	r3, [r7, #20]
 800ccfe:	1ad3      	subs	r3, r2, r3
 800cd00:	025b      	lsls	r3, r3, #9
 800cd02:	69fa      	ldr	r2, [r7, #28]
 800cd04:	4413      	add	r3, r2
 800cd06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cd0a:	4619      	mov	r1, r3
 800cd0c:	f7fc f814 	bl	8008d38 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cd16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cd1a:	b2da      	uxtb	r2, r3
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800cd22:	6a3b      	ldr	r3, [r7, #32]
 800cd24:	025b      	lsls	r3, r3, #9
 800cd26:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800cd28:	e04a      	b.n	800cdc0 <f_write+0x2e8>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd2e:	697a      	ldr	r2, [r7, #20]
 800cd30:	429a      	cmp	r2, r3
 800cd32:	d01b      	beq.n	800cd6c <f_write+0x294>
				fp->fptr < fp->obj.objsize &&
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800cd40:	4290      	cmp	r0, r2
 800cd42:	eb71 0303 	sbcs.w	r3, r1, r3
 800cd46:	d211      	bcs.n	800cd6c <f_write+0x294>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800cd48:	693b      	ldr	r3, [r7, #16]
 800cd4a:	7858      	ldrb	r0, [r3, #1]
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800cd52:	2301      	movs	r3, #1
 800cd54:	697a      	ldr	r2, [r7, #20]
 800cd56:	f7fb fdab 	bl	80088b0 <disk_read>
 800cd5a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d005      	beq.n	800cd6c <f_write+0x294>
					ABORT(fs, FR_DISK_ERR);
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	2201      	movs	r2, #1
 800cd64:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800cd68:	2301      	movs	r3, #1
 800cd6a:	e064      	b.n	800ce36 <f_write+0x35e>
			}
#endif
			fp->sect = sect;
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	697a      	ldr	r2, [r7, #20]
 800cd70:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cd78:	4613      	mov	r3, r2
 800cd7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd7e:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800cd82:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800cd84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	429a      	cmp	r2, r3
 800cd8a:	d901      	bls.n	800cd90 <f_write+0x2b8>
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cd9c:	4613      	mov	r3, r2
 800cd9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cda2:	440b      	add	r3, r1
 800cda4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cda6:	69f9      	ldr	r1, [r7, #28]
 800cda8:	4618      	mov	r0, r3
 800cdaa:	f7fb ffc5 	bl	8008d38 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cdb4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cdb8:	b2da      	uxtb	r2, r3
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800cdc0:	69fa      	ldr	r2, [r7, #28]
 800cdc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdc4:	4413      	add	r3, r2
 800cdc6:	61fb      	str	r3, [r7, #28]
 800cdc8:	68fb      	ldr	r3, [r7, #12]
 800cdca:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cdce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800cdd0:	2000      	movs	r0, #0
 800cdd2:	4688      	mov	r8, r1
 800cdd4:	4681      	mov	r9, r0
 800cdd6:	eb12 0a08 	adds.w	sl, r2, r8
 800cdda:	eb43 0b09 	adc.w	fp, r3, r9
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	e9c3 ab0e 	strd	sl, fp, [r3, #56]	@ 0x38
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800cdea:	68f9      	ldr	r1, [r7, #12]
 800cdec:	e9d1 010e 	ldrd	r0, r1, [r1, #56]	@ 0x38
 800cdf0:	4282      	cmp	r2, r0
 800cdf2:	eb73 0601 	sbcs.w	r6, r3, r1
 800cdf6:	d201      	bcs.n	800cdfc <f_write+0x324>
 800cdf8:	4602      	mov	r2, r0
 800cdfa:	460b      	mov	r3, r1
 800cdfc:	68f9      	ldr	r1, [r7, #12]
 800cdfe:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800ce02:	683b      	ldr	r3, [r7, #0]
 800ce04:	681a      	ldr	r2, [r3, #0]
 800ce06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce08:	441a      	add	r2, r3
 800ce0a:	683b      	ldr	r3, [r7, #0]
 800ce0c:	601a      	str	r2, [r3, #0]
 800ce0e:	687a      	ldr	r2, [r7, #4]
 800ce10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce12:	1ad3      	subs	r3, r2, r3
 800ce14:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	f47f aea5 	bne.w	800cb68 <f_write+0x90>
 800ce1e:	e000      	b.n	800ce22 <f_write+0x34a>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800ce20:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ce28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce2c:	b2da      	uxtb	r2, r3
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

	LEAVE_FF(fs, FR_OK);
 800ce34:	2300      	movs	r3, #0
}
 800ce36:	4618      	mov	r0, r3
 800ce38:	3734      	adds	r7, #52	@ 0x34
 800ce3a:	46bd      	mov	sp, r7
 800ce3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ce40 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800ce40:	b580      	push	{r7, lr}
 800ce42:	b09c      	sub	sp, #112	@ 0x70
 800ce44:	af00      	add	r7, sp, #0
 800ce46:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 800ce4e:	4611      	mov	r1, r2
 800ce50:	4618      	mov	r0, r3
 800ce52:	f7ff f973 	bl	800c13c <validate>
 800ce56:	4603      	mov	r3, r0
 800ce58:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (res == FR_OK) {
 800ce5c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	f040 8119 	bne.w	800d098 <f_sync+0x258>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ce6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	f000 8111 	beq.w	800d098 <f_sync+0x258>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ce7c:	b25b      	sxtb	r3, r3
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	da17      	bge.n	800ceb2 <f_sync+0x72>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800ce82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ce84:	7858      	ldrb	r0, [r3, #1]
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ce90:	2301      	movs	r3, #1
 800ce92:	f7fb fd2d 	bl	80088f0 <disk_write>
 800ce96:	4603      	mov	r3, r0
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d001      	beq.n	800cea0 <f_sync+0x60>
 800ce9c:	2301      	movs	r3, #1
 800ce9e:	e0fd      	b.n	800d09c <f_sync+0x25c>
				fp->flag &= (BYTE)~FA_DIRTY;
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cea6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ceaa:	b2da      	uxtb	r2, r3
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800ceb2:	f7fb fbe5 	bl	8008680 <get_fattime>
 800ceb6:	66b8      	str	r0, [r7, #104]	@ 0x68
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800ceb8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ceba:	781b      	ldrb	r3, [r3, #0]
 800cebc:	2b04      	cmp	r3, #4
 800cebe:	f040 80a0 	bne.w	800d002 <f_sync+0x1c2>
				res = fill_first_frag(&fp->obj);	/* Fill first fragment on the FAT if needed */
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	4618      	mov	r0, r3
 800cec6:	f7fc fd0f 	bl	80098e8 <fill_first_frag>
 800ceca:	4603      	mov	r3, r0
 800cecc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				if (res == FR_OK) {
 800ced0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d10a      	bne.n	800ceee <f_sync+0xae>
					res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 800ced8:	6878      	ldr	r0, [r7, #4]
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cede:	f04f 32ff 	mov.w	r2, #4294967295
 800cee2:	4619      	mov	r1, r3
 800cee4:	f7fc fd2f 	bl	8009946 <fill_last_frag>
 800cee8:	4603      	mov	r3, r0
 800ceea:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				}
				if (res == FR_OK) {
 800ceee:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	f040 80d0 	bne.w	800d098 <f_sync+0x258>
					INIT_NAMBUF(fs);
 800cef8:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800cefc:	f000 fbc4 	bl	800d688 <ff_memalloc>
 800cf00:	6638      	str	r0, [r7, #96]	@ 0x60
 800cf02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d101      	bne.n	800cf0c <f_sync+0xcc>
 800cf08:	2311      	movs	r3, #17
 800cf0a:	e0c7      	b.n	800d09c <f_sync+0x25c>
 800cf0c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf0e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cf10:	60da      	str	r2, [r3, #12]
 800cf12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf14:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cf16:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800cf1a:	611a      	str	r2, [r3, #16]
					res = load_obj_dir(&dj, &fp->obj);	/* Load directory entry block */
 800cf1c:	687a      	ldr	r2, [r7, #4]
 800cf1e:	f107 0308 	add.w	r3, r7, #8
 800cf22:	4611      	mov	r1, r2
 800cf24:	4618      	mov	r0, r3
 800cf26:	f7fd fcdf 	bl	800a8e8 <load_obj_dir>
 800cf2a:	4603      	mov	r3, r0
 800cf2c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					if (res == FR_OK) {
 800cf30:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d160      	bne.n	800cffa <f_sync+0x1ba>
						fs->dirbuf[XDIR_Attr] |= AM_ARC;				/* Set archive bit */
 800cf38:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf3a:	691b      	ldr	r3, [r3, #16]
 800cf3c:	3304      	adds	r3, #4
 800cf3e:	781a      	ldrb	r2, [r3, #0]
 800cf40:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf42:	691b      	ldr	r3, [r3, #16]
 800cf44:	3304      	adds	r3, #4
 800cf46:	f042 0220 	orr.w	r2, r2, #32
 800cf4a:	b2d2      	uxtb	r2, r2
 800cf4c:	701a      	strb	r2, [r3, #0]
						fs->dirbuf[XDIR_GenFlags] = fp->obj.stat | 1;	/* Update file allocation info */
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	79da      	ldrb	r2, [r3, #7]
 800cf52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf54:	691b      	ldr	r3, [r3, #16]
 800cf56:	3321      	adds	r3, #33	@ 0x21
 800cf58:	f042 0201 	orr.w	r2, r2, #1
 800cf5c:	b2d2      	uxtb	r2, r2
 800cf5e:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_FstClus, fp->obj.sclust);
 800cf60:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf62:	691b      	ldr	r3, [r3, #16]
 800cf64:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	689b      	ldr	r3, [r3, #8]
 800cf6c:	4619      	mov	r1, r3
 800cf6e:	4610      	mov	r0, r2
 800cf70:	f7fb fe2e 	bl	8008bd0 <st_dword>
						st_qword(fs->dirbuf + XDIR_FileSize, fp->obj.objsize);
 800cf74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf76:	691b      	ldr	r3, [r3, #16]
 800cf78:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800cf82:	4608      	mov	r0, r1
 800cf84:	f7fb fe50 	bl	8008c28 <st_qword>
						st_qword(fs->dirbuf + XDIR_ValidFileSize, fp->obj.objsize);
 800cf88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf8a:	691b      	ldr	r3, [r3, #16]
 800cf8c:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800cf96:	4608      	mov	r0, r1
 800cf98:	f7fb fe46 	bl	8008c28 <st_qword>
						st_dword(fs->dirbuf + XDIR_ModTime, tm);		/* Update modified time */
 800cf9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf9e:	691b      	ldr	r3, [r3, #16]
 800cfa0:	330c      	adds	r3, #12
 800cfa2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cfa4:	4618      	mov	r0, r3
 800cfa6:	f7fb fe13 	bl	8008bd0 <st_dword>
						fs->dirbuf[XDIR_ModTime10] = 0;
 800cfaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cfac:	691b      	ldr	r3, [r3, #16]
 800cfae:	3315      	adds	r3, #21
 800cfb0:	2200      	movs	r2, #0
 800cfb2:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_AccTime, 0);
 800cfb4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cfb6:	691b      	ldr	r3, [r3, #16]
 800cfb8:	3310      	adds	r3, #16
 800cfba:	2100      	movs	r1, #0
 800cfbc:	4618      	mov	r0, r3
 800cfbe:	f7fb fe07 	bl	8008bd0 <st_dword>
						res = store_xdir(&dj);	/* Restore it to the directory */
 800cfc2:	f107 0308 	add.w	r3, r7, #8
 800cfc6:	4618      	mov	r0, r3
 800cfc8:	f7fd fcc4 	bl	800a954 <store_xdir>
 800cfcc:	4603      	mov	r3, r0
 800cfce:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
						if (res == FR_OK) {
 800cfd2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d10f      	bne.n	800cffa <f_sync+0x1ba>
							res = sync_fs(fs);
 800cfda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cfdc:	4618      	mov	r0, r3
 800cfde:	f7fc f907 	bl	80091f0 <sync_fs>
 800cfe2:	4603      	mov	r3, r0
 800cfe4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
							fp->flag &= (BYTE)~FA_MODIFIED;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cfee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cff2:	b2da      	uxtb	r2, r3
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
						}
					}
					FREE_NAMBUF();
 800cffa:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800cffc:	f000 fb50 	bl	800d6a0 <ff_memfree>
 800d000:	e04a      	b.n	800d098 <f_sync+0x258>
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800d002:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d008:	4619      	mov	r1, r3
 800d00a:	4610      	mov	r0, r2
 800d00c:	f7fc f8c2 	bl	8009194 <move_window>
 800d010:	4603      	mov	r3, r0
 800d012:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				if (res == FR_OK) {
 800d016:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d13c      	bne.n	800d098 <f_sync+0x258>
					dir = fp->dir_ptr;
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d022:	667b      	str	r3, [r7, #100]	@ 0x64
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800d024:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d026:	330b      	adds	r3, #11
 800d028:	781a      	ldrb	r2, [r3, #0]
 800d02a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d02c:	330b      	adds	r3, #11
 800d02e:	f042 0220 	orr.w	r2, r2, #32
 800d032:	b2d2      	uxtb	r2, r2
 800d034:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	6818      	ldr	r0, [r3, #0]
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	689b      	ldr	r3, [r3, #8]
 800d03e:	461a      	mov	r2, r3
 800d040:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800d042:	f7fd f880 	bl	800a146 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800d046:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d048:	f103 001c 	add.w	r0, r3, #28
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800d052:	4613      	mov	r3, r2
 800d054:	4619      	mov	r1, r3
 800d056:	f7fb fdbb 	bl	8008bd0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800d05a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d05c:	3316      	adds	r3, #22
 800d05e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d060:	4618      	mov	r0, r3
 800d062:	f7fb fdb5 	bl	8008bd0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800d066:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d068:	3312      	adds	r3, #18
 800d06a:	2100      	movs	r1, #0
 800d06c:	4618      	mov	r0, r3
 800d06e:	f7fb fd94 	bl	8008b9a <st_word>
					fs->wflag = 1;
 800d072:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d074:	2201      	movs	r2, #1
 800d076:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800d078:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d07a:	4618      	mov	r0, r3
 800d07c:	f7fc f8b8 	bl	80091f0 <sync_fs>
 800d080:	4603      	mov	r3, r0
 800d082:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					fp->flag &= (BYTE)~FA_MODIFIED;
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d08c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d090:	b2da      	uxtb	r2, r3
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800d098:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 800d09c:	4618      	mov	r0, r3
 800d09e:	3770      	adds	r7, #112	@ 0x70
 800d0a0:	46bd      	mov	sp, r7
 800d0a2:	bd80      	pop	{r7, pc}

0800d0a4 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800d0a4:	b580      	push	{r7, lr}
 800d0a6:	b084      	sub	sp, #16
 800d0a8:	af00      	add	r7, sp, #0
 800d0aa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800d0ac:	6878      	ldr	r0, [r7, #4]
 800d0ae:	f7ff fec7 	bl	800ce40 <f_sync>
 800d0b2:	4603      	mov	r3, r0
 800d0b4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800d0b6:	7bfb      	ldrb	r3, [r7, #15]
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d118      	bne.n	800d0ee <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	f107 0208 	add.w	r2, r7, #8
 800d0c2:	4611      	mov	r1, r2
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	f7ff f839 	bl	800c13c <validate>
 800d0ca:	4603      	mov	r3, r0
 800d0cc:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d0ce:	7bfb      	ldrb	r3, [r7, #15]
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d10c      	bne.n	800d0ee <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0d8:	4618      	mov	r0, r3
 800d0da:	f7fb ffb7 	bl	800904c <dec_lock>
 800d0de:	4603      	mov	r3, r0
 800d0e0:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800d0e2:	7bfb      	ldrb	r3, [r7, #15]
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d102      	bne.n	800d0ee <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	2200      	movs	r2, #0
 800d0ec:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800d0ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0f0:	4618      	mov	r0, r3
 800d0f2:	3710      	adds	r7, #16
 800d0f4:	46bd      	mov	sp, r7
 800d0f6:	bd80      	pop	{r7, pc}

0800d0f8 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800d0f8:	b580      	push	{r7, lr}
 800d0fa:	b086      	sub	sp, #24
 800d0fc:	af00      	add	r7, sp, #0
 800d0fe:	6078      	str	r0, [r7, #4]
 800d100:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	2b00      	cmp	r3, #0
 800d106:	d101      	bne.n	800d10c <f_opendir+0x14>
 800d108:	2309      	movs	r3, #9
 800d10a:	e0af      	b.n	800d26c <f_opendir+0x174>

	/* Get logical drive */
	obj = &dp->obj;
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800d110:	f107 0108 	add.w	r1, r7, #8
 800d114:	463b      	mov	r3, r7
 800d116:	2200      	movs	r2, #0
 800d118:	4618      	mov	r0, r3
 800d11a:	f7fe fcbd 	bl	800ba98 <find_volume>
 800d11e:	4603      	mov	r3, r0
 800d120:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d122:	7dfb      	ldrb	r3, [r7, #23]
 800d124:	2b00      	cmp	r3, #0
 800d126:	f040 809a 	bne.w	800d25e <f_opendir+0x166>
		obj->fs = fs;
 800d12a:	68ba      	ldr	r2, [r7, #8]
 800d12c:	693b      	ldr	r3, [r7, #16]
 800d12e:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
 800d130:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800d134:	f000 faa8 	bl	800d688 <ff_memalloc>
 800d138:	60f8      	str	r0, [r7, #12]
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d101      	bne.n	800d144 <f_opendir+0x4c>
 800d140:	2311      	movs	r3, #17
 800d142:	e093      	b.n	800d26c <f_opendir+0x174>
 800d144:	68bb      	ldr	r3, [r7, #8]
 800d146:	68fa      	ldr	r2, [r7, #12]
 800d148:	60da      	str	r2, [r3, #12]
 800d14a:	68bb      	ldr	r3, [r7, #8]
 800d14c:	68fa      	ldr	r2, [r7, #12]
 800d14e:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800d152:	611a      	str	r2, [r3, #16]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800d154:	683b      	ldr	r3, [r7, #0]
 800d156:	4619      	mov	r1, r3
 800d158:	6878      	ldr	r0, [r7, #4]
 800d15a:	f7fe fb4b 	bl	800b7f4 <follow_path>
 800d15e:	4603      	mov	r3, r0
 800d160:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800d162:	7dfb      	ldrb	r3, [r7, #23]
 800d164:	2b00      	cmp	r3, #0
 800d166:	d172      	bne.n	800d24e <f_opendir+0x156>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800d16e:	b25b      	sxtb	r3, r3
 800d170:	2b00      	cmp	r3, #0
 800d172:	db47      	blt.n	800d204 <f_opendir+0x10c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800d174:	693b      	ldr	r3, [r7, #16]
 800d176:	799b      	ldrb	r3, [r3, #6]
 800d178:	f003 0310 	and.w	r3, r3, #16
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d03f      	beq.n	800d200 <f_opendir+0x108>
#if _FS_EXFAT
					if (fs->fs_type == FS_EXFAT) {
 800d180:	68bb      	ldr	r3, [r7, #8]
 800d182:	781b      	ldrb	r3, [r3, #0]
 800d184:	2b04      	cmp	r3, #4
 800d186:	d130      	bne.n	800d1ea <f_opendir+0xf2>
						obj->c_scl = obj->sclust;							/* Get containing directory inforamation */
 800d188:	693b      	ldr	r3, [r7, #16]
 800d18a:	689a      	ldr	r2, [r3, #8]
 800d18c:	693b      	ldr	r3, [r7, #16]
 800d18e:	621a      	str	r2, [r3, #32]
						obj->c_size = ((DWORD)obj->objsize & 0xFFFFFF00) | obj->stat;
 800d190:	693b      	ldr	r3, [r7, #16]
 800d192:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800d196:	4613      	mov	r3, r2
 800d198:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800d19c:	693a      	ldr	r2, [r7, #16]
 800d19e:	79d2      	ldrb	r2, [r2, #7]
 800d1a0:	431a      	orrs	r2, r3
 800d1a2:	693b      	ldr	r3, [r7, #16]
 800d1a4:	625a      	str	r2, [r3, #36]	@ 0x24
						obj->c_ofs = dp->blk_ofs;
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d1aa:	693b      	ldr	r3, [r7, #16]
 800d1ac:	629a      	str	r2, [r3, #40]	@ 0x28
						obj->sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Get object allocation info */
 800d1ae:	68bb      	ldr	r3, [r7, #8]
 800d1b0:	691b      	ldr	r3, [r3, #16]
 800d1b2:	3334      	adds	r3, #52	@ 0x34
 800d1b4:	4618      	mov	r0, r3
 800d1b6:	f7fb fbf2 	bl	800899e <ld_dword>
 800d1ba:	4602      	mov	r2, r0
 800d1bc:	693b      	ldr	r3, [r7, #16]
 800d1be:	609a      	str	r2, [r3, #8]
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800d1c0:	68bb      	ldr	r3, [r7, #8]
 800d1c2:	691b      	ldr	r3, [r3, #16]
 800d1c4:	3338      	adds	r3, #56	@ 0x38
 800d1c6:	4618      	mov	r0, r3
 800d1c8:	f7fb fc0c 	bl	80089e4 <ld_qword>
 800d1cc:	4602      	mov	r2, r0
 800d1ce:	460b      	mov	r3, r1
 800d1d0:	6939      	ldr	r1, [r7, #16]
 800d1d2:	e9c1 2304 	strd	r2, r3, [r1, #16]
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800d1d6:	68bb      	ldr	r3, [r7, #8]
 800d1d8:	691b      	ldr	r3, [r3, #16]
 800d1da:	3321      	adds	r3, #33	@ 0x21
 800d1dc:	781b      	ldrb	r3, [r3, #0]
 800d1de:	f003 0302 	and.w	r3, r3, #2
 800d1e2:	b2da      	uxtb	r2, r3
 800d1e4:	693b      	ldr	r3, [r7, #16]
 800d1e6:	71da      	strb	r2, [r3, #7]
 800d1e8:	e00c      	b.n	800d204 <f_opendir+0x10c>
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800d1ea:	68ba      	ldr	r2, [r7, #8]
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d1f0:	4619      	mov	r1, r3
 800d1f2:	4610      	mov	r0, r2
 800d1f4:	f7fc ff88 	bl	800a108 <ld_clust>
 800d1f8:	4602      	mov	r2, r0
 800d1fa:	693b      	ldr	r3, [r7, #16]
 800d1fc:	609a      	str	r2, [r3, #8]
 800d1fe:	e001      	b.n	800d204 <f_opendir+0x10c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800d200:	2305      	movs	r3, #5
 800d202:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800d204:	7dfb      	ldrb	r3, [r7, #23]
 800d206:	2b00      	cmp	r3, #0
 800d208:	d121      	bne.n	800d24e <f_opendir+0x156>
				obj->id = fs->id;
 800d20a:	68bb      	ldr	r3, [r7, #8]
 800d20c:	88da      	ldrh	r2, [r3, #6]
 800d20e:	693b      	ldr	r3, [r7, #16]
 800d210:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800d212:	2100      	movs	r1, #0
 800d214:	6878      	ldr	r0, [r7, #4]
 800d216:	f7fc fdc0 	bl	8009d9a <dir_sdi>
 800d21a:	4603      	mov	r3, r0
 800d21c:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800d21e:	7dfb      	ldrb	r3, [r7, #23]
 800d220:	2b00      	cmp	r3, #0
 800d222:	d114      	bne.n	800d24e <f_opendir+0x156>
					if (obj->sclust) {
 800d224:	693b      	ldr	r3, [r7, #16]
 800d226:	689b      	ldr	r3, [r3, #8]
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d00d      	beq.n	800d248 <f_opendir+0x150>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800d22c:	2100      	movs	r1, #0
 800d22e:	6878      	ldr	r0, [r7, #4]
 800d230:	f7fb fe7e 	bl	8008f30 <inc_lock>
 800d234:	4602      	mov	r2, r0
 800d236:	693b      	ldr	r3, [r7, #16]
 800d238:	62da      	str	r2, [r3, #44]	@ 0x2c
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800d23a:	693b      	ldr	r3, [r7, #16]
 800d23c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d105      	bne.n	800d24e <f_opendir+0x156>
 800d242:	2312      	movs	r3, #18
 800d244:	75fb      	strb	r3, [r7, #23]
 800d246:	e002      	b.n	800d24e <f_opendir+0x156>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800d248:	693b      	ldr	r3, [r7, #16]
 800d24a:	2200      	movs	r2, #0
 800d24c:	62da      	str	r2, [r3, #44]	@ 0x2c
					}
				}
#endif
			}
		}
		FREE_NAMBUF();
 800d24e:	68f8      	ldr	r0, [r7, #12]
 800d250:	f000 fa26 	bl	800d6a0 <ff_memfree>
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800d254:	7dfb      	ldrb	r3, [r7, #23]
 800d256:	2b04      	cmp	r3, #4
 800d258:	d101      	bne.n	800d25e <f_opendir+0x166>
 800d25a:	2305      	movs	r3, #5
 800d25c:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800d25e:	7dfb      	ldrb	r3, [r7, #23]
 800d260:	2b00      	cmp	r3, #0
 800d262:	d002      	beq.n	800d26a <f_opendir+0x172>
 800d264:	693b      	ldr	r3, [r7, #16]
 800d266:	2200      	movs	r2, #0
 800d268:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800d26a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d26c:	4618      	mov	r0, r3
 800d26e:	3718      	adds	r7, #24
 800d270:	46bd      	mov	sp, r7
 800d272:	bd80      	pop	{r7, pc}

0800d274 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800d274:	b580      	push	{r7, lr}
 800d276:	b084      	sub	sp, #16
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	f107 0208 	add.w	r2, r7, #8
 800d282:	4611      	mov	r1, r2
 800d284:	4618      	mov	r0, r3
 800d286:	f7fe ff59 	bl	800c13c <validate>
 800d28a:	4603      	mov	r3, r0
 800d28c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d28e:	7bfb      	ldrb	r3, [r7, #15]
 800d290:	2b00      	cmp	r3, #0
 800d292:	d110      	bne.n	800d2b6 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d006      	beq.n	800d2aa <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2a0:	4618      	mov	r0, r3
 800d2a2:	f7fb fed3 	bl	800904c <dec_lock>
 800d2a6:	4603      	mov	r3, r0
 800d2a8:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800d2aa:	7bfb      	ldrb	r3, [r7, #15]
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d102      	bne.n	800d2b6 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	2200      	movs	r2, #0
 800d2b4:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 800d2b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2b8:	4618      	mov	r0, r3
 800d2ba:	3710      	adds	r7, #16
 800d2bc:	46bd      	mov	sp, r7
 800d2be:	bd80      	pop	{r7, pc}

0800d2c0 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800d2c0:	b580      	push	{r7, lr}
 800d2c2:	b086      	sub	sp, #24
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	6078      	str	r0, [r7, #4]
 800d2c8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	f107 020c 	add.w	r2, r7, #12
 800d2d0:	4611      	mov	r1, r2
 800d2d2:	4618      	mov	r0, r3
 800d2d4:	f7fe ff32 	bl	800c13c <validate>
 800d2d8:	4603      	mov	r3, r0
 800d2da:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d2dc:	7dfb      	ldrb	r3, [r7, #23]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d13b      	bne.n	800d35a <f_readdir+0x9a>
		if (!fno) {
 800d2e2:	683b      	ldr	r3, [r7, #0]
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d106      	bne.n	800d2f6 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800d2e8:	2100      	movs	r1, #0
 800d2ea:	6878      	ldr	r0, [r7, #4]
 800d2ec:	f7fc fd55 	bl	8009d9a <dir_sdi>
 800d2f0:	4603      	mov	r3, r0
 800d2f2:	75fb      	strb	r3, [r7, #23]
 800d2f4:	e031      	b.n	800d35a <f_readdir+0x9a>
		} else {
			INIT_NAMBUF(fs);
 800d2f6:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800d2fa:	f000 f9c5 	bl	800d688 <ff_memalloc>
 800d2fe:	6138      	str	r0, [r7, #16]
 800d300:	693b      	ldr	r3, [r7, #16]
 800d302:	2b00      	cmp	r3, #0
 800d304:	d101      	bne.n	800d30a <f_readdir+0x4a>
 800d306:	2311      	movs	r3, #17
 800d308:	e028      	b.n	800d35c <f_readdir+0x9c>
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	693a      	ldr	r2, [r7, #16]
 800d30e:	60da      	str	r2, [r3, #12]
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	693a      	ldr	r2, [r7, #16]
 800d314:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800d318:	611a      	str	r2, [r3, #16]
			res = dir_read(dp, 0);			/* Read an item */
 800d31a:	2100      	movs	r1, #0
 800d31c:	6878      	ldr	r0, [r7, #4]
 800d31e:	f7fd fbdb 	bl	800aad8 <dir_read>
 800d322:	4603      	mov	r3, r0
 800d324:	75fb      	strb	r3, [r7, #23]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800d326:	7dfb      	ldrb	r3, [r7, #23]
 800d328:	2b04      	cmp	r3, #4
 800d32a:	d101      	bne.n	800d330 <f_readdir+0x70>
 800d32c:	2300      	movs	r3, #0
 800d32e:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {				/* A valid entry is found */
 800d330:	7dfb      	ldrb	r3, [r7, #23]
 800d332:	2b00      	cmp	r3, #0
 800d334:	d10e      	bne.n	800d354 <f_readdir+0x94>
				get_fileinfo(dp, fno);		/* Get the object information */
 800d336:	6839      	ldr	r1, [r7, #0]
 800d338:	6878      	ldr	r0, [r7, #4]
 800d33a:	f7fd ff65 	bl	800b208 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800d33e:	2100      	movs	r1, #0
 800d340:	6878      	ldr	r0, [r7, #4]
 800d342:	f7fc fdb0 	bl	8009ea6 <dir_next>
 800d346:	4603      	mov	r3, r0
 800d348:	75fb      	strb	r3, [r7, #23]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800d34a:	7dfb      	ldrb	r3, [r7, #23]
 800d34c:	2b04      	cmp	r3, #4
 800d34e:	d101      	bne.n	800d354 <f_readdir+0x94>
 800d350:	2300      	movs	r3, #0
 800d352:	75fb      	strb	r3, [r7, #23]
			}
			FREE_NAMBUF();
 800d354:	6938      	ldr	r0, [r7, #16]
 800d356:	f000 f9a3 	bl	800d6a0 <ff_memfree>
		}
	}
	LEAVE_FF(fs, res);
 800d35a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d35c:	4618      	mov	r0, r3
 800d35e:	3718      	adds	r7, #24
 800d360:	46bd      	mov	sp, r7
 800d362:	bd80      	pop	{r7, pc}

0800d364 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800d364:	b580      	push	{r7, lr}
 800d366:	b098      	sub	sp, #96	@ 0x60
 800d368:	af00      	add	r7, sp, #0
 800d36a:	6078      	str	r0, [r7, #4]
 800d36c:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 800d36e:	f107 0108 	add.w	r1, r7, #8
 800d372:	1d3b      	adds	r3, r7, #4
 800d374:	2200      	movs	r2, #0
 800d376:	4618      	mov	r0, r3
 800d378:	f7fe fb8e 	bl	800ba98 <find_volume>
 800d37c:	4603      	mov	r3, r0
 800d37e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800d382:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d386:	2b00      	cmp	r3, #0
 800d388:	d134      	bne.n	800d3f4 <f_stat+0x90>
		INIT_NAMBUF(dj.obj.fs);
 800d38a:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800d38e:	f000 f97b 	bl	800d688 <ff_memalloc>
 800d392:	65b8      	str	r0, [r7, #88]	@ 0x58
 800d394:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d396:	2b00      	cmp	r3, #0
 800d398:	d101      	bne.n	800d39e <f_stat+0x3a>
 800d39a:	2311      	movs	r3, #17
 800d39c:	e02c      	b.n	800d3f8 <f_stat+0x94>
 800d39e:	68bb      	ldr	r3, [r7, #8]
 800d3a0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d3a2:	60da      	str	r2, [r3, #12]
 800d3a4:	68bb      	ldr	r3, [r7, #8]
 800d3a6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d3a8:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800d3ac:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800d3ae:	687a      	ldr	r2, [r7, #4]
 800d3b0:	f107 0308 	add.w	r3, r7, #8
 800d3b4:	4611      	mov	r1, r2
 800d3b6:	4618      	mov	r0, r3
 800d3b8:	f7fe fa1c 	bl	800b7f4 <follow_path>
 800d3bc:	4603      	mov	r3, r0
 800d3be:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		if (res == FR_OK) {				/* Follow completed */
 800d3c2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d111      	bne.n	800d3ee <f_stat+0x8a>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 800d3ca:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800d3ce:	b25b      	sxtb	r3, r3
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	da03      	bge.n	800d3dc <f_stat+0x78>
				res = FR_INVALID_NAME;
 800d3d4:	2306      	movs	r3, #6
 800d3d6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d3da:	e008      	b.n	800d3ee <f_stat+0x8a>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 800d3dc:	683b      	ldr	r3, [r7, #0]
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d005      	beq.n	800d3ee <f_stat+0x8a>
 800d3e2:	f107 0308 	add.w	r3, r7, #8
 800d3e6:	6839      	ldr	r1, [r7, #0]
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	f7fd ff0d 	bl	800b208 <get_fileinfo>
			}
		}
		FREE_NAMBUF();
 800d3ee:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d3f0:	f000 f956 	bl	800d6a0 <ff_memfree>
	}

	LEAVE_FF(dj.obj.fs, res);
 800d3f4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800d3f8:	4618      	mov	r0, r3
 800d3fa:	3760      	adds	r7, #96	@ 0x60
 800d3fc:	46bd      	mov	sp, r7
 800d3fe:	bd80      	pop	{r7, pc}

0800d400 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d400:	b480      	push	{r7}
 800d402:	b087      	sub	sp, #28
 800d404:	af00      	add	r7, sp, #0
 800d406:	60f8      	str	r0, [r7, #12]
 800d408:	60b9      	str	r1, [r7, #8]
 800d40a:	4613      	mov	r3, r2
 800d40c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d40e:	2301      	movs	r3, #1
 800d410:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d412:	2300      	movs	r3, #0
 800d414:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d416:	4b1f      	ldr	r3, [pc, #124]	@ (800d494 <FATFS_LinkDriverEx+0x94>)
 800d418:	7a5b      	ldrb	r3, [r3, #9]
 800d41a:	b2db      	uxtb	r3, r3
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d131      	bne.n	800d484 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d420:	4b1c      	ldr	r3, [pc, #112]	@ (800d494 <FATFS_LinkDriverEx+0x94>)
 800d422:	7a5b      	ldrb	r3, [r3, #9]
 800d424:	b2db      	uxtb	r3, r3
 800d426:	461a      	mov	r2, r3
 800d428:	4b1a      	ldr	r3, [pc, #104]	@ (800d494 <FATFS_LinkDriverEx+0x94>)
 800d42a:	2100      	movs	r1, #0
 800d42c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d42e:	4b19      	ldr	r3, [pc, #100]	@ (800d494 <FATFS_LinkDriverEx+0x94>)
 800d430:	7a5b      	ldrb	r3, [r3, #9]
 800d432:	b2db      	uxtb	r3, r3
 800d434:	4a17      	ldr	r2, [pc, #92]	@ (800d494 <FATFS_LinkDriverEx+0x94>)
 800d436:	009b      	lsls	r3, r3, #2
 800d438:	4413      	add	r3, r2
 800d43a:	68fa      	ldr	r2, [r7, #12]
 800d43c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d43e:	4b15      	ldr	r3, [pc, #84]	@ (800d494 <FATFS_LinkDriverEx+0x94>)
 800d440:	7a5b      	ldrb	r3, [r3, #9]
 800d442:	b2db      	uxtb	r3, r3
 800d444:	461a      	mov	r2, r3
 800d446:	4b13      	ldr	r3, [pc, #76]	@ (800d494 <FATFS_LinkDriverEx+0x94>)
 800d448:	4413      	add	r3, r2
 800d44a:	79fa      	ldrb	r2, [r7, #7]
 800d44c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d44e:	4b11      	ldr	r3, [pc, #68]	@ (800d494 <FATFS_LinkDriverEx+0x94>)
 800d450:	7a5b      	ldrb	r3, [r3, #9]
 800d452:	b2db      	uxtb	r3, r3
 800d454:	1c5a      	adds	r2, r3, #1
 800d456:	b2d1      	uxtb	r1, r2
 800d458:	4a0e      	ldr	r2, [pc, #56]	@ (800d494 <FATFS_LinkDriverEx+0x94>)
 800d45a:	7251      	strb	r1, [r2, #9]
 800d45c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d45e:	7dbb      	ldrb	r3, [r7, #22]
 800d460:	3330      	adds	r3, #48	@ 0x30
 800d462:	b2da      	uxtb	r2, r3
 800d464:	68bb      	ldr	r3, [r7, #8]
 800d466:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d468:	68bb      	ldr	r3, [r7, #8]
 800d46a:	3301      	adds	r3, #1
 800d46c:	223a      	movs	r2, #58	@ 0x3a
 800d46e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d470:	68bb      	ldr	r3, [r7, #8]
 800d472:	3302      	adds	r3, #2
 800d474:	222f      	movs	r2, #47	@ 0x2f
 800d476:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d478:	68bb      	ldr	r3, [r7, #8]
 800d47a:	3303      	adds	r3, #3
 800d47c:	2200      	movs	r2, #0
 800d47e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d480:	2300      	movs	r3, #0
 800d482:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d484:	7dfb      	ldrb	r3, [r7, #23]
}
 800d486:	4618      	mov	r0, r3
 800d488:	371c      	adds	r7, #28
 800d48a:	46bd      	mov	sp, r7
 800d48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d490:	4770      	bx	lr
 800d492:	bf00      	nop
 800d494:	20001ff4 	.word	0x20001ff4

0800d498 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d498:	b580      	push	{r7, lr}
 800d49a:	b082      	sub	sp, #8
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	6078      	str	r0, [r7, #4]
 800d4a0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d4a2:	2200      	movs	r2, #0
 800d4a4:	6839      	ldr	r1, [r7, #0]
 800d4a6:	6878      	ldr	r0, [r7, #4]
 800d4a8:	f7ff ffaa 	bl	800d400 <FATFS_LinkDriverEx>
 800d4ac:	4603      	mov	r3, r0
}
 800d4ae:	4618      	mov	r0, r3
 800d4b0:	3708      	adds	r7, #8
 800d4b2:	46bd      	mov	sp, r7
 800d4b4:	bd80      	pop	{r7, pc}
	...

0800d4b8 <ff_convert>:

WCHAR ff_convert (	/* Converted code, 0 means conversion error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800d4b8:	b480      	push	{r7}
 800d4ba:	b089      	sub	sp, #36	@ 0x24
 800d4bc:	af00      	add	r7, sp, #0
 800d4be:	4603      	mov	r3, r0
 800d4c0:	6039      	str	r1, [r7, #0]
 800d4c2:	80fb      	strh	r3, [r7, #6]
	const WCHAR *p;
	WCHAR c;
	int i, n, li, hi;


	if (chr < 0x80) {	/* ASCII */
 800d4c4:	88fb      	ldrh	r3, [r7, #6]
 800d4c6:	2b7f      	cmp	r3, #127	@ 0x7f
 800d4c8:	d802      	bhi.n	800d4d0 <ff_convert+0x18>
		c = chr;
 800d4ca:	88fb      	ldrh	r3, [r7, #6]
 800d4cc:	837b      	strh	r3, [r7, #26]
 800d4ce:	e045      	b.n	800d55c <ff_convert+0xa4>
	} else {
		if (dir) {		/* OEM code to unicode */
 800d4d0:	683b      	ldr	r3, [r7, #0]
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d005      	beq.n	800d4e2 <ff_convert+0x2a>
			p = oem2uni;
 800d4d6:	4b25      	ldr	r3, [pc, #148]	@ (800d56c <ff_convert+0xb4>)
 800d4d8:	61fb      	str	r3, [r7, #28]
			hi = sizeof oem2uni / 4 - 1;
 800d4da:	f245 5320 	movw	r3, #21792	@ 0x5520
 800d4de:	60bb      	str	r3, [r7, #8]
 800d4e0:	e004      	b.n	800d4ec <ff_convert+0x34>
		} else {		/* Unicode to OEM code */
			p = uni2oem;
 800d4e2:	4b23      	ldr	r3, [pc, #140]	@ (800d570 <ff_convert+0xb8>)
 800d4e4:	61fb      	str	r3, [r7, #28]
			hi = sizeof uni2oem / 4 - 1;
 800d4e6:	f245 5320 	movw	r3, #21792	@ 0x5520
 800d4ea:	60bb      	str	r3, [r7, #8]
		}
		li = 0;
 800d4ec:	2300      	movs	r3, #0
 800d4ee:	60fb      	str	r3, [r7, #12]
		for (n = 16; n; n--) {
 800d4f0:	2310      	movs	r3, #16
 800d4f2:	613b      	str	r3, [r7, #16]
 800d4f4:	e021      	b.n	800d53a <ff_convert+0x82>
			i = li + (hi - li) / 2;
 800d4f6:	68ba      	ldr	r2, [r7, #8]
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	1ad3      	subs	r3, r2, r3
 800d4fc:	0fda      	lsrs	r2, r3, #31
 800d4fe:	4413      	add	r3, r2
 800d500:	105b      	asrs	r3, r3, #1
 800d502:	461a      	mov	r2, r3
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	4413      	add	r3, r2
 800d508:	617b      	str	r3, [r7, #20]
			if (chr == p[i * 2]) break;
 800d50a:	697b      	ldr	r3, [r7, #20]
 800d50c:	009b      	lsls	r3, r3, #2
 800d50e:	69fa      	ldr	r2, [r7, #28]
 800d510:	4413      	add	r3, r2
 800d512:	881b      	ldrh	r3, [r3, #0]
 800d514:	88fa      	ldrh	r2, [r7, #6]
 800d516:	429a      	cmp	r2, r3
 800d518:	d013      	beq.n	800d542 <ff_convert+0x8a>
			if (chr > p[i * 2])
 800d51a:	697b      	ldr	r3, [r7, #20]
 800d51c:	009b      	lsls	r3, r3, #2
 800d51e:	69fa      	ldr	r2, [r7, #28]
 800d520:	4413      	add	r3, r2
 800d522:	881b      	ldrh	r3, [r3, #0]
 800d524:	88fa      	ldrh	r2, [r7, #6]
 800d526:	429a      	cmp	r2, r3
 800d528:	d902      	bls.n	800d530 <ff_convert+0x78>
				li = i;
 800d52a:	697b      	ldr	r3, [r7, #20]
 800d52c:	60fb      	str	r3, [r7, #12]
 800d52e:	e001      	b.n	800d534 <ff_convert+0x7c>
			else
				hi = i;
 800d530:	697b      	ldr	r3, [r7, #20]
 800d532:	60bb      	str	r3, [r7, #8]
		for (n = 16; n; n--) {
 800d534:	693b      	ldr	r3, [r7, #16]
 800d536:	3b01      	subs	r3, #1
 800d538:	613b      	str	r3, [r7, #16]
 800d53a:	693b      	ldr	r3, [r7, #16]
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d1da      	bne.n	800d4f6 <ff_convert+0x3e>
 800d540:	e000      	b.n	800d544 <ff_convert+0x8c>
			if (chr == p[i * 2]) break;
 800d542:	bf00      	nop
		}
		c = n ? p[i * 2 + 1] : 0;
 800d544:	693b      	ldr	r3, [r7, #16]
 800d546:	2b00      	cmp	r3, #0
 800d548:	d006      	beq.n	800d558 <ff_convert+0xa0>
 800d54a:	697b      	ldr	r3, [r7, #20]
 800d54c:	009b      	lsls	r3, r3, #2
 800d54e:	3302      	adds	r3, #2
 800d550:	69fa      	ldr	r2, [r7, #28]
 800d552:	4413      	add	r3, r2
 800d554:	881b      	ldrh	r3, [r3, #0]
 800d556:	e000      	b.n	800d55a <ff_convert+0xa2>
 800d558:	2300      	movs	r3, #0
 800d55a:	837b      	strh	r3, [r7, #26]
	}

	return c;
 800d55c:	8b7b      	ldrh	r3, [r7, #26]
}
 800d55e:	4618      	mov	r0, r3
 800d560:	3724      	adds	r7, #36	@ 0x24
 800d562:	46bd      	mov	sp, r7
 800d564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d568:	4770      	bx	lr
 800d56a:	bf00      	nop
 800d56c:	080274b4 	.word	0x080274b4
 800d570:	08012030 	.word	0x08012030

0800d574 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800d574:	b480      	push	{r7}
 800d576:	b087      	sub	sp, #28
 800d578:	af00      	add	r7, sp, #0
 800d57a:	4603      	mov	r3, r0
 800d57c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800d57e:	88fb      	ldrh	r3, [r7, #6]
 800d580:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d584:	d201      	bcs.n	800d58a <ff_wtoupper+0x16>
 800d586:	4b3e      	ldr	r3, [pc, #248]	@ (800d680 <ff_wtoupper+0x10c>)
 800d588:	e000      	b.n	800d58c <ff_wtoupper+0x18>
 800d58a:	4b3e      	ldr	r3, [pc, #248]	@ (800d684 <ff_wtoupper+0x110>)
 800d58c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800d58e:	697b      	ldr	r3, [r7, #20]
 800d590:	1c9a      	adds	r2, r3, #2
 800d592:	617a      	str	r2, [r7, #20]
 800d594:	881b      	ldrh	r3, [r3, #0]
 800d596:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800d598:	8a7b      	ldrh	r3, [r7, #18]
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d068      	beq.n	800d670 <ff_wtoupper+0xfc>
 800d59e:	88fa      	ldrh	r2, [r7, #6]
 800d5a0:	8a7b      	ldrh	r3, [r7, #18]
 800d5a2:	429a      	cmp	r2, r3
 800d5a4:	d364      	bcc.n	800d670 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800d5a6:	697b      	ldr	r3, [r7, #20]
 800d5a8:	1c9a      	adds	r2, r3, #2
 800d5aa:	617a      	str	r2, [r7, #20]
 800d5ac:	881b      	ldrh	r3, [r3, #0]
 800d5ae:	823b      	strh	r3, [r7, #16]
 800d5b0:	8a3b      	ldrh	r3, [r7, #16]
 800d5b2:	0a1b      	lsrs	r3, r3, #8
 800d5b4:	81fb      	strh	r3, [r7, #14]
 800d5b6:	8a3b      	ldrh	r3, [r7, #16]
 800d5b8:	b2db      	uxtb	r3, r3
 800d5ba:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800d5bc:	88fa      	ldrh	r2, [r7, #6]
 800d5be:	8a79      	ldrh	r1, [r7, #18]
 800d5c0:	8a3b      	ldrh	r3, [r7, #16]
 800d5c2:	440b      	add	r3, r1
 800d5c4:	429a      	cmp	r2, r3
 800d5c6:	da49      	bge.n	800d65c <ff_wtoupper+0xe8>
			switch (cmd) {
 800d5c8:	89fb      	ldrh	r3, [r7, #14]
 800d5ca:	2b08      	cmp	r3, #8
 800d5cc:	d84f      	bhi.n	800d66e <ff_wtoupper+0xfa>
 800d5ce:	a201      	add	r2, pc, #4	@ (adr r2, 800d5d4 <ff_wtoupper+0x60>)
 800d5d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5d4:	0800d5f9 	.word	0x0800d5f9
 800d5d8:	0800d60b 	.word	0x0800d60b
 800d5dc:	0800d621 	.word	0x0800d621
 800d5e0:	0800d629 	.word	0x0800d629
 800d5e4:	0800d631 	.word	0x0800d631
 800d5e8:	0800d639 	.word	0x0800d639
 800d5ec:	0800d641 	.word	0x0800d641
 800d5f0:	0800d649 	.word	0x0800d649
 800d5f4:	0800d651 	.word	0x0800d651
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800d5f8:	88fa      	ldrh	r2, [r7, #6]
 800d5fa:	8a7b      	ldrh	r3, [r7, #18]
 800d5fc:	1ad3      	subs	r3, r2, r3
 800d5fe:	005b      	lsls	r3, r3, #1
 800d600:	697a      	ldr	r2, [r7, #20]
 800d602:	4413      	add	r3, r2
 800d604:	881b      	ldrh	r3, [r3, #0]
 800d606:	80fb      	strh	r3, [r7, #6]
 800d608:	e027      	b.n	800d65a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800d60a:	88fa      	ldrh	r2, [r7, #6]
 800d60c:	8a7b      	ldrh	r3, [r7, #18]
 800d60e:	1ad3      	subs	r3, r2, r3
 800d610:	b29b      	uxth	r3, r3
 800d612:	f003 0301 	and.w	r3, r3, #1
 800d616:	b29b      	uxth	r3, r3
 800d618:	88fa      	ldrh	r2, [r7, #6]
 800d61a:	1ad3      	subs	r3, r2, r3
 800d61c:	80fb      	strh	r3, [r7, #6]
 800d61e:	e01c      	b.n	800d65a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800d620:	88fb      	ldrh	r3, [r7, #6]
 800d622:	3b10      	subs	r3, #16
 800d624:	80fb      	strh	r3, [r7, #6]
 800d626:	e018      	b.n	800d65a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800d628:	88fb      	ldrh	r3, [r7, #6]
 800d62a:	3b20      	subs	r3, #32
 800d62c:	80fb      	strh	r3, [r7, #6]
 800d62e:	e014      	b.n	800d65a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800d630:	88fb      	ldrh	r3, [r7, #6]
 800d632:	3b30      	subs	r3, #48	@ 0x30
 800d634:	80fb      	strh	r3, [r7, #6]
 800d636:	e010      	b.n	800d65a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800d638:	88fb      	ldrh	r3, [r7, #6]
 800d63a:	3b1a      	subs	r3, #26
 800d63c:	80fb      	strh	r3, [r7, #6]
 800d63e:	e00c      	b.n	800d65a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800d640:	88fb      	ldrh	r3, [r7, #6]
 800d642:	3308      	adds	r3, #8
 800d644:	80fb      	strh	r3, [r7, #6]
 800d646:	e008      	b.n	800d65a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800d648:	88fb      	ldrh	r3, [r7, #6]
 800d64a:	3b50      	subs	r3, #80	@ 0x50
 800d64c:	80fb      	strh	r3, [r7, #6]
 800d64e:	e004      	b.n	800d65a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800d650:	88fb      	ldrh	r3, [r7, #6]
 800d652:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800d656:	80fb      	strh	r3, [r7, #6]
 800d658:	bf00      	nop
			}
			break;
 800d65a:	e008      	b.n	800d66e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800d65c:	89fb      	ldrh	r3, [r7, #14]
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d195      	bne.n	800d58e <ff_wtoupper+0x1a>
 800d662:	8a3b      	ldrh	r3, [r7, #16]
 800d664:	005b      	lsls	r3, r3, #1
 800d666:	697a      	ldr	r2, [r7, #20]
 800d668:	4413      	add	r3, r2
 800d66a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800d66c:	e78f      	b.n	800d58e <ff_wtoupper+0x1a>
			break;
 800d66e:	bf00      	nop
	}

	return chr;
 800d670:	88fb      	ldrh	r3, [r7, #6]
}
 800d672:	4618      	mov	r0, r3
 800d674:	371c      	adds	r7, #28
 800d676:	46bd      	mov	sp, r7
 800d678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d67c:	4770      	bx	lr
 800d67e:	bf00      	nop
 800d680:	0803c938 	.word	0x0803c938
 800d684:	0803cb2c 	.word	0x0803cb2c

0800d688 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800d688:	b580      	push	{r7, lr}
 800d68a:	b082      	sub	sp, #8
 800d68c:	af00      	add	r7, sp, #0
 800d68e:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800d690:	6878      	ldr	r0, [r7, #4]
 800d692:	f000 f815 	bl	800d6c0 <malloc>
 800d696:	4603      	mov	r3, r0
}
 800d698:	4618      	mov	r0, r3
 800d69a:	3708      	adds	r7, #8
 800d69c:	46bd      	mov	sp, r7
 800d69e:	bd80      	pop	{r7, pc}

0800d6a0 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800d6a0:	b580      	push	{r7, lr}
 800d6a2:	b082      	sub	sp, #8
 800d6a4:	af00      	add	r7, sp, #0
 800d6a6:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800d6a8:	6878      	ldr	r0, [r7, #4]
 800d6aa:	f000 f811 	bl	800d6d0 <free>
}
 800d6ae:	bf00      	nop
 800d6b0:	3708      	adds	r7, #8
 800d6b2:	46bd      	mov	sp, r7
 800d6b4:	bd80      	pop	{r7, pc}

0800d6b6 <atoi>:
 800d6b6:	220a      	movs	r2, #10
 800d6b8:	2100      	movs	r1, #0
 800d6ba:	f000 b93b 	b.w	800d934 <strtol>
	...

0800d6c0 <malloc>:
 800d6c0:	4b02      	ldr	r3, [pc, #8]	@ (800d6cc <malloc+0xc>)
 800d6c2:	4601      	mov	r1, r0
 800d6c4:	6818      	ldr	r0, [r3, #0]
 800d6c6:	f000 b82d 	b.w	800d724 <_malloc_r>
 800d6ca:	bf00      	nop
 800d6cc:	2000005c 	.word	0x2000005c

0800d6d0 <free>:
 800d6d0:	4b02      	ldr	r3, [pc, #8]	@ (800d6dc <free+0xc>)
 800d6d2:	4601      	mov	r1, r0
 800d6d4:	6818      	ldr	r0, [r3, #0]
 800d6d6:	f002 b84b 	b.w	800f770 <_free_r>
 800d6da:	bf00      	nop
 800d6dc:	2000005c 	.word	0x2000005c

0800d6e0 <sbrk_aligned>:
 800d6e0:	b570      	push	{r4, r5, r6, lr}
 800d6e2:	4e0f      	ldr	r6, [pc, #60]	@ (800d720 <sbrk_aligned+0x40>)
 800d6e4:	460c      	mov	r4, r1
 800d6e6:	6831      	ldr	r1, [r6, #0]
 800d6e8:	4605      	mov	r5, r0
 800d6ea:	b911      	cbnz	r1, 800d6f2 <sbrk_aligned+0x12>
 800d6ec:	f001 f982 	bl	800e9f4 <_sbrk_r>
 800d6f0:	6030      	str	r0, [r6, #0]
 800d6f2:	4621      	mov	r1, r4
 800d6f4:	4628      	mov	r0, r5
 800d6f6:	f001 f97d 	bl	800e9f4 <_sbrk_r>
 800d6fa:	1c43      	adds	r3, r0, #1
 800d6fc:	d103      	bne.n	800d706 <sbrk_aligned+0x26>
 800d6fe:	f04f 34ff 	mov.w	r4, #4294967295
 800d702:	4620      	mov	r0, r4
 800d704:	bd70      	pop	{r4, r5, r6, pc}
 800d706:	1cc4      	adds	r4, r0, #3
 800d708:	f024 0403 	bic.w	r4, r4, #3
 800d70c:	42a0      	cmp	r0, r4
 800d70e:	d0f8      	beq.n	800d702 <sbrk_aligned+0x22>
 800d710:	1a21      	subs	r1, r4, r0
 800d712:	4628      	mov	r0, r5
 800d714:	f001 f96e 	bl	800e9f4 <_sbrk_r>
 800d718:	3001      	adds	r0, #1
 800d71a:	d1f2      	bne.n	800d702 <sbrk_aligned+0x22>
 800d71c:	e7ef      	b.n	800d6fe <sbrk_aligned+0x1e>
 800d71e:	bf00      	nop
 800d720:	20002000 	.word	0x20002000

0800d724 <_malloc_r>:
 800d724:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d728:	1ccd      	adds	r5, r1, #3
 800d72a:	f025 0503 	bic.w	r5, r5, #3
 800d72e:	3508      	adds	r5, #8
 800d730:	2d0c      	cmp	r5, #12
 800d732:	bf38      	it	cc
 800d734:	250c      	movcc	r5, #12
 800d736:	2d00      	cmp	r5, #0
 800d738:	4606      	mov	r6, r0
 800d73a:	db01      	blt.n	800d740 <_malloc_r+0x1c>
 800d73c:	42a9      	cmp	r1, r5
 800d73e:	d904      	bls.n	800d74a <_malloc_r+0x26>
 800d740:	230c      	movs	r3, #12
 800d742:	6033      	str	r3, [r6, #0]
 800d744:	2000      	movs	r0, #0
 800d746:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d74a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d820 <_malloc_r+0xfc>
 800d74e:	f000 f869 	bl	800d824 <__malloc_lock>
 800d752:	f8d8 3000 	ldr.w	r3, [r8]
 800d756:	461c      	mov	r4, r3
 800d758:	bb44      	cbnz	r4, 800d7ac <_malloc_r+0x88>
 800d75a:	4629      	mov	r1, r5
 800d75c:	4630      	mov	r0, r6
 800d75e:	f7ff ffbf 	bl	800d6e0 <sbrk_aligned>
 800d762:	1c43      	adds	r3, r0, #1
 800d764:	4604      	mov	r4, r0
 800d766:	d158      	bne.n	800d81a <_malloc_r+0xf6>
 800d768:	f8d8 4000 	ldr.w	r4, [r8]
 800d76c:	4627      	mov	r7, r4
 800d76e:	2f00      	cmp	r7, #0
 800d770:	d143      	bne.n	800d7fa <_malloc_r+0xd6>
 800d772:	2c00      	cmp	r4, #0
 800d774:	d04b      	beq.n	800d80e <_malloc_r+0xea>
 800d776:	6823      	ldr	r3, [r4, #0]
 800d778:	4639      	mov	r1, r7
 800d77a:	4630      	mov	r0, r6
 800d77c:	eb04 0903 	add.w	r9, r4, r3
 800d780:	f001 f938 	bl	800e9f4 <_sbrk_r>
 800d784:	4581      	cmp	r9, r0
 800d786:	d142      	bne.n	800d80e <_malloc_r+0xea>
 800d788:	6821      	ldr	r1, [r4, #0]
 800d78a:	1a6d      	subs	r5, r5, r1
 800d78c:	4629      	mov	r1, r5
 800d78e:	4630      	mov	r0, r6
 800d790:	f7ff ffa6 	bl	800d6e0 <sbrk_aligned>
 800d794:	3001      	adds	r0, #1
 800d796:	d03a      	beq.n	800d80e <_malloc_r+0xea>
 800d798:	6823      	ldr	r3, [r4, #0]
 800d79a:	442b      	add	r3, r5
 800d79c:	6023      	str	r3, [r4, #0]
 800d79e:	f8d8 3000 	ldr.w	r3, [r8]
 800d7a2:	685a      	ldr	r2, [r3, #4]
 800d7a4:	bb62      	cbnz	r2, 800d800 <_malloc_r+0xdc>
 800d7a6:	f8c8 7000 	str.w	r7, [r8]
 800d7aa:	e00f      	b.n	800d7cc <_malloc_r+0xa8>
 800d7ac:	6822      	ldr	r2, [r4, #0]
 800d7ae:	1b52      	subs	r2, r2, r5
 800d7b0:	d420      	bmi.n	800d7f4 <_malloc_r+0xd0>
 800d7b2:	2a0b      	cmp	r2, #11
 800d7b4:	d917      	bls.n	800d7e6 <_malloc_r+0xc2>
 800d7b6:	1961      	adds	r1, r4, r5
 800d7b8:	42a3      	cmp	r3, r4
 800d7ba:	6025      	str	r5, [r4, #0]
 800d7bc:	bf18      	it	ne
 800d7be:	6059      	strne	r1, [r3, #4]
 800d7c0:	6863      	ldr	r3, [r4, #4]
 800d7c2:	bf08      	it	eq
 800d7c4:	f8c8 1000 	streq.w	r1, [r8]
 800d7c8:	5162      	str	r2, [r4, r5]
 800d7ca:	604b      	str	r3, [r1, #4]
 800d7cc:	4630      	mov	r0, r6
 800d7ce:	f000 f82f 	bl	800d830 <__malloc_unlock>
 800d7d2:	f104 000b 	add.w	r0, r4, #11
 800d7d6:	1d23      	adds	r3, r4, #4
 800d7d8:	f020 0007 	bic.w	r0, r0, #7
 800d7dc:	1ac2      	subs	r2, r0, r3
 800d7de:	bf1c      	itt	ne
 800d7e0:	1a1b      	subne	r3, r3, r0
 800d7e2:	50a3      	strne	r3, [r4, r2]
 800d7e4:	e7af      	b.n	800d746 <_malloc_r+0x22>
 800d7e6:	6862      	ldr	r2, [r4, #4]
 800d7e8:	42a3      	cmp	r3, r4
 800d7ea:	bf0c      	ite	eq
 800d7ec:	f8c8 2000 	streq.w	r2, [r8]
 800d7f0:	605a      	strne	r2, [r3, #4]
 800d7f2:	e7eb      	b.n	800d7cc <_malloc_r+0xa8>
 800d7f4:	4623      	mov	r3, r4
 800d7f6:	6864      	ldr	r4, [r4, #4]
 800d7f8:	e7ae      	b.n	800d758 <_malloc_r+0x34>
 800d7fa:	463c      	mov	r4, r7
 800d7fc:	687f      	ldr	r7, [r7, #4]
 800d7fe:	e7b6      	b.n	800d76e <_malloc_r+0x4a>
 800d800:	461a      	mov	r2, r3
 800d802:	685b      	ldr	r3, [r3, #4]
 800d804:	42a3      	cmp	r3, r4
 800d806:	d1fb      	bne.n	800d800 <_malloc_r+0xdc>
 800d808:	2300      	movs	r3, #0
 800d80a:	6053      	str	r3, [r2, #4]
 800d80c:	e7de      	b.n	800d7cc <_malloc_r+0xa8>
 800d80e:	230c      	movs	r3, #12
 800d810:	6033      	str	r3, [r6, #0]
 800d812:	4630      	mov	r0, r6
 800d814:	f000 f80c 	bl	800d830 <__malloc_unlock>
 800d818:	e794      	b.n	800d744 <_malloc_r+0x20>
 800d81a:	6005      	str	r5, [r0, #0]
 800d81c:	e7d6      	b.n	800d7cc <_malloc_r+0xa8>
 800d81e:	bf00      	nop
 800d820:	20002004 	.word	0x20002004

0800d824 <__malloc_lock>:
 800d824:	4801      	ldr	r0, [pc, #4]	@ (800d82c <__malloc_lock+0x8>)
 800d826:	f001 b932 	b.w	800ea8e <__retarget_lock_acquire_recursive>
 800d82a:	bf00      	nop
 800d82c:	20002148 	.word	0x20002148

0800d830 <__malloc_unlock>:
 800d830:	4801      	ldr	r0, [pc, #4]	@ (800d838 <__malloc_unlock+0x8>)
 800d832:	f001 b92d 	b.w	800ea90 <__retarget_lock_release_recursive>
 800d836:	bf00      	nop
 800d838:	20002148 	.word	0x20002148

0800d83c <_strtol_l.isra.0>:
 800d83c:	2b24      	cmp	r3, #36	@ 0x24
 800d83e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d842:	4686      	mov	lr, r0
 800d844:	4690      	mov	r8, r2
 800d846:	d801      	bhi.n	800d84c <_strtol_l.isra.0+0x10>
 800d848:	2b01      	cmp	r3, #1
 800d84a:	d106      	bne.n	800d85a <_strtol_l.isra.0+0x1e>
 800d84c:	f001 f8f4 	bl	800ea38 <__errno>
 800d850:	2316      	movs	r3, #22
 800d852:	6003      	str	r3, [r0, #0]
 800d854:	2000      	movs	r0, #0
 800d856:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d85a:	4834      	ldr	r0, [pc, #208]	@ (800d92c <_strtol_l.isra.0+0xf0>)
 800d85c:	460d      	mov	r5, r1
 800d85e:	462a      	mov	r2, r5
 800d860:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d864:	5d06      	ldrb	r6, [r0, r4]
 800d866:	f016 0608 	ands.w	r6, r6, #8
 800d86a:	d1f8      	bne.n	800d85e <_strtol_l.isra.0+0x22>
 800d86c:	2c2d      	cmp	r4, #45	@ 0x2d
 800d86e:	d110      	bne.n	800d892 <_strtol_l.isra.0+0x56>
 800d870:	782c      	ldrb	r4, [r5, #0]
 800d872:	2601      	movs	r6, #1
 800d874:	1c95      	adds	r5, r2, #2
 800d876:	f033 0210 	bics.w	r2, r3, #16
 800d87a:	d115      	bne.n	800d8a8 <_strtol_l.isra.0+0x6c>
 800d87c:	2c30      	cmp	r4, #48	@ 0x30
 800d87e:	d10d      	bne.n	800d89c <_strtol_l.isra.0+0x60>
 800d880:	782a      	ldrb	r2, [r5, #0]
 800d882:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d886:	2a58      	cmp	r2, #88	@ 0x58
 800d888:	d108      	bne.n	800d89c <_strtol_l.isra.0+0x60>
 800d88a:	786c      	ldrb	r4, [r5, #1]
 800d88c:	3502      	adds	r5, #2
 800d88e:	2310      	movs	r3, #16
 800d890:	e00a      	b.n	800d8a8 <_strtol_l.isra.0+0x6c>
 800d892:	2c2b      	cmp	r4, #43	@ 0x2b
 800d894:	bf04      	itt	eq
 800d896:	782c      	ldrbeq	r4, [r5, #0]
 800d898:	1c95      	addeq	r5, r2, #2
 800d89a:	e7ec      	b.n	800d876 <_strtol_l.isra.0+0x3a>
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d1f6      	bne.n	800d88e <_strtol_l.isra.0+0x52>
 800d8a0:	2c30      	cmp	r4, #48	@ 0x30
 800d8a2:	bf14      	ite	ne
 800d8a4:	230a      	movne	r3, #10
 800d8a6:	2308      	moveq	r3, #8
 800d8a8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d8ac:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d8b0:	2200      	movs	r2, #0
 800d8b2:	fbbc f9f3 	udiv	r9, ip, r3
 800d8b6:	4610      	mov	r0, r2
 800d8b8:	fb03 ca19 	mls	sl, r3, r9, ip
 800d8bc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d8c0:	2f09      	cmp	r7, #9
 800d8c2:	d80f      	bhi.n	800d8e4 <_strtol_l.isra.0+0xa8>
 800d8c4:	463c      	mov	r4, r7
 800d8c6:	42a3      	cmp	r3, r4
 800d8c8:	dd1b      	ble.n	800d902 <_strtol_l.isra.0+0xc6>
 800d8ca:	1c57      	adds	r7, r2, #1
 800d8cc:	d007      	beq.n	800d8de <_strtol_l.isra.0+0xa2>
 800d8ce:	4581      	cmp	r9, r0
 800d8d0:	d314      	bcc.n	800d8fc <_strtol_l.isra.0+0xc0>
 800d8d2:	d101      	bne.n	800d8d8 <_strtol_l.isra.0+0x9c>
 800d8d4:	45a2      	cmp	sl, r4
 800d8d6:	db11      	blt.n	800d8fc <_strtol_l.isra.0+0xc0>
 800d8d8:	fb00 4003 	mla	r0, r0, r3, r4
 800d8dc:	2201      	movs	r2, #1
 800d8de:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d8e2:	e7eb      	b.n	800d8bc <_strtol_l.isra.0+0x80>
 800d8e4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d8e8:	2f19      	cmp	r7, #25
 800d8ea:	d801      	bhi.n	800d8f0 <_strtol_l.isra.0+0xb4>
 800d8ec:	3c37      	subs	r4, #55	@ 0x37
 800d8ee:	e7ea      	b.n	800d8c6 <_strtol_l.isra.0+0x8a>
 800d8f0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d8f4:	2f19      	cmp	r7, #25
 800d8f6:	d804      	bhi.n	800d902 <_strtol_l.isra.0+0xc6>
 800d8f8:	3c57      	subs	r4, #87	@ 0x57
 800d8fa:	e7e4      	b.n	800d8c6 <_strtol_l.isra.0+0x8a>
 800d8fc:	f04f 32ff 	mov.w	r2, #4294967295
 800d900:	e7ed      	b.n	800d8de <_strtol_l.isra.0+0xa2>
 800d902:	1c53      	adds	r3, r2, #1
 800d904:	d108      	bne.n	800d918 <_strtol_l.isra.0+0xdc>
 800d906:	2322      	movs	r3, #34	@ 0x22
 800d908:	f8ce 3000 	str.w	r3, [lr]
 800d90c:	4660      	mov	r0, ip
 800d90e:	f1b8 0f00 	cmp.w	r8, #0
 800d912:	d0a0      	beq.n	800d856 <_strtol_l.isra.0+0x1a>
 800d914:	1e69      	subs	r1, r5, #1
 800d916:	e006      	b.n	800d926 <_strtol_l.isra.0+0xea>
 800d918:	b106      	cbz	r6, 800d91c <_strtol_l.isra.0+0xe0>
 800d91a:	4240      	negs	r0, r0
 800d91c:	f1b8 0f00 	cmp.w	r8, #0
 800d920:	d099      	beq.n	800d856 <_strtol_l.isra.0+0x1a>
 800d922:	2a00      	cmp	r2, #0
 800d924:	d1f6      	bne.n	800d914 <_strtol_l.isra.0+0xd8>
 800d926:	f8c8 1000 	str.w	r1, [r8]
 800d92a:	e794      	b.n	800d856 <_strtol_l.isra.0+0x1a>
 800d92c:	0803cbe9 	.word	0x0803cbe9

0800d930 <_strtol_r>:
 800d930:	f7ff bf84 	b.w	800d83c <_strtol_l.isra.0>

0800d934 <strtol>:
 800d934:	4613      	mov	r3, r2
 800d936:	460a      	mov	r2, r1
 800d938:	4601      	mov	r1, r0
 800d93a:	4802      	ldr	r0, [pc, #8]	@ (800d944 <strtol+0x10>)
 800d93c:	6800      	ldr	r0, [r0, #0]
 800d93e:	f7ff bf7d 	b.w	800d83c <_strtol_l.isra.0>
 800d942:	bf00      	nop
 800d944:	2000005c 	.word	0x2000005c

0800d948 <__cvt>:
 800d948:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d94c:	ec57 6b10 	vmov	r6, r7, d0
 800d950:	2f00      	cmp	r7, #0
 800d952:	460c      	mov	r4, r1
 800d954:	4619      	mov	r1, r3
 800d956:	463b      	mov	r3, r7
 800d958:	bfbb      	ittet	lt
 800d95a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800d95e:	461f      	movlt	r7, r3
 800d960:	2300      	movge	r3, #0
 800d962:	232d      	movlt	r3, #45	@ 0x2d
 800d964:	700b      	strb	r3, [r1, #0]
 800d966:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d968:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800d96c:	4691      	mov	r9, r2
 800d96e:	f023 0820 	bic.w	r8, r3, #32
 800d972:	bfbc      	itt	lt
 800d974:	4632      	movlt	r2, r6
 800d976:	4616      	movlt	r6, r2
 800d978:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d97c:	d005      	beq.n	800d98a <__cvt+0x42>
 800d97e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d982:	d100      	bne.n	800d986 <__cvt+0x3e>
 800d984:	3401      	adds	r4, #1
 800d986:	2102      	movs	r1, #2
 800d988:	e000      	b.n	800d98c <__cvt+0x44>
 800d98a:	2103      	movs	r1, #3
 800d98c:	ab03      	add	r3, sp, #12
 800d98e:	9301      	str	r3, [sp, #4]
 800d990:	ab02      	add	r3, sp, #8
 800d992:	9300      	str	r3, [sp, #0]
 800d994:	ec47 6b10 	vmov	d0, r6, r7
 800d998:	4653      	mov	r3, sl
 800d99a:	4622      	mov	r2, r4
 800d99c:	f001 f918 	bl	800ebd0 <_dtoa_r>
 800d9a0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d9a4:	4605      	mov	r5, r0
 800d9a6:	d119      	bne.n	800d9dc <__cvt+0x94>
 800d9a8:	f019 0f01 	tst.w	r9, #1
 800d9ac:	d00e      	beq.n	800d9cc <__cvt+0x84>
 800d9ae:	eb00 0904 	add.w	r9, r0, r4
 800d9b2:	2200      	movs	r2, #0
 800d9b4:	2300      	movs	r3, #0
 800d9b6:	4630      	mov	r0, r6
 800d9b8:	4639      	mov	r1, r7
 800d9ba:	f7f3 f895 	bl	8000ae8 <__aeabi_dcmpeq>
 800d9be:	b108      	cbz	r0, 800d9c4 <__cvt+0x7c>
 800d9c0:	f8cd 900c 	str.w	r9, [sp, #12]
 800d9c4:	2230      	movs	r2, #48	@ 0x30
 800d9c6:	9b03      	ldr	r3, [sp, #12]
 800d9c8:	454b      	cmp	r3, r9
 800d9ca:	d31e      	bcc.n	800da0a <__cvt+0xc2>
 800d9cc:	9b03      	ldr	r3, [sp, #12]
 800d9ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d9d0:	1b5b      	subs	r3, r3, r5
 800d9d2:	4628      	mov	r0, r5
 800d9d4:	6013      	str	r3, [r2, #0]
 800d9d6:	b004      	add	sp, #16
 800d9d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d9dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d9e0:	eb00 0904 	add.w	r9, r0, r4
 800d9e4:	d1e5      	bne.n	800d9b2 <__cvt+0x6a>
 800d9e6:	7803      	ldrb	r3, [r0, #0]
 800d9e8:	2b30      	cmp	r3, #48	@ 0x30
 800d9ea:	d10a      	bne.n	800da02 <__cvt+0xba>
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	2300      	movs	r3, #0
 800d9f0:	4630      	mov	r0, r6
 800d9f2:	4639      	mov	r1, r7
 800d9f4:	f7f3 f878 	bl	8000ae8 <__aeabi_dcmpeq>
 800d9f8:	b918      	cbnz	r0, 800da02 <__cvt+0xba>
 800d9fa:	f1c4 0401 	rsb	r4, r4, #1
 800d9fe:	f8ca 4000 	str.w	r4, [sl]
 800da02:	f8da 3000 	ldr.w	r3, [sl]
 800da06:	4499      	add	r9, r3
 800da08:	e7d3      	b.n	800d9b2 <__cvt+0x6a>
 800da0a:	1c59      	adds	r1, r3, #1
 800da0c:	9103      	str	r1, [sp, #12]
 800da0e:	701a      	strb	r2, [r3, #0]
 800da10:	e7d9      	b.n	800d9c6 <__cvt+0x7e>

0800da12 <__exponent>:
 800da12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800da14:	2900      	cmp	r1, #0
 800da16:	bfba      	itte	lt
 800da18:	4249      	neglt	r1, r1
 800da1a:	232d      	movlt	r3, #45	@ 0x2d
 800da1c:	232b      	movge	r3, #43	@ 0x2b
 800da1e:	2909      	cmp	r1, #9
 800da20:	7002      	strb	r2, [r0, #0]
 800da22:	7043      	strb	r3, [r0, #1]
 800da24:	dd29      	ble.n	800da7a <__exponent+0x68>
 800da26:	f10d 0307 	add.w	r3, sp, #7
 800da2a:	461d      	mov	r5, r3
 800da2c:	270a      	movs	r7, #10
 800da2e:	461a      	mov	r2, r3
 800da30:	fbb1 f6f7 	udiv	r6, r1, r7
 800da34:	fb07 1416 	mls	r4, r7, r6, r1
 800da38:	3430      	adds	r4, #48	@ 0x30
 800da3a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800da3e:	460c      	mov	r4, r1
 800da40:	2c63      	cmp	r4, #99	@ 0x63
 800da42:	f103 33ff 	add.w	r3, r3, #4294967295
 800da46:	4631      	mov	r1, r6
 800da48:	dcf1      	bgt.n	800da2e <__exponent+0x1c>
 800da4a:	3130      	adds	r1, #48	@ 0x30
 800da4c:	1e94      	subs	r4, r2, #2
 800da4e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800da52:	1c41      	adds	r1, r0, #1
 800da54:	4623      	mov	r3, r4
 800da56:	42ab      	cmp	r3, r5
 800da58:	d30a      	bcc.n	800da70 <__exponent+0x5e>
 800da5a:	f10d 0309 	add.w	r3, sp, #9
 800da5e:	1a9b      	subs	r3, r3, r2
 800da60:	42ac      	cmp	r4, r5
 800da62:	bf88      	it	hi
 800da64:	2300      	movhi	r3, #0
 800da66:	3302      	adds	r3, #2
 800da68:	4403      	add	r3, r0
 800da6a:	1a18      	subs	r0, r3, r0
 800da6c:	b003      	add	sp, #12
 800da6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da70:	f813 6b01 	ldrb.w	r6, [r3], #1
 800da74:	f801 6f01 	strb.w	r6, [r1, #1]!
 800da78:	e7ed      	b.n	800da56 <__exponent+0x44>
 800da7a:	2330      	movs	r3, #48	@ 0x30
 800da7c:	3130      	adds	r1, #48	@ 0x30
 800da7e:	7083      	strb	r3, [r0, #2]
 800da80:	70c1      	strb	r1, [r0, #3]
 800da82:	1d03      	adds	r3, r0, #4
 800da84:	e7f1      	b.n	800da6a <__exponent+0x58>
	...

0800da88 <_printf_float>:
 800da88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da8c:	b08d      	sub	sp, #52	@ 0x34
 800da8e:	460c      	mov	r4, r1
 800da90:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800da94:	4616      	mov	r6, r2
 800da96:	461f      	mov	r7, r3
 800da98:	4605      	mov	r5, r0
 800da9a:	f000 ff73 	bl	800e984 <_localeconv_r>
 800da9e:	6803      	ldr	r3, [r0, #0]
 800daa0:	9304      	str	r3, [sp, #16]
 800daa2:	4618      	mov	r0, r3
 800daa4:	f7f2 fbf4 	bl	8000290 <strlen>
 800daa8:	2300      	movs	r3, #0
 800daaa:	930a      	str	r3, [sp, #40]	@ 0x28
 800daac:	f8d8 3000 	ldr.w	r3, [r8]
 800dab0:	9005      	str	r0, [sp, #20]
 800dab2:	3307      	adds	r3, #7
 800dab4:	f023 0307 	bic.w	r3, r3, #7
 800dab8:	f103 0208 	add.w	r2, r3, #8
 800dabc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800dac0:	f8d4 b000 	ldr.w	fp, [r4]
 800dac4:	f8c8 2000 	str.w	r2, [r8]
 800dac8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dacc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800dad0:	9307      	str	r3, [sp, #28]
 800dad2:	f8cd 8018 	str.w	r8, [sp, #24]
 800dad6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800dada:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dade:	4b9c      	ldr	r3, [pc, #624]	@ (800dd50 <_printf_float+0x2c8>)
 800dae0:	f04f 32ff 	mov.w	r2, #4294967295
 800dae4:	f7f3 f832 	bl	8000b4c <__aeabi_dcmpun>
 800dae8:	bb70      	cbnz	r0, 800db48 <_printf_float+0xc0>
 800daea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800daee:	4b98      	ldr	r3, [pc, #608]	@ (800dd50 <_printf_float+0x2c8>)
 800daf0:	f04f 32ff 	mov.w	r2, #4294967295
 800daf4:	f7f3 f80c 	bl	8000b10 <__aeabi_dcmple>
 800daf8:	bb30      	cbnz	r0, 800db48 <_printf_float+0xc0>
 800dafa:	2200      	movs	r2, #0
 800dafc:	2300      	movs	r3, #0
 800dafe:	4640      	mov	r0, r8
 800db00:	4649      	mov	r1, r9
 800db02:	f7f2 fffb 	bl	8000afc <__aeabi_dcmplt>
 800db06:	b110      	cbz	r0, 800db0e <_printf_float+0x86>
 800db08:	232d      	movs	r3, #45	@ 0x2d
 800db0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800db0e:	4a91      	ldr	r2, [pc, #580]	@ (800dd54 <_printf_float+0x2cc>)
 800db10:	4b91      	ldr	r3, [pc, #580]	@ (800dd58 <_printf_float+0x2d0>)
 800db12:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800db16:	bf8c      	ite	hi
 800db18:	4690      	movhi	r8, r2
 800db1a:	4698      	movls	r8, r3
 800db1c:	2303      	movs	r3, #3
 800db1e:	6123      	str	r3, [r4, #16]
 800db20:	f02b 0304 	bic.w	r3, fp, #4
 800db24:	6023      	str	r3, [r4, #0]
 800db26:	f04f 0900 	mov.w	r9, #0
 800db2a:	9700      	str	r7, [sp, #0]
 800db2c:	4633      	mov	r3, r6
 800db2e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800db30:	4621      	mov	r1, r4
 800db32:	4628      	mov	r0, r5
 800db34:	f000 f9d2 	bl	800dedc <_printf_common>
 800db38:	3001      	adds	r0, #1
 800db3a:	f040 808d 	bne.w	800dc58 <_printf_float+0x1d0>
 800db3e:	f04f 30ff 	mov.w	r0, #4294967295
 800db42:	b00d      	add	sp, #52	@ 0x34
 800db44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db48:	4642      	mov	r2, r8
 800db4a:	464b      	mov	r3, r9
 800db4c:	4640      	mov	r0, r8
 800db4e:	4649      	mov	r1, r9
 800db50:	f7f2 fffc 	bl	8000b4c <__aeabi_dcmpun>
 800db54:	b140      	cbz	r0, 800db68 <_printf_float+0xe0>
 800db56:	464b      	mov	r3, r9
 800db58:	2b00      	cmp	r3, #0
 800db5a:	bfbc      	itt	lt
 800db5c:	232d      	movlt	r3, #45	@ 0x2d
 800db5e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800db62:	4a7e      	ldr	r2, [pc, #504]	@ (800dd5c <_printf_float+0x2d4>)
 800db64:	4b7e      	ldr	r3, [pc, #504]	@ (800dd60 <_printf_float+0x2d8>)
 800db66:	e7d4      	b.n	800db12 <_printf_float+0x8a>
 800db68:	6863      	ldr	r3, [r4, #4]
 800db6a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800db6e:	9206      	str	r2, [sp, #24]
 800db70:	1c5a      	adds	r2, r3, #1
 800db72:	d13b      	bne.n	800dbec <_printf_float+0x164>
 800db74:	2306      	movs	r3, #6
 800db76:	6063      	str	r3, [r4, #4]
 800db78:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800db7c:	2300      	movs	r3, #0
 800db7e:	6022      	str	r2, [r4, #0]
 800db80:	9303      	str	r3, [sp, #12]
 800db82:	ab0a      	add	r3, sp, #40	@ 0x28
 800db84:	e9cd a301 	strd	sl, r3, [sp, #4]
 800db88:	ab09      	add	r3, sp, #36	@ 0x24
 800db8a:	9300      	str	r3, [sp, #0]
 800db8c:	6861      	ldr	r1, [r4, #4]
 800db8e:	ec49 8b10 	vmov	d0, r8, r9
 800db92:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800db96:	4628      	mov	r0, r5
 800db98:	f7ff fed6 	bl	800d948 <__cvt>
 800db9c:	9b06      	ldr	r3, [sp, #24]
 800db9e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dba0:	2b47      	cmp	r3, #71	@ 0x47
 800dba2:	4680      	mov	r8, r0
 800dba4:	d129      	bne.n	800dbfa <_printf_float+0x172>
 800dba6:	1cc8      	adds	r0, r1, #3
 800dba8:	db02      	blt.n	800dbb0 <_printf_float+0x128>
 800dbaa:	6863      	ldr	r3, [r4, #4]
 800dbac:	4299      	cmp	r1, r3
 800dbae:	dd41      	ble.n	800dc34 <_printf_float+0x1ac>
 800dbb0:	f1aa 0a02 	sub.w	sl, sl, #2
 800dbb4:	fa5f fa8a 	uxtb.w	sl, sl
 800dbb8:	3901      	subs	r1, #1
 800dbba:	4652      	mov	r2, sl
 800dbbc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800dbc0:	9109      	str	r1, [sp, #36]	@ 0x24
 800dbc2:	f7ff ff26 	bl	800da12 <__exponent>
 800dbc6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dbc8:	1813      	adds	r3, r2, r0
 800dbca:	2a01      	cmp	r2, #1
 800dbcc:	4681      	mov	r9, r0
 800dbce:	6123      	str	r3, [r4, #16]
 800dbd0:	dc02      	bgt.n	800dbd8 <_printf_float+0x150>
 800dbd2:	6822      	ldr	r2, [r4, #0]
 800dbd4:	07d2      	lsls	r2, r2, #31
 800dbd6:	d501      	bpl.n	800dbdc <_printf_float+0x154>
 800dbd8:	3301      	adds	r3, #1
 800dbda:	6123      	str	r3, [r4, #16]
 800dbdc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d0a2      	beq.n	800db2a <_printf_float+0xa2>
 800dbe4:	232d      	movs	r3, #45	@ 0x2d
 800dbe6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dbea:	e79e      	b.n	800db2a <_printf_float+0xa2>
 800dbec:	9a06      	ldr	r2, [sp, #24]
 800dbee:	2a47      	cmp	r2, #71	@ 0x47
 800dbf0:	d1c2      	bne.n	800db78 <_printf_float+0xf0>
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d1c0      	bne.n	800db78 <_printf_float+0xf0>
 800dbf6:	2301      	movs	r3, #1
 800dbf8:	e7bd      	b.n	800db76 <_printf_float+0xee>
 800dbfa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800dbfe:	d9db      	bls.n	800dbb8 <_printf_float+0x130>
 800dc00:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800dc04:	d118      	bne.n	800dc38 <_printf_float+0x1b0>
 800dc06:	2900      	cmp	r1, #0
 800dc08:	6863      	ldr	r3, [r4, #4]
 800dc0a:	dd0b      	ble.n	800dc24 <_printf_float+0x19c>
 800dc0c:	6121      	str	r1, [r4, #16]
 800dc0e:	b913      	cbnz	r3, 800dc16 <_printf_float+0x18e>
 800dc10:	6822      	ldr	r2, [r4, #0]
 800dc12:	07d0      	lsls	r0, r2, #31
 800dc14:	d502      	bpl.n	800dc1c <_printf_float+0x194>
 800dc16:	3301      	adds	r3, #1
 800dc18:	440b      	add	r3, r1
 800dc1a:	6123      	str	r3, [r4, #16]
 800dc1c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800dc1e:	f04f 0900 	mov.w	r9, #0
 800dc22:	e7db      	b.n	800dbdc <_printf_float+0x154>
 800dc24:	b913      	cbnz	r3, 800dc2c <_printf_float+0x1a4>
 800dc26:	6822      	ldr	r2, [r4, #0]
 800dc28:	07d2      	lsls	r2, r2, #31
 800dc2a:	d501      	bpl.n	800dc30 <_printf_float+0x1a8>
 800dc2c:	3302      	adds	r3, #2
 800dc2e:	e7f4      	b.n	800dc1a <_printf_float+0x192>
 800dc30:	2301      	movs	r3, #1
 800dc32:	e7f2      	b.n	800dc1a <_printf_float+0x192>
 800dc34:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800dc38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc3a:	4299      	cmp	r1, r3
 800dc3c:	db05      	blt.n	800dc4a <_printf_float+0x1c2>
 800dc3e:	6823      	ldr	r3, [r4, #0]
 800dc40:	6121      	str	r1, [r4, #16]
 800dc42:	07d8      	lsls	r0, r3, #31
 800dc44:	d5ea      	bpl.n	800dc1c <_printf_float+0x194>
 800dc46:	1c4b      	adds	r3, r1, #1
 800dc48:	e7e7      	b.n	800dc1a <_printf_float+0x192>
 800dc4a:	2900      	cmp	r1, #0
 800dc4c:	bfd4      	ite	le
 800dc4e:	f1c1 0202 	rsble	r2, r1, #2
 800dc52:	2201      	movgt	r2, #1
 800dc54:	4413      	add	r3, r2
 800dc56:	e7e0      	b.n	800dc1a <_printf_float+0x192>
 800dc58:	6823      	ldr	r3, [r4, #0]
 800dc5a:	055a      	lsls	r2, r3, #21
 800dc5c:	d407      	bmi.n	800dc6e <_printf_float+0x1e6>
 800dc5e:	6923      	ldr	r3, [r4, #16]
 800dc60:	4642      	mov	r2, r8
 800dc62:	4631      	mov	r1, r6
 800dc64:	4628      	mov	r0, r5
 800dc66:	47b8      	blx	r7
 800dc68:	3001      	adds	r0, #1
 800dc6a:	d12b      	bne.n	800dcc4 <_printf_float+0x23c>
 800dc6c:	e767      	b.n	800db3e <_printf_float+0xb6>
 800dc6e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800dc72:	f240 80dd 	bls.w	800de30 <_printf_float+0x3a8>
 800dc76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800dc7a:	2200      	movs	r2, #0
 800dc7c:	2300      	movs	r3, #0
 800dc7e:	f7f2 ff33 	bl	8000ae8 <__aeabi_dcmpeq>
 800dc82:	2800      	cmp	r0, #0
 800dc84:	d033      	beq.n	800dcee <_printf_float+0x266>
 800dc86:	4a37      	ldr	r2, [pc, #220]	@ (800dd64 <_printf_float+0x2dc>)
 800dc88:	2301      	movs	r3, #1
 800dc8a:	4631      	mov	r1, r6
 800dc8c:	4628      	mov	r0, r5
 800dc8e:	47b8      	blx	r7
 800dc90:	3001      	adds	r0, #1
 800dc92:	f43f af54 	beq.w	800db3e <_printf_float+0xb6>
 800dc96:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800dc9a:	4543      	cmp	r3, r8
 800dc9c:	db02      	blt.n	800dca4 <_printf_float+0x21c>
 800dc9e:	6823      	ldr	r3, [r4, #0]
 800dca0:	07d8      	lsls	r0, r3, #31
 800dca2:	d50f      	bpl.n	800dcc4 <_printf_float+0x23c>
 800dca4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dca8:	4631      	mov	r1, r6
 800dcaa:	4628      	mov	r0, r5
 800dcac:	47b8      	blx	r7
 800dcae:	3001      	adds	r0, #1
 800dcb0:	f43f af45 	beq.w	800db3e <_printf_float+0xb6>
 800dcb4:	f04f 0900 	mov.w	r9, #0
 800dcb8:	f108 38ff 	add.w	r8, r8, #4294967295
 800dcbc:	f104 0a1a 	add.w	sl, r4, #26
 800dcc0:	45c8      	cmp	r8, r9
 800dcc2:	dc09      	bgt.n	800dcd8 <_printf_float+0x250>
 800dcc4:	6823      	ldr	r3, [r4, #0]
 800dcc6:	079b      	lsls	r3, r3, #30
 800dcc8:	f100 8103 	bmi.w	800ded2 <_printf_float+0x44a>
 800dccc:	68e0      	ldr	r0, [r4, #12]
 800dcce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dcd0:	4298      	cmp	r0, r3
 800dcd2:	bfb8      	it	lt
 800dcd4:	4618      	movlt	r0, r3
 800dcd6:	e734      	b.n	800db42 <_printf_float+0xba>
 800dcd8:	2301      	movs	r3, #1
 800dcda:	4652      	mov	r2, sl
 800dcdc:	4631      	mov	r1, r6
 800dcde:	4628      	mov	r0, r5
 800dce0:	47b8      	blx	r7
 800dce2:	3001      	adds	r0, #1
 800dce4:	f43f af2b 	beq.w	800db3e <_printf_float+0xb6>
 800dce8:	f109 0901 	add.w	r9, r9, #1
 800dcec:	e7e8      	b.n	800dcc0 <_printf_float+0x238>
 800dcee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	dc39      	bgt.n	800dd68 <_printf_float+0x2e0>
 800dcf4:	4a1b      	ldr	r2, [pc, #108]	@ (800dd64 <_printf_float+0x2dc>)
 800dcf6:	2301      	movs	r3, #1
 800dcf8:	4631      	mov	r1, r6
 800dcfa:	4628      	mov	r0, r5
 800dcfc:	47b8      	blx	r7
 800dcfe:	3001      	adds	r0, #1
 800dd00:	f43f af1d 	beq.w	800db3e <_printf_float+0xb6>
 800dd04:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800dd08:	ea59 0303 	orrs.w	r3, r9, r3
 800dd0c:	d102      	bne.n	800dd14 <_printf_float+0x28c>
 800dd0e:	6823      	ldr	r3, [r4, #0]
 800dd10:	07d9      	lsls	r1, r3, #31
 800dd12:	d5d7      	bpl.n	800dcc4 <_printf_float+0x23c>
 800dd14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd18:	4631      	mov	r1, r6
 800dd1a:	4628      	mov	r0, r5
 800dd1c:	47b8      	blx	r7
 800dd1e:	3001      	adds	r0, #1
 800dd20:	f43f af0d 	beq.w	800db3e <_printf_float+0xb6>
 800dd24:	f04f 0a00 	mov.w	sl, #0
 800dd28:	f104 0b1a 	add.w	fp, r4, #26
 800dd2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd2e:	425b      	negs	r3, r3
 800dd30:	4553      	cmp	r3, sl
 800dd32:	dc01      	bgt.n	800dd38 <_printf_float+0x2b0>
 800dd34:	464b      	mov	r3, r9
 800dd36:	e793      	b.n	800dc60 <_printf_float+0x1d8>
 800dd38:	2301      	movs	r3, #1
 800dd3a:	465a      	mov	r2, fp
 800dd3c:	4631      	mov	r1, r6
 800dd3e:	4628      	mov	r0, r5
 800dd40:	47b8      	blx	r7
 800dd42:	3001      	adds	r0, #1
 800dd44:	f43f aefb 	beq.w	800db3e <_printf_float+0xb6>
 800dd48:	f10a 0a01 	add.w	sl, sl, #1
 800dd4c:	e7ee      	b.n	800dd2c <_printf_float+0x2a4>
 800dd4e:	bf00      	nop
 800dd50:	7fefffff 	.word	0x7fefffff
 800dd54:	0803cced 	.word	0x0803cced
 800dd58:	0803cce9 	.word	0x0803cce9
 800dd5c:	0803ccf5 	.word	0x0803ccf5
 800dd60:	0803ccf1 	.word	0x0803ccf1
 800dd64:	0803ccf9 	.word	0x0803ccf9
 800dd68:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dd6a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800dd6e:	4553      	cmp	r3, sl
 800dd70:	bfa8      	it	ge
 800dd72:	4653      	movge	r3, sl
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	4699      	mov	r9, r3
 800dd78:	dc36      	bgt.n	800dde8 <_printf_float+0x360>
 800dd7a:	f04f 0b00 	mov.w	fp, #0
 800dd7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dd82:	f104 021a 	add.w	r2, r4, #26
 800dd86:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dd88:	9306      	str	r3, [sp, #24]
 800dd8a:	eba3 0309 	sub.w	r3, r3, r9
 800dd8e:	455b      	cmp	r3, fp
 800dd90:	dc31      	bgt.n	800ddf6 <_printf_float+0x36e>
 800dd92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd94:	459a      	cmp	sl, r3
 800dd96:	dc3a      	bgt.n	800de0e <_printf_float+0x386>
 800dd98:	6823      	ldr	r3, [r4, #0]
 800dd9a:	07da      	lsls	r2, r3, #31
 800dd9c:	d437      	bmi.n	800de0e <_printf_float+0x386>
 800dd9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dda0:	ebaa 0903 	sub.w	r9, sl, r3
 800dda4:	9b06      	ldr	r3, [sp, #24]
 800dda6:	ebaa 0303 	sub.w	r3, sl, r3
 800ddaa:	4599      	cmp	r9, r3
 800ddac:	bfa8      	it	ge
 800ddae:	4699      	movge	r9, r3
 800ddb0:	f1b9 0f00 	cmp.w	r9, #0
 800ddb4:	dc33      	bgt.n	800de1e <_printf_float+0x396>
 800ddb6:	f04f 0800 	mov.w	r8, #0
 800ddba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ddbe:	f104 0b1a 	add.w	fp, r4, #26
 800ddc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ddc4:	ebaa 0303 	sub.w	r3, sl, r3
 800ddc8:	eba3 0309 	sub.w	r3, r3, r9
 800ddcc:	4543      	cmp	r3, r8
 800ddce:	f77f af79 	ble.w	800dcc4 <_printf_float+0x23c>
 800ddd2:	2301      	movs	r3, #1
 800ddd4:	465a      	mov	r2, fp
 800ddd6:	4631      	mov	r1, r6
 800ddd8:	4628      	mov	r0, r5
 800ddda:	47b8      	blx	r7
 800dddc:	3001      	adds	r0, #1
 800ddde:	f43f aeae 	beq.w	800db3e <_printf_float+0xb6>
 800dde2:	f108 0801 	add.w	r8, r8, #1
 800dde6:	e7ec      	b.n	800ddc2 <_printf_float+0x33a>
 800dde8:	4642      	mov	r2, r8
 800ddea:	4631      	mov	r1, r6
 800ddec:	4628      	mov	r0, r5
 800ddee:	47b8      	blx	r7
 800ddf0:	3001      	adds	r0, #1
 800ddf2:	d1c2      	bne.n	800dd7a <_printf_float+0x2f2>
 800ddf4:	e6a3      	b.n	800db3e <_printf_float+0xb6>
 800ddf6:	2301      	movs	r3, #1
 800ddf8:	4631      	mov	r1, r6
 800ddfa:	4628      	mov	r0, r5
 800ddfc:	9206      	str	r2, [sp, #24]
 800ddfe:	47b8      	blx	r7
 800de00:	3001      	adds	r0, #1
 800de02:	f43f ae9c 	beq.w	800db3e <_printf_float+0xb6>
 800de06:	9a06      	ldr	r2, [sp, #24]
 800de08:	f10b 0b01 	add.w	fp, fp, #1
 800de0c:	e7bb      	b.n	800dd86 <_printf_float+0x2fe>
 800de0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800de12:	4631      	mov	r1, r6
 800de14:	4628      	mov	r0, r5
 800de16:	47b8      	blx	r7
 800de18:	3001      	adds	r0, #1
 800de1a:	d1c0      	bne.n	800dd9e <_printf_float+0x316>
 800de1c:	e68f      	b.n	800db3e <_printf_float+0xb6>
 800de1e:	9a06      	ldr	r2, [sp, #24]
 800de20:	464b      	mov	r3, r9
 800de22:	4442      	add	r2, r8
 800de24:	4631      	mov	r1, r6
 800de26:	4628      	mov	r0, r5
 800de28:	47b8      	blx	r7
 800de2a:	3001      	adds	r0, #1
 800de2c:	d1c3      	bne.n	800ddb6 <_printf_float+0x32e>
 800de2e:	e686      	b.n	800db3e <_printf_float+0xb6>
 800de30:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800de34:	f1ba 0f01 	cmp.w	sl, #1
 800de38:	dc01      	bgt.n	800de3e <_printf_float+0x3b6>
 800de3a:	07db      	lsls	r3, r3, #31
 800de3c:	d536      	bpl.n	800deac <_printf_float+0x424>
 800de3e:	2301      	movs	r3, #1
 800de40:	4642      	mov	r2, r8
 800de42:	4631      	mov	r1, r6
 800de44:	4628      	mov	r0, r5
 800de46:	47b8      	blx	r7
 800de48:	3001      	adds	r0, #1
 800de4a:	f43f ae78 	beq.w	800db3e <_printf_float+0xb6>
 800de4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800de52:	4631      	mov	r1, r6
 800de54:	4628      	mov	r0, r5
 800de56:	47b8      	blx	r7
 800de58:	3001      	adds	r0, #1
 800de5a:	f43f ae70 	beq.w	800db3e <_printf_float+0xb6>
 800de5e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800de62:	2200      	movs	r2, #0
 800de64:	2300      	movs	r3, #0
 800de66:	f10a 3aff 	add.w	sl, sl, #4294967295
 800de6a:	f7f2 fe3d 	bl	8000ae8 <__aeabi_dcmpeq>
 800de6e:	b9c0      	cbnz	r0, 800dea2 <_printf_float+0x41a>
 800de70:	4653      	mov	r3, sl
 800de72:	f108 0201 	add.w	r2, r8, #1
 800de76:	4631      	mov	r1, r6
 800de78:	4628      	mov	r0, r5
 800de7a:	47b8      	blx	r7
 800de7c:	3001      	adds	r0, #1
 800de7e:	d10c      	bne.n	800de9a <_printf_float+0x412>
 800de80:	e65d      	b.n	800db3e <_printf_float+0xb6>
 800de82:	2301      	movs	r3, #1
 800de84:	465a      	mov	r2, fp
 800de86:	4631      	mov	r1, r6
 800de88:	4628      	mov	r0, r5
 800de8a:	47b8      	blx	r7
 800de8c:	3001      	adds	r0, #1
 800de8e:	f43f ae56 	beq.w	800db3e <_printf_float+0xb6>
 800de92:	f108 0801 	add.w	r8, r8, #1
 800de96:	45d0      	cmp	r8, sl
 800de98:	dbf3      	blt.n	800de82 <_printf_float+0x3fa>
 800de9a:	464b      	mov	r3, r9
 800de9c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800dea0:	e6df      	b.n	800dc62 <_printf_float+0x1da>
 800dea2:	f04f 0800 	mov.w	r8, #0
 800dea6:	f104 0b1a 	add.w	fp, r4, #26
 800deaa:	e7f4      	b.n	800de96 <_printf_float+0x40e>
 800deac:	2301      	movs	r3, #1
 800deae:	4642      	mov	r2, r8
 800deb0:	e7e1      	b.n	800de76 <_printf_float+0x3ee>
 800deb2:	2301      	movs	r3, #1
 800deb4:	464a      	mov	r2, r9
 800deb6:	4631      	mov	r1, r6
 800deb8:	4628      	mov	r0, r5
 800deba:	47b8      	blx	r7
 800debc:	3001      	adds	r0, #1
 800debe:	f43f ae3e 	beq.w	800db3e <_printf_float+0xb6>
 800dec2:	f108 0801 	add.w	r8, r8, #1
 800dec6:	68e3      	ldr	r3, [r4, #12]
 800dec8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800deca:	1a5b      	subs	r3, r3, r1
 800decc:	4543      	cmp	r3, r8
 800dece:	dcf0      	bgt.n	800deb2 <_printf_float+0x42a>
 800ded0:	e6fc      	b.n	800dccc <_printf_float+0x244>
 800ded2:	f04f 0800 	mov.w	r8, #0
 800ded6:	f104 0919 	add.w	r9, r4, #25
 800deda:	e7f4      	b.n	800dec6 <_printf_float+0x43e>

0800dedc <_printf_common>:
 800dedc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dee0:	4616      	mov	r6, r2
 800dee2:	4698      	mov	r8, r3
 800dee4:	688a      	ldr	r2, [r1, #8]
 800dee6:	690b      	ldr	r3, [r1, #16]
 800dee8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800deec:	4293      	cmp	r3, r2
 800deee:	bfb8      	it	lt
 800def0:	4613      	movlt	r3, r2
 800def2:	6033      	str	r3, [r6, #0]
 800def4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800def8:	4607      	mov	r7, r0
 800defa:	460c      	mov	r4, r1
 800defc:	b10a      	cbz	r2, 800df02 <_printf_common+0x26>
 800defe:	3301      	adds	r3, #1
 800df00:	6033      	str	r3, [r6, #0]
 800df02:	6823      	ldr	r3, [r4, #0]
 800df04:	0699      	lsls	r1, r3, #26
 800df06:	bf42      	ittt	mi
 800df08:	6833      	ldrmi	r3, [r6, #0]
 800df0a:	3302      	addmi	r3, #2
 800df0c:	6033      	strmi	r3, [r6, #0]
 800df0e:	6825      	ldr	r5, [r4, #0]
 800df10:	f015 0506 	ands.w	r5, r5, #6
 800df14:	d106      	bne.n	800df24 <_printf_common+0x48>
 800df16:	f104 0a19 	add.w	sl, r4, #25
 800df1a:	68e3      	ldr	r3, [r4, #12]
 800df1c:	6832      	ldr	r2, [r6, #0]
 800df1e:	1a9b      	subs	r3, r3, r2
 800df20:	42ab      	cmp	r3, r5
 800df22:	dc26      	bgt.n	800df72 <_printf_common+0x96>
 800df24:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800df28:	6822      	ldr	r2, [r4, #0]
 800df2a:	3b00      	subs	r3, #0
 800df2c:	bf18      	it	ne
 800df2e:	2301      	movne	r3, #1
 800df30:	0692      	lsls	r2, r2, #26
 800df32:	d42b      	bmi.n	800df8c <_printf_common+0xb0>
 800df34:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800df38:	4641      	mov	r1, r8
 800df3a:	4638      	mov	r0, r7
 800df3c:	47c8      	blx	r9
 800df3e:	3001      	adds	r0, #1
 800df40:	d01e      	beq.n	800df80 <_printf_common+0xa4>
 800df42:	6823      	ldr	r3, [r4, #0]
 800df44:	6922      	ldr	r2, [r4, #16]
 800df46:	f003 0306 	and.w	r3, r3, #6
 800df4a:	2b04      	cmp	r3, #4
 800df4c:	bf02      	ittt	eq
 800df4e:	68e5      	ldreq	r5, [r4, #12]
 800df50:	6833      	ldreq	r3, [r6, #0]
 800df52:	1aed      	subeq	r5, r5, r3
 800df54:	68a3      	ldr	r3, [r4, #8]
 800df56:	bf0c      	ite	eq
 800df58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800df5c:	2500      	movne	r5, #0
 800df5e:	4293      	cmp	r3, r2
 800df60:	bfc4      	itt	gt
 800df62:	1a9b      	subgt	r3, r3, r2
 800df64:	18ed      	addgt	r5, r5, r3
 800df66:	2600      	movs	r6, #0
 800df68:	341a      	adds	r4, #26
 800df6a:	42b5      	cmp	r5, r6
 800df6c:	d11a      	bne.n	800dfa4 <_printf_common+0xc8>
 800df6e:	2000      	movs	r0, #0
 800df70:	e008      	b.n	800df84 <_printf_common+0xa8>
 800df72:	2301      	movs	r3, #1
 800df74:	4652      	mov	r2, sl
 800df76:	4641      	mov	r1, r8
 800df78:	4638      	mov	r0, r7
 800df7a:	47c8      	blx	r9
 800df7c:	3001      	adds	r0, #1
 800df7e:	d103      	bne.n	800df88 <_printf_common+0xac>
 800df80:	f04f 30ff 	mov.w	r0, #4294967295
 800df84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df88:	3501      	adds	r5, #1
 800df8a:	e7c6      	b.n	800df1a <_printf_common+0x3e>
 800df8c:	18e1      	adds	r1, r4, r3
 800df8e:	1c5a      	adds	r2, r3, #1
 800df90:	2030      	movs	r0, #48	@ 0x30
 800df92:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800df96:	4422      	add	r2, r4
 800df98:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800df9c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800dfa0:	3302      	adds	r3, #2
 800dfa2:	e7c7      	b.n	800df34 <_printf_common+0x58>
 800dfa4:	2301      	movs	r3, #1
 800dfa6:	4622      	mov	r2, r4
 800dfa8:	4641      	mov	r1, r8
 800dfaa:	4638      	mov	r0, r7
 800dfac:	47c8      	blx	r9
 800dfae:	3001      	adds	r0, #1
 800dfb0:	d0e6      	beq.n	800df80 <_printf_common+0xa4>
 800dfb2:	3601      	adds	r6, #1
 800dfb4:	e7d9      	b.n	800df6a <_printf_common+0x8e>
	...

0800dfb8 <_printf_i>:
 800dfb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dfbc:	7e0f      	ldrb	r7, [r1, #24]
 800dfbe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800dfc0:	2f78      	cmp	r7, #120	@ 0x78
 800dfc2:	4691      	mov	r9, r2
 800dfc4:	4680      	mov	r8, r0
 800dfc6:	460c      	mov	r4, r1
 800dfc8:	469a      	mov	sl, r3
 800dfca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800dfce:	d807      	bhi.n	800dfe0 <_printf_i+0x28>
 800dfd0:	2f62      	cmp	r7, #98	@ 0x62
 800dfd2:	d80a      	bhi.n	800dfea <_printf_i+0x32>
 800dfd4:	2f00      	cmp	r7, #0
 800dfd6:	f000 80d1 	beq.w	800e17c <_printf_i+0x1c4>
 800dfda:	2f58      	cmp	r7, #88	@ 0x58
 800dfdc:	f000 80b8 	beq.w	800e150 <_printf_i+0x198>
 800dfe0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800dfe4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800dfe8:	e03a      	b.n	800e060 <_printf_i+0xa8>
 800dfea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800dfee:	2b15      	cmp	r3, #21
 800dff0:	d8f6      	bhi.n	800dfe0 <_printf_i+0x28>
 800dff2:	a101      	add	r1, pc, #4	@ (adr r1, 800dff8 <_printf_i+0x40>)
 800dff4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800dff8:	0800e051 	.word	0x0800e051
 800dffc:	0800e065 	.word	0x0800e065
 800e000:	0800dfe1 	.word	0x0800dfe1
 800e004:	0800dfe1 	.word	0x0800dfe1
 800e008:	0800dfe1 	.word	0x0800dfe1
 800e00c:	0800dfe1 	.word	0x0800dfe1
 800e010:	0800e065 	.word	0x0800e065
 800e014:	0800dfe1 	.word	0x0800dfe1
 800e018:	0800dfe1 	.word	0x0800dfe1
 800e01c:	0800dfe1 	.word	0x0800dfe1
 800e020:	0800dfe1 	.word	0x0800dfe1
 800e024:	0800e163 	.word	0x0800e163
 800e028:	0800e08f 	.word	0x0800e08f
 800e02c:	0800e11d 	.word	0x0800e11d
 800e030:	0800dfe1 	.word	0x0800dfe1
 800e034:	0800dfe1 	.word	0x0800dfe1
 800e038:	0800e185 	.word	0x0800e185
 800e03c:	0800dfe1 	.word	0x0800dfe1
 800e040:	0800e08f 	.word	0x0800e08f
 800e044:	0800dfe1 	.word	0x0800dfe1
 800e048:	0800dfe1 	.word	0x0800dfe1
 800e04c:	0800e125 	.word	0x0800e125
 800e050:	6833      	ldr	r3, [r6, #0]
 800e052:	1d1a      	adds	r2, r3, #4
 800e054:	681b      	ldr	r3, [r3, #0]
 800e056:	6032      	str	r2, [r6, #0]
 800e058:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e05c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e060:	2301      	movs	r3, #1
 800e062:	e09c      	b.n	800e19e <_printf_i+0x1e6>
 800e064:	6833      	ldr	r3, [r6, #0]
 800e066:	6820      	ldr	r0, [r4, #0]
 800e068:	1d19      	adds	r1, r3, #4
 800e06a:	6031      	str	r1, [r6, #0]
 800e06c:	0606      	lsls	r6, r0, #24
 800e06e:	d501      	bpl.n	800e074 <_printf_i+0xbc>
 800e070:	681d      	ldr	r5, [r3, #0]
 800e072:	e003      	b.n	800e07c <_printf_i+0xc4>
 800e074:	0645      	lsls	r5, r0, #25
 800e076:	d5fb      	bpl.n	800e070 <_printf_i+0xb8>
 800e078:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e07c:	2d00      	cmp	r5, #0
 800e07e:	da03      	bge.n	800e088 <_printf_i+0xd0>
 800e080:	232d      	movs	r3, #45	@ 0x2d
 800e082:	426d      	negs	r5, r5
 800e084:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e088:	4858      	ldr	r0, [pc, #352]	@ (800e1ec <_printf_i+0x234>)
 800e08a:	230a      	movs	r3, #10
 800e08c:	e011      	b.n	800e0b2 <_printf_i+0xfa>
 800e08e:	6821      	ldr	r1, [r4, #0]
 800e090:	6833      	ldr	r3, [r6, #0]
 800e092:	0608      	lsls	r0, r1, #24
 800e094:	f853 5b04 	ldr.w	r5, [r3], #4
 800e098:	d402      	bmi.n	800e0a0 <_printf_i+0xe8>
 800e09a:	0649      	lsls	r1, r1, #25
 800e09c:	bf48      	it	mi
 800e09e:	b2ad      	uxthmi	r5, r5
 800e0a0:	2f6f      	cmp	r7, #111	@ 0x6f
 800e0a2:	4852      	ldr	r0, [pc, #328]	@ (800e1ec <_printf_i+0x234>)
 800e0a4:	6033      	str	r3, [r6, #0]
 800e0a6:	bf14      	ite	ne
 800e0a8:	230a      	movne	r3, #10
 800e0aa:	2308      	moveq	r3, #8
 800e0ac:	2100      	movs	r1, #0
 800e0ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e0b2:	6866      	ldr	r6, [r4, #4]
 800e0b4:	60a6      	str	r6, [r4, #8]
 800e0b6:	2e00      	cmp	r6, #0
 800e0b8:	db05      	blt.n	800e0c6 <_printf_i+0x10e>
 800e0ba:	6821      	ldr	r1, [r4, #0]
 800e0bc:	432e      	orrs	r6, r5
 800e0be:	f021 0104 	bic.w	r1, r1, #4
 800e0c2:	6021      	str	r1, [r4, #0]
 800e0c4:	d04b      	beq.n	800e15e <_printf_i+0x1a6>
 800e0c6:	4616      	mov	r6, r2
 800e0c8:	fbb5 f1f3 	udiv	r1, r5, r3
 800e0cc:	fb03 5711 	mls	r7, r3, r1, r5
 800e0d0:	5dc7      	ldrb	r7, [r0, r7]
 800e0d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e0d6:	462f      	mov	r7, r5
 800e0d8:	42bb      	cmp	r3, r7
 800e0da:	460d      	mov	r5, r1
 800e0dc:	d9f4      	bls.n	800e0c8 <_printf_i+0x110>
 800e0de:	2b08      	cmp	r3, #8
 800e0e0:	d10b      	bne.n	800e0fa <_printf_i+0x142>
 800e0e2:	6823      	ldr	r3, [r4, #0]
 800e0e4:	07df      	lsls	r7, r3, #31
 800e0e6:	d508      	bpl.n	800e0fa <_printf_i+0x142>
 800e0e8:	6923      	ldr	r3, [r4, #16]
 800e0ea:	6861      	ldr	r1, [r4, #4]
 800e0ec:	4299      	cmp	r1, r3
 800e0ee:	bfde      	ittt	le
 800e0f0:	2330      	movle	r3, #48	@ 0x30
 800e0f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e0f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e0fa:	1b92      	subs	r2, r2, r6
 800e0fc:	6122      	str	r2, [r4, #16]
 800e0fe:	f8cd a000 	str.w	sl, [sp]
 800e102:	464b      	mov	r3, r9
 800e104:	aa03      	add	r2, sp, #12
 800e106:	4621      	mov	r1, r4
 800e108:	4640      	mov	r0, r8
 800e10a:	f7ff fee7 	bl	800dedc <_printf_common>
 800e10e:	3001      	adds	r0, #1
 800e110:	d14a      	bne.n	800e1a8 <_printf_i+0x1f0>
 800e112:	f04f 30ff 	mov.w	r0, #4294967295
 800e116:	b004      	add	sp, #16
 800e118:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e11c:	6823      	ldr	r3, [r4, #0]
 800e11e:	f043 0320 	orr.w	r3, r3, #32
 800e122:	6023      	str	r3, [r4, #0]
 800e124:	4832      	ldr	r0, [pc, #200]	@ (800e1f0 <_printf_i+0x238>)
 800e126:	2778      	movs	r7, #120	@ 0x78
 800e128:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e12c:	6823      	ldr	r3, [r4, #0]
 800e12e:	6831      	ldr	r1, [r6, #0]
 800e130:	061f      	lsls	r7, r3, #24
 800e132:	f851 5b04 	ldr.w	r5, [r1], #4
 800e136:	d402      	bmi.n	800e13e <_printf_i+0x186>
 800e138:	065f      	lsls	r7, r3, #25
 800e13a:	bf48      	it	mi
 800e13c:	b2ad      	uxthmi	r5, r5
 800e13e:	6031      	str	r1, [r6, #0]
 800e140:	07d9      	lsls	r1, r3, #31
 800e142:	bf44      	itt	mi
 800e144:	f043 0320 	orrmi.w	r3, r3, #32
 800e148:	6023      	strmi	r3, [r4, #0]
 800e14a:	b11d      	cbz	r5, 800e154 <_printf_i+0x19c>
 800e14c:	2310      	movs	r3, #16
 800e14e:	e7ad      	b.n	800e0ac <_printf_i+0xf4>
 800e150:	4826      	ldr	r0, [pc, #152]	@ (800e1ec <_printf_i+0x234>)
 800e152:	e7e9      	b.n	800e128 <_printf_i+0x170>
 800e154:	6823      	ldr	r3, [r4, #0]
 800e156:	f023 0320 	bic.w	r3, r3, #32
 800e15a:	6023      	str	r3, [r4, #0]
 800e15c:	e7f6      	b.n	800e14c <_printf_i+0x194>
 800e15e:	4616      	mov	r6, r2
 800e160:	e7bd      	b.n	800e0de <_printf_i+0x126>
 800e162:	6833      	ldr	r3, [r6, #0]
 800e164:	6825      	ldr	r5, [r4, #0]
 800e166:	6961      	ldr	r1, [r4, #20]
 800e168:	1d18      	adds	r0, r3, #4
 800e16a:	6030      	str	r0, [r6, #0]
 800e16c:	062e      	lsls	r6, r5, #24
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	d501      	bpl.n	800e176 <_printf_i+0x1be>
 800e172:	6019      	str	r1, [r3, #0]
 800e174:	e002      	b.n	800e17c <_printf_i+0x1c4>
 800e176:	0668      	lsls	r0, r5, #25
 800e178:	d5fb      	bpl.n	800e172 <_printf_i+0x1ba>
 800e17a:	8019      	strh	r1, [r3, #0]
 800e17c:	2300      	movs	r3, #0
 800e17e:	6123      	str	r3, [r4, #16]
 800e180:	4616      	mov	r6, r2
 800e182:	e7bc      	b.n	800e0fe <_printf_i+0x146>
 800e184:	6833      	ldr	r3, [r6, #0]
 800e186:	1d1a      	adds	r2, r3, #4
 800e188:	6032      	str	r2, [r6, #0]
 800e18a:	681e      	ldr	r6, [r3, #0]
 800e18c:	6862      	ldr	r2, [r4, #4]
 800e18e:	2100      	movs	r1, #0
 800e190:	4630      	mov	r0, r6
 800e192:	f7f2 f82d 	bl	80001f0 <memchr>
 800e196:	b108      	cbz	r0, 800e19c <_printf_i+0x1e4>
 800e198:	1b80      	subs	r0, r0, r6
 800e19a:	6060      	str	r0, [r4, #4]
 800e19c:	6863      	ldr	r3, [r4, #4]
 800e19e:	6123      	str	r3, [r4, #16]
 800e1a0:	2300      	movs	r3, #0
 800e1a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e1a6:	e7aa      	b.n	800e0fe <_printf_i+0x146>
 800e1a8:	6923      	ldr	r3, [r4, #16]
 800e1aa:	4632      	mov	r2, r6
 800e1ac:	4649      	mov	r1, r9
 800e1ae:	4640      	mov	r0, r8
 800e1b0:	47d0      	blx	sl
 800e1b2:	3001      	adds	r0, #1
 800e1b4:	d0ad      	beq.n	800e112 <_printf_i+0x15a>
 800e1b6:	6823      	ldr	r3, [r4, #0]
 800e1b8:	079b      	lsls	r3, r3, #30
 800e1ba:	d413      	bmi.n	800e1e4 <_printf_i+0x22c>
 800e1bc:	68e0      	ldr	r0, [r4, #12]
 800e1be:	9b03      	ldr	r3, [sp, #12]
 800e1c0:	4298      	cmp	r0, r3
 800e1c2:	bfb8      	it	lt
 800e1c4:	4618      	movlt	r0, r3
 800e1c6:	e7a6      	b.n	800e116 <_printf_i+0x15e>
 800e1c8:	2301      	movs	r3, #1
 800e1ca:	4632      	mov	r2, r6
 800e1cc:	4649      	mov	r1, r9
 800e1ce:	4640      	mov	r0, r8
 800e1d0:	47d0      	blx	sl
 800e1d2:	3001      	adds	r0, #1
 800e1d4:	d09d      	beq.n	800e112 <_printf_i+0x15a>
 800e1d6:	3501      	adds	r5, #1
 800e1d8:	68e3      	ldr	r3, [r4, #12]
 800e1da:	9903      	ldr	r1, [sp, #12]
 800e1dc:	1a5b      	subs	r3, r3, r1
 800e1de:	42ab      	cmp	r3, r5
 800e1e0:	dcf2      	bgt.n	800e1c8 <_printf_i+0x210>
 800e1e2:	e7eb      	b.n	800e1bc <_printf_i+0x204>
 800e1e4:	2500      	movs	r5, #0
 800e1e6:	f104 0619 	add.w	r6, r4, #25
 800e1ea:	e7f5      	b.n	800e1d8 <_printf_i+0x220>
 800e1ec:	0803ccfb 	.word	0x0803ccfb
 800e1f0:	0803cd0c 	.word	0x0803cd0c

0800e1f4 <_scanf_float>:
 800e1f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1f8:	b087      	sub	sp, #28
 800e1fa:	4691      	mov	r9, r2
 800e1fc:	9303      	str	r3, [sp, #12]
 800e1fe:	688b      	ldr	r3, [r1, #8]
 800e200:	1e5a      	subs	r2, r3, #1
 800e202:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800e206:	bf81      	itttt	hi
 800e208:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800e20c:	eb03 0b05 	addhi.w	fp, r3, r5
 800e210:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800e214:	608b      	strhi	r3, [r1, #8]
 800e216:	680b      	ldr	r3, [r1, #0]
 800e218:	460a      	mov	r2, r1
 800e21a:	f04f 0500 	mov.w	r5, #0
 800e21e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800e222:	f842 3b1c 	str.w	r3, [r2], #28
 800e226:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e22a:	4680      	mov	r8, r0
 800e22c:	460c      	mov	r4, r1
 800e22e:	bf98      	it	ls
 800e230:	f04f 0b00 	movls.w	fp, #0
 800e234:	9201      	str	r2, [sp, #4]
 800e236:	4616      	mov	r6, r2
 800e238:	46aa      	mov	sl, r5
 800e23a:	462f      	mov	r7, r5
 800e23c:	9502      	str	r5, [sp, #8]
 800e23e:	68a2      	ldr	r2, [r4, #8]
 800e240:	b15a      	cbz	r2, 800e25a <_scanf_float+0x66>
 800e242:	f8d9 3000 	ldr.w	r3, [r9]
 800e246:	781b      	ldrb	r3, [r3, #0]
 800e248:	2b4e      	cmp	r3, #78	@ 0x4e
 800e24a:	d863      	bhi.n	800e314 <_scanf_float+0x120>
 800e24c:	2b40      	cmp	r3, #64	@ 0x40
 800e24e:	d83b      	bhi.n	800e2c8 <_scanf_float+0xd4>
 800e250:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800e254:	b2c8      	uxtb	r0, r1
 800e256:	280e      	cmp	r0, #14
 800e258:	d939      	bls.n	800e2ce <_scanf_float+0xda>
 800e25a:	b11f      	cbz	r7, 800e264 <_scanf_float+0x70>
 800e25c:	6823      	ldr	r3, [r4, #0]
 800e25e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e262:	6023      	str	r3, [r4, #0]
 800e264:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e268:	f1ba 0f01 	cmp.w	sl, #1
 800e26c:	f200 8114 	bhi.w	800e498 <_scanf_float+0x2a4>
 800e270:	9b01      	ldr	r3, [sp, #4]
 800e272:	429e      	cmp	r6, r3
 800e274:	f200 8105 	bhi.w	800e482 <_scanf_float+0x28e>
 800e278:	2001      	movs	r0, #1
 800e27a:	b007      	add	sp, #28
 800e27c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e280:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800e284:	2a0d      	cmp	r2, #13
 800e286:	d8e8      	bhi.n	800e25a <_scanf_float+0x66>
 800e288:	a101      	add	r1, pc, #4	@ (adr r1, 800e290 <_scanf_float+0x9c>)
 800e28a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e28e:	bf00      	nop
 800e290:	0800e3d9 	.word	0x0800e3d9
 800e294:	0800e25b 	.word	0x0800e25b
 800e298:	0800e25b 	.word	0x0800e25b
 800e29c:	0800e25b 	.word	0x0800e25b
 800e2a0:	0800e435 	.word	0x0800e435
 800e2a4:	0800e40f 	.word	0x0800e40f
 800e2a8:	0800e25b 	.word	0x0800e25b
 800e2ac:	0800e25b 	.word	0x0800e25b
 800e2b0:	0800e3e7 	.word	0x0800e3e7
 800e2b4:	0800e25b 	.word	0x0800e25b
 800e2b8:	0800e25b 	.word	0x0800e25b
 800e2bc:	0800e25b 	.word	0x0800e25b
 800e2c0:	0800e25b 	.word	0x0800e25b
 800e2c4:	0800e3a3 	.word	0x0800e3a3
 800e2c8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800e2cc:	e7da      	b.n	800e284 <_scanf_float+0x90>
 800e2ce:	290e      	cmp	r1, #14
 800e2d0:	d8c3      	bhi.n	800e25a <_scanf_float+0x66>
 800e2d2:	a001      	add	r0, pc, #4	@ (adr r0, 800e2d8 <_scanf_float+0xe4>)
 800e2d4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e2d8:	0800e393 	.word	0x0800e393
 800e2dc:	0800e25b 	.word	0x0800e25b
 800e2e0:	0800e393 	.word	0x0800e393
 800e2e4:	0800e423 	.word	0x0800e423
 800e2e8:	0800e25b 	.word	0x0800e25b
 800e2ec:	0800e335 	.word	0x0800e335
 800e2f0:	0800e379 	.word	0x0800e379
 800e2f4:	0800e379 	.word	0x0800e379
 800e2f8:	0800e379 	.word	0x0800e379
 800e2fc:	0800e379 	.word	0x0800e379
 800e300:	0800e379 	.word	0x0800e379
 800e304:	0800e379 	.word	0x0800e379
 800e308:	0800e379 	.word	0x0800e379
 800e30c:	0800e379 	.word	0x0800e379
 800e310:	0800e379 	.word	0x0800e379
 800e314:	2b6e      	cmp	r3, #110	@ 0x6e
 800e316:	d809      	bhi.n	800e32c <_scanf_float+0x138>
 800e318:	2b60      	cmp	r3, #96	@ 0x60
 800e31a:	d8b1      	bhi.n	800e280 <_scanf_float+0x8c>
 800e31c:	2b54      	cmp	r3, #84	@ 0x54
 800e31e:	d07b      	beq.n	800e418 <_scanf_float+0x224>
 800e320:	2b59      	cmp	r3, #89	@ 0x59
 800e322:	d19a      	bne.n	800e25a <_scanf_float+0x66>
 800e324:	2d07      	cmp	r5, #7
 800e326:	d198      	bne.n	800e25a <_scanf_float+0x66>
 800e328:	2508      	movs	r5, #8
 800e32a:	e02f      	b.n	800e38c <_scanf_float+0x198>
 800e32c:	2b74      	cmp	r3, #116	@ 0x74
 800e32e:	d073      	beq.n	800e418 <_scanf_float+0x224>
 800e330:	2b79      	cmp	r3, #121	@ 0x79
 800e332:	e7f6      	b.n	800e322 <_scanf_float+0x12e>
 800e334:	6821      	ldr	r1, [r4, #0]
 800e336:	05c8      	lsls	r0, r1, #23
 800e338:	d51e      	bpl.n	800e378 <_scanf_float+0x184>
 800e33a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800e33e:	6021      	str	r1, [r4, #0]
 800e340:	3701      	adds	r7, #1
 800e342:	f1bb 0f00 	cmp.w	fp, #0
 800e346:	d003      	beq.n	800e350 <_scanf_float+0x15c>
 800e348:	3201      	adds	r2, #1
 800e34a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e34e:	60a2      	str	r2, [r4, #8]
 800e350:	68a3      	ldr	r3, [r4, #8]
 800e352:	3b01      	subs	r3, #1
 800e354:	60a3      	str	r3, [r4, #8]
 800e356:	6923      	ldr	r3, [r4, #16]
 800e358:	3301      	adds	r3, #1
 800e35a:	6123      	str	r3, [r4, #16]
 800e35c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800e360:	3b01      	subs	r3, #1
 800e362:	2b00      	cmp	r3, #0
 800e364:	f8c9 3004 	str.w	r3, [r9, #4]
 800e368:	f340 8082 	ble.w	800e470 <_scanf_float+0x27c>
 800e36c:	f8d9 3000 	ldr.w	r3, [r9]
 800e370:	3301      	adds	r3, #1
 800e372:	f8c9 3000 	str.w	r3, [r9]
 800e376:	e762      	b.n	800e23e <_scanf_float+0x4a>
 800e378:	eb1a 0105 	adds.w	r1, sl, r5
 800e37c:	f47f af6d 	bne.w	800e25a <_scanf_float+0x66>
 800e380:	6822      	ldr	r2, [r4, #0]
 800e382:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800e386:	6022      	str	r2, [r4, #0]
 800e388:	460d      	mov	r5, r1
 800e38a:	468a      	mov	sl, r1
 800e38c:	f806 3b01 	strb.w	r3, [r6], #1
 800e390:	e7de      	b.n	800e350 <_scanf_float+0x15c>
 800e392:	6822      	ldr	r2, [r4, #0]
 800e394:	0610      	lsls	r0, r2, #24
 800e396:	f57f af60 	bpl.w	800e25a <_scanf_float+0x66>
 800e39a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e39e:	6022      	str	r2, [r4, #0]
 800e3a0:	e7f4      	b.n	800e38c <_scanf_float+0x198>
 800e3a2:	f1ba 0f00 	cmp.w	sl, #0
 800e3a6:	d10c      	bne.n	800e3c2 <_scanf_float+0x1ce>
 800e3a8:	b977      	cbnz	r7, 800e3c8 <_scanf_float+0x1d4>
 800e3aa:	6822      	ldr	r2, [r4, #0]
 800e3ac:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e3b0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e3b4:	d108      	bne.n	800e3c8 <_scanf_float+0x1d4>
 800e3b6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e3ba:	6022      	str	r2, [r4, #0]
 800e3bc:	f04f 0a01 	mov.w	sl, #1
 800e3c0:	e7e4      	b.n	800e38c <_scanf_float+0x198>
 800e3c2:	f1ba 0f02 	cmp.w	sl, #2
 800e3c6:	d050      	beq.n	800e46a <_scanf_float+0x276>
 800e3c8:	2d01      	cmp	r5, #1
 800e3ca:	d002      	beq.n	800e3d2 <_scanf_float+0x1de>
 800e3cc:	2d04      	cmp	r5, #4
 800e3ce:	f47f af44 	bne.w	800e25a <_scanf_float+0x66>
 800e3d2:	3501      	adds	r5, #1
 800e3d4:	b2ed      	uxtb	r5, r5
 800e3d6:	e7d9      	b.n	800e38c <_scanf_float+0x198>
 800e3d8:	f1ba 0f01 	cmp.w	sl, #1
 800e3dc:	f47f af3d 	bne.w	800e25a <_scanf_float+0x66>
 800e3e0:	f04f 0a02 	mov.w	sl, #2
 800e3e4:	e7d2      	b.n	800e38c <_scanf_float+0x198>
 800e3e6:	b975      	cbnz	r5, 800e406 <_scanf_float+0x212>
 800e3e8:	2f00      	cmp	r7, #0
 800e3ea:	f47f af37 	bne.w	800e25c <_scanf_float+0x68>
 800e3ee:	6822      	ldr	r2, [r4, #0]
 800e3f0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e3f4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e3f8:	f040 8103 	bne.w	800e602 <_scanf_float+0x40e>
 800e3fc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e400:	6022      	str	r2, [r4, #0]
 800e402:	2501      	movs	r5, #1
 800e404:	e7c2      	b.n	800e38c <_scanf_float+0x198>
 800e406:	2d03      	cmp	r5, #3
 800e408:	d0e3      	beq.n	800e3d2 <_scanf_float+0x1de>
 800e40a:	2d05      	cmp	r5, #5
 800e40c:	e7df      	b.n	800e3ce <_scanf_float+0x1da>
 800e40e:	2d02      	cmp	r5, #2
 800e410:	f47f af23 	bne.w	800e25a <_scanf_float+0x66>
 800e414:	2503      	movs	r5, #3
 800e416:	e7b9      	b.n	800e38c <_scanf_float+0x198>
 800e418:	2d06      	cmp	r5, #6
 800e41a:	f47f af1e 	bne.w	800e25a <_scanf_float+0x66>
 800e41e:	2507      	movs	r5, #7
 800e420:	e7b4      	b.n	800e38c <_scanf_float+0x198>
 800e422:	6822      	ldr	r2, [r4, #0]
 800e424:	0591      	lsls	r1, r2, #22
 800e426:	f57f af18 	bpl.w	800e25a <_scanf_float+0x66>
 800e42a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800e42e:	6022      	str	r2, [r4, #0]
 800e430:	9702      	str	r7, [sp, #8]
 800e432:	e7ab      	b.n	800e38c <_scanf_float+0x198>
 800e434:	6822      	ldr	r2, [r4, #0]
 800e436:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800e43a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800e43e:	d005      	beq.n	800e44c <_scanf_float+0x258>
 800e440:	0550      	lsls	r0, r2, #21
 800e442:	f57f af0a 	bpl.w	800e25a <_scanf_float+0x66>
 800e446:	2f00      	cmp	r7, #0
 800e448:	f000 80db 	beq.w	800e602 <_scanf_float+0x40e>
 800e44c:	0591      	lsls	r1, r2, #22
 800e44e:	bf58      	it	pl
 800e450:	9902      	ldrpl	r1, [sp, #8]
 800e452:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e456:	bf58      	it	pl
 800e458:	1a79      	subpl	r1, r7, r1
 800e45a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800e45e:	bf58      	it	pl
 800e460:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e464:	6022      	str	r2, [r4, #0]
 800e466:	2700      	movs	r7, #0
 800e468:	e790      	b.n	800e38c <_scanf_float+0x198>
 800e46a:	f04f 0a03 	mov.w	sl, #3
 800e46e:	e78d      	b.n	800e38c <_scanf_float+0x198>
 800e470:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e474:	4649      	mov	r1, r9
 800e476:	4640      	mov	r0, r8
 800e478:	4798      	blx	r3
 800e47a:	2800      	cmp	r0, #0
 800e47c:	f43f aedf 	beq.w	800e23e <_scanf_float+0x4a>
 800e480:	e6eb      	b.n	800e25a <_scanf_float+0x66>
 800e482:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e486:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e48a:	464a      	mov	r2, r9
 800e48c:	4640      	mov	r0, r8
 800e48e:	4798      	blx	r3
 800e490:	6923      	ldr	r3, [r4, #16]
 800e492:	3b01      	subs	r3, #1
 800e494:	6123      	str	r3, [r4, #16]
 800e496:	e6eb      	b.n	800e270 <_scanf_float+0x7c>
 800e498:	1e6b      	subs	r3, r5, #1
 800e49a:	2b06      	cmp	r3, #6
 800e49c:	d824      	bhi.n	800e4e8 <_scanf_float+0x2f4>
 800e49e:	2d02      	cmp	r5, #2
 800e4a0:	d836      	bhi.n	800e510 <_scanf_float+0x31c>
 800e4a2:	9b01      	ldr	r3, [sp, #4]
 800e4a4:	429e      	cmp	r6, r3
 800e4a6:	f67f aee7 	bls.w	800e278 <_scanf_float+0x84>
 800e4aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e4ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e4b2:	464a      	mov	r2, r9
 800e4b4:	4640      	mov	r0, r8
 800e4b6:	4798      	blx	r3
 800e4b8:	6923      	ldr	r3, [r4, #16]
 800e4ba:	3b01      	subs	r3, #1
 800e4bc:	6123      	str	r3, [r4, #16]
 800e4be:	e7f0      	b.n	800e4a2 <_scanf_float+0x2ae>
 800e4c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e4c4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800e4c8:	464a      	mov	r2, r9
 800e4ca:	4640      	mov	r0, r8
 800e4cc:	4798      	blx	r3
 800e4ce:	6923      	ldr	r3, [r4, #16]
 800e4d0:	3b01      	subs	r3, #1
 800e4d2:	6123      	str	r3, [r4, #16]
 800e4d4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e4d8:	fa5f fa8a 	uxtb.w	sl, sl
 800e4dc:	f1ba 0f02 	cmp.w	sl, #2
 800e4e0:	d1ee      	bne.n	800e4c0 <_scanf_float+0x2cc>
 800e4e2:	3d03      	subs	r5, #3
 800e4e4:	b2ed      	uxtb	r5, r5
 800e4e6:	1b76      	subs	r6, r6, r5
 800e4e8:	6823      	ldr	r3, [r4, #0]
 800e4ea:	05da      	lsls	r2, r3, #23
 800e4ec:	d530      	bpl.n	800e550 <_scanf_float+0x35c>
 800e4ee:	055b      	lsls	r3, r3, #21
 800e4f0:	d511      	bpl.n	800e516 <_scanf_float+0x322>
 800e4f2:	9b01      	ldr	r3, [sp, #4]
 800e4f4:	429e      	cmp	r6, r3
 800e4f6:	f67f aebf 	bls.w	800e278 <_scanf_float+0x84>
 800e4fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e4fe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e502:	464a      	mov	r2, r9
 800e504:	4640      	mov	r0, r8
 800e506:	4798      	blx	r3
 800e508:	6923      	ldr	r3, [r4, #16]
 800e50a:	3b01      	subs	r3, #1
 800e50c:	6123      	str	r3, [r4, #16]
 800e50e:	e7f0      	b.n	800e4f2 <_scanf_float+0x2fe>
 800e510:	46aa      	mov	sl, r5
 800e512:	46b3      	mov	fp, r6
 800e514:	e7de      	b.n	800e4d4 <_scanf_float+0x2e0>
 800e516:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800e51a:	6923      	ldr	r3, [r4, #16]
 800e51c:	2965      	cmp	r1, #101	@ 0x65
 800e51e:	f103 33ff 	add.w	r3, r3, #4294967295
 800e522:	f106 35ff 	add.w	r5, r6, #4294967295
 800e526:	6123      	str	r3, [r4, #16]
 800e528:	d00c      	beq.n	800e544 <_scanf_float+0x350>
 800e52a:	2945      	cmp	r1, #69	@ 0x45
 800e52c:	d00a      	beq.n	800e544 <_scanf_float+0x350>
 800e52e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e532:	464a      	mov	r2, r9
 800e534:	4640      	mov	r0, r8
 800e536:	4798      	blx	r3
 800e538:	6923      	ldr	r3, [r4, #16]
 800e53a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800e53e:	3b01      	subs	r3, #1
 800e540:	1eb5      	subs	r5, r6, #2
 800e542:	6123      	str	r3, [r4, #16]
 800e544:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e548:	464a      	mov	r2, r9
 800e54a:	4640      	mov	r0, r8
 800e54c:	4798      	blx	r3
 800e54e:	462e      	mov	r6, r5
 800e550:	6822      	ldr	r2, [r4, #0]
 800e552:	f012 0210 	ands.w	r2, r2, #16
 800e556:	d001      	beq.n	800e55c <_scanf_float+0x368>
 800e558:	2000      	movs	r0, #0
 800e55a:	e68e      	b.n	800e27a <_scanf_float+0x86>
 800e55c:	7032      	strb	r2, [r6, #0]
 800e55e:	6823      	ldr	r3, [r4, #0]
 800e560:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800e564:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e568:	d125      	bne.n	800e5b6 <_scanf_float+0x3c2>
 800e56a:	9b02      	ldr	r3, [sp, #8]
 800e56c:	429f      	cmp	r7, r3
 800e56e:	d00a      	beq.n	800e586 <_scanf_float+0x392>
 800e570:	1bda      	subs	r2, r3, r7
 800e572:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800e576:	429e      	cmp	r6, r3
 800e578:	bf28      	it	cs
 800e57a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800e57e:	4922      	ldr	r1, [pc, #136]	@ (800e608 <_scanf_float+0x414>)
 800e580:	4630      	mov	r0, r6
 800e582:	f000 f94f 	bl	800e824 <siprintf>
 800e586:	9901      	ldr	r1, [sp, #4]
 800e588:	2200      	movs	r2, #0
 800e58a:	4640      	mov	r0, r8
 800e58c:	f002 fbe8 	bl	8010d60 <_strtod_r>
 800e590:	9b03      	ldr	r3, [sp, #12]
 800e592:	6821      	ldr	r1, [r4, #0]
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	f011 0f02 	tst.w	r1, #2
 800e59a:	ec57 6b10 	vmov	r6, r7, d0
 800e59e:	f103 0204 	add.w	r2, r3, #4
 800e5a2:	d015      	beq.n	800e5d0 <_scanf_float+0x3dc>
 800e5a4:	9903      	ldr	r1, [sp, #12]
 800e5a6:	600a      	str	r2, [r1, #0]
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	e9c3 6700 	strd	r6, r7, [r3]
 800e5ae:	68e3      	ldr	r3, [r4, #12]
 800e5b0:	3301      	adds	r3, #1
 800e5b2:	60e3      	str	r3, [r4, #12]
 800e5b4:	e7d0      	b.n	800e558 <_scanf_float+0x364>
 800e5b6:	9b04      	ldr	r3, [sp, #16]
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d0e4      	beq.n	800e586 <_scanf_float+0x392>
 800e5bc:	9905      	ldr	r1, [sp, #20]
 800e5be:	230a      	movs	r3, #10
 800e5c0:	3101      	adds	r1, #1
 800e5c2:	4640      	mov	r0, r8
 800e5c4:	f7ff f9b4 	bl	800d930 <_strtol_r>
 800e5c8:	9b04      	ldr	r3, [sp, #16]
 800e5ca:	9e05      	ldr	r6, [sp, #20]
 800e5cc:	1ac2      	subs	r2, r0, r3
 800e5ce:	e7d0      	b.n	800e572 <_scanf_float+0x37e>
 800e5d0:	f011 0f04 	tst.w	r1, #4
 800e5d4:	9903      	ldr	r1, [sp, #12]
 800e5d6:	600a      	str	r2, [r1, #0]
 800e5d8:	d1e6      	bne.n	800e5a8 <_scanf_float+0x3b4>
 800e5da:	681d      	ldr	r5, [r3, #0]
 800e5dc:	4632      	mov	r2, r6
 800e5de:	463b      	mov	r3, r7
 800e5e0:	4630      	mov	r0, r6
 800e5e2:	4639      	mov	r1, r7
 800e5e4:	f7f2 fab2 	bl	8000b4c <__aeabi_dcmpun>
 800e5e8:	b128      	cbz	r0, 800e5f6 <_scanf_float+0x402>
 800e5ea:	4808      	ldr	r0, [pc, #32]	@ (800e60c <_scanf_float+0x418>)
 800e5ec:	f000 fa60 	bl	800eab0 <nanf>
 800e5f0:	ed85 0a00 	vstr	s0, [r5]
 800e5f4:	e7db      	b.n	800e5ae <_scanf_float+0x3ba>
 800e5f6:	4630      	mov	r0, r6
 800e5f8:	4639      	mov	r1, r7
 800e5fa:	f7f2 fb05 	bl	8000c08 <__aeabi_d2f>
 800e5fe:	6028      	str	r0, [r5, #0]
 800e600:	e7d5      	b.n	800e5ae <_scanf_float+0x3ba>
 800e602:	2700      	movs	r7, #0
 800e604:	e62e      	b.n	800e264 <_scanf_float+0x70>
 800e606:	bf00      	nop
 800e608:	0803cd1d 	.word	0x0803cd1d
 800e60c:	0803ce5e 	.word	0x0803ce5e

0800e610 <std>:
 800e610:	2300      	movs	r3, #0
 800e612:	b510      	push	{r4, lr}
 800e614:	4604      	mov	r4, r0
 800e616:	e9c0 3300 	strd	r3, r3, [r0]
 800e61a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e61e:	6083      	str	r3, [r0, #8]
 800e620:	8181      	strh	r1, [r0, #12]
 800e622:	6643      	str	r3, [r0, #100]	@ 0x64
 800e624:	81c2      	strh	r2, [r0, #14]
 800e626:	6183      	str	r3, [r0, #24]
 800e628:	4619      	mov	r1, r3
 800e62a:	2208      	movs	r2, #8
 800e62c:	305c      	adds	r0, #92	@ 0x5c
 800e62e:	f000 f978 	bl	800e922 <memset>
 800e632:	4b0d      	ldr	r3, [pc, #52]	@ (800e668 <std+0x58>)
 800e634:	6263      	str	r3, [r4, #36]	@ 0x24
 800e636:	4b0d      	ldr	r3, [pc, #52]	@ (800e66c <std+0x5c>)
 800e638:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e63a:	4b0d      	ldr	r3, [pc, #52]	@ (800e670 <std+0x60>)
 800e63c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e63e:	4b0d      	ldr	r3, [pc, #52]	@ (800e674 <std+0x64>)
 800e640:	6323      	str	r3, [r4, #48]	@ 0x30
 800e642:	4b0d      	ldr	r3, [pc, #52]	@ (800e678 <std+0x68>)
 800e644:	6224      	str	r4, [r4, #32]
 800e646:	429c      	cmp	r4, r3
 800e648:	d006      	beq.n	800e658 <std+0x48>
 800e64a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e64e:	4294      	cmp	r4, r2
 800e650:	d002      	beq.n	800e658 <std+0x48>
 800e652:	33d0      	adds	r3, #208	@ 0xd0
 800e654:	429c      	cmp	r4, r3
 800e656:	d105      	bne.n	800e664 <std+0x54>
 800e658:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e65c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e660:	f000 ba14 	b.w	800ea8c <__retarget_lock_init_recursive>
 800e664:	bd10      	pop	{r4, pc}
 800e666:	bf00      	nop
 800e668:	0800e869 	.word	0x0800e869
 800e66c:	0800e88b 	.word	0x0800e88b
 800e670:	0800e8c3 	.word	0x0800e8c3
 800e674:	0800e8e7 	.word	0x0800e8e7
 800e678:	20002008 	.word	0x20002008

0800e67c <stdio_exit_handler>:
 800e67c:	4a02      	ldr	r2, [pc, #8]	@ (800e688 <stdio_exit_handler+0xc>)
 800e67e:	4903      	ldr	r1, [pc, #12]	@ (800e68c <stdio_exit_handler+0x10>)
 800e680:	4803      	ldr	r0, [pc, #12]	@ (800e690 <stdio_exit_handler+0x14>)
 800e682:	f000 b869 	b.w	800e758 <_fwalk_sglue>
 800e686:	bf00      	nop
 800e688:	20000050 	.word	0x20000050
 800e68c:	080113a9 	.word	0x080113a9
 800e690:	20000060 	.word	0x20000060

0800e694 <cleanup_stdio>:
 800e694:	6841      	ldr	r1, [r0, #4]
 800e696:	4b0c      	ldr	r3, [pc, #48]	@ (800e6c8 <cleanup_stdio+0x34>)
 800e698:	4299      	cmp	r1, r3
 800e69a:	b510      	push	{r4, lr}
 800e69c:	4604      	mov	r4, r0
 800e69e:	d001      	beq.n	800e6a4 <cleanup_stdio+0x10>
 800e6a0:	f002 fe82 	bl	80113a8 <_fflush_r>
 800e6a4:	68a1      	ldr	r1, [r4, #8]
 800e6a6:	4b09      	ldr	r3, [pc, #36]	@ (800e6cc <cleanup_stdio+0x38>)
 800e6a8:	4299      	cmp	r1, r3
 800e6aa:	d002      	beq.n	800e6b2 <cleanup_stdio+0x1e>
 800e6ac:	4620      	mov	r0, r4
 800e6ae:	f002 fe7b 	bl	80113a8 <_fflush_r>
 800e6b2:	68e1      	ldr	r1, [r4, #12]
 800e6b4:	4b06      	ldr	r3, [pc, #24]	@ (800e6d0 <cleanup_stdio+0x3c>)
 800e6b6:	4299      	cmp	r1, r3
 800e6b8:	d004      	beq.n	800e6c4 <cleanup_stdio+0x30>
 800e6ba:	4620      	mov	r0, r4
 800e6bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e6c0:	f002 be72 	b.w	80113a8 <_fflush_r>
 800e6c4:	bd10      	pop	{r4, pc}
 800e6c6:	bf00      	nop
 800e6c8:	20002008 	.word	0x20002008
 800e6cc:	20002070 	.word	0x20002070
 800e6d0:	200020d8 	.word	0x200020d8

0800e6d4 <global_stdio_init.part.0>:
 800e6d4:	b510      	push	{r4, lr}
 800e6d6:	4b0b      	ldr	r3, [pc, #44]	@ (800e704 <global_stdio_init.part.0+0x30>)
 800e6d8:	4c0b      	ldr	r4, [pc, #44]	@ (800e708 <global_stdio_init.part.0+0x34>)
 800e6da:	4a0c      	ldr	r2, [pc, #48]	@ (800e70c <global_stdio_init.part.0+0x38>)
 800e6dc:	601a      	str	r2, [r3, #0]
 800e6de:	4620      	mov	r0, r4
 800e6e0:	2200      	movs	r2, #0
 800e6e2:	2104      	movs	r1, #4
 800e6e4:	f7ff ff94 	bl	800e610 <std>
 800e6e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e6ec:	2201      	movs	r2, #1
 800e6ee:	2109      	movs	r1, #9
 800e6f0:	f7ff ff8e 	bl	800e610 <std>
 800e6f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e6f8:	2202      	movs	r2, #2
 800e6fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e6fe:	2112      	movs	r1, #18
 800e700:	f7ff bf86 	b.w	800e610 <std>
 800e704:	20002140 	.word	0x20002140
 800e708:	20002008 	.word	0x20002008
 800e70c:	0800e67d 	.word	0x0800e67d

0800e710 <__sfp_lock_acquire>:
 800e710:	4801      	ldr	r0, [pc, #4]	@ (800e718 <__sfp_lock_acquire+0x8>)
 800e712:	f000 b9bc 	b.w	800ea8e <__retarget_lock_acquire_recursive>
 800e716:	bf00      	nop
 800e718:	20002149 	.word	0x20002149

0800e71c <__sfp_lock_release>:
 800e71c:	4801      	ldr	r0, [pc, #4]	@ (800e724 <__sfp_lock_release+0x8>)
 800e71e:	f000 b9b7 	b.w	800ea90 <__retarget_lock_release_recursive>
 800e722:	bf00      	nop
 800e724:	20002149 	.word	0x20002149

0800e728 <__sinit>:
 800e728:	b510      	push	{r4, lr}
 800e72a:	4604      	mov	r4, r0
 800e72c:	f7ff fff0 	bl	800e710 <__sfp_lock_acquire>
 800e730:	6a23      	ldr	r3, [r4, #32]
 800e732:	b11b      	cbz	r3, 800e73c <__sinit+0x14>
 800e734:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e738:	f7ff bff0 	b.w	800e71c <__sfp_lock_release>
 800e73c:	4b04      	ldr	r3, [pc, #16]	@ (800e750 <__sinit+0x28>)
 800e73e:	6223      	str	r3, [r4, #32]
 800e740:	4b04      	ldr	r3, [pc, #16]	@ (800e754 <__sinit+0x2c>)
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	2b00      	cmp	r3, #0
 800e746:	d1f5      	bne.n	800e734 <__sinit+0xc>
 800e748:	f7ff ffc4 	bl	800e6d4 <global_stdio_init.part.0>
 800e74c:	e7f2      	b.n	800e734 <__sinit+0xc>
 800e74e:	bf00      	nop
 800e750:	0800e695 	.word	0x0800e695
 800e754:	20002140 	.word	0x20002140

0800e758 <_fwalk_sglue>:
 800e758:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e75c:	4607      	mov	r7, r0
 800e75e:	4688      	mov	r8, r1
 800e760:	4614      	mov	r4, r2
 800e762:	2600      	movs	r6, #0
 800e764:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e768:	f1b9 0901 	subs.w	r9, r9, #1
 800e76c:	d505      	bpl.n	800e77a <_fwalk_sglue+0x22>
 800e76e:	6824      	ldr	r4, [r4, #0]
 800e770:	2c00      	cmp	r4, #0
 800e772:	d1f7      	bne.n	800e764 <_fwalk_sglue+0xc>
 800e774:	4630      	mov	r0, r6
 800e776:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e77a:	89ab      	ldrh	r3, [r5, #12]
 800e77c:	2b01      	cmp	r3, #1
 800e77e:	d907      	bls.n	800e790 <_fwalk_sglue+0x38>
 800e780:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e784:	3301      	adds	r3, #1
 800e786:	d003      	beq.n	800e790 <_fwalk_sglue+0x38>
 800e788:	4629      	mov	r1, r5
 800e78a:	4638      	mov	r0, r7
 800e78c:	47c0      	blx	r8
 800e78e:	4306      	orrs	r6, r0
 800e790:	3568      	adds	r5, #104	@ 0x68
 800e792:	e7e9      	b.n	800e768 <_fwalk_sglue+0x10>

0800e794 <iprintf>:
 800e794:	b40f      	push	{r0, r1, r2, r3}
 800e796:	b507      	push	{r0, r1, r2, lr}
 800e798:	4906      	ldr	r1, [pc, #24]	@ (800e7b4 <iprintf+0x20>)
 800e79a:	ab04      	add	r3, sp, #16
 800e79c:	6808      	ldr	r0, [r1, #0]
 800e79e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e7a2:	6881      	ldr	r1, [r0, #8]
 800e7a4:	9301      	str	r3, [sp, #4]
 800e7a6:	f002 fc63 	bl	8011070 <_vfiprintf_r>
 800e7aa:	b003      	add	sp, #12
 800e7ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800e7b0:	b004      	add	sp, #16
 800e7b2:	4770      	bx	lr
 800e7b4:	2000005c 	.word	0x2000005c

0800e7b8 <sniprintf>:
 800e7b8:	b40c      	push	{r2, r3}
 800e7ba:	b530      	push	{r4, r5, lr}
 800e7bc:	4b18      	ldr	r3, [pc, #96]	@ (800e820 <sniprintf+0x68>)
 800e7be:	1e0c      	subs	r4, r1, #0
 800e7c0:	681d      	ldr	r5, [r3, #0]
 800e7c2:	b09d      	sub	sp, #116	@ 0x74
 800e7c4:	da08      	bge.n	800e7d8 <sniprintf+0x20>
 800e7c6:	238b      	movs	r3, #139	@ 0x8b
 800e7c8:	602b      	str	r3, [r5, #0]
 800e7ca:	f04f 30ff 	mov.w	r0, #4294967295
 800e7ce:	b01d      	add	sp, #116	@ 0x74
 800e7d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e7d4:	b002      	add	sp, #8
 800e7d6:	4770      	bx	lr
 800e7d8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e7dc:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e7e0:	f04f 0300 	mov.w	r3, #0
 800e7e4:	931b      	str	r3, [sp, #108]	@ 0x6c
 800e7e6:	bf14      	ite	ne
 800e7e8:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e7ec:	4623      	moveq	r3, r4
 800e7ee:	9304      	str	r3, [sp, #16]
 800e7f0:	9307      	str	r3, [sp, #28]
 800e7f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e7f6:	9002      	str	r0, [sp, #8]
 800e7f8:	9006      	str	r0, [sp, #24]
 800e7fa:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e7fe:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e800:	ab21      	add	r3, sp, #132	@ 0x84
 800e802:	a902      	add	r1, sp, #8
 800e804:	4628      	mov	r0, r5
 800e806:	9301      	str	r3, [sp, #4]
 800e808:	f002 fb0c 	bl	8010e24 <_svfiprintf_r>
 800e80c:	1c43      	adds	r3, r0, #1
 800e80e:	bfbc      	itt	lt
 800e810:	238b      	movlt	r3, #139	@ 0x8b
 800e812:	602b      	strlt	r3, [r5, #0]
 800e814:	2c00      	cmp	r4, #0
 800e816:	d0da      	beq.n	800e7ce <sniprintf+0x16>
 800e818:	9b02      	ldr	r3, [sp, #8]
 800e81a:	2200      	movs	r2, #0
 800e81c:	701a      	strb	r2, [r3, #0]
 800e81e:	e7d6      	b.n	800e7ce <sniprintf+0x16>
 800e820:	2000005c 	.word	0x2000005c

0800e824 <siprintf>:
 800e824:	b40e      	push	{r1, r2, r3}
 800e826:	b510      	push	{r4, lr}
 800e828:	b09d      	sub	sp, #116	@ 0x74
 800e82a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e82c:	9002      	str	r0, [sp, #8]
 800e82e:	9006      	str	r0, [sp, #24]
 800e830:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e834:	480a      	ldr	r0, [pc, #40]	@ (800e860 <siprintf+0x3c>)
 800e836:	9107      	str	r1, [sp, #28]
 800e838:	9104      	str	r1, [sp, #16]
 800e83a:	490a      	ldr	r1, [pc, #40]	@ (800e864 <siprintf+0x40>)
 800e83c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e840:	9105      	str	r1, [sp, #20]
 800e842:	2400      	movs	r4, #0
 800e844:	a902      	add	r1, sp, #8
 800e846:	6800      	ldr	r0, [r0, #0]
 800e848:	9301      	str	r3, [sp, #4]
 800e84a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e84c:	f002 faea 	bl	8010e24 <_svfiprintf_r>
 800e850:	9b02      	ldr	r3, [sp, #8]
 800e852:	701c      	strb	r4, [r3, #0]
 800e854:	b01d      	add	sp, #116	@ 0x74
 800e856:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e85a:	b003      	add	sp, #12
 800e85c:	4770      	bx	lr
 800e85e:	bf00      	nop
 800e860:	2000005c 	.word	0x2000005c
 800e864:	ffff0208 	.word	0xffff0208

0800e868 <__sread>:
 800e868:	b510      	push	{r4, lr}
 800e86a:	460c      	mov	r4, r1
 800e86c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e870:	f000 f8ae 	bl	800e9d0 <_read_r>
 800e874:	2800      	cmp	r0, #0
 800e876:	bfab      	itete	ge
 800e878:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e87a:	89a3      	ldrhlt	r3, [r4, #12]
 800e87c:	181b      	addge	r3, r3, r0
 800e87e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e882:	bfac      	ite	ge
 800e884:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e886:	81a3      	strhlt	r3, [r4, #12]
 800e888:	bd10      	pop	{r4, pc}

0800e88a <__swrite>:
 800e88a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e88e:	461f      	mov	r7, r3
 800e890:	898b      	ldrh	r3, [r1, #12]
 800e892:	05db      	lsls	r3, r3, #23
 800e894:	4605      	mov	r5, r0
 800e896:	460c      	mov	r4, r1
 800e898:	4616      	mov	r6, r2
 800e89a:	d505      	bpl.n	800e8a8 <__swrite+0x1e>
 800e89c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e8a0:	2302      	movs	r3, #2
 800e8a2:	2200      	movs	r2, #0
 800e8a4:	f000 f882 	bl	800e9ac <_lseek_r>
 800e8a8:	89a3      	ldrh	r3, [r4, #12]
 800e8aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e8ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e8b2:	81a3      	strh	r3, [r4, #12]
 800e8b4:	4632      	mov	r2, r6
 800e8b6:	463b      	mov	r3, r7
 800e8b8:	4628      	mov	r0, r5
 800e8ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e8be:	f000 b8a9 	b.w	800ea14 <_write_r>

0800e8c2 <__sseek>:
 800e8c2:	b510      	push	{r4, lr}
 800e8c4:	460c      	mov	r4, r1
 800e8c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e8ca:	f000 f86f 	bl	800e9ac <_lseek_r>
 800e8ce:	1c43      	adds	r3, r0, #1
 800e8d0:	89a3      	ldrh	r3, [r4, #12]
 800e8d2:	bf15      	itete	ne
 800e8d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e8d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e8da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e8de:	81a3      	strheq	r3, [r4, #12]
 800e8e0:	bf18      	it	ne
 800e8e2:	81a3      	strhne	r3, [r4, #12]
 800e8e4:	bd10      	pop	{r4, pc}

0800e8e6 <__sclose>:
 800e8e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e8ea:	f000 b84f 	b.w	800e98c <_close_r>

0800e8ee <memmove>:
 800e8ee:	4288      	cmp	r0, r1
 800e8f0:	b510      	push	{r4, lr}
 800e8f2:	eb01 0402 	add.w	r4, r1, r2
 800e8f6:	d902      	bls.n	800e8fe <memmove+0x10>
 800e8f8:	4284      	cmp	r4, r0
 800e8fa:	4623      	mov	r3, r4
 800e8fc:	d807      	bhi.n	800e90e <memmove+0x20>
 800e8fe:	1e43      	subs	r3, r0, #1
 800e900:	42a1      	cmp	r1, r4
 800e902:	d008      	beq.n	800e916 <memmove+0x28>
 800e904:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e908:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e90c:	e7f8      	b.n	800e900 <memmove+0x12>
 800e90e:	4402      	add	r2, r0
 800e910:	4601      	mov	r1, r0
 800e912:	428a      	cmp	r2, r1
 800e914:	d100      	bne.n	800e918 <memmove+0x2a>
 800e916:	bd10      	pop	{r4, pc}
 800e918:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e91c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e920:	e7f7      	b.n	800e912 <memmove+0x24>

0800e922 <memset>:
 800e922:	4402      	add	r2, r0
 800e924:	4603      	mov	r3, r0
 800e926:	4293      	cmp	r3, r2
 800e928:	d100      	bne.n	800e92c <memset+0xa>
 800e92a:	4770      	bx	lr
 800e92c:	f803 1b01 	strb.w	r1, [r3], #1
 800e930:	e7f9      	b.n	800e926 <memset+0x4>

0800e932 <strncmp>:
 800e932:	b510      	push	{r4, lr}
 800e934:	b16a      	cbz	r2, 800e952 <strncmp+0x20>
 800e936:	3901      	subs	r1, #1
 800e938:	1884      	adds	r4, r0, r2
 800e93a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e93e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e942:	429a      	cmp	r2, r3
 800e944:	d103      	bne.n	800e94e <strncmp+0x1c>
 800e946:	42a0      	cmp	r0, r4
 800e948:	d001      	beq.n	800e94e <strncmp+0x1c>
 800e94a:	2a00      	cmp	r2, #0
 800e94c:	d1f5      	bne.n	800e93a <strncmp+0x8>
 800e94e:	1ad0      	subs	r0, r2, r3
 800e950:	bd10      	pop	{r4, pc}
 800e952:	4610      	mov	r0, r2
 800e954:	e7fc      	b.n	800e950 <strncmp+0x1e>

0800e956 <strstr>:
 800e956:	780a      	ldrb	r2, [r1, #0]
 800e958:	b570      	push	{r4, r5, r6, lr}
 800e95a:	b96a      	cbnz	r2, 800e978 <strstr+0x22>
 800e95c:	bd70      	pop	{r4, r5, r6, pc}
 800e95e:	429a      	cmp	r2, r3
 800e960:	d109      	bne.n	800e976 <strstr+0x20>
 800e962:	460c      	mov	r4, r1
 800e964:	4605      	mov	r5, r0
 800e966:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	d0f6      	beq.n	800e95c <strstr+0x6>
 800e96e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800e972:	429e      	cmp	r6, r3
 800e974:	d0f7      	beq.n	800e966 <strstr+0x10>
 800e976:	3001      	adds	r0, #1
 800e978:	7803      	ldrb	r3, [r0, #0]
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d1ef      	bne.n	800e95e <strstr+0x8>
 800e97e:	4618      	mov	r0, r3
 800e980:	e7ec      	b.n	800e95c <strstr+0x6>
	...

0800e984 <_localeconv_r>:
 800e984:	4800      	ldr	r0, [pc, #0]	@ (800e988 <_localeconv_r+0x4>)
 800e986:	4770      	bx	lr
 800e988:	2000019c 	.word	0x2000019c

0800e98c <_close_r>:
 800e98c:	b538      	push	{r3, r4, r5, lr}
 800e98e:	4d06      	ldr	r5, [pc, #24]	@ (800e9a8 <_close_r+0x1c>)
 800e990:	2300      	movs	r3, #0
 800e992:	4604      	mov	r4, r0
 800e994:	4608      	mov	r0, r1
 800e996:	602b      	str	r3, [r5, #0]
 800e998:	f7f3 fe76 	bl	8002688 <_close>
 800e99c:	1c43      	adds	r3, r0, #1
 800e99e:	d102      	bne.n	800e9a6 <_close_r+0x1a>
 800e9a0:	682b      	ldr	r3, [r5, #0]
 800e9a2:	b103      	cbz	r3, 800e9a6 <_close_r+0x1a>
 800e9a4:	6023      	str	r3, [r4, #0]
 800e9a6:	bd38      	pop	{r3, r4, r5, pc}
 800e9a8:	20002144 	.word	0x20002144

0800e9ac <_lseek_r>:
 800e9ac:	b538      	push	{r3, r4, r5, lr}
 800e9ae:	4d07      	ldr	r5, [pc, #28]	@ (800e9cc <_lseek_r+0x20>)
 800e9b0:	4604      	mov	r4, r0
 800e9b2:	4608      	mov	r0, r1
 800e9b4:	4611      	mov	r1, r2
 800e9b6:	2200      	movs	r2, #0
 800e9b8:	602a      	str	r2, [r5, #0]
 800e9ba:	461a      	mov	r2, r3
 800e9bc:	f7f3 fe8b 	bl	80026d6 <_lseek>
 800e9c0:	1c43      	adds	r3, r0, #1
 800e9c2:	d102      	bne.n	800e9ca <_lseek_r+0x1e>
 800e9c4:	682b      	ldr	r3, [r5, #0]
 800e9c6:	b103      	cbz	r3, 800e9ca <_lseek_r+0x1e>
 800e9c8:	6023      	str	r3, [r4, #0]
 800e9ca:	bd38      	pop	{r3, r4, r5, pc}
 800e9cc:	20002144 	.word	0x20002144

0800e9d0 <_read_r>:
 800e9d0:	b538      	push	{r3, r4, r5, lr}
 800e9d2:	4d07      	ldr	r5, [pc, #28]	@ (800e9f0 <_read_r+0x20>)
 800e9d4:	4604      	mov	r4, r0
 800e9d6:	4608      	mov	r0, r1
 800e9d8:	4611      	mov	r1, r2
 800e9da:	2200      	movs	r2, #0
 800e9dc:	602a      	str	r2, [r5, #0]
 800e9de:	461a      	mov	r2, r3
 800e9e0:	f7f3 fe35 	bl	800264e <_read>
 800e9e4:	1c43      	adds	r3, r0, #1
 800e9e6:	d102      	bne.n	800e9ee <_read_r+0x1e>
 800e9e8:	682b      	ldr	r3, [r5, #0]
 800e9ea:	b103      	cbz	r3, 800e9ee <_read_r+0x1e>
 800e9ec:	6023      	str	r3, [r4, #0]
 800e9ee:	bd38      	pop	{r3, r4, r5, pc}
 800e9f0:	20002144 	.word	0x20002144

0800e9f4 <_sbrk_r>:
 800e9f4:	b538      	push	{r3, r4, r5, lr}
 800e9f6:	4d06      	ldr	r5, [pc, #24]	@ (800ea10 <_sbrk_r+0x1c>)
 800e9f8:	2300      	movs	r3, #0
 800e9fa:	4604      	mov	r4, r0
 800e9fc:	4608      	mov	r0, r1
 800e9fe:	602b      	str	r3, [r5, #0]
 800ea00:	f7f3 fe76 	bl	80026f0 <_sbrk>
 800ea04:	1c43      	adds	r3, r0, #1
 800ea06:	d102      	bne.n	800ea0e <_sbrk_r+0x1a>
 800ea08:	682b      	ldr	r3, [r5, #0]
 800ea0a:	b103      	cbz	r3, 800ea0e <_sbrk_r+0x1a>
 800ea0c:	6023      	str	r3, [r4, #0]
 800ea0e:	bd38      	pop	{r3, r4, r5, pc}
 800ea10:	20002144 	.word	0x20002144

0800ea14 <_write_r>:
 800ea14:	b538      	push	{r3, r4, r5, lr}
 800ea16:	4d07      	ldr	r5, [pc, #28]	@ (800ea34 <_write_r+0x20>)
 800ea18:	4604      	mov	r4, r0
 800ea1a:	4608      	mov	r0, r1
 800ea1c:	4611      	mov	r1, r2
 800ea1e:	2200      	movs	r2, #0
 800ea20:	602a      	str	r2, [r5, #0]
 800ea22:	461a      	mov	r2, r3
 800ea24:	f7f2 fcb8 	bl	8001398 <_write>
 800ea28:	1c43      	adds	r3, r0, #1
 800ea2a:	d102      	bne.n	800ea32 <_write_r+0x1e>
 800ea2c:	682b      	ldr	r3, [r5, #0]
 800ea2e:	b103      	cbz	r3, 800ea32 <_write_r+0x1e>
 800ea30:	6023      	str	r3, [r4, #0]
 800ea32:	bd38      	pop	{r3, r4, r5, pc}
 800ea34:	20002144 	.word	0x20002144

0800ea38 <__errno>:
 800ea38:	4b01      	ldr	r3, [pc, #4]	@ (800ea40 <__errno+0x8>)
 800ea3a:	6818      	ldr	r0, [r3, #0]
 800ea3c:	4770      	bx	lr
 800ea3e:	bf00      	nop
 800ea40:	2000005c 	.word	0x2000005c

0800ea44 <__libc_init_array>:
 800ea44:	b570      	push	{r4, r5, r6, lr}
 800ea46:	4d0d      	ldr	r5, [pc, #52]	@ (800ea7c <__libc_init_array+0x38>)
 800ea48:	4c0d      	ldr	r4, [pc, #52]	@ (800ea80 <__libc_init_array+0x3c>)
 800ea4a:	1b64      	subs	r4, r4, r5
 800ea4c:	10a4      	asrs	r4, r4, #2
 800ea4e:	2600      	movs	r6, #0
 800ea50:	42a6      	cmp	r6, r4
 800ea52:	d109      	bne.n	800ea68 <__libc_init_array+0x24>
 800ea54:	4d0b      	ldr	r5, [pc, #44]	@ (800ea84 <__libc_init_array+0x40>)
 800ea56:	4c0c      	ldr	r4, [pc, #48]	@ (800ea88 <__libc_init_array+0x44>)
 800ea58:	f003 fa0c 	bl	8011e74 <_init>
 800ea5c:	1b64      	subs	r4, r4, r5
 800ea5e:	10a4      	asrs	r4, r4, #2
 800ea60:	2600      	movs	r6, #0
 800ea62:	42a6      	cmp	r6, r4
 800ea64:	d105      	bne.n	800ea72 <__libc_init_array+0x2e>
 800ea66:	bd70      	pop	{r4, r5, r6, pc}
 800ea68:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea6c:	4798      	blx	r3
 800ea6e:	3601      	adds	r6, #1
 800ea70:	e7ee      	b.n	800ea50 <__libc_init_array+0xc>
 800ea72:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea76:	4798      	blx	r3
 800ea78:	3601      	adds	r6, #1
 800ea7a:	e7f2      	b.n	800ea62 <__libc_init_array+0x1e>
 800ea7c:	0803d018 	.word	0x0803d018
 800ea80:	0803d018 	.word	0x0803d018
 800ea84:	0803d018 	.word	0x0803d018
 800ea88:	0803d01c 	.word	0x0803d01c

0800ea8c <__retarget_lock_init_recursive>:
 800ea8c:	4770      	bx	lr

0800ea8e <__retarget_lock_acquire_recursive>:
 800ea8e:	4770      	bx	lr

0800ea90 <__retarget_lock_release_recursive>:
 800ea90:	4770      	bx	lr

0800ea92 <memcpy>:
 800ea92:	440a      	add	r2, r1
 800ea94:	4291      	cmp	r1, r2
 800ea96:	f100 33ff 	add.w	r3, r0, #4294967295
 800ea9a:	d100      	bne.n	800ea9e <memcpy+0xc>
 800ea9c:	4770      	bx	lr
 800ea9e:	b510      	push	{r4, lr}
 800eaa0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eaa4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eaa8:	4291      	cmp	r1, r2
 800eaaa:	d1f9      	bne.n	800eaa0 <memcpy+0xe>
 800eaac:	bd10      	pop	{r4, pc}
	...

0800eab0 <nanf>:
 800eab0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800eab8 <nanf+0x8>
 800eab4:	4770      	bx	lr
 800eab6:	bf00      	nop
 800eab8:	7fc00000 	.word	0x7fc00000

0800eabc <quorem>:
 800eabc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eac0:	6903      	ldr	r3, [r0, #16]
 800eac2:	690c      	ldr	r4, [r1, #16]
 800eac4:	42a3      	cmp	r3, r4
 800eac6:	4607      	mov	r7, r0
 800eac8:	db7e      	blt.n	800ebc8 <quorem+0x10c>
 800eaca:	3c01      	subs	r4, #1
 800eacc:	f101 0814 	add.w	r8, r1, #20
 800ead0:	00a3      	lsls	r3, r4, #2
 800ead2:	f100 0514 	add.w	r5, r0, #20
 800ead6:	9300      	str	r3, [sp, #0]
 800ead8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eadc:	9301      	str	r3, [sp, #4]
 800eade:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800eae2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eae6:	3301      	adds	r3, #1
 800eae8:	429a      	cmp	r2, r3
 800eaea:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800eaee:	fbb2 f6f3 	udiv	r6, r2, r3
 800eaf2:	d32e      	bcc.n	800eb52 <quorem+0x96>
 800eaf4:	f04f 0a00 	mov.w	sl, #0
 800eaf8:	46c4      	mov	ip, r8
 800eafa:	46ae      	mov	lr, r5
 800eafc:	46d3      	mov	fp, sl
 800eafe:	f85c 3b04 	ldr.w	r3, [ip], #4
 800eb02:	b298      	uxth	r0, r3
 800eb04:	fb06 a000 	mla	r0, r6, r0, sl
 800eb08:	0c02      	lsrs	r2, r0, #16
 800eb0a:	0c1b      	lsrs	r3, r3, #16
 800eb0c:	fb06 2303 	mla	r3, r6, r3, r2
 800eb10:	f8de 2000 	ldr.w	r2, [lr]
 800eb14:	b280      	uxth	r0, r0
 800eb16:	b292      	uxth	r2, r2
 800eb18:	1a12      	subs	r2, r2, r0
 800eb1a:	445a      	add	r2, fp
 800eb1c:	f8de 0000 	ldr.w	r0, [lr]
 800eb20:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eb24:	b29b      	uxth	r3, r3
 800eb26:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800eb2a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800eb2e:	b292      	uxth	r2, r2
 800eb30:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800eb34:	45e1      	cmp	r9, ip
 800eb36:	f84e 2b04 	str.w	r2, [lr], #4
 800eb3a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800eb3e:	d2de      	bcs.n	800eafe <quorem+0x42>
 800eb40:	9b00      	ldr	r3, [sp, #0]
 800eb42:	58eb      	ldr	r3, [r5, r3]
 800eb44:	b92b      	cbnz	r3, 800eb52 <quorem+0x96>
 800eb46:	9b01      	ldr	r3, [sp, #4]
 800eb48:	3b04      	subs	r3, #4
 800eb4a:	429d      	cmp	r5, r3
 800eb4c:	461a      	mov	r2, r3
 800eb4e:	d32f      	bcc.n	800ebb0 <quorem+0xf4>
 800eb50:	613c      	str	r4, [r7, #16]
 800eb52:	4638      	mov	r0, r7
 800eb54:	f001 f912 	bl	800fd7c <__mcmp>
 800eb58:	2800      	cmp	r0, #0
 800eb5a:	db25      	blt.n	800eba8 <quorem+0xec>
 800eb5c:	4629      	mov	r1, r5
 800eb5e:	2000      	movs	r0, #0
 800eb60:	f858 2b04 	ldr.w	r2, [r8], #4
 800eb64:	f8d1 c000 	ldr.w	ip, [r1]
 800eb68:	fa1f fe82 	uxth.w	lr, r2
 800eb6c:	fa1f f38c 	uxth.w	r3, ip
 800eb70:	eba3 030e 	sub.w	r3, r3, lr
 800eb74:	4403      	add	r3, r0
 800eb76:	0c12      	lsrs	r2, r2, #16
 800eb78:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800eb7c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800eb80:	b29b      	uxth	r3, r3
 800eb82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eb86:	45c1      	cmp	r9, r8
 800eb88:	f841 3b04 	str.w	r3, [r1], #4
 800eb8c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800eb90:	d2e6      	bcs.n	800eb60 <quorem+0xa4>
 800eb92:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eb96:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eb9a:	b922      	cbnz	r2, 800eba6 <quorem+0xea>
 800eb9c:	3b04      	subs	r3, #4
 800eb9e:	429d      	cmp	r5, r3
 800eba0:	461a      	mov	r2, r3
 800eba2:	d30b      	bcc.n	800ebbc <quorem+0x100>
 800eba4:	613c      	str	r4, [r7, #16]
 800eba6:	3601      	adds	r6, #1
 800eba8:	4630      	mov	r0, r6
 800ebaa:	b003      	add	sp, #12
 800ebac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebb0:	6812      	ldr	r2, [r2, #0]
 800ebb2:	3b04      	subs	r3, #4
 800ebb4:	2a00      	cmp	r2, #0
 800ebb6:	d1cb      	bne.n	800eb50 <quorem+0x94>
 800ebb8:	3c01      	subs	r4, #1
 800ebba:	e7c6      	b.n	800eb4a <quorem+0x8e>
 800ebbc:	6812      	ldr	r2, [r2, #0]
 800ebbe:	3b04      	subs	r3, #4
 800ebc0:	2a00      	cmp	r2, #0
 800ebc2:	d1ef      	bne.n	800eba4 <quorem+0xe8>
 800ebc4:	3c01      	subs	r4, #1
 800ebc6:	e7ea      	b.n	800eb9e <quorem+0xe2>
 800ebc8:	2000      	movs	r0, #0
 800ebca:	e7ee      	b.n	800ebaa <quorem+0xee>
 800ebcc:	0000      	movs	r0, r0
	...

0800ebd0 <_dtoa_r>:
 800ebd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebd4:	69c7      	ldr	r7, [r0, #28]
 800ebd6:	b097      	sub	sp, #92	@ 0x5c
 800ebd8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ebdc:	ec55 4b10 	vmov	r4, r5, d0
 800ebe0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ebe2:	9107      	str	r1, [sp, #28]
 800ebe4:	4681      	mov	r9, r0
 800ebe6:	920c      	str	r2, [sp, #48]	@ 0x30
 800ebe8:	9311      	str	r3, [sp, #68]	@ 0x44
 800ebea:	b97f      	cbnz	r7, 800ec0c <_dtoa_r+0x3c>
 800ebec:	2010      	movs	r0, #16
 800ebee:	f7fe fd67 	bl	800d6c0 <malloc>
 800ebf2:	4602      	mov	r2, r0
 800ebf4:	f8c9 001c 	str.w	r0, [r9, #28]
 800ebf8:	b920      	cbnz	r0, 800ec04 <_dtoa_r+0x34>
 800ebfa:	4ba9      	ldr	r3, [pc, #676]	@ (800eea0 <_dtoa_r+0x2d0>)
 800ebfc:	21ef      	movs	r1, #239	@ 0xef
 800ebfe:	48a9      	ldr	r0, [pc, #676]	@ (800eea4 <_dtoa_r+0x2d4>)
 800ec00:	f002 fc96 	bl	8011530 <__assert_func>
 800ec04:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ec08:	6007      	str	r7, [r0, #0]
 800ec0a:	60c7      	str	r7, [r0, #12]
 800ec0c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ec10:	6819      	ldr	r1, [r3, #0]
 800ec12:	b159      	cbz	r1, 800ec2c <_dtoa_r+0x5c>
 800ec14:	685a      	ldr	r2, [r3, #4]
 800ec16:	604a      	str	r2, [r1, #4]
 800ec18:	2301      	movs	r3, #1
 800ec1a:	4093      	lsls	r3, r2
 800ec1c:	608b      	str	r3, [r1, #8]
 800ec1e:	4648      	mov	r0, r9
 800ec20:	f000 fe30 	bl	800f884 <_Bfree>
 800ec24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ec28:	2200      	movs	r2, #0
 800ec2a:	601a      	str	r2, [r3, #0]
 800ec2c:	1e2b      	subs	r3, r5, #0
 800ec2e:	bfb9      	ittee	lt
 800ec30:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ec34:	9305      	strlt	r3, [sp, #20]
 800ec36:	2300      	movge	r3, #0
 800ec38:	6033      	strge	r3, [r6, #0]
 800ec3a:	9f05      	ldr	r7, [sp, #20]
 800ec3c:	4b9a      	ldr	r3, [pc, #616]	@ (800eea8 <_dtoa_r+0x2d8>)
 800ec3e:	bfbc      	itt	lt
 800ec40:	2201      	movlt	r2, #1
 800ec42:	6032      	strlt	r2, [r6, #0]
 800ec44:	43bb      	bics	r3, r7
 800ec46:	d112      	bne.n	800ec6e <_dtoa_r+0x9e>
 800ec48:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ec4a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ec4e:	6013      	str	r3, [r2, #0]
 800ec50:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ec54:	4323      	orrs	r3, r4
 800ec56:	f000 855a 	beq.w	800f70e <_dtoa_r+0xb3e>
 800ec5a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ec5c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800eebc <_dtoa_r+0x2ec>
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	f000 855c 	beq.w	800f71e <_dtoa_r+0xb4e>
 800ec66:	f10a 0303 	add.w	r3, sl, #3
 800ec6a:	f000 bd56 	b.w	800f71a <_dtoa_r+0xb4a>
 800ec6e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ec72:	2200      	movs	r2, #0
 800ec74:	ec51 0b17 	vmov	r0, r1, d7
 800ec78:	2300      	movs	r3, #0
 800ec7a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ec7e:	f7f1 ff33 	bl	8000ae8 <__aeabi_dcmpeq>
 800ec82:	4680      	mov	r8, r0
 800ec84:	b158      	cbz	r0, 800ec9e <_dtoa_r+0xce>
 800ec86:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ec88:	2301      	movs	r3, #1
 800ec8a:	6013      	str	r3, [r2, #0]
 800ec8c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ec8e:	b113      	cbz	r3, 800ec96 <_dtoa_r+0xc6>
 800ec90:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ec92:	4b86      	ldr	r3, [pc, #536]	@ (800eeac <_dtoa_r+0x2dc>)
 800ec94:	6013      	str	r3, [r2, #0]
 800ec96:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800eec0 <_dtoa_r+0x2f0>
 800ec9a:	f000 bd40 	b.w	800f71e <_dtoa_r+0xb4e>
 800ec9e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800eca2:	aa14      	add	r2, sp, #80	@ 0x50
 800eca4:	a915      	add	r1, sp, #84	@ 0x54
 800eca6:	4648      	mov	r0, r9
 800eca8:	f001 f988 	bl	800ffbc <__d2b>
 800ecac:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ecb0:	9002      	str	r0, [sp, #8]
 800ecb2:	2e00      	cmp	r6, #0
 800ecb4:	d078      	beq.n	800eda8 <_dtoa_r+0x1d8>
 800ecb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ecb8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800ecbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ecc0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ecc4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ecc8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800eccc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ecd0:	4619      	mov	r1, r3
 800ecd2:	2200      	movs	r2, #0
 800ecd4:	4b76      	ldr	r3, [pc, #472]	@ (800eeb0 <_dtoa_r+0x2e0>)
 800ecd6:	f7f1 fae7 	bl	80002a8 <__aeabi_dsub>
 800ecda:	a36b      	add	r3, pc, #428	@ (adr r3, 800ee88 <_dtoa_r+0x2b8>)
 800ecdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ece0:	f7f1 fc9a 	bl	8000618 <__aeabi_dmul>
 800ece4:	a36a      	add	r3, pc, #424	@ (adr r3, 800ee90 <_dtoa_r+0x2c0>)
 800ece6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecea:	f7f1 fadf 	bl	80002ac <__adddf3>
 800ecee:	4604      	mov	r4, r0
 800ecf0:	4630      	mov	r0, r6
 800ecf2:	460d      	mov	r5, r1
 800ecf4:	f7f1 fc26 	bl	8000544 <__aeabi_i2d>
 800ecf8:	a367      	add	r3, pc, #412	@ (adr r3, 800ee98 <_dtoa_r+0x2c8>)
 800ecfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecfe:	f7f1 fc8b 	bl	8000618 <__aeabi_dmul>
 800ed02:	4602      	mov	r2, r0
 800ed04:	460b      	mov	r3, r1
 800ed06:	4620      	mov	r0, r4
 800ed08:	4629      	mov	r1, r5
 800ed0a:	f7f1 facf 	bl	80002ac <__adddf3>
 800ed0e:	4604      	mov	r4, r0
 800ed10:	460d      	mov	r5, r1
 800ed12:	f7f1 ff31 	bl	8000b78 <__aeabi_d2iz>
 800ed16:	2200      	movs	r2, #0
 800ed18:	4607      	mov	r7, r0
 800ed1a:	2300      	movs	r3, #0
 800ed1c:	4620      	mov	r0, r4
 800ed1e:	4629      	mov	r1, r5
 800ed20:	f7f1 feec 	bl	8000afc <__aeabi_dcmplt>
 800ed24:	b140      	cbz	r0, 800ed38 <_dtoa_r+0x168>
 800ed26:	4638      	mov	r0, r7
 800ed28:	f7f1 fc0c 	bl	8000544 <__aeabi_i2d>
 800ed2c:	4622      	mov	r2, r4
 800ed2e:	462b      	mov	r3, r5
 800ed30:	f7f1 feda 	bl	8000ae8 <__aeabi_dcmpeq>
 800ed34:	b900      	cbnz	r0, 800ed38 <_dtoa_r+0x168>
 800ed36:	3f01      	subs	r7, #1
 800ed38:	2f16      	cmp	r7, #22
 800ed3a:	d852      	bhi.n	800ede2 <_dtoa_r+0x212>
 800ed3c:	4b5d      	ldr	r3, [pc, #372]	@ (800eeb4 <_dtoa_r+0x2e4>)
 800ed3e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ed42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed46:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ed4a:	f7f1 fed7 	bl	8000afc <__aeabi_dcmplt>
 800ed4e:	2800      	cmp	r0, #0
 800ed50:	d049      	beq.n	800ede6 <_dtoa_r+0x216>
 800ed52:	3f01      	subs	r7, #1
 800ed54:	2300      	movs	r3, #0
 800ed56:	9310      	str	r3, [sp, #64]	@ 0x40
 800ed58:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ed5a:	1b9b      	subs	r3, r3, r6
 800ed5c:	1e5a      	subs	r2, r3, #1
 800ed5e:	bf45      	ittet	mi
 800ed60:	f1c3 0301 	rsbmi	r3, r3, #1
 800ed64:	9300      	strmi	r3, [sp, #0]
 800ed66:	2300      	movpl	r3, #0
 800ed68:	2300      	movmi	r3, #0
 800ed6a:	9206      	str	r2, [sp, #24]
 800ed6c:	bf54      	ite	pl
 800ed6e:	9300      	strpl	r3, [sp, #0]
 800ed70:	9306      	strmi	r3, [sp, #24]
 800ed72:	2f00      	cmp	r7, #0
 800ed74:	db39      	blt.n	800edea <_dtoa_r+0x21a>
 800ed76:	9b06      	ldr	r3, [sp, #24]
 800ed78:	970d      	str	r7, [sp, #52]	@ 0x34
 800ed7a:	443b      	add	r3, r7
 800ed7c:	9306      	str	r3, [sp, #24]
 800ed7e:	2300      	movs	r3, #0
 800ed80:	9308      	str	r3, [sp, #32]
 800ed82:	9b07      	ldr	r3, [sp, #28]
 800ed84:	2b09      	cmp	r3, #9
 800ed86:	d863      	bhi.n	800ee50 <_dtoa_r+0x280>
 800ed88:	2b05      	cmp	r3, #5
 800ed8a:	bfc4      	itt	gt
 800ed8c:	3b04      	subgt	r3, #4
 800ed8e:	9307      	strgt	r3, [sp, #28]
 800ed90:	9b07      	ldr	r3, [sp, #28]
 800ed92:	f1a3 0302 	sub.w	r3, r3, #2
 800ed96:	bfcc      	ite	gt
 800ed98:	2400      	movgt	r4, #0
 800ed9a:	2401      	movle	r4, #1
 800ed9c:	2b03      	cmp	r3, #3
 800ed9e:	d863      	bhi.n	800ee68 <_dtoa_r+0x298>
 800eda0:	e8df f003 	tbb	[pc, r3]
 800eda4:	2b375452 	.word	0x2b375452
 800eda8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800edac:	441e      	add	r6, r3
 800edae:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800edb2:	2b20      	cmp	r3, #32
 800edb4:	bfc1      	itttt	gt
 800edb6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800edba:	409f      	lslgt	r7, r3
 800edbc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800edc0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800edc4:	bfd6      	itet	le
 800edc6:	f1c3 0320 	rsble	r3, r3, #32
 800edca:	ea47 0003 	orrgt.w	r0, r7, r3
 800edce:	fa04 f003 	lslle.w	r0, r4, r3
 800edd2:	f7f1 fba7 	bl	8000524 <__aeabi_ui2d>
 800edd6:	2201      	movs	r2, #1
 800edd8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800eddc:	3e01      	subs	r6, #1
 800edde:	9212      	str	r2, [sp, #72]	@ 0x48
 800ede0:	e776      	b.n	800ecd0 <_dtoa_r+0x100>
 800ede2:	2301      	movs	r3, #1
 800ede4:	e7b7      	b.n	800ed56 <_dtoa_r+0x186>
 800ede6:	9010      	str	r0, [sp, #64]	@ 0x40
 800ede8:	e7b6      	b.n	800ed58 <_dtoa_r+0x188>
 800edea:	9b00      	ldr	r3, [sp, #0]
 800edec:	1bdb      	subs	r3, r3, r7
 800edee:	9300      	str	r3, [sp, #0]
 800edf0:	427b      	negs	r3, r7
 800edf2:	9308      	str	r3, [sp, #32]
 800edf4:	2300      	movs	r3, #0
 800edf6:	930d      	str	r3, [sp, #52]	@ 0x34
 800edf8:	e7c3      	b.n	800ed82 <_dtoa_r+0x1b2>
 800edfa:	2301      	movs	r3, #1
 800edfc:	9309      	str	r3, [sp, #36]	@ 0x24
 800edfe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ee00:	eb07 0b03 	add.w	fp, r7, r3
 800ee04:	f10b 0301 	add.w	r3, fp, #1
 800ee08:	2b01      	cmp	r3, #1
 800ee0a:	9303      	str	r3, [sp, #12]
 800ee0c:	bfb8      	it	lt
 800ee0e:	2301      	movlt	r3, #1
 800ee10:	e006      	b.n	800ee20 <_dtoa_r+0x250>
 800ee12:	2301      	movs	r3, #1
 800ee14:	9309      	str	r3, [sp, #36]	@ 0x24
 800ee16:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	dd28      	ble.n	800ee6e <_dtoa_r+0x29e>
 800ee1c:	469b      	mov	fp, r3
 800ee1e:	9303      	str	r3, [sp, #12]
 800ee20:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ee24:	2100      	movs	r1, #0
 800ee26:	2204      	movs	r2, #4
 800ee28:	f102 0514 	add.w	r5, r2, #20
 800ee2c:	429d      	cmp	r5, r3
 800ee2e:	d926      	bls.n	800ee7e <_dtoa_r+0x2ae>
 800ee30:	6041      	str	r1, [r0, #4]
 800ee32:	4648      	mov	r0, r9
 800ee34:	f000 fce6 	bl	800f804 <_Balloc>
 800ee38:	4682      	mov	sl, r0
 800ee3a:	2800      	cmp	r0, #0
 800ee3c:	d142      	bne.n	800eec4 <_dtoa_r+0x2f4>
 800ee3e:	4b1e      	ldr	r3, [pc, #120]	@ (800eeb8 <_dtoa_r+0x2e8>)
 800ee40:	4602      	mov	r2, r0
 800ee42:	f240 11af 	movw	r1, #431	@ 0x1af
 800ee46:	e6da      	b.n	800ebfe <_dtoa_r+0x2e>
 800ee48:	2300      	movs	r3, #0
 800ee4a:	e7e3      	b.n	800ee14 <_dtoa_r+0x244>
 800ee4c:	2300      	movs	r3, #0
 800ee4e:	e7d5      	b.n	800edfc <_dtoa_r+0x22c>
 800ee50:	2401      	movs	r4, #1
 800ee52:	2300      	movs	r3, #0
 800ee54:	9307      	str	r3, [sp, #28]
 800ee56:	9409      	str	r4, [sp, #36]	@ 0x24
 800ee58:	f04f 3bff 	mov.w	fp, #4294967295
 800ee5c:	2200      	movs	r2, #0
 800ee5e:	f8cd b00c 	str.w	fp, [sp, #12]
 800ee62:	2312      	movs	r3, #18
 800ee64:	920c      	str	r2, [sp, #48]	@ 0x30
 800ee66:	e7db      	b.n	800ee20 <_dtoa_r+0x250>
 800ee68:	2301      	movs	r3, #1
 800ee6a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ee6c:	e7f4      	b.n	800ee58 <_dtoa_r+0x288>
 800ee6e:	f04f 0b01 	mov.w	fp, #1
 800ee72:	f8cd b00c 	str.w	fp, [sp, #12]
 800ee76:	465b      	mov	r3, fp
 800ee78:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ee7c:	e7d0      	b.n	800ee20 <_dtoa_r+0x250>
 800ee7e:	3101      	adds	r1, #1
 800ee80:	0052      	lsls	r2, r2, #1
 800ee82:	e7d1      	b.n	800ee28 <_dtoa_r+0x258>
 800ee84:	f3af 8000 	nop.w
 800ee88:	636f4361 	.word	0x636f4361
 800ee8c:	3fd287a7 	.word	0x3fd287a7
 800ee90:	8b60c8b3 	.word	0x8b60c8b3
 800ee94:	3fc68a28 	.word	0x3fc68a28
 800ee98:	509f79fb 	.word	0x509f79fb
 800ee9c:	3fd34413 	.word	0x3fd34413
 800eea0:	0803cd2f 	.word	0x0803cd2f
 800eea4:	0803cd46 	.word	0x0803cd46
 800eea8:	7ff00000 	.word	0x7ff00000
 800eeac:	0803ccfa 	.word	0x0803ccfa
 800eeb0:	3ff80000 	.word	0x3ff80000
 800eeb4:	0803cef8 	.word	0x0803cef8
 800eeb8:	0803cd9e 	.word	0x0803cd9e
 800eebc:	0803cd2b 	.word	0x0803cd2b
 800eec0:	0803ccf9 	.word	0x0803ccf9
 800eec4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800eec8:	6018      	str	r0, [r3, #0]
 800eeca:	9b03      	ldr	r3, [sp, #12]
 800eecc:	2b0e      	cmp	r3, #14
 800eece:	f200 80a1 	bhi.w	800f014 <_dtoa_r+0x444>
 800eed2:	2c00      	cmp	r4, #0
 800eed4:	f000 809e 	beq.w	800f014 <_dtoa_r+0x444>
 800eed8:	2f00      	cmp	r7, #0
 800eeda:	dd33      	ble.n	800ef44 <_dtoa_r+0x374>
 800eedc:	4b9c      	ldr	r3, [pc, #624]	@ (800f150 <_dtoa_r+0x580>)
 800eede:	f007 020f 	and.w	r2, r7, #15
 800eee2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800eee6:	ed93 7b00 	vldr	d7, [r3]
 800eeea:	05f8      	lsls	r0, r7, #23
 800eeec:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800eef0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800eef4:	d516      	bpl.n	800ef24 <_dtoa_r+0x354>
 800eef6:	4b97      	ldr	r3, [pc, #604]	@ (800f154 <_dtoa_r+0x584>)
 800eef8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800eefc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ef00:	f7f1 fcb4 	bl	800086c <__aeabi_ddiv>
 800ef04:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ef08:	f004 040f 	and.w	r4, r4, #15
 800ef0c:	2603      	movs	r6, #3
 800ef0e:	4d91      	ldr	r5, [pc, #580]	@ (800f154 <_dtoa_r+0x584>)
 800ef10:	b954      	cbnz	r4, 800ef28 <_dtoa_r+0x358>
 800ef12:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ef16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ef1a:	f7f1 fca7 	bl	800086c <__aeabi_ddiv>
 800ef1e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ef22:	e028      	b.n	800ef76 <_dtoa_r+0x3a6>
 800ef24:	2602      	movs	r6, #2
 800ef26:	e7f2      	b.n	800ef0e <_dtoa_r+0x33e>
 800ef28:	07e1      	lsls	r1, r4, #31
 800ef2a:	d508      	bpl.n	800ef3e <_dtoa_r+0x36e>
 800ef2c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ef30:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ef34:	f7f1 fb70 	bl	8000618 <__aeabi_dmul>
 800ef38:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ef3c:	3601      	adds	r6, #1
 800ef3e:	1064      	asrs	r4, r4, #1
 800ef40:	3508      	adds	r5, #8
 800ef42:	e7e5      	b.n	800ef10 <_dtoa_r+0x340>
 800ef44:	f000 80af 	beq.w	800f0a6 <_dtoa_r+0x4d6>
 800ef48:	427c      	negs	r4, r7
 800ef4a:	4b81      	ldr	r3, [pc, #516]	@ (800f150 <_dtoa_r+0x580>)
 800ef4c:	4d81      	ldr	r5, [pc, #516]	@ (800f154 <_dtoa_r+0x584>)
 800ef4e:	f004 020f 	and.w	r2, r4, #15
 800ef52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ef56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef5a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ef5e:	f7f1 fb5b 	bl	8000618 <__aeabi_dmul>
 800ef62:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ef66:	1124      	asrs	r4, r4, #4
 800ef68:	2300      	movs	r3, #0
 800ef6a:	2602      	movs	r6, #2
 800ef6c:	2c00      	cmp	r4, #0
 800ef6e:	f040 808f 	bne.w	800f090 <_dtoa_r+0x4c0>
 800ef72:	2b00      	cmp	r3, #0
 800ef74:	d1d3      	bne.n	800ef1e <_dtoa_r+0x34e>
 800ef76:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ef78:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	f000 8094 	beq.w	800f0aa <_dtoa_r+0x4da>
 800ef82:	4b75      	ldr	r3, [pc, #468]	@ (800f158 <_dtoa_r+0x588>)
 800ef84:	2200      	movs	r2, #0
 800ef86:	4620      	mov	r0, r4
 800ef88:	4629      	mov	r1, r5
 800ef8a:	f7f1 fdb7 	bl	8000afc <__aeabi_dcmplt>
 800ef8e:	2800      	cmp	r0, #0
 800ef90:	f000 808b 	beq.w	800f0aa <_dtoa_r+0x4da>
 800ef94:	9b03      	ldr	r3, [sp, #12]
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	f000 8087 	beq.w	800f0aa <_dtoa_r+0x4da>
 800ef9c:	f1bb 0f00 	cmp.w	fp, #0
 800efa0:	dd34      	ble.n	800f00c <_dtoa_r+0x43c>
 800efa2:	4620      	mov	r0, r4
 800efa4:	4b6d      	ldr	r3, [pc, #436]	@ (800f15c <_dtoa_r+0x58c>)
 800efa6:	2200      	movs	r2, #0
 800efa8:	4629      	mov	r1, r5
 800efaa:	f7f1 fb35 	bl	8000618 <__aeabi_dmul>
 800efae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800efb2:	f107 38ff 	add.w	r8, r7, #4294967295
 800efb6:	3601      	adds	r6, #1
 800efb8:	465c      	mov	r4, fp
 800efba:	4630      	mov	r0, r6
 800efbc:	f7f1 fac2 	bl	8000544 <__aeabi_i2d>
 800efc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800efc4:	f7f1 fb28 	bl	8000618 <__aeabi_dmul>
 800efc8:	4b65      	ldr	r3, [pc, #404]	@ (800f160 <_dtoa_r+0x590>)
 800efca:	2200      	movs	r2, #0
 800efcc:	f7f1 f96e 	bl	80002ac <__adddf3>
 800efd0:	4605      	mov	r5, r0
 800efd2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800efd6:	2c00      	cmp	r4, #0
 800efd8:	d16a      	bne.n	800f0b0 <_dtoa_r+0x4e0>
 800efda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800efde:	4b61      	ldr	r3, [pc, #388]	@ (800f164 <_dtoa_r+0x594>)
 800efe0:	2200      	movs	r2, #0
 800efe2:	f7f1 f961 	bl	80002a8 <__aeabi_dsub>
 800efe6:	4602      	mov	r2, r0
 800efe8:	460b      	mov	r3, r1
 800efea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800efee:	462a      	mov	r2, r5
 800eff0:	4633      	mov	r3, r6
 800eff2:	f7f1 fda1 	bl	8000b38 <__aeabi_dcmpgt>
 800eff6:	2800      	cmp	r0, #0
 800eff8:	f040 8298 	bne.w	800f52c <_dtoa_r+0x95c>
 800effc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f000:	462a      	mov	r2, r5
 800f002:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f006:	f7f1 fd79 	bl	8000afc <__aeabi_dcmplt>
 800f00a:	bb38      	cbnz	r0, 800f05c <_dtoa_r+0x48c>
 800f00c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800f010:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f014:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f016:	2b00      	cmp	r3, #0
 800f018:	f2c0 8157 	blt.w	800f2ca <_dtoa_r+0x6fa>
 800f01c:	2f0e      	cmp	r7, #14
 800f01e:	f300 8154 	bgt.w	800f2ca <_dtoa_r+0x6fa>
 800f022:	4b4b      	ldr	r3, [pc, #300]	@ (800f150 <_dtoa_r+0x580>)
 800f024:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f028:	ed93 7b00 	vldr	d7, [r3]
 800f02c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f02e:	2b00      	cmp	r3, #0
 800f030:	ed8d 7b00 	vstr	d7, [sp]
 800f034:	f280 80e5 	bge.w	800f202 <_dtoa_r+0x632>
 800f038:	9b03      	ldr	r3, [sp, #12]
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	f300 80e1 	bgt.w	800f202 <_dtoa_r+0x632>
 800f040:	d10c      	bne.n	800f05c <_dtoa_r+0x48c>
 800f042:	4b48      	ldr	r3, [pc, #288]	@ (800f164 <_dtoa_r+0x594>)
 800f044:	2200      	movs	r2, #0
 800f046:	ec51 0b17 	vmov	r0, r1, d7
 800f04a:	f7f1 fae5 	bl	8000618 <__aeabi_dmul>
 800f04e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f052:	f7f1 fd67 	bl	8000b24 <__aeabi_dcmpge>
 800f056:	2800      	cmp	r0, #0
 800f058:	f000 8266 	beq.w	800f528 <_dtoa_r+0x958>
 800f05c:	2400      	movs	r4, #0
 800f05e:	4625      	mov	r5, r4
 800f060:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f062:	4656      	mov	r6, sl
 800f064:	ea6f 0803 	mvn.w	r8, r3
 800f068:	2700      	movs	r7, #0
 800f06a:	4621      	mov	r1, r4
 800f06c:	4648      	mov	r0, r9
 800f06e:	f000 fc09 	bl	800f884 <_Bfree>
 800f072:	2d00      	cmp	r5, #0
 800f074:	f000 80bd 	beq.w	800f1f2 <_dtoa_r+0x622>
 800f078:	b12f      	cbz	r7, 800f086 <_dtoa_r+0x4b6>
 800f07a:	42af      	cmp	r7, r5
 800f07c:	d003      	beq.n	800f086 <_dtoa_r+0x4b6>
 800f07e:	4639      	mov	r1, r7
 800f080:	4648      	mov	r0, r9
 800f082:	f000 fbff 	bl	800f884 <_Bfree>
 800f086:	4629      	mov	r1, r5
 800f088:	4648      	mov	r0, r9
 800f08a:	f000 fbfb 	bl	800f884 <_Bfree>
 800f08e:	e0b0      	b.n	800f1f2 <_dtoa_r+0x622>
 800f090:	07e2      	lsls	r2, r4, #31
 800f092:	d505      	bpl.n	800f0a0 <_dtoa_r+0x4d0>
 800f094:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f098:	f7f1 fabe 	bl	8000618 <__aeabi_dmul>
 800f09c:	3601      	adds	r6, #1
 800f09e:	2301      	movs	r3, #1
 800f0a0:	1064      	asrs	r4, r4, #1
 800f0a2:	3508      	adds	r5, #8
 800f0a4:	e762      	b.n	800ef6c <_dtoa_r+0x39c>
 800f0a6:	2602      	movs	r6, #2
 800f0a8:	e765      	b.n	800ef76 <_dtoa_r+0x3a6>
 800f0aa:	9c03      	ldr	r4, [sp, #12]
 800f0ac:	46b8      	mov	r8, r7
 800f0ae:	e784      	b.n	800efba <_dtoa_r+0x3ea>
 800f0b0:	4b27      	ldr	r3, [pc, #156]	@ (800f150 <_dtoa_r+0x580>)
 800f0b2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f0b4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f0b8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f0bc:	4454      	add	r4, sl
 800f0be:	2900      	cmp	r1, #0
 800f0c0:	d054      	beq.n	800f16c <_dtoa_r+0x59c>
 800f0c2:	4929      	ldr	r1, [pc, #164]	@ (800f168 <_dtoa_r+0x598>)
 800f0c4:	2000      	movs	r0, #0
 800f0c6:	f7f1 fbd1 	bl	800086c <__aeabi_ddiv>
 800f0ca:	4633      	mov	r3, r6
 800f0cc:	462a      	mov	r2, r5
 800f0ce:	f7f1 f8eb 	bl	80002a8 <__aeabi_dsub>
 800f0d2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f0d6:	4656      	mov	r6, sl
 800f0d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f0dc:	f7f1 fd4c 	bl	8000b78 <__aeabi_d2iz>
 800f0e0:	4605      	mov	r5, r0
 800f0e2:	f7f1 fa2f 	bl	8000544 <__aeabi_i2d>
 800f0e6:	4602      	mov	r2, r0
 800f0e8:	460b      	mov	r3, r1
 800f0ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f0ee:	f7f1 f8db 	bl	80002a8 <__aeabi_dsub>
 800f0f2:	3530      	adds	r5, #48	@ 0x30
 800f0f4:	4602      	mov	r2, r0
 800f0f6:	460b      	mov	r3, r1
 800f0f8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f0fc:	f806 5b01 	strb.w	r5, [r6], #1
 800f100:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f104:	f7f1 fcfa 	bl	8000afc <__aeabi_dcmplt>
 800f108:	2800      	cmp	r0, #0
 800f10a:	d172      	bne.n	800f1f2 <_dtoa_r+0x622>
 800f10c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f110:	4911      	ldr	r1, [pc, #68]	@ (800f158 <_dtoa_r+0x588>)
 800f112:	2000      	movs	r0, #0
 800f114:	f7f1 f8c8 	bl	80002a8 <__aeabi_dsub>
 800f118:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f11c:	f7f1 fcee 	bl	8000afc <__aeabi_dcmplt>
 800f120:	2800      	cmp	r0, #0
 800f122:	f040 80b4 	bne.w	800f28e <_dtoa_r+0x6be>
 800f126:	42a6      	cmp	r6, r4
 800f128:	f43f af70 	beq.w	800f00c <_dtoa_r+0x43c>
 800f12c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f130:	4b0a      	ldr	r3, [pc, #40]	@ (800f15c <_dtoa_r+0x58c>)
 800f132:	2200      	movs	r2, #0
 800f134:	f7f1 fa70 	bl	8000618 <__aeabi_dmul>
 800f138:	4b08      	ldr	r3, [pc, #32]	@ (800f15c <_dtoa_r+0x58c>)
 800f13a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f13e:	2200      	movs	r2, #0
 800f140:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f144:	f7f1 fa68 	bl	8000618 <__aeabi_dmul>
 800f148:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f14c:	e7c4      	b.n	800f0d8 <_dtoa_r+0x508>
 800f14e:	bf00      	nop
 800f150:	0803cef8 	.word	0x0803cef8
 800f154:	0803ced0 	.word	0x0803ced0
 800f158:	3ff00000 	.word	0x3ff00000
 800f15c:	40240000 	.word	0x40240000
 800f160:	401c0000 	.word	0x401c0000
 800f164:	40140000 	.word	0x40140000
 800f168:	3fe00000 	.word	0x3fe00000
 800f16c:	4631      	mov	r1, r6
 800f16e:	4628      	mov	r0, r5
 800f170:	f7f1 fa52 	bl	8000618 <__aeabi_dmul>
 800f174:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f178:	9413      	str	r4, [sp, #76]	@ 0x4c
 800f17a:	4656      	mov	r6, sl
 800f17c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f180:	f7f1 fcfa 	bl	8000b78 <__aeabi_d2iz>
 800f184:	4605      	mov	r5, r0
 800f186:	f7f1 f9dd 	bl	8000544 <__aeabi_i2d>
 800f18a:	4602      	mov	r2, r0
 800f18c:	460b      	mov	r3, r1
 800f18e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f192:	f7f1 f889 	bl	80002a8 <__aeabi_dsub>
 800f196:	3530      	adds	r5, #48	@ 0x30
 800f198:	f806 5b01 	strb.w	r5, [r6], #1
 800f19c:	4602      	mov	r2, r0
 800f19e:	460b      	mov	r3, r1
 800f1a0:	42a6      	cmp	r6, r4
 800f1a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f1a6:	f04f 0200 	mov.w	r2, #0
 800f1aa:	d124      	bne.n	800f1f6 <_dtoa_r+0x626>
 800f1ac:	4baf      	ldr	r3, [pc, #700]	@ (800f46c <_dtoa_r+0x89c>)
 800f1ae:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f1b2:	f7f1 f87b 	bl	80002ac <__adddf3>
 800f1b6:	4602      	mov	r2, r0
 800f1b8:	460b      	mov	r3, r1
 800f1ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f1be:	f7f1 fcbb 	bl	8000b38 <__aeabi_dcmpgt>
 800f1c2:	2800      	cmp	r0, #0
 800f1c4:	d163      	bne.n	800f28e <_dtoa_r+0x6be>
 800f1c6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f1ca:	49a8      	ldr	r1, [pc, #672]	@ (800f46c <_dtoa_r+0x89c>)
 800f1cc:	2000      	movs	r0, #0
 800f1ce:	f7f1 f86b 	bl	80002a8 <__aeabi_dsub>
 800f1d2:	4602      	mov	r2, r0
 800f1d4:	460b      	mov	r3, r1
 800f1d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f1da:	f7f1 fc8f 	bl	8000afc <__aeabi_dcmplt>
 800f1de:	2800      	cmp	r0, #0
 800f1e0:	f43f af14 	beq.w	800f00c <_dtoa_r+0x43c>
 800f1e4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800f1e6:	1e73      	subs	r3, r6, #1
 800f1e8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f1ea:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f1ee:	2b30      	cmp	r3, #48	@ 0x30
 800f1f0:	d0f8      	beq.n	800f1e4 <_dtoa_r+0x614>
 800f1f2:	4647      	mov	r7, r8
 800f1f4:	e03b      	b.n	800f26e <_dtoa_r+0x69e>
 800f1f6:	4b9e      	ldr	r3, [pc, #632]	@ (800f470 <_dtoa_r+0x8a0>)
 800f1f8:	f7f1 fa0e 	bl	8000618 <__aeabi_dmul>
 800f1fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f200:	e7bc      	b.n	800f17c <_dtoa_r+0x5ac>
 800f202:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f206:	4656      	mov	r6, sl
 800f208:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f20c:	4620      	mov	r0, r4
 800f20e:	4629      	mov	r1, r5
 800f210:	f7f1 fb2c 	bl	800086c <__aeabi_ddiv>
 800f214:	f7f1 fcb0 	bl	8000b78 <__aeabi_d2iz>
 800f218:	4680      	mov	r8, r0
 800f21a:	f7f1 f993 	bl	8000544 <__aeabi_i2d>
 800f21e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f222:	f7f1 f9f9 	bl	8000618 <__aeabi_dmul>
 800f226:	4602      	mov	r2, r0
 800f228:	460b      	mov	r3, r1
 800f22a:	4620      	mov	r0, r4
 800f22c:	4629      	mov	r1, r5
 800f22e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f232:	f7f1 f839 	bl	80002a8 <__aeabi_dsub>
 800f236:	f806 4b01 	strb.w	r4, [r6], #1
 800f23a:	9d03      	ldr	r5, [sp, #12]
 800f23c:	eba6 040a 	sub.w	r4, r6, sl
 800f240:	42a5      	cmp	r5, r4
 800f242:	4602      	mov	r2, r0
 800f244:	460b      	mov	r3, r1
 800f246:	d133      	bne.n	800f2b0 <_dtoa_r+0x6e0>
 800f248:	f7f1 f830 	bl	80002ac <__adddf3>
 800f24c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f250:	4604      	mov	r4, r0
 800f252:	460d      	mov	r5, r1
 800f254:	f7f1 fc70 	bl	8000b38 <__aeabi_dcmpgt>
 800f258:	b9c0      	cbnz	r0, 800f28c <_dtoa_r+0x6bc>
 800f25a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f25e:	4620      	mov	r0, r4
 800f260:	4629      	mov	r1, r5
 800f262:	f7f1 fc41 	bl	8000ae8 <__aeabi_dcmpeq>
 800f266:	b110      	cbz	r0, 800f26e <_dtoa_r+0x69e>
 800f268:	f018 0f01 	tst.w	r8, #1
 800f26c:	d10e      	bne.n	800f28c <_dtoa_r+0x6bc>
 800f26e:	9902      	ldr	r1, [sp, #8]
 800f270:	4648      	mov	r0, r9
 800f272:	f000 fb07 	bl	800f884 <_Bfree>
 800f276:	2300      	movs	r3, #0
 800f278:	7033      	strb	r3, [r6, #0]
 800f27a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f27c:	3701      	adds	r7, #1
 800f27e:	601f      	str	r7, [r3, #0]
 800f280:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f282:	2b00      	cmp	r3, #0
 800f284:	f000 824b 	beq.w	800f71e <_dtoa_r+0xb4e>
 800f288:	601e      	str	r6, [r3, #0]
 800f28a:	e248      	b.n	800f71e <_dtoa_r+0xb4e>
 800f28c:	46b8      	mov	r8, r7
 800f28e:	4633      	mov	r3, r6
 800f290:	461e      	mov	r6, r3
 800f292:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f296:	2a39      	cmp	r2, #57	@ 0x39
 800f298:	d106      	bne.n	800f2a8 <_dtoa_r+0x6d8>
 800f29a:	459a      	cmp	sl, r3
 800f29c:	d1f8      	bne.n	800f290 <_dtoa_r+0x6c0>
 800f29e:	2230      	movs	r2, #48	@ 0x30
 800f2a0:	f108 0801 	add.w	r8, r8, #1
 800f2a4:	f88a 2000 	strb.w	r2, [sl]
 800f2a8:	781a      	ldrb	r2, [r3, #0]
 800f2aa:	3201      	adds	r2, #1
 800f2ac:	701a      	strb	r2, [r3, #0]
 800f2ae:	e7a0      	b.n	800f1f2 <_dtoa_r+0x622>
 800f2b0:	4b6f      	ldr	r3, [pc, #444]	@ (800f470 <_dtoa_r+0x8a0>)
 800f2b2:	2200      	movs	r2, #0
 800f2b4:	f7f1 f9b0 	bl	8000618 <__aeabi_dmul>
 800f2b8:	2200      	movs	r2, #0
 800f2ba:	2300      	movs	r3, #0
 800f2bc:	4604      	mov	r4, r0
 800f2be:	460d      	mov	r5, r1
 800f2c0:	f7f1 fc12 	bl	8000ae8 <__aeabi_dcmpeq>
 800f2c4:	2800      	cmp	r0, #0
 800f2c6:	d09f      	beq.n	800f208 <_dtoa_r+0x638>
 800f2c8:	e7d1      	b.n	800f26e <_dtoa_r+0x69e>
 800f2ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f2cc:	2a00      	cmp	r2, #0
 800f2ce:	f000 80ea 	beq.w	800f4a6 <_dtoa_r+0x8d6>
 800f2d2:	9a07      	ldr	r2, [sp, #28]
 800f2d4:	2a01      	cmp	r2, #1
 800f2d6:	f300 80cd 	bgt.w	800f474 <_dtoa_r+0x8a4>
 800f2da:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f2dc:	2a00      	cmp	r2, #0
 800f2de:	f000 80c1 	beq.w	800f464 <_dtoa_r+0x894>
 800f2e2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f2e6:	9c08      	ldr	r4, [sp, #32]
 800f2e8:	9e00      	ldr	r6, [sp, #0]
 800f2ea:	9a00      	ldr	r2, [sp, #0]
 800f2ec:	441a      	add	r2, r3
 800f2ee:	9200      	str	r2, [sp, #0]
 800f2f0:	9a06      	ldr	r2, [sp, #24]
 800f2f2:	2101      	movs	r1, #1
 800f2f4:	441a      	add	r2, r3
 800f2f6:	4648      	mov	r0, r9
 800f2f8:	9206      	str	r2, [sp, #24]
 800f2fa:	f000 fbc1 	bl	800fa80 <__i2b>
 800f2fe:	4605      	mov	r5, r0
 800f300:	b166      	cbz	r6, 800f31c <_dtoa_r+0x74c>
 800f302:	9b06      	ldr	r3, [sp, #24]
 800f304:	2b00      	cmp	r3, #0
 800f306:	dd09      	ble.n	800f31c <_dtoa_r+0x74c>
 800f308:	42b3      	cmp	r3, r6
 800f30a:	9a00      	ldr	r2, [sp, #0]
 800f30c:	bfa8      	it	ge
 800f30e:	4633      	movge	r3, r6
 800f310:	1ad2      	subs	r2, r2, r3
 800f312:	9200      	str	r2, [sp, #0]
 800f314:	9a06      	ldr	r2, [sp, #24]
 800f316:	1af6      	subs	r6, r6, r3
 800f318:	1ad3      	subs	r3, r2, r3
 800f31a:	9306      	str	r3, [sp, #24]
 800f31c:	9b08      	ldr	r3, [sp, #32]
 800f31e:	b30b      	cbz	r3, 800f364 <_dtoa_r+0x794>
 800f320:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f322:	2b00      	cmp	r3, #0
 800f324:	f000 80c6 	beq.w	800f4b4 <_dtoa_r+0x8e4>
 800f328:	2c00      	cmp	r4, #0
 800f32a:	f000 80c0 	beq.w	800f4ae <_dtoa_r+0x8de>
 800f32e:	4629      	mov	r1, r5
 800f330:	4622      	mov	r2, r4
 800f332:	4648      	mov	r0, r9
 800f334:	f000 fc5c 	bl	800fbf0 <__pow5mult>
 800f338:	9a02      	ldr	r2, [sp, #8]
 800f33a:	4601      	mov	r1, r0
 800f33c:	4605      	mov	r5, r0
 800f33e:	4648      	mov	r0, r9
 800f340:	f000 fbb4 	bl	800faac <__multiply>
 800f344:	9902      	ldr	r1, [sp, #8]
 800f346:	4680      	mov	r8, r0
 800f348:	4648      	mov	r0, r9
 800f34a:	f000 fa9b 	bl	800f884 <_Bfree>
 800f34e:	9b08      	ldr	r3, [sp, #32]
 800f350:	1b1b      	subs	r3, r3, r4
 800f352:	9308      	str	r3, [sp, #32]
 800f354:	f000 80b1 	beq.w	800f4ba <_dtoa_r+0x8ea>
 800f358:	9a08      	ldr	r2, [sp, #32]
 800f35a:	4641      	mov	r1, r8
 800f35c:	4648      	mov	r0, r9
 800f35e:	f000 fc47 	bl	800fbf0 <__pow5mult>
 800f362:	9002      	str	r0, [sp, #8]
 800f364:	2101      	movs	r1, #1
 800f366:	4648      	mov	r0, r9
 800f368:	f000 fb8a 	bl	800fa80 <__i2b>
 800f36c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f36e:	4604      	mov	r4, r0
 800f370:	2b00      	cmp	r3, #0
 800f372:	f000 81d8 	beq.w	800f726 <_dtoa_r+0xb56>
 800f376:	461a      	mov	r2, r3
 800f378:	4601      	mov	r1, r0
 800f37a:	4648      	mov	r0, r9
 800f37c:	f000 fc38 	bl	800fbf0 <__pow5mult>
 800f380:	9b07      	ldr	r3, [sp, #28]
 800f382:	2b01      	cmp	r3, #1
 800f384:	4604      	mov	r4, r0
 800f386:	f300 809f 	bgt.w	800f4c8 <_dtoa_r+0x8f8>
 800f38a:	9b04      	ldr	r3, [sp, #16]
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	f040 8097 	bne.w	800f4c0 <_dtoa_r+0x8f0>
 800f392:	9b05      	ldr	r3, [sp, #20]
 800f394:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f398:	2b00      	cmp	r3, #0
 800f39a:	f040 8093 	bne.w	800f4c4 <_dtoa_r+0x8f4>
 800f39e:	9b05      	ldr	r3, [sp, #20]
 800f3a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f3a4:	0d1b      	lsrs	r3, r3, #20
 800f3a6:	051b      	lsls	r3, r3, #20
 800f3a8:	b133      	cbz	r3, 800f3b8 <_dtoa_r+0x7e8>
 800f3aa:	9b00      	ldr	r3, [sp, #0]
 800f3ac:	3301      	adds	r3, #1
 800f3ae:	9300      	str	r3, [sp, #0]
 800f3b0:	9b06      	ldr	r3, [sp, #24]
 800f3b2:	3301      	adds	r3, #1
 800f3b4:	9306      	str	r3, [sp, #24]
 800f3b6:	2301      	movs	r3, #1
 800f3b8:	9308      	str	r3, [sp, #32]
 800f3ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	f000 81b8 	beq.w	800f732 <_dtoa_r+0xb62>
 800f3c2:	6923      	ldr	r3, [r4, #16]
 800f3c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f3c8:	6918      	ldr	r0, [r3, #16]
 800f3ca:	f000 fb0d 	bl	800f9e8 <__hi0bits>
 800f3ce:	f1c0 0020 	rsb	r0, r0, #32
 800f3d2:	9b06      	ldr	r3, [sp, #24]
 800f3d4:	4418      	add	r0, r3
 800f3d6:	f010 001f 	ands.w	r0, r0, #31
 800f3da:	f000 8082 	beq.w	800f4e2 <_dtoa_r+0x912>
 800f3de:	f1c0 0320 	rsb	r3, r0, #32
 800f3e2:	2b04      	cmp	r3, #4
 800f3e4:	dd73      	ble.n	800f4ce <_dtoa_r+0x8fe>
 800f3e6:	9b00      	ldr	r3, [sp, #0]
 800f3e8:	f1c0 001c 	rsb	r0, r0, #28
 800f3ec:	4403      	add	r3, r0
 800f3ee:	9300      	str	r3, [sp, #0]
 800f3f0:	9b06      	ldr	r3, [sp, #24]
 800f3f2:	4403      	add	r3, r0
 800f3f4:	4406      	add	r6, r0
 800f3f6:	9306      	str	r3, [sp, #24]
 800f3f8:	9b00      	ldr	r3, [sp, #0]
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	dd05      	ble.n	800f40a <_dtoa_r+0x83a>
 800f3fe:	9902      	ldr	r1, [sp, #8]
 800f400:	461a      	mov	r2, r3
 800f402:	4648      	mov	r0, r9
 800f404:	f000 fc4e 	bl	800fca4 <__lshift>
 800f408:	9002      	str	r0, [sp, #8]
 800f40a:	9b06      	ldr	r3, [sp, #24]
 800f40c:	2b00      	cmp	r3, #0
 800f40e:	dd05      	ble.n	800f41c <_dtoa_r+0x84c>
 800f410:	4621      	mov	r1, r4
 800f412:	461a      	mov	r2, r3
 800f414:	4648      	mov	r0, r9
 800f416:	f000 fc45 	bl	800fca4 <__lshift>
 800f41a:	4604      	mov	r4, r0
 800f41c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f41e:	2b00      	cmp	r3, #0
 800f420:	d061      	beq.n	800f4e6 <_dtoa_r+0x916>
 800f422:	9802      	ldr	r0, [sp, #8]
 800f424:	4621      	mov	r1, r4
 800f426:	f000 fca9 	bl	800fd7c <__mcmp>
 800f42a:	2800      	cmp	r0, #0
 800f42c:	da5b      	bge.n	800f4e6 <_dtoa_r+0x916>
 800f42e:	2300      	movs	r3, #0
 800f430:	9902      	ldr	r1, [sp, #8]
 800f432:	220a      	movs	r2, #10
 800f434:	4648      	mov	r0, r9
 800f436:	f000 fa47 	bl	800f8c8 <__multadd>
 800f43a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f43c:	9002      	str	r0, [sp, #8]
 800f43e:	f107 38ff 	add.w	r8, r7, #4294967295
 800f442:	2b00      	cmp	r3, #0
 800f444:	f000 8177 	beq.w	800f736 <_dtoa_r+0xb66>
 800f448:	4629      	mov	r1, r5
 800f44a:	2300      	movs	r3, #0
 800f44c:	220a      	movs	r2, #10
 800f44e:	4648      	mov	r0, r9
 800f450:	f000 fa3a 	bl	800f8c8 <__multadd>
 800f454:	f1bb 0f00 	cmp.w	fp, #0
 800f458:	4605      	mov	r5, r0
 800f45a:	dc6f      	bgt.n	800f53c <_dtoa_r+0x96c>
 800f45c:	9b07      	ldr	r3, [sp, #28]
 800f45e:	2b02      	cmp	r3, #2
 800f460:	dc49      	bgt.n	800f4f6 <_dtoa_r+0x926>
 800f462:	e06b      	b.n	800f53c <_dtoa_r+0x96c>
 800f464:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f466:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f46a:	e73c      	b.n	800f2e6 <_dtoa_r+0x716>
 800f46c:	3fe00000 	.word	0x3fe00000
 800f470:	40240000 	.word	0x40240000
 800f474:	9b03      	ldr	r3, [sp, #12]
 800f476:	1e5c      	subs	r4, r3, #1
 800f478:	9b08      	ldr	r3, [sp, #32]
 800f47a:	42a3      	cmp	r3, r4
 800f47c:	db09      	blt.n	800f492 <_dtoa_r+0x8c2>
 800f47e:	1b1c      	subs	r4, r3, r4
 800f480:	9b03      	ldr	r3, [sp, #12]
 800f482:	2b00      	cmp	r3, #0
 800f484:	f6bf af30 	bge.w	800f2e8 <_dtoa_r+0x718>
 800f488:	9b00      	ldr	r3, [sp, #0]
 800f48a:	9a03      	ldr	r2, [sp, #12]
 800f48c:	1a9e      	subs	r6, r3, r2
 800f48e:	2300      	movs	r3, #0
 800f490:	e72b      	b.n	800f2ea <_dtoa_r+0x71a>
 800f492:	9b08      	ldr	r3, [sp, #32]
 800f494:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f496:	9408      	str	r4, [sp, #32]
 800f498:	1ae3      	subs	r3, r4, r3
 800f49a:	441a      	add	r2, r3
 800f49c:	9e00      	ldr	r6, [sp, #0]
 800f49e:	9b03      	ldr	r3, [sp, #12]
 800f4a0:	920d      	str	r2, [sp, #52]	@ 0x34
 800f4a2:	2400      	movs	r4, #0
 800f4a4:	e721      	b.n	800f2ea <_dtoa_r+0x71a>
 800f4a6:	9c08      	ldr	r4, [sp, #32]
 800f4a8:	9e00      	ldr	r6, [sp, #0]
 800f4aa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800f4ac:	e728      	b.n	800f300 <_dtoa_r+0x730>
 800f4ae:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f4b2:	e751      	b.n	800f358 <_dtoa_r+0x788>
 800f4b4:	9a08      	ldr	r2, [sp, #32]
 800f4b6:	9902      	ldr	r1, [sp, #8]
 800f4b8:	e750      	b.n	800f35c <_dtoa_r+0x78c>
 800f4ba:	f8cd 8008 	str.w	r8, [sp, #8]
 800f4be:	e751      	b.n	800f364 <_dtoa_r+0x794>
 800f4c0:	2300      	movs	r3, #0
 800f4c2:	e779      	b.n	800f3b8 <_dtoa_r+0x7e8>
 800f4c4:	9b04      	ldr	r3, [sp, #16]
 800f4c6:	e777      	b.n	800f3b8 <_dtoa_r+0x7e8>
 800f4c8:	2300      	movs	r3, #0
 800f4ca:	9308      	str	r3, [sp, #32]
 800f4cc:	e779      	b.n	800f3c2 <_dtoa_r+0x7f2>
 800f4ce:	d093      	beq.n	800f3f8 <_dtoa_r+0x828>
 800f4d0:	9a00      	ldr	r2, [sp, #0]
 800f4d2:	331c      	adds	r3, #28
 800f4d4:	441a      	add	r2, r3
 800f4d6:	9200      	str	r2, [sp, #0]
 800f4d8:	9a06      	ldr	r2, [sp, #24]
 800f4da:	441a      	add	r2, r3
 800f4dc:	441e      	add	r6, r3
 800f4de:	9206      	str	r2, [sp, #24]
 800f4e0:	e78a      	b.n	800f3f8 <_dtoa_r+0x828>
 800f4e2:	4603      	mov	r3, r0
 800f4e4:	e7f4      	b.n	800f4d0 <_dtoa_r+0x900>
 800f4e6:	9b03      	ldr	r3, [sp, #12]
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	46b8      	mov	r8, r7
 800f4ec:	dc20      	bgt.n	800f530 <_dtoa_r+0x960>
 800f4ee:	469b      	mov	fp, r3
 800f4f0:	9b07      	ldr	r3, [sp, #28]
 800f4f2:	2b02      	cmp	r3, #2
 800f4f4:	dd1e      	ble.n	800f534 <_dtoa_r+0x964>
 800f4f6:	f1bb 0f00 	cmp.w	fp, #0
 800f4fa:	f47f adb1 	bne.w	800f060 <_dtoa_r+0x490>
 800f4fe:	4621      	mov	r1, r4
 800f500:	465b      	mov	r3, fp
 800f502:	2205      	movs	r2, #5
 800f504:	4648      	mov	r0, r9
 800f506:	f000 f9df 	bl	800f8c8 <__multadd>
 800f50a:	4601      	mov	r1, r0
 800f50c:	4604      	mov	r4, r0
 800f50e:	9802      	ldr	r0, [sp, #8]
 800f510:	f000 fc34 	bl	800fd7c <__mcmp>
 800f514:	2800      	cmp	r0, #0
 800f516:	f77f ada3 	ble.w	800f060 <_dtoa_r+0x490>
 800f51a:	4656      	mov	r6, sl
 800f51c:	2331      	movs	r3, #49	@ 0x31
 800f51e:	f806 3b01 	strb.w	r3, [r6], #1
 800f522:	f108 0801 	add.w	r8, r8, #1
 800f526:	e59f      	b.n	800f068 <_dtoa_r+0x498>
 800f528:	9c03      	ldr	r4, [sp, #12]
 800f52a:	46b8      	mov	r8, r7
 800f52c:	4625      	mov	r5, r4
 800f52e:	e7f4      	b.n	800f51a <_dtoa_r+0x94a>
 800f530:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800f534:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f536:	2b00      	cmp	r3, #0
 800f538:	f000 8101 	beq.w	800f73e <_dtoa_r+0xb6e>
 800f53c:	2e00      	cmp	r6, #0
 800f53e:	dd05      	ble.n	800f54c <_dtoa_r+0x97c>
 800f540:	4629      	mov	r1, r5
 800f542:	4632      	mov	r2, r6
 800f544:	4648      	mov	r0, r9
 800f546:	f000 fbad 	bl	800fca4 <__lshift>
 800f54a:	4605      	mov	r5, r0
 800f54c:	9b08      	ldr	r3, [sp, #32]
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d05c      	beq.n	800f60c <_dtoa_r+0xa3c>
 800f552:	6869      	ldr	r1, [r5, #4]
 800f554:	4648      	mov	r0, r9
 800f556:	f000 f955 	bl	800f804 <_Balloc>
 800f55a:	4606      	mov	r6, r0
 800f55c:	b928      	cbnz	r0, 800f56a <_dtoa_r+0x99a>
 800f55e:	4b82      	ldr	r3, [pc, #520]	@ (800f768 <_dtoa_r+0xb98>)
 800f560:	4602      	mov	r2, r0
 800f562:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f566:	f7ff bb4a 	b.w	800ebfe <_dtoa_r+0x2e>
 800f56a:	692a      	ldr	r2, [r5, #16]
 800f56c:	3202      	adds	r2, #2
 800f56e:	0092      	lsls	r2, r2, #2
 800f570:	f105 010c 	add.w	r1, r5, #12
 800f574:	300c      	adds	r0, #12
 800f576:	f7ff fa8c 	bl	800ea92 <memcpy>
 800f57a:	2201      	movs	r2, #1
 800f57c:	4631      	mov	r1, r6
 800f57e:	4648      	mov	r0, r9
 800f580:	f000 fb90 	bl	800fca4 <__lshift>
 800f584:	f10a 0301 	add.w	r3, sl, #1
 800f588:	9300      	str	r3, [sp, #0]
 800f58a:	eb0a 030b 	add.w	r3, sl, fp
 800f58e:	9308      	str	r3, [sp, #32]
 800f590:	9b04      	ldr	r3, [sp, #16]
 800f592:	f003 0301 	and.w	r3, r3, #1
 800f596:	462f      	mov	r7, r5
 800f598:	9306      	str	r3, [sp, #24]
 800f59a:	4605      	mov	r5, r0
 800f59c:	9b00      	ldr	r3, [sp, #0]
 800f59e:	9802      	ldr	r0, [sp, #8]
 800f5a0:	4621      	mov	r1, r4
 800f5a2:	f103 3bff 	add.w	fp, r3, #4294967295
 800f5a6:	f7ff fa89 	bl	800eabc <quorem>
 800f5aa:	4603      	mov	r3, r0
 800f5ac:	3330      	adds	r3, #48	@ 0x30
 800f5ae:	9003      	str	r0, [sp, #12]
 800f5b0:	4639      	mov	r1, r7
 800f5b2:	9802      	ldr	r0, [sp, #8]
 800f5b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800f5b6:	f000 fbe1 	bl	800fd7c <__mcmp>
 800f5ba:	462a      	mov	r2, r5
 800f5bc:	9004      	str	r0, [sp, #16]
 800f5be:	4621      	mov	r1, r4
 800f5c0:	4648      	mov	r0, r9
 800f5c2:	f000 fbf7 	bl	800fdb4 <__mdiff>
 800f5c6:	68c2      	ldr	r2, [r0, #12]
 800f5c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f5ca:	4606      	mov	r6, r0
 800f5cc:	bb02      	cbnz	r2, 800f610 <_dtoa_r+0xa40>
 800f5ce:	4601      	mov	r1, r0
 800f5d0:	9802      	ldr	r0, [sp, #8]
 800f5d2:	f000 fbd3 	bl	800fd7c <__mcmp>
 800f5d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f5d8:	4602      	mov	r2, r0
 800f5da:	4631      	mov	r1, r6
 800f5dc:	4648      	mov	r0, r9
 800f5de:	920c      	str	r2, [sp, #48]	@ 0x30
 800f5e0:	9309      	str	r3, [sp, #36]	@ 0x24
 800f5e2:	f000 f94f 	bl	800f884 <_Bfree>
 800f5e6:	9b07      	ldr	r3, [sp, #28]
 800f5e8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f5ea:	9e00      	ldr	r6, [sp, #0]
 800f5ec:	ea42 0103 	orr.w	r1, r2, r3
 800f5f0:	9b06      	ldr	r3, [sp, #24]
 800f5f2:	4319      	orrs	r1, r3
 800f5f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f5f6:	d10d      	bne.n	800f614 <_dtoa_r+0xa44>
 800f5f8:	2b39      	cmp	r3, #57	@ 0x39
 800f5fa:	d027      	beq.n	800f64c <_dtoa_r+0xa7c>
 800f5fc:	9a04      	ldr	r2, [sp, #16]
 800f5fe:	2a00      	cmp	r2, #0
 800f600:	dd01      	ble.n	800f606 <_dtoa_r+0xa36>
 800f602:	9b03      	ldr	r3, [sp, #12]
 800f604:	3331      	adds	r3, #49	@ 0x31
 800f606:	f88b 3000 	strb.w	r3, [fp]
 800f60a:	e52e      	b.n	800f06a <_dtoa_r+0x49a>
 800f60c:	4628      	mov	r0, r5
 800f60e:	e7b9      	b.n	800f584 <_dtoa_r+0x9b4>
 800f610:	2201      	movs	r2, #1
 800f612:	e7e2      	b.n	800f5da <_dtoa_r+0xa0a>
 800f614:	9904      	ldr	r1, [sp, #16]
 800f616:	2900      	cmp	r1, #0
 800f618:	db04      	blt.n	800f624 <_dtoa_r+0xa54>
 800f61a:	9807      	ldr	r0, [sp, #28]
 800f61c:	4301      	orrs	r1, r0
 800f61e:	9806      	ldr	r0, [sp, #24]
 800f620:	4301      	orrs	r1, r0
 800f622:	d120      	bne.n	800f666 <_dtoa_r+0xa96>
 800f624:	2a00      	cmp	r2, #0
 800f626:	ddee      	ble.n	800f606 <_dtoa_r+0xa36>
 800f628:	9902      	ldr	r1, [sp, #8]
 800f62a:	9300      	str	r3, [sp, #0]
 800f62c:	2201      	movs	r2, #1
 800f62e:	4648      	mov	r0, r9
 800f630:	f000 fb38 	bl	800fca4 <__lshift>
 800f634:	4621      	mov	r1, r4
 800f636:	9002      	str	r0, [sp, #8]
 800f638:	f000 fba0 	bl	800fd7c <__mcmp>
 800f63c:	2800      	cmp	r0, #0
 800f63e:	9b00      	ldr	r3, [sp, #0]
 800f640:	dc02      	bgt.n	800f648 <_dtoa_r+0xa78>
 800f642:	d1e0      	bne.n	800f606 <_dtoa_r+0xa36>
 800f644:	07da      	lsls	r2, r3, #31
 800f646:	d5de      	bpl.n	800f606 <_dtoa_r+0xa36>
 800f648:	2b39      	cmp	r3, #57	@ 0x39
 800f64a:	d1da      	bne.n	800f602 <_dtoa_r+0xa32>
 800f64c:	2339      	movs	r3, #57	@ 0x39
 800f64e:	f88b 3000 	strb.w	r3, [fp]
 800f652:	4633      	mov	r3, r6
 800f654:	461e      	mov	r6, r3
 800f656:	3b01      	subs	r3, #1
 800f658:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f65c:	2a39      	cmp	r2, #57	@ 0x39
 800f65e:	d04e      	beq.n	800f6fe <_dtoa_r+0xb2e>
 800f660:	3201      	adds	r2, #1
 800f662:	701a      	strb	r2, [r3, #0]
 800f664:	e501      	b.n	800f06a <_dtoa_r+0x49a>
 800f666:	2a00      	cmp	r2, #0
 800f668:	dd03      	ble.n	800f672 <_dtoa_r+0xaa2>
 800f66a:	2b39      	cmp	r3, #57	@ 0x39
 800f66c:	d0ee      	beq.n	800f64c <_dtoa_r+0xa7c>
 800f66e:	3301      	adds	r3, #1
 800f670:	e7c9      	b.n	800f606 <_dtoa_r+0xa36>
 800f672:	9a00      	ldr	r2, [sp, #0]
 800f674:	9908      	ldr	r1, [sp, #32]
 800f676:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f67a:	428a      	cmp	r2, r1
 800f67c:	d028      	beq.n	800f6d0 <_dtoa_r+0xb00>
 800f67e:	9902      	ldr	r1, [sp, #8]
 800f680:	2300      	movs	r3, #0
 800f682:	220a      	movs	r2, #10
 800f684:	4648      	mov	r0, r9
 800f686:	f000 f91f 	bl	800f8c8 <__multadd>
 800f68a:	42af      	cmp	r7, r5
 800f68c:	9002      	str	r0, [sp, #8]
 800f68e:	f04f 0300 	mov.w	r3, #0
 800f692:	f04f 020a 	mov.w	r2, #10
 800f696:	4639      	mov	r1, r7
 800f698:	4648      	mov	r0, r9
 800f69a:	d107      	bne.n	800f6ac <_dtoa_r+0xadc>
 800f69c:	f000 f914 	bl	800f8c8 <__multadd>
 800f6a0:	4607      	mov	r7, r0
 800f6a2:	4605      	mov	r5, r0
 800f6a4:	9b00      	ldr	r3, [sp, #0]
 800f6a6:	3301      	adds	r3, #1
 800f6a8:	9300      	str	r3, [sp, #0]
 800f6aa:	e777      	b.n	800f59c <_dtoa_r+0x9cc>
 800f6ac:	f000 f90c 	bl	800f8c8 <__multadd>
 800f6b0:	4629      	mov	r1, r5
 800f6b2:	4607      	mov	r7, r0
 800f6b4:	2300      	movs	r3, #0
 800f6b6:	220a      	movs	r2, #10
 800f6b8:	4648      	mov	r0, r9
 800f6ba:	f000 f905 	bl	800f8c8 <__multadd>
 800f6be:	4605      	mov	r5, r0
 800f6c0:	e7f0      	b.n	800f6a4 <_dtoa_r+0xad4>
 800f6c2:	f1bb 0f00 	cmp.w	fp, #0
 800f6c6:	bfcc      	ite	gt
 800f6c8:	465e      	movgt	r6, fp
 800f6ca:	2601      	movle	r6, #1
 800f6cc:	4456      	add	r6, sl
 800f6ce:	2700      	movs	r7, #0
 800f6d0:	9902      	ldr	r1, [sp, #8]
 800f6d2:	9300      	str	r3, [sp, #0]
 800f6d4:	2201      	movs	r2, #1
 800f6d6:	4648      	mov	r0, r9
 800f6d8:	f000 fae4 	bl	800fca4 <__lshift>
 800f6dc:	4621      	mov	r1, r4
 800f6de:	9002      	str	r0, [sp, #8]
 800f6e0:	f000 fb4c 	bl	800fd7c <__mcmp>
 800f6e4:	2800      	cmp	r0, #0
 800f6e6:	dcb4      	bgt.n	800f652 <_dtoa_r+0xa82>
 800f6e8:	d102      	bne.n	800f6f0 <_dtoa_r+0xb20>
 800f6ea:	9b00      	ldr	r3, [sp, #0]
 800f6ec:	07db      	lsls	r3, r3, #31
 800f6ee:	d4b0      	bmi.n	800f652 <_dtoa_r+0xa82>
 800f6f0:	4633      	mov	r3, r6
 800f6f2:	461e      	mov	r6, r3
 800f6f4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f6f8:	2a30      	cmp	r2, #48	@ 0x30
 800f6fa:	d0fa      	beq.n	800f6f2 <_dtoa_r+0xb22>
 800f6fc:	e4b5      	b.n	800f06a <_dtoa_r+0x49a>
 800f6fe:	459a      	cmp	sl, r3
 800f700:	d1a8      	bne.n	800f654 <_dtoa_r+0xa84>
 800f702:	2331      	movs	r3, #49	@ 0x31
 800f704:	f108 0801 	add.w	r8, r8, #1
 800f708:	f88a 3000 	strb.w	r3, [sl]
 800f70c:	e4ad      	b.n	800f06a <_dtoa_r+0x49a>
 800f70e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f710:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800f76c <_dtoa_r+0xb9c>
 800f714:	b11b      	cbz	r3, 800f71e <_dtoa_r+0xb4e>
 800f716:	f10a 0308 	add.w	r3, sl, #8
 800f71a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f71c:	6013      	str	r3, [r2, #0]
 800f71e:	4650      	mov	r0, sl
 800f720:	b017      	add	sp, #92	@ 0x5c
 800f722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f726:	9b07      	ldr	r3, [sp, #28]
 800f728:	2b01      	cmp	r3, #1
 800f72a:	f77f ae2e 	ble.w	800f38a <_dtoa_r+0x7ba>
 800f72e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f730:	9308      	str	r3, [sp, #32]
 800f732:	2001      	movs	r0, #1
 800f734:	e64d      	b.n	800f3d2 <_dtoa_r+0x802>
 800f736:	f1bb 0f00 	cmp.w	fp, #0
 800f73a:	f77f aed9 	ble.w	800f4f0 <_dtoa_r+0x920>
 800f73e:	4656      	mov	r6, sl
 800f740:	9802      	ldr	r0, [sp, #8]
 800f742:	4621      	mov	r1, r4
 800f744:	f7ff f9ba 	bl	800eabc <quorem>
 800f748:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800f74c:	f806 3b01 	strb.w	r3, [r6], #1
 800f750:	eba6 020a 	sub.w	r2, r6, sl
 800f754:	4593      	cmp	fp, r2
 800f756:	ddb4      	ble.n	800f6c2 <_dtoa_r+0xaf2>
 800f758:	9902      	ldr	r1, [sp, #8]
 800f75a:	2300      	movs	r3, #0
 800f75c:	220a      	movs	r2, #10
 800f75e:	4648      	mov	r0, r9
 800f760:	f000 f8b2 	bl	800f8c8 <__multadd>
 800f764:	9002      	str	r0, [sp, #8]
 800f766:	e7eb      	b.n	800f740 <_dtoa_r+0xb70>
 800f768:	0803cd9e 	.word	0x0803cd9e
 800f76c:	0803cd22 	.word	0x0803cd22

0800f770 <_free_r>:
 800f770:	b538      	push	{r3, r4, r5, lr}
 800f772:	4605      	mov	r5, r0
 800f774:	2900      	cmp	r1, #0
 800f776:	d041      	beq.n	800f7fc <_free_r+0x8c>
 800f778:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f77c:	1f0c      	subs	r4, r1, #4
 800f77e:	2b00      	cmp	r3, #0
 800f780:	bfb8      	it	lt
 800f782:	18e4      	addlt	r4, r4, r3
 800f784:	f7fe f84e 	bl	800d824 <__malloc_lock>
 800f788:	4a1d      	ldr	r2, [pc, #116]	@ (800f800 <_free_r+0x90>)
 800f78a:	6813      	ldr	r3, [r2, #0]
 800f78c:	b933      	cbnz	r3, 800f79c <_free_r+0x2c>
 800f78e:	6063      	str	r3, [r4, #4]
 800f790:	6014      	str	r4, [r2, #0]
 800f792:	4628      	mov	r0, r5
 800f794:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f798:	f7fe b84a 	b.w	800d830 <__malloc_unlock>
 800f79c:	42a3      	cmp	r3, r4
 800f79e:	d908      	bls.n	800f7b2 <_free_r+0x42>
 800f7a0:	6820      	ldr	r0, [r4, #0]
 800f7a2:	1821      	adds	r1, r4, r0
 800f7a4:	428b      	cmp	r3, r1
 800f7a6:	bf01      	itttt	eq
 800f7a8:	6819      	ldreq	r1, [r3, #0]
 800f7aa:	685b      	ldreq	r3, [r3, #4]
 800f7ac:	1809      	addeq	r1, r1, r0
 800f7ae:	6021      	streq	r1, [r4, #0]
 800f7b0:	e7ed      	b.n	800f78e <_free_r+0x1e>
 800f7b2:	461a      	mov	r2, r3
 800f7b4:	685b      	ldr	r3, [r3, #4]
 800f7b6:	b10b      	cbz	r3, 800f7bc <_free_r+0x4c>
 800f7b8:	42a3      	cmp	r3, r4
 800f7ba:	d9fa      	bls.n	800f7b2 <_free_r+0x42>
 800f7bc:	6811      	ldr	r1, [r2, #0]
 800f7be:	1850      	adds	r0, r2, r1
 800f7c0:	42a0      	cmp	r0, r4
 800f7c2:	d10b      	bne.n	800f7dc <_free_r+0x6c>
 800f7c4:	6820      	ldr	r0, [r4, #0]
 800f7c6:	4401      	add	r1, r0
 800f7c8:	1850      	adds	r0, r2, r1
 800f7ca:	4283      	cmp	r3, r0
 800f7cc:	6011      	str	r1, [r2, #0]
 800f7ce:	d1e0      	bne.n	800f792 <_free_r+0x22>
 800f7d0:	6818      	ldr	r0, [r3, #0]
 800f7d2:	685b      	ldr	r3, [r3, #4]
 800f7d4:	6053      	str	r3, [r2, #4]
 800f7d6:	4408      	add	r0, r1
 800f7d8:	6010      	str	r0, [r2, #0]
 800f7da:	e7da      	b.n	800f792 <_free_r+0x22>
 800f7dc:	d902      	bls.n	800f7e4 <_free_r+0x74>
 800f7de:	230c      	movs	r3, #12
 800f7e0:	602b      	str	r3, [r5, #0]
 800f7e2:	e7d6      	b.n	800f792 <_free_r+0x22>
 800f7e4:	6820      	ldr	r0, [r4, #0]
 800f7e6:	1821      	adds	r1, r4, r0
 800f7e8:	428b      	cmp	r3, r1
 800f7ea:	bf04      	itt	eq
 800f7ec:	6819      	ldreq	r1, [r3, #0]
 800f7ee:	685b      	ldreq	r3, [r3, #4]
 800f7f0:	6063      	str	r3, [r4, #4]
 800f7f2:	bf04      	itt	eq
 800f7f4:	1809      	addeq	r1, r1, r0
 800f7f6:	6021      	streq	r1, [r4, #0]
 800f7f8:	6054      	str	r4, [r2, #4]
 800f7fa:	e7ca      	b.n	800f792 <_free_r+0x22>
 800f7fc:	bd38      	pop	{r3, r4, r5, pc}
 800f7fe:	bf00      	nop
 800f800:	20002004 	.word	0x20002004

0800f804 <_Balloc>:
 800f804:	b570      	push	{r4, r5, r6, lr}
 800f806:	69c6      	ldr	r6, [r0, #28]
 800f808:	4604      	mov	r4, r0
 800f80a:	460d      	mov	r5, r1
 800f80c:	b976      	cbnz	r6, 800f82c <_Balloc+0x28>
 800f80e:	2010      	movs	r0, #16
 800f810:	f7fd ff56 	bl	800d6c0 <malloc>
 800f814:	4602      	mov	r2, r0
 800f816:	61e0      	str	r0, [r4, #28]
 800f818:	b920      	cbnz	r0, 800f824 <_Balloc+0x20>
 800f81a:	4b18      	ldr	r3, [pc, #96]	@ (800f87c <_Balloc+0x78>)
 800f81c:	4818      	ldr	r0, [pc, #96]	@ (800f880 <_Balloc+0x7c>)
 800f81e:	216b      	movs	r1, #107	@ 0x6b
 800f820:	f001 fe86 	bl	8011530 <__assert_func>
 800f824:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f828:	6006      	str	r6, [r0, #0]
 800f82a:	60c6      	str	r6, [r0, #12]
 800f82c:	69e6      	ldr	r6, [r4, #28]
 800f82e:	68f3      	ldr	r3, [r6, #12]
 800f830:	b183      	cbz	r3, 800f854 <_Balloc+0x50>
 800f832:	69e3      	ldr	r3, [r4, #28]
 800f834:	68db      	ldr	r3, [r3, #12]
 800f836:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f83a:	b9b8      	cbnz	r0, 800f86c <_Balloc+0x68>
 800f83c:	2101      	movs	r1, #1
 800f83e:	fa01 f605 	lsl.w	r6, r1, r5
 800f842:	1d72      	adds	r2, r6, #5
 800f844:	0092      	lsls	r2, r2, #2
 800f846:	4620      	mov	r0, r4
 800f848:	f001 fe90 	bl	801156c <_calloc_r>
 800f84c:	b160      	cbz	r0, 800f868 <_Balloc+0x64>
 800f84e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f852:	e00e      	b.n	800f872 <_Balloc+0x6e>
 800f854:	2221      	movs	r2, #33	@ 0x21
 800f856:	2104      	movs	r1, #4
 800f858:	4620      	mov	r0, r4
 800f85a:	f001 fe87 	bl	801156c <_calloc_r>
 800f85e:	69e3      	ldr	r3, [r4, #28]
 800f860:	60f0      	str	r0, [r6, #12]
 800f862:	68db      	ldr	r3, [r3, #12]
 800f864:	2b00      	cmp	r3, #0
 800f866:	d1e4      	bne.n	800f832 <_Balloc+0x2e>
 800f868:	2000      	movs	r0, #0
 800f86a:	bd70      	pop	{r4, r5, r6, pc}
 800f86c:	6802      	ldr	r2, [r0, #0]
 800f86e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f872:	2300      	movs	r3, #0
 800f874:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f878:	e7f7      	b.n	800f86a <_Balloc+0x66>
 800f87a:	bf00      	nop
 800f87c:	0803cd2f 	.word	0x0803cd2f
 800f880:	0803cdaf 	.word	0x0803cdaf

0800f884 <_Bfree>:
 800f884:	b570      	push	{r4, r5, r6, lr}
 800f886:	69c6      	ldr	r6, [r0, #28]
 800f888:	4605      	mov	r5, r0
 800f88a:	460c      	mov	r4, r1
 800f88c:	b976      	cbnz	r6, 800f8ac <_Bfree+0x28>
 800f88e:	2010      	movs	r0, #16
 800f890:	f7fd ff16 	bl	800d6c0 <malloc>
 800f894:	4602      	mov	r2, r0
 800f896:	61e8      	str	r0, [r5, #28]
 800f898:	b920      	cbnz	r0, 800f8a4 <_Bfree+0x20>
 800f89a:	4b09      	ldr	r3, [pc, #36]	@ (800f8c0 <_Bfree+0x3c>)
 800f89c:	4809      	ldr	r0, [pc, #36]	@ (800f8c4 <_Bfree+0x40>)
 800f89e:	218f      	movs	r1, #143	@ 0x8f
 800f8a0:	f001 fe46 	bl	8011530 <__assert_func>
 800f8a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f8a8:	6006      	str	r6, [r0, #0]
 800f8aa:	60c6      	str	r6, [r0, #12]
 800f8ac:	b13c      	cbz	r4, 800f8be <_Bfree+0x3a>
 800f8ae:	69eb      	ldr	r3, [r5, #28]
 800f8b0:	6862      	ldr	r2, [r4, #4]
 800f8b2:	68db      	ldr	r3, [r3, #12]
 800f8b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f8b8:	6021      	str	r1, [r4, #0]
 800f8ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f8be:	bd70      	pop	{r4, r5, r6, pc}
 800f8c0:	0803cd2f 	.word	0x0803cd2f
 800f8c4:	0803cdaf 	.word	0x0803cdaf

0800f8c8 <__multadd>:
 800f8c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8cc:	690d      	ldr	r5, [r1, #16]
 800f8ce:	4607      	mov	r7, r0
 800f8d0:	460c      	mov	r4, r1
 800f8d2:	461e      	mov	r6, r3
 800f8d4:	f101 0c14 	add.w	ip, r1, #20
 800f8d8:	2000      	movs	r0, #0
 800f8da:	f8dc 3000 	ldr.w	r3, [ip]
 800f8de:	b299      	uxth	r1, r3
 800f8e0:	fb02 6101 	mla	r1, r2, r1, r6
 800f8e4:	0c1e      	lsrs	r6, r3, #16
 800f8e6:	0c0b      	lsrs	r3, r1, #16
 800f8e8:	fb02 3306 	mla	r3, r2, r6, r3
 800f8ec:	b289      	uxth	r1, r1
 800f8ee:	3001      	adds	r0, #1
 800f8f0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f8f4:	4285      	cmp	r5, r0
 800f8f6:	f84c 1b04 	str.w	r1, [ip], #4
 800f8fa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f8fe:	dcec      	bgt.n	800f8da <__multadd+0x12>
 800f900:	b30e      	cbz	r6, 800f946 <__multadd+0x7e>
 800f902:	68a3      	ldr	r3, [r4, #8]
 800f904:	42ab      	cmp	r3, r5
 800f906:	dc19      	bgt.n	800f93c <__multadd+0x74>
 800f908:	6861      	ldr	r1, [r4, #4]
 800f90a:	4638      	mov	r0, r7
 800f90c:	3101      	adds	r1, #1
 800f90e:	f7ff ff79 	bl	800f804 <_Balloc>
 800f912:	4680      	mov	r8, r0
 800f914:	b928      	cbnz	r0, 800f922 <__multadd+0x5a>
 800f916:	4602      	mov	r2, r0
 800f918:	4b0c      	ldr	r3, [pc, #48]	@ (800f94c <__multadd+0x84>)
 800f91a:	480d      	ldr	r0, [pc, #52]	@ (800f950 <__multadd+0x88>)
 800f91c:	21ba      	movs	r1, #186	@ 0xba
 800f91e:	f001 fe07 	bl	8011530 <__assert_func>
 800f922:	6922      	ldr	r2, [r4, #16]
 800f924:	3202      	adds	r2, #2
 800f926:	f104 010c 	add.w	r1, r4, #12
 800f92a:	0092      	lsls	r2, r2, #2
 800f92c:	300c      	adds	r0, #12
 800f92e:	f7ff f8b0 	bl	800ea92 <memcpy>
 800f932:	4621      	mov	r1, r4
 800f934:	4638      	mov	r0, r7
 800f936:	f7ff ffa5 	bl	800f884 <_Bfree>
 800f93a:	4644      	mov	r4, r8
 800f93c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f940:	3501      	adds	r5, #1
 800f942:	615e      	str	r6, [r3, #20]
 800f944:	6125      	str	r5, [r4, #16]
 800f946:	4620      	mov	r0, r4
 800f948:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f94c:	0803cd9e 	.word	0x0803cd9e
 800f950:	0803cdaf 	.word	0x0803cdaf

0800f954 <__s2b>:
 800f954:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f958:	460c      	mov	r4, r1
 800f95a:	4615      	mov	r5, r2
 800f95c:	461f      	mov	r7, r3
 800f95e:	2209      	movs	r2, #9
 800f960:	3308      	adds	r3, #8
 800f962:	4606      	mov	r6, r0
 800f964:	fb93 f3f2 	sdiv	r3, r3, r2
 800f968:	2100      	movs	r1, #0
 800f96a:	2201      	movs	r2, #1
 800f96c:	429a      	cmp	r2, r3
 800f96e:	db09      	blt.n	800f984 <__s2b+0x30>
 800f970:	4630      	mov	r0, r6
 800f972:	f7ff ff47 	bl	800f804 <_Balloc>
 800f976:	b940      	cbnz	r0, 800f98a <__s2b+0x36>
 800f978:	4602      	mov	r2, r0
 800f97a:	4b19      	ldr	r3, [pc, #100]	@ (800f9e0 <__s2b+0x8c>)
 800f97c:	4819      	ldr	r0, [pc, #100]	@ (800f9e4 <__s2b+0x90>)
 800f97e:	21d3      	movs	r1, #211	@ 0xd3
 800f980:	f001 fdd6 	bl	8011530 <__assert_func>
 800f984:	0052      	lsls	r2, r2, #1
 800f986:	3101      	adds	r1, #1
 800f988:	e7f0      	b.n	800f96c <__s2b+0x18>
 800f98a:	9b08      	ldr	r3, [sp, #32]
 800f98c:	6143      	str	r3, [r0, #20]
 800f98e:	2d09      	cmp	r5, #9
 800f990:	f04f 0301 	mov.w	r3, #1
 800f994:	6103      	str	r3, [r0, #16]
 800f996:	dd16      	ble.n	800f9c6 <__s2b+0x72>
 800f998:	f104 0909 	add.w	r9, r4, #9
 800f99c:	46c8      	mov	r8, r9
 800f99e:	442c      	add	r4, r5
 800f9a0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f9a4:	4601      	mov	r1, r0
 800f9a6:	3b30      	subs	r3, #48	@ 0x30
 800f9a8:	220a      	movs	r2, #10
 800f9aa:	4630      	mov	r0, r6
 800f9ac:	f7ff ff8c 	bl	800f8c8 <__multadd>
 800f9b0:	45a0      	cmp	r8, r4
 800f9b2:	d1f5      	bne.n	800f9a0 <__s2b+0x4c>
 800f9b4:	f1a5 0408 	sub.w	r4, r5, #8
 800f9b8:	444c      	add	r4, r9
 800f9ba:	1b2d      	subs	r5, r5, r4
 800f9bc:	1963      	adds	r3, r4, r5
 800f9be:	42bb      	cmp	r3, r7
 800f9c0:	db04      	blt.n	800f9cc <__s2b+0x78>
 800f9c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f9c6:	340a      	adds	r4, #10
 800f9c8:	2509      	movs	r5, #9
 800f9ca:	e7f6      	b.n	800f9ba <__s2b+0x66>
 800f9cc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f9d0:	4601      	mov	r1, r0
 800f9d2:	3b30      	subs	r3, #48	@ 0x30
 800f9d4:	220a      	movs	r2, #10
 800f9d6:	4630      	mov	r0, r6
 800f9d8:	f7ff ff76 	bl	800f8c8 <__multadd>
 800f9dc:	e7ee      	b.n	800f9bc <__s2b+0x68>
 800f9de:	bf00      	nop
 800f9e0:	0803cd9e 	.word	0x0803cd9e
 800f9e4:	0803cdaf 	.word	0x0803cdaf

0800f9e8 <__hi0bits>:
 800f9e8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f9ec:	4603      	mov	r3, r0
 800f9ee:	bf36      	itet	cc
 800f9f0:	0403      	lslcc	r3, r0, #16
 800f9f2:	2000      	movcs	r0, #0
 800f9f4:	2010      	movcc	r0, #16
 800f9f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f9fa:	bf3c      	itt	cc
 800f9fc:	021b      	lslcc	r3, r3, #8
 800f9fe:	3008      	addcc	r0, #8
 800fa00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fa04:	bf3c      	itt	cc
 800fa06:	011b      	lslcc	r3, r3, #4
 800fa08:	3004      	addcc	r0, #4
 800fa0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fa0e:	bf3c      	itt	cc
 800fa10:	009b      	lslcc	r3, r3, #2
 800fa12:	3002      	addcc	r0, #2
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	db05      	blt.n	800fa24 <__hi0bits+0x3c>
 800fa18:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800fa1c:	f100 0001 	add.w	r0, r0, #1
 800fa20:	bf08      	it	eq
 800fa22:	2020      	moveq	r0, #32
 800fa24:	4770      	bx	lr

0800fa26 <__lo0bits>:
 800fa26:	6803      	ldr	r3, [r0, #0]
 800fa28:	4602      	mov	r2, r0
 800fa2a:	f013 0007 	ands.w	r0, r3, #7
 800fa2e:	d00b      	beq.n	800fa48 <__lo0bits+0x22>
 800fa30:	07d9      	lsls	r1, r3, #31
 800fa32:	d421      	bmi.n	800fa78 <__lo0bits+0x52>
 800fa34:	0798      	lsls	r0, r3, #30
 800fa36:	bf49      	itett	mi
 800fa38:	085b      	lsrmi	r3, r3, #1
 800fa3a:	089b      	lsrpl	r3, r3, #2
 800fa3c:	2001      	movmi	r0, #1
 800fa3e:	6013      	strmi	r3, [r2, #0]
 800fa40:	bf5c      	itt	pl
 800fa42:	6013      	strpl	r3, [r2, #0]
 800fa44:	2002      	movpl	r0, #2
 800fa46:	4770      	bx	lr
 800fa48:	b299      	uxth	r1, r3
 800fa4a:	b909      	cbnz	r1, 800fa50 <__lo0bits+0x2a>
 800fa4c:	0c1b      	lsrs	r3, r3, #16
 800fa4e:	2010      	movs	r0, #16
 800fa50:	b2d9      	uxtb	r1, r3
 800fa52:	b909      	cbnz	r1, 800fa58 <__lo0bits+0x32>
 800fa54:	3008      	adds	r0, #8
 800fa56:	0a1b      	lsrs	r3, r3, #8
 800fa58:	0719      	lsls	r1, r3, #28
 800fa5a:	bf04      	itt	eq
 800fa5c:	091b      	lsreq	r3, r3, #4
 800fa5e:	3004      	addeq	r0, #4
 800fa60:	0799      	lsls	r1, r3, #30
 800fa62:	bf04      	itt	eq
 800fa64:	089b      	lsreq	r3, r3, #2
 800fa66:	3002      	addeq	r0, #2
 800fa68:	07d9      	lsls	r1, r3, #31
 800fa6a:	d403      	bmi.n	800fa74 <__lo0bits+0x4e>
 800fa6c:	085b      	lsrs	r3, r3, #1
 800fa6e:	f100 0001 	add.w	r0, r0, #1
 800fa72:	d003      	beq.n	800fa7c <__lo0bits+0x56>
 800fa74:	6013      	str	r3, [r2, #0]
 800fa76:	4770      	bx	lr
 800fa78:	2000      	movs	r0, #0
 800fa7a:	4770      	bx	lr
 800fa7c:	2020      	movs	r0, #32
 800fa7e:	4770      	bx	lr

0800fa80 <__i2b>:
 800fa80:	b510      	push	{r4, lr}
 800fa82:	460c      	mov	r4, r1
 800fa84:	2101      	movs	r1, #1
 800fa86:	f7ff febd 	bl	800f804 <_Balloc>
 800fa8a:	4602      	mov	r2, r0
 800fa8c:	b928      	cbnz	r0, 800fa9a <__i2b+0x1a>
 800fa8e:	4b05      	ldr	r3, [pc, #20]	@ (800faa4 <__i2b+0x24>)
 800fa90:	4805      	ldr	r0, [pc, #20]	@ (800faa8 <__i2b+0x28>)
 800fa92:	f240 1145 	movw	r1, #325	@ 0x145
 800fa96:	f001 fd4b 	bl	8011530 <__assert_func>
 800fa9a:	2301      	movs	r3, #1
 800fa9c:	6144      	str	r4, [r0, #20]
 800fa9e:	6103      	str	r3, [r0, #16]
 800faa0:	bd10      	pop	{r4, pc}
 800faa2:	bf00      	nop
 800faa4:	0803cd9e 	.word	0x0803cd9e
 800faa8:	0803cdaf 	.word	0x0803cdaf

0800faac <__multiply>:
 800faac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fab0:	4617      	mov	r7, r2
 800fab2:	690a      	ldr	r2, [r1, #16]
 800fab4:	693b      	ldr	r3, [r7, #16]
 800fab6:	429a      	cmp	r2, r3
 800fab8:	bfa8      	it	ge
 800faba:	463b      	movge	r3, r7
 800fabc:	4689      	mov	r9, r1
 800fabe:	bfa4      	itt	ge
 800fac0:	460f      	movge	r7, r1
 800fac2:	4699      	movge	r9, r3
 800fac4:	693d      	ldr	r5, [r7, #16]
 800fac6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800faca:	68bb      	ldr	r3, [r7, #8]
 800facc:	6879      	ldr	r1, [r7, #4]
 800face:	eb05 060a 	add.w	r6, r5, sl
 800fad2:	42b3      	cmp	r3, r6
 800fad4:	b085      	sub	sp, #20
 800fad6:	bfb8      	it	lt
 800fad8:	3101      	addlt	r1, #1
 800fada:	f7ff fe93 	bl	800f804 <_Balloc>
 800fade:	b930      	cbnz	r0, 800faee <__multiply+0x42>
 800fae0:	4602      	mov	r2, r0
 800fae2:	4b41      	ldr	r3, [pc, #260]	@ (800fbe8 <__multiply+0x13c>)
 800fae4:	4841      	ldr	r0, [pc, #260]	@ (800fbec <__multiply+0x140>)
 800fae6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800faea:	f001 fd21 	bl	8011530 <__assert_func>
 800faee:	f100 0414 	add.w	r4, r0, #20
 800faf2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800faf6:	4623      	mov	r3, r4
 800faf8:	2200      	movs	r2, #0
 800fafa:	4573      	cmp	r3, lr
 800fafc:	d320      	bcc.n	800fb40 <__multiply+0x94>
 800fafe:	f107 0814 	add.w	r8, r7, #20
 800fb02:	f109 0114 	add.w	r1, r9, #20
 800fb06:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800fb0a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800fb0e:	9302      	str	r3, [sp, #8]
 800fb10:	1beb      	subs	r3, r5, r7
 800fb12:	3b15      	subs	r3, #21
 800fb14:	f023 0303 	bic.w	r3, r3, #3
 800fb18:	3304      	adds	r3, #4
 800fb1a:	3715      	adds	r7, #21
 800fb1c:	42bd      	cmp	r5, r7
 800fb1e:	bf38      	it	cc
 800fb20:	2304      	movcc	r3, #4
 800fb22:	9301      	str	r3, [sp, #4]
 800fb24:	9b02      	ldr	r3, [sp, #8]
 800fb26:	9103      	str	r1, [sp, #12]
 800fb28:	428b      	cmp	r3, r1
 800fb2a:	d80c      	bhi.n	800fb46 <__multiply+0x9a>
 800fb2c:	2e00      	cmp	r6, #0
 800fb2e:	dd03      	ble.n	800fb38 <__multiply+0x8c>
 800fb30:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d055      	beq.n	800fbe4 <__multiply+0x138>
 800fb38:	6106      	str	r6, [r0, #16]
 800fb3a:	b005      	add	sp, #20
 800fb3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb40:	f843 2b04 	str.w	r2, [r3], #4
 800fb44:	e7d9      	b.n	800fafa <__multiply+0x4e>
 800fb46:	f8b1 a000 	ldrh.w	sl, [r1]
 800fb4a:	f1ba 0f00 	cmp.w	sl, #0
 800fb4e:	d01f      	beq.n	800fb90 <__multiply+0xe4>
 800fb50:	46c4      	mov	ip, r8
 800fb52:	46a1      	mov	r9, r4
 800fb54:	2700      	movs	r7, #0
 800fb56:	f85c 2b04 	ldr.w	r2, [ip], #4
 800fb5a:	f8d9 3000 	ldr.w	r3, [r9]
 800fb5e:	fa1f fb82 	uxth.w	fp, r2
 800fb62:	b29b      	uxth	r3, r3
 800fb64:	fb0a 330b 	mla	r3, sl, fp, r3
 800fb68:	443b      	add	r3, r7
 800fb6a:	f8d9 7000 	ldr.w	r7, [r9]
 800fb6e:	0c12      	lsrs	r2, r2, #16
 800fb70:	0c3f      	lsrs	r7, r7, #16
 800fb72:	fb0a 7202 	mla	r2, sl, r2, r7
 800fb76:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800fb7a:	b29b      	uxth	r3, r3
 800fb7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fb80:	4565      	cmp	r5, ip
 800fb82:	f849 3b04 	str.w	r3, [r9], #4
 800fb86:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800fb8a:	d8e4      	bhi.n	800fb56 <__multiply+0xaa>
 800fb8c:	9b01      	ldr	r3, [sp, #4]
 800fb8e:	50e7      	str	r7, [r4, r3]
 800fb90:	9b03      	ldr	r3, [sp, #12]
 800fb92:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800fb96:	3104      	adds	r1, #4
 800fb98:	f1b9 0f00 	cmp.w	r9, #0
 800fb9c:	d020      	beq.n	800fbe0 <__multiply+0x134>
 800fb9e:	6823      	ldr	r3, [r4, #0]
 800fba0:	4647      	mov	r7, r8
 800fba2:	46a4      	mov	ip, r4
 800fba4:	f04f 0a00 	mov.w	sl, #0
 800fba8:	f8b7 b000 	ldrh.w	fp, [r7]
 800fbac:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800fbb0:	fb09 220b 	mla	r2, r9, fp, r2
 800fbb4:	4452      	add	r2, sl
 800fbb6:	b29b      	uxth	r3, r3
 800fbb8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fbbc:	f84c 3b04 	str.w	r3, [ip], #4
 800fbc0:	f857 3b04 	ldr.w	r3, [r7], #4
 800fbc4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fbc8:	f8bc 3000 	ldrh.w	r3, [ip]
 800fbcc:	fb09 330a 	mla	r3, r9, sl, r3
 800fbd0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800fbd4:	42bd      	cmp	r5, r7
 800fbd6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fbda:	d8e5      	bhi.n	800fba8 <__multiply+0xfc>
 800fbdc:	9a01      	ldr	r2, [sp, #4]
 800fbde:	50a3      	str	r3, [r4, r2]
 800fbe0:	3404      	adds	r4, #4
 800fbe2:	e79f      	b.n	800fb24 <__multiply+0x78>
 800fbe4:	3e01      	subs	r6, #1
 800fbe6:	e7a1      	b.n	800fb2c <__multiply+0x80>
 800fbe8:	0803cd9e 	.word	0x0803cd9e
 800fbec:	0803cdaf 	.word	0x0803cdaf

0800fbf0 <__pow5mult>:
 800fbf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fbf4:	4615      	mov	r5, r2
 800fbf6:	f012 0203 	ands.w	r2, r2, #3
 800fbfa:	4607      	mov	r7, r0
 800fbfc:	460e      	mov	r6, r1
 800fbfe:	d007      	beq.n	800fc10 <__pow5mult+0x20>
 800fc00:	4c25      	ldr	r4, [pc, #148]	@ (800fc98 <__pow5mult+0xa8>)
 800fc02:	3a01      	subs	r2, #1
 800fc04:	2300      	movs	r3, #0
 800fc06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fc0a:	f7ff fe5d 	bl	800f8c8 <__multadd>
 800fc0e:	4606      	mov	r6, r0
 800fc10:	10ad      	asrs	r5, r5, #2
 800fc12:	d03d      	beq.n	800fc90 <__pow5mult+0xa0>
 800fc14:	69fc      	ldr	r4, [r7, #28]
 800fc16:	b97c      	cbnz	r4, 800fc38 <__pow5mult+0x48>
 800fc18:	2010      	movs	r0, #16
 800fc1a:	f7fd fd51 	bl	800d6c0 <malloc>
 800fc1e:	4602      	mov	r2, r0
 800fc20:	61f8      	str	r0, [r7, #28]
 800fc22:	b928      	cbnz	r0, 800fc30 <__pow5mult+0x40>
 800fc24:	4b1d      	ldr	r3, [pc, #116]	@ (800fc9c <__pow5mult+0xac>)
 800fc26:	481e      	ldr	r0, [pc, #120]	@ (800fca0 <__pow5mult+0xb0>)
 800fc28:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800fc2c:	f001 fc80 	bl	8011530 <__assert_func>
 800fc30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fc34:	6004      	str	r4, [r0, #0]
 800fc36:	60c4      	str	r4, [r0, #12]
 800fc38:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800fc3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fc40:	b94c      	cbnz	r4, 800fc56 <__pow5mult+0x66>
 800fc42:	f240 2171 	movw	r1, #625	@ 0x271
 800fc46:	4638      	mov	r0, r7
 800fc48:	f7ff ff1a 	bl	800fa80 <__i2b>
 800fc4c:	2300      	movs	r3, #0
 800fc4e:	f8c8 0008 	str.w	r0, [r8, #8]
 800fc52:	4604      	mov	r4, r0
 800fc54:	6003      	str	r3, [r0, #0]
 800fc56:	f04f 0900 	mov.w	r9, #0
 800fc5a:	07eb      	lsls	r3, r5, #31
 800fc5c:	d50a      	bpl.n	800fc74 <__pow5mult+0x84>
 800fc5e:	4631      	mov	r1, r6
 800fc60:	4622      	mov	r2, r4
 800fc62:	4638      	mov	r0, r7
 800fc64:	f7ff ff22 	bl	800faac <__multiply>
 800fc68:	4631      	mov	r1, r6
 800fc6a:	4680      	mov	r8, r0
 800fc6c:	4638      	mov	r0, r7
 800fc6e:	f7ff fe09 	bl	800f884 <_Bfree>
 800fc72:	4646      	mov	r6, r8
 800fc74:	106d      	asrs	r5, r5, #1
 800fc76:	d00b      	beq.n	800fc90 <__pow5mult+0xa0>
 800fc78:	6820      	ldr	r0, [r4, #0]
 800fc7a:	b938      	cbnz	r0, 800fc8c <__pow5mult+0x9c>
 800fc7c:	4622      	mov	r2, r4
 800fc7e:	4621      	mov	r1, r4
 800fc80:	4638      	mov	r0, r7
 800fc82:	f7ff ff13 	bl	800faac <__multiply>
 800fc86:	6020      	str	r0, [r4, #0]
 800fc88:	f8c0 9000 	str.w	r9, [r0]
 800fc8c:	4604      	mov	r4, r0
 800fc8e:	e7e4      	b.n	800fc5a <__pow5mult+0x6a>
 800fc90:	4630      	mov	r0, r6
 800fc92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc96:	bf00      	nop
 800fc98:	0803cec0 	.word	0x0803cec0
 800fc9c:	0803cd2f 	.word	0x0803cd2f
 800fca0:	0803cdaf 	.word	0x0803cdaf

0800fca4 <__lshift>:
 800fca4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fca8:	460c      	mov	r4, r1
 800fcaa:	6849      	ldr	r1, [r1, #4]
 800fcac:	6923      	ldr	r3, [r4, #16]
 800fcae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fcb2:	68a3      	ldr	r3, [r4, #8]
 800fcb4:	4607      	mov	r7, r0
 800fcb6:	4691      	mov	r9, r2
 800fcb8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fcbc:	f108 0601 	add.w	r6, r8, #1
 800fcc0:	42b3      	cmp	r3, r6
 800fcc2:	db0b      	blt.n	800fcdc <__lshift+0x38>
 800fcc4:	4638      	mov	r0, r7
 800fcc6:	f7ff fd9d 	bl	800f804 <_Balloc>
 800fcca:	4605      	mov	r5, r0
 800fccc:	b948      	cbnz	r0, 800fce2 <__lshift+0x3e>
 800fcce:	4602      	mov	r2, r0
 800fcd0:	4b28      	ldr	r3, [pc, #160]	@ (800fd74 <__lshift+0xd0>)
 800fcd2:	4829      	ldr	r0, [pc, #164]	@ (800fd78 <__lshift+0xd4>)
 800fcd4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800fcd8:	f001 fc2a 	bl	8011530 <__assert_func>
 800fcdc:	3101      	adds	r1, #1
 800fcde:	005b      	lsls	r3, r3, #1
 800fce0:	e7ee      	b.n	800fcc0 <__lshift+0x1c>
 800fce2:	2300      	movs	r3, #0
 800fce4:	f100 0114 	add.w	r1, r0, #20
 800fce8:	f100 0210 	add.w	r2, r0, #16
 800fcec:	4618      	mov	r0, r3
 800fcee:	4553      	cmp	r3, sl
 800fcf0:	db33      	blt.n	800fd5a <__lshift+0xb6>
 800fcf2:	6920      	ldr	r0, [r4, #16]
 800fcf4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fcf8:	f104 0314 	add.w	r3, r4, #20
 800fcfc:	f019 091f 	ands.w	r9, r9, #31
 800fd00:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fd04:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fd08:	d02b      	beq.n	800fd62 <__lshift+0xbe>
 800fd0a:	f1c9 0e20 	rsb	lr, r9, #32
 800fd0e:	468a      	mov	sl, r1
 800fd10:	2200      	movs	r2, #0
 800fd12:	6818      	ldr	r0, [r3, #0]
 800fd14:	fa00 f009 	lsl.w	r0, r0, r9
 800fd18:	4310      	orrs	r0, r2
 800fd1a:	f84a 0b04 	str.w	r0, [sl], #4
 800fd1e:	f853 2b04 	ldr.w	r2, [r3], #4
 800fd22:	459c      	cmp	ip, r3
 800fd24:	fa22 f20e 	lsr.w	r2, r2, lr
 800fd28:	d8f3      	bhi.n	800fd12 <__lshift+0x6e>
 800fd2a:	ebac 0304 	sub.w	r3, ip, r4
 800fd2e:	3b15      	subs	r3, #21
 800fd30:	f023 0303 	bic.w	r3, r3, #3
 800fd34:	3304      	adds	r3, #4
 800fd36:	f104 0015 	add.w	r0, r4, #21
 800fd3a:	4560      	cmp	r0, ip
 800fd3c:	bf88      	it	hi
 800fd3e:	2304      	movhi	r3, #4
 800fd40:	50ca      	str	r2, [r1, r3]
 800fd42:	b10a      	cbz	r2, 800fd48 <__lshift+0xa4>
 800fd44:	f108 0602 	add.w	r6, r8, #2
 800fd48:	3e01      	subs	r6, #1
 800fd4a:	4638      	mov	r0, r7
 800fd4c:	612e      	str	r6, [r5, #16]
 800fd4e:	4621      	mov	r1, r4
 800fd50:	f7ff fd98 	bl	800f884 <_Bfree>
 800fd54:	4628      	mov	r0, r5
 800fd56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fd5a:	f842 0f04 	str.w	r0, [r2, #4]!
 800fd5e:	3301      	adds	r3, #1
 800fd60:	e7c5      	b.n	800fcee <__lshift+0x4a>
 800fd62:	3904      	subs	r1, #4
 800fd64:	f853 2b04 	ldr.w	r2, [r3], #4
 800fd68:	f841 2f04 	str.w	r2, [r1, #4]!
 800fd6c:	459c      	cmp	ip, r3
 800fd6e:	d8f9      	bhi.n	800fd64 <__lshift+0xc0>
 800fd70:	e7ea      	b.n	800fd48 <__lshift+0xa4>
 800fd72:	bf00      	nop
 800fd74:	0803cd9e 	.word	0x0803cd9e
 800fd78:	0803cdaf 	.word	0x0803cdaf

0800fd7c <__mcmp>:
 800fd7c:	690a      	ldr	r2, [r1, #16]
 800fd7e:	4603      	mov	r3, r0
 800fd80:	6900      	ldr	r0, [r0, #16]
 800fd82:	1a80      	subs	r0, r0, r2
 800fd84:	b530      	push	{r4, r5, lr}
 800fd86:	d10e      	bne.n	800fda6 <__mcmp+0x2a>
 800fd88:	3314      	adds	r3, #20
 800fd8a:	3114      	adds	r1, #20
 800fd8c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800fd90:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800fd94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fd98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fd9c:	4295      	cmp	r5, r2
 800fd9e:	d003      	beq.n	800fda8 <__mcmp+0x2c>
 800fda0:	d205      	bcs.n	800fdae <__mcmp+0x32>
 800fda2:	f04f 30ff 	mov.w	r0, #4294967295
 800fda6:	bd30      	pop	{r4, r5, pc}
 800fda8:	42a3      	cmp	r3, r4
 800fdaa:	d3f3      	bcc.n	800fd94 <__mcmp+0x18>
 800fdac:	e7fb      	b.n	800fda6 <__mcmp+0x2a>
 800fdae:	2001      	movs	r0, #1
 800fdb0:	e7f9      	b.n	800fda6 <__mcmp+0x2a>
	...

0800fdb4 <__mdiff>:
 800fdb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdb8:	4689      	mov	r9, r1
 800fdba:	4606      	mov	r6, r0
 800fdbc:	4611      	mov	r1, r2
 800fdbe:	4648      	mov	r0, r9
 800fdc0:	4614      	mov	r4, r2
 800fdc2:	f7ff ffdb 	bl	800fd7c <__mcmp>
 800fdc6:	1e05      	subs	r5, r0, #0
 800fdc8:	d112      	bne.n	800fdf0 <__mdiff+0x3c>
 800fdca:	4629      	mov	r1, r5
 800fdcc:	4630      	mov	r0, r6
 800fdce:	f7ff fd19 	bl	800f804 <_Balloc>
 800fdd2:	4602      	mov	r2, r0
 800fdd4:	b928      	cbnz	r0, 800fde2 <__mdiff+0x2e>
 800fdd6:	4b3f      	ldr	r3, [pc, #252]	@ (800fed4 <__mdiff+0x120>)
 800fdd8:	f240 2137 	movw	r1, #567	@ 0x237
 800fddc:	483e      	ldr	r0, [pc, #248]	@ (800fed8 <__mdiff+0x124>)
 800fdde:	f001 fba7 	bl	8011530 <__assert_func>
 800fde2:	2301      	movs	r3, #1
 800fde4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fde8:	4610      	mov	r0, r2
 800fdea:	b003      	add	sp, #12
 800fdec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdf0:	bfbc      	itt	lt
 800fdf2:	464b      	movlt	r3, r9
 800fdf4:	46a1      	movlt	r9, r4
 800fdf6:	4630      	mov	r0, r6
 800fdf8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800fdfc:	bfba      	itte	lt
 800fdfe:	461c      	movlt	r4, r3
 800fe00:	2501      	movlt	r5, #1
 800fe02:	2500      	movge	r5, #0
 800fe04:	f7ff fcfe 	bl	800f804 <_Balloc>
 800fe08:	4602      	mov	r2, r0
 800fe0a:	b918      	cbnz	r0, 800fe14 <__mdiff+0x60>
 800fe0c:	4b31      	ldr	r3, [pc, #196]	@ (800fed4 <__mdiff+0x120>)
 800fe0e:	f240 2145 	movw	r1, #581	@ 0x245
 800fe12:	e7e3      	b.n	800fddc <__mdiff+0x28>
 800fe14:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800fe18:	6926      	ldr	r6, [r4, #16]
 800fe1a:	60c5      	str	r5, [r0, #12]
 800fe1c:	f109 0310 	add.w	r3, r9, #16
 800fe20:	f109 0514 	add.w	r5, r9, #20
 800fe24:	f104 0e14 	add.w	lr, r4, #20
 800fe28:	f100 0b14 	add.w	fp, r0, #20
 800fe2c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800fe30:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800fe34:	9301      	str	r3, [sp, #4]
 800fe36:	46d9      	mov	r9, fp
 800fe38:	f04f 0c00 	mov.w	ip, #0
 800fe3c:	9b01      	ldr	r3, [sp, #4]
 800fe3e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800fe42:	f853 af04 	ldr.w	sl, [r3, #4]!
 800fe46:	9301      	str	r3, [sp, #4]
 800fe48:	fa1f f38a 	uxth.w	r3, sl
 800fe4c:	4619      	mov	r1, r3
 800fe4e:	b283      	uxth	r3, r0
 800fe50:	1acb      	subs	r3, r1, r3
 800fe52:	0c00      	lsrs	r0, r0, #16
 800fe54:	4463      	add	r3, ip
 800fe56:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800fe5a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800fe5e:	b29b      	uxth	r3, r3
 800fe60:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800fe64:	4576      	cmp	r6, lr
 800fe66:	f849 3b04 	str.w	r3, [r9], #4
 800fe6a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fe6e:	d8e5      	bhi.n	800fe3c <__mdiff+0x88>
 800fe70:	1b33      	subs	r3, r6, r4
 800fe72:	3b15      	subs	r3, #21
 800fe74:	f023 0303 	bic.w	r3, r3, #3
 800fe78:	3415      	adds	r4, #21
 800fe7a:	3304      	adds	r3, #4
 800fe7c:	42a6      	cmp	r6, r4
 800fe7e:	bf38      	it	cc
 800fe80:	2304      	movcc	r3, #4
 800fe82:	441d      	add	r5, r3
 800fe84:	445b      	add	r3, fp
 800fe86:	461e      	mov	r6, r3
 800fe88:	462c      	mov	r4, r5
 800fe8a:	4544      	cmp	r4, r8
 800fe8c:	d30e      	bcc.n	800feac <__mdiff+0xf8>
 800fe8e:	f108 0103 	add.w	r1, r8, #3
 800fe92:	1b49      	subs	r1, r1, r5
 800fe94:	f021 0103 	bic.w	r1, r1, #3
 800fe98:	3d03      	subs	r5, #3
 800fe9a:	45a8      	cmp	r8, r5
 800fe9c:	bf38      	it	cc
 800fe9e:	2100      	movcc	r1, #0
 800fea0:	440b      	add	r3, r1
 800fea2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fea6:	b191      	cbz	r1, 800fece <__mdiff+0x11a>
 800fea8:	6117      	str	r7, [r2, #16]
 800feaa:	e79d      	b.n	800fde8 <__mdiff+0x34>
 800feac:	f854 1b04 	ldr.w	r1, [r4], #4
 800feb0:	46e6      	mov	lr, ip
 800feb2:	0c08      	lsrs	r0, r1, #16
 800feb4:	fa1c fc81 	uxtah	ip, ip, r1
 800feb8:	4471      	add	r1, lr
 800feba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800febe:	b289      	uxth	r1, r1
 800fec0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800fec4:	f846 1b04 	str.w	r1, [r6], #4
 800fec8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fecc:	e7dd      	b.n	800fe8a <__mdiff+0xd6>
 800fece:	3f01      	subs	r7, #1
 800fed0:	e7e7      	b.n	800fea2 <__mdiff+0xee>
 800fed2:	bf00      	nop
 800fed4:	0803cd9e 	.word	0x0803cd9e
 800fed8:	0803cdaf 	.word	0x0803cdaf

0800fedc <__ulp>:
 800fedc:	b082      	sub	sp, #8
 800fede:	ed8d 0b00 	vstr	d0, [sp]
 800fee2:	9a01      	ldr	r2, [sp, #4]
 800fee4:	4b0f      	ldr	r3, [pc, #60]	@ (800ff24 <__ulp+0x48>)
 800fee6:	4013      	ands	r3, r2
 800fee8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800feec:	2b00      	cmp	r3, #0
 800feee:	dc08      	bgt.n	800ff02 <__ulp+0x26>
 800fef0:	425b      	negs	r3, r3
 800fef2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800fef6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800fefa:	da04      	bge.n	800ff06 <__ulp+0x2a>
 800fefc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ff00:	4113      	asrs	r3, r2
 800ff02:	2200      	movs	r2, #0
 800ff04:	e008      	b.n	800ff18 <__ulp+0x3c>
 800ff06:	f1a2 0314 	sub.w	r3, r2, #20
 800ff0a:	2b1e      	cmp	r3, #30
 800ff0c:	bfda      	itte	le
 800ff0e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ff12:	40da      	lsrle	r2, r3
 800ff14:	2201      	movgt	r2, #1
 800ff16:	2300      	movs	r3, #0
 800ff18:	4619      	mov	r1, r3
 800ff1a:	4610      	mov	r0, r2
 800ff1c:	ec41 0b10 	vmov	d0, r0, r1
 800ff20:	b002      	add	sp, #8
 800ff22:	4770      	bx	lr
 800ff24:	7ff00000 	.word	0x7ff00000

0800ff28 <__b2d>:
 800ff28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff2c:	6906      	ldr	r6, [r0, #16]
 800ff2e:	f100 0814 	add.w	r8, r0, #20
 800ff32:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ff36:	1f37      	subs	r7, r6, #4
 800ff38:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ff3c:	4610      	mov	r0, r2
 800ff3e:	f7ff fd53 	bl	800f9e8 <__hi0bits>
 800ff42:	f1c0 0320 	rsb	r3, r0, #32
 800ff46:	280a      	cmp	r0, #10
 800ff48:	600b      	str	r3, [r1, #0]
 800ff4a:	491b      	ldr	r1, [pc, #108]	@ (800ffb8 <__b2d+0x90>)
 800ff4c:	dc15      	bgt.n	800ff7a <__b2d+0x52>
 800ff4e:	f1c0 0c0b 	rsb	ip, r0, #11
 800ff52:	fa22 f30c 	lsr.w	r3, r2, ip
 800ff56:	45b8      	cmp	r8, r7
 800ff58:	ea43 0501 	orr.w	r5, r3, r1
 800ff5c:	bf34      	ite	cc
 800ff5e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ff62:	2300      	movcs	r3, #0
 800ff64:	3015      	adds	r0, #21
 800ff66:	fa02 f000 	lsl.w	r0, r2, r0
 800ff6a:	fa23 f30c 	lsr.w	r3, r3, ip
 800ff6e:	4303      	orrs	r3, r0
 800ff70:	461c      	mov	r4, r3
 800ff72:	ec45 4b10 	vmov	d0, r4, r5
 800ff76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff7a:	45b8      	cmp	r8, r7
 800ff7c:	bf3a      	itte	cc
 800ff7e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ff82:	f1a6 0708 	subcc.w	r7, r6, #8
 800ff86:	2300      	movcs	r3, #0
 800ff88:	380b      	subs	r0, #11
 800ff8a:	d012      	beq.n	800ffb2 <__b2d+0x8a>
 800ff8c:	f1c0 0120 	rsb	r1, r0, #32
 800ff90:	fa23 f401 	lsr.w	r4, r3, r1
 800ff94:	4082      	lsls	r2, r0
 800ff96:	4322      	orrs	r2, r4
 800ff98:	4547      	cmp	r7, r8
 800ff9a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ff9e:	bf8c      	ite	hi
 800ffa0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ffa4:	2200      	movls	r2, #0
 800ffa6:	4083      	lsls	r3, r0
 800ffa8:	40ca      	lsrs	r2, r1
 800ffaa:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ffae:	4313      	orrs	r3, r2
 800ffb0:	e7de      	b.n	800ff70 <__b2d+0x48>
 800ffb2:	ea42 0501 	orr.w	r5, r2, r1
 800ffb6:	e7db      	b.n	800ff70 <__b2d+0x48>
 800ffb8:	3ff00000 	.word	0x3ff00000

0800ffbc <__d2b>:
 800ffbc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ffc0:	460f      	mov	r7, r1
 800ffc2:	2101      	movs	r1, #1
 800ffc4:	ec59 8b10 	vmov	r8, r9, d0
 800ffc8:	4616      	mov	r6, r2
 800ffca:	f7ff fc1b 	bl	800f804 <_Balloc>
 800ffce:	4604      	mov	r4, r0
 800ffd0:	b930      	cbnz	r0, 800ffe0 <__d2b+0x24>
 800ffd2:	4602      	mov	r2, r0
 800ffd4:	4b23      	ldr	r3, [pc, #140]	@ (8010064 <__d2b+0xa8>)
 800ffd6:	4824      	ldr	r0, [pc, #144]	@ (8010068 <__d2b+0xac>)
 800ffd8:	f240 310f 	movw	r1, #783	@ 0x30f
 800ffdc:	f001 faa8 	bl	8011530 <__assert_func>
 800ffe0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ffe4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ffe8:	b10d      	cbz	r5, 800ffee <__d2b+0x32>
 800ffea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ffee:	9301      	str	r3, [sp, #4]
 800fff0:	f1b8 0300 	subs.w	r3, r8, #0
 800fff4:	d023      	beq.n	801003e <__d2b+0x82>
 800fff6:	4668      	mov	r0, sp
 800fff8:	9300      	str	r3, [sp, #0]
 800fffa:	f7ff fd14 	bl	800fa26 <__lo0bits>
 800fffe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8010002:	b1d0      	cbz	r0, 801003a <__d2b+0x7e>
 8010004:	f1c0 0320 	rsb	r3, r0, #32
 8010008:	fa02 f303 	lsl.w	r3, r2, r3
 801000c:	430b      	orrs	r3, r1
 801000e:	40c2      	lsrs	r2, r0
 8010010:	6163      	str	r3, [r4, #20]
 8010012:	9201      	str	r2, [sp, #4]
 8010014:	9b01      	ldr	r3, [sp, #4]
 8010016:	61a3      	str	r3, [r4, #24]
 8010018:	2b00      	cmp	r3, #0
 801001a:	bf0c      	ite	eq
 801001c:	2201      	moveq	r2, #1
 801001e:	2202      	movne	r2, #2
 8010020:	6122      	str	r2, [r4, #16]
 8010022:	b1a5      	cbz	r5, 801004e <__d2b+0x92>
 8010024:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8010028:	4405      	add	r5, r0
 801002a:	603d      	str	r5, [r7, #0]
 801002c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8010030:	6030      	str	r0, [r6, #0]
 8010032:	4620      	mov	r0, r4
 8010034:	b003      	add	sp, #12
 8010036:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801003a:	6161      	str	r1, [r4, #20]
 801003c:	e7ea      	b.n	8010014 <__d2b+0x58>
 801003e:	a801      	add	r0, sp, #4
 8010040:	f7ff fcf1 	bl	800fa26 <__lo0bits>
 8010044:	9b01      	ldr	r3, [sp, #4]
 8010046:	6163      	str	r3, [r4, #20]
 8010048:	3020      	adds	r0, #32
 801004a:	2201      	movs	r2, #1
 801004c:	e7e8      	b.n	8010020 <__d2b+0x64>
 801004e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010052:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8010056:	6038      	str	r0, [r7, #0]
 8010058:	6918      	ldr	r0, [r3, #16]
 801005a:	f7ff fcc5 	bl	800f9e8 <__hi0bits>
 801005e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010062:	e7e5      	b.n	8010030 <__d2b+0x74>
 8010064:	0803cd9e 	.word	0x0803cd9e
 8010068:	0803cdaf 	.word	0x0803cdaf

0801006c <__ratio>:
 801006c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010070:	b085      	sub	sp, #20
 8010072:	e9cd 1000 	strd	r1, r0, [sp]
 8010076:	a902      	add	r1, sp, #8
 8010078:	f7ff ff56 	bl	800ff28 <__b2d>
 801007c:	9800      	ldr	r0, [sp, #0]
 801007e:	a903      	add	r1, sp, #12
 8010080:	ec55 4b10 	vmov	r4, r5, d0
 8010084:	f7ff ff50 	bl	800ff28 <__b2d>
 8010088:	9b01      	ldr	r3, [sp, #4]
 801008a:	6919      	ldr	r1, [r3, #16]
 801008c:	9b00      	ldr	r3, [sp, #0]
 801008e:	691b      	ldr	r3, [r3, #16]
 8010090:	1ac9      	subs	r1, r1, r3
 8010092:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8010096:	1a9b      	subs	r3, r3, r2
 8010098:	ec5b ab10 	vmov	sl, fp, d0
 801009c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	bfce      	itee	gt
 80100a4:	462a      	movgt	r2, r5
 80100a6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80100aa:	465a      	movle	r2, fp
 80100ac:	462f      	mov	r7, r5
 80100ae:	46d9      	mov	r9, fp
 80100b0:	bfcc      	ite	gt
 80100b2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80100b6:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80100ba:	464b      	mov	r3, r9
 80100bc:	4652      	mov	r2, sl
 80100be:	4620      	mov	r0, r4
 80100c0:	4639      	mov	r1, r7
 80100c2:	f7f0 fbd3 	bl	800086c <__aeabi_ddiv>
 80100c6:	ec41 0b10 	vmov	d0, r0, r1
 80100ca:	b005      	add	sp, #20
 80100cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080100d0 <__copybits>:
 80100d0:	3901      	subs	r1, #1
 80100d2:	b570      	push	{r4, r5, r6, lr}
 80100d4:	1149      	asrs	r1, r1, #5
 80100d6:	6914      	ldr	r4, [r2, #16]
 80100d8:	3101      	adds	r1, #1
 80100da:	f102 0314 	add.w	r3, r2, #20
 80100de:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80100e2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80100e6:	1f05      	subs	r5, r0, #4
 80100e8:	42a3      	cmp	r3, r4
 80100ea:	d30c      	bcc.n	8010106 <__copybits+0x36>
 80100ec:	1aa3      	subs	r3, r4, r2
 80100ee:	3b11      	subs	r3, #17
 80100f0:	f023 0303 	bic.w	r3, r3, #3
 80100f4:	3211      	adds	r2, #17
 80100f6:	42a2      	cmp	r2, r4
 80100f8:	bf88      	it	hi
 80100fa:	2300      	movhi	r3, #0
 80100fc:	4418      	add	r0, r3
 80100fe:	2300      	movs	r3, #0
 8010100:	4288      	cmp	r0, r1
 8010102:	d305      	bcc.n	8010110 <__copybits+0x40>
 8010104:	bd70      	pop	{r4, r5, r6, pc}
 8010106:	f853 6b04 	ldr.w	r6, [r3], #4
 801010a:	f845 6f04 	str.w	r6, [r5, #4]!
 801010e:	e7eb      	b.n	80100e8 <__copybits+0x18>
 8010110:	f840 3b04 	str.w	r3, [r0], #4
 8010114:	e7f4      	b.n	8010100 <__copybits+0x30>

08010116 <__any_on>:
 8010116:	f100 0214 	add.w	r2, r0, #20
 801011a:	6900      	ldr	r0, [r0, #16]
 801011c:	114b      	asrs	r3, r1, #5
 801011e:	4298      	cmp	r0, r3
 8010120:	b510      	push	{r4, lr}
 8010122:	db11      	blt.n	8010148 <__any_on+0x32>
 8010124:	dd0a      	ble.n	801013c <__any_on+0x26>
 8010126:	f011 011f 	ands.w	r1, r1, #31
 801012a:	d007      	beq.n	801013c <__any_on+0x26>
 801012c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010130:	fa24 f001 	lsr.w	r0, r4, r1
 8010134:	fa00 f101 	lsl.w	r1, r0, r1
 8010138:	428c      	cmp	r4, r1
 801013a:	d10b      	bne.n	8010154 <__any_on+0x3e>
 801013c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010140:	4293      	cmp	r3, r2
 8010142:	d803      	bhi.n	801014c <__any_on+0x36>
 8010144:	2000      	movs	r0, #0
 8010146:	bd10      	pop	{r4, pc}
 8010148:	4603      	mov	r3, r0
 801014a:	e7f7      	b.n	801013c <__any_on+0x26>
 801014c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010150:	2900      	cmp	r1, #0
 8010152:	d0f5      	beq.n	8010140 <__any_on+0x2a>
 8010154:	2001      	movs	r0, #1
 8010156:	e7f6      	b.n	8010146 <__any_on+0x30>

08010158 <sulp>:
 8010158:	b570      	push	{r4, r5, r6, lr}
 801015a:	4604      	mov	r4, r0
 801015c:	460d      	mov	r5, r1
 801015e:	ec45 4b10 	vmov	d0, r4, r5
 8010162:	4616      	mov	r6, r2
 8010164:	f7ff feba 	bl	800fedc <__ulp>
 8010168:	ec51 0b10 	vmov	r0, r1, d0
 801016c:	b17e      	cbz	r6, 801018e <sulp+0x36>
 801016e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8010172:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8010176:	2b00      	cmp	r3, #0
 8010178:	dd09      	ble.n	801018e <sulp+0x36>
 801017a:	051b      	lsls	r3, r3, #20
 801017c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8010180:	2400      	movs	r4, #0
 8010182:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8010186:	4622      	mov	r2, r4
 8010188:	462b      	mov	r3, r5
 801018a:	f7f0 fa45 	bl	8000618 <__aeabi_dmul>
 801018e:	ec41 0b10 	vmov	d0, r0, r1
 8010192:	bd70      	pop	{r4, r5, r6, pc}
 8010194:	0000      	movs	r0, r0
	...

08010198 <_strtod_l>:
 8010198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801019c:	b09f      	sub	sp, #124	@ 0x7c
 801019e:	460c      	mov	r4, r1
 80101a0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80101a2:	2200      	movs	r2, #0
 80101a4:	921a      	str	r2, [sp, #104]	@ 0x68
 80101a6:	9005      	str	r0, [sp, #20]
 80101a8:	f04f 0a00 	mov.w	sl, #0
 80101ac:	f04f 0b00 	mov.w	fp, #0
 80101b0:	460a      	mov	r2, r1
 80101b2:	9219      	str	r2, [sp, #100]	@ 0x64
 80101b4:	7811      	ldrb	r1, [r2, #0]
 80101b6:	292b      	cmp	r1, #43	@ 0x2b
 80101b8:	d04a      	beq.n	8010250 <_strtod_l+0xb8>
 80101ba:	d838      	bhi.n	801022e <_strtod_l+0x96>
 80101bc:	290d      	cmp	r1, #13
 80101be:	d832      	bhi.n	8010226 <_strtod_l+0x8e>
 80101c0:	2908      	cmp	r1, #8
 80101c2:	d832      	bhi.n	801022a <_strtod_l+0x92>
 80101c4:	2900      	cmp	r1, #0
 80101c6:	d03b      	beq.n	8010240 <_strtod_l+0xa8>
 80101c8:	2200      	movs	r2, #0
 80101ca:	920e      	str	r2, [sp, #56]	@ 0x38
 80101cc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80101ce:	782a      	ldrb	r2, [r5, #0]
 80101d0:	2a30      	cmp	r2, #48	@ 0x30
 80101d2:	f040 80b2 	bne.w	801033a <_strtod_l+0x1a2>
 80101d6:	786a      	ldrb	r2, [r5, #1]
 80101d8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80101dc:	2a58      	cmp	r2, #88	@ 0x58
 80101de:	d16e      	bne.n	80102be <_strtod_l+0x126>
 80101e0:	9302      	str	r3, [sp, #8]
 80101e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80101e4:	9301      	str	r3, [sp, #4]
 80101e6:	ab1a      	add	r3, sp, #104	@ 0x68
 80101e8:	9300      	str	r3, [sp, #0]
 80101ea:	4a8f      	ldr	r2, [pc, #572]	@ (8010428 <_strtod_l+0x290>)
 80101ec:	9805      	ldr	r0, [sp, #20]
 80101ee:	ab1b      	add	r3, sp, #108	@ 0x6c
 80101f0:	a919      	add	r1, sp, #100	@ 0x64
 80101f2:	f001 fa37 	bl	8011664 <__gethex>
 80101f6:	f010 060f 	ands.w	r6, r0, #15
 80101fa:	4604      	mov	r4, r0
 80101fc:	d005      	beq.n	801020a <_strtod_l+0x72>
 80101fe:	2e06      	cmp	r6, #6
 8010200:	d128      	bne.n	8010254 <_strtod_l+0xbc>
 8010202:	3501      	adds	r5, #1
 8010204:	2300      	movs	r3, #0
 8010206:	9519      	str	r5, [sp, #100]	@ 0x64
 8010208:	930e      	str	r3, [sp, #56]	@ 0x38
 801020a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801020c:	2b00      	cmp	r3, #0
 801020e:	f040 858e 	bne.w	8010d2e <_strtod_l+0xb96>
 8010212:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010214:	b1cb      	cbz	r3, 801024a <_strtod_l+0xb2>
 8010216:	4652      	mov	r2, sl
 8010218:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801021c:	ec43 2b10 	vmov	d0, r2, r3
 8010220:	b01f      	add	sp, #124	@ 0x7c
 8010222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010226:	2920      	cmp	r1, #32
 8010228:	d1ce      	bne.n	80101c8 <_strtod_l+0x30>
 801022a:	3201      	adds	r2, #1
 801022c:	e7c1      	b.n	80101b2 <_strtod_l+0x1a>
 801022e:	292d      	cmp	r1, #45	@ 0x2d
 8010230:	d1ca      	bne.n	80101c8 <_strtod_l+0x30>
 8010232:	2101      	movs	r1, #1
 8010234:	910e      	str	r1, [sp, #56]	@ 0x38
 8010236:	1c51      	adds	r1, r2, #1
 8010238:	9119      	str	r1, [sp, #100]	@ 0x64
 801023a:	7852      	ldrb	r2, [r2, #1]
 801023c:	2a00      	cmp	r2, #0
 801023e:	d1c5      	bne.n	80101cc <_strtod_l+0x34>
 8010240:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8010242:	9419      	str	r4, [sp, #100]	@ 0x64
 8010244:	2b00      	cmp	r3, #0
 8010246:	f040 8570 	bne.w	8010d2a <_strtod_l+0xb92>
 801024a:	4652      	mov	r2, sl
 801024c:	465b      	mov	r3, fp
 801024e:	e7e5      	b.n	801021c <_strtod_l+0x84>
 8010250:	2100      	movs	r1, #0
 8010252:	e7ef      	b.n	8010234 <_strtod_l+0x9c>
 8010254:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8010256:	b13a      	cbz	r2, 8010268 <_strtod_l+0xd0>
 8010258:	2135      	movs	r1, #53	@ 0x35
 801025a:	a81c      	add	r0, sp, #112	@ 0x70
 801025c:	f7ff ff38 	bl	80100d0 <__copybits>
 8010260:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010262:	9805      	ldr	r0, [sp, #20]
 8010264:	f7ff fb0e 	bl	800f884 <_Bfree>
 8010268:	3e01      	subs	r6, #1
 801026a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801026c:	2e04      	cmp	r6, #4
 801026e:	d806      	bhi.n	801027e <_strtod_l+0xe6>
 8010270:	e8df f006 	tbb	[pc, r6]
 8010274:	201d0314 	.word	0x201d0314
 8010278:	14          	.byte	0x14
 8010279:	00          	.byte	0x00
 801027a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801027e:	05e1      	lsls	r1, r4, #23
 8010280:	bf48      	it	mi
 8010282:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8010286:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801028a:	0d1b      	lsrs	r3, r3, #20
 801028c:	051b      	lsls	r3, r3, #20
 801028e:	2b00      	cmp	r3, #0
 8010290:	d1bb      	bne.n	801020a <_strtod_l+0x72>
 8010292:	f7fe fbd1 	bl	800ea38 <__errno>
 8010296:	2322      	movs	r3, #34	@ 0x22
 8010298:	6003      	str	r3, [r0, #0]
 801029a:	e7b6      	b.n	801020a <_strtod_l+0x72>
 801029c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80102a0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80102a4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80102a8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80102ac:	e7e7      	b.n	801027e <_strtod_l+0xe6>
 80102ae:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8010430 <_strtod_l+0x298>
 80102b2:	e7e4      	b.n	801027e <_strtod_l+0xe6>
 80102b4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80102b8:	f04f 3aff 	mov.w	sl, #4294967295
 80102bc:	e7df      	b.n	801027e <_strtod_l+0xe6>
 80102be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80102c0:	1c5a      	adds	r2, r3, #1
 80102c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80102c4:	785b      	ldrb	r3, [r3, #1]
 80102c6:	2b30      	cmp	r3, #48	@ 0x30
 80102c8:	d0f9      	beq.n	80102be <_strtod_l+0x126>
 80102ca:	2b00      	cmp	r3, #0
 80102cc:	d09d      	beq.n	801020a <_strtod_l+0x72>
 80102ce:	2301      	movs	r3, #1
 80102d0:	2700      	movs	r7, #0
 80102d2:	9308      	str	r3, [sp, #32]
 80102d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80102d6:	930c      	str	r3, [sp, #48]	@ 0x30
 80102d8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80102da:	46b9      	mov	r9, r7
 80102dc:	220a      	movs	r2, #10
 80102de:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80102e0:	7805      	ldrb	r5, [r0, #0]
 80102e2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80102e6:	b2d9      	uxtb	r1, r3
 80102e8:	2909      	cmp	r1, #9
 80102ea:	d928      	bls.n	801033e <_strtod_l+0x1a6>
 80102ec:	494f      	ldr	r1, [pc, #316]	@ (801042c <_strtod_l+0x294>)
 80102ee:	2201      	movs	r2, #1
 80102f0:	f7fe fb1f 	bl	800e932 <strncmp>
 80102f4:	2800      	cmp	r0, #0
 80102f6:	d032      	beq.n	801035e <_strtod_l+0x1c6>
 80102f8:	2000      	movs	r0, #0
 80102fa:	462a      	mov	r2, r5
 80102fc:	900a      	str	r0, [sp, #40]	@ 0x28
 80102fe:	464d      	mov	r5, r9
 8010300:	4603      	mov	r3, r0
 8010302:	2a65      	cmp	r2, #101	@ 0x65
 8010304:	d001      	beq.n	801030a <_strtod_l+0x172>
 8010306:	2a45      	cmp	r2, #69	@ 0x45
 8010308:	d114      	bne.n	8010334 <_strtod_l+0x19c>
 801030a:	b91d      	cbnz	r5, 8010314 <_strtod_l+0x17c>
 801030c:	9a08      	ldr	r2, [sp, #32]
 801030e:	4302      	orrs	r2, r0
 8010310:	d096      	beq.n	8010240 <_strtod_l+0xa8>
 8010312:	2500      	movs	r5, #0
 8010314:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8010316:	1c62      	adds	r2, r4, #1
 8010318:	9219      	str	r2, [sp, #100]	@ 0x64
 801031a:	7862      	ldrb	r2, [r4, #1]
 801031c:	2a2b      	cmp	r2, #43	@ 0x2b
 801031e:	d07a      	beq.n	8010416 <_strtod_l+0x27e>
 8010320:	2a2d      	cmp	r2, #45	@ 0x2d
 8010322:	d07e      	beq.n	8010422 <_strtod_l+0x28a>
 8010324:	f04f 0c00 	mov.w	ip, #0
 8010328:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801032c:	2909      	cmp	r1, #9
 801032e:	f240 8085 	bls.w	801043c <_strtod_l+0x2a4>
 8010332:	9419      	str	r4, [sp, #100]	@ 0x64
 8010334:	f04f 0800 	mov.w	r8, #0
 8010338:	e0a5      	b.n	8010486 <_strtod_l+0x2ee>
 801033a:	2300      	movs	r3, #0
 801033c:	e7c8      	b.n	80102d0 <_strtod_l+0x138>
 801033e:	f1b9 0f08 	cmp.w	r9, #8
 8010342:	bfd8      	it	le
 8010344:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8010346:	f100 0001 	add.w	r0, r0, #1
 801034a:	bfda      	itte	le
 801034c:	fb02 3301 	mlale	r3, r2, r1, r3
 8010350:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8010352:	fb02 3707 	mlagt	r7, r2, r7, r3
 8010356:	f109 0901 	add.w	r9, r9, #1
 801035a:	9019      	str	r0, [sp, #100]	@ 0x64
 801035c:	e7bf      	b.n	80102de <_strtod_l+0x146>
 801035e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010360:	1c5a      	adds	r2, r3, #1
 8010362:	9219      	str	r2, [sp, #100]	@ 0x64
 8010364:	785a      	ldrb	r2, [r3, #1]
 8010366:	f1b9 0f00 	cmp.w	r9, #0
 801036a:	d03b      	beq.n	80103e4 <_strtod_l+0x24c>
 801036c:	900a      	str	r0, [sp, #40]	@ 0x28
 801036e:	464d      	mov	r5, r9
 8010370:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8010374:	2b09      	cmp	r3, #9
 8010376:	d912      	bls.n	801039e <_strtod_l+0x206>
 8010378:	2301      	movs	r3, #1
 801037a:	e7c2      	b.n	8010302 <_strtod_l+0x16a>
 801037c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801037e:	1c5a      	adds	r2, r3, #1
 8010380:	9219      	str	r2, [sp, #100]	@ 0x64
 8010382:	785a      	ldrb	r2, [r3, #1]
 8010384:	3001      	adds	r0, #1
 8010386:	2a30      	cmp	r2, #48	@ 0x30
 8010388:	d0f8      	beq.n	801037c <_strtod_l+0x1e4>
 801038a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801038e:	2b08      	cmp	r3, #8
 8010390:	f200 84d2 	bhi.w	8010d38 <_strtod_l+0xba0>
 8010394:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010396:	900a      	str	r0, [sp, #40]	@ 0x28
 8010398:	2000      	movs	r0, #0
 801039a:	930c      	str	r3, [sp, #48]	@ 0x30
 801039c:	4605      	mov	r5, r0
 801039e:	3a30      	subs	r2, #48	@ 0x30
 80103a0:	f100 0301 	add.w	r3, r0, #1
 80103a4:	d018      	beq.n	80103d8 <_strtod_l+0x240>
 80103a6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80103a8:	4419      	add	r1, r3
 80103aa:	910a      	str	r1, [sp, #40]	@ 0x28
 80103ac:	462e      	mov	r6, r5
 80103ae:	f04f 0e0a 	mov.w	lr, #10
 80103b2:	1c71      	adds	r1, r6, #1
 80103b4:	eba1 0c05 	sub.w	ip, r1, r5
 80103b8:	4563      	cmp	r3, ip
 80103ba:	dc15      	bgt.n	80103e8 <_strtod_l+0x250>
 80103bc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80103c0:	182b      	adds	r3, r5, r0
 80103c2:	2b08      	cmp	r3, #8
 80103c4:	f105 0501 	add.w	r5, r5, #1
 80103c8:	4405      	add	r5, r0
 80103ca:	dc1a      	bgt.n	8010402 <_strtod_l+0x26a>
 80103cc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80103ce:	230a      	movs	r3, #10
 80103d0:	fb03 2301 	mla	r3, r3, r1, r2
 80103d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80103d6:	2300      	movs	r3, #0
 80103d8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80103da:	1c51      	adds	r1, r2, #1
 80103dc:	9119      	str	r1, [sp, #100]	@ 0x64
 80103de:	7852      	ldrb	r2, [r2, #1]
 80103e0:	4618      	mov	r0, r3
 80103e2:	e7c5      	b.n	8010370 <_strtod_l+0x1d8>
 80103e4:	4648      	mov	r0, r9
 80103e6:	e7ce      	b.n	8010386 <_strtod_l+0x1ee>
 80103e8:	2e08      	cmp	r6, #8
 80103ea:	dc05      	bgt.n	80103f8 <_strtod_l+0x260>
 80103ec:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80103ee:	fb0e f606 	mul.w	r6, lr, r6
 80103f2:	960b      	str	r6, [sp, #44]	@ 0x2c
 80103f4:	460e      	mov	r6, r1
 80103f6:	e7dc      	b.n	80103b2 <_strtod_l+0x21a>
 80103f8:	2910      	cmp	r1, #16
 80103fa:	bfd8      	it	le
 80103fc:	fb0e f707 	mulle.w	r7, lr, r7
 8010400:	e7f8      	b.n	80103f4 <_strtod_l+0x25c>
 8010402:	2b0f      	cmp	r3, #15
 8010404:	bfdc      	itt	le
 8010406:	230a      	movle	r3, #10
 8010408:	fb03 2707 	mlale	r7, r3, r7, r2
 801040c:	e7e3      	b.n	80103d6 <_strtod_l+0x23e>
 801040e:	2300      	movs	r3, #0
 8010410:	930a      	str	r3, [sp, #40]	@ 0x28
 8010412:	2301      	movs	r3, #1
 8010414:	e77a      	b.n	801030c <_strtod_l+0x174>
 8010416:	f04f 0c00 	mov.w	ip, #0
 801041a:	1ca2      	adds	r2, r4, #2
 801041c:	9219      	str	r2, [sp, #100]	@ 0x64
 801041e:	78a2      	ldrb	r2, [r4, #2]
 8010420:	e782      	b.n	8010328 <_strtod_l+0x190>
 8010422:	f04f 0c01 	mov.w	ip, #1
 8010426:	e7f8      	b.n	801041a <_strtod_l+0x282>
 8010428:	0803cfd4 	.word	0x0803cfd4
 801042c:	0803ce08 	.word	0x0803ce08
 8010430:	7ff00000 	.word	0x7ff00000
 8010434:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010436:	1c51      	adds	r1, r2, #1
 8010438:	9119      	str	r1, [sp, #100]	@ 0x64
 801043a:	7852      	ldrb	r2, [r2, #1]
 801043c:	2a30      	cmp	r2, #48	@ 0x30
 801043e:	d0f9      	beq.n	8010434 <_strtod_l+0x29c>
 8010440:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8010444:	2908      	cmp	r1, #8
 8010446:	f63f af75 	bhi.w	8010334 <_strtod_l+0x19c>
 801044a:	3a30      	subs	r2, #48	@ 0x30
 801044c:	9209      	str	r2, [sp, #36]	@ 0x24
 801044e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010450:	920f      	str	r2, [sp, #60]	@ 0x3c
 8010452:	f04f 080a 	mov.w	r8, #10
 8010456:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010458:	1c56      	adds	r6, r2, #1
 801045a:	9619      	str	r6, [sp, #100]	@ 0x64
 801045c:	7852      	ldrb	r2, [r2, #1]
 801045e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8010462:	f1be 0f09 	cmp.w	lr, #9
 8010466:	d939      	bls.n	80104dc <_strtod_l+0x344>
 8010468:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801046a:	1a76      	subs	r6, r6, r1
 801046c:	2e08      	cmp	r6, #8
 801046e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8010472:	dc03      	bgt.n	801047c <_strtod_l+0x2e4>
 8010474:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010476:	4588      	cmp	r8, r1
 8010478:	bfa8      	it	ge
 801047a:	4688      	movge	r8, r1
 801047c:	f1bc 0f00 	cmp.w	ip, #0
 8010480:	d001      	beq.n	8010486 <_strtod_l+0x2ee>
 8010482:	f1c8 0800 	rsb	r8, r8, #0
 8010486:	2d00      	cmp	r5, #0
 8010488:	d14e      	bne.n	8010528 <_strtod_l+0x390>
 801048a:	9908      	ldr	r1, [sp, #32]
 801048c:	4308      	orrs	r0, r1
 801048e:	f47f aebc 	bne.w	801020a <_strtod_l+0x72>
 8010492:	2b00      	cmp	r3, #0
 8010494:	f47f aed4 	bne.w	8010240 <_strtod_l+0xa8>
 8010498:	2a69      	cmp	r2, #105	@ 0x69
 801049a:	d028      	beq.n	80104ee <_strtod_l+0x356>
 801049c:	dc25      	bgt.n	80104ea <_strtod_l+0x352>
 801049e:	2a49      	cmp	r2, #73	@ 0x49
 80104a0:	d025      	beq.n	80104ee <_strtod_l+0x356>
 80104a2:	2a4e      	cmp	r2, #78	@ 0x4e
 80104a4:	f47f aecc 	bne.w	8010240 <_strtod_l+0xa8>
 80104a8:	499a      	ldr	r1, [pc, #616]	@ (8010714 <_strtod_l+0x57c>)
 80104aa:	a819      	add	r0, sp, #100	@ 0x64
 80104ac:	f001 fafc 	bl	8011aa8 <__match>
 80104b0:	2800      	cmp	r0, #0
 80104b2:	f43f aec5 	beq.w	8010240 <_strtod_l+0xa8>
 80104b6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80104b8:	781b      	ldrb	r3, [r3, #0]
 80104ba:	2b28      	cmp	r3, #40	@ 0x28
 80104bc:	d12e      	bne.n	801051c <_strtod_l+0x384>
 80104be:	4996      	ldr	r1, [pc, #600]	@ (8010718 <_strtod_l+0x580>)
 80104c0:	aa1c      	add	r2, sp, #112	@ 0x70
 80104c2:	a819      	add	r0, sp, #100	@ 0x64
 80104c4:	f001 fb04 	bl	8011ad0 <__hexnan>
 80104c8:	2805      	cmp	r0, #5
 80104ca:	d127      	bne.n	801051c <_strtod_l+0x384>
 80104cc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80104ce:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80104d2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80104d6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80104da:	e696      	b.n	801020a <_strtod_l+0x72>
 80104dc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80104de:	fb08 2101 	mla	r1, r8, r1, r2
 80104e2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80104e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80104e8:	e7b5      	b.n	8010456 <_strtod_l+0x2be>
 80104ea:	2a6e      	cmp	r2, #110	@ 0x6e
 80104ec:	e7da      	b.n	80104a4 <_strtod_l+0x30c>
 80104ee:	498b      	ldr	r1, [pc, #556]	@ (801071c <_strtod_l+0x584>)
 80104f0:	a819      	add	r0, sp, #100	@ 0x64
 80104f2:	f001 fad9 	bl	8011aa8 <__match>
 80104f6:	2800      	cmp	r0, #0
 80104f8:	f43f aea2 	beq.w	8010240 <_strtod_l+0xa8>
 80104fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80104fe:	4988      	ldr	r1, [pc, #544]	@ (8010720 <_strtod_l+0x588>)
 8010500:	3b01      	subs	r3, #1
 8010502:	a819      	add	r0, sp, #100	@ 0x64
 8010504:	9319      	str	r3, [sp, #100]	@ 0x64
 8010506:	f001 facf 	bl	8011aa8 <__match>
 801050a:	b910      	cbnz	r0, 8010512 <_strtod_l+0x37a>
 801050c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801050e:	3301      	adds	r3, #1
 8010510:	9319      	str	r3, [sp, #100]	@ 0x64
 8010512:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8010730 <_strtod_l+0x598>
 8010516:	f04f 0a00 	mov.w	sl, #0
 801051a:	e676      	b.n	801020a <_strtod_l+0x72>
 801051c:	4881      	ldr	r0, [pc, #516]	@ (8010724 <_strtod_l+0x58c>)
 801051e:	f000 ffff 	bl	8011520 <nan>
 8010522:	ec5b ab10 	vmov	sl, fp, d0
 8010526:	e670      	b.n	801020a <_strtod_l+0x72>
 8010528:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801052a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801052c:	eba8 0303 	sub.w	r3, r8, r3
 8010530:	f1b9 0f00 	cmp.w	r9, #0
 8010534:	bf08      	it	eq
 8010536:	46a9      	moveq	r9, r5
 8010538:	2d10      	cmp	r5, #16
 801053a:	9309      	str	r3, [sp, #36]	@ 0x24
 801053c:	462c      	mov	r4, r5
 801053e:	bfa8      	it	ge
 8010540:	2410      	movge	r4, #16
 8010542:	f7ef ffef 	bl	8000524 <__aeabi_ui2d>
 8010546:	2d09      	cmp	r5, #9
 8010548:	4682      	mov	sl, r0
 801054a:	468b      	mov	fp, r1
 801054c:	dc13      	bgt.n	8010576 <_strtod_l+0x3de>
 801054e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010550:	2b00      	cmp	r3, #0
 8010552:	f43f ae5a 	beq.w	801020a <_strtod_l+0x72>
 8010556:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010558:	dd78      	ble.n	801064c <_strtod_l+0x4b4>
 801055a:	2b16      	cmp	r3, #22
 801055c:	dc5f      	bgt.n	801061e <_strtod_l+0x486>
 801055e:	4972      	ldr	r1, [pc, #456]	@ (8010728 <_strtod_l+0x590>)
 8010560:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010564:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010568:	4652      	mov	r2, sl
 801056a:	465b      	mov	r3, fp
 801056c:	f7f0 f854 	bl	8000618 <__aeabi_dmul>
 8010570:	4682      	mov	sl, r0
 8010572:	468b      	mov	fp, r1
 8010574:	e649      	b.n	801020a <_strtod_l+0x72>
 8010576:	4b6c      	ldr	r3, [pc, #432]	@ (8010728 <_strtod_l+0x590>)
 8010578:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801057c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8010580:	f7f0 f84a 	bl	8000618 <__aeabi_dmul>
 8010584:	4682      	mov	sl, r0
 8010586:	4638      	mov	r0, r7
 8010588:	468b      	mov	fp, r1
 801058a:	f7ef ffcb 	bl	8000524 <__aeabi_ui2d>
 801058e:	4602      	mov	r2, r0
 8010590:	460b      	mov	r3, r1
 8010592:	4650      	mov	r0, sl
 8010594:	4659      	mov	r1, fp
 8010596:	f7ef fe89 	bl	80002ac <__adddf3>
 801059a:	2d0f      	cmp	r5, #15
 801059c:	4682      	mov	sl, r0
 801059e:	468b      	mov	fp, r1
 80105a0:	ddd5      	ble.n	801054e <_strtod_l+0x3b6>
 80105a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80105a4:	1b2c      	subs	r4, r5, r4
 80105a6:	441c      	add	r4, r3
 80105a8:	2c00      	cmp	r4, #0
 80105aa:	f340 8093 	ble.w	80106d4 <_strtod_l+0x53c>
 80105ae:	f014 030f 	ands.w	r3, r4, #15
 80105b2:	d00a      	beq.n	80105ca <_strtod_l+0x432>
 80105b4:	495c      	ldr	r1, [pc, #368]	@ (8010728 <_strtod_l+0x590>)
 80105b6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80105ba:	4652      	mov	r2, sl
 80105bc:	465b      	mov	r3, fp
 80105be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80105c2:	f7f0 f829 	bl	8000618 <__aeabi_dmul>
 80105c6:	4682      	mov	sl, r0
 80105c8:	468b      	mov	fp, r1
 80105ca:	f034 040f 	bics.w	r4, r4, #15
 80105ce:	d073      	beq.n	80106b8 <_strtod_l+0x520>
 80105d0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80105d4:	dd49      	ble.n	801066a <_strtod_l+0x4d2>
 80105d6:	2400      	movs	r4, #0
 80105d8:	46a0      	mov	r8, r4
 80105da:	940b      	str	r4, [sp, #44]	@ 0x2c
 80105dc:	46a1      	mov	r9, r4
 80105de:	9a05      	ldr	r2, [sp, #20]
 80105e0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8010730 <_strtod_l+0x598>
 80105e4:	2322      	movs	r3, #34	@ 0x22
 80105e6:	6013      	str	r3, [r2, #0]
 80105e8:	f04f 0a00 	mov.w	sl, #0
 80105ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	f43f ae0b 	beq.w	801020a <_strtod_l+0x72>
 80105f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80105f6:	9805      	ldr	r0, [sp, #20]
 80105f8:	f7ff f944 	bl	800f884 <_Bfree>
 80105fc:	9805      	ldr	r0, [sp, #20]
 80105fe:	4649      	mov	r1, r9
 8010600:	f7ff f940 	bl	800f884 <_Bfree>
 8010604:	9805      	ldr	r0, [sp, #20]
 8010606:	4641      	mov	r1, r8
 8010608:	f7ff f93c 	bl	800f884 <_Bfree>
 801060c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801060e:	9805      	ldr	r0, [sp, #20]
 8010610:	f7ff f938 	bl	800f884 <_Bfree>
 8010614:	9805      	ldr	r0, [sp, #20]
 8010616:	4621      	mov	r1, r4
 8010618:	f7ff f934 	bl	800f884 <_Bfree>
 801061c:	e5f5      	b.n	801020a <_strtod_l+0x72>
 801061e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010620:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8010624:	4293      	cmp	r3, r2
 8010626:	dbbc      	blt.n	80105a2 <_strtod_l+0x40a>
 8010628:	4c3f      	ldr	r4, [pc, #252]	@ (8010728 <_strtod_l+0x590>)
 801062a:	f1c5 050f 	rsb	r5, r5, #15
 801062e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8010632:	4652      	mov	r2, sl
 8010634:	465b      	mov	r3, fp
 8010636:	e9d1 0100 	ldrd	r0, r1, [r1]
 801063a:	f7ef ffed 	bl	8000618 <__aeabi_dmul>
 801063e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010640:	1b5d      	subs	r5, r3, r5
 8010642:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8010646:	e9d4 2300 	ldrd	r2, r3, [r4]
 801064a:	e78f      	b.n	801056c <_strtod_l+0x3d4>
 801064c:	3316      	adds	r3, #22
 801064e:	dba8      	blt.n	80105a2 <_strtod_l+0x40a>
 8010650:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010652:	eba3 0808 	sub.w	r8, r3, r8
 8010656:	4b34      	ldr	r3, [pc, #208]	@ (8010728 <_strtod_l+0x590>)
 8010658:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801065c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8010660:	4650      	mov	r0, sl
 8010662:	4659      	mov	r1, fp
 8010664:	f7f0 f902 	bl	800086c <__aeabi_ddiv>
 8010668:	e782      	b.n	8010570 <_strtod_l+0x3d8>
 801066a:	2300      	movs	r3, #0
 801066c:	4f2f      	ldr	r7, [pc, #188]	@ (801072c <_strtod_l+0x594>)
 801066e:	1124      	asrs	r4, r4, #4
 8010670:	4650      	mov	r0, sl
 8010672:	4659      	mov	r1, fp
 8010674:	461e      	mov	r6, r3
 8010676:	2c01      	cmp	r4, #1
 8010678:	dc21      	bgt.n	80106be <_strtod_l+0x526>
 801067a:	b10b      	cbz	r3, 8010680 <_strtod_l+0x4e8>
 801067c:	4682      	mov	sl, r0
 801067e:	468b      	mov	fp, r1
 8010680:	492a      	ldr	r1, [pc, #168]	@ (801072c <_strtod_l+0x594>)
 8010682:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8010686:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801068a:	4652      	mov	r2, sl
 801068c:	465b      	mov	r3, fp
 801068e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010692:	f7ef ffc1 	bl	8000618 <__aeabi_dmul>
 8010696:	4b26      	ldr	r3, [pc, #152]	@ (8010730 <_strtod_l+0x598>)
 8010698:	460a      	mov	r2, r1
 801069a:	400b      	ands	r3, r1
 801069c:	4925      	ldr	r1, [pc, #148]	@ (8010734 <_strtod_l+0x59c>)
 801069e:	428b      	cmp	r3, r1
 80106a0:	4682      	mov	sl, r0
 80106a2:	d898      	bhi.n	80105d6 <_strtod_l+0x43e>
 80106a4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80106a8:	428b      	cmp	r3, r1
 80106aa:	bf86      	itte	hi
 80106ac:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8010738 <_strtod_l+0x5a0>
 80106b0:	f04f 3aff 	movhi.w	sl, #4294967295
 80106b4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80106b8:	2300      	movs	r3, #0
 80106ba:	9308      	str	r3, [sp, #32]
 80106bc:	e076      	b.n	80107ac <_strtod_l+0x614>
 80106be:	07e2      	lsls	r2, r4, #31
 80106c0:	d504      	bpl.n	80106cc <_strtod_l+0x534>
 80106c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80106c6:	f7ef ffa7 	bl	8000618 <__aeabi_dmul>
 80106ca:	2301      	movs	r3, #1
 80106cc:	3601      	adds	r6, #1
 80106ce:	1064      	asrs	r4, r4, #1
 80106d0:	3708      	adds	r7, #8
 80106d2:	e7d0      	b.n	8010676 <_strtod_l+0x4de>
 80106d4:	d0f0      	beq.n	80106b8 <_strtod_l+0x520>
 80106d6:	4264      	negs	r4, r4
 80106d8:	f014 020f 	ands.w	r2, r4, #15
 80106dc:	d00a      	beq.n	80106f4 <_strtod_l+0x55c>
 80106de:	4b12      	ldr	r3, [pc, #72]	@ (8010728 <_strtod_l+0x590>)
 80106e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80106e4:	4650      	mov	r0, sl
 80106e6:	4659      	mov	r1, fp
 80106e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106ec:	f7f0 f8be 	bl	800086c <__aeabi_ddiv>
 80106f0:	4682      	mov	sl, r0
 80106f2:	468b      	mov	fp, r1
 80106f4:	1124      	asrs	r4, r4, #4
 80106f6:	d0df      	beq.n	80106b8 <_strtod_l+0x520>
 80106f8:	2c1f      	cmp	r4, #31
 80106fa:	dd1f      	ble.n	801073c <_strtod_l+0x5a4>
 80106fc:	2400      	movs	r4, #0
 80106fe:	46a0      	mov	r8, r4
 8010700:	940b      	str	r4, [sp, #44]	@ 0x2c
 8010702:	46a1      	mov	r9, r4
 8010704:	9a05      	ldr	r2, [sp, #20]
 8010706:	2322      	movs	r3, #34	@ 0x22
 8010708:	f04f 0a00 	mov.w	sl, #0
 801070c:	f04f 0b00 	mov.w	fp, #0
 8010710:	6013      	str	r3, [r2, #0]
 8010712:	e76b      	b.n	80105ec <_strtod_l+0x454>
 8010714:	0803ccf6 	.word	0x0803ccf6
 8010718:	0803cfc0 	.word	0x0803cfc0
 801071c:	0803ccee 	.word	0x0803ccee
 8010720:	0803cd25 	.word	0x0803cd25
 8010724:	0803ce5e 	.word	0x0803ce5e
 8010728:	0803cef8 	.word	0x0803cef8
 801072c:	0803ced0 	.word	0x0803ced0
 8010730:	7ff00000 	.word	0x7ff00000
 8010734:	7ca00000 	.word	0x7ca00000
 8010738:	7fefffff 	.word	0x7fefffff
 801073c:	f014 0310 	ands.w	r3, r4, #16
 8010740:	bf18      	it	ne
 8010742:	236a      	movne	r3, #106	@ 0x6a
 8010744:	4ea9      	ldr	r6, [pc, #676]	@ (80109ec <_strtod_l+0x854>)
 8010746:	9308      	str	r3, [sp, #32]
 8010748:	4650      	mov	r0, sl
 801074a:	4659      	mov	r1, fp
 801074c:	2300      	movs	r3, #0
 801074e:	07e7      	lsls	r7, r4, #31
 8010750:	d504      	bpl.n	801075c <_strtod_l+0x5c4>
 8010752:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010756:	f7ef ff5f 	bl	8000618 <__aeabi_dmul>
 801075a:	2301      	movs	r3, #1
 801075c:	1064      	asrs	r4, r4, #1
 801075e:	f106 0608 	add.w	r6, r6, #8
 8010762:	d1f4      	bne.n	801074e <_strtod_l+0x5b6>
 8010764:	b10b      	cbz	r3, 801076a <_strtod_l+0x5d2>
 8010766:	4682      	mov	sl, r0
 8010768:	468b      	mov	fp, r1
 801076a:	9b08      	ldr	r3, [sp, #32]
 801076c:	b1b3      	cbz	r3, 801079c <_strtod_l+0x604>
 801076e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8010772:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8010776:	2b00      	cmp	r3, #0
 8010778:	4659      	mov	r1, fp
 801077a:	dd0f      	ble.n	801079c <_strtod_l+0x604>
 801077c:	2b1f      	cmp	r3, #31
 801077e:	dd56      	ble.n	801082e <_strtod_l+0x696>
 8010780:	2b34      	cmp	r3, #52	@ 0x34
 8010782:	bfde      	ittt	le
 8010784:	f04f 33ff 	movle.w	r3, #4294967295
 8010788:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801078c:	4093      	lslle	r3, r2
 801078e:	f04f 0a00 	mov.w	sl, #0
 8010792:	bfcc      	ite	gt
 8010794:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8010798:	ea03 0b01 	andle.w	fp, r3, r1
 801079c:	2200      	movs	r2, #0
 801079e:	2300      	movs	r3, #0
 80107a0:	4650      	mov	r0, sl
 80107a2:	4659      	mov	r1, fp
 80107a4:	f7f0 f9a0 	bl	8000ae8 <__aeabi_dcmpeq>
 80107a8:	2800      	cmp	r0, #0
 80107aa:	d1a7      	bne.n	80106fc <_strtod_l+0x564>
 80107ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80107ae:	9300      	str	r3, [sp, #0]
 80107b0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80107b2:	9805      	ldr	r0, [sp, #20]
 80107b4:	462b      	mov	r3, r5
 80107b6:	464a      	mov	r2, r9
 80107b8:	f7ff f8cc 	bl	800f954 <__s2b>
 80107bc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80107be:	2800      	cmp	r0, #0
 80107c0:	f43f af09 	beq.w	80105d6 <_strtod_l+0x43e>
 80107c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80107c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80107c8:	2a00      	cmp	r2, #0
 80107ca:	eba3 0308 	sub.w	r3, r3, r8
 80107ce:	bfa8      	it	ge
 80107d0:	2300      	movge	r3, #0
 80107d2:	9312      	str	r3, [sp, #72]	@ 0x48
 80107d4:	2400      	movs	r4, #0
 80107d6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80107da:	9316      	str	r3, [sp, #88]	@ 0x58
 80107dc:	46a0      	mov	r8, r4
 80107de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80107e0:	9805      	ldr	r0, [sp, #20]
 80107e2:	6859      	ldr	r1, [r3, #4]
 80107e4:	f7ff f80e 	bl	800f804 <_Balloc>
 80107e8:	4681      	mov	r9, r0
 80107ea:	2800      	cmp	r0, #0
 80107ec:	f43f aef7 	beq.w	80105de <_strtod_l+0x446>
 80107f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80107f2:	691a      	ldr	r2, [r3, #16]
 80107f4:	3202      	adds	r2, #2
 80107f6:	f103 010c 	add.w	r1, r3, #12
 80107fa:	0092      	lsls	r2, r2, #2
 80107fc:	300c      	adds	r0, #12
 80107fe:	f7fe f948 	bl	800ea92 <memcpy>
 8010802:	ec4b ab10 	vmov	d0, sl, fp
 8010806:	9805      	ldr	r0, [sp, #20]
 8010808:	aa1c      	add	r2, sp, #112	@ 0x70
 801080a:	a91b      	add	r1, sp, #108	@ 0x6c
 801080c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8010810:	f7ff fbd4 	bl	800ffbc <__d2b>
 8010814:	901a      	str	r0, [sp, #104]	@ 0x68
 8010816:	2800      	cmp	r0, #0
 8010818:	f43f aee1 	beq.w	80105de <_strtod_l+0x446>
 801081c:	9805      	ldr	r0, [sp, #20]
 801081e:	2101      	movs	r1, #1
 8010820:	f7ff f92e 	bl	800fa80 <__i2b>
 8010824:	4680      	mov	r8, r0
 8010826:	b948      	cbnz	r0, 801083c <_strtod_l+0x6a4>
 8010828:	f04f 0800 	mov.w	r8, #0
 801082c:	e6d7      	b.n	80105de <_strtod_l+0x446>
 801082e:	f04f 32ff 	mov.w	r2, #4294967295
 8010832:	fa02 f303 	lsl.w	r3, r2, r3
 8010836:	ea03 0a0a 	and.w	sl, r3, sl
 801083a:	e7af      	b.n	801079c <_strtod_l+0x604>
 801083c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801083e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8010840:	2d00      	cmp	r5, #0
 8010842:	bfab      	itete	ge
 8010844:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8010846:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8010848:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801084a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801084c:	bfac      	ite	ge
 801084e:	18ef      	addge	r7, r5, r3
 8010850:	1b5e      	sublt	r6, r3, r5
 8010852:	9b08      	ldr	r3, [sp, #32]
 8010854:	1aed      	subs	r5, r5, r3
 8010856:	4415      	add	r5, r2
 8010858:	4b65      	ldr	r3, [pc, #404]	@ (80109f0 <_strtod_l+0x858>)
 801085a:	3d01      	subs	r5, #1
 801085c:	429d      	cmp	r5, r3
 801085e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8010862:	da50      	bge.n	8010906 <_strtod_l+0x76e>
 8010864:	1b5b      	subs	r3, r3, r5
 8010866:	2b1f      	cmp	r3, #31
 8010868:	eba2 0203 	sub.w	r2, r2, r3
 801086c:	f04f 0101 	mov.w	r1, #1
 8010870:	dc3d      	bgt.n	80108ee <_strtod_l+0x756>
 8010872:	fa01 f303 	lsl.w	r3, r1, r3
 8010876:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010878:	2300      	movs	r3, #0
 801087a:	9310      	str	r3, [sp, #64]	@ 0x40
 801087c:	18bd      	adds	r5, r7, r2
 801087e:	9b08      	ldr	r3, [sp, #32]
 8010880:	42af      	cmp	r7, r5
 8010882:	4416      	add	r6, r2
 8010884:	441e      	add	r6, r3
 8010886:	463b      	mov	r3, r7
 8010888:	bfa8      	it	ge
 801088a:	462b      	movge	r3, r5
 801088c:	42b3      	cmp	r3, r6
 801088e:	bfa8      	it	ge
 8010890:	4633      	movge	r3, r6
 8010892:	2b00      	cmp	r3, #0
 8010894:	bfc2      	ittt	gt
 8010896:	1aed      	subgt	r5, r5, r3
 8010898:	1af6      	subgt	r6, r6, r3
 801089a:	1aff      	subgt	r7, r7, r3
 801089c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801089e:	2b00      	cmp	r3, #0
 80108a0:	dd16      	ble.n	80108d0 <_strtod_l+0x738>
 80108a2:	4641      	mov	r1, r8
 80108a4:	9805      	ldr	r0, [sp, #20]
 80108a6:	461a      	mov	r2, r3
 80108a8:	f7ff f9a2 	bl	800fbf0 <__pow5mult>
 80108ac:	4680      	mov	r8, r0
 80108ae:	2800      	cmp	r0, #0
 80108b0:	d0ba      	beq.n	8010828 <_strtod_l+0x690>
 80108b2:	4601      	mov	r1, r0
 80108b4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80108b6:	9805      	ldr	r0, [sp, #20]
 80108b8:	f7ff f8f8 	bl	800faac <__multiply>
 80108bc:	900a      	str	r0, [sp, #40]	@ 0x28
 80108be:	2800      	cmp	r0, #0
 80108c0:	f43f ae8d 	beq.w	80105de <_strtod_l+0x446>
 80108c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80108c6:	9805      	ldr	r0, [sp, #20]
 80108c8:	f7fe ffdc 	bl	800f884 <_Bfree>
 80108cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80108ce:	931a      	str	r3, [sp, #104]	@ 0x68
 80108d0:	2d00      	cmp	r5, #0
 80108d2:	dc1d      	bgt.n	8010910 <_strtod_l+0x778>
 80108d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	dd23      	ble.n	8010922 <_strtod_l+0x78a>
 80108da:	4649      	mov	r1, r9
 80108dc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80108de:	9805      	ldr	r0, [sp, #20]
 80108e0:	f7ff f986 	bl	800fbf0 <__pow5mult>
 80108e4:	4681      	mov	r9, r0
 80108e6:	b9e0      	cbnz	r0, 8010922 <_strtod_l+0x78a>
 80108e8:	f04f 0900 	mov.w	r9, #0
 80108ec:	e677      	b.n	80105de <_strtod_l+0x446>
 80108ee:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80108f2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80108f6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80108fa:	35e2      	adds	r5, #226	@ 0xe2
 80108fc:	fa01 f305 	lsl.w	r3, r1, r5
 8010900:	9310      	str	r3, [sp, #64]	@ 0x40
 8010902:	9113      	str	r1, [sp, #76]	@ 0x4c
 8010904:	e7ba      	b.n	801087c <_strtod_l+0x6e4>
 8010906:	2300      	movs	r3, #0
 8010908:	9310      	str	r3, [sp, #64]	@ 0x40
 801090a:	2301      	movs	r3, #1
 801090c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801090e:	e7b5      	b.n	801087c <_strtod_l+0x6e4>
 8010910:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010912:	9805      	ldr	r0, [sp, #20]
 8010914:	462a      	mov	r2, r5
 8010916:	f7ff f9c5 	bl	800fca4 <__lshift>
 801091a:	901a      	str	r0, [sp, #104]	@ 0x68
 801091c:	2800      	cmp	r0, #0
 801091e:	d1d9      	bne.n	80108d4 <_strtod_l+0x73c>
 8010920:	e65d      	b.n	80105de <_strtod_l+0x446>
 8010922:	2e00      	cmp	r6, #0
 8010924:	dd07      	ble.n	8010936 <_strtod_l+0x79e>
 8010926:	4649      	mov	r1, r9
 8010928:	9805      	ldr	r0, [sp, #20]
 801092a:	4632      	mov	r2, r6
 801092c:	f7ff f9ba 	bl	800fca4 <__lshift>
 8010930:	4681      	mov	r9, r0
 8010932:	2800      	cmp	r0, #0
 8010934:	d0d8      	beq.n	80108e8 <_strtod_l+0x750>
 8010936:	2f00      	cmp	r7, #0
 8010938:	dd08      	ble.n	801094c <_strtod_l+0x7b4>
 801093a:	4641      	mov	r1, r8
 801093c:	9805      	ldr	r0, [sp, #20]
 801093e:	463a      	mov	r2, r7
 8010940:	f7ff f9b0 	bl	800fca4 <__lshift>
 8010944:	4680      	mov	r8, r0
 8010946:	2800      	cmp	r0, #0
 8010948:	f43f ae49 	beq.w	80105de <_strtod_l+0x446>
 801094c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801094e:	9805      	ldr	r0, [sp, #20]
 8010950:	464a      	mov	r2, r9
 8010952:	f7ff fa2f 	bl	800fdb4 <__mdiff>
 8010956:	4604      	mov	r4, r0
 8010958:	2800      	cmp	r0, #0
 801095a:	f43f ae40 	beq.w	80105de <_strtod_l+0x446>
 801095e:	68c3      	ldr	r3, [r0, #12]
 8010960:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010962:	2300      	movs	r3, #0
 8010964:	60c3      	str	r3, [r0, #12]
 8010966:	4641      	mov	r1, r8
 8010968:	f7ff fa08 	bl	800fd7c <__mcmp>
 801096c:	2800      	cmp	r0, #0
 801096e:	da45      	bge.n	80109fc <_strtod_l+0x864>
 8010970:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010972:	ea53 030a 	orrs.w	r3, r3, sl
 8010976:	d16b      	bne.n	8010a50 <_strtod_l+0x8b8>
 8010978:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801097c:	2b00      	cmp	r3, #0
 801097e:	d167      	bne.n	8010a50 <_strtod_l+0x8b8>
 8010980:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010984:	0d1b      	lsrs	r3, r3, #20
 8010986:	051b      	lsls	r3, r3, #20
 8010988:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801098c:	d960      	bls.n	8010a50 <_strtod_l+0x8b8>
 801098e:	6963      	ldr	r3, [r4, #20]
 8010990:	b913      	cbnz	r3, 8010998 <_strtod_l+0x800>
 8010992:	6923      	ldr	r3, [r4, #16]
 8010994:	2b01      	cmp	r3, #1
 8010996:	dd5b      	ble.n	8010a50 <_strtod_l+0x8b8>
 8010998:	4621      	mov	r1, r4
 801099a:	2201      	movs	r2, #1
 801099c:	9805      	ldr	r0, [sp, #20]
 801099e:	f7ff f981 	bl	800fca4 <__lshift>
 80109a2:	4641      	mov	r1, r8
 80109a4:	4604      	mov	r4, r0
 80109a6:	f7ff f9e9 	bl	800fd7c <__mcmp>
 80109aa:	2800      	cmp	r0, #0
 80109ac:	dd50      	ble.n	8010a50 <_strtod_l+0x8b8>
 80109ae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80109b2:	9a08      	ldr	r2, [sp, #32]
 80109b4:	0d1b      	lsrs	r3, r3, #20
 80109b6:	051b      	lsls	r3, r3, #20
 80109b8:	2a00      	cmp	r2, #0
 80109ba:	d06a      	beq.n	8010a92 <_strtod_l+0x8fa>
 80109bc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80109c0:	d867      	bhi.n	8010a92 <_strtod_l+0x8fa>
 80109c2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80109c6:	f67f ae9d 	bls.w	8010704 <_strtod_l+0x56c>
 80109ca:	4b0a      	ldr	r3, [pc, #40]	@ (80109f4 <_strtod_l+0x85c>)
 80109cc:	4650      	mov	r0, sl
 80109ce:	4659      	mov	r1, fp
 80109d0:	2200      	movs	r2, #0
 80109d2:	f7ef fe21 	bl	8000618 <__aeabi_dmul>
 80109d6:	4b08      	ldr	r3, [pc, #32]	@ (80109f8 <_strtod_l+0x860>)
 80109d8:	400b      	ands	r3, r1
 80109da:	4682      	mov	sl, r0
 80109dc:	468b      	mov	fp, r1
 80109de:	2b00      	cmp	r3, #0
 80109e0:	f47f ae08 	bne.w	80105f4 <_strtod_l+0x45c>
 80109e4:	9a05      	ldr	r2, [sp, #20]
 80109e6:	2322      	movs	r3, #34	@ 0x22
 80109e8:	6013      	str	r3, [r2, #0]
 80109ea:	e603      	b.n	80105f4 <_strtod_l+0x45c>
 80109ec:	0803cfe8 	.word	0x0803cfe8
 80109f0:	fffffc02 	.word	0xfffffc02
 80109f4:	39500000 	.word	0x39500000
 80109f8:	7ff00000 	.word	0x7ff00000
 80109fc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8010a00:	d165      	bne.n	8010ace <_strtod_l+0x936>
 8010a02:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010a04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010a08:	b35a      	cbz	r2, 8010a62 <_strtod_l+0x8ca>
 8010a0a:	4a9f      	ldr	r2, [pc, #636]	@ (8010c88 <_strtod_l+0xaf0>)
 8010a0c:	4293      	cmp	r3, r2
 8010a0e:	d12b      	bne.n	8010a68 <_strtod_l+0x8d0>
 8010a10:	9b08      	ldr	r3, [sp, #32]
 8010a12:	4651      	mov	r1, sl
 8010a14:	b303      	cbz	r3, 8010a58 <_strtod_l+0x8c0>
 8010a16:	4b9d      	ldr	r3, [pc, #628]	@ (8010c8c <_strtod_l+0xaf4>)
 8010a18:	465a      	mov	r2, fp
 8010a1a:	4013      	ands	r3, r2
 8010a1c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8010a20:	f04f 32ff 	mov.w	r2, #4294967295
 8010a24:	d81b      	bhi.n	8010a5e <_strtod_l+0x8c6>
 8010a26:	0d1b      	lsrs	r3, r3, #20
 8010a28:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8010a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8010a30:	4299      	cmp	r1, r3
 8010a32:	d119      	bne.n	8010a68 <_strtod_l+0x8d0>
 8010a34:	4b96      	ldr	r3, [pc, #600]	@ (8010c90 <_strtod_l+0xaf8>)
 8010a36:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010a38:	429a      	cmp	r2, r3
 8010a3a:	d102      	bne.n	8010a42 <_strtod_l+0x8aa>
 8010a3c:	3101      	adds	r1, #1
 8010a3e:	f43f adce 	beq.w	80105de <_strtod_l+0x446>
 8010a42:	4b92      	ldr	r3, [pc, #584]	@ (8010c8c <_strtod_l+0xaf4>)
 8010a44:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010a46:	401a      	ands	r2, r3
 8010a48:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8010a4c:	f04f 0a00 	mov.w	sl, #0
 8010a50:	9b08      	ldr	r3, [sp, #32]
 8010a52:	2b00      	cmp	r3, #0
 8010a54:	d1b9      	bne.n	80109ca <_strtod_l+0x832>
 8010a56:	e5cd      	b.n	80105f4 <_strtod_l+0x45c>
 8010a58:	f04f 33ff 	mov.w	r3, #4294967295
 8010a5c:	e7e8      	b.n	8010a30 <_strtod_l+0x898>
 8010a5e:	4613      	mov	r3, r2
 8010a60:	e7e6      	b.n	8010a30 <_strtod_l+0x898>
 8010a62:	ea53 030a 	orrs.w	r3, r3, sl
 8010a66:	d0a2      	beq.n	80109ae <_strtod_l+0x816>
 8010a68:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010a6a:	b1db      	cbz	r3, 8010aa4 <_strtod_l+0x90c>
 8010a6c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010a6e:	4213      	tst	r3, r2
 8010a70:	d0ee      	beq.n	8010a50 <_strtod_l+0x8b8>
 8010a72:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010a74:	9a08      	ldr	r2, [sp, #32]
 8010a76:	4650      	mov	r0, sl
 8010a78:	4659      	mov	r1, fp
 8010a7a:	b1bb      	cbz	r3, 8010aac <_strtod_l+0x914>
 8010a7c:	f7ff fb6c 	bl	8010158 <sulp>
 8010a80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010a84:	ec53 2b10 	vmov	r2, r3, d0
 8010a88:	f7ef fc10 	bl	80002ac <__adddf3>
 8010a8c:	4682      	mov	sl, r0
 8010a8e:	468b      	mov	fp, r1
 8010a90:	e7de      	b.n	8010a50 <_strtod_l+0x8b8>
 8010a92:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8010a96:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010a9a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010a9e:	f04f 3aff 	mov.w	sl, #4294967295
 8010aa2:	e7d5      	b.n	8010a50 <_strtod_l+0x8b8>
 8010aa4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010aa6:	ea13 0f0a 	tst.w	r3, sl
 8010aaa:	e7e1      	b.n	8010a70 <_strtod_l+0x8d8>
 8010aac:	f7ff fb54 	bl	8010158 <sulp>
 8010ab0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010ab4:	ec53 2b10 	vmov	r2, r3, d0
 8010ab8:	f7ef fbf6 	bl	80002a8 <__aeabi_dsub>
 8010abc:	2200      	movs	r2, #0
 8010abe:	2300      	movs	r3, #0
 8010ac0:	4682      	mov	sl, r0
 8010ac2:	468b      	mov	fp, r1
 8010ac4:	f7f0 f810 	bl	8000ae8 <__aeabi_dcmpeq>
 8010ac8:	2800      	cmp	r0, #0
 8010aca:	d0c1      	beq.n	8010a50 <_strtod_l+0x8b8>
 8010acc:	e61a      	b.n	8010704 <_strtod_l+0x56c>
 8010ace:	4641      	mov	r1, r8
 8010ad0:	4620      	mov	r0, r4
 8010ad2:	f7ff facb 	bl	801006c <__ratio>
 8010ad6:	ec57 6b10 	vmov	r6, r7, d0
 8010ada:	2200      	movs	r2, #0
 8010adc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8010ae0:	4630      	mov	r0, r6
 8010ae2:	4639      	mov	r1, r7
 8010ae4:	f7f0 f814 	bl	8000b10 <__aeabi_dcmple>
 8010ae8:	2800      	cmp	r0, #0
 8010aea:	d06f      	beq.n	8010bcc <_strtod_l+0xa34>
 8010aec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d17a      	bne.n	8010be8 <_strtod_l+0xa50>
 8010af2:	f1ba 0f00 	cmp.w	sl, #0
 8010af6:	d158      	bne.n	8010baa <_strtod_l+0xa12>
 8010af8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010afa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	d15a      	bne.n	8010bb8 <_strtod_l+0xa20>
 8010b02:	4b64      	ldr	r3, [pc, #400]	@ (8010c94 <_strtod_l+0xafc>)
 8010b04:	2200      	movs	r2, #0
 8010b06:	4630      	mov	r0, r6
 8010b08:	4639      	mov	r1, r7
 8010b0a:	f7ef fff7 	bl	8000afc <__aeabi_dcmplt>
 8010b0e:	2800      	cmp	r0, #0
 8010b10:	d159      	bne.n	8010bc6 <_strtod_l+0xa2e>
 8010b12:	4630      	mov	r0, r6
 8010b14:	4639      	mov	r1, r7
 8010b16:	4b60      	ldr	r3, [pc, #384]	@ (8010c98 <_strtod_l+0xb00>)
 8010b18:	2200      	movs	r2, #0
 8010b1a:	f7ef fd7d 	bl	8000618 <__aeabi_dmul>
 8010b1e:	4606      	mov	r6, r0
 8010b20:	460f      	mov	r7, r1
 8010b22:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8010b26:	9606      	str	r6, [sp, #24]
 8010b28:	9307      	str	r3, [sp, #28]
 8010b2a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010b2e:	4d57      	ldr	r5, [pc, #348]	@ (8010c8c <_strtod_l+0xaf4>)
 8010b30:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010b34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b36:	401d      	ands	r5, r3
 8010b38:	4b58      	ldr	r3, [pc, #352]	@ (8010c9c <_strtod_l+0xb04>)
 8010b3a:	429d      	cmp	r5, r3
 8010b3c:	f040 80b2 	bne.w	8010ca4 <_strtod_l+0xb0c>
 8010b40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b42:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8010b46:	ec4b ab10 	vmov	d0, sl, fp
 8010b4a:	f7ff f9c7 	bl	800fedc <__ulp>
 8010b4e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010b52:	ec51 0b10 	vmov	r0, r1, d0
 8010b56:	f7ef fd5f 	bl	8000618 <__aeabi_dmul>
 8010b5a:	4652      	mov	r2, sl
 8010b5c:	465b      	mov	r3, fp
 8010b5e:	f7ef fba5 	bl	80002ac <__adddf3>
 8010b62:	460b      	mov	r3, r1
 8010b64:	4949      	ldr	r1, [pc, #292]	@ (8010c8c <_strtod_l+0xaf4>)
 8010b66:	4a4e      	ldr	r2, [pc, #312]	@ (8010ca0 <_strtod_l+0xb08>)
 8010b68:	4019      	ands	r1, r3
 8010b6a:	4291      	cmp	r1, r2
 8010b6c:	4682      	mov	sl, r0
 8010b6e:	d942      	bls.n	8010bf6 <_strtod_l+0xa5e>
 8010b70:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010b72:	4b47      	ldr	r3, [pc, #284]	@ (8010c90 <_strtod_l+0xaf8>)
 8010b74:	429a      	cmp	r2, r3
 8010b76:	d103      	bne.n	8010b80 <_strtod_l+0x9e8>
 8010b78:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010b7a:	3301      	adds	r3, #1
 8010b7c:	f43f ad2f 	beq.w	80105de <_strtod_l+0x446>
 8010b80:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8010c90 <_strtod_l+0xaf8>
 8010b84:	f04f 3aff 	mov.w	sl, #4294967295
 8010b88:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010b8a:	9805      	ldr	r0, [sp, #20]
 8010b8c:	f7fe fe7a 	bl	800f884 <_Bfree>
 8010b90:	9805      	ldr	r0, [sp, #20]
 8010b92:	4649      	mov	r1, r9
 8010b94:	f7fe fe76 	bl	800f884 <_Bfree>
 8010b98:	9805      	ldr	r0, [sp, #20]
 8010b9a:	4641      	mov	r1, r8
 8010b9c:	f7fe fe72 	bl	800f884 <_Bfree>
 8010ba0:	9805      	ldr	r0, [sp, #20]
 8010ba2:	4621      	mov	r1, r4
 8010ba4:	f7fe fe6e 	bl	800f884 <_Bfree>
 8010ba8:	e619      	b.n	80107de <_strtod_l+0x646>
 8010baa:	f1ba 0f01 	cmp.w	sl, #1
 8010bae:	d103      	bne.n	8010bb8 <_strtod_l+0xa20>
 8010bb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010bb2:	2b00      	cmp	r3, #0
 8010bb4:	f43f ada6 	beq.w	8010704 <_strtod_l+0x56c>
 8010bb8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8010c68 <_strtod_l+0xad0>
 8010bbc:	4f35      	ldr	r7, [pc, #212]	@ (8010c94 <_strtod_l+0xafc>)
 8010bbe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010bc2:	2600      	movs	r6, #0
 8010bc4:	e7b1      	b.n	8010b2a <_strtod_l+0x992>
 8010bc6:	4f34      	ldr	r7, [pc, #208]	@ (8010c98 <_strtod_l+0xb00>)
 8010bc8:	2600      	movs	r6, #0
 8010bca:	e7aa      	b.n	8010b22 <_strtod_l+0x98a>
 8010bcc:	4b32      	ldr	r3, [pc, #200]	@ (8010c98 <_strtod_l+0xb00>)
 8010bce:	4630      	mov	r0, r6
 8010bd0:	4639      	mov	r1, r7
 8010bd2:	2200      	movs	r2, #0
 8010bd4:	f7ef fd20 	bl	8000618 <__aeabi_dmul>
 8010bd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010bda:	4606      	mov	r6, r0
 8010bdc:	460f      	mov	r7, r1
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d09f      	beq.n	8010b22 <_strtod_l+0x98a>
 8010be2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8010be6:	e7a0      	b.n	8010b2a <_strtod_l+0x992>
 8010be8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8010c70 <_strtod_l+0xad8>
 8010bec:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010bf0:	ec57 6b17 	vmov	r6, r7, d7
 8010bf4:	e799      	b.n	8010b2a <_strtod_l+0x992>
 8010bf6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8010bfa:	9b08      	ldr	r3, [sp, #32]
 8010bfc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	d1c1      	bne.n	8010b88 <_strtod_l+0x9f0>
 8010c04:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010c08:	0d1b      	lsrs	r3, r3, #20
 8010c0a:	051b      	lsls	r3, r3, #20
 8010c0c:	429d      	cmp	r5, r3
 8010c0e:	d1bb      	bne.n	8010b88 <_strtod_l+0x9f0>
 8010c10:	4630      	mov	r0, r6
 8010c12:	4639      	mov	r1, r7
 8010c14:	f7f0 f860 	bl	8000cd8 <__aeabi_d2lz>
 8010c18:	f7ef fcd0 	bl	80005bc <__aeabi_l2d>
 8010c1c:	4602      	mov	r2, r0
 8010c1e:	460b      	mov	r3, r1
 8010c20:	4630      	mov	r0, r6
 8010c22:	4639      	mov	r1, r7
 8010c24:	f7ef fb40 	bl	80002a8 <__aeabi_dsub>
 8010c28:	460b      	mov	r3, r1
 8010c2a:	4602      	mov	r2, r0
 8010c2c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8010c30:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8010c34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010c36:	ea46 060a 	orr.w	r6, r6, sl
 8010c3a:	431e      	orrs	r6, r3
 8010c3c:	d06f      	beq.n	8010d1e <_strtod_l+0xb86>
 8010c3e:	a30e      	add	r3, pc, #56	@ (adr r3, 8010c78 <_strtod_l+0xae0>)
 8010c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c44:	f7ef ff5a 	bl	8000afc <__aeabi_dcmplt>
 8010c48:	2800      	cmp	r0, #0
 8010c4a:	f47f acd3 	bne.w	80105f4 <_strtod_l+0x45c>
 8010c4e:	a30c      	add	r3, pc, #48	@ (adr r3, 8010c80 <_strtod_l+0xae8>)
 8010c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c54:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010c58:	f7ef ff6e 	bl	8000b38 <__aeabi_dcmpgt>
 8010c5c:	2800      	cmp	r0, #0
 8010c5e:	d093      	beq.n	8010b88 <_strtod_l+0x9f0>
 8010c60:	e4c8      	b.n	80105f4 <_strtod_l+0x45c>
 8010c62:	bf00      	nop
 8010c64:	f3af 8000 	nop.w
 8010c68:	00000000 	.word	0x00000000
 8010c6c:	bff00000 	.word	0xbff00000
 8010c70:	00000000 	.word	0x00000000
 8010c74:	3ff00000 	.word	0x3ff00000
 8010c78:	94a03595 	.word	0x94a03595
 8010c7c:	3fdfffff 	.word	0x3fdfffff
 8010c80:	35afe535 	.word	0x35afe535
 8010c84:	3fe00000 	.word	0x3fe00000
 8010c88:	000fffff 	.word	0x000fffff
 8010c8c:	7ff00000 	.word	0x7ff00000
 8010c90:	7fefffff 	.word	0x7fefffff
 8010c94:	3ff00000 	.word	0x3ff00000
 8010c98:	3fe00000 	.word	0x3fe00000
 8010c9c:	7fe00000 	.word	0x7fe00000
 8010ca0:	7c9fffff 	.word	0x7c9fffff
 8010ca4:	9b08      	ldr	r3, [sp, #32]
 8010ca6:	b323      	cbz	r3, 8010cf2 <_strtod_l+0xb5a>
 8010ca8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8010cac:	d821      	bhi.n	8010cf2 <_strtod_l+0xb5a>
 8010cae:	a328      	add	r3, pc, #160	@ (adr r3, 8010d50 <_strtod_l+0xbb8>)
 8010cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cb4:	4630      	mov	r0, r6
 8010cb6:	4639      	mov	r1, r7
 8010cb8:	f7ef ff2a 	bl	8000b10 <__aeabi_dcmple>
 8010cbc:	b1a0      	cbz	r0, 8010ce8 <_strtod_l+0xb50>
 8010cbe:	4639      	mov	r1, r7
 8010cc0:	4630      	mov	r0, r6
 8010cc2:	f7ef ff81 	bl	8000bc8 <__aeabi_d2uiz>
 8010cc6:	2801      	cmp	r0, #1
 8010cc8:	bf38      	it	cc
 8010cca:	2001      	movcc	r0, #1
 8010ccc:	f7ef fc2a 	bl	8000524 <__aeabi_ui2d>
 8010cd0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010cd2:	4606      	mov	r6, r0
 8010cd4:	460f      	mov	r7, r1
 8010cd6:	b9fb      	cbnz	r3, 8010d18 <_strtod_l+0xb80>
 8010cd8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010cdc:	9014      	str	r0, [sp, #80]	@ 0x50
 8010cde:	9315      	str	r3, [sp, #84]	@ 0x54
 8010ce0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8010ce4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010ce8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010cea:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8010cee:	1b5b      	subs	r3, r3, r5
 8010cf0:	9311      	str	r3, [sp, #68]	@ 0x44
 8010cf2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8010cf6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8010cfa:	f7ff f8ef 	bl	800fedc <__ulp>
 8010cfe:	4650      	mov	r0, sl
 8010d00:	ec53 2b10 	vmov	r2, r3, d0
 8010d04:	4659      	mov	r1, fp
 8010d06:	f7ef fc87 	bl	8000618 <__aeabi_dmul>
 8010d0a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8010d0e:	f7ef facd 	bl	80002ac <__adddf3>
 8010d12:	4682      	mov	sl, r0
 8010d14:	468b      	mov	fp, r1
 8010d16:	e770      	b.n	8010bfa <_strtod_l+0xa62>
 8010d18:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8010d1c:	e7e0      	b.n	8010ce0 <_strtod_l+0xb48>
 8010d1e:	a30e      	add	r3, pc, #56	@ (adr r3, 8010d58 <_strtod_l+0xbc0>)
 8010d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d24:	f7ef feea 	bl	8000afc <__aeabi_dcmplt>
 8010d28:	e798      	b.n	8010c5c <_strtod_l+0xac4>
 8010d2a:	2300      	movs	r3, #0
 8010d2c:	930e      	str	r3, [sp, #56]	@ 0x38
 8010d2e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8010d30:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010d32:	6013      	str	r3, [r2, #0]
 8010d34:	f7ff ba6d 	b.w	8010212 <_strtod_l+0x7a>
 8010d38:	2a65      	cmp	r2, #101	@ 0x65
 8010d3a:	f43f ab68 	beq.w	801040e <_strtod_l+0x276>
 8010d3e:	2a45      	cmp	r2, #69	@ 0x45
 8010d40:	f43f ab65 	beq.w	801040e <_strtod_l+0x276>
 8010d44:	2301      	movs	r3, #1
 8010d46:	f7ff bba0 	b.w	801048a <_strtod_l+0x2f2>
 8010d4a:	bf00      	nop
 8010d4c:	f3af 8000 	nop.w
 8010d50:	ffc00000 	.word	0xffc00000
 8010d54:	41dfffff 	.word	0x41dfffff
 8010d58:	94a03595 	.word	0x94a03595
 8010d5c:	3fcfffff 	.word	0x3fcfffff

08010d60 <_strtod_r>:
 8010d60:	4b01      	ldr	r3, [pc, #4]	@ (8010d68 <_strtod_r+0x8>)
 8010d62:	f7ff ba19 	b.w	8010198 <_strtod_l>
 8010d66:	bf00      	nop
 8010d68:	200000ac 	.word	0x200000ac

08010d6c <__ssputs_r>:
 8010d6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d70:	688e      	ldr	r6, [r1, #8]
 8010d72:	461f      	mov	r7, r3
 8010d74:	42be      	cmp	r6, r7
 8010d76:	680b      	ldr	r3, [r1, #0]
 8010d78:	4682      	mov	sl, r0
 8010d7a:	460c      	mov	r4, r1
 8010d7c:	4690      	mov	r8, r2
 8010d7e:	d82d      	bhi.n	8010ddc <__ssputs_r+0x70>
 8010d80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010d84:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010d88:	d026      	beq.n	8010dd8 <__ssputs_r+0x6c>
 8010d8a:	6965      	ldr	r5, [r4, #20]
 8010d8c:	6909      	ldr	r1, [r1, #16]
 8010d8e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010d92:	eba3 0901 	sub.w	r9, r3, r1
 8010d96:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010d9a:	1c7b      	adds	r3, r7, #1
 8010d9c:	444b      	add	r3, r9
 8010d9e:	106d      	asrs	r5, r5, #1
 8010da0:	429d      	cmp	r5, r3
 8010da2:	bf38      	it	cc
 8010da4:	461d      	movcc	r5, r3
 8010da6:	0553      	lsls	r3, r2, #21
 8010da8:	d527      	bpl.n	8010dfa <__ssputs_r+0x8e>
 8010daa:	4629      	mov	r1, r5
 8010dac:	f7fc fcba 	bl	800d724 <_malloc_r>
 8010db0:	4606      	mov	r6, r0
 8010db2:	b360      	cbz	r0, 8010e0e <__ssputs_r+0xa2>
 8010db4:	6921      	ldr	r1, [r4, #16]
 8010db6:	464a      	mov	r2, r9
 8010db8:	f7fd fe6b 	bl	800ea92 <memcpy>
 8010dbc:	89a3      	ldrh	r3, [r4, #12]
 8010dbe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010dc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010dc6:	81a3      	strh	r3, [r4, #12]
 8010dc8:	6126      	str	r6, [r4, #16]
 8010dca:	6165      	str	r5, [r4, #20]
 8010dcc:	444e      	add	r6, r9
 8010dce:	eba5 0509 	sub.w	r5, r5, r9
 8010dd2:	6026      	str	r6, [r4, #0]
 8010dd4:	60a5      	str	r5, [r4, #8]
 8010dd6:	463e      	mov	r6, r7
 8010dd8:	42be      	cmp	r6, r7
 8010dda:	d900      	bls.n	8010dde <__ssputs_r+0x72>
 8010ddc:	463e      	mov	r6, r7
 8010dde:	6820      	ldr	r0, [r4, #0]
 8010de0:	4632      	mov	r2, r6
 8010de2:	4641      	mov	r1, r8
 8010de4:	f7fd fd83 	bl	800e8ee <memmove>
 8010de8:	68a3      	ldr	r3, [r4, #8]
 8010dea:	1b9b      	subs	r3, r3, r6
 8010dec:	60a3      	str	r3, [r4, #8]
 8010dee:	6823      	ldr	r3, [r4, #0]
 8010df0:	4433      	add	r3, r6
 8010df2:	6023      	str	r3, [r4, #0]
 8010df4:	2000      	movs	r0, #0
 8010df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010dfa:	462a      	mov	r2, r5
 8010dfc:	f000 ff15 	bl	8011c2a <_realloc_r>
 8010e00:	4606      	mov	r6, r0
 8010e02:	2800      	cmp	r0, #0
 8010e04:	d1e0      	bne.n	8010dc8 <__ssputs_r+0x5c>
 8010e06:	6921      	ldr	r1, [r4, #16]
 8010e08:	4650      	mov	r0, sl
 8010e0a:	f7fe fcb1 	bl	800f770 <_free_r>
 8010e0e:	230c      	movs	r3, #12
 8010e10:	f8ca 3000 	str.w	r3, [sl]
 8010e14:	89a3      	ldrh	r3, [r4, #12]
 8010e16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010e1a:	81a3      	strh	r3, [r4, #12]
 8010e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8010e20:	e7e9      	b.n	8010df6 <__ssputs_r+0x8a>
	...

08010e24 <_svfiprintf_r>:
 8010e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e28:	4698      	mov	r8, r3
 8010e2a:	898b      	ldrh	r3, [r1, #12]
 8010e2c:	061b      	lsls	r3, r3, #24
 8010e2e:	b09d      	sub	sp, #116	@ 0x74
 8010e30:	4607      	mov	r7, r0
 8010e32:	460d      	mov	r5, r1
 8010e34:	4614      	mov	r4, r2
 8010e36:	d510      	bpl.n	8010e5a <_svfiprintf_r+0x36>
 8010e38:	690b      	ldr	r3, [r1, #16]
 8010e3a:	b973      	cbnz	r3, 8010e5a <_svfiprintf_r+0x36>
 8010e3c:	2140      	movs	r1, #64	@ 0x40
 8010e3e:	f7fc fc71 	bl	800d724 <_malloc_r>
 8010e42:	6028      	str	r0, [r5, #0]
 8010e44:	6128      	str	r0, [r5, #16]
 8010e46:	b930      	cbnz	r0, 8010e56 <_svfiprintf_r+0x32>
 8010e48:	230c      	movs	r3, #12
 8010e4a:	603b      	str	r3, [r7, #0]
 8010e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8010e50:	b01d      	add	sp, #116	@ 0x74
 8010e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e56:	2340      	movs	r3, #64	@ 0x40
 8010e58:	616b      	str	r3, [r5, #20]
 8010e5a:	2300      	movs	r3, #0
 8010e5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8010e5e:	2320      	movs	r3, #32
 8010e60:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010e64:	f8cd 800c 	str.w	r8, [sp, #12]
 8010e68:	2330      	movs	r3, #48	@ 0x30
 8010e6a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011008 <_svfiprintf_r+0x1e4>
 8010e6e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010e72:	f04f 0901 	mov.w	r9, #1
 8010e76:	4623      	mov	r3, r4
 8010e78:	469a      	mov	sl, r3
 8010e7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010e7e:	b10a      	cbz	r2, 8010e84 <_svfiprintf_r+0x60>
 8010e80:	2a25      	cmp	r2, #37	@ 0x25
 8010e82:	d1f9      	bne.n	8010e78 <_svfiprintf_r+0x54>
 8010e84:	ebba 0b04 	subs.w	fp, sl, r4
 8010e88:	d00b      	beq.n	8010ea2 <_svfiprintf_r+0x7e>
 8010e8a:	465b      	mov	r3, fp
 8010e8c:	4622      	mov	r2, r4
 8010e8e:	4629      	mov	r1, r5
 8010e90:	4638      	mov	r0, r7
 8010e92:	f7ff ff6b 	bl	8010d6c <__ssputs_r>
 8010e96:	3001      	adds	r0, #1
 8010e98:	f000 80a7 	beq.w	8010fea <_svfiprintf_r+0x1c6>
 8010e9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010e9e:	445a      	add	r2, fp
 8010ea0:	9209      	str	r2, [sp, #36]	@ 0x24
 8010ea2:	f89a 3000 	ldrb.w	r3, [sl]
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	f000 809f 	beq.w	8010fea <_svfiprintf_r+0x1c6>
 8010eac:	2300      	movs	r3, #0
 8010eae:	f04f 32ff 	mov.w	r2, #4294967295
 8010eb2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010eb6:	f10a 0a01 	add.w	sl, sl, #1
 8010eba:	9304      	str	r3, [sp, #16]
 8010ebc:	9307      	str	r3, [sp, #28]
 8010ebe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010ec2:	931a      	str	r3, [sp, #104]	@ 0x68
 8010ec4:	4654      	mov	r4, sl
 8010ec6:	2205      	movs	r2, #5
 8010ec8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010ecc:	484e      	ldr	r0, [pc, #312]	@ (8011008 <_svfiprintf_r+0x1e4>)
 8010ece:	f7ef f98f 	bl	80001f0 <memchr>
 8010ed2:	9a04      	ldr	r2, [sp, #16]
 8010ed4:	b9d8      	cbnz	r0, 8010f0e <_svfiprintf_r+0xea>
 8010ed6:	06d0      	lsls	r0, r2, #27
 8010ed8:	bf44      	itt	mi
 8010eda:	2320      	movmi	r3, #32
 8010edc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010ee0:	0711      	lsls	r1, r2, #28
 8010ee2:	bf44      	itt	mi
 8010ee4:	232b      	movmi	r3, #43	@ 0x2b
 8010ee6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010eea:	f89a 3000 	ldrb.w	r3, [sl]
 8010eee:	2b2a      	cmp	r3, #42	@ 0x2a
 8010ef0:	d015      	beq.n	8010f1e <_svfiprintf_r+0xfa>
 8010ef2:	9a07      	ldr	r2, [sp, #28]
 8010ef4:	4654      	mov	r4, sl
 8010ef6:	2000      	movs	r0, #0
 8010ef8:	f04f 0c0a 	mov.w	ip, #10
 8010efc:	4621      	mov	r1, r4
 8010efe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010f02:	3b30      	subs	r3, #48	@ 0x30
 8010f04:	2b09      	cmp	r3, #9
 8010f06:	d94b      	bls.n	8010fa0 <_svfiprintf_r+0x17c>
 8010f08:	b1b0      	cbz	r0, 8010f38 <_svfiprintf_r+0x114>
 8010f0a:	9207      	str	r2, [sp, #28]
 8010f0c:	e014      	b.n	8010f38 <_svfiprintf_r+0x114>
 8010f0e:	eba0 0308 	sub.w	r3, r0, r8
 8010f12:	fa09 f303 	lsl.w	r3, r9, r3
 8010f16:	4313      	orrs	r3, r2
 8010f18:	9304      	str	r3, [sp, #16]
 8010f1a:	46a2      	mov	sl, r4
 8010f1c:	e7d2      	b.n	8010ec4 <_svfiprintf_r+0xa0>
 8010f1e:	9b03      	ldr	r3, [sp, #12]
 8010f20:	1d19      	adds	r1, r3, #4
 8010f22:	681b      	ldr	r3, [r3, #0]
 8010f24:	9103      	str	r1, [sp, #12]
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	bfbb      	ittet	lt
 8010f2a:	425b      	neglt	r3, r3
 8010f2c:	f042 0202 	orrlt.w	r2, r2, #2
 8010f30:	9307      	strge	r3, [sp, #28]
 8010f32:	9307      	strlt	r3, [sp, #28]
 8010f34:	bfb8      	it	lt
 8010f36:	9204      	strlt	r2, [sp, #16]
 8010f38:	7823      	ldrb	r3, [r4, #0]
 8010f3a:	2b2e      	cmp	r3, #46	@ 0x2e
 8010f3c:	d10a      	bne.n	8010f54 <_svfiprintf_r+0x130>
 8010f3e:	7863      	ldrb	r3, [r4, #1]
 8010f40:	2b2a      	cmp	r3, #42	@ 0x2a
 8010f42:	d132      	bne.n	8010faa <_svfiprintf_r+0x186>
 8010f44:	9b03      	ldr	r3, [sp, #12]
 8010f46:	1d1a      	adds	r2, r3, #4
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	9203      	str	r2, [sp, #12]
 8010f4c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010f50:	3402      	adds	r4, #2
 8010f52:	9305      	str	r3, [sp, #20]
 8010f54:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011018 <_svfiprintf_r+0x1f4>
 8010f58:	7821      	ldrb	r1, [r4, #0]
 8010f5a:	2203      	movs	r2, #3
 8010f5c:	4650      	mov	r0, sl
 8010f5e:	f7ef f947 	bl	80001f0 <memchr>
 8010f62:	b138      	cbz	r0, 8010f74 <_svfiprintf_r+0x150>
 8010f64:	9b04      	ldr	r3, [sp, #16]
 8010f66:	eba0 000a 	sub.w	r0, r0, sl
 8010f6a:	2240      	movs	r2, #64	@ 0x40
 8010f6c:	4082      	lsls	r2, r0
 8010f6e:	4313      	orrs	r3, r2
 8010f70:	3401      	adds	r4, #1
 8010f72:	9304      	str	r3, [sp, #16]
 8010f74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f78:	4824      	ldr	r0, [pc, #144]	@ (801100c <_svfiprintf_r+0x1e8>)
 8010f7a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010f7e:	2206      	movs	r2, #6
 8010f80:	f7ef f936 	bl	80001f0 <memchr>
 8010f84:	2800      	cmp	r0, #0
 8010f86:	d036      	beq.n	8010ff6 <_svfiprintf_r+0x1d2>
 8010f88:	4b21      	ldr	r3, [pc, #132]	@ (8011010 <_svfiprintf_r+0x1ec>)
 8010f8a:	bb1b      	cbnz	r3, 8010fd4 <_svfiprintf_r+0x1b0>
 8010f8c:	9b03      	ldr	r3, [sp, #12]
 8010f8e:	3307      	adds	r3, #7
 8010f90:	f023 0307 	bic.w	r3, r3, #7
 8010f94:	3308      	adds	r3, #8
 8010f96:	9303      	str	r3, [sp, #12]
 8010f98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010f9a:	4433      	add	r3, r6
 8010f9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8010f9e:	e76a      	b.n	8010e76 <_svfiprintf_r+0x52>
 8010fa0:	fb0c 3202 	mla	r2, ip, r2, r3
 8010fa4:	460c      	mov	r4, r1
 8010fa6:	2001      	movs	r0, #1
 8010fa8:	e7a8      	b.n	8010efc <_svfiprintf_r+0xd8>
 8010faa:	2300      	movs	r3, #0
 8010fac:	3401      	adds	r4, #1
 8010fae:	9305      	str	r3, [sp, #20]
 8010fb0:	4619      	mov	r1, r3
 8010fb2:	f04f 0c0a 	mov.w	ip, #10
 8010fb6:	4620      	mov	r0, r4
 8010fb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010fbc:	3a30      	subs	r2, #48	@ 0x30
 8010fbe:	2a09      	cmp	r2, #9
 8010fc0:	d903      	bls.n	8010fca <_svfiprintf_r+0x1a6>
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d0c6      	beq.n	8010f54 <_svfiprintf_r+0x130>
 8010fc6:	9105      	str	r1, [sp, #20]
 8010fc8:	e7c4      	b.n	8010f54 <_svfiprintf_r+0x130>
 8010fca:	fb0c 2101 	mla	r1, ip, r1, r2
 8010fce:	4604      	mov	r4, r0
 8010fd0:	2301      	movs	r3, #1
 8010fd2:	e7f0      	b.n	8010fb6 <_svfiprintf_r+0x192>
 8010fd4:	ab03      	add	r3, sp, #12
 8010fd6:	9300      	str	r3, [sp, #0]
 8010fd8:	462a      	mov	r2, r5
 8010fda:	4b0e      	ldr	r3, [pc, #56]	@ (8011014 <_svfiprintf_r+0x1f0>)
 8010fdc:	a904      	add	r1, sp, #16
 8010fde:	4638      	mov	r0, r7
 8010fe0:	f7fc fd52 	bl	800da88 <_printf_float>
 8010fe4:	1c42      	adds	r2, r0, #1
 8010fe6:	4606      	mov	r6, r0
 8010fe8:	d1d6      	bne.n	8010f98 <_svfiprintf_r+0x174>
 8010fea:	89ab      	ldrh	r3, [r5, #12]
 8010fec:	065b      	lsls	r3, r3, #25
 8010fee:	f53f af2d 	bmi.w	8010e4c <_svfiprintf_r+0x28>
 8010ff2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010ff4:	e72c      	b.n	8010e50 <_svfiprintf_r+0x2c>
 8010ff6:	ab03      	add	r3, sp, #12
 8010ff8:	9300      	str	r3, [sp, #0]
 8010ffa:	462a      	mov	r2, r5
 8010ffc:	4b05      	ldr	r3, [pc, #20]	@ (8011014 <_svfiprintf_r+0x1f0>)
 8010ffe:	a904      	add	r1, sp, #16
 8011000:	4638      	mov	r0, r7
 8011002:	f7fc ffd9 	bl	800dfb8 <_printf_i>
 8011006:	e7ed      	b.n	8010fe4 <_svfiprintf_r+0x1c0>
 8011008:	0803ce0a 	.word	0x0803ce0a
 801100c:	0803ce14 	.word	0x0803ce14
 8011010:	0800da89 	.word	0x0800da89
 8011014:	08010d6d 	.word	0x08010d6d
 8011018:	0803ce10 	.word	0x0803ce10

0801101c <__sfputc_r>:
 801101c:	6893      	ldr	r3, [r2, #8]
 801101e:	3b01      	subs	r3, #1
 8011020:	2b00      	cmp	r3, #0
 8011022:	b410      	push	{r4}
 8011024:	6093      	str	r3, [r2, #8]
 8011026:	da08      	bge.n	801103a <__sfputc_r+0x1e>
 8011028:	6994      	ldr	r4, [r2, #24]
 801102a:	42a3      	cmp	r3, r4
 801102c:	db01      	blt.n	8011032 <__sfputc_r+0x16>
 801102e:	290a      	cmp	r1, #10
 8011030:	d103      	bne.n	801103a <__sfputc_r+0x1e>
 8011032:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011036:	f000 b9df 	b.w	80113f8 <__swbuf_r>
 801103a:	6813      	ldr	r3, [r2, #0]
 801103c:	1c58      	adds	r0, r3, #1
 801103e:	6010      	str	r0, [r2, #0]
 8011040:	7019      	strb	r1, [r3, #0]
 8011042:	4608      	mov	r0, r1
 8011044:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011048:	4770      	bx	lr

0801104a <__sfputs_r>:
 801104a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801104c:	4606      	mov	r6, r0
 801104e:	460f      	mov	r7, r1
 8011050:	4614      	mov	r4, r2
 8011052:	18d5      	adds	r5, r2, r3
 8011054:	42ac      	cmp	r4, r5
 8011056:	d101      	bne.n	801105c <__sfputs_r+0x12>
 8011058:	2000      	movs	r0, #0
 801105a:	e007      	b.n	801106c <__sfputs_r+0x22>
 801105c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011060:	463a      	mov	r2, r7
 8011062:	4630      	mov	r0, r6
 8011064:	f7ff ffda 	bl	801101c <__sfputc_r>
 8011068:	1c43      	adds	r3, r0, #1
 801106a:	d1f3      	bne.n	8011054 <__sfputs_r+0xa>
 801106c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011070 <_vfiprintf_r>:
 8011070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011074:	460d      	mov	r5, r1
 8011076:	b09d      	sub	sp, #116	@ 0x74
 8011078:	4614      	mov	r4, r2
 801107a:	4698      	mov	r8, r3
 801107c:	4606      	mov	r6, r0
 801107e:	b118      	cbz	r0, 8011088 <_vfiprintf_r+0x18>
 8011080:	6a03      	ldr	r3, [r0, #32]
 8011082:	b90b      	cbnz	r3, 8011088 <_vfiprintf_r+0x18>
 8011084:	f7fd fb50 	bl	800e728 <__sinit>
 8011088:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801108a:	07d9      	lsls	r1, r3, #31
 801108c:	d405      	bmi.n	801109a <_vfiprintf_r+0x2a>
 801108e:	89ab      	ldrh	r3, [r5, #12]
 8011090:	059a      	lsls	r2, r3, #22
 8011092:	d402      	bmi.n	801109a <_vfiprintf_r+0x2a>
 8011094:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011096:	f7fd fcfa 	bl	800ea8e <__retarget_lock_acquire_recursive>
 801109a:	89ab      	ldrh	r3, [r5, #12]
 801109c:	071b      	lsls	r3, r3, #28
 801109e:	d501      	bpl.n	80110a4 <_vfiprintf_r+0x34>
 80110a0:	692b      	ldr	r3, [r5, #16]
 80110a2:	b99b      	cbnz	r3, 80110cc <_vfiprintf_r+0x5c>
 80110a4:	4629      	mov	r1, r5
 80110a6:	4630      	mov	r0, r6
 80110a8:	f000 f9e4 	bl	8011474 <__swsetup_r>
 80110ac:	b170      	cbz	r0, 80110cc <_vfiprintf_r+0x5c>
 80110ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80110b0:	07dc      	lsls	r4, r3, #31
 80110b2:	d504      	bpl.n	80110be <_vfiprintf_r+0x4e>
 80110b4:	f04f 30ff 	mov.w	r0, #4294967295
 80110b8:	b01d      	add	sp, #116	@ 0x74
 80110ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110be:	89ab      	ldrh	r3, [r5, #12]
 80110c0:	0598      	lsls	r0, r3, #22
 80110c2:	d4f7      	bmi.n	80110b4 <_vfiprintf_r+0x44>
 80110c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80110c6:	f7fd fce3 	bl	800ea90 <__retarget_lock_release_recursive>
 80110ca:	e7f3      	b.n	80110b4 <_vfiprintf_r+0x44>
 80110cc:	2300      	movs	r3, #0
 80110ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80110d0:	2320      	movs	r3, #32
 80110d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80110d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80110da:	2330      	movs	r3, #48	@ 0x30
 80110dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801128c <_vfiprintf_r+0x21c>
 80110e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80110e4:	f04f 0901 	mov.w	r9, #1
 80110e8:	4623      	mov	r3, r4
 80110ea:	469a      	mov	sl, r3
 80110ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80110f0:	b10a      	cbz	r2, 80110f6 <_vfiprintf_r+0x86>
 80110f2:	2a25      	cmp	r2, #37	@ 0x25
 80110f4:	d1f9      	bne.n	80110ea <_vfiprintf_r+0x7a>
 80110f6:	ebba 0b04 	subs.w	fp, sl, r4
 80110fa:	d00b      	beq.n	8011114 <_vfiprintf_r+0xa4>
 80110fc:	465b      	mov	r3, fp
 80110fe:	4622      	mov	r2, r4
 8011100:	4629      	mov	r1, r5
 8011102:	4630      	mov	r0, r6
 8011104:	f7ff ffa1 	bl	801104a <__sfputs_r>
 8011108:	3001      	adds	r0, #1
 801110a:	f000 80a7 	beq.w	801125c <_vfiprintf_r+0x1ec>
 801110e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011110:	445a      	add	r2, fp
 8011112:	9209      	str	r2, [sp, #36]	@ 0x24
 8011114:	f89a 3000 	ldrb.w	r3, [sl]
 8011118:	2b00      	cmp	r3, #0
 801111a:	f000 809f 	beq.w	801125c <_vfiprintf_r+0x1ec>
 801111e:	2300      	movs	r3, #0
 8011120:	f04f 32ff 	mov.w	r2, #4294967295
 8011124:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011128:	f10a 0a01 	add.w	sl, sl, #1
 801112c:	9304      	str	r3, [sp, #16]
 801112e:	9307      	str	r3, [sp, #28]
 8011130:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011134:	931a      	str	r3, [sp, #104]	@ 0x68
 8011136:	4654      	mov	r4, sl
 8011138:	2205      	movs	r2, #5
 801113a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801113e:	4853      	ldr	r0, [pc, #332]	@ (801128c <_vfiprintf_r+0x21c>)
 8011140:	f7ef f856 	bl	80001f0 <memchr>
 8011144:	9a04      	ldr	r2, [sp, #16]
 8011146:	b9d8      	cbnz	r0, 8011180 <_vfiprintf_r+0x110>
 8011148:	06d1      	lsls	r1, r2, #27
 801114a:	bf44      	itt	mi
 801114c:	2320      	movmi	r3, #32
 801114e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011152:	0713      	lsls	r3, r2, #28
 8011154:	bf44      	itt	mi
 8011156:	232b      	movmi	r3, #43	@ 0x2b
 8011158:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801115c:	f89a 3000 	ldrb.w	r3, [sl]
 8011160:	2b2a      	cmp	r3, #42	@ 0x2a
 8011162:	d015      	beq.n	8011190 <_vfiprintf_r+0x120>
 8011164:	9a07      	ldr	r2, [sp, #28]
 8011166:	4654      	mov	r4, sl
 8011168:	2000      	movs	r0, #0
 801116a:	f04f 0c0a 	mov.w	ip, #10
 801116e:	4621      	mov	r1, r4
 8011170:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011174:	3b30      	subs	r3, #48	@ 0x30
 8011176:	2b09      	cmp	r3, #9
 8011178:	d94b      	bls.n	8011212 <_vfiprintf_r+0x1a2>
 801117a:	b1b0      	cbz	r0, 80111aa <_vfiprintf_r+0x13a>
 801117c:	9207      	str	r2, [sp, #28]
 801117e:	e014      	b.n	80111aa <_vfiprintf_r+0x13a>
 8011180:	eba0 0308 	sub.w	r3, r0, r8
 8011184:	fa09 f303 	lsl.w	r3, r9, r3
 8011188:	4313      	orrs	r3, r2
 801118a:	9304      	str	r3, [sp, #16]
 801118c:	46a2      	mov	sl, r4
 801118e:	e7d2      	b.n	8011136 <_vfiprintf_r+0xc6>
 8011190:	9b03      	ldr	r3, [sp, #12]
 8011192:	1d19      	adds	r1, r3, #4
 8011194:	681b      	ldr	r3, [r3, #0]
 8011196:	9103      	str	r1, [sp, #12]
 8011198:	2b00      	cmp	r3, #0
 801119a:	bfbb      	ittet	lt
 801119c:	425b      	neglt	r3, r3
 801119e:	f042 0202 	orrlt.w	r2, r2, #2
 80111a2:	9307      	strge	r3, [sp, #28]
 80111a4:	9307      	strlt	r3, [sp, #28]
 80111a6:	bfb8      	it	lt
 80111a8:	9204      	strlt	r2, [sp, #16]
 80111aa:	7823      	ldrb	r3, [r4, #0]
 80111ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80111ae:	d10a      	bne.n	80111c6 <_vfiprintf_r+0x156>
 80111b0:	7863      	ldrb	r3, [r4, #1]
 80111b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80111b4:	d132      	bne.n	801121c <_vfiprintf_r+0x1ac>
 80111b6:	9b03      	ldr	r3, [sp, #12]
 80111b8:	1d1a      	adds	r2, r3, #4
 80111ba:	681b      	ldr	r3, [r3, #0]
 80111bc:	9203      	str	r2, [sp, #12]
 80111be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80111c2:	3402      	adds	r4, #2
 80111c4:	9305      	str	r3, [sp, #20]
 80111c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801129c <_vfiprintf_r+0x22c>
 80111ca:	7821      	ldrb	r1, [r4, #0]
 80111cc:	2203      	movs	r2, #3
 80111ce:	4650      	mov	r0, sl
 80111d0:	f7ef f80e 	bl	80001f0 <memchr>
 80111d4:	b138      	cbz	r0, 80111e6 <_vfiprintf_r+0x176>
 80111d6:	9b04      	ldr	r3, [sp, #16]
 80111d8:	eba0 000a 	sub.w	r0, r0, sl
 80111dc:	2240      	movs	r2, #64	@ 0x40
 80111de:	4082      	lsls	r2, r0
 80111e0:	4313      	orrs	r3, r2
 80111e2:	3401      	adds	r4, #1
 80111e4:	9304      	str	r3, [sp, #16]
 80111e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80111ea:	4829      	ldr	r0, [pc, #164]	@ (8011290 <_vfiprintf_r+0x220>)
 80111ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80111f0:	2206      	movs	r2, #6
 80111f2:	f7ee fffd 	bl	80001f0 <memchr>
 80111f6:	2800      	cmp	r0, #0
 80111f8:	d03f      	beq.n	801127a <_vfiprintf_r+0x20a>
 80111fa:	4b26      	ldr	r3, [pc, #152]	@ (8011294 <_vfiprintf_r+0x224>)
 80111fc:	bb1b      	cbnz	r3, 8011246 <_vfiprintf_r+0x1d6>
 80111fe:	9b03      	ldr	r3, [sp, #12]
 8011200:	3307      	adds	r3, #7
 8011202:	f023 0307 	bic.w	r3, r3, #7
 8011206:	3308      	adds	r3, #8
 8011208:	9303      	str	r3, [sp, #12]
 801120a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801120c:	443b      	add	r3, r7
 801120e:	9309      	str	r3, [sp, #36]	@ 0x24
 8011210:	e76a      	b.n	80110e8 <_vfiprintf_r+0x78>
 8011212:	fb0c 3202 	mla	r2, ip, r2, r3
 8011216:	460c      	mov	r4, r1
 8011218:	2001      	movs	r0, #1
 801121a:	e7a8      	b.n	801116e <_vfiprintf_r+0xfe>
 801121c:	2300      	movs	r3, #0
 801121e:	3401      	adds	r4, #1
 8011220:	9305      	str	r3, [sp, #20]
 8011222:	4619      	mov	r1, r3
 8011224:	f04f 0c0a 	mov.w	ip, #10
 8011228:	4620      	mov	r0, r4
 801122a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801122e:	3a30      	subs	r2, #48	@ 0x30
 8011230:	2a09      	cmp	r2, #9
 8011232:	d903      	bls.n	801123c <_vfiprintf_r+0x1cc>
 8011234:	2b00      	cmp	r3, #0
 8011236:	d0c6      	beq.n	80111c6 <_vfiprintf_r+0x156>
 8011238:	9105      	str	r1, [sp, #20]
 801123a:	e7c4      	b.n	80111c6 <_vfiprintf_r+0x156>
 801123c:	fb0c 2101 	mla	r1, ip, r1, r2
 8011240:	4604      	mov	r4, r0
 8011242:	2301      	movs	r3, #1
 8011244:	e7f0      	b.n	8011228 <_vfiprintf_r+0x1b8>
 8011246:	ab03      	add	r3, sp, #12
 8011248:	9300      	str	r3, [sp, #0]
 801124a:	462a      	mov	r2, r5
 801124c:	4b12      	ldr	r3, [pc, #72]	@ (8011298 <_vfiprintf_r+0x228>)
 801124e:	a904      	add	r1, sp, #16
 8011250:	4630      	mov	r0, r6
 8011252:	f7fc fc19 	bl	800da88 <_printf_float>
 8011256:	4607      	mov	r7, r0
 8011258:	1c78      	adds	r0, r7, #1
 801125a:	d1d6      	bne.n	801120a <_vfiprintf_r+0x19a>
 801125c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801125e:	07d9      	lsls	r1, r3, #31
 8011260:	d405      	bmi.n	801126e <_vfiprintf_r+0x1fe>
 8011262:	89ab      	ldrh	r3, [r5, #12]
 8011264:	059a      	lsls	r2, r3, #22
 8011266:	d402      	bmi.n	801126e <_vfiprintf_r+0x1fe>
 8011268:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801126a:	f7fd fc11 	bl	800ea90 <__retarget_lock_release_recursive>
 801126e:	89ab      	ldrh	r3, [r5, #12]
 8011270:	065b      	lsls	r3, r3, #25
 8011272:	f53f af1f 	bmi.w	80110b4 <_vfiprintf_r+0x44>
 8011276:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011278:	e71e      	b.n	80110b8 <_vfiprintf_r+0x48>
 801127a:	ab03      	add	r3, sp, #12
 801127c:	9300      	str	r3, [sp, #0]
 801127e:	462a      	mov	r2, r5
 8011280:	4b05      	ldr	r3, [pc, #20]	@ (8011298 <_vfiprintf_r+0x228>)
 8011282:	a904      	add	r1, sp, #16
 8011284:	4630      	mov	r0, r6
 8011286:	f7fc fe97 	bl	800dfb8 <_printf_i>
 801128a:	e7e4      	b.n	8011256 <_vfiprintf_r+0x1e6>
 801128c:	0803ce0a 	.word	0x0803ce0a
 8011290:	0803ce14 	.word	0x0803ce14
 8011294:	0800da89 	.word	0x0800da89
 8011298:	0801104b 	.word	0x0801104b
 801129c:	0803ce10 	.word	0x0803ce10

080112a0 <__sflush_r>:
 80112a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80112a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80112a8:	0716      	lsls	r6, r2, #28
 80112aa:	4605      	mov	r5, r0
 80112ac:	460c      	mov	r4, r1
 80112ae:	d454      	bmi.n	801135a <__sflush_r+0xba>
 80112b0:	684b      	ldr	r3, [r1, #4]
 80112b2:	2b00      	cmp	r3, #0
 80112b4:	dc02      	bgt.n	80112bc <__sflush_r+0x1c>
 80112b6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	dd48      	ble.n	801134e <__sflush_r+0xae>
 80112bc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80112be:	2e00      	cmp	r6, #0
 80112c0:	d045      	beq.n	801134e <__sflush_r+0xae>
 80112c2:	2300      	movs	r3, #0
 80112c4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80112c8:	682f      	ldr	r7, [r5, #0]
 80112ca:	6a21      	ldr	r1, [r4, #32]
 80112cc:	602b      	str	r3, [r5, #0]
 80112ce:	d030      	beq.n	8011332 <__sflush_r+0x92>
 80112d0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80112d2:	89a3      	ldrh	r3, [r4, #12]
 80112d4:	0759      	lsls	r1, r3, #29
 80112d6:	d505      	bpl.n	80112e4 <__sflush_r+0x44>
 80112d8:	6863      	ldr	r3, [r4, #4]
 80112da:	1ad2      	subs	r2, r2, r3
 80112dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80112de:	b10b      	cbz	r3, 80112e4 <__sflush_r+0x44>
 80112e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80112e2:	1ad2      	subs	r2, r2, r3
 80112e4:	2300      	movs	r3, #0
 80112e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80112e8:	6a21      	ldr	r1, [r4, #32]
 80112ea:	4628      	mov	r0, r5
 80112ec:	47b0      	blx	r6
 80112ee:	1c43      	adds	r3, r0, #1
 80112f0:	89a3      	ldrh	r3, [r4, #12]
 80112f2:	d106      	bne.n	8011302 <__sflush_r+0x62>
 80112f4:	6829      	ldr	r1, [r5, #0]
 80112f6:	291d      	cmp	r1, #29
 80112f8:	d82b      	bhi.n	8011352 <__sflush_r+0xb2>
 80112fa:	4a2a      	ldr	r2, [pc, #168]	@ (80113a4 <__sflush_r+0x104>)
 80112fc:	40ca      	lsrs	r2, r1
 80112fe:	07d6      	lsls	r6, r2, #31
 8011300:	d527      	bpl.n	8011352 <__sflush_r+0xb2>
 8011302:	2200      	movs	r2, #0
 8011304:	6062      	str	r2, [r4, #4]
 8011306:	04d9      	lsls	r1, r3, #19
 8011308:	6922      	ldr	r2, [r4, #16]
 801130a:	6022      	str	r2, [r4, #0]
 801130c:	d504      	bpl.n	8011318 <__sflush_r+0x78>
 801130e:	1c42      	adds	r2, r0, #1
 8011310:	d101      	bne.n	8011316 <__sflush_r+0x76>
 8011312:	682b      	ldr	r3, [r5, #0]
 8011314:	b903      	cbnz	r3, 8011318 <__sflush_r+0x78>
 8011316:	6560      	str	r0, [r4, #84]	@ 0x54
 8011318:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801131a:	602f      	str	r7, [r5, #0]
 801131c:	b1b9      	cbz	r1, 801134e <__sflush_r+0xae>
 801131e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011322:	4299      	cmp	r1, r3
 8011324:	d002      	beq.n	801132c <__sflush_r+0x8c>
 8011326:	4628      	mov	r0, r5
 8011328:	f7fe fa22 	bl	800f770 <_free_r>
 801132c:	2300      	movs	r3, #0
 801132e:	6363      	str	r3, [r4, #52]	@ 0x34
 8011330:	e00d      	b.n	801134e <__sflush_r+0xae>
 8011332:	2301      	movs	r3, #1
 8011334:	4628      	mov	r0, r5
 8011336:	47b0      	blx	r6
 8011338:	4602      	mov	r2, r0
 801133a:	1c50      	adds	r0, r2, #1
 801133c:	d1c9      	bne.n	80112d2 <__sflush_r+0x32>
 801133e:	682b      	ldr	r3, [r5, #0]
 8011340:	2b00      	cmp	r3, #0
 8011342:	d0c6      	beq.n	80112d2 <__sflush_r+0x32>
 8011344:	2b1d      	cmp	r3, #29
 8011346:	d001      	beq.n	801134c <__sflush_r+0xac>
 8011348:	2b16      	cmp	r3, #22
 801134a:	d11e      	bne.n	801138a <__sflush_r+0xea>
 801134c:	602f      	str	r7, [r5, #0]
 801134e:	2000      	movs	r0, #0
 8011350:	e022      	b.n	8011398 <__sflush_r+0xf8>
 8011352:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011356:	b21b      	sxth	r3, r3
 8011358:	e01b      	b.n	8011392 <__sflush_r+0xf2>
 801135a:	690f      	ldr	r7, [r1, #16]
 801135c:	2f00      	cmp	r7, #0
 801135e:	d0f6      	beq.n	801134e <__sflush_r+0xae>
 8011360:	0793      	lsls	r3, r2, #30
 8011362:	680e      	ldr	r6, [r1, #0]
 8011364:	bf08      	it	eq
 8011366:	694b      	ldreq	r3, [r1, #20]
 8011368:	600f      	str	r7, [r1, #0]
 801136a:	bf18      	it	ne
 801136c:	2300      	movne	r3, #0
 801136e:	eba6 0807 	sub.w	r8, r6, r7
 8011372:	608b      	str	r3, [r1, #8]
 8011374:	f1b8 0f00 	cmp.w	r8, #0
 8011378:	dde9      	ble.n	801134e <__sflush_r+0xae>
 801137a:	6a21      	ldr	r1, [r4, #32]
 801137c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801137e:	4643      	mov	r3, r8
 8011380:	463a      	mov	r2, r7
 8011382:	4628      	mov	r0, r5
 8011384:	47b0      	blx	r6
 8011386:	2800      	cmp	r0, #0
 8011388:	dc08      	bgt.n	801139c <__sflush_r+0xfc>
 801138a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801138e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011392:	81a3      	strh	r3, [r4, #12]
 8011394:	f04f 30ff 	mov.w	r0, #4294967295
 8011398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801139c:	4407      	add	r7, r0
 801139e:	eba8 0800 	sub.w	r8, r8, r0
 80113a2:	e7e7      	b.n	8011374 <__sflush_r+0xd4>
 80113a4:	20400001 	.word	0x20400001

080113a8 <_fflush_r>:
 80113a8:	b538      	push	{r3, r4, r5, lr}
 80113aa:	690b      	ldr	r3, [r1, #16]
 80113ac:	4605      	mov	r5, r0
 80113ae:	460c      	mov	r4, r1
 80113b0:	b913      	cbnz	r3, 80113b8 <_fflush_r+0x10>
 80113b2:	2500      	movs	r5, #0
 80113b4:	4628      	mov	r0, r5
 80113b6:	bd38      	pop	{r3, r4, r5, pc}
 80113b8:	b118      	cbz	r0, 80113c2 <_fflush_r+0x1a>
 80113ba:	6a03      	ldr	r3, [r0, #32]
 80113bc:	b90b      	cbnz	r3, 80113c2 <_fflush_r+0x1a>
 80113be:	f7fd f9b3 	bl	800e728 <__sinit>
 80113c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d0f3      	beq.n	80113b2 <_fflush_r+0xa>
 80113ca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80113cc:	07d0      	lsls	r0, r2, #31
 80113ce:	d404      	bmi.n	80113da <_fflush_r+0x32>
 80113d0:	0599      	lsls	r1, r3, #22
 80113d2:	d402      	bmi.n	80113da <_fflush_r+0x32>
 80113d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80113d6:	f7fd fb5a 	bl	800ea8e <__retarget_lock_acquire_recursive>
 80113da:	4628      	mov	r0, r5
 80113dc:	4621      	mov	r1, r4
 80113de:	f7ff ff5f 	bl	80112a0 <__sflush_r>
 80113e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80113e4:	07da      	lsls	r2, r3, #31
 80113e6:	4605      	mov	r5, r0
 80113e8:	d4e4      	bmi.n	80113b4 <_fflush_r+0xc>
 80113ea:	89a3      	ldrh	r3, [r4, #12]
 80113ec:	059b      	lsls	r3, r3, #22
 80113ee:	d4e1      	bmi.n	80113b4 <_fflush_r+0xc>
 80113f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80113f2:	f7fd fb4d 	bl	800ea90 <__retarget_lock_release_recursive>
 80113f6:	e7dd      	b.n	80113b4 <_fflush_r+0xc>

080113f8 <__swbuf_r>:
 80113f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113fa:	460e      	mov	r6, r1
 80113fc:	4614      	mov	r4, r2
 80113fe:	4605      	mov	r5, r0
 8011400:	b118      	cbz	r0, 801140a <__swbuf_r+0x12>
 8011402:	6a03      	ldr	r3, [r0, #32]
 8011404:	b90b      	cbnz	r3, 801140a <__swbuf_r+0x12>
 8011406:	f7fd f98f 	bl	800e728 <__sinit>
 801140a:	69a3      	ldr	r3, [r4, #24]
 801140c:	60a3      	str	r3, [r4, #8]
 801140e:	89a3      	ldrh	r3, [r4, #12]
 8011410:	071a      	lsls	r2, r3, #28
 8011412:	d501      	bpl.n	8011418 <__swbuf_r+0x20>
 8011414:	6923      	ldr	r3, [r4, #16]
 8011416:	b943      	cbnz	r3, 801142a <__swbuf_r+0x32>
 8011418:	4621      	mov	r1, r4
 801141a:	4628      	mov	r0, r5
 801141c:	f000 f82a 	bl	8011474 <__swsetup_r>
 8011420:	b118      	cbz	r0, 801142a <__swbuf_r+0x32>
 8011422:	f04f 37ff 	mov.w	r7, #4294967295
 8011426:	4638      	mov	r0, r7
 8011428:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801142a:	6823      	ldr	r3, [r4, #0]
 801142c:	6922      	ldr	r2, [r4, #16]
 801142e:	1a98      	subs	r0, r3, r2
 8011430:	6963      	ldr	r3, [r4, #20]
 8011432:	b2f6      	uxtb	r6, r6
 8011434:	4283      	cmp	r3, r0
 8011436:	4637      	mov	r7, r6
 8011438:	dc05      	bgt.n	8011446 <__swbuf_r+0x4e>
 801143a:	4621      	mov	r1, r4
 801143c:	4628      	mov	r0, r5
 801143e:	f7ff ffb3 	bl	80113a8 <_fflush_r>
 8011442:	2800      	cmp	r0, #0
 8011444:	d1ed      	bne.n	8011422 <__swbuf_r+0x2a>
 8011446:	68a3      	ldr	r3, [r4, #8]
 8011448:	3b01      	subs	r3, #1
 801144a:	60a3      	str	r3, [r4, #8]
 801144c:	6823      	ldr	r3, [r4, #0]
 801144e:	1c5a      	adds	r2, r3, #1
 8011450:	6022      	str	r2, [r4, #0]
 8011452:	701e      	strb	r6, [r3, #0]
 8011454:	6962      	ldr	r2, [r4, #20]
 8011456:	1c43      	adds	r3, r0, #1
 8011458:	429a      	cmp	r2, r3
 801145a:	d004      	beq.n	8011466 <__swbuf_r+0x6e>
 801145c:	89a3      	ldrh	r3, [r4, #12]
 801145e:	07db      	lsls	r3, r3, #31
 8011460:	d5e1      	bpl.n	8011426 <__swbuf_r+0x2e>
 8011462:	2e0a      	cmp	r6, #10
 8011464:	d1df      	bne.n	8011426 <__swbuf_r+0x2e>
 8011466:	4621      	mov	r1, r4
 8011468:	4628      	mov	r0, r5
 801146a:	f7ff ff9d 	bl	80113a8 <_fflush_r>
 801146e:	2800      	cmp	r0, #0
 8011470:	d0d9      	beq.n	8011426 <__swbuf_r+0x2e>
 8011472:	e7d6      	b.n	8011422 <__swbuf_r+0x2a>

08011474 <__swsetup_r>:
 8011474:	b538      	push	{r3, r4, r5, lr}
 8011476:	4b29      	ldr	r3, [pc, #164]	@ (801151c <__swsetup_r+0xa8>)
 8011478:	4605      	mov	r5, r0
 801147a:	6818      	ldr	r0, [r3, #0]
 801147c:	460c      	mov	r4, r1
 801147e:	b118      	cbz	r0, 8011488 <__swsetup_r+0x14>
 8011480:	6a03      	ldr	r3, [r0, #32]
 8011482:	b90b      	cbnz	r3, 8011488 <__swsetup_r+0x14>
 8011484:	f7fd f950 	bl	800e728 <__sinit>
 8011488:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801148c:	0719      	lsls	r1, r3, #28
 801148e:	d422      	bmi.n	80114d6 <__swsetup_r+0x62>
 8011490:	06da      	lsls	r2, r3, #27
 8011492:	d407      	bmi.n	80114a4 <__swsetup_r+0x30>
 8011494:	2209      	movs	r2, #9
 8011496:	602a      	str	r2, [r5, #0]
 8011498:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801149c:	81a3      	strh	r3, [r4, #12]
 801149e:	f04f 30ff 	mov.w	r0, #4294967295
 80114a2:	e033      	b.n	801150c <__swsetup_r+0x98>
 80114a4:	0758      	lsls	r0, r3, #29
 80114a6:	d512      	bpl.n	80114ce <__swsetup_r+0x5a>
 80114a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80114aa:	b141      	cbz	r1, 80114be <__swsetup_r+0x4a>
 80114ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80114b0:	4299      	cmp	r1, r3
 80114b2:	d002      	beq.n	80114ba <__swsetup_r+0x46>
 80114b4:	4628      	mov	r0, r5
 80114b6:	f7fe f95b 	bl	800f770 <_free_r>
 80114ba:	2300      	movs	r3, #0
 80114bc:	6363      	str	r3, [r4, #52]	@ 0x34
 80114be:	89a3      	ldrh	r3, [r4, #12]
 80114c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80114c4:	81a3      	strh	r3, [r4, #12]
 80114c6:	2300      	movs	r3, #0
 80114c8:	6063      	str	r3, [r4, #4]
 80114ca:	6923      	ldr	r3, [r4, #16]
 80114cc:	6023      	str	r3, [r4, #0]
 80114ce:	89a3      	ldrh	r3, [r4, #12]
 80114d0:	f043 0308 	orr.w	r3, r3, #8
 80114d4:	81a3      	strh	r3, [r4, #12]
 80114d6:	6923      	ldr	r3, [r4, #16]
 80114d8:	b94b      	cbnz	r3, 80114ee <__swsetup_r+0x7a>
 80114da:	89a3      	ldrh	r3, [r4, #12]
 80114dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80114e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80114e4:	d003      	beq.n	80114ee <__swsetup_r+0x7a>
 80114e6:	4621      	mov	r1, r4
 80114e8:	4628      	mov	r0, r5
 80114ea:	f000 fc11 	bl	8011d10 <__smakebuf_r>
 80114ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80114f2:	f013 0201 	ands.w	r2, r3, #1
 80114f6:	d00a      	beq.n	801150e <__swsetup_r+0x9a>
 80114f8:	2200      	movs	r2, #0
 80114fa:	60a2      	str	r2, [r4, #8]
 80114fc:	6962      	ldr	r2, [r4, #20]
 80114fe:	4252      	negs	r2, r2
 8011500:	61a2      	str	r2, [r4, #24]
 8011502:	6922      	ldr	r2, [r4, #16]
 8011504:	b942      	cbnz	r2, 8011518 <__swsetup_r+0xa4>
 8011506:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801150a:	d1c5      	bne.n	8011498 <__swsetup_r+0x24>
 801150c:	bd38      	pop	{r3, r4, r5, pc}
 801150e:	0799      	lsls	r1, r3, #30
 8011510:	bf58      	it	pl
 8011512:	6962      	ldrpl	r2, [r4, #20]
 8011514:	60a2      	str	r2, [r4, #8]
 8011516:	e7f4      	b.n	8011502 <__swsetup_r+0x8e>
 8011518:	2000      	movs	r0, #0
 801151a:	e7f7      	b.n	801150c <__swsetup_r+0x98>
 801151c:	2000005c 	.word	0x2000005c

08011520 <nan>:
 8011520:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8011528 <nan+0x8>
 8011524:	4770      	bx	lr
 8011526:	bf00      	nop
 8011528:	00000000 	.word	0x00000000
 801152c:	7ff80000 	.word	0x7ff80000

08011530 <__assert_func>:
 8011530:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011532:	4614      	mov	r4, r2
 8011534:	461a      	mov	r2, r3
 8011536:	4b09      	ldr	r3, [pc, #36]	@ (801155c <__assert_func+0x2c>)
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	4605      	mov	r5, r0
 801153c:	68d8      	ldr	r0, [r3, #12]
 801153e:	b14c      	cbz	r4, 8011554 <__assert_func+0x24>
 8011540:	4b07      	ldr	r3, [pc, #28]	@ (8011560 <__assert_func+0x30>)
 8011542:	9100      	str	r1, [sp, #0]
 8011544:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011548:	4906      	ldr	r1, [pc, #24]	@ (8011564 <__assert_func+0x34>)
 801154a:	462b      	mov	r3, r5
 801154c:	f000 fba8 	bl	8011ca0 <fiprintf>
 8011550:	f000 fc3c 	bl	8011dcc <abort>
 8011554:	4b04      	ldr	r3, [pc, #16]	@ (8011568 <__assert_func+0x38>)
 8011556:	461c      	mov	r4, r3
 8011558:	e7f3      	b.n	8011542 <__assert_func+0x12>
 801155a:	bf00      	nop
 801155c:	2000005c 	.word	0x2000005c
 8011560:	0803ce23 	.word	0x0803ce23
 8011564:	0803ce30 	.word	0x0803ce30
 8011568:	0803ce5e 	.word	0x0803ce5e

0801156c <_calloc_r>:
 801156c:	b570      	push	{r4, r5, r6, lr}
 801156e:	fba1 5402 	umull	r5, r4, r1, r2
 8011572:	b934      	cbnz	r4, 8011582 <_calloc_r+0x16>
 8011574:	4629      	mov	r1, r5
 8011576:	f7fc f8d5 	bl	800d724 <_malloc_r>
 801157a:	4606      	mov	r6, r0
 801157c:	b928      	cbnz	r0, 801158a <_calloc_r+0x1e>
 801157e:	4630      	mov	r0, r6
 8011580:	bd70      	pop	{r4, r5, r6, pc}
 8011582:	220c      	movs	r2, #12
 8011584:	6002      	str	r2, [r0, #0]
 8011586:	2600      	movs	r6, #0
 8011588:	e7f9      	b.n	801157e <_calloc_r+0x12>
 801158a:	462a      	mov	r2, r5
 801158c:	4621      	mov	r1, r4
 801158e:	f7fd f9c8 	bl	800e922 <memset>
 8011592:	e7f4      	b.n	801157e <_calloc_r+0x12>

08011594 <rshift>:
 8011594:	6903      	ldr	r3, [r0, #16]
 8011596:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801159a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801159e:	ea4f 1261 	mov.w	r2, r1, asr #5
 80115a2:	f100 0414 	add.w	r4, r0, #20
 80115a6:	dd45      	ble.n	8011634 <rshift+0xa0>
 80115a8:	f011 011f 	ands.w	r1, r1, #31
 80115ac:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80115b0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80115b4:	d10c      	bne.n	80115d0 <rshift+0x3c>
 80115b6:	f100 0710 	add.w	r7, r0, #16
 80115ba:	4629      	mov	r1, r5
 80115bc:	42b1      	cmp	r1, r6
 80115be:	d334      	bcc.n	801162a <rshift+0x96>
 80115c0:	1a9b      	subs	r3, r3, r2
 80115c2:	009b      	lsls	r3, r3, #2
 80115c4:	1eea      	subs	r2, r5, #3
 80115c6:	4296      	cmp	r6, r2
 80115c8:	bf38      	it	cc
 80115ca:	2300      	movcc	r3, #0
 80115cc:	4423      	add	r3, r4
 80115ce:	e015      	b.n	80115fc <rshift+0x68>
 80115d0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80115d4:	f1c1 0820 	rsb	r8, r1, #32
 80115d8:	40cf      	lsrs	r7, r1
 80115da:	f105 0e04 	add.w	lr, r5, #4
 80115de:	46a1      	mov	r9, r4
 80115e0:	4576      	cmp	r6, lr
 80115e2:	46f4      	mov	ip, lr
 80115e4:	d815      	bhi.n	8011612 <rshift+0x7e>
 80115e6:	1a9a      	subs	r2, r3, r2
 80115e8:	0092      	lsls	r2, r2, #2
 80115ea:	3a04      	subs	r2, #4
 80115ec:	3501      	adds	r5, #1
 80115ee:	42ae      	cmp	r6, r5
 80115f0:	bf38      	it	cc
 80115f2:	2200      	movcc	r2, #0
 80115f4:	18a3      	adds	r3, r4, r2
 80115f6:	50a7      	str	r7, [r4, r2]
 80115f8:	b107      	cbz	r7, 80115fc <rshift+0x68>
 80115fa:	3304      	adds	r3, #4
 80115fc:	1b1a      	subs	r2, r3, r4
 80115fe:	42a3      	cmp	r3, r4
 8011600:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011604:	bf08      	it	eq
 8011606:	2300      	moveq	r3, #0
 8011608:	6102      	str	r2, [r0, #16]
 801160a:	bf08      	it	eq
 801160c:	6143      	streq	r3, [r0, #20]
 801160e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011612:	f8dc c000 	ldr.w	ip, [ip]
 8011616:	fa0c fc08 	lsl.w	ip, ip, r8
 801161a:	ea4c 0707 	orr.w	r7, ip, r7
 801161e:	f849 7b04 	str.w	r7, [r9], #4
 8011622:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011626:	40cf      	lsrs	r7, r1
 8011628:	e7da      	b.n	80115e0 <rshift+0x4c>
 801162a:	f851 cb04 	ldr.w	ip, [r1], #4
 801162e:	f847 cf04 	str.w	ip, [r7, #4]!
 8011632:	e7c3      	b.n	80115bc <rshift+0x28>
 8011634:	4623      	mov	r3, r4
 8011636:	e7e1      	b.n	80115fc <rshift+0x68>

08011638 <__hexdig_fun>:
 8011638:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801163c:	2b09      	cmp	r3, #9
 801163e:	d802      	bhi.n	8011646 <__hexdig_fun+0xe>
 8011640:	3820      	subs	r0, #32
 8011642:	b2c0      	uxtb	r0, r0
 8011644:	4770      	bx	lr
 8011646:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801164a:	2b05      	cmp	r3, #5
 801164c:	d801      	bhi.n	8011652 <__hexdig_fun+0x1a>
 801164e:	3847      	subs	r0, #71	@ 0x47
 8011650:	e7f7      	b.n	8011642 <__hexdig_fun+0xa>
 8011652:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8011656:	2b05      	cmp	r3, #5
 8011658:	d801      	bhi.n	801165e <__hexdig_fun+0x26>
 801165a:	3827      	subs	r0, #39	@ 0x27
 801165c:	e7f1      	b.n	8011642 <__hexdig_fun+0xa>
 801165e:	2000      	movs	r0, #0
 8011660:	4770      	bx	lr
	...

08011664 <__gethex>:
 8011664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011668:	b085      	sub	sp, #20
 801166a:	468a      	mov	sl, r1
 801166c:	9302      	str	r3, [sp, #8]
 801166e:	680b      	ldr	r3, [r1, #0]
 8011670:	9001      	str	r0, [sp, #4]
 8011672:	4690      	mov	r8, r2
 8011674:	1c9c      	adds	r4, r3, #2
 8011676:	46a1      	mov	r9, r4
 8011678:	f814 0b01 	ldrb.w	r0, [r4], #1
 801167c:	2830      	cmp	r0, #48	@ 0x30
 801167e:	d0fa      	beq.n	8011676 <__gethex+0x12>
 8011680:	eba9 0303 	sub.w	r3, r9, r3
 8011684:	f1a3 0b02 	sub.w	fp, r3, #2
 8011688:	f7ff ffd6 	bl	8011638 <__hexdig_fun>
 801168c:	4605      	mov	r5, r0
 801168e:	2800      	cmp	r0, #0
 8011690:	d168      	bne.n	8011764 <__gethex+0x100>
 8011692:	49a0      	ldr	r1, [pc, #640]	@ (8011914 <__gethex+0x2b0>)
 8011694:	2201      	movs	r2, #1
 8011696:	4648      	mov	r0, r9
 8011698:	f7fd f94b 	bl	800e932 <strncmp>
 801169c:	4607      	mov	r7, r0
 801169e:	2800      	cmp	r0, #0
 80116a0:	d167      	bne.n	8011772 <__gethex+0x10e>
 80116a2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80116a6:	4626      	mov	r6, r4
 80116a8:	f7ff ffc6 	bl	8011638 <__hexdig_fun>
 80116ac:	2800      	cmp	r0, #0
 80116ae:	d062      	beq.n	8011776 <__gethex+0x112>
 80116b0:	4623      	mov	r3, r4
 80116b2:	7818      	ldrb	r0, [r3, #0]
 80116b4:	2830      	cmp	r0, #48	@ 0x30
 80116b6:	4699      	mov	r9, r3
 80116b8:	f103 0301 	add.w	r3, r3, #1
 80116bc:	d0f9      	beq.n	80116b2 <__gethex+0x4e>
 80116be:	f7ff ffbb 	bl	8011638 <__hexdig_fun>
 80116c2:	fab0 f580 	clz	r5, r0
 80116c6:	096d      	lsrs	r5, r5, #5
 80116c8:	f04f 0b01 	mov.w	fp, #1
 80116cc:	464a      	mov	r2, r9
 80116ce:	4616      	mov	r6, r2
 80116d0:	3201      	adds	r2, #1
 80116d2:	7830      	ldrb	r0, [r6, #0]
 80116d4:	f7ff ffb0 	bl	8011638 <__hexdig_fun>
 80116d8:	2800      	cmp	r0, #0
 80116da:	d1f8      	bne.n	80116ce <__gethex+0x6a>
 80116dc:	498d      	ldr	r1, [pc, #564]	@ (8011914 <__gethex+0x2b0>)
 80116de:	2201      	movs	r2, #1
 80116e0:	4630      	mov	r0, r6
 80116e2:	f7fd f926 	bl	800e932 <strncmp>
 80116e6:	2800      	cmp	r0, #0
 80116e8:	d13f      	bne.n	801176a <__gethex+0x106>
 80116ea:	b944      	cbnz	r4, 80116fe <__gethex+0x9a>
 80116ec:	1c74      	adds	r4, r6, #1
 80116ee:	4622      	mov	r2, r4
 80116f0:	4616      	mov	r6, r2
 80116f2:	3201      	adds	r2, #1
 80116f4:	7830      	ldrb	r0, [r6, #0]
 80116f6:	f7ff ff9f 	bl	8011638 <__hexdig_fun>
 80116fa:	2800      	cmp	r0, #0
 80116fc:	d1f8      	bne.n	80116f0 <__gethex+0x8c>
 80116fe:	1ba4      	subs	r4, r4, r6
 8011700:	00a7      	lsls	r7, r4, #2
 8011702:	7833      	ldrb	r3, [r6, #0]
 8011704:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8011708:	2b50      	cmp	r3, #80	@ 0x50
 801170a:	d13e      	bne.n	801178a <__gethex+0x126>
 801170c:	7873      	ldrb	r3, [r6, #1]
 801170e:	2b2b      	cmp	r3, #43	@ 0x2b
 8011710:	d033      	beq.n	801177a <__gethex+0x116>
 8011712:	2b2d      	cmp	r3, #45	@ 0x2d
 8011714:	d034      	beq.n	8011780 <__gethex+0x11c>
 8011716:	1c71      	adds	r1, r6, #1
 8011718:	2400      	movs	r4, #0
 801171a:	7808      	ldrb	r0, [r1, #0]
 801171c:	f7ff ff8c 	bl	8011638 <__hexdig_fun>
 8011720:	1e43      	subs	r3, r0, #1
 8011722:	b2db      	uxtb	r3, r3
 8011724:	2b18      	cmp	r3, #24
 8011726:	d830      	bhi.n	801178a <__gethex+0x126>
 8011728:	f1a0 0210 	sub.w	r2, r0, #16
 801172c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011730:	f7ff ff82 	bl	8011638 <__hexdig_fun>
 8011734:	f100 3cff 	add.w	ip, r0, #4294967295
 8011738:	fa5f fc8c 	uxtb.w	ip, ip
 801173c:	f1bc 0f18 	cmp.w	ip, #24
 8011740:	f04f 030a 	mov.w	r3, #10
 8011744:	d91e      	bls.n	8011784 <__gethex+0x120>
 8011746:	b104      	cbz	r4, 801174a <__gethex+0xe6>
 8011748:	4252      	negs	r2, r2
 801174a:	4417      	add	r7, r2
 801174c:	f8ca 1000 	str.w	r1, [sl]
 8011750:	b1ed      	cbz	r5, 801178e <__gethex+0x12a>
 8011752:	f1bb 0f00 	cmp.w	fp, #0
 8011756:	bf0c      	ite	eq
 8011758:	2506      	moveq	r5, #6
 801175a:	2500      	movne	r5, #0
 801175c:	4628      	mov	r0, r5
 801175e:	b005      	add	sp, #20
 8011760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011764:	2500      	movs	r5, #0
 8011766:	462c      	mov	r4, r5
 8011768:	e7b0      	b.n	80116cc <__gethex+0x68>
 801176a:	2c00      	cmp	r4, #0
 801176c:	d1c7      	bne.n	80116fe <__gethex+0x9a>
 801176e:	4627      	mov	r7, r4
 8011770:	e7c7      	b.n	8011702 <__gethex+0x9e>
 8011772:	464e      	mov	r6, r9
 8011774:	462f      	mov	r7, r5
 8011776:	2501      	movs	r5, #1
 8011778:	e7c3      	b.n	8011702 <__gethex+0x9e>
 801177a:	2400      	movs	r4, #0
 801177c:	1cb1      	adds	r1, r6, #2
 801177e:	e7cc      	b.n	801171a <__gethex+0xb6>
 8011780:	2401      	movs	r4, #1
 8011782:	e7fb      	b.n	801177c <__gethex+0x118>
 8011784:	fb03 0002 	mla	r0, r3, r2, r0
 8011788:	e7ce      	b.n	8011728 <__gethex+0xc4>
 801178a:	4631      	mov	r1, r6
 801178c:	e7de      	b.n	801174c <__gethex+0xe8>
 801178e:	eba6 0309 	sub.w	r3, r6, r9
 8011792:	3b01      	subs	r3, #1
 8011794:	4629      	mov	r1, r5
 8011796:	2b07      	cmp	r3, #7
 8011798:	dc0a      	bgt.n	80117b0 <__gethex+0x14c>
 801179a:	9801      	ldr	r0, [sp, #4]
 801179c:	f7fe f832 	bl	800f804 <_Balloc>
 80117a0:	4604      	mov	r4, r0
 80117a2:	b940      	cbnz	r0, 80117b6 <__gethex+0x152>
 80117a4:	4b5c      	ldr	r3, [pc, #368]	@ (8011918 <__gethex+0x2b4>)
 80117a6:	4602      	mov	r2, r0
 80117a8:	21e4      	movs	r1, #228	@ 0xe4
 80117aa:	485c      	ldr	r0, [pc, #368]	@ (801191c <__gethex+0x2b8>)
 80117ac:	f7ff fec0 	bl	8011530 <__assert_func>
 80117b0:	3101      	adds	r1, #1
 80117b2:	105b      	asrs	r3, r3, #1
 80117b4:	e7ef      	b.n	8011796 <__gethex+0x132>
 80117b6:	f100 0a14 	add.w	sl, r0, #20
 80117ba:	2300      	movs	r3, #0
 80117bc:	4655      	mov	r5, sl
 80117be:	469b      	mov	fp, r3
 80117c0:	45b1      	cmp	r9, r6
 80117c2:	d337      	bcc.n	8011834 <__gethex+0x1d0>
 80117c4:	f845 bb04 	str.w	fp, [r5], #4
 80117c8:	eba5 050a 	sub.w	r5, r5, sl
 80117cc:	10ad      	asrs	r5, r5, #2
 80117ce:	6125      	str	r5, [r4, #16]
 80117d0:	4658      	mov	r0, fp
 80117d2:	f7fe f909 	bl	800f9e8 <__hi0bits>
 80117d6:	016d      	lsls	r5, r5, #5
 80117d8:	f8d8 6000 	ldr.w	r6, [r8]
 80117dc:	1a2d      	subs	r5, r5, r0
 80117de:	42b5      	cmp	r5, r6
 80117e0:	dd54      	ble.n	801188c <__gethex+0x228>
 80117e2:	1bad      	subs	r5, r5, r6
 80117e4:	4629      	mov	r1, r5
 80117e6:	4620      	mov	r0, r4
 80117e8:	f7fe fc95 	bl	8010116 <__any_on>
 80117ec:	4681      	mov	r9, r0
 80117ee:	b178      	cbz	r0, 8011810 <__gethex+0x1ac>
 80117f0:	1e6b      	subs	r3, r5, #1
 80117f2:	1159      	asrs	r1, r3, #5
 80117f4:	f003 021f 	and.w	r2, r3, #31
 80117f8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80117fc:	f04f 0901 	mov.w	r9, #1
 8011800:	fa09 f202 	lsl.w	r2, r9, r2
 8011804:	420a      	tst	r2, r1
 8011806:	d003      	beq.n	8011810 <__gethex+0x1ac>
 8011808:	454b      	cmp	r3, r9
 801180a:	dc36      	bgt.n	801187a <__gethex+0x216>
 801180c:	f04f 0902 	mov.w	r9, #2
 8011810:	4629      	mov	r1, r5
 8011812:	4620      	mov	r0, r4
 8011814:	f7ff febe 	bl	8011594 <rshift>
 8011818:	442f      	add	r7, r5
 801181a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801181e:	42bb      	cmp	r3, r7
 8011820:	da42      	bge.n	80118a8 <__gethex+0x244>
 8011822:	9801      	ldr	r0, [sp, #4]
 8011824:	4621      	mov	r1, r4
 8011826:	f7fe f82d 	bl	800f884 <_Bfree>
 801182a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801182c:	2300      	movs	r3, #0
 801182e:	6013      	str	r3, [r2, #0]
 8011830:	25a3      	movs	r5, #163	@ 0xa3
 8011832:	e793      	b.n	801175c <__gethex+0xf8>
 8011834:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8011838:	2a2e      	cmp	r2, #46	@ 0x2e
 801183a:	d012      	beq.n	8011862 <__gethex+0x1fe>
 801183c:	2b20      	cmp	r3, #32
 801183e:	d104      	bne.n	801184a <__gethex+0x1e6>
 8011840:	f845 bb04 	str.w	fp, [r5], #4
 8011844:	f04f 0b00 	mov.w	fp, #0
 8011848:	465b      	mov	r3, fp
 801184a:	7830      	ldrb	r0, [r6, #0]
 801184c:	9303      	str	r3, [sp, #12]
 801184e:	f7ff fef3 	bl	8011638 <__hexdig_fun>
 8011852:	9b03      	ldr	r3, [sp, #12]
 8011854:	f000 000f 	and.w	r0, r0, #15
 8011858:	4098      	lsls	r0, r3
 801185a:	ea4b 0b00 	orr.w	fp, fp, r0
 801185e:	3304      	adds	r3, #4
 8011860:	e7ae      	b.n	80117c0 <__gethex+0x15c>
 8011862:	45b1      	cmp	r9, r6
 8011864:	d8ea      	bhi.n	801183c <__gethex+0x1d8>
 8011866:	492b      	ldr	r1, [pc, #172]	@ (8011914 <__gethex+0x2b0>)
 8011868:	9303      	str	r3, [sp, #12]
 801186a:	2201      	movs	r2, #1
 801186c:	4630      	mov	r0, r6
 801186e:	f7fd f860 	bl	800e932 <strncmp>
 8011872:	9b03      	ldr	r3, [sp, #12]
 8011874:	2800      	cmp	r0, #0
 8011876:	d1e1      	bne.n	801183c <__gethex+0x1d8>
 8011878:	e7a2      	b.n	80117c0 <__gethex+0x15c>
 801187a:	1ea9      	subs	r1, r5, #2
 801187c:	4620      	mov	r0, r4
 801187e:	f7fe fc4a 	bl	8010116 <__any_on>
 8011882:	2800      	cmp	r0, #0
 8011884:	d0c2      	beq.n	801180c <__gethex+0x1a8>
 8011886:	f04f 0903 	mov.w	r9, #3
 801188a:	e7c1      	b.n	8011810 <__gethex+0x1ac>
 801188c:	da09      	bge.n	80118a2 <__gethex+0x23e>
 801188e:	1b75      	subs	r5, r6, r5
 8011890:	4621      	mov	r1, r4
 8011892:	9801      	ldr	r0, [sp, #4]
 8011894:	462a      	mov	r2, r5
 8011896:	f7fe fa05 	bl	800fca4 <__lshift>
 801189a:	1b7f      	subs	r7, r7, r5
 801189c:	4604      	mov	r4, r0
 801189e:	f100 0a14 	add.w	sl, r0, #20
 80118a2:	f04f 0900 	mov.w	r9, #0
 80118a6:	e7b8      	b.n	801181a <__gethex+0x1b6>
 80118a8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80118ac:	42bd      	cmp	r5, r7
 80118ae:	dd6f      	ble.n	8011990 <__gethex+0x32c>
 80118b0:	1bed      	subs	r5, r5, r7
 80118b2:	42ae      	cmp	r6, r5
 80118b4:	dc34      	bgt.n	8011920 <__gethex+0x2bc>
 80118b6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80118ba:	2b02      	cmp	r3, #2
 80118bc:	d022      	beq.n	8011904 <__gethex+0x2a0>
 80118be:	2b03      	cmp	r3, #3
 80118c0:	d024      	beq.n	801190c <__gethex+0x2a8>
 80118c2:	2b01      	cmp	r3, #1
 80118c4:	d115      	bne.n	80118f2 <__gethex+0x28e>
 80118c6:	42ae      	cmp	r6, r5
 80118c8:	d113      	bne.n	80118f2 <__gethex+0x28e>
 80118ca:	2e01      	cmp	r6, #1
 80118cc:	d10b      	bne.n	80118e6 <__gethex+0x282>
 80118ce:	9a02      	ldr	r2, [sp, #8]
 80118d0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80118d4:	6013      	str	r3, [r2, #0]
 80118d6:	2301      	movs	r3, #1
 80118d8:	6123      	str	r3, [r4, #16]
 80118da:	f8ca 3000 	str.w	r3, [sl]
 80118de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80118e0:	2562      	movs	r5, #98	@ 0x62
 80118e2:	601c      	str	r4, [r3, #0]
 80118e4:	e73a      	b.n	801175c <__gethex+0xf8>
 80118e6:	1e71      	subs	r1, r6, #1
 80118e8:	4620      	mov	r0, r4
 80118ea:	f7fe fc14 	bl	8010116 <__any_on>
 80118ee:	2800      	cmp	r0, #0
 80118f0:	d1ed      	bne.n	80118ce <__gethex+0x26a>
 80118f2:	9801      	ldr	r0, [sp, #4]
 80118f4:	4621      	mov	r1, r4
 80118f6:	f7fd ffc5 	bl	800f884 <_Bfree>
 80118fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80118fc:	2300      	movs	r3, #0
 80118fe:	6013      	str	r3, [r2, #0]
 8011900:	2550      	movs	r5, #80	@ 0x50
 8011902:	e72b      	b.n	801175c <__gethex+0xf8>
 8011904:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011906:	2b00      	cmp	r3, #0
 8011908:	d1f3      	bne.n	80118f2 <__gethex+0x28e>
 801190a:	e7e0      	b.n	80118ce <__gethex+0x26a>
 801190c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801190e:	2b00      	cmp	r3, #0
 8011910:	d1dd      	bne.n	80118ce <__gethex+0x26a>
 8011912:	e7ee      	b.n	80118f2 <__gethex+0x28e>
 8011914:	0803ce08 	.word	0x0803ce08
 8011918:	0803cd9e 	.word	0x0803cd9e
 801191c:	0803ce5f 	.word	0x0803ce5f
 8011920:	1e6f      	subs	r7, r5, #1
 8011922:	f1b9 0f00 	cmp.w	r9, #0
 8011926:	d130      	bne.n	801198a <__gethex+0x326>
 8011928:	b127      	cbz	r7, 8011934 <__gethex+0x2d0>
 801192a:	4639      	mov	r1, r7
 801192c:	4620      	mov	r0, r4
 801192e:	f7fe fbf2 	bl	8010116 <__any_on>
 8011932:	4681      	mov	r9, r0
 8011934:	117a      	asrs	r2, r7, #5
 8011936:	2301      	movs	r3, #1
 8011938:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801193c:	f007 071f 	and.w	r7, r7, #31
 8011940:	40bb      	lsls	r3, r7
 8011942:	4213      	tst	r3, r2
 8011944:	4629      	mov	r1, r5
 8011946:	4620      	mov	r0, r4
 8011948:	bf18      	it	ne
 801194a:	f049 0902 	orrne.w	r9, r9, #2
 801194e:	f7ff fe21 	bl	8011594 <rshift>
 8011952:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8011956:	1b76      	subs	r6, r6, r5
 8011958:	2502      	movs	r5, #2
 801195a:	f1b9 0f00 	cmp.w	r9, #0
 801195e:	d047      	beq.n	80119f0 <__gethex+0x38c>
 8011960:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011964:	2b02      	cmp	r3, #2
 8011966:	d015      	beq.n	8011994 <__gethex+0x330>
 8011968:	2b03      	cmp	r3, #3
 801196a:	d017      	beq.n	801199c <__gethex+0x338>
 801196c:	2b01      	cmp	r3, #1
 801196e:	d109      	bne.n	8011984 <__gethex+0x320>
 8011970:	f019 0f02 	tst.w	r9, #2
 8011974:	d006      	beq.n	8011984 <__gethex+0x320>
 8011976:	f8da 3000 	ldr.w	r3, [sl]
 801197a:	ea49 0903 	orr.w	r9, r9, r3
 801197e:	f019 0f01 	tst.w	r9, #1
 8011982:	d10e      	bne.n	80119a2 <__gethex+0x33e>
 8011984:	f045 0510 	orr.w	r5, r5, #16
 8011988:	e032      	b.n	80119f0 <__gethex+0x38c>
 801198a:	f04f 0901 	mov.w	r9, #1
 801198e:	e7d1      	b.n	8011934 <__gethex+0x2d0>
 8011990:	2501      	movs	r5, #1
 8011992:	e7e2      	b.n	801195a <__gethex+0x2f6>
 8011994:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011996:	f1c3 0301 	rsb	r3, r3, #1
 801199a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801199c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d0f0      	beq.n	8011984 <__gethex+0x320>
 80119a2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80119a6:	f104 0314 	add.w	r3, r4, #20
 80119aa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80119ae:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80119b2:	f04f 0c00 	mov.w	ip, #0
 80119b6:	4618      	mov	r0, r3
 80119b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80119bc:	f1b2 3fff 	cmp.w	r2, #4294967295
 80119c0:	d01b      	beq.n	80119fa <__gethex+0x396>
 80119c2:	3201      	adds	r2, #1
 80119c4:	6002      	str	r2, [r0, #0]
 80119c6:	2d02      	cmp	r5, #2
 80119c8:	f104 0314 	add.w	r3, r4, #20
 80119cc:	d13c      	bne.n	8011a48 <__gethex+0x3e4>
 80119ce:	f8d8 2000 	ldr.w	r2, [r8]
 80119d2:	3a01      	subs	r2, #1
 80119d4:	42b2      	cmp	r2, r6
 80119d6:	d109      	bne.n	80119ec <__gethex+0x388>
 80119d8:	1171      	asrs	r1, r6, #5
 80119da:	2201      	movs	r2, #1
 80119dc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80119e0:	f006 061f 	and.w	r6, r6, #31
 80119e4:	fa02 f606 	lsl.w	r6, r2, r6
 80119e8:	421e      	tst	r6, r3
 80119ea:	d13a      	bne.n	8011a62 <__gethex+0x3fe>
 80119ec:	f045 0520 	orr.w	r5, r5, #32
 80119f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80119f2:	601c      	str	r4, [r3, #0]
 80119f4:	9b02      	ldr	r3, [sp, #8]
 80119f6:	601f      	str	r7, [r3, #0]
 80119f8:	e6b0      	b.n	801175c <__gethex+0xf8>
 80119fa:	4299      	cmp	r1, r3
 80119fc:	f843 cc04 	str.w	ip, [r3, #-4]
 8011a00:	d8d9      	bhi.n	80119b6 <__gethex+0x352>
 8011a02:	68a3      	ldr	r3, [r4, #8]
 8011a04:	459b      	cmp	fp, r3
 8011a06:	db17      	blt.n	8011a38 <__gethex+0x3d4>
 8011a08:	6861      	ldr	r1, [r4, #4]
 8011a0a:	9801      	ldr	r0, [sp, #4]
 8011a0c:	3101      	adds	r1, #1
 8011a0e:	f7fd fef9 	bl	800f804 <_Balloc>
 8011a12:	4681      	mov	r9, r0
 8011a14:	b918      	cbnz	r0, 8011a1e <__gethex+0x3ba>
 8011a16:	4b1a      	ldr	r3, [pc, #104]	@ (8011a80 <__gethex+0x41c>)
 8011a18:	4602      	mov	r2, r0
 8011a1a:	2184      	movs	r1, #132	@ 0x84
 8011a1c:	e6c5      	b.n	80117aa <__gethex+0x146>
 8011a1e:	6922      	ldr	r2, [r4, #16]
 8011a20:	3202      	adds	r2, #2
 8011a22:	f104 010c 	add.w	r1, r4, #12
 8011a26:	0092      	lsls	r2, r2, #2
 8011a28:	300c      	adds	r0, #12
 8011a2a:	f7fd f832 	bl	800ea92 <memcpy>
 8011a2e:	4621      	mov	r1, r4
 8011a30:	9801      	ldr	r0, [sp, #4]
 8011a32:	f7fd ff27 	bl	800f884 <_Bfree>
 8011a36:	464c      	mov	r4, r9
 8011a38:	6923      	ldr	r3, [r4, #16]
 8011a3a:	1c5a      	adds	r2, r3, #1
 8011a3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011a40:	6122      	str	r2, [r4, #16]
 8011a42:	2201      	movs	r2, #1
 8011a44:	615a      	str	r2, [r3, #20]
 8011a46:	e7be      	b.n	80119c6 <__gethex+0x362>
 8011a48:	6922      	ldr	r2, [r4, #16]
 8011a4a:	455a      	cmp	r2, fp
 8011a4c:	dd0b      	ble.n	8011a66 <__gethex+0x402>
 8011a4e:	2101      	movs	r1, #1
 8011a50:	4620      	mov	r0, r4
 8011a52:	f7ff fd9f 	bl	8011594 <rshift>
 8011a56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011a5a:	3701      	adds	r7, #1
 8011a5c:	42bb      	cmp	r3, r7
 8011a5e:	f6ff aee0 	blt.w	8011822 <__gethex+0x1be>
 8011a62:	2501      	movs	r5, #1
 8011a64:	e7c2      	b.n	80119ec <__gethex+0x388>
 8011a66:	f016 061f 	ands.w	r6, r6, #31
 8011a6a:	d0fa      	beq.n	8011a62 <__gethex+0x3fe>
 8011a6c:	4453      	add	r3, sl
 8011a6e:	f1c6 0620 	rsb	r6, r6, #32
 8011a72:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011a76:	f7fd ffb7 	bl	800f9e8 <__hi0bits>
 8011a7a:	42b0      	cmp	r0, r6
 8011a7c:	dbe7      	blt.n	8011a4e <__gethex+0x3ea>
 8011a7e:	e7f0      	b.n	8011a62 <__gethex+0x3fe>
 8011a80:	0803cd9e 	.word	0x0803cd9e

08011a84 <L_shift>:
 8011a84:	f1c2 0208 	rsb	r2, r2, #8
 8011a88:	0092      	lsls	r2, r2, #2
 8011a8a:	b570      	push	{r4, r5, r6, lr}
 8011a8c:	f1c2 0620 	rsb	r6, r2, #32
 8011a90:	6843      	ldr	r3, [r0, #4]
 8011a92:	6804      	ldr	r4, [r0, #0]
 8011a94:	fa03 f506 	lsl.w	r5, r3, r6
 8011a98:	432c      	orrs	r4, r5
 8011a9a:	40d3      	lsrs	r3, r2
 8011a9c:	6004      	str	r4, [r0, #0]
 8011a9e:	f840 3f04 	str.w	r3, [r0, #4]!
 8011aa2:	4288      	cmp	r0, r1
 8011aa4:	d3f4      	bcc.n	8011a90 <L_shift+0xc>
 8011aa6:	bd70      	pop	{r4, r5, r6, pc}

08011aa8 <__match>:
 8011aa8:	b530      	push	{r4, r5, lr}
 8011aaa:	6803      	ldr	r3, [r0, #0]
 8011aac:	3301      	adds	r3, #1
 8011aae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011ab2:	b914      	cbnz	r4, 8011aba <__match+0x12>
 8011ab4:	6003      	str	r3, [r0, #0]
 8011ab6:	2001      	movs	r0, #1
 8011ab8:	bd30      	pop	{r4, r5, pc}
 8011aba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011abe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8011ac2:	2d19      	cmp	r5, #25
 8011ac4:	bf98      	it	ls
 8011ac6:	3220      	addls	r2, #32
 8011ac8:	42a2      	cmp	r2, r4
 8011aca:	d0f0      	beq.n	8011aae <__match+0x6>
 8011acc:	2000      	movs	r0, #0
 8011ace:	e7f3      	b.n	8011ab8 <__match+0x10>

08011ad0 <__hexnan>:
 8011ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ad4:	680b      	ldr	r3, [r1, #0]
 8011ad6:	6801      	ldr	r1, [r0, #0]
 8011ad8:	115e      	asrs	r6, r3, #5
 8011ada:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011ade:	f013 031f 	ands.w	r3, r3, #31
 8011ae2:	b087      	sub	sp, #28
 8011ae4:	bf18      	it	ne
 8011ae6:	3604      	addne	r6, #4
 8011ae8:	2500      	movs	r5, #0
 8011aea:	1f37      	subs	r7, r6, #4
 8011aec:	4682      	mov	sl, r0
 8011aee:	4690      	mov	r8, r2
 8011af0:	9301      	str	r3, [sp, #4]
 8011af2:	f846 5c04 	str.w	r5, [r6, #-4]
 8011af6:	46b9      	mov	r9, r7
 8011af8:	463c      	mov	r4, r7
 8011afa:	9502      	str	r5, [sp, #8]
 8011afc:	46ab      	mov	fp, r5
 8011afe:	784a      	ldrb	r2, [r1, #1]
 8011b00:	1c4b      	adds	r3, r1, #1
 8011b02:	9303      	str	r3, [sp, #12]
 8011b04:	b342      	cbz	r2, 8011b58 <__hexnan+0x88>
 8011b06:	4610      	mov	r0, r2
 8011b08:	9105      	str	r1, [sp, #20]
 8011b0a:	9204      	str	r2, [sp, #16]
 8011b0c:	f7ff fd94 	bl	8011638 <__hexdig_fun>
 8011b10:	2800      	cmp	r0, #0
 8011b12:	d151      	bne.n	8011bb8 <__hexnan+0xe8>
 8011b14:	9a04      	ldr	r2, [sp, #16]
 8011b16:	9905      	ldr	r1, [sp, #20]
 8011b18:	2a20      	cmp	r2, #32
 8011b1a:	d818      	bhi.n	8011b4e <__hexnan+0x7e>
 8011b1c:	9b02      	ldr	r3, [sp, #8]
 8011b1e:	459b      	cmp	fp, r3
 8011b20:	dd13      	ble.n	8011b4a <__hexnan+0x7a>
 8011b22:	454c      	cmp	r4, r9
 8011b24:	d206      	bcs.n	8011b34 <__hexnan+0x64>
 8011b26:	2d07      	cmp	r5, #7
 8011b28:	dc04      	bgt.n	8011b34 <__hexnan+0x64>
 8011b2a:	462a      	mov	r2, r5
 8011b2c:	4649      	mov	r1, r9
 8011b2e:	4620      	mov	r0, r4
 8011b30:	f7ff ffa8 	bl	8011a84 <L_shift>
 8011b34:	4544      	cmp	r4, r8
 8011b36:	d952      	bls.n	8011bde <__hexnan+0x10e>
 8011b38:	2300      	movs	r3, #0
 8011b3a:	f1a4 0904 	sub.w	r9, r4, #4
 8011b3e:	f844 3c04 	str.w	r3, [r4, #-4]
 8011b42:	f8cd b008 	str.w	fp, [sp, #8]
 8011b46:	464c      	mov	r4, r9
 8011b48:	461d      	mov	r5, r3
 8011b4a:	9903      	ldr	r1, [sp, #12]
 8011b4c:	e7d7      	b.n	8011afe <__hexnan+0x2e>
 8011b4e:	2a29      	cmp	r2, #41	@ 0x29
 8011b50:	d157      	bne.n	8011c02 <__hexnan+0x132>
 8011b52:	3102      	adds	r1, #2
 8011b54:	f8ca 1000 	str.w	r1, [sl]
 8011b58:	f1bb 0f00 	cmp.w	fp, #0
 8011b5c:	d051      	beq.n	8011c02 <__hexnan+0x132>
 8011b5e:	454c      	cmp	r4, r9
 8011b60:	d206      	bcs.n	8011b70 <__hexnan+0xa0>
 8011b62:	2d07      	cmp	r5, #7
 8011b64:	dc04      	bgt.n	8011b70 <__hexnan+0xa0>
 8011b66:	462a      	mov	r2, r5
 8011b68:	4649      	mov	r1, r9
 8011b6a:	4620      	mov	r0, r4
 8011b6c:	f7ff ff8a 	bl	8011a84 <L_shift>
 8011b70:	4544      	cmp	r4, r8
 8011b72:	d936      	bls.n	8011be2 <__hexnan+0x112>
 8011b74:	f1a8 0204 	sub.w	r2, r8, #4
 8011b78:	4623      	mov	r3, r4
 8011b7a:	f853 1b04 	ldr.w	r1, [r3], #4
 8011b7e:	f842 1f04 	str.w	r1, [r2, #4]!
 8011b82:	429f      	cmp	r7, r3
 8011b84:	d2f9      	bcs.n	8011b7a <__hexnan+0xaa>
 8011b86:	1b3b      	subs	r3, r7, r4
 8011b88:	f023 0303 	bic.w	r3, r3, #3
 8011b8c:	3304      	adds	r3, #4
 8011b8e:	3401      	adds	r4, #1
 8011b90:	3e03      	subs	r6, #3
 8011b92:	42b4      	cmp	r4, r6
 8011b94:	bf88      	it	hi
 8011b96:	2304      	movhi	r3, #4
 8011b98:	4443      	add	r3, r8
 8011b9a:	2200      	movs	r2, #0
 8011b9c:	f843 2b04 	str.w	r2, [r3], #4
 8011ba0:	429f      	cmp	r7, r3
 8011ba2:	d2fb      	bcs.n	8011b9c <__hexnan+0xcc>
 8011ba4:	683b      	ldr	r3, [r7, #0]
 8011ba6:	b91b      	cbnz	r3, 8011bb0 <__hexnan+0xe0>
 8011ba8:	4547      	cmp	r7, r8
 8011baa:	d128      	bne.n	8011bfe <__hexnan+0x12e>
 8011bac:	2301      	movs	r3, #1
 8011bae:	603b      	str	r3, [r7, #0]
 8011bb0:	2005      	movs	r0, #5
 8011bb2:	b007      	add	sp, #28
 8011bb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011bb8:	3501      	adds	r5, #1
 8011bba:	2d08      	cmp	r5, #8
 8011bbc:	f10b 0b01 	add.w	fp, fp, #1
 8011bc0:	dd06      	ble.n	8011bd0 <__hexnan+0x100>
 8011bc2:	4544      	cmp	r4, r8
 8011bc4:	d9c1      	bls.n	8011b4a <__hexnan+0x7a>
 8011bc6:	2300      	movs	r3, #0
 8011bc8:	f844 3c04 	str.w	r3, [r4, #-4]
 8011bcc:	2501      	movs	r5, #1
 8011bce:	3c04      	subs	r4, #4
 8011bd0:	6822      	ldr	r2, [r4, #0]
 8011bd2:	f000 000f 	and.w	r0, r0, #15
 8011bd6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8011bda:	6020      	str	r0, [r4, #0]
 8011bdc:	e7b5      	b.n	8011b4a <__hexnan+0x7a>
 8011bde:	2508      	movs	r5, #8
 8011be0:	e7b3      	b.n	8011b4a <__hexnan+0x7a>
 8011be2:	9b01      	ldr	r3, [sp, #4]
 8011be4:	2b00      	cmp	r3, #0
 8011be6:	d0dd      	beq.n	8011ba4 <__hexnan+0xd4>
 8011be8:	f1c3 0320 	rsb	r3, r3, #32
 8011bec:	f04f 32ff 	mov.w	r2, #4294967295
 8011bf0:	40da      	lsrs	r2, r3
 8011bf2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8011bf6:	4013      	ands	r3, r2
 8011bf8:	f846 3c04 	str.w	r3, [r6, #-4]
 8011bfc:	e7d2      	b.n	8011ba4 <__hexnan+0xd4>
 8011bfe:	3f04      	subs	r7, #4
 8011c00:	e7d0      	b.n	8011ba4 <__hexnan+0xd4>
 8011c02:	2004      	movs	r0, #4
 8011c04:	e7d5      	b.n	8011bb2 <__hexnan+0xe2>

08011c06 <__ascii_mbtowc>:
 8011c06:	b082      	sub	sp, #8
 8011c08:	b901      	cbnz	r1, 8011c0c <__ascii_mbtowc+0x6>
 8011c0a:	a901      	add	r1, sp, #4
 8011c0c:	b142      	cbz	r2, 8011c20 <__ascii_mbtowc+0x1a>
 8011c0e:	b14b      	cbz	r3, 8011c24 <__ascii_mbtowc+0x1e>
 8011c10:	7813      	ldrb	r3, [r2, #0]
 8011c12:	600b      	str	r3, [r1, #0]
 8011c14:	7812      	ldrb	r2, [r2, #0]
 8011c16:	1e10      	subs	r0, r2, #0
 8011c18:	bf18      	it	ne
 8011c1a:	2001      	movne	r0, #1
 8011c1c:	b002      	add	sp, #8
 8011c1e:	4770      	bx	lr
 8011c20:	4610      	mov	r0, r2
 8011c22:	e7fb      	b.n	8011c1c <__ascii_mbtowc+0x16>
 8011c24:	f06f 0001 	mvn.w	r0, #1
 8011c28:	e7f8      	b.n	8011c1c <__ascii_mbtowc+0x16>

08011c2a <_realloc_r>:
 8011c2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c2e:	4607      	mov	r7, r0
 8011c30:	4614      	mov	r4, r2
 8011c32:	460d      	mov	r5, r1
 8011c34:	b921      	cbnz	r1, 8011c40 <_realloc_r+0x16>
 8011c36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011c3a:	4611      	mov	r1, r2
 8011c3c:	f7fb bd72 	b.w	800d724 <_malloc_r>
 8011c40:	b92a      	cbnz	r2, 8011c4e <_realloc_r+0x24>
 8011c42:	f7fd fd95 	bl	800f770 <_free_r>
 8011c46:	4625      	mov	r5, r4
 8011c48:	4628      	mov	r0, r5
 8011c4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c4e:	f000 f8c4 	bl	8011dda <_malloc_usable_size_r>
 8011c52:	4284      	cmp	r4, r0
 8011c54:	4606      	mov	r6, r0
 8011c56:	d802      	bhi.n	8011c5e <_realloc_r+0x34>
 8011c58:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011c5c:	d8f4      	bhi.n	8011c48 <_realloc_r+0x1e>
 8011c5e:	4621      	mov	r1, r4
 8011c60:	4638      	mov	r0, r7
 8011c62:	f7fb fd5f 	bl	800d724 <_malloc_r>
 8011c66:	4680      	mov	r8, r0
 8011c68:	b908      	cbnz	r0, 8011c6e <_realloc_r+0x44>
 8011c6a:	4645      	mov	r5, r8
 8011c6c:	e7ec      	b.n	8011c48 <_realloc_r+0x1e>
 8011c6e:	42b4      	cmp	r4, r6
 8011c70:	4622      	mov	r2, r4
 8011c72:	4629      	mov	r1, r5
 8011c74:	bf28      	it	cs
 8011c76:	4632      	movcs	r2, r6
 8011c78:	f7fc ff0b 	bl	800ea92 <memcpy>
 8011c7c:	4629      	mov	r1, r5
 8011c7e:	4638      	mov	r0, r7
 8011c80:	f7fd fd76 	bl	800f770 <_free_r>
 8011c84:	e7f1      	b.n	8011c6a <_realloc_r+0x40>

08011c86 <__ascii_wctomb>:
 8011c86:	4603      	mov	r3, r0
 8011c88:	4608      	mov	r0, r1
 8011c8a:	b141      	cbz	r1, 8011c9e <__ascii_wctomb+0x18>
 8011c8c:	2aff      	cmp	r2, #255	@ 0xff
 8011c8e:	d904      	bls.n	8011c9a <__ascii_wctomb+0x14>
 8011c90:	228a      	movs	r2, #138	@ 0x8a
 8011c92:	601a      	str	r2, [r3, #0]
 8011c94:	f04f 30ff 	mov.w	r0, #4294967295
 8011c98:	4770      	bx	lr
 8011c9a:	700a      	strb	r2, [r1, #0]
 8011c9c:	2001      	movs	r0, #1
 8011c9e:	4770      	bx	lr

08011ca0 <fiprintf>:
 8011ca0:	b40e      	push	{r1, r2, r3}
 8011ca2:	b503      	push	{r0, r1, lr}
 8011ca4:	4601      	mov	r1, r0
 8011ca6:	ab03      	add	r3, sp, #12
 8011ca8:	4805      	ldr	r0, [pc, #20]	@ (8011cc0 <fiprintf+0x20>)
 8011caa:	f853 2b04 	ldr.w	r2, [r3], #4
 8011cae:	6800      	ldr	r0, [r0, #0]
 8011cb0:	9301      	str	r3, [sp, #4]
 8011cb2:	f7ff f9dd 	bl	8011070 <_vfiprintf_r>
 8011cb6:	b002      	add	sp, #8
 8011cb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8011cbc:	b003      	add	sp, #12
 8011cbe:	4770      	bx	lr
 8011cc0:	2000005c 	.word	0x2000005c

08011cc4 <__swhatbuf_r>:
 8011cc4:	b570      	push	{r4, r5, r6, lr}
 8011cc6:	460c      	mov	r4, r1
 8011cc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ccc:	2900      	cmp	r1, #0
 8011cce:	b096      	sub	sp, #88	@ 0x58
 8011cd0:	4615      	mov	r5, r2
 8011cd2:	461e      	mov	r6, r3
 8011cd4:	da0d      	bge.n	8011cf2 <__swhatbuf_r+0x2e>
 8011cd6:	89a3      	ldrh	r3, [r4, #12]
 8011cd8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011cdc:	f04f 0100 	mov.w	r1, #0
 8011ce0:	bf14      	ite	ne
 8011ce2:	2340      	movne	r3, #64	@ 0x40
 8011ce4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011ce8:	2000      	movs	r0, #0
 8011cea:	6031      	str	r1, [r6, #0]
 8011cec:	602b      	str	r3, [r5, #0]
 8011cee:	b016      	add	sp, #88	@ 0x58
 8011cf0:	bd70      	pop	{r4, r5, r6, pc}
 8011cf2:	466a      	mov	r2, sp
 8011cf4:	f000 f848 	bl	8011d88 <_fstat_r>
 8011cf8:	2800      	cmp	r0, #0
 8011cfa:	dbec      	blt.n	8011cd6 <__swhatbuf_r+0x12>
 8011cfc:	9901      	ldr	r1, [sp, #4]
 8011cfe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011d02:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011d06:	4259      	negs	r1, r3
 8011d08:	4159      	adcs	r1, r3
 8011d0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011d0e:	e7eb      	b.n	8011ce8 <__swhatbuf_r+0x24>

08011d10 <__smakebuf_r>:
 8011d10:	898b      	ldrh	r3, [r1, #12]
 8011d12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011d14:	079d      	lsls	r5, r3, #30
 8011d16:	4606      	mov	r6, r0
 8011d18:	460c      	mov	r4, r1
 8011d1a:	d507      	bpl.n	8011d2c <__smakebuf_r+0x1c>
 8011d1c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011d20:	6023      	str	r3, [r4, #0]
 8011d22:	6123      	str	r3, [r4, #16]
 8011d24:	2301      	movs	r3, #1
 8011d26:	6163      	str	r3, [r4, #20]
 8011d28:	b003      	add	sp, #12
 8011d2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d2c:	ab01      	add	r3, sp, #4
 8011d2e:	466a      	mov	r2, sp
 8011d30:	f7ff ffc8 	bl	8011cc4 <__swhatbuf_r>
 8011d34:	9f00      	ldr	r7, [sp, #0]
 8011d36:	4605      	mov	r5, r0
 8011d38:	4639      	mov	r1, r7
 8011d3a:	4630      	mov	r0, r6
 8011d3c:	f7fb fcf2 	bl	800d724 <_malloc_r>
 8011d40:	b948      	cbnz	r0, 8011d56 <__smakebuf_r+0x46>
 8011d42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d46:	059a      	lsls	r2, r3, #22
 8011d48:	d4ee      	bmi.n	8011d28 <__smakebuf_r+0x18>
 8011d4a:	f023 0303 	bic.w	r3, r3, #3
 8011d4e:	f043 0302 	orr.w	r3, r3, #2
 8011d52:	81a3      	strh	r3, [r4, #12]
 8011d54:	e7e2      	b.n	8011d1c <__smakebuf_r+0xc>
 8011d56:	89a3      	ldrh	r3, [r4, #12]
 8011d58:	6020      	str	r0, [r4, #0]
 8011d5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011d5e:	81a3      	strh	r3, [r4, #12]
 8011d60:	9b01      	ldr	r3, [sp, #4]
 8011d62:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011d66:	b15b      	cbz	r3, 8011d80 <__smakebuf_r+0x70>
 8011d68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011d6c:	4630      	mov	r0, r6
 8011d6e:	f000 f81d 	bl	8011dac <_isatty_r>
 8011d72:	b128      	cbz	r0, 8011d80 <__smakebuf_r+0x70>
 8011d74:	89a3      	ldrh	r3, [r4, #12]
 8011d76:	f023 0303 	bic.w	r3, r3, #3
 8011d7a:	f043 0301 	orr.w	r3, r3, #1
 8011d7e:	81a3      	strh	r3, [r4, #12]
 8011d80:	89a3      	ldrh	r3, [r4, #12]
 8011d82:	431d      	orrs	r5, r3
 8011d84:	81a5      	strh	r5, [r4, #12]
 8011d86:	e7cf      	b.n	8011d28 <__smakebuf_r+0x18>

08011d88 <_fstat_r>:
 8011d88:	b538      	push	{r3, r4, r5, lr}
 8011d8a:	4d07      	ldr	r5, [pc, #28]	@ (8011da8 <_fstat_r+0x20>)
 8011d8c:	2300      	movs	r3, #0
 8011d8e:	4604      	mov	r4, r0
 8011d90:	4608      	mov	r0, r1
 8011d92:	4611      	mov	r1, r2
 8011d94:	602b      	str	r3, [r5, #0]
 8011d96:	f7f0 fc83 	bl	80026a0 <_fstat>
 8011d9a:	1c43      	adds	r3, r0, #1
 8011d9c:	d102      	bne.n	8011da4 <_fstat_r+0x1c>
 8011d9e:	682b      	ldr	r3, [r5, #0]
 8011da0:	b103      	cbz	r3, 8011da4 <_fstat_r+0x1c>
 8011da2:	6023      	str	r3, [r4, #0]
 8011da4:	bd38      	pop	{r3, r4, r5, pc}
 8011da6:	bf00      	nop
 8011da8:	20002144 	.word	0x20002144

08011dac <_isatty_r>:
 8011dac:	b538      	push	{r3, r4, r5, lr}
 8011dae:	4d06      	ldr	r5, [pc, #24]	@ (8011dc8 <_isatty_r+0x1c>)
 8011db0:	2300      	movs	r3, #0
 8011db2:	4604      	mov	r4, r0
 8011db4:	4608      	mov	r0, r1
 8011db6:	602b      	str	r3, [r5, #0]
 8011db8:	f7f0 fc82 	bl	80026c0 <_isatty>
 8011dbc:	1c43      	adds	r3, r0, #1
 8011dbe:	d102      	bne.n	8011dc6 <_isatty_r+0x1a>
 8011dc0:	682b      	ldr	r3, [r5, #0]
 8011dc2:	b103      	cbz	r3, 8011dc6 <_isatty_r+0x1a>
 8011dc4:	6023      	str	r3, [r4, #0]
 8011dc6:	bd38      	pop	{r3, r4, r5, pc}
 8011dc8:	20002144 	.word	0x20002144

08011dcc <abort>:
 8011dcc:	b508      	push	{r3, lr}
 8011dce:	2006      	movs	r0, #6
 8011dd0:	f000 f834 	bl	8011e3c <raise>
 8011dd4:	2001      	movs	r0, #1
 8011dd6:	f7f0 fc2f 	bl	8002638 <_exit>

08011dda <_malloc_usable_size_r>:
 8011dda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011dde:	1f18      	subs	r0, r3, #4
 8011de0:	2b00      	cmp	r3, #0
 8011de2:	bfbc      	itt	lt
 8011de4:	580b      	ldrlt	r3, [r1, r0]
 8011de6:	18c0      	addlt	r0, r0, r3
 8011de8:	4770      	bx	lr

08011dea <_raise_r>:
 8011dea:	291f      	cmp	r1, #31
 8011dec:	b538      	push	{r3, r4, r5, lr}
 8011dee:	4605      	mov	r5, r0
 8011df0:	460c      	mov	r4, r1
 8011df2:	d904      	bls.n	8011dfe <_raise_r+0x14>
 8011df4:	2316      	movs	r3, #22
 8011df6:	6003      	str	r3, [r0, #0]
 8011df8:	f04f 30ff 	mov.w	r0, #4294967295
 8011dfc:	bd38      	pop	{r3, r4, r5, pc}
 8011dfe:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011e00:	b112      	cbz	r2, 8011e08 <_raise_r+0x1e>
 8011e02:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011e06:	b94b      	cbnz	r3, 8011e1c <_raise_r+0x32>
 8011e08:	4628      	mov	r0, r5
 8011e0a:	f000 f831 	bl	8011e70 <_getpid_r>
 8011e0e:	4622      	mov	r2, r4
 8011e10:	4601      	mov	r1, r0
 8011e12:	4628      	mov	r0, r5
 8011e14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011e18:	f000 b818 	b.w	8011e4c <_kill_r>
 8011e1c:	2b01      	cmp	r3, #1
 8011e1e:	d00a      	beq.n	8011e36 <_raise_r+0x4c>
 8011e20:	1c59      	adds	r1, r3, #1
 8011e22:	d103      	bne.n	8011e2c <_raise_r+0x42>
 8011e24:	2316      	movs	r3, #22
 8011e26:	6003      	str	r3, [r0, #0]
 8011e28:	2001      	movs	r0, #1
 8011e2a:	e7e7      	b.n	8011dfc <_raise_r+0x12>
 8011e2c:	2100      	movs	r1, #0
 8011e2e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011e32:	4620      	mov	r0, r4
 8011e34:	4798      	blx	r3
 8011e36:	2000      	movs	r0, #0
 8011e38:	e7e0      	b.n	8011dfc <_raise_r+0x12>
	...

08011e3c <raise>:
 8011e3c:	4b02      	ldr	r3, [pc, #8]	@ (8011e48 <raise+0xc>)
 8011e3e:	4601      	mov	r1, r0
 8011e40:	6818      	ldr	r0, [r3, #0]
 8011e42:	f7ff bfd2 	b.w	8011dea <_raise_r>
 8011e46:	bf00      	nop
 8011e48:	2000005c 	.word	0x2000005c

08011e4c <_kill_r>:
 8011e4c:	b538      	push	{r3, r4, r5, lr}
 8011e4e:	4d07      	ldr	r5, [pc, #28]	@ (8011e6c <_kill_r+0x20>)
 8011e50:	2300      	movs	r3, #0
 8011e52:	4604      	mov	r4, r0
 8011e54:	4608      	mov	r0, r1
 8011e56:	4611      	mov	r1, r2
 8011e58:	602b      	str	r3, [r5, #0]
 8011e5a:	f7f0 fbdd 	bl	8002618 <_kill>
 8011e5e:	1c43      	adds	r3, r0, #1
 8011e60:	d102      	bne.n	8011e68 <_kill_r+0x1c>
 8011e62:	682b      	ldr	r3, [r5, #0]
 8011e64:	b103      	cbz	r3, 8011e68 <_kill_r+0x1c>
 8011e66:	6023      	str	r3, [r4, #0]
 8011e68:	bd38      	pop	{r3, r4, r5, pc}
 8011e6a:	bf00      	nop
 8011e6c:	20002144 	.word	0x20002144

08011e70 <_getpid_r>:
 8011e70:	f7f0 bbca 	b.w	8002608 <_getpid>

08011e74 <_init>:
 8011e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e76:	bf00      	nop
 8011e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011e7a:	bc08      	pop	{r3}
 8011e7c:	469e      	mov	lr, r3
 8011e7e:	4770      	bx	lr

08011e80 <_fini>:
 8011e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e82:	bf00      	nop
 8011e84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011e86:	bc08      	pop	{r3}
 8011e88:	469e      	mov	lr, r3
 8011e8a:	4770      	bx	lr
