{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528099710324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528099710328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 04 11:08:30 2018 " "Processing started: Mon Jun 04 11:08:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528099710328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528099710328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off oscopeCode -c oscopeCode " "Command: quartus_map --read_settings_files=on --write_settings_files=off oscopeCode -c oscopeCode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528099710328 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528099710712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528099722263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528099722263 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo " "Elaborating entity \"fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528099722305 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "fifo.v(24) " "Verilog HDL Conditional Statement error at fifo.v(24): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 24 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1528099722306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(32) " "Verilog HDL assignment warning at fifo.v(32): truncated value with size 32 to match size of target (3)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528099722306 "|fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.v(33) " "Verilog HDL assignment warning at fifo.v(33): truncated value with size 32 to match size of target (4)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528099722306 "|fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 fifo.v(36) " "Verilog HDL assignment warning at fifo.v(36): truncated value with size 13 to match size of target (12)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528099722306 "|fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(37) " "Verilog HDL assignment warning at fifo.v(37): truncated value with size 32 to match size of target (3)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528099722306 "|fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.v(38) " "Verilog HDL assignment warning at fifo.v(38): truncated value with size 32 to match size of target (4)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528099722307 "|fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(42) " "Verilog HDL assignment warning at fifo.v(42): truncated value with size 32 to match size of target (3)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528099722307 "|fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.v(43) " "Verilog HDL assignment warning at fifo.v(43): truncated value with size 32 to match size of target (4)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528099722308 "|fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 fifo.v(46) " "Verilog HDL assignment warning at fifo.v(46): truncated value with size 13 to match size of target (12)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528099722308 "|fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(47) " "Verilog HDL assignment warning at fifo.v(47): truncated value with size 32 to match size of target (3)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528099722308 "|fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.v(48) " "Verilog HDL assignment warning at fifo.v(48): truncated value with size 32 to match size of target (4)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528099722308 "|fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 fifo.v(52) " "Verilog HDL assignment warning at fifo.v(52): truncated value with size 13 to match size of target (12)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528099722308 "|fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(53) " "Verilog HDL assignment warning at fifo.v(53): truncated value with size 32 to match size of target (3)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528099722308 "|fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(54) " "Verilog HDL assignment warning at fifo.v(54): truncated value with size 32 to match size of target (3)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528099722308 "|fifo"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out fifo.v(23) " "Verilog HDL Always Construct warning at fifo.v(23): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528099722309 "|fifo"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_ptr fifo.v(23) " "Verilog HDL Always Construct warning at fifo.v(23): inferring latch(es) for variable \"read_ptr\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528099722309 "|fifo"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_ptr fifo.v(23) " "Verilog HDL Always Construct warning at fifo.v(23): inferring latch(es) for variable \"write_ptr\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528099722309 "|fifo"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ptr_gap fifo.v(23) " "Verilog HDL Always Construct warning at fifo.v(23): inferring latch(es) for variable \"ptr_gap\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528099722309 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr_gap\[0\] fifo.v(23) " "Inferred latch for \"ptr_gap\[0\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722310 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr_gap\[1\] fifo.v(23) " "Inferred latch for \"ptr_gap\[1\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722311 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr_gap\[2\] fifo.v(23) " "Inferred latch for \"ptr_gap\[2\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722311 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr_gap\[3\] fifo.v(23) " "Inferred latch for \"ptr_gap\[3\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722311 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_ptr\[0\] fifo.v(23) " "Inferred latch for \"write_ptr\[0\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722311 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_ptr\[1\] fifo.v(23) " "Inferred latch for \"write_ptr\[1\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722311 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_ptr\[2\] fifo.v(23) " "Inferred latch for \"write_ptr\[2\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722311 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_ptr\[0\] fifo.v(23) " "Inferred latch for \"read_ptr\[0\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722311 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_ptr\[1\] fifo.v(23) " "Inferred latch for \"read_ptr\[1\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722311 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_ptr\[2\] fifo.v(23) " "Inferred latch for \"read_ptr\[2\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722312 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] fifo.v(23) " "Inferred latch for \"data_out\[0\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722312 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] fifo.v(23) " "Inferred latch for \"data_out\[1\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722312 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] fifo.v(23) " "Inferred latch for \"data_out\[2\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722312 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] fifo.v(23) " "Inferred latch for \"data_out\[3\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722312 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] fifo.v(23) " "Inferred latch for \"data_out\[4\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722312 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] fifo.v(23) " "Inferred latch for \"data_out\[5\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722312 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] fifo.v(23) " "Inferred latch for \"data_out\[6\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722312 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] fifo.v(23) " "Inferred latch for \"data_out\[7\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722312 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] fifo.v(23) " "Inferred latch for \"data_out\[8\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722312 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] fifo.v(23) " "Inferred latch for \"data_out\[9\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722313 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] fifo.v(23) " "Inferred latch for \"data_out\[10\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722313 "|fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] fifo.v(23) " "Inferred latch for \"data_out\[11\]\" at fifo.v(23)" {  } { { "fifo.v" "" { Text "C:/Users/temur/Desktop/Ekstra/6th Semester/EE 314/Project/oscopeCode/fifo.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528099722313 "|fifo"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1528099722315 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528099722433 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 04 11:08:42 2018 " "Processing ended: Mon Jun 04 11:08:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528099722433 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528099722433 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528099722433 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528099722433 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 18 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 18 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528099723043 ""}
