<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>ISB -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/isb.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/isb.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">ISB</h2><p id="desc"><p class="aml">Instruction Synchronization Barrier flushes the pipeline in the PE and is a context synchronization event. For more information, see <a class="armarm-xref" title="Reference to ARM ARM section">Instruction Synchronization Barrier (ISB)</a>.</p></p><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">CRm</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td></tr><tr class="secondrow"><td colspan="10"></td><td></td><td colspan="2"></td><td colspan="3"></td><td colspan="4"></td><td colspan="4"></td><td></td><td class="droppedname" colspan="2">opc</td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">System</h4><p class="asm-code"><a id="ISB_BI_system" name="ISB_BI_system">ISB  {<a href="#option" title="Specifies an optional limitation on the barrier operation">&lt;option></a>|#<a href="#imm" title="Optional 4-bit unsigned immediate [0-15], default 15 (field &quot;CRm&quot;)">&lt;imm></a>}</a></p></div><p class="pseudocode"><a href="shared_pseudocode.html#MemBarrierOp" title="enumeration MemBarrierOp   {MemBarrierOp_DSB, MemBarrierOp_DMB, MemBarrierOp_ISB}"><del>MemBarrierOp</del></a><del> op;
</del><a href="shared_pseudocode.html#MBReqDomain" title="enumeration MBReqDomain    {MBReqDomain_Nonshareable, MBReqDomain_InnerShareable, MBReqDomain_OuterShareable, MBReqDomain_FullSystem}"><del>MBReqDomain</del></a><del> domain;
</del><a href="shared_pseudocode.html#MBReqTypes" title="enumeration MBReqTypes     {MBReqTypes_Reads, MBReqTypes_Writes, MBReqTypes_All}"><del>MBReqTypes</del></a><del> types;

case opc of
    when '00' op = </del><a href="shared_pseudocode.html#MemBarrierOp_DSB" title="enumeration MemBarrierOp   {MemBarrierOp_DSB, MemBarrierOp_DMB, MemBarrierOp_ISB}"><del>MemBarrierOp_DSB</del></a><del>;
    when '01' op = </del><a href="shared_pseudocode.html#MemBarrierOp_DMB" title="enumeration MemBarrierOp   {MemBarrierOp_DSB, MemBarrierOp_DMB, MemBarrierOp_ISB}"><del>MemBarrierOp_DMB</del></a><del>;
    when '10' op = </del><a href="shared_pseudocode.html#MemBarrierOp_ISB" title="enumeration MemBarrierOp   {MemBarrierOp_DSB, MemBarrierOp_DMB, MemBarrierOp_ISB}"><del>MemBarrierOp_ISB</del></a><del>;
    otherwise </del><a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()"><del>UnallocatedEncoding</del></a><del>();

case CRm&lt;3:2> of
    when '00' domain = </del><a href="shared_pseudocode.html#MBReqDomain_OuterShareable" title="enumeration MBReqDomain    {MBReqDomain_Nonshareable, MBReqDomain_InnerShareable, MBReqDomain_OuterShareable, MBReqDomain_FullSystem}"><del>MBReqDomain_OuterShareable</del></a><del>;
    when '01' domain = </del><a href="shared_pseudocode.html#MBReqDomain_Nonshareable" title="enumeration MBReqDomain    {MBReqDomain_Nonshareable, MBReqDomain_InnerShareable, MBReqDomain_OuterShareable, MBReqDomain_FullSystem}"><del>MBReqDomain_Nonshareable</del></a><del>;
    when '10' domain = </del><a href="shared_pseudocode.html#MBReqDomain_InnerShareable" title="enumeration MBReqDomain    {MBReqDomain_Nonshareable, MBReqDomain_InnerShareable, MBReqDomain_OuterShareable, MBReqDomain_FullSystem}"><del>MBReqDomain_InnerShareable</del></a><del>;
    when '11' domain = </del><a href="shared_pseudocode.html#MBReqDomain_FullSystem" title="enumeration MBReqDomain    {MBReqDomain_Nonshareable, MBReqDomain_InnerShareable, MBReqDomain_OuterShareable, MBReqDomain_FullSystem}"><del>MBReqDomain_FullSystem</del></a><del>;

case CRm&lt;1:0> of
    when '01' types = </del><a href="shared_pseudocode.html#MBReqTypes_Reads" title="enumeration MBReqTypes     {MBReqTypes_Reads, MBReqTypes_Writes, MBReqTypes_All}"><del>MBReqTypes_Reads</del></a><del>;
    when '10' types = </del><a href="shared_pseudocode.html#MBReqTypes_Writes" title="enumeration MBReqTypes     {MBReqTypes_Reads, MBReqTypes_Writes, MBReqTypes_All}"><del>MBReqTypes_Writes</del></a><del>;
    when '11' types = </del><a href="shared_pseudocode.html#MBReqTypes_All" title="enumeration MBReqTypes     {MBReqTypes_Reads, MBReqTypes_Writes, MBReqTypes_All}"><del>MBReqTypes_All</del></a><del>;
    otherwise
        types = </del><a href="shared_pseudocode.html#MBReqTypes_All" title="enumeration MBReqTypes     {MBReqTypes_Reads, MBReqTypes_Writes, MBReqTypes_All}"><del>MBReqTypes_All</del></a><del>;
        domain = </del><a href="shared_pseudocode.html#MBReqDomain_FullSystem" title="enumeration MBReqDomain    {MBReqDomain_Nonshareable, MBReqDomain_InnerShareable, MBReqDomain_OuterShareable, MBReqDomain_FullSystem}"><del>MBReqDomain_FullSystem</del></a><ins>// Empty.</ins><del>;</del></p><p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;option></td><td><a id="option" name="option"><p class="aml">Specifies an optional limitation on the barrier operation. Values are:</p><dl><dt>SY</dt><dd>Full system barrier operation, encoded as CRm = 0b1111. Can be omitted.</dd></dl><p class="aml">All other encodings of CRm are reserved. The corresponding instructions execute as full system barrier operations, but must not be relied upon by software.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm></td><td><a id="imm" name="imm"><p class="aml">Is an optional 4-bit unsigned immediate, in the range 0 to 15, defaulting to 15 and encoded in the "CRm" field.</p></a></td></tr></table></div><p class="syntax-notes"></p><div class="ps" psname="commonps"><a id="commonps" name="commonps"></a><h3 class="pseudocode">Operation</h3><p class="pseudocode"><del>case op of
    when </del><a href="shared_pseudocode.html#MemBarrierOp_DSB" title="enumeration MemBarrierOp   {MemBarrierOp_DSB, MemBarrierOp_DMB, MemBarrierOp_ISB}"><del>MemBarrierOp_DSB</del></a><a href="shared_pseudocode.html#impl-shared.DataSynchronizationBarrier.2" title="function: DataSynchronizationBarrier(MBReqDomain domain, MBReqTypes types)"><del>DataSynchronizationBarrier</del></a><del>(domain, types);
    when </del><a href="shared_pseudocode.html#MemBarrierOp_DMB" title="enumeration MemBarrierOp   {MemBarrierOp_DSB, MemBarrierOp_DMB, MemBarrierOp_ISB}"><del>MemBarrierOp_DMB</del></a><a href="shared_pseudocode.html#impl-shared.DataMemoryBarrier.2" title="function: DataMemoryBarrier(MBReqDomain domain, MBReqTypes types)"><del>DataMemoryBarrier</del></a><del>(domain, types);
    when </del><a href="shared_pseudocode.html#MemBarrierOp_ISB" title="enumeration MemBarrierOp   {MemBarrierOp_DSB, MemBarrierOp_DMB, MemBarrierOp_ISB}"><del>MemBarrierOp_ISB</del></a><a href="shared_pseudocode.html#impl-shared.InstructionSynchronizationBarrier.0" title="function: InstructionSynchronizationBarrier()">InstructionSynchronizationBarrier</a>();</p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/isb.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/isb.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div></body></html>