TimeQuest Timing Analyzer report for top
Mon Nov 18 18:47:40 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'controller:controller_u_controller|o_mode[0]'
 14. Slow 1200mV 85C Model Setup: 'buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk'
 15. Slow 1200mV 85C Model Setup: 'controller:controller_u_controller|debounce:u0_debounce|dly1_sw'
 16. Slow 1200mV 85C Model Setup: 'led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk'
 17. Slow 1200mV 85C Model Setup: 'controller:controller_u_controller|nco:u0_nco|o_gen_clk'
 18. Slow 1200mV 85C Model Setup: 'buzz:buzz_u_buzz|cnt[0]'
 19. Slow 1200mV 85C Model Setup: 'controller:controller_u_controller|debounce:u1_debounce|dly1_sw'
 20. Slow 1200mV 85C Model Setup: 'controller:controller_u_controller|debounce:u3_debounce|dly1_sw'
 21. Slow 1200mV 85C Model Hold: 'buzz:buzz_u_buzz|cnt[0]'
 22. Slow 1200mV 85C Model Hold: 'buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk'
 23. Slow 1200mV 85C Model Hold: 'controller:controller_u_controller|debounce:u0_debounce|dly1_sw'
 24. Slow 1200mV 85C Model Hold: 'controller:controller_u_controller|o_mode[0]'
 25. Slow 1200mV 85C Model Hold: 'clk'
 26. Slow 1200mV 85C Model Hold: 'controller:controller_u_controller|nco:u0_nco|o_gen_clk'
 27. Slow 1200mV 85C Model Hold: 'led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk'
 28. Slow 1200mV 85C Model Hold: 'controller:controller_u_controller|debounce:u1_debounce|dly1_sw'
 29. Slow 1200mV 85C Model Hold: 'controller:controller_u_controller|debounce:u3_debounce|dly1_sw'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'controller:controller_u_controller|o_mode[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'controller:controller_u_controller|nco:u0_nco|o_gen_clk'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'controller:controller_u_controller|debounce:u0_debounce|dly1_sw'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'controller:controller_u_controller|debounce:u1_debounce|dly1_sw'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'controller:controller_u_controller|debounce:u3_debounce|dly1_sw'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'buzz:buzz_u_buzz|cnt[0]'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Slow 1200mV 85C Model Metastability Report
 44. Slow 1200mV 0C Model Fmax Summary
 45. Slow 1200mV 0C Model Setup Summary
 46. Slow 1200mV 0C Model Hold Summary
 47. Slow 1200mV 0C Model Recovery Summary
 48. Slow 1200mV 0C Model Removal Summary
 49. Slow 1200mV 0C Model Minimum Pulse Width Summary
 50. Slow 1200mV 0C Model Setup: 'clk'
 51. Slow 1200mV 0C Model Setup: 'controller:controller_u_controller|o_mode[0]'
 52. Slow 1200mV 0C Model Setup: 'buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk'
 53. Slow 1200mV 0C Model Setup: 'controller:controller_u_controller|debounce:u0_debounce|dly1_sw'
 54. Slow 1200mV 0C Model Setup: 'led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk'
 55. Slow 1200mV 0C Model Setup: 'buzz:buzz_u_buzz|cnt[0]'
 56. Slow 1200mV 0C Model Setup: 'controller:controller_u_controller|nco:u0_nco|o_gen_clk'
 57. Slow 1200mV 0C Model Setup: 'controller:controller_u_controller|debounce:u1_debounce|dly1_sw'
 58. Slow 1200mV 0C Model Setup: 'controller:controller_u_controller|debounce:u3_debounce|dly1_sw'
 59. Slow 1200mV 0C Model Hold: 'buzz:buzz_u_buzz|cnt[0]'
 60. Slow 1200mV 0C Model Hold: 'buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk'
 61. Slow 1200mV 0C Model Hold: 'controller:controller_u_controller|debounce:u0_debounce|dly1_sw'
 62. Slow 1200mV 0C Model Hold: 'clk'
 63. Slow 1200mV 0C Model Hold: 'controller:controller_u_controller|o_mode[0]'
 64. Slow 1200mV 0C Model Hold: 'controller:controller_u_controller|nco:u0_nco|o_gen_clk'
 65. Slow 1200mV 0C Model Hold: 'led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk'
 66. Slow 1200mV 0C Model Hold: 'controller:controller_u_controller|debounce:u1_debounce|dly1_sw'
 67. Slow 1200mV 0C Model Hold: 'controller:controller_u_controller|debounce:u3_debounce|dly1_sw'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'controller:controller_u_controller|o_mode[0]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'controller:controller_u_controller|nco:u0_nco|o_gen_clk'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'controller:controller_u_controller|debounce:u0_debounce|dly1_sw'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'controller:controller_u_controller|debounce:u1_debounce|dly1_sw'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'controller:controller_u_controller|debounce:u3_debounce|dly1_sw'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'buzz:buzz_u_buzz|cnt[0]'
 77. Setup Times
 78. Hold Times
 79. Clock to Output Times
 80. Minimum Clock to Output Times
 81. Slow 1200mV 0C Model Metastability Report
 82. Fast 1200mV 0C Model Setup Summary
 83. Fast 1200mV 0C Model Hold Summary
 84. Fast 1200mV 0C Model Recovery Summary
 85. Fast 1200mV 0C Model Removal Summary
 86. Fast 1200mV 0C Model Minimum Pulse Width Summary
 87. Fast 1200mV 0C Model Setup: 'clk'
 88. Fast 1200mV 0C Model Setup: 'controller:controller_u_controller|o_mode[0]'
 89. Fast 1200mV 0C Model Setup: 'buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk'
 90. Fast 1200mV 0C Model Setup: 'controller:controller_u_controller|nco:u0_nco|o_gen_clk'
 91. Fast 1200mV 0C Model Setup: 'controller:controller_u_controller|debounce:u0_debounce|dly1_sw'
 92. Fast 1200mV 0C Model Setup: 'led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk'
 93. Fast 1200mV 0C Model Setup: 'buzz:buzz_u_buzz|cnt[0]'
 94. Fast 1200mV 0C Model Setup: 'controller:controller_u_controller|debounce:u1_debounce|dly1_sw'
 95. Fast 1200mV 0C Model Setup: 'controller:controller_u_controller|debounce:u3_debounce|dly1_sw'
 96. Fast 1200mV 0C Model Hold: 'buzz:buzz_u_buzz|cnt[0]'
 97. Fast 1200mV 0C Model Hold: 'buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk'
 98. Fast 1200mV 0C Model Hold: 'controller:controller_u_controller|o_mode[0]'
 99. Fast 1200mV 0C Model Hold: 'controller:controller_u_controller|debounce:u0_debounce|dly1_sw'
100. Fast 1200mV 0C Model Hold: 'clk'
101. Fast 1200mV 0C Model Hold: 'controller:controller_u_controller|nco:u0_nco|o_gen_clk'
102. Fast 1200mV 0C Model Hold: 'led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk'
103. Fast 1200mV 0C Model Hold: 'controller:controller_u_controller|debounce:u1_debounce|dly1_sw'
104. Fast 1200mV 0C Model Hold: 'controller:controller_u_controller|debounce:u3_debounce|dly1_sw'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'controller:controller_u_controller|o_mode[0]'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'controller:controller_u_controller|nco:u0_nco|o_gen_clk'
108. Fast 1200mV 0C Model Minimum Pulse Width: 'buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk'
109. Fast 1200mV 0C Model Minimum Pulse Width: 'led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'controller:controller_u_controller|debounce:u0_debounce|dly1_sw'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'controller:controller_u_controller|debounce:u1_debounce|dly1_sw'
112. Fast 1200mV 0C Model Minimum Pulse Width: 'controller:controller_u_controller|debounce:u3_debounce|dly1_sw'
113. Fast 1200mV 0C Model Minimum Pulse Width: 'buzz:buzz_u_buzz|cnt[0]'
114. Setup Times
115. Hold Times
116. Clock to Output Times
117. Minimum Clock to Output Times
118. Fast 1200mV 0C Model Metastability Report
119. Multicorner Timing Analysis Summary
120. Setup Times
121. Hold Times
122. Clock to Output Times
123. Minimum Clock to Output Times
124. Board Trace Model Assignments
125. Input Transition Times
126. Signal Integrity Metrics (Slow 1200mv 0c Model)
127. Signal Integrity Metrics (Slow 1200mv 85c Model)
128. Signal Integrity Metrics (Fast 1200mv 0c Model)
129. Setup Transfers
130. Hold Transfers
131. Report TCCS
132. Report RSKM
133. Unconstrained Paths
134. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; top                                                ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------+
; Clock Name                                                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                             ;
+-----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------+
; buzz:buzz_u_buzz|cnt[0]                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { buzz:buzz_u_buzz|cnt[0] }                                         ;
; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk }                        ;
; clk                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                             ;
; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { controller:controller_u_controller|debounce:u0_debounce|dly1_sw } ;
; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { controller:controller_u_controller|debounce:u1_debounce|dly1_sw } ;
; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { controller:controller_u_controller|debounce:u3_debounce|dly1_sw } ;
; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { controller:controller_u_controller|nco:u0_nco|o_gen_clk }         ;
; controller:controller_u_controller|o_mode[0]                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { controller:controller_u_controller|o_mode[0] }                    ;
; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk }                ;
+-----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                               ;
+-------------+-----------------+-----------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                      ; Note                                           ;
+-------------+-----------------+-----------------------------------------------------------------+------------------------------------------------+
; INF MHz     ; 423.73 MHz      ; buzz:buzz_u_buzz|cnt[0]                                         ; limit due to hold check                        ;
; 185.19 MHz  ; 185.19 MHz      ; controller:controller_u_controller|o_mode[0]                    ;                                                ;
; 228.1 MHz   ; 228.1 MHz       ; clk                                                             ;                                                ;
; 576.7 MHz   ; 500.0 MHz       ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; limit due to minimum period restriction (tmin) ;
; 711.24 MHz  ; 500.0 MHz       ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; limit due to minimum period restriction (tmin) ;
; 836.12 MHz  ; 500.0 MHz       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk                ; limit due to minimum period restriction (tmin) ;
; 1095.29 MHz ; 500.0 MHz       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; limit due to minimum period restriction (tmin) ;
; 1466.28 MHz ; 500.0 MHz       ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; limit due to minimum period restriction (tmin) ;
; 1466.28 MHz ; 500.0 MHz       ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+-----------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                      ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; clk                                                             ; -6.069 ; -512.667      ;
; controller:controller_u_controller|o_mode[0]                    ; -2.927 ; -54.118       ;
; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; -0.734 ; -3.292        ;
; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; -0.406 ; -0.708        ;
; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk                ; -0.196 ; -0.505        ;
; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; -0.032 ; -0.062        ;
; buzz:buzz_u_buzz|cnt[0]                                         ; -0.028 ; -0.028        ;
; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; 0.318  ; 0.000         ;
; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; 0.318  ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                       ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; buzz:buzz_u_buzz|cnt[0]                                         ; -1.263 ; -5.915        ;
; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; -0.467 ; -1.179        ;
; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; -0.287 ; -0.473        ;
; controller:controller_u_controller|o_mode[0]                    ; -0.163 ; -0.611        ;
; clk                                                             ; -0.114 ; -0.221        ;
; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; 0.121  ; 0.000         ;
; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk                ; 0.357  ; 0.000         ;
; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; 0.385  ; 0.000         ;
; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; 0.385  ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                        ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; clk                                                             ; -3.000 ; -169.000      ;
; controller:controller_u_controller|o_mode[0]                    ; -1.000 ; -25.803       ;
; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; -1.000 ; -8.000        ;
; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; -1.000 ; -5.000        ;
; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk                ; -1.000 ; -3.000        ;
; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; -1.000 ; -2.000        ;
; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; -1.000 ; -1.000        ;
; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; -1.000 ; -1.000        ;
; buzz:buzz_u_buzz|cnt[0]                                         ; 0.338  ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                 ;
+--------+------------------------------+-------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                   ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -6.069 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[0]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.522     ; 5.532      ;
; -6.069 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[1]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.522     ; 5.532      ;
; -6.069 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[2]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.522     ; 5.532      ;
; -6.069 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[4]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.522     ; 5.532      ;
; -6.063 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.522     ; 5.526      ;
; -6.063 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[5]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.522     ; 5.526      ;
; -6.063 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[7]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.522     ; 5.526      ;
; -6.063 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.522     ; 5.526      ;
; -5.927 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[0]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.521     ; 5.391      ;
; -5.927 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[1]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.521     ; 5.391      ;
; -5.927 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[2]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.521     ; 5.391      ;
; -5.927 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[4]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.521     ; 5.391      ;
; -5.921 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.521     ; 5.385      ;
; -5.921 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[5]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.521     ; 5.385      ;
; -5.921 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[7]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.521     ; 5.385      ;
; -5.921 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.521     ; 5.385      ;
; -5.891 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[0]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.522     ; 5.354      ;
; -5.891 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[1]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.522     ; 5.354      ;
; -5.891 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[2]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.522     ; 5.354      ;
; -5.891 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[4]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.522     ; 5.354      ;
; -5.885 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.522     ; 5.348      ;
; -5.885 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[5]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.522     ; 5.348      ;
; -5.885 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[7]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.522     ; 5.348      ;
; -5.885 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.522     ; 5.348      ;
; -5.729 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[0]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.523     ; 5.191      ;
; -5.729 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[1]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.523     ; 5.191      ;
; -5.729 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[2]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.523     ; 5.191      ;
; -5.729 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[4]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.523     ; 5.191      ;
; -5.723 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.523     ; 5.185      ;
; -5.723 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[5]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.523     ; 5.185      ;
; -5.723 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[7]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.523     ; 5.185      ;
; -5.723 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.523     ; 5.185      ;
; -5.715 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[6]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.168     ; 5.532      ;
; -5.708 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.526      ;
; -5.708 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.526      ;
; -5.708 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[11]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.526      ;
; -5.708 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[12]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.526      ;
; -5.708 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[13]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.526      ;
; -5.708 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[14]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.526      ;
; -5.708 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[15]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.526      ;
; -5.573 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[6]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.391      ;
; -5.566 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.385      ;
; -5.566 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.385      ;
; -5.566 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[11]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.385      ;
; -5.566 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[12]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.385      ;
; -5.566 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[13]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.385      ;
; -5.566 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[14]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.385      ;
; -5.566 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[15]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.385      ;
; -5.537 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[6]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.168     ; 5.354      ;
; -5.530 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.348      ;
; -5.530 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.348      ;
; -5.530 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[11]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.348      ;
; -5.530 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[12]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.348      ;
; -5.530 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[13]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.348      ;
; -5.530 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[14]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.348      ;
; -5.530 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[15]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.348      ;
; -5.493 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[31]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.311      ;
; -5.493 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[17]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.311      ;
; -5.493 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[18]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.311      ;
; -5.493 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[19]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.311      ;
; -5.493 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[20]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.311      ;
; -5.493 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[21]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.311      ;
; -5.493 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[22]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.311      ;
; -5.493 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[23]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.311      ;
; -5.493 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[24]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.311      ;
; -5.493 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[25]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.311      ;
; -5.493 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[26]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.311      ;
; -5.493 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[27]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.311      ;
; -5.493 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[28]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.311      ;
; -5.493 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[29]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.311      ;
; -5.493 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[30]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.311      ;
; -5.441 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.168     ; 5.258      ;
; -5.375 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[6]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.169     ; 5.191      ;
; -5.368 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.168     ; 5.185      ;
; -5.368 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.168     ; 5.185      ;
; -5.368 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[11]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.168     ; 5.185      ;
; -5.368 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[12]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.168     ; 5.185      ;
; -5.368 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[13]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.168     ; 5.185      ;
; -5.368 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[14]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.168     ; 5.185      ;
; -5.368 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[15]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.168     ; 5.185      ;
; -5.351 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[31]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.170      ;
; -5.351 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[17]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.170      ;
; -5.351 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[18]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.170      ;
; -5.351 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[19]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.170      ;
; -5.351 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[20]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.170      ;
; -5.351 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[21]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.170      ;
; -5.351 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[22]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.170      ;
; -5.351 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[23]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.170      ;
; -5.351 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[24]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.170      ;
; -5.351 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[25]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.170      ;
; -5.351 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[26]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.170      ;
; -5.351 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[27]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.170      ;
; -5.351 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[28]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.170      ;
; -5.351 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[29]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.170      ;
; -5.351 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[30]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.170      ;
; -5.318 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[16]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.166     ; 5.137      ;
; -5.315 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[31]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.133      ;
; -5.315 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[17]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.133      ;
; -5.315 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[18]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.133      ;
; -5.315 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[19]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.167     ; 5.133      ;
+--------+------------------------------+-------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'controller:controller_u_controller|o_mode[0]'                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -2.927 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -2.124     ; 1.798      ;
; -2.897 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -2.124     ; 1.768      ;
; -2.756 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -2.124     ; 1.627      ;
; -2.666 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -2.124     ; 1.537      ;
; -2.622 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -2.124     ; 1.493      ;
; -2.573 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -2.124     ; 1.444      ;
; -2.200 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|o_min[4]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.541     ; 1.379      ;
; -2.075 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|o_min[1]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.440     ; 1.243      ;
; -2.072 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|o_min[0]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.439     ; 1.245      ;
; -2.048 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|o_min[5]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.543     ; 1.229      ;
; -2.002 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|o_sec[5]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.506     ; 1.216      ;
; -1.985 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|o_sec[2]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.494     ; 1.216      ;
; -1.905 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|o_min[2]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.541     ; 1.082      ;
; -1.899 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; minsec:minsec_u_minsec|o_min[2]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.137     ; 1.480      ;
; -1.842 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|o_sec[1]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.364     ; 1.086      ;
; -1.837 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; minsec:minsec_u_minsec|o_sec[3]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.494     ; 1.069      ;
; -1.814 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; minsec:minsec_u_minsec|o_sec[4]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.363     ; 1.063      ;
; -1.758 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|o_min[3]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.426     ; 0.945      ;
; -1.705 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|o_sec[0]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.372     ; 0.945      ;
; -1.681 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; minsec:minsec_u_minsec|o_sec[3]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.139      ; 1.546      ;
; -1.635 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|o_min[5]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.139     ; 1.220      ;
; -1.628 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; minsec:minsec_u_minsec|o_min[3]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.022     ; 1.219      ;
; -1.599 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; minsec:minsec_u_minsec|o_min[4]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.137     ; 1.182      ;
; -1.515 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; minsec:minsec_u_minsec|o_sec[2]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.139      ; 1.379      ;
; -1.368 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 2.167      ;
; -1.368 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 2.167      ;
; -1.368 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 2.167      ;
; -1.368 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 2.167      ;
; -1.368 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 2.167      ;
; -1.368 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 2.167      ;
; -1.365 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; minsec:minsec_u_minsec|o_sec[5]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.127      ; 1.212      ;
; -1.364 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; minsec:minsec_u_minsec|o_min[1]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.036     ; 0.936      ;
; -1.364 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|o_sec[0]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.261      ; 1.237      ;
; -1.361 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; minsec:minsec_u_minsec|o_sec[4]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.270      ; 1.243      ;
; -1.354 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|o_min[0]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.035     ; 0.931      ;
; -1.336 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 2.135      ;
; -1.336 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 2.135      ;
; -1.336 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 2.135      ;
; -1.336 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 2.135      ;
; -1.336 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 2.135      ;
; -1.336 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 2.135      ;
; -1.300 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.910      ;
; -1.300 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.910      ;
; -1.300 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.910      ;
; -1.300 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.910      ;
; -1.300 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.910      ;
; -1.300 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.910      ;
; -1.250 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.860      ;
; -1.250 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.860      ;
; -1.250 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.860      ;
; -1.250 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.860      ;
; -1.250 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.860      ;
; -1.250 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.860      ;
; -1.199 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; minsec:minsec_u_minsec|o_sec[1]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.269      ; 1.076      ;
; -1.178 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.977      ;
; -1.178 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.977      ;
; -1.178 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.977      ;
; -1.178 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.977      ;
; -1.178 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.977      ;
; -1.178 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.977      ;
; -1.127 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.737      ;
; -1.127 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.737      ;
; -1.127 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.737      ;
; -1.127 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.737      ;
; -1.127 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.737      ;
; -1.127 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.737      ;
; -1.113 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.912      ;
; -1.113 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.912      ;
; -1.113 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.912      ;
; -1.113 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.912      ;
; -1.113 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.912      ;
; -1.113 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.912      ;
; -1.100 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.899      ;
; -1.100 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.899      ;
; -1.100 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.899      ;
; -1.100 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.899      ;
; -1.100 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.899      ;
; -1.100 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.899      ;
; -1.036 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.646      ;
; -1.033 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.832      ;
; -1.033 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.832      ;
; -1.033 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.832      ;
; -1.033 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.832      ;
; -1.033 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.832      ;
; -1.033 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.196     ; 1.832      ;
; -1.030 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.640      ;
; -1.030 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.640      ;
; -1.030 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.640      ;
; -1.030 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.640      ;
; -1.030 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.385     ; 1.640      ;
; -1.001 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.061     ; 1.935      ;
; -1.001 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.061     ; 1.935      ;
; -1.001 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.061     ; 1.935      ;
; -1.001 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.061     ; 1.935      ;
; -1.001 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.061     ; 1.935      ;
; -1.001 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.061     ; 1.935      ;
; -0.989 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.061     ; 1.923      ;
; -0.989 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.061     ; 1.923      ;
; -0.989 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.061     ; 1.923      ;
; -0.989 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.061     ; 1.923      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk'                                                                                                                   ;
+--------+-------------------------+-------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.734 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.043     ; 1.706      ;
; -0.722 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.043     ; 1.694      ;
; -0.612 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.043     ; 1.584      ;
; -0.612 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.043     ; 1.584      ;
; -0.612 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.043     ; 1.584      ;
; -0.612 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.043     ; 1.584      ;
; -0.607 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.038     ; 1.584      ;
; -0.606 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.043     ; 1.578      ;
; -0.600 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.043     ; 1.572      ;
; -0.571 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.043     ; 1.543      ;
; -0.517 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.043     ; 1.489      ;
; -0.468 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.043     ; 1.440      ;
; -0.351 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.043     ; 1.323      ;
; -0.351 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.043     ; 1.323      ;
; -0.351 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.043     ; 1.323      ;
; -0.346 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.038     ; 1.323      ;
; -0.152 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.500        ; 1.663      ; 2.519      ;
; -0.125 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.500        ; 1.663      ; 2.492      ;
; -0.080 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.038     ; 1.057      ;
; 0.212  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; 1.663      ; 2.655      ;
; 0.263  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.500        ; 1.663      ; 2.104      ;
; 0.379  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.500        ; 1.663      ; 1.988      ;
; 0.385  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.500        ; 1.663      ; 1.982      ;
; 0.457  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; 1.663      ; 2.410      ;
; 0.760  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; 1.663      ; 2.107      ;
; 0.766  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; 1.663      ; 2.101      ;
; 0.882  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; 1.663      ; 1.985      ;
+--------+-------------------------+-------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'controller:controller_u_controller|debounce:u0_debounce|dly1_sw'                                                                                                                                                                                    ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.406 ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 1.000        ; -0.038     ; 1.383      ;
; -0.302 ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 1.000        ; -0.042     ; 1.275      ;
; 0.323  ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 0.500        ; 1.381      ; 1.762      ;
; 0.387  ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 0.500        ; 1.381      ; 1.698      ;
; 0.809  ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 1.000        ; 1.381      ; 1.776      ;
; 0.918  ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 1.000        ; 1.381      ; 1.667      ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk'                                                                                                                                                                           ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.196 ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.063     ; 1.128      ;
; -0.169 ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.063     ; 1.101      ;
; -0.140 ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.063     ; 1.072      ;
; 0.090  ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.063     ; 0.842      ;
; 0.210  ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.063     ; 0.722      ;
; 0.211  ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.063     ; 0.721      ;
; 0.273  ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.063     ; 0.659      ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'controller:controller_u_controller|nco:u0_nco|o_gen_clk'                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -0.032 ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|debounce:u1_debounce|dly2_sw ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.500        ; 1.619      ; 2.355      ;
; -0.018 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly2_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.500        ; 1.619      ; 2.341      ;
; -0.012 ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|debounce:u3_debounce|dly2_sw ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.500        ; 1.619      ; 2.335      ;
; 0.087  ; controller:controller_u_controller|debounce:u2_debounce|dly1_sw ; controller:controller_u_controller|debounce:u2_debounce|dly2_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.000        ; -0.043     ; 0.865      ;
; 0.542  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly2_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.000        ; 1.619      ; 2.281      ;
; 0.546  ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|debounce:u3_debounce|dly2_sw ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.000        ; 1.619      ; 2.277      ;
; 0.548  ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|debounce:u1_debounce|dly2_sw ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.000        ; 1.619      ; 2.275      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'buzz:buzz_u_buzz|cnt[0]'                                                                                                                        ;
+--------+-------------------------+------------------------------+------------------------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                      ; Launch Clock                             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------+------------------------------------------+-------------------------+--------------+------------+------------+
; -0.028 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.726      ; 2.038      ;
; 0.015  ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.746      ; 2.010      ;
; 0.036  ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.748      ; 1.993      ;
; 0.096  ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.748      ; 1.913      ;
; 0.100  ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.748      ; 1.928      ;
; 0.126  ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.726      ; 1.884      ;
; 0.157  ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.746      ; 1.868      ;
; 0.178  ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.726      ; 1.832      ;
; 0.183  ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.748      ; 1.846      ;
; 0.263  ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.726      ; 1.747      ;
; 0.287  ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.746      ; 1.738      ;
; 0.313  ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.748      ; 1.716      ;
; 0.319  ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.748      ; 1.690      ;
; 0.321  ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.746      ; 1.704      ;
; 0.321  ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.748      ; 1.707      ;
; 0.345  ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.748      ; 1.664      ;
; 0.347  ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.748      ; 1.682      ;
; 0.347  ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.748      ; 1.681      ;
; 0.409  ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.748      ; 1.600      ;
; 0.411  ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.748      ; 1.617      ;
; 0.504  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.500        ; 3.476      ; 2.945      ;
; 0.517  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.500        ; 3.498      ; 2.931      ;
; 0.519  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.500        ; 3.498      ; 2.948      ;
; 0.560  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.500        ; 3.496      ; 2.904      ;
; 0.581  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.500        ; 3.498      ; 2.887      ;
; 1.064  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 3.476      ; 2.885      ;
; 1.086  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 3.496      ; 2.878      ;
; 1.104  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 3.498      ; 2.844      ;
; 1.106  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 3.498      ; 2.861      ;
; 1.112  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 3.498      ; 2.856      ;
+--------+-------------------------+------------------------------+------------------------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'controller:controller_u_controller|debounce:u1_debounce|dly1_sw'                                                                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.318 ; controller:controller_u_controller|o_position ; controller:controller_u_controller|o_position ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; 1.000        ; -0.038     ; 0.659      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'controller:controller_u_controller|debounce:u3_debounce|dly1_sw'                                                                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.318 ; controller:controller_u_controller|o_alarm_en ; controller:controller_u_controller|o_alarm_en ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; 1.000        ; -0.038     ; 0.659      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'buzz:buzz_u_buzz|cnt[0]'                                                                                                                         ;
+--------+-------------------------+------------------------------+------------------------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                      ; Launch Clock                             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------+------------------------------------------+-------------------------+--------------+------------+------------+
; -1.263 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 3.645      ; 2.581      ;
; -1.245 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 3.643      ; 2.597      ;
; -1.148 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 3.644      ; 2.695      ;
; -1.134 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 3.644      ; 2.709      ;
; -1.125 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 3.622      ; 2.696      ;
; -0.680 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; -0.500       ; 3.645      ; 2.684      ;
; -0.657 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; -0.500       ; 3.643      ; 2.705      ;
; -0.616 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; -0.500       ; 3.644      ; 2.747      ;
; -0.602 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; -0.500       ; 3.644      ; 2.761      ;
; -0.601 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; -0.500       ; 3.622      ; 2.740      ;
; -0.542 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.981      ; 1.449      ;
; -0.528 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.981      ; 1.463      ;
; -0.514 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.982      ; 1.478      ;
; -0.491 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.980      ; 1.499      ;
; -0.491 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.981      ; 1.500      ;
; -0.488 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.981      ; 1.503      ;
; -0.477 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.981      ; 1.514      ;
; -0.475 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.981      ; 1.516      ;
; -0.474 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.981      ; 1.517      ;
; -0.468 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.959      ; 1.501      ;
; -0.461 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.981      ; 1.530      ;
; -0.458 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.982      ; 1.534      ;
; -0.440 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.980      ; 1.550      ;
; -0.436 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.959      ; 1.533      ;
; -0.352 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.982      ; 1.640      ;
; -0.340 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.959      ; 1.629      ;
; -0.334 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.980      ; 1.656      ;
; -0.281 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.982      ; 1.711      ;
; -0.263 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.980      ; 1.727      ;
; -0.169 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.959      ; 1.800      ;
+--------+-------------------------+------------------------------+------------------------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk'                                                                                                                    ;
+--------+-------------------------+-------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.467 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 1.750      ; 1.649      ;
; -0.357 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 1.750      ; 1.759      ;
; -0.355 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 1.750      ; 1.761      ;
; 0.073  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 1.750      ; 2.189      ;
; 0.146  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; -0.500       ; 1.750      ; 1.762      ;
; 0.148  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; -0.500       ; 1.750      ; 1.764      ;
; 0.157  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 1.750      ; 2.273      ;
; 0.258  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; -0.500       ; 1.750      ; 1.874      ;
; 0.594  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; -0.500       ; 1.750      ; 2.210      ;
; 0.612  ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.038      ; 0.807      ;
; 0.635  ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.038      ; 0.830      ;
; 0.673  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; -0.500       ; 1.750      ; 2.289      ;
; 0.752  ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.038      ; 0.947      ;
; 0.881  ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.043      ; 1.081      ;
; 0.906  ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.043      ; 1.106      ;
; 0.917  ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.043      ; 1.117      ;
; 0.919  ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.043      ; 1.119      ;
; 1.016  ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.043      ; 1.216      ;
; 1.018  ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.043      ; 1.218      ;
; 1.027  ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.043      ; 1.227      ;
; 1.027  ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.043      ; 1.227      ;
; 1.027  ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.043      ; 1.227      ;
; 1.220  ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.043      ; 1.420      ;
; 1.220  ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.043      ; 1.420      ;
; 1.220  ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.043      ; 1.420      ;
; 1.220  ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.043      ; 1.420      ;
; 1.269  ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.043      ; 1.469      ;
+--------+-------------------------+-------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'controller:controller_u_controller|debounce:u0_debounce|dly1_sw'                                                                                                                                                                                     ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.287 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 0.000        ; 1.509      ; 1.588      ;
; -0.186 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 0.000        ; 1.509      ; 1.689      ;
; 0.251  ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; -0.500       ; 1.509      ; 1.626      ;
; 0.310  ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; -0.500       ; 1.509      ; 1.685      ;
; 0.790  ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 0.000        ; 0.038      ; 0.985      ;
; 0.995  ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 0.000        ; 0.042      ; 1.194      ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'controller:controller_u_controller|o_mode[0]'                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.163 ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_sec[4]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 2.350      ; 2.197      ;
; -0.122 ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_sec[0]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 2.341      ; 2.229      ;
; -0.122 ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_sec[1]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 2.349      ; 2.237      ;
; -0.085 ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_min[3]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 2.337      ; 2.262      ;
; -0.061 ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_min[1]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 2.322      ; 2.271      ;
; -0.058 ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_min[0]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 2.324      ; 2.276      ;
; 0.077  ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_min[4]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 2.217      ; 2.304      ;
; 0.080  ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_min[2]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 2.217      ; 2.307      ;
; 0.089  ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_sec[2]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 2.213      ; 2.312      ;
; 0.127  ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_min[5]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 2.215      ; 2.352      ;
; 0.128  ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_sec[3]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 2.213      ; 2.351      ;
; 0.146  ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_sec[5]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 2.200      ; 2.356      ;
; 0.418  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 0.636      ;
; 0.547  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 0.765      ;
; 0.574  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.575  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.575  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.576  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 0.794      ;
; 0.578  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.062      ; 0.797      ;
; 0.578  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 0.796      ;
; 0.579  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.062      ; 0.798      ;
; 0.582  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 0.800      ;
; 0.583  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.062      ; 0.802      ;
; 0.583  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 0.801      ;
; 0.584  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 0.802      ;
; 0.589  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 0.807      ;
; 0.590  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 0.808      ;
; 0.591  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 0.809      ;
; 0.592  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.592  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.593  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 0.811      ;
; 0.593  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 0.811      ;
; 0.603  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.609  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 0.827      ;
; 0.617  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 0.835      ;
; 0.701  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 0.919      ;
; 0.849  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.849  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.067      ;
; 0.852  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.070      ;
; 0.853  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.062      ; 1.072      ;
; 0.856  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.074      ;
; 0.862  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.862  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.863  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.864  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.865  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; minsec:minsec_u_minsec|o_sec[1]                                 ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; -0.500       ; 0.568      ; 0.953      ;
; 0.866  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.867  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.085      ;
; 0.867  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.085      ;
; 0.868  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.062      ; 1.087      ;
; 0.870  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.088      ;
; 0.871  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.089      ;
; 0.872  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.090      ;
; 0.873  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.062      ; 1.092      ;
; 0.873  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.091      ;
; 0.875  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.062      ; 1.094      ;
; 0.877  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.095      ;
; 0.878  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.096      ;
; 0.879  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.097      ;
; 0.879  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.097      ;
; 0.879  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.097      ;
; 0.881  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.099      ;
; 0.887  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.105      ;
; 0.889  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.107      ;
; 0.948  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; minsec:minsec_u_minsec|o_sec[4]                                 ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; -0.500       ; 0.569      ; 1.037      ;
; 0.959  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.062      ; 1.178      ;
; 0.959  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.177      ;
; 0.961  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.179      ;
; 0.962  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.180      ;
; 0.963  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.062      ; 1.182      ;
; 0.964  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.182      ;
; 0.965  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.062      ; 1.184      ;
; 0.966  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.184      ;
; 0.973  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.191      ;
; 0.974  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.192      ;
; 0.976  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.194      ;
; 0.977  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.195      ;
; 0.977  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.195      ;
; 0.978  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.062      ; 1.197      ;
; 0.979  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.197      ;
; 0.982  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.200      ;
; 0.983  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.201      ;
; 0.985  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.062      ; 1.204      ;
; 0.987  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.062      ; 1.206      ;
; 0.989  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.207      ;
; 0.989  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.207      ;
; 0.991  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.209      ;
; 0.993  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.211      ;
; 0.999  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.217      ;
; 1.001  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.219      ;
; 1.046  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|o_min[0]                                 ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; -0.500       ; 0.275      ; 0.841      ;
; 1.049  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; minsec:minsec_u_minsec|o_min[1]                                 ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; -0.500       ; 0.273      ; 0.842      ;
; 1.052  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|o_sec[0]                                 ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; -0.500       ; 0.560      ; 1.132      ;
; 1.071  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.289      ;
; 1.074  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.292      ;
; 1.075  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.062      ; 1.294      ;
; 1.086  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.304      ;
; 1.089  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.307      ;
; 1.097  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.062      ; 1.316      ;
; 1.103  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.061      ; 1.321      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -0.114 ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; clk         ; 0.000        ; 2.179      ; 2.451      ;
; -0.107 ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                ; clk         ; 0.000        ; 2.193      ; 2.462      ;
; 0.040  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk        ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk        ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk        ; clk         ; 0.000        ; 2.174      ; 2.600      ;
; 0.342  ; buzz:buzz_u_buzz|nco:u_nco_buzz|o_gen_clk               ; buzz:buzz_u_buzz|nco:u_nco_buzz|o_gen_clk               ; clk                                                     ; clk         ; 0.000        ; 0.078      ; 0.577      ;
; 0.358  ; minsec:minsec_u_minsec|o_alarm                          ; minsec:minsec_u_minsec|o_alarm                          ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.382  ; controller:controller_u_controller|nco:u1_nco|o_gen_clk ; controller:controller_u_controller|nco:u1_nco|o_gen_clk ; clk                                                     ; clk         ; 0.000        ; 0.038      ; 0.577      ;
; 0.435  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                ; clk         ; -0.500       ; 2.193      ; 2.504      ;
; 0.460  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; clk         ; -0.500       ; 2.179      ; 2.525      ;
; 0.478  ; controller:controller_u_controller|nco:u1_nco|cnt[15]   ; controller:controller_u_controller|nco:u1_nco|cnt[16]   ; clk                                                     ; clk         ; 0.000        ; 0.427      ; 1.062      ;
; 0.478  ; controller:controller_u_controller|nco:u1_nco|cnt[17]   ; controller:controller_u_controller|nco:u1_nco|cnt[18]   ; clk                                                     ; clk         ; 0.000        ; 0.428      ; 1.063      ;
; 0.479  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[27]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[28]          ; clk                                                     ; clk         ; 0.000        ; 0.428      ; 1.064      ;
; 0.490  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]                  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]                  ; clk                                                     ; clk         ; 0.000        ; 0.432      ; 1.079      ;
; 0.492  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]                  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]                 ; clk                                                     ; clk         ; 0.000        ; 0.432      ; 1.081      ;
; 0.496  ; controller:controller_u_controller|nco:u1_nco|cnt[14]   ; controller:controller_u_controller|nco:u1_nco|cnt[16]   ; clk                                                     ; clk         ; 0.000        ; 0.427      ; 1.080      ;
; 0.497  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[26]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[28]          ; clk                                                     ; clk         ; 0.000        ; 0.428      ; 1.082      ;
; 0.553  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[13]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[13]                 ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.787      ;
; 0.553  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[15]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[15]                 ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.787      ;
; 0.554  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[11]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[11]                 ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.788      ;
; 0.554  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[19]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[19]                 ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.788      ;
; 0.554  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[29]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[29]                 ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.788      ;
; 0.554  ; controller:controller_u_controller|nco:u1_nco|cnt[19]   ; controller:controller_u_controller|nco:u1_nco|cnt[19]   ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.788      ;
; 0.554  ; controller:controller_u_controller|nco:u1_nco|cnt[29]   ; controller:controller_u_controller|nco:u1_nco|cnt[29]   ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.788      ;
; 0.555  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[31]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[31]                 ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.789      ;
; 0.555  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[17]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[17]                 ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.789      ;
; 0.555  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[21]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[21]                 ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.789      ;
; 0.555  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[27]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[27]                 ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.789      ;
; 0.555  ; controller:controller_u_controller|nco:u1_nco|cnt[31]   ; controller:controller_u_controller|nco:u1_nco|cnt[31]   ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.789      ;
; 0.555  ; controller:controller_u_controller|nco:u1_nco|cnt[21]   ; controller:controller_u_controller|nco:u1_nco|cnt[21]   ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.789      ;
; 0.555  ; controller:controller_u_controller|nco:u1_nco|cnt[27]   ; controller:controller_u_controller|nco:u1_nco|cnt[27]   ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.789      ;
; 0.556  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[22]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[22]                 ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.790      ;
; 0.556  ; controller:controller_u_controller|nco:u1_nco|cnt[22]   ; controller:controller_u_controller|nco:u1_nco|cnt[22]   ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.790      ;
; 0.556  ; controller:controller_u_controller|nco:u1_nco|cnt[16]   ; controller:controller_u_controller|nco:u1_nco|cnt[16]   ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.790      ;
; 0.556  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]                  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]                  ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.790      ;
; 0.557  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[14]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[14]                 ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.791      ;
; 0.557  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[18]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[18]                 ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.791      ;
; 0.557  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[23]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[23]                 ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.791      ;
; 0.557  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[25]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[25]                 ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.791      ;
; 0.557  ; controller:controller_u_controller|nco:u1_nco|cnt[23]   ; controller:controller_u_controller|nco:u1_nco|cnt[23]   ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.791      ;
; 0.557  ; controller:controller_u_controller|nco:u1_nco|cnt[25]   ; controller:controller_u_controller|nco:u1_nco|cnt[25]   ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.791      ;
; 0.557  ; controller:controller_u_controller|nco:u1_nco|cnt[18]   ; controller:controller_u_controller|nco:u1_nco|cnt[18]   ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.791      ;
; 0.558  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[12]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[12]                 ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.792      ;
; 0.558  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[30]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[30]                 ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.792      ;
; 0.558  ; controller:controller_u_controller|nco:u1_nco|cnt[30]   ; controller:controller_u_controller|nco:u1_nco|cnt[30]   ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.792      ;
; 0.558  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]                 ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.792      ;
; 0.559  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[20]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[20]                 ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.793      ;
; 0.559  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[24]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[24]                 ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.793      ;
; 0.559  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[26]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[26]                 ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.793      ;
; 0.559  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[28]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[28]                 ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.793      ;
; 0.559  ; controller:controller_u_controller|nco:u1_nco|cnt[20]   ; controller:controller_u_controller|nco:u1_nco|cnt[20]   ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.793      ;
; 0.559  ; controller:controller_u_controller|nco:u1_nco|cnt[28]   ; controller:controller_u_controller|nco:u1_nco|cnt[28]   ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.793      ;
; 0.559  ; controller:controller_u_controller|nco:u1_nco|cnt[24]   ; controller:controller_u_controller|nco:u1_nco|cnt[24]   ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.793      ;
; 0.559  ; controller:controller_u_controller|nco:u1_nco|cnt[26]   ; controller:controller_u_controller|nco:u1_nco|cnt[26]   ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.793      ;
; 0.559  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[28]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[28]          ; clk                                                     ; clk         ; 0.000        ; 0.077      ; 0.793      ;
; 0.559  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk        ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk        ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk        ; clk         ; -0.500       ; 2.174      ; 2.619      ;
; 0.567  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]                  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]                  ; clk                                                     ; clk         ; 0.000        ; 0.063      ; 0.787      ;
; 0.568  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[5]                  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[5]                  ; clk                                                     ; clk         ; 0.000        ; 0.063      ; 0.788      ;
; 0.568  ; controller:controller_u_controller|nco:u1_nco|cnt[3]    ; controller:controller_u_controller|nco:u1_nco|cnt[3]    ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.787      ;
; 0.568  ; controller:controller_u_controller|nco:u1_nco|cnt[13]   ; controller:controller_u_controller|nco:u1_nco|cnt[13]   ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.787      ;
; 0.568  ; controller:controller_u_controller|nco:u1_nco|cnt[15]   ; controller:controller_u_controller|nco:u1_nco|cnt[15]   ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.787      ;
; 0.568  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[3]                   ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[3]                   ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.787      ;
; 0.568  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[13]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[13]                  ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.787      ;
; 0.568  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[15]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[15]                  ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.787      ;
; 0.568  ; controller:controller_u_controller|nco:u0_nco|cnt[3]    ; controller:controller_u_controller|nco:u0_nco|cnt[3]    ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.787      ;
; 0.568  ; controller:controller_u_controller|nco:u0_nco|cnt[13]   ; controller:controller_u_controller|nco:u0_nco|cnt[13]   ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.787      ;
; 0.568  ; controller:controller_u_controller|nco:u0_nco|cnt[15]   ; controller:controller_u_controller|nco:u0_nco|cnt[15]   ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.787      ;
; 0.569  ; controller:controller_u_controller|nco:u1_nco|cnt[1]    ; controller:controller_u_controller|nco:u1_nco|cnt[1]    ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.569  ; controller:controller_u_controller|nco:u1_nco|cnt[5]    ; controller:controller_u_controller|nco:u1_nco|cnt[5]    ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.569  ; controller:controller_u_controller|nco:u1_nco|cnt[11]   ; controller:controller_u_controller|nco:u1_nco|cnt[11]   ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.569  ; controller:controller_u_controller|nco:u1_nco|cnt[17]   ; controller:controller_u_controller|nco:u1_nco|cnt[17]   ; clk                                                     ; clk         ; 0.000        ; 0.063      ; 0.789      ;
; 0.569  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[3]           ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[3]           ; clk                                                     ; clk         ; 0.000        ; 0.061      ; 0.787      ;
; 0.569  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[13]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[13]          ; clk                                                     ; clk         ; 0.000        ; 0.061      ; 0.787      ;
; 0.569  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[15]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[15]          ; clk                                                     ; clk         ; 0.000        ; 0.061      ; 0.787      ;
; 0.569  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[19]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[19]          ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.569  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[29]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[29]          ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.569  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[1]                   ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[1]                   ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.569  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[5]                   ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[5]                   ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.569  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[11]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[11]                  ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.569  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[19]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[19]                  ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.569  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[29]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[29]                  ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.569  ; controller:controller_u_controller|nco:u0_nco|cnt[1]    ; controller:controller_u_controller|nco:u0_nco|cnt[1]    ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.569  ; controller:controller_u_controller|nco:u0_nco|cnt[5]    ; controller:controller_u_controller|nco:u0_nco|cnt[5]    ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.569  ; controller:controller_u_controller|nco:u0_nco|cnt[11]   ; controller:controller_u_controller|nco:u0_nco|cnt[11]   ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.570  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[7]                  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[7]                  ; clk                                                     ; clk         ; 0.000        ; 0.063      ; 0.790      ;
; 0.570  ; controller:controller_u_controller|nco:u1_nco|cnt[6]    ; controller:controller_u_controller|nco:u1_nco|cnt[6]    ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[11]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[11]          ; clk                                                     ; clk         ; 0.000        ; 0.061      ; 0.788      ;
; 0.570  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[1]           ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[1]           ; clk                                                     ; clk         ; 0.000        ; 0.061      ; 0.788      ;
; 0.570  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[5]           ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[5]           ; clk                                                     ; clk         ; 0.000        ; 0.061      ; 0.788      ;
; 0.570  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[17]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[17]          ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[21]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[21]          ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[27]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[27]          ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[31]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[31]          ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[31]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[31]                  ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[6]                   ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[6]                   ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[17]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[17]                  ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[21]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[21]                  ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[27]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[27]                  ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570  ; controller:controller_u_controller|nco:u0_nco|cnt[6]    ; controller:controller_u_controller|nco:u0_nco|cnt[6]    ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570  ; controller:controller_u_controller|nco:u0_nco|cnt[19]   ; controller:controller_u_controller|nco:u0_nco|cnt[19]   ; clk                                                     ; clk         ; 0.000        ; 0.061      ; 0.788      ;
; 0.570  ; controller:controller_u_controller|nco:u0_nco|cnt[29]   ; controller:controller_u_controller|nco:u0_nco|cnt[29]   ; clk                                                     ; clk         ; 0.000        ; 0.061      ; 0.788      ;
; 0.571  ; controller:controller_u_controller|nco:u1_nco|cnt[7]    ; controller:controller_u_controller|nco:u1_nco|cnt[7]    ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.790      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'controller:controller_u_controller|nco:u0_nco|o_gen_clk'                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.121 ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|debounce:u1_debounce|dly2_sw ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.000        ; 1.705      ; 2.192      ;
; 0.122 ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|debounce:u3_debounce|dly2_sw ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.000        ; 1.705      ; 2.193      ;
; 0.126 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly2_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.000        ; 1.705      ; 2.197      ;
; 0.521 ; controller:controller_u_controller|debounce:u2_debounce|dly1_sw ; controller:controller_u_controller|debounce:u2_debounce|dly2_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.000        ; 0.043      ; 0.721      ;
; 0.678 ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|debounce:u3_debounce|dly2_sw ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -0.500       ; 1.705      ; 2.249      ;
; 0.684 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly2_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -0.500       ; 1.705      ; 2.255      ;
; 0.697 ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|debounce:u1_debounce|dly2_sw ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -0.500       ; 1.705      ; 2.268      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk'                                                                                                                                                                           ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.357 ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.063      ; 0.580      ;
; 0.397 ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.063      ; 0.617      ;
; 0.397 ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.063      ; 0.617      ;
; 0.471 ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.063      ; 0.691      ;
; 0.660 ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.063      ; 0.880      ;
; 0.678 ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.063      ; 0.898      ;
; 0.679 ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.063      ; 0.899      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'controller:controller_u_controller|debounce:u1_debounce|dly1_sw'                                                                                                                                                                                      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.385 ; controller:controller_u_controller|o_position ; controller:controller_u_controller|o_position ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; 0.000        ; 0.038      ; 0.580      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'controller:controller_u_controller|debounce:u3_debounce|dly1_sw'                                                                                                                                                                                      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.385 ; controller:controller_u_controller|o_alarm_en ; controller:controller_u_controller|o_alarm_en ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; 0.000        ; 0.038      ; 0.580      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[10]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[11]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[12]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[13]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[14]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[15]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[16]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[17]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[18]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[19]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[20]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[21]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[22]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[23]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[24]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[25]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[26]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[27]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[28]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[29]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[30]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[31]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[4]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[5]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[6]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[7]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[8]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[9]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[11]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[12]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[13]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[14]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[15]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[16]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[17]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[18]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[19]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[20]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[21]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[22]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[23]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[24]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[25]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[26]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[27]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[28]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[29]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[30]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[31]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[4]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[5]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[6]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[7]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|o_gen_clk               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[11]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[12]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[13]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[14]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[15]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[16]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[17]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[18]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[19]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[20]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[21]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[22]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[23]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[24]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[25]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[26]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[27]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[28]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[29]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[30]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[31]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[9]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'controller:controller_u_controller|o_mode[0]'                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                        ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ;
; -0.143 ; 0.073        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ;
; -0.110 ; 0.106        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ;
; -0.110 ; 0.106        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ;
; -0.110 ; 0.106        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ;
; -0.110 ; 0.106        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ;
; -0.110 ; 0.106        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ;
; -0.110 ; 0.106        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ;
; 0.076  ; 0.260        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ;
; 0.076  ; 0.260        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ;
; 0.076  ; 0.260        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ;
; 0.076  ; 0.260        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ;
; 0.076  ; 0.260        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ;
; 0.076  ; 0.260        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ;
; 0.091  ; 0.091        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux0|combout                            ;
; 0.097  ; 0.097        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_max_hit|clk                     ;
; 0.111  ; 0.295        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ;
; 0.126  ; 0.126        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux0~clkctrl|inclk[0]                   ;
; 0.126  ; 0.126        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux0~clkctrl|outclk                     ;
; 0.130  ; 0.130        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[0]|clk                  ;
; 0.130  ; 0.130        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[1]|clk                  ;
; 0.130  ; 0.130        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[2]|clk                  ;
; 0.130  ; 0.130        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[3]|clk                  ;
; 0.130  ; 0.130        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[4]|clk                  ;
; 0.130  ; 0.130        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[5]|clk                  ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ;
; 0.210  ; 0.426        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ;
; 0.210  ; 0.426        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ;
; 0.210  ; 0.426        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ;
; 0.210  ; 0.426        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ;
; 0.210  ; 0.426        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ;
; 0.210  ; 0.426        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ;
; 0.238  ; 0.238        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[0]|clk                  ;
; 0.238  ; 0.238        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[1]|clk                  ;
; 0.238  ; 0.238        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[2]|clk                  ;
; 0.238  ; 0.238        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[3]|clk                  ;
; 0.238  ; 0.238        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[4]|clk                  ;
; 0.238  ; 0.238        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[5]|clk                  ;
; 0.242  ; 0.242        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux0~clkctrl|inclk[0]                   ;
; 0.242  ; 0.242        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux0~clkctrl|outclk                     ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ;
; 0.273  ; 0.273        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_max_hit|clk                     ;
; 0.279  ; 0.279        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux0|combout                            ;
; 0.280  ; 0.280        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux1|combout                            ;
; 0.300  ; 0.300        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux1~clkctrl|inclk[0]                   ;
; 0.300  ; 0.300        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux1~clkctrl|outclk                     ;
; 0.304  ; 0.304        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_min|o_hms_cnt[0]|clk                  ;
; 0.304  ; 0.304        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_min|o_hms_cnt[1]|clk                  ;
; 0.304  ; 0.304        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_min|o_hms_cnt[2]|clk                  ;
; 0.304  ; 0.304        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_min|o_hms_cnt[3]|clk                  ;
; 0.304  ; 0.304        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_min|o_hms_cnt[4]|clk                  ;
; 0.304  ; 0.304        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_min|o_hms_cnt[5]|clk                  ;
; 0.389  ; 0.573        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ;
; 0.389  ; 0.573        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ;
; 0.389  ; 0.573        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ;
; 0.389  ; 0.573        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ;
; 0.389  ; 0.573        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ;
; 0.389  ; 0.573        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Rise       ; controller_u_controller|Mux0|dataa                              ;
; 0.402  ; 0.586        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'controller:controller_u_controller|nco:u0_nco|o_gen_clk'                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u0_debounce|dly2_sw ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u1_debounce|dly2_sw ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u2_debounce|dly1_sw ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u2_debounce|dly2_sw ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u3_debounce|dly2_sw ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u0_debounce|dly2_sw ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u1_debounce|dly2_sw ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u2_debounce|dly1_sw ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u2_debounce|dly2_sw ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u3_debounce|dly2_sw ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ;
; 0.356  ; 0.572        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u0_debounce|dly2_sw ;
; 0.356  ; 0.572        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u1_debounce|dly2_sw ;
; 0.356  ; 0.572        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u2_debounce|dly1_sw ;
; 0.356  ; 0.572        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u2_debounce|dly2_sw ;
; 0.356  ; 0.572        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u3_debounce|dly2_sw ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_debounce|dly2_sw|clk                 ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u1_debounce|dly2_sw|clk                 ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u2_debounce|dly1_sw|clk                 ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u2_debounce|dly2_sw|clk                 ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u3_debounce|dly2_sw|clk                 ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_debounce|dly1_sw|clk                 ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u1_debounce|dly1_sw|clk                 ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u3_debounce|dly1_sw|clk                 ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_nco|o_gen_clk~clkctrl|inclk[0]       ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_nco|o_gen_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_nco|o_gen_clk|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_nco|o_gen_clk|q                      ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_nco|o_gen_clk~clkctrl|inclk[0]       ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_nco|o_gen_clk~clkctrl|outclk         ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_debounce|dly1_sw|clk                 ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u1_debounce|dly1_sw|clk                 ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u3_debounce|dly1_sw|clk                 ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_debounce|dly2_sw|clk                 ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u1_debounce|dly2_sw|clk                 ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u2_debounce|dly1_sw|clk                 ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u2_debounce|dly2_sw|clk                 ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u3_debounce|dly2_sw|clk                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk'                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[4]           ;
; 0.228  ; 0.412        ; 0.184          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[0]           ;
; 0.228  ; 0.412        ; 0.184          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[1]           ;
; 0.228  ; 0.412        ; 0.184          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[2]           ;
; 0.228  ; 0.412        ; 0.184          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[3]           ;
; 0.228  ; 0.412        ; 0.184          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[4]           ;
; 0.366  ; 0.582        ; 0.216          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[0]           ;
; 0.366  ; 0.582        ; 0.216          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[1]           ;
; 0.366  ; 0.582        ; 0.216          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[2]           ;
; 0.366  ; 0.582        ; 0.216          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[3]           ;
; 0.366  ; 0.582        ; 0.216          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[4]           ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[0]|clk            ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[1]|clk            ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[2]|clk            ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[3]|clk            ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|u_nco_bit|o_gen_clk|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|u_nco_bit|o_gen_clk|q ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[0]|clk            ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[1]|clk            ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[2]|clk            ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[3]|clk            ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[4]|clk            ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk'                                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[2]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[0]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[1]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[2]      ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[0]      ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[1]      ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[2]      ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|cnt_common_node[0]|clk           ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|cnt_common_node[1]|clk           ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|cnt_common_node[2]|clk           ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|u_nco|o_gen_clk~clkctrl|inclk[0] ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|u_nco|o_gen_clk~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|u_nco|o_gen_clk|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|u_nco|o_gen_clk|q                ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|u_nco|o_gen_clk~clkctrl|inclk[0] ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|u_nco|o_gen_clk~clkctrl|outclk   ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|cnt_common_node[0]|clk           ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|cnt_common_node[1]|clk           ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|cnt_common_node[2]|clk           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'controller:controller_u_controller|debounce:u0_debounce|dly1_sw'                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                           ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_mode[1]     ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_mode[1]     ;
; 0.364  ; 0.580        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
; 0.364  ; 0.580        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_mode[1]     ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|o_mode[0]|clk            ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|o_mode[1]|clk            ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|u0_debounce|o_sw|combout ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|u0_debounce|o_sw|dataa   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|u0_debounce|dly1_sw|q    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|u0_debounce|dly1_sw|q    ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|u0_debounce|o_sw|combout ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|u0_debounce|o_sw|dataa   ;
; 0.604  ; 0.604        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|o_mode[0]|clk            ;
; 0.604  ; 0.604        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|o_mode[1]|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'controller:controller_u_controller|debounce:u1_debounce|dly1_sw'                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                           ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_position    ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_position    ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_position    ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|u1_debounce|o_sw|datad   ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|o_position|clk           ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|u1_debounce|o_sw|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|u1_debounce|dly1_sw|q    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|u1_debounce|dly1_sw|q    ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|u1_debounce|o_sw|combout ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|o_position|clk           ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|u1_debounce|o_sw|datad   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'controller:controller_u_controller|debounce:u3_debounce|dly1_sw'                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                           ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_alarm_en    ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_alarm_en    ;
; 0.306  ; 0.522        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_alarm_en    ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|u3_debounce|o_sw|datad   ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|o_alarm_en|clk           ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|u3_debounce|o_sw|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|u3_debounce|dly1_sw|q    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|u3_debounce|dly1_sw|q    ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|o_alarm_en|clk           ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|u3_debounce|o_sw|combout ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|u3_debounce|o_sw|datad   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'buzz:buzz_u_buzz|cnt[0]'                                                                    ;
+-------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------+
; 0.338 ; 0.338        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[12]          ;
; 0.338 ; 0.338        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[13]          ;
; 0.338 ; 0.338        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[14]          ;
; 0.338 ; 0.338        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[8]           ;
; 0.345 ; 0.345        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[15]          ;
; 0.347 ; 0.347        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[12]|datad         ;
; 0.347 ; 0.347        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[13]|datad         ;
; 0.347 ; 0.347        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[14]|datad         ;
; 0.347 ; 0.347        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[8]|datad          ;
; 0.354 ; 0.354        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[15]|datad         ;
; 0.359 ; 0.359        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1|combout         ;
; 0.360 ; 0.360        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1|datac           ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1clkctrl|inclk[0] ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1clkctrl|outclk   ;
; 0.393 ; 0.393        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~0|combout         ;
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|cnt[0]|q                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|cnt[0]|q                  ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~0|datab           ;
; 0.603 ; 0.603        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~0|combout         ;
; 0.632 ; 0.632        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1clkctrl|inclk[0] ;
; 0.632 ; 0.632        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1clkctrl|outclk   ;
; 0.635 ; 0.635        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1|datac           ;
; 0.636 ; 0.636        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1|combout         ;
; 0.642 ; 0.642        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[15]|datad         ;
; 0.648 ; 0.648        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[12]|datad         ;
; 0.648 ; 0.648        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[13]|datad         ;
; 0.648 ; 0.648        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[14]|datad         ;
; 0.648 ; 0.648        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[8]|datad          ;
; 0.651 ; 0.651        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[15]          ;
; 0.657 ; 0.657        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[12]          ;
; 0.657 ; 0.657        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[13]          ;
; 0.657 ; 0.657        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[14]          ;
; 0.657 ; 0.657        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[8]           ;
+-------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; i_sw0     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.263 ; 1.760 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw1     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.269 ; 1.757 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw2     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 2.729 ; 3.252 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw3     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.599 ; 2.133 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                   ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; i_sw0     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -0.831 ; -1.305 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw1     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -0.837 ; -1.302 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw2     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -2.326 ; -2.826 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw3     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -1.154 ; -1.664 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; o_alarm       ; clk                                              ; 8.933  ; 9.070  ; Rise       ; clk                                              ;
; o_seg[*]      ; controller:controller_u_controller|o_mode[0]     ; 17.949 ; 17.964 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[0]     ; controller:controller_u_controller|o_mode[0]     ; 16.539 ; 16.585 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[1]     ; controller:controller_u_controller|o_mode[0]     ; 16.903 ; 16.907 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[2]     ; controller:controller_u_controller|o_mode[0]     ; 17.645 ; 17.617 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[3]     ; controller:controller_u_controller|o_mode[0]     ; 17.587 ; 17.558 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[4]     ; controller:controller_u_controller|o_mode[0]     ; 17.949 ; 17.964 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[5]     ; controller:controller_u_controller|o_mode[0]     ; 17.443 ; 17.475 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[6]     ; controller:controller_u_controller|o_mode[0]     ; 17.913 ; 17.963 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
; o_seg[*]      ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 10.282 ; 10.285 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[0]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 9.081  ; 9.132  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[1]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 9.801  ; 9.805  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[2]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 9.744  ; 9.751  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[3]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 10.156 ; 10.203 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[4]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 10.269 ; 10.284 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[5]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 10.020 ; 10.052 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[6]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 10.282 ; 10.285 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
; o_seg_enb[*]  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 8.837  ; 8.661  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 7.367  ; 7.512  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 7.747  ; 7.913  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 7.516  ; 7.421  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[3] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 8.837  ; 8.661  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[4] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 7.074  ; 7.247  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[5] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 7.403  ; 7.514  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                      ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; o_alarm       ; clk                                              ; 7.146  ; 7.279  ; Rise       ; clk                                              ;
; o_seg[*]      ; controller:controller_u_controller|o_mode[0]     ; 8.399  ; 8.343  ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[0]     ; controller:controller_u_controller|o_mode[0]     ; 8.399  ; 8.343  ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[1]     ; controller:controller_u_controller|o_mode[0]     ; 9.550  ; 9.491  ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[2]     ; controller:controller_u_controller|o_mode[0]     ; 8.974  ; 8.892  ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[3]     ; controller:controller_u_controller|o_mode[0]     ; 10.041 ; 10.001 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[4]     ; controller:controller_u_controller|o_mode[0]     ; 9.150  ; 9.131  ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[5]     ; controller:controller_u_controller|o_mode[0]     ; 9.996  ; 9.991  ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[6]     ; controller:controller_u_controller|o_mode[0]     ; 9.746  ; 9.730  ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
; o_seg[*]      ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.606  ; 6.565  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[0]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 7.581  ; 7.523  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[1]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.606  ; 6.565  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[2]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.883  ; 6.829  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[3]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.836  ; 6.814  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[4]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 7.006  ; 6.941  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[5]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 7.466  ; 7.468  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[6]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 8.533  ; 8.618  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
; o_seg_enb[*]  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.650  ; 6.601  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.811  ; 6.936  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 7.145  ; 7.312  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.840  ; 6.974  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[3] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 8.170  ; 8.236  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[4] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.650  ; 6.601  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[5] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.906  ; 6.872  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                ;
+--------------+-----------------+-----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax         ; Restricted Fmax ; Clock Name                                                      ; Note                                                          ;
+--------------+-----------------+-----------------------------------------------------------------+---------------------------------------------------------------+
; 202.92 MHz   ; 202.92 MHz      ; controller:controller_u_controller|o_mode[0]                    ;                                                               ;
; 257.2 MHz    ; 250.0 MHz       ; clk                                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 637.35 MHz   ; 500.0 MHz       ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; limit due to minimum period restriction (tmin)                ;
; 793.65 MHz   ; 500.0 MHz       ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; limit due to minimum period restriction (tmin)                ;
; 925.07 MHz   ; 500.0 MHz       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk                ; limit due to minimum period restriction (tmin)                ;
; 1226.99 MHz  ; 500.0 MHz       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; limit due to minimum period restriction (tmin)                ;
; 1661.13 MHz  ; 500.0 MHz       ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; limit due to minimum period restriction (tmin)                ;
; 1661.13 MHz  ; 500.0 MHz       ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; limit due to minimum period restriction (tmin)                ;
; 35714.29 MHz ; 455.37 MHz      ; buzz:buzz_u_buzz|cnt[0]                                         ; limit due to hold check                                       ;
+--------------+-----------------+-----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                       ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; clk                                                             ; -5.313 ; -445.494      ;
; controller:controller_u_controller|o_mode[0]                    ; -2.509 ; -45.972       ;
; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; -0.569 ; -2.436        ;
; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; -0.260 ; -0.431        ;
; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk                ; -0.081 ; -0.141        ;
; buzz:buzz_u_buzz|cnt[0]                                         ; 0.032  ; 0.000         ;
; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; 0.058  ; 0.000         ;
; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; 0.398  ; 0.000         ;
; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; 0.398  ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                        ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; buzz:buzz_u_buzz|cnt[0]                                         ; -1.120 ; -5.198        ;
; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; -0.443 ; -1.144        ;
; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; -0.258 ; -0.432        ;
; clk                                                             ; -0.103 ; -0.174        ;
; controller:controller_u_controller|o_mode[0]                    ; -0.064 ; -0.127        ;
; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; 0.105  ; 0.000         ;
; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk                ; 0.312  ; 0.000         ;
; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; 0.341  ; 0.000         ;
; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; 0.341  ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                         ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; clk                                                             ; -3.000 ; -169.000      ;
; controller:controller_u_controller|o_mode[0]                    ; -1.000 ; -25.622       ;
; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; -1.000 ; -8.000        ;
; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; -1.000 ; -5.000        ;
; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk                ; -1.000 ; -3.000        ;
; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; -1.000 ; -2.000        ;
; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; -1.000 ; -1.000        ;
; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; -1.000 ; -1.000        ;
; buzz:buzz_u_buzz|cnt[0]                                         ; 0.384  ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                  ;
+--------+------------------------------+-------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                   ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -5.313 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[0]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.365     ; 4.933      ;
; -5.313 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[1]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.365     ; 4.933      ;
; -5.313 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[2]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.365     ; 4.933      ;
; -5.313 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[4]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.365     ; 4.933      ;
; -5.312 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.365     ; 4.932      ;
; -5.312 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[5]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.365     ; 4.932      ;
; -5.312 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[7]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.365     ; 4.932      ;
; -5.312 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.365     ; 4.932      ;
; -5.189 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[0]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.364     ; 4.810      ;
; -5.189 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[1]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.364     ; 4.810      ;
; -5.189 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[2]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.364     ; 4.810      ;
; -5.189 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[4]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.364     ; 4.810      ;
; -5.188 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.364     ; 4.809      ;
; -5.188 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[5]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.364     ; 4.809      ;
; -5.188 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[7]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.364     ; 4.809      ;
; -5.188 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.364     ; 4.809      ;
; -5.168 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[0]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.365     ; 4.788      ;
; -5.168 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[1]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.365     ; 4.788      ;
; -5.168 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[2]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.365     ; 4.788      ;
; -5.168 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[4]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.365     ; 4.788      ;
; -5.167 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.365     ; 4.787      ;
; -5.167 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[5]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.365     ; 4.787      ;
; -5.167 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[7]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.365     ; 4.787      ;
; -5.167 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.365     ; 4.787      ;
; -5.032 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[0]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.366     ; 4.651      ;
; -5.032 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[1]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.366     ; 4.651      ;
; -5.032 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[2]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.366     ; 4.651      ;
; -5.032 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[4]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.366     ; 4.651      ;
; -5.031 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.366     ; 4.650      ;
; -5.031 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[5]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.366     ; 4.650      ;
; -5.031 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[7]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.366     ; 4.650      ;
; -5.031 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.366     ; 4.650      ;
; -4.994 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[6]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.933      ;
; -4.993 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.932      ;
; -4.993 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.932      ;
; -4.993 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[11]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.932      ;
; -4.993 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[12]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.932      ;
; -4.993 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[13]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.932      ;
; -4.993 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[14]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.932      ;
; -4.993 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[15]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.932      ;
; -4.870 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[6]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.810      ;
; -4.869 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.809      ;
; -4.869 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.809      ;
; -4.869 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[11]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.809      ;
; -4.869 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[12]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.809      ;
; -4.869 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[13]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.809      ;
; -4.869 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[14]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.809      ;
; -4.869 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[15]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.809      ;
; -4.849 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[6]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.788      ;
; -4.848 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.787      ;
; -4.848 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.787      ;
; -4.848 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[11]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.787      ;
; -4.848 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[12]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.787      ;
; -4.848 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[13]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.787      ;
; -4.848 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[14]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.787      ;
; -4.848 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[15]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.787      ;
; -4.794 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[31]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.733      ;
; -4.794 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[17]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.733      ;
; -4.794 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[18]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.733      ;
; -4.794 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[19]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.733      ;
; -4.794 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[20]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.733      ;
; -4.794 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[21]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.733      ;
; -4.794 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[22]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.733      ;
; -4.794 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[23]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.733      ;
; -4.794 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[24]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.733      ;
; -4.794 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[25]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.733      ;
; -4.794 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[26]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.733      ;
; -4.794 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[27]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.733      ;
; -4.794 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[28]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.733      ;
; -4.794 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[29]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.733      ;
; -4.794 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[30]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.733      ;
; -4.736 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.046     ; 4.675      ;
; -4.713 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[6]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.047     ; 4.651      ;
; -4.712 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.047     ; 4.650      ;
; -4.712 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.047     ; 4.650      ;
; -4.712 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[11]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.047     ; 4.650      ;
; -4.712 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[12]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.047     ; 4.650      ;
; -4.712 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[13]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.047     ; 4.650      ;
; -4.712 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[14]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.047     ; 4.650      ;
; -4.712 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[15]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.047     ; 4.650      ;
; -4.670 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[31]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.610      ;
; -4.670 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[17]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.610      ;
; -4.670 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[18]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.610      ;
; -4.670 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[19]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.610      ;
; -4.670 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[20]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.610      ;
; -4.670 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[21]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.610      ;
; -4.670 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[22]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.610      ;
; -4.670 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[23]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.610      ;
; -4.670 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[24]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.610      ;
; -4.670 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[25]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.610      ;
; -4.670 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[26]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.610      ;
; -4.670 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[27]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.610      ;
; -4.670 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[28]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.610      ;
; -4.670 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[29]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.610      ;
; -4.670 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[30]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.045     ; 4.610      ;
; -4.655 ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[0]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.345     ; 4.295      ;
; -4.655 ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[1]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.345     ; 4.295      ;
; -4.655 ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[2]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.345     ; 4.295      ;
; -4.655 ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[4]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.345     ; 4.295      ;
; -4.654 ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -1.345     ; 4.294      ;
+--------+------------------------------+-------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'controller:controller_u_controller|o_mode[0]'                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -2.509 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -1.880     ; 1.624      ;
; -2.481 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -1.880     ; 1.596      ;
; -2.360 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -1.880     ; 1.475      ;
; -2.279 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -1.880     ; 1.394      ;
; -2.229 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -1.880     ; 1.344      ;
; -2.190 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -1.880     ; 1.305      ;
; -1.964 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|o_min[4]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.533     ; 1.232      ;
; -1.845 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|o_min[1]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.441     ; 1.106      ;
; -1.841 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|o_min[0]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.439     ; 1.108      ;
; -1.834 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|o_min[5]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.535     ; 1.104      ;
; -1.770 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|o_sec[5]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.481     ; 1.090      ;
; -1.753 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|o_sec[2]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.469     ; 1.090      ;
; -1.703 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|o_min[2]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.533     ; 0.969      ;
; -1.691 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; minsec:minsec_u_minsec|o_min[2]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.166     ; 1.324      ;
; -1.619 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; minsec:minsec_u_minsec|o_sec[3]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.469     ; 0.956      ;
; -1.618 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|o_sec[1]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.351     ; 0.969      ;
; -1.593 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; minsec:minsec_u_minsec|o_sec[4]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.350     ; 0.949      ;
; -1.562 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|o_min[3]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.427     ; 0.842      ;
; -1.495 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|o_sec[0]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.357     ; 0.843      ;
; -1.485 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; minsec:minsec_u_minsec|o_sec[3]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.095      ; 1.386      ;
; -1.458 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|o_min[5]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.168     ; 1.095      ;
; -1.443 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; minsec:minsec_u_minsec|o_min[3]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.060     ; 1.090      ;
; -1.424 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; minsec:minsec_u_minsec|o_min[4]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.166     ; 1.059      ;
; -1.325 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; minsec:minsec_u_minsec|o_sec[2]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.095      ; 1.226      ;
; -1.208 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; minsec:minsec_u_minsec|o_min[1]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.074     ; 0.836      ;
; -1.205 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; minsec:minsec_u_minsec|o_sec[5]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.083      ; 1.089      ;
; -1.196 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|o_min[0]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.072     ; 0.830      ;
; -1.189 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|o_sec[0]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.207      ; 1.101      ;
; -1.186 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; minsec:minsec_u_minsec|o_sec[4]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.214      ; 1.106      ;
; -1.133 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.958      ;
; -1.133 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.958      ;
; -1.133 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.958      ;
; -1.133 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.958      ;
; -1.133 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.958      ;
; -1.133 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.958      ;
; -1.096 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.921      ;
; -1.096 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.921      ;
; -1.096 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.921      ;
; -1.096 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.921      ;
; -1.096 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.921      ;
; -1.096 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.921      ;
; -1.067 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.728      ;
; -1.067 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.728      ;
; -1.067 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.728      ;
; -1.067 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.728      ;
; -1.067 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.728      ;
; -1.067 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.728      ;
; -1.048 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; minsec:minsec_u_minsec|o_sec[1]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.213      ; 0.963      ;
; -1.019 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.680      ;
; -1.019 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.680      ;
; -1.019 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.680      ;
; -1.019 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.680      ;
; -1.019 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.680      ;
; -1.019 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.680      ;
; -0.973 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.798      ;
; -0.973 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.798      ;
; -0.973 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.798      ;
; -0.973 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.798      ;
; -0.973 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.798      ;
; -0.973 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.798      ;
; -0.909 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.570      ;
; -0.909 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.570      ;
; -0.909 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.570      ;
; -0.909 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.570      ;
; -0.909 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.570      ;
; -0.909 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.570      ;
; -0.903 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.728      ;
; -0.903 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.728      ;
; -0.903 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.728      ;
; -0.903 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.728      ;
; -0.903 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.728      ;
; -0.903 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.728      ;
; -0.882 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.707      ;
; -0.882 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.707      ;
; -0.882 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.707      ;
; -0.882 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.707      ;
; -0.882 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.707      ;
; -0.882 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.707      ;
; -0.827 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.488      ;
; -0.827 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.488      ;
; -0.827 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.488      ;
; -0.827 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.488      ;
; -0.827 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.488      ;
; -0.827 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.334     ; 1.488      ;
; -0.821 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.646      ;
; -0.821 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.646      ;
; -0.821 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.646      ;
; -0.821 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.646      ;
; -0.821 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.646      ;
; -0.821 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.170     ; 1.646      ;
; -0.809 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.055     ; 1.749      ;
; -0.809 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.055     ; 1.749      ;
; -0.809 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.055     ; 1.749      ;
; -0.809 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.055     ; 1.749      ;
; -0.809 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.055     ; 1.749      ;
; -0.809 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.055     ; 1.749      ;
; -0.802 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.056     ; 1.741      ;
; -0.802 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.056     ; 1.741      ;
; -0.802 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.056     ; 1.741      ;
; -0.802 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.056     ; 1.741      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk'                                                                                                                    ;
+--------+-------------------------+-------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.569 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.038     ; 1.546      ;
; -0.520 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.038     ; 1.497      ;
; -0.449 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.038     ; 1.426      ;
; -0.449 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.038     ; 1.426      ;
; -0.449 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.038     ; 1.426      ;
; -0.449 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.038     ; 1.426      ;
; -0.445 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.034     ; 1.426      ;
; -0.420 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.038     ; 1.397      ;
; -0.402 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.038     ; 1.379      ;
; -0.393 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.038     ; 1.370      ;
; -0.348 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.038     ; 1.325      ;
; -0.307 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.038     ; 1.284      ;
; -0.220 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.038     ; 1.197      ;
; -0.220 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.038     ; 1.197      ;
; -0.220 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.038     ; 1.197      ;
; -0.216 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.034     ; 1.197      ;
; -0.019 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.500        ; 1.534      ; 2.238      ;
; 0.014  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.500        ; 1.534      ; 2.205      ;
; 0.044  ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.034     ; 0.937      ;
; 0.297  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; 1.534      ; 2.422      ;
; 0.350  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.500        ; 1.534      ; 1.869      ;
; 0.450  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.500        ; 1.534      ; 1.769      ;
; 0.468  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.500        ; 1.534      ; 1.751      ;
; 0.531  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; 1.534      ; 2.188      ;
; 0.814  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; 1.534      ; 1.905      ;
; 0.832  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; 1.534      ; 1.887      ;
; 0.932  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; 1.534      ; 1.787      ;
+--------+-------------------------+-------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'controller:controller_u_controller|debounce:u0_debounce|dly1_sw'                                                                                                                                                                                     ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.260 ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 1.000        ; -0.034     ; 1.241      ;
; -0.171 ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 1.000        ; -0.039     ; 1.147      ;
; 0.358  ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 0.500        ; 1.259      ; 1.586      ;
; 0.425  ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 0.500        ; 1.259      ; 1.519      ;
; 0.829  ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 1.000        ; 1.259      ; 1.615      ;
; 0.924  ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 1.000        ; 1.259      ; 1.520      ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk'                                                                                                                                                                            ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.081 ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.055     ; 1.021      ;
; -0.045 ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.055     ; 0.985      ;
; -0.015 ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.055     ; 0.955      ;
; 0.174  ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.055     ; 0.766      ;
; 0.292  ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.055     ; 0.648      ;
; 0.292  ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.055     ; 0.648      ;
; 0.357  ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.055     ; 0.583      ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'buzz:buzz_u_buzz|cnt[0]'                                                                                                                        ;
+-------+-------------------------+------------------------------+------------------------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                      ; Launch Clock                             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------+------------------------------------------+-------------------------+--------------+------------+------------+
; 0.032 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.520      ; 1.845      ;
; 0.080 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.539      ; 1.809      ;
; 0.105 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.541      ; 1.790      ;
; 0.149 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.540      ; 1.724      ;
; 0.152 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.540      ; 1.741      ;
; 0.168 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.520      ; 1.709      ;
; 0.210 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.539      ; 1.679      ;
; 0.235 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.541      ; 1.660      ;
; 0.237 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.520      ; 1.640      ;
; 0.290 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.520      ; 1.587      ;
; 0.331 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.539      ; 1.558      ;
; 0.353 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.541      ; 1.542      ;
; 0.360 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.540      ; 1.513      ;
; 0.369 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.540      ; 1.524      ;
; 0.374 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.539      ; 1.515      ;
; 0.390 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.540      ; 1.483      ;
; 0.396 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.541      ; 1.499      ;
; 0.399 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.540      ; 1.494      ;
; 0.431 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.540      ; 1.442      ;
; 0.440 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.540      ; 1.453      ;
; 0.486 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.500        ; 3.134      ; 2.675      ;
; 0.522 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.500        ; 3.154      ; 2.635      ;
; 0.531 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.500        ; 3.154      ; 2.646      ;
; 0.549 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.500        ; 3.153      ; 2.624      ;
; 0.574 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.500        ; 3.155      ; 2.605      ;
; 1.020 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 3.134      ; 2.641      ;
; 1.049 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 3.153      ; 2.624      ;
; 1.070 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 3.154      ; 2.587      ;
; 1.071 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 3.155      ; 2.608      ;
; 1.079 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 3.154      ; 2.598      ;
+-------+-------------------------+------------------------------+------------------------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'controller:controller_u_controller|nco:u0_nco|o_gen_clk'                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.058 ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|debounce:u1_debounce|dly2_sw ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.500        ; 1.490      ; 2.117      ;
; 0.080 ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|debounce:u3_debounce|dly2_sw ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.500        ; 1.490      ; 2.095      ;
; 0.084 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly2_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.500        ; 1.490      ; 2.091      ;
; 0.185 ; controller:controller_u_controller|debounce:u2_debounce|dly1_sw ; controller:controller_u_controller|debounce:u2_debounce|dly2_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.000        ; -0.036     ; 0.774      ;
; 0.585 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly2_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.000        ; 1.490      ; 2.090      ;
; 0.588 ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|debounce:u3_debounce|dly2_sw ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.000        ; 1.490      ; 2.087      ;
; 0.591 ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|debounce:u1_debounce|dly2_sw ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.000        ; 1.490      ; 2.084      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'controller:controller_u_controller|debounce:u1_debounce|dly1_sw'                                                                                                                                                                                      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.398 ; controller:controller_u_controller|o_position ; controller:controller_u_controller|o_position ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; 1.000        ; -0.034     ; 0.583      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'controller:controller_u_controller|debounce:u3_debounce|dly1_sw'                                                                                                                                                                                      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.398 ; controller:controller_u_controller|o_alarm_en ; controller:controller_u_controller|o_alarm_en ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; 1.000        ; -0.034     ; 0.583      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'buzz:buzz_u_buzz|cnt[0]'                                                                                                                          ;
+--------+-------------------------+------------------------------+------------------------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                      ; Launch Clock                             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------+------------------------------------------+-------------------------+--------------+------------+------------+
; -1.120 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 3.289      ; 2.349      ;
; -1.099 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 3.287      ; 2.368      ;
; -1.001 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 3.288      ; 2.467      ;
; -0.993 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 3.268      ; 2.455      ;
; -0.985 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 3.288      ; 2.483      ;
; -0.598 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; -0.500       ; 3.289      ; 2.391      ;
; -0.582 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; -0.500       ; 3.287      ; 2.405      ;
; -0.502 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; -0.500       ; 3.288      ; 2.486      ;
; -0.491 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; -0.500       ; 3.268      ; 2.477      ;
; -0.486 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; -0.500       ; 3.288      ; 2.502      ;
; -0.446 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.754      ; 1.318      ;
; -0.430 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.754      ; 1.334      ;
; -0.423 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.755      ; 1.342      ;
; -0.407 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.753      ; 1.356      ;
; -0.397 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.754      ; 1.367      ;
; -0.397 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.754      ; 1.367      ;
; -0.386 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.754      ; 1.378      ;
; -0.382 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.734      ; 1.362      ;
; -0.381 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.754      ; 1.383      ;
; -0.381 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.754      ; 1.383      ;
; -0.371 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.755      ; 1.394      ;
; -0.370 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.754      ; 1.394      ;
; -0.367 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.734      ; 1.377      ;
; -0.350 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.753      ; 1.413      ;
; -0.282 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.755      ; 1.483      ;
; -0.263 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.734      ; 1.481      ;
; -0.261 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.753      ; 1.502      ;
; -0.219 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.755      ; 1.546      ;
; -0.198 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.753      ; 1.565      ;
; -0.126 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.734      ; 1.618      ;
+--------+-------------------------+------------------------------+------------------------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk'                                                                                                                     ;
+--------+-------------------------+-------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.443 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 1.614      ; 1.505      ;
; -0.354 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 1.614      ; 1.594      ;
; -0.347 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 1.614      ; 1.601      ;
; 0.032  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 1.614      ; 1.980      ;
; 0.105  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 1.614      ; 2.053      ;
; 0.112  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; -0.500       ; 1.614      ; 1.560      ;
; 0.119  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; -0.500       ; 1.614      ; 1.567      ;
; 0.208  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; -0.500       ; 1.614      ; 1.656      ;
; 0.541  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; -0.500       ; 1.614      ; 1.989      ;
; 0.549  ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.034      ; 0.727      ;
; 0.571  ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.034      ; 0.749      ;
; 0.596  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; -0.500       ; 1.614      ; 2.044      ;
; 0.688  ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.034      ; 0.866      ;
; 0.790  ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.038      ; 0.972      ;
; 0.808  ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.038      ; 0.990      ;
; 0.816  ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.038      ; 0.998      ;
; 0.823  ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.038      ; 1.005      ;
; 0.897  ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.038      ; 1.079      ;
; 0.904  ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.038      ; 1.086      ;
; 0.928  ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.038      ; 1.110      ;
; 0.928  ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.038      ; 1.110      ;
; 0.928  ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.038      ; 1.110      ;
; 1.100  ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.038      ; 1.282      ;
; 1.100  ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.038      ; 1.282      ;
; 1.100  ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.038      ; 1.282      ;
; 1.100  ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.038      ; 1.282      ;
; 1.136  ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.038      ; 1.318      ;
+--------+-------------------------+-------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'controller:controller_u_controller|debounce:u0_debounce|dly1_sw'                                                                                                                                                                                      ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.258 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 0.000        ; 1.378      ; 1.454      ;
; -0.174 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 0.000        ; 1.378      ; 1.538      ;
; 0.248  ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; -0.500       ; 1.378      ; 1.460      ;
; 0.304  ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; -0.500       ; 1.378      ; 1.516      ;
; 0.709  ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 0.000        ; 0.034      ; 0.887      ;
; 0.897  ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 0.000        ; 0.039      ; 1.080      ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -0.103 ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                ; clk         ; 0.000        ; 1.985      ; 2.226      ;
; -0.071 ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; clk         ; 0.000        ; 1.969      ; 2.252      ;
; 0.037  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk        ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk        ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk        ; clk         ; 0.000        ; 1.964      ; 2.355      ;
; 0.298  ; buzz:buzz_u_buzz|nco:u_nco_buzz|o_gen_clk               ; buzz:buzz_u_buzz|nco:u_nco_buzz|o_gen_clk               ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.511      ;
; 0.312  ; minsec:minsec_u_minsec|o_alarm                          ; minsec:minsec_u_minsec|o_alarm                          ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.333  ; controller:controller_u_controller|nco:u1_nco|o_gen_clk ; controller:controller_u_controller|nco:u1_nco|o_gen_clk ; clk                                                     ; clk         ; 0.000        ; 0.034      ; 0.511      ;
; 0.381  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                ; clk         ; -0.500       ; 1.985      ; 2.210      ;
; 0.424  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; clk         ; -0.500       ; 1.969      ; 2.247      ;
; 0.427  ; controller:controller_u_controller|nco:u1_nco|cnt[15]   ; controller:controller_u_controller|nco:u1_nco|cnt[16]   ; clk                                                     ; clk         ; 0.000        ; 0.382      ; 0.953      ;
; 0.429  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[27]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[28]          ; clk                                                     ; clk         ; 0.000        ; 0.382      ; 0.955      ;
; 0.430  ; controller:controller_u_controller|nco:u1_nco|cnt[17]   ; controller:controller_u_controller|nco:u1_nco|cnt[18]   ; clk                                                     ; clk         ; 0.000        ; 0.382      ; 0.956      ;
; 0.432  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]                  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]                  ; clk                                                     ; clk         ; 0.000        ; 0.388      ; 0.964      ;
; 0.439  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]                  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]                 ; clk                                                     ; clk         ; 0.000        ; 0.388      ; 0.971      ;
; 0.443  ; controller:controller_u_controller|nco:u1_nco|cnt[14]   ; controller:controller_u_controller|nco:u1_nco|cnt[16]   ; clk                                                     ; clk         ; 0.000        ; 0.382      ; 0.969      ;
; 0.446  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[26]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[28]          ; clk                                                     ; clk         ; 0.000        ; 0.382      ; 0.972      ;
; 0.496  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[13]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[13]                 ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.709      ;
; 0.496  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[15]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[15]                 ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.709      ;
; 0.497  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[11]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[11]                 ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.710      ;
; 0.497  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[19]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[19]                 ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.710      ;
; 0.497  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[29]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[29]                 ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.710      ;
; 0.497  ; controller:controller_u_controller|nco:u1_nco|cnt[19]   ; controller:controller_u_controller|nco:u1_nco|cnt[19]   ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.710      ;
; 0.497  ; controller:controller_u_controller|nco:u1_nco|cnt[29]   ; controller:controller_u_controller|nco:u1_nco|cnt[29]   ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.710      ;
; 0.498  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[31]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[31]                 ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.711      ;
; 0.498  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[17]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[17]                 ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.711      ;
; 0.498  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[21]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[21]                 ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.711      ;
; 0.498  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[27]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[27]                 ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.711      ;
; 0.498  ; controller:controller_u_controller|nco:u1_nco|cnt[31]   ; controller:controller_u_controller|nco:u1_nco|cnt[31]   ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.711      ;
; 0.498  ; controller:controller_u_controller|nco:u1_nco|cnt[21]   ; controller:controller_u_controller|nco:u1_nco|cnt[21]   ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.711      ;
; 0.498  ; controller:controller_u_controller|nco:u1_nco|cnt[27]   ; controller:controller_u_controller|nco:u1_nco|cnt[27]   ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.711      ;
; 0.499  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[22]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[22]                 ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.712      ;
; 0.499  ; controller:controller_u_controller|nco:u1_nco|cnt[22]   ; controller:controller_u_controller|nco:u1_nco|cnt[22]   ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.712      ;
; 0.500  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[14]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[14]                 ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.713      ;
; 0.500  ; controller:controller_u_controller|nco:u1_nco|cnt[16]   ; controller:controller_u_controller|nco:u1_nco|cnt[16]   ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.713      ;
; 0.500  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]                  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]                  ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.713      ;
; 0.501  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[12]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[12]                 ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.714      ;
; 0.501  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[18]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[18]                 ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.714      ;
; 0.501  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[23]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[23]                 ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.714      ;
; 0.501  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[25]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[25]                 ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.714      ;
; 0.501  ; controller:controller_u_controller|nco:u1_nco|cnt[23]   ; controller:controller_u_controller|nco:u1_nco|cnt[23]   ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.714      ;
; 0.501  ; controller:controller_u_controller|nco:u1_nco|cnt[25]   ; controller:controller_u_controller|nco:u1_nco|cnt[25]   ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.714      ;
; 0.501  ; controller:controller_u_controller|nco:u1_nco|cnt[18]   ; controller:controller_u_controller|nco:u1_nco|cnt[18]   ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.714      ;
; 0.502  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[20]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[20]                 ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.715      ;
; 0.502  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[28]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[28]                 ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.715      ;
; 0.502  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[30]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[30]                 ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.715      ;
; 0.502  ; controller:controller_u_controller|nco:u1_nco|cnt[20]   ; controller:controller_u_controller|nco:u1_nco|cnt[20]   ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.715      ;
; 0.502  ; controller:controller_u_controller|nco:u1_nco|cnt[28]   ; controller:controller_u_controller|nco:u1_nco|cnt[28]   ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.715      ;
; 0.502  ; controller:controller_u_controller|nco:u1_nco|cnt[30]   ; controller:controller_u_controller|nco:u1_nco|cnt[30]   ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.715      ;
; 0.502  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]                 ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.715      ;
; 0.503  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[24]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[24]                 ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.716      ;
; 0.503  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[26]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[26]                 ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.716      ;
; 0.503  ; controller:controller_u_controller|nco:u1_nco|cnt[24]   ; controller:controller_u_controller|nco:u1_nco|cnt[24]   ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.716      ;
; 0.503  ; controller:controller_u_controller|nco:u1_nco|cnt[26]   ; controller:controller_u_controller|nco:u1_nco|cnt[26]   ; clk                                                     ; clk         ; 0.000        ; 0.069      ; 0.716      ;
; 0.503  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[28]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[28]          ; clk                                                     ; clk         ; 0.000        ; 0.068      ; 0.715      ;
; 0.509  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]                  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]                  ; clk                                                     ; clk         ; 0.000        ; 0.056      ; 0.709      ;
; 0.510  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[5]                  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[5]                  ; clk                                                     ; clk         ; 0.000        ; 0.056      ; 0.710      ;
; 0.510  ; controller:controller_u_controller|nco:u1_nco|cnt[3]    ; controller:controller_u_controller|nco:u1_nco|cnt[3]    ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.709      ;
; 0.510  ; controller:controller_u_controller|nco:u1_nco|cnt[13]   ; controller:controller_u_controller|nco:u1_nco|cnt[13]   ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.709      ;
; 0.510  ; controller:controller_u_controller|nco:u1_nco|cnt[15]   ; controller:controller_u_controller|nco:u1_nco|cnt[15]   ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.709      ;
; 0.510  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[3]                   ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[3]                   ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.709      ;
; 0.510  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[13]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[13]                  ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.709      ;
; 0.510  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[15]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[15]                  ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.709      ;
; 0.510  ; controller:controller_u_controller|nco:u0_nco|cnt[3]    ; controller:controller_u_controller|nco:u0_nco|cnt[3]    ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.709      ;
; 0.510  ; controller:controller_u_controller|nco:u0_nco|cnt[13]   ; controller:controller_u_controller|nco:u0_nco|cnt[13]   ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.709      ;
; 0.510  ; controller:controller_u_controller|nco:u0_nco|cnt[15]   ; controller:controller_u_controller|nco:u0_nco|cnt[15]   ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.709      ;
; 0.511  ; controller:controller_u_controller|nco:u1_nco|cnt[5]    ; controller:controller_u_controller|nco:u1_nco|cnt[5]    ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.511  ; controller:controller_u_controller|nco:u1_nco|cnt[11]   ; controller:controller_u_controller|nco:u1_nco|cnt[11]   ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.511  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[3]           ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[3]           ; clk                                                     ; clk         ; 0.000        ; 0.054      ; 0.709      ;
; 0.511  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[13]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[13]          ; clk                                                     ; clk         ; 0.000        ; 0.054      ; 0.709      ;
; 0.511  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[15]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[15]          ; clk                                                     ; clk         ; 0.000        ; 0.054      ; 0.709      ;
; 0.511  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[5]                   ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[5]                   ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.511  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[11]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[11]                  ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.511  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[19]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[19]                  ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.511  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[29]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[29]                  ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.511  ; controller:controller_u_controller|nco:u0_nco|cnt[5]    ; controller:controller_u_controller|nco:u0_nco|cnt[5]    ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.511  ; controller:controller_u_controller|nco:u0_nco|cnt[11]   ; controller:controller_u_controller|nco:u0_nco|cnt[11]   ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.511  ; controller:controller_u_controller|nco:u0_nco|cnt[19]   ; controller:controller_u_controller|nco:u0_nco|cnt[19]   ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.511  ; controller:controller_u_controller|nco:u0_nco|cnt[29]   ; controller:controller_u_controller|nco:u0_nco|cnt[29]   ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.512  ; controller:controller_u_controller|nco:u1_nco|cnt[1]    ; controller:controller_u_controller|nco:u1_nco|cnt[1]    ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; controller:controller_u_controller|nco:u1_nco|cnt[6]    ; controller:controller_u_controller|nco:u1_nco|cnt[6]    ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; controller:controller_u_controller|nco:u1_nco|cnt[17]   ; controller:controller_u_controller|nco:u1_nco|cnt[17]   ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[11]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[11]          ; clk                                                     ; clk         ; 0.000        ; 0.054      ; 0.710      ;
; 0.512  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[5]           ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[5]           ; clk                                                     ; clk         ; 0.000        ; 0.054      ; 0.710      ;
; 0.512  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[19]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[19]          ; clk                                                     ; clk         ; 0.000        ; 0.054      ; 0.710      ;
; 0.512  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[29]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[29]          ; clk                                                     ; clk         ; 0.000        ; 0.054      ; 0.710      ;
; 0.512  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[31]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[31]                  ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[6]                   ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[6]                   ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[1]                   ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[1]                   ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[17]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[17]                  ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[21]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[21]                  ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[27]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[27]                  ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; controller:controller_u_controller|nco:u0_nco|cnt[31]   ; controller:controller_u_controller|nco:u0_nco|cnt[31]   ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; controller:controller_u_controller|nco:u0_nco|cnt[1]    ; controller:controller_u_controller|nco:u0_nco|cnt[1]    ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; controller:controller_u_controller|nco:u0_nco|cnt[6]    ; controller:controller_u_controller|nco:u0_nco|cnt[6]    ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; controller:controller_u_controller|nco:u0_nco|cnt[17]   ; controller:controller_u_controller|nco:u0_nco|cnt[17]   ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; controller:controller_u_controller|nco:u0_nco|cnt[21]   ; controller:controller_u_controller|nco:u0_nco|cnt[21]   ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; controller:controller_u_controller|nco:u0_nco|cnt[27]   ; controller:controller_u_controller|nco:u0_nco|cnt[27]   ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.513  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[7]                  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[7]                  ; clk                                                     ; clk         ; 0.000        ; 0.056      ; 0.713      ;
; 0.513  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[6]           ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[6]           ; clk                                                     ; clk         ; 0.000        ; 0.054      ; 0.711      ;
; 0.513  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[1]           ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[1]           ; clk                                                     ; clk         ; 0.000        ; 0.054      ; 0.711      ;
; 0.513  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[17]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[17]          ; clk                                                     ; clk         ; 0.000        ; 0.054      ; 0.711      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'controller:controller_u_controller|o_mode[0]'                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.064 ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_sec[4]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 2.063      ; 2.009      ;
; -0.036 ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_sec[1]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 2.062      ; 2.036      ;
; -0.027 ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_sec[0]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 2.055      ; 2.038      ;
; 0.001  ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_min[3]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 2.051      ; 2.062      ;
; 0.029  ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_min[1]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 2.037      ; 2.076      ;
; 0.033  ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_min[0]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 2.038      ; 2.081      ;
; 0.163  ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_min[4]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 1.940      ; 2.113      ;
; 0.166  ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_min[2]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 1.940      ; 2.116      ;
; 0.170  ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_sec[2]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 1.937      ; 2.117      ;
; 0.203  ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_sec[3]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 1.937      ; 2.150      ;
; 0.207  ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_min[5]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 1.938      ; 2.155      ;
; 0.213  ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_sec[5]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 1.925      ; 2.148      ;
; 0.371  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.570      ;
; 0.492  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.512  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.056      ; 0.712      ;
; 0.515  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.056      ; 0.715      ;
; 0.516  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.518  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.519  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.521  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.720      ;
; 0.522  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.523  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.056      ; 0.723      ;
; 0.524  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.723      ;
; 0.527  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.726      ;
; 0.528  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.056      ; 0.728      ;
; 0.530  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.530  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.531  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.730      ;
; 0.531  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.056      ; 0.731      ;
; 0.532  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.731      ;
; 0.541  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.740      ;
; 0.545  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.744      ;
; 0.552  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.056      ; 0.752      ;
; 0.641  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.840      ;
; 0.760  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.760  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.056      ; 0.960      ;
; 0.761  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.763  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.765  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.766  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.767  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.966      ;
; 0.772  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.056      ; 0.972      ;
; 0.773  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.774  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.973      ;
; 0.775  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.974      ;
; 0.776  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.056      ; 0.976      ;
; 0.777  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.976      ;
; 0.777  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.056      ; 0.977      ;
; 0.779  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.978      ;
; 0.779  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.978      ;
; 0.779  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.978      ;
; 0.779  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.056      ; 0.979      ;
; 0.780  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.979      ;
; 0.782  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.981      ;
; 0.786  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.985      ;
; 0.786  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 0.985      ;
; 0.786  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.056      ; 0.986      ;
; 0.793  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.056      ; 0.993      ;
; 0.849  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.048      ;
; 0.849  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.056      ; 1.049      ;
; 0.850  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.049      ;
; 0.852  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.051      ;
; 0.855  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.856  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.055      ;
; 0.856  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.056      ; 1.056      ;
; 0.859  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.058      ;
; 0.861  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; minsec:minsec_u_minsec|o_sec[1]                                 ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; -0.500       ; 0.481      ; 0.862      ;
; 0.861  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.060      ;
; 0.861  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.060      ;
; 0.863  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.062      ;
; 0.865  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.056      ; 1.065      ;
; 0.866  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.065      ;
; 0.868  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.067      ;
; 0.868  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.056      ; 1.068      ;
; 0.869  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.068      ;
; 0.871  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.070      ;
; 0.873  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.072      ;
; 0.875  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.074      ;
; 0.875  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.074      ;
; 0.878  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.077      ;
; 0.882  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.081      ;
; 0.882  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.056      ; 1.082      ;
; 0.889  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.056      ; 1.089      ;
; 0.890  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.089      ;
; 0.935  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; minsec:minsec_u_minsec|o_sec[4]                                 ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; -0.500       ; 0.482      ; 0.937      ;
; 0.945  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.144      ;
; 0.945  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.056      ; 1.145      ;
; 0.948  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.147      ;
; 0.957  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.156      ;
; 0.962  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.161      ;
; 0.967  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.166      ;
; 0.971  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.055      ; 1.170      ;
; 0.978  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.056      ; 1.178      ;
; 1.043  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|o_min[0]                                 ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; -0.500       ; 0.204      ; 0.767      ;
; 1.045  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; minsec:minsec_u_minsec|o_min[1]                                 ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; -0.500       ; 0.203      ; 0.768      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'controller:controller_u_controller|nco:u0_nco|o_gen_clk'                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.105 ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|debounce:u1_debounce|dly2_sw ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.000        ; 1.568      ; 2.007      ;
; 0.108 ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|debounce:u3_debounce|dly2_sw ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.000        ; 1.568      ; 2.010      ;
; 0.111 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly2_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.000        ; 1.568      ; 2.013      ;
; 0.472 ; controller:controller_u_controller|debounce:u2_debounce|dly1_sw ; controller:controller_u_controller|debounce:u2_debounce|dly2_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.000        ; 0.036      ; 0.652      ;
; 0.611 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly2_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -0.500       ; 1.568      ; 2.013      ;
; 0.615 ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|debounce:u3_debounce|dly2_sw ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -0.500       ; 1.568      ; 2.017      ;
; 0.637 ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|debounce:u1_debounce|dly2_sw ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -0.500       ; 1.568      ; 2.039      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk'                                                                                                                                                                            ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.312 ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.055      ; 0.519      ;
; 0.355 ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.055      ; 0.554      ;
; 0.355 ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.055      ; 0.554      ;
; 0.425 ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.055      ; 0.624      ;
; 0.597 ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.055      ; 0.796      ;
; 0.607 ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.055      ; 0.806      ;
; 0.608 ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.055      ; 0.807      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'controller:controller_u_controller|debounce:u1_debounce|dly1_sw'                                                                                                                                                                                       ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.341 ; controller:controller_u_controller|o_position ; controller:controller_u_controller|o_position ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; 0.000        ; 0.034      ; 0.519      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'controller:controller_u_controller|debounce:u3_debounce|dly1_sw'                                                                                                                                                                                       ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.341 ; controller:controller_u_controller|o_alarm_en ; controller:controller_u_controller|o_alarm_en ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; 0.000        ; 0.034      ; 0.519      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                    ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[10]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[11]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[12]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[13]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[14]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[15]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[16]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[17]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[18]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[19]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[20]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[21]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[22]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[23]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[24]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[25]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[26]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[27]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[28]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[29]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[30]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[31]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[4]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[5]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[6]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[7]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[8]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[9]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[11]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[12]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[13]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[14]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[15]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[16]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[17]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[18]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[19]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[20]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[21]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[22]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[23]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[24]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[25]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[26]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[27]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[28]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[29]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[30]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[31]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[4]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[5]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[6]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[7]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|o_gen_clk               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[11]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[12]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[13]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[14]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[15]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[16]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[17]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[18]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[19]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[20]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[21]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[22]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[23]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[24]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[25]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[26]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[27]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[28]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[29]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[30]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[31]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[9]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'controller:controller_u_controller|o_mode[0]'                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                        ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ;
; -0.106 ; 0.110        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ;
; -0.086 ; 0.130        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ;
; -0.086 ; 0.130        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ;
; -0.086 ; 0.130        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ;
; -0.086 ; 0.130        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ;
; -0.086 ; 0.130        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ;
; -0.086 ; 0.130        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ;
; 0.046  ; 0.262        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ;
; 0.046  ; 0.262        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ;
; 0.046  ; 0.262        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ;
; 0.046  ; 0.262        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ;
; 0.046  ; 0.262        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ;
; 0.046  ; 0.262        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ;
; 0.128  ; 0.312        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ;
; 0.128  ; 0.312        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ;
; 0.128  ; 0.312        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ;
; 0.128  ; 0.312        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ;
; 0.128  ; 0.312        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ;
; 0.128  ; 0.312        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ;
; 0.134  ; 0.134        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_max_hit|clk                     ;
; 0.142  ; 0.142        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux0|combout                            ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ;
; 0.152  ; 0.152        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux0~clkctrl|inclk[0]                   ;
; 0.152  ; 0.152        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux0~clkctrl|outclk                     ;
; 0.154  ; 0.154        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[0]|clk                  ;
; 0.154  ; 0.154        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[1]|clk                  ;
; 0.154  ; 0.154        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[2]|clk                  ;
; 0.154  ; 0.154        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[3]|clk                  ;
; 0.154  ; 0.154        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[4]|clk                  ;
; 0.154  ; 0.154        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[5]|clk                  ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux1~clkctrl|inclk[0]                   ;
; 0.284  ; 0.284        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux1~clkctrl|outclk                     ;
; 0.286  ; 0.286        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_min|o_hms_cnt[0]|clk                  ;
; 0.286  ; 0.286        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_min|o_hms_cnt[1]|clk                  ;
; 0.286  ; 0.286        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_min|o_hms_cnt[2]|clk                  ;
; 0.286  ; 0.286        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_min|o_hms_cnt[3]|clk                  ;
; 0.286  ; 0.286        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_min|o_hms_cnt[4]|clk                  ;
; 0.286  ; 0.286        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_min|o_hms_cnt[5]|clk                  ;
; 0.288  ; 0.288        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[0]|clk                  ;
; 0.288  ; 0.288        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[1]|clk                  ;
; 0.288  ; 0.288        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[2]|clk                  ;
; 0.288  ; 0.288        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[3]|clk                  ;
; 0.288  ; 0.288        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[4]|clk                  ;
; 0.288  ; 0.288        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[5]|clk                  ;
; 0.291  ; 0.291        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux0~clkctrl|inclk[0]                   ;
; 0.291  ; 0.291        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux0~clkctrl|outclk                     ;
; 0.301  ; 0.301        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux0|combout                            ;
; 0.305  ; 0.305        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux1|combout                            ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_max_hit|clk                     ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|o_alarm_min_clk~clkctrl|inclk[0]        ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|o_alarm_min_clk~clkctrl|outclk          ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_alarm_min|o_hms_cnt[0]|clk            ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_alarm_min|o_hms_cnt[1]|clk            ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_alarm_min|o_hms_cnt[2]|clk            ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_alarm_min|o_hms_cnt[3]|clk            ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_alarm_min|o_hms_cnt[4]|clk            ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_alarm_min|o_hms_cnt[5]|clk            ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'controller:controller_u_controller|nco:u0_nco|o_gen_clk'                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u0_debounce|dly2_sw ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u1_debounce|dly2_sw ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u2_debounce|dly1_sw ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u2_debounce|dly2_sw ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u3_debounce|dly2_sw ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u0_debounce|dly2_sw ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u1_debounce|dly2_sw ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u2_debounce|dly1_sw ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u2_debounce|dly2_sw ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u3_debounce|dly2_sw ;
; 0.293  ; 0.477        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ;
; 0.293  ; 0.477        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ;
; 0.293  ; 0.477        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u0_debounce|dly2_sw ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u1_debounce|dly2_sw ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u2_debounce|dly1_sw ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u2_debounce|dly2_sw ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u3_debounce|dly2_sw ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_debounce|dly2_sw|clk                 ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u1_debounce|dly2_sw|clk                 ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u2_debounce|dly1_sw|clk                 ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u2_debounce|dly2_sw|clk                 ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u3_debounce|dly2_sw|clk                 ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_debounce|dly1_sw|clk                 ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u1_debounce|dly1_sw|clk                 ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u3_debounce|dly1_sw|clk                 ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_nco|o_gen_clk~clkctrl|inclk[0]       ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_nco|o_gen_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_nco|o_gen_clk|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_nco|o_gen_clk|q                      ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_nco|o_gen_clk~clkctrl|inclk[0]       ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_nco|o_gen_clk~clkctrl|outclk         ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_debounce|dly1_sw|clk                 ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u1_debounce|dly1_sw|clk                 ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u3_debounce|dly1_sw|clk                 ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_debounce|dly2_sw|clk                 ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u1_debounce|dly2_sw|clk                 ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u2_debounce|dly1_sw|clk                 ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u2_debounce|dly2_sw|clk                 ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u3_debounce|dly2_sw|clk                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk'                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[4]           ;
; 0.293  ; 0.477        ; 0.184          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[0]           ;
; 0.293  ; 0.477        ; 0.184          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[1]           ;
; 0.293  ; 0.477        ; 0.184          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[2]           ;
; 0.293  ; 0.477        ; 0.184          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[3]           ;
; 0.293  ; 0.477        ; 0.184          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[4]           ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[0]           ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[1]           ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[2]           ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[3]           ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[4]           ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[0]|clk            ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[1]|clk            ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[2]|clk            ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[3]|clk            ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|u_nco_bit|o_gen_clk|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|u_nco_bit|o_gen_clk|q ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[0]|clk            ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[1]|clk            ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[2]|clk            ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[3]|clk            ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[4]|clk            ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk'                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[2]      ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[0]      ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[1]      ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[2]      ;
; 0.319  ; 0.503        ; 0.184          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[0]      ;
; 0.319  ; 0.503        ; 0.184          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[1]      ;
; 0.319  ; 0.503        ; 0.184          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[2]      ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|cnt_common_node[0]|clk           ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|cnt_common_node[1]|clk           ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|cnt_common_node[2]|clk           ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|u_nco|o_gen_clk~clkctrl|inclk[0] ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|u_nco|o_gen_clk~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|u_nco|o_gen_clk|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|u_nco|o_gen_clk|q                ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|u_nco|o_gen_clk~clkctrl|inclk[0] ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|u_nco|o_gen_clk~clkctrl|outclk   ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|cnt_common_node[0]|clk           ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|cnt_common_node[1]|clk           ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|cnt_common_node[2]|clk           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'controller:controller_u_controller|debounce:u0_debounce|dly1_sw'                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                           ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_mode[1]     ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_mode[1]     ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_mode[1]     ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|o_mode[0]|clk            ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|o_mode[1]|clk            ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|u0_debounce|o_sw|dataa   ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|u0_debounce|o_sw|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|u0_debounce|dly1_sw|q    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|u0_debounce|dly1_sw|q    ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|u0_debounce|o_sw|combout ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|o_mode[0]|clk            ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|o_mode[1]|clk            ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|u0_debounce|o_sw|dataa   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'controller:controller_u_controller|debounce:u1_debounce|dly1_sw'                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                           ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_position    ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_position    ;
; 0.312  ; 0.496        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_position    ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|u1_debounce|o_sw|datad   ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|u1_debounce|o_sw|combout ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|o_position|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|u1_debounce|dly1_sw|q    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|u1_debounce|dly1_sw|q    ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|o_position|clk           ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|u1_debounce|o_sw|combout ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|u1_debounce|o_sw|datad   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'controller:controller_u_controller|debounce:u3_debounce|dly1_sw'                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                           ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_alarm_en    ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_alarm_en    ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_alarm_en    ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|u3_debounce|o_sw|datad   ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|u3_debounce|o_sw|combout ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|o_alarm_en|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|u3_debounce|dly1_sw|q    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|u3_debounce|dly1_sw|q    ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|o_alarm_en|clk           ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|u3_debounce|o_sw|combout ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|u3_debounce|o_sw|datad   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'buzz:buzz_u_buzz|cnt[0]'                                                                     ;
+-------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------+
; 0.384 ; 0.384        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1|datac           ;
; 0.386 ; 0.386        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1|combout         ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~0|combout         ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[12]          ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[13]          ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[14]          ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[8]           ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[15]          ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[12]|datad         ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[13]|datad         ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[14]|datad         ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[8]|datad          ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~0|datab           ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1clkctrl|inclk[0] ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1clkctrl|outclk   ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[15]|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|cnt[0]|q                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|cnt[0]|q                  ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~0|datab           ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[15]|datad         ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1clkctrl|inclk[0] ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1clkctrl|outclk   ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[12]|datad         ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[13]|datad         ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[14]|datad         ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[8]|datad          ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[15]          ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[12]          ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[13]          ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[14]          ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[8]           ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~0|combout         ;
; 0.612 ; 0.612        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1|combout         ;
; 0.614 ; 0.614        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1|datac           ;
+-------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; i_sw0     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.071 ; 1.454 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw1     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.087 ; 1.445 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw2     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 2.374 ; 2.756 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw3     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.392 ; 1.790 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                   ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; i_sw0     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -0.686 ; -1.054 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw1     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -0.702 ; -1.045 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw2     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -2.016 ; -2.382 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw3     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -0.994 ; -1.376 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; o_alarm       ; clk                                              ; 8.118  ; 8.114  ; Rise       ; clk                                              ;
; o_seg[*]      ; controller:controller_u_controller|o_mode[0]     ; 16.058 ; 16.058 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[0]     ; controller:controller_u_controller|o_mode[0]     ; 14.810 ; 14.805 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[1]     ; controller:controller_u_controller|o_mode[0]     ; 15.088 ; 15.092 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[2]     ; controller:controller_u_controller|o_mode[0]     ; 15.775 ; 15.761 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[3]     ; controller:controller_u_controller|o_mode[0]     ; 15.701 ; 15.634 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[4]     ; controller:controller_u_controller|o_mode[0]     ; 16.058 ; 16.027 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[5]     ; controller:controller_u_controller|o_mode[0]     ; 15.638 ; 15.630 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[6]     ; controller:controller_u_controller|o_mode[0]     ; 16.054 ; 16.058 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
; o_seg[*]      ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 9.233  ; 9.197  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[0]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 8.125  ; 8.142  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[1]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 8.789  ; 8.793  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[2]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 8.732  ; 8.741  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[3]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 9.152  ; 9.127  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[4]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 9.223  ; 9.192  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[5]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 8.974  ; 8.966  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[6]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 9.233  ; 9.197  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
; o_seg_enb[*]  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 7.861  ; 7.752  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.574  ; 6.726  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.945  ; 7.101  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.731  ; 6.641  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[3] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 7.861  ; 7.752  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[4] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.334  ; 6.476  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[5] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.592  ; 6.728  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; o_alarm       ; clk                                              ; 6.409 ; 6.489 ; Rise       ; clk                                              ;
; o_seg[*]      ; controller:controller_u_controller|o_mode[0]     ; 7.469 ; 7.421 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[0]     ; controller:controller_u_controller|o_mode[0]     ; 7.469 ; 7.421 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[1]     ; controller:controller_u_controller|o_mode[0]     ; 8.502 ; 8.468 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[2]     ; controller:controller_u_controller|o_mode[0]     ; 7.972 ; 7.953 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[3]     ; controller:controller_u_controller|o_mode[0]     ; 8.967 ; 8.893 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[4]     ; controller:controller_u_controller|o_mode[0]     ; 8.172 ; 8.108 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[5]     ; controller:controller_u_controller|o_mode[0]     ; 8.937 ; 8.898 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[6]     ; controller:controller_u_controller|o_mode[0]     ; 8.724 ; 8.681 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
; o_seg[*]      ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 5.894 ; 5.869 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[0]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.781 ; 6.738 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[1]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 5.894 ; 5.869 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[2]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.151 ; 6.116 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[3]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.111 ; 6.081 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[4]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.266 ; 6.195 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[5]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.692 ; 6.670 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[6]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 7.679 ; 7.687 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
; o_seg_enb[*]  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 5.936 ; 5.885 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.064 ; 6.193 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.402 ; 6.540 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.110 ; 6.232 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[3] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 7.244 ; 7.349 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[4] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 5.936 ; 5.885 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[5] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 6.141 ; 6.135 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                       ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; clk                                                             ; -2.994 ; -209.906      ;
; controller:controller_u_controller|o_mode[0]                    ; -1.284 ; -15.179       ;
; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; 0.042  ; 0.000         ;
; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; 0.098  ; 0.000         ;
; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 0.236  ; 0.000         ;
; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk                ; 0.315  ; 0.000         ;
; buzz:buzz_u_buzz|cnt[0]                                         ; 0.444  ; 0.000         ;
; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; 0.626  ; 0.000         ;
; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; 0.626  ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                        ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; buzz:buzz_u_buzz|cnt[0]                                         ; -0.780 ; -3.615        ;
; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; -0.297 ; -0.778        ;
; controller:controller_u_controller|o_mode[0]                    ; -0.278 ; -2.305        ;
; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; -0.191 ; -0.310        ;
; clk                                                             ; -0.149 ; -0.345        ;
; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; 0.050  ; 0.000         ;
; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk                ; 0.186  ; 0.000         ;
; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; 0.208  ; 0.000         ;
; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; 0.208  ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                         ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; clk                                                             ; -3.000 ; -179.198      ;
; controller:controller_u_controller|o_mode[0]                    ; -1.000 ; -25.000       ;
; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; -1.000 ; -8.000        ;
; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; -1.000 ; -5.000        ;
; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk                ; -1.000 ; -3.000        ;
; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; -1.000 ; -2.000        ;
; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; -1.000 ; -1.000        ;
; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; -1.000 ; -1.000        ;
; buzz:buzz_u_buzz|cnt[0]                                         ; 0.328  ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                  ;
+--------+------------------------------+-------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                   ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -2.994 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.852     ; 3.119      ;
; -2.994 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[5]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.852     ; 3.119      ;
; -2.994 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[7]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.852     ; 3.119      ;
; -2.994 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.852     ; 3.119      ;
; -2.988 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[0]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.853     ; 3.112      ;
; -2.988 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[1]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.853     ; 3.112      ;
; -2.988 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[2]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.853     ; 3.112      ;
; -2.988 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[4]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.853     ; 3.112      ;
; -2.879 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.852     ; 3.004      ;
; -2.879 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.851     ; 3.005      ;
; -2.879 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[5]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.852     ; 3.004      ;
; -2.879 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[5]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.851     ; 3.005      ;
; -2.879 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[7]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.852     ; 3.004      ;
; -2.879 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[7]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.851     ; 3.005      ;
; -2.879 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.852     ; 3.004      ;
; -2.879 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.851     ; 3.005      ;
; -2.873 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[0]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.853     ; 2.997      ;
; -2.873 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[0]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.852     ; 2.998      ;
; -2.873 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[1]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.853     ; 2.997      ;
; -2.873 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[1]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.852     ; 2.998      ;
; -2.873 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[2]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.853     ; 2.997      ;
; -2.873 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[2]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.852     ; 2.998      ;
; -2.873 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[4]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.853     ; 2.997      ;
; -2.873 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[4]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.852     ; 2.998      ;
; -2.804 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 3.119      ;
; -2.804 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 3.119      ;
; -2.804 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[11]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 3.119      ;
; -2.804 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[12]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 3.119      ;
; -2.804 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[13]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 3.119      ;
; -2.804 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[14]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 3.119      ;
; -2.804 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[15]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 3.119      ;
; -2.797 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[6]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 3.112      ;
; -2.786 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.853     ; 2.910      ;
; -2.786 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[5]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.853     ; 2.910      ;
; -2.786 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[7]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.853     ; 2.910      ;
; -2.786 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.853     ; 2.910      ;
; -2.780 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[0]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.854     ; 2.903      ;
; -2.780 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[1]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.854     ; 2.903      ;
; -2.780 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[2]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.854     ; 2.903      ;
; -2.780 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[4]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.854     ; 2.903      ;
; -2.689 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 3.004      ;
; -2.689 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.661     ; 3.005      ;
; -2.689 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 3.004      ;
; -2.689 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.661     ; 3.005      ;
; -2.689 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[11]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 3.004      ;
; -2.689 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[11]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.661     ; 3.005      ;
; -2.689 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[12]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 3.004      ;
; -2.689 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[12]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.661     ; 3.005      ;
; -2.689 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[13]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 3.004      ;
; -2.689 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[13]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.661     ; 3.005      ;
; -2.689 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[14]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 3.004      ;
; -2.689 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[14]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.661     ; 3.005      ;
; -2.689 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[15]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 3.004      ;
; -2.689 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[15]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.661     ; 3.005      ;
; -2.682 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[6]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.997      ;
; -2.682 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[6]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.661     ; 2.998      ;
; -2.671 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[31]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.986      ;
; -2.671 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[17]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.986      ;
; -2.671 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[18]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.986      ;
; -2.671 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[19]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.986      ;
; -2.671 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[20]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.986      ;
; -2.671 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[21]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.986      ;
; -2.671 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[22]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.986      ;
; -2.671 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[23]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.986      ;
; -2.671 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[24]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.986      ;
; -2.671 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[25]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.986      ;
; -2.671 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[26]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.986      ;
; -2.671 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[27]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.986      ;
; -2.671 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[28]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.986      ;
; -2.671 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[29]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.986      ;
; -2.671 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[30]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.986      ;
; -2.621 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.663     ; 2.935      ;
; -2.596 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.663     ; 2.910      ;
; -2.596 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.663     ; 2.910      ;
; -2.596 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[11]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.663     ; 2.910      ;
; -2.596 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[12]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.663     ; 2.910      ;
; -2.596 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[13]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.663     ; 2.910      ;
; -2.596 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[14]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.663     ; 2.910      ;
; -2.596 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[15]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.663     ; 2.910      ;
; -2.589 ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[6]    ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.663     ; 2.903      ;
; -2.569 ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[16]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.661     ; 2.885      ;
; -2.556 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[31]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.871      ;
; -2.556 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[31]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.661     ; 2.872      ;
; -2.556 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[17]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.871      ;
; -2.556 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[17]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.661     ; 2.872      ;
; -2.556 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[18]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.871      ;
; -2.556 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[18]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.661     ; 2.872      ;
; -2.556 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[19]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.871      ;
; -2.556 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[19]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.661     ; 2.872      ;
; -2.556 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[20]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.871      ;
; -2.556 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[20]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.661     ; 2.872      ;
; -2.556 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[21]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.871      ;
; -2.556 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[21]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.661     ; 2.872      ;
; -2.556 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[22]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.871      ;
; -2.556 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[22]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.661     ; 2.872      ;
; -2.556 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[23]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.871      ;
; -2.556 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[23]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.661     ; 2.872      ;
; -2.556 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[24]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.871      ;
; -2.556 ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[24]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.661     ; 2.872      ;
; -2.556 ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[25]   ; buzz:buzz_u_buzz|cnt[0] ; clk         ; 1.000        ; -0.662     ; 2.871      ;
+--------+------------------------------+-------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'controller:controller_u_controller|o_mode[0]'                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -1.284 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -1.295     ; 0.976      ;
; -1.265 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -1.295     ; 0.957      ;
; -1.175 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -1.295     ; 0.867      ;
; -1.129 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -1.295     ; 0.821      ;
; -1.123 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -1.295     ; 0.815      ;
; -1.089 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -1.295     ; 0.781      ;
; -0.884 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|o_min[4]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.183     ; 0.759      ;
; -0.834 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|o_sec[5]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.220     ; 0.673      ;
; -0.823 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|o_min[1]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.131     ; 0.690      ;
; -0.820 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|o_min[0]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.129     ; 0.689      ;
; -0.812 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|o_sec[2]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.211     ; 0.661      ;
; -0.798 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|o_min[5]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.185     ; 0.672      ;
; -0.749 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|o_sec[1]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.143     ; 0.604      ;
; -0.743 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; minsec:minsec_u_minsec|o_min[2]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.015      ; 0.817      ;
; -0.734 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; minsec:minsec_u_minsec|o_sec[3]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.211     ; 0.583      ;
; -0.733 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; minsec:minsec_u_minsec|o_sec[4]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.142     ; 0.589      ;
; -0.714 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|o_min[2]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.183     ; 0.590      ;
; -0.670 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|o_sec[0]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.148     ; 0.520      ;
; -0.648 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; minsec:minsec_u_minsec|o_sec[3]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.151      ; 0.859      ;
; -0.645 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|o_min[3]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; -0.124     ; 0.519      ;
; -0.604 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; minsec:minsec_u_minsec|o_min[3]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.074      ; 0.676      ;
; -0.603 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|o_min[5]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.013      ; 0.675      ;
; -0.582 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; minsec:minsec_u_minsec|o_min[4]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.015      ; 0.655      ;
; -0.554 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; minsec:minsec_u_minsec|o_sec[2]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.151      ; 0.765      ;
; -0.474 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|o_sec[0]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.214      ; 0.686      ;
; -0.468 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; minsec:minsec_u_minsec|o_sec[4]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.220      ; 0.686      ;
; -0.463 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; minsec:minsec_u_minsec|o_sec[5]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.142      ; 0.664      ;
; -0.450 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; minsec:minsec_u_minsec|o_min[1]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.067      ; 0.515      ;
; -0.442 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|o_min[0]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.069      ; 0.509      ;
; -0.373 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; minsec:minsec_u_minsec|o_sec[1]                                 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 0.500        ; 0.219      ; 0.590      ;
; -0.323 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.190      ;
; -0.323 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.190      ;
; -0.323 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.190      ;
; -0.323 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.190      ;
; -0.323 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.190      ;
; -0.323 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.190      ;
; -0.300 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.167      ;
; -0.300 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.167      ;
; -0.300 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.167      ;
; -0.300 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.167      ;
; -0.300 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.167      ;
; -0.300 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.167      ;
; -0.268 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 1.021      ;
; -0.268 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 1.021      ;
; -0.268 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 1.021      ;
; -0.268 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 1.021      ;
; -0.268 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 1.021      ;
; -0.268 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 1.021      ;
; -0.240 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.993      ;
; -0.240 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.993      ;
; -0.240 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.993      ;
; -0.240 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.993      ;
; -0.240 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.993      ;
; -0.240 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.993      ;
; -0.200 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.067      ;
; -0.200 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.067      ;
; -0.200 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.067      ;
; -0.200 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.067      ;
; -0.200 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.067      ;
; -0.200 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.067      ;
; -0.172 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.925      ;
; -0.172 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.925      ;
; -0.172 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.925      ;
; -0.172 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.925      ;
; -0.172 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.925      ;
; -0.172 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.925      ;
; -0.170 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.037      ;
; -0.170 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.037      ;
; -0.170 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.037      ;
; -0.170 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.037      ;
; -0.170 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.037      ;
; -0.170 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.037      ;
; -0.169 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.036      ;
; -0.169 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.036      ;
; -0.169 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.036      ;
; -0.169 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.036      ;
; -0.169 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.036      ;
; -0.169 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.036      ;
; -0.149 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.902      ;
; -0.136 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.003      ;
; -0.136 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.003      ;
; -0.136 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.003      ;
; -0.136 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.003      ;
; -0.136 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.003      ;
; -0.136 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.120     ; 1.003      ;
; -0.121 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.874      ;
; -0.121 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.874      ;
; -0.121 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.874      ;
; -0.121 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.874      ;
; -0.121 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.874      ;
; -0.096 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.036     ; 1.047      ;
; -0.096 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.036     ; 1.047      ;
; -0.096 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.036     ; 1.047      ;
; -0.096 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.036     ; 1.047      ;
; -0.096 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.036     ; 1.047      ;
; -0.096 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.036     ; 1.047      ;
; -0.094 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.847      ;
; -0.092 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.845      ;
; -0.092 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.845      ;
; -0.092 ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; 1.000        ; -0.234     ; 0.845      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk'                                                                                                                   ;
+-------+-------------------------+-------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.042 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.025     ; 0.940      ;
; 0.049 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.025     ; 0.933      ;
; 0.106 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.500        ; 0.925      ; 1.421      ;
; 0.106 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.025     ; 0.876      ;
; 0.110 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.025     ; 0.872      ;
; 0.121 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.500        ; 0.925      ; 1.406      ;
; 0.128 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.025     ; 0.854      ;
; 0.128 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.025     ; 0.854      ;
; 0.128 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.025     ; 0.854      ;
; 0.128 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.025     ; 0.854      ;
; 0.131 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.022     ; 0.854      ;
; 0.133 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.025     ; 0.849      ;
; 0.165 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.025     ; 0.817      ;
; 0.203 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.025     ; 0.779      ;
; 0.278 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.025     ; 0.704      ;
; 0.278 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.025     ; 0.704      ;
; 0.278 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.025     ; 0.704      ;
; 0.281 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.022     ; 0.704      ;
; 0.350 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.500        ; 0.925      ; 1.177      ;
; 0.404 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; -0.022     ; 0.581      ;
; 0.414 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.500        ; 0.925      ; 1.113      ;
; 0.418 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.500        ; 0.925      ; 1.109      ;
; 0.592 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; 0.925      ; 1.435      ;
; 0.716 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; 0.925      ; 1.311      ;
; 0.896 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; 0.925      ; 1.131      ;
; 0.900 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; 0.925      ; 1.127      ;
; 0.964 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 1.000        ; 0.925      ; 1.063      ;
+-------+-------------------------+-------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'controller:controller_u_controller|nco:u0_nco|o_gen_clk'                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.098 ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|debounce:u1_debounce|dly2_sw ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.500        ; 0.906      ; 1.410      ;
; 0.116 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly2_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.500        ; 0.906      ; 1.392      ;
; 0.120 ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|debounce:u3_debounce|dly2_sw ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.500        ; 0.906      ; 1.388      ;
; 0.494 ; controller:controller_u_controller|debounce:u2_debounce|dly1_sw ; controller:controller_u_controller|debounce:u2_debounce|dly2_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.000        ; -0.022     ; 0.471      ;
; 0.744 ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|debounce:u1_debounce|dly2_sw ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.000        ; 0.906      ; 1.264      ;
; 0.757 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly2_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.000        ; 0.906      ; 1.251      ;
; 0.760 ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|debounce:u3_debounce|dly2_sw ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.000        ; 0.906      ; 1.248      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'controller:controller_u_controller|debounce:u0_debounce|dly1_sw'                                                                                                                                                                                    ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.236 ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 1.000        ; -0.022     ; 0.749      ;
; 0.293 ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 1.000        ; -0.024     ; 0.690      ;
; 0.387 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 0.500        ; 0.752      ; 0.967      ;
; 0.417 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 0.500        ; 0.752      ; 0.937      ;
; 0.907 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 1.000        ; 0.752      ; 0.947      ;
; 0.975 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 1.000        ; 0.752      ; 0.879      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk'                                                                                                                                                                           ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.315 ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.037     ; 0.635      ;
; 0.335 ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.037     ; 0.615      ;
; 0.354 ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.037     ; 0.596      ;
; 0.489 ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.037     ; 0.461      ;
; 0.558 ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.037     ; 0.392      ;
; 0.561 ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.037     ; 0.389      ;
; 0.591 ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 1.000        ; -0.037     ; 0.359      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'buzz:buzz_u_buzz|cnt[0]'                                                                                                                        ;
+-------+-------------------------+------------------------------+------------------------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                      ; Launch Clock                             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------+------------------------------------------+-------------------------+--------------+------------+------------+
; 0.444 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.500        ; 1.960      ; 1.707      ;
; 0.445 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.500        ; 1.972      ; 1.715      ;
; 0.450 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.500        ; 1.972      ; 1.702      ;
; 0.453 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 0.986      ; 1.129      ;
; 0.486 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 0.996      ; 1.105      ;
; 0.491 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.500        ; 1.970      ; 1.669      ;
; 0.499 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.500        ; 1.972      ; 1.662      ;
; 0.502 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 0.998      ; 1.090      ;
; 0.532 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 0.998      ; 1.059      ;
; 0.537 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 0.998      ; 1.046      ;
; 0.544 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 0.986      ; 1.038      ;
; 0.555 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 0.986      ; 1.027      ;
; 0.561 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 0.996      ; 1.030      ;
; 0.577 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 0.998      ; 1.015      ;
; 0.621 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 0.986      ; 0.961      ;
; 0.638 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 0.996      ; 0.953      ;
; 0.638 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 0.996      ; 0.953      ;
; 0.652 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 0.998      ; 0.939      ;
; 0.654 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 0.998      ; 0.938      ;
; 0.654 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 0.998      ; 0.938      ;
; 0.656 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 0.998      ; 0.935      ;
; 0.657 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 0.998      ; 0.926      ;
; 0.661 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 0.998      ; 0.922      ;
; 0.677 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 0.998      ; 0.914      ;
; 0.682 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 0.998      ; 0.901      ;
; 1.070 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.960      ; 1.581      ;
; 1.080 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.972      ; 1.580      ;
; 1.085 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.972      ; 1.567      ;
; 1.089 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.970      ; 1.571      ;
; 1.105 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 1.000        ; 1.972      ; 1.556      ;
+-------+-------------------------+------------------------------+------------------------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'controller:controller_u_controller|debounce:u1_debounce|dly1_sw'                                                                                                                                                                                      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.626 ; controller:controller_u_controller|o_position ; controller:controller_u_controller|o_position ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; 1.000        ; -0.022     ; 0.359      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'controller:controller_u_controller|debounce:u3_debounce|dly1_sw'                                                                                                                                                                                      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.626 ; controller:controller_u_controller|o_alarm_en ; controller:controller_u_controller|o_alarm_en ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; 1.000        ; -0.022     ; 0.359      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'buzz:buzz_u_buzz|cnt[0]'                                                                                                                          ;
+--------+-------------------------+------------------------------+------------------------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                      ; Launch Clock                             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------+------------------------------------------+-------------------------+--------------+------------+------------+
; -0.780 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 2.054      ; 1.379      ;
; -0.771 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 2.052      ; 1.386      ;
; -0.696 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 2.053      ; 1.462      ;
; -0.690 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 2.053      ; 1.468      ;
; -0.678 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 2.041      ; 1.468      ;
; -0.366 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.128      ; 0.772      ;
; -0.360 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.128      ; 0.778      ;
; -0.348 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.128      ; 0.790      ;
; -0.342 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.129      ; 0.797      ;
; -0.342 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.128      ; 0.796      ;
; -0.338 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.128      ; 0.800      ;
; -0.335 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.128      ; 0.803      ;
; -0.333 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.127      ; 0.804      ;
; -0.332 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.128      ; 0.806      ;
; -0.330 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.116      ; 0.796      ;
; -0.329 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.128      ; 0.809      ;
; -0.326 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.129      ; 0.813      ;
; -0.317 ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.127      ; 0.820      ;
; -0.298 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.116      ; 0.828      ;
; -0.267 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.129      ; 0.872      ;
; -0.258 ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.127      ; 0.879      ;
; -0.244 ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.116      ; 0.882      ;
; -0.225 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.129      ; 0.914      ;
; -0.216 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.127      ; 0.921      ;
; -0.160 ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|cnt[0] ; 0.000        ; 1.116      ; 0.966      ;
; -0.138 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[14] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; -0.500       ; 2.054      ; 1.541      ;
; -0.129 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[8]  ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; -0.500       ; 2.052      ; 1.548      ;
; -0.105 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[12] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; -0.500       ; 2.053      ; 1.573      ;
; -0.099 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[15] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; -0.500       ; 2.041      ; 1.567      ;
; -0.099 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco_num[13] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|cnt[0] ; -0.500       ; 2.053      ; 1.579      ;
+--------+-------------------------+------------------------------+------------------------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk'                                                                                                                     ;
+--------+-------------------------+-------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.297 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.974      ; 0.876      ;
; -0.234 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.974      ; 0.939      ;
; -0.231 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.974      ; 0.942      ;
; -0.016 ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.974      ; 1.157      ;
; 0.028  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.974      ; 1.201      ;
; 0.314  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; -0.500       ; 0.974      ; 0.987      ;
; 0.317  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; -0.500       ; 0.974      ; 0.990      ;
; 0.329  ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.022      ; 0.435      ;
; 0.342  ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.022      ; 0.448      ;
; 0.380  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; -0.500       ; 0.974      ; 1.053      ;
; 0.391  ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.022      ; 0.497      ;
; 0.475  ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.025      ; 0.584      ;
; 0.491  ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.025      ; 0.600      ;
; 0.497  ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.025      ; 0.606      ;
; 0.500  ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.025      ; 0.609      ;
; 0.537  ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.025      ; 0.646      ;
; 0.537  ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.025      ; 0.646      ;
; 0.537  ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.025      ; 0.646      ;
; 0.541  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; -0.500       ; 0.974      ; 1.214      ;
; 0.554  ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.025      ; 0.663      ;
; 0.557  ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.025      ; 0.666      ;
; 0.579  ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[0]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; -0.500       ; 0.974      ; 1.252      ;
; 0.647  ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[3] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.025      ; 0.756      ;
; 0.647  ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[0] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.025      ; 0.756      ;
; 0.647  ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.025      ; 0.756      ;
; 0.647  ; buzz:buzz_u_buzz|cnt[4] ; buzz:buzz_u_buzz|cnt[2] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.025      ; 0.756      ;
; 0.670  ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|cnt[1] ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; 0.000        ; 0.025      ; 0.779      ;
+--------+-------------------------+-------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'controller:controller_u_controller|o_mode[0]'                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.278 ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_sec[4]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 1.487      ; 1.219      ;
; -0.258 ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_sec[0]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 1.481      ; 1.233      ;
; -0.256 ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_sec[1]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 1.486      ; 1.240      ;
; -0.227 ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_min[1]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 1.469      ; 1.252      ;
; -0.227 ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_min[3]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 1.477      ; 1.260      ;
; -0.225 ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_min[0]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 1.471      ; 1.256      ;
; -0.152 ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_sec[2]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 1.415      ; 1.273      ;
; -0.147 ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_min[2]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 1.415      ; 1.278      ;
; -0.147 ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_min[4]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 1.415      ; 1.278      ;
; -0.139 ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_min[5]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 1.413      ; 1.284      ;
; -0.130 ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_sec[3]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 1.415      ; 1.295      ;
; -0.119 ; controller:controller_u_controller|o_mode[1]                    ; minsec:minsec_u_minsec|o_sec[5]                                 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 1.406      ; 1.297      ;
; 0.221  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.341      ;
; 0.285  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.307  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.310  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.315  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.318  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.323  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.443      ;
; 0.327  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.447      ;
; 0.331  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.037      ; 0.452      ;
; 0.371  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.491      ;
; 0.456  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.459  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.464  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.470  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.471  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.471  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.037      ; 0.592      ;
; 0.472  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.473  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.474  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.474  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.037      ; 0.595      ;
; 0.475  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.476  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.476  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.479  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.599      ;
; 0.480  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.037      ; 0.601      ;
; 0.483  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.037      ; 0.604      ;
; 0.519  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.520  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.522  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.523  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.523  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.525  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.527  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.529  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.529  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.530  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.533  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.534  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.037      ; 0.655      ;
; 0.536  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.656      ;
; 0.538  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.539  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.541  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.661      ;
; 0.542  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.662      ;
; 0.545  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.665      ;
; 0.546  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.037      ; 0.667      ;
; 0.549  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.037      ; 0.670      ;
; 0.586  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.586  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.037      ; 0.707      ;
; 0.588  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.595  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ; minsec:minsec_u_minsec|o_sec[1]                                 ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; -0.500       ; 0.395      ; 0.510      ;
; 0.596  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.716      ;
; 0.597  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.717      ;
; 0.604  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.724      ;
; 0.608  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.728      ;
; 0.612  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.037      ; 0.733      ;
; 0.640  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ; minsec:minsec_u_minsec|o_sec[4]                                 ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; -0.500       ; 0.396      ; 0.556      ;
; 0.642  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.762      ;
; 0.642  ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0] ; 0.000        ; 0.036      ; 0.762      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'controller:controller_u_controller|debounce:u0_debounce|dly1_sw'                                                                                                                                                                                      ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.191 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 0.000        ; 0.822      ; 0.830      ;
; -0.119 ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 0.000        ; 0.822      ; 0.902      ;
; 0.372  ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; -0.500       ; 0.822      ; 0.893      ;
; 0.408  ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; -0.500       ; 0.822      ; 0.929      ;
; 0.421  ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 0.000        ; 0.022      ; 0.527      ;
; 0.537  ; controller:controller_u_controller|o_mode[1] ; controller:controller_u_controller|o_mode[0] ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 0.000        ; 0.024      ; 0.645      ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.149 ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; clk         ; 0.000        ; 1.243      ; 1.303      ;
; -0.135 ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; clk         ; 0.000        ; 1.230      ; 1.314      ;
; -0.061 ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk        ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk        ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk                ; clk         ; 0.000        ; 1.225      ; 1.383      ;
; 0.178  ; buzz:buzz_u_buzz|nco:u_nco_buzz|o_gen_clk               ; buzz:buzz_u_buzz|nco:u_nco_buzz|o_gen_clk               ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.187  ; minsec:minsec_u_minsec|o_alarm                          ; minsec:minsec_u_minsec|o_alarm                          ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.201  ; controller:controller_u_controller|nco:u1_nco|o_gen_clk ; controller:controller_u_controller|nco:u1_nco|o_gen_clk ; clk                                                             ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.234  ; controller:controller_u_controller|o_alarm_en           ; minsec:minsec_u_minsec|o_alarm                          ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; clk         ; 0.000        ; 0.498      ; 0.836      ;
; 0.255  ; controller:controller_u_controller|nco:u1_nco|cnt[15]   ; controller:controller_u_controller|nco:u1_nco|cnt[16]   ; clk                                                             ; clk         ; 0.000        ; 0.233      ; 0.572      ;
; 0.256  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[27]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[28]          ; clk                                                             ; clk         ; 0.000        ; 0.234      ; 0.574      ;
; 0.257  ; controller:controller_u_controller|nco:u1_nco|cnt[17]   ; controller:controller_u_controller|nco:u1_nco|cnt[18]   ; clk                                                             ; clk         ; 0.000        ; 0.233      ; 0.574      ;
; 0.265  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]                  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]                  ; clk                                                             ; clk         ; 0.000        ; 0.235      ; 0.584      ;
; 0.268  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]                  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]                 ; clk                                                             ; clk         ; 0.000        ; 0.235      ; 0.587      ;
; 0.270  ; controller:controller_u_controller|nco:u1_nco|cnt[14]   ; controller:controller_u_controller|nco:u1_nco|cnt[16]   ; clk                                                             ; clk         ; 0.000        ; 0.233      ; 0.587      ;
; 0.271  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[26]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[28]          ; clk                                                             ; clk         ; 0.000        ; 0.234      ; 0.589      ;
; 0.294  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[15]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[15]                 ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.423      ;
; 0.295  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[31]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[31]                 ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.424      ;
; 0.295  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[13]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[13]                 ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.424      ;
; 0.296  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[11]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[11]                 ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[17]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[17]                 ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[19]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[19]                 ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[21]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[21]                 ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[27]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[27]                 ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[29]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[29]                 ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; controller:controller_u_controller|nco:u1_nco|cnt[31]   ; controller:controller_u_controller|nco:u1_nco|cnt[31]   ; clk                                                             ; clk         ; 0.000        ; 0.044      ; 0.424      ;
; 0.297  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[14]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[14]                 ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.426      ;
; 0.297  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[22]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[22]                 ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.426      ;
; 0.297  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[23]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[23]                 ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.426      ;
; 0.297  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[25]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[25]                 ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.426      ;
; 0.297  ; controller:controller_u_controller|nco:u1_nco|cnt[21]   ; controller:controller_u_controller|nco:u1_nco|cnt[21]   ; clk                                                             ; clk         ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; controller:controller_u_controller|nco:u1_nco|cnt[19]   ; controller:controller_u_controller|nco:u1_nco|cnt[19]   ; clk                                                             ; clk         ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; controller:controller_u_controller|nco:u1_nco|cnt[27]   ; controller:controller_u_controller|nco:u1_nco|cnt[27]   ; clk                                                             ; clk         ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; controller:controller_u_controller|nco:u1_nco|cnt[29]   ; controller:controller_u_controller|nco:u1_nco|cnt[29]   ; clk                                                             ; clk         ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]                  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]                  ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.426      ;
; 0.298  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[12]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[12]                 ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.427      ;
; 0.298  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[18]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[18]                 ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.427      ;
; 0.298  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[20]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[20]                 ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.427      ;
; 0.298  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[24]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[24]                 ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.427      ;
; 0.298  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[30]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[30]                 ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.427      ;
; 0.298  ; controller:controller_u_controller|nco:u1_nco|cnt[22]   ; controller:controller_u_controller|nco:u1_nco|cnt[22]   ; clk                                                             ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; controller:controller_u_controller|nco:u1_nco|cnt[23]   ; controller:controller_u_controller|nco:u1_nco|cnt[23]   ; clk                                                             ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; controller:controller_u_controller|nco:u1_nco|cnt[25]   ; controller:controller_u_controller|nco:u1_nco|cnt[25]   ; clk                                                             ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; controller:controller_u_controller|nco:u1_nco|cnt[16]   ; controller:controller_u_controller|nco:u1_nco|cnt[16]   ; clk                                                             ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]                 ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.427      ;
; 0.299  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[26]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[26]                 ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.428      ;
; 0.299  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[28]                 ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[28]                 ; clk                                                             ; clk         ; 0.000        ; 0.045      ; 0.428      ;
; 0.299  ; controller:controller_u_controller|nco:u1_nco|cnt[20]   ; controller:controller_u_controller|nco:u1_nco|cnt[20]   ; clk                                                             ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299  ; controller:controller_u_controller|nco:u1_nco|cnt[24]   ; controller:controller_u_controller|nco:u1_nco|cnt[24]   ; clk                                                             ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299  ; controller:controller_u_controller|nco:u1_nco|cnt[30]   ; controller:controller_u_controller|nco:u1_nco|cnt[30]   ; clk                                                             ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299  ; controller:controller_u_controller|nco:u1_nco|cnt[18]   ; controller:controller_u_controller|nco:u1_nco|cnt[18]   ; clk                                                             ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.300  ; controller:controller_u_controller|nco:u1_nco|cnt[28]   ; controller:controller_u_controller|nco:u1_nco|cnt[28]   ; clk                                                             ; clk         ; 0.000        ; 0.044      ; 0.428      ;
; 0.300  ; controller:controller_u_controller|nco:u1_nco|cnt[26]   ; controller:controller_u_controller|nco:u1_nco|cnt[26]   ; clk                                                             ; clk         ; 0.000        ; 0.044      ; 0.428      ;
; 0.300  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[28]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[28]          ; clk                                                             ; clk         ; 0.000        ; 0.044      ; 0.428      ;
; 0.302  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[15]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[15]                  ; clk                                                             ; clk         ; 0.000        ; 0.037      ; 0.423      ;
; 0.303  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]                  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]                  ; clk                                                             ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[5]                  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[5]                  ; clk                                                             ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; controller:controller_u_controller|nco:u1_nco|cnt[15]   ; controller:controller_u_controller|nco:u1_nco|cnt[15]   ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.303  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[15]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[15]          ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.303  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[31]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[31]                  ; clk                                                             ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[3]                   ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[3]                   ; clk                                                             ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[5]                   ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[5]                   ; clk                                                             ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[13]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[13]                  ; clk                                                             ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; controller:controller_u_controller|nco:u0_nco|cnt[15]   ; controller:controller_u_controller|nco:u0_nco|cnt[15]   ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.304  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[7]                  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[7]                  ; clk                                                             ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; controller:controller_u_controller|nco:u1_nco|cnt[3]    ; controller:controller_u_controller|nco:u1_nco|cnt[3]    ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; controller:controller_u_controller|nco:u1_nco|cnt[5]    ; controller:controller_u_controller|nco:u1_nco|cnt[5]    ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; controller:controller_u_controller|nco:u1_nco|cnt[13]   ; controller:controller_u_controller|nco:u1_nco|cnt[13]   ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[3]           ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[3]           ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[5]           ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[5]           ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[13]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[13]          ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[31]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[31]          ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[6]                   ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[6]                   ; clk                                                             ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[1]                   ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[1]                   ; clk                                                             ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[7]                   ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[7]                   ; clk                                                             ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[11]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[11]                  ; clk                                                             ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[17]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[17]                  ; clk                                                             ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[19]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[19]                  ; clk                                                             ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[21]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[21]                  ; clk                                                             ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[27]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[27]                  ; clk                                                             ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[29]                  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[29]                  ; clk                                                             ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; controller:controller_u_controller|nco:u0_nco|cnt[31]   ; controller:controller_u_controller|nco:u0_nco|cnt[31]   ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; controller:controller_u_controller|nco:u0_nco|cnt[3]    ; controller:controller_u_controller|nco:u0_nco|cnt[3]    ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; controller:controller_u_controller|nco:u0_nco|cnt[5]    ; controller:controller_u_controller|nco:u0_nco|cnt[5]    ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; controller:controller_u_controller|nco:u0_nco|cnt[13]   ; controller:controller_u_controller|nco:u0_nco|cnt[13]   ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]                  ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]                  ; clk                                                             ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; controller:controller_u_controller|nco:u1_nco|cnt[1]    ; controller:controller_u_controller|nco:u1_nco|cnt[1]    ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; controller:controller_u_controller|nco:u1_nco|cnt[11]   ; controller:controller_u_controller|nco:u1_nco|cnt[11]   ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; controller:controller_u_controller|nco:u1_nco|cnt[6]    ; controller:controller_u_controller|nco:u1_nco|cnt[6]    ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; controller:controller_u_controller|nco:u1_nco|cnt[7]    ; controller:controller_u_controller|nco:u1_nco|cnt[7]    ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; controller:controller_u_controller|nco:u1_nco|cnt[17]   ; controller:controller_u_controller|nco:u1_nco|cnt[17]   ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[6]           ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[6]           ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[11]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[11]          ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[1]           ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[1]           ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[7]           ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[7]           ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[17]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[17]          ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[19]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[19]          ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[21]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[21]          ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[27]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[27]          ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[29]          ; led_disp:led_disp_u_led_disp|nco:u_nco|cnt[29]          ; clk                                                             ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[2]                   ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[2]                   ; clk                                                             ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[8]                   ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[8]                   ; clk                                                             ; clk         ; 0.000        ; 0.037      ; 0.426      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'controller:controller_u_controller|nco:u0_nco|o_gen_clk'                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.050 ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|debounce:u3_debounce|dly2_sw ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.000        ; 0.954      ; 1.203      ;
; 0.052 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly2_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.000        ; 0.954      ; 1.205      ;
; 0.064 ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|debounce:u1_debounce|dly2_sw ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.000        ; 0.954      ; 1.217      ;
; 0.283 ; controller:controller_u_controller|debounce:u2_debounce|dly1_sw ; controller:controller_u_controller|debounce:u2_debounce|dly2_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.000        ; 0.022      ; 0.389      ;
; 0.683 ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|debounce:u3_debounce|dly2_sw ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -0.500       ; 0.954      ; 1.336      ;
; 0.688 ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly2_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -0.500       ; 0.954      ; 1.341      ;
; 0.705 ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|debounce:u1_debounce|dly2_sw ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -0.500       ; 0.954      ; 1.358      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk'                                                                                                                                                                            ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.037      ; 0.314      ;
; 0.208 ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.037      ; 0.330      ;
; 0.264 ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.037      ; 0.385      ;
; 0.367 ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|cnt_common_node[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.037      ; 0.488      ;
; 0.368 ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.037      ; 0.489      ;
; 0.368 ; led_disp:led_disp_u_led_disp|cnt_common_node[2] ; led_disp:led_disp_u_led_disp|cnt_common_node[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 0.000        ; 0.037      ; 0.489      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'controller:controller_u_controller|debounce:u1_debounce|dly1_sw'                                                                                                                                                                                       ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.208 ; controller:controller_u_controller|o_position ; controller:controller_u_controller|o_position ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; 0.000        ; 0.022      ; 0.314      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'controller:controller_u_controller|debounce:u3_debounce|dly1_sw'                                                                                                                                                                                       ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.208 ; controller:controller_u_controller|o_alarm_en ; controller:controller_u_controller|o_alarm_en ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; 0.000        ; 0.022      ; 0.314      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                    ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[10]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[11]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[12]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[13]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[14]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[15]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[16]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[17]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[18]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[19]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[20]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[21]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[22]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[23]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[24]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[25]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[26]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[27]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[28]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[29]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[30]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[31]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[4]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[5]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[6]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[7]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[8]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|cnt[9]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[10]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[11]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[12]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[13]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[14]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[15]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[16]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[17]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[18]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[19]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[20]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[21]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[22]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[23]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[24]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[25]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[26]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[27]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[28]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[29]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[30]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[31]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[4]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[5]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[6]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[7]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[8]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|cnt[9]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buzz:buzz_u_buzz|nco:u_nco_buzz|o_gen_clk               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[11]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[12]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[13]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[14]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[15]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[16]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[17]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[18]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[19]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[20]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[21]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[22]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[23]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[24]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[25]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[26]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[27]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[28]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[29]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[30]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[31]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|cnt[9]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'controller:controller_u_controller|o_mode[0]'                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                        ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ;
; 0.082  ; 0.298        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ;
; 0.114  ; 0.330        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ;
; 0.114  ; 0.330        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ;
; 0.114  ; 0.330        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ;
; 0.114  ; 0.330        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ;
; 0.114  ; 0.330        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ;
; 0.114  ; 0.330        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ;
; 0.127  ; 0.311        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[0]       ;
; 0.127  ; 0.311        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[1]       ;
; 0.127  ; 0.311        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[2]       ;
; 0.127  ; 0.311        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[3]       ;
; 0.127  ; 0.311        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]       ;
; 0.127  ; 0.311        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[5]       ;
; 0.160  ; 0.344        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_sec|o_max_hit          ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]       ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[1]       ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[2]       ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[3]       ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[4]       ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[5]       ;
; 0.264  ; 0.264        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux0|combout                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[0] ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[1] ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[2] ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[3] ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[4] ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_sec|o_hms_cnt[5] ;
; 0.304  ; 0.304        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_max_hit|clk                     ;
; 0.307  ; 0.307        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[0]|clk                  ;
; 0.307  ; 0.307        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[1]|clk                  ;
; 0.307  ; 0.307        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[2]|clk                  ;
; 0.307  ; 0.307        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[3]|clk                  ;
; 0.307  ; 0.307        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[4]|clk                  ;
; 0.307  ; 0.307        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[5]|clk                  ;
; 0.315  ; 0.315        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux0~clkctrl|inclk[0]                   ;
; 0.315  ; 0.315        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux0~clkctrl|outclk                     ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[0] ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[1] ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[2] ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[3] ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[4] ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec:minsec_u_minsec|hms_cnt:u_hms_cnt_alarm_min|o_hms_cnt[5] ;
; 0.328  ; 0.328        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux0~clkctrl|inclk[0]                   ;
; 0.328  ; 0.328        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; controller_u_controller|Mux0~clkctrl|outclk                     ;
; 0.336  ; 0.336        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[0]|clk                  ;
; 0.336  ; 0.336        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[1]|clk                  ;
; 0.336  ; 0.336        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[2]|clk                  ;
; 0.336  ; 0.336        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[3]|clk                  ;
; 0.336  ; 0.336        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[4]|clk                  ;
; 0.336  ; 0.336        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_hms_cnt[5]|clk                  ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_sec|o_max_hit|clk                     ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_min|o_hms_cnt[0]|clk                  ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_min|o_hms_cnt[1]|clk                  ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_min|o_hms_cnt[2]|clk                  ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_min|o_hms_cnt[3]|clk                  ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_min|o_hms_cnt[4]|clk                  ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|o_mode[0] ; Fall       ; minsec_u_minsec|u_hms_cnt_min|o_hms_cnt[5]|clk                  ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'controller:controller_u_controller|nco:u0_nco|o_gen_clk'                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u0_debounce|dly2_sw ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u1_debounce|dly2_sw ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u2_debounce|dly1_sw ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u2_debounce|dly2_sw ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u3_debounce|dly2_sw ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u0_debounce|dly2_sw ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u1_debounce|dly2_sw ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u2_debounce|dly1_sw ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u2_debounce|dly2_sw ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u3_debounce|dly2_sw ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ;
; 0.367  ; 0.583        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ;
; 0.367  ; 0.583        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ;
; 0.367  ; 0.583        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u0_debounce|dly2_sw ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u1_debounce|dly2_sw ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u2_debounce|dly1_sw ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u2_debounce|dly2_sw ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller:controller_u_controller|debounce:u3_debounce|dly2_sw ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_debounce|dly2_sw|clk                 ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u1_debounce|dly2_sw|clk                 ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u2_debounce|dly1_sw|clk                 ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u2_debounce|dly2_sw|clk                 ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u3_debounce|dly2_sw|clk                 ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_debounce|dly1_sw|clk                 ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u1_debounce|dly1_sw|clk                 ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u3_debounce|dly1_sw|clk                 ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_nco|o_gen_clk~clkctrl|inclk[0]       ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_nco|o_gen_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_nco|o_gen_clk|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_nco|o_gen_clk|q                      ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_nco|o_gen_clk~clkctrl|inclk[0]       ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_nco|o_gen_clk~clkctrl|outclk         ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_debounce|dly1_sw|clk                 ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u1_debounce|dly1_sw|clk                 ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u3_debounce|dly1_sw|clk                 ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u0_debounce|dly2_sw|clk                 ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u1_debounce|dly2_sw|clk                 ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u2_debounce|dly1_sw|clk                 ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u2_debounce|dly2_sw|clk                 ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; Rise       ; controller_u_controller|u3_debounce|dly2_sw|clk                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk'                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[4]           ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[0]           ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[1]           ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[2]           ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[3]           ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[4]           ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[0]|clk            ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[1]|clk            ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[2]|clk            ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[3]|clk            ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[4]|clk            ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[0]           ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[1]           ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[2]           ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[3]           ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz:buzz_u_buzz|cnt[4]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|u_nco_bit|o_gen_clk|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|u_nco_bit|o_gen_clk|q ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[0]|clk            ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[1]|clk            ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[2]|clk            ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[3]|clk            ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk ; Rise       ; buzz_u_buzz|cnt[4]|clk            ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk'                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[2]      ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[0]      ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[1]      ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[2]      ;
; 0.383  ; 0.599        ; 0.216          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[0]      ;
; 0.383  ; 0.599        ; 0.216          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[1]      ;
; 0.383  ; 0.599        ; 0.216          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp:led_disp_u_led_disp|cnt_common_node[2]      ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|cnt_common_node[0]|clk           ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|cnt_common_node[1]|clk           ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|cnt_common_node[2]|clk           ;
; 0.399  ; 0.399        ; 0.000          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|u_nco|o_gen_clk~clkctrl|inclk[0] ;
; 0.399  ; 0.399        ; 0.000          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|u_nco|o_gen_clk~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|u_nco|o_gen_clk|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|u_nco|o_gen_clk|q                ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|u_nco|o_gen_clk~clkctrl|inclk[0] ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|u_nco|o_gen_clk~clkctrl|outclk   ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|cnt_common_node[0]|clk           ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|cnt_common_node[1]|clk           ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; Rise       ; led_disp_u_led_disp|cnt_common_node[2]|clk           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'controller:controller_u_controller|debounce:u0_debounce|dly1_sw'                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                           ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_mode[1]     ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_mode[1]     ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_mode[1]     ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|o_mode[0]|clk            ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|o_mode[1]|clk            ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|u0_debounce|o_sw|combout ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|u0_debounce|o_sw|dataa   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|u0_debounce|dly1_sw|q    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|u0_debounce|dly1_sw|q    ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|u0_debounce|o_sw|combout ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|u0_debounce|o_sw|dataa   ;
; 0.583  ; 0.583        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|o_mode[0]|clk            ;
; 0.583  ; 0.583        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; Rise       ; controller_u_controller|o_mode[1]|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'controller:controller_u_controller|debounce:u1_debounce|dly1_sw'                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                           ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_position    ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_position    ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_position    ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|o_position|clk           ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|u1_debounce|o_sw|datad   ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|u1_debounce|o_sw|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|u1_debounce|dly1_sw|q    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|u1_debounce|dly1_sw|q    ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|u1_debounce|o_sw|combout ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|u1_debounce|o_sw|datad   ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; Rise       ; controller_u_controller|o_position|clk           ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'controller:controller_u_controller|debounce:u3_debounce|dly1_sw'                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                           ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_alarm_en    ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_alarm_en    ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller:controller_u_controller|o_alarm_en    ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|o_alarm_en|clk           ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|u3_debounce|o_sw|datad   ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|u3_debounce|o_sw|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|u3_debounce|dly1_sw|q    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|u3_debounce|dly1_sw|q    ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|u3_debounce|o_sw|combout ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|u3_debounce|o_sw|datad   ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; Rise       ; controller_u_controller|o_alarm_en|clk           ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'buzz:buzz_u_buzz|cnt[0]'                                                                     ;
+-------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------+
; 0.328 ; 0.328        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[12]          ;
; 0.328 ; 0.328        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[13]          ;
; 0.329 ; 0.329        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[14]          ;
; 0.329 ; 0.329        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[8]           ;
; 0.333 ; 0.333        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[15]          ;
; 0.334 ; 0.334        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[12]|datad         ;
; 0.334 ; 0.334        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[13]|datad         ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[14]|datad         ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[8]|datad          ;
; 0.339 ; 0.339        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[15]|datad         ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1clkctrl|inclk[0] ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1clkctrl|outclk   ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1|combout         ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1|datac           ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~0|combout         ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|cnt[0]|q                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|cnt[0]|q                  ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~0|datab           ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~0|combout         ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1|datac           ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1|combout         ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1clkctrl|inclk[0] ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|WideOr4~1clkctrl|outclk   ;
; 0.653 ; 0.653        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[15]|datad         ;
; 0.658 ; 0.658        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[15]          ;
; 0.658 ; 0.658        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[12]|datad         ;
; 0.658 ; 0.658        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[13]|datad         ;
; 0.658 ; 0.658        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[14]|datad         ;
; 0.658 ; 0.658        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz_u_buzz|nco_num[8]|datad          ;
; 0.663 ; 0.663        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[12]          ;
; 0.663 ; 0.663        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[13]          ;
; 0.663 ; 0.663        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[14]          ;
; 0.663 ; 0.663        ; 0.000          ; High Pulse Width ; buzz:buzz_u_buzz|cnt[0] ; Rise       ; buzz:buzz_u_buzz|nco_num[8]           ;
+-------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; i_sw0     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.652 ; 1.295 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw1     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.665 ; 1.300 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw2     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.566 ; 2.239 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw3     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 0.858 ; 1.544 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                   ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; i_sw0     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -0.410 ; -1.036 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw1     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -0.423 ; -1.040 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw2     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -1.343 ; -1.997 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw3     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -0.608 ; -1.274 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; o_alarm       ; clk                                              ; 5.159  ; 5.476  ; Rise       ; clk                                              ;
; o_seg[*]      ; controller:controller_u_controller|o_mode[0]     ; 10.333 ; 10.504 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[0]     ; controller:controller_u_controller|o_mode[0]     ; 9.576  ; 9.672  ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[1]     ; controller:controller_u_controller|o_mode[0]     ; 9.777  ; 9.888  ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[2]     ; controller:controller_u_controller|o_mode[0]     ; 10.170 ; 10.247 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[3]     ; controller:controller_u_controller|o_mode[0]     ; 10.183 ; 10.277 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[4]     ; controller:controller_u_controller|o_mode[0]     ; 10.320 ; 10.442 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[5]     ; controller:controller_u_controller|o_mode[0]     ; 10.059 ; 10.175 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[6]     ; controller:controller_u_controller|o_mode[0]     ; 10.333 ; 10.504 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
; o_seg[*]      ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 5.989  ; 6.125  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[0]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 5.295  ; 5.391  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[1]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 5.708  ; 5.819  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[2]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 5.704  ; 5.800  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[3]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 5.936  ; 6.068  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[4]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 5.989  ; 6.111  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[5]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 5.804  ; 5.954  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[6]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 5.959  ; 6.125  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
; o_seg_enb[*]  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 5.429  ; 5.237  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.360  ; 4.393  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.612  ; 4.609  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.453  ; 4.323  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[3] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 5.429  ; 5.237  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[4] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.196  ; 4.247  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[5] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.384  ; 4.378  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; o_alarm       ; clk                                              ; 4.142 ; 4.315 ; Rise       ; clk                                              ;
; o_seg[*]      ; controller:controller_u_controller|o_mode[0]     ; 4.986 ; 4.999 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[0]     ; controller:controller_u_controller|o_mode[0]     ; 4.986 ; 4.999 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[1]     ; controller:controller_u_controller|o_mode[0]     ; 5.585 ; 5.655 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[2]     ; controller:controller_u_controller|o_mode[0]     ; 5.336 ; 5.310 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[3]     ; controller:controller_u_controller|o_mode[0]     ; 5.840 ; 5.958 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[4]     ; controller:controller_u_controller|o_mode[0]     ; 5.362 ; 5.504 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[5]     ; controller:controller_u_controller|o_mode[0]     ; 5.837 ; 5.957 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[6]     ; controller:controller_u_controller|o_mode[0]     ; 5.733 ; 5.856 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
; o_seg[*]      ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 3.864 ; 3.900 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[0]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.418 ; 4.423 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[1]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 3.864 ; 3.900 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[2]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.019 ; 4.074 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[3]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.004 ; 4.052 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[4]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.074 ; 4.123 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[5]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.326 ; 4.419 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[6]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.968 ; 5.163 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
; o_seg_enb[*]  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 3.948 ; 3.865 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.043 ; 4.053 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.264 ; 4.256 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.064 ; 4.067 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[3] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 5.041 ; 4.991 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[4] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 3.948 ; 3.865 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[5] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.092 ; 3.992 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                             ;
+------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                 ; -6.069   ; -1.263 ; N/A      ; N/A     ; -3.000              ;
;  buzz:buzz_u_buzz|cnt[0]                                         ; -0.028   ; -1.263 ; N/A      ; N/A     ; 0.328               ;
;  buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; -0.734   ; -0.467 ; N/A      ; N/A     ; -1.000              ;
;  clk                                                             ; -6.069   ; -0.149 ; N/A      ; N/A     ; -3.000              ;
;  controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; -0.406   ; -0.287 ; N/A      ; N/A     ; -1.000              ;
;  controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; 0.318    ; 0.208  ; N/A      ; N/A     ; -1.000              ;
;  controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; 0.318    ; 0.208  ; N/A      ; N/A     ; -1.000              ;
;  controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; -0.032   ; 0.050  ; N/A      ; N/A     ; -1.000              ;
;  controller:controller_u_controller|o_mode[0]                    ; -2.927   ; -0.278 ; N/A      ; N/A     ; -1.000              ;
;  led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk                ; -0.196   ; 0.186  ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                  ; -571.38  ; -8.399 ; 0.0      ; 0.0     ; -224.198            ;
;  buzz:buzz_u_buzz|cnt[0]                                         ; -0.028   ; -5.915 ; N/A      ; N/A     ; 0.000               ;
;  buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; -3.292   ; -1.179 ; N/A      ; N/A     ; -5.000              ;
;  clk                                                             ; -512.667 ; -0.345 ; N/A      ; N/A     ; -179.198            ;
;  controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; -0.708   ; -0.473 ; N/A      ; N/A     ; -2.000              ;
;  controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; 0.000    ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; 0.000    ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; -0.062   ; 0.000  ; N/A      ; N/A     ; -8.000              ;
;  controller:controller_u_controller|o_mode[0]                    ; -54.118  ; -2.305 ; N/A      ; N/A     ; -25.803             ;
;  led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk                ; -0.505   ; 0.000  ; N/A      ; N/A     ; -3.000              ;
+------------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; i_sw0     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.263 ; 1.760 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw1     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.269 ; 1.757 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw2     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 2.729 ; 3.252 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw3     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; 1.599 ; 2.133 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                   ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; i_sw0     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -0.410 ; -1.036 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw1     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -0.423 ; -1.040 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw2     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -1.343 ; -1.997 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
; i_sw3     ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ; -0.608 ; -1.274 ; Rise       ; controller:controller_u_controller|nco:u0_nco|o_gen_clk ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; o_alarm       ; clk                                              ; 8.933  ; 9.070  ; Rise       ; clk                                              ;
; o_seg[*]      ; controller:controller_u_controller|o_mode[0]     ; 17.949 ; 17.964 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[0]     ; controller:controller_u_controller|o_mode[0]     ; 16.539 ; 16.585 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[1]     ; controller:controller_u_controller|o_mode[0]     ; 16.903 ; 16.907 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[2]     ; controller:controller_u_controller|o_mode[0]     ; 17.645 ; 17.617 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[3]     ; controller:controller_u_controller|o_mode[0]     ; 17.587 ; 17.558 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[4]     ; controller:controller_u_controller|o_mode[0]     ; 17.949 ; 17.964 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[5]     ; controller:controller_u_controller|o_mode[0]     ; 17.443 ; 17.475 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[6]     ; controller:controller_u_controller|o_mode[0]     ; 17.913 ; 17.963 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
; o_seg[*]      ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 10.282 ; 10.285 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[0]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 9.081  ; 9.132  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[1]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 9.801  ; 9.805  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[2]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 9.744  ; 9.751  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[3]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 10.156 ; 10.203 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[4]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 10.269 ; 10.284 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[5]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 10.020 ; 10.052 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[6]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 10.282 ; 10.285 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
; o_seg_enb[*]  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 8.837  ; 8.661  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 7.367  ; 7.512  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 7.747  ; 7.913  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 7.516  ; 7.421  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[3] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 8.837  ; 8.661  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[4] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 7.074  ; 7.247  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[5] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 7.403  ; 7.514  ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; o_alarm       ; clk                                              ; 4.142 ; 4.315 ; Rise       ; clk                                              ;
; o_seg[*]      ; controller:controller_u_controller|o_mode[0]     ; 4.986 ; 4.999 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[0]     ; controller:controller_u_controller|o_mode[0]     ; 4.986 ; 4.999 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[1]     ; controller:controller_u_controller|o_mode[0]     ; 5.585 ; 5.655 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[2]     ; controller:controller_u_controller|o_mode[0]     ; 5.336 ; 5.310 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[3]     ; controller:controller_u_controller|o_mode[0]     ; 5.840 ; 5.958 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[4]     ; controller:controller_u_controller|o_mode[0]     ; 5.362 ; 5.504 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[5]     ; controller:controller_u_controller|o_mode[0]     ; 5.837 ; 5.957 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
;  o_seg[6]     ; controller:controller_u_controller|o_mode[0]     ; 5.733 ; 5.856 ; Rise       ; controller:controller_u_controller|o_mode[0]     ;
; o_seg[*]      ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 3.864 ; 3.900 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[0]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.418 ; 4.423 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[1]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 3.864 ; 3.900 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[2]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.019 ; 4.074 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[3]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.004 ; 4.052 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[4]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.074 ; 4.123 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[5]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.326 ; 4.419 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg[6]     ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.968 ; 5.163 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
; o_seg_enb[*]  ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 3.948 ; 3.865 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[0] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.043 ; 4.053 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[1] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.264 ; 4.256 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[2] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.064 ; 4.067 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[3] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 5.041 ; 4.991 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[4] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 3.948 ; 3.865 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
;  o_seg_enb[5] ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ; 4.092 ; 3.992 ; Rise       ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_seg_enb[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_seg_enb[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_seg_enb[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_seg_enb[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_seg_enb[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_seg_enb[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_seg_dp      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_seg[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_seg[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_seg[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_seg[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_seg[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_seg[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_seg[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_alarm       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_sw2                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_sw0                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_sw3                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_sw1                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_seg_enb[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o_seg_enb[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o_seg_enb[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o_seg_enb[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; o_seg_enb[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o_seg_enb[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o_seg_dp      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o_seg[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o_seg[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o_seg[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o_seg[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o_seg[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o_seg[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o_seg[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; o_alarm       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_seg_enb[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o_seg_enb[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o_seg_enb[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o_seg_enb[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; o_seg_enb[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o_seg_enb[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o_seg_dp      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o_seg[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o_seg[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o_seg[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o_seg[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o_seg[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o_seg[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o_seg[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; o_alarm       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_seg_enb[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_seg_enb[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_seg_enb[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_seg_enb[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_seg_enb[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_seg_enb[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_seg_dp      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_seg[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_seg[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_seg[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_seg[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_seg[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_seg[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_seg[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_alarm       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                               ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                      ; To Clock                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; buzz:buzz_u_buzz|cnt[0]                                         ; buzz:buzz_u_buzz|cnt[0]                                         ; 7        ; 7        ; 0        ; 0        ;
; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; buzz:buzz_u_buzz|cnt[0]                                         ; 30       ; 0        ; 0        ; 0        ;
; buzz:buzz_u_buzz|cnt[0]                                         ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; 5        ; 5        ; 0        ; 0        ;
; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; 20       ; 0        ; 0        ; 0        ;
; buzz:buzz_u_buzz|cnt[0]                                         ; clk                                                             ; 3861     ; 0        ; 0        ; 0        ;
; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; clk                                                             ; 1        ; 1        ; 0        ; 0        ;
; clk                                                             ; clk                                                             ; 7923     ; 0        ; 0        ; 0        ;
; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; clk                                                             ; 1        ; 0        ; 0        ; 0        ;
; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; clk                                                             ; 1        ; 1        ; 0        ; 0        ;
; controller:controller_u_controller|o_mode[0]                    ; clk                                                             ; 0        ; 24       ; 0        ; 0        ;
; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk                ; clk                                                             ; 1        ; 1        ; 0        ; 0        ;
; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 3        ; 0        ; 0        ; 0        ;
; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 2        ; 2        ; 0        ; 0        ;
; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; 1        ; 0        ; 0        ; 0        ;
; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; 1        ; 0        ; 0        ; 0        ;
; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; 1        ; 1        ; 0        ; 0        ;
; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; 1        ; 1        ; 0        ; 0        ;
; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; 1        ; 1        ; 0        ; 0        ;
; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; 1        ; 0        ; 0        ; 0        ;
; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0]                    ; 12       ; 0        ; 0        ; 0        ;
; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0]                    ; 0        ; 24       ; 0        ; 234      ;
; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk                ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk                ; 9        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                      ; To Clock                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; buzz:buzz_u_buzz|cnt[0]                                         ; buzz:buzz_u_buzz|cnt[0]                                         ; 7        ; 7        ; 0        ; 0        ;
; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; buzz:buzz_u_buzz|cnt[0]                                         ; 30       ; 0        ; 0        ; 0        ;
; buzz:buzz_u_buzz|cnt[0]                                         ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; 5        ; 5        ; 0        ; 0        ;
; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; 20       ; 0        ; 0        ; 0        ;
; buzz:buzz_u_buzz|cnt[0]                                         ; clk                                                             ; 3861     ; 0        ; 0        ; 0        ;
; buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk                        ; clk                                                             ; 1        ; 1        ; 0        ; 0        ;
; clk                                                             ; clk                                                             ; 7923     ; 0        ; 0        ; 0        ;
; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; clk                                                             ; 1        ; 0        ; 0        ; 0        ;
; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; clk                                                             ; 1        ; 1        ; 0        ; 0        ;
; controller:controller_u_controller|o_mode[0]                    ; clk                                                             ; 0        ; 24       ; 0        ; 0        ;
; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk                ; clk                                                             ; 1        ; 1        ; 0        ; 0        ;
; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 3        ; 0        ; 0        ; 0        ;
; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; 2        ; 2        ; 0        ; 0        ;
; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; 1        ; 0        ; 0        ; 0        ;
; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; 1        ; 0        ; 0        ; 0        ;
; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; 1        ; 1        ; 0        ; 0        ;
; controller:controller_u_controller|debounce:u1_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; 1        ; 1        ; 0        ; 0        ;
; controller:controller_u_controller|debounce:u3_debounce|dly1_sw ; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; 1        ; 1        ; 0        ; 0        ;
; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; controller:controller_u_controller|nco:u0_nco|o_gen_clk         ; 1        ; 0        ; 0        ; 0        ;
; controller:controller_u_controller|debounce:u0_debounce|dly1_sw ; controller:controller_u_controller|o_mode[0]                    ; 12       ; 0        ; 0        ; 0        ;
; controller:controller_u_controller|o_mode[0]                    ; controller:controller_u_controller|o_mode[0]                    ; 0        ; 24       ; 0        ; 234      ;
; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk                ; led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk                ; 9        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 207   ; 207  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 125   ; 125  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Nov 18 18:47:36 2019
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name controller:controller_u_controller|o_mode[0] controller:controller_u_controller|o_mode[0]
    Info (332105): create_clock -period 1.000 -name controller:controller_u_controller|debounce:u0_debounce|dly1_sw controller:controller_u_controller|debounce:u0_debounce|dly1_sw
    Info (332105): create_clock -period 1.000 -name controller:controller_u_controller|nco:u0_nco|o_gen_clk controller:controller_u_controller|nco:u0_nco|o_gen_clk
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name controller:controller_u_controller|debounce:u1_debounce|dly1_sw controller:controller_u_controller|debounce:u1_debounce|dly1_sw
    Info (332105): create_clock -period 1.000 -name buzz:buzz_u_buzz|cnt[0] buzz:buzz_u_buzz|cnt[0]
    Info (332105): create_clock -period 1.000 -name buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk
    Info (332105): create_clock -period 1.000 -name led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk
    Info (332105): create_clock -period 1.000 -name controller:controller_u_controller|debounce:u3_debounce|dly1_sw controller:controller_u_controller|debounce:u3_debounce|dly1_sw
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: controller_u_controller|Mux0~0  from: datad  to: combout
    Info (332098): Cell: controller_u_controller|Mux1~0  from: datad  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.069
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.069            -512.667 clk 
    Info (332119):    -2.927             -54.118 controller:controller_u_controller|o_mode[0] 
    Info (332119):    -0.734              -3.292 buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk 
    Info (332119):    -0.406              -0.708 controller:controller_u_controller|debounce:u0_debounce|dly1_sw 
    Info (332119):    -0.196              -0.505 led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk 
    Info (332119):    -0.032              -0.062 controller:controller_u_controller|nco:u0_nco|o_gen_clk 
    Info (332119):    -0.028              -0.028 buzz:buzz_u_buzz|cnt[0] 
    Info (332119):     0.318               0.000 controller:controller_u_controller|debounce:u1_debounce|dly1_sw 
    Info (332119):     0.318               0.000 controller:controller_u_controller|debounce:u3_debounce|dly1_sw 
Info (332146): Worst-case hold slack is -1.263
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.263              -5.915 buzz:buzz_u_buzz|cnt[0] 
    Info (332119):    -0.467              -1.179 buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk 
    Info (332119):    -0.287              -0.473 controller:controller_u_controller|debounce:u0_debounce|dly1_sw 
    Info (332119):    -0.163              -0.611 controller:controller_u_controller|o_mode[0] 
    Info (332119):    -0.114              -0.221 clk 
    Info (332119):     0.121               0.000 controller:controller_u_controller|nco:u0_nco|o_gen_clk 
    Info (332119):     0.357               0.000 led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk 
    Info (332119):     0.385               0.000 controller:controller_u_controller|debounce:u1_debounce|dly1_sw 
    Info (332119):     0.385               0.000 controller:controller_u_controller|debounce:u3_debounce|dly1_sw 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -169.000 clk 
    Info (332119):    -1.000             -25.803 controller:controller_u_controller|o_mode[0] 
    Info (332119):    -1.000              -8.000 controller:controller_u_controller|nco:u0_nco|o_gen_clk 
    Info (332119):    -1.000              -5.000 buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk 
    Info (332119):    -1.000              -3.000 led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk 
    Info (332119):    -1.000              -2.000 controller:controller_u_controller|debounce:u0_debounce|dly1_sw 
    Info (332119):    -1.000              -1.000 controller:controller_u_controller|debounce:u1_debounce|dly1_sw 
    Info (332119):    -1.000              -1.000 controller:controller_u_controller|debounce:u3_debounce|dly1_sw 
    Info (332119):     0.338               0.000 buzz:buzz_u_buzz|cnt[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: controller_u_controller|Mux0~0  from: datad  to: combout
    Info (332098): Cell: controller_u_controller|Mux1~0  from: datad  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.313
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.313            -445.494 clk 
    Info (332119):    -2.509             -45.972 controller:controller_u_controller|o_mode[0] 
    Info (332119):    -0.569              -2.436 buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk 
    Info (332119):    -0.260              -0.431 controller:controller_u_controller|debounce:u0_debounce|dly1_sw 
    Info (332119):    -0.081              -0.141 led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk 
    Info (332119):     0.032               0.000 buzz:buzz_u_buzz|cnt[0] 
    Info (332119):     0.058               0.000 controller:controller_u_controller|nco:u0_nco|o_gen_clk 
    Info (332119):     0.398               0.000 controller:controller_u_controller|debounce:u1_debounce|dly1_sw 
    Info (332119):     0.398               0.000 controller:controller_u_controller|debounce:u3_debounce|dly1_sw 
Info (332146): Worst-case hold slack is -1.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.120              -5.198 buzz:buzz_u_buzz|cnt[0] 
    Info (332119):    -0.443              -1.144 buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk 
    Info (332119):    -0.258              -0.432 controller:controller_u_controller|debounce:u0_debounce|dly1_sw 
    Info (332119):    -0.103              -0.174 clk 
    Info (332119):    -0.064              -0.127 controller:controller_u_controller|o_mode[0] 
    Info (332119):     0.105               0.000 controller:controller_u_controller|nco:u0_nco|o_gen_clk 
    Info (332119):     0.312               0.000 led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk 
    Info (332119):     0.341               0.000 controller:controller_u_controller|debounce:u1_debounce|dly1_sw 
    Info (332119):     0.341               0.000 controller:controller_u_controller|debounce:u3_debounce|dly1_sw 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -169.000 clk 
    Info (332119):    -1.000             -25.622 controller:controller_u_controller|o_mode[0] 
    Info (332119):    -1.000              -8.000 controller:controller_u_controller|nco:u0_nco|o_gen_clk 
    Info (332119):    -1.000              -5.000 buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk 
    Info (332119):    -1.000              -3.000 led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk 
    Info (332119):    -1.000              -2.000 controller:controller_u_controller|debounce:u0_debounce|dly1_sw 
    Info (332119):    -1.000              -1.000 controller:controller_u_controller|debounce:u1_debounce|dly1_sw 
    Info (332119):    -1.000              -1.000 controller:controller_u_controller|debounce:u3_debounce|dly1_sw 
    Info (332119):     0.384               0.000 buzz:buzz_u_buzz|cnt[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: controller_u_controller|Mux0~0  from: datad  to: combout
    Info (332098): Cell: controller_u_controller|Mux1~0  from: datad  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.994
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.994            -209.906 clk 
    Info (332119):    -1.284             -15.179 controller:controller_u_controller|o_mode[0] 
    Info (332119):     0.042               0.000 buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk 
    Info (332119):     0.098               0.000 controller:controller_u_controller|nco:u0_nco|o_gen_clk 
    Info (332119):     0.236               0.000 controller:controller_u_controller|debounce:u0_debounce|dly1_sw 
    Info (332119):     0.315               0.000 led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk 
    Info (332119):     0.444               0.000 buzz:buzz_u_buzz|cnt[0] 
    Info (332119):     0.626               0.000 controller:controller_u_controller|debounce:u1_debounce|dly1_sw 
    Info (332119):     0.626               0.000 controller:controller_u_controller|debounce:u3_debounce|dly1_sw 
Info (332146): Worst-case hold slack is -0.780
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.780              -3.615 buzz:buzz_u_buzz|cnt[0] 
    Info (332119):    -0.297              -0.778 buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk 
    Info (332119):    -0.278              -2.305 controller:controller_u_controller|o_mode[0] 
    Info (332119):    -0.191              -0.310 controller:controller_u_controller|debounce:u0_debounce|dly1_sw 
    Info (332119):    -0.149              -0.345 clk 
    Info (332119):     0.050               0.000 controller:controller_u_controller|nco:u0_nco|o_gen_clk 
    Info (332119):     0.186               0.000 led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk 
    Info (332119):     0.208               0.000 controller:controller_u_controller|debounce:u1_debounce|dly1_sw 
    Info (332119):     0.208               0.000 controller:controller_u_controller|debounce:u3_debounce|dly1_sw 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -179.198 clk 
    Info (332119):    -1.000             -25.000 controller:controller_u_controller|o_mode[0] 
    Info (332119):    -1.000              -8.000 controller:controller_u_controller|nco:u0_nco|o_gen_clk 
    Info (332119):    -1.000              -5.000 buzz:buzz_u_buzz|nco:u_nco_bit|o_gen_clk 
    Info (332119):    -1.000              -3.000 led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk 
    Info (332119):    -1.000              -2.000 controller:controller_u_controller|debounce:u0_debounce|dly1_sw 
    Info (332119):    -1.000              -1.000 controller:controller_u_controller|debounce:u1_debounce|dly1_sw 
    Info (332119):    -1.000              -1.000 controller:controller_u_controller|debounce:u3_debounce|dly1_sw 
    Info (332119):     0.328               0.000 buzz:buzz_u_buzz|cnt[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4658 megabytes
    Info: Processing ended: Mon Nov 18 18:47:40 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


