--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Control.twx Control.ncd -o Control.twr Control.pcf

Design file:              Control.ncd
Physical constraint file: Control.pcf
Device,package,speed:     xc3s50,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
c<26>          |AluSrc         |    8.328|
c<26>          |Alu_op<0>      |    6.925|
c<26>          |Alu_op<1>      |    6.314|
c<26>          |Branch         |    6.886|
c<26>          |MemRead        |    8.213|
c<26>          |MemWrite       |    7.912|
c<26>          |MemtoReg       |    7.380|
c<26>          |RegDst         |    6.667|
c<26>          |RegWrite       |    8.222|
c<27>          |AluSrc         |    8.181|
c<27>          |Alu_op<0>      |    7.405|
c<27>          |Branch         |    7.366|
c<27>          |J              |    7.252|
c<27>          |MemRead        |    8.066|
c<27>          |MemWrite       |    7.765|
c<27>          |MemtoReg       |    7.233|
c<27>          |RegDst         |    7.073|
c<27>          |RegWrite       |    8.075|
c<28>          |AluSrc         |    8.771|
c<28>          |Alu_op<0>      |    7.097|
c<28>          |Alu_op<1>      |    7.359|
c<28>          |Branch         |    7.058|
c<28>          |J              |    8.258|
c<28>          |MemRead        |    7.774|
c<28>          |MemWrite       |    7.473|
c<28>          |MemtoReg       |    6.941|
c<28>          |RegDst         |    7.720|
c<28>          |RegWrite       |    9.020|
c<29>          |AluSrc         |    7.741|
c<29>          |Alu_op<0>      |    6.856|
c<29>          |Alu_op<1>      |    7.152|
c<29>          |Branch         |    6.817|
c<29>          |J              |    7.582|
c<29>          |MemRead        |    7.497|
c<29>          |MemWrite       |    7.191|
c<29>          |RegDst         |    7.159|
c<29>          |RegWrite       |    8.059|
c<30>          |AluSrc         |    8.607|
c<30>          |Alu_op<0>      |    6.372|
c<30>          |Alu_op<1>      |    7.195|
c<30>          |Branch         |    6.333|
c<30>          |J              |    8.094|
c<30>          |MemRead        |    7.971|
c<30>          |MemWrite       |    7.670|
c<30>          |MemtoReg       |    7.138|
c<30>          |RegDst         |    7.556|
c<30>          |RegWrite       |    8.856|
c<31>          |AluSrc         |    9.121|
c<31>          |Alu_op<0>      |    6.812|
c<31>          |Alu_op<1>      |    7.709|
c<31>          |Branch         |    6.773|
c<31>          |J              |    8.608|
c<31>          |MemRead        |    8.376|
c<31>          |MemWrite       |    8.075|
c<31>          |MemtoReg       |    7.543|
c<31>          |RegDst         |    8.070|
c<31>          |RegWrite       |    9.370|
---------------+---------------+---------+


Analysis completed Tue May 09 18:40:42 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 138 MB



