#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024370168a10 .scope module, "UART_TX" "UART_TX" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "Data_valid";
    .port_info 2 /INPUT 1 "PAR_EN";
    .port_info 3 /INPUT 1 "PAR_TYP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
    .port_info 6 /OUTPUT 1 "TX_OUT";
    .port_info 7 /OUTPUT 1 "busy";
o000002437017ffd8 .functor BUFZ 1, C4<z>; HiZ drive
v00000243701ce740_0 .net "CLK", 0 0, o000002437017ffd8;  0 drivers
o0000024370180038 .functor BUFZ 1, C4<z>; HiZ drive
v00000243701cde80_0 .net "Data_valid", 0 0, o0000024370180038;  0 drivers
o0000024370180098 .functor BUFZ 1, C4<z>; HiZ drive
v00000243701ce7e0_0 .net "PAR_EN", 0 0, o0000024370180098;  0 drivers
o0000024370180338 .functor BUFZ 1, C4<z>; HiZ drive
v00000243701cdf20_0 .net "PAR_TYP", 0 0, o0000024370180338;  0 drivers
o0000024370180368 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000243701ce060_0 .net "P_DATA", 7 0, o0000024370180368;  0 drivers
o00000243701800c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000243701cd8e0_0 .net "RST", 0 0, o00000243701800c8;  0 drivers
v00000243701ce100_0 .var "TX_OUT", 0 0;
v00000243701cda20_0 .net "busy", 0 0, v0000024370132c10_0;  1 drivers
v00000243701cdfc0_0 .net "mux_sel_internal", 1 0, v0000024370132cb0_0;  1 drivers
v00000243701cdac0_0 .net "par_bit_internal", 0 0, v00000243701cdd40_0;  1 drivers
v00000243701ce240_0 .net "ser_data_internal", 0 0, v00000243701ce6a0_0;  1 drivers
v00000243701ceb70_0 .net "ser_done_internal", 0 0, v00000243701cdde0_0;  1 drivers
v00000243701ce8f0_0 .net "ser_en_internal", 0 0, v0000024370132df0_0;  1 drivers
E_0000024370158b80 .event anyedge, v0000024370132cb0_0, v00000243701ce6a0_0, v00000243701cdd40_0;
S_0000024370168ba0 .scope module, "FSM1" "FSM" 2 45, 3 1 0, S_0000024370168a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Data_valid";
    .port_info 1 /INPUT 1 "PAR_EN";
    .port_info 2 /INPUT 1 "ser_done";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /OUTPUT 2 "mux_sel";
    .port_info 6 /OUTPUT 1 "ser_en";
    .port_info 7 /OUTPUT 1 "busy";
P_00000243701791c0 .param/l "IDLE" 1 3 16, C4<00001>;
P_00000243701791f8 .param/l "Send_data" 1 3 19, C4<00100>;
P_0000024370179230 .param/l "Start_bit" 1 3 17, C4<00010>;
P_0000024370179268 .param/l "Start_bit_hold" 1 3 18, C4<00011>;
P_00000243701792a0 .param/l "Stop_bit" 1 3 21, C4<10000>;
P_00000243701792d8 .param/l "Stop_bit_hold" 1 3 22, C4<10001>;
P_0000024370179310 .param/l "parity" 1 3 20, C4<01000>;
v0000024370133340_0 .net "CLK", 0 0, o000002437017ffd8;  alias, 0 drivers
v0000024370179350_0 .var "Current_state", 4 0;
v00000243701793f0_0 .net "Data_valid", 0 0, o0000024370180038;  alias, 0 drivers
v0000024370179490_0 .var "Next_state", 4 0;
v0000024370179530_0 .net "PAR_EN", 0 0, o0000024370180098;  alias, 0 drivers
v0000024370132b70_0 .net "RST", 0 0, o00000243701800c8;  alias, 0 drivers
v0000024370132c10_0 .var "busy", 0 0;
v0000024370132cb0_0 .var "mux_sel", 1 0;
v0000024370132d50_0 .net "ser_done", 0 0, v00000243701cdde0_0;  alias, 1 drivers
v0000024370132df0_0 .var "ser_en", 0 0;
E_0000024370158bc0 .event anyedge, v0000024370179350_0;
E_0000024370159180 .event anyedge, v0000024370179350_0, v00000243701793f0_0, v0000024370132d50_0, v0000024370179530_0;
E_0000024370158c00/0 .event negedge, v0000024370132b70_0;
E_0000024370158c00/1 .event posedge, v0000024370133340_0;
E_0000024370158c00 .event/or E_0000024370158c00/0, E_0000024370158c00/1;
S_0000024370163dd0 .scope module, "P1" "parity_calc" 2 37, 4 1 0, S_0000024370168a10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "Data_valid";
    .port_info 2 /INPUT 1 "PAR_TYP";
    .port_info 3 /OUTPUT 1 "par_bit";
v00000243701cdc00_0 .net "Data_valid", 0 0, o0000024370180038;  alias, 0 drivers
v00000243701ce380_0 .net "PAR_TYP", 0 0, o0000024370180338;  alias, 0 drivers
v00000243701cdb60_0 .net "P_DATA", 7 0, o0000024370180368;  alias, 0 drivers
v00000243701cdca0_0 .net "P_flag", 0 0, L_00000243701cf610;  1 drivers
v00000243701cdd40_0 .var "par_bit", 0 0;
E_0000024370159300 .event anyedge, v00000243701793f0_0, v00000243701ce380_0, v00000243701cdca0_0;
L_00000243701cf610 .reduce/xor o0000024370180368;
S_0000024370164770 .scope module, "S1" "serializer" 2 27, 5 1 0, S_0000024370168a10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "ser_en";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RST";
    .port_info 4 /OUTPUT 1 "ser_data";
    .port_info 5 /OUTPUT 1 "ser_done";
v00000243701cd980_0 .net "CLK", 0 0, o000002437017ffd8;  alias, 0 drivers
v00000243701ce420_0 .net "P_DATA", 7 0, o0000024370180368;  alias, 0 drivers
v00000243701ce4c0_0 .net "RST", 0 0, o00000243701800c8;  alias, 0 drivers
v00000243701ce2e0_0 .var "counter", 3 0;
v00000243701ce560_0 .var "internal_reg", 7 0;
v00000243701ce600_0 .var "ready", 0 0;
v00000243701ce6a0_0 .var "ser_data", 0 0;
v00000243701cdde0_0 .var "ser_done", 0 0;
v00000243701ce1a0_0 .net "ser_en", 0 0, v0000024370132df0_0;  alias, 1 drivers
E_0000024370158d00 .event posedge, v0000024370133340_0;
    .scope S_0000024370164770;
T_0 ;
    %wait E_0000024370158d00;
    %load/vec4 v00000243701ce4c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243701ce6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243701cdde0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000243701ce560_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000243701ce2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243701ce600_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000243701ce600_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v00000243701ce1a0_0;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000243701ce2e0_0, 0;
    %load/vec4 v00000243701ce420_0;
    %assign/vec4 v00000243701ce560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243701ce600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243701cdde0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000243701ce600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v00000243701ce2e0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.7, 5;
    %load/vec4 v00000243701ce560_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000243701ce6a0_0, 0;
    %load/vec4 v00000243701ce560_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v00000243701ce560_0, 0;
    %load/vec4 v00000243701ce2e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000243701ce2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243701cdde0_0, 0;
T_0.7 ;
    %load/vec4 v00000243701ce2e0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243701cdde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243701ce600_0, 0;
    %load/vec4 v00000243701ce2e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000243701ce2e0_0, 0;
T_0.9 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024370163dd0;
T_1 ;
    %wait E_0000024370159300;
    %load/vec4 v00000243701cdc00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243701cdd40_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000243701ce380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000243701cdca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243701cdd40_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243701cdd40_0, 0, 1;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000243701cdca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243701cdd40_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243701cdd40_0, 0, 1;
T_1.7 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000024370168ba0;
T_2 ;
    %wait E_0000024370158c00;
    %load/vec4 v0000024370132b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000024370179350_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024370179490_0;
    %assign/vec4 v0000024370179350_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024370168ba0;
T_3 ;
    %wait E_0000024370159180;
    %load/vec4 v0000024370179350_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000024370179490_0, 0, 5;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v00000243701793f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 2, 0, 5;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %store/vec4 v0000024370179490_0, 0, 5;
    %jmp T_3.8;
T_3.1 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000024370179490_0, 0, 5;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000024370179490_0, 0, 5;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0000024370132d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %load/vec4 v0000024370179530_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.13, 9;
    %pushi/vec4 8, 0, 5;
    %jmp/1 T_3.14, 9;
T_3.13 ; End of true expr.
    %pushi/vec4 16, 0, 5;
    %jmp/0 T_3.14, 9;
 ; End of false expr.
    %blend;
T_3.14;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 4, 0, 5;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %store/vec4 v0000024370179490_0, 0, 5;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000024370179490_0, 0, 5;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0000024370179490_0, 0, 5;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000024370179490_0, 0, 5;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024370168ba0;
T_4 ;
    %wait E_0000024370158bc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024370132df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024370132c10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024370132cb0_0, 0, 2;
    %load/vec4 v0000024370179350_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024370132c10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024370132cb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024370132df0_0, 0, 1;
    %jmp T_4.8;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024370132c10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024370132cb0_0, 0, 2;
    %jmp T_4.8;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024370132c10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024370132cb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024370132df0_0, 0, 1;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024370132c10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024370132cb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024370132df0_0, 0, 1;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024370132c10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024370132cb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024370132df0_0, 0, 1;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024370132c10_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024370132cb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024370132df0_0, 0, 1;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024370132c10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024370132cb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024370132df0_0, 0, 1;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024370132c10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024370132cb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024370132df0_0, 0, 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000024370168a10;
T_5 ;
    %wait E_0000024370158b80;
    %load/vec4 v00000243701cdfc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243701ce100_0, 0, 1;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243701ce100_0, 0, 1;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v00000243701ce240_0;
    %store/vec4 v00000243701ce100_0, 0, 1;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v00000243701cdac0_0;
    %store/vec4 v00000243701ce100_0, 0, 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "UART_TX.v";
    "./FSM.v";
    "./parity_calc.v";
    "./serializer.v";
