

================================================================
== Vitis HLS Report for 'sha256Accel_Pipeline_VITIS_LOOP_43_5'
================================================================
* Date:           Tue Jul 22 19:55:41 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        sha256Accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.713 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_5  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.71>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%buffi = alloca i32 1" [sha256Accel.cpp:42]   --->   Operation 5 'alloca' 'buffi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [sha256Accel.cpp:43]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.29ns)   --->   "%store_ln43 = store i5 0, i5 %j" [sha256Accel.cpp:43]   --->   Operation 7 'store' 'store_ln43' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 8 [1/1] (1.29ns)   --->   "%store_ln42 = store i10 0, i10 %buffi" [sha256Accel.cpp:42]   --->   Operation 8 'store' 'store_ln42' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_44_6"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_2 = load i5 %j" [sha256Accel.cpp:43]   --->   Operation 10 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%icmp_ln43 = icmp_eq  i5 %j_2, i5 16" [sha256Accel.cpp:43]   --->   Operation 11 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%add_ln43 = add i5 %j_2, i5 1" [sha256Accel.cpp:43]   --->   Operation 12 'add' 'add_ln43' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %VITIS_LOOP_44_6.split, void %VITIS_LOOP_49_7.exitStub" [sha256Accel.cpp:43]   --->   Operation 13 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buffi_load = load i10 %buffi" [sha256Accel.cpp:45]   --->   Operation 14 'load' 'buffi_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_load, i32 4, i32 8" [sha256Accel.cpp:43]   --->   Operation 15 'partselect' 'lshr_ln' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i5 %lshr_ln" [sha256Accel.cpp:43]   --->   Operation 16 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr i1 %buffer_r, i64 0, i64 %zext_ln43_1" [sha256Accel.cpp:45]   --->   Operation 17 'getelementptr' 'buffer_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.76ns)   --->   "%buffer_load = load i5 %buffer_addr" [sha256Accel.cpp:45]   --->   Operation 18 'load' 'buffer_load' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buffer_1_addr = getelementptr i1 %buffer_1, i64 0, i64 %zext_ln43_1" [sha256Accel.cpp:45]   --->   Operation 19 'getelementptr' 'buffer_1_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.76ns)   --->   "%buffer_1_load = load i5 %buffer_1_addr" [sha256Accel.cpp:45]   --->   Operation 20 'load' 'buffer_1_load' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buffer_2_addr = getelementptr i1 %buffer_2, i64 0, i64 %zext_ln43_1" [sha256Accel.cpp:45]   --->   Operation 21 'getelementptr' 'buffer_2_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.76ns)   --->   "%buffer_2_load = load i5 %buffer_2_addr" [sha256Accel.cpp:45]   --->   Operation 22 'load' 'buffer_2_load' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buffer_3_addr = getelementptr i1 %buffer_3, i64 0, i64 %zext_ln43_1" [sha256Accel.cpp:45]   --->   Operation 23 'getelementptr' 'buffer_3_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.76ns)   --->   "%buffer_3_load = load i5 %buffer_3_addr" [sha256Accel.cpp:45]   --->   Operation 24 'load' 'buffer_3_load' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buffer_4_addr = getelementptr i1 %buffer_4, i64 0, i64 %zext_ln43_1" [sha256Accel.cpp:45]   --->   Operation 25 'getelementptr' 'buffer_4_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.76ns)   --->   "%buffer_4_load = load i5 %buffer_4_addr" [sha256Accel.cpp:45]   --->   Operation 26 'load' 'buffer_4_load' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buffer_5_addr = getelementptr i1 %buffer_5, i64 0, i64 %zext_ln43_1" [sha256Accel.cpp:45]   --->   Operation 27 'getelementptr' 'buffer_5_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.76ns)   --->   "%buffer_5_load = load i5 %buffer_5_addr" [sha256Accel.cpp:45]   --->   Operation 28 'load' 'buffer_5_load' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buffer_6_addr = getelementptr i1 %buffer_6, i64 0, i64 %zext_ln43_1" [sha256Accel.cpp:45]   --->   Operation 29 'getelementptr' 'buffer_6_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.76ns)   --->   "%buffer_6_load = load i5 %buffer_6_addr" [sha256Accel.cpp:45]   --->   Operation 30 'load' 'buffer_6_load' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buffer_7_addr = getelementptr i1 %buffer_7, i64 0, i64 %zext_ln43_1" [sha256Accel.cpp:45]   --->   Operation 31 'getelementptr' 'buffer_7_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.76ns)   --->   "%buffer_7_load = load i5 %buffer_7_addr" [sha256Accel.cpp:45]   --->   Operation 32 'load' 'buffer_7_load' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buffer_8_addr = getelementptr i1 %buffer_8, i64 0, i64 %zext_ln43_1" [sha256Accel.cpp:45]   --->   Operation 33 'getelementptr' 'buffer_8_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.76ns)   --->   "%buffer_8_load = load i5 %buffer_8_addr" [sha256Accel.cpp:45]   --->   Operation 34 'load' 'buffer_8_load' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buffer_9_addr = getelementptr i1 %buffer_9, i64 0, i64 %zext_ln43_1" [sha256Accel.cpp:45]   --->   Operation 35 'getelementptr' 'buffer_9_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.76ns)   --->   "%buffer_9_load = load i5 %buffer_9_addr" [sha256Accel.cpp:45]   --->   Operation 36 'load' 'buffer_9_load' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buffer_10_addr = getelementptr i1 %buffer_10, i64 0, i64 %zext_ln43_1" [sha256Accel.cpp:45]   --->   Operation 37 'getelementptr' 'buffer_10_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.76ns)   --->   "%buffer_10_load = load i5 %buffer_10_addr" [sha256Accel.cpp:45]   --->   Operation 38 'load' 'buffer_10_load' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buffer_11_addr = getelementptr i1 %buffer_11, i64 0, i64 %zext_ln43_1" [sha256Accel.cpp:45]   --->   Operation 39 'getelementptr' 'buffer_11_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.76ns)   --->   "%buffer_11_load = load i5 %buffer_11_addr" [sha256Accel.cpp:45]   --->   Operation 40 'load' 'buffer_11_load' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buffer_12_addr = getelementptr i1 %buffer_12, i64 0, i64 %zext_ln43_1" [sha256Accel.cpp:45]   --->   Operation 41 'getelementptr' 'buffer_12_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.76ns)   --->   "%buffer_12_load = load i5 %buffer_12_addr" [sha256Accel.cpp:45]   --->   Operation 42 'load' 'buffer_12_load' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buffer_13_addr = getelementptr i1 %buffer_13, i64 0, i64 %zext_ln43_1" [sha256Accel.cpp:45]   --->   Operation 43 'getelementptr' 'buffer_13_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.76ns)   --->   "%buffer_13_load = load i5 %buffer_13_addr" [sha256Accel.cpp:45]   --->   Operation 44 'load' 'buffer_13_load' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buffi_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %lshr_ln, i4 14" [sha256Accel.cpp:44]   --->   Operation 45 'bitconcatenate' 'buffi_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buffer_14_addr = getelementptr i1 %buffer_14, i64 0, i64 %zext_ln43_1" [sha256Accel.cpp:45]   --->   Operation 46 'getelementptr' 'buffer_14_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.76ns)   --->   "%buffer_14_load = load i5 %buffer_14_addr" [sha256Accel.cpp:45]   --->   Operation 47 'load' 'buffer_14_load' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%buffer_15_addr = getelementptr i1 %buffer_15, i64 0, i64 %zext_ln43_1" [sha256Accel.cpp:45]   --->   Operation 48 'getelementptr' 'buffer_15_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.76ns)   --->   "%buffer_15_load = load i5 %buffer_15_addr" [sha256Accel.cpp:45]   --->   Operation 49 'load' 'buffer_15_load' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 50 [1/1] (1.65ns)   --->   "%buffi_2 = add i9 %buffi_1, i9 2" [sha256Accel.cpp:44]   --->   Operation 50 'add' 'buffi_2' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_2, i32 4, i32 8" [sha256Accel.cpp:42]   --->   Operation 51 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i5 %lshr_ln1" [sha256Accel.cpp:42]   --->   Operation 52 'zext' 'zext_ln42' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr i1 %buffer_r, i64 0, i64 %zext_ln42" [sha256Accel.cpp:45]   --->   Operation 53 'getelementptr' 'buffer_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.76ns)   --->   "%buffer_load_1 = load i5 %buffer_addr_1" [sha256Accel.cpp:45]   --->   Operation 54 'load' 'buffer_load_1' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 55 [1/1] (1.65ns)   --->   "%buffi_3 = add i9 %buffi_1, i9 3" [sha256Accel.cpp:44]   --->   Operation 55 'add' 'buffi_3' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%lshr_ln42_1 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_3, i32 4, i32 8" [sha256Accel.cpp:42]   --->   Operation 56 'partselect' 'lshr_ln42_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i5 %lshr_ln42_1" [sha256Accel.cpp:42]   --->   Operation 57 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%buffer_1_addr_1 = getelementptr i1 %buffer_1, i64 0, i64 %zext_ln42_1" [sha256Accel.cpp:45]   --->   Operation 58 'getelementptr' 'buffer_1_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (1.76ns)   --->   "%buffer_1_load_1 = load i5 %buffer_1_addr_1" [sha256Accel.cpp:45]   --->   Operation 59 'load' 'buffer_1_load_1' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 60 [1/1] (1.65ns)   --->   "%buffi_4 = add i9 %buffi_1, i9 4" [sha256Accel.cpp:44]   --->   Operation 60 'add' 'buffi_4' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%lshr_ln42_2 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_4, i32 4, i32 8" [sha256Accel.cpp:42]   --->   Operation 61 'partselect' 'lshr_ln42_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i5 %lshr_ln42_2" [sha256Accel.cpp:42]   --->   Operation 62 'zext' 'zext_ln42_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%buffer_2_addr_1 = getelementptr i1 %buffer_2, i64 0, i64 %zext_ln42_2" [sha256Accel.cpp:45]   --->   Operation 63 'getelementptr' 'buffer_2_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.76ns)   --->   "%buffer_2_load_1 = load i5 %buffer_2_addr_1" [sha256Accel.cpp:45]   --->   Operation 64 'load' 'buffer_2_load_1' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 65 [1/1] (1.65ns)   --->   "%buffi_5 = add i9 %buffi_1, i9 5" [sha256Accel.cpp:44]   --->   Operation 65 'add' 'buffi_5' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%lshr_ln42_3 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_5, i32 4, i32 8" [sha256Accel.cpp:42]   --->   Operation 66 'partselect' 'lshr_ln42_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i5 %lshr_ln42_3" [sha256Accel.cpp:42]   --->   Operation 67 'zext' 'zext_ln42_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%buffer_3_addr_1 = getelementptr i1 %buffer_3, i64 0, i64 %zext_ln42_3" [sha256Accel.cpp:45]   --->   Operation 68 'getelementptr' 'buffer_3_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (1.76ns)   --->   "%buffer_3_load_1 = load i5 %buffer_3_addr_1" [sha256Accel.cpp:45]   --->   Operation 69 'load' 'buffer_3_load_1' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 70 [1/1] (1.65ns)   --->   "%buffi_6 = add i9 %buffi_1, i9 6" [sha256Accel.cpp:44]   --->   Operation 70 'add' 'buffi_6' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln42_4 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_6, i32 4, i32 8" [sha256Accel.cpp:42]   --->   Operation 71 'partselect' 'lshr_ln42_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i5 %lshr_ln42_4" [sha256Accel.cpp:42]   --->   Operation 72 'zext' 'zext_ln42_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%buffer_4_addr_1 = getelementptr i1 %buffer_4, i64 0, i64 %zext_ln42_4" [sha256Accel.cpp:45]   --->   Operation 73 'getelementptr' 'buffer_4_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (1.76ns)   --->   "%buffer_4_load_1 = load i5 %buffer_4_addr_1" [sha256Accel.cpp:45]   --->   Operation 74 'load' 'buffer_4_load_1' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 75 [1/1] (1.65ns)   --->   "%buffi_7 = add i9 %buffi_1, i9 7" [sha256Accel.cpp:44]   --->   Operation 75 'add' 'buffi_7' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%lshr_ln42_5 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_7, i32 4, i32 8" [sha256Accel.cpp:42]   --->   Operation 76 'partselect' 'lshr_ln42_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln42_5 = zext i5 %lshr_ln42_5" [sha256Accel.cpp:42]   --->   Operation 77 'zext' 'zext_ln42_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%buffer_5_addr_1 = getelementptr i1 %buffer_5, i64 0, i64 %zext_ln42_5" [sha256Accel.cpp:45]   --->   Operation 78 'getelementptr' 'buffer_5_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (1.76ns)   --->   "%buffer_5_load_1 = load i5 %buffer_5_addr_1" [sha256Accel.cpp:45]   --->   Operation 79 'load' 'buffer_5_load_1' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 80 [1/1] (1.65ns)   --->   "%buffi_8 = add i9 %buffi_1, i9 8" [sha256Accel.cpp:44]   --->   Operation 80 'add' 'buffi_8' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%lshr_ln42_6 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_8, i32 4, i32 8" [sha256Accel.cpp:42]   --->   Operation 81 'partselect' 'lshr_ln42_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln42_6 = zext i5 %lshr_ln42_6" [sha256Accel.cpp:42]   --->   Operation 82 'zext' 'zext_ln42_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%buffer_6_addr_1 = getelementptr i1 %buffer_6, i64 0, i64 %zext_ln42_6" [sha256Accel.cpp:45]   --->   Operation 83 'getelementptr' 'buffer_6_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (1.76ns)   --->   "%buffer_6_load_1 = load i5 %buffer_6_addr_1" [sha256Accel.cpp:45]   --->   Operation 84 'load' 'buffer_6_load_1' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 85 [1/1] (1.65ns)   --->   "%buffi_9 = add i9 %buffi_1, i9 9" [sha256Accel.cpp:44]   --->   Operation 85 'add' 'buffi_9' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%lshr_ln42_7 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_9, i32 4, i32 8" [sha256Accel.cpp:42]   --->   Operation 86 'partselect' 'lshr_ln42_7' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln42_7 = zext i5 %lshr_ln42_7" [sha256Accel.cpp:42]   --->   Operation 87 'zext' 'zext_ln42_7' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%buffer_7_addr_1 = getelementptr i1 %buffer_7, i64 0, i64 %zext_ln42_7" [sha256Accel.cpp:45]   --->   Operation 88 'getelementptr' 'buffer_7_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (1.76ns)   --->   "%buffer_7_load_1 = load i5 %buffer_7_addr_1" [sha256Accel.cpp:45]   --->   Operation 89 'load' 'buffer_7_load_1' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 90 [1/1] (1.65ns)   --->   "%buffi_10 = add i9 %buffi_1, i9 10" [sha256Accel.cpp:44]   --->   Operation 90 'add' 'buffi_10' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%lshr_ln42_8 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_10, i32 4, i32 8" [sha256Accel.cpp:42]   --->   Operation 91 'partselect' 'lshr_ln42_8' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln42_8 = zext i5 %lshr_ln42_8" [sha256Accel.cpp:42]   --->   Operation 92 'zext' 'zext_ln42_8' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%buffer_8_addr_1 = getelementptr i1 %buffer_8, i64 0, i64 %zext_ln42_8" [sha256Accel.cpp:45]   --->   Operation 93 'getelementptr' 'buffer_8_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (1.76ns)   --->   "%buffer_8_load_1 = load i5 %buffer_8_addr_1" [sha256Accel.cpp:45]   --->   Operation 94 'load' 'buffer_8_load_1' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 95 [1/1] (1.65ns)   --->   "%buffi_11 = add i9 %buffi_1, i9 11" [sha256Accel.cpp:44]   --->   Operation 95 'add' 'buffi_11' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%lshr_ln42_9 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_11, i32 4, i32 8" [sha256Accel.cpp:42]   --->   Operation 96 'partselect' 'lshr_ln42_9' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln42_9 = zext i5 %lshr_ln42_9" [sha256Accel.cpp:42]   --->   Operation 97 'zext' 'zext_ln42_9' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%buffer_9_addr_1 = getelementptr i1 %buffer_9, i64 0, i64 %zext_ln42_9" [sha256Accel.cpp:45]   --->   Operation 98 'getelementptr' 'buffer_9_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (1.76ns)   --->   "%buffer_9_load_1 = load i5 %buffer_9_addr_1" [sha256Accel.cpp:45]   --->   Operation 99 'load' 'buffer_9_load_1' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 100 [1/1] (1.65ns)   --->   "%buffi_12 = add i9 %buffi_1, i9 12" [sha256Accel.cpp:44]   --->   Operation 100 'add' 'buffi_12' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%lshr_ln42_s = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_12, i32 4, i32 8" [sha256Accel.cpp:42]   --->   Operation 101 'partselect' 'lshr_ln42_s' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln42_10 = zext i5 %lshr_ln42_s" [sha256Accel.cpp:42]   --->   Operation 102 'zext' 'zext_ln42_10' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%buffer_10_addr_1 = getelementptr i1 %buffer_10, i64 0, i64 %zext_ln42_10" [sha256Accel.cpp:45]   --->   Operation 103 'getelementptr' 'buffer_10_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (1.76ns)   --->   "%buffer_10_load_1 = load i5 %buffer_10_addr_1" [sha256Accel.cpp:45]   --->   Operation 104 'load' 'buffer_10_load_1' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 105 [1/1] (1.65ns)   --->   "%buffi_13 = add i9 %buffi_1, i9 13" [sha256Accel.cpp:44]   --->   Operation 105 'add' 'buffi_13' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%lshr_ln42_10 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_13, i32 4, i32 8" [sha256Accel.cpp:42]   --->   Operation 106 'partselect' 'lshr_ln42_10' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln42_11 = zext i5 %lshr_ln42_10" [sha256Accel.cpp:42]   --->   Operation 107 'zext' 'zext_ln42_11' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%buffer_11_addr_1 = getelementptr i1 %buffer_11, i64 0, i64 %zext_ln42_11" [sha256Accel.cpp:45]   --->   Operation 108 'getelementptr' 'buffer_11_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 109 [2/2] (1.76ns)   --->   "%buffer_11_load_1 = load i5 %buffer_11_addr_1" [sha256Accel.cpp:45]   --->   Operation 109 'load' 'buffer_11_load_1' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 110 [1/1] (1.65ns)   --->   "%buffi_14 = add i9 %buffi_1, i9 14" [sha256Accel.cpp:44]   --->   Operation 110 'add' 'buffi_14' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%lshr_ln42_11 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_14, i32 4, i32 8" [sha256Accel.cpp:42]   --->   Operation 111 'partselect' 'lshr_ln42_11' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln42_12 = zext i5 %lshr_ln42_11" [sha256Accel.cpp:42]   --->   Operation 112 'zext' 'zext_ln42_12' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%buffer_12_addr_1 = getelementptr i1 %buffer_12, i64 0, i64 %zext_ln42_12" [sha256Accel.cpp:45]   --->   Operation 113 'getelementptr' 'buffer_12_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (1.76ns)   --->   "%buffer_12_load_1 = load i5 %buffer_12_addr_1" [sha256Accel.cpp:45]   --->   Operation 114 'load' 'buffer_12_load_1' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 115 [1/1] (1.65ns)   --->   "%buffi_15 = add i9 %buffi_1, i9 15" [sha256Accel.cpp:44]   --->   Operation 115 'add' 'buffi_15' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%lshr_ln42_12 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %buffi_15, i32 4, i32 8" [sha256Accel.cpp:42]   --->   Operation 116 'partselect' 'lshr_ln42_12' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln42_13 = zext i5 %lshr_ln42_12" [sha256Accel.cpp:42]   --->   Operation 117 'zext' 'zext_ln42_13' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%buffer_13_addr_1 = getelementptr i1 %buffer_13, i64 0, i64 %zext_ln42_13" [sha256Accel.cpp:45]   --->   Operation 118 'getelementptr' 'buffer_13_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 119 [2/2] (1.76ns)   --->   "%buffer_13_load_1 = load i5 %buffer_13_addr_1" [sha256Accel.cpp:45]   --->   Operation 119 'load' 'buffer_13_load_1' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %buffi_load, i32 5, i32 8" [sha256Accel.cpp:42]   --->   Operation 120 'partselect' 'tmp_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_4, i1 1" [sha256Accel.cpp:42]   --->   Operation 121 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i5 %or_ln1" [sha256Accel.cpp:45]   --->   Operation 122 'zext' 'zext_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%buffer_14_addr_1 = getelementptr i1 %buffer_14, i64 0, i64 %zext_ln45" [sha256Accel.cpp:45]   --->   Operation 123 'getelementptr' 'buffer_14_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 124 [2/2] (1.76ns)   --->   "%buffer_14_load_1 = load i5 %buffer_14_addr_1" [sha256Accel.cpp:45]   --->   Operation 124 'load' 'buffer_14_load_1' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%buffer_15_addr_1 = getelementptr i1 %buffer_15, i64 0, i64 %zext_ln45" [sha256Accel.cpp:45]   --->   Operation 125 'getelementptr' 'buffer_15_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 126 [2/2] (1.76ns)   --->   "%buffer_15_load_1 = load i5 %buffer_15_addr_1" [sha256Accel.cpp:45]   --->   Operation 126 'load' 'buffer_15_load_1' <Predicate = (!icmp_ln43)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 127 [1/1] (1.66ns)   --->   "%add_ln45 = add i10 %buffi_load, i10 32" [sha256Accel.cpp:45]   --->   Operation 127 'add' 'add_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (1.29ns)   --->   "%store_ln43 = store i5 %add_ln43, i5 %j" [sha256Accel.cpp:43]   --->   Operation 128 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 1.29>
ST_1 : Operation 129 [1/1] (1.29ns)   --->   "%store_ln42 = store i10 %add_ln45, i10 %buffi" [sha256Accel.cpp:42]   --->   Operation 129 'store' 'store_ln42' <Predicate = (!icmp_ln43)> <Delay = 1.29>
ST_1 : Operation 170 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 170 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 3.53>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i5 %j_2" [sha256Accel.cpp:43]   --->   Operation 130 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [sha256Accel.cpp:43]   --->   Operation 131 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%speclooptripcount_ln43 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [sha256Accel.cpp:43]   --->   Operation 132 'speclooptripcount' 'speclooptripcount_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [sha256Accel.cpp:43]   --->   Operation 133 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%message_addr = getelementptr i32 %message, i64 0, i64 %zext_ln43" [sha256Accel.cpp:43]   --->   Operation 134 'getelementptr' 'message_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_load = load i5 %buffer_addr" [sha256Accel.cpp:45]   --->   Operation 135 'load' 'buffer_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 136 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_1_load = load i5 %buffer_1_addr" [sha256Accel.cpp:45]   --->   Operation 136 'load' 'buffer_1_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 137 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_2_load = load i5 %buffer_2_addr" [sha256Accel.cpp:45]   --->   Operation 137 'load' 'buffer_2_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 138 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_3_load = load i5 %buffer_3_addr" [sha256Accel.cpp:45]   --->   Operation 138 'load' 'buffer_3_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 139 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_4_load = load i5 %buffer_4_addr" [sha256Accel.cpp:45]   --->   Operation 139 'load' 'buffer_4_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 140 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_5_load = load i5 %buffer_5_addr" [sha256Accel.cpp:45]   --->   Operation 140 'load' 'buffer_5_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 141 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_6_load = load i5 %buffer_6_addr" [sha256Accel.cpp:45]   --->   Operation 141 'load' 'buffer_6_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 142 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_7_load = load i5 %buffer_7_addr" [sha256Accel.cpp:45]   --->   Operation 142 'load' 'buffer_7_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 143 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_8_load = load i5 %buffer_8_addr" [sha256Accel.cpp:45]   --->   Operation 143 'load' 'buffer_8_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 144 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_9_load = load i5 %buffer_9_addr" [sha256Accel.cpp:45]   --->   Operation 144 'load' 'buffer_9_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 145 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_10_load = load i5 %buffer_10_addr" [sha256Accel.cpp:45]   --->   Operation 145 'load' 'buffer_10_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 146 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_11_load = load i5 %buffer_11_addr" [sha256Accel.cpp:45]   --->   Operation 146 'load' 'buffer_11_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 147 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_12_load = load i5 %buffer_12_addr" [sha256Accel.cpp:45]   --->   Operation 147 'load' 'buffer_12_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 148 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_13_load = load i5 %buffer_13_addr" [sha256Accel.cpp:45]   --->   Operation 148 'load' 'buffer_13_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 149 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_14_load = load i5 %buffer_14_addr" [sha256Accel.cpp:45]   --->   Operation 149 'load' 'buffer_14_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 150 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_15_load = load i5 %buffer_15_addr" [sha256Accel.cpp:45]   --->   Operation 150 'load' 'buffer_15_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 151 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_load_1 = load i5 %buffer_addr_1" [sha256Accel.cpp:45]   --->   Operation 151 'load' 'buffer_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 152 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_1_load_1 = load i5 %buffer_1_addr_1" [sha256Accel.cpp:45]   --->   Operation 152 'load' 'buffer_1_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 153 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_2_load_1 = load i5 %buffer_2_addr_1" [sha256Accel.cpp:45]   --->   Operation 153 'load' 'buffer_2_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 154 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_3_load_1 = load i5 %buffer_3_addr_1" [sha256Accel.cpp:45]   --->   Operation 154 'load' 'buffer_3_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 155 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_4_load_1 = load i5 %buffer_4_addr_1" [sha256Accel.cpp:45]   --->   Operation 155 'load' 'buffer_4_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 156 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_5_load_1 = load i5 %buffer_5_addr_1" [sha256Accel.cpp:45]   --->   Operation 156 'load' 'buffer_5_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 157 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_6_load_1 = load i5 %buffer_6_addr_1" [sha256Accel.cpp:45]   --->   Operation 157 'load' 'buffer_6_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 158 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_7_load_1 = load i5 %buffer_7_addr_1" [sha256Accel.cpp:45]   --->   Operation 158 'load' 'buffer_7_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 159 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_8_load_1 = load i5 %buffer_8_addr_1" [sha256Accel.cpp:45]   --->   Operation 159 'load' 'buffer_8_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 160 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_9_load_1 = load i5 %buffer_9_addr_1" [sha256Accel.cpp:45]   --->   Operation 160 'load' 'buffer_9_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 161 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_10_load_1 = load i5 %buffer_10_addr_1" [sha256Accel.cpp:45]   --->   Operation 161 'load' 'buffer_10_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 162 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_11_load_1 = load i5 %buffer_11_addr_1" [sha256Accel.cpp:45]   --->   Operation 162 'load' 'buffer_11_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 163 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_12_load_1 = load i5 %buffer_12_addr_1" [sha256Accel.cpp:45]   --->   Operation 163 'load' 'buffer_12_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 164 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_13_load_1 = load i5 %buffer_13_addr_1" [sha256Accel.cpp:45]   --->   Operation 164 'load' 'buffer_13_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 165 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_14_load_1 = load i5 %buffer_14_addr_1" [sha256Accel.cpp:45]   --->   Operation 165 'load' 'buffer_14_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 166 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_15_load_1 = load i5 %buffer_15_addr_1" [sha256Accel.cpp:45]   --->   Operation 166 'load' 'buffer_15_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %buffer_load, i1 %buffer_1_load, i1 %buffer_2_load, i1 %buffer_3_load, i1 %buffer_4_load, i1 %buffer_5_load, i1 %buffer_6_load, i1 %buffer_7_load, i1 %buffer_8_load, i1 %buffer_9_load, i1 %buffer_10_load, i1 %buffer_11_load, i1 %buffer_12_load, i1 %buffer_13_load, i1 %buffer_14_load, i1 %buffer_15_load, i1 %buffer_load_1, i1 %buffer_1_load_1, i1 %buffer_2_load_1, i1 %buffer_3_load_1, i1 %buffer_4_load_1, i1 %buffer_5_load_1, i1 %buffer_6_load_1, i1 %buffer_7_load_1, i1 %buffer_8_load_1, i1 %buffer_9_load_1, i1 %buffer_10_load_1, i1 %buffer_11_load_1, i1 %buffer_12_load_1, i1 %buffer_13_load_1, i1 %buffer_14_load_1, i1 %buffer_15_load_1" [sha256Accel.cpp:45]   --->   Operation 167 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln45 = store i32 %tmp_8, i4 %message_addr" [sha256Accel.cpp:45]   --->   Operation 168 'store' 'store_ln45' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln43 = br void %VITIS_LOOP_44_6" [sha256Accel.cpp:43]   --->   Operation 169 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.713ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln42', sha256Accel.cpp:42) of constant 0 on local variable 'buffi', sha256Accel.cpp:42 [21]  (1.294 ns)
	'load' operation 10 bit ('buffi_load', sha256Accel.cpp:45) on local variable 'buffi', sha256Accel.cpp:42 [29]  (0.000 ns)
	'add' operation 9 bit ('buffi', sha256Accel.cpp:44) [70]  (1.650 ns)
	'getelementptr' operation 5 bit ('buffer_addr_1', sha256Accel.cpp:45) [73]  (0.000 ns)
	'load' operation 1 bit ('buffer_load_1', sha256Accel.cpp:45) on array 'buffer_r' [74]  (1.769 ns)

 <State 2>: 3.538ns
The critical path consists of the following:
	'load' operation 1 bit ('buffer_load', sha256Accel.cpp:45) on array 'buffer_r' [38]  (1.769 ns)
	'store' operation 0 bit ('store_ln45', sha256Accel.cpp:45) of variable 'tmp_8', sha256Accel.cpp:45 on array 'message' [148]  (1.769 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
