/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon May  4 16:32:22 2009
 *                 MD5 Checksum         41a22724f57416cfb69cc3f3286da43f
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7550/rdb/a0/bchp_vcxo_ctl_config_fsm.h $
 * 
 * Hydra_Software_Devel/1   5/4/09 7:30p albertl
 * PR54730: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_VCXO_CTL_CONFIG_FSM_H__
#define BCHP_VCXO_CTL_CONFIG_FSM_H__

/***************************************************************************
 *VCXO_CTL_CONFIG_FSM - Registers for the vcxo_ctl config fsm
 ***************************************************************************/
#define BCHP_VCXO_CTL_CONFIG_FSM_REVISION_ID     0x00043000 /* Revision IDs */
#define BCHP_VCXO_CTL_CONFIG_FSM_SCRATCH         0x00043004 /* Scratch register */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_LOCK        0x00043008 /* PLL Lock Status */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_UPDATE      0x0004300c /* PLL Configuration Update */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0  0x00043010 /* Current Configuration 0 - Resets & Powerdowns */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_1  0x00043014 /* Current Configuration 1 - VCO settings */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_2  0x00043018 /* Current Configuration 2 - Fractional settings */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3A 0x0004301c /* Current Configuration 3A - Post-divider settings */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3B 0x00043020 /* Current Configuration 3B - Post-divider settings */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_4  0x00043024 /* Current Configuration 4 - Test settings */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_5A 0x00043028 /* Current Configuration 5A - Analog settings */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_5B 0x0004302c /* Current Configuration 5B - Analog settings */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0  0x00043040 /* Next Configuration 0 - Resets & Powerdowns */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_1  0x00043044 /* Next Configuration 1 - VCO settings */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_2  0x00043048 /* Next Configuration 2 - Fractional settings */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3A 0x0004304c /* Next Configuration 3A - Post-divider settings */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3B 0x00043050 /* Next Configuration 3B - Post-divider settings */
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_SELECT 0x00043060 /* View clock counter clock/lock_bit selection */
#define BCHP_VCXO_CTL_CONFIG_FSM_RING_OSC_ENABLE 0x00043064 /* Enable Ring Oscillators */
#define BCHP_VCXO_CTL_CONFIG_FSM_REF_CLOCK_COUNTER 0x00043068 /* Reference Clock Counter */
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_COUNTER 0x0004306c /* View Clock Counter */
#define BCHP_VCXO_CTL_CONFIG_FSM_RESET_COUNTER   0x00043070 /* Reset counters */
#define BCHP_VCXO_CTL_CONFIG_FSM_STOP_COUNTER    0x00043074 /* Stop counters */
#define BCHP_VCXO_CTL_CONFIG_FSM_IN_RANGE        0x00043078 /* View clock counter is in range */
#define BCHP_VCXO_CTL_CONFIG_FSM_MISC            0x00043038 /* Misc features */
#define BCHP_VCXO_CTL_CONFIG_FSM_DIFFOSC_CTRL    0x0004303c /* DIFFOSC Control bits */

/***************************************************************************
 *REVISION_ID - Revision IDs
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: REVISION_ID :: reserved0 [31:16] */
#define BCHP_VCXO_CTL_CONFIG_FSM_REVISION_ID_reserved0_MASK        0xffff0000
#define BCHP_VCXO_CTL_CONFIG_FSM_REVISION_ID_reserved0_SHIFT       16

/* VCXO_CTL_CONFIG_FSM :: REVISION_ID :: MAJOR [15:08] */
#define BCHP_VCXO_CTL_CONFIG_FSM_REVISION_ID_MAJOR_MASK            0x0000ff00
#define BCHP_VCXO_CTL_CONFIG_FSM_REVISION_ID_MAJOR_SHIFT           8

/* VCXO_CTL_CONFIG_FSM :: REVISION_ID :: MINOR [07:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_REVISION_ID_MINOR_MASK            0x000000ff
#define BCHP_VCXO_CTL_CONFIG_FSM_REVISION_ID_MINOR_SHIFT           0

/***************************************************************************
 *SCRATCH - Scratch register
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: SCRATCH :: SCRATCH [31:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_SCRATCH_SCRATCH_MASK              0xffffffff
#define BCHP_VCXO_CTL_CONFIG_FSM_SCRATCH_SCRATCH_SHIFT             0

/***************************************************************************
 *PLL_LOCK - PLL Lock Status
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: PLL_LOCK :: reserved0 [31:06] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_LOCK_reserved0_MASK           0xffffffc0
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_LOCK_reserved0_SHIFT          6

/* VCXO_CTL_CONFIG_FSM :: PLL_LOCK :: drive_lock_from_register [05:05] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_LOCK_drive_lock_from_register_MASK 0x00000020
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_LOCK_drive_lock_from_register_SHIFT 5

/* VCXO_CTL_CONFIG_FSM :: PLL_LOCK :: lock_driven_value [04:04] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_LOCK_lock_driven_value_MASK   0x00000010
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_LOCK_lock_driven_value_SHIFT  4

/* VCXO_CTL_CONFIG_FSM :: PLL_LOCK :: reserved1 [03:03] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_LOCK_reserved1_MASK           0x00000008
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_LOCK_reserved1_SHIFT          3

/* VCXO_CTL_CONFIG_FSM :: PLL_LOCK :: reset_lock_neg_edge [02:02] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_LOCK_reset_lock_neg_edge_MASK 0x00000004
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_LOCK_reset_lock_neg_edge_SHIFT 2

/* VCXO_CTL_CONFIG_FSM :: PLL_LOCK :: lock_neg_edge [01:01] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_LOCK_lock_neg_edge_MASK       0x00000002
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_LOCK_lock_neg_edge_SHIFT      1

/* VCXO_CTL_CONFIG_FSM :: PLL_LOCK :: lock [00:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_LOCK_lock_MASK                0x00000001
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_LOCK_lock_SHIFT               0

/***************************************************************************
 *PLL_UPDATE - PLL Configuration Update
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: PLL_UPDATE :: reserved0 [31:04] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_UPDATE_reserved0_MASK         0xfffffff0
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_UPDATE_reserved0_SHIFT        4

/* VCXO_CTL_CONFIG_FSM :: PLL_UPDATE :: update_seq_options [03:02] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_UPDATE_update_seq_options_MASK 0x0000000c
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_UPDATE_update_seq_options_SHIFT 2

/* VCXO_CTL_CONFIG_FSM :: PLL_UPDATE :: broadcast_update_enable [01:01] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_UPDATE_broadcast_update_enable_MASK 0x00000002
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_UPDATE_broadcast_update_enable_SHIFT 1

/* VCXO_CTL_CONFIG_FSM :: PLL_UPDATE :: update [00:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_UPDATE_update_MASK            0x00000001
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_UPDATE_update_SHIFT           0

/***************************************************************************
 *PLL_CURR_CFG_0 - Current Configuration 0 - Resets & Powerdowns
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: en_reg_ctrl_cfg_0 [31:31] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_en_reg_ctrl_cfg_0_MASK 0x80000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_en_reg_ctrl_cfg_0_SHIFT 31

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: en_reg_ctrl_straps [30:30] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_en_reg_ctrl_straps_MASK 0x40000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_en_reg_ctrl_straps_SHIFT 30

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: reserved0 [29:28] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_reserved0_MASK     0x30000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_reserved0_SHIFT    28

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: bypass_MIPS_CML_clock [27:27] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_bypass_MIPS_CML_clock_MASK 0x08000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_bypass_MIPS_CML_clock_SHIFT 27

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: bypass_DDR_CML_clock [26:26] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_bypass_DDR_CML_clock_MASK 0x04000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_bypass_DDR_CML_clock_SHIFT 26

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: cpu_speed [25:24] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_cpu_speed_MASK     0x03000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_cpu_speed_SHIFT    24

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: reserved1 [23:22] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_reserved1_MASK     0x00c00000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_reserved1_SHIFT    22

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: en_cmlbuf6 [21:21] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_en_cmlbuf6_MASK    0x00200000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_en_cmlbuf6_SHIFT   21

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: en_cmlbuf5 [20:20] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_en_cmlbuf5_MASK    0x00100000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_en_cmlbuf5_SHIFT   20

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: en_cmlbuf4 [19:19] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_en_cmlbuf4_MASK    0x00080000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_en_cmlbuf4_SHIFT   19

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: en_cmlbuf3 [18:18] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_en_cmlbuf3_MASK    0x00040000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_en_cmlbuf3_SHIFT   18

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: en_cmlbuf2 [17:17] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_en_cmlbuf2_MASK    0x00020000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_en_cmlbuf2_SHIFT   17

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: en_cmlbuf1 [16:16] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_en_cmlbuf1_MASK    0x00010000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_en_cmlbuf1_SHIFT   16

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: reserved2 [15:15] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_reserved2_MASK     0x00008000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_reserved2_SHIFT    15

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: enable_clocks [14:14] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_enable_clocks_MASK 0x00004000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_enable_clocks_SHIFT 14

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: enb_clkout [13:13] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_enb_clkout_MASK    0x00002000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_enb_clkout_SHIFT   13

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: dreset [12:12] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_dreset_MASK        0x00001000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_dreset_SHIFT       12

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: areset [11:11] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_areset_MASK        0x00000800
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_areset_SHIFT       11

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: pwrdn [10:10] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_pwrdn_MASK         0x00000400
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_pwrdn_SHIFT        10

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: clock_bypass [09:08] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_clock_bypass_MASK  0x00000300
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_clock_bypass_SHIFT 8

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: reserved3 [07:06] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_reserved3_MASK     0x000000c0
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_reserved3_SHIFT    6

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: pwrdn_ch6 [05:05] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_pwrdn_ch6_MASK     0x00000020
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_pwrdn_ch6_SHIFT    5

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: pwrdn_ch5 [04:04] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_pwrdn_ch5_MASK     0x00000010
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_pwrdn_ch5_SHIFT    4

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: pwrdn_ch4 [03:03] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_pwrdn_ch4_MASK     0x00000008
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_pwrdn_ch4_SHIFT    3

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: pwrdn_ch3 [02:02] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_pwrdn_ch3_MASK     0x00000004
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_pwrdn_ch3_SHIFT    2

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: pwrdn_ch2 [01:01] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_pwrdn_ch2_MASK     0x00000002
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_pwrdn_ch2_SHIFT    1

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_0 :: pwrdn_ch1 [00:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_pwrdn_ch1_MASK     0x00000001
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_0_pwrdn_ch1_SHIFT    0

/***************************************************************************
 *PLL_CURR_CFG_1 - Current Configuration 1 - VCO settings
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_1 :: en_reg_ctrl_cfg_1 [31:31] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_1_en_reg_ctrl_cfg_1_MASK 0x80000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_1_en_reg_ctrl_cfg_1_SHIFT 31

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_1 :: reserved0 [30:22] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_1_reserved0_MASK     0x7fc00000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_1_reserved0_SHIFT    22

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_1 :: pll_ctr_29_27 [21:19] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_1_pll_ctr_29_27_MASK 0x00380000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_1_pll_ctr_29_27_SHIFT 19

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_1 :: vco_rng [18:17] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_1_vco_rng_MASK       0x00060000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_1_vco_rng_SHIFT      17

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_1 :: ndiv_int [16:08] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_1_ndiv_int_MASK      0x0001ff00
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_1_ndiv_int_SHIFT     8

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_1 :: p2div [07:04] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_1_p2div_MASK         0x000000f0
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_1_p2div_SHIFT        4

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_1 :: p1div [03:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_1_p1div_MASK         0x0000000f
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_1_p1div_SHIFT        0

/***************************************************************************
 *PLL_CURR_CFG_2 - Current Configuration 2 - Fractional settings
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_2 :: en_reg_ctrl_cfg_2 [31:31] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_2_en_reg_ctrl_cfg_2_MASK 0x80000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_2_en_reg_ctrl_cfg_2_SHIFT 31

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_2 :: reserved0 [30:30] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_2_reserved0_MASK     0x40000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_2_reserved0_SHIFT    30

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_2 :: ndiv_dither_mfb [29:29] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_2_ndiv_dither_mfb_MASK 0x20000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_2_ndiv_dither_mfb_SHIFT 29

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_2 :: ndiv_pwrdn [28:28] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_2_ndiv_pwrdn_MASK    0x10000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_2_ndiv_pwrdn_SHIFT   28

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_2 :: ndiv_mode [27:25] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_2_ndiv_mode_MASK     0x0e000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_2_ndiv_mode_SHIFT    25

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_2 :: bypass_sdmod [24:24] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_2_bypass_sdmod_MASK  0x01000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_2_bypass_sdmod_SHIFT 24

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_2 :: ndiv_frac [23:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_2_ndiv_frac_MASK     0x00ffffff
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_2_ndiv_frac_SHIFT    0

/***************************************************************************
 *PLL_CURR_CFG_3A - Current Configuration 3A - Post-divider settings
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_3A :: en_reg_ctrl_cfg_3 [31:31] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3A_en_reg_ctrl_cfg_3_MASK 0x80000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3A_en_reg_ctrl_cfg_3_SHIFT 31

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_3A :: reserved0 [30:30] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3A_reserved0_MASK    0x40000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3A_reserved0_SHIFT   30

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_3A :: dly_ch3 [29:28] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3A_dly_ch3_MASK      0x30000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3A_dly_ch3_SHIFT     28

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_3A :: dly_ch2 [27:26] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3A_dly_ch2_MASK      0x0c000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3A_dly_ch2_SHIFT     26

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_3A :: dly_ch1 [25:24] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3A_dly_ch1_MASK      0x03000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3A_dly_ch1_SHIFT     24

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_3A :: m3div [23:16] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3A_m3div_MASK        0x00ff0000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3A_m3div_SHIFT       16

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_3A :: m2div [15:08] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3A_m2div_MASK        0x0000ff00
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3A_m2div_SHIFT       8

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_3A :: m1div [07:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3A_m1div_MASK        0x000000ff
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3A_m1div_SHIFT       0

/***************************************************************************
 *PLL_CURR_CFG_3B - Current Configuration 3B - Post-divider settings
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_3B :: reserved0 [31:30] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3B_reserved0_MASK    0xc0000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3B_reserved0_SHIFT   30

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_3B :: dly_ch6 [29:28] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3B_dly_ch6_MASK      0x30000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3B_dly_ch6_SHIFT     28

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_3B :: dly_ch5 [27:26] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3B_dly_ch5_MASK      0x0c000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3B_dly_ch5_SHIFT     26

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_3B :: dly_ch4 [25:24] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3B_dly_ch4_MASK      0x03000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3B_dly_ch4_SHIFT     24

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_3B :: m6div [23:16] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3B_m6div_MASK        0x00ff0000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3B_m6div_SHIFT       16

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_3B :: m5div [15:08] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3B_m5div_MASK        0x0000ff00
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3B_m5div_SHIFT       8

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_3B :: m4div [07:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3B_m4div_MASK        0x000000ff
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_3B_m4div_SHIFT       0

/***************************************************************************
 *PLL_CURR_CFG_4 - Current Configuration 4 - Test settings
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_4 :: en_reg_ctrl_cfg_4 [31:31] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_4_en_reg_ctrl_cfg_4_MASK 0x80000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_4_en_reg_ctrl_cfg_4_SHIFT 31

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_4 :: reserved0 [30:08] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_4_reserved0_MASK     0x7fffff00
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_4_reserved0_SHIFT    8

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_4 :: test_sel [07:04] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_4_test_sel_MASK      0x000000f0
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_4_test_sel_SHIFT     4

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_4 :: testa_sel [03:02] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_4_testa_sel_MASK     0x0000000c
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_4_testa_sel_SHIFT    2

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_4 :: test_en [01:01] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_4_test_en_MASK       0x00000002
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_4_test_en_SHIFT      1

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_4 :: reserved1 [00:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_4_reserved1_MASK     0x00000001
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_4_reserved1_SHIFT    0

/***************************************************************************
 *PLL_CURR_CFG_5A - Current Configuration 5A - Analog settings
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_5A :: en_reg_ctrl_cfg_5 [31:31] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_5A_en_reg_ctrl_cfg_5_MASK 0x80000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_5A_en_reg_ctrl_cfg_5_SHIFT 31

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_5A :: reserved0 [30:27] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_5A_reserved0_MASK    0x78000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_5A_reserved0_SHIFT   27

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_5A :: pll_ctrl_26_0 [26:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_5A_pll_ctrl_26_0_MASK 0x07ffffff
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_5A_pll_ctrl_26_0_SHIFT 0

/***************************************************************************
 *PLL_CURR_CFG_5B - Current Configuration 5B - Analog settings
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_5B :: reserved0 [31:06] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_5B_reserved0_MASK    0xffffffc0
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_5B_reserved0_SHIFT   6

/* VCXO_CTL_CONFIG_FSM :: PLL_CURR_CFG_5B :: pll_ctrl_37_32 [05:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_5B_pll_ctrl_37_32_MASK 0x0000003f
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_CURR_CFG_5B_pll_ctrl_37_32_SHIFT 0

/***************************************************************************
 *PLL_NEXT_CFG_0 - Next Configuration 0 - Resets & Powerdowns
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: en_reg_ctrl_cfg_0 [31:31] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_en_reg_ctrl_cfg_0_MASK 0x80000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_en_reg_ctrl_cfg_0_SHIFT 31

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: en_reg_ctrl_straps [30:30] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_en_reg_ctrl_straps_MASK 0x40000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_en_reg_ctrl_straps_SHIFT 30

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: reserved0 [29:28] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_reserved0_MASK     0x30000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_reserved0_SHIFT    28

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: bypass_MIPS_CML_clock [27:27] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_bypass_MIPS_CML_clock_MASK 0x08000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_bypass_MIPS_CML_clock_SHIFT 27

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: bypass_DDR_CML_clock [26:26] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_bypass_DDR_CML_clock_MASK 0x04000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_bypass_DDR_CML_clock_SHIFT 26

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: cpu_speed [25:24] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_cpu_speed_MASK     0x03000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_cpu_speed_SHIFT    24

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: reserved1 [23:22] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_reserved1_MASK     0x00c00000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_reserved1_SHIFT    22

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: en_cmlbuf6 [21:21] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_en_cmlbuf6_MASK    0x00200000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_en_cmlbuf6_SHIFT   21

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: en_cmlbuf5 [20:20] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_en_cmlbuf5_MASK    0x00100000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_en_cmlbuf5_SHIFT   20

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: en_cmlbuf4 [19:19] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_en_cmlbuf4_MASK    0x00080000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_en_cmlbuf4_SHIFT   19

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: en_cmlbuf3 [18:18] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_en_cmlbuf3_MASK    0x00040000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_en_cmlbuf3_SHIFT   18

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: en_cmlbuf2 [17:17] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_en_cmlbuf2_MASK    0x00020000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_en_cmlbuf2_SHIFT   17

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: en_cmlbuf1 [16:16] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_en_cmlbuf1_MASK    0x00010000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_en_cmlbuf1_SHIFT   16

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: reserved2 [15:15] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_reserved2_MASK     0x00008000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_reserved2_SHIFT    15

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: enable_clocks [14:14] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_enable_clocks_MASK 0x00004000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_enable_clocks_SHIFT 14

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: enb_clkout [13:13] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_enb_clkout_MASK    0x00002000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_enb_clkout_SHIFT   13

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: dreset [12:12] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_dreset_MASK        0x00001000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_dreset_SHIFT       12

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: areset [11:11] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_areset_MASK        0x00000800
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_areset_SHIFT       11

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: pwrdn [10:10] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_pwrdn_MASK         0x00000400
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_pwrdn_SHIFT        10

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: clock_bypass [09:08] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_clock_bypass_MASK  0x00000300
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_clock_bypass_SHIFT 8

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: reserved3 [07:06] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_reserved3_MASK     0x000000c0
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_reserved3_SHIFT    6

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: pwrdn_ch6 [05:05] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_pwrdn_ch6_MASK     0x00000020
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_pwrdn_ch6_SHIFT    5

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: pwrdn_ch5 [04:04] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_pwrdn_ch5_MASK     0x00000010
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_pwrdn_ch5_SHIFT    4

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: pwrdn_ch4 [03:03] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_pwrdn_ch4_MASK     0x00000008
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_pwrdn_ch4_SHIFT    3

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: pwrdn_ch3 [02:02] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_pwrdn_ch3_MASK     0x00000004
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_pwrdn_ch3_SHIFT    2

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: pwrdn_ch2 [01:01] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_pwrdn_ch2_MASK     0x00000002
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_pwrdn_ch2_SHIFT    1

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_0 :: pwrdn_ch1 [00:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_pwrdn_ch1_MASK     0x00000001
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_0_pwrdn_ch1_SHIFT    0

/***************************************************************************
 *PLL_NEXT_CFG_1 - Next Configuration 1 - VCO settings
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_1 :: en_reg_ctrl_cfg_1 [31:31] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_1_en_reg_ctrl_cfg_1_MASK 0x80000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_1_en_reg_ctrl_cfg_1_SHIFT 31

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_1 :: reserved0 [30:22] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_1_reserved0_MASK     0x7fc00000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_1_reserved0_SHIFT    22

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_1 :: pll_ctr_29_27 [21:19] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_1_pll_ctr_29_27_MASK 0x00380000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_1_pll_ctr_29_27_SHIFT 19

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_1 :: vco_rng [18:17] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_1_vco_rng_MASK       0x00060000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_1_vco_rng_SHIFT      17

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_1 :: ndiv_int [16:08] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_1_ndiv_int_MASK      0x0001ff00
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_1_ndiv_int_SHIFT     8

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_1 :: p2div [07:04] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_1_p2div_MASK         0x000000f0
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_1_p2div_SHIFT        4

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_1 :: p1div [03:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_1_p1div_MASK         0x0000000f
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_1_p1div_SHIFT        0

/***************************************************************************
 *PLL_NEXT_CFG_2 - Next Configuration 2 - Fractional settings
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_2 :: en_reg_ctrl_cfg_2 [31:31] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_2_en_reg_ctrl_cfg_2_MASK 0x80000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_2_en_reg_ctrl_cfg_2_SHIFT 31

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_2 :: reserved0 [30:30] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_2_reserved0_MASK     0x40000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_2_reserved0_SHIFT    30

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_2 :: ndiv_dither_mfb [29:29] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_2_ndiv_dither_mfb_MASK 0x20000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_2_ndiv_dither_mfb_SHIFT 29

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_2 :: ndiv_pwrdn [28:28] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_2_ndiv_pwrdn_MASK    0x10000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_2_ndiv_pwrdn_SHIFT   28

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_2 :: ndiv_mode [27:25] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_2_ndiv_mode_MASK     0x0e000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_2_ndiv_mode_SHIFT    25

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_2 :: bypass_sdmod [24:24] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_2_bypass_sdmod_MASK  0x01000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_2_bypass_sdmod_SHIFT 24

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_2 :: ndiv_frac [23:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_2_ndiv_frac_MASK     0x00ffffff
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_2_ndiv_frac_SHIFT    0

/***************************************************************************
 *PLL_NEXT_CFG_3A - Next Configuration 3A - Post-divider settings
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_3A :: en_reg_ctrl_cfg_3 [31:31] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3A_en_reg_ctrl_cfg_3_MASK 0x80000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3A_en_reg_ctrl_cfg_3_SHIFT 31

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_3A :: reserved0 [30:30] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3A_reserved0_MASK    0x40000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3A_reserved0_SHIFT   30

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_3A :: dly_ch3 [29:28] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3A_dly_ch3_MASK      0x30000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3A_dly_ch3_SHIFT     28

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_3A :: dly_ch2 [27:26] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3A_dly_ch2_MASK      0x0c000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3A_dly_ch2_SHIFT     26

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_3A :: dly_ch1 [25:24] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3A_dly_ch1_MASK      0x03000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3A_dly_ch1_SHIFT     24

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_3A :: m3div [23:16] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3A_m3div_MASK        0x00ff0000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3A_m3div_SHIFT       16

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_3A :: m2div [15:08] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3A_m2div_MASK        0x0000ff00
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3A_m2div_SHIFT       8

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_3A :: m1div [07:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3A_m1div_MASK        0x000000ff
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3A_m1div_SHIFT       0

/***************************************************************************
 *PLL_NEXT_CFG_3B - Next Configuration 3B - Post-divider settings
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_3B :: reserved0 [31:30] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3B_reserved0_MASK    0xc0000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3B_reserved0_SHIFT   30

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_3B :: dly_ch6 [29:28] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3B_dly_ch6_MASK      0x30000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3B_dly_ch6_SHIFT     28

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_3B :: dly_ch5 [27:26] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3B_dly_ch5_MASK      0x0c000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3B_dly_ch5_SHIFT     26

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_3B :: dly_ch4 [25:24] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3B_dly_ch4_MASK      0x03000000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3B_dly_ch4_SHIFT     24

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_3B :: m6div [23:16] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3B_m6div_MASK        0x00ff0000
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3B_m6div_SHIFT       16

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_3B :: m5div [15:08] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3B_m5div_MASK        0x0000ff00
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3B_m5div_SHIFT       8

/* VCXO_CTL_CONFIG_FSM :: PLL_NEXT_CFG_3B :: m4div [07:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3B_m4div_MASK        0x000000ff
#define BCHP_VCXO_CTL_CONFIG_FSM_PLL_NEXT_CFG_3B_m4div_SHIFT       0

/***************************************************************************
 *VIEW_CLOCK_SELECT - View clock counter clock/lock_bit selection
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: VIEW_CLOCK_SELECT :: reserved0 [31:17] */
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_SELECT_reserved0_MASK  0xfffe0000
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_SELECT_reserved0_SHIFT 17

/* VCXO_CTL_CONFIG_FSM :: VIEW_CLOCK_SELECT :: resync_lock_bit [16:16] */
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_SELECT_resync_lock_bit_MASK 0x00010000
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_SELECT_resync_lock_bit_SHIFT 16

/* VCXO_CTL_CONFIG_FSM :: VIEW_CLOCK_SELECT :: lock_bit_select [15:12] */
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_SELECT_lock_bit_select_MASK 0x0000f000
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_SELECT_lock_bit_select_SHIFT 12

/* VCXO_CTL_CONFIG_FSM :: VIEW_CLOCK_SELECT :: reserved1 [11:10] */
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_SELECT_reserved1_MASK  0x00000c00
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_SELECT_reserved1_SHIFT 10

/* VCXO_CTL_CONFIG_FSM :: VIEW_CLOCK_SELECT :: ena_divide_by_4 [09:09] */
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_SELECT_ena_divide_by_4_MASK 0x00000200
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_SELECT_ena_divide_by_4_SHIFT 9

/* VCXO_CTL_CONFIG_FSM :: VIEW_CLOCK_SELECT :: ena_divide_by_2 [08:08] */
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_SELECT_ena_divide_by_2_MASK 0x00000100
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_SELECT_ena_divide_by_2_SHIFT 8

/* VCXO_CTL_CONFIG_FSM :: VIEW_CLOCK_SELECT :: reserved2 [07:05] */
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_SELECT_reserved2_MASK  0x000000e0
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_SELECT_reserved2_SHIFT 5

/* VCXO_CTL_CONFIG_FSM :: VIEW_CLOCK_SELECT :: view_clock_select [04:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_SELECT_view_clock_select_MASK 0x0000001f
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_SELECT_view_clock_select_SHIFT 0

/***************************************************************************
 *RING_OSC_ENABLE - Enable Ring Oscillators
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: RING_OSC_ENABLE :: reserved0 [31:07] */
#define BCHP_VCXO_CTL_CONFIG_FSM_RING_OSC_ENABLE_reserved0_MASK    0xffffff80
#define BCHP_VCXO_CTL_CONFIG_FSM_RING_OSC_ENABLE_reserved0_SHIFT   7

/* VCXO_CTL_CONFIG_FSM :: RING_OSC_ENABLE :: enable_ring_osc_6 [06:06] */
#define BCHP_VCXO_CTL_CONFIG_FSM_RING_OSC_ENABLE_enable_ring_osc_6_MASK 0x00000040
#define BCHP_VCXO_CTL_CONFIG_FSM_RING_OSC_ENABLE_enable_ring_osc_6_SHIFT 6

/* VCXO_CTL_CONFIG_FSM :: RING_OSC_ENABLE :: enable_ring_osc_5 [05:05] */
#define BCHP_VCXO_CTL_CONFIG_FSM_RING_OSC_ENABLE_enable_ring_osc_5_MASK 0x00000020
#define BCHP_VCXO_CTL_CONFIG_FSM_RING_OSC_ENABLE_enable_ring_osc_5_SHIFT 5

/* VCXO_CTL_CONFIG_FSM :: RING_OSC_ENABLE :: enable_ring_osc_4 [04:04] */
#define BCHP_VCXO_CTL_CONFIG_FSM_RING_OSC_ENABLE_enable_ring_osc_4_MASK 0x00000010
#define BCHP_VCXO_CTL_CONFIG_FSM_RING_OSC_ENABLE_enable_ring_osc_4_SHIFT 4

/* VCXO_CTL_CONFIG_FSM :: RING_OSC_ENABLE :: enable_ring_osc_3 [03:03] */
#define BCHP_VCXO_CTL_CONFIG_FSM_RING_OSC_ENABLE_enable_ring_osc_3_MASK 0x00000008
#define BCHP_VCXO_CTL_CONFIG_FSM_RING_OSC_ENABLE_enable_ring_osc_3_SHIFT 3

/* VCXO_CTL_CONFIG_FSM :: RING_OSC_ENABLE :: enable_ring_osc_2 [02:02] */
#define BCHP_VCXO_CTL_CONFIG_FSM_RING_OSC_ENABLE_enable_ring_osc_2_MASK 0x00000004
#define BCHP_VCXO_CTL_CONFIG_FSM_RING_OSC_ENABLE_enable_ring_osc_2_SHIFT 2

/* VCXO_CTL_CONFIG_FSM :: RING_OSC_ENABLE :: enable_ring_osc_1 [01:01] */
#define BCHP_VCXO_CTL_CONFIG_FSM_RING_OSC_ENABLE_enable_ring_osc_1_MASK 0x00000002
#define BCHP_VCXO_CTL_CONFIG_FSM_RING_OSC_ENABLE_enable_ring_osc_1_SHIFT 1

/* VCXO_CTL_CONFIG_FSM :: RING_OSC_ENABLE :: enable_ring_osc_0 [00:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_RING_OSC_ENABLE_enable_ring_osc_0_MASK 0x00000001
#define BCHP_VCXO_CTL_CONFIG_FSM_RING_OSC_ENABLE_enable_ring_osc_0_SHIFT 0

/***************************************************************************
 *REF_CLOCK_COUNTER - Reference Clock Counter
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: REF_CLOCK_COUNTER :: reserved0 [31:20] */
#define BCHP_VCXO_CTL_CONFIG_FSM_REF_CLOCK_COUNTER_reserved0_MASK  0xfff00000
#define BCHP_VCXO_CTL_CONFIG_FSM_REF_CLOCK_COUNTER_reserved0_SHIFT 20

/* VCXO_CTL_CONFIG_FSM :: REF_CLOCK_COUNTER :: ref_clock_cntr [19:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_REF_CLOCK_COUNTER_ref_clock_cntr_MASK 0x000fffff
#define BCHP_VCXO_CTL_CONFIG_FSM_REF_CLOCK_COUNTER_ref_clock_cntr_SHIFT 0

/***************************************************************************
 *VIEW_CLOCK_COUNTER - View Clock Counter
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: VIEW_CLOCK_COUNTER :: reserved0 [31:23] */
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_COUNTER_reserved0_MASK 0xff800000
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_COUNTER_reserved0_SHIFT 23

/* VCXO_CTL_CONFIG_FSM :: VIEW_CLOCK_COUNTER :: view_clock_cntr [22:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_COUNTER_view_clock_cntr_MASK 0x007fffff
#define BCHP_VCXO_CTL_CONFIG_FSM_VIEW_CLOCK_COUNTER_view_clock_cntr_SHIFT 0

/***************************************************************************
 *RESET_COUNTER - Reset counters
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: RESET_COUNTER :: reserved0 [31:02] */
#define BCHP_VCXO_CTL_CONFIG_FSM_RESET_COUNTER_reserved0_MASK      0xfffffffc
#define BCHP_VCXO_CTL_CONFIG_FSM_RESET_COUNTER_reserved0_SHIFT     2

/* VCXO_CTL_CONFIG_FSM :: RESET_COUNTER :: reset_full_ref_count_done [01:01] */
#define BCHP_VCXO_CTL_CONFIG_FSM_RESET_COUNTER_reset_full_ref_count_done_MASK 0x00000002
#define BCHP_VCXO_CTL_CONFIG_FSM_RESET_COUNTER_reset_full_ref_count_done_SHIFT 1

/* VCXO_CTL_CONFIG_FSM :: RESET_COUNTER :: reset_counter [00:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_RESET_COUNTER_reset_counter_MASK  0x00000001
#define BCHP_VCXO_CTL_CONFIG_FSM_RESET_COUNTER_reset_counter_SHIFT 0

/***************************************************************************
 *STOP_COUNTER - Stop counters
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: STOP_COUNTER :: reserved0 [31:03] */
#define BCHP_VCXO_CTL_CONFIG_FSM_STOP_COUNTER_reserved0_MASK       0xfffffff8
#define BCHP_VCXO_CTL_CONFIG_FSM_STOP_COUNTER_reserved0_SHIFT      3

/* VCXO_CTL_CONFIG_FSM :: STOP_COUNTER :: launch_full_ref_count [02:02] */
#define BCHP_VCXO_CTL_CONFIG_FSM_STOP_COUNTER_launch_full_ref_count_MASK 0x00000004
#define BCHP_VCXO_CTL_CONFIG_FSM_STOP_COUNTER_launch_full_ref_count_SHIFT 2

/* VCXO_CTL_CONFIG_FSM :: STOP_COUNTER :: stop_ref_clock_cntr [01:01] */
#define BCHP_VCXO_CTL_CONFIG_FSM_STOP_COUNTER_stop_ref_clock_cntr_MASK 0x00000002
#define BCHP_VCXO_CTL_CONFIG_FSM_STOP_COUNTER_stop_ref_clock_cntr_SHIFT 1

/* VCXO_CTL_CONFIG_FSM :: STOP_COUNTER :: stop_view_clock_cntr [00:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_STOP_COUNTER_stop_view_clock_cntr_MASK 0x00000001
#define BCHP_VCXO_CTL_CONFIG_FSM_STOP_COUNTER_stop_view_clock_cntr_SHIFT 0

/***************************************************************************
 *IN_RANGE - View clock counter is in range
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: IN_RANGE :: reserved0 [31:02] */
#define BCHP_VCXO_CTL_CONFIG_FSM_IN_RANGE_reserved0_MASK           0xfffffffc
#define BCHP_VCXO_CTL_CONFIG_FSM_IN_RANGE_reserved0_SHIFT          2

/* VCXO_CTL_CONFIG_FSM :: IN_RANGE :: full_ref_count_done [01:01] */
#define BCHP_VCXO_CTL_CONFIG_FSM_IN_RANGE_full_ref_count_done_MASK 0x00000002
#define BCHP_VCXO_CTL_CONFIG_FSM_IN_RANGE_full_ref_count_done_SHIFT 1

/* VCXO_CTL_CONFIG_FSM :: IN_RANGE :: in_range [00:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_IN_RANGE_in_range_MASK            0x00000001
#define BCHP_VCXO_CTL_CONFIG_FSM_IN_RANGE_in_range_SHIFT           0

/***************************************************************************
 *MISC - Misc features
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: MISC :: spare [31:05] */
#define BCHP_VCXO_CTL_CONFIG_FSM_MISC_spare_MASK                   0xffffffe0
#define BCHP_VCXO_CTL_CONFIG_FSM_MISC_spare_SHIFT                  5

/* VCXO_CTL_CONFIG_FSM :: MISC :: select_ddr_clk_src [04:04] */
#define BCHP_VCXO_CTL_CONFIG_FSM_MISC_select_ddr_clk_src_MASK      0x00000010
#define BCHP_VCXO_CTL_CONFIG_FSM_MISC_select_ddr_clk_src_SHIFT     4

/* VCXO_CTL_CONFIG_FSM :: MISC :: select_spdif_nco_clk [03:03] */
#define BCHP_VCXO_CTL_CONFIG_FSM_MISC_select_spdif_nco_clk_MASK    0x00000008
#define BCHP_VCXO_CTL_CONFIG_FSM_MISC_select_spdif_nco_clk_SHIFT   3

/* VCXO_CTL_CONFIG_FSM :: MISC :: MIPS_D2CDIFF_no_AC [02:02] */
#define BCHP_VCXO_CTL_CONFIG_FSM_MISC_MIPS_D2CDIFF_no_AC_MASK      0x00000004
#define BCHP_VCXO_CTL_CONFIG_FSM_MISC_MIPS_D2CDIFF_no_AC_SHIFT     2

/* VCXO_CTL_CONFIG_FSM :: MISC :: DDR_D2CDIFF_no_AC [01:01] */
#define BCHP_VCXO_CTL_CONFIG_FSM_MISC_DDR_D2CDIFF_no_AC_MASK       0x00000002
#define BCHP_VCXO_CTL_CONFIG_FSM_MISC_DDR_D2CDIFF_no_AC_SHIFT      1

/* VCXO_CTL_CONFIG_FSM :: MISC :: decouple_dreset_from_lock [00:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_MISC_decouple_dreset_from_lock_MASK 0x00000001
#define BCHP_VCXO_CTL_CONFIG_FSM_MISC_decouple_dreset_from_lock_SHIFT 0

/***************************************************************************
 *DIFFOSC_CTRL - DIFFOSC Control bits
 ***************************************************************************/
/* VCXO_CTL_CONFIG_FSM :: DIFFOSC_CTRL :: reserved0 [31:08] */
#define BCHP_VCXO_CTL_CONFIG_FSM_DIFFOSC_CTRL_reserved0_MASK       0xffffff00
#define BCHP_VCXO_CTL_CONFIG_FSM_DIFFOSC_CTRL_reserved0_SHIFT      8

/* VCXO_CTL_CONFIG_FSM :: DIFFOSC_CTRL :: spare [07:01] */
#define BCHP_VCXO_CTL_CONFIG_FSM_DIFFOSC_CTRL_spare_MASK           0x000000fe
#define BCHP_VCXO_CTL_CONFIG_FSM_DIFFOSC_CTRL_spare_SHIFT          1

/* VCXO_CTL_CONFIG_FSM :: DIFFOSC_CTRL :: freq_mon_ena [00:00] */
#define BCHP_VCXO_CTL_CONFIG_FSM_DIFFOSC_CTRL_freq_mon_ena_MASK    0x00000001
#define BCHP_VCXO_CTL_CONFIG_FSM_DIFFOSC_CTRL_freq_mon_ena_SHIFT   0

#endif /* #ifndef BCHP_VCXO_CTL_CONFIG_FSM_H__ */

/* End of File */
