

================================================================
== Vivado HLS Report for 'conv_mul'
================================================================
* Date:           Sat Feb 15 06:59:05 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.562 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mul_pixel_loop  |        ?|        ?|         ?|          -|          -|  2304|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.76ns)   --->   "br label %.preheader" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:201]   --->   Operation 104 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.26>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%pixel_index_0 = phi i12 [ 0, %.preheader.preheader ], [ %pixel_index, %mul_pixel_loop ]"   --->   Operation 105 'phi' 'pixel_index_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.99ns)   --->   "%icmp_ln201 = icmp eq i12 %pixel_index_0, -1792" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:201]   --->   Operation 106 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2304, i64 2304, i64 2304)"   --->   Operation 107 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.54ns)   --->   "%pixel_index = add i12 %pixel_index_0, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:202]   --->   Operation 108 'add' 'pixel_index' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln201, label %0, label %mul_pixel_loop" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:201]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (2.18ns)   --->   "%tmp_V_208 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_0_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 110 'read' 'tmp_V_208' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_208, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 111 'bitselect' 'tmp_149' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (2.07ns)   --->   "%sub_ln939 = sub i16 0, %tmp_V_208" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 112 'sub' 'sub_ln939' <Predicate = (!icmp_ln201)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (2.18ns)   --->   "%tmp_V_209 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_0_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 113 'read' 'tmp_V_209' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_209, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 114 'bitselect' 'tmp_153' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (2.07ns)   --->   "%sub_ln939_1 = sub i16 0, %tmp_V_209" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 115 'sub' 'sub_ln939_1' <Predicate = (!icmp_ln201)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (2.18ns)   --->   "%tmp_V_210 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_1_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 116 'read' 'tmp_V_210' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_210, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 117 'bitselect' 'tmp_159' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (2.18ns)   --->   "%tmp_V_211 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_1_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 118 'read' 'tmp_V_211' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_163 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_211, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 119 'bitselect' 'tmp_163' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (2.18ns)   --->   "%tmp_V_213 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_2_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 120 'read' 'tmp_V_213' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_213, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 121 'bitselect' 'tmp_169' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (2.18ns)   --->   "%tmp_V_214 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_2_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 122 'read' 'tmp_V_214' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_214, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 123 'bitselect' 'tmp_173' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (2.18ns)   --->   "%tmp_V_216 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_3_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 124 'read' 'tmp_V_216' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_216, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 125 'bitselect' 'tmp_179' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (2.18ns)   --->   "%tmp_V_217 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_3_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 126 'read' 'tmp_V_217' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_217, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 127 'bitselect' 'tmp_183' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (2.18ns)   --->   "%tmp_V_219 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_4_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 128 'read' 'tmp_V_219' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_219, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 129 'bitselect' 'tmp_189' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (2.18ns)   --->   "%tmp_V_220 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_4_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 130 'read' 'tmp_V_220' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_220, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 131 'bitselect' 'tmp_193' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (2.18ns)   --->   "%tmp_V_222 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_5_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 132 'read' 'tmp_V_222' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_199 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_222, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 133 'bitselect' 'tmp_199' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (2.18ns)   --->   "%tmp_V_223 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_5_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 134 'read' 'tmp_V_223' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_203 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_223, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 135 'bitselect' 'tmp_203' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (2.18ns)   --->   "%tmp_V_225 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_6_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 136 'read' 'tmp_V_225' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_225, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 137 'bitselect' 'tmp_209' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (2.18ns)   --->   "%tmp_V_226 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_6_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 138 'read' 'tmp_V_226' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_226, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 139 'bitselect' 'tmp_213' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (2.18ns)   --->   "%tmp_V_228 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_7_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 140 'read' 'tmp_V_228' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_228, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 141 'bitselect' 'tmp_219' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (2.18ns)   --->   "%tmp_V_229 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_7_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 142 'read' 'tmp_V_229' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_223 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_229, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 143 'bitselect' 'tmp_223' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (2.18ns)   --->   "%tmp_V_231 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_8_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 144 'read' 'tmp_V_231' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_231, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 145 'bitselect' 'tmp_229' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (2.18ns)   --->   "%tmp_V_232 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_8_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 146 'read' 'tmp_V_232' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_232, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 147 'bitselect' 'tmp_233' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (2.18ns)   --->   "%tmp_V_234 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_9_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 148 'read' 'tmp_V_234' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_239 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_234, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 149 'bitselect' 'tmp_239' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (2.18ns)   --->   "%tmp_V_235 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_9_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 150 'read' 'tmp_V_235' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_235, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 151 'bitselect' 'tmp_243' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (2.18ns)   --->   "%tmp_V_237 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_10_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 152 'read' 'tmp_V_237' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_237, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 153 'bitselect' 'tmp_249' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (2.18ns)   --->   "%tmp_V_238 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_10_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 154 'read' 'tmp_V_238' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_238, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 155 'bitselect' 'tmp_253' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (2.18ns)   --->   "%tmp_V_240 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_11_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 156 'read' 'tmp_V_240' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_259 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_240, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 157 'bitselect' 'tmp_259' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (2.18ns)   --->   "%tmp_V_241 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_11_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 158 'read' 'tmp_V_241' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_263 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_241, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 159 'bitselect' 'tmp_263' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (2.18ns)   --->   "%tmp_V_243 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_12_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 160 'read' 'tmp_V_243' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_243, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 161 'bitselect' 'tmp_269' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (2.18ns)   --->   "%tmp_V_244 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_12_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 162 'read' 'tmp_V_244' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_244, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 163 'bitselect' 'tmp_273' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (2.18ns)   --->   "%tmp_V_246 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_13_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 164 'read' 'tmp_V_246' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_279 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_246, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 165 'bitselect' 'tmp_279' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (2.18ns)   --->   "%tmp_V_247 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_13_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 166 'read' 'tmp_V_247' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_247, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 167 'bitselect' 'tmp_283' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (2.18ns)   --->   "%tmp_V_249 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_14_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 168 'read' 'tmp_V_249' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_289 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_249, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 169 'bitselect' 'tmp_289' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (2.18ns)   --->   "%tmp_V_250 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_14_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 170 'read' 'tmp_V_250' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_250, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 171 'bitselect' 'tmp_293' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (2.18ns)   --->   "%tmp_V_252 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_15_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 172 'read' 'tmp_V_252' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_252, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 173 'bitselect' 'tmp_299' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (2.18ns)   --->   "%tmp_V_253 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_15_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 174 'read' 'tmp_V_253' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_303 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_253, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 175 'bitselect' 'tmp_303' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (2.18ns)   --->   "%tmp_V_255 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_16_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 176 'read' 'tmp_V_255' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_255, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 177 'bitselect' 'tmp_309' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (2.18ns)   --->   "%tmp_V_256 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_16_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 178 'read' 'tmp_V_256' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_313 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_256, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 179 'bitselect' 'tmp_313' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (2.18ns)   --->   "%tmp_V_258 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_17_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 180 'read' 'tmp_V_258' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_319 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_258, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 181 'bitselect' 'tmp_319' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (2.18ns)   --->   "%tmp_V_259 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_17_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 182 'read' 'tmp_V_259' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_259, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 183 'bitselect' 'tmp_323' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (2.18ns)   --->   "%tmp_V_261 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_18_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 184 'read' 'tmp_V_261' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_261, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 185 'bitselect' 'tmp_329' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (2.18ns)   --->   "%tmp_V_262 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_18_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 186 'read' 'tmp_V_262' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_262, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 187 'bitselect' 'tmp_333' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (2.18ns)   --->   "%tmp_V_264 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_19_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 188 'read' 'tmp_V_264' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_264, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 189 'bitselect' 'tmp_339' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (2.18ns)   --->   "%tmp_V_265 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_19_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 190 'read' 'tmp_V_265' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_265, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 191 'bitselect' 'tmp_343' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (2.18ns)   --->   "%tmp_V_267 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_20_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 192 'read' 'tmp_V_267' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_267, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 193 'bitselect' 'tmp_349' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (2.18ns)   --->   "%tmp_V_268 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_20_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 194 'read' 'tmp_V_268' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_268, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 195 'bitselect' 'tmp_353' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (2.18ns)   --->   "%tmp_V_270 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_21_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 196 'read' 'tmp_V_270' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_270, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 197 'bitselect' 'tmp_359' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (2.18ns)   --->   "%tmp_V_271 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_21_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 198 'read' 'tmp_V_271' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_363 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_271, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 199 'bitselect' 'tmp_363' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (2.18ns)   --->   "%tmp_V_273 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_22_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 200 'read' 'tmp_V_273' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_273, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 201 'bitselect' 'tmp_369' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (2.18ns)   --->   "%tmp_V_274 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_22_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 202 'read' 'tmp_V_274' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_274, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 203 'bitselect' 'tmp_373' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (2.18ns)   --->   "%tmp_V_276 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_23_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 204 'read' 'tmp_V_276' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_379 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_276, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 205 'bitselect' 'tmp_379' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (2.18ns)   --->   "%tmp_V_277 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_23_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 206 'read' 'tmp_V_277' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_277, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 207 'bitselect' 'tmp_383' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (2.18ns)   --->   "%tmp_V_279 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_stream_24_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 208 'read' 'tmp_V_279' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_279, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 209 'bitselect' 'tmp_389' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (2.18ns)   --->   "%tmp_V_280 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %weight_stream_24_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 210 'read' 'tmp_V_280' <Predicate = (!icmp_ln201)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_393 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_280, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 211 'bitselect' 'tmp_393' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "ret void" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:228]   --->   Operation 212 'ret' <Predicate = (icmp_ln201)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.20>
ST_3 : Operation 213 [1/1] (2.42ns)   --->   "%icmp_ln935 = icmp eq i16 %tmp_V_208, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 213 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.80ns)   --->   "%select_ln938 = select i1 %tmp_149, i16 %sub_ln939, i16 %tmp_V_208" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 214 'select' 'select_ln938' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @llvm.part.select.i16(i16 %select_ln938, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 215 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%p_Result_24 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 216 'bitconcatenate' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_24, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 217 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 218 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (2.42ns)   --->   "%icmp_ln935_1 = icmp eq i16 %tmp_V_209, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 219 'icmp' 'icmp_ln935_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.80ns)   --->   "%select_ln938_1 = select i1 %tmp_153, i16 %sub_ln939_1, i16 %tmp_V_209" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 220 'select' 'select_ln938_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%p_Result_27 = call i16 @llvm.part.select.i16(i16 %select_ln938_1, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 221 'partselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%p_Result_28 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_27)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 222 'bitconcatenate' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (3.39ns)   --->   "%l_1 = call i32 @llvm.cttz.i32(i32 %p_Result_28, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 223 'cttz' 'l_1' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln943_1 = trunc i32 %l_1 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 224 'trunc' 'trunc_ln943_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 225 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 16, %l" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 225 'sub' 'sub_ln944' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 226 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 227 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (1.78ns)   --->   "%sub_ln947 = sub i5 9, %trunc_ln947" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 228 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (2.55ns)   --->   "%sub_ln944_1 = sub nsw i32 16, %l_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 229 'sub' 'sub_ln944_1' <Predicate = (!icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln944_1 = trunc i32 %sub_ln944_1 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 230 'trunc' 'trunc_ln944_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln947_1 = trunc i32 %sub_ln944_1 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 231 'trunc' 'trunc_ln947_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (1.78ns)   --->   "%sub_ln947_1 = sub i5 9, %trunc_ln947_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 232 'sub' 'sub_ln947_1' <Predicate = (!icmp_ln935_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (2.07ns)   --->   "%sub_ln939_2 = sub i16 0, %tmp_V_210" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 233 'sub' 'sub_ln939_2' <Predicate = (tmp_159)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (2.07ns)   --->   "%sub_ln939_3 = sub i16 0, %tmp_V_211" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 234 'sub' 'sub_ln939_3' <Predicate = (tmp_163)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (2.07ns)   --->   "%sub_ln939_4 = sub i16 0, %tmp_V_213" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 235 'sub' 'sub_ln939_4' <Predicate = (tmp_169)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (2.07ns)   --->   "%sub_ln939_5 = sub i16 0, %tmp_V_214" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 236 'sub' 'sub_ln939_5' <Predicate = (tmp_173)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (2.07ns)   --->   "%sub_ln939_6 = sub i16 0, %tmp_V_216" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 237 'sub' 'sub_ln939_6' <Predicate = (tmp_179)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (2.07ns)   --->   "%sub_ln939_7 = sub i16 0, %tmp_V_217" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 238 'sub' 'sub_ln939_7' <Predicate = (tmp_183)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (2.07ns)   --->   "%sub_ln939_8 = sub i16 0, %tmp_V_219" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 239 'sub' 'sub_ln939_8' <Predicate = (tmp_189)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (2.07ns)   --->   "%sub_ln939_9 = sub i16 0, %tmp_V_220" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 240 'sub' 'sub_ln939_9' <Predicate = (tmp_193)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (2.07ns)   --->   "%sub_ln939_10 = sub i16 0, %tmp_V_222" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 241 'sub' 'sub_ln939_10' <Predicate = (tmp_199)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (2.07ns)   --->   "%sub_ln939_11 = sub i16 0, %tmp_V_223" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 242 'sub' 'sub_ln939_11' <Predicate = (tmp_203)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 243 [1/1] (2.07ns)   --->   "%sub_ln939_12 = sub i16 0, %tmp_V_225" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 243 'sub' 'sub_ln939_12' <Predicate = (tmp_209)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (2.07ns)   --->   "%sub_ln939_13 = sub i16 0, %tmp_V_226" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 244 'sub' 'sub_ln939_13' <Predicate = (tmp_213)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 245 [1/1] (2.07ns)   --->   "%sub_ln939_14 = sub i16 0, %tmp_V_228" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 245 'sub' 'sub_ln939_14' <Predicate = (tmp_219)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 246 [1/1] (2.07ns)   --->   "%sub_ln939_15 = sub i16 0, %tmp_V_229" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 246 'sub' 'sub_ln939_15' <Predicate = (tmp_223)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (2.07ns)   --->   "%sub_ln939_16 = sub i16 0, %tmp_V_231" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 247 'sub' 'sub_ln939_16' <Predicate = (tmp_229)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (2.07ns)   --->   "%sub_ln939_17 = sub i16 0, %tmp_V_232" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 248 'sub' 'sub_ln939_17' <Predicate = (tmp_233)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (2.07ns)   --->   "%sub_ln939_18 = sub i16 0, %tmp_V_234" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 249 'sub' 'sub_ln939_18' <Predicate = (tmp_239)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (2.07ns)   --->   "%sub_ln939_19 = sub i16 0, %tmp_V_235" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 250 'sub' 'sub_ln939_19' <Predicate = (tmp_243)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (2.07ns)   --->   "%sub_ln939_20 = sub i16 0, %tmp_V_237" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 251 'sub' 'sub_ln939_20' <Predicate = (tmp_249)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (2.07ns)   --->   "%sub_ln939_21 = sub i16 0, %tmp_V_238" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 252 'sub' 'sub_ln939_21' <Predicate = (tmp_253)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (2.07ns)   --->   "%sub_ln939_22 = sub i16 0, %tmp_V_240" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 253 'sub' 'sub_ln939_22' <Predicate = (tmp_259)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (2.07ns)   --->   "%sub_ln939_23 = sub i16 0, %tmp_V_241" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 254 'sub' 'sub_ln939_23' <Predicate = (tmp_263)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (2.07ns)   --->   "%sub_ln939_24 = sub i16 0, %tmp_V_243" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 255 'sub' 'sub_ln939_24' <Predicate = (tmp_269)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (2.07ns)   --->   "%sub_ln939_25 = sub i16 0, %tmp_V_244" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 256 'sub' 'sub_ln939_25' <Predicate = (tmp_273)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 257 [1/1] (2.07ns)   --->   "%sub_ln939_26 = sub i16 0, %tmp_V_246" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 257 'sub' 'sub_ln939_26' <Predicate = (tmp_279)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (2.07ns)   --->   "%sub_ln939_27 = sub i16 0, %tmp_V_247" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 258 'sub' 'sub_ln939_27' <Predicate = (tmp_283)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (2.07ns)   --->   "%sub_ln939_28 = sub i16 0, %tmp_V_249" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 259 'sub' 'sub_ln939_28' <Predicate = (tmp_289)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (2.07ns)   --->   "%sub_ln939_29 = sub i16 0, %tmp_V_250" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 260 'sub' 'sub_ln939_29' <Predicate = (tmp_293)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 261 [1/1] (2.07ns)   --->   "%sub_ln939_30 = sub i16 0, %tmp_V_252" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 261 'sub' 'sub_ln939_30' <Predicate = (tmp_299)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [1/1] (2.07ns)   --->   "%sub_ln939_31 = sub i16 0, %tmp_V_253" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 262 'sub' 'sub_ln939_31' <Predicate = (tmp_303)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (2.07ns)   --->   "%sub_ln939_32 = sub i16 0, %tmp_V_255" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 263 'sub' 'sub_ln939_32' <Predicate = (tmp_309)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [1/1] (2.07ns)   --->   "%sub_ln939_33 = sub i16 0, %tmp_V_256" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 264 'sub' 'sub_ln939_33' <Predicate = (tmp_313)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (2.07ns)   --->   "%sub_ln939_34 = sub i16 0, %tmp_V_258" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 265 'sub' 'sub_ln939_34' <Predicate = (tmp_319)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (2.07ns)   --->   "%sub_ln939_35 = sub i16 0, %tmp_V_259" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 266 'sub' 'sub_ln939_35' <Predicate = (tmp_323)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (2.07ns)   --->   "%sub_ln939_36 = sub i16 0, %tmp_V_261" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 267 'sub' 'sub_ln939_36' <Predicate = (tmp_329)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (2.07ns)   --->   "%sub_ln939_37 = sub i16 0, %tmp_V_262" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 268 'sub' 'sub_ln939_37' <Predicate = (tmp_333)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (2.07ns)   --->   "%sub_ln939_38 = sub i16 0, %tmp_V_264" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 269 'sub' 'sub_ln939_38' <Predicate = (tmp_339)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (2.07ns)   --->   "%sub_ln939_39 = sub i16 0, %tmp_V_265" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 270 'sub' 'sub_ln939_39' <Predicate = (tmp_343)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (2.07ns)   --->   "%sub_ln939_40 = sub i16 0, %tmp_V_267" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 271 'sub' 'sub_ln939_40' <Predicate = (tmp_349)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 272 [1/1] (2.07ns)   --->   "%sub_ln939_41 = sub i16 0, %tmp_V_268" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 272 'sub' 'sub_ln939_41' <Predicate = (tmp_353)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/1] (2.07ns)   --->   "%sub_ln939_42 = sub i16 0, %tmp_V_270" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 273 'sub' 'sub_ln939_42' <Predicate = (tmp_359)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (2.07ns)   --->   "%sub_ln939_43 = sub i16 0, %tmp_V_271" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 274 'sub' 'sub_ln939_43' <Predicate = (tmp_363)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [1/1] (2.07ns)   --->   "%sub_ln939_44 = sub i16 0, %tmp_V_273" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 275 'sub' 'sub_ln939_44' <Predicate = (tmp_369)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 276 [1/1] (2.07ns)   --->   "%sub_ln939_45 = sub i16 0, %tmp_V_274" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 276 'sub' 'sub_ln939_45' <Predicate = (tmp_373)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 277 [1/1] (2.07ns)   --->   "%sub_ln939_46 = sub i16 0, %tmp_V_276" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 277 'sub' 'sub_ln939_46' <Predicate = (tmp_379)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [1/1] (2.07ns)   --->   "%sub_ln939_47 = sub i16 0, %tmp_V_277" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 278 'sub' 'sub_ln939_47' <Predicate = (tmp_383)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (2.07ns)   --->   "%sub_ln939_48 = sub i16 0, %tmp_V_279" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 279 'sub' 'sub_ln939_48' <Predicate = (tmp_389)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (2.07ns)   --->   "%sub_ln939_49 = sub i16 0, %tmp_V_280" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 280 'sub' 'sub_ln939_49' <Predicate = (tmp_393)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 281 [1/1] (2.55ns)   --->   "%add_ln944 = add nsw i32 -24, %sub_ln944" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 281 'add' 'add_ln944' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_150 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 282 'partselect' 'tmp_150' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 283 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i16 -1, %zext_ln947" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 284 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%and_ln947_50 = and i16 %select_ln938, %lshr_ln947" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 285 'and' 'and_ln947_50' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i16 %and_ln947_50, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 286 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 287 'add' 'add_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 288 'sub' 'sub_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/1] (2.55ns)   --->   "%add_ln944_1 = add nsw i32 -24, %sub_ln944_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 289 'add' 'add_ln944_1' <Predicate = (!icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_154 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_1, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 290 'partselect' 'tmp_154' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%zext_ln947_1 = zext i5 %sub_ln947_1 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 291 'zext' 'zext_ln947_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%lshr_ln947_1 = lshr i16 -1, %zext_ln947_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 292 'lshr' 'lshr_ln947_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%and_ln947_51 = and i16 %select_ln938_1, %lshr_ln947_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 293 'and' 'and_ln947_51' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_3 = icmp ne i16 %and_ln947_51, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 294 'icmp' 'icmp_ln947_3' <Predicate = (!icmp_ln935_1)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (2.55ns)   --->   "%add_ln958_1 = add nsw i32 -25, %sub_ln944_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 295 'add' 'add_ln958_1' <Predicate = (!icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 296 [1/1] (2.55ns)   --->   "%sub_ln958_1 = sub i32 25, %sub_ln944_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 296 'sub' 'sub_ln958_1' <Predicate = (!icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (2.42ns)   --->   "%icmp_ln935_25 = icmp eq i16 %tmp_V_210, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 297 'icmp' 'icmp_ln935_25' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 298 [1/1] (0.80ns)   --->   "%select_ln938_2 = select i1 %tmp_159, i16 %sub_ln939_2, i16 %tmp_V_210" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 298 'select' 'select_ln938_2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%p_Result_1 = call i16 @llvm.part.select.i16(i16 %select_ln938_2, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 299 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%p_Result_118_1 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_1)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 300 'bitconcatenate' 'p_Result_118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (3.39ns)   --->   "%l_s = call i32 @llvm.cttz.i32(i32 %p_Result_118_1, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 301 'cttz' 'l_s' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln943_2 = trunc i32 %l_s to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 302 'trunc' 'trunc_ln943_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (2.42ns)   --->   "%icmp_ln935_26 = icmp eq i16 %tmp_V_211, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 303 'icmp' 'icmp_ln935_26' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.80ns)   --->   "%select_ln938_3 = select i1 %tmp_163, i16 %sub_ln939_3, i16 %tmp_V_211" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 304 'select' 'select_ln938_3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%p_Result_104_1 = call i16 @llvm.part.select.i16(i16 %select_ln938_3, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 305 'partselect' 'p_Result_104_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%p_Result_122_1 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_1)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 306 'bitconcatenate' 'p_Result_122_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (3.39ns)   --->   "%l_1_1 = call i32 @llvm.cttz.i32(i32 %p_Result_122_1, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 307 'cttz' 'l_1_1' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln943_3 = trunc i32 %l_1_1 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 308 'trunc' 'trunc_ln943_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (2.42ns)   --->   "%icmp_ln935_2 = icmp eq i16 %tmp_V_213, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 309 'icmp' 'icmp_ln935_2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 310 [1/1] (0.80ns)   --->   "%select_ln938_4 = select i1 %tmp_169, i16 %sub_ln939_4, i16 %tmp_V_213" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 310 'select' 'select_ln938_4' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%p_Result_2 = call i16 @llvm.part.select.i16(i16 %select_ln938_4, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 311 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%p_Result_118_2 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_2)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 312 'bitconcatenate' 'p_Result_118_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (3.39ns)   --->   "%l_2 = call i32 @llvm.cttz.i32(i32 %p_Result_118_2, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 313 'cttz' 'l_2' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln943_4 = trunc i32 %l_2 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 314 'trunc' 'trunc_ln943_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (2.42ns)   --->   "%icmp_ln935_27 = icmp eq i16 %tmp_V_214, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 315 'icmp' 'icmp_ln935_27' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (0.80ns)   --->   "%select_ln938_5 = select i1 %tmp_173, i16 %sub_ln939_5, i16 %tmp_V_214" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 316 'select' 'select_ln938_5' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%p_Result_104_2 = call i16 @llvm.part.select.i16(i16 %select_ln938_5, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 317 'partselect' 'p_Result_104_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%p_Result_122_2 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_2)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 318 'bitconcatenate' 'p_Result_122_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (3.39ns)   --->   "%l_1_2 = call i32 @llvm.cttz.i32(i32 %p_Result_122_2, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 319 'cttz' 'l_1_2' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln943_5 = trunc i32 %l_1_2 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 320 'trunc' 'trunc_ln943_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (2.42ns)   --->   "%icmp_ln935_3 = icmp eq i16 %tmp_V_216, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 321 'icmp' 'icmp_ln935_3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 322 [1/1] (0.80ns)   --->   "%select_ln938_6 = select i1 %tmp_179, i16 %sub_ln939_6, i16 %tmp_V_216" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 322 'select' 'select_ln938_6' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%p_Result_3 = call i16 @llvm.part.select.i16(i16 %select_ln938_6, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 323 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%p_Result_118_3 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_3)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 324 'bitconcatenate' 'p_Result_118_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (3.39ns)   --->   "%l_3 = call i32 @llvm.cttz.i32(i32 %p_Result_118_3, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 325 'cttz' 'l_3' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln943_6 = trunc i32 %l_3 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 326 'trunc' 'trunc_ln943_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (2.42ns)   --->   "%icmp_ln935_28 = icmp eq i16 %tmp_V_217, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 327 'icmp' 'icmp_ln935_28' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 328 [1/1] (0.80ns)   --->   "%select_ln938_7 = select i1 %tmp_183, i16 %sub_ln939_7, i16 %tmp_V_217" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 328 'select' 'select_ln938_7' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%p_Result_104_3 = call i16 @llvm.part.select.i16(i16 %select_ln938_7, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 329 'partselect' 'p_Result_104_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%p_Result_122_3 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_3)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 330 'bitconcatenate' 'p_Result_122_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 331 [1/1] (3.39ns)   --->   "%l_1_3 = call i32 @llvm.cttz.i32(i32 %p_Result_122_3, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 331 'cttz' 'l_1_3' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln943_7 = trunc i32 %l_1_3 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 332 'trunc' 'trunc_ln943_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (2.42ns)   --->   "%icmp_ln935_4 = icmp eq i16 %tmp_V_219, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 333 'icmp' 'icmp_ln935_4' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 334 [1/1] (0.80ns)   --->   "%select_ln938_8 = select i1 %tmp_189, i16 %sub_ln939_8, i16 %tmp_V_219" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 334 'select' 'select_ln938_8' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%p_Result_4 = call i16 @llvm.part.select.i16(i16 %select_ln938_8, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 335 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%p_Result_118_4 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_4)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 336 'bitconcatenate' 'p_Result_118_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 337 [1/1] (3.39ns)   --->   "%l_4 = call i32 @llvm.cttz.i32(i32 %p_Result_118_4, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 337 'cttz' 'l_4' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln943_8 = trunc i32 %l_4 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 338 'trunc' 'trunc_ln943_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (2.42ns)   --->   "%icmp_ln935_29 = icmp eq i16 %tmp_V_220, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 339 'icmp' 'icmp_ln935_29' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 340 [1/1] (0.80ns)   --->   "%select_ln938_9 = select i1 %tmp_193, i16 %sub_ln939_9, i16 %tmp_V_220" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 340 'select' 'select_ln938_9' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 341 [1/1] (0.00ns)   --->   "%p_Result_104_4 = call i16 @llvm.part.select.i16(i16 %select_ln938_9, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 341 'partselect' 'p_Result_104_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (0.00ns)   --->   "%p_Result_122_4 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_4)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 342 'bitconcatenate' 'p_Result_122_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 343 [1/1] (3.39ns)   --->   "%l_1_4 = call i32 @llvm.cttz.i32(i32 %p_Result_122_4, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 343 'cttz' 'l_1_4' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln943_9 = trunc i32 %l_1_4 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 344 'trunc' 'trunc_ln943_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 345 [1/1] (2.42ns)   --->   "%icmp_ln935_5 = icmp eq i16 %tmp_V_222, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 345 'icmp' 'icmp_ln935_5' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 346 [1/1] (0.80ns)   --->   "%select_ln938_10 = select i1 %tmp_199, i16 %sub_ln939_10, i16 %tmp_V_222" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 346 'select' 'select_ln938_10' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 347 [1/1] (0.00ns)   --->   "%p_Result_5 = call i16 @llvm.part.select.i16(i16 %select_ln938_10, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 347 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 348 [1/1] (0.00ns)   --->   "%p_Result_118_5 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_5)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 348 'bitconcatenate' 'p_Result_118_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 349 [1/1] (3.39ns)   --->   "%l_5 = call i32 @llvm.cttz.i32(i32 %p_Result_118_5, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 349 'cttz' 'l_5' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln943_10 = trunc i32 %l_5 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 350 'trunc' 'trunc_ln943_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 351 [1/1] (2.42ns)   --->   "%icmp_ln935_30 = icmp eq i16 %tmp_V_223, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 351 'icmp' 'icmp_ln935_30' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 352 [1/1] (0.80ns)   --->   "%select_ln938_11 = select i1 %tmp_203, i16 %sub_ln939_11, i16 %tmp_V_223" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 352 'select' 'select_ln938_11' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%p_Result_104_5 = call i16 @llvm.part.select.i16(i16 %select_ln938_11, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 353 'partselect' 'p_Result_104_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%p_Result_122_5 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_5)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 354 'bitconcatenate' 'p_Result_122_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (3.39ns)   --->   "%l_1_5 = call i32 @llvm.cttz.i32(i32 %p_Result_122_5, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 355 'cttz' 'l_1_5' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln943_11 = trunc i32 %l_1_5 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 356 'trunc' 'trunc_ln943_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (2.42ns)   --->   "%icmp_ln935_6 = icmp eq i16 %tmp_V_225, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 357 'icmp' 'icmp_ln935_6' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 358 [1/1] (0.80ns)   --->   "%select_ln938_12 = select i1 %tmp_209, i16 %sub_ln939_12, i16 %tmp_V_225" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 358 'select' 'select_ln938_12' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%p_Result_6 = call i16 @llvm.part.select.i16(i16 %select_ln938_12, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 359 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "%p_Result_118_6 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_6)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 360 'bitconcatenate' 'p_Result_118_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (3.39ns)   --->   "%l_6 = call i32 @llvm.cttz.i32(i32 %p_Result_118_6, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 361 'cttz' 'l_6' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln943_12 = trunc i32 %l_6 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 362 'trunc' 'trunc_ln943_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (2.42ns)   --->   "%icmp_ln935_31 = icmp eq i16 %tmp_V_226, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 363 'icmp' 'icmp_ln935_31' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 364 [1/1] (0.80ns)   --->   "%select_ln938_13 = select i1 %tmp_213, i16 %sub_ln939_13, i16 %tmp_V_226" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 364 'select' 'select_ln938_13' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%p_Result_104_6 = call i16 @llvm.part.select.i16(i16 %select_ln938_13, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 365 'partselect' 'p_Result_104_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%p_Result_122_6 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_6)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 366 'bitconcatenate' 'p_Result_122_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (3.39ns)   --->   "%l_1_6 = call i32 @llvm.cttz.i32(i32 %p_Result_122_6, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 367 'cttz' 'l_1_6' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln943_13 = trunc i32 %l_1_6 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 368 'trunc' 'trunc_ln943_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (2.42ns)   --->   "%icmp_ln935_7 = icmp eq i16 %tmp_V_228, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 369 'icmp' 'icmp_ln935_7' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 370 [1/1] (0.80ns)   --->   "%select_ln938_14 = select i1 %tmp_219, i16 %sub_ln939_14, i16 %tmp_V_228" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 370 'select' 'select_ln938_14' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%p_Result_7 = call i16 @llvm.part.select.i16(i16 %select_ln938_14, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 371 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%p_Result_118_7 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_7)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 372 'bitconcatenate' 'p_Result_118_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (3.39ns)   --->   "%l_7 = call i32 @llvm.cttz.i32(i32 %p_Result_118_7, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 373 'cttz' 'l_7' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln943_14 = trunc i32 %l_7 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 374 'trunc' 'trunc_ln943_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (2.42ns)   --->   "%icmp_ln935_32 = icmp eq i16 %tmp_V_229, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 375 'icmp' 'icmp_ln935_32' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 376 [1/1] (0.80ns)   --->   "%select_ln938_15 = select i1 %tmp_223, i16 %sub_ln939_15, i16 %tmp_V_229" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 376 'select' 'select_ln938_15' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "%p_Result_104_7 = call i16 @llvm.part.select.i16(i16 %select_ln938_15, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 377 'partselect' 'p_Result_104_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%p_Result_122_7 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_7)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 378 'bitconcatenate' 'p_Result_122_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (3.39ns)   --->   "%l_1_7 = call i32 @llvm.cttz.i32(i32 %p_Result_122_7, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 379 'cttz' 'l_1_7' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln943_15 = trunc i32 %l_1_7 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 380 'trunc' 'trunc_ln943_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 381 [1/1] (2.42ns)   --->   "%icmp_ln935_8 = icmp eq i16 %tmp_V_231, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 381 'icmp' 'icmp_ln935_8' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 382 [1/1] (0.80ns)   --->   "%select_ln938_16 = select i1 %tmp_229, i16 %sub_ln939_16, i16 %tmp_V_231" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 382 'select' 'select_ln938_16' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 383 [1/1] (0.00ns)   --->   "%p_Result_8 = call i16 @llvm.part.select.i16(i16 %select_ln938_16, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 383 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 384 [1/1] (0.00ns)   --->   "%p_Result_118_8 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_8)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 384 'bitconcatenate' 'p_Result_118_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 385 [1/1] (3.39ns)   --->   "%l_8 = call i32 @llvm.cttz.i32(i32 %p_Result_118_8, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 385 'cttz' 'l_8' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln943_16 = trunc i32 %l_8 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 386 'trunc' 'trunc_ln943_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 387 [1/1] (2.42ns)   --->   "%icmp_ln935_33 = icmp eq i16 %tmp_V_232, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 387 'icmp' 'icmp_ln935_33' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 388 [1/1] (0.80ns)   --->   "%select_ln938_17 = select i1 %tmp_233, i16 %sub_ln939_17, i16 %tmp_V_232" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 388 'select' 'select_ln938_17' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%p_Result_104_8 = call i16 @llvm.part.select.i16(i16 %select_ln938_17, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 389 'partselect' 'p_Result_104_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.00ns)   --->   "%p_Result_122_8 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_8)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 390 'bitconcatenate' 'p_Result_122_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 391 [1/1] (3.39ns)   --->   "%l_1_8 = call i32 @llvm.cttz.i32(i32 %p_Result_122_8, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 391 'cttz' 'l_1_8' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln943_17 = trunc i32 %l_1_8 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 392 'trunc' 'trunc_ln943_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 393 [1/1] (2.42ns)   --->   "%icmp_ln935_9 = icmp eq i16 %tmp_V_234, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 393 'icmp' 'icmp_ln935_9' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 394 [1/1] (0.80ns)   --->   "%select_ln938_18 = select i1 %tmp_239, i16 %sub_ln939_18, i16 %tmp_V_234" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 394 'select' 'select_ln938_18' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 395 [1/1] (0.00ns)   --->   "%p_Result_9 = call i16 @llvm.part.select.i16(i16 %select_ln938_18, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 395 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 396 [1/1] (0.00ns)   --->   "%p_Result_118_9 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_9)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 396 'bitconcatenate' 'p_Result_118_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 397 [1/1] (3.39ns)   --->   "%l_9 = call i32 @llvm.cttz.i32(i32 %p_Result_118_9, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 397 'cttz' 'l_9' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln943_18 = trunc i32 %l_9 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 398 'trunc' 'trunc_ln943_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 399 [1/1] (2.42ns)   --->   "%icmp_ln935_34 = icmp eq i16 %tmp_V_235, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 399 'icmp' 'icmp_ln935_34' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 400 [1/1] (0.80ns)   --->   "%select_ln938_19 = select i1 %tmp_243, i16 %sub_ln939_19, i16 %tmp_V_235" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 400 'select' 'select_ln938_19' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 401 [1/1] (0.00ns)   --->   "%p_Result_104_9 = call i16 @llvm.part.select.i16(i16 %select_ln938_19, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 401 'partselect' 'p_Result_104_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%p_Result_122_9 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_9)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 402 'bitconcatenate' 'p_Result_122_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 403 [1/1] (3.39ns)   --->   "%l_1_9 = call i32 @llvm.cttz.i32(i32 %p_Result_122_9, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 403 'cttz' 'l_1_9' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln943_19 = trunc i32 %l_1_9 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 404 'trunc' 'trunc_ln943_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 405 [1/1] (2.42ns)   --->   "%icmp_ln935_10 = icmp eq i16 %tmp_V_237, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 405 'icmp' 'icmp_ln935_10' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 406 [1/1] (0.80ns)   --->   "%select_ln938_20 = select i1 %tmp_249, i16 %sub_ln939_20, i16 %tmp_V_237" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 406 'select' 'select_ln938_20' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 407 [1/1] (0.00ns)   --->   "%p_Result_s_256 = call i16 @llvm.part.select.i16(i16 %select_ln938_20, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 407 'partselect' 'p_Result_s_256' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 408 [1/1] (0.00ns)   --->   "%p_Result_118_s = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_s_256)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 408 'bitconcatenate' 'p_Result_118_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 409 [1/1] (3.39ns)   --->   "%l_10 = call i32 @llvm.cttz.i32(i32 %p_Result_118_s, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 409 'cttz' 'l_10' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln943_20 = trunc i32 %l_10 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 410 'trunc' 'trunc_ln943_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 411 [1/1] (2.42ns)   --->   "%icmp_ln935_35 = icmp eq i16 %tmp_V_238, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 411 'icmp' 'icmp_ln935_35' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 412 [1/1] (0.80ns)   --->   "%select_ln938_21 = select i1 %tmp_253, i16 %sub_ln939_21, i16 %tmp_V_238" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 412 'select' 'select_ln938_21' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%p_Result_104_s = call i16 @llvm.part.select.i16(i16 %select_ln938_21, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 413 'partselect' 'p_Result_104_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%p_Result_122_s = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 414 'bitconcatenate' 'p_Result_122_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (3.39ns)   --->   "%l_1_s = call i32 @llvm.cttz.i32(i32 %p_Result_122_s, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 415 'cttz' 'l_1_s' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln943_21 = trunc i32 %l_1_s to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 416 'trunc' 'trunc_ln943_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (2.42ns)   --->   "%icmp_ln935_11 = icmp eq i16 %tmp_V_240, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 417 'icmp' 'icmp_ln935_11' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 418 [1/1] (0.80ns)   --->   "%select_ln938_22 = select i1 %tmp_259, i16 %sub_ln939_22, i16 %tmp_V_240" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 418 'select' 'select_ln938_22' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%p_Result_10 = call i16 @llvm.part.select.i16(i16 %select_ln938_22, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 419 'partselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%p_Result_118_10 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_10)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 420 'bitconcatenate' 'p_Result_118_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (3.39ns)   --->   "%l_11 = call i32 @llvm.cttz.i32(i32 %p_Result_118_10, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 421 'cttz' 'l_11' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln943_22 = trunc i32 %l_11 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 422 'trunc' 'trunc_ln943_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 423 [1/1] (2.42ns)   --->   "%icmp_ln935_36 = icmp eq i16 %tmp_V_241, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 423 'icmp' 'icmp_ln935_36' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 424 [1/1] (0.80ns)   --->   "%select_ln938_23 = select i1 %tmp_263, i16 %sub_ln939_23, i16 %tmp_V_241" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 424 'select' 'select_ln938_23' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%p_Result_104_10 = call i16 @llvm.part.select.i16(i16 %select_ln938_23, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 425 'partselect' 'p_Result_104_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%p_Result_122_10 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_10)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 426 'bitconcatenate' 'p_Result_122_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 427 [1/1] (3.39ns)   --->   "%l_1_10 = call i32 @llvm.cttz.i32(i32 %p_Result_122_10, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 427 'cttz' 'l_1_10' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln943_23 = trunc i32 %l_1_10 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 428 'trunc' 'trunc_ln943_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (2.42ns)   --->   "%icmp_ln935_12 = icmp eq i16 %tmp_V_243, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 429 'icmp' 'icmp_ln935_12' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 430 [1/1] (0.80ns)   --->   "%select_ln938_24 = select i1 %tmp_269, i16 %sub_ln939_24, i16 %tmp_V_243" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 430 'select' 'select_ln938_24' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%p_Result_11 = call i16 @llvm.part.select.i16(i16 %select_ln938_24, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 431 'partselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%p_Result_118_11 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_11)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 432 'bitconcatenate' 'p_Result_118_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 433 [1/1] (3.39ns)   --->   "%l_12 = call i32 @llvm.cttz.i32(i32 %p_Result_118_11, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 433 'cttz' 'l_12' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln943_24 = trunc i32 %l_12 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 434 'trunc' 'trunc_ln943_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 435 [1/1] (2.42ns)   --->   "%icmp_ln935_37 = icmp eq i16 %tmp_V_244, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 435 'icmp' 'icmp_ln935_37' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 436 [1/1] (0.80ns)   --->   "%select_ln938_25 = select i1 %tmp_273, i16 %sub_ln939_25, i16 %tmp_V_244" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 436 'select' 'select_ln938_25' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%p_Result_104_11 = call i16 @llvm.part.select.i16(i16 %select_ln938_25, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 437 'partselect' 'p_Result_104_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%p_Result_122_11 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_11)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 438 'bitconcatenate' 'p_Result_122_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 439 [1/1] (3.39ns)   --->   "%l_1_11 = call i32 @llvm.cttz.i32(i32 %p_Result_122_11, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 439 'cttz' 'l_1_11' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln943_25 = trunc i32 %l_1_11 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 440 'trunc' 'trunc_ln943_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 441 [1/1] (2.42ns)   --->   "%icmp_ln935_13 = icmp eq i16 %tmp_V_246, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 441 'icmp' 'icmp_ln935_13' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 442 [1/1] (0.80ns)   --->   "%select_ln938_26 = select i1 %tmp_279, i16 %sub_ln939_26, i16 %tmp_V_246" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 442 'select' 'select_ln938_26' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%p_Result_12 = call i16 @llvm.part.select.i16(i16 %select_ln938_26, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 443 'partselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (0.00ns)   --->   "%p_Result_118_12 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_12)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 444 'bitconcatenate' 'p_Result_118_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 445 [1/1] (3.39ns)   --->   "%l_13 = call i32 @llvm.cttz.i32(i32 %p_Result_118_12, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 445 'cttz' 'l_13' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln943_26 = trunc i32 %l_13 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 446 'trunc' 'trunc_ln943_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 447 [1/1] (2.42ns)   --->   "%icmp_ln935_38 = icmp eq i16 %tmp_V_247, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 447 'icmp' 'icmp_ln935_38' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 448 [1/1] (0.80ns)   --->   "%select_ln938_27 = select i1 %tmp_283, i16 %sub_ln939_27, i16 %tmp_V_247" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 448 'select' 'select_ln938_27' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "%p_Result_104_12 = call i16 @llvm.part.select.i16(i16 %select_ln938_27, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 449 'partselect' 'p_Result_104_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 450 [1/1] (0.00ns)   --->   "%p_Result_122_12 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_12)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 450 'bitconcatenate' 'p_Result_122_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 451 [1/1] (3.39ns)   --->   "%l_1_12 = call i32 @llvm.cttz.i32(i32 %p_Result_122_12, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 451 'cttz' 'l_1_12' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln943_27 = trunc i32 %l_1_12 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 452 'trunc' 'trunc_ln943_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 453 [1/1] (2.42ns)   --->   "%icmp_ln935_14 = icmp eq i16 %tmp_V_249, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 453 'icmp' 'icmp_ln935_14' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 454 [1/1] (0.80ns)   --->   "%select_ln938_28 = select i1 %tmp_289, i16 %sub_ln939_28, i16 %tmp_V_249" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 454 'select' 'select_ln938_28' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 455 [1/1] (0.00ns)   --->   "%p_Result_13 = call i16 @llvm.part.select.i16(i16 %select_ln938_28, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 455 'partselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%p_Result_118_13 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_13)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 456 'bitconcatenate' 'p_Result_118_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 457 [1/1] (3.39ns)   --->   "%l_14 = call i32 @llvm.cttz.i32(i32 %p_Result_118_13, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 457 'cttz' 'l_14' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln943_28 = trunc i32 %l_14 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 458 'trunc' 'trunc_ln943_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 459 [1/1] (2.42ns)   --->   "%icmp_ln935_39 = icmp eq i16 %tmp_V_250, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 459 'icmp' 'icmp_ln935_39' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 460 [1/1] (0.80ns)   --->   "%select_ln938_29 = select i1 %tmp_293, i16 %sub_ln939_29, i16 %tmp_V_250" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 460 'select' 'select_ln938_29' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 461 [1/1] (0.00ns)   --->   "%p_Result_104_13 = call i16 @llvm.part.select.i16(i16 %select_ln938_29, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 461 'partselect' 'p_Result_104_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 462 [1/1] (0.00ns)   --->   "%p_Result_122_13 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_13)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 462 'bitconcatenate' 'p_Result_122_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 463 [1/1] (3.39ns)   --->   "%l_1_13 = call i32 @llvm.cttz.i32(i32 %p_Result_122_13, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 463 'cttz' 'l_1_13' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln943_29 = trunc i32 %l_1_13 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 464 'trunc' 'trunc_ln943_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 465 [1/1] (2.42ns)   --->   "%icmp_ln935_15 = icmp eq i16 %tmp_V_252, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 465 'icmp' 'icmp_ln935_15' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 466 [1/1] (0.80ns)   --->   "%select_ln938_30 = select i1 %tmp_299, i16 %sub_ln939_30, i16 %tmp_V_252" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 466 'select' 'select_ln938_30' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 467 [1/1] (0.00ns)   --->   "%p_Result_14 = call i16 @llvm.part.select.i16(i16 %select_ln938_30, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 467 'partselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 468 [1/1] (0.00ns)   --->   "%p_Result_118_14 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_14)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 468 'bitconcatenate' 'p_Result_118_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 469 [1/1] (3.39ns)   --->   "%l_15 = call i32 @llvm.cttz.i32(i32 %p_Result_118_14, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 469 'cttz' 'l_15' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln943_30 = trunc i32 %l_15 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 470 'trunc' 'trunc_ln943_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 471 [1/1] (2.42ns)   --->   "%icmp_ln935_40 = icmp eq i16 %tmp_V_253, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 471 'icmp' 'icmp_ln935_40' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 472 [1/1] (0.80ns)   --->   "%select_ln938_31 = select i1 %tmp_303, i16 %sub_ln939_31, i16 %tmp_V_253" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 472 'select' 'select_ln938_31' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 473 [1/1] (0.00ns)   --->   "%p_Result_104_14 = call i16 @llvm.part.select.i16(i16 %select_ln938_31, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 473 'partselect' 'p_Result_104_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 474 [1/1] (0.00ns)   --->   "%p_Result_122_14 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_14)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 474 'bitconcatenate' 'p_Result_122_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 475 [1/1] (3.39ns)   --->   "%l_1_14 = call i32 @llvm.cttz.i32(i32 %p_Result_122_14, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 475 'cttz' 'l_1_14' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln943_31 = trunc i32 %l_1_14 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 476 'trunc' 'trunc_ln943_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 477 [1/1] (2.42ns)   --->   "%icmp_ln935_16 = icmp eq i16 %tmp_V_255, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 477 'icmp' 'icmp_ln935_16' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 478 [1/1] (0.80ns)   --->   "%select_ln938_32 = select i1 %tmp_309, i16 %sub_ln939_32, i16 %tmp_V_255" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 478 'select' 'select_ln938_32' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 479 [1/1] (0.00ns)   --->   "%p_Result_15 = call i16 @llvm.part.select.i16(i16 %select_ln938_32, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 479 'partselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 480 [1/1] (0.00ns)   --->   "%p_Result_118_15 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 480 'bitconcatenate' 'p_Result_118_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 481 [1/1] (3.39ns)   --->   "%l_16 = call i32 @llvm.cttz.i32(i32 %p_Result_118_15, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 481 'cttz' 'l_16' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln943_32 = trunc i32 %l_16 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 482 'trunc' 'trunc_ln943_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 483 [1/1] (2.42ns)   --->   "%icmp_ln935_41 = icmp eq i16 %tmp_V_256, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 483 'icmp' 'icmp_ln935_41' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 484 [1/1] (0.80ns)   --->   "%select_ln938_33 = select i1 %tmp_313, i16 %sub_ln939_33, i16 %tmp_V_256" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 484 'select' 'select_ln938_33' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 485 [1/1] (0.00ns)   --->   "%p_Result_104_15 = call i16 @llvm.part.select.i16(i16 %select_ln938_33, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 485 'partselect' 'p_Result_104_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 486 [1/1] (0.00ns)   --->   "%p_Result_122_15 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 486 'bitconcatenate' 'p_Result_122_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 487 [1/1] (3.39ns)   --->   "%l_1_15 = call i32 @llvm.cttz.i32(i32 %p_Result_122_15, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 487 'cttz' 'l_1_15' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln943_33 = trunc i32 %l_1_15 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 488 'trunc' 'trunc_ln943_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 489 [1/1] (2.42ns)   --->   "%icmp_ln935_17 = icmp eq i16 %tmp_V_258, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 489 'icmp' 'icmp_ln935_17' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 490 [1/1] (0.80ns)   --->   "%select_ln938_34 = select i1 %tmp_319, i16 %sub_ln939_34, i16 %tmp_V_258" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 490 'select' 'select_ln938_34' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 491 [1/1] (0.00ns)   --->   "%p_Result_16 = call i16 @llvm.part.select.i16(i16 %select_ln938_34, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 491 'partselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 492 [1/1] (0.00ns)   --->   "%p_Result_118_16 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_16)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 492 'bitconcatenate' 'p_Result_118_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 493 [1/1] (3.39ns)   --->   "%l_17 = call i32 @llvm.cttz.i32(i32 %p_Result_118_16, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 493 'cttz' 'l_17' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln943_34 = trunc i32 %l_17 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 494 'trunc' 'trunc_ln943_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 495 [1/1] (2.42ns)   --->   "%icmp_ln935_42 = icmp eq i16 %tmp_V_259, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 495 'icmp' 'icmp_ln935_42' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 496 [1/1] (0.80ns)   --->   "%select_ln938_35 = select i1 %tmp_323, i16 %sub_ln939_35, i16 %tmp_V_259" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 496 'select' 'select_ln938_35' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 497 [1/1] (0.00ns)   --->   "%p_Result_104_16 = call i16 @llvm.part.select.i16(i16 %select_ln938_35, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 497 'partselect' 'p_Result_104_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 498 [1/1] (0.00ns)   --->   "%p_Result_122_16 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_16)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 498 'bitconcatenate' 'p_Result_122_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 499 [1/1] (3.39ns)   --->   "%l_1_16 = call i32 @llvm.cttz.i32(i32 %p_Result_122_16, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 499 'cttz' 'l_1_16' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln943_35 = trunc i32 %l_1_16 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 500 'trunc' 'trunc_ln943_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 501 [1/1] (2.42ns)   --->   "%icmp_ln935_18 = icmp eq i16 %tmp_V_261, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 501 'icmp' 'icmp_ln935_18' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 502 [1/1] (0.80ns)   --->   "%select_ln938_36 = select i1 %tmp_329, i16 %sub_ln939_36, i16 %tmp_V_261" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 502 'select' 'select_ln938_36' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 503 [1/1] (0.00ns)   --->   "%p_Result_17 = call i16 @llvm.part.select.i16(i16 %select_ln938_36, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 503 'partselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 504 [1/1] (0.00ns)   --->   "%p_Result_118_17 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_17)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 504 'bitconcatenate' 'p_Result_118_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 505 [1/1] (3.39ns)   --->   "%l_18 = call i32 @llvm.cttz.i32(i32 %p_Result_118_17, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 505 'cttz' 'l_18' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln943_36 = trunc i32 %l_18 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 506 'trunc' 'trunc_ln943_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 507 [1/1] (2.42ns)   --->   "%icmp_ln935_43 = icmp eq i16 %tmp_V_262, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 507 'icmp' 'icmp_ln935_43' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 508 [1/1] (0.80ns)   --->   "%select_ln938_37 = select i1 %tmp_333, i16 %sub_ln939_37, i16 %tmp_V_262" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 508 'select' 'select_ln938_37' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 509 [1/1] (0.00ns)   --->   "%p_Result_104_17 = call i16 @llvm.part.select.i16(i16 %select_ln938_37, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 509 'partselect' 'p_Result_104_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 510 [1/1] (0.00ns)   --->   "%p_Result_122_17 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_17)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 510 'bitconcatenate' 'p_Result_122_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 511 [1/1] (3.39ns)   --->   "%l_1_17 = call i32 @llvm.cttz.i32(i32 %p_Result_122_17, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 511 'cttz' 'l_1_17' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln943_37 = trunc i32 %l_1_17 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 512 'trunc' 'trunc_ln943_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 513 [1/1] (2.42ns)   --->   "%icmp_ln935_19 = icmp eq i16 %tmp_V_264, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 513 'icmp' 'icmp_ln935_19' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 514 [1/1] (0.80ns)   --->   "%select_ln938_38 = select i1 %tmp_339, i16 %sub_ln939_38, i16 %tmp_V_264" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 514 'select' 'select_ln938_38' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 515 [1/1] (0.00ns)   --->   "%p_Result_18 = call i16 @llvm.part.select.i16(i16 %select_ln938_38, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 515 'partselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 516 [1/1] (0.00ns)   --->   "%p_Result_118_18 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_18)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 516 'bitconcatenate' 'p_Result_118_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 517 [1/1] (3.39ns)   --->   "%l_19 = call i32 @llvm.cttz.i32(i32 %p_Result_118_18, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 517 'cttz' 'l_19' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln943_38 = trunc i32 %l_19 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 518 'trunc' 'trunc_ln943_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 519 [1/1] (2.42ns)   --->   "%icmp_ln935_44 = icmp eq i16 %tmp_V_265, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 519 'icmp' 'icmp_ln935_44' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 520 [1/1] (0.80ns)   --->   "%select_ln938_39 = select i1 %tmp_343, i16 %sub_ln939_39, i16 %tmp_V_265" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 520 'select' 'select_ln938_39' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 521 [1/1] (0.00ns)   --->   "%p_Result_104_18 = call i16 @llvm.part.select.i16(i16 %select_ln938_39, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 521 'partselect' 'p_Result_104_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 522 [1/1] (0.00ns)   --->   "%p_Result_122_18 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_18)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 522 'bitconcatenate' 'p_Result_122_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 523 [1/1] (3.39ns)   --->   "%l_1_18 = call i32 @llvm.cttz.i32(i32 %p_Result_122_18, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 523 'cttz' 'l_1_18' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln943_39 = trunc i32 %l_1_18 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 524 'trunc' 'trunc_ln943_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 525 [1/1] (2.42ns)   --->   "%icmp_ln935_20 = icmp eq i16 %tmp_V_267, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 525 'icmp' 'icmp_ln935_20' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 526 [1/1] (0.80ns)   --->   "%select_ln938_40 = select i1 %tmp_349, i16 %sub_ln939_40, i16 %tmp_V_267" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 526 'select' 'select_ln938_40' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 527 [1/1] (0.00ns)   --->   "%p_Result_19 = call i16 @llvm.part.select.i16(i16 %select_ln938_40, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 527 'partselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 528 [1/1] (0.00ns)   --->   "%p_Result_118_19 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_19)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 528 'bitconcatenate' 'p_Result_118_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 529 [1/1] (3.39ns)   --->   "%l_20 = call i32 @llvm.cttz.i32(i32 %p_Result_118_19, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 529 'cttz' 'l_20' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln943_40 = trunc i32 %l_20 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 530 'trunc' 'trunc_ln943_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 531 [1/1] (2.42ns)   --->   "%icmp_ln935_45 = icmp eq i16 %tmp_V_268, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 531 'icmp' 'icmp_ln935_45' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 532 [1/1] (0.80ns)   --->   "%select_ln938_41 = select i1 %tmp_353, i16 %sub_ln939_41, i16 %tmp_V_268" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 532 'select' 'select_ln938_41' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 533 [1/1] (0.00ns)   --->   "%p_Result_104_19 = call i16 @llvm.part.select.i16(i16 %select_ln938_41, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 533 'partselect' 'p_Result_104_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 534 [1/1] (0.00ns)   --->   "%p_Result_122_19 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_19)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 534 'bitconcatenate' 'p_Result_122_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 535 [1/1] (3.39ns)   --->   "%l_1_19 = call i32 @llvm.cttz.i32(i32 %p_Result_122_19, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 535 'cttz' 'l_1_19' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln943_41 = trunc i32 %l_1_19 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 536 'trunc' 'trunc_ln943_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 537 [1/1] (2.42ns)   --->   "%icmp_ln935_21 = icmp eq i16 %tmp_V_270, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 537 'icmp' 'icmp_ln935_21' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 538 [1/1] (0.80ns)   --->   "%select_ln938_42 = select i1 %tmp_359, i16 %sub_ln939_42, i16 %tmp_V_270" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 538 'select' 'select_ln938_42' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 539 [1/1] (0.00ns)   --->   "%p_Result_20 = call i16 @llvm.part.select.i16(i16 %select_ln938_42, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 539 'partselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 540 [1/1] (0.00ns)   --->   "%p_Result_118_20 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_20)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 540 'bitconcatenate' 'p_Result_118_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 541 [1/1] (3.39ns)   --->   "%l_21 = call i32 @llvm.cttz.i32(i32 %p_Result_118_20, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 541 'cttz' 'l_21' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln943_42 = trunc i32 %l_21 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 542 'trunc' 'trunc_ln943_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 543 [1/1] (2.42ns)   --->   "%icmp_ln935_46 = icmp eq i16 %tmp_V_271, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 543 'icmp' 'icmp_ln935_46' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 544 [1/1] (0.80ns)   --->   "%select_ln938_43 = select i1 %tmp_363, i16 %sub_ln939_43, i16 %tmp_V_271" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 544 'select' 'select_ln938_43' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 545 [1/1] (0.00ns)   --->   "%p_Result_104_20 = call i16 @llvm.part.select.i16(i16 %select_ln938_43, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 545 'partselect' 'p_Result_104_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 546 [1/1] (0.00ns)   --->   "%p_Result_122_20 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_20)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 546 'bitconcatenate' 'p_Result_122_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 547 [1/1] (3.39ns)   --->   "%l_1_20 = call i32 @llvm.cttz.i32(i32 %p_Result_122_20, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 547 'cttz' 'l_1_20' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln943_43 = trunc i32 %l_1_20 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 548 'trunc' 'trunc_ln943_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 549 [1/1] (2.42ns)   --->   "%icmp_ln935_22 = icmp eq i16 %tmp_V_273, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 549 'icmp' 'icmp_ln935_22' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 550 [1/1] (0.80ns)   --->   "%select_ln938_44 = select i1 %tmp_369, i16 %sub_ln939_44, i16 %tmp_V_273" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 550 'select' 'select_ln938_44' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 551 [1/1] (0.00ns)   --->   "%p_Result_21 = call i16 @llvm.part.select.i16(i16 %select_ln938_44, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 551 'partselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 552 [1/1] (0.00ns)   --->   "%p_Result_118_21 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_21)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 552 'bitconcatenate' 'p_Result_118_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 553 [1/1] (3.39ns)   --->   "%l_22 = call i32 @llvm.cttz.i32(i32 %p_Result_118_21, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 553 'cttz' 'l_22' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 554 [1/1] (0.00ns)   --->   "%trunc_ln943_44 = trunc i32 %l_22 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 554 'trunc' 'trunc_ln943_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 555 [1/1] (2.42ns)   --->   "%icmp_ln935_47 = icmp eq i16 %tmp_V_274, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 555 'icmp' 'icmp_ln935_47' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 556 [1/1] (0.80ns)   --->   "%select_ln938_45 = select i1 %tmp_373, i16 %sub_ln939_45, i16 %tmp_V_274" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 556 'select' 'select_ln938_45' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 557 [1/1] (0.00ns)   --->   "%p_Result_104_21 = call i16 @llvm.part.select.i16(i16 %select_ln938_45, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 557 'partselect' 'p_Result_104_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 558 [1/1] (0.00ns)   --->   "%p_Result_122_21 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_21)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 558 'bitconcatenate' 'p_Result_122_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 559 [1/1] (3.39ns)   --->   "%l_1_21 = call i32 @llvm.cttz.i32(i32 %p_Result_122_21, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 559 'cttz' 'l_1_21' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln943_45 = trunc i32 %l_1_21 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 560 'trunc' 'trunc_ln943_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 561 [1/1] (2.42ns)   --->   "%icmp_ln935_23 = icmp eq i16 %tmp_V_276, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 561 'icmp' 'icmp_ln935_23' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 562 [1/1] (0.80ns)   --->   "%select_ln938_46 = select i1 %tmp_379, i16 %sub_ln939_46, i16 %tmp_V_276" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 562 'select' 'select_ln938_46' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 563 [1/1] (0.00ns)   --->   "%p_Result_22 = call i16 @llvm.part.select.i16(i16 %select_ln938_46, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 563 'partselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 564 [1/1] (0.00ns)   --->   "%p_Result_118_22 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_22)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 564 'bitconcatenate' 'p_Result_118_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 565 [1/1] (3.39ns)   --->   "%l_23 = call i32 @llvm.cttz.i32(i32 %p_Result_118_22, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 565 'cttz' 'l_23' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln943_46 = trunc i32 %l_23 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 566 'trunc' 'trunc_ln943_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 567 [1/1] (2.42ns)   --->   "%icmp_ln935_48 = icmp eq i16 %tmp_V_277, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 567 'icmp' 'icmp_ln935_48' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 568 [1/1] (0.80ns)   --->   "%select_ln938_47 = select i1 %tmp_383, i16 %sub_ln939_47, i16 %tmp_V_277" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 568 'select' 'select_ln938_47' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 569 [1/1] (0.00ns)   --->   "%p_Result_104_22 = call i16 @llvm.part.select.i16(i16 %select_ln938_47, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 569 'partselect' 'p_Result_104_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 570 [1/1] (0.00ns)   --->   "%p_Result_122_22 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_22)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 570 'bitconcatenate' 'p_Result_122_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 571 [1/1] (3.39ns)   --->   "%l_1_22 = call i32 @llvm.cttz.i32(i32 %p_Result_122_22, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 571 'cttz' 'l_1_22' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln943_47 = trunc i32 %l_1_22 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 572 'trunc' 'trunc_ln943_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 573 [1/1] (2.42ns)   --->   "%icmp_ln935_24 = icmp eq i16 %tmp_V_279, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 573 'icmp' 'icmp_ln935_24' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 574 [1/1] (0.80ns)   --->   "%select_ln938_48 = select i1 %tmp_389, i16 %sub_ln939_48, i16 %tmp_V_279" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 574 'select' 'select_ln938_48' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 575 [1/1] (0.00ns)   --->   "%p_Result_23 = call i16 @llvm.part.select.i16(i16 %select_ln938_48, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 575 'partselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 576 [1/1] (0.00ns)   --->   "%p_Result_118_23 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_23)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 576 'bitconcatenate' 'p_Result_118_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 577 [1/1] (3.39ns)   --->   "%l_24 = call i32 @llvm.cttz.i32(i32 %p_Result_118_23, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 577 'cttz' 'l_24' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln943_48 = trunc i32 %l_24 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 578 'trunc' 'trunc_ln943_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 579 [1/1] (2.42ns)   --->   "%icmp_ln935_49 = icmp eq i16 %tmp_V_280, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 579 'icmp' 'icmp_ln935_49' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 580 [1/1] (0.80ns)   --->   "%select_ln938_49 = select i1 %tmp_393, i16 %sub_ln939_49, i16 %tmp_V_280" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 580 'select' 'select_ln938_49' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 581 [1/1] (0.00ns)   --->   "%p_Result_104_23 = call i16 @llvm.part.select.i16(i16 %select_ln938_49, i32 15, i32 0)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 581 'partselect' 'p_Result_104_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 582 [1/1] (0.00ns)   --->   "%p_Result_122_23 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_104_23)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 582 'bitconcatenate' 'p_Result_122_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 583 [1/1] (3.39ns)   --->   "%l_1_23 = call i32 @llvm.cttz.i32(i32 %p_Result_122_23, i1 true)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 583 'cttz' 'l_1_23' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln943_49 = trunc i32 %l_1_23 to i8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 584 'trunc' 'trunc_ln943_49' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 585 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_150, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 585 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln947 = and i1 %icmp_ln947, %icmp_ln947_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 586 'and' 'and_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 587 'bitselect' 'tmp_151' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_151, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 588 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 589 [1/1] (2.07ns)   --->   "%add_ln949 = add i16 -24, %trunc_ln944" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 589 'add' 'add_ln949' <Predicate = (!icmp_ln935)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938, i16 %add_ln949)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 590 'bitselect' 'p_Result_25' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_25, %xor_ln949" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 591 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %and_ln947" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 592 'or' 'or_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 593 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 593 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln935)> <Delay = 0.97>
ST_6 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln957 = zext i16 %select_ln938 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 594 'zext' 'zext_ln957' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln958 = zext i16 %select_ln938 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 595 'zext' 'zext_ln958' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 596 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %add_ln944, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 596 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 597 [2/2] (3.60ns)   --->   "%lshr_ln958 = lshr i32 %zext_ln958, %add_ln958" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 597 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln958_1 = zext i32 %sub_ln958 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 598 'zext' 'zext_ln958_1' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 599 [2/2] (3.60ns)   --->   "%shl_ln958 = shl i64 %zext_ln957, %zext_ln958_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 599 'shl' 'shl_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 600 [1/1] (2.47ns)   --->   "%icmp_ln947_2 = icmp sgt i31 %tmp_154, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 600 'icmp' 'icmp_ln947_2' <Predicate = (!icmp_ln935_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%and_ln947_1 = and i1 %icmp_ln947_2, %icmp_ln947_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 601 'and' 'and_ln947_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 602 'bitselect' 'tmp_155' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_6 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%xor_ln949_1 = xor i1 %tmp_155, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 603 'xor' 'xor_ln949_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 604 [1/1] (2.07ns)   --->   "%add_ln949_1 = add i16 -24, %trunc_ln944_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 604 'add' 'add_ln949_1' <Predicate = (!icmp_ln935_1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_1, i16 %add_ln949_1)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 605 'bitselect' 'p_Result_29' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_6 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%and_ln949_1 = and i1 %p_Result_29, %xor_ln949_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 606 'and' 'and_ln949_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%or_ln949_25 = or i1 %and_ln949_1, %and_ln947_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 607 'or' 'or_ln949_25' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 608 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 608 'bitconcatenate' 'or_ln949_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.97>
ST_6 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln957_1 = zext i16 %select_ln938_1 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 609 'zext' 'zext_ln957_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_6 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln958_4 = zext i16 %select_ln938_1 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 610 'zext' 'zext_ln958_4' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_6 : Operation 611 [1/1] (2.47ns)   --->   "%icmp_ln958_1 = icmp sgt i32 %add_ln944_1, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 611 'icmp' 'icmp_ln958_1' <Predicate = (!icmp_ln935_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 612 [2/2] (3.60ns)   --->   "%lshr_ln958_1 = lshr i32 %zext_ln958_4, %add_ln958_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 612 'lshr' 'lshr_ln958_1' <Predicate = (!icmp_ln935_1)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln958_3 = zext i32 %sub_ln958_1 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 613 'zext' 'zext_ln958_3' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_6 : Operation 614 [2/2] (3.60ns)   --->   "%shl_ln958_1 = shl i64 %zext_ln957_1, %zext_ln958_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 614 'shl' 'shl_ln958_1' <Predicate = (!icmp_ln935_1)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 615 [1/1] (2.55ns)   --->   "%sub_ln944_25 = sub nsw i32 16, %l_s" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 615 'sub' 'sub_ln944_25' <Predicate = (!icmp_ln935_25)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln944_2 = trunc i32 %sub_ln944_25 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 616 'trunc' 'trunc_ln944_2' <Predicate = (!icmp_ln935_25)> <Delay = 0.00>
ST_6 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln947_2 = trunc i32 %sub_ln944_25 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 617 'trunc' 'trunc_ln947_2' <Predicate = (!icmp_ln935_25)> <Delay = 0.00>
ST_6 : Operation 618 [1/1] (1.78ns)   --->   "%sub_ln947_2 = sub i5 9, %trunc_ln947_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 618 'sub' 'sub_ln947_2' <Predicate = (!icmp_ln935_25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 619 [1/1] (2.55ns)   --->   "%sub_ln944_26 = sub nsw i32 16, %l_1_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 619 'sub' 'sub_ln944_26' <Predicate = (!icmp_ln935_26)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln944_3 = trunc i32 %sub_ln944_26 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 620 'trunc' 'trunc_ln944_3' <Predicate = (!icmp_ln935_26)> <Delay = 0.00>
ST_6 : Operation 621 [1/1] (0.00ns)   --->   "%trunc_ln947_3 = trunc i32 %sub_ln944_26 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 621 'trunc' 'trunc_ln947_3' <Predicate = (!icmp_ln935_26)> <Delay = 0.00>
ST_6 : Operation 622 [1/1] (1.78ns)   --->   "%sub_ln947_3 = sub i5 9, %trunc_ln947_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 622 'sub' 'sub_ln947_3' <Predicate = (!icmp_ln935_26)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 623 [1/1] (2.55ns)   --->   "%sub_ln944_2 = sub nsw i32 16, %l_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 623 'sub' 'sub_ln944_2' <Predicate = (!icmp_ln935_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln944_4 = trunc i32 %sub_ln944_2 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 624 'trunc' 'trunc_ln944_4' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_6 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln947_4 = trunc i32 %sub_ln944_2 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 625 'trunc' 'trunc_ln947_4' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_6 : Operation 626 [1/1] (1.78ns)   --->   "%sub_ln947_4 = sub i5 9, %trunc_ln947_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 626 'sub' 'sub_ln947_4' <Predicate = (!icmp_ln935_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 627 [1/1] (2.55ns)   --->   "%sub_ln944_27 = sub nsw i32 16, %l_1_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 627 'sub' 'sub_ln944_27' <Predicate = (!icmp_ln935_27)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln944_5 = trunc i32 %sub_ln944_27 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 628 'trunc' 'trunc_ln944_5' <Predicate = (!icmp_ln935_27)> <Delay = 0.00>
ST_6 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln947_5 = trunc i32 %sub_ln944_27 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 629 'trunc' 'trunc_ln947_5' <Predicate = (!icmp_ln935_27)> <Delay = 0.00>
ST_6 : Operation 630 [1/1] (1.78ns)   --->   "%sub_ln947_5 = sub i5 9, %trunc_ln947_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 630 'sub' 'sub_ln947_5' <Predicate = (!icmp_ln935_27)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 631 [1/1] (2.55ns)   --->   "%sub_ln944_3 = sub nsw i32 16, %l_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 631 'sub' 'sub_ln944_3' <Predicate = (!icmp_ln935_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln944_6 = trunc i32 %sub_ln944_3 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 632 'trunc' 'trunc_ln944_6' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_6 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln947_6 = trunc i32 %sub_ln944_3 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 633 'trunc' 'trunc_ln947_6' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_6 : Operation 634 [1/1] (1.78ns)   --->   "%sub_ln947_6 = sub i5 9, %trunc_ln947_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 634 'sub' 'sub_ln947_6' <Predicate = (!icmp_ln935_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 635 [1/1] (2.55ns)   --->   "%sub_ln944_28 = sub nsw i32 16, %l_1_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 635 'sub' 'sub_ln944_28' <Predicate = (!icmp_ln935_28)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 636 [1/1] (0.00ns)   --->   "%trunc_ln944_7 = trunc i32 %sub_ln944_28 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 636 'trunc' 'trunc_ln944_7' <Predicate = (!icmp_ln935_28)> <Delay = 0.00>
ST_6 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln947_7 = trunc i32 %sub_ln944_28 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 637 'trunc' 'trunc_ln947_7' <Predicate = (!icmp_ln935_28)> <Delay = 0.00>
ST_6 : Operation 638 [1/1] (1.78ns)   --->   "%sub_ln947_7 = sub i5 9, %trunc_ln947_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 638 'sub' 'sub_ln947_7' <Predicate = (!icmp_ln935_28)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 639 [1/1] (2.55ns)   --->   "%sub_ln944_4 = sub nsw i32 16, %l_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 639 'sub' 'sub_ln944_4' <Predicate = (!icmp_ln935_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln944_8 = trunc i32 %sub_ln944_4 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 640 'trunc' 'trunc_ln944_8' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_6 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln947_8 = trunc i32 %sub_ln944_4 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 641 'trunc' 'trunc_ln947_8' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_6 : Operation 642 [1/1] (1.78ns)   --->   "%sub_ln947_8 = sub i5 9, %trunc_ln947_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 642 'sub' 'sub_ln947_8' <Predicate = (!icmp_ln935_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 643 [1/1] (2.55ns)   --->   "%sub_ln944_29 = sub nsw i32 16, %l_1_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 643 'sub' 'sub_ln944_29' <Predicate = (!icmp_ln935_29)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln944_9 = trunc i32 %sub_ln944_29 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 644 'trunc' 'trunc_ln944_9' <Predicate = (!icmp_ln935_29)> <Delay = 0.00>
ST_6 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln947_9 = trunc i32 %sub_ln944_29 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 645 'trunc' 'trunc_ln947_9' <Predicate = (!icmp_ln935_29)> <Delay = 0.00>
ST_6 : Operation 646 [1/1] (1.78ns)   --->   "%sub_ln947_9 = sub i5 9, %trunc_ln947_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 646 'sub' 'sub_ln947_9' <Predicate = (!icmp_ln935_29)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 647 [1/1] (2.55ns)   --->   "%sub_ln944_5 = sub nsw i32 16, %l_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 647 'sub' 'sub_ln944_5' <Predicate = (!icmp_ln935_5)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln944_10 = trunc i32 %sub_ln944_5 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 648 'trunc' 'trunc_ln944_10' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_6 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln947_10 = trunc i32 %sub_ln944_5 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 649 'trunc' 'trunc_ln947_10' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_6 : Operation 650 [1/1] (1.78ns)   --->   "%sub_ln947_10 = sub i5 9, %trunc_ln947_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 650 'sub' 'sub_ln947_10' <Predicate = (!icmp_ln935_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 651 [1/1] (2.55ns)   --->   "%sub_ln944_30 = sub nsw i32 16, %l_1_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 651 'sub' 'sub_ln944_30' <Predicate = (!icmp_ln935_30)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln944_11 = trunc i32 %sub_ln944_30 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 652 'trunc' 'trunc_ln944_11' <Predicate = (!icmp_ln935_30)> <Delay = 0.00>
ST_6 : Operation 653 [1/1] (0.00ns)   --->   "%trunc_ln947_11 = trunc i32 %sub_ln944_30 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 653 'trunc' 'trunc_ln947_11' <Predicate = (!icmp_ln935_30)> <Delay = 0.00>
ST_6 : Operation 654 [1/1] (1.78ns)   --->   "%sub_ln947_11 = sub i5 9, %trunc_ln947_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 654 'sub' 'sub_ln947_11' <Predicate = (!icmp_ln935_30)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 655 [1/1] (2.55ns)   --->   "%sub_ln944_6 = sub nsw i32 16, %l_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 655 'sub' 'sub_ln944_6' <Predicate = (!icmp_ln935_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 656 [1/1] (0.00ns)   --->   "%trunc_ln944_12 = trunc i32 %sub_ln944_6 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 656 'trunc' 'trunc_ln944_12' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_6 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln947_12 = trunc i32 %sub_ln944_6 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 657 'trunc' 'trunc_ln947_12' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_6 : Operation 658 [1/1] (1.78ns)   --->   "%sub_ln947_12 = sub i5 9, %trunc_ln947_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 658 'sub' 'sub_ln947_12' <Predicate = (!icmp_ln935_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 659 [1/1] (2.55ns)   --->   "%sub_ln944_31 = sub nsw i32 16, %l_1_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 659 'sub' 'sub_ln944_31' <Predicate = (!icmp_ln935_31)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln944_13 = trunc i32 %sub_ln944_31 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 660 'trunc' 'trunc_ln944_13' <Predicate = (!icmp_ln935_31)> <Delay = 0.00>
ST_6 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln947_13 = trunc i32 %sub_ln944_31 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 661 'trunc' 'trunc_ln947_13' <Predicate = (!icmp_ln935_31)> <Delay = 0.00>
ST_6 : Operation 662 [1/1] (1.78ns)   --->   "%sub_ln947_13 = sub i5 9, %trunc_ln947_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 662 'sub' 'sub_ln947_13' <Predicate = (!icmp_ln935_31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 663 [1/1] (2.55ns)   --->   "%sub_ln944_7 = sub nsw i32 16, %l_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 663 'sub' 'sub_ln944_7' <Predicate = (!icmp_ln935_7)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln944_14 = trunc i32 %sub_ln944_7 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 664 'trunc' 'trunc_ln944_14' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln947_14 = trunc i32 %sub_ln944_7 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 665 'trunc' 'trunc_ln947_14' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 666 [1/1] (1.78ns)   --->   "%sub_ln947_14 = sub i5 9, %trunc_ln947_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 666 'sub' 'sub_ln947_14' <Predicate = (!icmp_ln935_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 667 [1/1] (2.55ns)   --->   "%sub_ln944_32 = sub nsw i32 16, %l_1_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 667 'sub' 'sub_ln944_32' <Predicate = (!icmp_ln935_32)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln944_15 = trunc i32 %sub_ln944_32 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 668 'trunc' 'trunc_ln944_15' <Predicate = (!icmp_ln935_32)> <Delay = 0.00>
ST_6 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln947_15 = trunc i32 %sub_ln944_32 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 669 'trunc' 'trunc_ln947_15' <Predicate = (!icmp_ln935_32)> <Delay = 0.00>
ST_6 : Operation 670 [1/1] (1.78ns)   --->   "%sub_ln947_15 = sub i5 9, %trunc_ln947_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 670 'sub' 'sub_ln947_15' <Predicate = (!icmp_ln935_32)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 671 [1/1] (2.55ns)   --->   "%sub_ln944_8 = sub nsw i32 16, %l_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 671 'sub' 'sub_ln944_8' <Predicate = (!icmp_ln935_8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln944_16 = trunc i32 %sub_ln944_8 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 672 'trunc' 'trunc_ln944_16' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_6 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln947_16 = trunc i32 %sub_ln944_8 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 673 'trunc' 'trunc_ln947_16' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_6 : Operation 674 [1/1] (1.78ns)   --->   "%sub_ln947_16 = sub i5 9, %trunc_ln947_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 674 'sub' 'sub_ln947_16' <Predicate = (!icmp_ln935_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 675 [1/1] (2.55ns)   --->   "%sub_ln944_33 = sub nsw i32 16, %l_1_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 675 'sub' 'sub_ln944_33' <Predicate = (!icmp_ln935_33)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln944_17 = trunc i32 %sub_ln944_33 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 676 'trunc' 'trunc_ln944_17' <Predicate = (!icmp_ln935_33)> <Delay = 0.00>
ST_6 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln947_17 = trunc i32 %sub_ln944_33 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 677 'trunc' 'trunc_ln947_17' <Predicate = (!icmp_ln935_33)> <Delay = 0.00>
ST_6 : Operation 678 [1/1] (1.78ns)   --->   "%sub_ln947_17 = sub i5 9, %trunc_ln947_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 678 'sub' 'sub_ln947_17' <Predicate = (!icmp_ln935_33)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 679 [1/1] (2.55ns)   --->   "%sub_ln944_9 = sub nsw i32 16, %l_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 679 'sub' 'sub_ln944_9' <Predicate = (!icmp_ln935_9)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 680 [1/1] (0.00ns)   --->   "%trunc_ln944_18 = trunc i32 %sub_ln944_9 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 680 'trunc' 'trunc_ln944_18' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_6 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln947_18 = trunc i32 %sub_ln944_9 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 681 'trunc' 'trunc_ln947_18' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_6 : Operation 682 [1/1] (1.78ns)   --->   "%sub_ln947_18 = sub i5 9, %trunc_ln947_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 682 'sub' 'sub_ln947_18' <Predicate = (!icmp_ln935_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 683 [1/1] (2.55ns)   --->   "%sub_ln944_34 = sub nsw i32 16, %l_1_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 683 'sub' 'sub_ln944_34' <Predicate = (!icmp_ln935_34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln944_19 = trunc i32 %sub_ln944_34 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 684 'trunc' 'trunc_ln944_19' <Predicate = (!icmp_ln935_34)> <Delay = 0.00>
ST_6 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln947_19 = trunc i32 %sub_ln944_34 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 685 'trunc' 'trunc_ln947_19' <Predicate = (!icmp_ln935_34)> <Delay = 0.00>
ST_6 : Operation 686 [1/1] (1.78ns)   --->   "%sub_ln947_19 = sub i5 9, %trunc_ln947_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 686 'sub' 'sub_ln947_19' <Predicate = (!icmp_ln935_34)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 687 [1/1] (2.55ns)   --->   "%sub_ln944_10 = sub nsw i32 16, %l_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 687 'sub' 'sub_ln944_10' <Predicate = (!icmp_ln935_10)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln944_20 = trunc i32 %sub_ln944_10 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 688 'trunc' 'trunc_ln944_20' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_6 : Operation 689 [1/1] (0.00ns)   --->   "%trunc_ln947_20 = trunc i32 %sub_ln944_10 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 689 'trunc' 'trunc_ln947_20' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_6 : Operation 690 [1/1] (1.78ns)   --->   "%sub_ln947_20 = sub i5 9, %trunc_ln947_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 690 'sub' 'sub_ln947_20' <Predicate = (!icmp_ln935_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 691 [1/1] (2.55ns)   --->   "%sub_ln944_35 = sub nsw i32 16, %l_1_s" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 691 'sub' 'sub_ln944_35' <Predicate = (!icmp_ln935_35)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln944_21 = trunc i32 %sub_ln944_35 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 692 'trunc' 'trunc_ln944_21' <Predicate = (!icmp_ln935_35)> <Delay = 0.00>
ST_6 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln947_21 = trunc i32 %sub_ln944_35 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 693 'trunc' 'trunc_ln947_21' <Predicate = (!icmp_ln935_35)> <Delay = 0.00>
ST_6 : Operation 694 [1/1] (1.78ns)   --->   "%sub_ln947_21 = sub i5 9, %trunc_ln947_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 694 'sub' 'sub_ln947_21' <Predicate = (!icmp_ln935_35)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 695 [1/1] (2.55ns)   --->   "%sub_ln944_11 = sub nsw i32 16, %l_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 695 'sub' 'sub_ln944_11' <Predicate = (!icmp_ln935_11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln944_22 = trunc i32 %sub_ln944_11 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 696 'trunc' 'trunc_ln944_22' <Predicate = (!icmp_ln935_11)> <Delay = 0.00>
ST_6 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln947_22 = trunc i32 %sub_ln944_11 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 697 'trunc' 'trunc_ln947_22' <Predicate = (!icmp_ln935_11)> <Delay = 0.00>
ST_6 : Operation 698 [1/1] (1.78ns)   --->   "%sub_ln947_22 = sub i5 9, %trunc_ln947_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 698 'sub' 'sub_ln947_22' <Predicate = (!icmp_ln935_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 699 [1/1] (2.55ns)   --->   "%sub_ln944_36 = sub nsw i32 16, %l_1_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 699 'sub' 'sub_ln944_36' <Predicate = (!icmp_ln935_36)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln944_23 = trunc i32 %sub_ln944_36 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 700 'trunc' 'trunc_ln944_23' <Predicate = (!icmp_ln935_36)> <Delay = 0.00>
ST_6 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln947_23 = trunc i32 %sub_ln944_36 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 701 'trunc' 'trunc_ln947_23' <Predicate = (!icmp_ln935_36)> <Delay = 0.00>
ST_6 : Operation 702 [1/1] (1.78ns)   --->   "%sub_ln947_23 = sub i5 9, %trunc_ln947_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 702 'sub' 'sub_ln947_23' <Predicate = (!icmp_ln935_36)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 703 [1/1] (2.55ns)   --->   "%sub_ln944_12 = sub nsw i32 16, %l_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 703 'sub' 'sub_ln944_12' <Predicate = (!icmp_ln935_12)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln944_24 = trunc i32 %sub_ln944_12 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 704 'trunc' 'trunc_ln944_24' <Predicate = (!icmp_ln935_12)> <Delay = 0.00>
ST_6 : Operation 705 [1/1] (0.00ns)   --->   "%trunc_ln947_24 = trunc i32 %sub_ln944_12 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 705 'trunc' 'trunc_ln947_24' <Predicate = (!icmp_ln935_12)> <Delay = 0.00>
ST_6 : Operation 706 [1/1] (1.78ns)   --->   "%sub_ln947_24 = sub i5 9, %trunc_ln947_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 706 'sub' 'sub_ln947_24' <Predicate = (!icmp_ln935_12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 707 [1/1] (2.55ns)   --->   "%sub_ln944_37 = sub nsw i32 16, %l_1_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 707 'sub' 'sub_ln944_37' <Predicate = (!icmp_ln935_37)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 708 [1/1] (0.00ns)   --->   "%trunc_ln944_25 = trunc i32 %sub_ln944_37 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 708 'trunc' 'trunc_ln944_25' <Predicate = (!icmp_ln935_37)> <Delay = 0.00>
ST_6 : Operation 709 [1/1] (0.00ns)   --->   "%trunc_ln947_25 = trunc i32 %sub_ln944_37 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 709 'trunc' 'trunc_ln947_25' <Predicate = (!icmp_ln935_37)> <Delay = 0.00>
ST_6 : Operation 710 [1/1] (1.78ns)   --->   "%sub_ln947_25 = sub i5 9, %trunc_ln947_25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 710 'sub' 'sub_ln947_25' <Predicate = (!icmp_ln935_37)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 711 [1/1] (2.55ns)   --->   "%sub_ln944_13 = sub nsw i32 16, %l_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 711 'sub' 'sub_ln944_13' <Predicate = (!icmp_ln935_13)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln944_26 = trunc i32 %sub_ln944_13 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 712 'trunc' 'trunc_ln944_26' <Predicate = (!icmp_ln935_13)> <Delay = 0.00>
ST_6 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln947_26 = trunc i32 %sub_ln944_13 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 713 'trunc' 'trunc_ln947_26' <Predicate = (!icmp_ln935_13)> <Delay = 0.00>
ST_6 : Operation 714 [1/1] (1.78ns)   --->   "%sub_ln947_26 = sub i5 9, %trunc_ln947_26" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 714 'sub' 'sub_ln947_26' <Predicate = (!icmp_ln935_13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 715 [1/1] (2.55ns)   --->   "%sub_ln944_38 = sub nsw i32 16, %l_1_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 715 'sub' 'sub_ln944_38' <Predicate = (!icmp_ln935_38)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 716 [1/1] (0.00ns)   --->   "%trunc_ln944_27 = trunc i32 %sub_ln944_38 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 716 'trunc' 'trunc_ln944_27' <Predicate = (!icmp_ln935_38)> <Delay = 0.00>
ST_6 : Operation 717 [1/1] (0.00ns)   --->   "%trunc_ln947_27 = trunc i32 %sub_ln944_38 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 717 'trunc' 'trunc_ln947_27' <Predicate = (!icmp_ln935_38)> <Delay = 0.00>
ST_6 : Operation 718 [1/1] (1.78ns)   --->   "%sub_ln947_27 = sub i5 9, %trunc_ln947_27" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 718 'sub' 'sub_ln947_27' <Predicate = (!icmp_ln935_38)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 719 [1/1] (2.55ns)   --->   "%sub_ln944_14 = sub nsw i32 16, %l_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 719 'sub' 'sub_ln944_14' <Predicate = (!icmp_ln935_14)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 720 [1/1] (0.00ns)   --->   "%trunc_ln944_28 = trunc i32 %sub_ln944_14 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 720 'trunc' 'trunc_ln944_28' <Predicate = (!icmp_ln935_14)> <Delay = 0.00>
ST_6 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln947_28 = trunc i32 %sub_ln944_14 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 721 'trunc' 'trunc_ln947_28' <Predicate = (!icmp_ln935_14)> <Delay = 0.00>
ST_6 : Operation 722 [1/1] (1.78ns)   --->   "%sub_ln947_28 = sub i5 9, %trunc_ln947_28" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 722 'sub' 'sub_ln947_28' <Predicate = (!icmp_ln935_14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 723 [1/1] (2.55ns)   --->   "%sub_ln944_39 = sub nsw i32 16, %l_1_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 723 'sub' 'sub_ln944_39' <Predicate = (!icmp_ln935_39)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 724 [1/1] (0.00ns)   --->   "%trunc_ln944_29 = trunc i32 %sub_ln944_39 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 724 'trunc' 'trunc_ln944_29' <Predicate = (!icmp_ln935_39)> <Delay = 0.00>
ST_6 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln947_29 = trunc i32 %sub_ln944_39 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 725 'trunc' 'trunc_ln947_29' <Predicate = (!icmp_ln935_39)> <Delay = 0.00>
ST_6 : Operation 726 [1/1] (1.78ns)   --->   "%sub_ln947_29 = sub i5 9, %trunc_ln947_29" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 726 'sub' 'sub_ln947_29' <Predicate = (!icmp_ln935_39)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 727 [1/1] (2.55ns)   --->   "%sub_ln944_15 = sub nsw i32 16, %l_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 727 'sub' 'sub_ln944_15' <Predicate = (!icmp_ln935_15)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln944_30 = trunc i32 %sub_ln944_15 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 728 'trunc' 'trunc_ln944_30' <Predicate = (!icmp_ln935_15)> <Delay = 0.00>
ST_6 : Operation 729 [1/1] (0.00ns)   --->   "%trunc_ln947_30 = trunc i32 %sub_ln944_15 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 729 'trunc' 'trunc_ln947_30' <Predicate = (!icmp_ln935_15)> <Delay = 0.00>
ST_6 : Operation 730 [1/1] (1.78ns)   --->   "%sub_ln947_30 = sub i5 9, %trunc_ln947_30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 730 'sub' 'sub_ln947_30' <Predicate = (!icmp_ln935_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 731 [1/1] (2.55ns)   --->   "%sub_ln944_40 = sub nsw i32 16, %l_1_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 731 'sub' 'sub_ln944_40' <Predicate = (!icmp_ln935_40)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 732 [1/1] (0.00ns)   --->   "%trunc_ln944_31 = trunc i32 %sub_ln944_40 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 732 'trunc' 'trunc_ln944_31' <Predicate = (!icmp_ln935_40)> <Delay = 0.00>
ST_6 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln947_31 = trunc i32 %sub_ln944_40 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 733 'trunc' 'trunc_ln947_31' <Predicate = (!icmp_ln935_40)> <Delay = 0.00>
ST_6 : Operation 734 [1/1] (1.78ns)   --->   "%sub_ln947_31 = sub i5 9, %trunc_ln947_31" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 734 'sub' 'sub_ln947_31' <Predicate = (!icmp_ln935_40)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 735 [1/1] (2.55ns)   --->   "%sub_ln944_16 = sub nsw i32 16, %l_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 735 'sub' 'sub_ln944_16' <Predicate = (!icmp_ln935_16)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 736 [1/1] (0.00ns)   --->   "%trunc_ln944_32 = trunc i32 %sub_ln944_16 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 736 'trunc' 'trunc_ln944_32' <Predicate = (!icmp_ln935_16)> <Delay = 0.00>
ST_6 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln947_32 = trunc i32 %sub_ln944_16 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 737 'trunc' 'trunc_ln947_32' <Predicate = (!icmp_ln935_16)> <Delay = 0.00>
ST_6 : Operation 738 [1/1] (1.78ns)   --->   "%sub_ln947_32 = sub i5 9, %trunc_ln947_32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 738 'sub' 'sub_ln947_32' <Predicate = (!icmp_ln935_16)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 739 [1/1] (2.55ns)   --->   "%sub_ln944_41 = sub nsw i32 16, %l_1_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 739 'sub' 'sub_ln944_41' <Predicate = (!icmp_ln935_41)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 740 [1/1] (0.00ns)   --->   "%trunc_ln944_33 = trunc i32 %sub_ln944_41 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 740 'trunc' 'trunc_ln944_33' <Predicate = (!icmp_ln935_41)> <Delay = 0.00>
ST_6 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln947_33 = trunc i32 %sub_ln944_41 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 741 'trunc' 'trunc_ln947_33' <Predicate = (!icmp_ln935_41)> <Delay = 0.00>
ST_6 : Operation 742 [1/1] (1.78ns)   --->   "%sub_ln947_33 = sub i5 9, %trunc_ln947_33" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 742 'sub' 'sub_ln947_33' <Predicate = (!icmp_ln935_41)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 743 [1/1] (2.55ns)   --->   "%sub_ln944_17 = sub nsw i32 16, %l_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 743 'sub' 'sub_ln944_17' <Predicate = (!icmp_ln935_17)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 744 [1/1] (0.00ns)   --->   "%trunc_ln944_34 = trunc i32 %sub_ln944_17 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 744 'trunc' 'trunc_ln944_34' <Predicate = (!icmp_ln935_17)> <Delay = 0.00>
ST_6 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln947_34 = trunc i32 %sub_ln944_17 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 745 'trunc' 'trunc_ln947_34' <Predicate = (!icmp_ln935_17)> <Delay = 0.00>
ST_6 : Operation 746 [1/1] (1.78ns)   --->   "%sub_ln947_34 = sub i5 9, %trunc_ln947_34" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 746 'sub' 'sub_ln947_34' <Predicate = (!icmp_ln935_17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 747 [1/1] (2.55ns)   --->   "%sub_ln944_42 = sub nsw i32 16, %l_1_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 747 'sub' 'sub_ln944_42' <Predicate = (!icmp_ln935_42)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 748 [1/1] (0.00ns)   --->   "%trunc_ln944_35 = trunc i32 %sub_ln944_42 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 748 'trunc' 'trunc_ln944_35' <Predicate = (!icmp_ln935_42)> <Delay = 0.00>
ST_6 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln947_35 = trunc i32 %sub_ln944_42 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 749 'trunc' 'trunc_ln947_35' <Predicate = (!icmp_ln935_42)> <Delay = 0.00>
ST_6 : Operation 750 [1/1] (1.78ns)   --->   "%sub_ln947_35 = sub i5 9, %trunc_ln947_35" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 750 'sub' 'sub_ln947_35' <Predicate = (!icmp_ln935_42)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 751 [1/1] (2.55ns)   --->   "%sub_ln944_18 = sub nsw i32 16, %l_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 751 'sub' 'sub_ln944_18' <Predicate = (!icmp_ln935_18)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln944_36 = trunc i32 %sub_ln944_18 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 752 'trunc' 'trunc_ln944_36' <Predicate = (!icmp_ln935_18)> <Delay = 0.00>
ST_6 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln947_36 = trunc i32 %sub_ln944_18 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 753 'trunc' 'trunc_ln947_36' <Predicate = (!icmp_ln935_18)> <Delay = 0.00>
ST_6 : Operation 754 [1/1] (1.78ns)   --->   "%sub_ln947_36 = sub i5 9, %trunc_ln947_36" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 754 'sub' 'sub_ln947_36' <Predicate = (!icmp_ln935_18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 755 [1/1] (2.55ns)   --->   "%sub_ln944_43 = sub nsw i32 16, %l_1_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 755 'sub' 'sub_ln944_43' <Predicate = (!icmp_ln935_43)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln944_37 = trunc i32 %sub_ln944_43 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 756 'trunc' 'trunc_ln944_37' <Predicate = (!icmp_ln935_43)> <Delay = 0.00>
ST_6 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln947_37 = trunc i32 %sub_ln944_43 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 757 'trunc' 'trunc_ln947_37' <Predicate = (!icmp_ln935_43)> <Delay = 0.00>
ST_6 : Operation 758 [1/1] (1.78ns)   --->   "%sub_ln947_37 = sub i5 9, %trunc_ln947_37" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 758 'sub' 'sub_ln947_37' <Predicate = (!icmp_ln935_43)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 759 [1/1] (2.55ns)   --->   "%sub_ln944_19 = sub nsw i32 16, %l_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 759 'sub' 'sub_ln944_19' <Predicate = (!icmp_ln935_19)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln944_38 = trunc i32 %sub_ln944_19 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 760 'trunc' 'trunc_ln944_38' <Predicate = (!icmp_ln935_19)> <Delay = 0.00>
ST_6 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln947_38 = trunc i32 %sub_ln944_19 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 761 'trunc' 'trunc_ln947_38' <Predicate = (!icmp_ln935_19)> <Delay = 0.00>
ST_6 : Operation 762 [1/1] (1.78ns)   --->   "%sub_ln947_38 = sub i5 9, %trunc_ln947_38" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 762 'sub' 'sub_ln947_38' <Predicate = (!icmp_ln935_19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 763 [1/1] (2.55ns)   --->   "%sub_ln944_44 = sub nsw i32 16, %l_1_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 763 'sub' 'sub_ln944_44' <Predicate = (!icmp_ln935_44)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln944_39 = trunc i32 %sub_ln944_44 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 764 'trunc' 'trunc_ln944_39' <Predicate = (!icmp_ln935_44)> <Delay = 0.00>
ST_6 : Operation 765 [1/1] (0.00ns)   --->   "%trunc_ln947_39 = trunc i32 %sub_ln944_44 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 765 'trunc' 'trunc_ln947_39' <Predicate = (!icmp_ln935_44)> <Delay = 0.00>
ST_6 : Operation 766 [1/1] (1.78ns)   --->   "%sub_ln947_39 = sub i5 9, %trunc_ln947_39" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 766 'sub' 'sub_ln947_39' <Predicate = (!icmp_ln935_44)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 767 [1/1] (2.55ns)   --->   "%sub_ln944_20 = sub nsw i32 16, %l_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 767 'sub' 'sub_ln944_20' <Predicate = (!icmp_ln935_20)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 768 [1/1] (0.00ns)   --->   "%trunc_ln944_40 = trunc i32 %sub_ln944_20 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 768 'trunc' 'trunc_ln944_40' <Predicate = (!icmp_ln935_20)> <Delay = 0.00>
ST_6 : Operation 769 [1/1] (0.00ns)   --->   "%trunc_ln947_40 = trunc i32 %sub_ln944_20 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 769 'trunc' 'trunc_ln947_40' <Predicate = (!icmp_ln935_20)> <Delay = 0.00>
ST_6 : Operation 770 [1/1] (1.78ns)   --->   "%sub_ln947_40 = sub i5 9, %trunc_ln947_40" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 770 'sub' 'sub_ln947_40' <Predicate = (!icmp_ln935_20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 771 [1/1] (2.55ns)   --->   "%sub_ln944_45 = sub nsw i32 16, %l_1_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 771 'sub' 'sub_ln944_45' <Predicate = (!icmp_ln935_45)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln944_41 = trunc i32 %sub_ln944_45 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 772 'trunc' 'trunc_ln944_41' <Predicate = (!icmp_ln935_45)> <Delay = 0.00>
ST_6 : Operation 773 [1/1] (0.00ns)   --->   "%trunc_ln947_41 = trunc i32 %sub_ln944_45 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 773 'trunc' 'trunc_ln947_41' <Predicate = (!icmp_ln935_45)> <Delay = 0.00>
ST_6 : Operation 774 [1/1] (1.78ns)   --->   "%sub_ln947_41 = sub i5 9, %trunc_ln947_41" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 774 'sub' 'sub_ln947_41' <Predicate = (!icmp_ln935_45)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 775 [1/1] (2.55ns)   --->   "%sub_ln944_21 = sub nsw i32 16, %l_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 775 'sub' 'sub_ln944_21' <Predicate = (!icmp_ln935_21)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 776 [1/1] (0.00ns)   --->   "%trunc_ln944_42 = trunc i32 %sub_ln944_21 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 776 'trunc' 'trunc_ln944_42' <Predicate = (!icmp_ln935_21)> <Delay = 0.00>
ST_6 : Operation 777 [1/1] (0.00ns)   --->   "%trunc_ln947_42 = trunc i32 %sub_ln944_21 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 777 'trunc' 'trunc_ln947_42' <Predicate = (!icmp_ln935_21)> <Delay = 0.00>
ST_6 : Operation 778 [1/1] (1.78ns)   --->   "%sub_ln947_42 = sub i5 9, %trunc_ln947_42" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 778 'sub' 'sub_ln947_42' <Predicate = (!icmp_ln935_21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 779 [1/1] (2.55ns)   --->   "%sub_ln944_46 = sub nsw i32 16, %l_1_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 779 'sub' 'sub_ln944_46' <Predicate = (!icmp_ln935_46)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 780 [1/1] (0.00ns)   --->   "%trunc_ln944_43 = trunc i32 %sub_ln944_46 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 780 'trunc' 'trunc_ln944_43' <Predicate = (!icmp_ln935_46)> <Delay = 0.00>
ST_6 : Operation 781 [1/1] (0.00ns)   --->   "%trunc_ln947_43 = trunc i32 %sub_ln944_46 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 781 'trunc' 'trunc_ln947_43' <Predicate = (!icmp_ln935_46)> <Delay = 0.00>
ST_6 : Operation 782 [1/1] (1.78ns)   --->   "%sub_ln947_43 = sub i5 9, %trunc_ln947_43" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 782 'sub' 'sub_ln947_43' <Predicate = (!icmp_ln935_46)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 783 [1/1] (2.55ns)   --->   "%sub_ln944_22 = sub nsw i32 16, %l_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 783 'sub' 'sub_ln944_22' <Predicate = (!icmp_ln935_22)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 784 [1/1] (0.00ns)   --->   "%trunc_ln944_44 = trunc i32 %sub_ln944_22 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 784 'trunc' 'trunc_ln944_44' <Predicate = (!icmp_ln935_22)> <Delay = 0.00>
ST_6 : Operation 785 [1/1] (0.00ns)   --->   "%trunc_ln947_44 = trunc i32 %sub_ln944_22 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 785 'trunc' 'trunc_ln947_44' <Predicate = (!icmp_ln935_22)> <Delay = 0.00>
ST_6 : Operation 786 [1/1] (1.78ns)   --->   "%sub_ln947_44 = sub i5 9, %trunc_ln947_44" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 786 'sub' 'sub_ln947_44' <Predicate = (!icmp_ln935_22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 787 [1/1] (2.55ns)   --->   "%sub_ln944_47 = sub nsw i32 16, %l_1_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 787 'sub' 'sub_ln944_47' <Predicate = (!icmp_ln935_47)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 788 [1/1] (0.00ns)   --->   "%trunc_ln944_45 = trunc i32 %sub_ln944_47 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 788 'trunc' 'trunc_ln944_45' <Predicate = (!icmp_ln935_47)> <Delay = 0.00>
ST_6 : Operation 789 [1/1] (0.00ns)   --->   "%trunc_ln947_45 = trunc i32 %sub_ln944_47 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 789 'trunc' 'trunc_ln947_45' <Predicate = (!icmp_ln935_47)> <Delay = 0.00>
ST_6 : Operation 790 [1/1] (1.78ns)   --->   "%sub_ln947_45 = sub i5 9, %trunc_ln947_45" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 790 'sub' 'sub_ln947_45' <Predicate = (!icmp_ln935_47)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 791 [1/1] (2.55ns)   --->   "%sub_ln944_23 = sub nsw i32 16, %l_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 791 'sub' 'sub_ln944_23' <Predicate = (!icmp_ln935_23)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 792 [1/1] (0.00ns)   --->   "%trunc_ln944_46 = trunc i32 %sub_ln944_23 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 792 'trunc' 'trunc_ln944_46' <Predicate = (!icmp_ln935_23)> <Delay = 0.00>
ST_6 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln947_46 = trunc i32 %sub_ln944_23 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 793 'trunc' 'trunc_ln947_46' <Predicate = (!icmp_ln935_23)> <Delay = 0.00>
ST_6 : Operation 794 [1/1] (1.78ns)   --->   "%sub_ln947_46 = sub i5 9, %trunc_ln947_46" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 794 'sub' 'sub_ln947_46' <Predicate = (!icmp_ln935_23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 795 [1/1] (2.55ns)   --->   "%sub_ln944_48 = sub nsw i32 16, %l_1_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 795 'sub' 'sub_ln944_48' <Predicate = (!icmp_ln935_48)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 796 [1/1] (0.00ns)   --->   "%trunc_ln944_47 = trunc i32 %sub_ln944_48 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 796 'trunc' 'trunc_ln944_47' <Predicate = (!icmp_ln935_48)> <Delay = 0.00>
ST_6 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln947_47 = trunc i32 %sub_ln944_48 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 797 'trunc' 'trunc_ln947_47' <Predicate = (!icmp_ln935_48)> <Delay = 0.00>
ST_6 : Operation 798 [1/1] (1.78ns)   --->   "%sub_ln947_47 = sub i5 9, %trunc_ln947_47" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 798 'sub' 'sub_ln947_47' <Predicate = (!icmp_ln935_48)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 799 [1/1] (2.55ns)   --->   "%sub_ln944_24 = sub nsw i32 16, %l_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 799 'sub' 'sub_ln944_24' <Predicate = (!icmp_ln935_24)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 800 [1/1] (0.00ns)   --->   "%trunc_ln944_48 = trunc i32 %sub_ln944_24 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 800 'trunc' 'trunc_ln944_48' <Predicate = (!icmp_ln935_24)> <Delay = 0.00>
ST_6 : Operation 801 [1/1] (0.00ns)   --->   "%trunc_ln947_48 = trunc i32 %sub_ln944_24 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 801 'trunc' 'trunc_ln947_48' <Predicate = (!icmp_ln935_24)> <Delay = 0.00>
ST_6 : Operation 802 [1/1] (1.78ns)   --->   "%sub_ln947_48 = sub i5 9, %trunc_ln947_48" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 802 'sub' 'sub_ln947_48' <Predicate = (!icmp_ln935_24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 803 [1/1] (2.55ns)   --->   "%sub_ln944_49 = sub nsw i32 16, %l_1_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 803 'sub' 'sub_ln944_49' <Predicate = (!icmp_ln935_49)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 804 [1/1] (0.00ns)   --->   "%trunc_ln944_49 = trunc i32 %sub_ln944_49 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 804 'trunc' 'trunc_ln944_49' <Predicate = (!icmp_ln935_49)> <Delay = 0.00>
ST_6 : Operation 805 [1/1] (0.00ns)   --->   "%trunc_ln947_49 = trunc i32 %sub_ln944_49 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 805 'trunc' 'trunc_ln947_49' <Predicate = (!icmp_ln935_49)> <Delay = 0.00>
ST_6 : Operation 806 [1/1] (1.78ns)   --->   "%sub_ln947_49 = sub i5 9, %trunc_ln947_49" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 806 'sub' 'sub_ln947_49' <Predicate = (!icmp_ln935_49)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.60>
ST_7 : Operation 807 [1/2] (3.60ns)   --->   "%lshr_ln958 = lshr i32 %zext_ln958, %add_ln958" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 807 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 808 [1/2] (3.60ns)   --->   "%shl_ln958 = shl i64 %zext_ln957, %zext_ln958_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 808 'shl' 'shl_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 809 [1/2] (3.60ns)   --->   "%lshr_ln958_1 = lshr i32 %zext_ln958_4, %add_ln958_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 809 'lshr' 'lshr_ln958_1' <Predicate = (!icmp_ln935_1)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 810 [1/2] (3.60ns)   --->   "%shl_ln958_1 = shl i64 %zext_ln957_1, %zext_ln958_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 810 'shl' 'shl_ln958_1' <Predicate = (!icmp_ln935_1)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 811 [1/1] (2.55ns)   --->   "%add_ln944_2 = add nsw i32 -24, %sub_ln944_25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 811 'add' 'add_ln944_2' <Predicate = (!icmp_ln935_25)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_160 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_2, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 812 'partselect' 'tmp_160' <Predicate = (!icmp_ln935_25)> <Delay = 0.00>
ST_7 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_5)   --->   "%zext_ln947_2 = zext i5 %sub_ln947_2 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 813 'zext' 'zext_ln947_2' <Predicate = (!icmp_ln935_25)> <Delay = 0.00>
ST_7 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_5)   --->   "%lshr_ln947_2 = lshr i16 -1, %zext_ln947_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 814 'lshr' 'lshr_ln947_2' <Predicate = (!icmp_ln935_25)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_5)   --->   "%and_ln947_52 = and i16 %select_ln938_2, %lshr_ln947_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 815 'and' 'and_ln947_52' <Predicate = (!icmp_ln935_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 816 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_5 = icmp ne i16 %and_ln947_52, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 816 'icmp' 'icmp_ln947_5' <Predicate = (!icmp_ln935_25)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 817 [1/1] (2.55ns)   --->   "%add_ln958_25 = add nsw i32 -25, %sub_ln944_25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 817 'add' 'add_ln958_25' <Predicate = (!icmp_ln935_25)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 818 [1/1] (2.55ns)   --->   "%sub_ln958_25 = sub i32 25, %sub_ln944_25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 818 'sub' 'sub_ln958_25' <Predicate = (!icmp_ln935_25)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 819 [1/1] (2.55ns)   --->   "%add_ln944_3 = add nsw i32 -24, %sub_ln944_26" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 819 'add' 'add_ln944_3' <Predicate = (!icmp_ln935_26)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 820 [1/1] (0.00ns)   --->   "%tmp_164 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_3, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 820 'partselect' 'tmp_164' <Predicate = (!icmp_ln935_26)> <Delay = 0.00>
ST_7 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_7)   --->   "%zext_ln947_3 = zext i5 %sub_ln947_3 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 821 'zext' 'zext_ln947_3' <Predicate = (!icmp_ln935_26)> <Delay = 0.00>
ST_7 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_7)   --->   "%lshr_ln947_3 = lshr i16 -1, %zext_ln947_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 822 'lshr' 'lshr_ln947_3' <Predicate = (!icmp_ln935_26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_7)   --->   "%and_ln947_53 = and i16 %select_ln938_3, %lshr_ln947_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 823 'and' 'and_ln947_53' <Predicate = (!icmp_ln935_26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 824 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_7 = icmp ne i16 %and_ln947_53, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 824 'icmp' 'icmp_ln947_7' <Predicate = (!icmp_ln935_26)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 825 [1/1] (2.55ns)   --->   "%add_ln958_26 = add nsw i32 -25, %sub_ln944_26" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 825 'add' 'add_ln958_26' <Predicate = (!icmp_ln935_26)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 826 [1/1] (2.55ns)   --->   "%sub_ln958_26 = sub i32 25, %sub_ln944_26" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 826 'sub' 'sub_ln958_26' <Predicate = (!icmp_ln935_26)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 827 [1/1] (2.55ns)   --->   "%add_ln944_4 = add nsw i32 -24, %sub_ln944_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 827 'add' 'add_ln944_4' <Predicate = (!icmp_ln935_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 828 [1/1] (0.00ns)   --->   "%tmp_170 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_4, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 828 'partselect' 'tmp_170' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_7 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_9)   --->   "%zext_ln947_4 = zext i5 %sub_ln947_4 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 829 'zext' 'zext_ln947_4' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_7 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_9)   --->   "%lshr_ln947_4 = lshr i16 -1, %zext_ln947_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 830 'lshr' 'lshr_ln947_4' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_9)   --->   "%and_ln947_54 = and i16 %select_ln938_4, %lshr_ln947_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 831 'and' 'and_ln947_54' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 832 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_9 = icmp ne i16 %and_ln947_54, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 832 'icmp' 'icmp_ln947_9' <Predicate = (!icmp_ln935_2)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 833 [1/1] (2.55ns)   --->   "%add_ln958_2 = add nsw i32 -25, %sub_ln944_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 833 'add' 'add_ln958_2' <Predicate = (!icmp_ln935_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 834 [1/1] (2.55ns)   --->   "%sub_ln958_2 = sub i32 25, %sub_ln944_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 834 'sub' 'sub_ln958_2' <Predicate = (!icmp_ln935_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 835 [1/1] (2.55ns)   --->   "%add_ln944_5 = add nsw i32 -24, %sub_ln944_27" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 835 'add' 'add_ln944_5' <Predicate = (!icmp_ln935_27)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_174 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_5, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 836 'partselect' 'tmp_174' <Predicate = (!icmp_ln935_27)> <Delay = 0.00>
ST_7 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_11)   --->   "%zext_ln947_5 = zext i5 %sub_ln947_5 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 837 'zext' 'zext_ln947_5' <Predicate = (!icmp_ln935_27)> <Delay = 0.00>
ST_7 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_11)   --->   "%lshr_ln947_5 = lshr i16 -1, %zext_ln947_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 838 'lshr' 'lshr_ln947_5' <Predicate = (!icmp_ln935_27)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_11)   --->   "%and_ln947_55 = and i16 %select_ln938_5, %lshr_ln947_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 839 'and' 'and_ln947_55' <Predicate = (!icmp_ln935_27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 840 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_11 = icmp ne i16 %and_ln947_55, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 840 'icmp' 'icmp_ln947_11' <Predicate = (!icmp_ln935_27)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 841 [1/1] (2.55ns)   --->   "%add_ln958_27 = add nsw i32 -25, %sub_ln944_27" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 841 'add' 'add_ln958_27' <Predicate = (!icmp_ln935_27)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 842 [1/1] (2.55ns)   --->   "%sub_ln958_27 = sub i32 25, %sub_ln944_27" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 842 'sub' 'sub_ln958_27' <Predicate = (!icmp_ln935_27)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 843 [1/1] (2.55ns)   --->   "%add_ln944_6 = add nsw i32 -24, %sub_ln944_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 843 'add' 'add_ln944_6' <Predicate = (!icmp_ln935_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_180 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_6, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 844 'partselect' 'tmp_180' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_7 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_13)   --->   "%zext_ln947_6 = zext i5 %sub_ln947_6 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 845 'zext' 'zext_ln947_6' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_7 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_13)   --->   "%lshr_ln947_6 = lshr i16 -1, %zext_ln947_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 846 'lshr' 'lshr_ln947_6' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_13)   --->   "%and_ln947_56 = and i16 %select_ln938_6, %lshr_ln947_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 847 'and' 'and_ln947_56' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 848 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_13 = icmp ne i16 %and_ln947_56, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 848 'icmp' 'icmp_ln947_13' <Predicate = (!icmp_ln935_3)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 849 [1/1] (2.55ns)   --->   "%add_ln958_3 = add nsw i32 -25, %sub_ln944_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 849 'add' 'add_ln958_3' <Predicate = (!icmp_ln935_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 850 [1/1] (2.55ns)   --->   "%sub_ln958_3 = sub i32 25, %sub_ln944_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 850 'sub' 'sub_ln958_3' <Predicate = (!icmp_ln935_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 851 [1/1] (2.55ns)   --->   "%add_ln944_7 = add nsw i32 -24, %sub_ln944_28" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 851 'add' 'add_ln944_7' <Predicate = (!icmp_ln935_28)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 852 [1/1] (0.00ns)   --->   "%tmp_184 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_7, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 852 'partselect' 'tmp_184' <Predicate = (!icmp_ln935_28)> <Delay = 0.00>
ST_7 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_15)   --->   "%zext_ln947_7 = zext i5 %sub_ln947_7 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 853 'zext' 'zext_ln947_7' <Predicate = (!icmp_ln935_28)> <Delay = 0.00>
ST_7 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_15)   --->   "%lshr_ln947_7 = lshr i16 -1, %zext_ln947_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 854 'lshr' 'lshr_ln947_7' <Predicate = (!icmp_ln935_28)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_15)   --->   "%and_ln947_57 = and i16 %select_ln938_7, %lshr_ln947_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 855 'and' 'and_ln947_57' <Predicate = (!icmp_ln935_28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 856 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_15 = icmp ne i16 %and_ln947_57, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 856 'icmp' 'icmp_ln947_15' <Predicate = (!icmp_ln935_28)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 857 [1/1] (2.55ns)   --->   "%add_ln958_28 = add nsw i32 -25, %sub_ln944_28" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 857 'add' 'add_ln958_28' <Predicate = (!icmp_ln935_28)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 858 [1/1] (2.55ns)   --->   "%sub_ln958_28 = sub i32 25, %sub_ln944_28" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 858 'sub' 'sub_ln958_28' <Predicate = (!icmp_ln935_28)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 859 [1/1] (2.55ns)   --->   "%add_ln944_8 = add nsw i32 -24, %sub_ln944_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 859 'add' 'add_ln944_8' <Predicate = (!icmp_ln935_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_190 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_8, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 860 'partselect' 'tmp_190' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_7 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_17)   --->   "%zext_ln947_8 = zext i5 %sub_ln947_8 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 861 'zext' 'zext_ln947_8' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_7 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_17)   --->   "%lshr_ln947_8 = lshr i16 -1, %zext_ln947_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 862 'lshr' 'lshr_ln947_8' <Predicate = (!icmp_ln935_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_17)   --->   "%and_ln947_58 = and i16 %select_ln938_8, %lshr_ln947_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 863 'and' 'and_ln947_58' <Predicate = (!icmp_ln935_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 864 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_17 = icmp ne i16 %and_ln947_58, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 864 'icmp' 'icmp_ln947_17' <Predicate = (!icmp_ln935_4)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 865 [1/1] (2.55ns)   --->   "%add_ln958_4 = add nsw i32 -25, %sub_ln944_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 865 'add' 'add_ln958_4' <Predicate = (!icmp_ln935_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 866 [1/1] (2.55ns)   --->   "%sub_ln958_4 = sub i32 25, %sub_ln944_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 866 'sub' 'sub_ln958_4' <Predicate = (!icmp_ln935_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 867 [1/1] (2.55ns)   --->   "%add_ln944_9 = add nsw i32 -24, %sub_ln944_29" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 867 'add' 'add_ln944_9' <Predicate = (!icmp_ln935_29)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_194 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_9, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 868 'partselect' 'tmp_194' <Predicate = (!icmp_ln935_29)> <Delay = 0.00>
ST_7 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_19)   --->   "%zext_ln947_9 = zext i5 %sub_ln947_9 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 869 'zext' 'zext_ln947_9' <Predicate = (!icmp_ln935_29)> <Delay = 0.00>
ST_7 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_19)   --->   "%lshr_ln947_9 = lshr i16 -1, %zext_ln947_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 870 'lshr' 'lshr_ln947_9' <Predicate = (!icmp_ln935_29)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_19)   --->   "%and_ln947_59 = and i16 %select_ln938_9, %lshr_ln947_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 871 'and' 'and_ln947_59' <Predicate = (!icmp_ln935_29)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 872 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_19 = icmp ne i16 %and_ln947_59, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 872 'icmp' 'icmp_ln947_19' <Predicate = (!icmp_ln935_29)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 873 [1/1] (2.55ns)   --->   "%add_ln958_29 = add nsw i32 -25, %sub_ln944_29" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 873 'add' 'add_ln958_29' <Predicate = (!icmp_ln935_29)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 874 [1/1] (2.55ns)   --->   "%sub_ln958_29 = sub i32 25, %sub_ln944_29" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 874 'sub' 'sub_ln958_29' <Predicate = (!icmp_ln935_29)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 875 [1/1] (2.55ns)   --->   "%add_ln944_10 = add nsw i32 -24, %sub_ln944_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 875 'add' 'add_ln944_10' <Predicate = (!icmp_ln935_5)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 876 [1/1] (0.00ns)   --->   "%tmp_200 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_10, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 876 'partselect' 'tmp_200' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_7 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_21)   --->   "%zext_ln947_10 = zext i5 %sub_ln947_10 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 877 'zext' 'zext_ln947_10' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_7 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_21)   --->   "%lshr_ln947_10 = lshr i16 -1, %zext_ln947_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 878 'lshr' 'lshr_ln947_10' <Predicate = (!icmp_ln935_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_21)   --->   "%and_ln947_60 = and i16 %select_ln938_10, %lshr_ln947_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 879 'and' 'and_ln947_60' <Predicate = (!icmp_ln935_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 880 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_21 = icmp ne i16 %and_ln947_60, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 880 'icmp' 'icmp_ln947_21' <Predicate = (!icmp_ln935_5)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 881 [1/1] (2.55ns)   --->   "%add_ln958_5 = add nsw i32 -25, %sub_ln944_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 881 'add' 'add_ln958_5' <Predicate = (!icmp_ln935_5)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 882 [1/1] (2.55ns)   --->   "%sub_ln958_5 = sub i32 25, %sub_ln944_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 882 'sub' 'sub_ln958_5' <Predicate = (!icmp_ln935_5)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 883 [1/1] (2.55ns)   --->   "%add_ln944_11 = add nsw i32 -24, %sub_ln944_30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 883 'add' 'add_ln944_11' <Predicate = (!icmp_ln935_30)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_204 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_11, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 884 'partselect' 'tmp_204' <Predicate = (!icmp_ln935_30)> <Delay = 0.00>
ST_7 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_23)   --->   "%zext_ln947_11 = zext i5 %sub_ln947_11 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 885 'zext' 'zext_ln947_11' <Predicate = (!icmp_ln935_30)> <Delay = 0.00>
ST_7 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_23)   --->   "%lshr_ln947_11 = lshr i16 -1, %zext_ln947_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 886 'lshr' 'lshr_ln947_11' <Predicate = (!icmp_ln935_30)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_23)   --->   "%and_ln947_61 = and i16 %select_ln938_11, %lshr_ln947_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 887 'and' 'and_ln947_61' <Predicate = (!icmp_ln935_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 888 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_23 = icmp ne i16 %and_ln947_61, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 888 'icmp' 'icmp_ln947_23' <Predicate = (!icmp_ln935_30)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 889 [1/1] (2.55ns)   --->   "%add_ln958_30 = add nsw i32 -25, %sub_ln944_30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 889 'add' 'add_ln958_30' <Predicate = (!icmp_ln935_30)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 890 [1/1] (2.55ns)   --->   "%sub_ln958_30 = sub i32 25, %sub_ln944_30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 890 'sub' 'sub_ln958_30' <Predicate = (!icmp_ln935_30)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 891 [1/1] (2.55ns)   --->   "%add_ln944_12 = add nsw i32 -24, %sub_ln944_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 891 'add' 'add_ln944_12' <Predicate = (!icmp_ln935_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 892 [1/1] (0.00ns)   --->   "%tmp_210 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_12, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 892 'partselect' 'tmp_210' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_7 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_25)   --->   "%zext_ln947_12 = zext i5 %sub_ln947_12 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 893 'zext' 'zext_ln947_12' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_7 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_25)   --->   "%lshr_ln947_12 = lshr i16 -1, %zext_ln947_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 894 'lshr' 'lshr_ln947_12' <Predicate = (!icmp_ln935_6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_25)   --->   "%and_ln947_62 = and i16 %select_ln938_12, %lshr_ln947_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 895 'and' 'and_ln947_62' <Predicate = (!icmp_ln935_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 896 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_25 = icmp ne i16 %and_ln947_62, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 896 'icmp' 'icmp_ln947_25' <Predicate = (!icmp_ln935_6)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 897 [1/1] (2.55ns)   --->   "%add_ln958_6 = add nsw i32 -25, %sub_ln944_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 897 'add' 'add_ln958_6' <Predicate = (!icmp_ln935_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 898 [1/1] (2.55ns)   --->   "%sub_ln958_6 = sub i32 25, %sub_ln944_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 898 'sub' 'sub_ln958_6' <Predicate = (!icmp_ln935_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 899 [1/1] (2.55ns)   --->   "%add_ln944_13 = add nsw i32 -24, %sub_ln944_31" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 899 'add' 'add_ln944_13' <Predicate = (!icmp_ln935_31)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_214 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_13, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 900 'partselect' 'tmp_214' <Predicate = (!icmp_ln935_31)> <Delay = 0.00>
ST_7 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_27)   --->   "%zext_ln947_13 = zext i5 %sub_ln947_13 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 901 'zext' 'zext_ln947_13' <Predicate = (!icmp_ln935_31)> <Delay = 0.00>
ST_7 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_27)   --->   "%lshr_ln947_13 = lshr i16 -1, %zext_ln947_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 902 'lshr' 'lshr_ln947_13' <Predicate = (!icmp_ln935_31)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_27)   --->   "%and_ln947_63 = and i16 %select_ln938_13, %lshr_ln947_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 903 'and' 'and_ln947_63' <Predicate = (!icmp_ln935_31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 904 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_27 = icmp ne i16 %and_ln947_63, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 904 'icmp' 'icmp_ln947_27' <Predicate = (!icmp_ln935_31)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 905 [1/1] (2.55ns)   --->   "%add_ln958_31 = add nsw i32 -25, %sub_ln944_31" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 905 'add' 'add_ln958_31' <Predicate = (!icmp_ln935_31)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 906 [1/1] (2.55ns)   --->   "%sub_ln958_31 = sub i32 25, %sub_ln944_31" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 906 'sub' 'sub_ln958_31' <Predicate = (!icmp_ln935_31)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 907 [1/1] (2.55ns)   --->   "%add_ln944_14 = add nsw i32 -24, %sub_ln944_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 907 'add' 'add_ln944_14' <Predicate = (!icmp_ln935_7)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_220 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_14, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 908 'partselect' 'tmp_220' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_7 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_29)   --->   "%zext_ln947_14 = zext i5 %sub_ln947_14 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 909 'zext' 'zext_ln947_14' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_7 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_29)   --->   "%lshr_ln947_14 = lshr i16 -1, %zext_ln947_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 910 'lshr' 'lshr_ln947_14' <Predicate = (!icmp_ln935_7)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_29)   --->   "%and_ln947_64 = and i16 %select_ln938_14, %lshr_ln947_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 911 'and' 'and_ln947_64' <Predicate = (!icmp_ln935_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 912 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_29 = icmp ne i16 %and_ln947_64, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 912 'icmp' 'icmp_ln947_29' <Predicate = (!icmp_ln935_7)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 913 [1/1] (2.55ns)   --->   "%add_ln958_7 = add nsw i32 -25, %sub_ln944_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 913 'add' 'add_ln958_7' <Predicate = (!icmp_ln935_7)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 914 [1/1] (2.55ns)   --->   "%sub_ln958_7 = sub i32 25, %sub_ln944_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 914 'sub' 'sub_ln958_7' <Predicate = (!icmp_ln935_7)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 915 [1/1] (2.55ns)   --->   "%add_ln944_15 = add nsw i32 -24, %sub_ln944_32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 915 'add' 'add_ln944_15' <Predicate = (!icmp_ln935_32)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_224 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_15, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 916 'partselect' 'tmp_224' <Predicate = (!icmp_ln935_32)> <Delay = 0.00>
ST_7 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_31)   --->   "%zext_ln947_15 = zext i5 %sub_ln947_15 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 917 'zext' 'zext_ln947_15' <Predicate = (!icmp_ln935_32)> <Delay = 0.00>
ST_7 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_31)   --->   "%lshr_ln947_15 = lshr i16 -1, %zext_ln947_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 918 'lshr' 'lshr_ln947_15' <Predicate = (!icmp_ln935_32)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_31)   --->   "%and_ln947_65 = and i16 %select_ln938_15, %lshr_ln947_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 919 'and' 'and_ln947_65' <Predicate = (!icmp_ln935_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 920 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_31 = icmp ne i16 %and_ln947_65, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 920 'icmp' 'icmp_ln947_31' <Predicate = (!icmp_ln935_32)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 921 [1/1] (2.55ns)   --->   "%add_ln958_32 = add nsw i32 -25, %sub_ln944_32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 921 'add' 'add_ln958_32' <Predicate = (!icmp_ln935_32)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 922 [1/1] (2.55ns)   --->   "%sub_ln958_32 = sub i32 25, %sub_ln944_32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 922 'sub' 'sub_ln958_32' <Predicate = (!icmp_ln935_32)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 923 [1/1] (2.55ns)   --->   "%add_ln944_16 = add nsw i32 -24, %sub_ln944_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 923 'add' 'add_ln944_16' <Predicate = (!icmp_ln935_8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_230 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_16, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 924 'partselect' 'tmp_230' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_7 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_33)   --->   "%zext_ln947_16 = zext i5 %sub_ln947_16 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 925 'zext' 'zext_ln947_16' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_7 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_33)   --->   "%lshr_ln947_16 = lshr i16 -1, %zext_ln947_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 926 'lshr' 'lshr_ln947_16' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_33)   --->   "%and_ln947_66 = and i16 %select_ln938_16, %lshr_ln947_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 927 'and' 'and_ln947_66' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 928 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_33 = icmp ne i16 %and_ln947_66, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 928 'icmp' 'icmp_ln947_33' <Predicate = (!icmp_ln935_8)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 929 [1/1] (2.55ns)   --->   "%add_ln958_8 = add nsw i32 -25, %sub_ln944_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 929 'add' 'add_ln958_8' <Predicate = (!icmp_ln935_8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 930 [1/1] (2.55ns)   --->   "%sub_ln958_8 = sub i32 25, %sub_ln944_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 930 'sub' 'sub_ln958_8' <Predicate = (!icmp_ln935_8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 931 [1/1] (2.55ns)   --->   "%add_ln944_17 = add nsw i32 -24, %sub_ln944_33" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 931 'add' 'add_ln944_17' <Predicate = (!icmp_ln935_33)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 932 [1/1] (0.00ns)   --->   "%tmp_234 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_17, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 932 'partselect' 'tmp_234' <Predicate = (!icmp_ln935_33)> <Delay = 0.00>
ST_7 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_35)   --->   "%zext_ln947_17 = zext i5 %sub_ln947_17 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 933 'zext' 'zext_ln947_17' <Predicate = (!icmp_ln935_33)> <Delay = 0.00>
ST_7 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_35)   --->   "%lshr_ln947_17 = lshr i16 -1, %zext_ln947_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 934 'lshr' 'lshr_ln947_17' <Predicate = (!icmp_ln935_33)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_35)   --->   "%and_ln947_67 = and i16 %select_ln938_17, %lshr_ln947_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 935 'and' 'and_ln947_67' <Predicate = (!icmp_ln935_33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 936 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_35 = icmp ne i16 %and_ln947_67, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 936 'icmp' 'icmp_ln947_35' <Predicate = (!icmp_ln935_33)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 937 [1/1] (2.55ns)   --->   "%add_ln958_33 = add nsw i32 -25, %sub_ln944_33" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 937 'add' 'add_ln958_33' <Predicate = (!icmp_ln935_33)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 938 [1/1] (2.55ns)   --->   "%sub_ln958_33 = sub i32 25, %sub_ln944_33" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 938 'sub' 'sub_ln958_33' <Predicate = (!icmp_ln935_33)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 939 [1/1] (2.55ns)   --->   "%add_ln944_18 = add nsw i32 -24, %sub_ln944_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 939 'add' 'add_ln944_18' <Predicate = (!icmp_ln935_9)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_240 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_18, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 940 'partselect' 'tmp_240' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_7 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_37)   --->   "%zext_ln947_18 = zext i5 %sub_ln947_18 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 941 'zext' 'zext_ln947_18' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_7 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_37)   --->   "%lshr_ln947_18 = lshr i16 -1, %zext_ln947_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 942 'lshr' 'lshr_ln947_18' <Predicate = (!icmp_ln935_9)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_37)   --->   "%and_ln947_68 = and i16 %select_ln938_18, %lshr_ln947_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 943 'and' 'and_ln947_68' <Predicate = (!icmp_ln935_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 944 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_37 = icmp ne i16 %and_ln947_68, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 944 'icmp' 'icmp_ln947_37' <Predicate = (!icmp_ln935_9)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 945 [1/1] (2.55ns)   --->   "%add_ln958_9 = add nsw i32 -25, %sub_ln944_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 945 'add' 'add_ln958_9' <Predicate = (!icmp_ln935_9)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 946 [1/1] (2.55ns)   --->   "%sub_ln958_9 = sub i32 25, %sub_ln944_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 946 'sub' 'sub_ln958_9' <Predicate = (!icmp_ln935_9)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 947 [1/1] (2.55ns)   --->   "%add_ln944_19 = add nsw i32 -24, %sub_ln944_34" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 947 'add' 'add_ln944_19' <Predicate = (!icmp_ln935_34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_244 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_19, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 948 'partselect' 'tmp_244' <Predicate = (!icmp_ln935_34)> <Delay = 0.00>
ST_7 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_39)   --->   "%zext_ln947_19 = zext i5 %sub_ln947_19 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 949 'zext' 'zext_ln947_19' <Predicate = (!icmp_ln935_34)> <Delay = 0.00>
ST_7 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_39)   --->   "%lshr_ln947_19 = lshr i16 -1, %zext_ln947_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 950 'lshr' 'lshr_ln947_19' <Predicate = (!icmp_ln935_34)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_39)   --->   "%and_ln947_69 = and i16 %select_ln938_19, %lshr_ln947_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 951 'and' 'and_ln947_69' <Predicate = (!icmp_ln935_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 952 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_39 = icmp ne i16 %and_ln947_69, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 952 'icmp' 'icmp_ln947_39' <Predicate = (!icmp_ln935_34)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 953 [1/1] (2.55ns)   --->   "%add_ln958_34 = add nsw i32 -25, %sub_ln944_34" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 953 'add' 'add_ln958_34' <Predicate = (!icmp_ln935_34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 954 [1/1] (2.55ns)   --->   "%sub_ln958_34 = sub i32 25, %sub_ln944_34" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 954 'sub' 'sub_ln958_34' <Predicate = (!icmp_ln935_34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 955 [1/1] (2.55ns)   --->   "%add_ln944_20 = add nsw i32 -24, %sub_ln944_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 955 'add' 'add_ln944_20' <Predicate = (!icmp_ln935_10)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_250 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_20, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 956 'partselect' 'tmp_250' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_7 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_41)   --->   "%zext_ln947_20 = zext i5 %sub_ln947_20 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 957 'zext' 'zext_ln947_20' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_7 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_41)   --->   "%lshr_ln947_20 = lshr i16 -1, %zext_ln947_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 958 'lshr' 'lshr_ln947_20' <Predicate = (!icmp_ln935_10)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_41)   --->   "%and_ln947_70 = and i16 %select_ln938_20, %lshr_ln947_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 959 'and' 'and_ln947_70' <Predicate = (!icmp_ln935_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 960 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_41 = icmp ne i16 %and_ln947_70, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 960 'icmp' 'icmp_ln947_41' <Predicate = (!icmp_ln935_10)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 961 [1/1] (2.55ns)   --->   "%add_ln958_10 = add nsw i32 -25, %sub_ln944_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 961 'add' 'add_ln958_10' <Predicate = (!icmp_ln935_10)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 962 [1/1] (2.55ns)   --->   "%sub_ln958_10 = sub i32 25, %sub_ln944_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 962 'sub' 'sub_ln958_10' <Predicate = (!icmp_ln935_10)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 963 [1/1] (2.55ns)   --->   "%add_ln944_21 = add nsw i32 -24, %sub_ln944_35" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 963 'add' 'add_ln944_21' <Predicate = (!icmp_ln935_35)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_254 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_21, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 964 'partselect' 'tmp_254' <Predicate = (!icmp_ln935_35)> <Delay = 0.00>
ST_7 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_43)   --->   "%zext_ln947_21 = zext i5 %sub_ln947_21 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 965 'zext' 'zext_ln947_21' <Predicate = (!icmp_ln935_35)> <Delay = 0.00>
ST_7 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_43)   --->   "%lshr_ln947_21 = lshr i16 -1, %zext_ln947_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 966 'lshr' 'lshr_ln947_21' <Predicate = (!icmp_ln935_35)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_43)   --->   "%and_ln947_71 = and i16 %select_ln938_21, %lshr_ln947_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 967 'and' 'and_ln947_71' <Predicate = (!icmp_ln935_35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 968 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_43 = icmp ne i16 %and_ln947_71, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 968 'icmp' 'icmp_ln947_43' <Predicate = (!icmp_ln935_35)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 969 [1/1] (2.55ns)   --->   "%add_ln958_35 = add nsw i32 -25, %sub_ln944_35" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 969 'add' 'add_ln958_35' <Predicate = (!icmp_ln935_35)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 970 [1/1] (2.55ns)   --->   "%sub_ln958_35 = sub i32 25, %sub_ln944_35" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 970 'sub' 'sub_ln958_35' <Predicate = (!icmp_ln935_35)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 971 [1/1] (2.55ns)   --->   "%add_ln944_22 = add nsw i32 -24, %sub_ln944_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 971 'add' 'add_ln944_22' <Predicate = (!icmp_ln935_11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 972 [1/1] (0.00ns)   --->   "%tmp_260 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_22, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 972 'partselect' 'tmp_260' <Predicate = (!icmp_ln935_11)> <Delay = 0.00>
ST_7 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_45)   --->   "%zext_ln947_22 = zext i5 %sub_ln947_22 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 973 'zext' 'zext_ln947_22' <Predicate = (!icmp_ln935_11)> <Delay = 0.00>
ST_7 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_45)   --->   "%lshr_ln947_22 = lshr i16 -1, %zext_ln947_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 974 'lshr' 'lshr_ln947_22' <Predicate = (!icmp_ln935_11)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_45)   --->   "%and_ln947_72 = and i16 %select_ln938_22, %lshr_ln947_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 975 'and' 'and_ln947_72' <Predicate = (!icmp_ln935_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 976 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_45 = icmp ne i16 %and_ln947_72, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 976 'icmp' 'icmp_ln947_45' <Predicate = (!icmp_ln935_11)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 977 [1/1] (2.55ns)   --->   "%add_ln958_11 = add nsw i32 -25, %sub_ln944_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 977 'add' 'add_ln958_11' <Predicate = (!icmp_ln935_11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 978 [1/1] (2.55ns)   --->   "%sub_ln958_11 = sub i32 25, %sub_ln944_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 978 'sub' 'sub_ln958_11' <Predicate = (!icmp_ln935_11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 979 [1/1] (2.55ns)   --->   "%add_ln944_23 = add nsw i32 -24, %sub_ln944_36" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 979 'add' 'add_ln944_23' <Predicate = (!icmp_ln935_36)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_264 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_23, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 980 'partselect' 'tmp_264' <Predicate = (!icmp_ln935_36)> <Delay = 0.00>
ST_7 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_47)   --->   "%zext_ln947_23 = zext i5 %sub_ln947_23 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 981 'zext' 'zext_ln947_23' <Predicate = (!icmp_ln935_36)> <Delay = 0.00>
ST_7 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_47)   --->   "%lshr_ln947_23 = lshr i16 -1, %zext_ln947_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 982 'lshr' 'lshr_ln947_23' <Predicate = (!icmp_ln935_36)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_47)   --->   "%and_ln947_73 = and i16 %select_ln938_23, %lshr_ln947_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 983 'and' 'and_ln947_73' <Predicate = (!icmp_ln935_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 984 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_47 = icmp ne i16 %and_ln947_73, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 984 'icmp' 'icmp_ln947_47' <Predicate = (!icmp_ln935_36)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 985 [1/1] (2.55ns)   --->   "%add_ln958_36 = add nsw i32 -25, %sub_ln944_36" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 985 'add' 'add_ln958_36' <Predicate = (!icmp_ln935_36)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 986 [1/1] (2.55ns)   --->   "%sub_ln958_36 = sub i32 25, %sub_ln944_36" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 986 'sub' 'sub_ln958_36' <Predicate = (!icmp_ln935_36)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 987 [1/1] (2.55ns)   --->   "%add_ln944_24 = add nsw i32 -24, %sub_ln944_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 987 'add' 'add_ln944_24' <Predicate = (!icmp_ln935_12)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 988 [1/1] (0.00ns)   --->   "%tmp_270 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_24, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 988 'partselect' 'tmp_270' <Predicate = (!icmp_ln935_12)> <Delay = 0.00>
ST_7 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_49)   --->   "%zext_ln947_24 = zext i5 %sub_ln947_24 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 989 'zext' 'zext_ln947_24' <Predicate = (!icmp_ln935_12)> <Delay = 0.00>
ST_7 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_49)   --->   "%lshr_ln947_24 = lshr i16 -1, %zext_ln947_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 990 'lshr' 'lshr_ln947_24' <Predicate = (!icmp_ln935_12)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_49)   --->   "%and_ln947_74 = and i16 %select_ln938_24, %lshr_ln947_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 991 'and' 'and_ln947_74' <Predicate = (!icmp_ln935_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 992 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_49 = icmp ne i16 %and_ln947_74, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 992 'icmp' 'icmp_ln947_49' <Predicate = (!icmp_ln935_12)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 993 [1/1] (2.55ns)   --->   "%add_ln958_12 = add nsw i32 -25, %sub_ln944_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 993 'add' 'add_ln958_12' <Predicate = (!icmp_ln935_12)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 994 [1/1] (2.55ns)   --->   "%sub_ln958_12 = sub i32 25, %sub_ln944_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 994 'sub' 'sub_ln958_12' <Predicate = (!icmp_ln935_12)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 995 [1/1] (2.55ns)   --->   "%add_ln944_25 = add nsw i32 -24, %sub_ln944_37" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 995 'add' 'add_ln944_25' <Predicate = (!icmp_ln935_37)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 996 [1/1] (0.00ns)   --->   "%tmp_274 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_25, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 996 'partselect' 'tmp_274' <Predicate = (!icmp_ln935_37)> <Delay = 0.00>
ST_7 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_51)   --->   "%zext_ln947_25 = zext i5 %sub_ln947_25 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 997 'zext' 'zext_ln947_25' <Predicate = (!icmp_ln935_37)> <Delay = 0.00>
ST_7 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_51)   --->   "%lshr_ln947_25 = lshr i16 -1, %zext_ln947_25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 998 'lshr' 'lshr_ln947_25' <Predicate = (!icmp_ln935_37)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_51)   --->   "%and_ln947_75 = and i16 %select_ln938_25, %lshr_ln947_25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 999 'and' 'and_ln947_75' <Predicate = (!icmp_ln935_37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1000 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_51 = icmp ne i16 %and_ln947_75, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1000 'icmp' 'icmp_ln947_51' <Predicate = (!icmp_ln935_37)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1001 [1/1] (2.55ns)   --->   "%add_ln958_37 = add nsw i32 -25, %sub_ln944_37" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1001 'add' 'add_ln958_37' <Predicate = (!icmp_ln935_37)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1002 [1/1] (2.55ns)   --->   "%sub_ln958_37 = sub i32 25, %sub_ln944_37" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1002 'sub' 'sub_ln958_37' <Predicate = (!icmp_ln935_37)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1003 [1/1] (2.55ns)   --->   "%add_ln944_26 = add nsw i32 -24, %sub_ln944_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1003 'add' 'add_ln944_26' <Predicate = (!icmp_ln935_13)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1004 [1/1] (0.00ns)   --->   "%tmp_280 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_26, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1004 'partselect' 'tmp_280' <Predicate = (!icmp_ln935_13)> <Delay = 0.00>
ST_7 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_53)   --->   "%zext_ln947_26 = zext i5 %sub_ln947_26 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1005 'zext' 'zext_ln947_26' <Predicate = (!icmp_ln935_13)> <Delay = 0.00>
ST_7 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_53)   --->   "%lshr_ln947_26 = lshr i16 -1, %zext_ln947_26" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1006 'lshr' 'lshr_ln947_26' <Predicate = (!icmp_ln935_13)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_53)   --->   "%and_ln947_76 = and i16 %select_ln938_26, %lshr_ln947_26" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1007 'and' 'and_ln947_76' <Predicate = (!icmp_ln935_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1008 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_53 = icmp ne i16 %and_ln947_76, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1008 'icmp' 'icmp_ln947_53' <Predicate = (!icmp_ln935_13)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1009 [1/1] (2.55ns)   --->   "%add_ln958_13 = add nsw i32 -25, %sub_ln944_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1009 'add' 'add_ln958_13' <Predicate = (!icmp_ln935_13)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1010 [1/1] (2.55ns)   --->   "%sub_ln958_13 = sub i32 25, %sub_ln944_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1010 'sub' 'sub_ln958_13' <Predicate = (!icmp_ln935_13)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1011 [1/1] (2.55ns)   --->   "%add_ln944_27 = add nsw i32 -24, %sub_ln944_38" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1011 'add' 'add_ln944_27' <Predicate = (!icmp_ln935_38)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_284 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_27, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1012 'partselect' 'tmp_284' <Predicate = (!icmp_ln935_38)> <Delay = 0.00>
ST_7 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_55)   --->   "%zext_ln947_27 = zext i5 %sub_ln947_27 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1013 'zext' 'zext_ln947_27' <Predicate = (!icmp_ln935_38)> <Delay = 0.00>
ST_7 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_55)   --->   "%lshr_ln947_27 = lshr i16 -1, %zext_ln947_27" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1014 'lshr' 'lshr_ln947_27' <Predicate = (!icmp_ln935_38)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_55)   --->   "%and_ln947_77 = and i16 %select_ln938_27, %lshr_ln947_27" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1015 'and' 'and_ln947_77' <Predicate = (!icmp_ln935_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1016 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_55 = icmp ne i16 %and_ln947_77, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1016 'icmp' 'icmp_ln947_55' <Predicate = (!icmp_ln935_38)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1017 [1/1] (2.55ns)   --->   "%add_ln958_38 = add nsw i32 -25, %sub_ln944_38" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1017 'add' 'add_ln958_38' <Predicate = (!icmp_ln935_38)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1018 [1/1] (2.55ns)   --->   "%sub_ln958_38 = sub i32 25, %sub_ln944_38" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1018 'sub' 'sub_ln958_38' <Predicate = (!icmp_ln935_38)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1019 [1/1] (2.55ns)   --->   "%add_ln944_28 = add nsw i32 -24, %sub_ln944_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1019 'add' 'add_ln944_28' <Predicate = (!icmp_ln935_14)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1020 [1/1] (0.00ns)   --->   "%tmp_290 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_28, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1020 'partselect' 'tmp_290' <Predicate = (!icmp_ln935_14)> <Delay = 0.00>
ST_7 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_57)   --->   "%zext_ln947_28 = zext i5 %sub_ln947_28 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1021 'zext' 'zext_ln947_28' <Predicate = (!icmp_ln935_14)> <Delay = 0.00>
ST_7 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_57)   --->   "%lshr_ln947_28 = lshr i16 -1, %zext_ln947_28" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1022 'lshr' 'lshr_ln947_28' <Predicate = (!icmp_ln935_14)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_57)   --->   "%and_ln947_78 = and i16 %select_ln938_28, %lshr_ln947_28" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1023 'and' 'and_ln947_78' <Predicate = (!icmp_ln935_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1024 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_57 = icmp ne i16 %and_ln947_78, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1024 'icmp' 'icmp_ln947_57' <Predicate = (!icmp_ln935_14)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1025 [1/1] (2.55ns)   --->   "%add_ln958_14 = add nsw i32 -25, %sub_ln944_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1025 'add' 'add_ln958_14' <Predicate = (!icmp_ln935_14)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1026 [1/1] (2.55ns)   --->   "%sub_ln958_14 = sub i32 25, %sub_ln944_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1026 'sub' 'sub_ln958_14' <Predicate = (!icmp_ln935_14)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1027 [1/1] (2.55ns)   --->   "%add_ln944_29 = add nsw i32 -24, %sub_ln944_39" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1027 'add' 'add_ln944_29' <Predicate = (!icmp_ln935_39)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1028 [1/1] (0.00ns)   --->   "%tmp_294 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_29, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1028 'partselect' 'tmp_294' <Predicate = (!icmp_ln935_39)> <Delay = 0.00>
ST_7 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_59)   --->   "%zext_ln947_29 = zext i5 %sub_ln947_29 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1029 'zext' 'zext_ln947_29' <Predicate = (!icmp_ln935_39)> <Delay = 0.00>
ST_7 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_59)   --->   "%lshr_ln947_29 = lshr i16 -1, %zext_ln947_29" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1030 'lshr' 'lshr_ln947_29' <Predicate = (!icmp_ln935_39)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_59)   --->   "%and_ln947_79 = and i16 %select_ln938_29, %lshr_ln947_29" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1031 'and' 'and_ln947_79' <Predicate = (!icmp_ln935_39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1032 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_59 = icmp ne i16 %and_ln947_79, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1032 'icmp' 'icmp_ln947_59' <Predicate = (!icmp_ln935_39)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1033 [1/1] (2.55ns)   --->   "%add_ln958_39 = add nsw i32 -25, %sub_ln944_39" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1033 'add' 'add_ln958_39' <Predicate = (!icmp_ln935_39)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1034 [1/1] (2.55ns)   --->   "%sub_ln958_39 = sub i32 25, %sub_ln944_39" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1034 'sub' 'sub_ln958_39' <Predicate = (!icmp_ln935_39)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1035 [1/1] (2.55ns)   --->   "%add_ln944_30 = add nsw i32 -24, %sub_ln944_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1035 'add' 'add_ln944_30' <Predicate = (!icmp_ln935_15)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1036 [1/1] (0.00ns)   --->   "%tmp_300 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_30, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1036 'partselect' 'tmp_300' <Predicate = (!icmp_ln935_15)> <Delay = 0.00>
ST_7 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_61)   --->   "%zext_ln947_30 = zext i5 %sub_ln947_30 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1037 'zext' 'zext_ln947_30' <Predicate = (!icmp_ln935_15)> <Delay = 0.00>
ST_7 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_61)   --->   "%lshr_ln947_30 = lshr i16 -1, %zext_ln947_30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1038 'lshr' 'lshr_ln947_30' <Predicate = (!icmp_ln935_15)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_61)   --->   "%and_ln947_80 = and i16 %select_ln938_30, %lshr_ln947_30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1039 'and' 'and_ln947_80' <Predicate = (!icmp_ln935_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1040 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_61 = icmp ne i16 %and_ln947_80, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1040 'icmp' 'icmp_ln947_61' <Predicate = (!icmp_ln935_15)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1041 [1/1] (2.55ns)   --->   "%add_ln958_15 = add nsw i32 -25, %sub_ln944_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1041 'add' 'add_ln958_15' <Predicate = (!icmp_ln935_15)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1042 [1/1] (2.55ns)   --->   "%sub_ln958_15 = sub i32 25, %sub_ln944_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1042 'sub' 'sub_ln958_15' <Predicate = (!icmp_ln935_15)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1043 [1/1] (2.55ns)   --->   "%add_ln944_31 = add nsw i32 -24, %sub_ln944_40" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1043 'add' 'add_ln944_31' <Predicate = (!icmp_ln935_40)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1044 [1/1] (0.00ns)   --->   "%tmp_304 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_31, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1044 'partselect' 'tmp_304' <Predicate = (!icmp_ln935_40)> <Delay = 0.00>
ST_7 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_63)   --->   "%zext_ln947_31 = zext i5 %sub_ln947_31 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1045 'zext' 'zext_ln947_31' <Predicate = (!icmp_ln935_40)> <Delay = 0.00>
ST_7 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_63)   --->   "%lshr_ln947_31 = lshr i16 -1, %zext_ln947_31" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1046 'lshr' 'lshr_ln947_31' <Predicate = (!icmp_ln935_40)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_63)   --->   "%and_ln947_81 = and i16 %select_ln938_31, %lshr_ln947_31" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1047 'and' 'and_ln947_81' <Predicate = (!icmp_ln935_40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1048 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_63 = icmp ne i16 %and_ln947_81, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1048 'icmp' 'icmp_ln947_63' <Predicate = (!icmp_ln935_40)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1049 [1/1] (2.55ns)   --->   "%add_ln958_40 = add nsw i32 -25, %sub_ln944_40" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1049 'add' 'add_ln958_40' <Predicate = (!icmp_ln935_40)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1050 [1/1] (2.55ns)   --->   "%sub_ln958_40 = sub i32 25, %sub_ln944_40" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1050 'sub' 'sub_ln958_40' <Predicate = (!icmp_ln935_40)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1051 [1/1] (2.55ns)   --->   "%add_ln944_32 = add nsw i32 -24, %sub_ln944_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1051 'add' 'add_ln944_32' <Predicate = (!icmp_ln935_16)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1052 [1/1] (0.00ns)   --->   "%tmp_310 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_32, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1052 'partselect' 'tmp_310' <Predicate = (!icmp_ln935_16)> <Delay = 0.00>
ST_7 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_65)   --->   "%zext_ln947_32 = zext i5 %sub_ln947_32 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1053 'zext' 'zext_ln947_32' <Predicate = (!icmp_ln935_16)> <Delay = 0.00>
ST_7 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_65)   --->   "%lshr_ln947_32 = lshr i16 -1, %zext_ln947_32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1054 'lshr' 'lshr_ln947_32' <Predicate = (!icmp_ln935_16)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_65)   --->   "%and_ln947_82 = and i16 %select_ln938_32, %lshr_ln947_32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1055 'and' 'and_ln947_82' <Predicate = (!icmp_ln935_16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1056 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_65 = icmp ne i16 %and_ln947_82, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1056 'icmp' 'icmp_ln947_65' <Predicate = (!icmp_ln935_16)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1057 [1/1] (2.55ns)   --->   "%add_ln958_16 = add nsw i32 -25, %sub_ln944_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1057 'add' 'add_ln958_16' <Predicate = (!icmp_ln935_16)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1058 [1/1] (2.55ns)   --->   "%sub_ln958_16 = sub i32 25, %sub_ln944_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1058 'sub' 'sub_ln958_16' <Predicate = (!icmp_ln935_16)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1059 [1/1] (2.55ns)   --->   "%add_ln944_33 = add nsw i32 -24, %sub_ln944_41" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1059 'add' 'add_ln944_33' <Predicate = (!icmp_ln935_41)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1060 [1/1] (0.00ns)   --->   "%tmp_314 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_33, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1060 'partselect' 'tmp_314' <Predicate = (!icmp_ln935_41)> <Delay = 0.00>
ST_7 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_67)   --->   "%zext_ln947_33 = zext i5 %sub_ln947_33 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1061 'zext' 'zext_ln947_33' <Predicate = (!icmp_ln935_41)> <Delay = 0.00>
ST_7 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_67)   --->   "%lshr_ln947_33 = lshr i16 -1, %zext_ln947_33" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1062 'lshr' 'lshr_ln947_33' <Predicate = (!icmp_ln935_41)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_67)   --->   "%and_ln947_83 = and i16 %select_ln938_33, %lshr_ln947_33" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1063 'and' 'and_ln947_83' <Predicate = (!icmp_ln935_41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1064 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_67 = icmp ne i16 %and_ln947_83, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1064 'icmp' 'icmp_ln947_67' <Predicate = (!icmp_ln935_41)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1065 [1/1] (2.55ns)   --->   "%add_ln958_41 = add nsw i32 -25, %sub_ln944_41" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1065 'add' 'add_ln958_41' <Predicate = (!icmp_ln935_41)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1066 [1/1] (2.55ns)   --->   "%sub_ln958_41 = sub i32 25, %sub_ln944_41" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1066 'sub' 'sub_ln958_41' <Predicate = (!icmp_ln935_41)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1067 [1/1] (2.55ns)   --->   "%add_ln944_34 = add nsw i32 -24, %sub_ln944_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1067 'add' 'add_ln944_34' <Predicate = (!icmp_ln935_17)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1068 [1/1] (0.00ns)   --->   "%tmp_320 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_34, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1068 'partselect' 'tmp_320' <Predicate = (!icmp_ln935_17)> <Delay = 0.00>
ST_7 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_69)   --->   "%zext_ln947_34 = zext i5 %sub_ln947_34 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1069 'zext' 'zext_ln947_34' <Predicate = (!icmp_ln935_17)> <Delay = 0.00>
ST_7 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_69)   --->   "%lshr_ln947_34 = lshr i16 -1, %zext_ln947_34" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1070 'lshr' 'lshr_ln947_34' <Predicate = (!icmp_ln935_17)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_69)   --->   "%and_ln947_84 = and i16 %select_ln938_34, %lshr_ln947_34" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1071 'and' 'and_ln947_84' <Predicate = (!icmp_ln935_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1072 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_69 = icmp ne i16 %and_ln947_84, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1072 'icmp' 'icmp_ln947_69' <Predicate = (!icmp_ln935_17)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1073 [1/1] (2.55ns)   --->   "%add_ln958_17 = add nsw i32 -25, %sub_ln944_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1073 'add' 'add_ln958_17' <Predicate = (!icmp_ln935_17)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1074 [1/1] (2.55ns)   --->   "%sub_ln958_17 = sub i32 25, %sub_ln944_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1074 'sub' 'sub_ln958_17' <Predicate = (!icmp_ln935_17)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1075 [1/1] (2.55ns)   --->   "%add_ln944_35 = add nsw i32 -24, %sub_ln944_42" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1075 'add' 'add_ln944_35' <Predicate = (!icmp_ln935_42)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1076 [1/1] (0.00ns)   --->   "%tmp_324 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_35, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1076 'partselect' 'tmp_324' <Predicate = (!icmp_ln935_42)> <Delay = 0.00>
ST_7 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_71)   --->   "%zext_ln947_35 = zext i5 %sub_ln947_35 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1077 'zext' 'zext_ln947_35' <Predicate = (!icmp_ln935_42)> <Delay = 0.00>
ST_7 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_71)   --->   "%lshr_ln947_35 = lshr i16 -1, %zext_ln947_35" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1078 'lshr' 'lshr_ln947_35' <Predicate = (!icmp_ln935_42)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_71)   --->   "%and_ln947_85 = and i16 %select_ln938_35, %lshr_ln947_35" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1079 'and' 'and_ln947_85' <Predicate = (!icmp_ln935_42)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1080 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_71 = icmp ne i16 %and_ln947_85, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1080 'icmp' 'icmp_ln947_71' <Predicate = (!icmp_ln935_42)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1081 [1/1] (2.55ns)   --->   "%add_ln958_42 = add nsw i32 -25, %sub_ln944_42" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1081 'add' 'add_ln958_42' <Predicate = (!icmp_ln935_42)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1082 [1/1] (2.55ns)   --->   "%sub_ln958_42 = sub i32 25, %sub_ln944_42" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1082 'sub' 'sub_ln958_42' <Predicate = (!icmp_ln935_42)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1083 [1/1] (2.55ns)   --->   "%add_ln944_36 = add nsw i32 -24, %sub_ln944_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1083 'add' 'add_ln944_36' <Predicate = (!icmp_ln935_18)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_330 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_36, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1084 'partselect' 'tmp_330' <Predicate = (!icmp_ln935_18)> <Delay = 0.00>
ST_7 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_73)   --->   "%zext_ln947_36 = zext i5 %sub_ln947_36 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1085 'zext' 'zext_ln947_36' <Predicate = (!icmp_ln935_18)> <Delay = 0.00>
ST_7 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_73)   --->   "%lshr_ln947_36 = lshr i16 -1, %zext_ln947_36" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1086 'lshr' 'lshr_ln947_36' <Predicate = (!icmp_ln935_18)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_73)   --->   "%and_ln947_86 = and i16 %select_ln938_36, %lshr_ln947_36" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1087 'and' 'and_ln947_86' <Predicate = (!icmp_ln935_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1088 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_73 = icmp ne i16 %and_ln947_86, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1088 'icmp' 'icmp_ln947_73' <Predicate = (!icmp_ln935_18)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1089 [1/1] (2.55ns)   --->   "%add_ln958_18 = add nsw i32 -25, %sub_ln944_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1089 'add' 'add_ln958_18' <Predicate = (!icmp_ln935_18)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1090 [1/1] (2.55ns)   --->   "%sub_ln958_18 = sub i32 25, %sub_ln944_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1090 'sub' 'sub_ln958_18' <Predicate = (!icmp_ln935_18)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1091 [1/1] (2.55ns)   --->   "%add_ln944_37 = add nsw i32 -24, %sub_ln944_43" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1091 'add' 'add_ln944_37' <Predicate = (!icmp_ln935_43)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1092 [1/1] (0.00ns)   --->   "%tmp_334 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_37, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1092 'partselect' 'tmp_334' <Predicate = (!icmp_ln935_43)> <Delay = 0.00>
ST_7 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_75)   --->   "%zext_ln947_37 = zext i5 %sub_ln947_37 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1093 'zext' 'zext_ln947_37' <Predicate = (!icmp_ln935_43)> <Delay = 0.00>
ST_7 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_75)   --->   "%lshr_ln947_37 = lshr i16 -1, %zext_ln947_37" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1094 'lshr' 'lshr_ln947_37' <Predicate = (!icmp_ln935_43)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_75)   --->   "%and_ln947_87 = and i16 %select_ln938_37, %lshr_ln947_37" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1095 'and' 'and_ln947_87' <Predicate = (!icmp_ln935_43)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1096 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_75 = icmp ne i16 %and_ln947_87, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1096 'icmp' 'icmp_ln947_75' <Predicate = (!icmp_ln935_43)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1097 [1/1] (2.55ns)   --->   "%add_ln958_43 = add nsw i32 -25, %sub_ln944_43" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1097 'add' 'add_ln958_43' <Predicate = (!icmp_ln935_43)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1098 [1/1] (2.55ns)   --->   "%sub_ln958_43 = sub i32 25, %sub_ln944_43" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1098 'sub' 'sub_ln958_43' <Predicate = (!icmp_ln935_43)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1099 [1/1] (2.55ns)   --->   "%add_ln944_38 = add nsw i32 -24, %sub_ln944_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1099 'add' 'add_ln944_38' <Predicate = (!icmp_ln935_19)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1100 [1/1] (0.00ns)   --->   "%tmp_340 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_38, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1100 'partselect' 'tmp_340' <Predicate = (!icmp_ln935_19)> <Delay = 0.00>
ST_7 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_77)   --->   "%zext_ln947_38 = zext i5 %sub_ln947_38 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1101 'zext' 'zext_ln947_38' <Predicate = (!icmp_ln935_19)> <Delay = 0.00>
ST_7 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_77)   --->   "%lshr_ln947_38 = lshr i16 -1, %zext_ln947_38" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1102 'lshr' 'lshr_ln947_38' <Predicate = (!icmp_ln935_19)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_77)   --->   "%and_ln947_88 = and i16 %select_ln938_38, %lshr_ln947_38" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1103 'and' 'and_ln947_88' <Predicate = (!icmp_ln935_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1104 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_77 = icmp ne i16 %and_ln947_88, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1104 'icmp' 'icmp_ln947_77' <Predicate = (!icmp_ln935_19)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1105 [1/1] (2.55ns)   --->   "%add_ln958_19 = add nsw i32 -25, %sub_ln944_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1105 'add' 'add_ln958_19' <Predicate = (!icmp_ln935_19)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1106 [1/1] (2.55ns)   --->   "%sub_ln958_19 = sub i32 25, %sub_ln944_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1106 'sub' 'sub_ln958_19' <Predicate = (!icmp_ln935_19)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1107 [1/1] (2.55ns)   --->   "%add_ln944_39 = add nsw i32 -24, %sub_ln944_44" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1107 'add' 'add_ln944_39' <Predicate = (!icmp_ln935_44)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1108 [1/1] (0.00ns)   --->   "%tmp_344 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_39, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1108 'partselect' 'tmp_344' <Predicate = (!icmp_ln935_44)> <Delay = 0.00>
ST_7 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_79)   --->   "%zext_ln947_39 = zext i5 %sub_ln947_39 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1109 'zext' 'zext_ln947_39' <Predicate = (!icmp_ln935_44)> <Delay = 0.00>
ST_7 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_79)   --->   "%lshr_ln947_39 = lshr i16 -1, %zext_ln947_39" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1110 'lshr' 'lshr_ln947_39' <Predicate = (!icmp_ln935_44)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_79)   --->   "%and_ln947_89 = and i16 %select_ln938_39, %lshr_ln947_39" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1111 'and' 'and_ln947_89' <Predicate = (!icmp_ln935_44)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1112 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_79 = icmp ne i16 %and_ln947_89, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1112 'icmp' 'icmp_ln947_79' <Predicate = (!icmp_ln935_44)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1113 [1/1] (2.55ns)   --->   "%add_ln958_44 = add nsw i32 -25, %sub_ln944_44" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1113 'add' 'add_ln958_44' <Predicate = (!icmp_ln935_44)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1114 [1/1] (2.55ns)   --->   "%sub_ln958_44 = sub i32 25, %sub_ln944_44" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1114 'sub' 'sub_ln958_44' <Predicate = (!icmp_ln935_44)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1115 [1/1] (2.55ns)   --->   "%add_ln944_40 = add nsw i32 -24, %sub_ln944_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1115 'add' 'add_ln944_40' <Predicate = (!icmp_ln935_20)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1116 [1/1] (0.00ns)   --->   "%tmp_350 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_40, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1116 'partselect' 'tmp_350' <Predicate = (!icmp_ln935_20)> <Delay = 0.00>
ST_7 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_81)   --->   "%zext_ln947_40 = zext i5 %sub_ln947_40 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1117 'zext' 'zext_ln947_40' <Predicate = (!icmp_ln935_20)> <Delay = 0.00>
ST_7 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_81)   --->   "%lshr_ln947_40 = lshr i16 -1, %zext_ln947_40" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1118 'lshr' 'lshr_ln947_40' <Predicate = (!icmp_ln935_20)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_81)   --->   "%and_ln947_90 = and i16 %select_ln938_40, %lshr_ln947_40" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1119 'and' 'and_ln947_90' <Predicate = (!icmp_ln935_20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1120 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_81 = icmp ne i16 %and_ln947_90, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1120 'icmp' 'icmp_ln947_81' <Predicate = (!icmp_ln935_20)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1121 [1/1] (2.55ns)   --->   "%add_ln958_20 = add nsw i32 -25, %sub_ln944_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1121 'add' 'add_ln958_20' <Predicate = (!icmp_ln935_20)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1122 [1/1] (2.55ns)   --->   "%sub_ln958_20 = sub i32 25, %sub_ln944_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1122 'sub' 'sub_ln958_20' <Predicate = (!icmp_ln935_20)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1123 [1/1] (2.55ns)   --->   "%add_ln944_41 = add nsw i32 -24, %sub_ln944_45" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1123 'add' 'add_ln944_41' <Predicate = (!icmp_ln935_45)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1124 [1/1] (0.00ns)   --->   "%tmp_354 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_41, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1124 'partselect' 'tmp_354' <Predicate = (!icmp_ln935_45)> <Delay = 0.00>
ST_7 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_83)   --->   "%zext_ln947_41 = zext i5 %sub_ln947_41 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1125 'zext' 'zext_ln947_41' <Predicate = (!icmp_ln935_45)> <Delay = 0.00>
ST_7 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_83)   --->   "%lshr_ln947_41 = lshr i16 -1, %zext_ln947_41" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1126 'lshr' 'lshr_ln947_41' <Predicate = (!icmp_ln935_45)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_83)   --->   "%and_ln947_91 = and i16 %select_ln938_41, %lshr_ln947_41" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1127 'and' 'and_ln947_91' <Predicate = (!icmp_ln935_45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1128 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_83 = icmp ne i16 %and_ln947_91, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1128 'icmp' 'icmp_ln947_83' <Predicate = (!icmp_ln935_45)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1129 [1/1] (2.55ns)   --->   "%add_ln958_45 = add nsw i32 -25, %sub_ln944_45" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1129 'add' 'add_ln958_45' <Predicate = (!icmp_ln935_45)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1130 [1/1] (2.55ns)   --->   "%sub_ln958_45 = sub i32 25, %sub_ln944_45" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1130 'sub' 'sub_ln958_45' <Predicate = (!icmp_ln935_45)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1131 [1/1] (2.55ns)   --->   "%add_ln944_42 = add nsw i32 -24, %sub_ln944_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1131 'add' 'add_ln944_42' <Predicate = (!icmp_ln935_21)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_360 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_42, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1132 'partselect' 'tmp_360' <Predicate = (!icmp_ln935_21)> <Delay = 0.00>
ST_7 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_85)   --->   "%zext_ln947_42 = zext i5 %sub_ln947_42 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1133 'zext' 'zext_ln947_42' <Predicate = (!icmp_ln935_21)> <Delay = 0.00>
ST_7 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_85)   --->   "%lshr_ln947_42 = lshr i16 -1, %zext_ln947_42" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1134 'lshr' 'lshr_ln947_42' <Predicate = (!icmp_ln935_21)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_85)   --->   "%and_ln947_92 = and i16 %select_ln938_42, %lshr_ln947_42" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1135 'and' 'and_ln947_92' <Predicate = (!icmp_ln935_21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1136 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_85 = icmp ne i16 %and_ln947_92, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1136 'icmp' 'icmp_ln947_85' <Predicate = (!icmp_ln935_21)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1137 [1/1] (2.55ns)   --->   "%add_ln958_21 = add nsw i32 -25, %sub_ln944_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1137 'add' 'add_ln958_21' <Predicate = (!icmp_ln935_21)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1138 [1/1] (2.55ns)   --->   "%sub_ln958_21 = sub i32 25, %sub_ln944_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1138 'sub' 'sub_ln958_21' <Predicate = (!icmp_ln935_21)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1139 [1/1] (2.55ns)   --->   "%add_ln944_43 = add nsw i32 -24, %sub_ln944_46" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1139 'add' 'add_ln944_43' <Predicate = (!icmp_ln935_46)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_364 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_43, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1140 'partselect' 'tmp_364' <Predicate = (!icmp_ln935_46)> <Delay = 0.00>
ST_7 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_87)   --->   "%zext_ln947_43 = zext i5 %sub_ln947_43 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1141 'zext' 'zext_ln947_43' <Predicate = (!icmp_ln935_46)> <Delay = 0.00>
ST_7 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_87)   --->   "%lshr_ln947_43 = lshr i16 -1, %zext_ln947_43" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1142 'lshr' 'lshr_ln947_43' <Predicate = (!icmp_ln935_46)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_87)   --->   "%and_ln947_93 = and i16 %select_ln938_43, %lshr_ln947_43" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1143 'and' 'and_ln947_93' <Predicate = (!icmp_ln935_46)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1144 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_87 = icmp ne i16 %and_ln947_93, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1144 'icmp' 'icmp_ln947_87' <Predicate = (!icmp_ln935_46)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1145 [1/1] (2.55ns)   --->   "%add_ln958_46 = add nsw i32 -25, %sub_ln944_46" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1145 'add' 'add_ln958_46' <Predicate = (!icmp_ln935_46)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1146 [1/1] (2.55ns)   --->   "%sub_ln958_46 = sub i32 25, %sub_ln944_46" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1146 'sub' 'sub_ln958_46' <Predicate = (!icmp_ln935_46)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1147 [1/1] (2.55ns)   --->   "%add_ln944_44 = add nsw i32 -24, %sub_ln944_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1147 'add' 'add_ln944_44' <Predicate = (!icmp_ln935_22)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1148 [1/1] (0.00ns)   --->   "%tmp_370 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_44, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1148 'partselect' 'tmp_370' <Predicate = (!icmp_ln935_22)> <Delay = 0.00>
ST_7 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_89)   --->   "%zext_ln947_44 = zext i5 %sub_ln947_44 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1149 'zext' 'zext_ln947_44' <Predicate = (!icmp_ln935_22)> <Delay = 0.00>
ST_7 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_89)   --->   "%lshr_ln947_44 = lshr i16 -1, %zext_ln947_44" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1150 'lshr' 'lshr_ln947_44' <Predicate = (!icmp_ln935_22)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_89)   --->   "%and_ln947_94 = and i16 %select_ln938_44, %lshr_ln947_44" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1151 'and' 'and_ln947_94' <Predicate = (!icmp_ln935_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1152 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_89 = icmp ne i16 %and_ln947_94, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1152 'icmp' 'icmp_ln947_89' <Predicate = (!icmp_ln935_22)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1153 [1/1] (2.55ns)   --->   "%add_ln958_22 = add nsw i32 -25, %sub_ln944_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1153 'add' 'add_ln958_22' <Predicate = (!icmp_ln935_22)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1154 [1/1] (2.55ns)   --->   "%sub_ln958_22 = sub i32 25, %sub_ln944_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1154 'sub' 'sub_ln958_22' <Predicate = (!icmp_ln935_22)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1155 [1/1] (2.55ns)   --->   "%add_ln944_45 = add nsw i32 -24, %sub_ln944_47" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1155 'add' 'add_ln944_45' <Predicate = (!icmp_ln935_47)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_374 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_45, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1156 'partselect' 'tmp_374' <Predicate = (!icmp_ln935_47)> <Delay = 0.00>
ST_7 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_91)   --->   "%zext_ln947_45 = zext i5 %sub_ln947_45 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1157 'zext' 'zext_ln947_45' <Predicate = (!icmp_ln935_47)> <Delay = 0.00>
ST_7 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_91)   --->   "%lshr_ln947_45 = lshr i16 -1, %zext_ln947_45" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1158 'lshr' 'lshr_ln947_45' <Predicate = (!icmp_ln935_47)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_91)   --->   "%and_ln947_95 = and i16 %select_ln938_45, %lshr_ln947_45" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1159 'and' 'and_ln947_95' <Predicate = (!icmp_ln935_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1160 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_91 = icmp ne i16 %and_ln947_95, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1160 'icmp' 'icmp_ln947_91' <Predicate = (!icmp_ln935_47)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1161 [1/1] (2.55ns)   --->   "%add_ln958_47 = add nsw i32 -25, %sub_ln944_47" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1161 'add' 'add_ln958_47' <Predicate = (!icmp_ln935_47)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1162 [1/1] (2.55ns)   --->   "%sub_ln958_47 = sub i32 25, %sub_ln944_47" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1162 'sub' 'sub_ln958_47' <Predicate = (!icmp_ln935_47)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1163 [1/1] (2.55ns)   --->   "%add_ln944_46 = add nsw i32 -24, %sub_ln944_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1163 'add' 'add_ln944_46' <Predicate = (!icmp_ln935_23)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1164 [1/1] (0.00ns)   --->   "%tmp_380 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_46, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1164 'partselect' 'tmp_380' <Predicate = (!icmp_ln935_23)> <Delay = 0.00>
ST_7 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_93)   --->   "%zext_ln947_46 = zext i5 %sub_ln947_46 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1165 'zext' 'zext_ln947_46' <Predicate = (!icmp_ln935_23)> <Delay = 0.00>
ST_7 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_93)   --->   "%lshr_ln947_46 = lshr i16 -1, %zext_ln947_46" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1166 'lshr' 'lshr_ln947_46' <Predicate = (!icmp_ln935_23)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_93)   --->   "%and_ln947_96 = and i16 %select_ln938_46, %lshr_ln947_46" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1167 'and' 'and_ln947_96' <Predicate = (!icmp_ln935_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1168 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_93 = icmp ne i16 %and_ln947_96, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1168 'icmp' 'icmp_ln947_93' <Predicate = (!icmp_ln935_23)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1169 [1/1] (2.55ns)   --->   "%add_ln958_23 = add nsw i32 -25, %sub_ln944_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1169 'add' 'add_ln958_23' <Predicate = (!icmp_ln935_23)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1170 [1/1] (2.55ns)   --->   "%sub_ln958_23 = sub i32 25, %sub_ln944_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1170 'sub' 'sub_ln958_23' <Predicate = (!icmp_ln935_23)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1171 [1/1] (2.55ns)   --->   "%add_ln944_47 = add nsw i32 -24, %sub_ln944_48" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1171 'add' 'add_ln944_47' <Predicate = (!icmp_ln935_48)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1172 [1/1] (0.00ns)   --->   "%tmp_384 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_47, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1172 'partselect' 'tmp_384' <Predicate = (!icmp_ln935_48)> <Delay = 0.00>
ST_7 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_95)   --->   "%zext_ln947_47 = zext i5 %sub_ln947_47 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1173 'zext' 'zext_ln947_47' <Predicate = (!icmp_ln935_48)> <Delay = 0.00>
ST_7 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_95)   --->   "%lshr_ln947_47 = lshr i16 -1, %zext_ln947_47" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1174 'lshr' 'lshr_ln947_47' <Predicate = (!icmp_ln935_48)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_95)   --->   "%and_ln947_97 = and i16 %select_ln938_47, %lshr_ln947_47" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1175 'and' 'and_ln947_97' <Predicate = (!icmp_ln935_48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1176 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_95 = icmp ne i16 %and_ln947_97, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1176 'icmp' 'icmp_ln947_95' <Predicate = (!icmp_ln935_48)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1177 [1/1] (2.55ns)   --->   "%add_ln958_48 = add nsw i32 -25, %sub_ln944_48" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1177 'add' 'add_ln958_48' <Predicate = (!icmp_ln935_48)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1178 [1/1] (2.55ns)   --->   "%sub_ln958_48 = sub i32 25, %sub_ln944_48" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1178 'sub' 'sub_ln958_48' <Predicate = (!icmp_ln935_48)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1179 [1/1] (2.55ns)   --->   "%add_ln944_48 = add nsw i32 -24, %sub_ln944_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1179 'add' 'add_ln944_48' <Predicate = (!icmp_ln935_24)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_390 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_48, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1180 'partselect' 'tmp_390' <Predicate = (!icmp_ln935_24)> <Delay = 0.00>
ST_7 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_97)   --->   "%zext_ln947_48 = zext i5 %sub_ln947_48 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1181 'zext' 'zext_ln947_48' <Predicate = (!icmp_ln935_24)> <Delay = 0.00>
ST_7 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_97)   --->   "%lshr_ln947_48 = lshr i16 -1, %zext_ln947_48" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1182 'lshr' 'lshr_ln947_48' <Predicate = (!icmp_ln935_24)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_97)   --->   "%and_ln947_98 = and i16 %select_ln938_48, %lshr_ln947_48" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1183 'and' 'and_ln947_98' <Predicate = (!icmp_ln935_24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1184 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_97 = icmp ne i16 %and_ln947_98, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1184 'icmp' 'icmp_ln947_97' <Predicate = (!icmp_ln935_24)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1185 [1/1] (2.55ns)   --->   "%add_ln958_24 = add nsw i32 -25, %sub_ln944_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1185 'add' 'add_ln958_24' <Predicate = (!icmp_ln935_24)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1186 [1/1] (2.55ns)   --->   "%sub_ln958_24 = sub i32 25, %sub_ln944_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1186 'sub' 'sub_ln958_24' <Predicate = (!icmp_ln935_24)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1187 [1/1] (2.55ns)   --->   "%add_ln944_49 = add nsw i32 -24, %sub_ln944_49" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1187 'add' 'add_ln944_49' <Predicate = (!icmp_ln935_49)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1188 [1/1] (0.00ns)   --->   "%tmp_394 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_49, i32 1, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1188 'partselect' 'tmp_394' <Predicate = (!icmp_ln935_49)> <Delay = 0.00>
ST_7 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_99)   --->   "%zext_ln947_49 = zext i5 %sub_ln947_49 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1189 'zext' 'zext_ln947_49' <Predicate = (!icmp_ln935_49)> <Delay = 0.00>
ST_7 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_99)   --->   "%lshr_ln947_49 = lshr i16 -1, %zext_ln947_49" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1190 'lshr' 'lshr_ln947_49' <Predicate = (!icmp_ln935_49)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_99)   --->   "%and_ln947_99 = and i16 %select_ln938_49, %lshr_ln947_49" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1191 'and' 'and_ln947_99' <Predicate = (!icmp_ln935_49)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1192 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_99 = icmp ne i16 %and_ln947_99, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1192 'icmp' 'icmp_ln947_99' <Predicate = (!icmp_ln935_49)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1193 [1/1] (2.55ns)   --->   "%add_ln958_49 = add nsw i32 -25, %sub_ln944_49" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1193 'add' 'add_ln958_49' <Predicate = (!icmp_ln935_49)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1194 [1/1] (2.55ns)   --->   "%sub_ln958_49 = sub i32 25, %sub_ln944_49" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1194 'sub' 'sub_ln958_49' <Predicate = (!icmp_ln935_49)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.60>
ST_8 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node add_ln961)   --->   "%zext_ln958_2 = zext i32 %lshr_ln958 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1195 'zext' 'zext_ln958_2' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node add_ln961)   --->   "%select_ln958 = select i1 %icmp_ln958, i64 %zext_ln958_2, i64 %shl_ln958" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1196 'select' 'select_ln958' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node add_ln961)   --->   "%zext_ln961 = zext i32 %or_ln to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1197 'zext' 'zext_ln961' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 1198 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961 = add i64 %zext_ln961, %select_ln958" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1198 'add' 'add_ln961' <Predicate = (!icmp_ln935)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1199 [1/1] (0.00ns)   --->   "%lshr_ln = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1199 'partselect' 'lshr_ln' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 1200 [1/1] (0.00ns)   --->   "%tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1200 'bitselect' 'tmp_152' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_1)   --->   "%zext_ln958_5 = zext i32 %lshr_ln958_1 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1201 'zext' 'zext_ln958_5' <Predicate = (icmp_ln958_1 & !icmp_ln935_1)> <Delay = 0.00>
ST_8 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_1)   --->   "%select_ln958_1 = select i1 %icmp_ln958_1, i64 %zext_ln958_5, i64 %shl_ln958_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1202 'select' 'select_ln958_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_1)   --->   "%zext_ln961_1 = zext i32 %or_ln949_1 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1203 'zext' 'zext_ln961_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_8 : Operation 1204 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_1 = add i64 %zext_ln961_1, %select_ln958_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1204 'add' 'add_ln961_1' <Predicate = (!icmp_ln935_1)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1205 [1/1] (0.00ns)   --->   "%lshr_ln962_1 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_1, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1205 'partselect' 'lshr_ln962_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_8 : Operation 1206 [1/1] (0.00ns)   --->   "%tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_1, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1206 'bitselect' 'tmp_156' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_8 : Operation 1207 [1/1] (2.47ns)   --->   "%icmp_ln947_4 = icmp sgt i31 %tmp_160, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1207 'icmp' 'icmp_ln947_4' <Predicate = (!icmp_ln935_25)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_s)   --->   "%and_ln947_2 = and i1 %icmp_ln947_4, %icmp_ln947_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1208 'and' 'and_ln947_2' <Predicate = (!icmp_ln935_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_s)   --->   "%tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_2, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1209 'bitselect' 'tmp_161' <Predicate = (!icmp_ln935_25)> <Delay = 0.00>
ST_8 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_s)   --->   "%xor_ln949_2 = xor i1 %tmp_161, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1210 'xor' 'xor_ln949_2' <Predicate = (!icmp_ln935_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1211 [1/1] (2.07ns)   --->   "%add_ln949_2 = add i16 -24, %trunc_ln944_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1211 'add' 'add_ln949_2' <Predicate = (!icmp_ln935_25)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_s)   --->   "%p_Result_93_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_2, i16 %add_ln949_2)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1212 'bitselect' 'p_Result_93_1' <Predicate = (!icmp_ln935_25)> <Delay = 0.00>
ST_8 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_s)   --->   "%and_ln949_2 = and i1 %p_Result_93_1, %xor_ln949_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1213 'and' 'and_ln949_2' <Predicate = (!icmp_ln935_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_s)   --->   "%or_ln949_26 = or i1 %and_ln949_2, %and_ln947_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1214 'or' 'or_ln949_26' <Predicate = (!icmp_ln935_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1215 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_s = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_26)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1215 'bitconcatenate' 'or_ln949_s' <Predicate = (!icmp_ln935_25)> <Delay = 0.97>
ST_8 : Operation 1216 [1/1] (0.00ns)   --->   "%zext_ln957_2 = zext i16 %select_ln938_2 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1216 'zext' 'zext_ln957_2' <Predicate = (!icmp_ln935_25)> <Delay = 0.00>
ST_8 : Operation 1217 [1/1] (0.00ns)   --->   "%zext_ln958_6 = zext i16 %select_ln938_2 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1217 'zext' 'zext_ln958_6' <Predicate = (!icmp_ln935_25)> <Delay = 0.00>
ST_8 : Operation 1218 [1/1] (2.47ns)   --->   "%icmp_ln958_25 = icmp sgt i32 %add_ln944_2, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1218 'icmp' 'icmp_ln958_25' <Predicate = (!icmp_ln935_25)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1219 [2/2] (3.60ns)   --->   "%lshr_ln958_25 = lshr i32 %zext_ln958_6, %add_ln958_25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1219 'lshr' 'lshr_ln958_25' <Predicate = (!icmp_ln935_25)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1220 [1/1] (0.00ns)   --->   "%zext_ln958_8 = zext i32 %sub_ln958_25 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1220 'zext' 'zext_ln958_8' <Predicate = (!icmp_ln935_25)> <Delay = 0.00>
ST_8 : Operation 1221 [2/2] (3.60ns)   --->   "%shl_ln958_25 = shl i64 %zext_ln957_2, %zext_ln958_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1221 'shl' 'shl_ln958_25' <Predicate = (!icmp_ln935_25)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1222 [1/1] (2.47ns)   --->   "%icmp_ln947_6 = icmp sgt i31 %tmp_164, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1222 'icmp' 'icmp_ln947_6' <Predicate = (!icmp_ln935_26)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_1)   --->   "%and_ln947_3 = and i1 %icmp_ln947_6, %icmp_ln947_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1223 'and' 'and_ln947_3' <Predicate = (!icmp_ln935_26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_1)   --->   "%tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_3, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1224 'bitselect' 'tmp_165' <Predicate = (!icmp_ln935_26)> <Delay = 0.00>
ST_8 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_1)   --->   "%xor_ln949_3 = xor i1 %tmp_165, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1225 'xor' 'xor_ln949_3' <Predicate = (!icmp_ln935_26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1226 [1/1] (2.07ns)   --->   "%add_ln949_3 = add i16 -24, %trunc_ln944_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1226 'add' 'add_ln949_3' <Predicate = (!icmp_ln935_26)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_1)   --->   "%p_Result_107_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_3, i16 %add_ln949_3)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1227 'bitselect' 'p_Result_107_1' <Predicate = (!icmp_ln935_26)> <Delay = 0.00>
ST_8 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_1)   --->   "%and_ln949_3 = and i1 %p_Result_107_1, %xor_ln949_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1228 'and' 'and_ln949_3' <Predicate = (!icmp_ln935_26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_1)   --->   "%or_ln949_27 = or i1 %and_ln949_3, %and_ln947_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1229 'or' 'or_ln949_27' <Predicate = (!icmp_ln935_26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1230 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_27)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1230 'bitconcatenate' 'or_ln949_1_1' <Predicate = (!icmp_ln935_26)> <Delay = 0.97>
ST_8 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln957_3 = zext i16 %select_ln938_3 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1231 'zext' 'zext_ln957_3' <Predicate = (!icmp_ln935_26)> <Delay = 0.00>
ST_8 : Operation 1232 [1/1] (0.00ns)   --->   "%zext_ln958_9 = zext i16 %select_ln938_3 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1232 'zext' 'zext_ln958_9' <Predicate = (!icmp_ln935_26)> <Delay = 0.00>
ST_8 : Operation 1233 [1/1] (2.47ns)   --->   "%icmp_ln958_26 = icmp sgt i32 %add_ln944_3, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1233 'icmp' 'icmp_ln958_26' <Predicate = (!icmp_ln935_26)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1234 [2/2] (3.60ns)   --->   "%lshr_ln958_26 = lshr i32 %zext_ln958_9, %add_ln958_26" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1234 'lshr' 'lshr_ln958_26' <Predicate = (!icmp_ln935_26)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln958_11 = zext i32 %sub_ln958_26 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1235 'zext' 'zext_ln958_11' <Predicate = (!icmp_ln935_26)> <Delay = 0.00>
ST_8 : Operation 1236 [2/2] (3.60ns)   --->   "%shl_ln958_26 = shl i64 %zext_ln957_3, %zext_ln958_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1236 'shl' 'shl_ln958_26' <Predicate = (!icmp_ln935_26)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1237 [1/1] (2.47ns)   --->   "%icmp_ln947_8 = icmp sgt i31 %tmp_170, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1237 'icmp' 'icmp_ln947_8' <Predicate = (!icmp_ln935_2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%and_ln947_4 = and i1 %icmp_ln947_8, %icmp_ln947_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1238 'and' 'and_ln947_4' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%tmp_171 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_4, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1239 'bitselect' 'tmp_171' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_8 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%xor_ln949_4 = xor i1 %tmp_171, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1240 'xor' 'xor_ln949_4' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1241 [1/1] (2.07ns)   --->   "%add_ln949_4 = add i16 -24, %trunc_ln944_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1241 'add' 'add_ln949_4' <Predicate = (!icmp_ln935_2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%p_Result_93_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_4, i16 %add_ln949_4)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1242 'bitselect' 'p_Result_93_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_8 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%and_ln949_4 = and i1 %p_Result_93_2, %xor_ln949_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1243 'and' 'and_ln949_4' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%or_ln949_28 = or i1 %and_ln949_4, %and_ln947_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1244 'or' 'or_ln949_28' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1245 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_28)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1245 'bitconcatenate' 'or_ln949_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.97>
ST_8 : Operation 1246 [1/1] (0.00ns)   --->   "%zext_ln957_4 = zext i16 %select_ln938_4 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1246 'zext' 'zext_ln957_4' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_8 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln958_12 = zext i16 %select_ln938_4 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1247 'zext' 'zext_ln958_12' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_8 : Operation 1248 [1/1] (2.47ns)   --->   "%icmp_ln958_2 = icmp sgt i32 %add_ln944_4, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1248 'icmp' 'icmp_ln958_2' <Predicate = (!icmp_ln935_2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1249 [2/2] (3.60ns)   --->   "%lshr_ln958_2 = lshr i32 %zext_ln958_12, %add_ln958_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1249 'lshr' 'lshr_ln958_2' <Predicate = (!icmp_ln935_2)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1250 [1/1] (0.00ns)   --->   "%zext_ln958_14 = zext i32 %sub_ln958_2 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1250 'zext' 'zext_ln958_14' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_8 : Operation 1251 [2/2] (3.60ns)   --->   "%shl_ln958_2 = shl i64 %zext_ln957_4, %zext_ln958_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1251 'shl' 'shl_ln958_2' <Predicate = (!icmp_ln935_2)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1252 [1/1] (2.47ns)   --->   "%icmp_ln947_10 = icmp sgt i31 %tmp_174, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1252 'icmp' 'icmp_ln947_10' <Predicate = (!icmp_ln935_27)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_2)   --->   "%and_ln947_5 = and i1 %icmp_ln947_10, %icmp_ln947_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1253 'and' 'and_ln947_5' <Predicate = (!icmp_ln935_27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_2)   --->   "%tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_5, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1254 'bitselect' 'tmp_175' <Predicate = (!icmp_ln935_27)> <Delay = 0.00>
ST_8 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_2)   --->   "%xor_ln949_5 = xor i1 %tmp_175, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1255 'xor' 'xor_ln949_5' <Predicate = (!icmp_ln935_27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1256 [1/1] (2.07ns)   --->   "%add_ln949_5 = add i16 -24, %trunc_ln944_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1256 'add' 'add_ln949_5' <Predicate = (!icmp_ln935_27)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_2)   --->   "%p_Result_107_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_5, i16 %add_ln949_5)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1257 'bitselect' 'p_Result_107_2' <Predicate = (!icmp_ln935_27)> <Delay = 0.00>
ST_8 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_2)   --->   "%and_ln949_5 = and i1 %p_Result_107_2, %xor_ln949_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1258 'and' 'and_ln949_5' <Predicate = (!icmp_ln935_27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_2)   --->   "%or_ln949_29 = or i1 %and_ln949_5, %and_ln947_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1259 'or' 'or_ln949_29' <Predicate = (!icmp_ln935_27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1260 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_29)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1260 'bitconcatenate' 'or_ln949_1_2' <Predicate = (!icmp_ln935_27)> <Delay = 0.97>
ST_8 : Operation 1261 [1/1] (0.00ns)   --->   "%zext_ln957_5 = zext i16 %select_ln938_5 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1261 'zext' 'zext_ln957_5' <Predicate = (!icmp_ln935_27)> <Delay = 0.00>
ST_8 : Operation 1262 [1/1] (0.00ns)   --->   "%zext_ln958_15 = zext i16 %select_ln938_5 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1262 'zext' 'zext_ln958_15' <Predicate = (!icmp_ln935_27)> <Delay = 0.00>
ST_8 : Operation 1263 [1/1] (2.47ns)   --->   "%icmp_ln958_27 = icmp sgt i32 %add_ln944_5, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1263 'icmp' 'icmp_ln958_27' <Predicate = (!icmp_ln935_27)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1264 [2/2] (3.60ns)   --->   "%lshr_ln958_27 = lshr i32 %zext_ln958_15, %add_ln958_27" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1264 'lshr' 'lshr_ln958_27' <Predicate = (!icmp_ln935_27)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1265 [1/1] (0.00ns)   --->   "%zext_ln958_17 = zext i32 %sub_ln958_27 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1265 'zext' 'zext_ln958_17' <Predicate = (!icmp_ln935_27)> <Delay = 0.00>
ST_8 : Operation 1266 [2/2] (3.60ns)   --->   "%shl_ln958_27 = shl i64 %zext_ln957_5, %zext_ln958_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1266 'shl' 'shl_ln958_27' <Predicate = (!icmp_ln935_27)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1267 [1/1] (2.47ns)   --->   "%icmp_ln947_12 = icmp sgt i31 %tmp_180, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1267 'icmp' 'icmp_ln947_12' <Predicate = (!icmp_ln935_3)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%and_ln947_6 = and i1 %icmp_ln947_12, %icmp_ln947_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1268 'and' 'and_ln947_6' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_6, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1269 'bitselect' 'tmp_181' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_8 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%xor_ln949_6 = xor i1 %tmp_181, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1270 'xor' 'xor_ln949_6' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1271 [1/1] (2.07ns)   --->   "%add_ln949_6 = add i16 -24, %trunc_ln944_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1271 'add' 'add_ln949_6' <Predicate = (!icmp_ln935_3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%p_Result_93_3 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_6, i16 %add_ln949_6)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1272 'bitselect' 'p_Result_93_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_8 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%and_ln949_6 = and i1 %p_Result_93_3, %xor_ln949_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1273 'and' 'and_ln949_6' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%or_ln949_30 = or i1 %and_ln949_6, %and_ln947_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1274 'or' 'or_ln949_30' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1275 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_30)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1275 'bitconcatenate' 'or_ln949_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.97>
ST_8 : Operation 1276 [1/1] (0.00ns)   --->   "%zext_ln957_6 = zext i16 %select_ln938_6 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1276 'zext' 'zext_ln957_6' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_8 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln958_18 = zext i16 %select_ln938_6 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1277 'zext' 'zext_ln958_18' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_8 : Operation 1278 [1/1] (2.47ns)   --->   "%icmp_ln958_3 = icmp sgt i32 %add_ln944_6, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1278 'icmp' 'icmp_ln958_3' <Predicate = (!icmp_ln935_3)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1279 [2/2] (3.60ns)   --->   "%lshr_ln958_3 = lshr i32 %zext_ln958_18, %add_ln958_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1279 'lshr' 'lshr_ln958_3' <Predicate = (!icmp_ln935_3)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1280 [1/1] (0.00ns)   --->   "%zext_ln958_20 = zext i32 %sub_ln958_3 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1280 'zext' 'zext_ln958_20' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_8 : Operation 1281 [2/2] (3.60ns)   --->   "%shl_ln958_3 = shl i64 %zext_ln957_6, %zext_ln958_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1281 'shl' 'shl_ln958_3' <Predicate = (!icmp_ln935_3)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1282 [1/1] (2.47ns)   --->   "%icmp_ln947_14 = icmp sgt i31 %tmp_184, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1282 'icmp' 'icmp_ln947_14' <Predicate = (!icmp_ln935_28)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_3)   --->   "%and_ln947_7 = and i1 %icmp_ln947_14, %icmp_ln947_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1283 'and' 'and_ln947_7' <Predicate = (!icmp_ln935_28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_3)   --->   "%tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_7, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1284 'bitselect' 'tmp_185' <Predicate = (!icmp_ln935_28)> <Delay = 0.00>
ST_8 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_3)   --->   "%xor_ln949_7 = xor i1 %tmp_185, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1285 'xor' 'xor_ln949_7' <Predicate = (!icmp_ln935_28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1286 [1/1] (2.07ns)   --->   "%add_ln949_7 = add i16 -24, %trunc_ln944_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1286 'add' 'add_ln949_7' <Predicate = (!icmp_ln935_28)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_3)   --->   "%p_Result_107_3 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_7, i16 %add_ln949_7)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1287 'bitselect' 'p_Result_107_3' <Predicate = (!icmp_ln935_28)> <Delay = 0.00>
ST_8 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_3)   --->   "%and_ln949_7 = and i1 %p_Result_107_3, %xor_ln949_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1288 'and' 'and_ln949_7' <Predicate = (!icmp_ln935_28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_3)   --->   "%or_ln949_31 = or i1 %and_ln949_7, %and_ln947_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1289 'or' 'or_ln949_31' <Predicate = (!icmp_ln935_28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1290 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1290 'bitconcatenate' 'or_ln949_1_3' <Predicate = (!icmp_ln935_28)> <Delay = 0.97>
ST_8 : Operation 1291 [1/1] (0.00ns)   --->   "%zext_ln957_7 = zext i16 %select_ln938_7 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1291 'zext' 'zext_ln957_7' <Predicate = (!icmp_ln935_28)> <Delay = 0.00>
ST_8 : Operation 1292 [1/1] (0.00ns)   --->   "%zext_ln958_21 = zext i16 %select_ln938_7 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1292 'zext' 'zext_ln958_21' <Predicate = (!icmp_ln935_28)> <Delay = 0.00>
ST_8 : Operation 1293 [1/1] (2.47ns)   --->   "%icmp_ln958_28 = icmp sgt i32 %add_ln944_7, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1293 'icmp' 'icmp_ln958_28' <Predicate = (!icmp_ln935_28)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1294 [2/2] (3.60ns)   --->   "%lshr_ln958_28 = lshr i32 %zext_ln958_21, %add_ln958_28" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1294 'lshr' 'lshr_ln958_28' <Predicate = (!icmp_ln935_28)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1295 [1/1] (0.00ns)   --->   "%zext_ln958_23 = zext i32 %sub_ln958_28 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1295 'zext' 'zext_ln958_23' <Predicate = (!icmp_ln935_28)> <Delay = 0.00>
ST_8 : Operation 1296 [2/2] (3.60ns)   --->   "%shl_ln958_28 = shl i64 %zext_ln957_7, %zext_ln958_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1296 'shl' 'shl_ln958_28' <Predicate = (!icmp_ln935_28)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1297 [1/1] (2.47ns)   --->   "%icmp_ln947_16 = icmp sgt i31 %tmp_190, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1297 'icmp' 'icmp_ln947_16' <Predicate = (!icmp_ln935_4)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%and_ln947_8 = and i1 %icmp_ln947_16, %icmp_ln947_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1298 'and' 'and_ln947_8' <Predicate = (!icmp_ln935_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%tmp_191 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_8, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1299 'bitselect' 'tmp_191' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_8 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%xor_ln949_8 = xor i1 %tmp_191, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1300 'xor' 'xor_ln949_8' <Predicate = (!icmp_ln935_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1301 [1/1] (2.07ns)   --->   "%add_ln949_8 = add i16 -24, %trunc_ln944_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1301 'add' 'add_ln949_8' <Predicate = (!icmp_ln935_4)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%p_Result_93_4 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_8, i16 %add_ln949_8)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1302 'bitselect' 'p_Result_93_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_8 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%and_ln949_8 = and i1 %p_Result_93_4, %xor_ln949_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1303 'and' 'and_ln949_8' <Predicate = (!icmp_ln935_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%or_ln949_32 = or i1 %and_ln949_8, %and_ln947_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1304 'or' 'or_ln949_32' <Predicate = (!icmp_ln935_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1305 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_4 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_32)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1305 'bitconcatenate' 'or_ln949_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.97>
ST_8 : Operation 1306 [1/1] (0.00ns)   --->   "%zext_ln957_8 = zext i16 %select_ln938_8 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1306 'zext' 'zext_ln957_8' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_8 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln958_24 = zext i16 %select_ln938_8 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1307 'zext' 'zext_ln958_24' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_8 : Operation 1308 [1/1] (2.47ns)   --->   "%icmp_ln958_4 = icmp sgt i32 %add_ln944_8, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1308 'icmp' 'icmp_ln958_4' <Predicate = (!icmp_ln935_4)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1309 [2/2] (3.60ns)   --->   "%lshr_ln958_4 = lshr i32 %zext_ln958_24, %add_ln958_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1309 'lshr' 'lshr_ln958_4' <Predicate = (!icmp_ln935_4)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1310 [1/1] (0.00ns)   --->   "%zext_ln958_26 = zext i32 %sub_ln958_4 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1310 'zext' 'zext_ln958_26' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_8 : Operation 1311 [2/2] (3.60ns)   --->   "%shl_ln958_4 = shl i64 %zext_ln957_8, %zext_ln958_26" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1311 'shl' 'shl_ln958_4' <Predicate = (!icmp_ln935_4)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1312 [1/1] (2.47ns)   --->   "%icmp_ln947_18 = icmp sgt i31 %tmp_194, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1312 'icmp' 'icmp_ln947_18' <Predicate = (!icmp_ln935_29)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_4)   --->   "%and_ln947_9 = and i1 %icmp_ln947_18, %icmp_ln947_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1313 'and' 'and_ln947_9' <Predicate = (!icmp_ln935_29)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_4)   --->   "%tmp_195 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_9, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1314 'bitselect' 'tmp_195' <Predicate = (!icmp_ln935_29)> <Delay = 0.00>
ST_8 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_4)   --->   "%xor_ln949_9 = xor i1 %tmp_195, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1315 'xor' 'xor_ln949_9' <Predicate = (!icmp_ln935_29)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1316 [1/1] (2.07ns)   --->   "%add_ln949_9 = add i16 -24, %trunc_ln944_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1316 'add' 'add_ln949_9' <Predicate = (!icmp_ln935_29)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_4)   --->   "%p_Result_107_4 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_9, i16 %add_ln949_9)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1317 'bitselect' 'p_Result_107_4' <Predicate = (!icmp_ln935_29)> <Delay = 0.00>
ST_8 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_4)   --->   "%and_ln949_9 = and i1 %p_Result_107_4, %xor_ln949_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1318 'and' 'and_ln949_9' <Predicate = (!icmp_ln935_29)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_4)   --->   "%or_ln949_33 = or i1 %and_ln949_9, %and_ln947_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1319 'or' 'or_ln949_33' <Predicate = (!icmp_ln935_29)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1320 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_4 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_33)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1320 'bitconcatenate' 'or_ln949_1_4' <Predicate = (!icmp_ln935_29)> <Delay = 0.97>
ST_8 : Operation 1321 [1/1] (0.00ns)   --->   "%zext_ln957_9 = zext i16 %select_ln938_9 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1321 'zext' 'zext_ln957_9' <Predicate = (!icmp_ln935_29)> <Delay = 0.00>
ST_8 : Operation 1322 [1/1] (0.00ns)   --->   "%zext_ln958_27 = zext i16 %select_ln938_9 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1322 'zext' 'zext_ln958_27' <Predicate = (!icmp_ln935_29)> <Delay = 0.00>
ST_8 : Operation 1323 [1/1] (2.47ns)   --->   "%icmp_ln958_29 = icmp sgt i32 %add_ln944_9, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1323 'icmp' 'icmp_ln958_29' <Predicate = (!icmp_ln935_29)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1324 [2/2] (3.60ns)   --->   "%lshr_ln958_29 = lshr i32 %zext_ln958_27, %add_ln958_29" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1324 'lshr' 'lshr_ln958_29' <Predicate = (!icmp_ln935_29)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1325 [1/1] (0.00ns)   --->   "%zext_ln958_29 = zext i32 %sub_ln958_29 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1325 'zext' 'zext_ln958_29' <Predicate = (!icmp_ln935_29)> <Delay = 0.00>
ST_8 : Operation 1326 [2/2] (3.60ns)   --->   "%shl_ln958_29 = shl i64 %zext_ln957_9, %zext_ln958_29" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1326 'shl' 'shl_ln958_29' <Predicate = (!icmp_ln935_29)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1327 [1/1] (2.47ns)   --->   "%icmp_ln947_20 = icmp sgt i31 %tmp_200, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1327 'icmp' 'icmp_ln947_20' <Predicate = (!icmp_ln935_5)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_5)   --->   "%and_ln947_10 = and i1 %icmp_ln947_20, %icmp_ln947_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1328 'and' 'and_ln947_10' <Predicate = (!icmp_ln935_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_5)   --->   "%tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_10, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1329 'bitselect' 'tmp_201' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_8 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_5)   --->   "%xor_ln949_10 = xor i1 %tmp_201, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1330 'xor' 'xor_ln949_10' <Predicate = (!icmp_ln935_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1331 [1/1] (2.07ns)   --->   "%add_ln949_10 = add i16 -24, %trunc_ln944_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1331 'add' 'add_ln949_10' <Predicate = (!icmp_ln935_5)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_5)   --->   "%p_Result_93_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_10, i16 %add_ln949_10)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1332 'bitselect' 'p_Result_93_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_8 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_5)   --->   "%and_ln949_10 = and i1 %p_Result_93_5, %xor_ln949_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1333 'and' 'and_ln949_10' <Predicate = (!icmp_ln935_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_5)   --->   "%or_ln949_34 = or i1 %and_ln949_10, %and_ln947_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1334 'or' 'or_ln949_34' <Predicate = (!icmp_ln935_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1335 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_5 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_34)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1335 'bitconcatenate' 'or_ln949_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.97>
ST_8 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln957_10 = zext i16 %select_ln938_10 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1336 'zext' 'zext_ln957_10' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_8 : Operation 1337 [1/1] (0.00ns)   --->   "%zext_ln958_30 = zext i16 %select_ln938_10 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1337 'zext' 'zext_ln958_30' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_8 : Operation 1338 [1/1] (2.47ns)   --->   "%icmp_ln958_5 = icmp sgt i32 %add_ln944_10, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1338 'icmp' 'icmp_ln958_5' <Predicate = (!icmp_ln935_5)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1339 [2/2] (3.60ns)   --->   "%lshr_ln958_5 = lshr i32 %zext_ln958_30, %add_ln958_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1339 'lshr' 'lshr_ln958_5' <Predicate = (!icmp_ln935_5)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1340 [1/1] (0.00ns)   --->   "%zext_ln958_32 = zext i32 %sub_ln958_5 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1340 'zext' 'zext_ln958_32' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_8 : Operation 1341 [2/2] (3.60ns)   --->   "%shl_ln958_5 = shl i64 %zext_ln957_10, %zext_ln958_32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1341 'shl' 'shl_ln958_5' <Predicate = (!icmp_ln935_5)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1342 [1/1] (2.47ns)   --->   "%icmp_ln947_22 = icmp sgt i31 %tmp_204, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1342 'icmp' 'icmp_ln947_22' <Predicate = (!icmp_ln935_30)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_5)   --->   "%and_ln947_11 = and i1 %icmp_ln947_22, %icmp_ln947_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1343 'and' 'and_ln947_11' <Predicate = (!icmp_ln935_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_5)   --->   "%tmp_205 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_11, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1344 'bitselect' 'tmp_205' <Predicate = (!icmp_ln935_30)> <Delay = 0.00>
ST_8 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_5)   --->   "%xor_ln949_11 = xor i1 %tmp_205, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1345 'xor' 'xor_ln949_11' <Predicate = (!icmp_ln935_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1346 [1/1] (2.07ns)   --->   "%add_ln949_11 = add i16 -24, %trunc_ln944_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1346 'add' 'add_ln949_11' <Predicate = (!icmp_ln935_30)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_5)   --->   "%p_Result_107_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_11, i16 %add_ln949_11)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1347 'bitselect' 'p_Result_107_5' <Predicate = (!icmp_ln935_30)> <Delay = 0.00>
ST_8 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_5)   --->   "%and_ln949_11 = and i1 %p_Result_107_5, %xor_ln949_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1348 'and' 'and_ln949_11' <Predicate = (!icmp_ln935_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_5)   --->   "%or_ln949_35 = or i1 %and_ln949_11, %and_ln947_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1349 'or' 'or_ln949_35' <Predicate = (!icmp_ln935_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1350 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_5 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_35)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1350 'bitconcatenate' 'or_ln949_1_5' <Predicate = (!icmp_ln935_30)> <Delay = 0.97>
ST_8 : Operation 1351 [1/1] (0.00ns)   --->   "%zext_ln957_11 = zext i16 %select_ln938_11 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1351 'zext' 'zext_ln957_11' <Predicate = (!icmp_ln935_30)> <Delay = 0.00>
ST_8 : Operation 1352 [1/1] (0.00ns)   --->   "%zext_ln958_33 = zext i16 %select_ln938_11 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1352 'zext' 'zext_ln958_33' <Predicate = (!icmp_ln935_30)> <Delay = 0.00>
ST_8 : Operation 1353 [1/1] (2.47ns)   --->   "%icmp_ln958_30 = icmp sgt i32 %add_ln944_11, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1353 'icmp' 'icmp_ln958_30' <Predicate = (!icmp_ln935_30)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1354 [2/2] (3.60ns)   --->   "%lshr_ln958_30 = lshr i32 %zext_ln958_33, %add_ln958_30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1354 'lshr' 'lshr_ln958_30' <Predicate = (!icmp_ln935_30)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1355 [1/1] (0.00ns)   --->   "%zext_ln958_35 = zext i32 %sub_ln958_30 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1355 'zext' 'zext_ln958_35' <Predicate = (!icmp_ln935_30)> <Delay = 0.00>
ST_8 : Operation 1356 [2/2] (3.60ns)   --->   "%shl_ln958_30 = shl i64 %zext_ln957_11, %zext_ln958_35" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1356 'shl' 'shl_ln958_30' <Predicate = (!icmp_ln935_30)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1357 [1/1] (2.47ns)   --->   "%icmp_ln947_24 = icmp sgt i31 %tmp_210, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1357 'icmp' 'icmp_ln947_24' <Predicate = (!icmp_ln935_6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_6)   --->   "%and_ln947_12 = and i1 %icmp_ln947_24, %icmp_ln947_25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1358 'and' 'and_ln947_12' <Predicate = (!icmp_ln935_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_6)   --->   "%tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_12, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1359 'bitselect' 'tmp_211' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_8 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_6)   --->   "%xor_ln949_12 = xor i1 %tmp_211, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1360 'xor' 'xor_ln949_12' <Predicate = (!icmp_ln935_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1361 [1/1] (2.07ns)   --->   "%add_ln949_12 = add i16 -24, %trunc_ln944_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1361 'add' 'add_ln949_12' <Predicate = (!icmp_ln935_6)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_6)   --->   "%p_Result_93_6 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_12, i16 %add_ln949_12)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1362 'bitselect' 'p_Result_93_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_8 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_6)   --->   "%and_ln949_12 = and i1 %p_Result_93_6, %xor_ln949_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1363 'and' 'and_ln949_12' <Predicate = (!icmp_ln935_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_6)   --->   "%or_ln949_36 = or i1 %and_ln949_12, %and_ln947_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1364 'or' 'or_ln949_36' <Predicate = (!icmp_ln935_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1365 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_6 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_36)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1365 'bitconcatenate' 'or_ln949_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.97>
ST_8 : Operation 1366 [1/1] (0.00ns)   --->   "%zext_ln957_12 = zext i16 %select_ln938_12 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1366 'zext' 'zext_ln957_12' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_8 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln958_36 = zext i16 %select_ln938_12 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1367 'zext' 'zext_ln958_36' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_8 : Operation 1368 [1/1] (2.47ns)   --->   "%icmp_ln958_6 = icmp sgt i32 %add_ln944_12, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1368 'icmp' 'icmp_ln958_6' <Predicate = (!icmp_ln935_6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1369 [2/2] (3.60ns)   --->   "%lshr_ln958_6 = lshr i32 %zext_ln958_36, %add_ln958_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1369 'lshr' 'lshr_ln958_6' <Predicate = (!icmp_ln935_6)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1370 [1/1] (0.00ns)   --->   "%zext_ln958_38 = zext i32 %sub_ln958_6 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1370 'zext' 'zext_ln958_38' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_8 : Operation 1371 [2/2] (3.60ns)   --->   "%shl_ln958_6 = shl i64 %zext_ln957_12, %zext_ln958_38" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1371 'shl' 'shl_ln958_6' <Predicate = (!icmp_ln935_6)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1372 [1/1] (2.47ns)   --->   "%icmp_ln947_26 = icmp sgt i31 %tmp_214, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1372 'icmp' 'icmp_ln947_26' <Predicate = (!icmp_ln935_31)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_6)   --->   "%and_ln947_13 = and i1 %icmp_ln947_26, %icmp_ln947_27" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1373 'and' 'and_ln947_13' <Predicate = (!icmp_ln935_31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_6)   --->   "%tmp_215 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_13, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1374 'bitselect' 'tmp_215' <Predicate = (!icmp_ln935_31)> <Delay = 0.00>
ST_8 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_6)   --->   "%xor_ln949_13 = xor i1 %tmp_215, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1375 'xor' 'xor_ln949_13' <Predicate = (!icmp_ln935_31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1376 [1/1] (2.07ns)   --->   "%add_ln949_13 = add i16 -24, %trunc_ln944_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1376 'add' 'add_ln949_13' <Predicate = (!icmp_ln935_31)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_6)   --->   "%p_Result_107_6 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_13, i16 %add_ln949_13)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1377 'bitselect' 'p_Result_107_6' <Predicate = (!icmp_ln935_31)> <Delay = 0.00>
ST_8 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_6)   --->   "%and_ln949_13 = and i1 %p_Result_107_6, %xor_ln949_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1378 'and' 'and_ln949_13' <Predicate = (!icmp_ln935_31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_6)   --->   "%or_ln949_37 = or i1 %and_ln949_13, %and_ln947_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1379 'or' 'or_ln949_37' <Predicate = (!icmp_ln935_31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1380 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_6 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_37)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1380 'bitconcatenate' 'or_ln949_1_6' <Predicate = (!icmp_ln935_31)> <Delay = 0.97>
ST_8 : Operation 1381 [1/1] (0.00ns)   --->   "%zext_ln957_13 = zext i16 %select_ln938_13 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1381 'zext' 'zext_ln957_13' <Predicate = (!icmp_ln935_31)> <Delay = 0.00>
ST_8 : Operation 1382 [1/1] (0.00ns)   --->   "%zext_ln958_39 = zext i16 %select_ln938_13 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1382 'zext' 'zext_ln958_39' <Predicate = (!icmp_ln935_31)> <Delay = 0.00>
ST_8 : Operation 1383 [1/1] (2.47ns)   --->   "%icmp_ln958_31 = icmp sgt i32 %add_ln944_13, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1383 'icmp' 'icmp_ln958_31' <Predicate = (!icmp_ln935_31)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1384 [2/2] (3.60ns)   --->   "%lshr_ln958_31 = lshr i32 %zext_ln958_39, %add_ln958_31" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1384 'lshr' 'lshr_ln958_31' <Predicate = (!icmp_ln935_31)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1385 [1/1] (0.00ns)   --->   "%zext_ln958_41 = zext i32 %sub_ln958_31 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1385 'zext' 'zext_ln958_41' <Predicate = (!icmp_ln935_31)> <Delay = 0.00>
ST_8 : Operation 1386 [2/2] (3.60ns)   --->   "%shl_ln958_31 = shl i64 %zext_ln957_13, %zext_ln958_41" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1386 'shl' 'shl_ln958_31' <Predicate = (!icmp_ln935_31)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1387 [1/1] (2.47ns)   --->   "%icmp_ln947_28 = icmp sgt i31 %tmp_220, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1387 'icmp' 'icmp_ln947_28' <Predicate = (!icmp_ln935_7)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_7)   --->   "%and_ln947_14 = and i1 %icmp_ln947_28, %icmp_ln947_29" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1388 'and' 'and_ln947_14' <Predicate = (!icmp_ln935_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_7)   --->   "%tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_14, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1389 'bitselect' 'tmp_221' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_8 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_7)   --->   "%xor_ln949_14 = xor i1 %tmp_221, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1390 'xor' 'xor_ln949_14' <Predicate = (!icmp_ln935_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1391 [1/1] (2.07ns)   --->   "%add_ln949_14 = add i16 -24, %trunc_ln944_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1391 'add' 'add_ln949_14' <Predicate = (!icmp_ln935_7)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_7)   --->   "%p_Result_93_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_14, i16 %add_ln949_14)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1392 'bitselect' 'p_Result_93_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_8 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_7)   --->   "%and_ln949_14 = and i1 %p_Result_93_7, %xor_ln949_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1393 'and' 'and_ln949_14' <Predicate = (!icmp_ln935_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_7)   --->   "%or_ln949_38 = or i1 %and_ln949_14, %and_ln947_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1394 'or' 'or_ln949_38' <Predicate = (!icmp_ln935_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1395 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_7 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_38)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1395 'bitconcatenate' 'or_ln949_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.97>
ST_8 : Operation 1396 [1/1] (0.00ns)   --->   "%zext_ln957_14 = zext i16 %select_ln938_14 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1396 'zext' 'zext_ln957_14' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_8 : Operation 1397 [1/1] (0.00ns)   --->   "%zext_ln958_42 = zext i16 %select_ln938_14 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1397 'zext' 'zext_ln958_42' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_8 : Operation 1398 [1/1] (2.47ns)   --->   "%icmp_ln958_7 = icmp sgt i32 %add_ln944_14, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1398 'icmp' 'icmp_ln958_7' <Predicate = (!icmp_ln935_7)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1399 [2/2] (3.60ns)   --->   "%lshr_ln958_7 = lshr i32 %zext_ln958_42, %add_ln958_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1399 'lshr' 'lshr_ln958_7' <Predicate = (!icmp_ln935_7)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1400 [1/1] (0.00ns)   --->   "%zext_ln958_44 = zext i32 %sub_ln958_7 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1400 'zext' 'zext_ln958_44' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_8 : Operation 1401 [2/2] (3.60ns)   --->   "%shl_ln958_7 = shl i64 %zext_ln957_14, %zext_ln958_44" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1401 'shl' 'shl_ln958_7' <Predicate = (!icmp_ln935_7)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1402 [1/1] (2.47ns)   --->   "%icmp_ln947_30 = icmp sgt i31 %tmp_224, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1402 'icmp' 'icmp_ln947_30' <Predicate = (!icmp_ln935_32)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_7)   --->   "%and_ln947_15 = and i1 %icmp_ln947_30, %icmp_ln947_31" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1403 'and' 'and_ln947_15' <Predicate = (!icmp_ln935_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_7)   --->   "%tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_15, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1404 'bitselect' 'tmp_225' <Predicate = (!icmp_ln935_32)> <Delay = 0.00>
ST_8 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_7)   --->   "%xor_ln949_15 = xor i1 %tmp_225, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1405 'xor' 'xor_ln949_15' <Predicate = (!icmp_ln935_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1406 [1/1] (2.07ns)   --->   "%add_ln949_15 = add i16 -24, %trunc_ln944_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1406 'add' 'add_ln949_15' <Predicate = (!icmp_ln935_32)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_7)   --->   "%p_Result_107_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_15, i16 %add_ln949_15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1407 'bitselect' 'p_Result_107_7' <Predicate = (!icmp_ln935_32)> <Delay = 0.00>
ST_8 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_7)   --->   "%and_ln949_15 = and i1 %p_Result_107_7, %xor_ln949_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1408 'and' 'and_ln949_15' <Predicate = (!icmp_ln935_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_7)   --->   "%or_ln949_39 = or i1 %and_ln949_15, %and_ln947_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1409 'or' 'or_ln949_39' <Predicate = (!icmp_ln935_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1410 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_7 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_39)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1410 'bitconcatenate' 'or_ln949_1_7' <Predicate = (!icmp_ln935_32)> <Delay = 0.97>
ST_8 : Operation 1411 [1/1] (0.00ns)   --->   "%zext_ln957_15 = zext i16 %select_ln938_15 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1411 'zext' 'zext_ln957_15' <Predicate = (!icmp_ln935_32)> <Delay = 0.00>
ST_8 : Operation 1412 [1/1] (0.00ns)   --->   "%zext_ln958_45 = zext i16 %select_ln938_15 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1412 'zext' 'zext_ln958_45' <Predicate = (!icmp_ln935_32)> <Delay = 0.00>
ST_8 : Operation 1413 [1/1] (2.47ns)   --->   "%icmp_ln958_32 = icmp sgt i32 %add_ln944_15, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1413 'icmp' 'icmp_ln958_32' <Predicate = (!icmp_ln935_32)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1414 [2/2] (3.60ns)   --->   "%lshr_ln958_32 = lshr i32 %zext_ln958_45, %add_ln958_32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1414 'lshr' 'lshr_ln958_32' <Predicate = (!icmp_ln935_32)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1415 [1/1] (0.00ns)   --->   "%zext_ln958_47 = zext i32 %sub_ln958_32 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1415 'zext' 'zext_ln958_47' <Predicate = (!icmp_ln935_32)> <Delay = 0.00>
ST_8 : Operation 1416 [2/2] (3.60ns)   --->   "%shl_ln958_32 = shl i64 %zext_ln957_15, %zext_ln958_47" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1416 'shl' 'shl_ln958_32' <Predicate = (!icmp_ln935_32)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1417 [1/1] (2.47ns)   --->   "%icmp_ln947_32 = icmp sgt i31 %tmp_230, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1417 'icmp' 'icmp_ln947_32' <Predicate = (!icmp_ln935_8)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_8)   --->   "%and_ln947_16 = and i1 %icmp_ln947_32, %icmp_ln947_33" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1418 'and' 'and_ln947_16' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_8)   --->   "%tmp_231 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_16, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1419 'bitselect' 'tmp_231' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_8 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_8)   --->   "%xor_ln949_16 = xor i1 %tmp_231, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1420 'xor' 'xor_ln949_16' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1421 [1/1] (2.07ns)   --->   "%add_ln949_16 = add i16 -24, %trunc_ln944_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1421 'add' 'add_ln949_16' <Predicate = (!icmp_ln935_8)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_8)   --->   "%p_Result_93_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_16, i16 %add_ln949_16)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1422 'bitselect' 'p_Result_93_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_8 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_8)   --->   "%and_ln949_16 = and i1 %p_Result_93_8, %xor_ln949_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1423 'and' 'and_ln949_16' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_8)   --->   "%or_ln949_40 = or i1 %and_ln949_16, %and_ln947_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1424 'or' 'or_ln949_40' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1425 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_8 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_40)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1425 'bitconcatenate' 'or_ln949_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.97>
ST_8 : Operation 1426 [1/1] (0.00ns)   --->   "%zext_ln957_16 = zext i16 %select_ln938_16 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1426 'zext' 'zext_ln957_16' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_8 : Operation 1427 [1/1] (0.00ns)   --->   "%zext_ln958_48 = zext i16 %select_ln938_16 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1427 'zext' 'zext_ln958_48' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_8 : Operation 1428 [1/1] (2.47ns)   --->   "%icmp_ln958_8 = icmp sgt i32 %add_ln944_16, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1428 'icmp' 'icmp_ln958_8' <Predicate = (!icmp_ln935_8)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1429 [2/2] (3.60ns)   --->   "%lshr_ln958_8 = lshr i32 %zext_ln958_48, %add_ln958_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1429 'lshr' 'lshr_ln958_8' <Predicate = (!icmp_ln935_8)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1430 [1/1] (0.00ns)   --->   "%zext_ln958_49 = zext i32 %sub_ln958_8 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1430 'zext' 'zext_ln958_49' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_8 : Operation 1431 [2/2] (3.60ns)   --->   "%shl_ln958_8 = shl i64 %zext_ln957_16, %zext_ln958_49" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1431 'shl' 'shl_ln958_8' <Predicate = (!icmp_ln935_8)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1432 [1/1] (2.47ns)   --->   "%icmp_ln947_34 = icmp sgt i31 %tmp_234, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1432 'icmp' 'icmp_ln947_34' <Predicate = (!icmp_ln935_33)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_8)   --->   "%and_ln947_17 = and i1 %icmp_ln947_34, %icmp_ln947_35" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1433 'and' 'and_ln947_17' <Predicate = (!icmp_ln935_33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_8)   --->   "%tmp_235 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_17, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1434 'bitselect' 'tmp_235' <Predicate = (!icmp_ln935_33)> <Delay = 0.00>
ST_8 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_8)   --->   "%xor_ln949_17 = xor i1 %tmp_235, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1435 'xor' 'xor_ln949_17' <Predicate = (!icmp_ln935_33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1436 [1/1] (2.07ns)   --->   "%add_ln949_17 = add i16 -24, %trunc_ln944_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1436 'add' 'add_ln949_17' <Predicate = (!icmp_ln935_33)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_8)   --->   "%p_Result_107_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_17, i16 %add_ln949_17)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1437 'bitselect' 'p_Result_107_8' <Predicate = (!icmp_ln935_33)> <Delay = 0.00>
ST_8 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_8)   --->   "%and_ln949_17 = and i1 %p_Result_107_8, %xor_ln949_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1438 'and' 'and_ln949_17' <Predicate = (!icmp_ln935_33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_8)   --->   "%or_ln949_41 = or i1 %and_ln949_17, %and_ln947_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1439 'or' 'or_ln949_41' <Predicate = (!icmp_ln935_33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1440 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_8 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_41)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1440 'bitconcatenate' 'or_ln949_1_8' <Predicate = (!icmp_ln935_33)> <Delay = 0.97>
ST_8 : Operation 1441 [1/1] (0.00ns)   --->   "%zext_ln957_17 = zext i16 %select_ln938_17 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1441 'zext' 'zext_ln957_17' <Predicate = (!icmp_ln935_33)> <Delay = 0.00>
ST_8 : Operation 1442 [1/1] (0.00ns)   --->   "%zext_ln958_53 = zext i16 %select_ln938_17 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1442 'zext' 'zext_ln958_53' <Predicate = (!icmp_ln935_33)> <Delay = 0.00>
ST_8 : Operation 1443 [1/1] (2.47ns)   --->   "%icmp_ln958_33 = icmp sgt i32 %add_ln944_17, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1443 'icmp' 'icmp_ln958_33' <Predicate = (!icmp_ln935_33)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1444 [2/2] (3.60ns)   --->   "%lshr_ln958_33 = lshr i32 %zext_ln958_53, %add_ln958_33" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1444 'lshr' 'lshr_ln958_33' <Predicate = (!icmp_ln935_33)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln958_51 = zext i32 %sub_ln958_33 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1445 'zext' 'zext_ln958_51' <Predicate = (!icmp_ln935_33)> <Delay = 0.00>
ST_8 : Operation 1446 [2/2] (3.60ns)   --->   "%shl_ln958_33 = shl i64 %zext_ln957_17, %zext_ln958_51" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1446 'shl' 'shl_ln958_33' <Predicate = (!icmp_ln935_33)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1447 [1/1] (2.47ns)   --->   "%icmp_ln947_36 = icmp sgt i31 %tmp_240, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1447 'icmp' 'icmp_ln947_36' <Predicate = (!icmp_ln935_9)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_9)   --->   "%and_ln947_18 = and i1 %icmp_ln947_36, %icmp_ln947_37" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1448 'and' 'and_ln947_18' <Predicate = (!icmp_ln935_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_9)   --->   "%tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_18, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1449 'bitselect' 'tmp_241' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_8 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_9)   --->   "%xor_ln949_18 = xor i1 %tmp_241, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1450 'xor' 'xor_ln949_18' <Predicate = (!icmp_ln935_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1451 [1/1] (2.07ns)   --->   "%add_ln949_18 = add i16 -24, %trunc_ln944_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1451 'add' 'add_ln949_18' <Predicate = (!icmp_ln935_9)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_9)   --->   "%p_Result_93_9 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_18, i16 %add_ln949_18)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1452 'bitselect' 'p_Result_93_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_8 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_9)   --->   "%and_ln949_18 = and i1 %p_Result_93_9, %xor_ln949_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1453 'and' 'and_ln949_18' <Predicate = (!icmp_ln935_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_9)   --->   "%or_ln949_42 = or i1 %and_ln949_18, %and_ln947_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1454 'or' 'or_ln949_42' <Predicate = (!icmp_ln935_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1455 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_9 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_42)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1455 'bitconcatenate' 'or_ln949_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.97>
ST_8 : Operation 1456 [1/1] (0.00ns)   --->   "%zext_ln957_18 = zext i16 %select_ln938_18 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1456 'zext' 'zext_ln957_18' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_8 : Operation 1457 [1/1] (0.00ns)   --->   "%zext_ln958_59 = zext i16 %select_ln938_18 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1457 'zext' 'zext_ln958_59' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_8 : Operation 1458 [1/1] (2.47ns)   --->   "%icmp_ln958_9 = icmp sgt i32 %add_ln944_18, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1458 'icmp' 'icmp_ln958_9' <Predicate = (!icmp_ln935_9)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1459 [2/2] (3.60ns)   --->   "%lshr_ln958_9 = lshr i32 %zext_ln958_59, %add_ln958_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1459 'lshr' 'lshr_ln958_9' <Predicate = (!icmp_ln935_9)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1460 [1/1] (0.00ns)   --->   "%zext_ln958_52 = zext i32 %sub_ln958_9 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1460 'zext' 'zext_ln958_52' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_8 : Operation 1461 [2/2] (3.60ns)   --->   "%shl_ln958_9 = shl i64 %zext_ln957_18, %zext_ln958_52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1461 'shl' 'shl_ln958_9' <Predicate = (!icmp_ln935_9)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1462 [1/1] (2.47ns)   --->   "%icmp_ln947_38 = icmp sgt i31 %tmp_244, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1462 'icmp' 'icmp_ln947_38' <Predicate = (!icmp_ln935_34)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_9)   --->   "%and_ln947_19 = and i1 %icmp_ln947_38, %icmp_ln947_39" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1463 'and' 'and_ln947_19' <Predicate = (!icmp_ln935_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_9)   --->   "%tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_19, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1464 'bitselect' 'tmp_245' <Predicate = (!icmp_ln935_34)> <Delay = 0.00>
ST_8 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_9)   --->   "%xor_ln949_19 = xor i1 %tmp_245, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1465 'xor' 'xor_ln949_19' <Predicate = (!icmp_ln935_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1466 [1/1] (2.07ns)   --->   "%add_ln949_19 = add i16 -24, %trunc_ln944_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1466 'add' 'add_ln949_19' <Predicate = (!icmp_ln935_34)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_9)   --->   "%p_Result_107_9 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_19, i16 %add_ln949_19)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1467 'bitselect' 'p_Result_107_9' <Predicate = (!icmp_ln935_34)> <Delay = 0.00>
ST_8 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_9)   --->   "%and_ln949_19 = and i1 %p_Result_107_9, %xor_ln949_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1468 'and' 'and_ln949_19' <Predicate = (!icmp_ln935_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_9)   --->   "%or_ln949_43 = or i1 %and_ln949_19, %and_ln947_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1469 'or' 'or_ln949_43' <Predicate = (!icmp_ln935_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1470 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_9 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_43)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1470 'bitconcatenate' 'or_ln949_1_9' <Predicate = (!icmp_ln935_34)> <Delay = 0.97>
ST_8 : Operation 1471 [1/1] (0.00ns)   --->   "%zext_ln957_19 = zext i16 %select_ln938_19 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1471 'zext' 'zext_ln957_19' <Predicate = (!icmp_ln935_34)> <Delay = 0.00>
ST_8 : Operation 1472 [1/1] (0.00ns)   --->   "%zext_ln958_65 = zext i16 %select_ln938_19 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1472 'zext' 'zext_ln958_65' <Predicate = (!icmp_ln935_34)> <Delay = 0.00>
ST_8 : Operation 1473 [1/1] (2.47ns)   --->   "%icmp_ln958_34 = icmp sgt i32 %add_ln944_19, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1473 'icmp' 'icmp_ln958_34' <Predicate = (!icmp_ln935_34)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1474 [2/2] (3.60ns)   --->   "%lshr_ln958_34 = lshr i32 %zext_ln958_65, %add_ln958_34" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1474 'lshr' 'lshr_ln958_34' <Predicate = (!icmp_ln935_34)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1475 [1/1] (0.00ns)   --->   "%zext_ln958_54 = zext i32 %sub_ln958_34 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1475 'zext' 'zext_ln958_54' <Predicate = (!icmp_ln935_34)> <Delay = 0.00>
ST_8 : Operation 1476 [2/2] (3.60ns)   --->   "%shl_ln958_34 = shl i64 %zext_ln957_19, %zext_ln958_54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1476 'shl' 'shl_ln958_34' <Predicate = (!icmp_ln935_34)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1477 [1/1] (2.47ns)   --->   "%icmp_ln947_40 = icmp sgt i31 %tmp_250, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1477 'icmp' 'icmp_ln947_40' <Predicate = (!icmp_ln935_10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_10)   --->   "%and_ln947_20 = and i1 %icmp_ln947_40, %icmp_ln947_41" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1478 'and' 'and_ln947_20' <Predicate = (!icmp_ln935_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_10)   --->   "%tmp_251 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_20, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1479 'bitselect' 'tmp_251' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_8 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_10)   --->   "%xor_ln949_20 = xor i1 %tmp_251, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1480 'xor' 'xor_ln949_20' <Predicate = (!icmp_ln935_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1481 [1/1] (2.07ns)   --->   "%add_ln949_20 = add i16 -24, %trunc_ln944_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1481 'add' 'add_ln949_20' <Predicate = (!icmp_ln935_10)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_10)   --->   "%p_Result_93_s = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_20, i16 %add_ln949_20)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1482 'bitselect' 'p_Result_93_s' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_8 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_10)   --->   "%and_ln949_20 = and i1 %p_Result_93_s, %xor_ln949_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1483 'and' 'and_ln949_20' <Predicate = (!icmp_ln935_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_10)   --->   "%or_ln949_44 = or i1 %and_ln949_20, %and_ln947_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1484 'or' 'or_ln949_44' <Predicate = (!icmp_ln935_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1485 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_10 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_44)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1485 'bitconcatenate' 'or_ln949_10' <Predicate = (!icmp_ln935_10)> <Delay = 0.97>
ST_8 : Operation 1486 [1/1] (0.00ns)   --->   "%zext_ln957_20 = zext i16 %select_ln938_20 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1486 'zext' 'zext_ln957_20' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_8 : Operation 1487 [1/1] (0.00ns)   --->   "%zext_ln958_71 = zext i16 %select_ln938_20 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1487 'zext' 'zext_ln958_71' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_8 : Operation 1488 [1/1] (2.47ns)   --->   "%icmp_ln958_10 = icmp sgt i32 %add_ln944_20, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1488 'icmp' 'icmp_ln958_10' <Predicate = (!icmp_ln935_10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1489 [2/2] (3.60ns)   --->   "%lshr_ln958_10 = lshr i32 %zext_ln958_71, %add_ln958_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1489 'lshr' 'lshr_ln958_10' <Predicate = (!icmp_ln935_10)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1490 [1/1] (0.00ns)   --->   "%zext_ln958_55 = zext i32 %sub_ln958_10 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1490 'zext' 'zext_ln958_55' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_8 : Operation 1491 [2/2] (3.60ns)   --->   "%shl_ln958_10 = shl i64 %zext_ln957_20, %zext_ln958_55" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1491 'shl' 'shl_ln958_10' <Predicate = (!icmp_ln935_10)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1492 [1/1] (2.47ns)   --->   "%icmp_ln947_42 = icmp sgt i31 %tmp_254, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1492 'icmp' 'icmp_ln947_42' <Predicate = (!icmp_ln935_35)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_s)   --->   "%and_ln947_21 = and i1 %icmp_ln947_42, %icmp_ln947_43" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1493 'and' 'and_ln947_21' <Predicate = (!icmp_ln935_35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_s)   --->   "%tmp_255 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_21, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1494 'bitselect' 'tmp_255' <Predicate = (!icmp_ln935_35)> <Delay = 0.00>
ST_8 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_s)   --->   "%xor_ln949_21 = xor i1 %tmp_255, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1495 'xor' 'xor_ln949_21' <Predicate = (!icmp_ln935_35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1496 [1/1] (2.07ns)   --->   "%add_ln949_21 = add i16 -24, %trunc_ln944_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1496 'add' 'add_ln949_21' <Predicate = (!icmp_ln935_35)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_s)   --->   "%p_Result_107_s = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_21, i16 %add_ln949_21)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1497 'bitselect' 'p_Result_107_s' <Predicate = (!icmp_ln935_35)> <Delay = 0.00>
ST_8 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_s)   --->   "%and_ln949_21 = and i1 %p_Result_107_s, %xor_ln949_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1498 'and' 'and_ln949_21' <Predicate = (!icmp_ln935_35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_s)   --->   "%or_ln949_45 = or i1 %and_ln949_21, %and_ln947_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1499 'or' 'or_ln949_45' <Predicate = (!icmp_ln935_35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1500 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_s = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_45)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1500 'bitconcatenate' 'or_ln949_1_s' <Predicate = (!icmp_ln935_35)> <Delay = 0.97>
ST_8 : Operation 1501 [1/1] (0.00ns)   --->   "%zext_ln957_21 = zext i16 %select_ln938_21 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1501 'zext' 'zext_ln957_21' <Predicate = (!icmp_ln935_35)> <Delay = 0.00>
ST_8 : Operation 1502 [1/1] (0.00ns)   --->   "%zext_ln958_77 = zext i16 %select_ln938_21 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1502 'zext' 'zext_ln958_77' <Predicate = (!icmp_ln935_35)> <Delay = 0.00>
ST_8 : Operation 1503 [1/1] (2.47ns)   --->   "%icmp_ln958_35 = icmp sgt i32 %add_ln944_21, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1503 'icmp' 'icmp_ln958_35' <Predicate = (!icmp_ln935_35)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1504 [2/2] (3.60ns)   --->   "%lshr_ln958_35 = lshr i32 %zext_ln958_77, %add_ln958_35" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1504 'lshr' 'lshr_ln958_35' <Predicate = (!icmp_ln935_35)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1505 [1/1] (0.00ns)   --->   "%zext_ln958_57 = zext i32 %sub_ln958_35 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1505 'zext' 'zext_ln958_57' <Predicate = (!icmp_ln935_35)> <Delay = 0.00>
ST_8 : Operation 1506 [2/2] (3.60ns)   --->   "%shl_ln958_35 = shl i64 %zext_ln957_21, %zext_ln958_57" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1506 'shl' 'shl_ln958_35' <Predicate = (!icmp_ln935_35)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1507 [1/1] (2.47ns)   --->   "%icmp_ln947_44 = icmp sgt i31 %tmp_260, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1507 'icmp' 'icmp_ln947_44' <Predicate = (!icmp_ln935_11)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_11)   --->   "%and_ln947_22 = and i1 %icmp_ln947_44, %icmp_ln947_45" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1508 'and' 'and_ln947_22' <Predicate = (!icmp_ln935_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_11)   --->   "%tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_22, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1509 'bitselect' 'tmp_261' <Predicate = (!icmp_ln935_11)> <Delay = 0.00>
ST_8 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_11)   --->   "%xor_ln949_22 = xor i1 %tmp_261, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1510 'xor' 'xor_ln949_22' <Predicate = (!icmp_ln935_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1511 [1/1] (2.07ns)   --->   "%add_ln949_22 = add i16 -24, %trunc_ln944_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1511 'add' 'add_ln949_22' <Predicate = (!icmp_ln935_11)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_11)   --->   "%p_Result_93_10 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_22, i16 %add_ln949_22)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1512 'bitselect' 'p_Result_93_10' <Predicate = (!icmp_ln935_11)> <Delay = 0.00>
ST_8 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_11)   --->   "%and_ln949_22 = and i1 %p_Result_93_10, %xor_ln949_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1513 'and' 'and_ln949_22' <Predicate = (!icmp_ln935_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_11)   --->   "%or_ln949_46 = or i1 %and_ln949_22, %and_ln947_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1514 'or' 'or_ln949_46' <Predicate = (!icmp_ln935_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1515 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_11 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_46)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1515 'bitconcatenate' 'or_ln949_11' <Predicate = (!icmp_ln935_11)> <Delay = 0.97>
ST_8 : Operation 1516 [1/1] (0.00ns)   --->   "%zext_ln957_22 = zext i16 %select_ln938_22 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1516 'zext' 'zext_ln957_22' <Predicate = (!icmp_ln935_11)> <Delay = 0.00>
ST_8 : Operation 1517 [1/1] (0.00ns)   --->   "%zext_ln958_83 = zext i16 %select_ln938_22 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1517 'zext' 'zext_ln958_83' <Predicate = (!icmp_ln935_11)> <Delay = 0.00>
ST_8 : Operation 1518 [1/1] (2.47ns)   --->   "%icmp_ln958_11 = icmp sgt i32 %add_ln944_22, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1518 'icmp' 'icmp_ln958_11' <Predicate = (!icmp_ln935_11)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1519 [2/2] (3.60ns)   --->   "%lshr_ln958_11 = lshr i32 %zext_ln958_83, %add_ln958_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1519 'lshr' 'lshr_ln958_11' <Predicate = (!icmp_ln935_11)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1520 [1/1] (0.00ns)   --->   "%zext_ln958_58 = zext i32 %sub_ln958_11 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1520 'zext' 'zext_ln958_58' <Predicate = (!icmp_ln935_11)> <Delay = 0.00>
ST_8 : Operation 1521 [2/2] (3.60ns)   --->   "%shl_ln958_11 = shl i64 %zext_ln957_22, %zext_ln958_58" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1521 'shl' 'shl_ln958_11' <Predicate = (!icmp_ln935_11)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1522 [1/1] (2.47ns)   --->   "%icmp_ln947_46 = icmp sgt i31 %tmp_264, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1522 'icmp' 'icmp_ln947_46' <Predicate = (!icmp_ln935_36)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_10)   --->   "%and_ln947_23 = and i1 %icmp_ln947_46, %icmp_ln947_47" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1523 'and' 'and_ln947_23' <Predicate = (!icmp_ln935_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_10)   --->   "%tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1524 'bitselect' 'tmp_265' <Predicate = (!icmp_ln935_36)> <Delay = 0.00>
ST_8 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_10)   --->   "%xor_ln949_23 = xor i1 %tmp_265, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1525 'xor' 'xor_ln949_23' <Predicate = (!icmp_ln935_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1526 [1/1] (2.07ns)   --->   "%add_ln949_23 = add i16 -24, %trunc_ln944_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1526 'add' 'add_ln949_23' <Predicate = (!icmp_ln935_36)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_10)   --->   "%p_Result_107_10 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_23, i16 %add_ln949_23)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1527 'bitselect' 'p_Result_107_10' <Predicate = (!icmp_ln935_36)> <Delay = 0.00>
ST_8 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_10)   --->   "%and_ln949_23 = and i1 %p_Result_107_10, %xor_ln949_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1528 'and' 'and_ln949_23' <Predicate = (!icmp_ln935_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_10)   --->   "%or_ln949_47 = or i1 %and_ln949_23, %and_ln947_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1529 'or' 'or_ln949_47' <Predicate = (!icmp_ln935_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1530 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_10 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_47)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1530 'bitconcatenate' 'or_ln949_1_10' <Predicate = (!icmp_ln935_36)> <Delay = 0.97>
ST_8 : Operation 1531 [1/1] (0.00ns)   --->   "%zext_ln957_23 = zext i16 %select_ln938_23 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1531 'zext' 'zext_ln957_23' <Predicate = (!icmp_ln935_36)> <Delay = 0.00>
ST_8 : Operation 1532 [1/1] (0.00ns)   --->   "%zext_ln958_89 = zext i16 %select_ln938_23 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1532 'zext' 'zext_ln958_89' <Predicate = (!icmp_ln935_36)> <Delay = 0.00>
ST_8 : Operation 1533 [1/1] (2.47ns)   --->   "%icmp_ln958_36 = icmp sgt i32 %add_ln944_23, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1533 'icmp' 'icmp_ln958_36' <Predicate = (!icmp_ln935_36)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1534 [2/2] (3.60ns)   --->   "%lshr_ln958_36 = lshr i32 %zext_ln958_89, %add_ln958_36" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1534 'lshr' 'lshr_ln958_36' <Predicate = (!icmp_ln935_36)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1535 [1/1] (0.00ns)   --->   "%zext_ln958_60 = zext i32 %sub_ln958_36 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1535 'zext' 'zext_ln958_60' <Predicate = (!icmp_ln935_36)> <Delay = 0.00>
ST_8 : Operation 1536 [2/2] (3.60ns)   --->   "%shl_ln958_36 = shl i64 %zext_ln957_23, %zext_ln958_60" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1536 'shl' 'shl_ln958_36' <Predicate = (!icmp_ln935_36)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1537 [1/1] (2.47ns)   --->   "%icmp_ln947_48 = icmp sgt i31 %tmp_270, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1537 'icmp' 'icmp_ln947_48' <Predicate = (!icmp_ln935_12)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_12)   --->   "%and_ln947_24 = and i1 %icmp_ln947_48, %icmp_ln947_49" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1538 'and' 'and_ln947_24' <Predicate = (!icmp_ln935_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_12)   --->   "%tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_24, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1539 'bitselect' 'tmp_271' <Predicate = (!icmp_ln935_12)> <Delay = 0.00>
ST_8 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_12)   --->   "%xor_ln949_24 = xor i1 %tmp_271, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1540 'xor' 'xor_ln949_24' <Predicate = (!icmp_ln935_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1541 [1/1] (2.07ns)   --->   "%add_ln949_24 = add i16 -24, %trunc_ln944_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1541 'add' 'add_ln949_24' <Predicate = (!icmp_ln935_12)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_12)   --->   "%p_Result_93_11 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_24, i16 %add_ln949_24)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1542 'bitselect' 'p_Result_93_11' <Predicate = (!icmp_ln935_12)> <Delay = 0.00>
ST_8 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_12)   --->   "%and_ln949_24 = and i1 %p_Result_93_11, %xor_ln949_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1543 'and' 'and_ln949_24' <Predicate = (!icmp_ln935_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_12)   --->   "%or_ln949_48 = or i1 %and_ln949_24, %and_ln947_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1544 'or' 'or_ln949_48' <Predicate = (!icmp_ln935_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1545 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_12 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_48)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1545 'bitconcatenate' 'or_ln949_12' <Predicate = (!icmp_ln935_12)> <Delay = 0.97>
ST_8 : Operation 1546 [1/1] (0.00ns)   --->   "%zext_ln957_24 = zext i16 %select_ln938_24 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1546 'zext' 'zext_ln957_24' <Predicate = (!icmp_ln935_12)> <Delay = 0.00>
ST_8 : Operation 1547 [1/1] (0.00ns)   --->   "%zext_ln958_95 = zext i16 %select_ln938_24 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1547 'zext' 'zext_ln958_95' <Predicate = (!icmp_ln935_12)> <Delay = 0.00>
ST_8 : Operation 1548 [1/1] (2.47ns)   --->   "%icmp_ln958_12 = icmp sgt i32 %add_ln944_24, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1548 'icmp' 'icmp_ln958_12' <Predicate = (!icmp_ln935_12)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1549 [2/2] (3.60ns)   --->   "%lshr_ln958_12 = lshr i32 %zext_ln958_95, %add_ln958_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1549 'lshr' 'lshr_ln958_12' <Predicate = (!icmp_ln935_12)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1550 [1/1] (0.00ns)   --->   "%zext_ln958_61 = zext i32 %sub_ln958_12 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1550 'zext' 'zext_ln958_61' <Predicate = (!icmp_ln935_12)> <Delay = 0.00>
ST_8 : Operation 1551 [2/2] (3.60ns)   --->   "%shl_ln958_12 = shl i64 %zext_ln957_24, %zext_ln958_61" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1551 'shl' 'shl_ln958_12' <Predicate = (!icmp_ln935_12)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1552 [1/1] (2.47ns)   --->   "%icmp_ln947_50 = icmp sgt i31 %tmp_274, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1552 'icmp' 'icmp_ln947_50' <Predicate = (!icmp_ln935_37)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_11)   --->   "%and_ln947_25 = and i1 %icmp_ln947_50, %icmp_ln947_51" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1553 'and' 'and_ln947_25' <Predicate = (!icmp_ln935_37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_11)   --->   "%tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_25, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1554 'bitselect' 'tmp_275' <Predicate = (!icmp_ln935_37)> <Delay = 0.00>
ST_8 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_11)   --->   "%xor_ln949_25 = xor i1 %tmp_275, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1555 'xor' 'xor_ln949_25' <Predicate = (!icmp_ln935_37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1556 [1/1] (2.07ns)   --->   "%add_ln949_25 = add i16 -24, %trunc_ln944_25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1556 'add' 'add_ln949_25' <Predicate = (!icmp_ln935_37)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_11)   --->   "%p_Result_107_11 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_25, i16 %add_ln949_25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1557 'bitselect' 'p_Result_107_11' <Predicate = (!icmp_ln935_37)> <Delay = 0.00>
ST_8 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_11)   --->   "%and_ln949_25 = and i1 %p_Result_107_11, %xor_ln949_25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1558 'and' 'and_ln949_25' <Predicate = (!icmp_ln935_37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_11)   --->   "%or_ln949_49 = or i1 %and_ln949_25, %and_ln947_25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1559 'or' 'or_ln949_49' <Predicate = (!icmp_ln935_37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1560 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_11 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_49)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1560 'bitconcatenate' 'or_ln949_1_11' <Predicate = (!icmp_ln935_37)> <Delay = 0.97>
ST_8 : Operation 1561 [1/1] (0.00ns)   --->   "%zext_ln957_25 = zext i16 %select_ln938_25 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1561 'zext' 'zext_ln957_25' <Predicate = (!icmp_ln935_37)> <Delay = 0.00>
ST_8 : Operation 1562 [1/1] (0.00ns)   --->   "%zext_ln958_100 = zext i16 %select_ln938_25 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1562 'zext' 'zext_ln958_100' <Predicate = (!icmp_ln935_37)> <Delay = 0.00>
ST_8 : Operation 1563 [1/1] (2.47ns)   --->   "%icmp_ln958_37 = icmp sgt i32 %add_ln944_25, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1563 'icmp' 'icmp_ln958_37' <Predicate = (!icmp_ln935_37)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1564 [2/2] (3.60ns)   --->   "%lshr_ln958_37 = lshr i32 %zext_ln958_100, %add_ln958_37" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1564 'lshr' 'lshr_ln958_37' <Predicate = (!icmp_ln935_37)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1565 [1/1] (0.00ns)   --->   "%zext_ln958_63 = zext i32 %sub_ln958_37 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1565 'zext' 'zext_ln958_63' <Predicate = (!icmp_ln935_37)> <Delay = 0.00>
ST_8 : Operation 1566 [2/2] (3.60ns)   --->   "%shl_ln958_37 = shl i64 %zext_ln957_25, %zext_ln958_63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1566 'shl' 'shl_ln958_37' <Predicate = (!icmp_ln935_37)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1567 [1/1] (2.47ns)   --->   "%icmp_ln947_52 = icmp sgt i31 %tmp_280, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1567 'icmp' 'icmp_ln947_52' <Predicate = (!icmp_ln935_13)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_13)   --->   "%and_ln947_26 = and i1 %icmp_ln947_52, %icmp_ln947_53" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1568 'and' 'and_ln947_26' <Predicate = (!icmp_ln935_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_13)   --->   "%tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_26, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1569 'bitselect' 'tmp_281' <Predicate = (!icmp_ln935_13)> <Delay = 0.00>
ST_8 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_13)   --->   "%xor_ln949_26 = xor i1 %tmp_281, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1570 'xor' 'xor_ln949_26' <Predicate = (!icmp_ln935_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1571 [1/1] (2.07ns)   --->   "%add_ln949_26 = add i16 -24, %trunc_ln944_26" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1571 'add' 'add_ln949_26' <Predicate = (!icmp_ln935_13)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_13)   --->   "%p_Result_93_12 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_26, i16 %add_ln949_26)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1572 'bitselect' 'p_Result_93_12' <Predicate = (!icmp_ln935_13)> <Delay = 0.00>
ST_8 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_13)   --->   "%and_ln949_26 = and i1 %p_Result_93_12, %xor_ln949_26" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1573 'and' 'and_ln949_26' <Predicate = (!icmp_ln935_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_13)   --->   "%or_ln949_50 = or i1 %and_ln949_26, %and_ln947_26" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1574 'or' 'or_ln949_50' <Predicate = (!icmp_ln935_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1575 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_13 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_50)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1575 'bitconcatenate' 'or_ln949_13' <Predicate = (!icmp_ln935_13)> <Delay = 0.97>
ST_8 : Operation 1576 [1/1] (0.00ns)   --->   "%zext_ln957_26 = zext i16 %select_ln938_26 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1576 'zext' 'zext_ln957_26' <Predicate = (!icmp_ln935_13)> <Delay = 0.00>
ST_8 : Operation 1577 [1/1] (0.00ns)   --->   "%zext_ln958_102 = zext i16 %select_ln938_26 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1577 'zext' 'zext_ln958_102' <Predicate = (!icmp_ln935_13)> <Delay = 0.00>
ST_8 : Operation 1578 [1/1] (2.47ns)   --->   "%icmp_ln958_13 = icmp sgt i32 %add_ln944_26, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1578 'icmp' 'icmp_ln958_13' <Predicate = (!icmp_ln935_13)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1579 [2/2] (3.60ns)   --->   "%lshr_ln958_13 = lshr i32 %zext_ln958_102, %add_ln958_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1579 'lshr' 'lshr_ln958_13' <Predicate = (!icmp_ln935_13)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1580 [1/1] (0.00ns)   --->   "%zext_ln958_64 = zext i32 %sub_ln958_13 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1580 'zext' 'zext_ln958_64' <Predicate = (!icmp_ln935_13)> <Delay = 0.00>
ST_8 : Operation 1581 [2/2] (3.60ns)   --->   "%shl_ln958_13 = shl i64 %zext_ln957_26, %zext_ln958_64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1581 'shl' 'shl_ln958_13' <Predicate = (!icmp_ln935_13)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1582 [1/1] (2.47ns)   --->   "%icmp_ln947_54 = icmp sgt i31 %tmp_284, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1582 'icmp' 'icmp_ln947_54' <Predicate = (!icmp_ln935_38)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_12)   --->   "%and_ln947_27 = and i1 %icmp_ln947_54, %icmp_ln947_55" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1583 'and' 'and_ln947_27' <Predicate = (!icmp_ln935_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_12)   --->   "%tmp_285 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_27, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1584 'bitselect' 'tmp_285' <Predicate = (!icmp_ln935_38)> <Delay = 0.00>
ST_8 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_12)   --->   "%xor_ln949_27 = xor i1 %tmp_285, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1585 'xor' 'xor_ln949_27' <Predicate = (!icmp_ln935_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1586 [1/1] (2.07ns)   --->   "%add_ln949_27 = add i16 -24, %trunc_ln944_27" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1586 'add' 'add_ln949_27' <Predicate = (!icmp_ln935_38)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_12)   --->   "%p_Result_107_12 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_27, i16 %add_ln949_27)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1587 'bitselect' 'p_Result_107_12' <Predicate = (!icmp_ln935_38)> <Delay = 0.00>
ST_8 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_12)   --->   "%and_ln949_27 = and i1 %p_Result_107_12, %xor_ln949_27" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1588 'and' 'and_ln949_27' <Predicate = (!icmp_ln935_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_12)   --->   "%or_ln949_51 = or i1 %and_ln949_27, %and_ln947_27" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1589 'or' 'or_ln949_51' <Predicate = (!icmp_ln935_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1590 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_12 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_51)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1590 'bitconcatenate' 'or_ln949_1_12' <Predicate = (!icmp_ln935_38)> <Delay = 0.97>
ST_8 : Operation 1591 [1/1] (0.00ns)   --->   "%zext_ln957_27 = zext i16 %select_ln938_27 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1591 'zext' 'zext_ln957_27' <Predicate = (!icmp_ln935_38)> <Delay = 0.00>
ST_8 : Operation 1592 [1/1] (0.00ns)   --->   "%zext_ln958_104 = zext i16 %select_ln938_27 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1592 'zext' 'zext_ln958_104' <Predicate = (!icmp_ln935_38)> <Delay = 0.00>
ST_8 : Operation 1593 [1/1] (2.47ns)   --->   "%icmp_ln958_38 = icmp sgt i32 %add_ln944_27, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1593 'icmp' 'icmp_ln958_38' <Predicate = (!icmp_ln935_38)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1594 [2/2] (3.60ns)   --->   "%lshr_ln958_38 = lshr i32 %zext_ln958_104, %add_ln958_38" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1594 'lshr' 'lshr_ln958_38' <Predicate = (!icmp_ln935_38)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1595 [1/1] (0.00ns)   --->   "%zext_ln958_66 = zext i32 %sub_ln958_38 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1595 'zext' 'zext_ln958_66' <Predicate = (!icmp_ln935_38)> <Delay = 0.00>
ST_8 : Operation 1596 [2/2] (3.60ns)   --->   "%shl_ln958_38 = shl i64 %zext_ln957_27, %zext_ln958_66" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1596 'shl' 'shl_ln958_38' <Predicate = (!icmp_ln935_38)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1597 [1/1] (2.47ns)   --->   "%icmp_ln947_56 = icmp sgt i31 %tmp_290, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1597 'icmp' 'icmp_ln947_56' <Predicate = (!icmp_ln935_14)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_14)   --->   "%and_ln947_28 = and i1 %icmp_ln947_56, %icmp_ln947_57" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1598 'and' 'and_ln947_28' <Predicate = (!icmp_ln935_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_14)   --->   "%tmp_291 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_28, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1599 'bitselect' 'tmp_291' <Predicate = (!icmp_ln935_14)> <Delay = 0.00>
ST_8 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_14)   --->   "%xor_ln949_28 = xor i1 %tmp_291, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1600 'xor' 'xor_ln949_28' <Predicate = (!icmp_ln935_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1601 [1/1] (2.07ns)   --->   "%add_ln949_28 = add i16 -24, %trunc_ln944_28" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1601 'add' 'add_ln949_28' <Predicate = (!icmp_ln935_14)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_14)   --->   "%p_Result_93_13 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_28, i16 %add_ln949_28)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1602 'bitselect' 'p_Result_93_13' <Predicate = (!icmp_ln935_14)> <Delay = 0.00>
ST_8 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_14)   --->   "%and_ln949_28 = and i1 %p_Result_93_13, %xor_ln949_28" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1603 'and' 'and_ln949_28' <Predicate = (!icmp_ln935_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_14)   --->   "%or_ln949_52 = or i1 %and_ln949_28, %and_ln947_28" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1604 'or' 'or_ln949_52' <Predicate = (!icmp_ln935_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1605 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_14 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_52)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1605 'bitconcatenate' 'or_ln949_14' <Predicate = (!icmp_ln935_14)> <Delay = 0.97>
ST_8 : Operation 1606 [1/1] (0.00ns)   --->   "%zext_ln957_28 = zext i16 %select_ln938_28 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1606 'zext' 'zext_ln957_28' <Predicate = (!icmp_ln935_14)> <Delay = 0.00>
ST_8 : Operation 1607 [1/1] (0.00ns)   --->   "%zext_ln958_106 = zext i16 %select_ln938_28 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1607 'zext' 'zext_ln958_106' <Predicate = (!icmp_ln935_14)> <Delay = 0.00>
ST_8 : Operation 1608 [1/1] (2.47ns)   --->   "%icmp_ln958_14 = icmp sgt i32 %add_ln944_28, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1608 'icmp' 'icmp_ln958_14' <Predicate = (!icmp_ln935_14)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1609 [2/2] (3.60ns)   --->   "%lshr_ln958_14 = lshr i32 %zext_ln958_106, %add_ln958_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1609 'lshr' 'lshr_ln958_14' <Predicate = (!icmp_ln935_14)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1610 [1/1] (0.00ns)   --->   "%zext_ln958_67 = zext i32 %sub_ln958_14 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1610 'zext' 'zext_ln958_67' <Predicate = (!icmp_ln935_14)> <Delay = 0.00>
ST_8 : Operation 1611 [2/2] (3.60ns)   --->   "%shl_ln958_14 = shl i64 %zext_ln957_28, %zext_ln958_67" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1611 'shl' 'shl_ln958_14' <Predicate = (!icmp_ln935_14)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1612 [1/1] (2.47ns)   --->   "%icmp_ln947_58 = icmp sgt i31 %tmp_294, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1612 'icmp' 'icmp_ln947_58' <Predicate = (!icmp_ln935_39)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_13)   --->   "%and_ln947_29 = and i1 %icmp_ln947_58, %icmp_ln947_59" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1613 'and' 'and_ln947_29' <Predicate = (!icmp_ln935_39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_13)   --->   "%tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_29, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1614 'bitselect' 'tmp_295' <Predicate = (!icmp_ln935_39)> <Delay = 0.00>
ST_8 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_13)   --->   "%xor_ln949_29 = xor i1 %tmp_295, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1615 'xor' 'xor_ln949_29' <Predicate = (!icmp_ln935_39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1616 [1/1] (2.07ns)   --->   "%add_ln949_29 = add i16 -24, %trunc_ln944_29" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1616 'add' 'add_ln949_29' <Predicate = (!icmp_ln935_39)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_13)   --->   "%p_Result_107_13 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_29, i16 %add_ln949_29)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1617 'bitselect' 'p_Result_107_13' <Predicate = (!icmp_ln935_39)> <Delay = 0.00>
ST_8 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_13)   --->   "%and_ln949_29 = and i1 %p_Result_107_13, %xor_ln949_29" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1618 'and' 'and_ln949_29' <Predicate = (!icmp_ln935_39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_13)   --->   "%or_ln949_53 = or i1 %and_ln949_29, %and_ln947_29" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1619 'or' 'or_ln949_53' <Predicate = (!icmp_ln935_39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1620 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_13 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_53)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1620 'bitconcatenate' 'or_ln949_1_13' <Predicate = (!icmp_ln935_39)> <Delay = 0.97>
ST_8 : Operation 1621 [1/1] (0.00ns)   --->   "%zext_ln957_29 = zext i16 %select_ln938_29 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1621 'zext' 'zext_ln957_29' <Predicate = (!icmp_ln935_39)> <Delay = 0.00>
ST_8 : Operation 1622 [1/1] (0.00ns)   --->   "%zext_ln958_108 = zext i16 %select_ln938_29 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1622 'zext' 'zext_ln958_108' <Predicate = (!icmp_ln935_39)> <Delay = 0.00>
ST_8 : Operation 1623 [1/1] (2.47ns)   --->   "%icmp_ln958_39 = icmp sgt i32 %add_ln944_29, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1623 'icmp' 'icmp_ln958_39' <Predicate = (!icmp_ln935_39)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1624 [2/2] (3.60ns)   --->   "%lshr_ln958_39 = lshr i32 %zext_ln958_108, %add_ln958_39" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1624 'lshr' 'lshr_ln958_39' <Predicate = (!icmp_ln935_39)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1625 [1/1] (0.00ns)   --->   "%zext_ln958_69 = zext i32 %sub_ln958_39 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1625 'zext' 'zext_ln958_69' <Predicate = (!icmp_ln935_39)> <Delay = 0.00>
ST_8 : Operation 1626 [2/2] (3.60ns)   --->   "%shl_ln958_39 = shl i64 %zext_ln957_29, %zext_ln958_69" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1626 'shl' 'shl_ln958_39' <Predicate = (!icmp_ln935_39)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1627 [1/1] (2.47ns)   --->   "%icmp_ln947_60 = icmp sgt i31 %tmp_300, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1627 'icmp' 'icmp_ln947_60' <Predicate = (!icmp_ln935_15)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_15)   --->   "%and_ln947_30 = and i1 %icmp_ln947_60, %icmp_ln947_61" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1628 'and' 'and_ln947_30' <Predicate = (!icmp_ln935_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_15)   --->   "%tmp_301 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_30, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1629 'bitselect' 'tmp_301' <Predicate = (!icmp_ln935_15)> <Delay = 0.00>
ST_8 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_15)   --->   "%xor_ln949_30 = xor i1 %tmp_301, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1630 'xor' 'xor_ln949_30' <Predicate = (!icmp_ln935_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1631 [1/1] (2.07ns)   --->   "%add_ln949_30 = add i16 -24, %trunc_ln944_30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1631 'add' 'add_ln949_30' <Predicate = (!icmp_ln935_15)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_15)   --->   "%p_Result_93_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_30, i16 %add_ln949_30)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1632 'bitselect' 'p_Result_93_14' <Predicate = (!icmp_ln935_15)> <Delay = 0.00>
ST_8 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_15)   --->   "%and_ln949_30 = and i1 %p_Result_93_14, %xor_ln949_30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1633 'and' 'and_ln949_30' <Predicate = (!icmp_ln935_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_15)   --->   "%or_ln949_54 = or i1 %and_ln949_30, %and_ln947_30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1634 'or' 'or_ln949_54' <Predicate = (!icmp_ln935_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1635 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_15 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_54)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1635 'bitconcatenate' 'or_ln949_15' <Predicate = (!icmp_ln935_15)> <Delay = 0.97>
ST_8 : Operation 1636 [1/1] (0.00ns)   --->   "%zext_ln957_30 = zext i16 %select_ln938_30 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1636 'zext' 'zext_ln957_30' <Predicate = (!icmp_ln935_15)> <Delay = 0.00>
ST_8 : Operation 1637 [1/1] (0.00ns)   --->   "%zext_ln958_110 = zext i16 %select_ln938_30 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1637 'zext' 'zext_ln958_110' <Predicate = (!icmp_ln935_15)> <Delay = 0.00>
ST_8 : Operation 1638 [1/1] (2.47ns)   --->   "%icmp_ln958_15 = icmp sgt i32 %add_ln944_30, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1638 'icmp' 'icmp_ln958_15' <Predicate = (!icmp_ln935_15)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1639 [2/2] (3.60ns)   --->   "%lshr_ln958_15 = lshr i32 %zext_ln958_110, %add_ln958_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1639 'lshr' 'lshr_ln958_15' <Predicate = (!icmp_ln935_15)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1640 [1/1] (0.00ns)   --->   "%zext_ln958_70 = zext i32 %sub_ln958_15 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1640 'zext' 'zext_ln958_70' <Predicate = (!icmp_ln935_15)> <Delay = 0.00>
ST_8 : Operation 1641 [2/2] (3.60ns)   --->   "%shl_ln958_15 = shl i64 %zext_ln957_30, %zext_ln958_70" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1641 'shl' 'shl_ln958_15' <Predicate = (!icmp_ln935_15)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1642 [1/1] (2.47ns)   --->   "%icmp_ln947_62 = icmp sgt i31 %tmp_304, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1642 'icmp' 'icmp_ln947_62' <Predicate = (!icmp_ln935_40)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_14)   --->   "%and_ln947_31 = and i1 %icmp_ln947_62, %icmp_ln947_63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1643 'and' 'and_ln947_31' <Predicate = (!icmp_ln935_40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_14)   --->   "%tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_31, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1644 'bitselect' 'tmp_305' <Predicate = (!icmp_ln935_40)> <Delay = 0.00>
ST_8 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_14)   --->   "%xor_ln949_31 = xor i1 %tmp_305, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1645 'xor' 'xor_ln949_31' <Predicate = (!icmp_ln935_40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1646 [1/1] (2.07ns)   --->   "%add_ln949_31 = add i16 -24, %trunc_ln944_31" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1646 'add' 'add_ln949_31' <Predicate = (!icmp_ln935_40)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_14)   --->   "%p_Result_107_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_31, i16 %add_ln949_31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1647 'bitselect' 'p_Result_107_14' <Predicate = (!icmp_ln935_40)> <Delay = 0.00>
ST_8 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_14)   --->   "%and_ln949_31 = and i1 %p_Result_107_14, %xor_ln949_31" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1648 'and' 'and_ln949_31' <Predicate = (!icmp_ln935_40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_14)   --->   "%or_ln949_55 = or i1 %and_ln949_31, %and_ln947_31" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1649 'or' 'or_ln949_55' <Predicate = (!icmp_ln935_40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1650 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_14 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_55)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1650 'bitconcatenate' 'or_ln949_1_14' <Predicate = (!icmp_ln935_40)> <Delay = 0.97>
ST_8 : Operation 1651 [1/1] (0.00ns)   --->   "%zext_ln957_31 = zext i16 %select_ln938_31 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1651 'zext' 'zext_ln957_31' <Predicate = (!icmp_ln935_40)> <Delay = 0.00>
ST_8 : Operation 1652 [1/1] (0.00ns)   --->   "%zext_ln958_112 = zext i16 %select_ln938_31 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1652 'zext' 'zext_ln958_112' <Predicate = (!icmp_ln935_40)> <Delay = 0.00>
ST_8 : Operation 1653 [1/1] (2.47ns)   --->   "%icmp_ln958_40 = icmp sgt i32 %add_ln944_31, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1653 'icmp' 'icmp_ln958_40' <Predicate = (!icmp_ln935_40)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1654 [2/2] (3.60ns)   --->   "%lshr_ln958_40 = lshr i32 %zext_ln958_112, %add_ln958_40" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1654 'lshr' 'lshr_ln958_40' <Predicate = (!icmp_ln935_40)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1655 [1/1] (0.00ns)   --->   "%zext_ln958_72 = zext i32 %sub_ln958_40 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1655 'zext' 'zext_ln958_72' <Predicate = (!icmp_ln935_40)> <Delay = 0.00>
ST_8 : Operation 1656 [2/2] (3.60ns)   --->   "%shl_ln958_40 = shl i64 %zext_ln957_31, %zext_ln958_72" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1656 'shl' 'shl_ln958_40' <Predicate = (!icmp_ln935_40)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1657 [1/1] (2.47ns)   --->   "%icmp_ln947_64 = icmp sgt i31 %tmp_310, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1657 'icmp' 'icmp_ln947_64' <Predicate = (!icmp_ln935_16)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_16)   --->   "%and_ln947_32 = and i1 %icmp_ln947_64, %icmp_ln947_65" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1658 'and' 'and_ln947_32' <Predicate = (!icmp_ln935_16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_16)   --->   "%tmp_311 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_32, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1659 'bitselect' 'tmp_311' <Predicate = (!icmp_ln935_16)> <Delay = 0.00>
ST_8 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_16)   --->   "%xor_ln949_32 = xor i1 %tmp_311, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1660 'xor' 'xor_ln949_32' <Predicate = (!icmp_ln935_16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1661 [1/1] (2.07ns)   --->   "%add_ln949_32 = add i16 -24, %trunc_ln944_32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1661 'add' 'add_ln949_32' <Predicate = (!icmp_ln935_16)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_16)   --->   "%p_Result_93_15 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_32, i16 %add_ln949_32)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1662 'bitselect' 'p_Result_93_15' <Predicate = (!icmp_ln935_16)> <Delay = 0.00>
ST_8 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_16)   --->   "%and_ln949_32 = and i1 %p_Result_93_15, %xor_ln949_32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1663 'and' 'and_ln949_32' <Predicate = (!icmp_ln935_16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_16)   --->   "%or_ln949_56 = or i1 %and_ln949_32, %and_ln947_32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1664 'or' 'or_ln949_56' <Predicate = (!icmp_ln935_16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1665 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_16 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_56)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1665 'bitconcatenate' 'or_ln949_16' <Predicate = (!icmp_ln935_16)> <Delay = 0.97>
ST_8 : Operation 1666 [1/1] (0.00ns)   --->   "%zext_ln957_32 = zext i16 %select_ln938_32 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1666 'zext' 'zext_ln957_32' <Predicate = (!icmp_ln935_16)> <Delay = 0.00>
ST_8 : Operation 1667 [1/1] (0.00ns)   --->   "%zext_ln958_114 = zext i16 %select_ln938_32 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1667 'zext' 'zext_ln958_114' <Predicate = (!icmp_ln935_16)> <Delay = 0.00>
ST_8 : Operation 1668 [1/1] (2.47ns)   --->   "%icmp_ln958_16 = icmp sgt i32 %add_ln944_32, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1668 'icmp' 'icmp_ln958_16' <Predicate = (!icmp_ln935_16)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1669 [2/2] (3.60ns)   --->   "%lshr_ln958_16 = lshr i32 %zext_ln958_114, %add_ln958_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1669 'lshr' 'lshr_ln958_16' <Predicate = (!icmp_ln935_16)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1670 [1/1] (0.00ns)   --->   "%zext_ln958_73 = zext i32 %sub_ln958_16 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1670 'zext' 'zext_ln958_73' <Predicate = (!icmp_ln935_16)> <Delay = 0.00>
ST_8 : Operation 1671 [2/2] (3.60ns)   --->   "%shl_ln958_16 = shl i64 %zext_ln957_32, %zext_ln958_73" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1671 'shl' 'shl_ln958_16' <Predicate = (!icmp_ln935_16)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1672 [1/1] (2.47ns)   --->   "%icmp_ln947_66 = icmp sgt i31 %tmp_314, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1672 'icmp' 'icmp_ln947_66' <Predicate = (!icmp_ln935_41)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_15)   --->   "%and_ln947_33 = and i1 %icmp_ln947_66, %icmp_ln947_67" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1673 'and' 'and_ln947_33' <Predicate = (!icmp_ln935_41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_15)   --->   "%tmp_315 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_33, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1674 'bitselect' 'tmp_315' <Predicate = (!icmp_ln935_41)> <Delay = 0.00>
ST_8 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_15)   --->   "%xor_ln949_33 = xor i1 %tmp_315, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1675 'xor' 'xor_ln949_33' <Predicate = (!icmp_ln935_41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1676 [1/1] (2.07ns)   --->   "%add_ln949_33 = add i16 -24, %trunc_ln944_33" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1676 'add' 'add_ln949_33' <Predicate = (!icmp_ln935_41)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_15)   --->   "%p_Result_107_15 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_33, i16 %add_ln949_33)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1677 'bitselect' 'p_Result_107_15' <Predicate = (!icmp_ln935_41)> <Delay = 0.00>
ST_8 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_15)   --->   "%and_ln949_33 = and i1 %p_Result_107_15, %xor_ln949_33" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1678 'and' 'and_ln949_33' <Predicate = (!icmp_ln935_41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_15)   --->   "%or_ln949_57 = or i1 %and_ln949_33, %and_ln947_33" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1679 'or' 'or_ln949_57' <Predicate = (!icmp_ln935_41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1680 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_15 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_57)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1680 'bitconcatenate' 'or_ln949_1_15' <Predicate = (!icmp_ln935_41)> <Delay = 0.97>
ST_8 : Operation 1681 [1/1] (0.00ns)   --->   "%zext_ln957_33 = zext i16 %select_ln938_33 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1681 'zext' 'zext_ln957_33' <Predicate = (!icmp_ln935_41)> <Delay = 0.00>
ST_8 : Operation 1682 [1/1] (0.00ns)   --->   "%zext_ln958_116 = zext i16 %select_ln938_33 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1682 'zext' 'zext_ln958_116' <Predicate = (!icmp_ln935_41)> <Delay = 0.00>
ST_8 : Operation 1683 [1/1] (2.47ns)   --->   "%icmp_ln958_41 = icmp sgt i32 %add_ln944_33, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1683 'icmp' 'icmp_ln958_41' <Predicate = (!icmp_ln935_41)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1684 [2/2] (3.60ns)   --->   "%lshr_ln958_41 = lshr i32 %zext_ln958_116, %add_ln958_41" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1684 'lshr' 'lshr_ln958_41' <Predicate = (!icmp_ln935_41)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1685 [1/1] (0.00ns)   --->   "%zext_ln958_75 = zext i32 %sub_ln958_41 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1685 'zext' 'zext_ln958_75' <Predicate = (!icmp_ln935_41)> <Delay = 0.00>
ST_8 : Operation 1686 [2/2] (3.60ns)   --->   "%shl_ln958_41 = shl i64 %zext_ln957_33, %zext_ln958_75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1686 'shl' 'shl_ln958_41' <Predicate = (!icmp_ln935_41)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1687 [1/1] (2.47ns)   --->   "%icmp_ln947_68 = icmp sgt i31 %tmp_320, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1687 'icmp' 'icmp_ln947_68' <Predicate = (!icmp_ln935_17)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_17)   --->   "%and_ln947_34 = and i1 %icmp_ln947_68, %icmp_ln947_69" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1688 'and' 'and_ln947_34' <Predicate = (!icmp_ln935_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_17)   --->   "%tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_34, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1689 'bitselect' 'tmp_321' <Predicate = (!icmp_ln935_17)> <Delay = 0.00>
ST_8 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_17)   --->   "%xor_ln949_34 = xor i1 %tmp_321, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1690 'xor' 'xor_ln949_34' <Predicate = (!icmp_ln935_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1691 [1/1] (2.07ns)   --->   "%add_ln949_34 = add i16 -24, %trunc_ln944_34" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1691 'add' 'add_ln949_34' <Predicate = (!icmp_ln935_17)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_17)   --->   "%p_Result_93_16 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_34, i16 %add_ln949_34)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1692 'bitselect' 'p_Result_93_16' <Predicate = (!icmp_ln935_17)> <Delay = 0.00>
ST_8 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_17)   --->   "%and_ln949_34 = and i1 %p_Result_93_16, %xor_ln949_34" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1693 'and' 'and_ln949_34' <Predicate = (!icmp_ln935_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_17)   --->   "%or_ln949_58 = or i1 %and_ln949_34, %and_ln947_34" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1694 'or' 'or_ln949_58' <Predicate = (!icmp_ln935_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1695 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_17 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_58)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1695 'bitconcatenate' 'or_ln949_17' <Predicate = (!icmp_ln935_17)> <Delay = 0.97>
ST_8 : Operation 1696 [1/1] (0.00ns)   --->   "%zext_ln957_34 = zext i16 %select_ln938_34 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1696 'zext' 'zext_ln957_34' <Predicate = (!icmp_ln935_17)> <Delay = 0.00>
ST_8 : Operation 1697 [1/1] (0.00ns)   --->   "%zext_ln958_118 = zext i16 %select_ln938_34 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1697 'zext' 'zext_ln958_118' <Predicate = (!icmp_ln935_17)> <Delay = 0.00>
ST_8 : Operation 1698 [1/1] (2.47ns)   --->   "%icmp_ln958_17 = icmp sgt i32 %add_ln944_34, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1698 'icmp' 'icmp_ln958_17' <Predicate = (!icmp_ln935_17)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1699 [2/2] (3.60ns)   --->   "%lshr_ln958_17 = lshr i32 %zext_ln958_118, %add_ln958_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1699 'lshr' 'lshr_ln958_17' <Predicate = (!icmp_ln935_17)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1700 [1/1] (0.00ns)   --->   "%zext_ln958_76 = zext i32 %sub_ln958_17 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1700 'zext' 'zext_ln958_76' <Predicate = (!icmp_ln935_17)> <Delay = 0.00>
ST_8 : Operation 1701 [2/2] (3.60ns)   --->   "%shl_ln958_17 = shl i64 %zext_ln957_34, %zext_ln958_76" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1701 'shl' 'shl_ln958_17' <Predicate = (!icmp_ln935_17)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1702 [1/1] (2.47ns)   --->   "%icmp_ln947_70 = icmp sgt i31 %tmp_324, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1702 'icmp' 'icmp_ln947_70' <Predicate = (!icmp_ln935_42)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_16)   --->   "%and_ln947_35 = and i1 %icmp_ln947_70, %icmp_ln947_71" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1703 'and' 'and_ln947_35' <Predicate = (!icmp_ln935_42)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_16)   --->   "%tmp_325 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_35, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1704 'bitselect' 'tmp_325' <Predicate = (!icmp_ln935_42)> <Delay = 0.00>
ST_8 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_16)   --->   "%xor_ln949_35 = xor i1 %tmp_325, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1705 'xor' 'xor_ln949_35' <Predicate = (!icmp_ln935_42)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1706 [1/1] (2.07ns)   --->   "%add_ln949_35 = add i16 -24, %trunc_ln944_35" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1706 'add' 'add_ln949_35' <Predicate = (!icmp_ln935_42)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_16)   --->   "%p_Result_107_16 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_35, i16 %add_ln949_35)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1707 'bitselect' 'p_Result_107_16' <Predicate = (!icmp_ln935_42)> <Delay = 0.00>
ST_8 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_16)   --->   "%and_ln949_35 = and i1 %p_Result_107_16, %xor_ln949_35" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1708 'and' 'and_ln949_35' <Predicate = (!icmp_ln935_42)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_16)   --->   "%or_ln949_59 = or i1 %and_ln949_35, %and_ln947_35" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1709 'or' 'or_ln949_59' <Predicate = (!icmp_ln935_42)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1710 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_16 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_59)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1710 'bitconcatenate' 'or_ln949_1_16' <Predicate = (!icmp_ln935_42)> <Delay = 0.97>
ST_8 : Operation 1711 [1/1] (0.00ns)   --->   "%zext_ln957_35 = zext i16 %select_ln938_35 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1711 'zext' 'zext_ln957_35' <Predicate = (!icmp_ln935_42)> <Delay = 0.00>
ST_8 : Operation 1712 [1/1] (0.00ns)   --->   "%zext_ln958_120 = zext i16 %select_ln938_35 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1712 'zext' 'zext_ln958_120' <Predicate = (!icmp_ln935_42)> <Delay = 0.00>
ST_8 : Operation 1713 [1/1] (2.47ns)   --->   "%icmp_ln958_42 = icmp sgt i32 %add_ln944_35, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1713 'icmp' 'icmp_ln958_42' <Predicate = (!icmp_ln935_42)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1714 [2/2] (3.60ns)   --->   "%lshr_ln958_42 = lshr i32 %zext_ln958_120, %add_ln958_42" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1714 'lshr' 'lshr_ln958_42' <Predicate = (!icmp_ln935_42)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1715 [1/1] (0.00ns)   --->   "%zext_ln958_78 = zext i32 %sub_ln958_42 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1715 'zext' 'zext_ln958_78' <Predicate = (!icmp_ln935_42)> <Delay = 0.00>
ST_8 : Operation 1716 [2/2] (3.60ns)   --->   "%shl_ln958_42 = shl i64 %zext_ln957_35, %zext_ln958_78" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1716 'shl' 'shl_ln958_42' <Predicate = (!icmp_ln935_42)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1717 [1/1] (2.47ns)   --->   "%icmp_ln947_72 = icmp sgt i31 %tmp_330, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1717 'icmp' 'icmp_ln947_72' <Predicate = (!icmp_ln935_18)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_18)   --->   "%and_ln947_36 = and i1 %icmp_ln947_72, %icmp_ln947_73" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1718 'and' 'and_ln947_36' <Predicate = (!icmp_ln935_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_18)   --->   "%tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_36, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1719 'bitselect' 'tmp_331' <Predicate = (!icmp_ln935_18)> <Delay = 0.00>
ST_8 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_18)   --->   "%xor_ln949_36 = xor i1 %tmp_331, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1720 'xor' 'xor_ln949_36' <Predicate = (!icmp_ln935_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1721 [1/1] (2.07ns)   --->   "%add_ln949_36 = add i16 -24, %trunc_ln944_36" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1721 'add' 'add_ln949_36' <Predicate = (!icmp_ln935_18)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_18)   --->   "%p_Result_93_17 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_36, i16 %add_ln949_36)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1722 'bitselect' 'p_Result_93_17' <Predicate = (!icmp_ln935_18)> <Delay = 0.00>
ST_8 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_18)   --->   "%and_ln949_36 = and i1 %p_Result_93_17, %xor_ln949_36" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1723 'and' 'and_ln949_36' <Predicate = (!icmp_ln935_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_18)   --->   "%or_ln949_60 = or i1 %and_ln949_36, %and_ln947_36" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1724 'or' 'or_ln949_60' <Predicate = (!icmp_ln935_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1725 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_18 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_60)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1725 'bitconcatenate' 'or_ln949_18' <Predicate = (!icmp_ln935_18)> <Delay = 0.97>
ST_8 : Operation 1726 [1/1] (0.00ns)   --->   "%zext_ln957_36 = zext i16 %select_ln938_36 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1726 'zext' 'zext_ln957_36' <Predicate = (!icmp_ln935_18)> <Delay = 0.00>
ST_8 : Operation 1727 [1/1] (0.00ns)   --->   "%zext_ln958_122 = zext i16 %select_ln938_36 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1727 'zext' 'zext_ln958_122' <Predicate = (!icmp_ln935_18)> <Delay = 0.00>
ST_8 : Operation 1728 [1/1] (2.47ns)   --->   "%icmp_ln958_18 = icmp sgt i32 %add_ln944_36, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1728 'icmp' 'icmp_ln958_18' <Predicate = (!icmp_ln935_18)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1729 [2/2] (3.60ns)   --->   "%lshr_ln958_18 = lshr i32 %zext_ln958_122, %add_ln958_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1729 'lshr' 'lshr_ln958_18' <Predicate = (!icmp_ln935_18)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1730 [1/1] (0.00ns)   --->   "%zext_ln958_79 = zext i32 %sub_ln958_18 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1730 'zext' 'zext_ln958_79' <Predicate = (!icmp_ln935_18)> <Delay = 0.00>
ST_8 : Operation 1731 [2/2] (3.60ns)   --->   "%shl_ln958_18 = shl i64 %zext_ln957_36, %zext_ln958_79" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1731 'shl' 'shl_ln958_18' <Predicate = (!icmp_ln935_18)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1732 [1/1] (2.47ns)   --->   "%icmp_ln947_74 = icmp sgt i31 %tmp_334, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1732 'icmp' 'icmp_ln947_74' <Predicate = (!icmp_ln935_43)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_17)   --->   "%and_ln947_37 = and i1 %icmp_ln947_74, %icmp_ln947_75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1733 'and' 'and_ln947_37' <Predicate = (!icmp_ln935_43)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_17)   --->   "%tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_37, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1734 'bitselect' 'tmp_335' <Predicate = (!icmp_ln935_43)> <Delay = 0.00>
ST_8 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_17)   --->   "%xor_ln949_37 = xor i1 %tmp_335, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1735 'xor' 'xor_ln949_37' <Predicate = (!icmp_ln935_43)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1736 [1/1] (2.07ns)   --->   "%add_ln949_37 = add i16 -24, %trunc_ln944_37" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1736 'add' 'add_ln949_37' <Predicate = (!icmp_ln935_43)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_17)   --->   "%p_Result_107_17 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_37, i16 %add_ln949_37)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1737 'bitselect' 'p_Result_107_17' <Predicate = (!icmp_ln935_43)> <Delay = 0.00>
ST_8 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_17)   --->   "%and_ln949_37 = and i1 %p_Result_107_17, %xor_ln949_37" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1738 'and' 'and_ln949_37' <Predicate = (!icmp_ln935_43)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_17)   --->   "%or_ln949_61 = or i1 %and_ln949_37, %and_ln947_37" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1739 'or' 'or_ln949_61' <Predicate = (!icmp_ln935_43)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1740 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_17 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_61)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1740 'bitconcatenate' 'or_ln949_1_17' <Predicate = (!icmp_ln935_43)> <Delay = 0.97>
ST_8 : Operation 1741 [1/1] (0.00ns)   --->   "%zext_ln957_37 = zext i16 %select_ln938_37 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1741 'zext' 'zext_ln957_37' <Predicate = (!icmp_ln935_43)> <Delay = 0.00>
ST_8 : Operation 1742 [1/1] (0.00ns)   --->   "%zext_ln958_124 = zext i16 %select_ln938_37 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1742 'zext' 'zext_ln958_124' <Predicate = (!icmp_ln935_43)> <Delay = 0.00>
ST_8 : Operation 1743 [1/1] (2.47ns)   --->   "%icmp_ln958_43 = icmp sgt i32 %add_ln944_37, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1743 'icmp' 'icmp_ln958_43' <Predicate = (!icmp_ln935_43)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1744 [2/2] (3.60ns)   --->   "%lshr_ln958_43 = lshr i32 %zext_ln958_124, %add_ln958_43" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1744 'lshr' 'lshr_ln958_43' <Predicate = (!icmp_ln935_43)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1745 [1/1] (0.00ns)   --->   "%zext_ln958_81 = zext i32 %sub_ln958_43 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1745 'zext' 'zext_ln958_81' <Predicate = (!icmp_ln935_43)> <Delay = 0.00>
ST_8 : Operation 1746 [2/2] (3.60ns)   --->   "%shl_ln958_43 = shl i64 %zext_ln957_37, %zext_ln958_81" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1746 'shl' 'shl_ln958_43' <Predicate = (!icmp_ln935_43)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1747 [1/1] (2.47ns)   --->   "%icmp_ln947_76 = icmp sgt i31 %tmp_340, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1747 'icmp' 'icmp_ln947_76' <Predicate = (!icmp_ln935_19)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_19)   --->   "%and_ln947_38 = and i1 %icmp_ln947_76, %icmp_ln947_77" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1748 'and' 'and_ln947_38' <Predicate = (!icmp_ln935_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_19)   --->   "%tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_38, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1749 'bitselect' 'tmp_341' <Predicate = (!icmp_ln935_19)> <Delay = 0.00>
ST_8 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_19)   --->   "%xor_ln949_38 = xor i1 %tmp_341, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1750 'xor' 'xor_ln949_38' <Predicate = (!icmp_ln935_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1751 [1/1] (2.07ns)   --->   "%add_ln949_38 = add i16 -24, %trunc_ln944_38" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1751 'add' 'add_ln949_38' <Predicate = (!icmp_ln935_19)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_19)   --->   "%p_Result_93_18 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_38, i16 %add_ln949_38)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1752 'bitselect' 'p_Result_93_18' <Predicate = (!icmp_ln935_19)> <Delay = 0.00>
ST_8 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_19)   --->   "%and_ln949_38 = and i1 %p_Result_93_18, %xor_ln949_38" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1753 'and' 'and_ln949_38' <Predicate = (!icmp_ln935_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_19)   --->   "%or_ln949_62 = or i1 %and_ln949_38, %and_ln947_38" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1754 'or' 'or_ln949_62' <Predicate = (!icmp_ln935_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1755 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_19 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1755 'bitconcatenate' 'or_ln949_19' <Predicate = (!icmp_ln935_19)> <Delay = 0.97>
ST_8 : Operation 1756 [1/1] (0.00ns)   --->   "%zext_ln957_38 = zext i16 %select_ln938_38 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1756 'zext' 'zext_ln957_38' <Predicate = (!icmp_ln935_19)> <Delay = 0.00>
ST_8 : Operation 1757 [1/1] (0.00ns)   --->   "%zext_ln958_126 = zext i16 %select_ln938_38 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1757 'zext' 'zext_ln958_126' <Predicate = (!icmp_ln935_19)> <Delay = 0.00>
ST_8 : Operation 1758 [1/1] (2.47ns)   --->   "%icmp_ln958_19 = icmp sgt i32 %add_ln944_38, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1758 'icmp' 'icmp_ln958_19' <Predicate = (!icmp_ln935_19)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1759 [2/2] (3.60ns)   --->   "%lshr_ln958_19 = lshr i32 %zext_ln958_126, %add_ln958_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1759 'lshr' 'lshr_ln958_19' <Predicate = (!icmp_ln935_19)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1760 [1/1] (0.00ns)   --->   "%zext_ln958_82 = zext i32 %sub_ln958_19 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1760 'zext' 'zext_ln958_82' <Predicate = (!icmp_ln935_19)> <Delay = 0.00>
ST_8 : Operation 1761 [2/2] (3.60ns)   --->   "%shl_ln958_19 = shl i64 %zext_ln957_38, %zext_ln958_82" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1761 'shl' 'shl_ln958_19' <Predicate = (!icmp_ln935_19)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1762 [1/1] (2.47ns)   --->   "%icmp_ln947_78 = icmp sgt i31 %tmp_344, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1762 'icmp' 'icmp_ln947_78' <Predicate = (!icmp_ln935_44)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_18)   --->   "%and_ln947_39 = and i1 %icmp_ln947_78, %icmp_ln947_79" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1763 'and' 'and_ln947_39' <Predicate = (!icmp_ln935_44)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_18)   --->   "%tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_39, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1764 'bitselect' 'tmp_345' <Predicate = (!icmp_ln935_44)> <Delay = 0.00>
ST_8 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_18)   --->   "%xor_ln949_39 = xor i1 %tmp_345, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1765 'xor' 'xor_ln949_39' <Predicate = (!icmp_ln935_44)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1766 [1/1] (2.07ns)   --->   "%add_ln949_39 = add i16 -24, %trunc_ln944_39" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1766 'add' 'add_ln949_39' <Predicate = (!icmp_ln935_44)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_18)   --->   "%p_Result_107_18 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_39, i16 %add_ln949_39)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1767 'bitselect' 'p_Result_107_18' <Predicate = (!icmp_ln935_44)> <Delay = 0.00>
ST_8 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_18)   --->   "%and_ln949_39 = and i1 %p_Result_107_18, %xor_ln949_39" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1768 'and' 'and_ln949_39' <Predicate = (!icmp_ln935_44)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_18)   --->   "%or_ln949_63 = or i1 %and_ln949_39, %and_ln947_39" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1769 'or' 'or_ln949_63' <Predicate = (!icmp_ln935_44)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1770 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_18 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1770 'bitconcatenate' 'or_ln949_1_18' <Predicate = (!icmp_ln935_44)> <Delay = 0.97>
ST_8 : Operation 1771 [1/1] (0.00ns)   --->   "%zext_ln957_39 = zext i16 %select_ln938_39 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1771 'zext' 'zext_ln957_39' <Predicate = (!icmp_ln935_44)> <Delay = 0.00>
ST_8 : Operation 1772 [1/1] (0.00ns)   --->   "%zext_ln958_128 = zext i16 %select_ln938_39 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1772 'zext' 'zext_ln958_128' <Predicate = (!icmp_ln935_44)> <Delay = 0.00>
ST_8 : Operation 1773 [1/1] (2.47ns)   --->   "%icmp_ln958_44 = icmp sgt i32 %add_ln944_39, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1773 'icmp' 'icmp_ln958_44' <Predicate = (!icmp_ln935_44)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1774 [2/2] (3.60ns)   --->   "%lshr_ln958_44 = lshr i32 %zext_ln958_128, %add_ln958_44" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1774 'lshr' 'lshr_ln958_44' <Predicate = (!icmp_ln935_44)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1775 [1/1] (0.00ns)   --->   "%zext_ln958_84 = zext i32 %sub_ln958_44 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1775 'zext' 'zext_ln958_84' <Predicate = (!icmp_ln935_44)> <Delay = 0.00>
ST_8 : Operation 1776 [2/2] (3.60ns)   --->   "%shl_ln958_44 = shl i64 %zext_ln957_39, %zext_ln958_84" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1776 'shl' 'shl_ln958_44' <Predicate = (!icmp_ln935_44)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1777 [1/1] (2.47ns)   --->   "%icmp_ln947_80 = icmp sgt i31 %tmp_350, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1777 'icmp' 'icmp_ln947_80' <Predicate = (!icmp_ln935_20)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1778 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_20)   --->   "%and_ln947_40 = and i1 %icmp_ln947_80, %icmp_ln947_81" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1778 'and' 'and_ln947_40' <Predicate = (!icmp_ln935_20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_20)   --->   "%tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_40, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1779 'bitselect' 'tmp_351' <Predicate = (!icmp_ln935_20)> <Delay = 0.00>
ST_8 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_20)   --->   "%xor_ln949_40 = xor i1 %tmp_351, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1780 'xor' 'xor_ln949_40' <Predicate = (!icmp_ln935_20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1781 [1/1] (2.07ns)   --->   "%add_ln949_40 = add i16 -24, %trunc_ln944_40" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1781 'add' 'add_ln949_40' <Predicate = (!icmp_ln935_20)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_20)   --->   "%p_Result_93_19 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_40, i16 %add_ln949_40)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1782 'bitselect' 'p_Result_93_19' <Predicate = (!icmp_ln935_20)> <Delay = 0.00>
ST_8 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_20)   --->   "%and_ln949_40 = and i1 %p_Result_93_19, %xor_ln949_40" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1783 'and' 'and_ln949_40' <Predicate = (!icmp_ln935_20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_20)   --->   "%or_ln949_64 = or i1 %and_ln949_40, %and_ln947_40" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1784 'or' 'or_ln949_64' <Predicate = (!icmp_ln935_20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1785 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_20 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_64)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1785 'bitconcatenate' 'or_ln949_20' <Predicate = (!icmp_ln935_20)> <Delay = 0.97>
ST_8 : Operation 1786 [1/1] (0.00ns)   --->   "%zext_ln957_40 = zext i16 %select_ln938_40 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1786 'zext' 'zext_ln957_40' <Predicate = (!icmp_ln935_20)> <Delay = 0.00>
ST_8 : Operation 1787 [1/1] (0.00ns)   --->   "%zext_ln958_130 = zext i16 %select_ln938_40 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1787 'zext' 'zext_ln958_130' <Predicate = (!icmp_ln935_20)> <Delay = 0.00>
ST_8 : Operation 1788 [1/1] (2.47ns)   --->   "%icmp_ln958_20 = icmp sgt i32 %add_ln944_40, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1788 'icmp' 'icmp_ln958_20' <Predicate = (!icmp_ln935_20)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1789 [2/2] (3.60ns)   --->   "%lshr_ln958_20 = lshr i32 %zext_ln958_130, %add_ln958_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1789 'lshr' 'lshr_ln958_20' <Predicate = (!icmp_ln935_20)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1790 [1/1] (0.00ns)   --->   "%zext_ln958_85 = zext i32 %sub_ln958_20 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1790 'zext' 'zext_ln958_85' <Predicate = (!icmp_ln935_20)> <Delay = 0.00>
ST_8 : Operation 1791 [2/2] (3.60ns)   --->   "%shl_ln958_20 = shl i64 %zext_ln957_40, %zext_ln958_85" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1791 'shl' 'shl_ln958_20' <Predicate = (!icmp_ln935_20)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1792 [1/1] (2.47ns)   --->   "%icmp_ln947_82 = icmp sgt i31 %tmp_354, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1792 'icmp' 'icmp_ln947_82' <Predicate = (!icmp_ln935_45)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_19)   --->   "%and_ln947_41 = and i1 %icmp_ln947_82, %icmp_ln947_83" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1793 'and' 'and_ln947_41' <Predicate = (!icmp_ln935_45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_19)   --->   "%tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_41, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1794 'bitselect' 'tmp_355' <Predicate = (!icmp_ln935_45)> <Delay = 0.00>
ST_8 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_19)   --->   "%xor_ln949_41 = xor i1 %tmp_355, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1795 'xor' 'xor_ln949_41' <Predicate = (!icmp_ln935_45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1796 [1/1] (2.07ns)   --->   "%add_ln949_41 = add i16 -24, %trunc_ln944_41" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1796 'add' 'add_ln949_41' <Predicate = (!icmp_ln935_45)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_19)   --->   "%p_Result_107_19 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_41, i16 %add_ln949_41)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1797 'bitselect' 'p_Result_107_19' <Predicate = (!icmp_ln935_45)> <Delay = 0.00>
ST_8 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_19)   --->   "%and_ln949_41 = and i1 %p_Result_107_19, %xor_ln949_41" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1798 'and' 'and_ln949_41' <Predicate = (!icmp_ln935_45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_19)   --->   "%or_ln949_65 = or i1 %and_ln949_41, %and_ln947_41" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1799 'or' 'or_ln949_65' <Predicate = (!icmp_ln935_45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1800 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_19 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_65)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1800 'bitconcatenate' 'or_ln949_1_19' <Predicate = (!icmp_ln935_45)> <Delay = 0.97>
ST_8 : Operation 1801 [1/1] (0.00ns)   --->   "%zext_ln957_41 = zext i16 %select_ln938_41 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1801 'zext' 'zext_ln957_41' <Predicate = (!icmp_ln935_45)> <Delay = 0.00>
ST_8 : Operation 1802 [1/1] (0.00ns)   --->   "%zext_ln958_132 = zext i16 %select_ln938_41 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1802 'zext' 'zext_ln958_132' <Predicate = (!icmp_ln935_45)> <Delay = 0.00>
ST_8 : Operation 1803 [1/1] (2.47ns)   --->   "%icmp_ln958_45 = icmp sgt i32 %add_ln944_41, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1803 'icmp' 'icmp_ln958_45' <Predicate = (!icmp_ln935_45)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1804 [2/2] (3.60ns)   --->   "%lshr_ln958_45 = lshr i32 %zext_ln958_132, %add_ln958_45" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1804 'lshr' 'lshr_ln958_45' <Predicate = (!icmp_ln935_45)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1805 [1/1] (0.00ns)   --->   "%zext_ln958_87 = zext i32 %sub_ln958_45 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1805 'zext' 'zext_ln958_87' <Predicate = (!icmp_ln935_45)> <Delay = 0.00>
ST_8 : Operation 1806 [2/2] (3.60ns)   --->   "%shl_ln958_45 = shl i64 %zext_ln957_41, %zext_ln958_87" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1806 'shl' 'shl_ln958_45' <Predicate = (!icmp_ln935_45)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1807 [1/1] (2.47ns)   --->   "%icmp_ln947_84 = icmp sgt i31 %tmp_360, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1807 'icmp' 'icmp_ln947_84' <Predicate = (!icmp_ln935_21)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_21)   --->   "%and_ln947_42 = and i1 %icmp_ln947_84, %icmp_ln947_85" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1808 'and' 'and_ln947_42' <Predicate = (!icmp_ln935_21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_21)   --->   "%tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_42, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1809 'bitselect' 'tmp_361' <Predicate = (!icmp_ln935_21)> <Delay = 0.00>
ST_8 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_21)   --->   "%xor_ln949_42 = xor i1 %tmp_361, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1810 'xor' 'xor_ln949_42' <Predicate = (!icmp_ln935_21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1811 [1/1] (2.07ns)   --->   "%add_ln949_42 = add i16 -24, %trunc_ln944_42" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1811 'add' 'add_ln949_42' <Predicate = (!icmp_ln935_21)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_21)   --->   "%p_Result_93_20 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_42, i16 %add_ln949_42)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1812 'bitselect' 'p_Result_93_20' <Predicate = (!icmp_ln935_21)> <Delay = 0.00>
ST_8 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_21)   --->   "%and_ln949_42 = and i1 %p_Result_93_20, %xor_ln949_42" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1813 'and' 'and_ln949_42' <Predicate = (!icmp_ln935_21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_21)   --->   "%or_ln949_66 = or i1 %and_ln949_42, %and_ln947_42" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1814 'or' 'or_ln949_66' <Predicate = (!icmp_ln935_21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1815 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_21 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_66)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1815 'bitconcatenate' 'or_ln949_21' <Predicate = (!icmp_ln935_21)> <Delay = 0.97>
ST_8 : Operation 1816 [1/1] (0.00ns)   --->   "%zext_ln957_42 = zext i16 %select_ln938_42 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1816 'zext' 'zext_ln957_42' <Predicate = (!icmp_ln935_21)> <Delay = 0.00>
ST_8 : Operation 1817 [1/1] (0.00ns)   --->   "%zext_ln958_134 = zext i16 %select_ln938_42 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1817 'zext' 'zext_ln958_134' <Predicate = (!icmp_ln935_21)> <Delay = 0.00>
ST_8 : Operation 1818 [1/1] (2.47ns)   --->   "%icmp_ln958_21 = icmp sgt i32 %add_ln944_42, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1818 'icmp' 'icmp_ln958_21' <Predicate = (!icmp_ln935_21)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1819 [2/2] (3.60ns)   --->   "%lshr_ln958_21 = lshr i32 %zext_ln958_134, %add_ln958_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1819 'lshr' 'lshr_ln958_21' <Predicate = (!icmp_ln935_21)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1820 [1/1] (0.00ns)   --->   "%zext_ln958_88 = zext i32 %sub_ln958_21 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1820 'zext' 'zext_ln958_88' <Predicate = (!icmp_ln935_21)> <Delay = 0.00>
ST_8 : Operation 1821 [2/2] (3.60ns)   --->   "%shl_ln958_21 = shl i64 %zext_ln957_42, %zext_ln958_88" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1821 'shl' 'shl_ln958_21' <Predicate = (!icmp_ln935_21)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1822 [1/1] (2.47ns)   --->   "%icmp_ln947_86 = icmp sgt i31 %tmp_364, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1822 'icmp' 'icmp_ln947_86' <Predicate = (!icmp_ln935_46)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_20)   --->   "%and_ln947_43 = and i1 %icmp_ln947_86, %icmp_ln947_87" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1823 'and' 'and_ln947_43' <Predicate = (!icmp_ln935_46)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_20)   --->   "%tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_43, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1824 'bitselect' 'tmp_365' <Predicate = (!icmp_ln935_46)> <Delay = 0.00>
ST_8 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_20)   --->   "%xor_ln949_43 = xor i1 %tmp_365, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1825 'xor' 'xor_ln949_43' <Predicate = (!icmp_ln935_46)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1826 [1/1] (2.07ns)   --->   "%add_ln949_43 = add i16 -24, %trunc_ln944_43" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1826 'add' 'add_ln949_43' <Predicate = (!icmp_ln935_46)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_20)   --->   "%p_Result_107_20 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_43, i16 %add_ln949_43)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1827 'bitselect' 'p_Result_107_20' <Predicate = (!icmp_ln935_46)> <Delay = 0.00>
ST_8 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_20)   --->   "%and_ln949_43 = and i1 %p_Result_107_20, %xor_ln949_43" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1828 'and' 'and_ln949_43' <Predicate = (!icmp_ln935_46)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_20)   --->   "%or_ln949_67 = or i1 %and_ln949_43, %and_ln947_43" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1829 'or' 'or_ln949_67' <Predicate = (!icmp_ln935_46)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1830 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_20 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_67)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1830 'bitconcatenate' 'or_ln949_1_20' <Predicate = (!icmp_ln935_46)> <Delay = 0.97>
ST_8 : Operation 1831 [1/1] (0.00ns)   --->   "%zext_ln957_43 = zext i16 %select_ln938_43 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1831 'zext' 'zext_ln957_43' <Predicate = (!icmp_ln935_46)> <Delay = 0.00>
ST_8 : Operation 1832 [1/1] (0.00ns)   --->   "%zext_ln958_136 = zext i16 %select_ln938_43 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1832 'zext' 'zext_ln958_136' <Predicate = (!icmp_ln935_46)> <Delay = 0.00>
ST_8 : Operation 1833 [1/1] (2.47ns)   --->   "%icmp_ln958_46 = icmp sgt i32 %add_ln944_43, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1833 'icmp' 'icmp_ln958_46' <Predicate = (!icmp_ln935_46)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1834 [2/2] (3.60ns)   --->   "%lshr_ln958_46 = lshr i32 %zext_ln958_136, %add_ln958_46" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1834 'lshr' 'lshr_ln958_46' <Predicate = (!icmp_ln935_46)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1835 [1/1] (0.00ns)   --->   "%zext_ln958_90 = zext i32 %sub_ln958_46 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1835 'zext' 'zext_ln958_90' <Predicate = (!icmp_ln935_46)> <Delay = 0.00>
ST_8 : Operation 1836 [2/2] (3.60ns)   --->   "%shl_ln958_46 = shl i64 %zext_ln957_43, %zext_ln958_90" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1836 'shl' 'shl_ln958_46' <Predicate = (!icmp_ln935_46)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1837 [1/1] (2.47ns)   --->   "%icmp_ln947_88 = icmp sgt i31 %tmp_370, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1837 'icmp' 'icmp_ln947_88' <Predicate = (!icmp_ln935_22)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_22)   --->   "%and_ln947_44 = and i1 %icmp_ln947_88, %icmp_ln947_89" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1838 'and' 'and_ln947_44' <Predicate = (!icmp_ln935_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_22)   --->   "%tmp_371 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_44, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1839 'bitselect' 'tmp_371' <Predicate = (!icmp_ln935_22)> <Delay = 0.00>
ST_8 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_22)   --->   "%xor_ln949_44 = xor i1 %tmp_371, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1840 'xor' 'xor_ln949_44' <Predicate = (!icmp_ln935_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1841 [1/1] (2.07ns)   --->   "%add_ln949_44 = add i16 -24, %trunc_ln944_44" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1841 'add' 'add_ln949_44' <Predicate = (!icmp_ln935_22)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_22)   --->   "%p_Result_93_21 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_44, i16 %add_ln949_44)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1842 'bitselect' 'p_Result_93_21' <Predicate = (!icmp_ln935_22)> <Delay = 0.00>
ST_8 : Operation 1843 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_22)   --->   "%and_ln949_44 = and i1 %p_Result_93_21, %xor_ln949_44" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1843 'and' 'and_ln949_44' <Predicate = (!icmp_ln935_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_22)   --->   "%or_ln949_68 = or i1 %and_ln949_44, %and_ln947_44" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1844 'or' 'or_ln949_68' <Predicate = (!icmp_ln935_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1845 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_22 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_68)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1845 'bitconcatenate' 'or_ln949_22' <Predicate = (!icmp_ln935_22)> <Delay = 0.97>
ST_8 : Operation 1846 [1/1] (0.00ns)   --->   "%zext_ln957_44 = zext i16 %select_ln938_44 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1846 'zext' 'zext_ln957_44' <Predicate = (!icmp_ln935_22)> <Delay = 0.00>
ST_8 : Operation 1847 [1/1] (0.00ns)   --->   "%zext_ln958_138 = zext i16 %select_ln938_44 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1847 'zext' 'zext_ln958_138' <Predicate = (!icmp_ln935_22)> <Delay = 0.00>
ST_8 : Operation 1848 [1/1] (2.47ns)   --->   "%icmp_ln958_22 = icmp sgt i32 %add_ln944_44, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1848 'icmp' 'icmp_ln958_22' <Predicate = (!icmp_ln935_22)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1849 [2/2] (3.60ns)   --->   "%lshr_ln958_22 = lshr i32 %zext_ln958_138, %add_ln958_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1849 'lshr' 'lshr_ln958_22' <Predicate = (!icmp_ln935_22)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1850 [1/1] (0.00ns)   --->   "%zext_ln958_91 = zext i32 %sub_ln958_22 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1850 'zext' 'zext_ln958_91' <Predicate = (!icmp_ln935_22)> <Delay = 0.00>
ST_8 : Operation 1851 [2/2] (3.60ns)   --->   "%shl_ln958_22 = shl i64 %zext_ln957_44, %zext_ln958_91" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1851 'shl' 'shl_ln958_22' <Predicate = (!icmp_ln935_22)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1852 [1/1] (2.47ns)   --->   "%icmp_ln947_90 = icmp sgt i31 %tmp_374, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1852 'icmp' 'icmp_ln947_90' <Predicate = (!icmp_ln935_47)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_21)   --->   "%and_ln947_45 = and i1 %icmp_ln947_90, %icmp_ln947_91" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1853 'and' 'and_ln947_45' <Predicate = (!icmp_ln935_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_21)   --->   "%tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_45, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1854 'bitselect' 'tmp_375' <Predicate = (!icmp_ln935_47)> <Delay = 0.00>
ST_8 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_21)   --->   "%xor_ln949_45 = xor i1 %tmp_375, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1855 'xor' 'xor_ln949_45' <Predicate = (!icmp_ln935_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1856 [1/1] (2.07ns)   --->   "%add_ln949_45 = add i16 -24, %trunc_ln944_45" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1856 'add' 'add_ln949_45' <Predicate = (!icmp_ln935_47)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_21)   --->   "%p_Result_107_21 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_45, i16 %add_ln949_45)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1857 'bitselect' 'p_Result_107_21' <Predicate = (!icmp_ln935_47)> <Delay = 0.00>
ST_8 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_21)   --->   "%and_ln949_45 = and i1 %p_Result_107_21, %xor_ln949_45" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1858 'and' 'and_ln949_45' <Predicate = (!icmp_ln935_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_21)   --->   "%or_ln949_69 = or i1 %and_ln949_45, %and_ln947_45" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1859 'or' 'or_ln949_69' <Predicate = (!icmp_ln935_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1860 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_21 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_69)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1860 'bitconcatenate' 'or_ln949_1_21' <Predicate = (!icmp_ln935_47)> <Delay = 0.97>
ST_8 : Operation 1861 [1/1] (0.00ns)   --->   "%zext_ln957_45 = zext i16 %select_ln938_45 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1861 'zext' 'zext_ln957_45' <Predicate = (!icmp_ln935_47)> <Delay = 0.00>
ST_8 : Operation 1862 [1/1] (0.00ns)   --->   "%zext_ln958_140 = zext i16 %select_ln938_45 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1862 'zext' 'zext_ln958_140' <Predicate = (!icmp_ln935_47)> <Delay = 0.00>
ST_8 : Operation 1863 [1/1] (2.47ns)   --->   "%icmp_ln958_47 = icmp sgt i32 %add_ln944_45, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1863 'icmp' 'icmp_ln958_47' <Predicate = (!icmp_ln935_47)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1864 [2/2] (3.60ns)   --->   "%lshr_ln958_47 = lshr i32 %zext_ln958_140, %add_ln958_47" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1864 'lshr' 'lshr_ln958_47' <Predicate = (!icmp_ln935_47)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1865 [1/1] (0.00ns)   --->   "%zext_ln958_93 = zext i32 %sub_ln958_47 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1865 'zext' 'zext_ln958_93' <Predicate = (!icmp_ln935_47)> <Delay = 0.00>
ST_8 : Operation 1866 [2/2] (3.60ns)   --->   "%shl_ln958_47 = shl i64 %zext_ln957_45, %zext_ln958_93" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1866 'shl' 'shl_ln958_47' <Predicate = (!icmp_ln935_47)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1867 [1/1] (2.47ns)   --->   "%icmp_ln947_92 = icmp sgt i31 %tmp_380, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1867 'icmp' 'icmp_ln947_92' <Predicate = (!icmp_ln935_23)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_23)   --->   "%and_ln947_46 = and i1 %icmp_ln947_92, %icmp_ln947_93" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1868 'and' 'and_ln947_46' <Predicate = (!icmp_ln935_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_23)   --->   "%tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_46, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1869 'bitselect' 'tmp_381' <Predicate = (!icmp_ln935_23)> <Delay = 0.00>
ST_8 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_23)   --->   "%xor_ln949_46 = xor i1 %tmp_381, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1870 'xor' 'xor_ln949_46' <Predicate = (!icmp_ln935_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1871 [1/1] (2.07ns)   --->   "%add_ln949_46 = add i16 -24, %trunc_ln944_46" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1871 'add' 'add_ln949_46' <Predicate = (!icmp_ln935_23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_23)   --->   "%p_Result_93_22 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_46, i16 %add_ln949_46)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1872 'bitselect' 'p_Result_93_22' <Predicate = (!icmp_ln935_23)> <Delay = 0.00>
ST_8 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_23)   --->   "%and_ln949_46 = and i1 %p_Result_93_22, %xor_ln949_46" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1873 'and' 'and_ln949_46' <Predicate = (!icmp_ln935_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_23)   --->   "%or_ln949_70 = or i1 %and_ln949_46, %and_ln947_46" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1874 'or' 'or_ln949_70' <Predicate = (!icmp_ln935_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1875 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_23 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_70)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1875 'bitconcatenate' 'or_ln949_23' <Predicate = (!icmp_ln935_23)> <Delay = 0.97>
ST_8 : Operation 1876 [1/1] (0.00ns)   --->   "%zext_ln957_46 = zext i16 %select_ln938_46 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1876 'zext' 'zext_ln957_46' <Predicate = (!icmp_ln935_23)> <Delay = 0.00>
ST_8 : Operation 1877 [1/1] (0.00ns)   --->   "%zext_ln958_142 = zext i16 %select_ln938_46 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1877 'zext' 'zext_ln958_142' <Predicate = (!icmp_ln935_23)> <Delay = 0.00>
ST_8 : Operation 1878 [1/1] (2.47ns)   --->   "%icmp_ln958_23 = icmp sgt i32 %add_ln944_46, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1878 'icmp' 'icmp_ln958_23' <Predicate = (!icmp_ln935_23)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1879 [2/2] (3.60ns)   --->   "%lshr_ln958_23 = lshr i32 %zext_ln958_142, %add_ln958_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1879 'lshr' 'lshr_ln958_23' <Predicate = (!icmp_ln935_23)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1880 [1/1] (0.00ns)   --->   "%zext_ln958_94 = zext i32 %sub_ln958_23 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1880 'zext' 'zext_ln958_94' <Predicate = (!icmp_ln935_23)> <Delay = 0.00>
ST_8 : Operation 1881 [2/2] (3.60ns)   --->   "%shl_ln958_23 = shl i64 %zext_ln957_46, %zext_ln958_94" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1881 'shl' 'shl_ln958_23' <Predicate = (!icmp_ln935_23)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1882 [1/1] (2.47ns)   --->   "%icmp_ln947_94 = icmp sgt i31 %tmp_384, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1882 'icmp' 'icmp_ln947_94' <Predicate = (!icmp_ln935_48)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_22)   --->   "%and_ln947_47 = and i1 %icmp_ln947_94, %icmp_ln947_95" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1883 'and' 'and_ln947_47' <Predicate = (!icmp_ln935_48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_22)   --->   "%tmp_385 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_47, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1884 'bitselect' 'tmp_385' <Predicate = (!icmp_ln935_48)> <Delay = 0.00>
ST_8 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_22)   --->   "%xor_ln949_47 = xor i1 %tmp_385, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1885 'xor' 'xor_ln949_47' <Predicate = (!icmp_ln935_48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1886 [1/1] (2.07ns)   --->   "%add_ln949_47 = add i16 -24, %trunc_ln944_47" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1886 'add' 'add_ln949_47' <Predicate = (!icmp_ln935_48)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_22)   --->   "%p_Result_107_22 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_47, i16 %add_ln949_47)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1887 'bitselect' 'p_Result_107_22' <Predicate = (!icmp_ln935_48)> <Delay = 0.00>
ST_8 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_22)   --->   "%and_ln949_47 = and i1 %p_Result_107_22, %xor_ln949_47" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1888 'and' 'and_ln949_47' <Predicate = (!icmp_ln935_48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_22)   --->   "%or_ln949_71 = or i1 %and_ln949_47, %and_ln947_47" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1889 'or' 'or_ln949_71' <Predicate = (!icmp_ln935_48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1890 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_22 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_71)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1890 'bitconcatenate' 'or_ln949_1_22' <Predicate = (!icmp_ln935_48)> <Delay = 0.97>
ST_8 : Operation 1891 [1/1] (0.00ns)   --->   "%zext_ln957_47 = zext i16 %select_ln938_47 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1891 'zext' 'zext_ln957_47' <Predicate = (!icmp_ln935_48)> <Delay = 0.00>
ST_8 : Operation 1892 [1/1] (0.00ns)   --->   "%zext_ln958_144 = zext i16 %select_ln938_47 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1892 'zext' 'zext_ln958_144' <Predicate = (!icmp_ln935_48)> <Delay = 0.00>
ST_8 : Operation 1893 [1/1] (2.47ns)   --->   "%icmp_ln958_48 = icmp sgt i32 %add_ln944_47, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1893 'icmp' 'icmp_ln958_48' <Predicate = (!icmp_ln935_48)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1894 [2/2] (3.60ns)   --->   "%lshr_ln958_48 = lshr i32 %zext_ln958_144, %add_ln958_48" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1894 'lshr' 'lshr_ln958_48' <Predicate = (!icmp_ln935_48)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1895 [1/1] (0.00ns)   --->   "%zext_ln958_96 = zext i32 %sub_ln958_48 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1895 'zext' 'zext_ln958_96' <Predicate = (!icmp_ln935_48)> <Delay = 0.00>
ST_8 : Operation 1896 [2/2] (3.60ns)   --->   "%shl_ln958_48 = shl i64 %zext_ln957_47, %zext_ln958_96" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1896 'shl' 'shl_ln958_48' <Predicate = (!icmp_ln935_48)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1897 [1/1] (2.47ns)   --->   "%icmp_ln947_96 = icmp sgt i31 %tmp_390, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1897 'icmp' 'icmp_ln947_96' <Predicate = (!icmp_ln935_24)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_24)   --->   "%and_ln947_48 = and i1 %icmp_ln947_96, %icmp_ln947_97" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1898 'and' 'and_ln947_48' <Predicate = (!icmp_ln935_24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_24)   --->   "%tmp_391 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_48, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1899 'bitselect' 'tmp_391' <Predicate = (!icmp_ln935_24)> <Delay = 0.00>
ST_8 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_24)   --->   "%xor_ln949_48 = xor i1 %tmp_391, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1900 'xor' 'xor_ln949_48' <Predicate = (!icmp_ln935_24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1901 [1/1] (2.07ns)   --->   "%add_ln949_48 = add i16 -24, %trunc_ln944_48" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1901 'add' 'add_ln949_48' <Predicate = (!icmp_ln935_24)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_24)   --->   "%p_Result_93_23 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_48, i16 %add_ln949_48)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1902 'bitselect' 'p_Result_93_23' <Predicate = (!icmp_ln935_24)> <Delay = 0.00>
ST_8 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_24)   --->   "%and_ln949_48 = and i1 %p_Result_93_23, %xor_ln949_48" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1903 'and' 'and_ln949_48' <Predicate = (!icmp_ln935_24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_24)   --->   "%or_ln949_72 = or i1 %and_ln949_48, %and_ln947_48" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1904 'or' 'or_ln949_72' <Predicate = (!icmp_ln935_24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1905 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_24 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_72)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1905 'bitconcatenate' 'or_ln949_24' <Predicate = (!icmp_ln935_24)> <Delay = 0.97>
ST_8 : Operation 1906 [1/1] (0.00ns)   --->   "%zext_ln957_48 = zext i16 %select_ln938_48 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1906 'zext' 'zext_ln957_48' <Predicate = (!icmp_ln935_24)> <Delay = 0.00>
ST_8 : Operation 1907 [1/1] (0.00ns)   --->   "%zext_ln958_146 = zext i16 %select_ln938_48 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1907 'zext' 'zext_ln958_146' <Predicate = (!icmp_ln935_24)> <Delay = 0.00>
ST_8 : Operation 1908 [1/1] (2.47ns)   --->   "%icmp_ln958_24 = icmp sgt i32 %add_ln944_48, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1908 'icmp' 'icmp_ln958_24' <Predicate = (!icmp_ln935_24)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1909 [2/2] (3.60ns)   --->   "%lshr_ln958_24 = lshr i32 %zext_ln958_146, %add_ln958_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1909 'lshr' 'lshr_ln958_24' <Predicate = (!icmp_ln935_24)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1910 [1/1] (0.00ns)   --->   "%zext_ln958_97 = zext i32 %sub_ln958_24 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1910 'zext' 'zext_ln958_97' <Predicate = (!icmp_ln935_24)> <Delay = 0.00>
ST_8 : Operation 1911 [2/2] (3.60ns)   --->   "%shl_ln958_24 = shl i64 %zext_ln957_48, %zext_ln958_97" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1911 'shl' 'shl_ln958_24' <Predicate = (!icmp_ln935_24)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1912 [1/1] (2.47ns)   --->   "%icmp_ln947_98 = icmp sgt i31 %tmp_394, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1912 'icmp' 'icmp_ln947_98' <Predicate = (!icmp_ln935_49)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_23)   --->   "%and_ln947_49 = and i1 %icmp_ln947_98, %icmp_ln947_99" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1913 'and' 'and_ln947_49' <Predicate = (!icmp_ln935_49)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_23)   --->   "%tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_49, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1914 'bitselect' 'tmp_395' <Predicate = (!icmp_ln935_49)> <Delay = 0.00>
ST_8 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_23)   --->   "%xor_ln949_49 = xor i1 %tmp_395, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1915 'xor' 'xor_ln949_49' <Predicate = (!icmp_ln935_49)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1916 [1/1] (2.07ns)   --->   "%add_ln949_49 = add i16 -24, %trunc_ln944_49" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1916 'add' 'add_ln949_49' <Predicate = (!icmp_ln935_49)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_23)   --->   "%p_Result_107_23 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %select_ln938_49, i16 %add_ln949_49)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1917 'bitselect' 'p_Result_107_23' <Predicate = (!icmp_ln935_49)> <Delay = 0.00>
ST_8 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_23)   --->   "%and_ln949_49 = and i1 %p_Result_107_23, %xor_ln949_49" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1918 'and' 'and_ln949_49' <Predicate = (!icmp_ln935_49)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_23)   --->   "%or_ln949_73 = or i1 %and_ln949_49, %and_ln947_49" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1919 'or' 'or_ln949_73' <Predicate = (!icmp_ln935_49)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1920 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_23 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_73)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1920 'bitconcatenate' 'or_ln949_1_23' <Predicate = (!icmp_ln935_49)> <Delay = 0.97>
ST_8 : Operation 1921 [1/1] (0.00ns)   --->   "%zext_ln957_49 = zext i16 %select_ln938_49 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1921 'zext' 'zext_ln957_49' <Predicate = (!icmp_ln935_49)> <Delay = 0.00>
ST_8 : Operation 1922 [1/1] (0.00ns)   --->   "%zext_ln958_148 = zext i16 %select_ln938_49 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1922 'zext' 'zext_ln958_148' <Predicate = (!icmp_ln935_49)> <Delay = 0.00>
ST_8 : Operation 1923 [1/1] (2.47ns)   --->   "%icmp_ln958_49 = icmp sgt i32 %add_ln944_49, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1923 'icmp' 'icmp_ln958_49' <Predicate = (!icmp_ln935_49)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1924 [2/2] (3.60ns)   --->   "%lshr_ln958_49 = lshr i32 %zext_ln958_148, %add_ln958_49" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1924 'lshr' 'lshr_ln958_49' <Predicate = (!icmp_ln935_49)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1925 [1/1] (0.00ns)   --->   "%zext_ln958_99 = zext i32 %sub_ln958_49 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1925 'zext' 'zext_ln958_99' <Predicate = (!icmp_ln935_49)> <Delay = 0.00>
ST_8 : Operation 1926 [2/2] (3.60ns)   --->   "%shl_ln958_49 = shl i64 %zext_ln957_49, %zext_ln958_99" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1926 'shl' 'shl_ln958_49' <Predicate = (!icmp_ln935_49)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.60>
ST_9 : Operation 1927 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_152, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1927 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1928 [1/1] (1.24ns)   --->   "%select_ln964_1 = select i1 %tmp_156, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1928 'select' 'select_ln964_1' <Predicate = (!icmp_ln935_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1929 [1/2] (3.60ns)   --->   "%lshr_ln958_25 = lshr i32 %zext_ln958_6, %add_ln958_25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1929 'lshr' 'lshr_ln958_25' <Predicate = (!icmp_ln935_25)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1930 [1/2] (3.60ns)   --->   "%shl_ln958_25 = shl i64 %zext_ln957_2, %zext_ln958_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1930 'shl' 'shl_ln958_25' <Predicate = (!icmp_ln935_25)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1931 [1/2] (3.60ns)   --->   "%lshr_ln958_26 = lshr i32 %zext_ln958_9, %add_ln958_26" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1931 'lshr' 'lshr_ln958_26' <Predicate = (!icmp_ln935_26)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1932 [1/2] (3.60ns)   --->   "%shl_ln958_26 = shl i64 %zext_ln957_3, %zext_ln958_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1932 'shl' 'shl_ln958_26' <Predicate = (!icmp_ln935_26)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1933 [1/2] (3.60ns)   --->   "%lshr_ln958_2 = lshr i32 %zext_ln958_12, %add_ln958_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1933 'lshr' 'lshr_ln958_2' <Predicate = (!icmp_ln935_2)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1934 [1/2] (3.60ns)   --->   "%shl_ln958_2 = shl i64 %zext_ln957_4, %zext_ln958_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1934 'shl' 'shl_ln958_2' <Predicate = (!icmp_ln935_2)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1935 [1/2] (3.60ns)   --->   "%lshr_ln958_27 = lshr i32 %zext_ln958_15, %add_ln958_27" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1935 'lshr' 'lshr_ln958_27' <Predicate = (!icmp_ln935_27)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1936 [1/2] (3.60ns)   --->   "%shl_ln958_27 = shl i64 %zext_ln957_5, %zext_ln958_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1936 'shl' 'shl_ln958_27' <Predicate = (!icmp_ln935_27)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1937 [1/2] (3.60ns)   --->   "%lshr_ln958_3 = lshr i32 %zext_ln958_18, %add_ln958_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1937 'lshr' 'lshr_ln958_3' <Predicate = (!icmp_ln935_3)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1938 [1/2] (3.60ns)   --->   "%shl_ln958_3 = shl i64 %zext_ln957_6, %zext_ln958_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1938 'shl' 'shl_ln958_3' <Predicate = (!icmp_ln935_3)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1939 [1/2] (3.60ns)   --->   "%lshr_ln958_28 = lshr i32 %zext_ln958_21, %add_ln958_28" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1939 'lshr' 'lshr_ln958_28' <Predicate = (!icmp_ln935_28)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1940 [1/2] (3.60ns)   --->   "%shl_ln958_28 = shl i64 %zext_ln957_7, %zext_ln958_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1940 'shl' 'shl_ln958_28' <Predicate = (!icmp_ln935_28)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1941 [1/2] (3.60ns)   --->   "%lshr_ln958_4 = lshr i32 %zext_ln958_24, %add_ln958_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1941 'lshr' 'lshr_ln958_4' <Predicate = (!icmp_ln935_4)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1942 [1/2] (3.60ns)   --->   "%shl_ln958_4 = shl i64 %zext_ln957_8, %zext_ln958_26" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1942 'shl' 'shl_ln958_4' <Predicate = (!icmp_ln935_4)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1943 [1/2] (3.60ns)   --->   "%lshr_ln958_29 = lshr i32 %zext_ln958_27, %add_ln958_29" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1943 'lshr' 'lshr_ln958_29' <Predicate = (!icmp_ln935_29)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1944 [1/2] (3.60ns)   --->   "%shl_ln958_29 = shl i64 %zext_ln957_9, %zext_ln958_29" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1944 'shl' 'shl_ln958_29' <Predicate = (!icmp_ln935_29)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1945 [1/2] (3.60ns)   --->   "%lshr_ln958_5 = lshr i32 %zext_ln958_30, %add_ln958_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1945 'lshr' 'lshr_ln958_5' <Predicate = (!icmp_ln935_5)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1946 [1/2] (3.60ns)   --->   "%shl_ln958_5 = shl i64 %zext_ln957_10, %zext_ln958_32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1946 'shl' 'shl_ln958_5' <Predicate = (!icmp_ln935_5)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1947 [1/2] (3.60ns)   --->   "%lshr_ln958_30 = lshr i32 %zext_ln958_33, %add_ln958_30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1947 'lshr' 'lshr_ln958_30' <Predicate = (!icmp_ln935_30)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1948 [1/2] (3.60ns)   --->   "%shl_ln958_30 = shl i64 %zext_ln957_11, %zext_ln958_35" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1948 'shl' 'shl_ln958_30' <Predicate = (!icmp_ln935_30)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1949 [1/2] (3.60ns)   --->   "%lshr_ln958_6 = lshr i32 %zext_ln958_36, %add_ln958_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1949 'lshr' 'lshr_ln958_6' <Predicate = (!icmp_ln935_6)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1950 [1/2] (3.60ns)   --->   "%shl_ln958_6 = shl i64 %zext_ln957_12, %zext_ln958_38" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1950 'shl' 'shl_ln958_6' <Predicate = (!icmp_ln935_6)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1951 [1/2] (3.60ns)   --->   "%lshr_ln958_31 = lshr i32 %zext_ln958_39, %add_ln958_31" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1951 'lshr' 'lshr_ln958_31' <Predicate = (!icmp_ln935_31)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1952 [1/2] (3.60ns)   --->   "%shl_ln958_31 = shl i64 %zext_ln957_13, %zext_ln958_41" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1952 'shl' 'shl_ln958_31' <Predicate = (!icmp_ln935_31)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1953 [1/2] (3.60ns)   --->   "%lshr_ln958_7 = lshr i32 %zext_ln958_42, %add_ln958_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1953 'lshr' 'lshr_ln958_7' <Predicate = (!icmp_ln935_7)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1954 [1/2] (3.60ns)   --->   "%shl_ln958_7 = shl i64 %zext_ln957_14, %zext_ln958_44" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1954 'shl' 'shl_ln958_7' <Predicate = (!icmp_ln935_7)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1955 [1/2] (3.60ns)   --->   "%lshr_ln958_32 = lshr i32 %zext_ln958_45, %add_ln958_32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1955 'lshr' 'lshr_ln958_32' <Predicate = (!icmp_ln935_32)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1956 [1/2] (3.60ns)   --->   "%shl_ln958_32 = shl i64 %zext_ln957_15, %zext_ln958_47" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1956 'shl' 'shl_ln958_32' <Predicate = (!icmp_ln935_32)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1957 [1/2] (3.60ns)   --->   "%lshr_ln958_8 = lshr i32 %zext_ln958_48, %add_ln958_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1957 'lshr' 'lshr_ln958_8' <Predicate = (!icmp_ln935_8)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1958 [1/2] (3.60ns)   --->   "%shl_ln958_8 = shl i64 %zext_ln957_16, %zext_ln958_49" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1958 'shl' 'shl_ln958_8' <Predicate = (!icmp_ln935_8)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1959 [1/2] (3.60ns)   --->   "%lshr_ln958_33 = lshr i32 %zext_ln958_53, %add_ln958_33" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1959 'lshr' 'lshr_ln958_33' <Predicate = (!icmp_ln935_33)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1960 [1/2] (3.60ns)   --->   "%shl_ln958_33 = shl i64 %zext_ln957_17, %zext_ln958_51" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1960 'shl' 'shl_ln958_33' <Predicate = (!icmp_ln935_33)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1961 [1/2] (3.60ns)   --->   "%lshr_ln958_9 = lshr i32 %zext_ln958_59, %add_ln958_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1961 'lshr' 'lshr_ln958_9' <Predicate = (!icmp_ln935_9)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1962 [1/2] (3.60ns)   --->   "%shl_ln958_9 = shl i64 %zext_ln957_18, %zext_ln958_52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1962 'shl' 'shl_ln958_9' <Predicate = (!icmp_ln935_9)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1963 [1/2] (3.60ns)   --->   "%lshr_ln958_34 = lshr i32 %zext_ln958_65, %add_ln958_34" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1963 'lshr' 'lshr_ln958_34' <Predicate = (!icmp_ln935_34)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1964 [1/2] (3.60ns)   --->   "%shl_ln958_34 = shl i64 %zext_ln957_19, %zext_ln958_54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1964 'shl' 'shl_ln958_34' <Predicate = (!icmp_ln935_34)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1965 [1/2] (3.60ns)   --->   "%lshr_ln958_10 = lshr i32 %zext_ln958_71, %add_ln958_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1965 'lshr' 'lshr_ln958_10' <Predicate = (!icmp_ln935_10)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1966 [1/2] (3.60ns)   --->   "%shl_ln958_10 = shl i64 %zext_ln957_20, %zext_ln958_55" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1966 'shl' 'shl_ln958_10' <Predicate = (!icmp_ln935_10)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1967 [1/2] (3.60ns)   --->   "%lshr_ln958_35 = lshr i32 %zext_ln958_77, %add_ln958_35" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1967 'lshr' 'lshr_ln958_35' <Predicate = (!icmp_ln935_35)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1968 [1/2] (3.60ns)   --->   "%shl_ln958_35 = shl i64 %zext_ln957_21, %zext_ln958_57" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1968 'shl' 'shl_ln958_35' <Predicate = (!icmp_ln935_35)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1969 [1/2] (3.60ns)   --->   "%lshr_ln958_11 = lshr i32 %zext_ln958_83, %add_ln958_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1969 'lshr' 'lshr_ln958_11' <Predicate = (!icmp_ln935_11)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1970 [1/2] (3.60ns)   --->   "%shl_ln958_11 = shl i64 %zext_ln957_22, %zext_ln958_58" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1970 'shl' 'shl_ln958_11' <Predicate = (!icmp_ln935_11)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1971 [1/2] (3.60ns)   --->   "%lshr_ln958_36 = lshr i32 %zext_ln958_89, %add_ln958_36" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1971 'lshr' 'lshr_ln958_36' <Predicate = (!icmp_ln935_36)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1972 [1/2] (3.60ns)   --->   "%shl_ln958_36 = shl i64 %zext_ln957_23, %zext_ln958_60" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1972 'shl' 'shl_ln958_36' <Predicate = (!icmp_ln935_36)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1973 [1/2] (3.60ns)   --->   "%lshr_ln958_12 = lshr i32 %zext_ln958_95, %add_ln958_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1973 'lshr' 'lshr_ln958_12' <Predicate = (!icmp_ln935_12)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1974 [1/2] (3.60ns)   --->   "%shl_ln958_12 = shl i64 %zext_ln957_24, %zext_ln958_61" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1974 'shl' 'shl_ln958_12' <Predicate = (!icmp_ln935_12)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1975 [1/2] (3.60ns)   --->   "%lshr_ln958_37 = lshr i32 %zext_ln958_100, %add_ln958_37" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1975 'lshr' 'lshr_ln958_37' <Predicate = (!icmp_ln935_37)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1976 [1/2] (3.60ns)   --->   "%shl_ln958_37 = shl i64 %zext_ln957_25, %zext_ln958_63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1976 'shl' 'shl_ln958_37' <Predicate = (!icmp_ln935_37)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1977 [1/2] (3.60ns)   --->   "%lshr_ln958_13 = lshr i32 %zext_ln958_102, %add_ln958_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1977 'lshr' 'lshr_ln958_13' <Predicate = (!icmp_ln935_13)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1978 [1/2] (3.60ns)   --->   "%shl_ln958_13 = shl i64 %zext_ln957_26, %zext_ln958_64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1978 'shl' 'shl_ln958_13' <Predicate = (!icmp_ln935_13)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1979 [1/2] (3.60ns)   --->   "%lshr_ln958_38 = lshr i32 %zext_ln958_104, %add_ln958_38" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1979 'lshr' 'lshr_ln958_38' <Predicate = (!icmp_ln935_38)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1980 [1/2] (3.60ns)   --->   "%shl_ln958_38 = shl i64 %zext_ln957_27, %zext_ln958_66" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1980 'shl' 'shl_ln958_38' <Predicate = (!icmp_ln935_38)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1981 [1/2] (3.60ns)   --->   "%lshr_ln958_14 = lshr i32 %zext_ln958_106, %add_ln958_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1981 'lshr' 'lshr_ln958_14' <Predicate = (!icmp_ln935_14)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1982 [1/2] (3.60ns)   --->   "%shl_ln958_14 = shl i64 %zext_ln957_28, %zext_ln958_67" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1982 'shl' 'shl_ln958_14' <Predicate = (!icmp_ln935_14)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1983 [1/2] (3.60ns)   --->   "%lshr_ln958_39 = lshr i32 %zext_ln958_108, %add_ln958_39" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1983 'lshr' 'lshr_ln958_39' <Predicate = (!icmp_ln935_39)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1984 [1/2] (3.60ns)   --->   "%shl_ln958_39 = shl i64 %zext_ln957_29, %zext_ln958_69" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1984 'shl' 'shl_ln958_39' <Predicate = (!icmp_ln935_39)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1985 [1/2] (3.60ns)   --->   "%lshr_ln958_15 = lshr i32 %zext_ln958_110, %add_ln958_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1985 'lshr' 'lshr_ln958_15' <Predicate = (!icmp_ln935_15)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1986 [1/2] (3.60ns)   --->   "%shl_ln958_15 = shl i64 %zext_ln957_30, %zext_ln958_70" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1986 'shl' 'shl_ln958_15' <Predicate = (!icmp_ln935_15)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1987 [1/2] (3.60ns)   --->   "%lshr_ln958_40 = lshr i32 %zext_ln958_112, %add_ln958_40" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1987 'lshr' 'lshr_ln958_40' <Predicate = (!icmp_ln935_40)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1988 [1/2] (3.60ns)   --->   "%shl_ln958_40 = shl i64 %zext_ln957_31, %zext_ln958_72" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1988 'shl' 'shl_ln958_40' <Predicate = (!icmp_ln935_40)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1989 [1/2] (3.60ns)   --->   "%lshr_ln958_16 = lshr i32 %zext_ln958_114, %add_ln958_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1989 'lshr' 'lshr_ln958_16' <Predicate = (!icmp_ln935_16)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1990 [1/2] (3.60ns)   --->   "%shl_ln958_16 = shl i64 %zext_ln957_32, %zext_ln958_73" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1990 'shl' 'shl_ln958_16' <Predicate = (!icmp_ln935_16)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1991 [1/2] (3.60ns)   --->   "%lshr_ln958_41 = lshr i32 %zext_ln958_116, %add_ln958_41" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1991 'lshr' 'lshr_ln958_41' <Predicate = (!icmp_ln935_41)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1992 [1/2] (3.60ns)   --->   "%shl_ln958_41 = shl i64 %zext_ln957_33, %zext_ln958_75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1992 'shl' 'shl_ln958_41' <Predicate = (!icmp_ln935_41)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1993 [1/2] (3.60ns)   --->   "%lshr_ln958_17 = lshr i32 %zext_ln958_118, %add_ln958_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1993 'lshr' 'lshr_ln958_17' <Predicate = (!icmp_ln935_17)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1994 [1/2] (3.60ns)   --->   "%shl_ln958_17 = shl i64 %zext_ln957_34, %zext_ln958_76" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1994 'shl' 'shl_ln958_17' <Predicate = (!icmp_ln935_17)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1995 [1/2] (3.60ns)   --->   "%lshr_ln958_42 = lshr i32 %zext_ln958_120, %add_ln958_42" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1995 'lshr' 'lshr_ln958_42' <Predicate = (!icmp_ln935_42)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1996 [1/2] (3.60ns)   --->   "%shl_ln958_42 = shl i64 %zext_ln957_35, %zext_ln958_78" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1996 'shl' 'shl_ln958_42' <Predicate = (!icmp_ln935_42)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1997 [1/2] (3.60ns)   --->   "%lshr_ln958_18 = lshr i32 %zext_ln958_122, %add_ln958_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1997 'lshr' 'lshr_ln958_18' <Predicate = (!icmp_ln935_18)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1998 [1/2] (3.60ns)   --->   "%shl_ln958_18 = shl i64 %zext_ln957_36, %zext_ln958_79" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 1998 'shl' 'shl_ln958_18' <Predicate = (!icmp_ln935_18)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1999 [1/2] (3.60ns)   --->   "%lshr_ln958_43 = lshr i32 %zext_ln958_124, %add_ln958_43" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 1999 'lshr' 'lshr_ln958_43' <Predicate = (!icmp_ln935_43)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2000 [1/2] (3.60ns)   --->   "%shl_ln958_43 = shl i64 %zext_ln957_37, %zext_ln958_81" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2000 'shl' 'shl_ln958_43' <Predicate = (!icmp_ln935_43)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2001 [1/2] (3.60ns)   --->   "%lshr_ln958_19 = lshr i32 %zext_ln958_126, %add_ln958_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2001 'lshr' 'lshr_ln958_19' <Predicate = (!icmp_ln935_19)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2002 [1/2] (3.60ns)   --->   "%shl_ln958_19 = shl i64 %zext_ln957_38, %zext_ln958_82" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2002 'shl' 'shl_ln958_19' <Predicate = (!icmp_ln935_19)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2003 [1/2] (3.60ns)   --->   "%lshr_ln958_44 = lshr i32 %zext_ln958_128, %add_ln958_44" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2003 'lshr' 'lshr_ln958_44' <Predicate = (!icmp_ln935_44)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2004 [1/2] (3.60ns)   --->   "%shl_ln958_44 = shl i64 %zext_ln957_39, %zext_ln958_84" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2004 'shl' 'shl_ln958_44' <Predicate = (!icmp_ln935_44)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2005 [1/2] (3.60ns)   --->   "%lshr_ln958_20 = lshr i32 %zext_ln958_130, %add_ln958_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2005 'lshr' 'lshr_ln958_20' <Predicate = (!icmp_ln935_20)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2006 [1/2] (3.60ns)   --->   "%shl_ln958_20 = shl i64 %zext_ln957_40, %zext_ln958_85" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2006 'shl' 'shl_ln958_20' <Predicate = (!icmp_ln935_20)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2007 [1/2] (3.60ns)   --->   "%lshr_ln958_45 = lshr i32 %zext_ln958_132, %add_ln958_45" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2007 'lshr' 'lshr_ln958_45' <Predicate = (!icmp_ln935_45)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2008 [1/2] (3.60ns)   --->   "%shl_ln958_45 = shl i64 %zext_ln957_41, %zext_ln958_87" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2008 'shl' 'shl_ln958_45' <Predicate = (!icmp_ln935_45)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2009 [1/2] (3.60ns)   --->   "%lshr_ln958_21 = lshr i32 %zext_ln958_134, %add_ln958_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2009 'lshr' 'lshr_ln958_21' <Predicate = (!icmp_ln935_21)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2010 [1/2] (3.60ns)   --->   "%shl_ln958_21 = shl i64 %zext_ln957_42, %zext_ln958_88" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2010 'shl' 'shl_ln958_21' <Predicate = (!icmp_ln935_21)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2011 [1/2] (3.60ns)   --->   "%lshr_ln958_46 = lshr i32 %zext_ln958_136, %add_ln958_46" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2011 'lshr' 'lshr_ln958_46' <Predicate = (!icmp_ln935_46)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2012 [1/2] (3.60ns)   --->   "%shl_ln958_46 = shl i64 %zext_ln957_43, %zext_ln958_90" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2012 'shl' 'shl_ln958_46' <Predicate = (!icmp_ln935_46)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2013 [1/2] (3.60ns)   --->   "%lshr_ln958_22 = lshr i32 %zext_ln958_138, %add_ln958_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2013 'lshr' 'lshr_ln958_22' <Predicate = (!icmp_ln935_22)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2014 [1/2] (3.60ns)   --->   "%shl_ln958_22 = shl i64 %zext_ln957_44, %zext_ln958_91" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2014 'shl' 'shl_ln958_22' <Predicate = (!icmp_ln935_22)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2015 [1/2] (3.60ns)   --->   "%lshr_ln958_47 = lshr i32 %zext_ln958_140, %add_ln958_47" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2015 'lshr' 'lshr_ln958_47' <Predicate = (!icmp_ln935_47)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2016 [1/2] (3.60ns)   --->   "%shl_ln958_47 = shl i64 %zext_ln957_45, %zext_ln958_93" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2016 'shl' 'shl_ln958_47' <Predicate = (!icmp_ln935_47)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2017 [1/2] (3.60ns)   --->   "%lshr_ln958_23 = lshr i32 %zext_ln958_142, %add_ln958_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2017 'lshr' 'lshr_ln958_23' <Predicate = (!icmp_ln935_23)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2018 [1/2] (3.60ns)   --->   "%shl_ln958_23 = shl i64 %zext_ln957_46, %zext_ln958_94" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2018 'shl' 'shl_ln958_23' <Predicate = (!icmp_ln935_23)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2019 [1/2] (3.60ns)   --->   "%lshr_ln958_48 = lshr i32 %zext_ln958_144, %add_ln958_48" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2019 'lshr' 'lshr_ln958_48' <Predicate = (!icmp_ln935_48)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2020 [1/2] (3.60ns)   --->   "%shl_ln958_48 = shl i64 %zext_ln957_47, %zext_ln958_96" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2020 'shl' 'shl_ln958_48' <Predicate = (!icmp_ln935_48)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2021 [1/2] (3.60ns)   --->   "%lshr_ln958_24 = lshr i32 %zext_ln958_146, %add_ln958_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2021 'lshr' 'lshr_ln958_24' <Predicate = (!icmp_ln935_24)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2022 [1/2] (3.60ns)   --->   "%shl_ln958_24 = shl i64 %zext_ln957_48, %zext_ln958_97" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2022 'shl' 'shl_ln958_24' <Predicate = (!icmp_ln935_24)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2023 [1/2] (3.60ns)   --->   "%lshr_ln958_49 = lshr i32 %zext_ln958_148, %add_ln958_49" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2023 'lshr' 'lshr_ln958_49' <Predicate = (!icmp_ln935_49)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2024 [1/2] (3.60ns)   --->   "%shl_ln958_49 = shl i64 %zext_ln957_49, %zext_ln958_99" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2024 'shl' 'shl_ln958_49' <Predicate = (!icmp_ln935_49)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.66>
ST_10 : Operation 2025 [1/1] (0.00ns)   --->   "%zext_ln962 = zext i63 %lshr_ln to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2025 'zext' 'zext_ln962' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 2026 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 8, %trunc_ln943" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2026 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2027 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2027 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2028 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_149, i8 %add_ln964)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2028 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 2029 [1/1] (0.00ns)   --->   "%p_Result_26 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962, i9 %tmp_s, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2029 'partset' 'p_Result_26' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 2030 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_26 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2030 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 2031 [1/1] (0.00ns)   --->   "%zext_ln962_1 = zext i63 %lshr_ln962_1 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2031 'zext' 'zext_ln962_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_10 : Operation 2032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_1 = sub i8 -2, %trunc_ln943_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2032 'sub' 'sub_ln964_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2033 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_1 = add i8 %sub_ln964_1, %select_ln964_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2033 'add' 'add_ln964_1' <Predicate = (!icmp_ln935_1)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2034 [1/1] (0.00ns)   --->   "%tmp_25 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_153, i8 %add_ln964_1)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2034 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_10 : Operation 2035 [1/1] (0.00ns)   --->   "%p_Result_30 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_1, i9 %tmp_25, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2035 'partset' 'p_Result_30' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_10 : Operation 2036 [1/1] (0.00ns)   --->   "%trunc_ln738_1 = trunc i64 %p_Result_30 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2036 'trunc' 'trunc_ln738_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_10 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_2)   --->   "%zext_ln958_7 = zext i32 %lshr_ln958_25 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2037 'zext' 'zext_ln958_7' <Predicate = (icmp_ln958_25 & !icmp_ln935_25)> <Delay = 0.00>
ST_10 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_2)   --->   "%select_ln958_2 = select i1 %icmp_ln958_25, i64 %zext_ln958_7, i64 %shl_ln958_25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2038 'select' 'select_ln958_2' <Predicate = (!icmp_ln935_25)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_2)   --->   "%zext_ln961_25 = zext i32 %or_ln949_s to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2039 'zext' 'zext_ln961_25' <Predicate = (!icmp_ln935_25)> <Delay = 0.00>
ST_10 : Operation 2040 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_2 = add i64 %zext_ln961_25, %select_ln958_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2040 'add' 'add_ln961_2' <Predicate = (!icmp_ln935_25)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2041 [1/1] (0.00ns)   --->   "%lshr_ln962_2 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_2, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2041 'partselect' 'lshr_ln962_2' <Predicate = (!icmp_ln935_25)> <Delay = 0.00>
ST_10 : Operation 2042 [1/1] (0.00ns)   --->   "%tmp_162 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_2, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2042 'bitselect' 'tmp_162' <Predicate = (!icmp_ln935_25)> <Delay = 0.00>
ST_10 : Operation 2043 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_3)   --->   "%zext_ln958_10 = zext i32 %lshr_ln958_26 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2043 'zext' 'zext_ln958_10' <Predicate = (icmp_ln958_26 & !icmp_ln935_26)> <Delay = 0.00>
ST_10 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_3)   --->   "%select_ln958_3 = select i1 %icmp_ln958_26, i64 %zext_ln958_10, i64 %shl_ln958_26" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2044 'select' 'select_ln958_3' <Predicate = (!icmp_ln935_26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_3)   --->   "%zext_ln961_26 = zext i32 %or_ln949_1_1 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2045 'zext' 'zext_ln961_26' <Predicate = (!icmp_ln935_26)> <Delay = 0.00>
ST_10 : Operation 2046 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_3 = add i64 %zext_ln961_26, %select_ln958_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2046 'add' 'add_ln961_3' <Predicate = (!icmp_ln935_26)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2047 [1/1] (0.00ns)   --->   "%lshr_ln962_3 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_3, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2047 'partselect' 'lshr_ln962_3' <Predicate = (!icmp_ln935_26)> <Delay = 0.00>
ST_10 : Operation 2048 [1/1] (0.00ns)   --->   "%tmp_166 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_3, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2048 'bitselect' 'tmp_166' <Predicate = (!icmp_ln935_26)> <Delay = 0.00>
ST_10 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_4)   --->   "%zext_ln958_13 = zext i32 %lshr_ln958_2 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2049 'zext' 'zext_ln958_13' <Predicate = (icmp_ln958_2 & !icmp_ln935_2)> <Delay = 0.00>
ST_10 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_4)   --->   "%select_ln958_4 = select i1 %icmp_ln958_2, i64 %zext_ln958_13, i64 %shl_ln958_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2050 'select' 'select_ln958_4' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_4)   --->   "%zext_ln961_2 = zext i32 %or_ln949_2 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2051 'zext' 'zext_ln961_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_10 : Operation 2052 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_4 = add i64 %zext_ln961_2, %select_ln958_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2052 'add' 'add_ln961_4' <Predicate = (!icmp_ln935_2)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2053 [1/1] (0.00ns)   --->   "%lshr_ln962_4 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_4, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2053 'partselect' 'lshr_ln962_4' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_10 : Operation 2054 [1/1] (0.00ns)   --->   "%tmp_172 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_4, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2054 'bitselect' 'tmp_172' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_10 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_5)   --->   "%zext_ln958_16 = zext i32 %lshr_ln958_27 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2055 'zext' 'zext_ln958_16' <Predicate = (icmp_ln958_27 & !icmp_ln935_27)> <Delay = 0.00>
ST_10 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_5)   --->   "%select_ln958_5 = select i1 %icmp_ln958_27, i64 %zext_ln958_16, i64 %shl_ln958_27" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2056 'select' 'select_ln958_5' <Predicate = (!icmp_ln935_27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_5)   --->   "%zext_ln961_27 = zext i32 %or_ln949_1_2 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2057 'zext' 'zext_ln961_27' <Predicate = (!icmp_ln935_27)> <Delay = 0.00>
ST_10 : Operation 2058 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_5 = add i64 %zext_ln961_27, %select_ln958_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2058 'add' 'add_ln961_5' <Predicate = (!icmp_ln935_27)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2059 [1/1] (0.00ns)   --->   "%lshr_ln962_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_5, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2059 'partselect' 'lshr_ln962_5' <Predicate = (!icmp_ln935_27)> <Delay = 0.00>
ST_10 : Operation 2060 [1/1] (0.00ns)   --->   "%tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_5, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2060 'bitselect' 'tmp_176' <Predicate = (!icmp_ln935_27)> <Delay = 0.00>
ST_10 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_6)   --->   "%zext_ln958_19 = zext i32 %lshr_ln958_3 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2061 'zext' 'zext_ln958_19' <Predicate = (icmp_ln958_3 & !icmp_ln935_3)> <Delay = 0.00>
ST_10 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_6)   --->   "%select_ln958_6 = select i1 %icmp_ln958_3, i64 %zext_ln958_19, i64 %shl_ln958_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2062 'select' 'select_ln958_6' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_6)   --->   "%zext_ln961_3 = zext i32 %or_ln949_3 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2063 'zext' 'zext_ln961_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_10 : Operation 2064 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_6 = add i64 %zext_ln961_3, %select_ln958_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2064 'add' 'add_ln961_6' <Predicate = (!icmp_ln935_3)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2065 [1/1] (0.00ns)   --->   "%lshr_ln962_6 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_6, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2065 'partselect' 'lshr_ln962_6' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_10 : Operation 2066 [1/1] (0.00ns)   --->   "%tmp_182 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_6, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2066 'bitselect' 'tmp_182' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_10 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_7)   --->   "%zext_ln958_22 = zext i32 %lshr_ln958_28 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2067 'zext' 'zext_ln958_22' <Predicate = (icmp_ln958_28 & !icmp_ln935_28)> <Delay = 0.00>
ST_10 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_7)   --->   "%select_ln958_7 = select i1 %icmp_ln958_28, i64 %zext_ln958_22, i64 %shl_ln958_28" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2068 'select' 'select_ln958_7' <Predicate = (!icmp_ln935_28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_7)   --->   "%zext_ln961_28 = zext i32 %or_ln949_1_3 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2069 'zext' 'zext_ln961_28' <Predicate = (!icmp_ln935_28)> <Delay = 0.00>
ST_10 : Operation 2070 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_7 = add i64 %zext_ln961_28, %select_ln958_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2070 'add' 'add_ln961_7' <Predicate = (!icmp_ln935_28)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2071 [1/1] (0.00ns)   --->   "%lshr_ln962_7 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_7, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2071 'partselect' 'lshr_ln962_7' <Predicate = (!icmp_ln935_28)> <Delay = 0.00>
ST_10 : Operation 2072 [1/1] (0.00ns)   --->   "%tmp_186 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_7, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2072 'bitselect' 'tmp_186' <Predicate = (!icmp_ln935_28)> <Delay = 0.00>
ST_10 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_8)   --->   "%zext_ln958_25 = zext i32 %lshr_ln958_4 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2073 'zext' 'zext_ln958_25' <Predicate = (icmp_ln958_4 & !icmp_ln935_4)> <Delay = 0.00>
ST_10 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_8)   --->   "%select_ln958_8 = select i1 %icmp_ln958_4, i64 %zext_ln958_25, i64 %shl_ln958_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2074 'select' 'select_ln958_8' <Predicate = (!icmp_ln935_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_8)   --->   "%zext_ln961_4 = zext i32 %or_ln949_4 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2075 'zext' 'zext_ln961_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_10 : Operation 2076 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_8 = add i64 %zext_ln961_4, %select_ln958_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2076 'add' 'add_ln961_8' <Predicate = (!icmp_ln935_4)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2077 [1/1] (0.00ns)   --->   "%lshr_ln962_8 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_8, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2077 'partselect' 'lshr_ln962_8' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_10 : Operation 2078 [1/1] (0.00ns)   --->   "%tmp_192 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_8, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2078 'bitselect' 'tmp_192' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_10 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_9)   --->   "%zext_ln958_28 = zext i32 %lshr_ln958_29 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2079 'zext' 'zext_ln958_28' <Predicate = (icmp_ln958_29 & !icmp_ln935_29)> <Delay = 0.00>
ST_10 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_9)   --->   "%select_ln958_9 = select i1 %icmp_ln958_29, i64 %zext_ln958_28, i64 %shl_ln958_29" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2080 'select' 'select_ln958_9' <Predicate = (!icmp_ln935_29)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_9)   --->   "%zext_ln961_29 = zext i32 %or_ln949_1_4 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2081 'zext' 'zext_ln961_29' <Predicate = (!icmp_ln935_29)> <Delay = 0.00>
ST_10 : Operation 2082 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_9 = add i64 %zext_ln961_29, %select_ln958_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2082 'add' 'add_ln961_9' <Predicate = (!icmp_ln935_29)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2083 [1/1] (0.00ns)   --->   "%lshr_ln962_9 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_9, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2083 'partselect' 'lshr_ln962_9' <Predicate = (!icmp_ln935_29)> <Delay = 0.00>
ST_10 : Operation 2084 [1/1] (0.00ns)   --->   "%tmp_196 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_9, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2084 'bitselect' 'tmp_196' <Predicate = (!icmp_ln935_29)> <Delay = 0.00>
ST_10 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_10)   --->   "%zext_ln958_31 = zext i32 %lshr_ln958_5 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2085 'zext' 'zext_ln958_31' <Predicate = (icmp_ln958_5 & !icmp_ln935_5)> <Delay = 0.00>
ST_10 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_10)   --->   "%select_ln958_10 = select i1 %icmp_ln958_5, i64 %zext_ln958_31, i64 %shl_ln958_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2086 'select' 'select_ln958_10' <Predicate = (!icmp_ln935_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_10)   --->   "%zext_ln961_5 = zext i32 %or_ln949_5 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2087 'zext' 'zext_ln961_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_10 : Operation 2088 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_10 = add i64 %zext_ln961_5, %select_ln958_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2088 'add' 'add_ln961_10' <Predicate = (!icmp_ln935_5)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2089 [1/1] (0.00ns)   --->   "%lshr_ln962_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_10, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2089 'partselect' 'lshr_ln962_s' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_10 : Operation 2090 [1/1] (0.00ns)   --->   "%tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_10, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2090 'bitselect' 'tmp_202' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_10 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_11)   --->   "%zext_ln958_34 = zext i32 %lshr_ln958_30 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2091 'zext' 'zext_ln958_34' <Predicate = (icmp_ln958_30 & !icmp_ln935_30)> <Delay = 0.00>
ST_10 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_11)   --->   "%select_ln958_11 = select i1 %icmp_ln958_30, i64 %zext_ln958_34, i64 %shl_ln958_30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2092 'select' 'select_ln958_11' <Predicate = (!icmp_ln935_30)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_11)   --->   "%zext_ln961_30 = zext i32 %or_ln949_1_5 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2093 'zext' 'zext_ln961_30' <Predicate = (!icmp_ln935_30)> <Delay = 0.00>
ST_10 : Operation 2094 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_11 = add i64 %zext_ln961_30, %select_ln958_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2094 'add' 'add_ln961_11' <Predicate = (!icmp_ln935_30)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2095 [1/1] (0.00ns)   --->   "%lshr_ln962_10 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_11, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2095 'partselect' 'lshr_ln962_10' <Predicate = (!icmp_ln935_30)> <Delay = 0.00>
ST_10 : Operation 2096 [1/1] (0.00ns)   --->   "%tmp_206 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_11, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2096 'bitselect' 'tmp_206' <Predicate = (!icmp_ln935_30)> <Delay = 0.00>
ST_10 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_12)   --->   "%zext_ln958_37 = zext i32 %lshr_ln958_6 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2097 'zext' 'zext_ln958_37' <Predicate = (icmp_ln958_6 & !icmp_ln935_6)> <Delay = 0.00>
ST_10 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_12)   --->   "%select_ln958_12 = select i1 %icmp_ln958_6, i64 %zext_ln958_37, i64 %shl_ln958_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2098 'select' 'select_ln958_12' <Predicate = (!icmp_ln935_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_12)   --->   "%zext_ln961_6 = zext i32 %or_ln949_6 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2099 'zext' 'zext_ln961_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_10 : Operation 2100 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_12 = add i64 %zext_ln961_6, %select_ln958_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2100 'add' 'add_ln961_12' <Predicate = (!icmp_ln935_6)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2101 [1/1] (0.00ns)   --->   "%lshr_ln962_11 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_12, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2101 'partselect' 'lshr_ln962_11' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_10 : Operation 2102 [1/1] (0.00ns)   --->   "%tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_12, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2102 'bitselect' 'tmp_212' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_10 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_13)   --->   "%zext_ln958_40 = zext i32 %lshr_ln958_31 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2103 'zext' 'zext_ln958_40' <Predicate = (icmp_ln958_31 & !icmp_ln935_31)> <Delay = 0.00>
ST_10 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_13)   --->   "%select_ln958_13 = select i1 %icmp_ln958_31, i64 %zext_ln958_40, i64 %shl_ln958_31" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2104 'select' 'select_ln958_13' <Predicate = (!icmp_ln935_31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_13)   --->   "%zext_ln961_31 = zext i32 %or_ln949_1_6 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2105 'zext' 'zext_ln961_31' <Predicate = (!icmp_ln935_31)> <Delay = 0.00>
ST_10 : Operation 2106 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_13 = add i64 %zext_ln961_31, %select_ln958_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2106 'add' 'add_ln961_13' <Predicate = (!icmp_ln935_31)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2107 [1/1] (0.00ns)   --->   "%lshr_ln962_12 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_13, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2107 'partselect' 'lshr_ln962_12' <Predicate = (!icmp_ln935_31)> <Delay = 0.00>
ST_10 : Operation 2108 [1/1] (0.00ns)   --->   "%tmp_216 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_13, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2108 'bitselect' 'tmp_216' <Predicate = (!icmp_ln935_31)> <Delay = 0.00>
ST_10 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_14)   --->   "%zext_ln958_43 = zext i32 %lshr_ln958_7 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2109 'zext' 'zext_ln958_43' <Predicate = (icmp_ln958_7 & !icmp_ln935_7)> <Delay = 0.00>
ST_10 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_14)   --->   "%select_ln958_14 = select i1 %icmp_ln958_7, i64 %zext_ln958_43, i64 %shl_ln958_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2110 'select' 'select_ln958_14' <Predicate = (!icmp_ln935_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_14)   --->   "%zext_ln961_7 = zext i32 %or_ln949_7 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2111 'zext' 'zext_ln961_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_10 : Operation 2112 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_14 = add i64 %zext_ln961_7, %select_ln958_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2112 'add' 'add_ln961_14' <Predicate = (!icmp_ln935_7)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2113 [1/1] (0.00ns)   --->   "%lshr_ln962_13 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_14, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2113 'partselect' 'lshr_ln962_13' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_10 : Operation 2114 [1/1] (0.00ns)   --->   "%tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_14, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2114 'bitselect' 'tmp_222' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_10 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_15)   --->   "%zext_ln958_46 = zext i32 %lshr_ln958_32 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2115 'zext' 'zext_ln958_46' <Predicate = (icmp_ln958_32 & !icmp_ln935_32)> <Delay = 0.00>
ST_10 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_15)   --->   "%select_ln958_15 = select i1 %icmp_ln958_32, i64 %zext_ln958_46, i64 %shl_ln958_32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2116 'select' 'select_ln958_15' <Predicate = (!icmp_ln935_32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_15)   --->   "%zext_ln961_32 = zext i32 %or_ln949_1_7 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2117 'zext' 'zext_ln961_32' <Predicate = (!icmp_ln935_32)> <Delay = 0.00>
ST_10 : Operation 2118 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_15 = add i64 %zext_ln961_32, %select_ln958_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2118 'add' 'add_ln961_15' <Predicate = (!icmp_ln935_32)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2119 [1/1] (0.00ns)   --->   "%lshr_ln962_14 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_15, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2119 'partselect' 'lshr_ln962_14' <Predicate = (!icmp_ln935_32)> <Delay = 0.00>
ST_10 : Operation 2120 [1/1] (0.00ns)   --->   "%tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_15, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2120 'bitselect' 'tmp_226' <Predicate = (!icmp_ln935_32)> <Delay = 0.00>
ST_10 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_16)   --->   "%zext_ln958_50 = zext i32 %lshr_ln958_8 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2121 'zext' 'zext_ln958_50' <Predicate = (icmp_ln958_8 & !icmp_ln935_8)> <Delay = 0.00>
ST_10 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_16)   --->   "%select_ln958_16 = select i1 %icmp_ln958_8, i64 %zext_ln958_50, i64 %shl_ln958_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2122 'select' 'select_ln958_16' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_16)   --->   "%zext_ln961_8 = zext i32 %or_ln949_8 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2123 'zext' 'zext_ln961_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_10 : Operation 2124 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_16 = add i64 %zext_ln961_8, %select_ln958_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2124 'add' 'add_ln961_16' <Predicate = (!icmp_ln935_8)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2125 [1/1] (0.00ns)   --->   "%lshr_ln962_15 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_16, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2125 'partselect' 'lshr_ln962_15' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_10 : Operation 2126 [1/1] (0.00ns)   --->   "%tmp_232 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_16, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2126 'bitselect' 'tmp_232' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_10 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_17)   --->   "%zext_ln958_56 = zext i32 %lshr_ln958_33 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2127 'zext' 'zext_ln958_56' <Predicate = (icmp_ln958_33 & !icmp_ln935_33)> <Delay = 0.00>
ST_10 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_17)   --->   "%select_ln958_17 = select i1 %icmp_ln958_33, i64 %zext_ln958_56, i64 %shl_ln958_33" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2128 'select' 'select_ln958_17' <Predicate = (!icmp_ln935_33)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_17)   --->   "%zext_ln961_33 = zext i32 %or_ln949_1_8 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2129 'zext' 'zext_ln961_33' <Predicate = (!icmp_ln935_33)> <Delay = 0.00>
ST_10 : Operation 2130 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_17 = add i64 %zext_ln961_33, %select_ln958_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2130 'add' 'add_ln961_17' <Predicate = (!icmp_ln935_33)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2131 [1/1] (0.00ns)   --->   "%lshr_ln962_16 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_17, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2131 'partselect' 'lshr_ln962_16' <Predicate = (!icmp_ln935_33)> <Delay = 0.00>
ST_10 : Operation 2132 [1/1] (0.00ns)   --->   "%tmp_236 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_17, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2132 'bitselect' 'tmp_236' <Predicate = (!icmp_ln935_33)> <Delay = 0.00>
ST_10 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_18)   --->   "%zext_ln958_62 = zext i32 %lshr_ln958_9 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2133 'zext' 'zext_ln958_62' <Predicate = (icmp_ln958_9 & !icmp_ln935_9)> <Delay = 0.00>
ST_10 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_18)   --->   "%select_ln958_18 = select i1 %icmp_ln958_9, i64 %zext_ln958_62, i64 %shl_ln958_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2134 'select' 'select_ln958_18' <Predicate = (!icmp_ln935_9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_18)   --->   "%zext_ln961_9 = zext i32 %or_ln949_9 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2135 'zext' 'zext_ln961_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_10 : Operation 2136 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_18 = add i64 %zext_ln961_9, %select_ln958_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2136 'add' 'add_ln961_18' <Predicate = (!icmp_ln935_9)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2137 [1/1] (0.00ns)   --->   "%lshr_ln962_17 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_18, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2137 'partselect' 'lshr_ln962_17' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_10 : Operation 2138 [1/1] (0.00ns)   --->   "%tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_18, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2138 'bitselect' 'tmp_242' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_10 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_19)   --->   "%zext_ln958_68 = zext i32 %lshr_ln958_34 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2139 'zext' 'zext_ln958_68' <Predicate = (icmp_ln958_34 & !icmp_ln935_34)> <Delay = 0.00>
ST_10 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_19)   --->   "%select_ln958_19 = select i1 %icmp_ln958_34, i64 %zext_ln958_68, i64 %shl_ln958_34" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2140 'select' 'select_ln958_19' <Predicate = (!icmp_ln935_34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_19)   --->   "%zext_ln961_34 = zext i32 %or_ln949_1_9 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2141 'zext' 'zext_ln961_34' <Predicate = (!icmp_ln935_34)> <Delay = 0.00>
ST_10 : Operation 2142 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_19 = add i64 %zext_ln961_34, %select_ln958_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2142 'add' 'add_ln961_19' <Predicate = (!icmp_ln935_34)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2143 [1/1] (0.00ns)   --->   "%lshr_ln962_18 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_19, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2143 'partselect' 'lshr_ln962_18' <Predicate = (!icmp_ln935_34)> <Delay = 0.00>
ST_10 : Operation 2144 [1/1] (0.00ns)   --->   "%tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_19, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2144 'bitselect' 'tmp_246' <Predicate = (!icmp_ln935_34)> <Delay = 0.00>
ST_10 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_20)   --->   "%zext_ln958_74 = zext i32 %lshr_ln958_10 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2145 'zext' 'zext_ln958_74' <Predicate = (icmp_ln958_10 & !icmp_ln935_10)> <Delay = 0.00>
ST_10 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_20)   --->   "%select_ln958_20 = select i1 %icmp_ln958_10, i64 %zext_ln958_74, i64 %shl_ln958_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2146 'select' 'select_ln958_20' <Predicate = (!icmp_ln935_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_20)   --->   "%zext_ln961_10 = zext i32 %or_ln949_10 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2147 'zext' 'zext_ln961_10' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_10 : Operation 2148 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_20 = add i64 %zext_ln961_10, %select_ln958_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2148 'add' 'add_ln961_20' <Predicate = (!icmp_ln935_10)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2149 [1/1] (0.00ns)   --->   "%lshr_ln962_19 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_20, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2149 'partselect' 'lshr_ln962_19' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_10 : Operation 2150 [1/1] (0.00ns)   --->   "%tmp_252 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_20, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2150 'bitselect' 'tmp_252' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_10 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_21)   --->   "%zext_ln958_80 = zext i32 %lshr_ln958_35 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2151 'zext' 'zext_ln958_80' <Predicate = (icmp_ln958_35 & !icmp_ln935_35)> <Delay = 0.00>
ST_10 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_21)   --->   "%select_ln958_21 = select i1 %icmp_ln958_35, i64 %zext_ln958_80, i64 %shl_ln958_35" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2152 'select' 'select_ln958_21' <Predicate = (!icmp_ln935_35)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_21)   --->   "%zext_ln961_35 = zext i32 %or_ln949_1_s to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2153 'zext' 'zext_ln961_35' <Predicate = (!icmp_ln935_35)> <Delay = 0.00>
ST_10 : Operation 2154 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_21 = add i64 %zext_ln961_35, %select_ln958_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2154 'add' 'add_ln961_21' <Predicate = (!icmp_ln935_35)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2155 [1/1] (0.00ns)   --->   "%lshr_ln962_20 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_21, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2155 'partselect' 'lshr_ln962_20' <Predicate = (!icmp_ln935_35)> <Delay = 0.00>
ST_10 : Operation 2156 [1/1] (0.00ns)   --->   "%tmp_256 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_21, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2156 'bitselect' 'tmp_256' <Predicate = (!icmp_ln935_35)> <Delay = 0.00>
ST_10 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_22)   --->   "%zext_ln958_86 = zext i32 %lshr_ln958_11 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2157 'zext' 'zext_ln958_86' <Predicate = (icmp_ln958_11 & !icmp_ln935_11)> <Delay = 0.00>
ST_10 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_22)   --->   "%select_ln958_22 = select i1 %icmp_ln958_11, i64 %zext_ln958_86, i64 %shl_ln958_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2158 'select' 'select_ln958_22' <Predicate = (!icmp_ln935_11)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_22)   --->   "%zext_ln961_11 = zext i32 %or_ln949_11 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2159 'zext' 'zext_ln961_11' <Predicate = (!icmp_ln935_11)> <Delay = 0.00>
ST_10 : Operation 2160 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_22 = add i64 %zext_ln961_11, %select_ln958_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2160 'add' 'add_ln961_22' <Predicate = (!icmp_ln935_11)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2161 [1/1] (0.00ns)   --->   "%lshr_ln962_21 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_22, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2161 'partselect' 'lshr_ln962_21' <Predicate = (!icmp_ln935_11)> <Delay = 0.00>
ST_10 : Operation 2162 [1/1] (0.00ns)   --->   "%tmp_262 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_22, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2162 'bitselect' 'tmp_262' <Predicate = (!icmp_ln935_11)> <Delay = 0.00>
ST_10 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_23)   --->   "%zext_ln958_92 = zext i32 %lshr_ln958_36 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2163 'zext' 'zext_ln958_92' <Predicate = (icmp_ln958_36 & !icmp_ln935_36)> <Delay = 0.00>
ST_10 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_23)   --->   "%select_ln958_23 = select i1 %icmp_ln958_36, i64 %zext_ln958_92, i64 %shl_ln958_36" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2164 'select' 'select_ln958_23' <Predicate = (!icmp_ln935_36)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_23)   --->   "%zext_ln961_36 = zext i32 %or_ln949_1_10 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2165 'zext' 'zext_ln961_36' <Predicate = (!icmp_ln935_36)> <Delay = 0.00>
ST_10 : Operation 2166 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_23 = add i64 %zext_ln961_36, %select_ln958_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2166 'add' 'add_ln961_23' <Predicate = (!icmp_ln935_36)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2167 [1/1] (0.00ns)   --->   "%lshr_ln962_22 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_23, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2167 'partselect' 'lshr_ln962_22' <Predicate = (!icmp_ln935_36)> <Delay = 0.00>
ST_10 : Operation 2168 [1/1] (0.00ns)   --->   "%tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_23, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2168 'bitselect' 'tmp_266' <Predicate = (!icmp_ln935_36)> <Delay = 0.00>
ST_10 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_24)   --->   "%zext_ln958_98 = zext i32 %lshr_ln958_12 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2169 'zext' 'zext_ln958_98' <Predicate = (icmp_ln958_12 & !icmp_ln935_12)> <Delay = 0.00>
ST_10 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_24)   --->   "%select_ln958_24 = select i1 %icmp_ln958_12, i64 %zext_ln958_98, i64 %shl_ln958_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2170 'select' 'select_ln958_24' <Predicate = (!icmp_ln935_12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_24)   --->   "%zext_ln961_12 = zext i32 %or_ln949_12 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2171 'zext' 'zext_ln961_12' <Predicate = (!icmp_ln935_12)> <Delay = 0.00>
ST_10 : Operation 2172 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_24 = add i64 %zext_ln961_12, %select_ln958_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2172 'add' 'add_ln961_24' <Predicate = (!icmp_ln935_12)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2173 [1/1] (0.00ns)   --->   "%lshr_ln962_23 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_24, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2173 'partselect' 'lshr_ln962_23' <Predicate = (!icmp_ln935_12)> <Delay = 0.00>
ST_10 : Operation 2174 [1/1] (0.00ns)   --->   "%tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_24, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2174 'bitselect' 'tmp_272' <Predicate = (!icmp_ln935_12)> <Delay = 0.00>
ST_10 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_25)   --->   "%zext_ln958_101 = zext i32 %lshr_ln958_37 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2175 'zext' 'zext_ln958_101' <Predicate = (icmp_ln958_37 & !icmp_ln935_37)> <Delay = 0.00>
ST_10 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_25)   --->   "%select_ln958_25 = select i1 %icmp_ln958_37, i64 %zext_ln958_101, i64 %shl_ln958_37" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2176 'select' 'select_ln958_25' <Predicate = (!icmp_ln935_37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_25)   --->   "%zext_ln961_37 = zext i32 %or_ln949_1_11 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2177 'zext' 'zext_ln961_37' <Predicate = (!icmp_ln935_37)> <Delay = 0.00>
ST_10 : Operation 2178 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_25 = add i64 %zext_ln961_37, %select_ln958_25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2178 'add' 'add_ln961_25' <Predicate = (!icmp_ln935_37)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2179 [1/1] (0.00ns)   --->   "%lshr_ln962_24 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_25, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2179 'partselect' 'lshr_ln962_24' <Predicate = (!icmp_ln935_37)> <Delay = 0.00>
ST_10 : Operation 2180 [1/1] (0.00ns)   --->   "%tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_25, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2180 'bitselect' 'tmp_276' <Predicate = (!icmp_ln935_37)> <Delay = 0.00>
ST_10 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_26)   --->   "%zext_ln958_103 = zext i32 %lshr_ln958_13 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2181 'zext' 'zext_ln958_103' <Predicate = (icmp_ln958_13 & !icmp_ln935_13)> <Delay = 0.00>
ST_10 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_26)   --->   "%select_ln958_26 = select i1 %icmp_ln958_13, i64 %zext_ln958_103, i64 %shl_ln958_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2182 'select' 'select_ln958_26' <Predicate = (!icmp_ln935_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_26)   --->   "%zext_ln961_13 = zext i32 %or_ln949_13 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2183 'zext' 'zext_ln961_13' <Predicate = (!icmp_ln935_13)> <Delay = 0.00>
ST_10 : Operation 2184 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_26 = add i64 %zext_ln961_13, %select_ln958_26" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2184 'add' 'add_ln961_26' <Predicate = (!icmp_ln935_13)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2185 [1/1] (0.00ns)   --->   "%lshr_ln962_25 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_26, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2185 'partselect' 'lshr_ln962_25' <Predicate = (!icmp_ln935_13)> <Delay = 0.00>
ST_10 : Operation 2186 [1/1] (0.00ns)   --->   "%tmp_282 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_26, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2186 'bitselect' 'tmp_282' <Predicate = (!icmp_ln935_13)> <Delay = 0.00>
ST_10 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_27)   --->   "%zext_ln958_105 = zext i32 %lshr_ln958_38 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2187 'zext' 'zext_ln958_105' <Predicate = (icmp_ln958_38 & !icmp_ln935_38)> <Delay = 0.00>
ST_10 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_27)   --->   "%select_ln958_27 = select i1 %icmp_ln958_38, i64 %zext_ln958_105, i64 %shl_ln958_38" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2188 'select' 'select_ln958_27' <Predicate = (!icmp_ln935_38)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_27)   --->   "%zext_ln961_38 = zext i32 %or_ln949_1_12 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2189 'zext' 'zext_ln961_38' <Predicate = (!icmp_ln935_38)> <Delay = 0.00>
ST_10 : Operation 2190 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_27 = add i64 %zext_ln961_38, %select_ln958_27" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2190 'add' 'add_ln961_27' <Predicate = (!icmp_ln935_38)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2191 [1/1] (0.00ns)   --->   "%lshr_ln962_26 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_27, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2191 'partselect' 'lshr_ln962_26' <Predicate = (!icmp_ln935_38)> <Delay = 0.00>
ST_10 : Operation 2192 [1/1] (0.00ns)   --->   "%tmp_286 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_27, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2192 'bitselect' 'tmp_286' <Predicate = (!icmp_ln935_38)> <Delay = 0.00>
ST_10 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_28)   --->   "%zext_ln958_107 = zext i32 %lshr_ln958_14 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2193 'zext' 'zext_ln958_107' <Predicate = (icmp_ln958_14 & !icmp_ln935_14)> <Delay = 0.00>
ST_10 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_28)   --->   "%select_ln958_28 = select i1 %icmp_ln958_14, i64 %zext_ln958_107, i64 %shl_ln958_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2194 'select' 'select_ln958_28' <Predicate = (!icmp_ln935_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_28)   --->   "%zext_ln961_14 = zext i32 %or_ln949_14 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2195 'zext' 'zext_ln961_14' <Predicate = (!icmp_ln935_14)> <Delay = 0.00>
ST_10 : Operation 2196 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_28 = add i64 %zext_ln961_14, %select_ln958_28" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2196 'add' 'add_ln961_28' <Predicate = (!icmp_ln935_14)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2197 [1/1] (0.00ns)   --->   "%lshr_ln962_27 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_28, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2197 'partselect' 'lshr_ln962_27' <Predicate = (!icmp_ln935_14)> <Delay = 0.00>
ST_10 : Operation 2198 [1/1] (0.00ns)   --->   "%tmp_292 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_28, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2198 'bitselect' 'tmp_292' <Predicate = (!icmp_ln935_14)> <Delay = 0.00>
ST_10 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_29)   --->   "%zext_ln958_109 = zext i32 %lshr_ln958_39 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2199 'zext' 'zext_ln958_109' <Predicate = (icmp_ln958_39 & !icmp_ln935_39)> <Delay = 0.00>
ST_10 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_29)   --->   "%select_ln958_29 = select i1 %icmp_ln958_39, i64 %zext_ln958_109, i64 %shl_ln958_39" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2200 'select' 'select_ln958_29' <Predicate = (!icmp_ln935_39)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_29)   --->   "%zext_ln961_39 = zext i32 %or_ln949_1_13 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2201 'zext' 'zext_ln961_39' <Predicate = (!icmp_ln935_39)> <Delay = 0.00>
ST_10 : Operation 2202 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_29 = add i64 %zext_ln961_39, %select_ln958_29" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2202 'add' 'add_ln961_29' <Predicate = (!icmp_ln935_39)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2203 [1/1] (0.00ns)   --->   "%lshr_ln962_28 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_29, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2203 'partselect' 'lshr_ln962_28' <Predicate = (!icmp_ln935_39)> <Delay = 0.00>
ST_10 : Operation 2204 [1/1] (0.00ns)   --->   "%tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_29, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2204 'bitselect' 'tmp_296' <Predicate = (!icmp_ln935_39)> <Delay = 0.00>
ST_10 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_30)   --->   "%zext_ln958_111 = zext i32 %lshr_ln958_15 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2205 'zext' 'zext_ln958_111' <Predicate = (icmp_ln958_15 & !icmp_ln935_15)> <Delay = 0.00>
ST_10 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_30)   --->   "%select_ln958_30 = select i1 %icmp_ln958_15, i64 %zext_ln958_111, i64 %shl_ln958_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2206 'select' 'select_ln958_30' <Predicate = (!icmp_ln935_15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_30)   --->   "%zext_ln961_15 = zext i32 %or_ln949_15 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2207 'zext' 'zext_ln961_15' <Predicate = (!icmp_ln935_15)> <Delay = 0.00>
ST_10 : Operation 2208 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_30 = add i64 %zext_ln961_15, %select_ln958_30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2208 'add' 'add_ln961_30' <Predicate = (!icmp_ln935_15)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2209 [1/1] (0.00ns)   --->   "%lshr_ln962_29 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_30, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2209 'partselect' 'lshr_ln962_29' <Predicate = (!icmp_ln935_15)> <Delay = 0.00>
ST_10 : Operation 2210 [1/1] (0.00ns)   --->   "%tmp_302 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_30, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2210 'bitselect' 'tmp_302' <Predicate = (!icmp_ln935_15)> <Delay = 0.00>
ST_10 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_31)   --->   "%zext_ln958_113 = zext i32 %lshr_ln958_40 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2211 'zext' 'zext_ln958_113' <Predicate = (icmp_ln958_40 & !icmp_ln935_40)> <Delay = 0.00>
ST_10 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_31)   --->   "%select_ln958_31 = select i1 %icmp_ln958_40, i64 %zext_ln958_113, i64 %shl_ln958_40" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2212 'select' 'select_ln958_31' <Predicate = (!icmp_ln935_40)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_31)   --->   "%zext_ln961_40 = zext i32 %or_ln949_1_14 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2213 'zext' 'zext_ln961_40' <Predicate = (!icmp_ln935_40)> <Delay = 0.00>
ST_10 : Operation 2214 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_31 = add i64 %zext_ln961_40, %select_ln958_31" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2214 'add' 'add_ln961_31' <Predicate = (!icmp_ln935_40)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2215 [1/1] (0.00ns)   --->   "%lshr_ln962_30 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_31, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2215 'partselect' 'lshr_ln962_30' <Predicate = (!icmp_ln935_40)> <Delay = 0.00>
ST_10 : Operation 2216 [1/1] (0.00ns)   --->   "%tmp_306 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_31, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2216 'bitselect' 'tmp_306' <Predicate = (!icmp_ln935_40)> <Delay = 0.00>
ST_10 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_32)   --->   "%zext_ln958_115 = zext i32 %lshr_ln958_16 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2217 'zext' 'zext_ln958_115' <Predicate = (icmp_ln958_16 & !icmp_ln935_16)> <Delay = 0.00>
ST_10 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_32)   --->   "%select_ln958_32 = select i1 %icmp_ln958_16, i64 %zext_ln958_115, i64 %shl_ln958_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2218 'select' 'select_ln958_32' <Predicate = (!icmp_ln935_16)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_32)   --->   "%zext_ln961_16 = zext i32 %or_ln949_16 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2219 'zext' 'zext_ln961_16' <Predicate = (!icmp_ln935_16)> <Delay = 0.00>
ST_10 : Operation 2220 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_32 = add i64 %zext_ln961_16, %select_ln958_32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2220 'add' 'add_ln961_32' <Predicate = (!icmp_ln935_16)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2221 [1/1] (0.00ns)   --->   "%lshr_ln962_31 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_32, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2221 'partselect' 'lshr_ln962_31' <Predicate = (!icmp_ln935_16)> <Delay = 0.00>
ST_10 : Operation 2222 [1/1] (0.00ns)   --->   "%tmp_312 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_32, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2222 'bitselect' 'tmp_312' <Predicate = (!icmp_ln935_16)> <Delay = 0.00>
ST_10 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_33)   --->   "%zext_ln958_117 = zext i32 %lshr_ln958_41 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2223 'zext' 'zext_ln958_117' <Predicate = (icmp_ln958_41 & !icmp_ln935_41)> <Delay = 0.00>
ST_10 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_33)   --->   "%select_ln958_33 = select i1 %icmp_ln958_41, i64 %zext_ln958_117, i64 %shl_ln958_41" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2224 'select' 'select_ln958_33' <Predicate = (!icmp_ln935_41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_33)   --->   "%zext_ln961_41 = zext i32 %or_ln949_1_15 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2225 'zext' 'zext_ln961_41' <Predicate = (!icmp_ln935_41)> <Delay = 0.00>
ST_10 : Operation 2226 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_33 = add i64 %zext_ln961_41, %select_ln958_33" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2226 'add' 'add_ln961_33' <Predicate = (!icmp_ln935_41)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2227 [1/1] (0.00ns)   --->   "%lshr_ln962_32 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_33, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2227 'partselect' 'lshr_ln962_32' <Predicate = (!icmp_ln935_41)> <Delay = 0.00>
ST_10 : Operation 2228 [1/1] (0.00ns)   --->   "%tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_33, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2228 'bitselect' 'tmp_316' <Predicate = (!icmp_ln935_41)> <Delay = 0.00>
ST_10 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_34)   --->   "%zext_ln958_119 = zext i32 %lshr_ln958_17 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2229 'zext' 'zext_ln958_119' <Predicate = (icmp_ln958_17 & !icmp_ln935_17)> <Delay = 0.00>
ST_10 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_34)   --->   "%select_ln958_34 = select i1 %icmp_ln958_17, i64 %zext_ln958_119, i64 %shl_ln958_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2230 'select' 'select_ln958_34' <Predicate = (!icmp_ln935_17)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_34)   --->   "%zext_ln961_17 = zext i32 %or_ln949_17 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2231 'zext' 'zext_ln961_17' <Predicate = (!icmp_ln935_17)> <Delay = 0.00>
ST_10 : Operation 2232 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_34 = add i64 %zext_ln961_17, %select_ln958_34" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2232 'add' 'add_ln961_34' <Predicate = (!icmp_ln935_17)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2233 [1/1] (0.00ns)   --->   "%lshr_ln962_33 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_34, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2233 'partselect' 'lshr_ln962_33' <Predicate = (!icmp_ln935_17)> <Delay = 0.00>
ST_10 : Operation 2234 [1/1] (0.00ns)   --->   "%tmp_322 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_34, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2234 'bitselect' 'tmp_322' <Predicate = (!icmp_ln935_17)> <Delay = 0.00>
ST_10 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_35)   --->   "%zext_ln958_121 = zext i32 %lshr_ln958_42 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2235 'zext' 'zext_ln958_121' <Predicate = (icmp_ln958_42 & !icmp_ln935_42)> <Delay = 0.00>
ST_10 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_35)   --->   "%select_ln958_35 = select i1 %icmp_ln958_42, i64 %zext_ln958_121, i64 %shl_ln958_42" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2236 'select' 'select_ln958_35' <Predicate = (!icmp_ln935_42)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_35)   --->   "%zext_ln961_42 = zext i32 %or_ln949_1_16 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2237 'zext' 'zext_ln961_42' <Predicate = (!icmp_ln935_42)> <Delay = 0.00>
ST_10 : Operation 2238 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_35 = add i64 %zext_ln961_42, %select_ln958_35" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2238 'add' 'add_ln961_35' <Predicate = (!icmp_ln935_42)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2239 [1/1] (0.00ns)   --->   "%lshr_ln962_34 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_35, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2239 'partselect' 'lshr_ln962_34' <Predicate = (!icmp_ln935_42)> <Delay = 0.00>
ST_10 : Operation 2240 [1/1] (0.00ns)   --->   "%tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_35, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2240 'bitselect' 'tmp_326' <Predicate = (!icmp_ln935_42)> <Delay = 0.00>
ST_10 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_36)   --->   "%zext_ln958_123 = zext i32 %lshr_ln958_18 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2241 'zext' 'zext_ln958_123' <Predicate = (icmp_ln958_18 & !icmp_ln935_18)> <Delay = 0.00>
ST_10 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_36)   --->   "%select_ln958_36 = select i1 %icmp_ln958_18, i64 %zext_ln958_123, i64 %shl_ln958_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2242 'select' 'select_ln958_36' <Predicate = (!icmp_ln935_18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_36)   --->   "%zext_ln961_18 = zext i32 %or_ln949_18 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2243 'zext' 'zext_ln961_18' <Predicate = (!icmp_ln935_18)> <Delay = 0.00>
ST_10 : Operation 2244 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_36 = add i64 %zext_ln961_18, %select_ln958_36" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2244 'add' 'add_ln961_36' <Predicate = (!icmp_ln935_18)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2245 [1/1] (0.00ns)   --->   "%lshr_ln962_35 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_36, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2245 'partselect' 'lshr_ln962_35' <Predicate = (!icmp_ln935_18)> <Delay = 0.00>
ST_10 : Operation 2246 [1/1] (0.00ns)   --->   "%tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_36, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2246 'bitselect' 'tmp_332' <Predicate = (!icmp_ln935_18)> <Delay = 0.00>
ST_10 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_37)   --->   "%zext_ln958_125 = zext i32 %lshr_ln958_43 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2247 'zext' 'zext_ln958_125' <Predicate = (icmp_ln958_43 & !icmp_ln935_43)> <Delay = 0.00>
ST_10 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_37)   --->   "%select_ln958_37 = select i1 %icmp_ln958_43, i64 %zext_ln958_125, i64 %shl_ln958_43" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2248 'select' 'select_ln958_37' <Predicate = (!icmp_ln935_43)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_37)   --->   "%zext_ln961_43 = zext i32 %or_ln949_1_17 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2249 'zext' 'zext_ln961_43' <Predicate = (!icmp_ln935_43)> <Delay = 0.00>
ST_10 : Operation 2250 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_37 = add i64 %zext_ln961_43, %select_ln958_37" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2250 'add' 'add_ln961_37' <Predicate = (!icmp_ln935_43)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2251 [1/1] (0.00ns)   --->   "%lshr_ln962_36 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_37, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2251 'partselect' 'lshr_ln962_36' <Predicate = (!icmp_ln935_43)> <Delay = 0.00>
ST_10 : Operation 2252 [1/1] (0.00ns)   --->   "%tmp_336 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_37, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2252 'bitselect' 'tmp_336' <Predicate = (!icmp_ln935_43)> <Delay = 0.00>
ST_10 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_38)   --->   "%zext_ln958_127 = zext i32 %lshr_ln958_19 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2253 'zext' 'zext_ln958_127' <Predicate = (icmp_ln958_19 & !icmp_ln935_19)> <Delay = 0.00>
ST_10 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_38)   --->   "%select_ln958_38 = select i1 %icmp_ln958_19, i64 %zext_ln958_127, i64 %shl_ln958_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2254 'select' 'select_ln958_38' <Predicate = (!icmp_ln935_19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_38)   --->   "%zext_ln961_19 = zext i32 %or_ln949_19 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2255 'zext' 'zext_ln961_19' <Predicate = (!icmp_ln935_19)> <Delay = 0.00>
ST_10 : Operation 2256 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_38 = add i64 %zext_ln961_19, %select_ln958_38" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2256 'add' 'add_ln961_38' <Predicate = (!icmp_ln935_19)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2257 [1/1] (0.00ns)   --->   "%lshr_ln962_37 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_38, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2257 'partselect' 'lshr_ln962_37' <Predicate = (!icmp_ln935_19)> <Delay = 0.00>
ST_10 : Operation 2258 [1/1] (0.00ns)   --->   "%tmp_342 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_38, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2258 'bitselect' 'tmp_342' <Predicate = (!icmp_ln935_19)> <Delay = 0.00>
ST_10 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_39)   --->   "%zext_ln958_129 = zext i32 %lshr_ln958_44 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2259 'zext' 'zext_ln958_129' <Predicate = (icmp_ln958_44 & !icmp_ln935_44)> <Delay = 0.00>
ST_10 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_39)   --->   "%select_ln958_39 = select i1 %icmp_ln958_44, i64 %zext_ln958_129, i64 %shl_ln958_44" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2260 'select' 'select_ln958_39' <Predicate = (!icmp_ln935_44)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_39)   --->   "%zext_ln961_44 = zext i32 %or_ln949_1_18 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2261 'zext' 'zext_ln961_44' <Predicate = (!icmp_ln935_44)> <Delay = 0.00>
ST_10 : Operation 2262 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_39 = add i64 %zext_ln961_44, %select_ln958_39" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2262 'add' 'add_ln961_39' <Predicate = (!icmp_ln935_44)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2263 [1/1] (0.00ns)   --->   "%lshr_ln962_38 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_39, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2263 'partselect' 'lshr_ln962_38' <Predicate = (!icmp_ln935_44)> <Delay = 0.00>
ST_10 : Operation 2264 [1/1] (0.00ns)   --->   "%tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_39, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2264 'bitselect' 'tmp_346' <Predicate = (!icmp_ln935_44)> <Delay = 0.00>
ST_10 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_40)   --->   "%zext_ln958_131 = zext i32 %lshr_ln958_20 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2265 'zext' 'zext_ln958_131' <Predicate = (icmp_ln958_20 & !icmp_ln935_20)> <Delay = 0.00>
ST_10 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_40)   --->   "%select_ln958_40 = select i1 %icmp_ln958_20, i64 %zext_ln958_131, i64 %shl_ln958_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2266 'select' 'select_ln958_40' <Predicate = (!icmp_ln935_20)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_40)   --->   "%zext_ln961_20 = zext i32 %or_ln949_20 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2267 'zext' 'zext_ln961_20' <Predicate = (!icmp_ln935_20)> <Delay = 0.00>
ST_10 : Operation 2268 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_40 = add i64 %zext_ln961_20, %select_ln958_40" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2268 'add' 'add_ln961_40' <Predicate = (!icmp_ln935_20)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2269 [1/1] (0.00ns)   --->   "%lshr_ln962_39 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_40, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2269 'partselect' 'lshr_ln962_39' <Predicate = (!icmp_ln935_20)> <Delay = 0.00>
ST_10 : Operation 2270 [1/1] (0.00ns)   --->   "%tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_40, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2270 'bitselect' 'tmp_352' <Predicate = (!icmp_ln935_20)> <Delay = 0.00>
ST_10 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_41)   --->   "%zext_ln958_133 = zext i32 %lshr_ln958_45 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2271 'zext' 'zext_ln958_133' <Predicate = (icmp_ln958_45 & !icmp_ln935_45)> <Delay = 0.00>
ST_10 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_41)   --->   "%select_ln958_41 = select i1 %icmp_ln958_45, i64 %zext_ln958_133, i64 %shl_ln958_45" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2272 'select' 'select_ln958_41' <Predicate = (!icmp_ln935_45)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_41)   --->   "%zext_ln961_45 = zext i32 %or_ln949_1_19 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2273 'zext' 'zext_ln961_45' <Predicate = (!icmp_ln935_45)> <Delay = 0.00>
ST_10 : Operation 2274 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_41 = add i64 %zext_ln961_45, %select_ln958_41" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2274 'add' 'add_ln961_41' <Predicate = (!icmp_ln935_45)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2275 [1/1] (0.00ns)   --->   "%lshr_ln962_40 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_41, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2275 'partselect' 'lshr_ln962_40' <Predicate = (!icmp_ln935_45)> <Delay = 0.00>
ST_10 : Operation 2276 [1/1] (0.00ns)   --->   "%tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_41, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2276 'bitselect' 'tmp_356' <Predicate = (!icmp_ln935_45)> <Delay = 0.00>
ST_10 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_42)   --->   "%zext_ln958_135 = zext i32 %lshr_ln958_21 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2277 'zext' 'zext_ln958_135' <Predicate = (icmp_ln958_21 & !icmp_ln935_21)> <Delay = 0.00>
ST_10 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_42)   --->   "%select_ln958_42 = select i1 %icmp_ln958_21, i64 %zext_ln958_135, i64 %shl_ln958_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2278 'select' 'select_ln958_42' <Predicate = (!icmp_ln935_21)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_42)   --->   "%zext_ln961_21 = zext i32 %or_ln949_21 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2279 'zext' 'zext_ln961_21' <Predicate = (!icmp_ln935_21)> <Delay = 0.00>
ST_10 : Operation 2280 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_42 = add i64 %zext_ln961_21, %select_ln958_42" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2280 'add' 'add_ln961_42' <Predicate = (!icmp_ln935_21)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2281 [1/1] (0.00ns)   --->   "%lshr_ln962_41 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_42, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2281 'partselect' 'lshr_ln962_41' <Predicate = (!icmp_ln935_21)> <Delay = 0.00>
ST_10 : Operation 2282 [1/1] (0.00ns)   --->   "%tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_42, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2282 'bitselect' 'tmp_362' <Predicate = (!icmp_ln935_21)> <Delay = 0.00>
ST_10 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_43)   --->   "%zext_ln958_137 = zext i32 %lshr_ln958_46 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2283 'zext' 'zext_ln958_137' <Predicate = (icmp_ln958_46 & !icmp_ln935_46)> <Delay = 0.00>
ST_10 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_43)   --->   "%select_ln958_43 = select i1 %icmp_ln958_46, i64 %zext_ln958_137, i64 %shl_ln958_46" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2284 'select' 'select_ln958_43' <Predicate = (!icmp_ln935_46)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_43)   --->   "%zext_ln961_46 = zext i32 %or_ln949_1_20 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2285 'zext' 'zext_ln961_46' <Predicate = (!icmp_ln935_46)> <Delay = 0.00>
ST_10 : Operation 2286 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_43 = add i64 %zext_ln961_46, %select_ln958_43" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2286 'add' 'add_ln961_43' <Predicate = (!icmp_ln935_46)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2287 [1/1] (0.00ns)   --->   "%lshr_ln962_42 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_43, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2287 'partselect' 'lshr_ln962_42' <Predicate = (!icmp_ln935_46)> <Delay = 0.00>
ST_10 : Operation 2288 [1/1] (0.00ns)   --->   "%tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_43, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2288 'bitselect' 'tmp_366' <Predicate = (!icmp_ln935_46)> <Delay = 0.00>
ST_10 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_44)   --->   "%zext_ln958_139 = zext i32 %lshr_ln958_22 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2289 'zext' 'zext_ln958_139' <Predicate = (icmp_ln958_22 & !icmp_ln935_22)> <Delay = 0.00>
ST_10 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_44)   --->   "%select_ln958_44 = select i1 %icmp_ln958_22, i64 %zext_ln958_139, i64 %shl_ln958_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2290 'select' 'select_ln958_44' <Predicate = (!icmp_ln935_22)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_44)   --->   "%zext_ln961_22 = zext i32 %or_ln949_22 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2291 'zext' 'zext_ln961_22' <Predicate = (!icmp_ln935_22)> <Delay = 0.00>
ST_10 : Operation 2292 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_44 = add i64 %zext_ln961_22, %select_ln958_44" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2292 'add' 'add_ln961_44' <Predicate = (!icmp_ln935_22)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2293 [1/1] (0.00ns)   --->   "%lshr_ln962_43 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_44, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2293 'partselect' 'lshr_ln962_43' <Predicate = (!icmp_ln935_22)> <Delay = 0.00>
ST_10 : Operation 2294 [1/1] (0.00ns)   --->   "%tmp_372 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_44, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2294 'bitselect' 'tmp_372' <Predicate = (!icmp_ln935_22)> <Delay = 0.00>
ST_10 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_45)   --->   "%zext_ln958_141 = zext i32 %lshr_ln958_47 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2295 'zext' 'zext_ln958_141' <Predicate = (icmp_ln958_47 & !icmp_ln935_47)> <Delay = 0.00>
ST_10 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_45)   --->   "%select_ln958_45 = select i1 %icmp_ln958_47, i64 %zext_ln958_141, i64 %shl_ln958_47" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2296 'select' 'select_ln958_45' <Predicate = (!icmp_ln935_47)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_45)   --->   "%zext_ln961_47 = zext i32 %or_ln949_1_21 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2297 'zext' 'zext_ln961_47' <Predicate = (!icmp_ln935_47)> <Delay = 0.00>
ST_10 : Operation 2298 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_45 = add i64 %zext_ln961_47, %select_ln958_45" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2298 'add' 'add_ln961_45' <Predicate = (!icmp_ln935_47)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2299 [1/1] (0.00ns)   --->   "%lshr_ln962_44 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_45, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2299 'partselect' 'lshr_ln962_44' <Predicate = (!icmp_ln935_47)> <Delay = 0.00>
ST_10 : Operation 2300 [1/1] (0.00ns)   --->   "%tmp_376 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_45, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2300 'bitselect' 'tmp_376' <Predicate = (!icmp_ln935_47)> <Delay = 0.00>
ST_10 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_46)   --->   "%zext_ln958_143 = zext i32 %lshr_ln958_23 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2301 'zext' 'zext_ln958_143' <Predicate = (icmp_ln958_23 & !icmp_ln935_23)> <Delay = 0.00>
ST_10 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_46)   --->   "%select_ln958_46 = select i1 %icmp_ln958_23, i64 %zext_ln958_143, i64 %shl_ln958_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2302 'select' 'select_ln958_46' <Predicate = (!icmp_ln935_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_46)   --->   "%zext_ln961_23 = zext i32 %or_ln949_23 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2303 'zext' 'zext_ln961_23' <Predicate = (!icmp_ln935_23)> <Delay = 0.00>
ST_10 : Operation 2304 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_46 = add i64 %zext_ln961_23, %select_ln958_46" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2304 'add' 'add_ln961_46' <Predicate = (!icmp_ln935_23)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2305 [1/1] (0.00ns)   --->   "%lshr_ln962_45 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_46, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2305 'partselect' 'lshr_ln962_45' <Predicate = (!icmp_ln935_23)> <Delay = 0.00>
ST_10 : Operation 2306 [1/1] (0.00ns)   --->   "%tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_46, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2306 'bitselect' 'tmp_382' <Predicate = (!icmp_ln935_23)> <Delay = 0.00>
ST_10 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_47)   --->   "%zext_ln958_145 = zext i32 %lshr_ln958_48 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2307 'zext' 'zext_ln958_145' <Predicate = (icmp_ln958_48 & !icmp_ln935_48)> <Delay = 0.00>
ST_10 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_47)   --->   "%select_ln958_47 = select i1 %icmp_ln958_48, i64 %zext_ln958_145, i64 %shl_ln958_48" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2308 'select' 'select_ln958_47' <Predicate = (!icmp_ln935_48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_47)   --->   "%zext_ln961_48 = zext i32 %or_ln949_1_22 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2309 'zext' 'zext_ln961_48' <Predicate = (!icmp_ln935_48)> <Delay = 0.00>
ST_10 : Operation 2310 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_47 = add i64 %zext_ln961_48, %select_ln958_47" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2310 'add' 'add_ln961_47' <Predicate = (!icmp_ln935_48)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2311 [1/1] (0.00ns)   --->   "%lshr_ln962_46 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_47, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2311 'partselect' 'lshr_ln962_46' <Predicate = (!icmp_ln935_48)> <Delay = 0.00>
ST_10 : Operation 2312 [1/1] (0.00ns)   --->   "%tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_47, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2312 'bitselect' 'tmp_386' <Predicate = (!icmp_ln935_48)> <Delay = 0.00>
ST_10 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_48)   --->   "%zext_ln958_147 = zext i32 %lshr_ln958_24 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2313 'zext' 'zext_ln958_147' <Predicate = (icmp_ln958_24 & !icmp_ln935_24)> <Delay = 0.00>
ST_10 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_48)   --->   "%select_ln958_48 = select i1 %icmp_ln958_24, i64 %zext_ln958_147, i64 %shl_ln958_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2314 'select' 'select_ln958_48' <Predicate = (!icmp_ln935_24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_48)   --->   "%zext_ln961_24 = zext i32 %or_ln949_24 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2315 'zext' 'zext_ln961_24' <Predicate = (!icmp_ln935_24)> <Delay = 0.00>
ST_10 : Operation 2316 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_48 = add i64 %zext_ln961_24, %select_ln958_48" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2316 'add' 'add_ln961_48' <Predicate = (!icmp_ln935_24)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2317 [1/1] (0.00ns)   --->   "%lshr_ln962_47 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_48, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2317 'partselect' 'lshr_ln962_47' <Predicate = (!icmp_ln935_24)> <Delay = 0.00>
ST_10 : Operation 2318 [1/1] (0.00ns)   --->   "%tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_48, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2318 'bitselect' 'tmp_392' <Predicate = (!icmp_ln935_24)> <Delay = 0.00>
ST_10 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_49)   --->   "%zext_ln958_149 = zext i32 %lshr_ln958_49 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2319 'zext' 'zext_ln958_149' <Predicate = (icmp_ln958_49 & !icmp_ln935_49)> <Delay = 0.00>
ST_10 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_49)   --->   "%select_ln958_49 = select i1 %icmp_ln958_49, i64 %zext_ln958_149, i64 %shl_ln958_49" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2320 'select' 'select_ln958_49' <Predicate = (!icmp_ln935_49)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_49)   --->   "%zext_ln961_49 = zext i32 %or_ln949_1_23 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2321 'zext' 'zext_ln961_49' <Predicate = (!icmp_ln935_49)> <Delay = 0.00>
ST_10 : Operation 2322 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln961_49 = add i64 %zext_ln961_49, %select_ln958_49" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2322 'add' 'add_ln961_49' <Predicate = (!icmp_ln935_49)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2323 [1/1] (0.00ns)   --->   "%lshr_ln962_48 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961_49, i32 1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2323 'partselect' 'lshr_ln962_48' <Predicate = (!icmp_ln935_49)> <Delay = 0.00>
ST_10 : Operation 2324 [1/1] (0.00ns)   --->   "%tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961_49, i32 25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2324 'bitselect' 'tmp_396' <Predicate = (!icmp_ln935_49)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.69>
ST_11 : Operation 2325 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2325 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 2326 [3/3] (3.69ns)   --->   "%tmp_42 = fpext float %bitcast_ln739 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2326 'fpext' 'tmp_42' <Predicate = (!icmp_ln935)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 2327 [1/1] (0.00ns)   --->   "%bitcast_ln739_1 = bitcast i32 %trunc_ln738_1 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2327 'bitcast' 'bitcast_ln739_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_11 : Operation 2328 [3/3] (3.69ns)   --->   "%tmp_44 = fpext float %bitcast_ln739_1 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2328 'fpext' 'tmp_44' <Predicate = (!icmp_ln935_1)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 2329 [1/1] (1.24ns)   --->   "%select_ln964_2 = select i1 %tmp_162, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2329 'select' 'select_ln964_2' <Predicate = (!icmp_ln935_25)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2330 [1/1] (1.24ns)   --->   "%select_ln964_3 = select i1 %tmp_166, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2330 'select' 'select_ln964_3' <Predicate = (!icmp_ln935_26)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2331 [1/1] (1.24ns)   --->   "%select_ln964_4 = select i1 %tmp_172, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2331 'select' 'select_ln964_4' <Predicate = (!icmp_ln935_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2332 [1/1] (1.24ns)   --->   "%select_ln964_5 = select i1 %tmp_176, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2332 'select' 'select_ln964_5' <Predicate = (!icmp_ln935_27)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2333 [1/1] (1.24ns)   --->   "%select_ln964_6 = select i1 %tmp_182, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2333 'select' 'select_ln964_6' <Predicate = (!icmp_ln935_3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2334 [1/1] (1.24ns)   --->   "%select_ln964_7 = select i1 %tmp_186, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2334 'select' 'select_ln964_7' <Predicate = (!icmp_ln935_28)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2335 [1/1] (1.24ns)   --->   "%select_ln964_8 = select i1 %tmp_192, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2335 'select' 'select_ln964_8' <Predicate = (!icmp_ln935_4)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2336 [1/1] (1.24ns)   --->   "%select_ln964_9 = select i1 %tmp_196, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2336 'select' 'select_ln964_9' <Predicate = (!icmp_ln935_29)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2337 [1/1] (1.24ns)   --->   "%select_ln964_10 = select i1 %tmp_202, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2337 'select' 'select_ln964_10' <Predicate = (!icmp_ln935_5)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2338 [1/1] (1.24ns)   --->   "%select_ln964_11 = select i1 %tmp_206, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2338 'select' 'select_ln964_11' <Predicate = (!icmp_ln935_30)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2339 [1/1] (1.24ns)   --->   "%select_ln964_12 = select i1 %tmp_212, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2339 'select' 'select_ln964_12' <Predicate = (!icmp_ln935_6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2340 [1/1] (1.24ns)   --->   "%select_ln964_13 = select i1 %tmp_216, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2340 'select' 'select_ln964_13' <Predicate = (!icmp_ln935_31)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2341 [1/1] (1.24ns)   --->   "%select_ln964_14 = select i1 %tmp_222, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2341 'select' 'select_ln964_14' <Predicate = (!icmp_ln935_7)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2342 [1/1] (1.24ns)   --->   "%select_ln964_15 = select i1 %tmp_226, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2342 'select' 'select_ln964_15' <Predicate = (!icmp_ln935_32)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2343 [1/1] (1.24ns)   --->   "%select_ln964_16 = select i1 %tmp_232, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2343 'select' 'select_ln964_16' <Predicate = (!icmp_ln935_8)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2344 [1/1] (1.24ns)   --->   "%select_ln964_17 = select i1 %tmp_236, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2344 'select' 'select_ln964_17' <Predicate = (!icmp_ln935_33)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2345 [1/1] (1.24ns)   --->   "%select_ln964_18 = select i1 %tmp_242, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2345 'select' 'select_ln964_18' <Predicate = (!icmp_ln935_9)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2346 [1/1] (1.24ns)   --->   "%select_ln964_19 = select i1 %tmp_246, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2346 'select' 'select_ln964_19' <Predicate = (!icmp_ln935_34)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2347 [1/1] (1.24ns)   --->   "%select_ln964_20 = select i1 %tmp_252, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2347 'select' 'select_ln964_20' <Predicate = (!icmp_ln935_10)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2348 [1/1] (1.24ns)   --->   "%select_ln964_21 = select i1 %tmp_256, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2348 'select' 'select_ln964_21' <Predicate = (!icmp_ln935_35)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2349 [1/1] (1.24ns)   --->   "%select_ln964_22 = select i1 %tmp_262, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2349 'select' 'select_ln964_22' <Predicate = (!icmp_ln935_11)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2350 [1/1] (1.24ns)   --->   "%select_ln964_23 = select i1 %tmp_266, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2350 'select' 'select_ln964_23' <Predicate = (!icmp_ln935_36)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2351 [1/1] (1.24ns)   --->   "%select_ln964_24 = select i1 %tmp_272, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2351 'select' 'select_ln964_24' <Predicate = (!icmp_ln935_12)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2352 [1/1] (1.24ns)   --->   "%select_ln964_25 = select i1 %tmp_276, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2352 'select' 'select_ln964_25' <Predicate = (!icmp_ln935_37)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2353 [1/1] (1.24ns)   --->   "%select_ln964_26 = select i1 %tmp_282, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2353 'select' 'select_ln964_26' <Predicate = (!icmp_ln935_13)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2354 [1/1] (1.24ns)   --->   "%select_ln964_27 = select i1 %tmp_286, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2354 'select' 'select_ln964_27' <Predicate = (!icmp_ln935_38)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2355 [1/1] (1.24ns)   --->   "%select_ln964_28 = select i1 %tmp_292, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2355 'select' 'select_ln964_28' <Predicate = (!icmp_ln935_14)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2356 [1/1] (1.24ns)   --->   "%select_ln964_29 = select i1 %tmp_296, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2356 'select' 'select_ln964_29' <Predicate = (!icmp_ln935_39)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2357 [1/1] (1.24ns)   --->   "%select_ln964_30 = select i1 %tmp_302, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2357 'select' 'select_ln964_30' <Predicate = (!icmp_ln935_15)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2358 [1/1] (1.24ns)   --->   "%select_ln964_31 = select i1 %tmp_306, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2358 'select' 'select_ln964_31' <Predicate = (!icmp_ln935_40)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2359 [1/1] (1.24ns)   --->   "%select_ln964_32 = select i1 %tmp_312, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2359 'select' 'select_ln964_32' <Predicate = (!icmp_ln935_16)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2360 [1/1] (1.24ns)   --->   "%select_ln964_33 = select i1 %tmp_316, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2360 'select' 'select_ln964_33' <Predicate = (!icmp_ln935_41)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2361 [1/1] (1.24ns)   --->   "%select_ln964_34 = select i1 %tmp_322, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2361 'select' 'select_ln964_34' <Predicate = (!icmp_ln935_17)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2362 [1/1] (1.24ns)   --->   "%select_ln964_35 = select i1 %tmp_326, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2362 'select' 'select_ln964_35' <Predicate = (!icmp_ln935_42)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2363 [1/1] (1.24ns)   --->   "%select_ln964_36 = select i1 %tmp_332, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2363 'select' 'select_ln964_36' <Predicate = (!icmp_ln935_18)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2364 [1/1] (1.24ns)   --->   "%select_ln964_37 = select i1 %tmp_336, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2364 'select' 'select_ln964_37' <Predicate = (!icmp_ln935_43)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2365 [1/1] (1.24ns)   --->   "%select_ln964_38 = select i1 %tmp_342, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2365 'select' 'select_ln964_38' <Predicate = (!icmp_ln935_19)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2366 [1/1] (1.24ns)   --->   "%select_ln964_39 = select i1 %tmp_346, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2366 'select' 'select_ln964_39' <Predicate = (!icmp_ln935_44)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2367 [1/1] (1.24ns)   --->   "%select_ln964_40 = select i1 %tmp_352, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2367 'select' 'select_ln964_40' <Predicate = (!icmp_ln935_20)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2368 [1/1] (1.24ns)   --->   "%select_ln964_41 = select i1 %tmp_356, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2368 'select' 'select_ln964_41' <Predicate = (!icmp_ln935_45)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2369 [1/1] (1.24ns)   --->   "%select_ln964_42 = select i1 %tmp_362, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2369 'select' 'select_ln964_42' <Predicate = (!icmp_ln935_21)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2370 [1/1] (1.24ns)   --->   "%select_ln964_43 = select i1 %tmp_366, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2370 'select' 'select_ln964_43' <Predicate = (!icmp_ln935_46)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2371 [1/1] (1.24ns)   --->   "%select_ln964_44 = select i1 %tmp_372, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2371 'select' 'select_ln964_44' <Predicate = (!icmp_ln935_22)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2372 [1/1] (1.24ns)   --->   "%select_ln964_45 = select i1 %tmp_376, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2372 'select' 'select_ln964_45' <Predicate = (!icmp_ln935_47)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2373 [1/1] (1.24ns)   --->   "%select_ln964_46 = select i1 %tmp_382, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2373 'select' 'select_ln964_46' <Predicate = (!icmp_ln935_23)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2374 [1/1] (1.24ns)   --->   "%select_ln964_47 = select i1 %tmp_386, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2374 'select' 'select_ln964_47' <Predicate = (!icmp_ln935_48)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2375 [1/1] (1.24ns)   --->   "%select_ln964_48 = select i1 %tmp_392, i8 127, i8 126" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2375 'select' 'select_ln964_48' <Predicate = (!icmp_ln935_24)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2376 [1/1] (1.24ns)   --->   "%select_ln964_49 = select i1 %tmp_396, i8 -128, i8 127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2376 'select' 'select_ln964_49' <Predicate = (!icmp_ln935_49)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.69>
ST_12 : Operation 2377 [2/3] (3.69ns)   --->   "%tmp_42 = fpext float %bitcast_ln739 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2377 'fpext' 'tmp_42' <Predicate = (!icmp_ln935)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 2378 [2/3] (3.69ns)   --->   "%tmp_44 = fpext float %bitcast_ln739_1 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2378 'fpext' 'tmp_44' <Predicate = (!icmp_ln935_1)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 2379 [1/1] (0.00ns)   --->   "%zext_ln962_2 = zext i63 %lshr_ln962_2 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2379 'zext' 'zext_ln962_2' <Predicate = (!icmp_ln935_25)> <Delay = 0.00>
ST_12 : Operation 2380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_2 = sub i8 8, %trunc_ln943_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2380 'sub' 'sub_ln964_2' <Predicate = (!icmp_ln935_25)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2381 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_2 = add i8 %sub_ln964_2, %select_ln964_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2381 'add' 'add_ln964_2' <Predicate = (!icmp_ln935_25)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2382 [1/1] (0.00ns)   --->   "%tmp_27 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_159, i8 %add_ln964_2)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2382 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln935_25)> <Delay = 0.00>
ST_12 : Operation 2383 [1/1] (0.00ns)   --->   "%p_Result_120_1 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_2, i9 %tmp_27, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2383 'partset' 'p_Result_120_1' <Predicate = (!icmp_ln935_25)> <Delay = 0.00>
ST_12 : Operation 2384 [1/1] (0.00ns)   --->   "%trunc_ln738_2 = trunc i64 %p_Result_120_1 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2384 'trunc' 'trunc_ln738_2' <Predicate = (!icmp_ln935_25)> <Delay = 0.00>
ST_12 : Operation 2385 [1/1] (0.00ns)   --->   "%zext_ln962_3 = zext i63 %lshr_ln962_3 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2385 'zext' 'zext_ln962_3' <Predicate = (!icmp_ln935_26)> <Delay = 0.00>
ST_12 : Operation 2386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_3 = sub i8 -2, %trunc_ln943_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2386 'sub' 'sub_ln964_3' <Predicate = (!icmp_ln935_26)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2387 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_3 = add i8 %sub_ln964_3, %select_ln964_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2387 'add' 'add_ln964_3' <Predicate = (!icmp_ln935_26)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2388 [1/1] (0.00ns)   --->   "%tmp_28 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_163, i8 %add_ln964_3)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2388 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln935_26)> <Delay = 0.00>
ST_12 : Operation 2389 [1/1] (0.00ns)   --->   "%p_Result_124_1 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_3, i9 %tmp_28, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2389 'partset' 'p_Result_124_1' <Predicate = (!icmp_ln935_26)> <Delay = 0.00>
ST_12 : Operation 2390 [1/1] (0.00ns)   --->   "%trunc_ln738_3 = trunc i64 %p_Result_124_1 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2390 'trunc' 'trunc_ln738_3' <Predicate = (!icmp_ln935_26)> <Delay = 0.00>
ST_12 : Operation 2391 [1/1] (0.00ns)   --->   "%zext_ln962_4 = zext i63 %lshr_ln962_4 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2391 'zext' 'zext_ln962_4' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_12 : Operation 2392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_4 = sub i8 8, %trunc_ln943_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2392 'sub' 'sub_ln964_4' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2393 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_4 = add i8 %sub_ln964_4, %select_ln964_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2393 'add' 'add_ln964_4' <Predicate = (!icmp_ln935_2)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2394 [1/1] (0.00ns)   --->   "%tmp_30 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_169, i8 %add_ln964_4)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2394 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_12 : Operation 2395 [1/1] (0.00ns)   --->   "%p_Result_120_2 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_4, i9 %tmp_30, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2395 'partset' 'p_Result_120_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_12 : Operation 2396 [1/1] (0.00ns)   --->   "%trunc_ln738_4 = trunc i64 %p_Result_120_2 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2396 'trunc' 'trunc_ln738_4' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_12 : Operation 2397 [1/1] (0.00ns)   --->   "%zext_ln962_5 = zext i63 %lshr_ln962_5 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2397 'zext' 'zext_ln962_5' <Predicate = (!icmp_ln935_27)> <Delay = 0.00>
ST_12 : Operation 2398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_5 = sub i8 -2, %trunc_ln943_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2398 'sub' 'sub_ln964_5' <Predicate = (!icmp_ln935_27)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2399 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_5 = add i8 %sub_ln964_5, %select_ln964_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2399 'add' 'add_ln964_5' <Predicate = (!icmp_ln935_27)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2400 [1/1] (0.00ns)   --->   "%tmp_31 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_173, i8 %add_ln964_5)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2400 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln935_27)> <Delay = 0.00>
ST_12 : Operation 2401 [1/1] (0.00ns)   --->   "%p_Result_124_2 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_5, i9 %tmp_31, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2401 'partset' 'p_Result_124_2' <Predicate = (!icmp_ln935_27)> <Delay = 0.00>
ST_12 : Operation 2402 [1/1] (0.00ns)   --->   "%trunc_ln738_5 = trunc i64 %p_Result_124_2 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2402 'trunc' 'trunc_ln738_5' <Predicate = (!icmp_ln935_27)> <Delay = 0.00>
ST_12 : Operation 2403 [1/1] (0.00ns)   --->   "%zext_ln962_6 = zext i63 %lshr_ln962_6 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2403 'zext' 'zext_ln962_6' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_12 : Operation 2404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_6 = sub i8 8, %trunc_ln943_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2404 'sub' 'sub_ln964_6' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2405 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_6 = add i8 %sub_ln964_6, %select_ln964_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2405 'add' 'add_ln964_6' <Predicate = (!icmp_ln935_3)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2406 [1/1] (0.00ns)   --->   "%tmp_33 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_179, i8 %add_ln964_6)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2406 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_12 : Operation 2407 [1/1] (0.00ns)   --->   "%p_Result_120_3 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_6, i9 %tmp_33, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2407 'partset' 'p_Result_120_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_12 : Operation 2408 [1/1] (0.00ns)   --->   "%trunc_ln738_6 = trunc i64 %p_Result_120_3 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2408 'trunc' 'trunc_ln738_6' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_12 : Operation 2409 [1/1] (0.00ns)   --->   "%zext_ln962_7 = zext i63 %lshr_ln962_7 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2409 'zext' 'zext_ln962_7' <Predicate = (!icmp_ln935_28)> <Delay = 0.00>
ST_12 : Operation 2410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_7 = sub i8 -2, %trunc_ln943_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2410 'sub' 'sub_ln964_7' <Predicate = (!icmp_ln935_28)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2411 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_7 = add i8 %sub_ln964_7, %select_ln964_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2411 'add' 'add_ln964_7' <Predicate = (!icmp_ln935_28)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2412 [1/1] (0.00ns)   --->   "%tmp_34 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_183, i8 %add_ln964_7)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2412 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln935_28)> <Delay = 0.00>
ST_12 : Operation 2413 [1/1] (0.00ns)   --->   "%p_Result_124_3 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_7, i9 %tmp_34, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2413 'partset' 'p_Result_124_3' <Predicate = (!icmp_ln935_28)> <Delay = 0.00>
ST_12 : Operation 2414 [1/1] (0.00ns)   --->   "%trunc_ln738_7 = trunc i64 %p_Result_124_3 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2414 'trunc' 'trunc_ln738_7' <Predicate = (!icmp_ln935_28)> <Delay = 0.00>
ST_12 : Operation 2415 [1/1] (0.00ns)   --->   "%zext_ln962_8 = zext i63 %lshr_ln962_8 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2415 'zext' 'zext_ln962_8' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_12 : Operation 2416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_8 = sub i8 8, %trunc_ln943_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2416 'sub' 'sub_ln964_8' <Predicate = (!icmp_ln935_4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2417 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_8 = add i8 %sub_ln964_8, %select_ln964_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2417 'add' 'add_ln964_8' <Predicate = (!icmp_ln935_4)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2418 [1/1] (0.00ns)   --->   "%tmp_36 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_189, i8 %add_ln964_8)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2418 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_12 : Operation 2419 [1/1] (0.00ns)   --->   "%p_Result_120_4 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_8, i9 %tmp_36, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2419 'partset' 'p_Result_120_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_12 : Operation 2420 [1/1] (0.00ns)   --->   "%trunc_ln738_8 = trunc i64 %p_Result_120_4 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2420 'trunc' 'trunc_ln738_8' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_12 : Operation 2421 [1/1] (0.00ns)   --->   "%zext_ln962_9 = zext i63 %lshr_ln962_9 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2421 'zext' 'zext_ln962_9' <Predicate = (!icmp_ln935_29)> <Delay = 0.00>
ST_12 : Operation 2422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_9 = sub i8 -2, %trunc_ln943_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2422 'sub' 'sub_ln964_9' <Predicate = (!icmp_ln935_29)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2423 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_9 = add i8 %sub_ln964_9, %select_ln964_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2423 'add' 'add_ln964_9' <Predicate = (!icmp_ln935_29)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2424 [1/1] (0.00ns)   --->   "%tmp_37 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_193, i8 %add_ln964_9)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2424 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln935_29)> <Delay = 0.00>
ST_12 : Operation 2425 [1/1] (0.00ns)   --->   "%p_Result_124_4 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_9, i9 %tmp_37, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2425 'partset' 'p_Result_124_4' <Predicate = (!icmp_ln935_29)> <Delay = 0.00>
ST_12 : Operation 2426 [1/1] (0.00ns)   --->   "%trunc_ln738_9 = trunc i64 %p_Result_124_4 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2426 'trunc' 'trunc_ln738_9' <Predicate = (!icmp_ln935_29)> <Delay = 0.00>
ST_12 : Operation 2427 [1/1] (0.00ns)   --->   "%zext_ln962_10 = zext i63 %lshr_ln962_s to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2427 'zext' 'zext_ln962_10' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_12 : Operation 2428 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_10 = sub i8 8, %trunc_ln943_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2428 'sub' 'sub_ln964_10' <Predicate = (!icmp_ln935_5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2429 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_10 = add i8 %sub_ln964_10, %select_ln964_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2429 'add' 'add_ln964_10' <Predicate = (!icmp_ln935_5)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2430 [1/1] (0.00ns)   --->   "%tmp_39 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_199, i8 %add_ln964_10)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2430 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_12 : Operation 2431 [1/1] (0.00ns)   --->   "%p_Result_120_5 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_10, i9 %tmp_39, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2431 'partset' 'p_Result_120_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_12 : Operation 2432 [1/1] (0.00ns)   --->   "%trunc_ln738_10 = trunc i64 %p_Result_120_5 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2432 'trunc' 'trunc_ln738_10' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_12 : Operation 2433 [1/1] (0.00ns)   --->   "%zext_ln962_11 = zext i63 %lshr_ln962_10 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2433 'zext' 'zext_ln962_11' <Predicate = (!icmp_ln935_30)> <Delay = 0.00>
ST_12 : Operation 2434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_11 = sub i8 -2, %trunc_ln943_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2434 'sub' 'sub_ln964_11' <Predicate = (!icmp_ln935_30)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2435 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_11 = add i8 %sub_ln964_11, %select_ln964_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2435 'add' 'add_ln964_11' <Predicate = (!icmp_ln935_30)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2436 [1/1] (0.00ns)   --->   "%tmp_40 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_203, i8 %add_ln964_11)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2436 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln935_30)> <Delay = 0.00>
ST_12 : Operation 2437 [1/1] (0.00ns)   --->   "%p_Result_124_5 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_11, i9 %tmp_40, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2437 'partset' 'p_Result_124_5' <Predicate = (!icmp_ln935_30)> <Delay = 0.00>
ST_12 : Operation 2438 [1/1] (0.00ns)   --->   "%trunc_ln738_11 = trunc i64 %p_Result_124_5 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2438 'trunc' 'trunc_ln738_11' <Predicate = (!icmp_ln935_30)> <Delay = 0.00>
ST_12 : Operation 2439 [1/1] (0.00ns)   --->   "%zext_ln962_12 = zext i63 %lshr_ln962_11 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2439 'zext' 'zext_ln962_12' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_12 : Operation 2440 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_12 = sub i8 8, %trunc_ln943_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2440 'sub' 'sub_ln964_12' <Predicate = (!icmp_ln935_6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2441 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_12 = add i8 %sub_ln964_12, %select_ln964_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2441 'add' 'add_ln964_12' <Predicate = (!icmp_ln935_6)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2442 [1/1] (0.00ns)   --->   "%tmp_43 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_209, i8 %add_ln964_12)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2442 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_12 : Operation 2443 [1/1] (0.00ns)   --->   "%p_Result_120_6 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_12, i9 %tmp_43, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2443 'partset' 'p_Result_120_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_12 : Operation 2444 [1/1] (0.00ns)   --->   "%trunc_ln738_12 = trunc i64 %p_Result_120_6 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2444 'trunc' 'trunc_ln738_12' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_12 : Operation 2445 [1/1] (0.00ns)   --->   "%zext_ln962_13 = zext i63 %lshr_ln962_12 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2445 'zext' 'zext_ln962_13' <Predicate = (!icmp_ln935_31)> <Delay = 0.00>
ST_12 : Operation 2446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_13 = sub i8 -2, %trunc_ln943_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2446 'sub' 'sub_ln964_13' <Predicate = (!icmp_ln935_31)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2447 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_13 = add i8 %sub_ln964_13, %select_ln964_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2447 'add' 'add_ln964_13' <Predicate = (!icmp_ln935_31)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2448 [1/1] (0.00ns)   --->   "%tmp_45 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_213, i8 %add_ln964_13)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2448 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln935_31)> <Delay = 0.00>
ST_12 : Operation 2449 [1/1] (0.00ns)   --->   "%p_Result_124_6 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_13, i9 %tmp_45, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2449 'partset' 'p_Result_124_6' <Predicate = (!icmp_ln935_31)> <Delay = 0.00>
ST_12 : Operation 2450 [1/1] (0.00ns)   --->   "%trunc_ln738_13 = trunc i64 %p_Result_124_6 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2450 'trunc' 'trunc_ln738_13' <Predicate = (!icmp_ln935_31)> <Delay = 0.00>
ST_12 : Operation 2451 [1/1] (0.00ns)   --->   "%zext_ln962_14 = zext i63 %lshr_ln962_13 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2451 'zext' 'zext_ln962_14' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_12 : Operation 2452 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_14 = sub i8 8, %trunc_ln943_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2452 'sub' 'sub_ln964_14' <Predicate = (!icmp_ln935_7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2453 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_14 = add i8 %sub_ln964_14, %select_ln964_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2453 'add' 'add_ln964_14' <Predicate = (!icmp_ln935_7)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2454 [1/1] (0.00ns)   --->   "%tmp_48 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_219, i8 %add_ln964_14)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2454 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_12 : Operation 2455 [1/1] (0.00ns)   --->   "%p_Result_120_7 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_14, i9 %tmp_48, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2455 'partset' 'p_Result_120_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_12 : Operation 2456 [1/1] (0.00ns)   --->   "%trunc_ln738_14 = trunc i64 %p_Result_120_7 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2456 'trunc' 'trunc_ln738_14' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_12 : Operation 2457 [1/1] (0.00ns)   --->   "%zext_ln962_15 = zext i63 %lshr_ln962_14 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2457 'zext' 'zext_ln962_15' <Predicate = (!icmp_ln935_32)> <Delay = 0.00>
ST_12 : Operation 2458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_15 = sub i8 -2, %trunc_ln943_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2458 'sub' 'sub_ln964_15' <Predicate = (!icmp_ln935_32)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2459 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_15 = add i8 %sub_ln964_15, %select_ln964_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2459 'add' 'add_ln964_15' <Predicate = (!icmp_ln935_32)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2460 [1/1] (0.00ns)   --->   "%tmp_50 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_223, i8 %add_ln964_15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2460 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln935_32)> <Delay = 0.00>
ST_12 : Operation 2461 [1/1] (0.00ns)   --->   "%p_Result_124_7 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_15, i9 %tmp_50, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2461 'partset' 'p_Result_124_7' <Predicate = (!icmp_ln935_32)> <Delay = 0.00>
ST_12 : Operation 2462 [1/1] (0.00ns)   --->   "%trunc_ln738_15 = trunc i64 %p_Result_124_7 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2462 'trunc' 'trunc_ln738_15' <Predicate = (!icmp_ln935_32)> <Delay = 0.00>
ST_12 : Operation 2463 [1/1] (0.00ns)   --->   "%zext_ln962_16 = zext i63 %lshr_ln962_15 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2463 'zext' 'zext_ln962_16' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_12 : Operation 2464 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_16 = sub i8 8, %trunc_ln943_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2464 'sub' 'sub_ln964_16' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2465 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_16 = add i8 %sub_ln964_16, %select_ln964_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2465 'add' 'add_ln964_16' <Predicate = (!icmp_ln935_8)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2466 [1/1] (0.00ns)   --->   "%tmp_53 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_229, i8 %add_ln964_16)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2466 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_12 : Operation 2467 [1/1] (0.00ns)   --->   "%p_Result_120_8 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_16, i9 %tmp_53, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2467 'partset' 'p_Result_120_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_12 : Operation 2468 [1/1] (0.00ns)   --->   "%trunc_ln738_16 = trunc i64 %p_Result_120_8 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2468 'trunc' 'trunc_ln738_16' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_12 : Operation 2469 [1/1] (0.00ns)   --->   "%zext_ln962_17 = zext i63 %lshr_ln962_16 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2469 'zext' 'zext_ln962_17' <Predicate = (!icmp_ln935_33)> <Delay = 0.00>
ST_12 : Operation 2470 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_17 = sub i8 -2, %trunc_ln943_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2470 'sub' 'sub_ln964_17' <Predicate = (!icmp_ln935_33)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2471 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_17 = add i8 %sub_ln964_17, %select_ln964_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2471 'add' 'add_ln964_17' <Predicate = (!icmp_ln935_33)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2472 [1/1] (0.00ns)   --->   "%tmp_55 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_233, i8 %add_ln964_17)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2472 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln935_33)> <Delay = 0.00>
ST_12 : Operation 2473 [1/1] (0.00ns)   --->   "%p_Result_124_8 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_17, i9 %tmp_55, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2473 'partset' 'p_Result_124_8' <Predicate = (!icmp_ln935_33)> <Delay = 0.00>
ST_12 : Operation 2474 [1/1] (0.00ns)   --->   "%trunc_ln738_17 = trunc i64 %p_Result_124_8 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2474 'trunc' 'trunc_ln738_17' <Predicate = (!icmp_ln935_33)> <Delay = 0.00>
ST_12 : Operation 2475 [1/1] (0.00ns)   --->   "%zext_ln962_18 = zext i63 %lshr_ln962_17 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2475 'zext' 'zext_ln962_18' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_12 : Operation 2476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_18 = sub i8 8, %trunc_ln943_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2476 'sub' 'sub_ln964_18' <Predicate = (!icmp_ln935_9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2477 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_18 = add i8 %sub_ln964_18, %select_ln964_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2477 'add' 'add_ln964_18' <Predicate = (!icmp_ln935_9)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2478 [1/1] (0.00ns)   --->   "%tmp_58 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_239, i8 %add_ln964_18)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2478 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_12 : Operation 2479 [1/1] (0.00ns)   --->   "%p_Result_120_9 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_18, i9 %tmp_58, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2479 'partset' 'p_Result_120_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_12 : Operation 2480 [1/1] (0.00ns)   --->   "%trunc_ln738_18 = trunc i64 %p_Result_120_9 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2480 'trunc' 'trunc_ln738_18' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_12 : Operation 2481 [1/1] (0.00ns)   --->   "%zext_ln962_19 = zext i63 %lshr_ln962_18 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2481 'zext' 'zext_ln962_19' <Predicate = (!icmp_ln935_34)> <Delay = 0.00>
ST_12 : Operation 2482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_19 = sub i8 -2, %trunc_ln943_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2482 'sub' 'sub_ln964_19' <Predicate = (!icmp_ln935_34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2483 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_19 = add i8 %sub_ln964_19, %select_ln964_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2483 'add' 'add_ln964_19' <Predicate = (!icmp_ln935_34)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2484 [1/1] (0.00ns)   --->   "%tmp_60 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_243, i8 %add_ln964_19)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2484 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln935_34)> <Delay = 0.00>
ST_12 : Operation 2485 [1/1] (0.00ns)   --->   "%p_Result_124_9 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_19, i9 %tmp_60, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2485 'partset' 'p_Result_124_9' <Predicate = (!icmp_ln935_34)> <Delay = 0.00>
ST_12 : Operation 2486 [1/1] (0.00ns)   --->   "%trunc_ln738_19 = trunc i64 %p_Result_124_9 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2486 'trunc' 'trunc_ln738_19' <Predicate = (!icmp_ln935_34)> <Delay = 0.00>
ST_12 : Operation 2487 [1/1] (0.00ns)   --->   "%zext_ln962_20 = zext i63 %lshr_ln962_19 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2487 'zext' 'zext_ln962_20' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_12 : Operation 2488 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_20 = sub i8 8, %trunc_ln943_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2488 'sub' 'sub_ln964_20' <Predicate = (!icmp_ln935_10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2489 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_20 = add i8 %sub_ln964_20, %select_ln964_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2489 'add' 'add_ln964_20' <Predicate = (!icmp_ln935_10)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2490 [1/1] (0.00ns)   --->   "%tmp_63 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_249, i8 %add_ln964_20)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2490 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_12 : Operation 2491 [1/1] (0.00ns)   --->   "%p_Result_120_s = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_20, i9 %tmp_63, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2491 'partset' 'p_Result_120_s' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_12 : Operation 2492 [1/1] (0.00ns)   --->   "%trunc_ln738_20 = trunc i64 %p_Result_120_s to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2492 'trunc' 'trunc_ln738_20' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_12 : Operation 2493 [1/1] (0.00ns)   --->   "%zext_ln962_21 = zext i63 %lshr_ln962_20 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2493 'zext' 'zext_ln962_21' <Predicate = (!icmp_ln935_35)> <Delay = 0.00>
ST_12 : Operation 2494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_21 = sub i8 -2, %trunc_ln943_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2494 'sub' 'sub_ln964_21' <Predicate = (!icmp_ln935_35)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2495 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_21 = add i8 %sub_ln964_21, %select_ln964_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2495 'add' 'add_ln964_21' <Predicate = (!icmp_ln935_35)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2496 [1/1] (0.00ns)   --->   "%tmp_65 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_253, i8 %add_ln964_21)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2496 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln935_35)> <Delay = 0.00>
ST_12 : Operation 2497 [1/1] (0.00ns)   --->   "%p_Result_124_s = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_21, i9 %tmp_65, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2497 'partset' 'p_Result_124_s' <Predicate = (!icmp_ln935_35)> <Delay = 0.00>
ST_12 : Operation 2498 [1/1] (0.00ns)   --->   "%trunc_ln738_21 = trunc i64 %p_Result_124_s to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2498 'trunc' 'trunc_ln738_21' <Predicate = (!icmp_ln935_35)> <Delay = 0.00>
ST_12 : Operation 2499 [1/1] (0.00ns)   --->   "%zext_ln962_22 = zext i63 %lshr_ln962_21 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2499 'zext' 'zext_ln962_22' <Predicate = (!icmp_ln935_11)> <Delay = 0.00>
ST_12 : Operation 2500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_22 = sub i8 8, %trunc_ln943_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2500 'sub' 'sub_ln964_22' <Predicate = (!icmp_ln935_11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2501 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_22 = add i8 %sub_ln964_22, %select_ln964_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2501 'add' 'add_ln964_22' <Predicate = (!icmp_ln935_11)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2502 [1/1] (0.00ns)   --->   "%tmp_68 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_259, i8 %add_ln964_22)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2502 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln935_11)> <Delay = 0.00>
ST_12 : Operation 2503 [1/1] (0.00ns)   --->   "%p_Result_120_10 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_22, i9 %tmp_68, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2503 'partset' 'p_Result_120_10' <Predicate = (!icmp_ln935_11)> <Delay = 0.00>
ST_12 : Operation 2504 [1/1] (0.00ns)   --->   "%trunc_ln738_22 = trunc i64 %p_Result_120_10 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2504 'trunc' 'trunc_ln738_22' <Predicate = (!icmp_ln935_11)> <Delay = 0.00>
ST_12 : Operation 2505 [1/1] (0.00ns)   --->   "%zext_ln962_23 = zext i63 %lshr_ln962_22 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2505 'zext' 'zext_ln962_23' <Predicate = (!icmp_ln935_36)> <Delay = 0.00>
ST_12 : Operation 2506 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_23 = sub i8 -2, %trunc_ln943_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2506 'sub' 'sub_ln964_23' <Predicate = (!icmp_ln935_36)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2507 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_23 = add i8 %sub_ln964_23, %select_ln964_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2507 'add' 'add_ln964_23' <Predicate = (!icmp_ln935_36)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2508 [1/1] (0.00ns)   --->   "%tmp_70 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_263, i8 %add_ln964_23)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2508 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln935_36)> <Delay = 0.00>
ST_12 : Operation 2509 [1/1] (0.00ns)   --->   "%p_Result_124_10 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_23, i9 %tmp_70, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2509 'partset' 'p_Result_124_10' <Predicate = (!icmp_ln935_36)> <Delay = 0.00>
ST_12 : Operation 2510 [1/1] (0.00ns)   --->   "%trunc_ln738_23 = trunc i64 %p_Result_124_10 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2510 'trunc' 'trunc_ln738_23' <Predicate = (!icmp_ln935_36)> <Delay = 0.00>
ST_12 : Operation 2511 [1/1] (0.00ns)   --->   "%zext_ln962_24 = zext i63 %lshr_ln962_23 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2511 'zext' 'zext_ln962_24' <Predicate = (!icmp_ln935_12)> <Delay = 0.00>
ST_12 : Operation 2512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_24 = sub i8 8, %trunc_ln943_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2512 'sub' 'sub_ln964_24' <Predicate = (!icmp_ln935_12)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2513 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_24 = add i8 %sub_ln964_24, %select_ln964_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2513 'add' 'add_ln964_24' <Predicate = (!icmp_ln935_12)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2514 [1/1] (0.00ns)   --->   "%tmp_73 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_269, i8 %add_ln964_24)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2514 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln935_12)> <Delay = 0.00>
ST_12 : Operation 2515 [1/1] (0.00ns)   --->   "%p_Result_120_11 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_24, i9 %tmp_73, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2515 'partset' 'p_Result_120_11' <Predicate = (!icmp_ln935_12)> <Delay = 0.00>
ST_12 : Operation 2516 [1/1] (0.00ns)   --->   "%trunc_ln738_24 = trunc i64 %p_Result_120_11 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2516 'trunc' 'trunc_ln738_24' <Predicate = (!icmp_ln935_12)> <Delay = 0.00>
ST_12 : Operation 2517 [1/1] (0.00ns)   --->   "%zext_ln962_25 = zext i63 %lshr_ln962_24 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2517 'zext' 'zext_ln962_25' <Predicate = (!icmp_ln935_37)> <Delay = 0.00>
ST_12 : Operation 2518 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_25 = sub i8 -2, %trunc_ln943_25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2518 'sub' 'sub_ln964_25' <Predicate = (!icmp_ln935_37)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2519 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_25 = add i8 %sub_ln964_25, %select_ln964_25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2519 'add' 'add_ln964_25' <Predicate = (!icmp_ln935_37)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2520 [1/1] (0.00ns)   --->   "%tmp_75 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_273, i8 %add_ln964_25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2520 'bitconcatenate' 'tmp_75' <Predicate = (!icmp_ln935_37)> <Delay = 0.00>
ST_12 : Operation 2521 [1/1] (0.00ns)   --->   "%p_Result_124_11 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_25, i9 %tmp_75, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2521 'partset' 'p_Result_124_11' <Predicate = (!icmp_ln935_37)> <Delay = 0.00>
ST_12 : Operation 2522 [1/1] (0.00ns)   --->   "%trunc_ln738_25 = trunc i64 %p_Result_124_11 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2522 'trunc' 'trunc_ln738_25' <Predicate = (!icmp_ln935_37)> <Delay = 0.00>
ST_12 : Operation 2523 [1/1] (0.00ns)   --->   "%zext_ln962_26 = zext i63 %lshr_ln962_25 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2523 'zext' 'zext_ln962_26' <Predicate = (!icmp_ln935_13)> <Delay = 0.00>
ST_12 : Operation 2524 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_26 = sub i8 8, %trunc_ln943_26" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2524 'sub' 'sub_ln964_26' <Predicate = (!icmp_ln935_13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2525 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_26 = add i8 %sub_ln964_26, %select_ln964_26" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2525 'add' 'add_ln964_26' <Predicate = (!icmp_ln935_13)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2526 [1/1] (0.00ns)   --->   "%tmp_78 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_279, i8 %add_ln964_26)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2526 'bitconcatenate' 'tmp_78' <Predicate = (!icmp_ln935_13)> <Delay = 0.00>
ST_12 : Operation 2527 [1/1] (0.00ns)   --->   "%p_Result_120_12 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_26, i9 %tmp_78, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2527 'partset' 'p_Result_120_12' <Predicate = (!icmp_ln935_13)> <Delay = 0.00>
ST_12 : Operation 2528 [1/1] (0.00ns)   --->   "%trunc_ln738_26 = trunc i64 %p_Result_120_12 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2528 'trunc' 'trunc_ln738_26' <Predicate = (!icmp_ln935_13)> <Delay = 0.00>
ST_12 : Operation 2529 [1/1] (0.00ns)   --->   "%zext_ln962_27 = zext i63 %lshr_ln962_26 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2529 'zext' 'zext_ln962_27' <Predicate = (!icmp_ln935_38)> <Delay = 0.00>
ST_12 : Operation 2530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_27 = sub i8 -2, %trunc_ln943_27" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2530 'sub' 'sub_ln964_27' <Predicate = (!icmp_ln935_38)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2531 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_27 = add i8 %sub_ln964_27, %select_ln964_27" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2531 'add' 'add_ln964_27' <Predicate = (!icmp_ln935_38)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2532 [1/1] (0.00ns)   --->   "%tmp_80 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_283, i8 %add_ln964_27)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2532 'bitconcatenate' 'tmp_80' <Predicate = (!icmp_ln935_38)> <Delay = 0.00>
ST_12 : Operation 2533 [1/1] (0.00ns)   --->   "%p_Result_124_12 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_27, i9 %tmp_80, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2533 'partset' 'p_Result_124_12' <Predicate = (!icmp_ln935_38)> <Delay = 0.00>
ST_12 : Operation 2534 [1/1] (0.00ns)   --->   "%trunc_ln738_27 = trunc i64 %p_Result_124_12 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2534 'trunc' 'trunc_ln738_27' <Predicate = (!icmp_ln935_38)> <Delay = 0.00>
ST_12 : Operation 2535 [1/1] (0.00ns)   --->   "%zext_ln962_28 = zext i63 %lshr_ln962_27 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2535 'zext' 'zext_ln962_28' <Predicate = (!icmp_ln935_14)> <Delay = 0.00>
ST_12 : Operation 2536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_28 = sub i8 8, %trunc_ln943_28" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2536 'sub' 'sub_ln964_28' <Predicate = (!icmp_ln935_14)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2537 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_28 = add i8 %sub_ln964_28, %select_ln964_28" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2537 'add' 'add_ln964_28' <Predicate = (!icmp_ln935_14)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2538 [1/1] (0.00ns)   --->   "%tmp_83 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_289, i8 %add_ln964_28)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2538 'bitconcatenate' 'tmp_83' <Predicate = (!icmp_ln935_14)> <Delay = 0.00>
ST_12 : Operation 2539 [1/1] (0.00ns)   --->   "%p_Result_120_13 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_28, i9 %tmp_83, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2539 'partset' 'p_Result_120_13' <Predicate = (!icmp_ln935_14)> <Delay = 0.00>
ST_12 : Operation 2540 [1/1] (0.00ns)   --->   "%trunc_ln738_28 = trunc i64 %p_Result_120_13 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2540 'trunc' 'trunc_ln738_28' <Predicate = (!icmp_ln935_14)> <Delay = 0.00>
ST_12 : Operation 2541 [1/1] (0.00ns)   --->   "%zext_ln962_29 = zext i63 %lshr_ln962_28 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2541 'zext' 'zext_ln962_29' <Predicate = (!icmp_ln935_39)> <Delay = 0.00>
ST_12 : Operation 2542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_29 = sub i8 -2, %trunc_ln943_29" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2542 'sub' 'sub_ln964_29' <Predicate = (!icmp_ln935_39)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2543 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_29 = add i8 %sub_ln964_29, %select_ln964_29" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2543 'add' 'add_ln964_29' <Predicate = (!icmp_ln935_39)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2544 [1/1] (0.00ns)   --->   "%tmp_85 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_293, i8 %add_ln964_29)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2544 'bitconcatenate' 'tmp_85' <Predicate = (!icmp_ln935_39)> <Delay = 0.00>
ST_12 : Operation 2545 [1/1] (0.00ns)   --->   "%p_Result_124_13 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_29, i9 %tmp_85, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2545 'partset' 'p_Result_124_13' <Predicate = (!icmp_ln935_39)> <Delay = 0.00>
ST_12 : Operation 2546 [1/1] (0.00ns)   --->   "%trunc_ln738_29 = trunc i64 %p_Result_124_13 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2546 'trunc' 'trunc_ln738_29' <Predicate = (!icmp_ln935_39)> <Delay = 0.00>
ST_12 : Operation 2547 [1/1] (0.00ns)   --->   "%zext_ln962_30 = zext i63 %lshr_ln962_29 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2547 'zext' 'zext_ln962_30' <Predicate = (!icmp_ln935_15)> <Delay = 0.00>
ST_12 : Operation 2548 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_30 = sub i8 8, %trunc_ln943_30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2548 'sub' 'sub_ln964_30' <Predicate = (!icmp_ln935_15)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2549 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_30 = add i8 %sub_ln964_30, %select_ln964_30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2549 'add' 'add_ln964_30' <Predicate = (!icmp_ln935_15)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2550 [1/1] (0.00ns)   --->   "%tmp_88 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_299, i8 %add_ln964_30)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2550 'bitconcatenate' 'tmp_88' <Predicate = (!icmp_ln935_15)> <Delay = 0.00>
ST_12 : Operation 2551 [1/1] (0.00ns)   --->   "%p_Result_120_14 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_30, i9 %tmp_88, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2551 'partset' 'p_Result_120_14' <Predicate = (!icmp_ln935_15)> <Delay = 0.00>
ST_12 : Operation 2552 [1/1] (0.00ns)   --->   "%trunc_ln738_30 = trunc i64 %p_Result_120_14 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2552 'trunc' 'trunc_ln738_30' <Predicate = (!icmp_ln935_15)> <Delay = 0.00>
ST_12 : Operation 2553 [1/1] (0.00ns)   --->   "%zext_ln962_31 = zext i63 %lshr_ln962_30 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2553 'zext' 'zext_ln962_31' <Predicate = (!icmp_ln935_40)> <Delay = 0.00>
ST_12 : Operation 2554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_31 = sub i8 -2, %trunc_ln943_31" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2554 'sub' 'sub_ln964_31' <Predicate = (!icmp_ln935_40)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2555 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_31 = add i8 %sub_ln964_31, %select_ln964_31" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2555 'add' 'add_ln964_31' <Predicate = (!icmp_ln935_40)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2556 [1/1] (0.00ns)   --->   "%tmp_90 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_303, i8 %add_ln964_31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2556 'bitconcatenate' 'tmp_90' <Predicate = (!icmp_ln935_40)> <Delay = 0.00>
ST_12 : Operation 2557 [1/1] (0.00ns)   --->   "%p_Result_124_14 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_31, i9 %tmp_90, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2557 'partset' 'p_Result_124_14' <Predicate = (!icmp_ln935_40)> <Delay = 0.00>
ST_12 : Operation 2558 [1/1] (0.00ns)   --->   "%trunc_ln738_31 = trunc i64 %p_Result_124_14 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2558 'trunc' 'trunc_ln738_31' <Predicate = (!icmp_ln935_40)> <Delay = 0.00>
ST_12 : Operation 2559 [1/1] (0.00ns)   --->   "%zext_ln962_32 = zext i63 %lshr_ln962_31 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2559 'zext' 'zext_ln962_32' <Predicate = (!icmp_ln935_16)> <Delay = 0.00>
ST_12 : Operation 2560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_32 = sub i8 8, %trunc_ln943_32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2560 'sub' 'sub_ln964_32' <Predicate = (!icmp_ln935_16)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2561 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_32 = add i8 %sub_ln964_32, %select_ln964_32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2561 'add' 'add_ln964_32' <Predicate = (!icmp_ln935_16)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2562 [1/1] (0.00ns)   --->   "%tmp_93 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_309, i8 %add_ln964_32)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2562 'bitconcatenate' 'tmp_93' <Predicate = (!icmp_ln935_16)> <Delay = 0.00>
ST_12 : Operation 2563 [1/1] (0.00ns)   --->   "%p_Result_120_15 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_32, i9 %tmp_93, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2563 'partset' 'p_Result_120_15' <Predicate = (!icmp_ln935_16)> <Delay = 0.00>
ST_12 : Operation 2564 [1/1] (0.00ns)   --->   "%trunc_ln738_32 = trunc i64 %p_Result_120_15 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2564 'trunc' 'trunc_ln738_32' <Predicate = (!icmp_ln935_16)> <Delay = 0.00>
ST_12 : Operation 2565 [1/1] (0.00ns)   --->   "%zext_ln962_33 = zext i63 %lshr_ln962_32 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2565 'zext' 'zext_ln962_33' <Predicate = (!icmp_ln935_41)> <Delay = 0.00>
ST_12 : Operation 2566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_33 = sub i8 -2, %trunc_ln943_33" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2566 'sub' 'sub_ln964_33' <Predicate = (!icmp_ln935_41)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2567 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_33 = add i8 %sub_ln964_33, %select_ln964_33" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2567 'add' 'add_ln964_33' <Predicate = (!icmp_ln935_41)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2568 [1/1] (0.00ns)   --->   "%tmp_95 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_313, i8 %add_ln964_33)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2568 'bitconcatenate' 'tmp_95' <Predicate = (!icmp_ln935_41)> <Delay = 0.00>
ST_12 : Operation 2569 [1/1] (0.00ns)   --->   "%p_Result_124_15 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_33, i9 %tmp_95, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2569 'partset' 'p_Result_124_15' <Predicate = (!icmp_ln935_41)> <Delay = 0.00>
ST_12 : Operation 2570 [1/1] (0.00ns)   --->   "%trunc_ln738_33 = trunc i64 %p_Result_124_15 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2570 'trunc' 'trunc_ln738_33' <Predicate = (!icmp_ln935_41)> <Delay = 0.00>
ST_12 : Operation 2571 [1/1] (0.00ns)   --->   "%zext_ln962_34 = zext i63 %lshr_ln962_33 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2571 'zext' 'zext_ln962_34' <Predicate = (!icmp_ln935_17)> <Delay = 0.00>
ST_12 : Operation 2572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_34 = sub i8 8, %trunc_ln943_34" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2572 'sub' 'sub_ln964_34' <Predicate = (!icmp_ln935_17)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2573 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_34 = add i8 %sub_ln964_34, %select_ln964_34" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2573 'add' 'add_ln964_34' <Predicate = (!icmp_ln935_17)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2574 [1/1] (0.00ns)   --->   "%tmp_98 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_319, i8 %add_ln964_34)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2574 'bitconcatenate' 'tmp_98' <Predicate = (!icmp_ln935_17)> <Delay = 0.00>
ST_12 : Operation 2575 [1/1] (0.00ns)   --->   "%p_Result_120_16 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_34, i9 %tmp_98, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2575 'partset' 'p_Result_120_16' <Predicate = (!icmp_ln935_17)> <Delay = 0.00>
ST_12 : Operation 2576 [1/1] (0.00ns)   --->   "%trunc_ln738_34 = trunc i64 %p_Result_120_16 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2576 'trunc' 'trunc_ln738_34' <Predicate = (!icmp_ln935_17)> <Delay = 0.00>
ST_12 : Operation 2577 [1/1] (0.00ns)   --->   "%zext_ln962_35 = zext i63 %lshr_ln962_34 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2577 'zext' 'zext_ln962_35' <Predicate = (!icmp_ln935_42)> <Delay = 0.00>
ST_12 : Operation 2578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_35 = sub i8 -2, %trunc_ln943_35" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2578 'sub' 'sub_ln964_35' <Predicate = (!icmp_ln935_42)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2579 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_35 = add i8 %sub_ln964_35, %select_ln964_35" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2579 'add' 'add_ln964_35' <Predicate = (!icmp_ln935_42)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2580 [1/1] (0.00ns)   --->   "%tmp_100 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_323, i8 %add_ln964_35)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2580 'bitconcatenate' 'tmp_100' <Predicate = (!icmp_ln935_42)> <Delay = 0.00>
ST_12 : Operation 2581 [1/1] (0.00ns)   --->   "%p_Result_124_16 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_35, i9 %tmp_100, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2581 'partset' 'p_Result_124_16' <Predicate = (!icmp_ln935_42)> <Delay = 0.00>
ST_12 : Operation 2582 [1/1] (0.00ns)   --->   "%trunc_ln738_35 = trunc i64 %p_Result_124_16 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2582 'trunc' 'trunc_ln738_35' <Predicate = (!icmp_ln935_42)> <Delay = 0.00>
ST_12 : Operation 2583 [1/1] (0.00ns)   --->   "%zext_ln962_36 = zext i63 %lshr_ln962_35 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2583 'zext' 'zext_ln962_36' <Predicate = (!icmp_ln935_18)> <Delay = 0.00>
ST_12 : Operation 2584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_36 = sub i8 8, %trunc_ln943_36" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2584 'sub' 'sub_ln964_36' <Predicate = (!icmp_ln935_18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2585 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_36 = add i8 %sub_ln964_36, %select_ln964_36" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2585 'add' 'add_ln964_36' <Predicate = (!icmp_ln935_18)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2586 [1/1] (0.00ns)   --->   "%tmp_103 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_329, i8 %add_ln964_36)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2586 'bitconcatenate' 'tmp_103' <Predicate = (!icmp_ln935_18)> <Delay = 0.00>
ST_12 : Operation 2587 [1/1] (0.00ns)   --->   "%p_Result_120_17 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_36, i9 %tmp_103, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2587 'partset' 'p_Result_120_17' <Predicate = (!icmp_ln935_18)> <Delay = 0.00>
ST_12 : Operation 2588 [1/1] (0.00ns)   --->   "%trunc_ln738_36 = trunc i64 %p_Result_120_17 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2588 'trunc' 'trunc_ln738_36' <Predicate = (!icmp_ln935_18)> <Delay = 0.00>
ST_12 : Operation 2589 [1/1] (0.00ns)   --->   "%zext_ln962_37 = zext i63 %lshr_ln962_36 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2589 'zext' 'zext_ln962_37' <Predicate = (!icmp_ln935_43)> <Delay = 0.00>
ST_12 : Operation 2590 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_37 = sub i8 -2, %trunc_ln943_37" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2590 'sub' 'sub_ln964_37' <Predicate = (!icmp_ln935_43)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2591 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_37 = add i8 %sub_ln964_37, %select_ln964_37" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2591 'add' 'add_ln964_37' <Predicate = (!icmp_ln935_43)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2592 [1/1] (0.00ns)   --->   "%tmp_105 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_333, i8 %add_ln964_37)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2592 'bitconcatenate' 'tmp_105' <Predicate = (!icmp_ln935_43)> <Delay = 0.00>
ST_12 : Operation 2593 [1/1] (0.00ns)   --->   "%p_Result_124_17 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_37, i9 %tmp_105, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2593 'partset' 'p_Result_124_17' <Predicate = (!icmp_ln935_43)> <Delay = 0.00>
ST_12 : Operation 2594 [1/1] (0.00ns)   --->   "%trunc_ln738_37 = trunc i64 %p_Result_124_17 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2594 'trunc' 'trunc_ln738_37' <Predicate = (!icmp_ln935_43)> <Delay = 0.00>
ST_12 : Operation 2595 [1/1] (0.00ns)   --->   "%zext_ln962_38 = zext i63 %lshr_ln962_37 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2595 'zext' 'zext_ln962_38' <Predicate = (!icmp_ln935_19)> <Delay = 0.00>
ST_12 : Operation 2596 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_38 = sub i8 8, %trunc_ln943_38" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2596 'sub' 'sub_ln964_38' <Predicate = (!icmp_ln935_19)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2597 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_38 = add i8 %sub_ln964_38, %select_ln964_38" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2597 'add' 'add_ln964_38' <Predicate = (!icmp_ln935_19)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2598 [1/1] (0.00ns)   --->   "%tmp_108 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_339, i8 %add_ln964_38)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2598 'bitconcatenate' 'tmp_108' <Predicate = (!icmp_ln935_19)> <Delay = 0.00>
ST_12 : Operation 2599 [1/1] (0.00ns)   --->   "%p_Result_120_18 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_38, i9 %tmp_108, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2599 'partset' 'p_Result_120_18' <Predicate = (!icmp_ln935_19)> <Delay = 0.00>
ST_12 : Operation 2600 [1/1] (0.00ns)   --->   "%trunc_ln738_38 = trunc i64 %p_Result_120_18 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2600 'trunc' 'trunc_ln738_38' <Predicate = (!icmp_ln935_19)> <Delay = 0.00>
ST_12 : Operation 2601 [1/1] (0.00ns)   --->   "%zext_ln962_39 = zext i63 %lshr_ln962_38 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2601 'zext' 'zext_ln962_39' <Predicate = (!icmp_ln935_44)> <Delay = 0.00>
ST_12 : Operation 2602 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_39 = sub i8 -2, %trunc_ln943_39" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2602 'sub' 'sub_ln964_39' <Predicate = (!icmp_ln935_44)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2603 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_39 = add i8 %sub_ln964_39, %select_ln964_39" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2603 'add' 'add_ln964_39' <Predicate = (!icmp_ln935_44)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2604 [1/1] (0.00ns)   --->   "%tmp_110 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_343, i8 %add_ln964_39)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2604 'bitconcatenate' 'tmp_110' <Predicate = (!icmp_ln935_44)> <Delay = 0.00>
ST_12 : Operation 2605 [1/1] (0.00ns)   --->   "%p_Result_124_18 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_39, i9 %tmp_110, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2605 'partset' 'p_Result_124_18' <Predicate = (!icmp_ln935_44)> <Delay = 0.00>
ST_12 : Operation 2606 [1/1] (0.00ns)   --->   "%trunc_ln738_39 = trunc i64 %p_Result_124_18 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2606 'trunc' 'trunc_ln738_39' <Predicate = (!icmp_ln935_44)> <Delay = 0.00>
ST_12 : Operation 2607 [1/1] (0.00ns)   --->   "%zext_ln962_40 = zext i63 %lshr_ln962_39 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2607 'zext' 'zext_ln962_40' <Predicate = (!icmp_ln935_20)> <Delay = 0.00>
ST_12 : Operation 2608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_40 = sub i8 8, %trunc_ln943_40" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2608 'sub' 'sub_ln964_40' <Predicate = (!icmp_ln935_20)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2609 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_40 = add i8 %sub_ln964_40, %select_ln964_40" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2609 'add' 'add_ln964_40' <Predicate = (!icmp_ln935_20)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2610 [1/1] (0.00ns)   --->   "%tmp_113 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_349, i8 %add_ln964_40)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2610 'bitconcatenate' 'tmp_113' <Predicate = (!icmp_ln935_20)> <Delay = 0.00>
ST_12 : Operation 2611 [1/1] (0.00ns)   --->   "%p_Result_120_19 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_40, i9 %tmp_113, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2611 'partset' 'p_Result_120_19' <Predicate = (!icmp_ln935_20)> <Delay = 0.00>
ST_12 : Operation 2612 [1/1] (0.00ns)   --->   "%trunc_ln738_40 = trunc i64 %p_Result_120_19 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2612 'trunc' 'trunc_ln738_40' <Predicate = (!icmp_ln935_20)> <Delay = 0.00>
ST_12 : Operation 2613 [1/1] (0.00ns)   --->   "%zext_ln962_41 = zext i63 %lshr_ln962_40 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2613 'zext' 'zext_ln962_41' <Predicate = (!icmp_ln935_45)> <Delay = 0.00>
ST_12 : Operation 2614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_41 = sub i8 -2, %trunc_ln943_41" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2614 'sub' 'sub_ln964_41' <Predicate = (!icmp_ln935_45)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2615 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_41 = add i8 %sub_ln964_41, %select_ln964_41" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2615 'add' 'add_ln964_41' <Predicate = (!icmp_ln935_45)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2616 [1/1] (0.00ns)   --->   "%tmp_115 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_353, i8 %add_ln964_41)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2616 'bitconcatenate' 'tmp_115' <Predicate = (!icmp_ln935_45)> <Delay = 0.00>
ST_12 : Operation 2617 [1/1] (0.00ns)   --->   "%p_Result_124_19 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_41, i9 %tmp_115, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2617 'partset' 'p_Result_124_19' <Predicate = (!icmp_ln935_45)> <Delay = 0.00>
ST_12 : Operation 2618 [1/1] (0.00ns)   --->   "%trunc_ln738_41 = trunc i64 %p_Result_124_19 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2618 'trunc' 'trunc_ln738_41' <Predicate = (!icmp_ln935_45)> <Delay = 0.00>
ST_12 : Operation 2619 [1/1] (0.00ns)   --->   "%zext_ln962_42 = zext i63 %lshr_ln962_41 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2619 'zext' 'zext_ln962_42' <Predicate = (!icmp_ln935_21)> <Delay = 0.00>
ST_12 : Operation 2620 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_42 = sub i8 8, %trunc_ln943_42" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2620 'sub' 'sub_ln964_42' <Predicate = (!icmp_ln935_21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2621 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_42 = add i8 %sub_ln964_42, %select_ln964_42" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2621 'add' 'add_ln964_42' <Predicate = (!icmp_ln935_21)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2622 [1/1] (0.00ns)   --->   "%tmp_118 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_359, i8 %add_ln964_42)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2622 'bitconcatenate' 'tmp_118' <Predicate = (!icmp_ln935_21)> <Delay = 0.00>
ST_12 : Operation 2623 [1/1] (0.00ns)   --->   "%p_Result_120_20 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_42, i9 %tmp_118, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2623 'partset' 'p_Result_120_20' <Predicate = (!icmp_ln935_21)> <Delay = 0.00>
ST_12 : Operation 2624 [1/1] (0.00ns)   --->   "%trunc_ln738_42 = trunc i64 %p_Result_120_20 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2624 'trunc' 'trunc_ln738_42' <Predicate = (!icmp_ln935_21)> <Delay = 0.00>
ST_12 : Operation 2625 [1/1] (0.00ns)   --->   "%zext_ln962_43 = zext i63 %lshr_ln962_42 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2625 'zext' 'zext_ln962_43' <Predicate = (!icmp_ln935_46)> <Delay = 0.00>
ST_12 : Operation 2626 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_43 = sub i8 -2, %trunc_ln943_43" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2626 'sub' 'sub_ln964_43' <Predicate = (!icmp_ln935_46)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2627 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_43 = add i8 %sub_ln964_43, %select_ln964_43" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2627 'add' 'add_ln964_43' <Predicate = (!icmp_ln935_46)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2628 [1/1] (0.00ns)   --->   "%tmp_120 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_363, i8 %add_ln964_43)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2628 'bitconcatenate' 'tmp_120' <Predicate = (!icmp_ln935_46)> <Delay = 0.00>
ST_12 : Operation 2629 [1/1] (0.00ns)   --->   "%p_Result_124_20 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_43, i9 %tmp_120, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2629 'partset' 'p_Result_124_20' <Predicate = (!icmp_ln935_46)> <Delay = 0.00>
ST_12 : Operation 2630 [1/1] (0.00ns)   --->   "%trunc_ln738_43 = trunc i64 %p_Result_124_20 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2630 'trunc' 'trunc_ln738_43' <Predicate = (!icmp_ln935_46)> <Delay = 0.00>
ST_12 : Operation 2631 [1/1] (0.00ns)   --->   "%zext_ln962_44 = zext i63 %lshr_ln962_43 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2631 'zext' 'zext_ln962_44' <Predicate = (!icmp_ln935_22)> <Delay = 0.00>
ST_12 : Operation 2632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_44 = sub i8 8, %trunc_ln943_44" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2632 'sub' 'sub_ln964_44' <Predicate = (!icmp_ln935_22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2633 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_44 = add i8 %sub_ln964_44, %select_ln964_44" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2633 'add' 'add_ln964_44' <Predicate = (!icmp_ln935_22)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2634 [1/1] (0.00ns)   --->   "%tmp_123 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_369, i8 %add_ln964_44)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2634 'bitconcatenate' 'tmp_123' <Predicate = (!icmp_ln935_22)> <Delay = 0.00>
ST_12 : Operation 2635 [1/1] (0.00ns)   --->   "%p_Result_120_21 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_44, i9 %tmp_123, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2635 'partset' 'p_Result_120_21' <Predicate = (!icmp_ln935_22)> <Delay = 0.00>
ST_12 : Operation 2636 [1/1] (0.00ns)   --->   "%trunc_ln738_44 = trunc i64 %p_Result_120_21 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2636 'trunc' 'trunc_ln738_44' <Predicate = (!icmp_ln935_22)> <Delay = 0.00>
ST_12 : Operation 2637 [1/1] (0.00ns)   --->   "%zext_ln962_45 = zext i63 %lshr_ln962_44 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2637 'zext' 'zext_ln962_45' <Predicate = (!icmp_ln935_47)> <Delay = 0.00>
ST_12 : Operation 2638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_45 = sub i8 -2, %trunc_ln943_45" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2638 'sub' 'sub_ln964_45' <Predicate = (!icmp_ln935_47)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2639 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_45 = add i8 %sub_ln964_45, %select_ln964_45" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2639 'add' 'add_ln964_45' <Predicate = (!icmp_ln935_47)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2640 [1/1] (0.00ns)   --->   "%tmp_125 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_373, i8 %add_ln964_45)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2640 'bitconcatenate' 'tmp_125' <Predicate = (!icmp_ln935_47)> <Delay = 0.00>
ST_12 : Operation 2641 [1/1] (0.00ns)   --->   "%p_Result_124_21 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_45, i9 %tmp_125, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2641 'partset' 'p_Result_124_21' <Predicate = (!icmp_ln935_47)> <Delay = 0.00>
ST_12 : Operation 2642 [1/1] (0.00ns)   --->   "%trunc_ln738_45 = trunc i64 %p_Result_124_21 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2642 'trunc' 'trunc_ln738_45' <Predicate = (!icmp_ln935_47)> <Delay = 0.00>
ST_12 : Operation 2643 [1/1] (0.00ns)   --->   "%zext_ln962_46 = zext i63 %lshr_ln962_45 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2643 'zext' 'zext_ln962_46' <Predicate = (!icmp_ln935_23)> <Delay = 0.00>
ST_12 : Operation 2644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_46 = sub i8 8, %trunc_ln943_46" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2644 'sub' 'sub_ln964_46' <Predicate = (!icmp_ln935_23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2645 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_46 = add i8 %sub_ln964_46, %select_ln964_46" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2645 'add' 'add_ln964_46' <Predicate = (!icmp_ln935_23)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2646 [1/1] (0.00ns)   --->   "%tmp_128 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_379, i8 %add_ln964_46)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2646 'bitconcatenate' 'tmp_128' <Predicate = (!icmp_ln935_23)> <Delay = 0.00>
ST_12 : Operation 2647 [1/1] (0.00ns)   --->   "%p_Result_120_22 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_46, i9 %tmp_128, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2647 'partset' 'p_Result_120_22' <Predicate = (!icmp_ln935_23)> <Delay = 0.00>
ST_12 : Operation 2648 [1/1] (0.00ns)   --->   "%trunc_ln738_46 = trunc i64 %p_Result_120_22 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2648 'trunc' 'trunc_ln738_46' <Predicate = (!icmp_ln935_23)> <Delay = 0.00>
ST_12 : Operation 2649 [1/1] (0.00ns)   --->   "%zext_ln962_47 = zext i63 %lshr_ln962_46 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2649 'zext' 'zext_ln962_47' <Predicate = (!icmp_ln935_48)> <Delay = 0.00>
ST_12 : Operation 2650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_47 = sub i8 -2, %trunc_ln943_47" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2650 'sub' 'sub_ln964_47' <Predicate = (!icmp_ln935_48)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2651 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_47 = add i8 %sub_ln964_47, %select_ln964_47" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2651 'add' 'add_ln964_47' <Predicate = (!icmp_ln935_48)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2652 [1/1] (0.00ns)   --->   "%tmp_130 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_383, i8 %add_ln964_47)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2652 'bitconcatenate' 'tmp_130' <Predicate = (!icmp_ln935_48)> <Delay = 0.00>
ST_12 : Operation 2653 [1/1] (0.00ns)   --->   "%p_Result_124_22 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_47, i9 %tmp_130, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2653 'partset' 'p_Result_124_22' <Predicate = (!icmp_ln935_48)> <Delay = 0.00>
ST_12 : Operation 2654 [1/1] (0.00ns)   --->   "%trunc_ln738_47 = trunc i64 %p_Result_124_22 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2654 'trunc' 'trunc_ln738_47' <Predicate = (!icmp_ln935_48)> <Delay = 0.00>
ST_12 : Operation 2655 [1/1] (0.00ns)   --->   "%zext_ln962_48 = zext i63 %lshr_ln962_47 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2655 'zext' 'zext_ln962_48' <Predicate = (!icmp_ln935_24)> <Delay = 0.00>
ST_12 : Operation 2656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_48 = sub i8 8, %trunc_ln943_48" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2656 'sub' 'sub_ln964_48' <Predicate = (!icmp_ln935_24)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2657 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_48 = add i8 %sub_ln964_48, %select_ln964_48" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2657 'add' 'add_ln964_48' <Predicate = (!icmp_ln935_24)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2658 [1/1] (0.00ns)   --->   "%tmp_133 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_389, i8 %add_ln964_48)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2658 'bitconcatenate' 'tmp_133' <Predicate = (!icmp_ln935_24)> <Delay = 0.00>
ST_12 : Operation 2659 [1/1] (0.00ns)   --->   "%p_Result_120_23 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_48, i9 %tmp_133, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2659 'partset' 'p_Result_120_23' <Predicate = (!icmp_ln935_24)> <Delay = 0.00>
ST_12 : Operation 2660 [1/1] (0.00ns)   --->   "%trunc_ln738_48 = trunc i64 %p_Result_120_23 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2660 'trunc' 'trunc_ln738_48' <Predicate = (!icmp_ln935_24)> <Delay = 0.00>
ST_12 : Operation 2661 [1/1] (0.00ns)   --->   "%zext_ln962_49 = zext i63 %lshr_ln962_48 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2661 'zext' 'zext_ln962_49' <Predicate = (!icmp_ln935_49)> <Delay = 0.00>
ST_12 : Operation 2662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_49 = sub i8 -2, %trunc_ln943_49" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2662 'sub' 'sub_ln964_49' <Predicate = (!icmp_ln935_49)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2663 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_49 = add i8 %sub_ln964_49, %select_ln964_49" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2663 'add' 'add_ln964_49' <Predicate = (!icmp_ln935_49)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2664 [1/1] (0.00ns)   --->   "%tmp_135 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_393, i8 %add_ln964_49)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2664 'bitconcatenate' 'tmp_135' <Predicate = (!icmp_ln935_49)> <Delay = 0.00>
ST_12 : Operation 2665 [1/1] (0.00ns)   --->   "%p_Result_124_23 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962_49, i9 %tmp_135, i32 23, i32 31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2665 'partset' 'p_Result_124_23' <Predicate = (!icmp_ln935_49)> <Delay = 0.00>
ST_12 : Operation 2666 [1/1] (0.00ns)   --->   "%trunc_ln738_49 = trunc i64 %p_Result_124_23 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2666 'trunc' 'trunc_ln738_49' <Predicate = (!icmp_ln935_49)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.69>
ST_13 : Operation 2667 [1/3] (3.69ns)   --->   "%tmp_42 = fpext float %bitcast_ln739 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2667 'fpext' 'tmp_42' <Predicate = (!icmp_ln935)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2668 [1/3] (3.69ns)   --->   "%tmp_44 = fpext float %bitcast_ln739_1 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2668 'fpext' 'tmp_44' <Predicate = (!icmp_ln935_1)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2669 [1/1] (0.00ns)   --->   "%bitcast_ln739_25 = bitcast i32 %trunc_ln738_2 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2669 'bitcast' 'bitcast_ln739_25' <Predicate = (!icmp_ln935_25)> <Delay = 0.00>
ST_13 : Operation 2670 [3/3] (3.69ns)   --->   "%tmp_47 = fpext float %bitcast_ln739_25 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2670 'fpext' 'tmp_47' <Predicate = (!icmp_ln935_25)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2671 [1/1] (0.00ns)   --->   "%bitcast_ln739_26 = bitcast i32 %trunc_ln738_3 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2671 'bitcast' 'bitcast_ln739_26' <Predicate = (!icmp_ln935_26)> <Delay = 0.00>
ST_13 : Operation 2672 [3/3] (3.69ns)   --->   "%tmp_49 = fpext float %bitcast_ln739_26 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2672 'fpext' 'tmp_49' <Predicate = (!icmp_ln935_26)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2673 [1/1] (0.00ns)   --->   "%bitcast_ln739_2 = bitcast i32 %trunc_ln738_4 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2673 'bitcast' 'bitcast_ln739_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_13 : Operation 2674 [3/3] (3.69ns)   --->   "%tmp_52 = fpext float %bitcast_ln739_2 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2674 'fpext' 'tmp_52' <Predicate = (!icmp_ln935_2)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2675 [1/1] (0.00ns)   --->   "%bitcast_ln739_27 = bitcast i32 %trunc_ln738_5 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2675 'bitcast' 'bitcast_ln739_27' <Predicate = (!icmp_ln935_27)> <Delay = 0.00>
ST_13 : Operation 2676 [3/3] (3.69ns)   --->   "%tmp_54 = fpext float %bitcast_ln739_27 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2676 'fpext' 'tmp_54' <Predicate = (!icmp_ln935_27)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2677 [1/1] (0.00ns)   --->   "%bitcast_ln739_3 = bitcast i32 %trunc_ln738_6 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2677 'bitcast' 'bitcast_ln739_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_13 : Operation 2678 [3/3] (3.69ns)   --->   "%tmp_57 = fpext float %bitcast_ln739_3 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2678 'fpext' 'tmp_57' <Predicate = (!icmp_ln935_3)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2679 [1/1] (0.00ns)   --->   "%bitcast_ln739_28 = bitcast i32 %trunc_ln738_7 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2679 'bitcast' 'bitcast_ln739_28' <Predicate = (!icmp_ln935_28)> <Delay = 0.00>
ST_13 : Operation 2680 [3/3] (3.69ns)   --->   "%tmp_59 = fpext float %bitcast_ln739_28 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2680 'fpext' 'tmp_59' <Predicate = (!icmp_ln935_28)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2681 [1/1] (0.00ns)   --->   "%bitcast_ln739_4 = bitcast i32 %trunc_ln738_8 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2681 'bitcast' 'bitcast_ln739_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_13 : Operation 2682 [3/3] (3.69ns)   --->   "%tmp_62 = fpext float %bitcast_ln739_4 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2682 'fpext' 'tmp_62' <Predicate = (!icmp_ln935_4)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2683 [1/1] (0.00ns)   --->   "%bitcast_ln739_29 = bitcast i32 %trunc_ln738_9 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2683 'bitcast' 'bitcast_ln739_29' <Predicate = (!icmp_ln935_29)> <Delay = 0.00>
ST_13 : Operation 2684 [3/3] (3.69ns)   --->   "%tmp_64 = fpext float %bitcast_ln739_29 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2684 'fpext' 'tmp_64' <Predicate = (!icmp_ln935_29)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2685 [1/1] (0.00ns)   --->   "%bitcast_ln739_5 = bitcast i32 %trunc_ln738_10 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2685 'bitcast' 'bitcast_ln739_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_13 : Operation 2686 [3/3] (3.69ns)   --->   "%tmp_67 = fpext float %bitcast_ln739_5 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2686 'fpext' 'tmp_67' <Predicate = (!icmp_ln935_5)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2687 [1/1] (0.00ns)   --->   "%bitcast_ln739_30 = bitcast i32 %trunc_ln738_11 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2687 'bitcast' 'bitcast_ln739_30' <Predicate = (!icmp_ln935_30)> <Delay = 0.00>
ST_13 : Operation 2688 [3/3] (3.69ns)   --->   "%tmp_69 = fpext float %bitcast_ln739_30 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2688 'fpext' 'tmp_69' <Predicate = (!icmp_ln935_30)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2689 [1/1] (0.00ns)   --->   "%bitcast_ln739_6 = bitcast i32 %trunc_ln738_12 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2689 'bitcast' 'bitcast_ln739_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_13 : Operation 2690 [3/3] (3.69ns)   --->   "%tmp_72 = fpext float %bitcast_ln739_6 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2690 'fpext' 'tmp_72' <Predicate = (!icmp_ln935_6)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2691 [1/1] (0.00ns)   --->   "%bitcast_ln739_31 = bitcast i32 %trunc_ln738_13 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2691 'bitcast' 'bitcast_ln739_31' <Predicate = (!icmp_ln935_31)> <Delay = 0.00>
ST_13 : Operation 2692 [3/3] (3.69ns)   --->   "%tmp_74 = fpext float %bitcast_ln739_31 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2692 'fpext' 'tmp_74' <Predicate = (!icmp_ln935_31)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2693 [1/1] (0.00ns)   --->   "%bitcast_ln739_7 = bitcast i32 %trunc_ln738_14 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2693 'bitcast' 'bitcast_ln739_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_13 : Operation 2694 [3/3] (3.69ns)   --->   "%tmp_77 = fpext float %bitcast_ln739_7 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2694 'fpext' 'tmp_77' <Predicate = (!icmp_ln935_7)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2695 [1/1] (0.00ns)   --->   "%bitcast_ln739_32 = bitcast i32 %trunc_ln738_15 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2695 'bitcast' 'bitcast_ln739_32' <Predicate = (!icmp_ln935_32)> <Delay = 0.00>
ST_13 : Operation 2696 [3/3] (3.69ns)   --->   "%tmp_79 = fpext float %bitcast_ln739_32 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2696 'fpext' 'tmp_79' <Predicate = (!icmp_ln935_32)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2697 [1/1] (0.00ns)   --->   "%bitcast_ln739_8 = bitcast i32 %trunc_ln738_16 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2697 'bitcast' 'bitcast_ln739_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_13 : Operation 2698 [3/3] (3.69ns)   --->   "%tmp_82 = fpext float %bitcast_ln739_8 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2698 'fpext' 'tmp_82' <Predicate = (!icmp_ln935_8)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2699 [1/1] (0.00ns)   --->   "%bitcast_ln739_33 = bitcast i32 %trunc_ln738_17 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2699 'bitcast' 'bitcast_ln739_33' <Predicate = (!icmp_ln935_33)> <Delay = 0.00>
ST_13 : Operation 2700 [3/3] (3.69ns)   --->   "%tmp_84 = fpext float %bitcast_ln739_33 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2700 'fpext' 'tmp_84' <Predicate = (!icmp_ln935_33)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2701 [1/1] (0.00ns)   --->   "%bitcast_ln739_9 = bitcast i32 %trunc_ln738_18 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2701 'bitcast' 'bitcast_ln739_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_13 : Operation 2702 [3/3] (3.69ns)   --->   "%tmp_87 = fpext float %bitcast_ln739_9 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2702 'fpext' 'tmp_87' <Predicate = (!icmp_ln935_9)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2703 [1/1] (0.00ns)   --->   "%bitcast_ln739_34 = bitcast i32 %trunc_ln738_19 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2703 'bitcast' 'bitcast_ln739_34' <Predicate = (!icmp_ln935_34)> <Delay = 0.00>
ST_13 : Operation 2704 [3/3] (3.69ns)   --->   "%tmp_89 = fpext float %bitcast_ln739_34 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2704 'fpext' 'tmp_89' <Predicate = (!icmp_ln935_34)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2705 [1/1] (0.00ns)   --->   "%bitcast_ln739_10 = bitcast i32 %trunc_ln738_20 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2705 'bitcast' 'bitcast_ln739_10' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_13 : Operation 2706 [3/3] (3.69ns)   --->   "%tmp_92 = fpext float %bitcast_ln739_10 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2706 'fpext' 'tmp_92' <Predicate = (!icmp_ln935_10)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2707 [1/1] (0.00ns)   --->   "%bitcast_ln739_35 = bitcast i32 %trunc_ln738_21 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2707 'bitcast' 'bitcast_ln739_35' <Predicate = (!icmp_ln935_35)> <Delay = 0.00>
ST_13 : Operation 2708 [3/3] (3.69ns)   --->   "%tmp_94 = fpext float %bitcast_ln739_35 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2708 'fpext' 'tmp_94' <Predicate = (!icmp_ln935_35)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2709 [1/1] (0.00ns)   --->   "%bitcast_ln739_11 = bitcast i32 %trunc_ln738_22 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2709 'bitcast' 'bitcast_ln739_11' <Predicate = (!icmp_ln935_11)> <Delay = 0.00>
ST_13 : Operation 2710 [3/3] (3.69ns)   --->   "%tmp_97 = fpext float %bitcast_ln739_11 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2710 'fpext' 'tmp_97' <Predicate = (!icmp_ln935_11)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2711 [1/1] (0.00ns)   --->   "%bitcast_ln739_36 = bitcast i32 %trunc_ln738_23 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2711 'bitcast' 'bitcast_ln739_36' <Predicate = (!icmp_ln935_36)> <Delay = 0.00>
ST_13 : Operation 2712 [3/3] (3.69ns)   --->   "%tmp_99 = fpext float %bitcast_ln739_36 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2712 'fpext' 'tmp_99' <Predicate = (!icmp_ln935_36)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2713 [1/1] (0.00ns)   --->   "%bitcast_ln739_12 = bitcast i32 %trunc_ln738_24 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2713 'bitcast' 'bitcast_ln739_12' <Predicate = (!icmp_ln935_12)> <Delay = 0.00>
ST_13 : Operation 2714 [3/3] (3.69ns)   --->   "%tmp_102 = fpext float %bitcast_ln739_12 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2714 'fpext' 'tmp_102' <Predicate = (!icmp_ln935_12)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2715 [1/1] (0.00ns)   --->   "%bitcast_ln739_37 = bitcast i32 %trunc_ln738_25 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2715 'bitcast' 'bitcast_ln739_37' <Predicate = (!icmp_ln935_37)> <Delay = 0.00>
ST_13 : Operation 2716 [3/3] (3.69ns)   --->   "%tmp_104 = fpext float %bitcast_ln739_37 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2716 'fpext' 'tmp_104' <Predicate = (!icmp_ln935_37)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2717 [1/1] (0.00ns)   --->   "%bitcast_ln739_13 = bitcast i32 %trunc_ln738_26 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2717 'bitcast' 'bitcast_ln739_13' <Predicate = (!icmp_ln935_13)> <Delay = 0.00>
ST_13 : Operation 2718 [3/3] (3.69ns)   --->   "%tmp_107 = fpext float %bitcast_ln739_13 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2718 'fpext' 'tmp_107' <Predicate = (!icmp_ln935_13)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2719 [1/1] (0.00ns)   --->   "%bitcast_ln739_38 = bitcast i32 %trunc_ln738_27 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2719 'bitcast' 'bitcast_ln739_38' <Predicate = (!icmp_ln935_38)> <Delay = 0.00>
ST_13 : Operation 2720 [3/3] (3.69ns)   --->   "%tmp_109 = fpext float %bitcast_ln739_38 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2720 'fpext' 'tmp_109' <Predicate = (!icmp_ln935_38)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2721 [1/1] (0.00ns)   --->   "%bitcast_ln739_14 = bitcast i32 %trunc_ln738_28 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2721 'bitcast' 'bitcast_ln739_14' <Predicate = (!icmp_ln935_14)> <Delay = 0.00>
ST_13 : Operation 2722 [3/3] (3.69ns)   --->   "%tmp_112 = fpext float %bitcast_ln739_14 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2722 'fpext' 'tmp_112' <Predicate = (!icmp_ln935_14)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2723 [1/1] (0.00ns)   --->   "%bitcast_ln739_39 = bitcast i32 %trunc_ln738_29 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2723 'bitcast' 'bitcast_ln739_39' <Predicate = (!icmp_ln935_39)> <Delay = 0.00>
ST_13 : Operation 2724 [3/3] (3.69ns)   --->   "%tmp_114 = fpext float %bitcast_ln739_39 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2724 'fpext' 'tmp_114' <Predicate = (!icmp_ln935_39)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2725 [1/1] (0.00ns)   --->   "%bitcast_ln739_15 = bitcast i32 %trunc_ln738_30 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2725 'bitcast' 'bitcast_ln739_15' <Predicate = (!icmp_ln935_15)> <Delay = 0.00>
ST_13 : Operation 2726 [3/3] (3.69ns)   --->   "%tmp_117 = fpext float %bitcast_ln739_15 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2726 'fpext' 'tmp_117' <Predicate = (!icmp_ln935_15)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2727 [1/1] (0.00ns)   --->   "%bitcast_ln739_40 = bitcast i32 %trunc_ln738_31 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2727 'bitcast' 'bitcast_ln739_40' <Predicate = (!icmp_ln935_40)> <Delay = 0.00>
ST_13 : Operation 2728 [3/3] (3.69ns)   --->   "%tmp_119 = fpext float %bitcast_ln739_40 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2728 'fpext' 'tmp_119' <Predicate = (!icmp_ln935_40)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2729 [1/1] (0.00ns)   --->   "%bitcast_ln739_16 = bitcast i32 %trunc_ln738_32 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2729 'bitcast' 'bitcast_ln739_16' <Predicate = (!icmp_ln935_16)> <Delay = 0.00>
ST_13 : Operation 2730 [3/3] (3.69ns)   --->   "%tmp_122 = fpext float %bitcast_ln739_16 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2730 'fpext' 'tmp_122' <Predicate = (!icmp_ln935_16)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2731 [1/1] (0.00ns)   --->   "%bitcast_ln739_41 = bitcast i32 %trunc_ln738_33 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2731 'bitcast' 'bitcast_ln739_41' <Predicate = (!icmp_ln935_41)> <Delay = 0.00>
ST_13 : Operation 2732 [3/3] (3.69ns)   --->   "%tmp_124 = fpext float %bitcast_ln739_41 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2732 'fpext' 'tmp_124' <Predicate = (!icmp_ln935_41)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2733 [1/1] (0.00ns)   --->   "%bitcast_ln739_17 = bitcast i32 %trunc_ln738_34 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2733 'bitcast' 'bitcast_ln739_17' <Predicate = (!icmp_ln935_17)> <Delay = 0.00>
ST_13 : Operation 2734 [3/3] (3.69ns)   --->   "%tmp_127 = fpext float %bitcast_ln739_17 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2734 'fpext' 'tmp_127' <Predicate = (!icmp_ln935_17)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2735 [1/1] (0.00ns)   --->   "%bitcast_ln739_42 = bitcast i32 %trunc_ln738_35 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2735 'bitcast' 'bitcast_ln739_42' <Predicate = (!icmp_ln935_42)> <Delay = 0.00>
ST_13 : Operation 2736 [3/3] (3.69ns)   --->   "%tmp_129 = fpext float %bitcast_ln739_42 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2736 'fpext' 'tmp_129' <Predicate = (!icmp_ln935_42)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2737 [1/1] (0.00ns)   --->   "%bitcast_ln739_18 = bitcast i32 %trunc_ln738_36 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2737 'bitcast' 'bitcast_ln739_18' <Predicate = (!icmp_ln935_18)> <Delay = 0.00>
ST_13 : Operation 2738 [3/3] (3.69ns)   --->   "%tmp_132 = fpext float %bitcast_ln739_18 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2738 'fpext' 'tmp_132' <Predicate = (!icmp_ln935_18)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2739 [1/1] (0.00ns)   --->   "%bitcast_ln739_43 = bitcast i32 %trunc_ln738_37 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2739 'bitcast' 'bitcast_ln739_43' <Predicate = (!icmp_ln935_43)> <Delay = 0.00>
ST_13 : Operation 2740 [3/3] (3.69ns)   --->   "%tmp_134 = fpext float %bitcast_ln739_43 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2740 'fpext' 'tmp_134' <Predicate = (!icmp_ln935_43)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2741 [1/1] (0.00ns)   --->   "%bitcast_ln739_19 = bitcast i32 %trunc_ln738_38 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2741 'bitcast' 'bitcast_ln739_19' <Predicate = (!icmp_ln935_19)> <Delay = 0.00>
ST_13 : Operation 2742 [3/3] (3.69ns)   --->   "%tmp_137 = fpext float %bitcast_ln739_19 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2742 'fpext' 'tmp_137' <Predicate = (!icmp_ln935_19)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2743 [1/1] (0.00ns)   --->   "%bitcast_ln739_44 = bitcast i32 %trunc_ln738_39 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2743 'bitcast' 'bitcast_ln739_44' <Predicate = (!icmp_ln935_44)> <Delay = 0.00>
ST_13 : Operation 2744 [3/3] (3.69ns)   --->   "%tmp_138 = fpext float %bitcast_ln739_44 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2744 'fpext' 'tmp_138' <Predicate = (!icmp_ln935_44)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2745 [1/1] (0.00ns)   --->   "%bitcast_ln739_20 = bitcast i32 %trunc_ln738_40 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2745 'bitcast' 'bitcast_ln739_20' <Predicate = (!icmp_ln935_20)> <Delay = 0.00>
ST_13 : Operation 2746 [3/3] (3.69ns)   --->   "%tmp_139 = fpext float %bitcast_ln739_20 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2746 'fpext' 'tmp_139' <Predicate = (!icmp_ln935_20)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2747 [1/1] (0.00ns)   --->   "%bitcast_ln739_45 = bitcast i32 %trunc_ln738_41 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2747 'bitcast' 'bitcast_ln739_45' <Predicate = (!icmp_ln935_45)> <Delay = 0.00>
ST_13 : Operation 2748 [3/3] (3.69ns)   --->   "%tmp_140 = fpext float %bitcast_ln739_45 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2748 'fpext' 'tmp_140' <Predicate = (!icmp_ln935_45)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2749 [1/1] (0.00ns)   --->   "%bitcast_ln739_21 = bitcast i32 %trunc_ln738_42 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2749 'bitcast' 'bitcast_ln739_21' <Predicate = (!icmp_ln935_21)> <Delay = 0.00>
ST_13 : Operation 2750 [3/3] (3.69ns)   --->   "%tmp_141 = fpext float %bitcast_ln739_21 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2750 'fpext' 'tmp_141' <Predicate = (!icmp_ln935_21)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2751 [1/1] (0.00ns)   --->   "%bitcast_ln739_46 = bitcast i32 %trunc_ln738_43 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2751 'bitcast' 'bitcast_ln739_46' <Predicate = (!icmp_ln935_46)> <Delay = 0.00>
ST_13 : Operation 2752 [3/3] (3.69ns)   --->   "%tmp_142 = fpext float %bitcast_ln739_46 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2752 'fpext' 'tmp_142' <Predicate = (!icmp_ln935_46)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2753 [1/1] (0.00ns)   --->   "%bitcast_ln739_22 = bitcast i32 %trunc_ln738_44 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2753 'bitcast' 'bitcast_ln739_22' <Predicate = (!icmp_ln935_22)> <Delay = 0.00>
ST_13 : Operation 2754 [3/3] (3.69ns)   --->   "%tmp_143 = fpext float %bitcast_ln739_22 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2754 'fpext' 'tmp_143' <Predicate = (!icmp_ln935_22)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2755 [1/1] (0.00ns)   --->   "%bitcast_ln739_47 = bitcast i32 %trunc_ln738_45 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2755 'bitcast' 'bitcast_ln739_47' <Predicate = (!icmp_ln935_47)> <Delay = 0.00>
ST_13 : Operation 2756 [3/3] (3.69ns)   --->   "%tmp_144 = fpext float %bitcast_ln739_47 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2756 'fpext' 'tmp_144' <Predicate = (!icmp_ln935_47)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2757 [1/1] (0.00ns)   --->   "%bitcast_ln739_23 = bitcast i32 %trunc_ln738_46 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2757 'bitcast' 'bitcast_ln739_23' <Predicate = (!icmp_ln935_23)> <Delay = 0.00>
ST_13 : Operation 2758 [3/3] (3.69ns)   --->   "%tmp_145 = fpext float %bitcast_ln739_23 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2758 'fpext' 'tmp_145' <Predicate = (!icmp_ln935_23)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2759 [1/1] (0.00ns)   --->   "%bitcast_ln739_48 = bitcast i32 %trunc_ln738_47 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2759 'bitcast' 'bitcast_ln739_48' <Predicate = (!icmp_ln935_48)> <Delay = 0.00>
ST_13 : Operation 2760 [3/3] (3.69ns)   --->   "%tmp_146 = fpext float %bitcast_ln739_48 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2760 'fpext' 'tmp_146' <Predicate = (!icmp_ln935_48)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2761 [1/1] (0.00ns)   --->   "%bitcast_ln739_24 = bitcast i32 %trunc_ln738_48 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2761 'bitcast' 'bitcast_ln739_24' <Predicate = (!icmp_ln935_24)> <Delay = 0.00>
ST_13 : Operation 2762 [3/3] (3.69ns)   --->   "%tmp_147 = fpext float %bitcast_ln739_24 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2762 'fpext' 'tmp_147' <Predicate = (!icmp_ln935_24)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 2763 [1/1] (0.00ns)   --->   "%bitcast_ln739_49 = bitcast i32 %trunc_ln738_49 to float" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2763 'bitcast' 'bitcast_ln739_49' <Predicate = (!icmp_ln935_49)> <Delay = 0.00>
ST_13 : Operation 2764 [3/3] (3.69ns)   --->   "%tmp_148 = fpext float %bitcast_ln739_49 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2764 'fpext' 'tmp_148' <Predicate = (!icmp_ln935_49)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.69>
ST_14 : Operation 2765 [1/1] (1.48ns)   --->   "%select_ln36 = select i1 %icmp_ln935, double 0.000000e+00, double %tmp_42" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2765 'select' 'select_ln36' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 2766 [1/1] (1.48ns)   --->   "%select_ln36_1 = select i1 %icmp_ln935_1, double 0.000000e+00, double %tmp_44" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2766 'select' 'select_ln36_1' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 2767 [2/3] (3.69ns)   --->   "%tmp_47 = fpext float %bitcast_ln739_25 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2767 'fpext' 'tmp_47' <Predicate = (!icmp_ln935_25)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2768 [2/3] (3.69ns)   --->   "%tmp_49 = fpext float %bitcast_ln739_26 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2768 'fpext' 'tmp_49' <Predicate = (!icmp_ln935_26)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2769 [2/3] (3.69ns)   --->   "%tmp_52 = fpext float %bitcast_ln739_2 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2769 'fpext' 'tmp_52' <Predicate = (!icmp_ln935_2)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2770 [2/3] (3.69ns)   --->   "%tmp_54 = fpext float %bitcast_ln739_27 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2770 'fpext' 'tmp_54' <Predicate = (!icmp_ln935_27)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2771 [2/3] (3.69ns)   --->   "%tmp_57 = fpext float %bitcast_ln739_3 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2771 'fpext' 'tmp_57' <Predicate = (!icmp_ln935_3)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2772 [2/3] (3.69ns)   --->   "%tmp_59 = fpext float %bitcast_ln739_28 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2772 'fpext' 'tmp_59' <Predicate = (!icmp_ln935_28)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2773 [2/3] (3.69ns)   --->   "%tmp_62 = fpext float %bitcast_ln739_4 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2773 'fpext' 'tmp_62' <Predicate = (!icmp_ln935_4)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2774 [2/3] (3.69ns)   --->   "%tmp_64 = fpext float %bitcast_ln739_29 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2774 'fpext' 'tmp_64' <Predicate = (!icmp_ln935_29)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2775 [2/3] (3.69ns)   --->   "%tmp_67 = fpext float %bitcast_ln739_5 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2775 'fpext' 'tmp_67' <Predicate = (!icmp_ln935_5)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2776 [2/3] (3.69ns)   --->   "%tmp_69 = fpext float %bitcast_ln739_30 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2776 'fpext' 'tmp_69' <Predicate = (!icmp_ln935_30)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2777 [2/3] (3.69ns)   --->   "%tmp_72 = fpext float %bitcast_ln739_6 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2777 'fpext' 'tmp_72' <Predicate = (!icmp_ln935_6)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2778 [2/3] (3.69ns)   --->   "%tmp_74 = fpext float %bitcast_ln739_31 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2778 'fpext' 'tmp_74' <Predicate = (!icmp_ln935_31)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2779 [2/3] (3.69ns)   --->   "%tmp_77 = fpext float %bitcast_ln739_7 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2779 'fpext' 'tmp_77' <Predicate = (!icmp_ln935_7)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2780 [2/3] (3.69ns)   --->   "%tmp_79 = fpext float %bitcast_ln739_32 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2780 'fpext' 'tmp_79' <Predicate = (!icmp_ln935_32)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2781 [2/3] (3.69ns)   --->   "%tmp_82 = fpext float %bitcast_ln739_8 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2781 'fpext' 'tmp_82' <Predicate = (!icmp_ln935_8)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2782 [2/3] (3.69ns)   --->   "%tmp_84 = fpext float %bitcast_ln739_33 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2782 'fpext' 'tmp_84' <Predicate = (!icmp_ln935_33)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2783 [2/3] (3.69ns)   --->   "%tmp_87 = fpext float %bitcast_ln739_9 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2783 'fpext' 'tmp_87' <Predicate = (!icmp_ln935_9)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2784 [2/3] (3.69ns)   --->   "%tmp_89 = fpext float %bitcast_ln739_34 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2784 'fpext' 'tmp_89' <Predicate = (!icmp_ln935_34)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2785 [2/3] (3.69ns)   --->   "%tmp_92 = fpext float %bitcast_ln739_10 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2785 'fpext' 'tmp_92' <Predicate = (!icmp_ln935_10)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2786 [2/3] (3.69ns)   --->   "%tmp_94 = fpext float %bitcast_ln739_35 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2786 'fpext' 'tmp_94' <Predicate = (!icmp_ln935_35)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2787 [2/3] (3.69ns)   --->   "%tmp_97 = fpext float %bitcast_ln739_11 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2787 'fpext' 'tmp_97' <Predicate = (!icmp_ln935_11)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2788 [2/3] (3.69ns)   --->   "%tmp_99 = fpext float %bitcast_ln739_36 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2788 'fpext' 'tmp_99' <Predicate = (!icmp_ln935_36)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2789 [2/3] (3.69ns)   --->   "%tmp_102 = fpext float %bitcast_ln739_12 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2789 'fpext' 'tmp_102' <Predicate = (!icmp_ln935_12)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2790 [2/3] (3.69ns)   --->   "%tmp_104 = fpext float %bitcast_ln739_37 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2790 'fpext' 'tmp_104' <Predicate = (!icmp_ln935_37)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2791 [2/3] (3.69ns)   --->   "%tmp_107 = fpext float %bitcast_ln739_13 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2791 'fpext' 'tmp_107' <Predicate = (!icmp_ln935_13)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2792 [2/3] (3.69ns)   --->   "%tmp_109 = fpext float %bitcast_ln739_38 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2792 'fpext' 'tmp_109' <Predicate = (!icmp_ln935_38)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2793 [2/3] (3.69ns)   --->   "%tmp_112 = fpext float %bitcast_ln739_14 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2793 'fpext' 'tmp_112' <Predicate = (!icmp_ln935_14)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2794 [2/3] (3.69ns)   --->   "%tmp_114 = fpext float %bitcast_ln739_39 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2794 'fpext' 'tmp_114' <Predicate = (!icmp_ln935_39)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2795 [2/3] (3.69ns)   --->   "%tmp_117 = fpext float %bitcast_ln739_15 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2795 'fpext' 'tmp_117' <Predicate = (!icmp_ln935_15)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2796 [2/3] (3.69ns)   --->   "%tmp_119 = fpext float %bitcast_ln739_40 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2796 'fpext' 'tmp_119' <Predicate = (!icmp_ln935_40)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2797 [2/3] (3.69ns)   --->   "%tmp_122 = fpext float %bitcast_ln739_16 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2797 'fpext' 'tmp_122' <Predicate = (!icmp_ln935_16)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2798 [2/3] (3.69ns)   --->   "%tmp_124 = fpext float %bitcast_ln739_41 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2798 'fpext' 'tmp_124' <Predicate = (!icmp_ln935_41)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2799 [2/3] (3.69ns)   --->   "%tmp_127 = fpext float %bitcast_ln739_17 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2799 'fpext' 'tmp_127' <Predicate = (!icmp_ln935_17)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2800 [2/3] (3.69ns)   --->   "%tmp_129 = fpext float %bitcast_ln739_42 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2800 'fpext' 'tmp_129' <Predicate = (!icmp_ln935_42)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2801 [2/3] (3.69ns)   --->   "%tmp_132 = fpext float %bitcast_ln739_18 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2801 'fpext' 'tmp_132' <Predicate = (!icmp_ln935_18)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2802 [2/3] (3.69ns)   --->   "%tmp_134 = fpext float %bitcast_ln739_43 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2802 'fpext' 'tmp_134' <Predicate = (!icmp_ln935_43)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2803 [2/3] (3.69ns)   --->   "%tmp_137 = fpext float %bitcast_ln739_19 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2803 'fpext' 'tmp_137' <Predicate = (!icmp_ln935_19)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2804 [2/3] (3.69ns)   --->   "%tmp_138 = fpext float %bitcast_ln739_44 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2804 'fpext' 'tmp_138' <Predicate = (!icmp_ln935_44)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2805 [2/3] (3.69ns)   --->   "%tmp_139 = fpext float %bitcast_ln739_20 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2805 'fpext' 'tmp_139' <Predicate = (!icmp_ln935_20)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2806 [2/3] (3.69ns)   --->   "%tmp_140 = fpext float %bitcast_ln739_45 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2806 'fpext' 'tmp_140' <Predicate = (!icmp_ln935_45)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2807 [2/3] (3.69ns)   --->   "%tmp_141 = fpext float %bitcast_ln739_21 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2807 'fpext' 'tmp_141' <Predicate = (!icmp_ln935_21)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2808 [2/3] (3.69ns)   --->   "%tmp_142 = fpext float %bitcast_ln739_46 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2808 'fpext' 'tmp_142' <Predicate = (!icmp_ln935_46)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2809 [2/3] (3.69ns)   --->   "%tmp_143 = fpext float %bitcast_ln739_22 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2809 'fpext' 'tmp_143' <Predicate = (!icmp_ln935_22)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2810 [2/3] (3.69ns)   --->   "%tmp_144 = fpext float %bitcast_ln739_47 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2810 'fpext' 'tmp_144' <Predicate = (!icmp_ln935_47)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2811 [2/3] (3.69ns)   --->   "%tmp_145 = fpext float %bitcast_ln739_23 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2811 'fpext' 'tmp_145' <Predicate = (!icmp_ln935_23)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2812 [2/3] (3.69ns)   --->   "%tmp_146 = fpext float %bitcast_ln739_48 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2812 'fpext' 'tmp_146' <Predicate = (!icmp_ln935_48)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2813 [2/3] (3.69ns)   --->   "%tmp_147 = fpext float %bitcast_ln739_24 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2813 'fpext' 'tmp_147' <Predicate = (!icmp_ln935_24)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2814 [2/3] (3.69ns)   --->   "%tmp_148 = fpext float %bitcast_ln739_49 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2814 'fpext' 'tmp_148' <Predicate = (!icmp_ln935_49)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.69>
ST_15 : Operation 2815 [2/2] (3.12ns)   --->   "%p_ui = call fastcc zeroext i16 @double_to_posit16(double %select_ln36)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2815 'call' 'p_ui' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2816 [2/2] (3.12ns)   --->   "%p_ui_1 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_1)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2816 'call' 'p_ui_1' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2817 [1/3] (3.69ns)   --->   "%tmp_47 = fpext float %bitcast_ln739_25 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2817 'fpext' 'tmp_47' <Predicate = (!icmp_ln935_25)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2818 [1/3] (3.69ns)   --->   "%tmp_49 = fpext float %bitcast_ln739_26 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2818 'fpext' 'tmp_49' <Predicate = (!icmp_ln935_26)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2819 [1/3] (3.69ns)   --->   "%tmp_52 = fpext float %bitcast_ln739_2 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2819 'fpext' 'tmp_52' <Predicate = (!icmp_ln935_2)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2820 [1/3] (3.69ns)   --->   "%tmp_54 = fpext float %bitcast_ln739_27 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2820 'fpext' 'tmp_54' <Predicate = (!icmp_ln935_27)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2821 [1/3] (3.69ns)   --->   "%tmp_57 = fpext float %bitcast_ln739_3 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2821 'fpext' 'tmp_57' <Predicate = (!icmp_ln935_3)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2822 [1/3] (3.69ns)   --->   "%tmp_59 = fpext float %bitcast_ln739_28 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2822 'fpext' 'tmp_59' <Predicate = (!icmp_ln935_28)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2823 [1/3] (3.69ns)   --->   "%tmp_62 = fpext float %bitcast_ln739_4 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2823 'fpext' 'tmp_62' <Predicate = (!icmp_ln935_4)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2824 [1/3] (3.69ns)   --->   "%tmp_64 = fpext float %bitcast_ln739_29 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2824 'fpext' 'tmp_64' <Predicate = (!icmp_ln935_29)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2825 [1/3] (3.69ns)   --->   "%tmp_67 = fpext float %bitcast_ln739_5 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2825 'fpext' 'tmp_67' <Predicate = (!icmp_ln935_5)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2826 [1/3] (3.69ns)   --->   "%tmp_69 = fpext float %bitcast_ln739_30 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2826 'fpext' 'tmp_69' <Predicate = (!icmp_ln935_30)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2827 [1/3] (3.69ns)   --->   "%tmp_72 = fpext float %bitcast_ln739_6 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2827 'fpext' 'tmp_72' <Predicate = (!icmp_ln935_6)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2828 [1/3] (3.69ns)   --->   "%tmp_74 = fpext float %bitcast_ln739_31 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2828 'fpext' 'tmp_74' <Predicate = (!icmp_ln935_31)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2829 [1/3] (3.69ns)   --->   "%tmp_77 = fpext float %bitcast_ln739_7 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2829 'fpext' 'tmp_77' <Predicate = (!icmp_ln935_7)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2830 [1/3] (3.69ns)   --->   "%tmp_79 = fpext float %bitcast_ln739_32 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2830 'fpext' 'tmp_79' <Predicate = (!icmp_ln935_32)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2831 [1/3] (3.69ns)   --->   "%tmp_82 = fpext float %bitcast_ln739_8 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2831 'fpext' 'tmp_82' <Predicate = (!icmp_ln935_8)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2832 [1/3] (3.69ns)   --->   "%tmp_84 = fpext float %bitcast_ln739_33 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2832 'fpext' 'tmp_84' <Predicate = (!icmp_ln935_33)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2833 [1/3] (3.69ns)   --->   "%tmp_87 = fpext float %bitcast_ln739_9 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2833 'fpext' 'tmp_87' <Predicate = (!icmp_ln935_9)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2834 [1/3] (3.69ns)   --->   "%tmp_89 = fpext float %bitcast_ln739_34 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2834 'fpext' 'tmp_89' <Predicate = (!icmp_ln935_34)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2835 [1/3] (3.69ns)   --->   "%tmp_92 = fpext float %bitcast_ln739_10 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2835 'fpext' 'tmp_92' <Predicate = (!icmp_ln935_10)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2836 [1/3] (3.69ns)   --->   "%tmp_94 = fpext float %bitcast_ln739_35 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2836 'fpext' 'tmp_94' <Predicate = (!icmp_ln935_35)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2837 [1/3] (3.69ns)   --->   "%tmp_97 = fpext float %bitcast_ln739_11 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2837 'fpext' 'tmp_97' <Predicate = (!icmp_ln935_11)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2838 [1/3] (3.69ns)   --->   "%tmp_99 = fpext float %bitcast_ln739_36 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2838 'fpext' 'tmp_99' <Predicate = (!icmp_ln935_36)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2839 [1/3] (3.69ns)   --->   "%tmp_102 = fpext float %bitcast_ln739_12 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2839 'fpext' 'tmp_102' <Predicate = (!icmp_ln935_12)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2840 [1/3] (3.69ns)   --->   "%tmp_104 = fpext float %bitcast_ln739_37 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2840 'fpext' 'tmp_104' <Predicate = (!icmp_ln935_37)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2841 [1/3] (3.69ns)   --->   "%tmp_107 = fpext float %bitcast_ln739_13 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2841 'fpext' 'tmp_107' <Predicate = (!icmp_ln935_13)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2842 [1/3] (3.69ns)   --->   "%tmp_109 = fpext float %bitcast_ln739_38 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2842 'fpext' 'tmp_109' <Predicate = (!icmp_ln935_38)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2843 [1/3] (3.69ns)   --->   "%tmp_112 = fpext float %bitcast_ln739_14 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2843 'fpext' 'tmp_112' <Predicate = (!icmp_ln935_14)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2844 [1/3] (3.69ns)   --->   "%tmp_114 = fpext float %bitcast_ln739_39 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2844 'fpext' 'tmp_114' <Predicate = (!icmp_ln935_39)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2845 [1/3] (3.69ns)   --->   "%tmp_117 = fpext float %bitcast_ln739_15 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2845 'fpext' 'tmp_117' <Predicate = (!icmp_ln935_15)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2846 [1/3] (3.69ns)   --->   "%tmp_119 = fpext float %bitcast_ln739_40 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2846 'fpext' 'tmp_119' <Predicate = (!icmp_ln935_40)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2847 [1/3] (3.69ns)   --->   "%tmp_122 = fpext float %bitcast_ln739_16 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2847 'fpext' 'tmp_122' <Predicate = (!icmp_ln935_16)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2848 [1/3] (3.69ns)   --->   "%tmp_124 = fpext float %bitcast_ln739_41 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2848 'fpext' 'tmp_124' <Predicate = (!icmp_ln935_41)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2849 [1/3] (3.69ns)   --->   "%tmp_127 = fpext float %bitcast_ln739_17 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2849 'fpext' 'tmp_127' <Predicate = (!icmp_ln935_17)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2850 [1/3] (3.69ns)   --->   "%tmp_129 = fpext float %bitcast_ln739_42 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2850 'fpext' 'tmp_129' <Predicate = (!icmp_ln935_42)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2851 [1/3] (3.69ns)   --->   "%tmp_132 = fpext float %bitcast_ln739_18 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2851 'fpext' 'tmp_132' <Predicate = (!icmp_ln935_18)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2852 [1/3] (3.69ns)   --->   "%tmp_134 = fpext float %bitcast_ln739_43 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2852 'fpext' 'tmp_134' <Predicate = (!icmp_ln935_43)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2853 [1/3] (3.69ns)   --->   "%tmp_137 = fpext float %bitcast_ln739_19 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2853 'fpext' 'tmp_137' <Predicate = (!icmp_ln935_19)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2854 [1/3] (3.69ns)   --->   "%tmp_138 = fpext float %bitcast_ln739_44 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2854 'fpext' 'tmp_138' <Predicate = (!icmp_ln935_44)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2855 [1/3] (3.69ns)   --->   "%tmp_139 = fpext float %bitcast_ln739_20 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2855 'fpext' 'tmp_139' <Predicate = (!icmp_ln935_20)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2856 [1/3] (3.69ns)   --->   "%tmp_140 = fpext float %bitcast_ln739_45 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2856 'fpext' 'tmp_140' <Predicate = (!icmp_ln935_45)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2857 [1/3] (3.69ns)   --->   "%tmp_141 = fpext float %bitcast_ln739_21 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2857 'fpext' 'tmp_141' <Predicate = (!icmp_ln935_21)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2858 [1/3] (3.69ns)   --->   "%tmp_142 = fpext float %bitcast_ln739_46 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2858 'fpext' 'tmp_142' <Predicate = (!icmp_ln935_46)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2859 [1/3] (3.69ns)   --->   "%tmp_143 = fpext float %bitcast_ln739_22 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2859 'fpext' 'tmp_143' <Predicate = (!icmp_ln935_22)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2860 [1/3] (3.69ns)   --->   "%tmp_144 = fpext float %bitcast_ln739_47 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2860 'fpext' 'tmp_144' <Predicate = (!icmp_ln935_47)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2861 [1/3] (3.69ns)   --->   "%tmp_145 = fpext float %bitcast_ln739_23 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2861 'fpext' 'tmp_145' <Predicate = (!icmp_ln935_23)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2862 [1/3] (3.69ns)   --->   "%tmp_146 = fpext float %bitcast_ln739_48 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2862 'fpext' 'tmp_146' <Predicate = (!icmp_ln935_48)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2863 [1/3] (3.69ns)   --->   "%tmp_147 = fpext float %bitcast_ln739_24 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2863 'fpext' 'tmp_147' <Predicate = (!icmp_ln935_24)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2864 [1/3] (3.69ns)   --->   "%tmp_148 = fpext float %bitcast_ln739_49 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2864 'fpext' 'tmp_148' <Predicate = (!icmp_ln935_49)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.75>
ST_16 : Operation 2865 [1/2] (2.75ns)   --->   "%p_ui = call fastcc zeroext i16 @double_to_posit16(double %select_ln36)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2865 'call' 'p_ui' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2866 [1/2] (2.75ns)   --->   "%p_ui_1 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_1)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2866 'call' 'p_ui_1' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2867 [1/1] (1.48ns)   --->   "%select_ln36_2 = select i1 %icmp_ln935_25, double 0.000000e+00, double %tmp_47" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2867 'select' 'select_ln36_2' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2868 [1/1] (1.48ns)   --->   "%select_ln36_3 = select i1 %icmp_ln935_26, double 0.000000e+00, double %tmp_49" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2868 'select' 'select_ln36_3' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2869 [1/1] (1.48ns)   --->   "%select_ln36_4 = select i1 %icmp_ln935_2, double 0.000000e+00, double %tmp_52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2869 'select' 'select_ln36_4' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2870 [1/1] (1.48ns)   --->   "%select_ln36_5 = select i1 %icmp_ln935_27, double 0.000000e+00, double %tmp_54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2870 'select' 'select_ln36_5' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2871 [1/1] (1.48ns)   --->   "%select_ln36_6 = select i1 %icmp_ln935_3, double 0.000000e+00, double %tmp_57" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2871 'select' 'select_ln36_6' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2872 [1/1] (1.48ns)   --->   "%select_ln36_7 = select i1 %icmp_ln935_28, double 0.000000e+00, double %tmp_59" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2872 'select' 'select_ln36_7' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2873 [1/1] (1.48ns)   --->   "%select_ln36_8 = select i1 %icmp_ln935_4, double 0.000000e+00, double %tmp_62" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2873 'select' 'select_ln36_8' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2874 [1/1] (1.48ns)   --->   "%select_ln36_9 = select i1 %icmp_ln935_29, double 0.000000e+00, double %tmp_64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2874 'select' 'select_ln36_9' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2875 [1/1] (1.48ns)   --->   "%select_ln36_10 = select i1 %icmp_ln935_5, double 0.000000e+00, double %tmp_67" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2875 'select' 'select_ln36_10' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2876 [1/1] (1.48ns)   --->   "%select_ln36_11 = select i1 %icmp_ln935_30, double 0.000000e+00, double %tmp_69" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2876 'select' 'select_ln36_11' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2877 [1/1] (1.48ns)   --->   "%select_ln36_12 = select i1 %icmp_ln935_6, double 0.000000e+00, double %tmp_72" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2877 'select' 'select_ln36_12' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2878 [1/1] (1.48ns)   --->   "%select_ln36_13 = select i1 %icmp_ln935_31, double 0.000000e+00, double %tmp_74" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2878 'select' 'select_ln36_13' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2879 [1/1] (1.48ns)   --->   "%select_ln36_14 = select i1 %icmp_ln935_7, double 0.000000e+00, double %tmp_77" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2879 'select' 'select_ln36_14' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2880 [1/1] (1.48ns)   --->   "%select_ln36_15 = select i1 %icmp_ln935_32, double 0.000000e+00, double %tmp_79" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2880 'select' 'select_ln36_15' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2881 [1/1] (1.48ns)   --->   "%select_ln36_16 = select i1 %icmp_ln935_8, double 0.000000e+00, double %tmp_82" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2881 'select' 'select_ln36_16' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2882 [1/1] (1.48ns)   --->   "%select_ln36_17 = select i1 %icmp_ln935_33, double 0.000000e+00, double %tmp_84" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2882 'select' 'select_ln36_17' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2883 [1/1] (1.48ns)   --->   "%select_ln36_18 = select i1 %icmp_ln935_9, double 0.000000e+00, double %tmp_87" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2883 'select' 'select_ln36_18' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2884 [1/1] (1.48ns)   --->   "%select_ln36_19 = select i1 %icmp_ln935_34, double 0.000000e+00, double %tmp_89" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2884 'select' 'select_ln36_19' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2885 [1/1] (1.48ns)   --->   "%select_ln36_20 = select i1 %icmp_ln935_10, double 0.000000e+00, double %tmp_92" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2885 'select' 'select_ln36_20' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2886 [1/1] (1.48ns)   --->   "%select_ln36_21 = select i1 %icmp_ln935_35, double 0.000000e+00, double %tmp_94" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2886 'select' 'select_ln36_21' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2887 [1/1] (1.48ns)   --->   "%select_ln36_22 = select i1 %icmp_ln935_11, double 0.000000e+00, double %tmp_97" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2887 'select' 'select_ln36_22' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2888 [1/1] (1.48ns)   --->   "%select_ln36_23 = select i1 %icmp_ln935_36, double 0.000000e+00, double %tmp_99" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2888 'select' 'select_ln36_23' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2889 [1/1] (1.48ns)   --->   "%select_ln36_24 = select i1 %icmp_ln935_12, double 0.000000e+00, double %tmp_102" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2889 'select' 'select_ln36_24' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2890 [1/1] (1.48ns)   --->   "%select_ln36_25 = select i1 %icmp_ln935_37, double 0.000000e+00, double %tmp_104" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2890 'select' 'select_ln36_25' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2891 [1/1] (1.48ns)   --->   "%select_ln36_26 = select i1 %icmp_ln935_13, double 0.000000e+00, double %tmp_107" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2891 'select' 'select_ln36_26' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2892 [1/1] (1.48ns)   --->   "%select_ln36_27 = select i1 %icmp_ln935_38, double 0.000000e+00, double %tmp_109" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2892 'select' 'select_ln36_27' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2893 [1/1] (1.48ns)   --->   "%select_ln36_28 = select i1 %icmp_ln935_14, double 0.000000e+00, double %tmp_112" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2893 'select' 'select_ln36_28' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2894 [1/1] (1.48ns)   --->   "%select_ln36_29 = select i1 %icmp_ln935_39, double 0.000000e+00, double %tmp_114" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2894 'select' 'select_ln36_29' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2895 [1/1] (1.48ns)   --->   "%select_ln36_30 = select i1 %icmp_ln935_15, double 0.000000e+00, double %tmp_117" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2895 'select' 'select_ln36_30' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2896 [1/1] (1.48ns)   --->   "%select_ln36_31 = select i1 %icmp_ln935_40, double 0.000000e+00, double %tmp_119" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2896 'select' 'select_ln36_31' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2897 [1/1] (1.48ns)   --->   "%select_ln36_32 = select i1 %icmp_ln935_16, double 0.000000e+00, double %tmp_122" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2897 'select' 'select_ln36_32' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2898 [1/1] (1.48ns)   --->   "%select_ln36_33 = select i1 %icmp_ln935_41, double 0.000000e+00, double %tmp_124" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2898 'select' 'select_ln36_33' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2899 [1/1] (1.48ns)   --->   "%select_ln36_34 = select i1 %icmp_ln935_17, double 0.000000e+00, double %tmp_127" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2899 'select' 'select_ln36_34' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2900 [1/1] (1.48ns)   --->   "%select_ln36_35 = select i1 %icmp_ln935_42, double 0.000000e+00, double %tmp_129" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2900 'select' 'select_ln36_35' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2901 [1/1] (1.48ns)   --->   "%select_ln36_36 = select i1 %icmp_ln935_18, double 0.000000e+00, double %tmp_132" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2901 'select' 'select_ln36_36' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2902 [1/1] (1.48ns)   --->   "%select_ln36_37 = select i1 %icmp_ln935_43, double 0.000000e+00, double %tmp_134" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2902 'select' 'select_ln36_37' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2903 [1/1] (1.48ns)   --->   "%select_ln36_38 = select i1 %icmp_ln935_19, double 0.000000e+00, double %tmp_137" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2903 'select' 'select_ln36_38' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2904 [1/1] (1.48ns)   --->   "%select_ln36_39 = select i1 %icmp_ln935_44, double 0.000000e+00, double %tmp_138" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2904 'select' 'select_ln36_39' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2905 [1/1] (1.48ns)   --->   "%select_ln36_40 = select i1 %icmp_ln935_20, double 0.000000e+00, double %tmp_139" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2905 'select' 'select_ln36_40' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2906 [1/1] (1.48ns)   --->   "%select_ln36_41 = select i1 %icmp_ln935_45, double 0.000000e+00, double %tmp_140" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2906 'select' 'select_ln36_41' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2907 [1/1] (1.48ns)   --->   "%select_ln36_42 = select i1 %icmp_ln935_21, double 0.000000e+00, double %tmp_141" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2907 'select' 'select_ln36_42' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2908 [1/1] (1.48ns)   --->   "%select_ln36_43 = select i1 %icmp_ln935_46, double 0.000000e+00, double %tmp_142" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2908 'select' 'select_ln36_43' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2909 [1/1] (1.48ns)   --->   "%select_ln36_44 = select i1 %icmp_ln935_22, double 0.000000e+00, double %tmp_143" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2909 'select' 'select_ln36_44' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2910 [1/1] (1.48ns)   --->   "%select_ln36_45 = select i1 %icmp_ln935_47, double 0.000000e+00, double %tmp_144" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2910 'select' 'select_ln36_45' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2911 [1/1] (1.48ns)   --->   "%select_ln36_46 = select i1 %icmp_ln935_23, double 0.000000e+00, double %tmp_145" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2911 'select' 'select_ln36_46' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2912 [1/1] (1.48ns)   --->   "%select_ln36_47 = select i1 %icmp_ln935_48, double 0.000000e+00, double %tmp_146" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2912 'select' 'select_ln36_47' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2913 [1/1] (1.48ns)   --->   "%select_ln36_48 = select i1 %icmp_ln935_24, double 0.000000e+00, double %tmp_147" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2913 'select' 'select_ln36_48' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2914 [1/1] (1.48ns)   --->   "%select_ln36_49 = select i1 %icmp_ln935_49, double 0.000000e+00, double %tmp_148" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2914 'select' 'select_ln36_49' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.28>
ST_17 : Operation 2915 [2/2] (4.28ns)   --->   "%p_s = call fastcc i16 @posit16_multiply(i16 %p_ui, i16 %p_ui_1)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 2915 'call' 'p_s' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2916 [2/2] (3.12ns)   --->   "%p_ui_2 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_2)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2916 'call' 'p_ui_2' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2917 [2/2] (3.12ns)   --->   "%p_ui_3 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_3)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2917 'call' 'p_ui_3' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2918 [2/2] (3.12ns)   --->   "%p_ui_4 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_4)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2918 'call' 'p_ui_4' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2919 [2/2] (3.12ns)   --->   "%p_ui_5 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_5)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2919 'call' 'p_ui_5' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2920 [2/2] (3.12ns)   --->   "%p_ui_6 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_6)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2920 'call' 'p_ui_6' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2921 [2/2] (3.12ns)   --->   "%p_ui_7 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_7)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2921 'call' 'p_ui_7' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2922 [2/2] (3.12ns)   --->   "%p_ui_8 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_8)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2922 'call' 'p_ui_8' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2923 [2/2] (3.12ns)   --->   "%p_ui_9 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_9)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2923 'call' 'p_ui_9' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2924 [2/2] (3.12ns)   --->   "%p_ui_10 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_10)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2924 'call' 'p_ui_10' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2925 [2/2] (3.12ns)   --->   "%p_ui_11 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_11)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2925 'call' 'p_ui_11' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2926 [2/2] (3.12ns)   --->   "%p_ui_12 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_12)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2926 'call' 'p_ui_12' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2927 [2/2] (3.12ns)   --->   "%p_ui_13 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_13)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2927 'call' 'p_ui_13' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2928 [2/2] (3.12ns)   --->   "%p_ui_14 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_14)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2928 'call' 'p_ui_14' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2929 [2/2] (3.12ns)   --->   "%p_ui_15 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2929 'call' 'p_ui_15' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2930 [2/2] (3.12ns)   --->   "%p_ui_16 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_16)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2930 'call' 'p_ui_16' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2931 [2/2] (3.12ns)   --->   "%p_ui_17 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_17)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2931 'call' 'p_ui_17' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2932 [2/2] (3.12ns)   --->   "%p_ui_18 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_18)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2932 'call' 'p_ui_18' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2933 [2/2] (3.12ns)   --->   "%p_ui_19 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_19)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2933 'call' 'p_ui_19' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2934 [2/2] (3.12ns)   --->   "%p_ui_20 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_20)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2934 'call' 'p_ui_20' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2935 [2/2] (3.12ns)   --->   "%p_ui_21 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_21)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2935 'call' 'p_ui_21' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2936 [2/2] (3.12ns)   --->   "%p_ui_22 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_22)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2936 'call' 'p_ui_22' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2937 [2/2] (3.12ns)   --->   "%p_ui_23 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_23)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2937 'call' 'p_ui_23' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2938 [2/2] (3.12ns)   --->   "%p_ui_24 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_24)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2938 'call' 'p_ui_24' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2939 [2/2] (3.12ns)   --->   "%p_ui_25 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2939 'call' 'p_ui_25' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2940 [2/2] (3.12ns)   --->   "%p_ui_26 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_26)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2940 'call' 'p_ui_26' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2941 [2/2] (3.12ns)   --->   "%p_ui_27 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_27)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2941 'call' 'p_ui_27' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2942 [2/2] (3.12ns)   --->   "%p_ui_28 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_28)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2942 'call' 'p_ui_28' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2943 [2/2] (3.12ns)   --->   "%p_ui_29 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_29)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2943 'call' 'p_ui_29' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2944 [2/2] (3.12ns)   --->   "%p_ui_30 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_30)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2944 'call' 'p_ui_30' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2945 [2/2] (3.12ns)   --->   "%p_ui_31 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2945 'call' 'p_ui_31' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2946 [2/2] (3.12ns)   --->   "%p_ui_32 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_32)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2946 'call' 'p_ui_32' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2947 [2/2] (3.12ns)   --->   "%p_ui_33 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_33)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2947 'call' 'p_ui_33' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2948 [2/2] (3.12ns)   --->   "%p_ui_34 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_34)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2948 'call' 'p_ui_34' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2949 [2/2] (3.12ns)   --->   "%p_ui_35 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_35)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2949 'call' 'p_ui_35' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2950 [2/2] (3.12ns)   --->   "%p_ui_36 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_36)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2950 'call' 'p_ui_36' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2951 [2/2] (3.12ns)   --->   "%p_ui_37 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_37)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2951 'call' 'p_ui_37' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2952 [2/2] (3.12ns)   --->   "%p_ui_38 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_38)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2952 'call' 'p_ui_38' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2953 [2/2] (3.12ns)   --->   "%p_ui_39 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_39)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2953 'call' 'p_ui_39' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2954 [2/2] (3.12ns)   --->   "%p_ui_40 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_40)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2954 'call' 'p_ui_40' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2955 [2/2] (3.12ns)   --->   "%p_ui_41 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_41)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2955 'call' 'p_ui_41' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2956 [2/2] (3.12ns)   --->   "%p_ui_42 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_42)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2956 'call' 'p_ui_42' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2957 [2/2] (3.12ns)   --->   "%p_ui_43 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_43)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2957 'call' 'p_ui_43' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2958 [2/2] (3.12ns)   --->   "%p_ui_44 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_44)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2958 'call' 'p_ui_44' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2959 [2/2] (3.12ns)   --->   "%p_ui_45 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_45)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2959 'call' 'p_ui_45' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2960 [2/2] (3.12ns)   --->   "%p_ui_46 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_46)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2960 'call' 'p_ui_46' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2961 [2/2] (3.12ns)   --->   "%p_ui_47 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_47)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2961 'call' 'p_ui_47' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2962 [2/2] (3.12ns)   --->   "%p_ui_48 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_48)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2962 'call' 'p_ui_48' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2963 [2/2] (3.12ns)   --->   "%p_ui_49 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_49)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2963 'call' 'p_ui_49' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 2.75>
ST_18 : Operation 2964 [1/2] (2.75ns)   --->   "%p_s = call fastcc i16 @posit16_multiply(i16 %p_ui, i16 %p_ui_1)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 2964 'call' 'p_s' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2965 [1/2] (2.75ns)   --->   "%p_ui_2 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_2)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2965 'call' 'p_ui_2' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2966 [1/2] (2.75ns)   --->   "%p_ui_3 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_3)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2966 'call' 'p_ui_3' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2967 [1/2] (2.75ns)   --->   "%p_ui_4 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_4)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2967 'call' 'p_ui_4' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2968 [1/2] (2.75ns)   --->   "%p_ui_5 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_5)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2968 'call' 'p_ui_5' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2969 [1/2] (2.75ns)   --->   "%p_ui_6 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_6)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2969 'call' 'p_ui_6' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2970 [1/2] (2.75ns)   --->   "%p_ui_7 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_7)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2970 'call' 'p_ui_7' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2971 [1/2] (2.75ns)   --->   "%p_ui_8 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_8)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2971 'call' 'p_ui_8' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2972 [1/2] (2.75ns)   --->   "%p_ui_9 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_9)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2972 'call' 'p_ui_9' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2973 [1/2] (2.75ns)   --->   "%p_ui_10 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_10)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2973 'call' 'p_ui_10' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2974 [1/2] (2.75ns)   --->   "%p_ui_11 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_11)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2974 'call' 'p_ui_11' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2975 [1/2] (2.75ns)   --->   "%p_ui_12 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_12)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2975 'call' 'p_ui_12' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2976 [1/2] (2.75ns)   --->   "%p_ui_13 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_13)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2976 'call' 'p_ui_13' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2977 [1/2] (2.75ns)   --->   "%p_ui_14 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_14)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2977 'call' 'p_ui_14' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2978 [1/2] (2.75ns)   --->   "%p_ui_15 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2978 'call' 'p_ui_15' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2979 [1/2] (2.75ns)   --->   "%p_ui_16 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_16)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2979 'call' 'p_ui_16' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2980 [1/2] (2.75ns)   --->   "%p_ui_17 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_17)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2980 'call' 'p_ui_17' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2981 [1/2] (2.75ns)   --->   "%p_ui_18 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_18)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2981 'call' 'p_ui_18' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2982 [1/2] (2.75ns)   --->   "%p_ui_19 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_19)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2982 'call' 'p_ui_19' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2983 [1/2] (2.75ns)   --->   "%p_ui_20 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_20)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2983 'call' 'p_ui_20' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2984 [1/2] (2.75ns)   --->   "%p_ui_21 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_21)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2984 'call' 'p_ui_21' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2985 [1/2] (2.75ns)   --->   "%p_ui_22 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_22)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2985 'call' 'p_ui_22' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2986 [1/2] (2.75ns)   --->   "%p_ui_23 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_23)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2986 'call' 'p_ui_23' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2987 [1/2] (2.75ns)   --->   "%p_ui_24 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_24)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2987 'call' 'p_ui_24' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2988 [1/2] (2.75ns)   --->   "%p_ui_25 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2988 'call' 'p_ui_25' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2989 [1/2] (2.75ns)   --->   "%p_ui_26 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_26)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2989 'call' 'p_ui_26' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2990 [1/2] (2.75ns)   --->   "%p_ui_27 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_27)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2990 'call' 'p_ui_27' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2991 [1/2] (2.75ns)   --->   "%p_ui_28 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_28)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2991 'call' 'p_ui_28' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2992 [1/2] (2.75ns)   --->   "%p_ui_29 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_29)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2992 'call' 'p_ui_29' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2993 [1/2] (2.75ns)   --->   "%p_ui_30 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_30)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2993 'call' 'p_ui_30' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2994 [1/2] (2.75ns)   --->   "%p_ui_31 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2994 'call' 'p_ui_31' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2995 [1/2] (2.75ns)   --->   "%p_ui_32 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_32)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2995 'call' 'p_ui_32' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2996 [1/2] (2.75ns)   --->   "%p_ui_33 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_33)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2996 'call' 'p_ui_33' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2997 [1/2] (2.75ns)   --->   "%p_ui_34 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_34)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2997 'call' 'p_ui_34' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2998 [1/2] (2.75ns)   --->   "%p_ui_35 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_35)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 2998 'call' 'p_ui_35' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2999 [1/2] (2.75ns)   --->   "%p_ui_36 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_36)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 2999 'call' 'p_ui_36' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 3000 [1/2] (2.75ns)   --->   "%p_ui_37 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_37)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 3000 'call' 'p_ui_37' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 3001 [1/2] (2.75ns)   --->   "%p_ui_38 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_38)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 3001 'call' 'p_ui_38' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 3002 [1/2] (2.75ns)   --->   "%p_ui_39 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_39)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 3002 'call' 'p_ui_39' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 3003 [1/2] (2.75ns)   --->   "%p_ui_40 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_40)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 3003 'call' 'p_ui_40' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 3004 [1/2] (2.75ns)   --->   "%p_ui_41 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_41)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 3004 'call' 'p_ui_41' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 3005 [1/2] (2.75ns)   --->   "%p_ui_42 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_42)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 3005 'call' 'p_ui_42' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 3006 [1/2] (2.75ns)   --->   "%p_ui_43 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_43)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 3006 'call' 'p_ui_43' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 3007 [1/2] (2.75ns)   --->   "%p_ui_44 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_44)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 3007 'call' 'p_ui_44' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 3008 [1/2] (2.75ns)   --->   "%p_ui_45 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_45)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 3008 'call' 'p_ui_45' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 3009 [1/2] (2.75ns)   --->   "%p_ui_46 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_46)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 3009 'call' 'p_ui_46' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 3010 [1/2] (2.75ns)   --->   "%p_ui_47 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_47)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 3010 'call' 'p_ui_47' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 3011 [1/2] (2.75ns)   --->   "%p_ui_48 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_48)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213]   --->   Operation 3011 'call' 'p_ui_48' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 3012 [1/2] (2.75ns)   --->   "%p_ui_49 = call fastcc zeroext i16 @double_to_posit16(double %select_ln36_49)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214]   --->   Operation 3012 'call' 'p_ui_49' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 4.28>
ST_19 : Operation 3013 [2/2] (4.28ns)   --->   "%tmp_i4 = call fastcc double @posit16_to_double(i16 zeroext %p_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3013 'call' 'tmp_i4' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3014 [2/2] (4.28ns)   --->   "%p_011_1 = call fastcc i16 @posit16_multiply(i16 %p_ui_2, i16 %p_ui_3)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3014 'call' 'p_011_1' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3015 [2/2] (4.28ns)   --->   "%p_011_2 = call fastcc i16 @posit16_multiply(i16 %p_ui_4, i16 %p_ui_5)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3015 'call' 'p_011_2' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3016 [2/2] (4.28ns)   --->   "%p_011_3 = call fastcc i16 @posit16_multiply(i16 %p_ui_6, i16 %p_ui_7)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3016 'call' 'p_011_3' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3017 [2/2] (4.28ns)   --->   "%p_011_4 = call fastcc i16 @posit16_multiply(i16 %p_ui_8, i16 %p_ui_9)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3017 'call' 'p_011_4' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3018 [2/2] (4.28ns)   --->   "%p_011_5 = call fastcc i16 @posit16_multiply(i16 %p_ui_10, i16 %p_ui_11)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3018 'call' 'p_011_5' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3019 [2/2] (4.28ns)   --->   "%p_011_6 = call fastcc i16 @posit16_multiply(i16 %p_ui_12, i16 %p_ui_13)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3019 'call' 'p_011_6' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3020 [2/2] (4.28ns)   --->   "%p_011_7 = call fastcc i16 @posit16_multiply(i16 %p_ui_14, i16 %p_ui_15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3020 'call' 'p_011_7' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3021 [2/2] (4.28ns)   --->   "%p_011_8 = call fastcc i16 @posit16_multiply(i16 %p_ui_16, i16 %p_ui_17)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3021 'call' 'p_011_8' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3022 [2/2] (4.28ns)   --->   "%p_011_9 = call fastcc i16 @posit16_multiply(i16 %p_ui_18, i16 %p_ui_19)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3022 'call' 'p_011_9' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3023 [2/2] (4.28ns)   --->   "%p_011_s = call fastcc i16 @posit16_multiply(i16 %p_ui_20, i16 %p_ui_21)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3023 'call' 'p_011_s' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3024 [2/2] (4.28ns)   --->   "%p_011_10 = call fastcc i16 @posit16_multiply(i16 %p_ui_22, i16 %p_ui_23)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3024 'call' 'p_011_10' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3025 [2/2] (4.28ns)   --->   "%p_011_11 = call fastcc i16 @posit16_multiply(i16 %p_ui_24, i16 %p_ui_25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3025 'call' 'p_011_11' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3026 [2/2] (4.28ns)   --->   "%p_011_12 = call fastcc i16 @posit16_multiply(i16 %p_ui_26, i16 %p_ui_27)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3026 'call' 'p_011_12' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3027 [2/2] (4.28ns)   --->   "%p_011_13 = call fastcc i16 @posit16_multiply(i16 %p_ui_28, i16 %p_ui_29)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3027 'call' 'p_011_13' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3028 [2/2] (4.28ns)   --->   "%p_011_14 = call fastcc i16 @posit16_multiply(i16 %p_ui_30, i16 %p_ui_31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3028 'call' 'p_011_14' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3029 [2/2] (4.28ns)   --->   "%p_011_15 = call fastcc i16 @posit16_multiply(i16 %p_ui_32, i16 %p_ui_33)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3029 'call' 'p_011_15' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3030 [2/2] (4.28ns)   --->   "%p_011_16 = call fastcc i16 @posit16_multiply(i16 %p_ui_34, i16 %p_ui_35)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3030 'call' 'p_011_16' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3031 [2/2] (4.28ns)   --->   "%p_011_17 = call fastcc i16 @posit16_multiply(i16 %p_ui_36, i16 %p_ui_37)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3031 'call' 'p_011_17' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3032 [2/2] (4.28ns)   --->   "%p_011_18 = call fastcc i16 @posit16_multiply(i16 %p_ui_38, i16 %p_ui_39)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3032 'call' 'p_011_18' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3033 [2/2] (4.28ns)   --->   "%p_011_19 = call fastcc i16 @posit16_multiply(i16 %p_ui_40, i16 %p_ui_41)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3033 'call' 'p_011_19' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3034 [2/2] (4.28ns)   --->   "%p_011_20 = call fastcc i16 @posit16_multiply(i16 %p_ui_42, i16 %p_ui_43)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3034 'call' 'p_011_20' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3035 [2/2] (4.28ns)   --->   "%p_011_21 = call fastcc i16 @posit16_multiply(i16 %p_ui_44, i16 %p_ui_45)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3035 'call' 'p_011_21' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3036 [2/2] (4.28ns)   --->   "%p_011_22 = call fastcc i16 @posit16_multiply(i16 %p_ui_46, i16 %p_ui_47)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3036 'call' 'p_011_22' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 3037 [2/2] (4.28ns)   --->   "%p_011_23 = call fastcc i16 @posit16_multiply(i16 %p_ui_48, i16 %p_ui_49)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3037 'call' 'p_011_23' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.85>
ST_20 : Operation 3038 [1/2] (2.85ns)   --->   "%tmp_i4 = call fastcc double @posit16_to_double(i16 zeroext %p_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3038 'call' 'tmp_i4' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3039 [1/2] (2.75ns)   --->   "%p_011_1 = call fastcc i16 @posit16_multiply(i16 %p_ui_2, i16 %p_ui_3)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3039 'call' 'p_011_1' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3040 [1/2] (2.75ns)   --->   "%p_011_2 = call fastcc i16 @posit16_multiply(i16 %p_ui_4, i16 %p_ui_5)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3040 'call' 'p_011_2' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3041 [1/2] (2.75ns)   --->   "%p_011_3 = call fastcc i16 @posit16_multiply(i16 %p_ui_6, i16 %p_ui_7)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3041 'call' 'p_011_3' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3042 [1/2] (2.75ns)   --->   "%p_011_4 = call fastcc i16 @posit16_multiply(i16 %p_ui_8, i16 %p_ui_9)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3042 'call' 'p_011_4' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3043 [1/2] (2.75ns)   --->   "%p_011_5 = call fastcc i16 @posit16_multiply(i16 %p_ui_10, i16 %p_ui_11)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3043 'call' 'p_011_5' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3044 [1/2] (2.75ns)   --->   "%p_011_6 = call fastcc i16 @posit16_multiply(i16 %p_ui_12, i16 %p_ui_13)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3044 'call' 'p_011_6' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3045 [1/2] (2.75ns)   --->   "%p_011_7 = call fastcc i16 @posit16_multiply(i16 %p_ui_14, i16 %p_ui_15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3045 'call' 'p_011_7' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3046 [1/2] (2.75ns)   --->   "%p_011_8 = call fastcc i16 @posit16_multiply(i16 %p_ui_16, i16 %p_ui_17)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3046 'call' 'p_011_8' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3047 [1/2] (2.75ns)   --->   "%p_011_9 = call fastcc i16 @posit16_multiply(i16 %p_ui_18, i16 %p_ui_19)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3047 'call' 'p_011_9' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3048 [1/2] (2.75ns)   --->   "%p_011_s = call fastcc i16 @posit16_multiply(i16 %p_ui_20, i16 %p_ui_21)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3048 'call' 'p_011_s' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3049 [1/2] (2.75ns)   --->   "%p_011_10 = call fastcc i16 @posit16_multiply(i16 %p_ui_22, i16 %p_ui_23)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3049 'call' 'p_011_10' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3050 [1/2] (2.75ns)   --->   "%p_011_11 = call fastcc i16 @posit16_multiply(i16 %p_ui_24, i16 %p_ui_25)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3050 'call' 'p_011_11' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3051 [1/2] (2.75ns)   --->   "%p_011_12 = call fastcc i16 @posit16_multiply(i16 %p_ui_26, i16 %p_ui_27)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3051 'call' 'p_011_12' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3052 [1/2] (2.75ns)   --->   "%p_011_13 = call fastcc i16 @posit16_multiply(i16 %p_ui_28, i16 %p_ui_29)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3052 'call' 'p_011_13' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3053 [1/2] (2.75ns)   --->   "%p_011_14 = call fastcc i16 @posit16_multiply(i16 %p_ui_30, i16 %p_ui_31)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3053 'call' 'p_011_14' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3054 [1/2] (2.75ns)   --->   "%p_011_15 = call fastcc i16 @posit16_multiply(i16 %p_ui_32, i16 %p_ui_33)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3054 'call' 'p_011_15' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3055 [1/2] (2.75ns)   --->   "%p_011_16 = call fastcc i16 @posit16_multiply(i16 %p_ui_34, i16 %p_ui_35)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3055 'call' 'p_011_16' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3056 [1/2] (2.75ns)   --->   "%p_011_17 = call fastcc i16 @posit16_multiply(i16 %p_ui_36, i16 %p_ui_37)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3056 'call' 'p_011_17' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3057 [1/2] (2.75ns)   --->   "%p_011_18 = call fastcc i16 @posit16_multiply(i16 %p_ui_38, i16 %p_ui_39)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3057 'call' 'p_011_18' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3058 [1/2] (2.75ns)   --->   "%p_011_19 = call fastcc i16 @posit16_multiply(i16 %p_ui_40, i16 %p_ui_41)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3058 'call' 'p_011_19' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3059 [1/2] (2.75ns)   --->   "%p_011_20 = call fastcc i16 @posit16_multiply(i16 %p_ui_42, i16 %p_ui_43)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3059 'call' 'p_011_20' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3060 [1/2] (2.75ns)   --->   "%p_011_21 = call fastcc i16 @posit16_multiply(i16 %p_ui_44, i16 %p_ui_45)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3060 'call' 'p_011_21' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3061 [1/2] (2.75ns)   --->   "%p_011_22 = call fastcc i16 @posit16_multiply(i16 %p_ui_46, i16 %p_ui_47)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3061 'call' 'p_011_22' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 3062 [1/2] (2.75ns)   --->   "%p_011_23 = call fastcc i16 @posit16_multiply(i16 %p_ui_48, i16 %p_ui_49)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215]   --->   Operation 3062 'call' 'p_011_23' <Predicate = true> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 4.28>
ST_21 : Operation 3063 [1/1] (0.00ns)   --->   "%bitcast_ln696 = bitcast double %tmp_i4 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3063 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3064 [1/1] (0.00ns)   --->   "%trunc_ln557 = trunc i64 %bitcast_ln696 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3064 'trunc' 'trunc_ln557' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3065 [1/1] (0.00ns)   --->   "%tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3065 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3066 [1/1] (0.00ns)   --->   "%p_Result_31 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3066 'partselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3067 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %p_Result_31 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3067 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3068 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %bitcast_ln696 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3068 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3069 [1/1] (0.00ns)   --->   "%tmp_26 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3069 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3070 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %tmp_26 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3070 'zext' 'zext_ln569' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3071 [1/1] (3.23ns)   --->   "%sub_ln461 = sub i54 0, %zext_ln569" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3071 'sub' 'sub_ln461' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3072 [1/1] (0.94ns)   --->   "%select_ln570 = select i1 %tmp_157, i54 %sub_ln461, i54 %zext_ln569" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3072 'select' 'select_ln570' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3073 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln557, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3073 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3074 [1/1] (1.54ns)   --->   "%sub_ln575 = sub i12 1075, %zext_ln461" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3074 'sub' 'sub_ln575' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3075 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %sub_ln575, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3075 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3076 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -25, %sub_ln575" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3076 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3077 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 25, %sub_ln575" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3077 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3078 [1/1] (0.69ns)   --->   "%select_ln581 = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3078 'select' 'select_ln581' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3079 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %select_ln570 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3079 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3080 [2/2] (4.28ns)   --->   "%tmp_i7 = call fastcc double @posit16_to_double(i16 zeroext %p_011_1)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3080 'call' 'tmp_i7' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3081 [2/2] (4.28ns)   --->   "%tmp_i = call fastcc double @posit16_to_double(i16 zeroext %p_011_2)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3081 'call' 'tmp_i' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3082 [2/2] (4.28ns)   --->   "%tmp_i1 = call fastcc double @posit16_to_double(i16 zeroext %p_011_3)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3082 'call' 'tmp_i1' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3083 [2/2] (4.28ns)   --->   "%tmp_i2 = call fastcc double @posit16_to_double(i16 zeroext %p_011_4)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3083 'call' 'tmp_i2' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3084 [2/2] (4.28ns)   --->   "%tmp_i3 = call fastcc double @posit16_to_double(i16 zeroext %p_011_5)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3084 'call' 'tmp_i3' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3085 [2/2] (4.28ns)   --->   "%tmp_i5 = call fastcc double @posit16_to_double(i16 zeroext %p_011_6)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3085 'call' 'tmp_i5' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3086 [2/2] (4.28ns)   --->   "%tmp_i6 = call fastcc double @posit16_to_double(i16 zeroext %p_011_7)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3086 'call' 'tmp_i6' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3087 [2/2] (4.28ns)   --->   "%tmp_i8 = call fastcc double @posit16_to_double(i16 zeroext %p_011_8)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3087 'call' 'tmp_i8' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3088 [2/2] (4.28ns)   --->   "%tmp_i9 = call fastcc double @posit16_to_double(i16 zeroext %p_011_9)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3088 'call' 'tmp_i9' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3089 [2/2] (4.28ns)   --->   "%tmp_i10 = call fastcc double @posit16_to_double(i16 zeroext %p_011_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3089 'call' 'tmp_i10' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3090 [2/2] (4.28ns)   --->   "%tmp_i11 = call fastcc double @posit16_to_double(i16 zeroext %p_011_10)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3090 'call' 'tmp_i11' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3091 [2/2] (4.28ns)   --->   "%tmp_i12 = call fastcc double @posit16_to_double(i16 zeroext %p_011_11)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3091 'call' 'tmp_i12' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3092 [2/2] (4.28ns)   --->   "%tmp_i13 = call fastcc double @posit16_to_double(i16 zeroext %p_011_12)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3092 'call' 'tmp_i13' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3093 [2/2] (4.28ns)   --->   "%tmp_i14 = call fastcc double @posit16_to_double(i16 zeroext %p_011_13)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3093 'call' 'tmp_i14' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3094 [2/2] (4.28ns)   --->   "%tmp_i15 = call fastcc double @posit16_to_double(i16 zeroext %p_011_14)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3094 'call' 'tmp_i15' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3095 [2/2] (4.28ns)   --->   "%tmp_i16 = call fastcc double @posit16_to_double(i16 zeroext %p_011_15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3095 'call' 'tmp_i16' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3096 [2/2] (4.28ns)   --->   "%tmp_i17 = call fastcc double @posit16_to_double(i16 zeroext %p_011_16)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3096 'call' 'tmp_i17' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3097 [2/2] (4.28ns)   --->   "%tmp_i18 = call fastcc double @posit16_to_double(i16 zeroext %p_011_17)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3097 'call' 'tmp_i18' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3098 [2/2] (4.28ns)   --->   "%tmp_i19 = call fastcc double @posit16_to_double(i16 zeroext %p_011_18)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3098 'call' 'tmp_i19' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3099 [2/2] (4.28ns)   --->   "%tmp_i20 = call fastcc double @posit16_to_double(i16 zeroext %p_011_19)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3099 'call' 'tmp_i20' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3100 [2/2] (4.28ns)   --->   "%tmp_i21 = call fastcc double @posit16_to_double(i16 zeroext %p_011_20)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3100 'call' 'tmp_i21' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3101 [2/2] (4.28ns)   --->   "%tmp_i22 = call fastcc double @posit16_to_double(i16 zeroext %p_011_21)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3101 'call' 'tmp_i22' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3102 [2/2] (4.28ns)   --->   "%tmp_i23 = call fastcc double @posit16_to_double(i16 zeroext %p_011_22)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3102 'call' 'tmp_i23' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 3103 [2/2] (4.28ns)   --->   "%tmp_i24 = call fastcc double @posit16_to_double(i16 zeroext %p_011_23)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3103 'call' 'tmp_i24' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 3.88>
ST_22 : Operation 3104 [1/1] (0.00ns)   --->   "%sext_ln581_1 = sext i12 %select_ln581 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3104 'sext' 'sext_ln581_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3105 [1/1] (0.00ns)   --->   "%zext_ln586 = zext i32 %sext_ln581_1 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3105 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3106 [2/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %select_ln570, %zext_ln586" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3106 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3107 [1/1] (1.99ns)   --->   "%icmp_ln591 = icmp sgt i12 %add_ln581, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3107 'icmp' 'icmp_ln591' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3108 [1/2] (2.85ns)   --->   "%tmp_i7 = call fastcc double @posit16_to_double(i16 zeroext %p_011_1)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3108 'call' 'tmp_i7' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3109 [1/2] (2.85ns)   --->   "%tmp_i = call fastcc double @posit16_to_double(i16 zeroext %p_011_2)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3109 'call' 'tmp_i' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3110 [1/2] (2.85ns)   --->   "%tmp_i1 = call fastcc double @posit16_to_double(i16 zeroext %p_011_3)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3110 'call' 'tmp_i1' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3111 [1/2] (2.85ns)   --->   "%tmp_i2 = call fastcc double @posit16_to_double(i16 zeroext %p_011_4)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3111 'call' 'tmp_i2' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3112 [1/2] (2.85ns)   --->   "%tmp_i3 = call fastcc double @posit16_to_double(i16 zeroext %p_011_5)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3112 'call' 'tmp_i3' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3113 [1/2] (2.85ns)   --->   "%tmp_i5 = call fastcc double @posit16_to_double(i16 zeroext %p_011_6)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3113 'call' 'tmp_i5' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3114 [1/2] (2.85ns)   --->   "%tmp_i6 = call fastcc double @posit16_to_double(i16 zeroext %p_011_7)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3114 'call' 'tmp_i6' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3115 [1/2] (2.85ns)   --->   "%tmp_i8 = call fastcc double @posit16_to_double(i16 zeroext %p_011_8)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3115 'call' 'tmp_i8' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3116 [1/2] (2.85ns)   --->   "%tmp_i9 = call fastcc double @posit16_to_double(i16 zeroext %p_011_9)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3116 'call' 'tmp_i9' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3117 [1/2] (2.85ns)   --->   "%tmp_i10 = call fastcc double @posit16_to_double(i16 zeroext %p_011_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3117 'call' 'tmp_i10' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3118 [1/2] (2.85ns)   --->   "%tmp_i11 = call fastcc double @posit16_to_double(i16 zeroext %p_011_10)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3118 'call' 'tmp_i11' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3119 [1/2] (2.85ns)   --->   "%tmp_i12 = call fastcc double @posit16_to_double(i16 zeroext %p_011_11)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3119 'call' 'tmp_i12' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3120 [1/2] (2.85ns)   --->   "%tmp_i13 = call fastcc double @posit16_to_double(i16 zeroext %p_011_12)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3120 'call' 'tmp_i13' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3121 [1/2] (2.85ns)   --->   "%tmp_i14 = call fastcc double @posit16_to_double(i16 zeroext %p_011_13)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3121 'call' 'tmp_i14' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3122 [1/2] (2.85ns)   --->   "%tmp_i15 = call fastcc double @posit16_to_double(i16 zeroext %p_011_14)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3122 'call' 'tmp_i15' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3123 [1/2] (2.85ns)   --->   "%tmp_i16 = call fastcc double @posit16_to_double(i16 zeroext %p_011_15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3123 'call' 'tmp_i16' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3124 [1/2] (2.85ns)   --->   "%tmp_i17 = call fastcc double @posit16_to_double(i16 zeroext %p_011_16)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3124 'call' 'tmp_i17' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3125 [1/2] (2.85ns)   --->   "%tmp_i18 = call fastcc double @posit16_to_double(i16 zeroext %p_011_17)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3125 'call' 'tmp_i18' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3126 [1/2] (2.85ns)   --->   "%tmp_i19 = call fastcc double @posit16_to_double(i16 zeroext %p_011_18)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3126 'call' 'tmp_i19' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3127 [1/2] (2.85ns)   --->   "%tmp_i20 = call fastcc double @posit16_to_double(i16 zeroext %p_011_19)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3127 'call' 'tmp_i20' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3128 [1/2] (2.85ns)   --->   "%tmp_i21 = call fastcc double @posit16_to_double(i16 zeroext %p_011_20)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3128 'call' 'tmp_i21' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3129 [1/2] (2.85ns)   --->   "%tmp_i22 = call fastcc double @posit16_to_double(i16 zeroext %p_011_21)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3129 'call' 'tmp_i22' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3130 [1/2] (2.85ns)   --->   "%tmp_i23 = call fastcc double @posit16_to_double(i16 zeroext %p_011_22)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3130 'call' 'tmp_i23' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 3131 [1/2] (2.85ns)   --->   "%tmp_i24 = call fastcc double @posit16_to_double(i16 zeroext %p_011_23)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3131 'call' 'tmp_i24' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 4.23>
ST_23 : Operation 3132 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %sub_ln575, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3132 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3133 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %select_ln581, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3133 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3134 [1/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %select_ln570, %zext_ln586" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3134 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3135 [1/1] (0.00ns)   --->   "%bitcast_ln696_1 = bitcast double %tmp_i7 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3135 'bitcast' 'bitcast_ln696_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3136 [1/1] (0.00ns)   --->   "%trunc_ln557_1 = trunc i64 %bitcast_ln696_1 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3136 'trunc' 'trunc_ln557_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3137 [1/1] (0.00ns)   --->   "%tmp_167 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3137 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3138 [1/1] (0.00ns)   --->   "%p_Result_112_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_1, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3138 'partselect' 'p_Result_112_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3139 [1/1] (0.00ns)   --->   "%zext_ln461_1 = zext i11 %p_Result_112_1 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3139 'zext' 'zext_ln461_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3140 [1/1] (0.00ns)   --->   "%trunc_ln565_1 = trunc i64 %bitcast_ln696_1 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3140 'trunc' 'trunc_ln565_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3141 [1/1] (0.00ns)   --->   "%tmp_29 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_1)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3141 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3142 [1/1] (0.00ns)   --->   "%zext_ln569_1 = zext i53 %tmp_29 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3142 'zext' 'zext_ln569_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3143 [1/1] (3.23ns)   --->   "%sub_ln461_1 = sub i54 0, %zext_ln569_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3143 'sub' 'sub_ln461_1' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3144 [1/1] (0.94ns)   --->   "%select_ln570_1 = select i1 %tmp_167, i54 %sub_ln461_1, i54 %zext_ln569_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3144 'select' 'select_ln570_1' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3145 [1/1] (2.78ns)   --->   "%icmp_ln571_1 = icmp eq i63 %trunc_ln557_1, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3145 'icmp' 'icmp_ln571_1' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3146 [1/1] (1.54ns)   --->   "%sub_ln575_1 = sub i12 1075, %zext_ln461_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3146 'sub' 'sub_ln575_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3147 [1/1] (1.99ns)   --->   "%icmp_ln581_1 = icmp sgt i12 %sub_ln575_1, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3147 'icmp' 'icmp_ln581_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3148 [1/1] (1.54ns)   --->   "%add_ln581_1 = add i12 -25, %sub_ln575_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3148 'add' 'add_ln581_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3149 [1/1] (1.54ns)   --->   "%sub_ln581_1 = sub i12 25, %sub_ln575_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3149 'sub' 'sub_ln581_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3150 [1/1] (0.69ns)   --->   "%select_ln581_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3150 'select' 'select_ln581_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3151 [1/1] (0.00ns)   --->   "%trunc_ln583_1 = trunc i54 %select_ln570_1 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3151 'trunc' 'trunc_ln583_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3152 [1/1] (0.00ns)   --->   "%bitcast_ln696_2 = bitcast double %tmp_i to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3152 'bitcast' 'bitcast_ln696_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3153 [1/1] (0.00ns)   --->   "%trunc_ln557_2 = trunc i64 %bitcast_ln696_2 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3153 'trunc' 'trunc_ln557_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3154 [1/1] (0.00ns)   --->   "%tmp_177 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_2, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3154 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3155 [1/1] (0.00ns)   --->   "%p_Result_112_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_2, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3155 'partselect' 'p_Result_112_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3156 [1/1] (0.00ns)   --->   "%zext_ln461_2 = zext i11 %p_Result_112_2 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3156 'zext' 'zext_ln461_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3157 [1/1] (0.00ns)   --->   "%trunc_ln565_2 = trunc i64 %bitcast_ln696_2 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3157 'trunc' 'trunc_ln565_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3158 [1/1] (0.00ns)   --->   "%tmp_32 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_2)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3158 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3159 [1/1] (0.00ns)   --->   "%zext_ln569_2 = zext i53 %tmp_32 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3159 'zext' 'zext_ln569_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3160 [1/1] (3.23ns)   --->   "%sub_ln461_2 = sub i54 0, %zext_ln569_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3160 'sub' 'sub_ln461_2' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3161 [1/1] (0.94ns)   --->   "%select_ln570_2 = select i1 %tmp_177, i54 %sub_ln461_2, i54 %zext_ln569_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3161 'select' 'select_ln570_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3162 [1/1] (2.78ns)   --->   "%icmp_ln571_2 = icmp eq i63 %trunc_ln557_2, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3162 'icmp' 'icmp_ln571_2' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3163 [1/1] (1.54ns)   --->   "%sub_ln575_2 = sub i12 1075, %zext_ln461_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3163 'sub' 'sub_ln575_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3164 [1/1] (1.99ns)   --->   "%icmp_ln581_2 = icmp sgt i12 %sub_ln575_2, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3164 'icmp' 'icmp_ln581_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3165 [1/1] (1.54ns)   --->   "%add_ln581_2 = add i12 -25, %sub_ln575_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3165 'add' 'add_ln581_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3166 [1/1] (1.54ns)   --->   "%sub_ln581_2 = sub i12 25, %sub_ln575_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3166 'sub' 'sub_ln581_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3167 [1/1] (0.69ns)   --->   "%select_ln581_2 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3167 'select' 'select_ln581_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3168 [1/1] (0.00ns)   --->   "%trunc_ln583_2 = trunc i54 %select_ln570_2 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3168 'trunc' 'trunc_ln583_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3169 [1/1] (0.00ns)   --->   "%bitcast_ln696_3 = bitcast double %tmp_i1 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3169 'bitcast' 'bitcast_ln696_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3170 [1/1] (0.00ns)   --->   "%trunc_ln557_3 = trunc i64 %bitcast_ln696_3 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3170 'trunc' 'trunc_ln557_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3171 [1/1] (0.00ns)   --->   "%tmp_187 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_3, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3171 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3172 [1/1] (0.00ns)   --->   "%p_Result_112_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_3, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3172 'partselect' 'p_Result_112_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3173 [1/1] (0.00ns)   --->   "%zext_ln461_3 = zext i11 %p_Result_112_3 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3173 'zext' 'zext_ln461_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3174 [1/1] (0.00ns)   --->   "%trunc_ln565_3 = trunc i64 %bitcast_ln696_3 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3174 'trunc' 'trunc_ln565_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3175 [1/1] (0.00ns)   --->   "%tmp_35 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_3)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3175 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3176 [1/1] (0.00ns)   --->   "%zext_ln569_3 = zext i53 %tmp_35 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3176 'zext' 'zext_ln569_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3177 [1/1] (3.23ns)   --->   "%sub_ln461_3 = sub i54 0, %zext_ln569_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3177 'sub' 'sub_ln461_3' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3178 [1/1] (0.94ns)   --->   "%select_ln570_3 = select i1 %tmp_187, i54 %sub_ln461_3, i54 %zext_ln569_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3178 'select' 'select_ln570_3' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3179 [1/1] (2.78ns)   --->   "%icmp_ln571_3 = icmp eq i63 %trunc_ln557_3, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3179 'icmp' 'icmp_ln571_3' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3180 [1/1] (1.54ns)   --->   "%sub_ln575_3 = sub i12 1075, %zext_ln461_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3180 'sub' 'sub_ln575_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3181 [1/1] (1.99ns)   --->   "%icmp_ln581_3 = icmp sgt i12 %sub_ln575_3, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3181 'icmp' 'icmp_ln581_3' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3182 [1/1] (1.54ns)   --->   "%add_ln581_3 = add i12 -25, %sub_ln575_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3182 'add' 'add_ln581_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3183 [1/1] (1.54ns)   --->   "%sub_ln581_3 = sub i12 25, %sub_ln575_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3183 'sub' 'sub_ln581_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3184 [1/1] (0.69ns)   --->   "%select_ln581_3 = select i1 %icmp_ln581_3, i12 %add_ln581_3, i12 %sub_ln581_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3184 'select' 'select_ln581_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3185 [1/1] (0.00ns)   --->   "%trunc_ln583_3 = trunc i54 %select_ln570_3 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3185 'trunc' 'trunc_ln583_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3186 [1/1] (0.00ns)   --->   "%bitcast_ln696_4 = bitcast double %tmp_i2 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3186 'bitcast' 'bitcast_ln696_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3187 [1/1] (0.00ns)   --->   "%trunc_ln557_4 = trunc i64 %bitcast_ln696_4 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3187 'trunc' 'trunc_ln557_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3188 [1/1] (0.00ns)   --->   "%tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_4, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3188 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3189 [1/1] (0.00ns)   --->   "%p_Result_112_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_4, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3189 'partselect' 'p_Result_112_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3190 [1/1] (0.00ns)   --->   "%zext_ln461_4 = zext i11 %p_Result_112_4 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3190 'zext' 'zext_ln461_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3191 [1/1] (0.00ns)   --->   "%trunc_ln565_4 = trunc i64 %bitcast_ln696_4 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3191 'trunc' 'trunc_ln565_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3192 [1/1] (0.00ns)   --->   "%tmp_38 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_4)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3192 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3193 [1/1] (0.00ns)   --->   "%zext_ln569_4 = zext i53 %tmp_38 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3193 'zext' 'zext_ln569_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3194 [1/1] (3.23ns)   --->   "%sub_ln461_4 = sub i54 0, %zext_ln569_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3194 'sub' 'sub_ln461_4' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3195 [1/1] (0.94ns)   --->   "%select_ln570_4 = select i1 %tmp_197, i54 %sub_ln461_4, i54 %zext_ln569_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3195 'select' 'select_ln570_4' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3196 [1/1] (2.78ns)   --->   "%icmp_ln571_4 = icmp eq i63 %trunc_ln557_4, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3196 'icmp' 'icmp_ln571_4' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3197 [1/1] (1.54ns)   --->   "%sub_ln575_4 = sub i12 1075, %zext_ln461_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3197 'sub' 'sub_ln575_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3198 [1/1] (1.99ns)   --->   "%icmp_ln581_4 = icmp sgt i12 %sub_ln575_4, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3198 'icmp' 'icmp_ln581_4' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3199 [1/1] (1.54ns)   --->   "%add_ln581_4 = add i12 -25, %sub_ln575_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3199 'add' 'add_ln581_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3200 [1/1] (1.54ns)   --->   "%sub_ln581_4 = sub i12 25, %sub_ln575_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3200 'sub' 'sub_ln581_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3201 [1/1] (0.69ns)   --->   "%select_ln581_4 = select i1 %icmp_ln581_4, i12 %add_ln581_4, i12 %sub_ln581_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3201 'select' 'select_ln581_4' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3202 [1/1] (0.00ns)   --->   "%trunc_ln583_4 = trunc i54 %select_ln570_4 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3202 'trunc' 'trunc_ln583_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3203 [1/1] (0.00ns)   --->   "%bitcast_ln696_5 = bitcast double %tmp_i3 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3203 'bitcast' 'bitcast_ln696_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3204 [1/1] (0.00ns)   --->   "%trunc_ln557_5 = trunc i64 %bitcast_ln696_5 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3204 'trunc' 'trunc_ln557_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3205 [1/1] (0.00ns)   --->   "%tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_5, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3205 'bitselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3206 [1/1] (0.00ns)   --->   "%p_Result_112_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_5, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3206 'partselect' 'p_Result_112_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3207 [1/1] (0.00ns)   --->   "%zext_ln461_5 = zext i11 %p_Result_112_5 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3207 'zext' 'zext_ln461_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3208 [1/1] (0.00ns)   --->   "%trunc_ln565_5 = trunc i64 %bitcast_ln696_5 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3208 'trunc' 'trunc_ln565_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3209 [1/1] (0.00ns)   --->   "%tmp_41 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_5)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3209 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3210 [1/1] (0.00ns)   --->   "%zext_ln569_5 = zext i53 %tmp_41 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3210 'zext' 'zext_ln569_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3211 [1/1] (3.23ns)   --->   "%sub_ln461_5 = sub i54 0, %zext_ln569_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3211 'sub' 'sub_ln461_5' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3212 [1/1] (0.94ns)   --->   "%select_ln570_5 = select i1 %tmp_207, i54 %sub_ln461_5, i54 %zext_ln569_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3212 'select' 'select_ln570_5' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3213 [1/1] (2.78ns)   --->   "%icmp_ln571_5 = icmp eq i63 %trunc_ln557_5, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3213 'icmp' 'icmp_ln571_5' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3214 [1/1] (1.54ns)   --->   "%sub_ln575_5 = sub i12 1075, %zext_ln461_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3214 'sub' 'sub_ln575_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3215 [1/1] (1.99ns)   --->   "%icmp_ln581_5 = icmp sgt i12 %sub_ln575_5, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3215 'icmp' 'icmp_ln581_5' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3216 [1/1] (1.54ns)   --->   "%add_ln581_5 = add i12 -25, %sub_ln575_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3216 'add' 'add_ln581_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3217 [1/1] (1.54ns)   --->   "%sub_ln581_5 = sub i12 25, %sub_ln575_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3217 'sub' 'sub_ln581_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3218 [1/1] (0.69ns)   --->   "%select_ln581_5 = select i1 %icmp_ln581_5, i12 %add_ln581_5, i12 %sub_ln581_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3218 'select' 'select_ln581_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3219 [1/1] (0.00ns)   --->   "%trunc_ln583_5 = trunc i54 %select_ln570_5 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3219 'trunc' 'trunc_ln583_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3220 [1/1] (0.00ns)   --->   "%bitcast_ln696_6 = bitcast double %tmp_i5 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3220 'bitcast' 'bitcast_ln696_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3221 [1/1] (0.00ns)   --->   "%trunc_ln557_6 = trunc i64 %bitcast_ln696_6 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3221 'trunc' 'trunc_ln557_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3222 [1/1] (0.00ns)   --->   "%tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_6, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3222 'bitselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3223 [1/1] (0.00ns)   --->   "%p_Result_112_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_6, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3223 'partselect' 'p_Result_112_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3224 [1/1] (0.00ns)   --->   "%zext_ln461_6 = zext i11 %p_Result_112_6 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3224 'zext' 'zext_ln461_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3225 [1/1] (0.00ns)   --->   "%trunc_ln565_6 = trunc i64 %bitcast_ln696_6 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3225 'trunc' 'trunc_ln565_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3226 [1/1] (0.00ns)   --->   "%tmp_46 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_6)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3226 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3227 [1/1] (0.00ns)   --->   "%zext_ln569_6 = zext i53 %tmp_46 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3227 'zext' 'zext_ln569_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3228 [1/1] (3.23ns)   --->   "%sub_ln461_6 = sub i54 0, %zext_ln569_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3228 'sub' 'sub_ln461_6' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3229 [1/1] (0.94ns)   --->   "%select_ln570_6 = select i1 %tmp_217, i54 %sub_ln461_6, i54 %zext_ln569_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3229 'select' 'select_ln570_6' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3230 [1/1] (2.78ns)   --->   "%icmp_ln571_6 = icmp eq i63 %trunc_ln557_6, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3230 'icmp' 'icmp_ln571_6' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3231 [1/1] (1.54ns)   --->   "%sub_ln575_6 = sub i12 1075, %zext_ln461_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3231 'sub' 'sub_ln575_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3232 [1/1] (1.99ns)   --->   "%icmp_ln581_6 = icmp sgt i12 %sub_ln575_6, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3232 'icmp' 'icmp_ln581_6' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3233 [1/1] (1.54ns)   --->   "%add_ln581_6 = add i12 -25, %sub_ln575_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3233 'add' 'add_ln581_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3234 [1/1] (1.54ns)   --->   "%sub_ln581_6 = sub i12 25, %sub_ln575_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3234 'sub' 'sub_ln581_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3235 [1/1] (0.69ns)   --->   "%select_ln581_6 = select i1 %icmp_ln581_6, i12 %add_ln581_6, i12 %sub_ln581_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3235 'select' 'select_ln581_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3236 [1/1] (0.00ns)   --->   "%trunc_ln583_6 = trunc i54 %select_ln570_6 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3236 'trunc' 'trunc_ln583_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3237 [1/1] (0.00ns)   --->   "%bitcast_ln696_7 = bitcast double %tmp_i6 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3237 'bitcast' 'bitcast_ln696_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3238 [1/1] (0.00ns)   --->   "%trunc_ln557_7 = trunc i64 %bitcast_ln696_7 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3238 'trunc' 'trunc_ln557_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3239 [1/1] (0.00ns)   --->   "%tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_7, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3239 'bitselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3240 [1/1] (0.00ns)   --->   "%p_Result_112_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_7, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3240 'partselect' 'p_Result_112_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3241 [1/1] (0.00ns)   --->   "%zext_ln461_7 = zext i11 %p_Result_112_7 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3241 'zext' 'zext_ln461_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3242 [1/1] (0.00ns)   --->   "%trunc_ln565_7 = trunc i64 %bitcast_ln696_7 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3242 'trunc' 'trunc_ln565_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3243 [1/1] (0.00ns)   --->   "%tmp_51 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_7)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3243 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3244 [1/1] (0.00ns)   --->   "%zext_ln569_7 = zext i53 %tmp_51 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3244 'zext' 'zext_ln569_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3245 [1/1] (3.23ns)   --->   "%sub_ln461_7 = sub i54 0, %zext_ln569_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3245 'sub' 'sub_ln461_7' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3246 [1/1] (0.94ns)   --->   "%select_ln570_7 = select i1 %tmp_227, i54 %sub_ln461_7, i54 %zext_ln569_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3246 'select' 'select_ln570_7' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3247 [1/1] (2.78ns)   --->   "%icmp_ln571_7 = icmp eq i63 %trunc_ln557_7, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3247 'icmp' 'icmp_ln571_7' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3248 [1/1] (1.54ns)   --->   "%sub_ln575_7 = sub i12 1075, %zext_ln461_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3248 'sub' 'sub_ln575_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3249 [1/1] (1.99ns)   --->   "%icmp_ln581_7 = icmp sgt i12 %sub_ln575_7, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3249 'icmp' 'icmp_ln581_7' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3250 [1/1] (1.54ns)   --->   "%add_ln581_7 = add i12 -25, %sub_ln575_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3250 'add' 'add_ln581_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3251 [1/1] (1.54ns)   --->   "%sub_ln581_7 = sub i12 25, %sub_ln575_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3251 'sub' 'sub_ln581_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3252 [1/1] (0.69ns)   --->   "%select_ln581_7 = select i1 %icmp_ln581_7, i12 %add_ln581_7, i12 %sub_ln581_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3252 'select' 'select_ln581_7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3253 [1/1] (0.00ns)   --->   "%trunc_ln583_7 = trunc i54 %select_ln570_7 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3253 'trunc' 'trunc_ln583_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3254 [1/1] (0.00ns)   --->   "%bitcast_ln696_8 = bitcast double %tmp_i8 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3254 'bitcast' 'bitcast_ln696_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3255 [1/1] (0.00ns)   --->   "%trunc_ln557_8 = trunc i64 %bitcast_ln696_8 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3255 'trunc' 'trunc_ln557_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3256 [1/1] (0.00ns)   --->   "%tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_8, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3256 'bitselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3257 [1/1] (0.00ns)   --->   "%p_Result_112_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_8, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3257 'partselect' 'p_Result_112_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3258 [1/1] (0.00ns)   --->   "%zext_ln461_8 = zext i11 %p_Result_112_8 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3258 'zext' 'zext_ln461_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3259 [1/1] (0.00ns)   --->   "%trunc_ln565_8 = trunc i64 %bitcast_ln696_8 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3259 'trunc' 'trunc_ln565_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3260 [1/1] (0.00ns)   --->   "%tmp_56 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_8)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3260 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3261 [1/1] (0.00ns)   --->   "%zext_ln569_8 = zext i53 %tmp_56 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3261 'zext' 'zext_ln569_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3262 [1/1] (3.23ns)   --->   "%sub_ln461_8 = sub i54 0, %zext_ln569_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3262 'sub' 'sub_ln461_8' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3263 [1/1] (0.94ns)   --->   "%select_ln570_8 = select i1 %tmp_237, i54 %sub_ln461_8, i54 %zext_ln569_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3263 'select' 'select_ln570_8' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3264 [1/1] (2.78ns)   --->   "%icmp_ln571_8 = icmp eq i63 %trunc_ln557_8, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3264 'icmp' 'icmp_ln571_8' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3265 [1/1] (1.54ns)   --->   "%sub_ln575_8 = sub i12 1075, %zext_ln461_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3265 'sub' 'sub_ln575_8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3266 [1/1] (1.99ns)   --->   "%icmp_ln581_8 = icmp sgt i12 %sub_ln575_8, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3266 'icmp' 'icmp_ln581_8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3267 [1/1] (1.54ns)   --->   "%add_ln581_8 = add i12 -25, %sub_ln575_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3267 'add' 'add_ln581_8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3268 [1/1] (1.54ns)   --->   "%sub_ln581_8 = sub i12 25, %sub_ln575_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3268 'sub' 'sub_ln581_8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3269 [1/1] (0.69ns)   --->   "%select_ln581_8 = select i1 %icmp_ln581_8, i12 %add_ln581_8, i12 %sub_ln581_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3269 'select' 'select_ln581_8' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3270 [1/1] (0.00ns)   --->   "%trunc_ln583_8 = trunc i54 %select_ln570_8 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3270 'trunc' 'trunc_ln583_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3271 [1/1] (0.00ns)   --->   "%bitcast_ln696_9 = bitcast double %tmp_i9 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3271 'bitcast' 'bitcast_ln696_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3272 [1/1] (0.00ns)   --->   "%trunc_ln557_9 = trunc i64 %bitcast_ln696_9 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3272 'trunc' 'trunc_ln557_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3273 [1/1] (0.00ns)   --->   "%tmp_247 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_9, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3273 'bitselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3274 [1/1] (0.00ns)   --->   "%p_Result_112_9 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_9, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3274 'partselect' 'p_Result_112_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3275 [1/1] (0.00ns)   --->   "%zext_ln461_9 = zext i11 %p_Result_112_9 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3275 'zext' 'zext_ln461_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3276 [1/1] (0.00ns)   --->   "%trunc_ln565_9 = trunc i64 %bitcast_ln696_9 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3276 'trunc' 'trunc_ln565_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3277 [1/1] (0.00ns)   --->   "%tmp_61 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_9)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3277 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3278 [1/1] (0.00ns)   --->   "%zext_ln569_9 = zext i53 %tmp_61 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3278 'zext' 'zext_ln569_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3279 [1/1] (3.23ns)   --->   "%sub_ln461_9 = sub i54 0, %zext_ln569_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3279 'sub' 'sub_ln461_9' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3280 [1/1] (0.94ns)   --->   "%select_ln570_9 = select i1 %tmp_247, i54 %sub_ln461_9, i54 %zext_ln569_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3280 'select' 'select_ln570_9' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3281 [1/1] (2.78ns)   --->   "%icmp_ln571_9 = icmp eq i63 %trunc_ln557_9, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3281 'icmp' 'icmp_ln571_9' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3282 [1/1] (1.54ns)   --->   "%sub_ln575_9 = sub i12 1075, %zext_ln461_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3282 'sub' 'sub_ln575_9' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3283 [1/1] (1.99ns)   --->   "%icmp_ln581_9 = icmp sgt i12 %sub_ln575_9, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3283 'icmp' 'icmp_ln581_9' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3284 [1/1] (1.54ns)   --->   "%add_ln581_9 = add i12 -25, %sub_ln575_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3284 'add' 'add_ln581_9' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3285 [1/1] (1.54ns)   --->   "%sub_ln581_9 = sub i12 25, %sub_ln575_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3285 'sub' 'sub_ln581_9' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3286 [1/1] (0.69ns)   --->   "%select_ln581_9 = select i1 %icmp_ln581_9, i12 %add_ln581_9, i12 %sub_ln581_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3286 'select' 'select_ln581_9' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3287 [1/1] (0.00ns)   --->   "%trunc_ln583_9 = trunc i54 %select_ln570_9 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3287 'trunc' 'trunc_ln583_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3288 [1/1] (0.00ns)   --->   "%bitcast_ln696_10 = bitcast double %tmp_i10 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3288 'bitcast' 'bitcast_ln696_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3289 [1/1] (0.00ns)   --->   "%trunc_ln557_10 = trunc i64 %bitcast_ln696_10 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3289 'trunc' 'trunc_ln557_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3290 [1/1] (0.00ns)   --->   "%tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_10, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3290 'bitselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3291 [1/1] (0.00ns)   --->   "%p_Result_112_s = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_10, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3291 'partselect' 'p_Result_112_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3292 [1/1] (0.00ns)   --->   "%zext_ln461_10 = zext i11 %p_Result_112_s to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3292 'zext' 'zext_ln461_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3293 [1/1] (0.00ns)   --->   "%trunc_ln565_10 = trunc i64 %bitcast_ln696_10 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3293 'trunc' 'trunc_ln565_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3294 [1/1] (0.00ns)   --->   "%tmp_66 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_10)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3294 'bitconcatenate' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3295 [1/1] (0.00ns)   --->   "%zext_ln569_10 = zext i53 %tmp_66 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3295 'zext' 'zext_ln569_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3296 [1/1] (3.23ns)   --->   "%sub_ln461_10 = sub i54 0, %zext_ln569_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3296 'sub' 'sub_ln461_10' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3297 [1/1] (0.94ns)   --->   "%select_ln570_10 = select i1 %tmp_257, i54 %sub_ln461_10, i54 %zext_ln569_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3297 'select' 'select_ln570_10' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3298 [1/1] (2.78ns)   --->   "%icmp_ln571_10 = icmp eq i63 %trunc_ln557_10, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3298 'icmp' 'icmp_ln571_10' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3299 [1/1] (1.54ns)   --->   "%sub_ln575_10 = sub i12 1075, %zext_ln461_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3299 'sub' 'sub_ln575_10' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3300 [1/1] (1.99ns)   --->   "%icmp_ln581_10 = icmp sgt i12 %sub_ln575_10, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3300 'icmp' 'icmp_ln581_10' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3301 [1/1] (1.54ns)   --->   "%add_ln581_10 = add i12 -25, %sub_ln575_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3301 'add' 'add_ln581_10' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3302 [1/1] (1.54ns)   --->   "%sub_ln581_10 = sub i12 25, %sub_ln575_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3302 'sub' 'sub_ln581_10' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3303 [1/1] (0.69ns)   --->   "%select_ln581_10 = select i1 %icmp_ln581_10, i12 %add_ln581_10, i12 %sub_ln581_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3303 'select' 'select_ln581_10' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3304 [1/1] (0.00ns)   --->   "%trunc_ln583_10 = trunc i54 %select_ln570_10 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3304 'trunc' 'trunc_ln583_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3305 [1/1] (0.00ns)   --->   "%bitcast_ln696_11 = bitcast double %tmp_i11 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3305 'bitcast' 'bitcast_ln696_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3306 [1/1] (0.00ns)   --->   "%trunc_ln557_11 = trunc i64 %bitcast_ln696_11 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3306 'trunc' 'trunc_ln557_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3307 [1/1] (0.00ns)   --->   "%tmp_267 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_11, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3307 'bitselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3308 [1/1] (0.00ns)   --->   "%p_Result_112_10 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_11, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3308 'partselect' 'p_Result_112_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3309 [1/1] (0.00ns)   --->   "%zext_ln461_11 = zext i11 %p_Result_112_10 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3309 'zext' 'zext_ln461_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3310 [1/1] (0.00ns)   --->   "%trunc_ln565_11 = trunc i64 %bitcast_ln696_11 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3310 'trunc' 'trunc_ln565_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3311 [1/1] (0.00ns)   --->   "%tmp_71 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_11)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3311 'bitconcatenate' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3312 [1/1] (0.00ns)   --->   "%zext_ln569_11 = zext i53 %tmp_71 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3312 'zext' 'zext_ln569_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3313 [1/1] (3.23ns)   --->   "%sub_ln461_11 = sub i54 0, %zext_ln569_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3313 'sub' 'sub_ln461_11' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3314 [1/1] (0.94ns)   --->   "%select_ln570_11 = select i1 %tmp_267, i54 %sub_ln461_11, i54 %zext_ln569_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3314 'select' 'select_ln570_11' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3315 [1/1] (2.78ns)   --->   "%icmp_ln571_11 = icmp eq i63 %trunc_ln557_11, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3315 'icmp' 'icmp_ln571_11' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3316 [1/1] (1.54ns)   --->   "%sub_ln575_11 = sub i12 1075, %zext_ln461_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3316 'sub' 'sub_ln575_11' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3317 [1/1] (1.99ns)   --->   "%icmp_ln581_11 = icmp sgt i12 %sub_ln575_11, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3317 'icmp' 'icmp_ln581_11' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3318 [1/1] (1.54ns)   --->   "%add_ln581_11 = add i12 -25, %sub_ln575_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3318 'add' 'add_ln581_11' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3319 [1/1] (1.54ns)   --->   "%sub_ln581_11 = sub i12 25, %sub_ln575_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3319 'sub' 'sub_ln581_11' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3320 [1/1] (0.69ns)   --->   "%select_ln581_11 = select i1 %icmp_ln581_11, i12 %add_ln581_11, i12 %sub_ln581_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3320 'select' 'select_ln581_11' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3321 [1/1] (0.00ns)   --->   "%trunc_ln583_11 = trunc i54 %select_ln570_11 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3321 'trunc' 'trunc_ln583_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3322 [1/1] (0.00ns)   --->   "%bitcast_ln696_12 = bitcast double %tmp_i12 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3322 'bitcast' 'bitcast_ln696_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3323 [1/1] (0.00ns)   --->   "%trunc_ln557_12 = trunc i64 %bitcast_ln696_12 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3323 'trunc' 'trunc_ln557_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3324 [1/1] (0.00ns)   --->   "%tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_12, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3324 'bitselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3325 [1/1] (0.00ns)   --->   "%p_Result_112_11 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_12, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3325 'partselect' 'p_Result_112_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3326 [1/1] (0.00ns)   --->   "%zext_ln461_12 = zext i11 %p_Result_112_11 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3326 'zext' 'zext_ln461_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3327 [1/1] (0.00ns)   --->   "%trunc_ln565_12 = trunc i64 %bitcast_ln696_12 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3327 'trunc' 'trunc_ln565_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3328 [1/1] (0.00ns)   --->   "%tmp_76 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_12)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3328 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3329 [1/1] (0.00ns)   --->   "%zext_ln569_12 = zext i53 %tmp_76 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3329 'zext' 'zext_ln569_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3330 [1/1] (3.23ns)   --->   "%sub_ln461_12 = sub i54 0, %zext_ln569_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3330 'sub' 'sub_ln461_12' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3331 [1/1] (0.94ns)   --->   "%select_ln570_12 = select i1 %tmp_277, i54 %sub_ln461_12, i54 %zext_ln569_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3331 'select' 'select_ln570_12' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3332 [1/1] (2.78ns)   --->   "%icmp_ln571_12 = icmp eq i63 %trunc_ln557_12, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3332 'icmp' 'icmp_ln571_12' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3333 [1/1] (1.54ns)   --->   "%sub_ln575_12 = sub i12 1075, %zext_ln461_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3333 'sub' 'sub_ln575_12' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3334 [1/1] (1.99ns)   --->   "%icmp_ln581_12 = icmp sgt i12 %sub_ln575_12, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3334 'icmp' 'icmp_ln581_12' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3335 [1/1] (1.54ns)   --->   "%add_ln581_12 = add i12 -25, %sub_ln575_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3335 'add' 'add_ln581_12' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3336 [1/1] (1.54ns)   --->   "%sub_ln581_12 = sub i12 25, %sub_ln575_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3336 'sub' 'sub_ln581_12' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3337 [1/1] (0.69ns)   --->   "%select_ln581_12 = select i1 %icmp_ln581_12, i12 %add_ln581_12, i12 %sub_ln581_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3337 'select' 'select_ln581_12' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3338 [1/1] (0.00ns)   --->   "%trunc_ln583_12 = trunc i54 %select_ln570_12 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3338 'trunc' 'trunc_ln583_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3339 [1/1] (0.00ns)   --->   "%bitcast_ln696_13 = bitcast double %tmp_i13 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3339 'bitcast' 'bitcast_ln696_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3340 [1/1] (0.00ns)   --->   "%trunc_ln557_13 = trunc i64 %bitcast_ln696_13 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3340 'trunc' 'trunc_ln557_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3341 [1/1] (0.00ns)   --->   "%tmp_287 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_13, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3341 'bitselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3342 [1/1] (0.00ns)   --->   "%p_Result_112_12 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_13, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3342 'partselect' 'p_Result_112_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3343 [1/1] (0.00ns)   --->   "%zext_ln461_13 = zext i11 %p_Result_112_12 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3343 'zext' 'zext_ln461_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3344 [1/1] (0.00ns)   --->   "%trunc_ln565_13 = trunc i64 %bitcast_ln696_13 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3344 'trunc' 'trunc_ln565_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3345 [1/1] (0.00ns)   --->   "%tmp_81 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_13)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3345 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3346 [1/1] (0.00ns)   --->   "%zext_ln569_13 = zext i53 %tmp_81 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3346 'zext' 'zext_ln569_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3347 [1/1] (3.23ns)   --->   "%sub_ln461_13 = sub i54 0, %zext_ln569_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3347 'sub' 'sub_ln461_13' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3348 [1/1] (0.94ns)   --->   "%select_ln570_13 = select i1 %tmp_287, i54 %sub_ln461_13, i54 %zext_ln569_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3348 'select' 'select_ln570_13' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3349 [1/1] (2.78ns)   --->   "%icmp_ln571_13 = icmp eq i63 %trunc_ln557_13, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3349 'icmp' 'icmp_ln571_13' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3350 [1/1] (1.54ns)   --->   "%sub_ln575_13 = sub i12 1075, %zext_ln461_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3350 'sub' 'sub_ln575_13' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3351 [1/1] (1.99ns)   --->   "%icmp_ln581_13 = icmp sgt i12 %sub_ln575_13, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3351 'icmp' 'icmp_ln581_13' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3352 [1/1] (1.54ns)   --->   "%add_ln581_13 = add i12 -25, %sub_ln575_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3352 'add' 'add_ln581_13' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3353 [1/1] (1.54ns)   --->   "%sub_ln581_13 = sub i12 25, %sub_ln575_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3353 'sub' 'sub_ln581_13' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3354 [1/1] (0.69ns)   --->   "%select_ln581_13 = select i1 %icmp_ln581_13, i12 %add_ln581_13, i12 %sub_ln581_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3354 'select' 'select_ln581_13' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3355 [1/1] (0.00ns)   --->   "%trunc_ln583_13 = trunc i54 %select_ln570_13 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3355 'trunc' 'trunc_ln583_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3356 [1/1] (0.00ns)   --->   "%bitcast_ln696_14 = bitcast double %tmp_i14 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3356 'bitcast' 'bitcast_ln696_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3357 [1/1] (0.00ns)   --->   "%trunc_ln557_14 = trunc i64 %bitcast_ln696_14 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3357 'trunc' 'trunc_ln557_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3358 [1/1] (0.00ns)   --->   "%tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_14, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3358 'bitselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3359 [1/1] (0.00ns)   --->   "%p_Result_112_13 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_14, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3359 'partselect' 'p_Result_112_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3360 [1/1] (0.00ns)   --->   "%zext_ln461_14 = zext i11 %p_Result_112_13 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3360 'zext' 'zext_ln461_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3361 [1/1] (0.00ns)   --->   "%trunc_ln565_14 = trunc i64 %bitcast_ln696_14 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3361 'trunc' 'trunc_ln565_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3362 [1/1] (0.00ns)   --->   "%tmp_86 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_14)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3362 'bitconcatenate' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3363 [1/1] (0.00ns)   --->   "%zext_ln569_14 = zext i53 %tmp_86 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3363 'zext' 'zext_ln569_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3364 [1/1] (3.23ns)   --->   "%sub_ln461_14 = sub i54 0, %zext_ln569_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3364 'sub' 'sub_ln461_14' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3365 [1/1] (0.94ns)   --->   "%select_ln570_14 = select i1 %tmp_297, i54 %sub_ln461_14, i54 %zext_ln569_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3365 'select' 'select_ln570_14' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3366 [1/1] (2.78ns)   --->   "%icmp_ln571_14 = icmp eq i63 %trunc_ln557_14, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3366 'icmp' 'icmp_ln571_14' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3367 [1/1] (1.54ns)   --->   "%sub_ln575_14 = sub i12 1075, %zext_ln461_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3367 'sub' 'sub_ln575_14' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3368 [1/1] (1.99ns)   --->   "%icmp_ln581_14 = icmp sgt i12 %sub_ln575_14, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3368 'icmp' 'icmp_ln581_14' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3369 [1/1] (1.54ns)   --->   "%add_ln581_14 = add i12 -25, %sub_ln575_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3369 'add' 'add_ln581_14' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3370 [1/1] (1.54ns)   --->   "%sub_ln581_14 = sub i12 25, %sub_ln575_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3370 'sub' 'sub_ln581_14' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3371 [1/1] (0.69ns)   --->   "%select_ln581_14 = select i1 %icmp_ln581_14, i12 %add_ln581_14, i12 %sub_ln581_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3371 'select' 'select_ln581_14' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3372 [1/1] (0.00ns)   --->   "%trunc_ln583_14 = trunc i54 %select_ln570_14 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3372 'trunc' 'trunc_ln583_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3373 [1/1] (0.00ns)   --->   "%bitcast_ln696_15 = bitcast double %tmp_i15 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3373 'bitcast' 'bitcast_ln696_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3374 [1/1] (0.00ns)   --->   "%trunc_ln557_15 = trunc i64 %bitcast_ln696_15 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3374 'trunc' 'trunc_ln557_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3375 [1/1] (0.00ns)   --->   "%tmp_307 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_15, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3375 'bitselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3376 [1/1] (0.00ns)   --->   "%p_Result_112_14 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_15, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3376 'partselect' 'p_Result_112_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3377 [1/1] (0.00ns)   --->   "%zext_ln461_15 = zext i11 %p_Result_112_14 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3377 'zext' 'zext_ln461_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3378 [1/1] (0.00ns)   --->   "%trunc_ln565_15 = trunc i64 %bitcast_ln696_15 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3378 'trunc' 'trunc_ln565_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3379 [1/1] (0.00ns)   --->   "%tmp_91 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3379 'bitconcatenate' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3380 [1/1] (0.00ns)   --->   "%zext_ln569_15 = zext i53 %tmp_91 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3380 'zext' 'zext_ln569_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3381 [1/1] (3.23ns)   --->   "%sub_ln461_15 = sub i54 0, %zext_ln569_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3381 'sub' 'sub_ln461_15' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3382 [1/1] (0.94ns)   --->   "%select_ln570_15 = select i1 %tmp_307, i54 %sub_ln461_15, i54 %zext_ln569_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3382 'select' 'select_ln570_15' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3383 [1/1] (2.78ns)   --->   "%icmp_ln571_15 = icmp eq i63 %trunc_ln557_15, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3383 'icmp' 'icmp_ln571_15' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3384 [1/1] (1.54ns)   --->   "%sub_ln575_15 = sub i12 1075, %zext_ln461_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3384 'sub' 'sub_ln575_15' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3385 [1/1] (1.99ns)   --->   "%icmp_ln581_15 = icmp sgt i12 %sub_ln575_15, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3385 'icmp' 'icmp_ln581_15' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3386 [1/1] (1.54ns)   --->   "%add_ln581_15 = add i12 -25, %sub_ln575_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3386 'add' 'add_ln581_15' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3387 [1/1] (1.54ns)   --->   "%sub_ln581_15 = sub i12 25, %sub_ln575_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3387 'sub' 'sub_ln581_15' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3388 [1/1] (0.69ns)   --->   "%select_ln581_15 = select i1 %icmp_ln581_15, i12 %add_ln581_15, i12 %sub_ln581_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3388 'select' 'select_ln581_15' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3389 [1/1] (0.00ns)   --->   "%trunc_ln583_15 = trunc i54 %select_ln570_15 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3389 'trunc' 'trunc_ln583_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3390 [1/1] (0.00ns)   --->   "%bitcast_ln696_16 = bitcast double %tmp_i16 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3390 'bitcast' 'bitcast_ln696_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3391 [1/1] (0.00ns)   --->   "%trunc_ln557_16 = trunc i64 %bitcast_ln696_16 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3391 'trunc' 'trunc_ln557_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3392 [1/1] (0.00ns)   --->   "%tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_16, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3392 'bitselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3393 [1/1] (0.00ns)   --->   "%p_Result_112_15 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_16, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3393 'partselect' 'p_Result_112_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3394 [1/1] (0.00ns)   --->   "%zext_ln461_16 = zext i11 %p_Result_112_15 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3394 'zext' 'zext_ln461_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3395 [1/1] (0.00ns)   --->   "%trunc_ln565_16 = trunc i64 %bitcast_ln696_16 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3395 'trunc' 'trunc_ln565_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3396 [1/1] (0.00ns)   --->   "%tmp_96 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_16)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3396 'bitconcatenate' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3397 [1/1] (0.00ns)   --->   "%zext_ln569_16 = zext i53 %tmp_96 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3397 'zext' 'zext_ln569_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3398 [1/1] (3.23ns)   --->   "%sub_ln461_16 = sub i54 0, %zext_ln569_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3398 'sub' 'sub_ln461_16' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3399 [1/1] (0.94ns)   --->   "%select_ln570_16 = select i1 %tmp_317, i54 %sub_ln461_16, i54 %zext_ln569_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3399 'select' 'select_ln570_16' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3400 [1/1] (2.78ns)   --->   "%icmp_ln571_16 = icmp eq i63 %trunc_ln557_16, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3400 'icmp' 'icmp_ln571_16' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3401 [1/1] (1.54ns)   --->   "%sub_ln575_16 = sub i12 1075, %zext_ln461_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3401 'sub' 'sub_ln575_16' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3402 [1/1] (1.99ns)   --->   "%icmp_ln581_16 = icmp sgt i12 %sub_ln575_16, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3402 'icmp' 'icmp_ln581_16' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3403 [1/1] (1.54ns)   --->   "%add_ln581_16 = add i12 -25, %sub_ln575_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3403 'add' 'add_ln581_16' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3404 [1/1] (1.54ns)   --->   "%sub_ln581_16 = sub i12 25, %sub_ln575_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3404 'sub' 'sub_ln581_16' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3405 [1/1] (0.69ns)   --->   "%select_ln581_16 = select i1 %icmp_ln581_16, i12 %add_ln581_16, i12 %sub_ln581_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3405 'select' 'select_ln581_16' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3406 [1/1] (0.00ns)   --->   "%trunc_ln583_16 = trunc i54 %select_ln570_16 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3406 'trunc' 'trunc_ln583_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3407 [1/1] (0.00ns)   --->   "%bitcast_ln696_17 = bitcast double %tmp_i17 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3407 'bitcast' 'bitcast_ln696_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3408 [1/1] (0.00ns)   --->   "%trunc_ln557_17 = trunc i64 %bitcast_ln696_17 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3408 'trunc' 'trunc_ln557_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3409 [1/1] (0.00ns)   --->   "%tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_17, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3409 'bitselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3410 [1/1] (0.00ns)   --->   "%p_Result_112_16 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_17, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3410 'partselect' 'p_Result_112_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3411 [1/1] (0.00ns)   --->   "%zext_ln461_17 = zext i11 %p_Result_112_16 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3411 'zext' 'zext_ln461_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3412 [1/1] (0.00ns)   --->   "%trunc_ln565_17 = trunc i64 %bitcast_ln696_17 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3412 'trunc' 'trunc_ln565_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3413 [1/1] (0.00ns)   --->   "%tmp_101 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_17)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3413 'bitconcatenate' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3414 [1/1] (0.00ns)   --->   "%zext_ln569_17 = zext i53 %tmp_101 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3414 'zext' 'zext_ln569_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3415 [1/1] (3.23ns)   --->   "%sub_ln461_17 = sub i54 0, %zext_ln569_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3415 'sub' 'sub_ln461_17' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3416 [1/1] (0.94ns)   --->   "%select_ln570_17 = select i1 %tmp_327, i54 %sub_ln461_17, i54 %zext_ln569_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3416 'select' 'select_ln570_17' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3417 [1/1] (2.78ns)   --->   "%icmp_ln571_17 = icmp eq i63 %trunc_ln557_17, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3417 'icmp' 'icmp_ln571_17' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3418 [1/1] (1.54ns)   --->   "%sub_ln575_17 = sub i12 1075, %zext_ln461_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3418 'sub' 'sub_ln575_17' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3419 [1/1] (1.99ns)   --->   "%icmp_ln581_17 = icmp sgt i12 %sub_ln575_17, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3419 'icmp' 'icmp_ln581_17' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3420 [1/1] (1.54ns)   --->   "%add_ln581_17 = add i12 -25, %sub_ln575_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3420 'add' 'add_ln581_17' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3421 [1/1] (1.54ns)   --->   "%sub_ln581_17 = sub i12 25, %sub_ln575_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3421 'sub' 'sub_ln581_17' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3422 [1/1] (0.69ns)   --->   "%select_ln581_17 = select i1 %icmp_ln581_17, i12 %add_ln581_17, i12 %sub_ln581_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3422 'select' 'select_ln581_17' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3423 [1/1] (0.00ns)   --->   "%trunc_ln583_17 = trunc i54 %select_ln570_17 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3423 'trunc' 'trunc_ln583_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3424 [1/1] (0.00ns)   --->   "%bitcast_ln696_18 = bitcast double %tmp_i18 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3424 'bitcast' 'bitcast_ln696_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3425 [1/1] (0.00ns)   --->   "%trunc_ln557_18 = trunc i64 %bitcast_ln696_18 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3425 'trunc' 'trunc_ln557_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3426 [1/1] (0.00ns)   --->   "%tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_18, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3426 'bitselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3427 [1/1] (0.00ns)   --->   "%p_Result_112_17 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_18, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3427 'partselect' 'p_Result_112_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3428 [1/1] (0.00ns)   --->   "%zext_ln461_18 = zext i11 %p_Result_112_17 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3428 'zext' 'zext_ln461_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3429 [1/1] (0.00ns)   --->   "%trunc_ln565_18 = trunc i64 %bitcast_ln696_18 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3429 'trunc' 'trunc_ln565_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3430 [1/1] (0.00ns)   --->   "%tmp_106 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_18)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3430 'bitconcatenate' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3431 [1/1] (0.00ns)   --->   "%zext_ln569_18 = zext i53 %tmp_106 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3431 'zext' 'zext_ln569_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3432 [1/1] (3.23ns)   --->   "%sub_ln461_18 = sub i54 0, %zext_ln569_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3432 'sub' 'sub_ln461_18' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3433 [1/1] (0.94ns)   --->   "%select_ln570_18 = select i1 %tmp_337, i54 %sub_ln461_18, i54 %zext_ln569_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3433 'select' 'select_ln570_18' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3434 [1/1] (2.78ns)   --->   "%icmp_ln571_18 = icmp eq i63 %trunc_ln557_18, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3434 'icmp' 'icmp_ln571_18' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3435 [1/1] (1.54ns)   --->   "%sub_ln575_18 = sub i12 1075, %zext_ln461_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3435 'sub' 'sub_ln575_18' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3436 [1/1] (1.99ns)   --->   "%icmp_ln581_18 = icmp sgt i12 %sub_ln575_18, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3436 'icmp' 'icmp_ln581_18' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3437 [1/1] (1.54ns)   --->   "%add_ln581_18 = add i12 -25, %sub_ln575_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3437 'add' 'add_ln581_18' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3438 [1/1] (1.54ns)   --->   "%sub_ln581_18 = sub i12 25, %sub_ln575_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3438 'sub' 'sub_ln581_18' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3439 [1/1] (0.69ns)   --->   "%select_ln581_18 = select i1 %icmp_ln581_18, i12 %add_ln581_18, i12 %sub_ln581_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3439 'select' 'select_ln581_18' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3440 [1/1] (0.00ns)   --->   "%trunc_ln583_18 = trunc i54 %select_ln570_18 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3440 'trunc' 'trunc_ln583_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3441 [1/1] (0.00ns)   --->   "%bitcast_ln696_19 = bitcast double %tmp_i19 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3441 'bitcast' 'bitcast_ln696_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3442 [1/1] (0.00ns)   --->   "%trunc_ln557_19 = trunc i64 %bitcast_ln696_19 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3442 'trunc' 'trunc_ln557_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3443 [1/1] (0.00ns)   --->   "%tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_19, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3443 'bitselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3444 [1/1] (0.00ns)   --->   "%p_Result_112_18 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_19, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3444 'partselect' 'p_Result_112_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3445 [1/1] (0.00ns)   --->   "%zext_ln461_19 = zext i11 %p_Result_112_18 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3445 'zext' 'zext_ln461_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3446 [1/1] (0.00ns)   --->   "%trunc_ln565_19 = trunc i64 %bitcast_ln696_19 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3446 'trunc' 'trunc_ln565_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3447 [1/1] (0.00ns)   --->   "%tmp_111 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_19)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3447 'bitconcatenate' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3448 [1/1] (0.00ns)   --->   "%zext_ln569_19 = zext i53 %tmp_111 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3448 'zext' 'zext_ln569_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3449 [1/1] (3.23ns)   --->   "%sub_ln461_19 = sub i54 0, %zext_ln569_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3449 'sub' 'sub_ln461_19' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3450 [1/1] (0.94ns)   --->   "%select_ln570_19 = select i1 %tmp_347, i54 %sub_ln461_19, i54 %zext_ln569_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3450 'select' 'select_ln570_19' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3451 [1/1] (2.78ns)   --->   "%icmp_ln571_19 = icmp eq i63 %trunc_ln557_19, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3451 'icmp' 'icmp_ln571_19' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3452 [1/1] (1.54ns)   --->   "%sub_ln575_19 = sub i12 1075, %zext_ln461_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3452 'sub' 'sub_ln575_19' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3453 [1/1] (1.99ns)   --->   "%icmp_ln581_19 = icmp sgt i12 %sub_ln575_19, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3453 'icmp' 'icmp_ln581_19' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3454 [1/1] (1.54ns)   --->   "%add_ln581_19 = add i12 -25, %sub_ln575_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3454 'add' 'add_ln581_19' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3455 [1/1] (1.54ns)   --->   "%sub_ln581_19 = sub i12 25, %sub_ln575_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3455 'sub' 'sub_ln581_19' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3456 [1/1] (0.69ns)   --->   "%select_ln581_19 = select i1 %icmp_ln581_19, i12 %add_ln581_19, i12 %sub_ln581_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3456 'select' 'select_ln581_19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3457 [1/1] (0.00ns)   --->   "%trunc_ln583_19 = trunc i54 %select_ln570_19 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3457 'trunc' 'trunc_ln583_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3458 [1/1] (0.00ns)   --->   "%bitcast_ln696_20 = bitcast double %tmp_i20 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3458 'bitcast' 'bitcast_ln696_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3459 [1/1] (0.00ns)   --->   "%trunc_ln557_20 = trunc i64 %bitcast_ln696_20 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3459 'trunc' 'trunc_ln557_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3460 [1/1] (0.00ns)   --->   "%tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_20, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3460 'bitselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3461 [1/1] (0.00ns)   --->   "%p_Result_112_19 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_20, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3461 'partselect' 'p_Result_112_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3462 [1/1] (0.00ns)   --->   "%zext_ln461_20 = zext i11 %p_Result_112_19 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3462 'zext' 'zext_ln461_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3463 [1/1] (0.00ns)   --->   "%trunc_ln565_20 = trunc i64 %bitcast_ln696_20 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3463 'trunc' 'trunc_ln565_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3464 [1/1] (0.00ns)   --->   "%tmp_116 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_20)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3464 'bitconcatenate' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3465 [1/1] (0.00ns)   --->   "%zext_ln569_20 = zext i53 %tmp_116 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3465 'zext' 'zext_ln569_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3466 [1/1] (3.23ns)   --->   "%sub_ln461_20 = sub i54 0, %zext_ln569_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3466 'sub' 'sub_ln461_20' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3467 [1/1] (0.94ns)   --->   "%select_ln570_20 = select i1 %tmp_357, i54 %sub_ln461_20, i54 %zext_ln569_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3467 'select' 'select_ln570_20' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3468 [1/1] (2.78ns)   --->   "%icmp_ln571_20 = icmp eq i63 %trunc_ln557_20, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3468 'icmp' 'icmp_ln571_20' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3469 [1/1] (1.54ns)   --->   "%sub_ln575_20 = sub i12 1075, %zext_ln461_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3469 'sub' 'sub_ln575_20' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3470 [1/1] (1.99ns)   --->   "%icmp_ln581_20 = icmp sgt i12 %sub_ln575_20, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3470 'icmp' 'icmp_ln581_20' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3471 [1/1] (1.54ns)   --->   "%add_ln581_20 = add i12 -25, %sub_ln575_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3471 'add' 'add_ln581_20' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3472 [1/1] (1.54ns)   --->   "%sub_ln581_20 = sub i12 25, %sub_ln575_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3472 'sub' 'sub_ln581_20' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3473 [1/1] (0.69ns)   --->   "%select_ln581_20 = select i1 %icmp_ln581_20, i12 %add_ln581_20, i12 %sub_ln581_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3473 'select' 'select_ln581_20' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3474 [1/1] (0.00ns)   --->   "%trunc_ln583_20 = trunc i54 %select_ln570_20 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3474 'trunc' 'trunc_ln583_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3475 [1/1] (0.00ns)   --->   "%bitcast_ln696_21 = bitcast double %tmp_i21 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3475 'bitcast' 'bitcast_ln696_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3476 [1/1] (0.00ns)   --->   "%trunc_ln557_21 = trunc i64 %bitcast_ln696_21 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3476 'trunc' 'trunc_ln557_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3477 [1/1] (0.00ns)   --->   "%tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_21, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3477 'bitselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3478 [1/1] (0.00ns)   --->   "%p_Result_112_20 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_21, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3478 'partselect' 'p_Result_112_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3479 [1/1] (0.00ns)   --->   "%zext_ln461_21 = zext i11 %p_Result_112_20 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3479 'zext' 'zext_ln461_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3480 [1/1] (0.00ns)   --->   "%trunc_ln565_21 = trunc i64 %bitcast_ln696_21 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3480 'trunc' 'trunc_ln565_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3481 [1/1] (0.00ns)   --->   "%tmp_121 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_21)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3481 'bitconcatenate' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3482 [1/1] (0.00ns)   --->   "%zext_ln569_21 = zext i53 %tmp_121 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3482 'zext' 'zext_ln569_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3483 [1/1] (3.23ns)   --->   "%sub_ln461_21 = sub i54 0, %zext_ln569_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3483 'sub' 'sub_ln461_21' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3484 [1/1] (0.94ns)   --->   "%select_ln570_21 = select i1 %tmp_367, i54 %sub_ln461_21, i54 %zext_ln569_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3484 'select' 'select_ln570_21' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3485 [1/1] (2.78ns)   --->   "%icmp_ln571_21 = icmp eq i63 %trunc_ln557_21, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3485 'icmp' 'icmp_ln571_21' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3486 [1/1] (1.54ns)   --->   "%sub_ln575_21 = sub i12 1075, %zext_ln461_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3486 'sub' 'sub_ln575_21' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3487 [1/1] (1.99ns)   --->   "%icmp_ln581_21 = icmp sgt i12 %sub_ln575_21, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3487 'icmp' 'icmp_ln581_21' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3488 [1/1] (1.54ns)   --->   "%add_ln581_21 = add i12 -25, %sub_ln575_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3488 'add' 'add_ln581_21' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3489 [1/1] (1.54ns)   --->   "%sub_ln581_21 = sub i12 25, %sub_ln575_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3489 'sub' 'sub_ln581_21' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3490 [1/1] (0.69ns)   --->   "%select_ln581_21 = select i1 %icmp_ln581_21, i12 %add_ln581_21, i12 %sub_ln581_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3490 'select' 'select_ln581_21' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3491 [1/1] (0.00ns)   --->   "%trunc_ln583_21 = trunc i54 %select_ln570_21 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3491 'trunc' 'trunc_ln583_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3492 [1/1] (0.00ns)   --->   "%bitcast_ln696_22 = bitcast double %tmp_i22 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3492 'bitcast' 'bitcast_ln696_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3493 [1/1] (0.00ns)   --->   "%trunc_ln557_22 = trunc i64 %bitcast_ln696_22 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3493 'trunc' 'trunc_ln557_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3494 [1/1] (0.00ns)   --->   "%tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_22, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3494 'bitselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3495 [1/1] (0.00ns)   --->   "%p_Result_112_21 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_22, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3495 'partselect' 'p_Result_112_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3496 [1/1] (0.00ns)   --->   "%zext_ln461_22 = zext i11 %p_Result_112_21 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3496 'zext' 'zext_ln461_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3497 [1/1] (0.00ns)   --->   "%trunc_ln565_22 = trunc i64 %bitcast_ln696_22 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3497 'trunc' 'trunc_ln565_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3498 [1/1] (0.00ns)   --->   "%tmp_126 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_22)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3498 'bitconcatenate' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3499 [1/1] (0.00ns)   --->   "%zext_ln569_22 = zext i53 %tmp_126 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3499 'zext' 'zext_ln569_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3500 [1/1] (3.23ns)   --->   "%sub_ln461_22 = sub i54 0, %zext_ln569_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3500 'sub' 'sub_ln461_22' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3501 [1/1] (0.94ns)   --->   "%select_ln570_22 = select i1 %tmp_377, i54 %sub_ln461_22, i54 %zext_ln569_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3501 'select' 'select_ln570_22' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3502 [1/1] (2.78ns)   --->   "%icmp_ln571_22 = icmp eq i63 %trunc_ln557_22, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3502 'icmp' 'icmp_ln571_22' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3503 [1/1] (1.54ns)   --->   "%sub_ln575_22 = sub i12 1075, %zext_ln461_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3503 'sub' 'sub_ln575_22' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3504 [1/1] (1.99ns)   --->   "%icmp_ln581_22 = icmp sgt i12 %sub_ln575_22, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3504 'icmp' 'icmp_ln581_22' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3505 [1/1] (1.54ns)   --->   "%add_ln581_22 = add i12 -25, %sub_ln575_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3505 'add' 'add_ln581_22' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3506 [1/1] (1.54ns)   --->   "%sub_ln581_22 = sub i12 25, %sub_ln575_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3506 'sub' 'sub_ln581_22' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3507 [1/1] (0.69ns)   --->   "%select_ln581_22 = select i1 %icmp_ln581_22, i12 %add_ln581_22, i12 %sub_ln581_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3507 'select' 'select_ln581_22' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3508 [1/1] (0.00ns)   --->   "%trunc_ln583_22 = trunc i54 %select_ln570_22 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3508 'trunc' 'trunc_ln583_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3509 [1/1] (0.00ns)   --->   "%bitcast_ln696_23 = bitcast double %tmp_i23 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3509 'bitcast' 'bitcast_ln696_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3510 [1/1] (0.00ns)   --->   "%trunc_ln557_23 = trunc i64 %bitcast_ln696_23 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3510 'trunc' 'trunc_ln557_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3511 [1/1] (0.00ns)   --->   "%tmp_387 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_23, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3511 'bitselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3512 [1/1] (0.00ns)   --->   "%p_Result_112_22 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_23, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3512 'partselect' 'p_Result_112_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3513 [1/1] (0.00ns)   --->   "%zext_ln461_23 = zext i11 %p_Result_112_22 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3513 'zext' 'zext_ln461_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3514 [1/1] (0.00ns)   --->   "%trunc_ln565_23 = trunc i64 %bitcast_ln696_23 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3514 'trunc' 'trunc_ln565_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3515 [1/1] (0.00ns)   --->   "%tmp_131 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_23)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3515 'bitconcatenate' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3516 [1/1] (0.00ns)   --->   "%zext_ln569_23 = zext i53 %tmp_131 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3516 'zext' 'zext_ln569_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3517 [1/1] (3.23ns)   --->   "%sub_ln461_23 = sub i54 0, %zext_ln569_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3517 'sub' 'sub_ln461_23' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3518 [1/1] (0.94ns)   --->   "%select_ln570_23 = select i1 %tmp_387, i54 %sub_ln461_23, i54 %zext_ln569_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3518 'select' 'select_ln570_23' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3519 [1/1] (2.78ns)   --->   "%icmp_ln571_23 = icmp eq i63 %trunc_ln557_23, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3519 'icmp' 'icmp_ln571_23' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3520 [1/1] (1.54ns)   --->   "%sub_ln575_23 = sub i12 1075, %zext_ln461_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3520 'sub' 'sub_ln575_23' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3521 [1/1] (1.99ns)   --->   "%icmp_ln581_23 = icmp sgt i12 %sub_ln575_23, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3521 'icmp' 'icmp_ln581_23' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3522 [1/1] (1.54ns)   --->   "%add_ln581_23 = add i12 -25, %sub_ln575_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3522 'add' 'add_ln581_23' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3523 [1/1] (1.54ns)   --->   "%sub_ln581_23 = sub i12 25, %sub_ln575_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3523 'sub' 'sub_ln581_23' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3524 [1/1] (0.69ns)   --->   "%select_ln581_23 = select i1 %icmp_ln581_23, i12 %add_ln581_23, i12 %sub_ln581_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3524 'select' 'select_ln581_23' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3525 [1/1] (0.00ns)   --->   "%trunc_ln583_23 = trunc i54 %select_ln570_23 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3525 'trunc' 'trunc_ln583_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3526 [1/1] (0.00ns)   --->   "%bitcast_ln696_24 = bitcast double %tmp_i24 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3526 'bitcast' 'bitcast_ln696_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3527 [1/1] (0.00ns)   --->   "%trunc_ln557_24 = trunc i64 %bitcast_ln696_24 to i63" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3527 'trunc' 'trunc_ln557_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3528 [1/1] (0.00ns)   --->   "%tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_24, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3528 'bitselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3529 [1/1] (0.00ns)   --->   "%p_Result_112_23 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_24, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3529 'partselect' 'p_Result_112_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3530 [1/1] (0.00ns)   --->   "%zext_ln461_24 = zext i11 %p_Result_112_23 to i12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3530 'zext' 'zext_ln461_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3531 [1/1] (0.00ns)   --->   "%trunc_ln565_24 = trunc i64 %bitcast_ln696_24 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3531 'trunc' 'trunc_ln565_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3532 [1/1] (0.00ns)   --->   "%tmp_136 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_24)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3532 'bitconcatenate' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3533 [1/1] (0.00ns)   --->   "%zext_ln569_24 = zext i53 %tmp_136 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3533 'zext' 'zext_ln569_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3534 [1/1] (3.23ns)   --->   "%sub_ln461_24 = sub i54 0, %zext_ln569_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3534 'sub' 'sub_ln461_24' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3535 [1/1] (0.94ns)   --->   "%select_ln570_24 = select i1 %tmp_397, i54 %sub_ln461_24, i54 %zext_ln569_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3535 'select' 'select_ln570_24' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3536 [1/1] (2.78ns)   --->   "%icmp_ln571_24 = icmp eq i63 %trunc_ln557_24, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3536 'icmp' 'icmp_ln571_24' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3537 [1/1] (1.54ns)   --->   "%sub_ln575_24 = sub i12 1075, %zext_ln461_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3537 'sub' 'sub_ln575_24' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3538 [1/1] (1.99ns)   --->   "%icmp_ln581_24 = icmp sgt i12 %sub_ln575_24, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3538 'icmp' 'icmp_ln581_24' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3539 [1/1] (1.54ns)   --->   "%add_ln581_24 = add i12 -25, %sub_ln575_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3539 'add' 'add_ln581_24' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3540 [1/1] (1.54ns)   --->   "%sub_ln581_24 = sub i12 25, %sub_ln575_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3540 'sub' 'sub_ln581_24' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3541 [1/1] (0.69ns)   --->   "%select_ln581_24 = select i1 %icmp_ln581_24, i12 %add_ln581_24, i12 %sub_ln581_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3541 'select' 'select_ln581_24' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3542 [1/1] (0.00ns)   --->   "%trunc_ln583_24 = trunc i54 %select_ln570_24 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3542 'trunc' 'trunc_ln583_24' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 4.03>
ST_24 : Operation 3543 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %select_ln581, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3543 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3544 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3544 'trunc' 'trunc_ln586' <Predicate = (icmp_ln585)> <Delay = 0.00>
ST_24 : Operation 3545 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3545 'bitselect' 'tmp_158' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_24 : Operation 3546 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%select_ln588 = select i1 %tmp_158, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3546 'select' 'select_ln588' <Predicate = (!icmp_ln585)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3547 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585 = select i1 %icmp_ln585, i30 %trunc_ln586, i30 %select_ln588" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3547 'select' 'select_ln585' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3548 [1/1] (1.54ns)   --->   "%add_ln591 = add i12 -26, %sub_ln575" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3548 'add' 'add_ln591' <Predicate = (!icmp_ln591)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3549 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln591 = zext i12 %add_ln591 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3549 'zext' 'zext_ln591' <Predicate = (!icmp_ln591)> <Delay = 0.00>
ST_24 : Operation 3550 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570, i32 %zext_ln591)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3550 'bitselect' 'p_Result_32' <Predicate = (!icmp_ln591)> <Delay = 0.00>
ST_24 : Operation 3551 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%select_ln591 = select i1 %icmp_ln591, i1 %tmp_157, i1 %p_Result_32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3551 'select' 'select_ln591' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3552 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %select_ln591 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3552 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3553 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415 = add i30 %zext_ln415, %select_ln585" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3553 'add' 'add_ln415' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3554 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3554 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3555 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3555 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3556 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3556 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3557 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3557 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3558 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3558 'and' 'and_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3559 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3559 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3560 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3560 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3561 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3561 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3562 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln581" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3562 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3563 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln582, i30 %trunc_ln583, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3563 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3564 [1/1] (0.00ns)   --->   "%sext_ln581_3 = sext i12 %select_ln581_1 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3564 'sext' 'sext_ln581_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3565 [1/1] (0.00ns)   --->   "%zext_ln586_1 = zext i32 %sext_ln581_3 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3565 'zext' 'zext_ln586_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3566 [2/2] (3.88ns)   --->   "%ashr_ln586_1 = ashr i54 %select_ln570_1, %zext_ln586_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3566 'ashr' 'ashr_ln586_1' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3567 [1/1] (1.99ns)   --->   "%icmp_ln591_1 = icmp sgt i12 %add_ln581_1, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3567 'icmp' 'icmp_ln591_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3568 [1/1] (0.00ns)   --->   "%sext_ln581_5 = sext i12 %select_ln581_2 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3568 'sext' 'sext_ln581_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3569 [1/1] (0.00ns)   --->   "%zext_ln586_2 = zext i32 %sext_ln581_5 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3569 'zext' 'zext_ln586_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3570 [2/2] (3.88ns)   --->   "%ashr_ln586_2 = ashr i54 %select_ln570_2, %zext_ln586_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3570 'ashr' 'ashr_ln586_2' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3571 [1/1] (1.99ns)   --->   "%icmp_ln591_2 = icmp sgt i12 %add_ln581_2, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3571 'icmp' 'icmp_ln591_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3572 [1/1] (0.00ns)   --->   "%sext_ln581_7 = sext i12 %select_ln581_3 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3572 'sext' 'sext_ln581_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3573 [1/1] (0.00ns)   --->   "%zext_ln586_3 = zext i32 %sext_ln581_7 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3573 'zext' 'zext_ln586_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3574 [2/2] (3.88ns)   --->   "%ashr_ln586_3 = ashr i54 %select_ln570_3, %zext_ln586_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3574 'ashr' 'ashr_ln586_3' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3575 [1/1] (1.99ns)   --->   "%icmp_ln591_3 = icmp sgt i12 %add_ln581_3, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3575 'icmp' 'icmp_ln591_3' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3576 [1/1] (0.00ns)   --->   "%sext_ln581_9 = sext i12 %select_ln581_4 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3576 'sext' 'sext_ln581_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3577 [1/1] (0.00ns)   --->   "%zext_ln586_4 = zext i32 %sext_ln581_9 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3577 'zext' 'zext_ln586_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3578 [2/2] (3.88ns)   --->   "%ashr_ln586_4 = ashr i54 %select_ln570_4, %zext_ln586_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3578 'ashr' 'ashr_ln586_4' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3579 [1/1] (1.99ns)   --->   "%icmp_ln591_4 = icmp sgt i12 %add_ln581_4, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3579 'icmp' 'icmp_ln591_4' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3580 [1/1] (0.00ns)   --->   "%sext_ln581_11 = sext i12 %select_ln581_5 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3580 'sext' 'sext_ln581_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3581 [1/1] (0.00ns)   --->   "%zext_ln586_5 = zext i32 %sext_ln581_11 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3581 'zext' 'zext_ln586_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3582 [2/2] (3.88ns)   --->   "%ashr_ln586_5 = ashr i54 %select_ln570_5, %zext_ln586_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3582 'ashr' 'ashr_ln586_5' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3583 [1/1] (1.99ns)   --->   "%icmp_ln591_5 = icmp sgt i12 %add_ln581_5, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3583 'icmp' 'icmp_ln591_5' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3584 [1/1] (0.00ns)   --->   "%sext_ln581_13 = sext i12 %select_ln581_6 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3584 'sext' 'sext_ln581_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3585 [1/1] (0.00ns)   --->   "%zext_ln586_6 = zext i32 %sext_ln581_13 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3585 'zext' 'zext_ln586_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3586 [2/2] (3.88ns)   --->   "%ashr_ln586_6 = ashr i54 %select_ln570_6, %zext_ln586_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3586 'ashr' 'ashr_ln586_6' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3587 [1/1] (1.99ns)   --->   "%icmp_ln591_6 = icmp sgt i12 %add_ln581_6, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3587 'icmp' 'icmp_ln591_6' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3588 [1/1] (0.00ns)   --->   "%sext_ln581_15 = sext i12 %select_ln581_7 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3588 'sext' 'sext_ln581_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3589 [1/1] (0.00ns)   --->   "%zext_ln586_7 = zext i32 %sext_ln581_15 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3589 'zext' 'zext_ln586_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3590 [2/2] (3.88ns)   --->   "%ashr_ln586_7 = ashr i54 %select_ln570_7, %zext_ln586_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3590 'ashr' 'ashr_ln586_7' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3591 [1/1] (1.99ns)   --->   "%icmp_ln591_7 = icmp sgt i12 %add_ln581_7, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3591 'icmp' 'icmp_ln591_7' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3592 [1/1] (0.00ns)   --->   "%sext_ln581_17 = sext i12 %select_ln581_8 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3592 'sext' 'sext_ln581_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3593 [1/1] (0.00ns)   --->   "%zext_ln586_8 = zext i32 %sext_ln581_17 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3593 'zext' 'zext_ln586_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3594 [2/2] (3.88ns)   --->   "%ashr_ln586_8 = ashr i54 %select_ln570_8, %zext_ln586_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3594 'ashr' 'ashr_ln586_8' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3595 [1/1] (1.99ns)   --->   "%icmp_ln591_8 = icmp sgt i12 %add_ln581_8, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3595 'icmp' 'icmp_ln591_8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3596 [1/1] (0.00ns)   --->   "%sext_ln581_19 = sext i12 %select_ln581_9 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3596 'sext' 'sext_ln581_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3597 [1/1] (0.00ns)   --->   "%zext_ln586_9 = zext i32 %sext_ln581_19 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3597 'zext' 'zext_ln586_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3598 [2/2] (3.88ns)   --->   "%ashr_ln586_9 = ashr i54 %select_ln570_9, %zext_ln586_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3598 'ashr' 'ashr_ln586_9' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3599 [1/1] (1.99ns)   --->   "%icmp_ln591_9 = icmp sgt i12 %add_ln581_9, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3599 'icmp' 'icmp_ln591_9' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3600 [1/1] (0.00ns)   --->   "%sext_ln581_21 = sext i12 %select_ln581_10 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3600 'sext' 'sext_ln581_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3601 [1/1] (0.00ns)   --->   "%zext_ln586_10 = zext i32 %sext_ln581_21 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3601 'zext' 'zext_ln586_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3602 [2/2] (3.88ns)   --->   "%ashr_ln586_10 = ashr i54 %select_ln570_10, %zext_ln586_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3602 'ashr' 'ashr_ln586_10' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3603 [1/1] (1.99ns)   --->   "%icmp_ln591_10 = icmp sgt i12 %add_ln581_10, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3603 'icmp' 'icmp_ln591_10' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3604 [1/1] (0.00ns)   --->   "%sext_ln581_23 = sext i12 %select_ln581_11 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3604 'sext' 'sext_ln581_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3605 [1/1] (0.00ns)   --->   "%zext_ln586_11 = zext i32 %sext_ln581_23 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3605 'zext' 'zext_ln586_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3606 [2/2] (3.88ns)   --->   "%ashr_ln586_11 = ashr i54 %select_ln570_11, %zext_ln586_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3606 'ashr' 'ashr_ln586_11' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3607 [1/1] (1.99ns)   --->   "%icmp_ln591_11 = icmp sgt i12 %add_ln581_11, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3607 'icmp' 'icmp_ln591_11' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3608 [1/1] (0.00ns)   --->   "%sext_ln581_25 = sext i12 %select_ln581_12 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3608 'sext' 'sext_ln581_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3609 [1/1] (0.00ns)   --->   "%zext_ln586_12 = zext i32 %sext_ln581_25 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3609 'zext' 'zext_ln586_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3610 [2/2] (3.88ns)   --->   "%ashr_ln586_12 = ashr i54 %select_ln570_12, %zext_ln586_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3610 'ashr' 'ashr_ln586_12' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3611 [1/1] (1.99ns)   --->   "%icmp_ln591_12 = icmp sgt i12 %add_ln581_12, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3611 'icmp' 'icmp_ln591_12' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3612 [1/1] (0.00ns)   --->   "%sext_ln581_27 = sext i12 %select_ln581_13 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3612 'sext' 'sext_ln581_27' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3613 [1/1] (0.00ns)   --->   "%zext_ln586_13 = zext i32 %sext_ln581_27 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3613 'zext' 'zext_ln586_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3614 [2/2] (3.88ns)   --->   "%ashr_ln586_13 = ashr i54 %select_ln570_13, %zext_ln586_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3614 'ashr' 'ashr_ln586_13' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3615 [1/1] (1.99ns)   --->   "%icmp_ln591_13 = icmp sgt i12 %add_ln581_13, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3615 'icmp' 'icmp_ln591_13' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3616 [1/1] (0.00ns)   --->   "%sext_ln581_29 = sext i12 %select_ln581_14 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3616 'sext' 'sext_ln581_29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3617 [1/1] (0.00ns)   --->   "%zext_ln586_14 = zext i32 %sext_ln581_29 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3617 'zext' 'zext_ln586_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3618 [2/2] (3.88ns)   --->   "%ashr_ln586_14 = ashr i54 %select_ln570_14, %zext_ln586_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3618 'ashr' 'ashr_ln586_14' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3619 [1/1] (1.99ns)   --->   "%icmp_ln591_14 = icmp sgt i12 %add_ln581_14, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3619 'icmp' 'icmp_ln591_14' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3620 [1/1] (0.00ns)   --->   "%sext_ln581_31 = sext i12 %select_ln581_15 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3620 'sext' 'sext_ln581_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3621 [1/1] (0.00ns)   --->   "%zext_ln586_15 = zext i32 %sext_ln581_31 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3621 'zext' 'zext_ln586_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3622 [2/2] (3.88ns)   --->   "%ashr_ln586_15 = ashr i54 %select_ln570_15, %zext_ln586_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3622 'ashr' 'ashr_ln586_15' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3623 [1/1] (1.99ns)   --->   "%icmp_ln591_15 = icmp sgt i12 %add_ln581_15, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3623 'icmp' 'icmp_ln591_15' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3624 [1/1] (0.00ns)   --->   "%sext_ln581_33 = sext i12 %select_ln581_16 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3624 'sext' 'sext_ln581_33' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3625 [1/1] (0.00ns)   --->   "%zext_ln586_16 = zext i32 %sext_ln581_33 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3625 'zext' 'zext_ln586_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3626 [2/2] (3.88ns)   --->   "%ashr_ln586_16 = ashr i54 %select_ln570_16, %zext_ln586_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3626 'ashr' 'ashr_ln586_16' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3627 [1/1] (1.99ns)   --->   "%icmp_ln591_16 = icmp sgt i12 %add_ln581_16, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3627 'icmp' 'icmp_ln591_16' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3628 [1/1] (0.00ns)   --->   "%sext_ln581_35 = sext i12 %select_ln581_17 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3628 'sext' 'sext_ln581_35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3629 [1/1] (0.00ns)   --->   "%zext_ln586_17 = zext i32 %sext_ln581_35 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3629 'zext' 'zext_ln586_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3630 [2/2] (3.88ns)   --->   "%ashr_ln586_17 = ashr i54 %select_ln570_17, %zext_ln586_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3630 'ashr' 'ashr_ln586_17' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3631 [1/1] (1.99ns)   --->   "%icmp_ln591_17 = icmp sgt i12 %add_ln581_17, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3631 'icmp' 'icmp_ln591_17' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3632 [1/1] (0.00ns)   --->   "%sext_ln581_37 = sext i12 %select_ln581_18 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3632 'sext' 'sext_ln581_37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3633 [1/1] (0.00ns)   --->   "%zext_ln586_18 = zext i32 %sext_ln581_37 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3633 'zext' 'zext_ln586_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3634 [2/2] (3.88ns)   --->   "%ashr_ln586_18 = ashr i54 %select_ln570_18, %zext_ln586_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3634 'ashr' 'ashr_ln586_18' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3635 [1/1] (1.99ns)   --->   "%icmp_ln591_18 = icmp sgt i12 %add_ln581_18, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3635 'icmp' 'icmp_ln591_18' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3636 [1/1] (0.00ns)   --->   "%sext_ln581_39 = sext i12 %select_ln581_19 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3636 'sext' 'sext_ln581_39' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3637 [1/1] (0.00ns)   --->   "%zext_ln586_19 = zext i32 %sext_ln581_39 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3637 'zext' 'zext_ln586_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3638 [2/2] (3.88ns)   --->   "%ashr_ln586_19 = ashr i54 %select_ln570_19, %zext_ln586_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3638 'ashr' 'ashr_ln586_19' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3639 [1/1] (1.99ns)   --->   "%icmp_ln591_19 = icmp sgt i12 %add_ln581_19, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3639 'icmp' 'icmp_ln591_19' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3640 [1/1] (0.00ns)   --->   "%sext_ln581_41 = sext i12 %select_ln581_20 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3640 'sext' 'sext_ln581_41' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3641 [1/1] (0.00ns)   --->   "%zext_ln586_20 = zext i32 %sext_ln581_41 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3641 'zext' 'zext_ln586_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3642 [2/2] (3.88ns)   --->   "%ashr_ln586_20 = ashr i54 %select_ln570_20, %zext_ln586_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3642 'ashr' 'ashr_ln586_20' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3643 [1/1] (1.99ns)   --->   "%icmp_ln591_20 = icmp sgt i12 %add_ln581_20, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3643 'icmp' 'icmp_ln591_20' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3644 [1/1] (0.00ns)   --->   "%sext_ln581_43 = sext i12 %select_ln581_21 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3644 'sext' 'sext_ln581_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3645 [1/1] (0.00ns)   --->   "%zext_ln586_21 = zext i32 %sext_ln581_43 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3645 'zext' 'zext_ln586_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3646 [2/2] (3.88ns)   --->   "%ashr_ln586_21 = ashr i54 %select_ln570_21, %zext_ln586_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3646 'ashr' 'ashr_ln586_21' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3647 [1/1] (1.99ns)   --->   "%icmp_ln591_21 = icmp sgt i12 %add_ln581_21, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3647 'icmp' 'icmp_ln591_21' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3648 [1/1] (0.00ns)   --->   "%sext_ln581_45 = sext i12 %select_ln581_22 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3648 'sext' 'sext_ln581_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3649 [1/1] (0.00ns)   --->   "%zext_ln586_22 = zext i32 %sext_ln581_45 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3649 'zext' 'zext_ln586_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3650 [2/2] (3.88ns)   --->   "%ashr_ln586_22 = ashr i54 %select_ln570_22, %zext_ln586_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3650 'ashr' 'ashr_ln586_22' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3651 [1/1] (1.99ns)   --->   "%icmp_ln591_22 = icmp sgt i12 %add_ln581_22, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3651 'icmp' 'icmp_ln591_22' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3652 [1/1] (0.00ns)   --->   "%sext_ln581_47 = sext i12 %select_ln581_23 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3652 'sext' 'sext_ln581_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3653 [1/1] (0.00ns)   --->   "%zext_ln586_23 = zext i32 %sext_ln581_47 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3653 'zext' 'zext_ln586_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3654 [2/2] (3.88ns)   --->   "%ashr_ln586_23 = ashr i54 %select_ln570_23, %zext_ln586_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3654 'ashr' 'ashr_ln586_23' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3655 [1/1] (1.99ns)   --->   "%icmp_ln591_23 = icmp sgt i12 %add_ln581_23, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3655 'icmp' 'icmp_ln591_23' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3656 [1/1] (0.00ns)   --->   "%sext_ln581_49 = sext i12 %select_ln581_24 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3656 'sext' 'sext_ln581_49' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3657 [1/1] (0.00ns)   --->   "%zext_ln586_24 = zext i32 %sext_ln581_49 to i54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3657 'zext' 'zext_ln586_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3658 [2/2] (3.88ns)   --->   "%ashr_ln586_24 = ashr i54 %select_ln570_24, %zext_ln586_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3658 'ashr' 'ashr_ln586_24' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3659 [1/1] (1.99ns)   --->   "%icmp_ln591_24 = icmp sgt i12 %add_ln581_24, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3659 'icmp' 'icmp_ln591_24' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.36>
ST_25 : Operation 3660 [1/1] (0.00ns) (grouped into LUT with out node tmp_V)   --->   "%sext_ln581 = sext i12 %select_ln581 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3660 'sext' 'sext_ln581' <Predicate = (and_ln603 & or_ln603)> <Delay = 0.00>
ST_25 : Operation 3661 [1/1] (0.00ns) (grouped into LUT with out node tmp_V)   --->   "%shl_ln604 = shl i30 %trunc_ln583, %sext_ln581" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3661 'shl' 'shl_ln604' <Predicate = (and_ln603 & or_ln603)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3662 [1/1] (0.00ns) (grouped into LUT with out node tmp_V)   --->   "%select_ln603 = select i1 %and_ln603, i30 %shl_ln604, i30 %add_ln415" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3662 'select' 'select_ln603' <Predicate = (or_ln603)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 3663 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V = select i1 %or_ln603, i30 %select_ln603, i30 %select_ln603_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3663 'select' 'tmp_V' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 3664 [1/1] (1.99ns)   --->   "%icmp_ln582_1 = icmp eq i12 %sub_ln575_1, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3664 'icmp' 'icmp_ln582_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3665 [1/1] (1.99ns)   --->   "%icmp_ln585_1 = icmp ult i12 %select_ln581_1, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3665 'icmp' 'icmp_ln585_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3666 [1/2] (3.88ns)   --->   "%ashr_ln586_1 = ashr i54 %select_ln570_1, %zext_ln586_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3666 'ashr' 'ashr_ln586_1' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3667 [1/1] (1.99ns)   --->   "%icmp_ln582_2 = icmp eq i12 %sub_ln575_2, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3667 'icmp' 'icmp_ln582_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3668 [1/1] (1.99ns)   --->   "%icmp_ln585_2 = icmp ult i12 %select_ln581_2, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3668 'icmp' 'icmp_ln585_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3669 [1/2] (3.88ns)   --->   "%ashr_ln586_2 = ashr i54 %select_ln570_2, %zext_ln586_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3669 'ashr' 'ashr_ln586_2' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3670 [1/1] (1.99ns)   --->   "%icmp_ln582_3 = icmp eq i12 %sub_ln575_3, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3670 'icmp' 'icmp_ln582_3' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3671 [1/1] (1.99ns)   --->   "%icmp_ln585_3 = icmp ult i12 %select_ln581_3, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3671 'icmp' 'icmp_ln585_3' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3672 [1/2] (3.88ns)   --->   "%ashr_ln586_3 = ashr i54 %select_ln570_3, %zext_ln586_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3672 'ashr' 'ashr_ln586_3' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3673 [1/1] (1.99ns)   --->   "%icmp_ln582_4 = icmp eq i12 %sub_ln575_4, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3673 'icmp' 'icmp_ln582_4' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3674 [1/1] (1.99ns)   --->   "%icmp_ln585_4 = icmp ult i12 %select_ln581_4, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3674 'icmp' 'icmp_ln585_4' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3675 [1/2] (3.88ns)   --->   "%ashr_ln586_4 = ashr i54 %select_ln570_4, %zext_ln586_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3675 'ashr' 'ashr_ln586_4' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3676 [1/1] (1.99ns)   --->   "%icmp_ln582_5 = icmp eq i12 %sub_ln575_5, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3676 'icmp' 'icmp_ln582_5' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3677 [1/1] (1.99ns)   --->   "%icmp_ln585_5 = icmp ult i12 %select_ln581_5, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3677 'icmp' 'icmp_ln585_5' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3678 [1/2] (3.88ns)   --->   "%ashr_ln586_5 = ashr i54 %select_ln570_5, %zext_ln586_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3678 'ashr' 'ashr_ln586_5' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3679 [1/1] (1.99ns)   --->   "%icmp_ln582_6 = icmp eq i12 %sub_ln575_6, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3679 'icmp' 'icmp_ln582_6' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3680 [1/1] (1.99ns)   --->   "%icmp_ln585_6 = icmp ult i12 %select_ln581_6, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3680 'icmp' 'icmp_ln585_6' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3681 [1/2] (3.88ns)   --->   "%ashr_ln586_6 = ashr i54 %select_ln570_6, %zext_ln586_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3681 'ashr' 'ashr_ln586_6' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3682 [1/1] (1.99ns)   --->   "%icmp_ln582_7 = icmp eq i12 %sub_ln575_7, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3682 'icmp' 'icmp_ln582_7' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3683 [1/1] (1.99ns)   --->   "%icmp_ln585_7 = icmp ult i12 %select_ln581_7, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3683 'icmp' 'icmp_ln585_7' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3684 [1/2] (3.88ns)   --->   "%ashr_ln586_7 = ashr i54 %select_ln570_7, %zext_ln586_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3684 'ashr' 'ashr_ln586_7' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3685 [1/1] (1.99ns)   --->   "%icmp_ln582_8 = icmp eq i12 %sub_ln575_8, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3685 'icmp' 'icmp_ln582_8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3686 [1/1] (1.99ns)   --->   "%icmp_ln585_8 = icmp ult i12 %select_ln581_8, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3686 'icmp' 'icmp_ln585_8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3687 [1/2] (3.88ns)   --->   "%ashr_ln586_8 = ashr i54 %select_ln570_8, %zext_ln586_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3687 'ashr' 'ashr_ln586_8' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3688 [1/1] (1.99ns)   --->   "%icmp_ln582_9 = icmp eq i12 %sub_ln575_9, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3688 'icmp' 'icmp_ln582_9' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3689 [1/1] (1.99ns)   --->   "%icmp_ln585_9 = icmp ult i12 %select_ln581_9, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3689 'icmp' 'icmp_ln585_9' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3690 [1/2] (3.88ns)   --->   "%ashr_ln586_9 = ashr i54 %select_ln570_9, %zext_ln586_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3690 'ashr' 'ashr_ln586_9' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3691 [1/1] (1.99ns)   --->   "%icmp_ln582_10 = icmp eq i12 %sub_ln575_10, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3691 'icmp' 'icmp_ln582_10' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3692 [1/1] (1.99ns)   --->   "%icmp_ln585_10 = icmp ult i12 %select_ln581_10, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3692 'icmp' 'icmp_ln585_10' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3693 [1/2] (3.88ns)   --->   "%ashr_ln586_10 = ashr i54 %select_ln570_10, %zext_ln586_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3693 'ashr' 'ashr_ln586_10' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3694 [1/1] (1.99ns)   --->   "%icmp_ln582_11 = icmp eq i12 %sub_ln575_11, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3694 'icmp' 'icmp_ln582_11' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3695 [1/1] (1.99ns)   --->   "%icmp_ln585_11 = icmp ult i12 %select_ln581_11, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3695 'icmp' 'icmp_ln585_11' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3696 [1/2] (3.88ns)   --->   "%ashr_ln586_11 = ashr i54 %select_ln570_11, %zext_ln586_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3696 'ashr' 'ashr_ln586_11' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3697 [1/1] (1.99ns)   --->   "%icmp_ln582_12 = icmp eq i12 %sub_ln575_12, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3697 'icmp' 'icmp_ln582_12' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3698 [1/1] (1.99ns)   --->   "%icmp_ln585_12 = icmp ult i12 %select_ln581_12, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3698 'icmp' 'icmp_ln585_12' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3699 [1/2] (3.88ns)   --->   "%ashr_ln586_12 = ashr i54 %select_ln570_12, %zext_ln586_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3699 'ashr' 'ashr_ln586_12' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3700 [1/1] (1.99ns)   --->   "%icmp_ln582_13 = icmp eq i12 %sub_ln575_13, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3700 'icmp' 'icmp_ln582_13' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3701 [1/1] (1.99ns)   --->   "%icmp_ln585_13 = icmp ult i12 %select_ln581_13, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3701 'icmp' 'icmp_ln585_13' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3702 [1/2] (3.88ns)   --->   "%ashr_ln586_13 = ashr i54 %select_ln570_13, %zext_ln586_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3702 'ashr' 'ashr_ln586_13' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3703 [1/1] (1.99ns)   --->   "%icmp_ln582_14 = icmp eq i12 %sub_ln575_14, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3703 'icmp' 'icmp_ln582_14' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3704 [1/1] (1.99ns)   --->   "%icmp_ln585_14 = icmp ult i12 %select_ln581_14, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3704 'icmp' 'icmp_ln585_14' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3705 [1/2] (3.88ns)   --->   "%ashr_ln586_14 = ashr i54 %select_ln570_14, %zext_ln586_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3705 'ashr' 'ashr_ln586_14' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3706 [1/1] (1.99ns)   --->   "%icmp_ln582_15 = icmp eq i12 %sub_ln575_15, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3706 'icmp' 'icmp_ln582_15' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3707 [1/1] (1.99ns)   --->   "%icmp_ln585_15 = icmp ult i12 %select_ln581_15, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3707 'icmp' 'icmp_ln585_15' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3708 [1/2] (3.88ns)   --->   "%ashr_ln586_15 = ashr i54 %select_ln570_15, %zext_ln586_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3708 'ashr' 'ashr_ln586_15' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3709 [1/1] (1.99ns)   --->   "%icmp_ln582_16 = icmp eq i12 %sub_ln575_16, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3709 'icmp' 'icmp_ln582_16' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3710 [1/1] (1.99ns)   --->   "%icmp_ln585_16 = icmp ult i12 %select_ln581_16, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3710 'icmp' 'icmp_ln585_16' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3711 [1/2] (3.88ns)   --->   "%ashr_ln586_16 = ashr i54 %select_ln570_16, %zext_ln586_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3711 'ashr' 'ashr_ln586_16' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3712 [1/1] (1.99ns)   --->   "%icmp_ln582_17 = icmp eq i12 %sub_ln575_17, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3712 'icmp' 'icmp_ln582_17' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3713 [1/1] (1.99ns)   --->   "%icmp_ln585_17 = icmp ult i12 %select_ln581_17, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3713 'icmp' 'icmp_ln585_17' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3714 [1/2] (3.88ns)   --->   "%ashr_ln586_17 = ashr i54 %select_ln570_17, %zext_ln586_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3714 'ashr' 'ashr_ln586_17' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3715 [1/1] (1.99ns)   --->   "%icmp_ln582_18 = icmp eq i12 %sub_ln575_18, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3715 'icmp' 'icmp_ln582_18' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3716 [1/1] (1.99ns)   --->   "%icmp_ln585_18 = icmp ult i12 %select_ln581_18, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3716 'icmp' 'icmp_ln585_18' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3717 [1/2] (3.88ns)   --->   "%ashr_ln586_18 = ashr i54 %select_ln570_18, %zext_ln586_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3717 'ashr' 'ashr_ln586_18' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3718 [1/1] (1.99ns)   --->   "%icmp_ln582_19 = icmp eq i12 %sub_ln575_19, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3718 'icmp' 'icmp_ln582_19' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3719 [1/1] (1.99ns)   --->   "%icmp_ln585_19 = icmp ult i12 %select_ln581_19, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3719 'icmp' 'icmp_ln585_19' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3720 [1/2] (3.88ns)   --->   "%ashr_ln586_19 = ashr i54 %select_ln570_19, %zext_ln586_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3720 'ashr' 'ashr_ln586_19' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3721 [1/1] (1.99ns)   --->   "%icmp_ln582_20 = icmp eq i12 %sub_ln575_20, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3721 'icmp' 'icmp_ln582_20' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3722 [1/1] (1.99ns)   --->   "%icmp_ln585_20 = icmp ult i12 %select_ln581_20, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3722 'icmp' 'icmp_ln585_20' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3723 [1/2] (3.88ns)   --->   "%ashr_ln586_20 = ashr i54 %select_ln570_20, %zext_ln586_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3723 'ashr' 'ashr_ln586_20' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3724 [1/1] (1.99ns)   --->   "%icmp_ln582_21 = icmp eq i12 %sub_ln575_21, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3724 'icmp' 'icmp_ln582_21' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3725 [1/1] (1.99ns)   --->   "%icmp_ln585_21 = icmp ult i12 %select_ln581_21, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3725 'icmp' 'icmp_ln585_21' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3726 [1/2] (3.88ns)   --->   "%ashr_ln586_21 = ashr i54 %select_ln570_21, %zext_ln586_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3726 'ashr' 'ashr_ln586_21' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3727 [1/1] (1.99ns)   --->   "%icmp_ln582_22 = icmp eq i12 %sub_ln575_22, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3727 'icmp' 'icmp_ln582_22' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3728 [1/1] (1.99ns)   --->   "%icmp_ln585_22 = icmp ult i12 %select_ln581_22, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3728 'icmp' 'icmp_ln585_22' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3729 [1/2] (3.88ns)   --->   "%ashr_ln586_22 = ashr i54 %select_ln570_22, %zext_ln586_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3729 'ashr' 'ashr_ln586_22' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3730 [1/1] (1.99ns)   --->   "%icmp_ln582_23 = icmp eq i12 %sub_ln575_23, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3730 'icmp' 'icmp_ln582_23' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3731 [1/1] (1.99ns)   --->   "%icmp_ln585_23 = icmp ult i12 %select_ln581_23, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3731 'icmp' 'icmp_ln585_23' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3732 [1/2] (3.88ns)   --->   "%ashr_ln586_23 = ashr i54 %select_ln570_23, %zext_ln586_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3732 'ashr' 'ashr_ln586_23' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3733 [1/1] (1.99ns)   --->   "%icmp_ln582_24 = icmp eq i12 %sub_ln575_24, 25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3733 'icmp' 'icmp_ln582_24' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3734 [1/1] (1.99ns)   --->   "%icmp_ln585_24 = icmp ult i12 %select_ln581_24, 54" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3734 'icmp' 'icmp_ln585_24' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3735 [1/2] (3.88ns)   --->   "%ashr_ln586_24 = ashr i54 %select_ln570_24, %zext_ln586_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3735 'ashr' 'ashr_ln586_24' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.03>
ST_26 : Operation 3736 [1/1] (1.99ns)   --->   "%icmp_ln603_1 = icmp ult i12 %select_ln581_1, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3736 'icmp' 'icmp_ln603_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3737 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%trunc_ln586_1 = trunc i54 %ashr_ln586_1 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3737 'trunc' 'trunc_ln586_1' <Predicate = (icmp_ln585_1)> <Delay = 0.00>
ST_26 : Operation 3738 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%tmp_168 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_1, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3738 'bitselect' 'tmp_168' <Predicate = (!icmp_ln585_1)> <Delay = 0.00>
ST_26 : Operation 3739 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%select_ln588_1 = select i1 %tmp_168, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3739 'select' 'select_ln588_1' <Predicate = (!icmp_ln585_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3740 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_1 = select i1 %icmp_ln585_1, i30 %trunc_ln586_1, i30 %select_ln588_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3740 'select' 'select_ln585_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3741 [1/1] (1.54ns)   --->   "%add_ln591_1 = add i12 -26, %sub_ln575_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3741 'add' 'add_ln591_1' <Predicate = (!icmp_ln591_1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3742 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%zext_ln591_1 = zext i12 %add_ln591_1 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3742 'zext' 'zext_ln591_1' <Predicate = (!icmp_ln591_1)> <Delay = 0.00>
ST_26 : Operation 3743 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%p_Result_115_1 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_1, i32 %zext_ln591_1)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3743 'bitselect' 'p_Result_115_1' <Predicate = (!icmp_ln591_1)> <Delay = 0.00>
ST_26 : Operation 3744 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%select_ln591_1 = select i1 %icmp_ln591_1, i1 %tmp_167, i1 %p_Result_115_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3744 'select' 'select_ln591_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3745 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%zext_ln415_1 = zext i1 %select_ln591_1 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3745 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3746 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_1 = add i30 %zext_ln415_1, %select_ln585_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3746 'add' 'add_ln415_1' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3747 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%xor_ln571_1 = xor i1 %icmp_ln571_1, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3747 'xor' 'xor_ln571_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3748 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%and_ln582_1 = and i1 %icmp_ln582_1, %xor_ln571_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3748 'and' 'and_ln582_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3749 [1/1] (0.97ns)   --->   "%or_ln582_1 = or i1 %icmp_ln571_1, %icmp_ln582_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3749 'or' 'or_ln582_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3750 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_1)   --->   "%xor_ln582_1 = xor i1 %or_ln582_1, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3750 'xor' 'xor_ln582_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3751 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_1)   --->   "%and_ln581_1 = and i1 %icmp_ln581_1, %xor_ln582_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3751 'and' 'and_ln581_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3752 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%or_ln581_1 = or i1 %or_ln582_1, %icmp_ln581_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3752 'or' 'or_ln581_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3753 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%xor_ln581_1 = xor i1 %or_ln581_1, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3753 'xor' 'xor_ln581_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3754 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_1 = and i1 %icmp_ln603_1, %xor_ln581_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3754 'and' 'and_ln603_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3755 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_1 = or i1 %and_ln603_1, %and_ln581_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3755 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3756 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_4 = select i1 %and_ln582_1, i30 %trunc_ln583_1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3756 'select' 'select_ln603_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3757 [1/1] (1.99ns)   --->   "%icmp_ln603_2 = icmp ult i12 %select_ln581_2, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3757 'icmp' 'icmp_ln603_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3758 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%trunc_ln586_2 = trunc i54 %ashr_ln586_2 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3758 'trunc' 'trunc_ln586_2' <Predicate = (icmp_ln585_2)> <Delay = 0.00>
ST_26 : Operation 3759 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%tmp_178 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_2, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3759 'bitselect' 'tmp_178' <Predicate = (!icmp_ln585_2)> <Delay = 0.00>
ST_26 : Operation 3760 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%select_ln588_2 = select i1 %tmp_178, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3760 'select' 'select_ln588_2' <Predicate = (!icmp_ln585_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3761 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_2 = select i1 %icmp_ln585_2, i30 %trunc_ln586_2, i30 %select_ln588_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3761 'select' 'select_ln585_2' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3762 [1/1] (1.54ns)   --->   "%add_ln591_2 = add i12 -26, %sub_ln575_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3762 'add' 'add_ln591_2' <Predicate = (!icmp_ln591_2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3763 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%zext_ln591_2 = zext i12 %add_ln591_2 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3763 'zext' 'zext_ln591_2' <Predicate = (!icmp_ln591_2)> <Delay = 0.00>
ST_26 : Operation 3764 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%p_Result_115_2 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_2, i32 %zext_ln591_2)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3764 'bitselect' 'p_Result_115_2' <Predicate = (!icmp_ln591_2)> <Delay = 0.00>
ST_26 : Operation 3765 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%select_ln591_2 = select i1 %icmp_ln591_2, i1 %tmp_177, i1 %p_Result_115_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3765 'select' 'select_ln591_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3766 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%zext_ln415_2 = zext i1 %select_ln591_2 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3766 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3767 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_2 = add i30 %zext_ln415_2, %select_ln585_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3767 'add' 'add_ln415_2' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3768 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%xor_ln571_2 = xor i1 %icmp_ln571_2, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3768 'xor' 'xor_ln571_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3769 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%and_ln582_2 = and i1 %icmp_ln582_2, %xor_ln571_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3769 'and' 'and_ln582_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3770 [1/1] (0.97ns)   --->   "%or_ln582_2 = or i1 %icmp_ln571_2, %icmp_ln582_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3770 'or' 'or_ln582_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3771 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln582_2 = xor i1 %or_ln582_2, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3771 'xor' 'xor_ln582_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3772 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln581_2 = and i1 %icmp_ln581_2, %xor_ln582_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3772 'and' 'and_ln581_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3773 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%or_ln581_2 = or i1 %or_ln582_2, %icmp_ln581_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3773 'or' 'or_ln581_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3774 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%xor_ln581_2 = xor i1 %or_ln581_2, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3774 'xor' 'xor_ln581_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3775 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_2 = and i1 %icmp_ln603_2, %xor_ln581_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3775 'and' 'and_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3776 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %and_ln603_2, %and_ln581_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3776 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3777 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_7 = select i1 %and_ln582_2, i30 %trunc_ln583_2, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3777 'select' 'select_ln603_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3778 [1/1] (1.99ns)   --->   "%icmp_ln603_3 = icmp ult i12 %select_ln581_3, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3778 'icmp' 'icmp_ln603_3' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3779 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_3)   --->   "%trunc_ln586_3 = trunc i54 %ashr_ln586_3 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3779 'trunc' 'trunc_ln586_3' <Predicate = (icmp_ln585_3)> <Delay = 0.00>
ST_26 : Operation 3780 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_3)   --->   "%tmp_188 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_3, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3780 'bitselect' 'tmp_188' <Predicate = (!icmp_ln585_3)> <Delay = 0.00>
ST_26 : Operation 3781 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_3)   --->   "%select_ln588_3 = select i1 %tmp_188, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3781 'select' 'select_ln588_3' <Predicate = (!icmp_ln585_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3782 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_3 = select i1 %icmp_ln585_3, i30 %trunc_ln586_3, i30 %select_ln588_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3782 'select' 'select_ln585_3' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3783 [1/1] (1.54ns)   --->   "%add_ln591_3 = add i12 -26, %sub_ln575_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3783 'add' 'add_ln591_3' <Predicate = (!icmp_ln591_3)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3784 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%zext_ln591_3 = zext i12 %add_ln591_3 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3784 'zext' 'zext_ln591_3' <Predicate = (!icmp_ln591_3)> <Delay = 0.00>
ST_26 : Operation 3785 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%p_Result_115_3 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_3, i32 %zext_ln591_3)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3785 'bitselect' 'p_Result_115_3' <Predicate = (!icmp_ln591_3)> <Delay = 0.00>
ST_26 : Operation 3786 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%select_ln591_3 = select i1 %icmp_ln591_3, i1 %tmp_187, i1 %p_Result_115_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3786 'select' 'select_ln591_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3787 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%zext_ln415_3 = zext i1 %select_ln591_3 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3787 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3788 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_3 = add i30 %zext_ln415_3, %select_ln585_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3788 'add' 'add_ln415_3' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3789 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_10)   --->   "%xor_ln571_3 = xor i1 %icmp_ln571_3, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3789 'xor' 'xor_ln571_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3790 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_10)   --->   "%and_ln582_3 = and i1 %icmp_ln582_3, %xor_ln571_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3790 'and' 'and_ln582_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3791 [1/1] (0.97ns)   --->   "%or_ln582_3 = or i1 %icmp_ln571_3, %icmp_ln582_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3791 'or' 'or_ln582_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3792 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_3)   --->   "%xor_ln582_3 = xor i1 %or_ln582_3, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3792 'xor' 'xor_ln582_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3793 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_3)   --->   "%and_ln581_3 = and i1 %icmp_ln581_3, %xor_ln582_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3793 'and' 'and_ln581_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3794 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_3)   --->   "%or_ln581_3 = or i1 %or_ln582_3, %icmp_ln581_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3794 'or' 'or_ln581_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3795 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_3)   --->   "%xor_ln581_3 = xor i1 %or_ln581_3, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3795 'xor' 'xor_ln581_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3796 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_3 = and i1 %icmp_ln603_3, %xor_ln581_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3796 'and' 'and_ln603_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3797 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_3 = or i1 %and_ln603_3, %and_ln581_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3797 'or' 'or_ln603_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3798 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_10 = select i1 %and_ln582_3, i30 %trunc_ln583_3, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3798 'select' 'select_ln603_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3799 [1/1] (1.99ns)   --->   "%icmp_ln603_4 = icmp ult i12 %select_ln581_4, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3799 'icmp' 'icmp_ln603_4' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3800 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_4)   --->   "%trunc_ln586_4 = trunc i54 %ashr_ln586_4 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3800 'trunc' 'trunc_ln586_4' <Predicate = (icmp_ln585_4)> <Delay = 0.00>
ST_26 : Operation 3801 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_4)   --->   "%tmp_198 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_4, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3801 'bitselect' 'tmp_198' <Predicate = (!icmp_ln585_4)> <Delay = 0.00>
ST_26 : Operation 3802 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_4)   --->   "%select_ln588_4 = select i1 %tmp_198, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3802 'select' 'select_ln588_4' <Predicate = (!icmp_ln585_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3803 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_4 = select i1 %icmp_ln585_4, i30 %trunc_ln586_4, i30 %select_ln588_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3803 'select' 'select_ln585_4' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3804 [1/1] (1.54ns)   --->   "%add_ln591_4 = add i12 -26, %sub_ln575_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3804 'add' 'add_ln591_4' <Predicate = (!icmp_ln591_4)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3805 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%zext_ln591_4 = zext i12 %add_ln591_4 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3805 'zext' 'zext_ln591_4' <Predicate = (!icmp_ln591_4)> <Delay = 0.00>
ST_26 : Operation 3806 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%p_Result_115_4 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_4, i32 %zext_ln591_4)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3806 'bitselect' 'p_Result_115_4' <Predicate = (!icmp_ln591_4)> <Delay = 0.00>
ST_26 : Operation 3807 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%select_ln591_4 = select i1 %icmp_ln591_4, i1 %tmp_197, i1 %p_Result_115_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3807 'select' 'select_ln591_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3808 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%zext_ln415_4 = zext i1 %select_ln591_4 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3808 'zext' 'zext_ln415_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3809 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_4 = add i30 %zext_ln415_4, %select_ln585_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3809 'add' 'add_ln415_4' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3810 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_13)   --->   "%xor_ln571_4 = xor i1 %icmp_ln571_4, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3810 'xor' 'xor_ln571_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3811 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_13)   --->   "%and_ln582_4 = and i1 %icmp_ln582_4, %xor_ln571_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3811 'and' 'and_ln582_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3812 [1/1] (0.97ns)   --->   "%or_ln582_4 = or i1 %icmp_ln571_4, %icmp_ln582_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3812 'or' 'or_ln582_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3813 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_4)   --->   "%xor_ln582_4 = xor i1 %or_ln582_4, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3813 'xor' 'xor_ln582_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3814 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_4)   --->   "%and_ln581_4 = and i1 %icmp_ln581_4, %xor_ln582_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3814 'and' 'and_ln581_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3815 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_4)   --->   "%or_ln581_4 = or i1 %or_ln582_4, %icmp_ln581_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3815 'or' 'or_ln581_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3816 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_4)   --->   "%xor_ln581_4 = xor i1 %or_ln581_4, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3816 'xor' 'xor_ln581_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3817 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_4 = and i1 %icmp_ln603_4, %xor_ln581_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3817 'and' 'and_ln603_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3818 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_4 = or i1 %and_ln603_4, %and_ln581_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3818 'or' 'or_ln603_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3819 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_13 = select i1 %and_ln582_4, i30 %trunc_ln583_4, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3819 'select' 'select_ln603_13' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3820 [1/1] (1.99ns)   --->   "%icmp_ln603_5 = icmp ult i12 %select_ln581_5, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3820 'icmp' 'icmp_ln603_5' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3821 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_5)   --->   "%trunc_ln586_5 = trunc i54 %ashr_ln586_5 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3821 'trunc' 'trunc_ln586_5' <Predicate = (icmp_ln585_5)> <Delay = 0.00>
ST_26 : Operation 3822 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_5)   --->   "%tmp_208 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_5, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3822 'bitselect' 'tmp_208' <Predicate = (!icmp_ln585_5)> <Delay = 0.00>
ST_26 : Operation 3823 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_5)   --->   "%select_ln588_5 = select i1 %tmp_208, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3823 'select' 'select_ln588_5' <Predicate = (!icmp_ln585_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3824 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_5 = select i1 %icmp_ln585_5, i30 %trunc_ln586_5, i30 %select_ln588_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3824 'select' 'select_ln585_5' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3825 [1/1] (1.54ns)   --->   "%add_ln591_5 = add i12 -26, %sub_ln575_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3825 'add' 'add_ln591_5' <Predicate = (!icmp_ln591_5)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3826 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%zext_ln591_5 = zext i12 %add_ln591_5 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3826 'zext' 'zext_ln591_5' <Predicate = (!icmp_ln591_5)> <Delay = 0.00>
ST_26 : Operation 3827 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%p_Result_115_5 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_5, i32 %zext_ln591_5)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3827 'bitselect' 'p_Result_115_5' <Predicate = (!icmp_ln591_5)> <Delay = 0.00>
ST_26 : Operation 3828 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%select_ln591_5 = select i1 %icmp_ln591_5, i1 %tmp_207, i1 %p_Result_115_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3828 'select' 'select_ln591_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3829 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%zext_ln415_5 = zext i1 %select_ln591_5 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3829 'zext' 'zext_ln415_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3830 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_5 = add i30 %zext_ln415_5, %select_ln585_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3830 'add' 'add_ln415_5' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3831 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_16)   --->   "%xor_ln571_5 = xor i1 %icmp_ln571_5, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3831 'xor' 'xor_ln571_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3832 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_16)   --->   "%and_ln582_5 = and i1 %icmp_ln582_5, %xor_ln571_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3832 'and' 'and_ln582_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3833 [1/1] (0.97ns)   --->   "%or_ln582_5 = or i1 %icmp_ln571_5, %icmp_ln582_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3833 'or' 'or_ln582_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3834 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%xor_ln582_5 = xor i1 %or_ln582_5, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3834 'xor' 'xor_ln582_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3835 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%and_ln581_5 = and i1 %icmp_ln581_5, %xor_ln582_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3835 'and' 'and_ln581_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3836 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_5)   --->   "%or_ln581_5 = or i1 %or_ln582_5, %icmp_ln581_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3836 'or' 'or_ln581_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3837 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_5)   --->   "%xor_ln581_5 = xor i1 %or_ln581_5, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3837 'xor' 'xor_ln581_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3838 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_5 = and i1 %icmp_ln603_5, %xor_ln581_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3838 'and' 'and_ln603_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3839 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_5 = or i1 %and_ln603_5, %and_ln581_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3839 'or' 'or_ln603_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3840 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_16 = select i1 %and_ln582_5, i30 %trunc_ln583_5, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3840 'select' 'select_ln603_16' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3841 [1/1] (1.99ns)   --->   "%icmp_ln603_6 = icmp ult i12 %select_ln581_6, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3841 'icmp' 'icmp_ln603_6' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3842 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%trunc_ln586_6 = trunc i54 %ashr_ln586_6 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3842 'trunc' 'trunc_ln586_6' <Predicate = (icmp_ln585_6)> <Delay = 0.00>
ST_26 : Operation 3843 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_6, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3843 'bitselect' 'tmp_218' <Predicate = (!icmp_ln585_6)> <Delay = 0.00>
ST_26 : Operation 3844 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%select_ln588_6 = select i1 %tmp_218, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3844 'select' 'select_ln588_6' <Predicate = (!icmp_ln585_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3845 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_6 = select i1 %icmp_ln585_6, i30 %trunc_ln586_6, i30 %select_ln588_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3845 'select' 'select_ln585_6' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3846 [1/1] (1.54ns)   --->   "%add_ln591_6 = add i12 -26, %sub_ln575_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3846 'add' 'add_ln591_6' <Predicate = (!icmp_ln591_6)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3847 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%zext_ln591_6 = zext i12 %add_ln591_6 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3847 'zext' 'zext_ln591_6' <Predicate = (!icmp_ln591_6)> <Delay = 0.00>
ST_26 : Operation 3848 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%p_Result_115_6 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_6, i32 %zext_ln591_6)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3848 'bitselect' 'p_Result_115_6' <Predicate = (!icmp_ln591_6)> <Delay = 0.00>
ST_26 : Operation 3849 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%select_ln591_6 = select i1 %icmp_ln591_6, i1 %tmp_217, i1 %p_Result_115_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3849 'select' 'select_ln591_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3850 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%zext_ln415_6 = zext i1 %select_ln591_6 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3850 'zext' 'zext_ln415_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3851 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_6 = add i30 %zext_ln415_6, %select_ln585_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3851 'add' 'add_ln415_6' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3852 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_19)   --->   "%xor_ln571_6 = xor i1 %icmp_ln571_6, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3852 'xor' 'xor_ln571_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3853 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_19)   --->   "%and_ln582_6 = and i1 %icmp_ln582_6, %xor_ln571_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3853 'and' 'and_ln582_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3854 [1/1] (0.97ns)   --->   "%or_ln582_6 = or i1 %icmp_ln571_6, %icmp_ln582_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3854 'or' 'or_ln582_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3855 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_6)   --->   "%xor_ln582_6 = xor i1 %or_ln582_6, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3855 'xor' 'xor_ln582_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3856 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_6)   --->   "%and_ln581_6 = and i1 %icmp_ln581_6, %xor_ln582_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3856 'and' 'and_ln581_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3857 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_6)   --->   "%or_ln581_6 = or i1 %or_ln582_6, %icmp_ln581_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3857 'or' 'or_ln581_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3858 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_6)   --->   "%xor_ln581_6 = xor i1 %or_ln581_6, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3858 'xor' 'xor_ln581_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3859 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_6 = and i1 %icmp_ln603_6, %xor_ln581_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3859 'and' 'and_ln603_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3860 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_6 = or i1 %and_ln603_6, %and_ln581_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3860 'or' 'or_ln603_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3861 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_19 = select i1 %and_ln582_6, i30 %trunc_ln583_6, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3861 'select' 'select_ln603_19' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3862 [1/1] (1.99ns)   --->   "%icmp_ln603_7 = icmp ult i12 %select_ln581_7, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3862 'icmp' 'icmp_ln603_7' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3863 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_7)   --->   "%trunc_ln586_7 = trunc i54 %ashr_ln586_7 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3863 'trunc' 'trunc_ln586_7' <Predicate = (icmp_ln585_7)> <Delay = 0.00>
ST_26 : Operation 3864 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_7)   --->   "%tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_7, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3864 'bitselect' 'tmp_228' <Predicate = (!icmp_ln585_7)> <Delay = 0.00>
ST_26 : Operation 3865 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_7)   --->   "%select_ln588_7 = select i1 %tmp_228, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3865 'select' 'select_ln588_7' <Predicate = (!icmp_ln585_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3866 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_7 = select i1 %icmp_ln585_7, i30 %trunc_ln586_7, i30 %select_ln588_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3866 'select' 'select_ln585_7' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3867 [1/1] (1.54ns)   --->   "%add_ln591_7 = add i12 -26, %sub_ln575_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3867 'add' 'add_ln591_7' <Predicate = (!icmp_ln591_7)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3868 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%zext_ln591_7 = zext i12 %add_ln591_7 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3868 'zext' 'zext_ln591_7' <Predicate = (!icmp_ln591_7)> <Delay = 0.00>
ST_26 : Operation 3869 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%p_Result_115_7 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_7, i32 %zext_ln591_7)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3869 'bitselect' 'p_Result_115_7' <Predicate = (!icmp_ln591_7)> <Delay = 0.00>
ST_26 : Operation 3870 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%select_ln591_7 = select i1 %icmp_ln591_7, i1 %tmp_227, i1 %p_Result_115_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3870 'select' 'select_ln591_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3871 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%zext_ln415_7 = zext i1 %select_ln591_7 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3871 'zext' 'zext_ln415_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3872 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_7 = add i30 %zext_ln415_7, %select_ln585_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3872 'add' 'add_ln415_7' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3873 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_22)   --->   "%xor_ln571_7 = xor i1 %icmp_ln571_7, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3873 'xor' 'xor_ln571_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3874 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_22)   --->   "%and_ln582_7 = and i1 %icmp_ln582_7, %xor_ln571_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3874 'and' 'and_ln582_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3875 [1/1] (0.97ns)   --->   "%or_ln582_7 = or i1 %icmp_ln571_7, %icmp_ln582_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3875 'or' 'or_ln582_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3876 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_7)   --->   "%xor_ln582_7 = xor i1 %or_ln582_7, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3876 'xor' 'xor_ln582_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3877 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_7)   --->   "%and_ln581_7 = and i1 %icmp_ln581_7, %xor_ln582_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3877 'and' 'and_ln581_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3878 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_7)   --->   "%or_ln581_7 = or i1 %or_ln582_7, %icmp_ln581_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3878 'or' 'or_ln581_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3879 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_7)   --->   "%xor_ln581_7 = xor i1 %or_ln581_7, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3879 'xor' 'xor_ln581_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3880 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_7 = and i1 %icmp_ln603_7, %xor_ln581_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3880 'and' 'and_ln603_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3881 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_7 = or i1 %and_ln603_7, %and_ln581_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3881 'or' 'or_ln603_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3882 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_22 = select i1 %and_ln582_7, i30 %trunc_ln583_7, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3882 'select' 'select_ln603_22' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3883 [1/1] (1.99ns)   --->   "%icmp_ln603_8 = icmp ult i12 %select_ln581_8, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3883 'icmp' 'icmp_ln603_8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3884 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_8)   --->   "%trunc_ln586_8 = trunc i54 %ashr_ln586_8 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3884 'trunc' 'trunc_ln586_8' <Predicate = (icmp_ln585_8)> <Delay = 0.00>
ST_26 : Operation 3885 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_8)   --->   "%tmp_238 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_8, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3885 'bitselect' 'tmp_238' <Predicate = (!icmp_ln585_8)> <Delay = 0.00>
ST_26 : Operation 3886 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_8)   --->   "%select_ln588_8 = select i1 %tmp_238, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3886 'select' 'select_ln588_8' <Predicate = (!icmp_ln585_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3887 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_8 = select i1 %icmp_ln585_8, i30 %trunc_ln586_8, i30 %select_ln588_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3887 'select' 'select_ln585_8' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3888 [1/1] (1.54ns)   --->   "%add_ln591_8 = add i12 -26, %sub_ln575_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3888 'add' 'add_ln591_8' <Predicate = (!icmp_ln591_8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3889 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_8)   --->   "%zext_ln591_8 = zext i12 %add_ln591_8 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3889 'zext' 'zext_ln591_8' <Predicate = (!icmp_ln591_8)> <Delay = 0.00>
ST_26 : Operation 3890 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_8)   --->   "%p_Result_115_8 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_8, i32 %zext_ln591_8)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3890 'bitselect' 'p_Result_115_8' <Predicate = (!icmp_ln591_8)> <Delay = 0.00>
ST_26 : Operation 3891 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_8)   --->   "%select_ln591_8 = select i1 %icmp_ln591_8, i1 %tmp_237, i1 %p_Result_115_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3891 'select' 'select_ln591_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3892 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_8)   --->   "%zext_ln415_8 = zext i1 %select_ln591_8 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3892 'zext' 'zext_ln415_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3893 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_8 = add i30 %zext_ln415_8, %select_ln585_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3893 'add' 'add_ln415_8' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3894 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_25)   --->   "%xor_ln571_8 = xor i1 %icmp_ln571_8, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3894 'xor' 'xor_ln571_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3895 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_25)   --->   "%and_ln582_8 = and i1 %icmp_ln582_8, %xor_ln571_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3895 'and' 'and_ln582_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3896 [1/1] (0.97ns)   --->   "%or_ln582_8 = or i1 %icmp_ln571_8, %icmp_ln582_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3896 'or' 'or_ln582_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3897 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%xor_ln582_8 = xor i1 %or_ln582_8, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3897 'xor' 'xor_ln582_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3898 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%and_ln581_8 = and i1 %icmp_ln581_8, %xor_ln582_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3898 'and' 'and_ln581_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3899 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_8)   --->   "%or_ln581_8 = or i1 %or_ln582_8, %icmp_ln581_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3899 'or' 'or_ln581_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3900 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_8)   --->   "%xor_ln581_8 = xor i1 %or_ln581_8, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3900 'xor' 'xor_ln581_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3901 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_8 = and i1 %icmp_ln603_8, %xor_ln581_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3901 'and' 'and_ln603_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3902 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_8 = or i1 %and_ln603_8, %and_ln581_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3902 'or' 'or_ln603_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3903 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_25 = select i1 %and_ln582_8, i30 %trunc_ln583_8, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3903 'select' 'select_ln603_25' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3904 [1/1] (1.99ns)   --->   "%icmp_ln603_9 = icmp ult i12 %select_ln581_9, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3904 'icmp' 'icmp_ln603_9' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3905 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_9)   --->   "%trunc_ln586_9 = trunc i54 %ashr_ln586_9 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3905 'trunc' 'trunc_ln586_9' <Predicate = (icmp_ln585_9)> <Delay = 0.00>
ST_26 : Operation 3906 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_9)   --->   "%tmp_248 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_9, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3906 'bitselect' 'tmp_248' <Predicate = (!icmp_ln585_9)> <Delay = 0.00>
ST_26 : Operation 3907 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_9)   --->   "%select_ln588_9 = select i1 %tmp_248, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3907 'select' 'select_ln588_9' <Predicate = (!icmp_ln585_9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3908 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_9 = select i1 %icmp_ln585_9, i30 %trunc_ln586_9, i30 %select_ln588_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3908 'select' 'select_ln585_9' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3909 [1/1] (1.54ns)   --->   "%add_ln591_9 = add i12 -26, %sub_ln575_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3909 'add' 'add_ln591_9' <Predicate = (!icmp_ln591_9)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3910 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_9)   --->   "%zext_ln591_9 = zext i12 %add_ln591_9 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3910 'zext' 'zext_ln591_9' <Predicate = (!icmp_ln591_9)> <Delay = 0.00>
ST_26 : Operation 3911 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_9)   --->   "%p_Result_115_9 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_9, i32 %zext_ln591_9)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3911 'bitselect' 'p_Result_115_9' <Predicate = (!icmp_ln591_9)> <Delay = 0.00>
ST_26 : Operation 3912 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_9)   --->   "%select_ln591_9 = select i1 %icmp_ln591_9, i1 %tmp_247, i1 %p_Result_115_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3912 'select' 'select_ln591_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3913 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_9)   --->   "%zext_ln415_9 = zext i1 %select_ln591_9 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3913 'zext' 'zext_ln415_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3914 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_9 = add i30 %zext_ln415_9, %select_ln585_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3914 'add' 'add_ln415_9' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3915 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_28)   --->   "%xor_ln571_9 = xor i1 %icmp_ln571_9, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3915 'xor' 'xor_ln571_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3916 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_28)   --->   "%and_ln582_9 = and i1 %icmp_ln582_9, %xor_ln571_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3916 'and' 'and_ln582_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3917 [1/1] (0.97ns)   --->   "%or_ln582_9 = or i1 %icmp_ln571_9, %icmp_ln582_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3917 'or' 'or_ln582_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3918 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_9)   --->   "%xor_ln582_9 = xor i1 %or_ln582_9, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3918 'xor' 'xor_ln582_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3919 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_9)   --->   "%and_ln581_9 = and i1 %icmp_ln581_9, %xor_ln582_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3919 'and' 'and_ln581_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3920 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_9)   --->   "%or_ln581_9 = or i1 %or_ln582_9, %icmp_ln581_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3920 'or' 'or_ln581_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3921 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_9)   --->   "%xor_ln581_9 = xor i1 %or_ln581_9, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3921 'xor' 'xor_ln581_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3922 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_9 = and i1 %icmp_ln603_9, %xor_ln581_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3922 'and' 'and_ln603_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3923 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_9 = or i1 %and_ln603_9, %and_ln581_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3923 'or' 'or_ln603_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3924 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_28 = select i1 %and_ln582_9, i30 %trunc_ln583_9, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3924 'select' 'select_ln603_28' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3925 [1/1] (1.99ns)   --->   "%icmp_ln603_10 = icmp ult i12 %select_ln581_10, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3925 'icmp' 'icmp_ln603_10' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3926 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%trunc_ln586_10 = trunc i54 %ashr_ln586_10 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3926 'trunc' 'trunc_ln586_10' <Predicate = (icmp_ln585_10)> <Delay = 0.00>
ST_26 : Operation 3927 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_10, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3927 'bitselect' 'tmp_258' <Predicate = (!icmp_ln585_10)> <Delay = 0.00>
ST_26 : Operation 3928 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%select_ln588_10 = select i1 %tmp_258, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3928 'select' 'select_ln588_10' <Predicate = (!icmp_ln585_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3929 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_10 = select i1 %icmp_ln585_10, i30 %trunc_ln586_10, i30 %select_ln588_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3929 'select' 'select_ln585_10' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3930 [1/1] (1.54ns)   --->   "%add_ln591_10 = add i12 -26, %sub_ln575_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3930 'add' 'add_ln591_10' <Predicate = (!icmp_ln591_10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3931 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_10)   --->   "%zext_ln591_10 = zext i12 %add_ln591_10 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3931 'zext' 'zext_ln591_10' <Predicate = (!icmp_ln591_10)> <Delay = 0.00>
ST_26 : Operation 3932 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_10)   --->   "%p_Result_115_s = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_10, i32 %zext_ln591_10)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3932 'bitselect' 'p_Result_115_s' <Predicate = (!icmp_ln591_10)> <Delay = 0.00>
ST_26 : Operation 3933 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_10)   --->   "%select_ln591_10 = select i1 %icmp_ln591_10, i1 %tmp_257, i1 %p_Result_115_s" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3933 'select' 'select_ln591_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3934 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_10)   --->   "%zext_ln415_10 = zext i1 %select_ln591_10 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3934 'zext' 'zext_ln415_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3935 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_10 = add i30 %zext_ln415_10, %select_ln585_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3935 'add' 'add_ln415_10' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3936 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_31)   --->   "%xor_ln571_10 = xor i1 %icmp_ln571_10, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3936 'xor' 'xor_ln571_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3937 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_31)   --->   "%and_ln582_10 = and i1 %icmp_ln582_10, %xor_ln571_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3937 'and' 'and_ln582_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3938 [1/1] (0.97ns)   --->   "%or_ln582_10 = or i1 %icmp_ln571_10, %icmp_ln582_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3938 'or' 'or_ln582_10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3939 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_10)   --->   "%xor_ln582_10 = xor i1 %or_ln582_10, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3939 'xor' 'xor_ln582_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3940 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_10)   --->   "%and_ln581_10 = and i1 %icmp_ln581_10, %xor_ln582_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3940 'and' 'and_ln581_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3941 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_10)   --->   "%or_ln581_10 = or i1 %or_ln582_10, %icmp_ln581_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3941 'or' 'or_ln581_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3942 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_10)   --->   "%xor_ln581_10 = xor i1 %or_ln581_10, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3942 'xor' 'xor_ln581_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3943 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_10 = and i1 %icmp_ln603_10, %xor_ln581_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3943 'and' 'and_ln603_10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3944 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_10 = or i1 %and_ln603_10, %and_ln581_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3944 'or' 'or_ln603_10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3945 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_31 = select i1 %and_ln582_10, i30 %trunc_ln583_10, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3945 'select' 'select_ln603_31' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3946 [1/1] (1.99ns)   --->   "%icmp_ln603_11 = icmp ult i12 %select_ln581_11, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3946 'icmp' 'icmp_ln603_11' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3947 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_11)   --->   "%trunc_ln586_11 = trunc i54 %ashr_ln586_11 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3947 'trunc' 'trunc_ln586_11' <Predicate = (icmp_ln585_11)> <Delay = 0.00>
ST_26 : Operation 3948 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_11)   --->   "%tmp_268 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_11, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3948 'bitselect' 'tmp_268' <Predicate = (!icmp_ln585_11)> <Delay = 0.00>
ST_26 : Operation 3949 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_11)   --->   "%select_ln588_11 = select i1 %tmp_268, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3949 'select' 'select_ln588_11' <Predicate = (!icmp_ln585_11)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3950 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_11 = select i1 %icmp_ln585_11, i30 %trunc_ln586_11, i30 %select_ln588_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3950 'select' 'select_ln585_11' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3951 [1/1] (1.54ns)   --->   "%add_ln591_11 = add i12 -26, %sub_ln575_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3951 'add' 'add_ln591_11' <Predicate = (!icmp_ln591_11)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3952 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_11)   --->   "%zext_ln591_11 = zext i12 %add_ln591_11 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3952 'zext' 'zext_ln591_11' <Predicate = (!icmp_ln591_11)> <Delay = 0.00>
ST_26 : Operation 3953 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_11)   --->   "%p_Result_115_10 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_11, i32 %zext_ln591_11)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3953 'bitselect' 'p_Result_115_10' <Predicate = (!icmp_ln591_11)> <Delay = 0.00>
ST_26 : Operation 3954 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_11)   --->   "%select_ln591_11 = select i1 %icmp_ln591_11, i1 %tmp_267, i1 %p_Result_115_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3954 'select' 'select_ln591_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3955 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_11)   --->   "%zext_ln415_11 = zext i1 %select_ln591_11 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3955 'zext' 'zext_ln415_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3956 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_11 = add i30 %zext_ln415_11, %select_ln585_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3956 'add' 'add_ln415_11' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3957 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_34)   --->   "%xor_ln571_11 = xor i1 %icmp_ln571_11, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3957 'xor' 'xor_ln571_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3958 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_34)   --->   "%and_ln582_11 = and i1 %icmp_ln582_11, %xor_ln571_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3958 'and' 'and_ln582_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3959 [1/1] (0.97ns)   --->   "%or_ln582_11 = or i1 %icmp_ln571_11, %icmp_ln582_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3959 'or' 'or_ln582_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3960 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_11)   --->   "%xor_ln582_11 = xor i1 %or_ln582_11, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3960 'xor' 'xor_ln582_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3961 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_11)   --->   "%and_ln581_11 = and i1 %icmp_ln581_11, %xor_ln582_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3961 'and' 'and_ln581_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3962 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_11)   --->   "%or_ln581_11 = or i1 %or_ln582_11, %icmp_ln581_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3962 'or' 'or_ln581_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3963 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_11)   --->   "%xor_ln581_11 = xor i1 %or_ln581_11, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3963 'xor' 'xor_ln581_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3964 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_11 = and i1 %icmp_ln603_11, %xor_ln581_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3964 'and' 'and_ln603_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3965 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_11 = or i1 %and_ln603_11, %and_ln581_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3965 'or' 'or_ln603_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3966 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_34 = select i1 %and_ln582_11, i30 %trunc_ln583_11, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3966 'select' 'select_ln603_34' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3967 [1/1] (1.99ns)   --->   "%icmp_ln603_12 = icmp ult i12 %select_ln581_12, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3967 'icmp' 'icmp_ln603_12' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3968 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_12)   --->   "%trunc_ln586_12 = trunc i54 %ashr_ln586_12 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3968 'trunc' 'trunc_ln586_12' <Predicate = (icmp_ln585_12)> <Delay = 0.00>
ST_26 : Operation 3969 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_12)   --->   "%tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_12, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3969 'bitselect' 'tmp_278' <Predicate = (!icmp_ln585_12)> <Delay = 0.00>
ST_26 : Operation 3970 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_12)   --->   "%select_ln588_12 = select i1 %tmp_278, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3970 'select' 'select_ln588_12' <Predicate = (!icmp_ln585_12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3971 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_12 = select i1 %icmp_ln585_12, i30 %trunc_ln586_12, i30 %select_ln588_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3971 'select' 'select_ln585_12' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3972 [1/1] (1.54ns)   --->   "%add_ln591_12 = add i12 -26, %sub_ln575_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3972 'add' 'add_ln591_12' <Predicate = (!icmp_ln591_12)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3973 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_12)   --->   "%zext_ln591_12 = zext i12 %add_ln591_12 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3973 'zext' 'zext_ln591_12' <Predicate = (!icmp_ln591_12)> <Delay = 0.00>
ST_26 : Operation 3974 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_12)   --->   "%p_Result_115_11 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_12, i32 %zext_ln591_12)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3974 'bitselect' 'p_Result_115_11' <Predicate = (!icmp_ln591_12)> <Delay = 0.00>
ST_26 : Operation 3975 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_12)   --->   "%select_ln591_12 = select i1 %icmp_ln591_12, i1 %tmp_277, i1 %p_Result_115_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3975 'select' 'select_ln591_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3976 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_12)   --->   "%zext_ln415_12 = zext i1 %select_ln591_12 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3976 'zext' 'zext_ln415_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3977 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_12 = add i30 %zext_ln415_12, %select_ln585_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3977 'add' 'add_ln415_12' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3978 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_37)   --->   "%xor_ln571_12 = xor i1 %icmp_ln571_12, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3978 'xor' 'xor_ln571_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3979 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_37)   --->   "%and_ln582_12 = and i1 %icmp_ln582_12, %xor_ln571_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3979 'and' 'and_ln582_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3980 [1/1] (0.97ns)   --->   "%or_ln582_12 = or i1 %icmp_ln571_12, %icmp_ln582_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3980 'or' 'or_ln582_12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3981 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_12)   --->   "%xor_ln582_12 = xor i1 %or_ln582_12, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3981 'xor' 'xor_ln582_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3982 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_12)   --->   "%and_ln581_12 = and i1 %icmp_ln581_12, %xor_ln582_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3982 'and' 'and_ln581_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3983 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_12)   --->   "%or_ln581_12 = or i1 %or_ln582_12, %icmp_ln581_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3983 'or' 'or_ln581_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3984 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_12)   --->   "%xor_ln581_12 = xor i1 %or_ln581_12, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3984 'xor' 'xor_ln581_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3985 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_12 = and i1 %icmp_ln603_12, %xor_ln581_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3985 'and' 'and_ln603_12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3986 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_12 = or i1 %and_ln603_12, %and_ln581_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3986 'or' 'or_ln603_12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3987 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_37 = select i1 %and_ln582_12, i30 %trunc_ln583_12, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3987 'select' 'select_ln603_37' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3988 [1/1] (1.99ns)   --->   "%icmp_ln603_13 = icmp ult i12 %select_ln581_13, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3988 'icmp' 'icmp_ln603_13' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3989 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_13)   --->   "%trunc_ln586_13 = trunc i54 %ashr_ln586_13 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3989 'trunc' 'trunc_ln586_13' <Predicate = (icmp_ln585_13)> <Delay = 0.00>
ST_26 : Operation 3990 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_13)   --->   "%tmp_288 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_13, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3990 'bitselect' 'tmp_288' <Predicate = (!icmp_ln585_13)> <Delay = 0.00>
ST_26 : Operation 3991 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_13)   --->   "%select_ln588_13 = select i1 %tmp_288, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3991 'select' 'select_ln588_13' <Predicate = (!icmp_ln585_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3992 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_13 = select i1 %icmp_ln585_13, i30 %trunc_ln586_13, i30 %select_ln588_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3992 'select' 'select_ln585_13' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3993 [1/1] (1.54ns)   --->   "%add_ln591_13 = add i12 -26, %sub_ln575_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3993 'add' 'add_ln591_13' <Predicate = (!icmp_ln591_13)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3994 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_13)   --->   "%zext_ln591_13 = zext i12 %add_ln591_13 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3994 'zext' 'zext_ln591_13' <Predicate = (!icmp_ln591_13)> <Delay = 0.00>
ST_26 : Operation 3995 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_13)   --->   "%p_Result_115_12 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_13, i32 %zext_ln591_13)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3995 'bitselect' 'p_Result_115_12' <Predicate = (!icmp_ln591_13)> <Delay = 0.00>
ST_26 : Operation 3996 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_13)   --->   "%select_ln591_13 = select i1 %icmp_ln591_13, i1 %tmp_287, i1 %p_Result_115_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3996 'select' 'select_ln591_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3997 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_13)   --->   "%zext_ln415_13 = zext i1 %select_ln591_13 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3997 'zext' 'zext_ln415_13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3998 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_13 = add i30 %zext_ln415_13, %select_ln585_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3998 'add' 'add_ln415_13' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3999 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_40)   --->   "%xor_ln571_13 = xor i1 %icmp_ln571_13, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 3999 'xor' 'xor_ln571_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4000 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_40)   --->   "%and_ln582_13 = and i1 %icmp_ln582_13, %xor_ln571_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4000 'and' 'and_ln582_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4001 [1/1] (0.97ns)   --->   "%or_ln582_13 = or i1 %icmp_ln571_13, %icmp_ln582_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4001 'or' 'or_ln582_13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4002 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_13)   --->   "%xor_ln582_13 = xor i1 %or_ln582_13, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4002 'xor' 'xor_ln582_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4003 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_13)   --->   "%and_ln581_13 = and i1 %icmp_ln581_13, %xor_ln582_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4003 'and' 'and_ln581_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4004 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_13)   --->   "%or_ln581_13 = or i1 %or_ln582_13, %icmp_ln581_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4004 'or' 'or_ln581_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4005 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_13)   --->   "%xor_ln581_13 = xor i1 %or_ln581_13, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4005 'xor' 'xor_ln581_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4006 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_13 = and i1 %icmp_ln603_13, %xor_ln581_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4006 'and' 'and_ln603_13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4007 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_13 = or i1 %and_ln603_13, %and_ln581_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4007 'or' 'or_ln603_13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4008 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_40 = select i1 %and_ln582_13, i30 %trunc_ln583_13, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4008 'select' 'select_ln603_40' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4009 [1/1] (1.99ns)   --->   "%icmp_ln603_14 = icmp ult i12 %select_ln581_14, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4009 'icmp' 'icmp_ln603_14' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4010 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_14)   --->   "%trunc_ln586_14 = trunc i54 %ashr_ln586_14 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4010 'trunc' 'trunc_ln586_14' <Predicate = (icmp_ln585_14)> <Delay = 0.00>
ST_26 : Operation 4011 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_14)   --->   "%tmp_298 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_14, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4011 'bitselect' 'tmp_298' <Predicate = (!icmp_ln585_14)> <Delay = 0.00>
ST_26 : Operation 4012 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_14)   --->   "%select_ln588_14 = select i1 %tmp_298, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4012 'select' 'select_ln588_14' <Predicate = (!icmp_ln585_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4013 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_14 = select i1 %icmp_ln585_14, i30 %trunc_ln586_14, i30 %select_ln588_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4013 'select' 'select_ln585_14' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4014 [1/1] (1.54ns)   --->   "%add_ln591_14 = add i12 -26, %sub_ln575_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4014 'add' 'add_ln591_14' <Predicate = (!icmp_ln591_14)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4015 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_14)   --->   "%zext_ln591_14 = zext i12 %add_ln591_14 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4015 'zext' 'zext_ln591_14' <Predicate = (!icmp_ln591_14)> <Delay = 0.00>
ST_26 : Operation 4016 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_14)   --->   "%p_Result_115_13 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_14, i32 %zext_ln591_14)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4016 'bitselect' 'p_Result_115_13' <Predicate = (!icmp_ln591_14)> <Delay = 0.00>
ST_26 : Operation 4017 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_14)   --->   "%select_ln591_14 = select i1 %icmp_ln591_14, i1 %tmp_297, i1 %p_Result_115_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4017 'select' 'select_ln591_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4018 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_14)   --->   "%zext_ln415_14 = zext i1 %select_ln591_14 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4018 'zext' 'zext_ln415_14' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4019 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_14 = add i30 %zext_ln415_14, %select_ln585_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4019 'add' 'add_ln415_14' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4020 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_43)   --->   "%xor_ln571_14 = xor i1 %icmp_ln571_14, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4020 'xor' 'xor_ln571_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4021 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_43)   --->   "%and_ln582_14 = and i1 %icmp_ln582_14, %xor_ln571_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4021 'and' 'and_ln582_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4022 [1/1] (0.97ns)   --->   "%or_ln582_14 = or i1 %icmp_ln571_14, %icmp_ln582_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4022 'or' 'or_ln582_14' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4023 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_14)   --->   "%xor_ln582_14 = xor i1 %or_ln582_14, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4023 'xor' 'xor_ln582_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4024 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_14)   --->   "%and_ln581_14 = and i1 %icmp_ln581_14, %xor_ln582_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4024 'and' 'and_ln581_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4025 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_14)   --->   "%or_ln581_14 = or i1 %or_ln582_14, %icmp_ln581_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4025 'or' 'or_ln581_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4026 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_14)   --->   "%xor_ln581_14 = xor i1 %or_ln581_14, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4026 'xor' 'xor_ln581_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4027 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_14 = and i1 %icmp_ln603_14, %xor_ln581_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4027 'and' 'and_ln603_14' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4028 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_14 = or i1 %and_ln603_14, %and_ln581_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4028 'or' 'or_ln603_14' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4029 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_43 = select i1 %and_ln582_14, i30 %trunc_ln583_14, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4029 'select' 'select_ln603_43' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4030 [1/1] (1.99ns)   --->   "%icmp_ln603_15 = icmp ult i12 %select_ln581_15, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4030 'icmp' 'icmp_ln603_15' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4031 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_15)   --->   "%trunc_ln586_15 = trunc i54 %ashr_ln586_15 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4031 'trunc' 'trunc_ln586_15' <Predicate = (icmp_ln585_15)> <Delay = 0.00>
ST_26 : Operation 4032 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_15)   --->   "%tmp_308 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_15, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4032 'bitselect' 'tmp_308' <Predicate = (!icmp_ln585_15)> <Delay = 0.00>
ST_26 : Operation 4033 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_15)   --->   "%select_ln588_15 = select i1 %tmp_308, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4033 'select' 'select_ln588_15' <Predicate = (!icmp_ln585_15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4034 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_15 = select i1 %icmp_ln585_15, i30 %trunc_ln586_15, i30 %select_ln588_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4034 'select' 'select_ln585_15' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4035 [1/1] (1.54ns)   --->   "%add_ln591_15 = add i12 -26, %sub_ln575_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4035 'add' 'add_ln591_15' <Predicate = (!icmp_ln591_15)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4036 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_15)   --->   "%zext_ln591_15 = zext i12 %add_ln591_15 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4036 'zext' 'zext_ln591_15' <Predicate = (!icmp_ln591_15)> <Delay = 0.00>
ST_26 : Operation 4037 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_15)   --->   "%p_Result_115_14 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_15, i32 %zext_ln591_15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4037 'bitselect' 'p_Result_115_14' <Predicate = (!icmp_ln591_15)> <Delay = 0.00>
ST_26 : Operation 4038 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_15)   --->   "%select_ln591_15 = select i1 %icmp_ln591_15, i1 %tmp_307, i1 %p_Result_115_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4038 'select' 'select_ln591_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4039 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_15)   --->   "%zext_ln415_15 = zext i1 %select_ln591_15 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4039 'zext' 'zext_ln415_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4040 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_15 = add i30 %zext_ln415_15, %select_ln585_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4040 'add' 'add_ln415_15' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4041 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_46)   --->   "%xor_ln571_15 = xor i1 %icmp_ln571_15, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4041 'xor' 'xor_ln571_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4042 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_46)   --->   "%and_ln582_15 = and i1 %icmp_ln582_15, %xor_ln571_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4042 'and' 'and_ln582_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4043 [1/1] (0.97ns)   --->   "%or_ln582_15 = or i1 %icmp_ln571_15, %icmp_ln582_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4043 'or' 'or_ln582_15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4044 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_15)   --->   "%xor_ln582_15 = xor i1 %or_ln582_15, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4044 'xor' 'xor_ln582_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4045 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_15)   --->   "%and_ln581_15 = and i1 %icmp_ln581_15, %xor_ln582_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4045 'and' 'and_ln581_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4046 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_15)   --->   "%or_ln581_15 = or i1 %or_ln582_15, %icmp_ln581_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4046 'or' 'or_ln581_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4047 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_15)   --->   "%xor_ln581_15 = xor i1 %or_ln581_15, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4047 'xor' 'xor_ln581_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4048 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_15 = and i1 %icmp_ln603_15, %xor_ln581_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4048 'and' 'and_ln603_15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4049 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_15 = or i1 %and_ln603_15, %and_ln581_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4049 'or' 'or_ln603_15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4050 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_46 = select i1 %and_ln582_15, i30 %trunc_ln583_15, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4050 'select' 'select_ln603_46' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4051 [1/1] (1.99ns)   --->   "%icmp_ln603_16 = icmp ult i12 %select_ln581_16, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4051 'icmp' 'icmp_ln603_16' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4052 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_16)   --->   "%trunc_ln586_16 = trunc i54 %ashr_ln586_16 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4052 'trunc' 'trunc_ln586_16' <Predicate = (icmp_ln585_16)> <Delay = 0.00>
ST_26 : Operation 4053 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_16)   --->   "%tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_16, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4053 'bitselect' 'tmp_318' <Predicate = (!icmp_ln585_16)> <Delay = 0.00>
ST_26 : Operation 4054 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_16)   --->   "%select_ln588_16 = select i1 %tmp_318, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4054 'select' 'select_ln588_16' <Predicate = (!icmp_ln585_16)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4055 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_16 = select i1 %icmp_ln585_16, i30 %trunc_ln586_16, i30 %select_ln588_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4055 'select' 'select_ln585_16' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4056 [1/1] (1.54ns)   --->   "%add_ln591_16 = add i12 -26, %sub_ln575_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4056 'add' 'add_ln591_16' <Predicate = (!icmp_ln591_16)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4057 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_16)   --->   "%zext_ln591_16 = zext i12 %add_ln591_16 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4057 'zext' 'zext_ln591_16' <Predicate = (!icmp_ln591_16)> <Delay = 0.00>
ST_26 : Operation 4058 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_16)   --->   "%p_Result_115_15 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_16, i32 %zext_ln591_16)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4058 'bitselect' 'p_Result_115_15' <Predicate = (!icmp_ln591_16)> <Delay = 0.00>
ST_26 : Operation 4059 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_16)   --->   "%select_ln591_16 = select i1 %icmp_ln591_16, i1 %tmp_317, i1 %p_Result_115_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4059 'select' 'select_ln591_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4060 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_16)   --->   "%zext_ln415_16 = zext i1 %select_ln591_16 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4060 'zext' 'zext_ln415_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4061 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_16 = add i30 %zext_ln415_16, %select_ln585_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4061 'add' 'add_ln415_16' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4062 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_49)   --->   "%xor_ln571_16 = xor i1 %icmp_ln571_16, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4062 'xor' 'xor_ln571_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4063 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_49)   --->   "%and_ln582_16 = and i1 %icmp_ln582_16, %xor_ln571_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4063 'and' 'and_ln582_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4064 [1/1] (0.97ns)   --->   "%or_ln582_16 = or i1 %icmp_ln571_16, %icmp_ln582_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4064 'or' 'or_ln582_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4065 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_16)   --->   "%xor_ln582_16 = xor i1 %or_ln582_16, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4065 'xor' 'xor_ln582_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4066 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_16)   --->   "%and_ln581_16 = and i1 %icmp_ln581_16, %xor_ln582_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4066 'and' 'and_ln581_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4067 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_16)   --->   "%or_ln581_16 = or i1 %or_ln582_16, %icmp_ln581_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4067 'or' 'or_ln581_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4068 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_16)   --->   "%xor_ln581_16 = xor i1 %or_ln581_16, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4068 'xor' 'xor_ln581_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4069 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_16 = and i1 %icmp_ln603_16, %xor_ln581_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4069 'and' 'and_ln603_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4070 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_16 = or i1 %and_ln603_16, %and_ln581_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4070 'or' 'or_ln603_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4071 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_49 = select i1 %and_ln582_16, i30 %trunc_ln583_16, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4071 'select' 'select_ln603_49' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4072 [1/1] (1.99ns)   --->   "%icmp_ln603_17 = icmp ult i12 %select_ln581_17, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4072 'icmp' 'icmp_ln603_17' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4073 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_17)   --->   "%trunc_ln586_17 = trunc i54 %ashr_ln586_17 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4073 'trunc' 'trunc_ln586_17' <Predicate = (icmp_ln585_17)> <Delay = 0.00>
ST_26 : Operation 4074 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_17)   --->   "%tmp_328 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_17, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4074 'bitselect' 'tmp_328' <Predicate = (!icmp_ln585_17)> <Delay = 0.00>
ST_26 : Operation 4075 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_17)   --->   "%select_ln588_17 = select i1 %tmp_328, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4075 'select' 'select_ln588_17' <Predicate = (!icmp_ln585_17)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4076 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_17 = select i1 %icmp_ln585_17, i30 %trunc_ln586_17, i30 %select_ln588_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4076 'select' 'select_ln585_17' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4077 [1/1] (1.54ns)   --->   "%add_ln591_17 = add i12 -26, %sub_ln575_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4077 'add' 'add_ln591_17' <Predicate = (!icmp_ln591_17)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4078 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_17)   --->   "%zext_ln591_17 = zext i12 %add_ln591_17 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4078 'zext' 'zext_ln591_17' <Predicate = (!icmp_ln591_17)> <Delay = 0.00>
ST_26 : Operation 4079 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_17)   --->   "%p_Result_115_16 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_17, i32 %zext_ln591_17)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4079 'bitselect' 'p_Result_115_16' <Predicate = (!icmp_ln591_17)> <Delay = 0.00>
ST_26 : Operation 4080 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_17)   --->   "%select_ln591_17 = select i1 %icmp_ln591_17, i1 %tmp_327, i1 %p_Result_115_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4080 'select' 'select_ln591_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4081 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_17)   --->   "%zext_ln415_17 = zext i1 %select_ln591_17 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4081 'zext' 'zext_ln415_17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4082 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_17 = add i30 %zext_ln415_17, %select_ln585_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4082 'add' 'add_ln415_17' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4083 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_52)   --->   "%xor_ln571_17 = xor i1 %icmp_ln571_17, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4083 'xor' 'xor_ln571_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4084 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_52)   --->   "%and_ln582_17 = and i1 %icmp_ln582_17, %xor_ln571_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4084 'and' 'and_ln582_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4085 [1/1] (0.97ns)   --->   "%or_ln582_17 = or i1 %icmp_ln571_17, %icmp_ln582_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4085 'or' 'or_ln582_17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4086 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_17)   --->   "%xor_ln582_17 = xor i1 %or_ln582_17, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4086 'xor' 'xor_ln582_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4087 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_17)   --->   "%and_ln581_17 = and i1 %icmp_ln581_17, %xor_ln582_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4087 'and' 'and_ln581_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4088 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_17)   --->   "%or_ln581_17 = or i1 %or_ln582_17, %icmp_ln581_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4088 'or' 'or_ln581_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4089 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_17)   --->   "%xor_ln581_17 = xor i1 %or_ln581_17, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4089 'xor' 'xor_ln581_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4090 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_17 = and i1 %icmp_ln603_17, %xor_ln581_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4090 'and' 'and_ln603_17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4091 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_17 = or i1 %and_ln603_17, %and_ln581_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4091 'or' 'or_ln603_17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4092 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_52 = select i1 %and_ln582_17, i30 %trunc_ln583_17, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4092 'select' 'select_ln603_52' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4093 [1/1] (1.99ns)   --->   "%icmp_ln603_18 = icmp ult i12 %select_ln581_18, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4093 'icmp' 'icmp_ln603_18' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4094 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_18)   --->   "%trunc_ln586_18 = trunc i54 %ashr_ln586_18 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4094 'trunc' 'trunc_ln586_18' <Predicate = (icmp_ln585_18)> <Delay = 0.00>
ST_26 : Operation 4095 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_18)   --->   "%tmp_338 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_18, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4095 'bitselect' 'tmp_338' <Predicate = (!icmp_ln585_18)> <Delay = 0.00>
ST_26 : Operation 4096 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_18)   --->   "%select_ln588_18 = select i1 %tmp_338, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4096 'select' 'select_ln588_18' <Predicate = (!icmp_ln585_18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4097 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_18 = select i1 %icmp_ln585_18, i30 %trunc_ln586_18, i30 %select_ln588_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4097 'select' 'select_ln585_18' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4098 [1/1] (1.54ns)   --->   "%add_ln591_18 = add i12 -26, %sub_ln575_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4098 'add' 'add_ln591_18' <Predicate = (!icmp_ln591_18)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4099 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_18)   --->   "%zext_ln591_18 = zext i12 %add_ln591_18 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4099 'zext' 'zext_ln591_18' <Predicate = (!icmp_ln591_18)> <Delay = 0.00>
ST_26 : Operation 4100 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_18)   --->   "%p_Result_115_17 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_18, i32 %zext_ln591_18)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4100 'bitselect' 'p_Result_115_17' <Predicate = (!icmp_ln591_18)> <Delay = 0.00>
ST_26 : Operation 4101 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_18)   --->   "%select_ln591_18 = select i1 %icmp_ln591_18, i1 %tmp_337, i1 %p_Result_115_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4101 'select' 'select_ln591_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4102 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_18)   --->   "%zext_ln415_18 = zext i1 %select_ln591_18 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4102 'zext' 'zext_ln415_18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4103 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_18 = add i30 %zext_ln415_18, %select_ln585_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4103 'add' 'add_ln415_18' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4104 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_55)   --->   "%xor_ln571_18 = xor i1 %icmp_ln571_18, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4104 'xor' 'xor_ln571_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4105 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_55)   --->   "%and_ln582_18 = and i1 %icmp_ln582_18, %xor_ln571_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4105 'and' 'and_ln582_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4106 [1/1] (0.97ns)   --->   "%or_ln582_18 = or i1 %icmp_ln571_18, %icmp_ln582_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4106 'or' 'or_ln582_18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4107 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_18)   --->   "%xor_ln582_18 = xor i1 %or_ln582_18, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4107 'xor' 'xor_ln582_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4108 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_18)   --->   "%and_ln581_18 = and i1 %icmp_ln581_18, %xor_ln582_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4108 'and' 'and_ln581_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4109 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_18)   --->   "%or_ln581_18 = or i1 %or_ln582_18, %icmp_ln581_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4109 'or' 'or_ln581_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4110 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_18)   --->   "%xor_ln581_18 = xor i1 %or_ln581_18, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4110 'xor' 'xor_ln581_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4111 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_18 = and i1 %icmp_ln603_18, %xor_ln581_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4111 'and' 'and_ln603_18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4112 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_18 = or i1 %and_ln603_18, %and_ln581_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4112 'or' 'or_ln603_18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4113 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_55 = select i1 %and_ln582_18, i30 %trunc_ln583_18, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4113 'select' 'select_ln603_55' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4114 [1/1] (1.99ns)   --->   "%icmp_ln603_19 = icmp ult i12 %select_ln581_19, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4114 'icmp' 'icmp_ln603_19' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4115 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_19)   --->   "%trunc_ln586_19 = trunc i54 %ashr_ln586_19 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4115 'trunc' 'trunc_ln586_19' <Predicate = (icmp_ln585_19)> <Delay = 0.00>
ST_26 : Operation 4116 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_19)   --->   "%tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_19, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4116 'bitselect' 'tmp_348' <Predicate = (!icmp_ln585_19)> <Delay = 0.00>
ST_26 : Operation 4117 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_19)   --->   "%select_ln588_19 = select i1 %tmp_348, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4117 'select' 'select_ln588_19' <Predicate = (!icmp_ln585_19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4118 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_19 = select i1 %icmp_ln585_19, i30 %trunc_ln586_19, i30 %select_ln588_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4118 'select' 'select_ln585_19' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4119 [1/1] (1.54ns)   --->   "%add_ln591_19 = add i12 -26, %sub_ln575_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4119 'add' 'add_ln591_19' <Predicate = (!icmp_ln591_19)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4120 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_19)   --->   "%zext_ln591_19 = zext i12 %add_ln591_19 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4120 'zext' 'zext_ln591_19' <Predicate = (!icmp_ln591_19)> <Delay = 0.00>
ST_26 : Operation 4121 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_19)   --->   "%p_Result_115_18 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_19, i32 %zext_ln591_19)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4121 'bitselect' 'p_Result_115_18' <Predicate = (!icmp_ln591_19)> <Delay = 0.00>
ST_26 : Operation 4122 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_19)   --->   "%select_ln591_19 = select i1 %icmp_ln591_19, i1 %tmp_347, i1 %p_Result_115_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4122 'select' 'select_ln591_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4123 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_19)   --->   "%zext_ln415_19 = zext i1 %select_ln591_19 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4123 'zext' 'zext_ln415_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4124 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_19 = add i30 %zext_ln415_19, %select_ln585_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4124 'add' 'add_ln415_19' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4125 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_58)   --->   "%xor_ln571_19 = xor i1 %icmp_ln571_19, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4125 'xor' 'xor_ln571_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4126 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_58)   --->   "%and_ln582_19 = and i1 %icmp_ln582_19, %xor_ln571_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4126 'and' 'and_ln582_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4127 [1/1] (0.97ns)   --->   "%or_ln582_19 = or i1 %icmp_ln571_19, %icmp_ln582_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4127 'or' 'or_ln582_19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4128 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_19)   --->   "%xor_ln582_19 = xor i1 %or_ln582_19, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4128 'xor' 'xor_ln582_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4129 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_19)   --->   "%and_ln581_19 = and i1 %icmp_ln581_19, %xor_ln582_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4129 'and' 'and_ln581_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4130 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_19)   --->   "%or_ln581_19 = or i1 %or_ln582_19, %icmp_ln581_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4130 'or' 'or_ln581_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4131 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_19)   --->   "%xor_ln581_19 = xor i1 %or_ln581_19, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4131 'xor' 'xor_ln581_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4132 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_19 = and i1 %icmp_ln603_19, %xor_ln581_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4132 'and' 'and_ln603_19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4133 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_19 = or i1 %and_ln603_19, %and_ln581_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4133 'or' 'or_ln603_19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4134 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_58 = select i1 %and_ln582_19, i30 %trunc_ln583_19, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4134 'select' 'select_ln603_58' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4135 [1/1] (1.99ns)   --->   "%icmp_ln603_20 = icmp ult i12 %select_ln581_20, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4135 'icmp' 'icmp_ln603_20' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4136 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_20)   --->   "%trunc_ln586_20 = trunc i54 %ashr_ln586_20 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4136 'trunc' 'trunc_ln586_20' <Predicate = (icmp_ln585_20)> <Delay = 0.00>
ST_26 : Operation 4137 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_20)   --->   "%tmp_358 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_20, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4137 'bitselect' 'tmp_358' <Predicate = (!icmp_ln585_20)> <Delay = 0.00>
ST_26 : Operation 4138 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_20)   --->   "%select_ln588_20 = select i1 %tmp_358, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4138 'select' 'select_ln588_20' <Predicate = (!icmp_ln585_20)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4139 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_20 = select i1 %icmp_ln585_20, i30 %trunc_ln586_20, i30 %select_ln588_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4139 'select' 'select_ln585_20' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4140 [1/1] (1.54ns)   --->   "%add_ln591_20 = add i12 -26, %sub_ln575_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4140 'add' 'add_ln591_20' <Predicate = (!icmp_ln591_20)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4141 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_20)   --->   "%zext_ln591_20 = zext i12 %add_ln591_20 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4141 'zext' 'zext_ln591_20' <Predicate = (!icmp_ln591_20)> <Delay = 0.00>
ST_26 : Operation 4142 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_20)   --->   "%p_Result_115_19 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_20, i32 %zext_ln591_20)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4142 'bitselect' 'p_Result_115_19' <Predicate = (!icmp_ln591_20)> <Delay = 0.00>
ST_26 : Operation 4143 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_20)   --->   "%select_ln591_20 = select i1 %icmp_ln591_20, i1 %tmp_357, i1 %p_Result_115_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4143 'select' 'select_ln591_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4144 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_20)   --->   "%zext_ln415_20 = zext i1 %select_ln591_20 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4144 'zext' 'zext_ln415_20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4145 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_20 = add i30 %zext_ln415_20, %select_ln585_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4145 'add' 'add_ln415_20' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4146 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_61)   --->   "%xor_ln571_20 = xor i1 %icmp_ln571_20, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4146 'xor' 'xor_ln571_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4147 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_61)   --->   "%and_ln582_20 = and i1 %icmp_ln582_20, %xor_ln571_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4147 'and' 'and_ln582_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4148 [1/1] (0.97ns)   --->   "%or_ln582_20 = or i1 %icmp_ln571_20, %icmp_ln582_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4148 'or' 'or_ln582_20' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4149 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_20)   --->   "%xor_ln582_20 = xor i1 %or_ln582_20, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4149 'xor' 'xor_ln582_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4150 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_20)   --->   "%and_ln581_20 = and i1 %icmp_ln581_20, %xor_ln582_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4150 'and' 'and_ln581_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4151 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_20)   --->   "%or_ln581_20 = or i1 %or_ln582_20, %icmp_ln581_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4151 'or' 'or_ln581_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4152 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_20)   --->   "%xor_ln581_20 = xor i1 %or_ln581_20, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4152 'xor' 'xor_ln581_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4153 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_20 = and i1 %icmp_ln603_20, %xor_ln581_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4153 'and' 'and_ln603_20' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4154 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_20 = or i1 %and_ln603_20, %and_ln581_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4154 'or' 'or_ln603_20' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4155 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_61 = select i1 %and_ln582_20, i30 %trunc_ln583_20, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4155 'select' 'select_ln603_61' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4156 [1/1] (1.99ns)   --->   "%icmp_ln603_21 = icmp ult i12 %select_ln581_21, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4156 'icmp' 'icmp_ln603_21' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4157 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_21)   --->   "%trunc_ln586_21 = trunc i54 %ashr_ln586_21 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4157 'trunc' 'trunc_ln586_21' <Predicate = (icmp_ln585_21)> <Delay = 0.00>
ST_26 : Operation 4158 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_21)   --->   "%tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_21, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4158 'bitselect' 'tmp_368' <Predicate = (!icmp_ln585_21)> <Delay = 0.00>
ST_26 : Operation 4159 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_21)   --->   "%select_ln588_21 = select i1 %tmp_368, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4159 'select' 'select_ln588_21' <Predicate = (!icmp_ln585_21)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4160 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_21 = select i1 %icmp_ln585_21, i30 %trunc_ln586_21, i30 %select_ln588_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4160 'select' 'select_ln585_21' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4161 [1/1] (1.54ns)   --->   "%add_ln591_21 = add i12 -26, %sub_ln575_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4161 'add' 'add_ln591_21' <Predicate = (!icmp_ln591_21)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4162 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_21)   --->   "%zext_ln591_21 = zext i12 %add_ln591_21 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4162 'zext' 'zext_ln591_21' <Predicate = (!icmp_ln591_21)> <Delay = 0.00>
ST_26 : Operation 4163 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_21)   --->   "%p_Result_115_20 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_21, i32 %zext_ln591_21)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4163 'bitselect' 'p_Result_115_20' <Predicate = (!icmp_ln591_21)> <Delay = 0.00>
ST_26 : Operation 4164 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_21)   --->   "%select_ln591_21 = select i1 %icmp_ln591_21, i1 %tmp_367, i1 %p_Result_115_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4164 'select' 'select_ln591_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4165 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_21)   --->   "%zext_ln415_21 = zext i1 %select_ln591_21 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4165 'zext' 'zext_ln415_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4166 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_21 = add i30 %zext_ln415_21, %select_ln585_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4166 'add' 'add_ln415_21' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4167 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_64)   --->   "%xor_ln571_21 = xor i1 %icmp_ln571_21, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4167 'xor' 'xor_ln571_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4168 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_64)   --->   "%and_ln582_21 = and i1 %icmp_ln582_21, %xor_ln571_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4168 'and' 'and_ln582_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4169 [1/1] (0.97ns)   --->   "%or_ln582_21 = or i1 %icmp_ln571_21, %icmp_ln582_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4169 'or' 'or_ln582_21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4170 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_21)   --->   "%xor_ln582_21 = xor i1 %or_ln582_21, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4170 'xor' 'xor_ln582_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4171 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_21)   --->   "%and_ln581_21 = and i1 %icmp_ln581_21, %xor_ln582_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4171 'and' 'and_ln581_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4172 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_21)   --->   "%or_ln581_21 = or i1 %or_ln582_21, %icmp_ln581_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4172 'or' 'or_ln581_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4173 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_21)   --->   "%xor_ln581_21 = xor i1 %or_ln581_21, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4173 'xor' 'xor_ln581_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4174 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_21 = and i1 %icmp_ln603_21, %xor_ln581_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4174 'and' 'and_ln603_21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4175 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_21 = or i1 %and_ln603_21, %and_ln581_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4175 'or' 'or_ln603_21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4176 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_64 = select i1 %and_ln582_21, i30 %trunc_ln583_21, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4176 'select' 'select_ln603_64' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4177 [1/1] (1.99ns)   --->   "%icmp_ln603_22 = icmp ult i12 %select_ln581_22, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4177 'icmp' 'icmp_ln603_22' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4178 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_22)   --->   "%trunc_ln586_22 = trunc i54 %ashr_ln586_22 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4178 'trunc' 'trunc_ln586_22' <Predicate = (icmp_ln585_22)> <Delay = 0.00>
ST_26 : Operation 4179 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_22)   --->   "%tmp_378 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_22, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4179 'bitselect' 'tmp_378' <Predicate = (!icmp_ln585_22)> <Delay = 0.00>
ST_26 : Operation 4180 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_22)   --->   "%select_ln588_22 = select i1 %tmp_378, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4180 'select' 'select_ln588_22' <Predicate = (!icmp_ln585_22)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4181 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_22 = select i1 %icmp_ln585_22, i30 %trunc_ln586_22, i30 %select_ln588_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4181 'select' 'select_ln585_22' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4182 [1/1] (1.54ns)   --->   "%add_ln591_22 = add i12 -26, %sub_ln575_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4182 'add' 'add_ln591_22' <Predicate = (!icmp_ln591_22)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4183 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_22)   --->   "%zext_ln591_22 = zext i12 %add_ln591_22 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4183 'zext' 'zext_ln591_22' <Predicate = (!icmp_ln591_22)> <Delay = 0.00>
ST_26 : Operation 4184 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_22)   --->   "%p_Result_115_21 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_22, i32 %zext_ln591_22)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4184 'bitselect' 'p_Result_115_21' <Predicate = (!icmp_ln591_22)> <Delay = 0.00>
ST_26 : Operation 4185 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_22)   --->   "%select_ln591_22 = select i1 %icmp_ln591_22, i1 %tmp_377, i1 %p_Result_115_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4185 'select' 'select_ln591_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4186 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_22)   --->   "%zext_ln415_22 = zext i1 %select_ln591_22 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4186 'zext' 'zext_ln415_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4187 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_22 = add i30 %zext_ln415_22, %select_ln585_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4187 'add' 'add_ln415_22' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4188 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_67)   --->   "%xor_ln571_22 = xor i1 %icmp_ln571_22, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4188 'xor' 'xor_ln571_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4189 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_67)   --->   "%and_ln582_22 = and i1 %icmp_ln582_22, %xor_ln571_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4189 'and' 'and_ln582_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4190 [1/1] (0.97ns)   --->   "%or_ln582_22 = or i1 %icmp_ln571_22, %icmp_ln582_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4190 'or' 'or_ln582_22' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4191 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_22)   --->   "%xor_ln582_22 = xor i1 %or_ln582_22, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4191 'xor' 'xor_ln582_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4192 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_22)   --->   "%and_ln581_22 = and i1 %icmp_ln581_22, %xor_ln582_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4192 'and' 'and_ln581_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4193 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_22)   --->   "%or_ln581_22 = or i1 %or_ln582_22, %icmp_ln581_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4193 'or' 'or_ln581_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4194 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_22)   --->   "%xor_ln581_22 = xor i1 %or_ln581_22, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4194 'xor' 'xor_ln581_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4195 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_22 = and i1 %icmp_ln603_22, %xor_ln581_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4195 'and' 'and_ln603_22' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4196 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_22 = or i1 %and_ln603_22, %and_ln581_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4196 'or' 'or_ln603_22' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4197 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_67 = select i1 %and_ln582_22, i30 %trunc_ln583_22, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4197 'select' 'select_ln603_67' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4198 [1/1] (1.99ns)   --->   "%icmp_ln603_23 = icmp ult i12 %select_ln581_23, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4198 'icmp' 'icmp_ln603_23' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4199 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_23)   --->   "%trunc_ln586_23 = trunc i54 %ashr_ln586_23 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4199 'trunc' 'trunc_ln586_23' <Predicate = (icmp_ln585_23)> <Delay = 0.00>
ST_26 : Operation 4200 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_23)   --->   "%tmp_388 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_23, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4200 'bitselect' 'tmp_388' <Predicate = (!icmp_ln585_23)> <Delay = 0.00>
ST_26 : Operation 4201 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_23)   --->   "%select_ln588_23 = select i1 %tmp_388, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4201 'select' 'select_ln588_23' <Predicate = (!icmp_ln585_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4202 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_23 = select i1 %icmp_ln585_23, i30 %trunc_ln586_23, i30 %select_ln588_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4202 'select' 'select_ln585_23' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4203 [1/1] (1.54ns)   --->   "%add_ln591_23 = add i12 -26, %sub_ln575_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4203 'add' 'add_ln591_23' <Predicate = (!icmp_ln591_23)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4204 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_23)   --->   "%zext_ln591_23 = zext i12 %add_ln591_23 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4204 'zext' 'zext_ln591_23' <Predicate = (!icmp_ln591_23)> <Delay = 0.00>
ST_26 : Operation 4205 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_23)   --->   "%p_Result_115_22 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_23, i32 %zext_ln591_23)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4205 'bitselect' 'p_Result_115_22' <Predicate = (!icmp_ln591_23)> <Delay = 0.00>
ST_26 : Operation 4206 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_23)   --->   "%select_ln591_23 = select i1 %icmp_ln591_23, i1 %tmp_387, i1 %p_Result_115_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4206 'select' 'select_ln591_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4207 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_23)   --->   "%zext_ln415_23 = zext i1 %select_ln591_23 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4207 'zext' 'zext_ln415_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4208 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_23 = add i30 %zext_ln415_23, %select_ln585_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4208 'add' 'add_ln415_23' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4209 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_70)   --->   "%xor_ln571_23 = xor i1 %icmp_ln571_23, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4209 'xor' 'xor_ln571_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4210 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_70)   --->   "%and_ln582_23 = and i1 %icmp_ln582_23, %xor_ln571_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4210 'and' 'and_ln582_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4211 [1/1] (0.97ns)   --->   "%or_ln582_23 = or i1 %icmp_ln571_23, %icmp_ln582_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4211 'or' 'or_ln582_23' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4212 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_23)   --->   "%xor_ln582_23 = xor i1 %or_ln582_23, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4212 'xor' 'xor_ln582_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4213 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_23)   --->   "%and_ln581_23 = and i1 %icmp_ln581_23, %xor_ln582_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4213 'and' 'and_ln581_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4214 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_23)   --->   "%or_ln581_23 = or i1 %or_ln582_23, %icmp_ln581_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4214 'or' 'or_ln581_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4215 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_23)   --->   "%xor_ln581_23 = xor i1 %or_ln581_23, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4215 'xor' 'xor_ln581_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4216 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_23 = and i1 %icmp_ln603_23, %xor_ln581_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4216 'and' 'and_ln603_23' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4217 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_23 = or i1 %and_ln603_23, %and_ln581_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4217 'or' 'or_ln603_23' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4218 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_70 = select i1 %and_ln582_23, i30 %trunc_ln583_23, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4218 'select' 'select_ln603_70' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4219 [1/1] (1.99ns)   --->   "%icmp_ln603_24 = icmp ult i12 %select_ln581_24, 30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4219 'icmp' 'icmp_ln603_24' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4220 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_24)   --->   "%trunc_ln586_24 = trunc i54 %ashr_ln586_24 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4220 'trunc' 'trunc_ln586_24' <Predicate = (icmp_ln585_24)> <Delay = 0.00>
ST_26 : Operation 4221 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_24)   --->   "%tmp_398 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_24, i32 63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4221 'bitselect' 'tmp_398' <Predicate = (!icmp_ln585_24)> <Delay = 0.00>
ST_26 : Operation 4222 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_24)   --->   "%select_ln588_24 = select i1 %tmp_398, i30 -1, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4222 'select' 'select_ln588_24' <Predicate = (!icmp_ln585_24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4223 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_24 = select i1 %icmp_ln585_24, i30 %trunc_ln586_24, i30 %select_ln588_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4223 'select' 'select_ln585_24' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4224 [1/1] (1.54ns)   --->   "%add_ln591_24 = add i12 -26, %sub_ln575_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4224 'add' 'add_ln591_24' <Predicate = (!icmp_ln591_24)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4225 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_24)   --->   "%zext_ln591_24 = zext i12 %add_ln591_24 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4225 'zext' 'zext_ln591_24' <Predicate = (!icmp_ln591_24)> <Delay = 0.00>
ST_26 : Operation 4226 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_24)   --->   "%p_Result_115_23 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln570_24, i32 %zext_ln591_24)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4226 'bitselect' 'p_Result_115_23' <Predicate = (!icmp_ln591_24)> <Delay = 0.00>
ST_26 : Operation 4227 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_24)   --->   "%select_ln591_24 = select i1 %icmp_ln591_24, i1 %tmp_397, i1 %p_Result_115_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4227 'select' 'select_ln591_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4228 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_24)   --->   "%zext_ln415_24 = zext i1 %select_ln591_24 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4228 'zext' 'zext_ln415_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4229 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln415_24 = add i30 %zext_ln415_24, %select_ln585_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4229 'add' 'add_ln415_24' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4230 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_73)   --->   "%xor_ln571_24 = xor i1 %icmp_ln571_24, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4230 'xor' 'xor_ln571_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4231 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_73)   --->   "%and_ln582_24 = and i1 %icmp_ln582_24, %xor_ln571_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4231 'and' 'and_ln582_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4232 [1/1] (0.97ns)   --->   "%or_ln582_24 = or i1 %icmp_ln571_24, %icmp_ln582_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4232 'or' 'or_ln582_24' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4233 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_24)   --->   "%xor_ln582_24 = xor i1 %or_ln582_24, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4233 'xor' 'xor_ln582_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4234 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_24)   --->   "%and_ln581_24 = and i1 %icmp_ln581_24, %xor_ln582_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4234 'and' 'and_ln581_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4235 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_24)   --->   "%or_ln581_24 = or i1 %or_ln582_24, %icmp_ln581_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4235 'or' 'or_ln581_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4236 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_24)   --->   "%xor_ln581_24 = xor i1 %or_ln581_24, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4236 'xor' 'xor_ln581_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4237 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_24 = and i1 %icmp_ln603_24, %xor_ln581_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4237 'and' 'and_ln603_24' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4238 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_24 = or i1 %and_ln603_24, %and_ln581_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4238 'or' 'or_ln603_24' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4239 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln603_73 = select i1 %and_ln582_24, i30 %trunc_ln583_24, i30 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4239 'select' 'select_ln603_73' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.36>
ST_27 : Operation 4240 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_212)   --->   "%sext_ln581_2 = sext i12 %select_ln581_1 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4240 'sext' 'sext_ln581_2' <Predicate = (and_ln603_1 & or_ln603_1)> <Delay = 0.00>
ST_27 : Operation 4241 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_212)   --->   "%shl_ln604_1 = shl i30 %trunc_ln583_1, %sext_ln581_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4241 'shl' 'shl_ln604_1' <Predicate = (and_ln603_1 & or_ln603_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4242 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_212)   --->   "%select_ln603_3 = select i1 %and_ln603_1, i30 %shl_ln604_1, i30 %add_ln415_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4242 'select' 'select_ln603_3' <Predicate = (or_ln603_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4243 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_212 = select i1 %or_ln603_1, i30 %select_ln603_3, i30 %select_ln603_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4243 'select' 'tmp_V_212' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4244 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_215)   --->   "%sext_ln581_4 = sext i12 %select_ln581_2 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4244 'sext' 'sext_ln581_4' <Predicate = (and_ln603_2 & or_ln603_2)> <Delay = 0.00>
ST_27 : Operation 4245 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_215)   --->   "%shl_ln604_2 = shl i30 %trunc_ln583_2, %sext_ln581_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4245 'shl' 'shl_ln604_2' <Predicate = (and_ln603_2 & or_ln603_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4246 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_215)   --->   "%select_ln603_6 = select i1 %and_ln603_2, i30 %shl_ln604_2, i30 %add_ln415_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4246 'select' 'select_ln603_6' <Predicate = (or_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4247 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_215 = select i1 %or_ln603_2, i30 %select_ln603_6, i30 %select_ln603_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4247 'select' 'tmp_V_215' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4248 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_218)   --->   "%sext_ln581_6 = sext i12 %select_ln581_3 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4248 'sext' 'sext_ln581_6' <Predicate = (and_ln603_3 & or_ln603_3)> <Delay = 0.00>
ST_27 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_218)   --->   "%shl_ln604_3 = shl i30 %trunc_ln583_3, %sext_ln581_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4249 'shl' 'shl_ln604_3' <Predicate = (and_ln603_3 & or_ln603_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4250 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_218)   --->   "%select_ln603_9 = select i1 %and_ln603_3, i30 %shl_ln604_3, i30 %add_ln415_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4250 'select' 'select_ln603_9' <Predicate = (or_ln603_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4251 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_218 = select i1 %or_ln603_3, i30 %select_ln603_9, i30 %select_ln603_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4251 'select' 'tmp_V_218' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4252 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_221)   --->   "%sext_ln581_8 = sext i12 %select_ln581_4 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4252 'sext' 'sext_ln581_8' <Predicate = (and_ln603_4 & or_ln603_4)> <Delay = 0.00>
ST_27 : Operation 4253 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_221)   --->   "%shl_ln604_4 = shl i30 %trunc_ln583_4, %sext_ln581_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4253 'shl' 'shl_ln604_4' <Predicate = (and_ln603_4 & or_ln603_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4254 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_221)   --->   "%select_ln603_12 = select i1 %and_ln603_4, i30 %shl_ln604_4, i30 %add_ln415_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4254 'select' 'select_ln603_12' <Predicate = (or_ln603_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4255 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_221 = select i1 %or_ln603_4, i30 %select_ln603_12, i30 %select_ln603_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4255 'select' 'tmp_V_221' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4256 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_224)   --->   "%sext_ln581_10 = sext i12 %select_ln581_5 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4256 'sext' 'sext_ln581_10' <Predicate = (and_ln603_5 & or_ln603_5)> <Delay = 0.00>
ST_27 : Operation 4257 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_224)   --->   "%shl_ln604_5 = shl i30 %trunc_ln583_5, %sext_ln581_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4257 'shl' 'shl_ln604_5' <Predicate = (and_ln603_5 & or_ln603_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4258 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_224)   --->   "%select_ln603_15 = select i1 %and_ln603_5, i30 %shl_ln604_5, i30 %add_ln415_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4258 'select' 'select_ln603_15' <Predicate = (or_ln603_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4259 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_224 = select i1 %or_ln603_5, i30 %select_ln603_15, i30 %select_ln603_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4259 'select' 'tmp_V_224' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4260 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_227)   --->   "%sext_ln581_12 = sext i12 %select_ln581_6 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4260 'sext' 'sext_ln581_12' <Predicate = (and_ln603_6 & or_ln603_6)> <Delay = 0.00>
ST_27 : Operation 4261 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_227)   --->   "%shl_ln604_6 = shl i30 %trunc_ln583_6, %sext_ln581_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4261 'shl' 'shl_ln604_6' <Predicate = (and_ln603_6 & or_ln603_6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4262 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_227)   --->   "%select_ln603_18 = select i1 %and_ln603_6, i30 %shl_ln604_6, i30 %add_ln415_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4262 'select' 'select_ln603_18' <Predicate = (or_ln603_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4263 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_227 = select i1 %or_ln603_6, i30 %select_ln603_18, i30 %select_ln603_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4263 'select' 'tmp_V_227' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4264 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_230)   --->   "%sext_ln581_14 = sext i12 %select_ln581_7 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4264 'sext' 'sext_ln581_14' <Predicate = (and_ln603_7 & or_ln603_7)> <Delay = 0.00>
ST_27 : Operation 4265 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_230)   --->   "%shl_ln604_7 = shl i30 %trunc_ln583_7, %sext_ln581_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4265 'shl' 'shl_ln604_7' <Predicate = (and_ln603_7 & or_ln603_7)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4266 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_230)   --->   "%select_ln603_21 = select i1 %and_ln603_7, i30 %shl_ln604_7, i30 %add_ln415_7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4266 'select' 'select_ln603_21' <Predicate = (or_ln603_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4267 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_230 = select i1 %or_ln603_7, i30 %select_ln603_21, i30 %select_ln603_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4267 'select' 'tmp_V_230' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4268 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_233)   --->   "%sext_ln581_16 = sext i12 %select_ln581_8 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4268 'sext' 'sext_ln581_16' <Predicate = (and_ln603_8 & or_ln603_8)> <Delay = 0.00>
ST_27 : Operation 4269 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_233)   --->   "%shl_ln604_8 = shl i30 %trunc_ln583_8, %sext_ln581_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4269 'shl' 'shl_ln604_8' <Predicate = (and_ln603_8 & or_ln603_8)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4270 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_233)   --->   "%select_ln603_24 = select i1 %and_ln603_8, i30 %shl_ln604_8, i30 %add_ln415_8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4270 'select' 'select_ln603_24' <Predicate = (or_ln603_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4271 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_233 = select i1 %or_ln603_8, i30 %select_ln603_24, i30 %select_ln603_25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4271 'select' 'tmp_V_233' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4272 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_236)   --->   "%sext_ln581_18 = sext i12 %select_ln581_9 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4272 'sext' 'sext_ln581_18' <Predicate = (and_ln603_9 & or_ln603_9)> <Delay = 0.00>
ST_27 : Operation 4273 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_236)   --->   "%shl_ln604_9 = shl i30 %trunc_ln583_9, %sext_ln581_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4273 'shl' 'shl_ln604_9' <Predicate = (and_ln603_9 & or_ln603_9)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4274 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_236)   --->   "%select_ln603_27 = select i1 %and_ln603_9, i30 %shl_ln604_9, i30 %add_ln415_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4274 'select' 'select_ln603_27' <Predicate = (or_ln603_9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4275 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_236 = select i1 %or_ln603_9, i30 %select_ln603_27, i30 %select_ln603_28" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4275 'select' 'tmp_V_236' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4276 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_239)   --->   "%sext_ln581_20 = sext i12 %select_ln581_10 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4276 'sext' 'sext_ln581_20' <Predicate = (and_ln603_10 & or_ln603_10)> <Delay = 0.00>
ST_27 : Operation 4277 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_239)   --->   "%shl_ln604_10 = shl i30 %trunc_ln583_10, %sext_ln581_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4277 'shl' 'shl_ln604_10' <Predicate = (and_ln603_10 & or_ln603_10)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4278 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_239)   --->   "%select_ln603_30 = select i1 %and_ln603_10, i30 %shl_ln604_10, i30 %add_ln415_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4278 'select' 'select_ln603_30' <Predicate = (or_ln603_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4279 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_239 = select i1 %or_ln603_10, i30 %select_ln603_30, i30 %select_ln603_31" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4279 'select' 'tmp_V_239' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4280 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_242)   --->   "%sext_ln581_22 = sext i12 %select_ln581_11 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4280 'sext' 'sext_ln581_22' <Predicate = (and_ln603_11 & or_ln603_11)> <Delay = 0.00>
ST_27 : Operation 4281 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_242)   --->   "%shl_ln604_11 = shl i30 %trunc_ln583_11, %sext_ln581_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4281 'shl' 'shl_ln604_11' <Predicate = (and_ln603_11 & or_ln603_11)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4282 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_242)   --->   "%select_ln603_33 = select i1 %and_ln603_11, i30 %shl_ln604_11, i30 %add_ln415_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4282 'select' 'select_ln603_33' <Predicate = (or_ln603_11)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4283 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_242 = select i1 %or_ln603_11, i30 %select_ln603_33, i30 %select_ln603_34" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4283 'select' 'tmp_V_242' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4284 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_245)   --->   "%sext_ln581_24 = sext i12 %select_ln581_12 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4284 'sext' 'sext_ln581_24' <Predicate = (and_ln603_12 & or_ln603_12)> <Delay = 0.00>
ST_27 : Operation 4285 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_245)   --->   "%shl_ln604_12 = shl i30 %trunc_ln583_12, %sext_ln581_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4285 'shl' 'shl_ln604_12' <Predicate = (and_ln603_12 & or_ln603_12)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4286 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_245)   --->   "%select_ln603_36 = select i1 %and_ln603_12, i30 %shl_ln604_12, i30 %add_ln415_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4286 'select' 'select_ln603_36' <Predicate = (or_ln603_12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4287 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_245 = select i1 %or_ln603_12, i30 %select_ln603_36, i30 %select_ln603_37" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4287 'select' 'tmp_V_245' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4288 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_248)   --->   "%sext_ln581_26 = sext i12 %select_ln581_13 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4288 'sext' 'sext_ln581_26' <Predicate = (and_ln603_13 & or_ln603_13)> <Delay = 0.00>
ST_27 : Operation 4289 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_248)   --->   "%shl_ln604_13 = shl i30 %trunc_ln583_13, %sext_ln581_26" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4289 'shl' 'shl_ln604_13' <Predicate = (and_ln603_13 & or_ln603_13)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4290 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_248)   --->   "%select_ln603_39 = select i1 %and_ln603_13, i30 %shl_ln604_13, i30 %add_ln415_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4290 'select' 'select_ln603_39' <Predicate = (or_ln603_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4291 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_248 = select i1 %or_ln603_13, i30 %select_ln603_39, i30 %select_ln603_40" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4291 'select' 'tmp_V_248' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4292 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_251)   --->   "%sext_ln581_28 = sext i12 %select_ln581_14 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4292 'sext' 'sext_ln581_28' <Predicate = (and_ln603_14 & or_ln603_14)> <Delay = 0.00>
ST_27 : Operation 4293 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_251)   --->   "%shl_ln604_14 = shl i30 %trunc_ln583_14, %sext_ln581_28" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4293 'shl' 'shl_ln604_14' <Predicate = (and_ln603_14 & or_ln603_14)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4294 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_251)   --->   "%select_ln603_42 = select i1 %and_ln603_14, i30 %shl_ln604_14, i30 %add_ln415_14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4294 'select' 'select_ln603_42' <Predicate = (or_ln603_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4295 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_251 = select i1 %or_ln603_14, i30 %select_ln603_42, i30 %select_ln603_43" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4295 'select' 'tmp_V_251' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4296 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_254)   --->   "%sext_ln581_30 = sext i12 %select_ln581_15 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4296 'sext' 'sext_ln581_30' <Predicate = (and_ln603_15 & or_ln603_15)> <Delay = 0.00>
ST_27 : Operation 4297 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_254)   --->   "%shl_ln604_15 = shl i30 %trunc_ln583_15, %sext_ln581_30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4297 'shl' 'shl_ln604_15' <Predicate = (and_ln603_15 & or_ln603_15)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4298 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_254)   --->   "%select_ln603_45 = select i1 %and_ln603_15, i30 %shl_ln604_15, i30 %add_ln415_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4298 'select' 'select_ln603_45' <Predicate = (or_ln603_15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4299 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_254 = select i1 %or_ln603_15, i30 %select_ln603_45, i30 %select_ln603_46" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4299 'select' 'tmp_V_254' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4300 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_257)   --->   "%sext_ln581_32 = sext i12 %select_ln581_16 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4300 'sext' 'sext_ln581_32' <Predicate = (and_ln603_16 & or_ln603_16)> <Delay = 0.00>
ST_27 : Operation 4301 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_257)   --->   "%shl_ln604_16 = shl i30 %trunc_ln583_16, %sext_ln581_32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4301 'shl' 'shl_ln604_16' <Predicate = (and_ln603_16 & or_ln603_16)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4302 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_257)   --->   "%select_ln603_48 = select i1 %and_ln603_16, i30 %shl_ln604_16, i30 %add_ln415_16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4302 'select' 'select_ln603_48' <Predicate = (or_ln603_16)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4303 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_257 = select i1 %or_ln603_16, i30 %select_ln603_48, i30 %select_ln603_49" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4303 'select' 'tmp_V_257' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4304 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_260)   --->   "%sext_ln581_34 = sext i12 %select_ln581_17 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4304 'sext' 'sext_ln581_34' <Predicate = (and_ln603_17 & or_ln603_17)> <Delay = 0.00>
ST_27 : Operation 4305 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_260)   --->   "%shl_ln604_17 = shl i30 %trunc_ln583_17, %sext_ln581_34" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4305 'shl' 'shl_ln604_17' <Predicate = (and_ln603_17 & or_ln603_17)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4306 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_260)   --->   "%select_ln603_51 = select i1 %and_ln603_17, i30 %shl_ln604_17, i30 %add_ln415_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4306 'select' 'select_ln603_51' <Predicate = (or_ln603_17)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4307 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_260 = select i1 %or_ln603_17, i30 %select_ln603_51, i30 %select_ln603_52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4307 'select' 'tmp_V_260' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4308 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_263)   --->   "%sext_ln581_36 = sext i12 %select_ln581_18 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4308 'sext' 'sext_ln581_36' <Predicate = (and_ln603_18 & or_ln603_18)> <Delay = 0.00>
ST_27 : Operation 4309 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_263)   --->   "%shl_ln604_18 = shl i30 %trunc_ln583_18, %sext_ln581_36" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4309 'shl' 'shl_ln604_18' <Predicate = (and_ln603_18 & or_ln603_18)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4310 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_263)   --->   "%select_ln603_54 = select i1 %and_ln603_18, i30 %shl_ln604_18, i30 %add_ln415_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4310 'select' 'select_ln603_54' <Predicate = (or_ln603_18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4311 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_263 = select i1 %or_ln603_18, i30 %select_ln603_54, i30 %select_ln603_55" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4311 'select' 'tmp_V_263' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4312 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_266)   --->   "%sext_ln581_38 = sext i12 %select_ln581_19 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4312 'sext' 'sext_ln581_38' <Predicate = (and_ln603_19 & or_ln603_19)> <Delay = 0.00>
ST_27 : Operation 4313 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_266)   --->   "%shl_ln604_19 = shl i30 %trunc_ln583_19, %sext_ln581_38" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4313 'shl' 'shl_ln604_19' <Predicate = (and_ln603_19 & or_ln603_19)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4314 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_266)   --->   "%select_ln603_57 = select i1 %and_ln603_19, i30 %shl_ln604_19, i30 %add_ln415_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4314 'select' 'select_ln603_57' <Predicate = (or_ln603_19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4315 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_266 = select i1 %or_ln603_19, i30 %select_ln603_57, i30 %select_ln603_58" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4315 'select' 'tmp_V_266' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4316 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_269)   --->   "%sext_ln581_40 = sext i12 %select_ln581_20 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4316 'sext' 'sext_ln581_40' <Predicate = (and_ln603_20 & or_ln603_20)> <Delay = 0.00>
ST_27 : Operation 4317 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_269)   --->   "%shl_ln604_20 = shl i30 %trunc_ln583_20, %sext_ln581_40" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4317 'shl' 'shl_ln604_20' <Predicate = (and_ln603_20 & or_ln603_20)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4318 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_269)   --->   "%select_ln603_60 = select i1 %and_ln603_20, i30 %shl_ln604_20, i30 %add_ln415_20" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4318 'select' 'select_ln603_60' <Predicate = (or_ln603_20)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4319 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_269 = select i1 %or_ln603_20, i30 %select_ln603_60, i30 %select_ln603_61" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4319 'select' 'tmp_V_269' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4320 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_272)   --->   "%sext_ln581_42 = sext i12 %select_ln581_21 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4320 'sext' 'sext_ln581_42' <Predicate = (and_ln603_21 & or_ln603_21)> <Delay = 0.00>
ST_27 : Operation 4321 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_272)   --->   "%shl_ln604_21 = shl i30 %trunc_ln583_21, %sext_ln581_42" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4321 'shl' 'shl_ln604_21' <Predicate = (and_ln603_21 & or_ln603_21)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4322 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_272)   --->   "%select_ln603_63 = select i1 %and_ln603_21, i30 %shl_ln604_21, i30 %add_ln415_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4322 'select' 'select_ln603_63' <Predicate = (or_ln603_21)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4323 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_272 = select i1 %or_ln603_21, i30 %select_ln603_63, i30 %select_ln603_64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4323 'select' 'tmp_V_272' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4324 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_275)   --->   "%sext_ln581_44 = sext i12 %select_ln581_22 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4324 'sext' 'sext_ln581_44' <Predicate = (and_ln603_22 & or_ln603_22)> <Delay = 0.00>
ST_27 : Operation 4325 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_275)   --->   "%shl_ln604_22 = shl i30 %trunc_ln583_22, %sext_ln581_44" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4325 'shl' 'shl_ln604_22' <Predicate = (and_ln603_22 & or_ln603_22)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4326 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_275)   --->   "%select_ln603_66 = select i1 %and_ln603_22, i30 %shl_ln604_22, i30 %add_ln415_22" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4326 'select' 'select_ln603_66' <Predicate = (or_ln603_22)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4327 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_275 = select i1 %or_ln603_22, i30 %select_ln603_66, i30 %select_ln603_67" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4327 'select' 'tmp_V_275' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4328 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_278)   --->   "%sext_ln581_46 = sext i12 %select_ln581_23 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4328 'sext' 'sext_ln581_46' <Predicate = (and_ln603_23 & or_ln603_23)> <Delay = 0.00>
ST_27 : Operation 4329 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_278)   --->   "%shl_ln604_23 = shl i30 %trunc_ln583_23, %sext_ln581_46" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4329 'shl' 'shl_ln604_23' <Predicate = (and_ln603_23 & or_ln603_23)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4330 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_278)   --->   "%select_ln603_69 = select i1 %and_ln603_23, i30 %shl_ln604_23, i30 %add_ln415_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4330 'select' 'select_ln603_69' <Predicate = (or_ln603_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4331 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_278 = select i1 %or_ln603_23, i30 %select_ln603_69, i30 %select_ln603_70" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4331 'select' 'tmp_V_278' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4332 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_281)   --->   "%sext_ln581_48 = sext i12 %select_ln581_24 to i30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4332 'sext' 'sext_ln581_48' <Predicate = (and_ln603_24 & or_ln603_24)> <Delay = 0.00>
ST_27 : Operation 4333 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_281)   --->   "%shl_ln604_24 = shl i30 %trunc_ln583_24, %sext_ln581_48" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4333 'shl' 'shl_ln604_24' <Predicate = (and_ln603_24 & or_ln603_24)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4334 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_281)   --->   "%select_ln603_72 = select i1 %and_ln603_24, i30 %shl_ln604_24, i30 %add_ln415_24" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4334 'select' 'select_ln603_72' <Predicate = (or_ln603_24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4335 [1/1] (4.36ns) (out node of the LUT)   --->   "%tmp_V_281 = select i1 %or_ln603_24, i30 %select_ln603_72, i30 %select_ln603_73" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216]   --->   Operation 4335 'select' 'tmp_V_281' <Predicate = true> <Delay = 4.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.18>
ST_28 : Operation 4336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str1471) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:202]   --->   Operation 4336 'specloopname' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4337 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str1471)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:202]   --->   Operation 4337 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4338 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str57) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:203]   --->   Operation 4338 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4339 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_0_V_V, i30 %tmp_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4339 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4340 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_1_V_V, i30 %tmp_V_212)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4340 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4341 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_2_V_V, i30 %tmp_V_215)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4341 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4342 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_3_V_V, i30 %tmp_V_218)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4342 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4343 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_4_V_V, i30 %tmp_V_221)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4343 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4344 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_5_V_V, i30 %tmp_V_224)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4344 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4345 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_6_V_V, i30 %tmp_V_227)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4345 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4346 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_7_V_V, i30 %tmp_V_230)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4346 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4347 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_8_V_V, i30 %tmp_V_233)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4347 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4348 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_9_V_V, i30 %tmp_V_236)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4348 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4349 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_10_V_V, i30 %tmp_V_239)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4349 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4350 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_11_V_V, i30 %tmp_V_242)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4350 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4351 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_12_V_V, i30 %tmp_V_245)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4351 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4352 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_13_V_V, i30 %tmp_V_248)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4352 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4353 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_14_V_V, i30 %tmp_V_251)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4353 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4354 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_15_V_V, i30 %tmp_V_254)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4354 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4355 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_16_V_V, i30 %tmp_V_257)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4355 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4356 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_17_V_V, i30 %tmp_V_260)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4356 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4357 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_18_V_V, i30 %tmp_V_263)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4357 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4358 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_19_V_V, i30 %tmp_V_266)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4358 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4359 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_20_V_V, i30 %tmp_V_269)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4359 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4360 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_21_V_V, i30 %tmp_V_272)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4360 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4361 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_22_V_V, i30 %tmp_V_275)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4361 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4362 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_23_V_V, i30 %tmp_V_278)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4362 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4363 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %acc_stream_24_V_V, i30 %tmp_V_281)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221]   --->   Operation 4363 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_28 : Operation 4364 [1/1] (0.00ns)   --->   "%empty_257 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str1471, i32 %tmp)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:227]   --->   Operation 4364 'specregionend' 'empty_257' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4365 [1/1] (0.00ns)   --->   "br label %.preheader" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:202]   --->   Operation 4365 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('pixel_index') with incoming values : ('pixel_index', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:202) [177]  (1.77 ns)

 <State 2>: 4.26ns
The critical path consists of the following:
	fifo read on port 'window_stream_0_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) [186]  (2.19 ns)
	'sub' operation ('sub_ln939', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) [189]  (2.08 ns)

 <State 3>: 4.2ns
The critical path consists of the following:
	'select' operation ('select_ln938', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) [190]  (0.805 ns)
	'cttz' operation ('l', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) [193]  (3.4 ns)

 <State 4>: 4.33ns
The critical path consists of the following:
	'sub' operation ('sub_ln944', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) [194]  (2.55 ns)
	'sub' operation ('sub_ln947', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) [200]  (1.78 ns)

 <State 5>: 4.2ns
The critical path consists of the following:
	'select' operation ('select_ln938_2', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) [347]  (0.805 ns)
	'cttz' operation ('l_s', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) [350]  (3.4 ns)

 <State 6>: 4.33ns
The critical path consists of the following:
	'sub' operation ('sub_ln944_25', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) [351]  (2.55 ns)
	'sub' operation ('sub_ln947_2', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) [357]  (1.78 ns)

 <State 7>: 3.61ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln958', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) [217]  (3.61 ns)

 <State 8>: 3.61ns
The critical path consists of the following:
	'shl' operation ('shl_ln958_25', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) [378]  (3.61 ns)

 <State 9>: 3.61ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln958_25', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) [374]  (3.61 ns)

 <State 10>: 3.67ns
The critical path consists of the following:
	'sub' operation ('sub_ln964', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) [230]  (0 ns)
	'add' operation ('add_ln964', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) [231]  (3.67 ns)

 <State 11>: 3.7ns
The critical path consists of the following:
	'fpext' operation ('tmp_42', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) [236]  (3.7 ns)

 <State 12>: 3.7ns
The critical path consists of the following:
	'fpext' operation ('tmp_42', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) [236]  (3.7 ns)

 <State 13>: 3.7ns
The critical path consists of the following:
	'fpext' operation ('tmp_42', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) [236]  (3.7 ns)

 <State 14>: 3.7ns
The critical path consists of the following:
	'fpext' operation ('tmp_47', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) [393]  (3.7 ns)

 <State 15>: 3.7ns
The critical path consists of the following:
	'fpext' operation ('tmp_47', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) [393]  (3.7 ns)

 <State 16>: 2.76ns
The critical path consists of the following:
	'call' operation ('p.ui', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:36->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) to 'double_to_posit16' [238]  (2.76 ns)

 <State 17>: 4.29ns
The critical path consists of the following:
	'call' operation ('p_s', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215) to 'posit16_multiply' [292]  (4.29 ns)

 <State 18>: 2.76ns
The critical path consists of the following:
	'call' operation ('p_s', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:215) to 'posit16_multiply' [292]  (2.76 ns)

 <State 19>: 4.29ns
The critical path consists of the following:
	'call' operation ('tmp_i4', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216) to 'posit16_to_double' [293]  (4.29 ns)

 <State 20>: 2.85ns
The critical path consists of the following:
	'call' operation ('tmp_i4', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216) to 'posit16_to_double' [293]  (2.85 ns)

 <State 21>: 4.29ns
The critical path consists of the following:
	'call' operation ('tmp_i7', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:44->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216) to 'posit16_to_double' [450]  (4.29 ns)

 <State 22>: 3.88ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln586', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216) [317]  (3.88 ns)

 <State 23>: 4.23ns
The critical path consists of the following:
	'sub' operation ('sub_ln575_1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216) [462]  (1.55 ns)
	'icmp' operation ('icmp_ln581_1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216) [463]  (1.99 ns)
	'select' operation ('select_ln581_1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216) [466]  (0.697 ns)

 <State 24>: 4.04ns
The critical path consists of the following:
	'add' operation ('add_ln591', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216) [324]  (1.55 ns)
	'select' operation ('select_ln591', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216) [327]  (0 ns)
	'add' operation ('add_ln415', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216) [329]  (2.49 ns)

 <State 25>: 4.37ns
The critical path consists of the following:
	'shl' operation ('shl_ln604', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216) [321]  (0 ns)
	'select' operation ('select_ln603', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216) [338]  (0 ns)
	'select' operation ('tmp.V', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216) [341]  (4.37 ns)

 <State 26>: 4.04ns
The critical path consists of the following:
	'add' operation ('add_ln591_1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216) [481]  (1.55 ns)
	'select' operation ('select_ln591_1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216) [484]  (0 ns)
	'add' operation ('add_ln415_1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216) [486]  (2.49 ns)

 <State 27>: 4.37ns
The critical path consists of the following:
	'shl' operation ('shl_ln604_1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216) [478]  (0 ns)
	'select' operation ('select_ln603_3', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216) [495]  (0 ns)
	'select' operation ('tmp.V', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216) [498]  (4.37 ns)

 <State 28>: 2.19ns
The critical path consists of the following:
	fifo write on port 'acc_stream_0_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:221) [342]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
