{
  "creator": "Yosys 0.33 (git sha1 2584903a060)",
  "modules": {
    "tetR_and": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_a17b345df1024ccdab6baa81f90ca926.v:1.1-12.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "lacI_expr": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "tat_expr": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$abc$86$auto$blifparse.cc:386:parse_blif$87": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 6 ]
          }
        },
        "$abc$86$auto$blifparse.cc:386:parse_blif$88": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$abc$86$auto$blifparse.cc:386:parse_blif$89": {
          "hide_name": 1,
          "type": "$_NOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$auto$ff.cc:266:slice$85": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_a17b345df1024ccdab6baa81f90ca926.v:5.5-11.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 8 ],
            "Q": [ 5 ]
          }
        }
      },
      "netnames": {
        "$0\\out[0:0]": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_a17b345df1024ccdab6baa81f90ca926.v:5.5-11.8"
          }
        },
        "$abc$86$new_n4_": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "$abc$86$new_n5_": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_a17b345df1024ccdab6baa81f90ca926.v:1.28-1.31"
          }
        },
        "lacI_expr": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_a17b345df1024ccdab6baa81f90ca926.v:2.32-2.41"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_a17b345df1024ccdab6baa81f90ca926.v:4.32-4.35"
          }
        },
        "tat_expr": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_a17b345df1024ccdab6baa81f90ca926.v:3.32-3.40"
          }
        }
      }
    }
  }
}
