From 51c46f015228ed0ec00e2c49a990c840b7817e54 Mon Sep 17 00:00:00 2001
From: sfwu <sfwu@nuvoton.com>
Date: Wed, 16 Mar 2022 14:23:40 +0800
Subject: [PATCH] 1. Add HBI memory map and code execute sample code. 2. Modify
 SPIM MFP setting. 3. Modify ACMP config

Change-Id: I18577d695c851b0fd151d87c99316dd1ee0c48f3
---
 Library/StdDriver/src/spim.c                       |    2 +
 Library/StdDriver/src/spim.c.orig                  | 1383 ++++++++++++++++++
 .../ACMP_CompareDAC/Keil/ACMP_CompareDAC.uvoptx    |    2 +-
 .../ACMP_CompareDAC/Keil/ACMP_CompareDAC.uvprojx   |    9 +-
 .../ACMP_CompareDAC/Keil/Nu_Link_Driver.ini        |  244 +++-
 .../ACMP_CompareVBG/Keil/ACMP_CompareVBG.uvprojx   |    9 +-
 SampleCode/StdDriver/ACMP_CompareVBG/main.c        |    5 +-
 .../StdDriver/HBI_ExeInHRAM/Keil/HBI_ExeInHRAM.sct |   21 +
 .../HBI_ExeInHRAM/Keil/HBI_ExeInHRAM.uvoptx        |  320 +++++
 .../HBI_ExeInHRAM/Keil/HBI_ExeInHRAM.uvprojx       |  447 ++++++
 .../HBI_ExeInHRAM/Keil/Nu_Link_Driver.ini          | 1145 +++++++++++++++
 SampleCode/StdDriver/HBI_ExeInHRAM/exeinhram.c     |   23 +
 SampleCode/StdDriver/HBI_ExeInHRAM/main.c          |  126 ++
 SampleCode/StdDriver/HBI_RW_MemMap/GCC/.cproject   |  101 ++
 SampleCode/StdDriver/HBI_RW_MemMap/GCC/.project    |  123 ++
 .../StdDriver/HBI_RW_MemMap/GCC/preferences.ini    |   26 +
 SampleCode/StdDriver/HBI_RW_MemMap/IAR/HBI_RW.ewd  | 1485 ++++++++++++++++++++
 SampleCode/StdDriver/HBI_RW_MemMap/IAR/HBI_RW.ewp  | 1074 ++++++++++++++
 SampleCode/StdDriver/HBI_RW_MemMap/IAR/HBI_RW.eww  |   10 +
 .../HBI_RW_MemMap/Keil/HBI_RW_MemMap.uvoptx        |  292 ++++
 .../HBI_RW_MemMap/Keil/HBI_RW_MemMap.uvprojx       |  447 ++++++
 .../HBI_RW_MemMap/Keil/Nu_Link_Driver.ini          | 1144 +++++++++++++++
 SampleCode/StdDriver/HBI_RW_MemMap/main.c          |  264 ++++
 .../StdDriver/SPIM_CIPHER/Keil/Nu_Link_Driver.ini  |   13 +-
 SampleCode/StdDriver/SPIM_CIPHER/main.c            |   21 +
 .../StdDriver/SPIM_DMA_RW/Keil/Nu_Link_Driver.ini  |   13 +-
 SampleCode/StdDriver/SPIM_DMA_RW/main.c            |   23 +
 SampleCode/StdDriver/SPIM_DMA_RW/main.c.orig       |  293 ++++
 .../StdDriver/SPIM_DMM/Keil/Nu_Link_Driver.ini     |   13 +-
 SampleCode/StdDriver/SPIM_DMM/main.c               |   23 +
 .../SPIM_DMM_RUN_CODE/Keil/Nu_Link_Driver.ini      |   12 +-
 .../Keil/spim_dmm_run_code.uvoptx                  |   19 +-
 SampleCode/StdDriver/SPIM_DMM_RUN_CODE/main.c      |   23 +-
 .../StdDriver/SPIM_IO_RW/Keil/Nu_Link_Driver.ini   |   14 +-
 .../StdDriver/SPIM_IO_RW/Keil/spim_io_rw.uvoptx    |   24 +-
 SampleCode/StdDriver/SPIM_IO_RW/main.c             |   24 +-
 SampleCode/StdDriver/SPIM_IO_RW/main.c.orig        |  246 ++++
 37 files changed, 9385 insertions(+), 78 deletions(-)
 create mode 100644 Library/StdDriver/src/spim.c.orig
 create mode 100644 SampleCode/StdDriver/HBI_ExeInHRAM/Keil/HBI_ExeInHRAM.sct
 create mode 100644 SampleCode/StdDriver/HBI_ExeInHRAM/Keil/HBI_ExeInHRAM.uvoptx
 create mode 100644 SampleCode/StdDriver/HBI_ExeInHRAM/Keil/HBI_ExeInHRAM.uvprojx
 create mode 100644 SampleCode/StdDriver/HBI_ExeInHRAM/Keil/Nu_Link_Driver.ini
 create mode 100644 SampleCode/StdDriver/HBI_ExeInHRAM/exeinhram.c
 create mode 100644 SampleCode/StdDriver/HBI_ExeInHRAM/main.c
 create mode 100644 SampleCode/StdDriver/HBI_RW_MemMap/GCC/.cproject
 create mode 100644 SampleCode/StdDriver/HBI_RW_MemMap/GCC/.project
 create mode 100644 SampleCode/StdDriver/HBI_RW_MemMap/GCC/preferences.ini
 create mode 100644 SampleCode/StdDriver/HBI_RW_MemMap/IAR/HBI_RW.ewd
 create mode 100644 SampleCode/StdDriver/HBI_RW_MemMap/IAR/HBI_RW.ewp
 create mode 100644 SampleCode/StdDriver/HBI_RW_MemMap/IAR/HBI_RW.eww
 create mode 100644 SampleCode/StdDriver/HBI_RW_MemMap/Keil/HBI_RW_MemMap.uvoptx
 create mode 100644 SampleCode/StdDriver/HBI_RW_MemMap/Keil/HBI_RW_MemMap.uvprojx
 create mode 100644 SampleCode/StdDriver/HBI_RW_MemMap/Keil/Nu_Link_Driver.ini
 create mode 100644 SampleCode/StdDriver/HBI_RW_MemMap/main.c
 create mode 100644 SampleCode/StdDriver/SPIM_DMA_RW/main.c.orig
 create mode 100644 SampleCode/StdDriver/SPIM_IO_RW/main.c.orig

diff --git a/Library/StdDriver/src/spim.c b/Library/StdDriver/src/spim.c
index 1156484..8e7f9af 100644
--- a/Library/StdDriver/src/spim.c
+++ b/Library/StdDriver/src/spim.c
@@ -884,6 +884,8 @@ int SPIM_Enable_4Bytes_Mode(int isEn, uint32_t u32NBit)
     switch (idBuf[0])
     {
     case MFGID_WINBOND:
+        isSupt = (idBuf[2] < 0x16U) ? 0L : 1L;
+        break;
     case MFGID_MXIC:
     case MFGID_EON:
         isSupt = (idBuf[2] < 0x19U) ? 0L : 1L;
diff --git a/Library/StdDriver/src/spim.c.orig b/Library/StdDriver/src/spim.c.orig
new file mode 100644
index 0000000..50ca91b
--- /dev/null
+++ b/Library/StdDriver/src/spim.c.orig
@@ -0,0 +1,1383 @@
+/**************************************************************************//**
+ * @file    spim.c
+ * @version V1.00
+ * @brief   M460 series SPIM driver
+ *
+ * @copyright SPDX-License-Identifier: Apache-2.0
+ * @copyright Copyright (C) 2021 Nuvoton Technology Corp. All rights reserved.
+*****************************************************************************/
+
+#include <stdio.h>
+#include <string.h>
+#include "NuMicro.h"
+
+
+/** @addtogroup Standard_Driver Standard Driver
+  @{
+*/
+
+/** @addtogroup SPIM_Driver SPIM Driver
+  @{
+*/
+
+int32_t g_SPIM_i32ErrCode = 0;       /*!< SPIM global error code */
+
+/** @addtogroup SPIM_EXPORTED_FUNCTIONS SPIM Exported Functions
+  @{
+*/
+
+
+/** @cond HIDDEN_SYMBOLS */
+
+
+#define ENABLE_DEBUG    0
+
+#if ENABLE_DEBUG
+#define SPIM_DBGMSG   printf
+#else
+#define SPIM_DBGMSG(...)   do { } while (0)      /* disable debug */
+#endif
+
+static volatile uint8_t  g_Supported_List[] =
+{
+    MFGID_WINBOND,
+    MFGID_MXIC,
+    MFGID_EON,
+    MFGID_ISSI,
+    MFGID_SPANSION
+};
+
+static void  N_delay(int n);
+static void SwitchNBitOutput(uint32_t u32NBit);
+static void SwitchNBitInput(uint32_t u32NBit);
+static void spim_write(uint8_t pu8TxBuf[], uint32_t u32NTx);
+static void spim_read(uint8_t pu8RxBuf[], uint32_t u32NRx);
+static void SPIM_WriteStatusRegister(uint8_t dataBuf[], uint32_t u32NTx, uint32_t u32NBit);
+static void SPIM_ReadStatusRegister(uint8_t dataBuf[], uint32_t u32NRx, uint32_t u32NBit);
+static void SPIM_ReadStatusRegister2(uint8_t dataBuf[], uint32_t u32NRx, uint32_t u32NBit);
+static void SPIM_WriteStatusRegister2(uint8_t dataBuf[], uint32_t u32NTx, uint32_t u32NBit);
+static void SPIM_ReadStatusRegister3(uint8_t dataBuf[], uint32_t u32NRx, uint32_t u32NBit);
+static void SPIM_ReadSecurityRegister(uint8_t dataBuf[], uint32_t u32NRx, uint32_t u32NBit);
+static int spim_is_write_done(uint32_t u32NBit);
+static int spim_wait_write_done(uint32_t u32NBit);
+static void spim_set_write_enable(int isEn, uint32_t u32NBit);
+static void spim_enable_spansion_quad_mode(int isEn);
+static void spim_eon_set_qpi_mode(int isEn);
+static void SPIM_SPANSION_4Bytes_Enable(int isEn, uint32_t u32NBit);
+static void SPIM_WriteInPageDataByIo(uint32_t u32Addr, int is4ByteAddr, uint32_t u32NTx, uint8_t pu8TxBuf[], uint8_t wrCmd,
+                                     uint32_t u32NBitCmd, uint32_t u32NBitAddr, uint32_t u32NBitDat, int isSync);
+static void SPIM_WriteInPageDataByPageWrite(uint32_t u32Addr, int is4ByteAddr, uint32_t u32NTx,
+        uint8_t pu8TxBuf[], uint32_t wrCmd, int isSync);
+
+
+static void  N_delay(int n)
+{
+    while (n-- > 0)
+    {
+        __NOP();
+    }
+}
+
+static void SwitchNBitOutput(uint32_t u32NBit)
+{
+    switch (u32NBit)
+    {
+    case 1UL:
+        SPIM_ENABLE_SING_OUTPUT_MODE();     /* 1-bit, Output. */
+        break;
+
+    case 2UL:
+        SPIM_ENABLE_DUAL_OUTPUT_MODE();     /* 2-bit, Output. */
+        break;
+
+    case 4UL:
+        SPIM_ENABLE_QUAD_OUTPUT_MODE();     /* 4-bit, Output. */
+        break;
+
+    default:
+        break;
+    }
+}
+
+static void SwitchNBitInput(uint32_t u32NBit)
+{
+    switch (u32NBit)
+    {
+    case 1UL:
+        SPIM_ENABLE_SING_INPUT_MODE();      /* 1-bit, Input.  */
+        break;
+
+    case 2UL:
+        SPIM_ENABLE_DUAL_INPUT_MODE();      /* 2-bit, Input.  */
+        break;
+
+    case 4UL:
+        SPIM_ENABLE_QUAD_INPUT_MODE();      /* 4-bit, Input.  */
+        break;
+
+    default:
+        break;
+    }
+}
+
+
+/**
+  * @brief      Write data to SPI slave.
+  * @param      pu8TxBuf    Transmit buffer.
+  * @param      u32NTx      Number of bytes to transmit.
+  * @return     None.
+  * @note       This function sets g_SPIM_i32ErrCode to SPIM_TIMEOUT_ERR if waiting SPIM time-out.
+  */
+static void spim_write(uint8_t pu8TxBuf[], uint32_t u32NTx)
+{
+    uint32_t  buf_idx = 0UL;
+    uint32_t u32TimeOutCount = 0UL;
+
+    g_SPIM_i32ErrCode = 0;
+
+    while (u32NTx)
+    {
+        uint32_t dataNum = 0UL, dataNum2;
+
+        if (u32NTx >= 16UL)
+        {
+            dataNum = 4UL;
+        }
+        else if (u32NTx >= 12UL)
+        {
+            dataNum = 3UL;
+        }
+        else if (u32NTx >= 8UL)
+        {
+            dataNum = 2UL;
+        }
+        else if (u32NTx >= 4UL)
+        {
+            dataNum = 1UL;
+        }
+
+        dataNum2 = dataNum;
+        while (dataNum2)
+        {
+            uint32_t tmp;
+
+            memcpy(&tmp, &pu8TxBuf[buf_idx], 4U);
+            buf_idx += 4UL;
+            u32NTx -= 4UL;
+
+            dataNum2 --;
+            /*  *((__O uint32_t *) &SPIM->TX0 + dataNum2) = tmp; */
+            SPIM->TX[dataNum2] = tmp;
+        }
+
+        if (dataNum)
+        {
+            SPIM_SET_OPMODE(SPIM_CTL0_OPMODE_IO);    /* Switch to Normal mode. */
+            SPIM_SET_DATA_WIDTH(32UL);
+            SPIM_SET_DATA_NUM(dataNum);
+            SPIM_SET_GO();
+            u32TimeOutCount = SystemCoreClock; /* 1 second time-out */
+            SPIM_WAIT_FREE()
+            {
+                if(--u32TimeOutCount == 0)
+                {
+                    g_SPIM_i32ErrCode = SPIM_TIMEOUT_ERR;
+                    break;
+                }
+            }
+        }
+
+        if (u32NTx && (u32NTx < 4UL))
+        {
+            uint32_t  rnm, tmp;
+
+            rnm = u32NTx;
+            memcpy(&tmp, &pu8TxBuf[buf_idx], u32NTx);
+            buf_idx += u32NTx;
+            u32NTx = 0UL;
+            SPIM->TX[0] = tmp;
+
+            SPIM_SET_OPMODE(SPIM_CTL0_OPMODE_IO);    /* Switch to Normal mode. */
+            SPIM_SET_DATA_WIDTH(rnm * 8UL);
+            SPIM_SET_DATA_NUM(1UL);
+            SPIM_SET_GO();
+            u32TimeOutCount = SystemCoreClock; /* 1 second time-out */
+            SPIM_WAIT_FREE()
+            {
+                if(--u32TimeOutCount == 0)
+                {
+                    g_SPIM_i32ErrCode = SPIM_TIMEOUT_ERR;
+                    break;
+                }
+            }
+        }
+    }
+}
+
+/**
+  * @brief      Read data from SPI slave.
+  * @param      pu8TxBuf    Receive buffer.
+  * @param      u32NRx      Size of receive buffer in bytes.
+  * @return     None.
+  * @note       This function sets g_SPIM_i32ErrCode to SPIM_TIMEOUT_ERR if waiting SPIM time-out.
+  */
+static void spim_read(uint8_t pu8RxBuf[], uint32_t u32NRx)
+{
+    uint32_t  buf_idx = 0UL;
+    uint32_t u32TimeOutCount = 0UL;
+
+    g_SPIM_i32ErrCode = 0;
+
+    while (u32NRx)
+    {
+        uint32_t dataNum = 0UL;   /* number of words */
+
+        if (u32NRx >= 16UL)
+        {
+            dataNum = 4UL;
+        }
+        else if (u32NRx >= 12UL)
+        {
+            dataNum = 3UL;
+        }
+        else if (u32NRx >= 8UL)
+        {
+            dataNum = 2UL;
+        }
+        else if (u32NRx >= 4UL)
+        {
+            dataNum = 1UL;
+        }
+
+        if (dataNum)
+        {
+            SPIM_SET_OPMODE(SPIM_CTL0_OPMODE_IO);    /* Switch to Normal mode. */
+            SPIM_SET_DATA_WIDTH(32UL);
+            SPIM_SET_DATA_NUM(dataNum);
+            SPIM_SET_GO();
+            u32TimeOutCount = SystemCoreClock; /* 1 second time-out */
+            SPIM_WAIT_FREE()
+            {
+                if(--u32TimeOutCount == 0)
+                {
+                    g_SPIM_i32ErrCode = SPIM_TIMEOUT_ERR;
+                    break;
+                }
+            }
+        }
+
+        while (dataNum)
+        {
+            uint32_t tmp;
+
+            tmp = SPIM->RX[dataNum-1UL];
+            memcpy(&pu8RxBuf[buf_idx], &tmp, 4U);
+            buf_idx += 4UL;
+            dataNum --;
+            u32NRx -= 4UL;
+        }
+
+        if (u32NRx && (u32NRx < 4UL))
+        {
+            uint32_t tmp;
+
+            SPIM_SET_OPMODE(SPIM_CTL0_OPMODE_IO);    /* Switch to Normal mode. */
+            SPIM_SET_DATA_WIDTH(u32NRx * 8UL);
+            SPIM_SET_DATA_NUM(1UL);
+            SPIM_SET_GO();
+            u32TimeOutCount = SystemCoreClock; /* 1 second time-out */
+            SPIM_WAIT_FREE()
+            {
+                if(--u32TimeOutCount == 0)
+                {
+                    g_SPIM_i32ErrCode = SPIM_TIMEOUT_ERR;
+                    break;
+                }
+            }
+
+            tmp = SPIM->RX[0];
+            memcpy(&pu8RxBuf[buf_idx], &tmp, u32NRx);
+            buf_idx += u32NRx;
+            u32NRx = 0UL;
+        }
+    }
+}
+
+/**
+  * @brief      Issue Read Status Register #1 command.
+  * @param      dataBuf     Receive buffer.
+  * @param      u32NRx      Size of receive buffer.
+ * @param       u32NBit     N-bit transmit/receive.
+  * @return     None.
+  */
+static void SPIM_ReadStatusRegister(uint8_t dataBuf[], uint32_t u32NRx, uint32_t u32NBit)
+{
+    uint8_t cmdBuf[] = {OPCODE_RDSR};            /* 1-byte Read Status Register #1 command. */
+
+    SPIM_SET_SS_EN(1);                          /* CS activated. */
+    SwitchNBitOutput(u32NBit);
+    spim_write(cmdBuf, sizeof (cmdBuf));
+    SwitchNBitInput(u32NBit);
+    spim_read(dataBuf, u32NRx);
+    SPIM_SET_SS_EN(0);                          /* CS deactivated. */
+}
+
+/**
+  * @brief      Issue Write Status Register #1 command.
+  * @param      dataBuf     Transmit buffer.
+  * @param      u32NTx      Size of transmit buffer.
+  * @param      u32NBit     N-bit transmit/receive.
+  * @return     None.
+  */
+static void SPIM_WriteStatusRegister(uint8_t dataBuf[], uint32_t u32NTx, uint32_t u32NBit)
+{
+    uint8_t cmdBuf[] = {OPCODE_WRSR, 0x00U};     /* 1-byte Write Status Register #1 command + 1-byte data. */
+
+    cmdBuf[1] = dataBuf[0];
+    SPIM_SET_SS_EN(1);                          /* CS activated. */
+    SwitchNBitOutput(u32NBit);
+    spim_write(cmdBuf, sizeof (cmdBuf));
+    SPIM_SET_SS_EN(0);                          /* CS deactivated. */
+}
+
+/**
+  * @brief      Issue Read Status Register #2 command.
+  * @param      dataBuf     Receive buffer.
+  * @param      u32NRx      Size of receive buffer.
+ * @param       u32NBit     N-bit transmit/receive.
+  * @return     None.
+  */
+static void SPIM_ReadStatusRegister2(uint8_t dataBuf[], uint32_t u32NRx, uint32_t u32NBit)
+{
+    uint8_t cmdBuf[] = {OPCODE_RDSR2};           /* 1-byte Read Status Register #1 command. */
+
+    SPIM_SET_SS_EN(1);                          /* CS activated.  */
+    SwitchNBitOutput(u32NBit);
+    spim_write(cmdBuf, sizeof (cmdBuf));
+    SwitchNBitInput(u32NBit);
+    spim_read(dataBuf, u32NRx);
+    SPIM_SET_SS_EN(0);                          /* CS deactivated.  */
+}
+
+/**
+  * @brief      Issue Winbond Write Status Register command. This command write both Status Register-1
+  *             and Status Register-2.
+  * @param      dataBuf     Transmit buffer.
+  * @param      u32NTx      Size of transmit buffer.
+  * @param      u32NBit     N-bit transmit/receive.
+  * @return     None.
+  */
+static void SPIM_WriteStatusRegister2(uint8_t dataBuf[], uint32_t u32NTx, uint32_t u32NBit)
+{
+    uint8_t cmdBuf[3] = {OPCODE_WRSR, 0U, 0U};
+
+    cmdBuf[1] = dataBuf[0];
+    cmdBuf[2] = dataBuf[1];
+
+    SPIM_SET_SS_EN(1);                          /* CS activated.    */
+    SwitchNBitOutput(u32NBit);
+    spim_write(cmdBuf, sizeof (cmdBuf));
+    SPIM_SET_SS_EN(0);                          /* CS deactivated.  */
+}
+
+#if 0  /* not used */
+/**
+  * @brief      Issue Write Status Register #3 command.
+  * @param      dataBuf     Transmit buffer.
+  * @param      u32NTx      Size of transmit buffer.
+  * @param      u32NBit     N-bit transmit/receive.
+  * @return     None.
+  */
+static void SPIM_WriteStatusRegister3(uint8_t dataBuf[], uint32_t u32NTx, uint32_t u32NBit)
+{
+    uint8_t cmdBuf[] = {OPCODE_WRSR3, 0x00U};    /* 1-byte Write Status Register #2 command + 1-byte data. */
+    cmdBuf[1] = dataBuf[0];
+
+    SPIM_SET_SS_EN(1);                          /* CS activated. */
+    SwitchNBitOutput(u32NBit);
+    spim_write(cmdBuf, sizeof (cmdBuf));
+    SPIM_SET_SS_EN(0);                          /* CS deactivated. */
+}
+#endif
+
+/**
+  * @brief      Issue Read Status Register #3 command.
+  * @param      dataBuf     Receive buffer.
+  * @param      u32NRx      Size of receive buffer.
+  * @param      u32NBit     N-bit transmit/receive.
+  * @return     None.
+  */
+static void SPIM_ReadStatusRegister3(uint8_t dataBuf[], uint32_t u32NRx, uint32_t u32NBit)
+{
+    uint8_t cmdBuf[] = {OPCODE_RDSR3};           /* 1-byte Read Status Register #1 command. */
+
+    SPIM_SET_SS_EN(1);                          /* CS activated. */
+    SwitchNBitOutput(u32NBit);
+    spim_write(cmdBuf, sizeof (cmdBuf));
+    SwitchNBitInput(u32NBit);
+    spim_read(dataBuf, u32NRx);
+    SPIM_SET_SS_EN(0);                          /* CS deactivated. */
+}
+
+#if 0  /* not used */
+/**
+  * @brief      Issue Write Security Register command.
+  * @param      dataBuf     Transmit buffer.
+  * @param      u32NTx      Size of transmit buffer.
+  * @param      u32NBit     N-bit transmit/receive.
+  * @return     None.
+  */
+static void SPIM_WriteSecurityRegister(uint8_t dataBuf[], uint32_t u32NTx, uint32_t u32NBit)
+{
+    uint8_t cmdBuf[] = {OPCODE_WRSCUR, 0x00U};   /* 1-byte Write Status Register #2 command + 1-byte data. */
+    cmdBuf[1] = dataBuf[0];
+
+    SPIM_SET_SS_EN(1);                          /* CS activated. */
+    SwitchNBitOutput(u32NBit);
+    spim_write(cmdBuf, sizeof (cmdBuf));
+    SPIM_SET_SS_EN(0);                          /* CS deactivated. */
+}
+#endif
+
+/**
+  * @brief      Issue Read Security Register command.
+  * @param      dataBuf     Receive buffer.
+  * @param      u32NRx      Size of receive buffer.
+  * @param      u32NBit     N-bit transmit/receive.
+  * @return     None.
+  */
+static void SPIM_ReadSecurityRegister(uint8_t dataBuf[], uint32_t u32NRx, uint32_t u32NBit)
+{
+    uint8_t cmdBuf[] = {OPCODE_RDSCUR};          /* 1-byte Read Status Register #1 command. */
+
+    SPIM_SET_SS_EN(1);                          /* CS activated. */
+    SwitchNBitOutput(u32NBit);
+    spim_write(cmdBuf, sizeof (cmdBuf));
+    SwitchNBitInput(u32NBit);
+    spim_read(dataBuf, u32NRx);
+    SPIM_SET_SS_EN(0);                          /* CS deactivated. */
+}
+
+/**
+  * @brief      Check if Erase/Write is done.
+  * @return     0: Not done. 1: Done.
+  */
+static int spim_is_write_done(uint32_t u32NBit)
+{
+    uint8_t status[1];
+    SPIM_ReadStatusRegister(status, sizeof (status), u32NBit);
+    return ! (status[0] & SR_WIP);
+}
+
+/**
+  * @brief      Wait until Erase/Write done.
+  * @param      u32NBit     N-bit transmit/receive.
+  * @return     0           SPIM write done.
+  */
+static int spim_wait_write_done(uint32_t u32NBit)
+{
+    uint32_t   count;
+    int        ret = -1;
+
+    for (count = 0UL; count < SystemCoreClock/1000UL; count++)
+    {
+        if (spim_is_write_done(u32NBit))
+        {
+            ret = 0;
+            break;
+        }
+    }
+    if (ret != 0)
+    {
+        SPIM_DBGMSG("spim_wait_write_done time-out!!\n");
+    }
+    return ret;
+}
+
+/**
+  * @brief      Issue Write Enable/disable command.
+  * @param      isEn        Enable/disable.
+  * @param      u32NBit     N-bit transmit/receive.
+  * @return     None.
+  */
+static void spim_set_write_enable(int isEn, uint32_t u32NBit)
+{
+    uint8_t cmdBuf[] = {0U};                     /* 1-byte Write Enable command. */
+    cmdBuf[0] = isEn ? OPCODE_WREN : OPCODE_WRDI;
+
+    SPIM_SET_SS_EN(1);                          /* CS activated.   */
+    SwitchNBitOutput(u32NBit);
+    spim_write(cmdBuf, sizeof (cmdBuf));
+    SPIM_SET_SS_EN(0);                          /* CS deactivated.  */
+}
+
+/** @endcond HIDDEN_SYMBOLS */
+
+/**
+  * @brief      Get SPIM serial clock.
+  * @return     SPI serial clock.
+  * @details    This function calculates the serial clock of SPI in Hz.
+  */
+uint32_t SPIM_GetSClkFreq(void)
+{
+    uint32_t clkDiv = SPIM_GET_CLOCK_DIVIDER();
+
+    return clkDiv ? SystemCoreClock / (clkDiv * 2U) : SystemCoreClock;
+}
+
+/**
+  * @brief      Initialize SPIM flash.
+  * @param      clrWP       Clear Write Protect or not.
+  * @return     0    Success.
+  * @return     -1   Unrecognized manufacture ID or failed on reading manufacture ID.
+  */
+int SPIM_InitFlash(int clrWP)
+{
+    uint8_t   idBuf[3];
+    uint8_t   cmdBuf[1];
+    uint32_t  i;
+    int32_t   ret = -1;
+
+    SPIM_SET_SS_ACTLVL(0);
+
+    /*
+     * Because not sure in SPI or QPI mode, do QPI reset and then SPI reset.
+     */
+    /* QPI Reset Enable */
+    cmdBuf[0] = OPCODE_RSTEN;
+    SPIM_SET_SS_EN(1);                          /* CS activated.    */
+    SPIM_ENABLE_QUAD_OUTPUT_MODE();             /* 1-bit, Output.   */
+    spim_write(cmdBuf, sizeof (cmdBuf));
+    SPIM_SET_SS_EN(0);                          /* CS deactivated.  */
+
+    /* QPI Reset */
+    cmdBuf[0] = OPCODE_RST;
+    SPIM_SET_SS_EN(1);                          /* CS activated.    */
+    SPIM_ENABLE_QUAD_OUTPUT_MODE();             /* 1-bit, Output.   */
+    spim_write(cmdBuf, sizeof (cmdBuf));
+    SPIM_SET_SS_EN(0);                          /* CS deactivated.  */
+
+    /* SPI ResetEnable */
+    cmdBuf[0] = OPCODE_RSTEN;
+    SPIM_SET_SS_EN(1);                          /* CS activated.    */
+    SPIM_ENABLE_SING_OUTPUT_MODE();             /* 1-bit, Output.   */
+    spim_write(cmdBuf, sizeof (cmdBuf));
+    SPIM_SET_SS_EN(0);                          /* CS deactivated.  */
+
+    /* SPI Reset */
+    cmdBuf[0] = OPCODE_RST;
+    SPIM_SET_SS_EN(1);                          /* CS activated.    */
+    SPIM_ENABLE_SING_OUTPUT_MODE();             /* 1-bit, Output.   */
+    spim_write(cmdBuf, sizeof (cmdBuf));
+    SPIM_SET_SS_EN(0);                          /* CS deactivated.  */
+
+    if (clrWP)
+    {
+        uint8_t dataBuf[] = {0x00U};
+
+        spim_set_write_enable(1, 1UL);           /* Clear Block Protect. */
+        SPIM_WriteStatusRegister(dataBuf, sizeof (dataBuf), 1U);
+        spim_wait_write_done(1UL);
+    }
+
+    SPIM_ReadJedecId(idBuf, sizeof (idBuf), 1UL);
+
+    /* printf("ID: 0x%x, 0x%x, px%x\n", idBuf[0], idBuf[1], idBuf[2]); */
+
+    for (i = 0UL; i < sizeof(g_Supported_List)/sizeof(g_Supported_List[0]); i++)
+    {
+        if (idBuf[0] == g_Supported_List[i])
+        {
+            ret = 0;
+        }
+    }
+    if (ret != 0)
+    {
+        SPIM_DBGMSG("Flash initialize failed!! 0x%x\n", idBuf[0]);
+    }
+    return ret;
+}
+
+/**
+  * @brief      Issue JEDEC ID command.
+  * @param      idBuf       ID buffer.
+  * @param      u32NRx      Size of ID buffer.
+  * @param      u32NBit     N-bit transmit/receive.
+  * @return     None.
+  */
+void SPIM_ReadJedecId(uint8_t idBuf[], uint32_t u32NRx, uint32_t u32NBit)
+{
+    uint8_t cmdBuf[] = { OPCODE_RDID };          /* 1-byte JEDEC ID command.  */
+
+    SPIM_SET_SS_EN(1);                          /* CS activated.    */
+    SwitchNBitOutput(u32NBit);
+    spim_write(cmdBuf, sizeof (cmdBuf));
+    SwitchNBitInput(u32NBit);
+    spim_read(idBuf, u32NRx);
+    SPIM_SET_SS_EN(0);                          /* CS deactivated.  */
+}
+
+/** @cond HIDDEN_SYMBOLS */
+
+static void spim_enable_spansion_quad_mode(int isEn)
+{
+    uint8_t cmdBuf[3];
+    uint8_t dataBuf[1], status1;
+
+    cmdBuf[0] = 0x5U;                            /* Read Status Register-1 */
+
+    SPIM_SET_SS_EN(1);
+    SwitchNBitOutput(1UL);
+    spim_write(cmdBuf, sizeof (cmdBuf));
+    SwitchNBitInput(1UL);
+    spim_read(dataBuf, sizeof (dataBuf));
+    SPIM_SET_SS_EN(0);
+    /* SPIM_DBGMSG("SR1 = 0x%x\n", dataBuf[0]); */
+
+    status1 = dataBuf[0];
+
+    cmdBuf[0] = 0x35U;                           /* Read Configuration Register-1 */
+
+    SPIM_SET_SS_EN(1);
+    SwitchNBitOutput(1UL);
+    spim_write(cmdBuf, sizeof (cmdBuf));
+    SwitchNBitInput(1UL);
+    spim_read(dataBuf, sizeof (dataBuf));
+    SPIM_SET_SS_EN(0);
+    /* SPIM_DBGMSG("CR1 = 0x%x\n", dataBuf[0]); */
+
+    spim_set_write_enable(1, 1UL);
+
+    cmdBuf[0] =  0x1U;                           /* Write register   */
+    cmdBuf[1] =  status1;
+
+    if (isEn)
+    {
+        cmdBuf[2] = dataBuf[0] | 0x2U;           /* set QUAD         */
+    }
+    else
+    {
+        cmdBuf[2] = dataBuf[0] & ~0x2U;          /* clear QUAD       */
+    }
+
+    SPIM_SET_SS_EN(1);
+    SwitchNBitOutput(1UL);
+    spim_write(cmdBuf, 3UL);
+    SPIM_SET_SS_EN(0);
+
+    spim_set_write_enable(0, 1UL);
+
+
+    cmdBuf[0] = 0x35U;                           /* Read Configuration Register-1 */
+
+    SPIM_SET_SS_EN(1);
+    SwitchNBitOutput(1UL);
+    spim_write(cmdBuf, sizeof (cmdBuf));
+    SwitchNBitInput(1UL);
+    spim_read(dataBuf, sizeof (dataBuf));
+    SPIM_SET_SS_EN(0);
+
+    /* SPIM_DBGMSG("CR1 = 0x%x\n", dataBuf[0]); */
+    N_delay(10000);
+}
+
+/** @endcond HIDDEN_SYMBOLS */
+
+/**
+  * @brief      Set Quad Enable/disable.
+  * @param      isEn        Enable/disable.
+  * @param      u32NBit     N-bit transmit/receive.
+  * @return     None.
+  */
+void SPIM_SetQuadEnable(int isEn, uint32_t u32NBit)
+{
+    uint8_t  idBuf[3];
+    uint8_t  dataBuf[2];
+
+    SPIM_ReadJedecId(idBuf, sizeof (idBuf), u32NBit);
+
+    SPIM_DBGMSG("SPIM_SetQuadEnable - Flash ID is 0x%x\n", idBuf[0]);
+
+    switch (idBuf[0])
+    {
+    case MFGID_WINBOND:                      /* Winbond SPI flash  */
+        SPIM_ReadStatusRegister(&dataBuf[0], 1UL, u32NBit);
+        SPIM_ReadStatusRegister2(&dataBuf[1], 1UL, u32NBit);
+        SPIM_DBGMSG("Status Register: 0x%x - 0x%x\n", dataBuf[0], dataBuf[1]);
+        if (isEn)
+        {
+            dataBuf[1] |= SR2_QE;
+        }
+        else
+        {
+            dataBuf[1] &= ~SR2_QE;
+        }
+
+        spim_set_write_enable(1, u32NBit);   /* Write Enable.    */
+        SPIM_WriteStatusRegister2(dataBuf, sizeof (dataBuf), u32NBit);
+        spim_wait_write_done(u32NBit);
+
+        SPIM_ReadStatusRegister(&dataBuf[0], 1UL, u32NBit);
+        SPIM_ReadStatusRegister2(&dataBuf[1], 1UL, u32NBit);
+        SPIM_DBGMSG("Status Register: 0x%x - 0x%x\n", dataBuf[0], dataBuf[1]);
+        break;
+
+    case MFGID_MXIC:                         /* MXIC SPI flash.  */
+    case MFGID_EON:
+    case MFGID_ISSI:                         /* ISSI SPI flash.  */
+        spim_set_write_enable(1, u32NBit);   /* Write Enable.    */
+        dataBuf[0] = isEn ? SR_QE : 0U;
+        SPIM_WriteStatusRegister(dataBuf, sizeof (dataBuf), u32NBit);
+        spim_wait_write_done(u32NBit);
+        break;
+
+    case MFGID_SPANSION:
+        spim_enable_spansion_quad_mode(isEn);
+        break;
+
+    default:
+        break;
+    }
+}
+
+/**
+  * @brief      Enter/exit QPI mode.
+  * @param      isEn        Enable/disable.
+  * @return     None.
+  */
+static void spim_eon_set_qpi_mode(int isEn)
+{
+    uint8_t cmdBuf[1];                           /* 1-byte command.  */
+
+    uint8_t status[1];
+    SPIM_ReadStatusRegister(status, sizeof (status), 1UL);
+    SPIM_DBGMSG("Status: 0x%x\n", status[0]);
+
+    if (isEn)                                    /* Assume in SPI mode. */
+    {
+        cmdBuf[0] = OPCODE_ENQPI;
+
+        SPIM_SET_SS_EN(1);                      /* CS activated.    */
+        SwitchNBitOutput(1UL);
+        spim_write(cmdBuf, sizeof (cmdBuf));
+        SPIM_SET_SS_EN(0);                      /* CS deactivated.  */
+    }
+    else                                         /* Assume in QPI mode. */
+    {
+        cmdBuf[0] = OPCODE_EXQPI;
+
+        SPIM_SET_SS_EN(1);                      /* CS activated.    */
+        SwitchNBitOutput(4UL);
+        spim_write(cmdBuf, sizeof (cmdBuf));
+        SPIM_SET_SS_EN(0);                      /* CS deactivated.  */
+    }
+
+    SPIM_ReadStatusRegister(status, sizeof (status), 1UL);
+    SPIM_DBGMSG("Status: 0x%x\n", status[0]);
+}
+
+
+static void SPIM_SPANSION_4Bytes_Enable(int isEn, uint32_t u32NBit)
+{
+    uint8_t cmdBuf[2];
+    uint8_t dataBuf[1];
+
+    cmdBuf[0] = OPCODE_BRRD;
+    SPIM_SET_SS_EN(1);                          /* CS activated.    */
+    SwitchNBitOutput(u32NBit);
+    spim_write(cmdBuf, 1UL);
+    SwitchNBitInput(1UL);
+    spim_read(dataBuf, 1UL);
+    SPIM_SET_SS_EN(0);                          /* CS deactivated.  */
+
+    SPIM_DBGMSG("Bank Address register= 0x%x\n", dataBuf[0]);
+
+    cmdBuf[0] =  OPCODE_BRWR;
+
+    if (isEn)
+    {
+        cmdBuf[1] = dataBuf[0] | 0x80U;          /* set EXTADD       */
+    }
+    else
+    {
+        cmdBuf[1] = dataBuf[0] & ~0x80U;         /* clear EXTADD     */
+    }
+
+    SPIM_SET_SS_EN(1);                          /* CS activated.    */
+    SwitchNBitOutput(1UL);
+    spim_write(cmdBuf, 2UL);
+    SPIM_SET_SS_EN(0);                          /* CS deactivated.  */
+}
+
+/** @cond HIDDEN_SYMBOLS */
+
+/**
+  * @brief      Query 4-byte address mode enabled or not.
+  * @param      u32NBit     N-bit transmit/receive.
+  * @return     0: 4-byte address mode disabled. 1: 4-byte address mode enabled.
+  */
+int SPIM_Is4ByteModeEnable(uint32_t u32NBit)
+{
+    int  isEn = 0;
+    int  isSupt = 0;
+    uint8_t  idBuf[3];
+    uint8_t  dataBuf[1];
+
+    SPIM_ReadJedecId(idBuf, sizeof (idBuf), u32NBit);
+
+    /* Based on Flash size, check if 4-byte address mode is supported.  */
+    switch (idBuf[0])
+    {
+    case MFGID_WINBOND:
+    case MFGID_MXIC:
+    case MFGID_EON:
+        isSupt = (idBuf[2] < 0x19U) ? 0L : 1L;
+        break;
+
+    case MFGID_ISSI:
+        isSupt = (idBuf[2] < 0x49U) ? 0L : 1L;
+        break;
+
+    default:
+        break;
+    }
+
+    if (isSupt != 0)
+    {
+        if (idBuf[0] == MFGID_WINBOND)
+        {
+            /* Winbond SPI flash. */
+            SPIM_ReadStatusRegister3(dataBuf, sizeof (dataBuf), u32NBit);
+            isEn = !! (dataBuf[0] & SR3_ADR);
+        }
+        else if ((idBuf[0] == MFGID_MXIC) || (idBuf[0] ==MFGID_EON))
+        {
+            /* MXIC/EON SPI flash. */
+            SPIM_ReadSecurityRegister(dataBuf, sizeof (dataBuf), u32NBit);
+            isEn = !! (dataBuf[0] & SCUR_4BYTE);
+        }
+    }
+
+    return isEn;
+}
+
+/** @endcond HIDDEN_SYMBOLS  */
+
+
+/**
+  * @brief      Enter/Exit 4-byte address mode.
+  * @param      isEn        Enable/disable.
+  * @param      u32NBit     N-bit transmit/receive.
+  * @return     0           success
+  *             -1          failed
+  */
+int SPIM_Enable_4Bytes_Mode(int isEn, uint32_t u32NBit)
+{
+    int  isSupt = 0L, ret = -1;
+    uint8_t idBuf[3];
+    uint8_t cmdBuf[1];                           /* 1-byte Enter/Exit 4-Byte Mode command. */
+    int32_t i32TimeOutCount = 0;
+
+    SPIM_ReadJedecId(idBuf, sizeof (idBuf), u32NBit);
+
+    /* Based on Flash size, check if 4-byte address mode is supported. */
+    switch (idBuf[0])
+    {
+    case MFGID_WINBOND:
+        isSupt = (idBuf[2] < 0x16U) ? 0L : 1L;
+        break;			
+    case MFGID_MXIC:
+    case MFGID_EON:
+        isSupt = (idBuf[2] < 0x19U) ? 0L : 1L;
+        break;
+
+    case MFGID_ISSI:
+        isSupt = (idBuf[2] < 0x49U) ? 0L : 1L;
+        break;
+
+    case MFGID_SPANSION:
+        SPIM_SPANSION_4Bytes_Enable(isEn, u32NBit);
+        isSupt = 1L;
+        ret = 0L;
+        break;
+
+    default:
+        break;
+    }
+
+    if ((isSupt) && (idBuf[0] != MFGID_SPANSION))
+    {
+        cmdBuf[0] = isEn ? OPCODE_EN4B : OPCODE_EX4B;
+
+        SPIM_SET_SS_EN(1);                      /* CS activated.    */
+        SwitchNBitOutput(u32NBit);
+        spim_write(cmdBuf, sizeof (cmdBuf));
+        SPIM_SET_SS_EN(0);                      /* CS deactivated.  */
+
+        /*
+         * FIXME: Per test, 4BYTE Indicator bit doesn't set after EN4B, which
+         * doesn't match spec(MX25L25635E), so skip the check below.
+         */
+        ret = 0;
+        if (idBuf[0] != MFGID_MXIC)
+        {
+            /*
+             *  About over 100 instrucsions executed, just want to give
+             *  a time-out about 1 seconds to avoid infinite loop
+             */
+            i32TimeOutCount = (SystemCoreClock)/100;
+
+            if (isEn)
+            {
+                while ((i32TimeOutCount-- > 0) && !SPIM_Is4ByteModeEnable(u32NBit)) { }
+            }
+            else
+            {
+                while ((i32TimeOutCount-- > 0) && SPIM_Is4ByteModeEnable(u32NBit)) { }
+            }
+            if (i32TimeOutCount <= 0)
+                ret = -1;
+        }
+    }
+    return ret;
+}
+
+
+void SPIM_WinbondUnlock(uint32_t u32NBit)
+{
+    uint8_t   idBuf[3];
+    uint8_t   dataBuf[4];
+
+    SPIM_ReadJedecId(idBuf, sizeof (idBuf), u32NBit);
+
+    if ((idBuf[0] != MFGID_WINBOND) || (idBuf[1] != 0x40) || (idBuf[2] != 0x16))
+    {
+        SPIM_DBGMSG("SPIM_WinbondUnlock - Not W25Q32, do nothing.\n");
+        return;
+    }
+
+    SPIM_ReadStatusRegister(&dataBuf[0], 1UL, u32NBit);
+    SPIM_ReadStatusRegister2(&dataBuf[1], 1UL, u32NBit);
+    SPIM_DBGMSG("Status Register: 0x%x - 0x%x\n", dataBuf[0], dataBuf[1]);
+    dataBuf[1] &= ~0x40;    /* clear Status Register-1 SEC bit */
+
+    spim_set_write_enable(1, u32NBit);   /* Write Enable.    */
+    SPIM_WriteStatusRegister2(dataBuf, sizeof (dataBuf), u32NBit);
+    spim_wait_write_done(u32NBit);
+
+    SPIM_ReadStatusRegister(&dataBuf[0], 1UL, u32NBit);
+    SPIM_ReadStatusRegister2(&dataBuf[1], 1UL, u32NBit);
+    SPIM_DBGMSG("Status Register (after unlock): 0x%x - 0x%x\n", dataBuf[0], dataBuf[1]);
+}
+
+/**
+  * @brief      Erase whole chip.
+  * @param      u32NBit     N-bit transmit/receive.
+  * @param      isSync      Block or not.
+  * @return     None.
+  */
+void SPIM_ChipErase(uint32_t u32NBit, int isSync)
+{
+    uint8_t cmdBuf[] = { OPCODE_CHIP_ERASE };    /* 1-byte Chip Erase command. */
+
+    spim_set_write_enable(1, u32NBit);           /* Write Enable.    */
+
+    SPIM_SET_SS_EN(1);                          /* CS activated.    */
+    SwitchNBitOutput(u32NBit);
+    spim_write(cmdBuf, sizeof (cmdBuf));
+    SPIM_SET_SS_EN(0);                          /* CS deactivated.  */
+
+    if (isSync)
+    {
+        spim_wait_write_done(u32NBit);
+    }
+}
+
+
+/**
+  * @brief      Erase one block.
+  * @param      u32Addr         Block to erase which contains the u32Addr.
+  * @param      is4ByteAddr     4-byte u32Address or not.
+  * @param      u8ErsCmd        Erase command.
+  * @param      u32NBit         N-bit transmit/receive.
+  * @param      isSync      Block or not.
+  * @return     None.
+  */
+void SPIM_EraseBlock(uint32_t u32Addr, int is4ByteAddr, uint8_t u8ErsCmd, uint32_t u32NBit, int isSync)
+{
+    uint8_t  cmdBuf[16];
+    uint32_t  buf_idx = 0UL;
+
+    spim_set_write_enable(1, u32NBit);           /* Write Enable.    */
+
+    cmdBuf[buf_idx++] = u8ErsCmd;
+
+    if (is4ByteAddr)
+    {
+        cmdBuf[buf_idx++] = (uint8_t) (u32Addr >> 24);
+        cmdBuf[buf_idx++] = (uint8_t) (u32Addr >> 16);
+        cmdBuf[buf_idx++] = (uint8_t) (u32Addr >> 8);
+        cmdBuf[buf_idx++] = (uint8_t) (u32Addr & 0xFFUL);
+    }
+    else
+    {
+        cmdBuf[buf_idx++] = (uint8_t) (u32Addr >> 16);
+        cmdBuf[buf_idx++] = (uint8_t) (u32Addr >> 8);
+        cmdBuf[buf_idx++] = (uint8_t) (u32Addr & 0xFFUL);
+    }
+
+    SPIM_SET_SS_EN(1);                      /* CS activated.    */
+    SwitchNBitOutput(u32NBit);
+    spim_write(cmdBuf, buf_idx);
+    SPIM_SET_SS_EN(0);                      /* CS deactivated.  */
+
+    if (isSync)
+    {
+        spim_wait_write_done(u32NBit);
+    }
+}
+
+
+/** @cond HIDDEN_SYMBOLS */
+
+/**
+  * @brief      Write data in the same page by I/O mode.
+  * @param      u32Addr     Start u32Address to write.
+  * @param      is4ByteAddr 4-byte u32Address or not.
+  * @param      u32NTx      Number of bytes to write.
+  * @param      pu8TxBuf    Transmit buffer.
+  * @param      wrCmd       Write command.
+  * @param      u32NBitCmd  N-bit transmit command.
+  * @param      u32NBitAddr N-bit transmit u32Address.
+  * @param      u32NBitDat  N-bit transmit/receive data.
+  * @param      isSync      Block or not.
+  * @return     None.
+  */
+static void SPIM_WriteInPageDataByIo(uint32_t u32Addr, int is4ByteAddr, uint32_t u32NTx, uint8_t pu8TxBuf[], uint8_t wrCmd,
+                                     uint32_t u32NBitCmd, uint32_t u32NBitAddr, uint32_t u32NBitDat, int isSync)
+{
+    uint8_t   cmdBuf[16];
+    uint32_t  buf_idx;
+
+    spim_set_write_enable(1, u32NBitCmd);        /* Write Enable.    */
+
+    SPIM_SET_SS_EN(1);                          /* CS activated.    */
+
+    SwitchNBitOutput(u32NBitCmd);
+    cmdBuf[0] = wrCmd;
+    spim_write(cmdBuf, 1UL);                     /* Write out command. */
+
+    buf_idx = 0UL;
+    if (is4ByteAddr)
+    {
+        cmdBuf[buf_idx++] = (uint8_t) (u32Addr >> 24);
+        cmdBuf[buf_idx++] = (uint8_t) (u32Addr >> 16);
+        cmdBuf[buf_idx++] = (uint8_t) (u32Addr >> 8);
+        cmdBuf[buf_idx++] = (uint8_t) u32Addr;
+    }
+    else
+    {
+        cmdBuf[buf_idx++] = (uint8_t) (u32Addr >> 16);
+        cmdBuf[buf_idx++] = (uint8_t) (u32Addr >> 8);
+        cmdBuf[buf_idx++] = (uint8_t) u32Addr;
+    }
+
+    SwitchNBitOutput(u32NBitAddr);
+    spim_write(cmdBuf, buf_idx);                 /* Write out u32Address. */
+
+    SwitchNBitOutput(u32NBitDat);
+    spim_write(pu8TxBuf, u32NTx);                /* Write out data.  */
+
+    SPIM_SET_SS_EN(0);                          /* CS deactivated.  */
+
+    if (isSync)
+    {
+        spim_wait_write_done(u32NBitCmd);
+    }
+}
+
+/**
+  * @brief      Write data in the same page by Page Write mode.
+  * @param      u32Addr     Start u32Address to write.
+  * @param      is4ByteAddr 4-byte u32Address or not.
+  * @param      u32NTx      Number of bytes to write.
+  * @param      pu8TxBuf    Transmit buffer.
+  * @param      wrCmd       Write command.
+  * @param      isSync      Block or not.
+  * @return     None.
+  * @note       This function sets g_SPIM_i32ErrCode to SPIM_TIMEOUT_ERR if waiting SPIM time-out.
+  */
+static void SPIM_WriteInPageDataByPageWrite(uint32_t u32Addr, int is4ByteAddr, uint32_t u32NTx,
+        uint8_t pu8TxBuf[], uint32_t wrCmd, int isSync)
+{
+    uint32_t u32TimeOutCount = SystemCoreClock; /* 1 second time-out */
+
+    g_SPIM_i32ErrCode = 0;
+
+    if ((wrCmd == CMD_QUAD_PAGE_PROGRAM_WINBOND) ||
+            (wrCmd == CMD_QUAD_PAGE_PROGRAM_MXIC))
+    {
+        SPIM_SetQuadEnable(1, 1UL);              /* Set Quad Enable. */
+    }
+    else if (wrCmd == CMD_QUAD_PAGE_PROGRAM_EON)
+    {
+        SPIM_SetQuadEnable(1, 1UL);              /* Set Quad Enable. */
+        spim_eon_set_qpi_mode(1);                /* Enter QPI mode.  */
+    }
+
+    SPIM_SET_OPMODE(SPIM_CTL0_OPMODE_PAGEWRITE);/* Switch to Page Write mode.   */
+    SPIM_SET_SPIM_MODE(wrCmd);                  /* SPIM mode.       */
+    SPIM_SET_4BYTE_ADDR_EN(is4ByteAddr);        /* Enable/disable 4-Byte Address.  */
+
+    SPIM->SRAMADDR = (uint32_t) pu8TxBuf;        /* SRAM u32Address. */
+    SPIM->DMACNT = u32NTx;                       /* Transfer length. */
+    SPIM->FADDR = u32Addr;                       /* Flash u32Address.*/
+    SPIM_SET_GO();                               /* Go.              */
+
+    if (isSync)
+    {
+        SPIM_WAIT_FREE()
+        {
+            if(--u32TimeOutCount == 0)
+            {
+                g_SPIM_i32ErrCode = SPIM_TIMEOUT_ERR;
+                break;
+            }
+        }
+    }
+
+    if (wrCmd == CMD_QUAD_PAGE_PROGRAM_EON)
+    {
+        spim_eon_set_qpi_mode(0);                /* Exit QPI mode.   */
+    }
+}
+
+/** @endcond HIDDEN_SYMBOLS */
+
+/**
+  * @brief      Write data to SPI Flash by sending commands manually (I/O mode).
+  * @param      u32Addr: Start u32Address to write.
+  * @param      is4ByteAddr: 4-byte u32Address or not.
+  * @param      u32NTx: Number of bytes to write.
+  * @param      pu8TxBuf: Transmit buffer.
+  * @param      wrCmd: Write command.
+  * @param      u32NBitCmd: N-bit transmit command.
+  * @param      u32NBitAddr: N-bit transmit u32Address.
+  * @param      u32NBitDat: N-bit transmit/receive data.
+  * @return     None.
+  */
+void SPIM_IO_Write(uint32_t u32Addr, int is4ByteAddr, uint32_t u32NTx, uint8_t pu8TxBuf[], uint8_t wrCmd,
+                   uint32_t u32NBitCmd, uint32_t u32NBitAddr, uint32_t u32NBitDat)
+{
+    uint32_t  pageOffset, toWr;
+    uint32_t  buf_idx = 0UL;
+
+    pageOffset = u32Addr % 256UL;
+
+    if ((pageOffset + u32NTx) <= 256UL)          /* Do all the bytes fit onto one page ? */
+    {
+        SPIM_WriteInPageDataByIo(u32Addr, is4ByteAddr, u32NTx, &pu8TxBuf[buf_idx],
+                                 wrCmd, u32NBitCmd, u32NBitAddr, u32NBitDat, 1);
+    }
+    else
+    {
+        toWr = 256UL - pageOffset;               /* Size of data remaining on the first page. */
+
+        SPIM_WriteInPageDataByIo(u32Addr, is4ByteAddr, toWr, &pu8TxBuf[buf_idx],
+                                 wrCmd, u32NBitCmd, u32NBitAddr, u32NBitDat, 1);
+        u32Addr += toWr;                         /* Advance indicator.  */
+        u32NTx -= toWr;
+        buf_idx += toWr;
+
+        while (u32NTx)
+        {
+            toWr = 256UL;
+            if (toWr > u32NTx)
+            {
+                toWr = u32NTx;
+            }
+
+            SPIM_WriteInPageDataByIo(u32Addr, is4ByteAddr, toWr, &pu8TxBuf[buf_idx],
+                                     wrCmd, u32NBitCmd, u32NBitAddr, u32NBitDat, 1);
+            u32Addr += toWr;                 /* Advance indicator.  */
+            u32NTx -= toWr;
+            buf_idx += toWr;
+        }
+    }
+}
+
+/**
+  * @brief      Read data from SPI Flash by sending commands manually (I/O mode).
+  * @param      u32Addr     Start u32Address to read.
+  * @param      is4ByteAddr 4-byte u32Address or not.
+  * @param      u32NRx      Number of bytes to read.
+  * @param      pu8RxBuf    Receive buffer.
+  * @param      rdCmd       Read command.
+  * @param      u32NBitCmd  N-bit transmit command.
+  * @param      u32NBitAddr N-bit transmit u32Address.
+  * @param      u32NBitDat  N-bit transmit/receive data.
+  * @param      u32NDummy   Number of dummy bytes following address.
+  * @return     None.
+  */
+void SPIM_IO_Read(uint32_t u32Addr, int is4ByteAddr, uint32_t u32NRx, uint8_t pu8RxBuf[], uint8_t rdCmd,
+                  uint32_t u32NBitCmd, uint32_t u32NBitAddr, uint32_t u32NBitDat, int u32NDummy)
+{
+    uint8_t   cmdBuf[16];
+    uint32_t  buf_idx;
+
+    SPIM_SET_SS_EN(1);                      /* CS activated.    */
+
+    cmdBuf[0] = rdCmd;
+    SwitchNBitOutput(u32NBitCmd);
+    spim_write(cmdBuf, 1UL);                 /* Write out command. */
+
+    buf_idx = 0UL;
+    if (is4ByteAddr)
+    {
+        cmdBuf[buf_idx++] = (uint8_t) (u32Addr >> 24);
+        cmdBuf[buf_idx++] = (uint8_t) (u32Addr >> 16);
+        cmdBuf[buf_idx++] = (uint8_t) (u32Addr >> 8);
+        cmdBuf[buf_idx++] = (uint8_t) u32Addr;
+    }
+    else
+    {
+        cmdBuf[buf_idx++] = (uint8_t) (u32Addr >> 16);
+        cmdBuf[buf_idx++] = (uint8_t) (u32Addr >> 8);
+        cmdBuf[buf_idx++] = (uint8_t) u32Addr;
+    }
+    SwitchNBitOutput(u32NBitAddr);
+    spim_write(cmdBuf, buf_idx);                 /* Write out u32Address. */
+
+    buf_idx = 0UL;
+    while (u32NDummy --)
+    {
+        cmdBuf[buf_idx++] = 0x00U;
+    }
+
+    /* Same bit mode as above. */
+    spim_write(cmdBuf, buf_idx);                 /* Write out dummy bytes. */
+
+    SwitchNBitInput(u32NBitDat);
+    spim_read(pu8RxBuf, u32NRx);                 /* Read back data.  */
+
+    SPIM_SET_SS_EN(0);                          /* CS deactivated.  */
+}
+
+/**
+  * @brief      Write data to SPI Flash by Page Write mode.
+  * @param      u32Addr     Start address to write.
+  * @param      is4ByteAddr 4-byte address or not.
+  * @param      u32NTx      Number of bytes to write.
+  * @param      pu8TxBuf    Transmit buffer.
+  * @param      wrCmd       Write command.
+  * @return     None.
+  */
+void SPIM_DMA_Write(uint32_t u32Addr, int is4ByteAddr, uint32_t u32NTx, uint8_t pu8TxBuf[], uint32_t wrCmd)
+{
+    uint32_t   pageOffset, toWr;
+    uint32_t   buf_idx = 0UL;
+
+    pageOffset = u32Addr % 256UL;
+
+    if ((pageOffset + u32NTx) <= 256UL)
+    {
+        /* Do all the bytes fit onto one page ? */
+        SPIM_WriteInPageDataByPageWrite(u32Addr, is4ByteAddr, u32NTx, pu8TxBuf, wrCmd, 1);
+    }
+    else
+    {
+        toWr = 256UL - pageOffset;               /* Size of data remaining on the first page. */
+
+        SPIM_WriteInPageDataByPageWrite(u32Addr, is4ByteAddr, toWr, &pu8TxBuf[buf_idx], wrCmd, 1);
+
+        u32Addr += toWr;                         /* Advance indicator. */
+        u32NTx -= toWr;
+        buf_idx += toWr;
+
+        while (u32NTx)
+        {
+            toWr = 256UL;
+            if (toWr > u32NTx)
+            {
+                toWr = u32NTx;
+            }
+
+            SPIM_WriteInPageDataByPageWrite(u32Addr, is4ByteAddr, toWr, &pu8TxBuf[buf_idx], wrCmd, 1);
+
+            u32Addr += toWr;                 /* Advance indicator. */
+            u32NTx -= toWr;
+            buf_idx += toWr;
+        }
+    }
+}
+
+/**
+  * @brief      Read data from SPI Flash by Page Read mode.
+  * @param      u32Addr     Start address to read.
+  * @param      is4ByteAddr 4-byte u32Address or not.
+  * @param      u32NRx      Number of bytes to read.
+  * @param      pu8RxBuf    Receive buffer.
+  * @param      u32RdCmd    Read command.
+  * @param      isSync      Block or not.
+  * @return     None.
+  * @note       This function sets g_SPIM_i32ErrCode to SPIM_TIMEOUT_ERR if waiting SPIM time-out.
+  */
+void SPIM_DMA_Read(uint32_t u32Addr, int is4ByteAddr, uint32_t u32NRx, uint8_t pu8RxBuf[],
+                   uint32_t u32RdCmd, int isSync)
+{
+    uint32_t u32TimeOutCount = SystemCoreClock; /* 1 second time-out */
+
+    g_SPIM_i32ErrCode = 0;
+
+    SPIM_SET_OPMODE(SPIM_CTL0_OPMODE_PAGEREAD); /* Switch to Page Read mode. */
+    SPIM_SET_SPIM_MODE(u32RdCmd);               /* SPIM mode.       */
+    SPIM_SET_4BYTE_ADDR_EN(is4ByteAddr);        /* Enable/disable 4-Byte Address. */
+
+    SPIM->SRAMADDR = (uint32_t) pu8RxBuf;        /* SRAM u32Address. */
+    SPIM->DMACNT = u32NRx;                       /* Transfer length. */
+    SPIM->FADDR = u32Addr;                       /* Flash u32Address.*/
+    SPIM_SET_GO();                              /* Go.              */
+
+    if (isSync)
+    {
+        SPIM_WAIT_FREE()                       /* Wait for DMA done.  */
+        {
+            if(--u32TimeOutCount == 0)
+            {
+                g_SPIM_i32ErrCode = SPIM_TIMEOUT_ERR;
+                break;
+            }
+        }
+    }
+}
+
+/**
+  * @brief      Enter Direct Map mode.
+  * @param      is4ByteAddr     4-byte u32Address or not.
+  * @param      u32RdCmd        Read command.
+  * @param      u32IdleIntvl    Idle interval.
+  * @return     None.
+  */
+void SPIM_EnterDirectMapMode(int is4ByteAddr, uint32_t u32RdCmd, uint32_t u32IdleIntvl)
+{
+    SPIM_SET_4BYTE_ADDR_EN(is4ByteAddr);        /* Enable/disable 4-byte u32Address. */
+    SPIM_SET_SPIM_MODE(u32RdCmd);               /* SPIM mode.       */
+    SPIM_SET_IDL_INTVL(u32IdleIntvl);            /* Idle interval.   */
+    SPIM_SET_OPMODE(SPIM_CTL0_OPMODE_DIRECTMAP);   /* Switch to Direct Map mode.     */
+}
+
+/**
+  * @brief      Exit Direct Map mode.
+  * @return     None.
+  */
+void SPIM_ExitDirectMapMode(void)
+{
+    SPIM_SET_OPMODE(SPIM_CTL0_OPMODE_IO);       /* Switch back to Normal mode.  */
+}
+
+
+/*@}*/ /* end of group SPIM_EXPORTED_FUNCTIONS */
+
+/*@}*/ /* end of group SPIM_Driver */
+
+/*@}*/ /* end of group Standard_Driver */
diff --git a/SampleCode/StdDriver/ACMP_CompareDAC/Keil/ACMP_CompareDAC.uvoptx b/SampleCode/StdDriver/ACMP_CompareDAC/Keil/ACMP_CompareDAC.uvoptx
index 736d7be..8e241ee 100644
--- a/SampleCode/StdDriver/ACMP_CompareDAC/Keil/ACMP_CompareDAC.uvoptx
+++ b/SampleCode/StdDriver/ACMP_CompareDAC/Keil/ACMP_CompareDAC.uvoptx
@@ -103,7 +103,7 @@
         <bEvRecOn>1</bEvRecOn>
         <bSchkAxf>0</bSchkAxf>
         <bTchkAxf>0</bTchkAxf>
-        <nTsel>7</nTsel>
+        <nTsel>8</nTsel>
         <sDll></sDll>
         <sDllPa></sDllPa>
         <sDlgDll></sDlgDll>
diff --git a/SampleCode/StdDriver/ACMP_CompareDAC/Keil/ACMP_CompareDAC.uvprojx b/SampleCode/StdDriver/ACMP_CompareDAC/Keil/ACMP_CompareDAC.uvprojx
index 8ef2c0e..680f037 100644
--- a/SampleCode/StdDriver/ACMP_CompareDAC/Keil/ACMP_CompareDAC.uvprojx
+++ b/SampleCode/StdDriver/ACMP_CompareDAC/Keil/ACMP_CompareDAC.uvprojx
@@ -10,14 +10,14 @@
       <TargetName>ACMP_CompareDAC</TargetName>
       <ToolsetNumber>0x4</ToolsetNumber>
       <ToolsetName>ARM-ADS</ToolsetName>
-      <pCCUsed>6150000::V6.15::ARMCLANG</pCCUsed>
+      <pCCUsed>6100001::V6.10.1::.\ARMCLANG</pCCUsed>
       <uAC6>1</uAC6>
       <TargetOption>
         <TargetCommonOption>
           <Device>M467HJHAE</Device>
           <Vendor>Nuvoton</Vendor>
-          <PackID>Nuvoton.NuMicro_DFP.1.3.10</PackID>
-          <PackURL>http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack</PackURL>
+          <PackID>Nuvoton.NuMicro_DFP.1.3.13</PackID>
+          <PackURL>https://github.com/OpenNuvoton/cmsis-packs/raw/master/</PackURL>
           <Cpu>IRAM(0x20000000,0x80000) IROM(0x00000000,0x100000) CPUTYPE("Cortex-M4") FPU2 CLOCK(12000000)</Cpu>
           <FlashUtilSpec></FlashUtilSpec>
           <StartupFile></StartupFile>
@@ -185,7 +185,6 @@
             <uocXRam>0</uocXRam>
             <RvdsVP>2</RvdsVP>
             <RvdsMve>0</RvdsMve>
-            <RvdsCdeCp>0</RvdsCdeCp>
             <hadIRAM2>0</hadIRAM2>
             <hadIROM2>0</hadIROM2>
             <StupSel>8</StupSel>
@@ -352,7 +351,7 @@
             <NoWarn>1</NoWarn>
             <uSurpInc>0</uSurpInc>
             <useXO>0</useXO>
-            <ClangAsOpt>4</ClangAsOpt>
+            <uClangAs>0</uClangAs>
             <VariousControls>
               <MiscControls></MiscControls>
               <Define></Define>
diff --git a/SampleCode/StdDriver/ACMP_CompareDAC/Keil/Nu_Link_Driver.ini b/SampleCode/StdDriver/ACMP_CompareDAC/Keil/Nu_Link_Driver.ini
index 0d725ce..2258395 100644
--- a/SampleCode/StdDriver/ACMP_CompareDAC/Keil/Nu_Link_Driver.ini
+++ b/SampleCode/StdDriver/ACMP_CompareDAC/Keil/Nu_Link_Driver.ini
@@ -1,12 +1,13 @@
 [Version]
-Nu_LinkVersion=V5.10
+Nu_LinkVersion=V5.20
 [Process]
-ProcessID=0x00000edc
-ProcessCreationTime_L=0x9cff26ff
-ProcessCreationTime_H=0x01d5dcd2
-NuLinkID=0x778872b5
+ProcessID=0x00000d4c
+ProcessCreationTime_L=0x312c8f68
+ProcessCreationTime_H=0x01d838e5
+NuLinkID=0x7788b9b9
 NuLinkIDs_Count=0x00000001
-NuLinkID0=0x778872b5
+NuLinkID0=0x7788b9b9
+DisableFirmwareUpdate=0
 [ChipSelect]
 ;ChipName=<NUC1xx|NUC2xx|M05x|N571|N572|Nano100|N512|Mini51|NUC505|General>
 ChipName=M460
@@ -686,6 +687,7 @@ MemAccessWhileRun=0
 RAMForAlgorithmStart=0x20000000
 RAMForAlgorithmSize=0x800
 ProgramAlgorithm=M031_AP_128.FLM
+Bank=0
 [M251]
 Connect=0
 Reset=Autodetect
@@ -811,7 +813,24 @@ MemAccessWhileRun=0
 RAMForAlgorithmStart=0x20000000
 RAMForAlgorithmSize=0x4000
 ProgramAlgorithm=NPCX_AP_512.FLM
-[TC8250]
+[TF5100]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=TF5100_AP_64.FLM
+[M2354]
 Connect=0
 Reset=Autodetect
 MaxClock=1MHz
@@ -822,21 +841,21 @@ Bank=0
 Erase=1
 Program=1
 Verify=1
-ResetAndRun=0
+ResetAndRun=1
 EnableFlashBreakpoint=0
 EnableLog=0
 MemAccessWhileRun=0
 CheckDPM=0
 RAMForAlgorithmStart=0x20000000
 RAMForAlgorithmSize=0x00004000
-ProgramAlgorithm=TC8250_AP_1M.FLM
+ProgramAlgorithm=M2354_AP_1M.FLM
 TraceConf0=0x00000002
 TraceConf1=0x00b71b00
 TraceConf2=0x00000800
 TraceConf3=0x00000000
 TraceConf4=0x00000001
 TraceConf5=0x00000000
-[TF5100]
+[M479]
 Connect=0
 Reset=Autodetect
 MaxClock=1MHz
@@ -851,9 +870,9 @@ EnableFlashBreakpoint=1
 EnableLog=0
 MemAccessWhileRun=0
 RAMForAlgorithmStart=0x20000000
-RAMForAlgorithmSize=0x1000
-ProgramAlgorithm=TF5100_AP_64.FLM
-[M021]
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=M479_AP_256.FLM
+[MR63]
 Connect=0
 Reset=Autodetect
 MaxClock=1MHz
@@ -864,38 +883,128 @@ Erase=1
 Program=1
 Verify=1
 ResetAndRun=1
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=MR63_AP_512.FLM
+TraceConf0=0x00000002
+TraceConf1=0x00b71b00
+TraceConf2=0x00000800
+TraceConf3=0x00000000
+TraceConf4=0x00000001
+TraceConf5=0x00000000
+[NUC1311]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
 EnableFlashBreakpoint=1
 EnableLog=0
 MemAccessWhileRun=0
 RAMForAlgorithmStart=0x20000000
-RAMForAlgorithmSize=0x800
-ProgramAlgorithm=M021_AP_32.FLM
-[M2354]
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=NUC1311_AP_64.FLM
+[Autodetect]
 Connect=0
 Reset=Autodetect
 MaxClock=1MHz
 MemoryVerify=0
 IOVoltage=3300
-FlashSelect=APROM with IAP
-Bank=0
 Erase=1
 Program=1
 Verify=1
-ResetAndRun=1
+ResetAndRun=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=
+[I91500]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
 EnableFlashBreakpoint=0
 EnableLog=0
 MemAccessWhileRun=0
-CheckDPM=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=I91500_AP_64.FLM
+[I96000]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+Erase=2
+Program=0
+Verify=0
+ResetAndRun=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x8000
+ProgramAlgorithm=
+[KM1M7]
+Connect=0
+Reset=Autodetect
+MaxClock=4MHz
+MemoryVerify=0
+IOVoltage=5000
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableLog=0
+MemAccessWhileRun=0
 RAMForAlgorithmStart=0x20000000
 RAMForAlgorithmSize=0x00004000
-ProgramAlgorithm=M2354_AP_1M.FLM
+ProgramAlgorithm=KM1M7AFxxx_I.FLM
+ProgramAlgorithm1=KM1M7AFxxx_D.FLM
 TraceConf0=0x00000002
 TraceConf1=0x00b71b00
 TraceConf2=0x00000800
 TraceConf3=0x00000000
 TraceConf4=0x00000001
 TraceConf5=0x00000000
-[M479]
+EnableKeyfile=0
+Keycode0=0xFFFFFFFF
+Keycode1=0xFFFFFFFF
+Keycode2=0xFFFFFFFF
+Keycode3=0xFFFFFFFF
+[M030G]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+DisableTimeoutDetect=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=M030G_AP_64.FLM
+[M071]
 Connect=0
 Reset=Autodetect
 MaxClock=1MHz
@@ -910,15 +1019,60 @@ EnableFlashBreakpoint=1
 EnableLog=0
 MemAccessWhileRun=0
 RAMForAlgorithmStart=0x20000000
-RAMForAlgorithmSize=0x4000
-ProgramAlgorithm=M479_AP_256.FLM
-[MR63]
+RAMForAlgorithmSize=0x2000
+ProgramAlgorithm=M071_AP_128.FLM
+[M0A21]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=M0A21_AP_32.FLM
+[M460]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Bank=0
+SPIM=0
+SPIMOption=0xAD000000
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x8000
+ProgramAlgorithm=M460_AP_1M.FLM
+ProgramAlgorithm1=M460_SPIM_AP_1M.FLM
+TraceConf0=0x00000002
+TraceConf1=0x00b71b00
+TraceConf2=0x00000800
+TraceConf3=0x00000000
+TraceConf4=0x00000001
+TraceConf5=0x00000000
+[M471]
 Connect=0
 Reset=Autodetect
 MaxClock=1MHz
 MemoryVerify=0
 IOVoltage=3300
 FlashSelect=APROM
+Bank=0
 Erase=1
 Program=1
 Verify=1
@@ -928,14 +1082,14 @@ EnableLog=0
 MemAccessWhileRun=0
 RAMForAlgorithmStart=0x20000000
 RAMForAlgorithmSize=0x4000
-ProgramAlgorithm=MR63_AP_512.FLM
+ProgramAlgorithm=M471_AP_512.FLM
 TraceConf0=0x00000002
 TraceConf1=0x00b71b00
 TraceConf2=0x00000800
 TraceConf3=0x00000000
 TraceConf4=0x00000001
 TraceConf5=0x00000000
-[NUC1311]
+[N32F030]
 Connect=0
 Reset=Autodetect
 MaxClock=1MHz
@@ -951,4 +1105,38 @@ EnableLog=0
 MemAccessWhileRun=0
 RAMForAlgorithmStart=0x20000000
 RAMForAlgorithmSize=0x1000
-ProgramAlgorithm=NUC1311_AP_64.FLM
+ProgramAlgorithm=N32F030_AP_64.FLM
+[N574]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=N574_AP_512.FLM
+[NM1240]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=NM1240_AP_64.FLM
diff --git a/SampleCode/StdDriver/ACMP_CompareVBG/Keil/ACMP_CompareVBG.uvprojx b/SampleCode/StdDriver/ACMP_CompareVBG/Keil/ACMP_CompareVBG.uvprojx
index 47762b6..7775394 100644
--- a/SampleCode/StdDriver/ACMP_CompareVBG/Keil/ACMP_CompareVBG.uvprojx
+++ b/SampleCode/StdDriver/ACMP_CompareVBG/Keil/ACMP_CompareVBG.uvprojx
@@ -10,14 +10,14 @@
       <TargetName>ACMP_CompareVBG</TargetName>
       <ToolsetNumber>0x4</ToolsetNumber>
       <ToolsetName>ARM-ADS</ToolsetName>
-      <pCCUsed>6150000::V6.15::ARMCLANG</pCCUsed>
+      <pCCUsed>6100001::V6.10.1::.\ARMCLANG</pCCUsed>
       <uAC6>1</uAC6>
       <TargetOption>
         <TargetCommonOption>
           <Device>M467HJHAE</Device>
           <Vendor>Nuvoton</Vendor>
-          <PackID>Nuvoton.NuMicro_DFP.1.3.10</PackID>
-          <PackURL>http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack</PackURL>
+          <PackID>Nuvoton.NuMicro_DFP.1.3.13</PackID>
+          <PackURL>https://github.com/OpenNuvoton/cmsis-packs/raw/master/</PackURL>
           <Cpu>IRAM(0x20000000,0x80000) IROM(0x00000000,0x100000) CPUTYPE("Cortex-M4") FPU2 CLOCK(12000000)</Cpu>
           <FlashUtilSpec></FlashUtilSpec>
           <StartupFile></StartupFile>
@@ -185,7 +185,6 @@
             <uocXRam>0</uocXRam>
             <RvdsVP>2</RvdsVP>
             <RvdsMve>0</RvdsMve>
-            <RvdsCdeCp>0</RvdsCdeCp>
             <hadIRAM2>0</hadIRAM2>
             <hadIROM2>0</hadIROM2>
             <StupSel>8</StupSel>
@@ -352,7 +351,7 @@
             <NoWarn>0</NoWarn>
             <uSurpInc>0</uSurpInc>
             <useXO>0</useXO>
-            <ClangAsOpt>4</ClangAsOpt>
+            <uClangAs>0</uClangAs>
             <VariousControls>
               <MiscControls></MiscControls>
               <Define></Define>
diff --git a/SampleCode/StdDriver/ACMP_CompareVBG/main.c b/SampleCode/StdDriver/ACMP_CompareVBG/main.c
index 3a2ae6d..da3f010 100644
--- a/SampleCode/StdDriver/ACMP_CompareVBG/main.c
+++ b/SampleCode/StdDriver/ACMP_CompareVBG/main.c
@@ -46,9 +46,6 @@ void SYS_Init(void)
     /* Enable ACMP01 peripheral clock */
     CLK_EnableModuleClock(ACMP01_MODULE);
 
-    /* Enable ACMP01 peripheral clock */
-    CLK_EnableModuleClock(DAC_MODULE);
-
     /* Update System Core Clock */
     /* User can use SystemCoreClockUpdate() to calculate SystemCoreClock and CyclesPerUs automatically. */
     SystemCoreClockUpdate();
@@ -94,7 +91,7 @@ int32_t main(void)
     printf("\n");
 
     /* Configure ACMP1. Enable ACMP1 and select DAC0 output as the source of ACMP negative input. */
-    ACMP_Open(ACMP01, 1, ACMP_CTL_NEGSEL_DAC, ACMP_CTL_HYSTERESIS_DISABLE);
+    ACMP_Open(ACMP01, 1, ACMP_CTL_NEGSEL_VBG, ACMP_CTL_HYSTERESIS_DISABLE);
     /* Select P1 as ACMP positive input channel */
     ACMP_SELECT_P(ACMP01, 1, ACMP_CTL_POSSEL_P1);
     /* Enable interrupt */
diff --git a/SampleCode/StdDriver/HBI_ExeInHRAM/Keil/HBI_ExeInHRAM.sct b/SampleCode/StdDriver/HBI_ExeInHRAM/Keil/HBI_ExeInHRAM.sct
new file mode 100644
index 0000000..f336bf4
--- /dev/null
+++ b/SampleCode/StdDriver/HBI_ExeInHRAM/Keil/HBI_ExeInHRAM.sct
@@ -0,0 +1,21 @@
+LOAD_ROM  0x0
+{
+	FLASH  +0
+	{
+		startup_M460.o (RESET, +FIRST)
+		*.o (+RO)
+	}
+	
+	SRAM  0x20000000 0x10000
+	{
+		* (+RW, +ZI)
+	}
+
+    ; HyperRAM code
+    HRAM  0x0A000000 
+    {
+        exeinhram.o (+RO)
+    }
+
+}
+
diff --git a/SampleCode/StdDriver/HBI_ExeInHRAM/Keil/HBI_ExeInHRAM.uvoptx b/SampleCode/StdDriver/HBI_ExeInHRAM/Keil/HBI_ExeInHRAM.uvoptx
new file mode 100644
index 0000000..d35c21e
--- /dev/null
+++ b/SampleCode/StdDriver/HBI_ExeInHRAM/Keil/HBI_ExeInHRAM.uvoptx
@@ -0,0 +1,320 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_optx.xsd">
+
+  <SchemaVersion>1.0</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Extensions>
+    <cExt>*.c</cExt>
+    <aExt>*.s*; *.src; *.a*</aExt>
+    <oExt>*.obj; *.o</oExt>
+    <lExt>*.lib</lExt>
+    <tExt>*.txt; *.h; *.inc</tExt>
+    <pExt>*.plm</pExt>
+    <CppX>*.cpp</CppX>
+    <nMigrate>0</nMigrate>
+  </Extensions>
+
+  <DaveTm>
+    <dwLowDateTime>0</dwLowDateTime>
+    <dwHighDateTime>0</dwHighDateTime>
+  </DaveTm>
+
+  <Target>
+    <TargetName>HBI_ExeInHRAM</TargetName>
+    <ToolsetNumber>0x4</ToolsetNumber>
+    <ToolsetName>ARM-ADS</ToolsetName>
+    <TargetOption>
+      <CLKADS>72000000</CLKADS>
+      <OPTTT>
+        <gFlags>1</gFlags>
+        <BeepAtEnd>1</BeepAtEnd>
+        <RunSim>0</RunSim>
+        <RunTarget>1</RunTarget>
+        <RunAbUc>0</RunAbUc>
+      </OPTTT>
+      <OPTHX>
+        <HexSelection>1</HexSelection>
+        <FlashByte>65535</FlashByte>
+        <HexRangeLowAddress>0</HexRangeLowAddress>
+        <HexRangeHighAddress>0</HexRangeHighAddress>
+        <HexOffset>0</HexOffset>
+      </OPTHX>
+      <OPTLEX>
+        <PageWidth>79</PageWidth>
+        <PageLength>66</PageLength>
+        <TabStop>8</TabStop>
+        <ListingPath>.\lst\</ListingPath>
+      </OPTLEX>
+      <ListingPage>
+        <CreateCListing>1</CreateCListing>
+        <CreateAListing>1</CreateAListing>
+        <CreateLListing>1</CreateLListing>
+        <CreateIListing>0</CreateIListing>
+        <AsmCond>1</AsmCond>
+        <AsmSymb>1</AsmSymb>
+        <AsmXref>0</AsmXref>
+        <CCond>1</CCond>
+        <CCode>0</CCode>
+        <CListInc>0</CListInc>
+        <CSymb>0</CSymb>
+        <LinkerCodeListing>0</LinkerCodeListing>
+      </ListingPage>
+      <OPTXL>
+        <LMap>1</LMap>
+        <LComments>1</LComments>
+        <LGenerateSymbols>1</LGenerateSymbols>
+        <LLibSym>1</LLibSym>
+        <LLines>1</LLines>
+        <LLocSym>1</LLocSym>
+        <LPubSym>1</LPubSym>
+        <LXref>0</LXref>
+        <LExpSel>0</LExpSel>
+      </OPTXL>
+      <OPTFL>
+        <tvExp>1</tvExp>
+        <tvExpOptDlg>0</tvExpOptDlg>
+        <IsCurrentTarget>1</IsCurrentTarget>
+      </OPTFL>
+      <CpuCode>6</CpuCode>
+      <DebugOpt>
+        <uSim>0</uSim>
+        <uTrg>1</uTrg>
+        <sLdApp>1</sLdApp>
+        <sGomain>1</sGomain>
+        <sRbreak>1</sRbreak>
+        <sRwatch>1</sRwatch>
+        <sRmem>1</sRmem>
+        <sRfunc>1</sRfunc>
+        <sRbox>1</sRbox>
+        <tLdApp>1</tLdApp>
+        <tGomain>1</tGomain>
+        <tRbreak>1</tRbreak>
+        <tRwatch>1</tRwatch>
+        <tRmem>1</tRmem>
+        <tRfunc>0</tRfunc>
+        <tRbox>1</tRbox>
+        <tRtrace>0</tRtrace>
+        <sRSysVw>1</sRSysVw>
+        <tRSysVw>1</tRSysVw>
+        <sRunDeb>0</sRunDeb>
+        <sLrtime>0</sLrtime>
+        <bEvRecOn>1</bEvRecOn>
+        <bSchkAxf>0</bSchkAxf>
+        <bTchkAxf>0</bTchkAxf>
+        <nTsel>20</nTsel>
+        <sDll></sDll>
+        <sDllPa></sDllPa>
+        <sDlgDll></sDlgDll>
+        <sDlgPa></sDlgPa>
+        <sIfile></sIfile>
+        <tDll></tDll>
+        <tDllPa></tDllPa>
+        <tDlgDll></tDlgDll>
+        <tDlgPa></tDlgPa>
+        <tIfile></tIfile>
+        <pMon>Bin\Nu_Link.dll</pMon>
+      </DebugOpt>
+      <TargetDriverDllRegistry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>ARMRTXEVENTFLAGS</Key>
+          <Name>-L70 -Z18 -C0 -M0 -T1</Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>DLGTARM</Key>
+          <Name>(1010=-1,-1,-1,-1,0)(1007=-1,-1,-1,-1,0)(1008=-1,-1,-1,-1,0)</Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>ARMDBGFLAGS</Key>
+          <Name></Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>Nu_Link</Key>
+          <Name></Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>UL2CM3</Key>
+          <Name>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0M460_AP_1M -FS00 -FL0100000 -FP0($$Device:M467HJHAE$Flash\M460_AP_1M.FLM))</Name>
+        </SetRegEntry>
+      </TargetDriverDllRegistry>
+      <Breakpoint/>
+      <MemoryWindow1>
+        <Mm>
+          <WinNumber>1</WinNumber>
+          <SubType>2</SubType>
+          <ItemText>0xa000000</ItemText>
+          <AccSizeX>0</AccSizeX>
+        </Mm>
+      </MemoryWindow1>
+      <Tracepoint>
+        <THDelay>0</THDelay>
+      </Tracepoint>
+      <DebugFlag>
+        <trace>0</trace>
+        <periodic>0</periodic>
+        <aLwin>1</aLwin>
+        <aCover>0</aCover>
+        <aSer1>0</aSer1>
+        <aSer2>0</aSer2>
+        <aPa>0</aPa>
+        <viewmode>1</viewmode>
+        <vrSel>0</vrSel>
+        <aSym>0</aSym>
+        <aTbox>0</aTbox>
+        <AscS1>0</AscS1>
+        <AscS2>0</AscS2>
+        <AscS3>0</AscS3>
+        <aSer3>0</aSer3>
+        <eProf>0</eProf>
+        <aLa>0</aLa>
+        <aPa1>0</aPa1>
+        <AscS4>0</AscS4>
+        <aSer4>0</aSer4>
+        <StkLoc>0</StkLoc>
+        <TrcWin>0</TrcWin>
+        <newCpu>0</newCpu>
+        <uProt>0</uProt>
+      </DebugFlag>
+      <LintExecutable></LintExecutable>
+      <LintConfigFile></LintConfigFile>
+      <bLintAuto>0</bLintAuto>
+      <bAutoGenD>0</bAutoGenD>
+      <LntExFlags>0</LntExFlags>
+      <pMisraName></pMisraName>
+      <pszMrule></pszMrule>
+      <pSingCmds></pSingCmds>
+      <pMultCmds></pMultCmds>
+      <pMisraNamep></pMisraNamep>
+      <pszMrulep></pszMrulep>
+      <pSingCmdsp></pSingCmdsp>
+      <pMultCmdsp></pMultCmdsp>
+    </TargetOption>
+  </Target>
+
+  <Group>
+    <GroupName>CMSIS</GroupName>
+    <tvExp>1</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>1</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\..\Library\Device\Nuvoton\m460\Source\system_m460.c</PathWithFileName>
+      <FilenameWithoutPath>system_m460.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>2</FileNumber>
+      <FileType>2</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\..\Library\Device\Nuvoton\m460\Source\ARM\startup_m460.s</PathWithFileName>
+      <FilenameWithoutPath>startup_m460.s</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>User</GroupName>
+    <tvExp>1</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>2</GroupNumber>
+      <FileNumber>3</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\main.c</PathWithFileName>
+      <FilenameWithoutPath>main.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>2</GroupNumber>
+      <FileNumber>4</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\exeinhram.c</PathWithFileName>
+      <FilenameWithoutPath>exeinhram.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>Library</GroupName>
+    <tvExp>1</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>5</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\..\Library\StdDriver\src\retarget.c</PathWithFileName>
+      <FilenameWithoutPath>retarget.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>6</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\..\Library\StdDriver\src\clk.c</PathWithFileName>
+      <FilenameWithoutPath>clk.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>7</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\..\Library\StdDriver\src\sys.c</PathWithFileName>
+      <FilenameWithoutPath>sys.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>8</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\..\Library\StdDriver\src\uart.c</PathWithFileName>
+      <FilenameWithoutPath>uart.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+</ProjectOpt>
diff --git a/SampleCode/StdDriver/HBI_ExeInHRAM/Keil/HBI_ExeInHRAM.uvprojx b/SampleCode/StdDriver/HBI_ExeInHRAM/Keil/HBI_ExeInHRAM.uvprojx
new file mode 100644
index 0000000..ddf8460
--- /dev/null
+++ b/SampleCode/StdDriver/HBI_ExeInHRAM/Keil/HBI_ExeInHRAM.uvprojx
@@ -0,0 +1,447 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_projx.xsd">
+
+  <SchemaVersion>2.1</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Targets>
+    <Target>
+      <TargetName>HBI_ExeInHRAM</TargetName>
+      <ToolsetNumber>0x4</ToolsetNumber>
+      <ToolsetName>ARM-ADS</ToolsetName>
+      <pCCUsed>5060750::V5.06 update 6 (build 750)::ARMCC</pCCUsed>
+      <uAC6>0</uAC6>
+      <TargetOption>
+        <TargetCommonOption>
+          <Device>M467HJHAE</Device>
+          <Vendor>Nuvoton</Vendor>
+          <PackID>Nuvoton.NuMicro_DFP.1.3.13</PackID>
+          <PackURL>https://github.com/OpenNuvoton/cmsis-packs/raw/master/</PackURL>
+          <Cpu>IRAM(0x20000000-0x2001FFFF) IROM(0-0x7FFFF) CLOCK(84000000) CPUTYPE("Cortex-M4") FPU2</Cpu>
+          <FlashUtilSpec></FlashUtilSpec>
+          <StartupFile>undefined</StartupFile>
+          <FlashDriverDll></FlashDriverDll>
+          <DeviceId>0</DeviceId>
+          <RegisterFile></RegisterFile>
+          <MemoryEnv></MemoryEnv>
+          <Cmp></Cmp>
+          <Asm></Asm>
+          <Linker></Linker>
+          <OHString></OHString>
+          <InfinionOptionDll></InfinionOptionDll>
+          <SLE66CMisc></SLE66CMisc>
+          <SLE66AMisc></SLE66AMisc>
+          <SLE66LinkerMisc></SLE66LinkerMisc>
+          <SFDFile>SFD\Nuvoton\M481_v1.SFR</SFDFile>
+          <bCustSvd>0</bCustSvd>
+          <UseEnv>0</UseEnv>
+          <BinPath></BinPath>
+          <IncludePath></IncludePath>
+          <LibPath></LibPath>
+          <RegisterFilePath></RegisterFilePath>
+          <DBRegisterFilePath></DBRegisterFilePath>
+          <TargetStatus>
+            <Error>0</Error>
+            <ExitCodeStop>0</ExitCodeStop>
+            <ButtonStop>0</ButtonStop>
+            <NotGenerated>0</NotGenerated>
+            <InvalidFlash>1</InvalidFlash>
+          </TargetStatus>
+          <OutputDirectory>.\obj\</OutputDirectory>
+          <OutputName>HBI_ExeInHRAM</OutputName>
+          <CreateExecutable>1</CreateExecutable>
+          <CreateLib>0</CreateLib>
+          <CreateHexFile>0</CreateHexFile>
+          <DebugInformation>1</DebugInformation>
+          <BrowseInformation>1</BrowseInformation>
+          <ListingPath>.\lst\</ListingPath>
+          <HexFormatSelection>1</HexFormatSelection>
+          <Merge32K>0</Merge32K>
+          <CreateBatchFile>0</CreateBatchFile>
+          <BeforeCompile>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopU1X>0</nStopU1X>
+            <nStopU2X>0</nStopU2X>
+          </BeforeCompile>
+          <BeforeMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopB1X>0</nStopB1X>
+            <nStopB2X>0</nStopB2X>
+          </BeforeMake>
+          <AfterMake>
+            <RunUserProg1>1</RunUserProg1>
+            <RunUserProg2>1</RunUserProg2>
+            <UserProg1Name>fromelf --bin ".\obj\@L.axf" --output ".\obj\@L.bin"</UserProg1Name>
+            <UserProg2Name>fromelf --text -c ".\obj\@L.axf" --output ".\obj\@L.txt"</UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopA1X>0</nStopA1X>
+            <nStopA2X>0</nStopA2X>
+          </AfterMake>
+          <SelectedForBatchBuild>1</SelectedForBatchBuild>
+          <SVCSIdString></SVCSIdString>
+        </TargetCommonOption>
+        <CommonProperty>
+          <UseCPPCompiler>0</UseCPPCompiler>
+          <RVCTCodeConst>0</RVCTCodeConst>
+          <RVCTZI>0</RVCTZI>
+          <RVCTOtherData>0</RVCTOtherData>
+          <ModuleSelection>0</ModuleSelection>
+          <IncludeInBuild>1</IncludeInBuild>
+          <AlwaysBuild>0</AlwaysBuild>
+          <GenerateAssemblyFile>0</GenerateAssemblyFile>
+          <AssembleAssemblyFile>0</AssembleAssemblyFile>
+          <PublicsOnly>0</PublicsOnly>
+          <StopOnExitCode>3</StopOnExitCode>
+          <CustomArgument></CustomArgument>
+          <IncludeLibraryModules></IncludeLibraryModules>
+          <ComprImg>1</ComprImg>
+        </CommonProperty>
+        <DllOption>
+          <SimDllName>SARMCM3.DLL</SimDllName>
+          <SimDllArguments></SimDllArguments>
+          <SimDlgDll>DARMCM1.DLL</SimDlgDll>
+          <SimDlgDllArguments></SimDlgDllArguments>
+          <TargetDllName>SARMCM3.DLL</TargetDllName>
+          <TargetDllArguments></TargetDllArguments>
+          <TargetDlgDll>TARMCM1.DLL</TargetDlgDll>
+          <TargetDlgDllArguments></TargetDlgDllArguments>
+        </DllOption>
+        <DebugOption>
+          <OPTHX>
+            <HexSelection>1</HexSelection>
+            <HexRangeLowAddress>0</HexRangeLowAddress>
+            <HexRangeHighAddress>0</HexRangeHighAddress>
+            <HexOffset>0</HexOffset>
+            <Oh166RecLen>16</Oh166RecLen>
+          </OPTHX>
+        </DebugOption>
+        <Utilities>
+          <Flash1>
+            <UseTargetDll>1</UseTargetDll>
+            <UseExternalTool>0</UseExternalTool>
+            <RunIndependent>0</RunIndependent>
+            <UpdateFlashBeforeDebugging>1</UpdateFlashBeforeDebugging>
+            <Capability>1</Capability>
+            <DriverSelection>4107</DriverSelection>
+          </Flash1>
+          <bUseTDR>1</bUseTDR>
+          <Flash2>Bin\Nu_Link.dll</Flash2>
+          <Flash3>"" ()</Flash3>
+          <Flash4></Flash4>
+          <pFcarmOut></pFcarmOut>
+          <pFcarmGrp></pFcarmGrp>
+          <pFcArmRoot></pFcArmRoot>
+          <FcArmLst>0</FcArmLst>
+        </Utilities>
+        <TargetArmAds>
+          <ArmAdsMisc>
+            <GenerateListings>0</GenerateListings>
+            <asHll>1</asHll>
+            <asAsm>1</asAsm>
+            <asMacX>1</asMacX>
+            <asSyms>1</asSyms>
+            <asFals>1</asFals>
+            <asDbgD>1</asDbgD>
+            <asForm>1</asForm>
+            <ldLst>0</ldLst>
+            <ldmm>1</ldmm>
+            <ldXref>1</ldXref>
+            <BigEnd>0</BigEnd>
+            <AdsALst>1</AdsALst>
+            <AdsACrf>1</AdsACrf>
+            <AdsANop>0</AdsANop>
+            <AdsANot>0</AdsANot>
+            <AdsLLst>1</AdsLLst>
+            <AdsLmap>1</AdsLmap>
+            <AdsLcgr>0</AdsLcgr>
+            <AdsLsym>1</AdsLsym>
+            <AdsLszi>1</AdsLszi>
+            <AdsLtoi>1</AdsLtoi>
+            <AdsLsun>0</AdsLsun>
+            <AdsLven>0</AdsLven>
+            <AdsLsxf>0</AdsLsxf>
+            <RvctClst>1</RvctClst>
+            <GenPPlst>1</GenPPlst>
+            <AdsCpuType>"Cortex-M4"</AdsCpuType>
+            <RvctDeviceName></RvctDeviceName>
+            <mOS>0</mOS>
+            <uocRom>0</uocRom>
+            <uocRam>0</uocRam>
+            <hadIROM>1</hadIROM>
+            <hadIRAM>1</hadIRAM>
+            <hadXRAM>0</hadXRAM>
+            <uocXRam>0</uocXRam>
+            <RvdsVP>2</RvdsVP>
+            <RvdsMve>0</RvdsMve>
+            <hadIRAM2>0</hadIRAM2>
+            <hadIROM2>0</hadIROM2>
+            <StupSel>8</StupSel>
+            <useUlib>1</useUlib>
+            <EndSel>0</EndSel>
+            <uLtcg>0</uLtcg>
+            <nSecure>0</nSecure>
+            <RoSelD>3</RoSelD>
+            <RwSelD>3</RwSelD>
+            <CodeSel>0</CodeSel>
+            <OptFeed>0</OptFeed>
+            <NoZi1>0</NoZi1>
+            <NoZi2>0</NoZi2>
+            <NoZi3>0</NoZi3>
+            <NoZi4>0</NoZi4>
+            <NoZi5>0</NoZi5>
+            <Ro1Chk>0</Ro1Chk>
+            <Ro2Chk>0</Ro2Chk>
+            <Ro3Chk>0</Ro3Chk>
+            <Ir1Chk>1</Ir1Chk>
+            <Ir2Chk>0</Ir2Chk>
+            <Ra1Chk>0</Ra1Chk>
+            <Ra2Chk>0</Ra2Chk>
+            <Ra3Chk>0</Ra3Chk>
+            <Im1Chk>1</Im1Chk>
+            <Im2Chk>0</Im2Chk>
+            <OnChipMemories>
+              <Ocm1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm1>
+              <Ocm2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm2>
+              <Ocm3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm3>
+              <Ocm4>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm4>
+              <Ocm5>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm5>
+              <Ocm6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm6>
+              <IRAM>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x20000</Size>
+              </IRAM>
+              <IROM>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x80000</Size>
+              </IROM>
+              <XRAM>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </XRAM>
+              <OCR_RVCT1>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT1>
+              <OCR_RVCT2>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT2>
+              <OCR_RVCT3>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT3>
+              <OCR_RVCT4>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x100000</Size>
+              </OCR_RVCT4>
+              <OCR_RVCT5>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT5>
+              <OCR_RVCT6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT6>
+              <OCR_RVCT7>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT7>
+              <OCR_RVCT8>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT8>
+              <OCR_RVCT9>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x4000</Size>
+              </OCR_RVCT9>
+              <OCR_RVCT10>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT10>
+            </OnChipMemories>
+            <RvctStartVector></RvctStartVector>
+          </ArmAdsMisc>
+          <Cads>
+            <interw>1</interw>
+            <Optim>3</Optim>
+            <oTime>0</oTime>
+            <SplitLS>0</SplitLS>
+            <OneElfS>1</OneElfS>
+            <Strict>0</Strict>
+            <EnumInt>0</EnumInt>
+            <PlainCh>0</PlainCh>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <wLevel>0</wLevel>
+            <uThumb>0</uThumb>
+            <uSurpInc>0</uSurpInc>
+            <uC99>0</uC99>
+            <uGnu>0</uGnu>
+            <useXO>0</useXO>
+            <v6Lang>1</v6Lang>
+            <v6LangP>1</v6LangP>
+            <vShortEn>1</vShortEn>
+            <vShortWch>1</vShortWch>
+            <v6Lto>0</v6Lto>
+            <v6WtE>0</v6WtE>
+            <v6Rtti>0</v6Rtti>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath>..\..\..\..\Library\Device\Nuvoton\M460\Include;..\..\..\..\Library\CMSIS\Include;..\..\..\..\Library\StdDriver\inc</IncludePath>
+            </VariousControls>
+          </Cads>
+          <Aads>
+            <interw>1</interw>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <thumb>1</thumb>
+            <SplitLS>0</SplitLS>
+            <SwStkChk>0</SwStkChk>
+            <NoWarn>0</NoWarn>
+            <uSurpInc>0</uSurpInc>
+            <useXO>0</useXO>
+            <uClangAs>0</uClangAs>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Aads>
+          <LDads>
+            <umfTarg>0</umfTarg>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <noStLib>0</noStLib>
+            <RepFail>1</RepFail>
+            <useFile>0</useFile>
+            <TextAddressRange>0x00000000</TextAddressRange>
+            <DataAddressRange>0x20000000</DataAddressRange>
+            <pXoBase></pXoBase>
+            <ScatterFile>.\HBI_ExeInHRAM.sct</ScatterFile>
+            <IncludeLibs></IncludeLibs>
+            <IncludeLibsPath></IncludeLibsPath>
+            <Misc>--map  --datacompressor=off --info=inline --entry Reset_Handler</Misc>
+            <LinkerInputFile></LinkerInputFile>
+            <DisabledWarnings></DisabledWarnings>
+          </LDads>
+        </TargetArmAds>
+      </TargetOption>
+      <Groups>
+        <Group>
+          <GroupName>CMSIS</GroupName>
+          <Files>
+            <File>
+              <FileName>system_m460.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\..\Library\Device\Nuvoton\m460\Source\system_m460.c</FilePath>
+            </File>
+            <File>
+              <FileName>startup_m460.s</FileName>
+              <FileType>2</FileType>
+              <FilePath>..\..\..\..\Library\Device\Nuvoton\m460\Source\ARM\startup_m460.s</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>User</GroupName>
+          <Files>
+            <File>
+              <FileName>main.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\main.c</FilePath>
+            </File>
+            <File>
+              <FileName>exeinhram.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\exeinhram.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Library</GroupName>
+          <Files>
+            <File>
+              <FileName>retarget.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\..\Library\StdDriver\src\retarget.c</FilePath>
+            </File>
+            <File>
+              <FileName>clk.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\..\Library\StdDriver\src\clk.c</FilePath>
+            </File>
+            <File>
+              <FileName>sys.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\..\Library\StdDriver\src\sys.c</FilePath>
+            </File>
+            <File>
+              <FileName>uart.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\..\Library\StdDriver\src\uart.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+      </Groups>
+    </Target>
+  </Targets>
+
+  <RTE>
+    <apis/>
+    <components/>
+    <files/>
+  </RTE>
+
+</Project>
diff --git a/SampleCode/StdDriver/HBI_ExeInHRAM/Keil/Nu_Link_Driver.ini b/SampleCode/StdDriver/HBI_ExeInHRAM/Keil/Nu_Link_Driver.ini
new file mode 100644
index 0000000..a8b1bdf
--- /dev/null
+++ b/SampleCode/StdDriver/HBI_ExeInHRAM/Keil/Nu_Link_Driver.ini
@@ -0,0 +1,1145 @@
+[Version]
+Nu_LinkVersion=V5.20
+[Process]
+ProcessID=0x00003080
+ProcessCreationTime_L=0x3d8be69e
+ProcessCreationTime_H=0x01d838fd
+NuLinkID=0x7788b9b9
+NuLinkIDs_Count=0x00000001
+NuLinkID0=0x7788b9b9
+NuLinkID1=0x18000e58
+DisableFirmwareUpdate=0
+[ChipSelect]
+;ChipName=<NUC1xx|NUC2xx|M05x|N571|N572|Nano100|N512|Mini51|NUC505|General>
+ChipName=M460
+[NUC505]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=NUC505_SPIFLASH.FLM
+[NUC4xx]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=NUC400_AP_512.FLM
+TraceConf0=0x00000002
+TraceConf1=0x014fb180
+TraceConf2=0x00000800
+TraceConf3=0x00000000
+TraceConf4=0x00000001
+TraceConf5=0x00000000
+[NUC2xx]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=NUC200_AP_128.FLM
+[NUC1xx]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=NUC100_AP_128.FLM
+[NUC029]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=NUC029_AP_16.FLM
+[NM1820]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=NM1820_AP_17_5.FLM
+[NM1500]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=NM1500_AP_128.FLM
+[NM1330]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=NM1330_AP_64.FLM
+[NM1320]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=NM1320_AP_32.FLM
+[NM1200]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=NM1200_AP_8.FLM
+[NM1120]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=NM1120_AP_29_5.FLM
+[Nano103]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=Nano103_AP_64.FLM
+[Nano100]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=Nano100_AP_64.FLM
+[N576]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=N576_AP_145.FLM
+[N575]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=N575_AP_145.FLM
+[N572]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x2000
+ProgramAlgorithm=N572Fxxx.FLM
+[N571]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x2000
+ProgramAlgorithm=N571E000.FLM
+[N570]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=N570_AP_64.FLM
+[N512]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=N512_AP_64.FLM
+[Mini51]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=Mini51_AP_16.FLM
+[M451]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=M451_AP_256.FLM
+[M0519]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=M0519_AP_128.FLM
+[M0518]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=M0518_AP_64.FLM
+[M05x]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=M0516_AP_64.FLM
+[ISD9300]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=ISD9300_AP_145.FLM
+[ISD9xxx]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=ISD9100_AP_145.FLM
+[AU9xxx]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=AU9100_AP_145.FLM
+[General]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x00004000
+ProgramAlgorithm=
+[ISD9000]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=ISD9000_AP_64.FLM
+[M0564]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x2000
+ProgramAlgorithm=M0564_AP_256.FLM
+[M481]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=1
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x00004000
+ProgramAlgorithm=M481_AP_512.FLM
+TraceConf0=0x00000002
+TraceConf1=0x00b71b00
+TraceConf2=0x00000800
+TraceConf3=0x00000000
+TraceConf4=0x00000001
+TraceConf5=0x00000000
+[NM1810]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=NM1810_AP_29_5.FLM
+[NUC121]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=NUC121_AP_32.FLM
+[NUC126]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x2000
+ProgramAlgorithm=NUC126_AP_256.FLM
+[I9200]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=I9200_AP_128.FLM
+[M2351]
+Connect=0
+Reset=Autodetect
+MaxClock=12MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x00004000
+ProgramAlgorithm=M2351_AP_512.FLM
+TraceConf0=0x00000002
+TraceConf1=0x00b71b00
+TraceConf2=0x00000800
+TraceConf3=0x00000000
+TraceConf4=0x00000001
+TraceConf5=0x00000000
+[N569]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=N569_AP_64.FLM
+[I94000]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=I94000_AP_512.FLM
+[Mini57]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=Mini57_AP_29_5.FLM
+[M031]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=M031_AP_128.FLM
+Bank=0
+[M251]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x2000
+ProgramAlgorithm=M251_AP_192.FLM
+[M261]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=M261_AP_512.FLM
+TraceConf0=0x00000002
+TraceConf1=0x00b71b00
+TraceConf2=0x00000800
+TraceConf3=0x00000000
+TraceConf4=0x00000001
+TraceConf5=0x00000000
+[M480LD]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=M480LD_AP_256.FLM
+[NDA102]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=NDA102_AP_29_5.FLM
+[NM1230]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=NM1230_AP_64.FLM
+[NPCX]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=NPCX_AP_512.FLM
+[TF5100]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=TF5100_AP_64.FLM
+[Autodetect]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=
+[I91500]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=I91500_AP_64.FLM
+[I96000]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+Erase=2
+Program=0
+Verify=0
+ResetAndRun=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x8000
+ProgramAlgorithm=
+[KM1M7]
+Connect=0
+Reset=Autodetect
+MaxClock=4MHz
+MemoryVerify=0
+IOVoltage=5000
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x00004000
+ProgramAlgorithm=KM1M7AFxxx_I.FLM
+ProgramAlgorithm1=KM1M7AFxxx_D.FLM
+TraceConf0=0x00000002
+TraceConf1=0x00b71b00
+TraceConf2=0x00000800
+TraceConf3=0x00000000
+TraceConf4=0x00000001
+TraceConf5=0x00000000
+EnableKeyfile=0
+Keycode0=0xFFFFFFFF
+Keycode1=0xFFFFFFFF
+Keycode2=0xFFFFFFFF
+Keycode3=0xFFFFFFFF
+[M030G]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+DisableTimeoutDetect=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=M030G_AP_64.FLM
+[M071]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x2000
+ProgramAlgorithm=M071_AP_128.FLM
+[M0A21]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=M0A21_AP_32.FLM
+[M2354]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Bank=0
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+CheckDPM=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=M2354_AP_1M.FLM
+TraceConf0=0x00000002
+TraceConf1=0x00b71b00
+TraceConf2=0x00000800
+TraceConf3=0x00000000
+TraceConf4=0x00000001
+TraceConf5=0x00000000
+[M460]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Bank=0
+SPIM=0
+SPIMOption=0xad000000
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x00008000
+ProgramAlgorithm=M460_AP_1M.FLM
+ProgramAlgorithm1=M460_SPIM_AP_1M.FLM
+TraceConf0=0x00000002
+TraceConf1=0x00b71b00
+TraceConf2=0x00000800
+TraceConf3=0x00000000
+TraceConf4=0x00000001
+TraceConf5=0x00000000
+CheckDPM=0
+DisableTimeoutDetect=0
+[M471]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Bank=0
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=M471_AP_512.FLM
+TraceConf0=0x00000002
+TraceConf1=0x00b71b00
+TraceConf2=0x00000800
+TraceConf3=0x00000000
+TraceConf4=0x00000001
+TraceConf5=0x00000000
+[M479]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=M479_AP_256.FLM
+[MR63]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=MR63_AP_512.FLM
+TraceConf0=0x00000002
+TraceConf1=0x00b71b00
+TraceConf2=0x00000800
+TraceConf3=0x00000000
+TraceConf4=0x00000001
+TraceConf5=0x00000000
+[N32F030]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=N32F030_AP_64.FLM
+[N574]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=N574_AP_512.FLM
+[NM1240]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=NM1240_AP_64.FLM
+[NUC1311]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=NUC1311_AP_64.FLM
diff --git a/SampleCode/StdDriver/HBI_ExeInHRAM/exeinhram.c b/SampleCode/StdDriver/HBI_ExeInHRAM/exeinhram.c
new file mode 100644
index 0000000..6d010f7
--- /dev/null
+++ b/SampleCode/StdDriver/HBI_ExeInHRAM/exeinhram.c
@@ -0,0 +1,23 @@
+/****************************************************************************//**
+ * @file     exeinsram.c
+ * @version  V0.10
+ * @brief    Implement a code to execute in HyperRAM.
+ *
+ * @copyright (C) 2022 Nuvoton Technology Corp. All rights reserved.
+*****************************************************************************/
+#include <stdio.h>
+#include <string.h>
+#include "NuMicro.h"
+
+
+int32_t ExeInHRAM(void)
+{
+
+    printf("\nNow execute in HyperRAM @ 0x%08x\n", (uint32_t)ExeInHRAM);
+    printf("\nAny key to continue\n");
+    getchar();
+
+    return 0;
+}
+
+
diff --git a/SampleCode/StdDriver/HBI_ExeInHRAM/main.c b/SampleCode/StdDriver/HBI_ExeInHRAM/main.c
new file mode 100644
index 0000000..5957734
--- /dev/null
+++ b/SampleCode/StdDriver/HBI_ExeInHRAM/main.c
@@ -0,0 +1,126 @@
+/****************************************************************************//**
+ * @file     main.c
+ * @version  V0.10
+ * @brief    Implement a code to execute in HyperRAM.
+ *
+ * @copyright (C) 2022 Nuvoton Technology Corp. All rights reserved.
+*****************************************************************************/
+#include <stdio.h>
+#include <string.h>
+#include "NuMicro.h"
+
+#define HBI_MFP_SELECT   0
+
+extern int32_t ExeInHRAM(void);
+
+void SYS_Init(void)
+{
+    /*---------------------------------------------------------------------------------------------------------*/
+    /* Init System Clock                                                                                       */
+    /*---------------------------------------------------------------------------------------------------------*/
+
+    /* Set PCLK0 and PCLK1 to HCLK/2 */
+    CLK->PCLKDIV = (CLK_PCLKDIV_APB0DIV_DIV2 | CLK_PCLKDIV_APB1DIV_DIV2);
+
+    /* Set core clock to 200MHz */
+    CLK_SetCoreClock(200000000);
+
+    /* Enable all GPIO clock */
+    CLK->AHBCLK0 |= CLK_AHBCLK0_GPACKEN_Msk | CLK_AHBCLK0_GPBCKEN_Msk | CLK_AHBCLK0_GPCCKEN_Msk | CLK_AHBCLK0_GPDCKEN_Msk |
+                    CLK_AHBCLK0_GPECKEN_Msk | CLK_AHBCLK0_GPFCKEN_Msk | CLK_AHBCLK0_GPGCKEN_Msk | CLK_AHBCLK0_GPHCKEN_Msk;
+    CLK->AHBCLK1 |= CLK_AHBCLK1_GPICKEN_Msk | CLK_AHBCLK1_GPJCKEN_Msk;
+
+    /* Enable UART0 module clock */
+    CLK_EnableModuleClock(UART0_MODULE);
+
+    /* Select UART0 module clock source as HIRC and UART0 module clock divider as 1 */
+    CLK_SetModuleClock(UART0_MODULE, CLK_CLKSEL1_UART0SEL_HIRC, CLK_CLKDIV0_UART0(1));
+
+    /* Enable HBI module clock */
+    CLK_EnableModuleClock(HBI_MODULE);
+    /*---------------------------------------------------------------------------------------------------------*/
+    /* Init I/O Multi-function                                                                                 */
+    /*---------------------------------------------------------------------------------------------------------*/
+
+    /* Set multi-function pins for UART0 RXD and TXD */
+    SET_UART0_RXD_PB12();
+    SET_UART0_TXD_PB13();
+
+    /* Set multi-function pins for HBI */
+#if HBI_MFP_SELECT
+
+    SET_HBI_D0_PG11();
+    SET_HBI_D1_PG12();
+    SET_HBI_D2_PC0();
+    SET_HBI_D3_PG10();
+    SET_HBI_D4_PG9();
+    SET_HBI_D5_PG13();
+    SET_HBI_D6_PG14();
+    SET_HBI_D7_PG15();
+
+    SET_HBI_RWDS_PC1();
+    SET_HBI_nRESET_PC2();
+    SET_HBI_nCS_PC3();
+    SET_HBI_CK_PC4();
+    SET_HBI_nCK_PC5();
+
+#else
+
+    SET_HBI_D0_PJ6();
+    SET_HBI_D1_PJ5();
+    SET_HBI_D2_PJ4();
+    SET_HBI_D3_PJ3();
+    SET_HBI_D4_PH15();
+    SET_HBI_D5_PD7();
+    SET_HBI_D6_PD6();
+    SET_HBI_D7_PD5();
+
+    SET_HBI_RWDS_PH14();
+    SET_HBI_nRESET_PJ2();
+    SET_HBI_nCS_PJ7();
+    SET_HBI_CK_PH13();
+    SET_HBI_nCK_PH12();
+
+#endif
+
+}
+
+extern uint32_t Load$$HRAM$$RO$$Base;
+extern uint32_t Load$$HRAM$$RO$$Limit;
+extern uint32_t Load$$HRAM$$RO$$Length;
+extern uint32_t Image$$HRAM$$RO$$Base;
+
+int32_t main(void)
+{
+    /* Unlock protected registers */
+    SYS_UnlockReg();
+
+    /* Init System, IP clock and multi-function I/O. */
+    SYS_Init();
+
+    /* Configure UART0: 115200, 8-bit word, no parity bit, 1 stop bit. */
+    UART_Open(UART0, 115200);
+
+    printf("\n\n");
+    printf("+------------------------------------------------+\n");
+    printf("|      Code execute in HyperRAM Sample Code      |\n");
+    printf("+------------------------------------------------+\n");
+
+    /*
+       This sample code demonstrates how to make a sub-routine code executed in SRAM.
+    */
+
+    printf("Will branch to address: 0x%08x\n", (uint32_t)ExeInHRAM);
+
+    /* Copy code from ROM to HyperRAM manually */
+    memcpy(&Image$$HRAM$$RO$$Base, &Load$$HRAM$$RO$$Base, (uint32_t) &Load$$HRAM$$RO$$Length);
+    ExeInHRAM();
+
+    printf("\nReturn to execute in APROM \n");
+    printf("\nHyperRAM execute code test done \n");
+
+    while (1);
+
+}
+
+/*** (C) COPYRIGHT 2022 Nuvoton Technology Corp. ***/
diff --git a/SampleCode/StdDriver/HBI_RW_MemMap/GCC/.cproject b/SampleCode/StdDriver/HBI_RW_MemMap/GCC/.cproject
new file mode 100644
index 0000000..1d27035
--- /dev/null
+++ b/SampleCode/StdDriver/HBI_RW_MemMap/GCC/.cproject
@@ -0,0 +1,101 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no"?>
+<?fileVersion 4.0.0?><cproject storage_type_id="org.eclipse.cdt.core.XmlProjectDescriptionStorage">
+	<storageModule moduleId="org.eclipse.cdt.core.settings">
+		<cconfiguration id="ilg.gnuarmeclipse.managedbuild.cross.config.elf.release.71143401">
+			<storageModule buildSystemId="org.eclipse.cdt.managedbuilder.core.configurationDataProvider" id="ilg.gnuarmeclipse.managedbuild.cross.config.elf.release.71143401" moduleId="org.eclipse.cdt.core.settings" name="Release">
+				<externalSettings/>
+				<extensions>
+					<extension id="org.eclipse.cdt.core.ELF" point="org.eclipse.cdt.core.BinaryParser"/>
+					<extension id="org.eclipse.cdt.core.GASErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
+					<extension id="org.eclipse.cdt.core.GmakeErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
+					<extension id="org.eclipse.cdt.core.GLDErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
+					<extension id="org.eclipse.cdt.core.CWDLocator" point="org.eclipse.cdt.core.ErrorParser"/>
+					<extension id="org.eclipse.cdt.core.GCCErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
+				</extensions>
+			</storageModule>
+			<storageModule moduleId="cdtBuildSystem" version="4.0.0">
+				<configuration artifactName="${ProjName}" buildArtefactType="org.eclipse.cdt.build.core.buildArtefactType.exe" buildProperties="org.eclipse.cdt.build.core.buildArtefactType=org.eclipse.cdt.build.core.buildArtefactType.exe,org.eclipse.cdt.build.core.buildType=org.eclipse.cdt.build.core.buildType.release" cleanCommand="${cross_rm} -rf" description="" id="ilg.gnuarmeclipse.managedbuild.cross.config.elf.release.71143401" name="Release" parent="ilg.gnuarmeclipse.managedbuild.cross.config.elf.release">
+					<folderInfo id="ilg.gnuarmeclipse.managedbuild.cross.config.elf.release.71143401." name="/" resourcePath="">
+						<toolChain id="ilg.gnuarmeclipse.managedbuild.cross.toolchain.elf.release.718596986" name="Cross ARM GCC" superClass="ilg.gnuarmeclipse.managedbuild.cross.toolchain.elf.release">
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.optimization.level.1507725886" name="Optimization Level" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.optimization.level" value="ilg.gnuarmeclipse.managedbuild.cross.option.optimization.level.size" valueType="enumerated"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.optimization.messagelength.1009174081" name="Message length (-fmessage-length=0)" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.optimization.messagelength" value="true" valueType="boolean"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.optimization.signedchar.1306354393" name="'char' is signed (-fsigned-char)" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.optimization.signedchar" value="true" valueType="boolean"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.optimization.functionsections.1738571100" name="Function sections (-ffunction-sections)" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.optimization.functionsections" value="true" valueType="boolean"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.optimization.datasections.1900522187" name="Data sections (-fdata-sections)" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.optimization.datasections" value="true" valueType="boolean"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.debugging.level.1383342969" name="Debug level" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.debugging.level"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.debugging.format.1533218736" name="Debug format" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.debugging.format"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.toolchain.name.1685599785" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.toolchain.name" value="GNU Tools for ARM Embedded Processors" valueType="string"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.architecture.1126688881" name="Architecture" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.architecture" value="ilg.gnuarmeclipse.managedbuild.cross.option.architecture.arm" valueType="enumerated"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.arm.target.family.313106639" name="ARM family" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.arm.target.family" value="ilg.gnuarmeclipse.managedbuild.cross.option.arm.target.mcpu.cortex-m4" valueType="enumerated"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.arm.target.instructionset.803360535" name="Instruction set" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.arm.target.instructionset" value="ilg.gnuarmeclipse.managedbuild.cross.option.arm.target.instructionset.thumb" valueType="enumerated"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.command.prefix.892776358" name="Prefix" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.command.prefix" value="arm-none-eabi-" valueType="string"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.command.c.911485574" name="C compiler" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.command.c" value="gcc" valueType="string"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.command.cpp.276029356" name="C++ compiler" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.command.cpp" value="g++" valueType="string"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.command.ar.82524091" name="Archiver" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.command.ar" value="ar" valueType="string"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.command.objcopy.1726984531" name="Hex/Bin converter" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.command.objcopy" value="objcopy" valueType="string"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.command.objdump.1445188786" name="Listing generator" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.command.objdump" value="objdump" valueType="string"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.command.size.897838052" name="Size command" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.command.size" value="size" valueType="string"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.command.make.362985736" name="Build command" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.command.make" value="make" valueType="string"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.command.rm.1341039827" name="Remove command" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.command.rm" value="rm" valueType="string"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.addtools.createflash.304106330" name="Create flash image" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.addtools.createflash" value="true" valueType="boolean"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.addtools.printsize.195588934" name="Print size" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.addtools.printsize" value="true" valueType="boolean"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.arm.target.fpu.abi.817209279" name="Float ABI" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.arm.target.fpu.abi" value="ilg.gnuarmeclipse.managedbuild.cross.option.arm.target.fpu.abi.hard" valueType="enumerated"/>
+							<option id="ilg.gnuarmeclipse.managedbuild.cross.option.arm.target.fpu.unit.864028477" name="FPU Type" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.arm.target.fpu.unit" value="ilg.gnuarmeclipse.managedbuild.cross.option.arm.target.fpu.unit.fpv4spd16" valueType="enumerated"/>
+							<targetPlatform archList="all" binaryParser="org.eclipse.cdt.core.ELF" id="ilg.gnuarmeclipse.managedbuild.cross.targetPlatform.2121379367" isAbstract="false" osList="all" superClass="ilg.gnuarmeclipse.managedbuild.cross.targetPlatform"/>
+							<builder buildPath="${workspace_loc:/HBI_RW}/Release" id="ilg.gnuarmeclipse.managedbuild.cross.builder.843972498" keepEnvironmentInBuildfile="false" managedBuildOn="true" name="Gnu Make Builder" superClass="ilg.gnuarmeclipse.managedbuild.cross.builder"/>
+							<tool id="ilg.gnuarmeclipse.managedbuild.cross.tool.assembler.543718560" name="Cross ARM GNU Assembler" superClass="ilg.gnuarmeclipse.managedbuild.cross.tool.assembler">
+								<option id="ilg.gnuarmeclipse.managedbuild.cross.option.assembler.usepreprocessor.1149219419" name="Use preprocessor" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.assembler.usepreprocessor" value="true" valueType="boolean"/>
+								<inputType id="ilg.gnuarmeclipse.managedbuild.cross.tool.assembler.input.1823579562" superClass="ilg.gnuarmeclipse.managedbuild.cross.tool.assembler.input"/>
+							</tool>
+							<tool id="ilg.gnuarmeclipse.managedbuild.cross.tool.c.compiler.1608521162" name="Cross ARM GNU C Compiler" superClass="ilg.gnuarmeclipse.managedbuild.cross.tool.c.compiler">
+								<option id="ilg.gnuarmeclipse.managedbuild.cross.option.c.compiler.include.paths.1746684953" name="Include paths (-I)" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.c.compiler.include.paths" useByScannerDiscovery="true" valueType="includePath">
+									<listOptionValue builtIn="false" value="&quot;${ProjDirPath}/../../../../Library/CMSIS/Include&quot;"/>
+									<listOptionValue builtIn="false" value="&quot;${ProjDirPath}/../../../../Library/Device/Nuvoton/m460/Include&quot;"/>
+									<listOptionValue builtIn="false" value="&quot;${ProjDirPath}/../../../../Library/StdDriver/inc&quot;"/>
+								</option>
+								<inputType id="ilg.gnuarmeclipse.managedbuild.cross.tool.c.compiler.input.120298167" superClass="ilg.gnuarmeclipse.managedbuild.cross.tool.c.compiler.input"/>
+							</tool>
+							<tool id="ilg.gnuarmeclipse.managedbuild.cross.tool.cpp.compiler.1178835401" name="Cross ARM GNU C++ Compiler" superClass="ilg.gnuarmeclipse.managedbuild.cross.tool.cpp.compiler"/>
+							<tool id="ilg.gnuarmeclipse.managedbuild.cross.tool.c.linker.1308249659" name="Cross ARM GNU C Linker" superClass="ilg.gnuarmeclipse.managedbuild.cross.tool.c.linker">
+								<option id="ilg.gnuarmeclipse.managedbuild.cross.option.c.linker.gcsections.1356929623" name="Remove unused sections (-Xlinker --gc-sections)" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.c.linker.gcsections" value="true" valueType="boolean"/>
+								<option id="ilg.gnuarmeclipse.managedbuild.cross.option.c.linker.scriptfile.534125863" name="Script files (-T)" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.c.linker.scriptfile" valueType="stringList">
+									<listOptionValue builtIn="false" value="&quot;${workspace_loc:/${ProjName}/CMSIS/CMSIS/GCC/gcc_arm.ld}&quot;"/>
+								</option>
+								<inputType id="ilg.gnuarmeclipse.managedbuild.cross.tool.c.linker.input.859515202" superClass="ilg.gnuarmeclipse.managedbuild.cross.tool.c.linker.input">
+									<additionalInput kind="additionalinputdependency" paths="$(USER_OBJS)"/>
+									<additionalInput kind="additionalinput" paths="$(LIBS)"/>
+								</inputType>
+							</tool>
+							<tool id="ilg.gnuarmeclipse.managedbuild.cross.tool.cpp.linker.259380688" name="Cross ARM GNU C++ Linker" superClass="ilg.gnuarmeclipse.managedbuild.cross.tool.cpp.linker">
+								<option id="ilg.gnuarmeclipse.managedbuild.cross.option.cpp.linker.gcsections.195608233" name="Remove unused sections (-Xlinker --gc-sections)" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.cpp.linker.gcsections" value="true" valueType="boolean"/>
+							</tool>
+							<tool id="ilg.gnuarmeclipse.managedbuild.cross.tool.archiver.1829211524" name="Cross ARM GNU Archiver" superClass="ilg.gnuarmeclipse.managedbuild.cross.tool.archiver"/>
+							<tool id="ilg.gnuarmeclipse.managedbuild.cross.tool.createflash.406627496" name="Cross ARM GNU Create Flash Image" superClass="ilg.gnuarmeclipse.managedbuild.cross.tool.createflash"/>
+							<tool id="ilg.gnuarmeclipse.managedbuild.cross.tool.createlisting.296347308" name="Cross ARM GNU Create Listing" superClass="ilg.gnuarmeclipse.managedbuild.cross.tool.createlisting">
+								<option id="ilg.gnuarmeclipse.managedbuild.cross.option.createlisting.source.1266096673" name="Display source (--source|-S)" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.createlisting.source" value="true" valueType="boolean"/>
+								<option id="ilg.gnuarmeclipse.managedbuild.cross.option.createlisting.allheaders.1044925048" name="Display all headers (--all-headers|-x)" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.createlisting.allheaders" value="true" valueType="boolean"/>
+								<option id="ilg.gnuarmeclipse.managedbuild.cross.option.createlisting.demangle.108297894" name="Demangle names (--demangle|-C)" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.createlisting.demangle" value="true" valueType="boolean"/>
+								<option id="ilg.gnuarmeclipse.managedbuild.cross.option.createlisting.linenumbers.1426938907" name="Display line numbers (--line-numbers|-l)" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.createlisting.linenumbers" value="true" valueType="boolean"/>
+								<option id="ilg.gnuarmeclipse.managedbuild.cross.option.createlisting.wide.694469870" name="Wide lines (--wide|-w)" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.createlisting.wide" value="true" valueType="boolean"/>
+							</tool>
+							<tool id="ilg.gnuarmeclipse.managedbuild.cross.tool.printsize.357950971" name="Cross ARM GNU Print Size" superClass="ilg.gnuarmeclipse.managedbuild.cross.tool.printsize">
+								<option id="ilg.gnuarmeclipse.managedbuild.cross.option.printsize.format.1968699167" name="Size format" superClass="ilg.gnuarmeclipse.managedbuild.cross.option.printsize.format"/>
+							</tool>
+						</toolChain>
+					</folderInfo>
+				</configuration>
+			</storageModule>
+			<storageModule moduleId="org.eclipse.cdt.core.externalSettings"/>
+		</cconfiguration>
+	</storageModule>
+	<storageModule moduleId="cdtBuildSystem" version="4.0.0">
+		<project id="HBI_RW.ilg.gnuarmeclipse.managedbuild.cross.target.elf.2130301287" name="Executable" projectType="ilg.gnuarmeclipse.managedbuild.cross.target.elf"/>
+	</storageModule>
+	<storageModule moduleId="scannerConfiguration">
+		<autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId=""/>
+		<scannerConfigBuildInfo instanceId="ilg.gnuarmeclipse.managedbuild.cross.config.elf.release.71143401;ilg.gnuarmeclipse.managedbuild.cross.config.elf.release.71143401.;ilg.gnuarmeclipse.managedbuild.cross.tool.c.compiler.1608521162;ilg.gnuarmeclipse.managedbuild.cross.tool.c.compiler.input.120298167">
+			<autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId=""/>
+		</scannerConfigBuildInfo>
+	</storageModule>
+	<storageModule moduleId="org.eclipse.cdt.core.LanguageSettingsProviders"/>
+</cproject>
diff --git a/SampleCode/StdDriver/HBI_RW_MemMap/GCC/.project b/SampleCode/StdDriver/HBI_RW_MemMap/GCC/.project
new file mode 100644
index 0000000..cadc664
--- /dev/null
+++ b/SampleCode/StdDriver/HBI_RW_MemMap/GCC/.project
@@ -0,0 +1,123 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<projectDescription>
+	<name>HBI_RW</name>
+	<comment></comment>
+	<projects>
+	</projects>
+	<buildSpec>
+		<buildCommand>
+			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
+			<triggers>clean,full,incremental,</triggers>
+			<arguments>
+			</arguments>
+		</buildCommand>
+		<buildCommand>
+			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
+			<triggers>full,incremental,</triggers>
+			<arguments>
+			</arguments>
+		</buildCommand>
+	</buildSpec>
+	<natures>
+		<nature>org.eclipse.cdt.core.cnature</nature>
+		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
+		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
+	</natures>
+	<linkedResources>
+		<link>
+			<name>CMSIS</name>
+			<type>2</type>
+			<locationURI>virtual:/virtual</locationURI>
+		</link>
+		<link>
+			<name>Library</name>
+			<type>2</type>
+			<locationURI>virtual:/virtual</locationURI>
+		</link>
+		<link>
+			<name>User</name>
+			<type>2</type>
+			<locationURI>virtual:/virtual</locationURI>
+		</link>
+		<link>
+			<name>CMSIS/CMSIS</name>
+			<type>2</type>
+			<locationURI>PARENT-4-PROJECT_LOC/Library/Device/Nuvoton/m460/Source</locationURI>
+		</link>
+		<link>
+			<name>Library/Library</name>
+			<type>2</type>
+			<locationURI>PARENT-4-PROJECT_LOC/Library/StdDriver/src</locationURI>
+		</link>
+		<link>
+			<name>User/main.c</name>
+			<type>1</type>
+			<locationURI>PARENT-1-PROJECT_LOC/main.c</locationURI>
+		</link>
+	</linkedResources>
+	<filteredResources>
+		<filter>
+			<id>1505296377412</id>
+			<name>CMSIS/CMSIS</name>
+			<type>9</type>
+			<matcher>
+				<id>org.eclipse.ui.ide.multiFilter</id>
+				<arguments>1.0-name-matches-false-false-GCC</arguments>
+			</matcher>
+		</filter>
+		<filter>
+			<id>1632983716136</id>
+			<name>Library/Library</name>
+			<type>5</type>
+			<matcher>
+				<id>org.eclipse.ui.ide.multiFilter</id>
+				<arguments>1.0-name-matches-false-false-clk.c</arguments>
+			</matcher>
+		</filter>
+		<filter>
+			<id>1632983716174</id>
+			<name>Library/Library</name>
+			<type>5</type>
+			<matcher>
+				<id>org.eclipse.ui.ide.multiFilter</id>
+				<arguments>1.0-name-matches-false-false-fmc.c</arguments>
+			</matcher>
+		</filter>
+		<filter>
+			<id>1632983716190</id>
+			<name>Library/Library</name>
+			<type>5</type>
+			<matcher>
+				<id>org.eclipse.ui.ide.multiFilter</id>
+				<arguments>1.0-name-matches-false-false-sys.c</arguments>
+			</matcher>
+		</filter>
+		<filter>
+			<id>1632983716205</id>
+			<name>Library/Library</name>
+			<type>5</type>
+			<matcher>
+				<id>org.eclipse.ui.ide.multiFilter</id>
+				<arguments>1.0-name-matches-false-false-uart.c</arguments>
+			</matcher>
+		</filter>
+		<filter>
+			<id>1632983716225</id>
+			<name>Library/Library</name>
+			<type>5</type>
+			<matcher>
+				<id>org.eclipse.ui.ide.multiFilter</id>
+				<arguments>1.0-name-matches-false-false-retarget.c</arguments>
+			</matcher>
+		</filter>
+		<filter>
+			<id>1632983716241</id>
+			<name>Library/Library</name>
+			<type>5</type>
+			<matcher>
+				<id>org.eclipse.ui.ide.multiFilter</id>
+				<arguments>1.0-name-matches-false-false-hbi.c</arguments>
+			</matcher>
+		</filter>
+	</filteredResources>
+</projectDescription>
diff --git a/SampleCode/StdDriver/HBI_RW_MemMap/GCC/preferences.ini b/SampleCode/StdDriver/HBI_RW_MemMap/GCC/preferences.ini
new file mode 100644
index 0000000..157740b
--- /dev/null
+++ b/SampleCode/StdDriver/HBI_RW_MemMap/GCC/preferences.ini
@@ -0,0 +1,26 @@
+[startup]
+chipErase=0
+chipSeries=NuMicro M4
+config0=0xFFFFFFFF
+config1=0xFFFFFFFF
+config2=0xFFFF5A5A
+config3=0xFFFFFFFF
+doContinue=1
+enableSemihosting=0
+imageOffset=
+imageOffsetInFlash=
+initOther=
+initResetEnable=1
+initResetType=init
+loadExecutable=0
+loadExecutableToFlash=1
+loadSymbols=1
+pcRegisterValue=
+runOther=
+runResetEnable=1
+runResetType=init
+setPCRegister=0
+setStopAtMain=1
+symbolsOffset=
+targetChip=0x3D
+writeConfig=0
diff --git a/SampleCode/StdDriver/HBI_RW_MemMap/IAR/HBI_RW.ewd b/SampleCode/StdDriver/HBI_RW_MemMap/IAR/HBI_RW.ewd
new file mode 100644
index 0000000..dd11c67
--- /dev/null
+++ b/SampleCode/StdDriver/HBI_RW_MemMap/IAR/HBI_RW.ewd
@@ -0,0 +1,1485 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<project>
+    <fileVersion>3</fileVersion>
+    <configuration>
+        <name>Release</name>
+        <toolchain>
+            <name>ARM</name>
+        </toolchain>
+        <debug>0</debug>
+        <settings>
+            <name>C-SPY</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>30</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>CInput</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CEndian</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCVariant</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>MemOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MemFile</name>
+                    <state>$TOOLKIT_DIR$\CONFIG\debugger\Nuvoton\iom480ae.ddf</state>
+                </option>
+                <option>
+                    <name>RunToEnable</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RunToName</name>
+                    <state>main</state>
+                </option>
+                <option>
+                    <name>CExtraOptionsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CExtraOptions</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CFpuProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCDDFArgumentProducer</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCDownloadSuppressDownload</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDownloadVerifyAll</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCProductVersion</name>
+                    <state>5.41.2.51798</state>
+                </option>
+                <option>
+                    <name>OCDynDriverList</name>
+                    <state>THIRDPARTY_ID</state>
+                </option>
+                <option>
+                    <name>OCLastSavedByProductVersion</name>
+                    <state>8.32.1.18618</state>
+                </option>
+                <option>
+                    <name>UseFlashLoader</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CLowLevel</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCBE8Slave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>MacFile2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CDevice</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>FlashLoadersV3</name>
+                    <state>$TOOLKIT_DIR$\config\flashloader\Nuvoton\M481_APROM.board</state>
+                </option>
+                <option>
+                    <name>OCImagesSuppressCheck1</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesPath1</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesSuppressCheck2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesPath2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesSuppressCheck3</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesPath3</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OverrideDefFlashBoard</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesOffset1</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesOffset2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesOffset3</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesUse1</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesUse2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesUse3</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDeviceConfigMacroFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCDebuggerExtraOption</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCAllMTBOptions</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCMulticoreNrOfCores</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCMulticoreMaster</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCMulticorePort</name>
+                    <state>53461</state>
+                </option>
+                <option>
+                    <name>OCMulticoreWorkspace</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCMulticoreSlaveProject</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCMulticoreSlaveConfiguration</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCDownloadExtraImage</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCAttachSlave</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MassEraseBeforeFlashing</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCMulticoreNrOfCoresSlave</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>ARMSIM_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>1</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCSimDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCSimEnablePSP</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCSimPspOverrideConfig</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCSimPspConfigFile</name>
+                    <state></state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>CADI_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>CCadiMemory</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>Fast Model</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCADILogFileCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCADILogFileEditB</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>CMSISDAP_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>4</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>CatchSFERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCIarProbeScriptFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CMSISDAPResetList</name>
+                    <version>1</version>
+                    <state>10</state>
+                </option>
+                <option>
+                    <name>CMSISDAPHWResetDuration</name>
+                    <state>300</state>
+                </option>
+                <option>
+                    <name>CMSISDAPHWResetDelay</name>
+                    <state>200</state>
+                </option>
+                <option>
+                    <name>CMSISDAPDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CMSISDAPInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiTargetEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPJtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPRestoreBreakpointsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPUpdateBreakpointsEdit</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>RDICatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchUndef</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchData</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchPrefetch</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchMMERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchNOCPERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchCHKERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSTATERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchBUSERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchINTERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchHARDERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiCPUEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiCPUNumber</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeCfgOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeConfig</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CMSISDAPProbeConfigRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPSelectedCPUBehaviour</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ICpuName</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCJetEmuParams</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCCMSISDAPUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCCMSISDAPUsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>GDBSERVER_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>TCPIP</name>
+                    <state>aaa.bbb.ccc.ddd</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCJTagBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJTagDoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJTagUpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>IJET_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>8</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>CatchSFERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCIarProbeScriptFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetResetList</name>
+                    <version>1</version>
+                    <state>10</state>
+                </option>
+                <option>
+                    <name>IjetHWResetDuration</name>
+                    <state>300</state>
+                </option>
+                <option>
+                    <name>IjetHWResetDelay</name>
+                    <state>200</state>
+                </option>
+                <option>
+                    <name>IjetPowerFromProbe</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetPowerRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>IjetInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiTargetEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetScanChainNonARMDevices</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetIRLength</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetJtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetProtocolRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetSwoPin</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetCpuClockEdit</name>
+                    <state>72.0</state>
+                </option>
+                <option>
+                    <name>IjetSwoPrescalerList</name>
+                    <version>1</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetRestoreBreakpointsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetUpdateBreakpointsEdit</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>RDICatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchUndef</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchData</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchPrefetch</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchMMERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchNOCPERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchCHKERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSTATERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchBUSERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchINTERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchHARDERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeCfgOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeConfig</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IjetProbeConfigRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiCPUEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiCPUNumber</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetSelectedCPUBehaviour</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ICpuName</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCJetEmuParams</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetPreferETB</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetTraceSettingsList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetTraceSizeList</name>
+                    <version>0</version>
+                    <state>4</state>
+                </option>
+                <option>
+                    <name>FlashBoardPathSlave</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCIjetUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCIjetUsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>JLINK_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>16</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>CCCatchSFERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>JLinkSpeed</name>
+                    <state>32</state>
+                </option>
+                <option>
+                    <name>CCJLinkDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCJLinkHWResetDelay</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>JLinkInitialSpeed</name>
+                    <state>32</state>
+                </option>
+                <option>
+                    <name>CCDoJlinkMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCScanChainNonARMDevices</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkIRLength</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkCommRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkTCPIP</name>
+                    <state>aaa.bbb.ccc.ddd</state>
+                </option>
+                <option>
+                    <name>CCJLinkSpeedRadioV2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCUSBDevice</name>
+                    <version>1</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCRDICatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchUndef</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchData</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchPrefetch</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkDoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkUpdateBreakpoints</name>
+                    <state>main</state>
+                </option>
+                <option>
+                    <name>CCJLinkInterfaceRadio</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCJLinkResetList</name>
+                    <version>6</version>
+                    <state>7</state>
+                </option>
+                <option>
+                    <name>CCJLinkInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchMMERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchNOCPERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchCHRERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchSTATERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchBUSERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchINTERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchHARDERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCJLinkScriptFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCJLinkUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCTcpIpAlt</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkTcpIpSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCCpuClockEdit</name>
+                    <state>72.0</state>
+                </option>
+                <option>
+                    <name>CCSwoClockAuto</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSwoClockEdit</name>
+                    <state>2000</state>
+                </option>
+                <option>
+                    <name>OCJLinkTraceSource</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCJLinkTraceSourceDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCJLinkDeviceName</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>LMIFTDI_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>2</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>LmiftdiSpeed</name>
+                    <state>500</state>
+                </option>
+                <option>
+                    <name>CCLmiftdiDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCLmiftdiLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCLmiFtdiInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCLmiFtdiInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>NULINK_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>PEMICRO_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>3</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCJPEMicroShowSettings</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>STLINK_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>6</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>CCSTLinkInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCSTLinkResetList</name>
+                    <version>3</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCpuClockEdit</name>
+                    <state>72.0</state>
+                </option>
+                <option>
+                    <name>CCSwoClockAuto</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSwoClockEdit</name>
+                    <state>2000</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCSTLinkDoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkUpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchMMERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchNOCPERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchCHRERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchSTATERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchBUSERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchINTERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchSFERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchHARDERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSTLinkUsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkJtagSpeedList</name>
+                    <version>2</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkDAPNumber</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSTLinkDebugAccessPortRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkUseServerSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkProbeList</name>
+                    <version>0</version>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>THIRDPARTY_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>CThirdPartyDriverDll</name>
+                    <state>$TOOLKIT_DIR$\..\..\..\Nuvoton Tools\Nu-Link_IAR\Nu-Link_IAR.dll</state>
+                </option>
+                <option>
+                    <name>CThirdPartyLogFileCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CThirdPartyLogFileEditB</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>TIFET_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>1</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCMSPFetResetList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetTargetVccTypeDefault</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetTargetVoltage</name>
+                    <state>###Uninitialized###</state>
+                </option>
+                <option>
+                    <name>CCMSPFetVCCDefault</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCMSPFetTargetSettlingtime</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetRadioJtagSpeedType</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCMSPFetConnection</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetUsbComPort</name>
+                    <state>Automatic</state>
+                </option>
+                <option>
+                    <name>CCMSPFetAllowAccessToBSL</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCMSPFetRadioEraseFlash</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>XDS100_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>8</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>TIPackageOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>TIPackage</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>BoardFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCXds100BreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100DoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100UpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchUndef</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchData</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchPrefetch</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchMMERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchNOCPERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchCHRERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchSTATERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchBUSERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchINTERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchSFERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchHARDERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCXds100SwoClockAuto</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100SwoClockEdit</name>
+                    <state>1000</state>
+                </option>
+                <option>
+                    <name>CCXds100HWResetDelay</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100ResetList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100UsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCXds100UsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100JtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100InterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100InterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100ProbeList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100SWOPortRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100SWOPort</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCXDSTargetVccEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXDSTargetVoltage</name>
+                    <state>###Uninitialized###</state>
+                </option>
+                <option>
+                    <name>OCXDSDigitalStatesConfigFile</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <debuggerPlugins>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\CMX\CmxArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\CMX\CmxTinyArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\embOS\embOSPlugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\FreeRtos\FreeRtosArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\HWRTOSplugin\HWRTOSplugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\Mbed\MbedArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\Mbed\MbedArmPlugin2.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\OpenRTOS\OpenRTOSPlugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\SafeRTOS\SafeRTOSPlugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\SMX\smxAwareIarArm8.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\SMX\smxAwareIarArm8BE.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\ThreadX\ThreadXArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\TI-RTOS\tirtosplugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-286-KA-CSpy.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-KA-CSpy.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\uCOS-III\uCOS-III-KA-CSpy.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\CodeCoverage\CodeCoverage.ENU.ewplugin</file>
+                <loadFlag>1</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\Orti\Orti.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\TargetAccessServer\TargetAccessServer.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\uCProbe\uCProbePlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+        </debuggerPlugins>
+    </configuration>
+</project>
diff --git a/SampleCode/StdDriver/HBI_RW_MemMap/IAR/HBI_RW.ewp b/SampleCode/StdDriver/HBI_RW_MemMap/IAR/HBI_RW.ewp
new file mode 100644
index 0000000..b20d603
--- /dev/null
+++ b/SampleCode/StdDriver/HBI_RW_MemMap/IAR/HBI_RW.ewp
@@ -0,0 +1,1074 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<project>
+    <fileVersion>3</fileVersion>
+    <configuration>
+        <name>Release</name>
+        <toolchain>
+            <name>ARM</name>
+        </toolchain>
+        <debug>0</debug>
+        <settings>
+            <name>General</name>
+            <archiveVersion>3</archiveVersion>
+            <data>
+                <version>31</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>ExePath</name>
+                    <state>Release\Exe</state>
+                </option>
+                <option>
+                    <name>ObjPath</name>
+                    <state>Release\Obj</state>
+                </option>
+                <option>
+                    <name>ListPath</name>
+                    <state>Release\List</state>
+                </option>
+                <option>
+                    <name>GEndianMode</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>Input description</name>
+                    <state>No specifier n, no float nor long long, no scan set, no assignment suppressing.</state>
+                </option>
+                <option>
+                    <name>Output description</name>
+                    <state>No specifier a, A, no specifier n, no float nor long long.</state>
+                </option>
+                <option>
+                    <name>GOutputBinary</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGCoreOrChip</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>GRuntimeLibSelect</name>
+                    <version>0</version>
+                    <state>2</state>
+                </option>
+                <option>
+                    <name>GRuntimeLibSelectSlave</name>
+                    <version>0</version>
+                    <state>2</state>
+                </option>
+                <option>
+                    <name>RTDescription</name>
+                    <state>Use the full configuration of the C/C++ runtime library. Full locale interface, C locale, file descriptor support, multibytes in printf and scanf, and hex floats in strtod.</state>
+                </option>
+                <option>
+                    <name>OGProductVersion</name>
+                    <state>5.50.0.51907</state>
+                </option>
+                <option>
+                    <name>OGLastSavedByProductVersion</name>
+                    <state>8.32.1.18618</state>
+                </option>
+                <option>
+                    <name>GeneralEnableMisra</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GeneralMisraVerbose</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGChipSelectEditMenu</name>
+                    <state>M46xxJHAE series	Nuvoton M46xxJHAE series</state>
+                </option>
+                <option>
+                    <name>GenLowLevelInterface</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>GEndianModeBE</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OGBufferedTerminalOutput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GenStdoutInterface</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GeneralMisraRules98</name>
+                    <version>0</version>
+                    <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
+                </option>
+                <option>
+                    <name>GeneralMisraVer</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GeneralMisraRules04</name>
+                    <version>0</version>
+                    <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
+                </option>
+                <option>
+                    <name>RTConfigPath2</name>
+                    <state>$TOOLKIT_DIR$\inc\c\DLib_Config_Full.h</state>
+                </option>
+                <option>
+                    <name>GBECoreSlave</name>
+                    <version>26</version>
+                    <state>39</state>
+                </option>
+                <option>
+                    <name>OGUseCmsis</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGUseCmsisDspLib</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GRuntimeLibThreads</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CoreVariant</name>
+                    <version>26</version>
+                    <state>39</state>
+                </option>
+                <option>
+                    <name>GFPUDeviceSlave</name>
+                    <state>M46xxJHAE series	Nuvoton M46xxJHAE series</state>
+                </option>
+                <option>
+                    <name>FPU2</name>
+                    <version>0</version>
+                    <state>4</state>
+                </option>
+                <option>
+                    <name>NrRegs</name>
+                    <version>0</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>NEON</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GFPUCoreSlave2</name>
+                    <version>26</version>
+                    <state>39</state>
+                </option>
+                <option>
+                    <name>OGCMSISPackSelectDevice</name>
+                </option>
+                <option>
+                    <name>OgLibHeap</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGLibAdditionalLocale</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGPrintfVariant</name>
+                    <version>0</version>
+                    <state>3</state>
+                </option>
+                <option>
+                    <name>OGPrintfMultibyteSupport</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OGScanfVariant</name>
+                    <version>0</version>
+                    <state>3</state>
+                </option>
+                <option>
+                    <name>OGScanfMultibyteSupport</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>GenLocaleTags</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>GenLocaleDisplayOnly</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>DSPExtension</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>TrustZone</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>TrustZoneModes</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>ICCARM</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>35</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>CCOptimizationNoSizeConstraints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCDefines</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCPreprocFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCPreprocComments</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCPreprocLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListCFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListCMnemonics</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListCMessages</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListAssFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListAssSource</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCEnableRemarks</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCDiagSuppress</name>
+                    <state>Pa082</state>
+                </option>
+                <option>
+                    <name>CCDiagRemark</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCDiagWarning</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCDiagError</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCObjPrefix</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCAllowList</name>
+                    <version>1</version>
+                    <state>11111110</state>
+                </option>
+                <option>
+                    <name>CCDebugInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IEndianMode</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IExtraOptionsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IExtraOptions</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCLangConformance</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSignedPlainChar</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCRequirePrototypes</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCDiagWarnAreErr</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCompilerRuntimeInfo</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IFpuProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OutputFile</name>
+                    <state>$FILE_BNAME$.o</state>
+                </option>
+                <option>
+                    <name>CCLibConfigHeader</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>PreInclude</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CompilerMisraOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCIncludePath2</name>
+                    <state>$PROJ_DIR$\..\..\..\..\Library\CMSIS\Include</state>
+                    <state>$PROJ_DIR$\..\..\..\..\Library\Device\Nuvoton\m460\Include</state>
+                    <state>$PROJ_DIR$\..\..\..\..\Library\StdDriver\inc</state>
+                </option>
+                <option>
+                    <name>CCStdIncCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCodeSection</name>
+                    <state>.text</state>
+                </option>
+                <option>
+                    <name>IProcessorMode2</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCOptLevel</name>
+                    <state>3</state>
+                </option>
+                <option>
+                    <name>CCOptStrategy</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCOptLevelSlave</name>
+                    <state>3</state>
+                </option>
+                <option>
+                    <name>CompilerMisraRules98</name>
+                    <version>0</version>
+                    <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
+                </option>
+                <option>
+                    <name>CompilerMisraRules04</name>
+                    <version>0</version>
+                    <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
+                </option>
+                <option>
+                    <name>CCPosIndRopi</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCPosIndRwpi</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCPosIndNoDynInit</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccLang</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccCDialect</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IccAllowVLA</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccStaticDestr</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IccCppInlineSemantics</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IccCmsis</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IccFloatSemantics</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCNoLiteralPool</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCOptStrategySlave</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCGuardCalls</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCEncSource</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCEncOutput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCEncOutputBom</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCEncInput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccExceptions2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccRTTI2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OICompilerExtraOption</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>AARM</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>10</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>AObjPrefix</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AEndian</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>ACaseSensitivity</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>MacroChars</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AWarnEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AWarnWhat</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AWarnOne</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AWarnRange1</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AWarnRange2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>ADebug</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AltRegisterNames</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ADefines</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AList</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AListHeader</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AListing</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>Includes</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacDefs</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacExps</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>MacExec</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OnlyAssed</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MultiLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>PageLengthCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>PageLength</name>
+                    <state>80</state>
+                </option>
+                <option>
+                    <name>TabSpacing</name>
+                    <state>8</state>
+                </option>
+                <option>
+                    <name>AXRef</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AXRefDefines</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AXRefInternal</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AXRefDual</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AFpuProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AOutputFile</name>
+                    <state>$FILE_BNAME$.o</state>
+                </option>
+                <option>
+                    <name>ALimitErrorsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ALimitErrorsEdit</name>
+                    <state>100</state>
+                </option>
+                <option>
+                    <name>AIgnoreStdInclude</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AUserIncludes</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AExtraOptionsCheckV2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AExtraOptionsV2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AsmNoLiteralPool</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>OBJCOPY</name>
+            <archiveVersion>0</archiveVersion>
+            <data>
+                <version>1</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OOCOutputFormat</name>
+                    <version>3</version>
+                    <state>3</state>
+                </option>
+                <option>
+                    <name>OCOutputOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OOCOutputFile</name>
+                    <state>HBI_RW.bin</state>
+                </option>
+                <option>
+                    <name>OOCCommandLineProducer</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OOCObjCopyEnable</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>CUSTOM</name>
+            <archiveVersion>3</archiveVersion>
+            <data>
+                <extensions></extensions>
+                <cmdline></cmdline>
+                <hasPrio>0</hasPrio>
+            </data>
+        </settings>
+        <settings>
+            <name>BICOMP</name>
+            <archiveVersion>0</archiveVersion>
+            <data />
+        </settings>
+        <settings>
+            <name>BUILDACTION</name>
+            <archiveVersion>1</archiveVersion>
+            <data>
+                <prebuild></prebuild>
+                <postbuild></postbuild>
+            </data>
+        </settings>
+        <settings>
+            <name>ILINK</name>
+            <archiveVersion>0</archiveVersion>
+            <data>
+                <version>22</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>IlinkLibIOConfig</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>XLinkMisraHandler</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkInputFileSlave</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkOutputFile</name>
+                    <state>HBI_RW.out</state>
+                </option>
+                <option>
+                    <name>IlinkDebugInfoEnable</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkKeepSymbols</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkRawBinaryFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkRawBinarySymbol</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkRawBinarySegment</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkRawBinaryAlign</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkDefines</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkConfigDefines</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkMapFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogInitialization</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogModule</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogSection</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogVeneer</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkIcfOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkIcfFile</name>
+                    <state>$TOOLKIT_DIR$\CONFIG\generic_cortex.icf</state>
+                </option>
+                <option>
+                    <name>IlinkIcfFileSlave</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkEnableRemarks</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkSuppressDiags</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkTreatAsRem</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkTreatAsWarn</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkTreatAsErr</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkWarningsAreErrors</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkUseExtraOptions</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkExtraOptions</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkLowLevelInterfaceSlave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkAutoLibEnable</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkAdditionalLibs</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkOverrideProgramEntryLabel</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkProgramEntryLabelSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkProgramEntryLabel</name>
+                    <state>Reset_Handler</state>
+                </option>
+                <option>
+                    <name>DoFill</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>FillerByte</name>
+                    <state>0xFF</state>
+                </option>
+                <option>
+                    <name>FillerStart</name>
+                    <state>0x0</state>
+                </option>
+                <option>
+                    <name>FillerEnd</name>
+                    <state>0x0</state>
+                </option>
+                <option>
+                    <name>CrcSize</name>
+                    <version>0</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CrcAlign</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CrcPoly</name>
+                    <state>0x11021</state>
+                </option>
+                <option>
+                    <name>CrcCompl</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CrcBitOrder</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CrcInitialValue</name>
+                    <state>0x0</state>
+                </option>
+                <option>
+                    <name>DoCrc</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkBE8Slave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkBufferedTerminalOutput</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkStdoutInterfaceSlave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CrcFullSize</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkIElfToolPostProcess</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogAutoLibSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogRedirSymbols</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogUnusedFragments</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkCrcReverseByteOrder</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkCrcUseAsInput</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptInline</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkOptExceptionsAllow</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptExceptionsForce</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkCmsis</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptMergeDuplSections</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkOptUseVfe</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptForceVfe</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkStackAnalysisEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkStackControlFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkStackCallGraphFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CrcAlgorithm</name>
+                    <version>1</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CrcUnitSize</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkThreadsSlave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkLogCallGraph</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkIcfFile_AltDefault</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkEncInput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkEncOutput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkEncOutputBom</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkHeapSelect</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkLocaleSelect</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkTrustzoneImportLibraryOut</name>
+                    <state>###Unitialized###</state>
+                </option>
+                <option>
+                    <name>OILinkExtraOption</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>IARCHIVE</name>
+            <archiveVersion>0</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>IarchiveInputs</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IarchiveOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IarchiveOutput</name>
+                    <state>###Unitialized###</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>BILINK</name>
+            <archiveVersion>0</archiveVersion>
+            <data />
+        </settings>
+    </configuration>
+    <group>
+        <name>CMSIS</name>
+        <file>
+            <name>$PROJ_DIR$\..\..\..\..\Library\Device\Nuvoton\m460\Source\IAR\startup_M460.s</name>
+        </file>
+        <file>
+            <name>$PROJ_DIR$\..\..\..\..\Library\Device\Nuvoton\m460\Source\system_m460.c</name>
+        </file>
+    </group>
+    <group>
+        <name>Library</name>
+        <file>
+            <name>$PROJ_DIR$\..\..\..\..\Library\StdDriver\src\clk.c</name>
+        </file>
+        <file>
+            <name>$PROJ_DIR$\..\..\..\..\Library\StdDriver\src\hbi.c</name>
+        </file>
+        <file>
+            <name>$PROJ_DIR$\..\..\..\..\Library\StdDriver\src\retarget.c</name>
+        </file>
+        <file>
+            <name>$PROJ_DIR$\..\..\..\..\Library\StdDriver\src\sys.c</name>
+        </file>
+        <file>
+            <name>$PROJ_DIR$\..\..\..\..\Library\StdDriver\src\uart.c</name>
+        </file>
+    </group>
+    <group>
+        <name>User</name>
+        <file>
+            <name>$PROJ_DIR$\..\main.c</name>
+        </file>
+    </group>
+</project>
diff --git a/SampleCode/StdDriver/HBI_RW_MemMap/IAR/HBI_RW.eww b/SampleCode/StdDriver/HBI_RW_MemMap/IAR/HBI_RW.eww
new file mode 100644
index 0000000..55418ad
--- /dev/null
+++ b/SampleCode/StdDriver/HBI_RW_MemMap/IAR/HBI_RW.eww
@@ -0,0 +1,10 @@
+<?xml version="1.0" encoding="iso-8859-1"?>
+
+<workspace>
+  <project>
+    <path>$WS_DIR$\HBI_RW.ewp</path>
+  </project>
+  <batchBuild/>
+</workspace>
+
+
diff --git a/SampleCode/StdDriver/HBI_RW_MemMap/Keil/HBI_RW_MemMap.uvoptx b/SampleCode/StdDriver/HBI_RW_MemMap/Keil/HBI_RW_MemMap.uvoptx
new file mode 100644
index 0000000..c9904bc
--- /dev/null
+++ b/SampleCode/StdDriver/HBI_RW_MemMap/Keil/HBI_RW_MemMap.uvoptx
@@ -0,0 +1,292 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_optx.xsd">
+
+  <SchemaVersion>1.0</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Extensions>
+    <cExt>*.c</cExt>
+    <aExt>*.s*; *.src; *.a*</aExt>
+    <oExt>*.obj; *.o</oExt>
+    <lExt>*.lib</lExt>
+    <tExt>*.txt; *.h; *.inc</tExt>
+    <pExt>*.plm</pExt>
+    <CppX>*.cpp</CppX>
+    <nMigrate>0</nMigrate>
+  </Extensions>
+
+  <DaveTm>
+    <dwLowDateTime>0</dwLowDateTime>
+    <dwHighDateTime>0</dwHighDateTime>
+  </DaveTm>
+
+  <Target>
+    <TargetName>HBI_RW_MemMap</TargetName>
+    <ToolsetNumber>0x4</ToolsetNumber>
+    <ToolsetName>ARM-ADS</ToolsetName>
+    <TargetOption>
+      <CLKADS>72000000</CLKADS>
+      <OPTTT>
+        <gFlags>1</gFlags>
+        <BeepAtEnd>1</BeepAtEnd>
+        <RunSim>0</RunSim>
+        <RunTarget>1</RunTarget>
+        <RunAbUc>0</RunAbUc>
+      </OPTTT>
+      <OPTHX>
+        <HexSelection>1</HexSelection>
+        <FlashByte>65535</FlashByte>
+        <HexRangeLowAddress>0</HexRangeLowAddress>
+        <HexRangeHighAddress>0</HexRangeHighAddress>
+        <HexOffset>0</HexOffset>
+      </OPTHX>
+      <OPTLEX>
+        <PageWidth>79</PageWidth>
+        <PageLength>66</PageLength>
+        <TabStop>8</TabStop>
+        <ListingPath>.\lst\</ListingPath>
+      </OPTLEX>
+      <ListingPage>
+        <CreateCListing>1</CreateCListing>
+        <CreateAListing>1</CreateAListing>
+        <CreateLListing>1</CreateLListing>
+        <CreateIListing>0</CreateIListing>
+        <AsmCond>1</AsmCond>
+        <AsmSymb>1</AsmSymb>
+        <AsmXref>0</AsmXref>
+        <CCond>1</CCond>
+        <CCode>0</CCode>
+        <CListInc>0</CListInc>
+        <CSymb>0</CSymb>
+        <LinkerCodeListing>0</LinkerCodeListing>
+      </ListingPage>
+      <OPTXL>
+        <LMap>1</LMap>
+        <LComments>1</LComments>
+        <LGenerateSymbols>1</LGenerateSymbols>
+        <LLibSym>1</LLibSym>
+        <LLines>1</LLines>
+        <LLocSym>1</LLocSym>
+        <LPubSym>1</LPubSym>
+        <LXref>0</LXref>
+        <LExpSel>0</LExpSel>
+      </OPTXL>
+      <OPTFL>
+        <tvExp>1</tvExp>
+        <tvExpOptDlg>0</tvExpOptDlg>
+        <IsCurrentTarget>1</IsCurrentTarget>
+      </OPTFL>
+      <CpuCode>6</CpuCode>
+      <DebugOpt>
+        <uSim>0</uSim>
+        <uTrg>1</uTrg>
+        <sLdApp>1</sLdApp>
+        <sGomain>1</sGomain>
+        <sRbreak>1</sRbreak>
+        <sRwatch>1</sRwatch>
+        <sRmem>1</sRmem>
+        <sRfunc>1</sRfunc>
+        <sRbox>1</sRbox>
+        <tLdApp>1</tLdApp>
+        <tGomain>1</tGomain>
+        <tRbreak>1</tRbreak>
+        <tRwatch>1</tRwatch>
+        <tRmem>1</tRmem>
+        <tRfunc>0</tRfunc>
+        <tRbox>1</tRbox>
+        <tRtrace>0</tRtrace>
+        <sRSysVw>1</sRSysVw>
+        <tRSysVw>1</tRSysVw>
+        <sRunDeb>0</sRunDeb>
+        <sLrtime>0</sLrtime>
+        <bEvRecOn>1</bEvRecOn>
+        <bSchkAxf>0</bSchkAxf>
+        <bTchkAxf>0</bTchkAxf>
+        <nTsel>20</nTsel>
+        <sDll></sDll>
+        <sDllPa></sDllPa>
+        <sDlgDll></sDlgDll>
+        <sDlgPa></sDlgPa>
+        <sIfile></sIfile>
+        <tDll></tDll>
+        <tDllPa></tDllPa>
+        <tDlgDll></tDlgDll>
+        <tDlgPa></tDlgPa>
+        <tIfile></tIfile>
+        <pMon>Bin\Nu_Link.dll</pMon>
+      </DebugOpt>
+      <TargetDriverDllRegistry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>UL2CM3</Key>
+          <Name>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0M460_AP_1M -FS00 -FL0100000 -FP0($$Device:M467HJHAE$Flash\M460_AP_1M.FLM))</Name>
+        </SetRegEntry>
+      </TargetDriverDllRegistry>
+      <Breakpoint/>
+      <Tracepoint>
+        <THDelay>0</THDelay>
+      </Tracepoint>
+      <DebugFlag>
+        <trace>0</trace>
+        <periodic>0</periodic>
+        <aLwin>0</aLwin>
+        <aCover>0</aCover>
+        <aSer1>0</aSer1>
+        <aSer2>0</aSer2>
+        <aPa>0</aPa>
+        <viewmode>0</viewmode>
+        <vrSel>0</vrSel>
+        <aSym>0</aSym>
+        <aTbox>0</aTbox>
+        <AscS1>0</AscS1>
+        <AscS2>0</AscS2>
+        <AscS3>0</AscS3>
+        <aSer3>0</aSer3>
+        <eProf>0</eProf>
+        <aLa>0</aLa>
+        <aPa1>0</aPa1>
+        <AscS4>0</AscS4>
+        <aSer4>0</aSer4>
+        <StkLoc>0</StkLoc>
+        <TrcWin>0</TrcWin>
+        <newCpu>0</newCpu>
+        <uProt>0</uProt>
+      </DebugFlag>
+      <LintExecutable></LintExecutable>
+      <LintConfigFile></LintConfigFile>
+      <bLintAuto>0</bLintAuto>
+      <bAutoGenD>0</bAutoGenD>
+      <LntExFlags>0</LntExFlags>
+      <pMisraName></pMisraName>
+      <pszMrule></pszMrule>
+      <pSingCmds></pSingCmds>
+      <pMultCmds></pMultCmds>
+      <pMisraNamep></pMisraNamep>
+      <pszMrulep></pszMrulep>
+      <pSingCmdsp></pSingCmdsp>
+      <pMultCmdsp></pMultCmdsp>
+    </TargetOption>
+  </Target>
+
+  <Group>
+    <GroupName>CMSIS</GroupName>
+    <tvExp>1</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>1</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\..\Library\Device\Nuvoton\m460\Source\system_m460.c</PathWithFileName>
+      <FilenameWithoutPath>system_m460.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>2</FileNumber>
+      <FileType>2</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\..\Library\Device\Nuvoton\m460\Source\ARM\startup_m460.s</PathWithFileName>
+      <FilenameWithoutPath>startup_m460.s</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>User</GroupName>
+    <tvExp>1</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>2</GroupNumber>
+      <FileNumber>3</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\main.c</PathWithFileName>
+      <FilenameWithoutPath>main.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>Library</GroupName>
+    <tvExp>1</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>4</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\..\Library\StdDriver\src\retarget.c</PathWithFileName>
+      <FilenameWithoutPath>retarget.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>5</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\..\Library\StdDriver\src\clk.c</PathWithFileName>
+      <FilenameWithoutPath>clk.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>6</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\..\Library\StdDriver\src\sys.c</PathWithFileName>
+      <FilenameWithoutPath>sys.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>7</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\..\Library\StdDriver\src\uart.c</PathWithFileName>
+      <FilenameWithoutPath>uart.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>8</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\..\Library\StdDriver\src\hbi.c</PathWithFileName>
+      <FilenameWithoutPath>hbi.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+</ProjectOpt>
diff --git a/SampleCode/StdDriver/HBI_RW_MemMap/Keil/HBI_RW_MemMap.uvprojx b/SampleCode/StdDriver/HBI_RW_MemMap/Keil/HBI_RW_MemMap.uvprojx
new file mode 100644
index 0000000..67dafb7
--- /dev/null
+++ b/SampleCode/StdDriver/HBI_RW_MemMap/Keil/HBI_RW_MemMap.uvprojx
@@ -0,0 +1,447 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_projx.xsd">
+
+  <SchemaVersion>2.1</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Targets>
+    <Target>
+      <TargetName>HBI_RW_MemMap</TargetName>
+      <ToolsetNumber>0x4</ToolsetNumber>
+      <ToolsetName>ARM-ADS</ToolsetName>
+      <pCCUsed>5060750::V5.06 update 6 (build 750)::ARMCC</pCCUsed>
+      <uAC6>0</uAC6>
+      <TargetOption>
+        <TargetCommonOption>
+          <Device>M467HJHAE</Device>
+          <Vendor>Nuvoton</Vendor>
+          <PackID>Nuvoton.NuMicro_DFP.1.3.13</PackID>
+          <PackURL>https://github.com/OpenNuvoton/cmsis-packs/raw/master/</PackURL>
+          <Cpu>IRAM(0x20000000-0x2001FFFF) IROM(0-0x7FFFF) CLOCK(84000000) CPUTYPE("Cortex-M4") FPU2</Cpu>
+          <FlashUtilSpec></FlashUtilSpec>
+          <StartupFile>undefined</StartupFile>
+          <FlashDriverDll></FlashDriverDll>
+          <DeviceId>0</DeviceId>
+          <RegisterFile></RegisterFile>
+          <MemoryEnv></MemoryEnv>
+          <Cmp></Cmp>
+          <Asm></Asm>
+          <Linker></Linker>
+          <OHString></OHString>
+          <InfinionOptionDll></InfinionOptionDll>
+          <SLE66CMisc></SLE66CMisc>
+          <SLE66AMisc></SLE66AMisc>
+          <SLE66LinkerMisc></SLE66LinkerMisc>
+          <SFDFile>SFD\Nuvoton\M481_v1.SFR</SFDFile>
+          <bCustSvd>0</bCustSvd>
+          <UseEnv>0</UseEnv>
+          <BinPath></BinPath>
+          <IncludePath></IncludePath>
+          <LibPath></LibPath>
+          <RegisterFilePath></RegisterFilePath>
+          <DBRegisterFilePath></DBRegisterFilePath>
+          <TargetStatus>
+            <Error>0</Error>
+            <ExitCodeStop>0</ExitCodeStop>
+            <ButtonStop>0</ButtonStop>
+            <NotGenerated>0</NotGenerated>
+            <InvalidFlash>1</InvalidFlash>
+          </TargetStatus>
+          <OutputDirectory>.\obj\</OutputDirectory>
+          <OutputName>HBI_RW_MemMap</OutputName>
+          <CreateExecutable>1</CreateExecutable>
+          <CreateLib>0</CreateLib>
+          <CreateHexFile>0</CreateHexFile>
+          <DebugInformation>1</DebugInformation>
+          <BrowseInformation>1</BrowseInformation>
+          <ListingPath>.\lst\</ListingPath>
+          <HexFormatSelection>1</HexFormatSelection>
+          <Merge32K>0</Merge32K>
+          <CreateBatchFile>0</CreateBatchFile>
+          <BeforeCompile>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopU1X>0</nStopU1X>
+            <nStopU2X>0</nStopU2X>
+          </BeforeCompile>
+          <BeforeMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopB1X>0</nStopB1X>
+            <nStopB2X>0</nStopB2X>
+          </BeforeMake>
+          <AfterMake>
+            <RunUserProg1>1</RunUserProg1>
+            <RunUserProg2>1</RunUserProg2>
+            <UserProg1Name>fromelf --bin ".\obj\@L.axf" --output ".\obj\@L.bin"</UserProg1Name>
+            <UserProg2Name>fromelf --text -c ".\obj\@L.axf" --output ".\obj\@L.txt"</UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopA1X>0</nStopA1X>
+            <nStopA2X>0</nStopA2X>
+          </AfterMake>
+          <SelectedForBatchBuild>1</SelectedForBatchBuild>
+          <SVCSIdString></SVCSIdString>
+        </TargetCommonOption>
+        <CommonProperty>
+          <UseCPPCompiler>0</UseCPPCompiler>
+          <RVCTCodeConst>0</RVCTCodeConst>
+          <RVCTZI>0</RVCTZI>
+          <RVCTOtherData>0</RVCTOtherData>
+          <ModuleSelection>0</ModuleSelection>
+          <IncludeInBuild>1</IncludeInBuild>
+          <AlwaysBuild>0</AlwaysBuild>
+          <GenerateAssemblyFile>0</GenerateAssemblyFile>
+          <AssembleAssemblyFile>0</AssembleAssemblyFile>
+          <PublicsOnly>0</PublicsOnly>
+          <StopOnExitCode>3</StopOnExitCode>
+          <CustomArgument></CustomArgument>
+          <IncludeLibraryModules></IncludeLibraryModules>
+          <ComprImg>1</ComprImg>
+        </CommonProperty>
+        <DllOption>
+          <SimDllName>SARMCM3.DLL</SimDllName>
+          <SimDllArguments></SimDllArguments>
+          <SimDlgDll>DARMCM1.DLL</SimDlgDll>
+          <SimDlgDllArguments></SimDlgDllArguments>
+          <TargetDllName>SARMCM3.DLL</TargetDllName>
+          <TargetDllArguments></TargetDllArguments>
+          <TargetDlgDll>TARMCM1.DLL</TargetDlgDll>
+          <TargetDlgDllArguments></TargetDlgDllArguments>
+        </DllOption>
+        <DebugOption>
+          <OPTHX>
+            <HexSelection>1</HexSelection>
+            <HexRangeLowAddress>0</HexRangeLowAddress>
+            <HexRangeHighAddress>0</HexRangeHighAddress>
+            <HexOffset>0</HexOffset>
+            <Oh166RecLen>16</Oh166RecLen>
+          </OPTHX>
+        </DebugOption>
+        <Utilities>
+          <Flash1>
+            <UseTargetDll>1</UseTargetDll>
+            <UseExternalTool>0</UseExternalTool>
+            <RunIndependent>0</RunIndependent>
+            <UpdateFlashBeforeDebugging>1</UpdateFlashBeforeDebugging>
+            <Capability>1</Capability>
+            <DriverSelection>4107</DriverSelection>
+          </Flash1>
+          <bUseTDR>1</bUseTDR>
+          <Flash2>Bin\Nu_Link.dll</Flash2>
+          <Flash3>"" ()</Flash3>
+          <Flash4></Flash4>
+          <pFcarmOut></pFcarmOut>
+          <pFcarmGrp></pFcarmGrp>
+          <pFcArmRoot></pFcArmRoot>
+          <FcArmLst>0</FcArmLst>
+        </Utilities>
+        <TargetArmAds>
+          <ArmAdsMisc>
+            <GenerateListings>0</GenerateListings>
+            <asHll>1</asHll>
+            <asAsm>1</asAsm>
+            <asMacX>1</asMacX>
+            <asSyms>1</asSyms>
+            <asFals>1</asFals>
+            <asDbgD>1</asDbgD>
+            <asForm>1</asForm>
+            <ldLst>0</ldLst>
+            <ldmm>1</ldmm>
+            <ldXref>1</ldXref>
+            <BigEnd>0</BigEnd>
+            <AdsALst>1</AdsALst>
+            <AdsACrf>1</AdsACrf>
+            <AdsANop>0</AdsANop>
+            <AdsANot>0</AdsANot>
+            <AdsLLst>1</AdsLLst>
+            <AdsLmap>1</AdsLmap>
+            <AdsLcgr>0</AdsLcgr>
+            <AdsLsym>1</AdsLsym>
+            <AdsLszi>1</AdsLszi>
+            <AdsLtoi>1</AdsLtoi>
+            <AdsLsun>0</AdsLsun>
+            <AdsLven>0</AdsLven>
+            <AdsLsxf>0</AdsLsxf>
+            <RvctClst>1</RvctClst>
+            <GenPPlst>1</GenPPlst>
+            <AdsCpuType>"Cortex-M4"</AdsCpuType>
+            <RvctDeviceName></RvctDeviceName>
+            <mOS>0</mOS>
+            <uocRom>0</uocRom>
+            <uocRam>0</uocRam>
+            <hadIROM>1</hadIROM>
+            <hadIRAM>1</hadIRAM>
+            <hadXRAM>0</hadXRAM>
+            <uocXRam>0</uocXRam>
+            <RvdsVP>2</RvdsVP>
+            <RvdsMve>0</RvdsMve>
+            <hadIRAM2>0</hadIRAM2>
+            <hadIROM2>0</hadIROM2>
+            <StupSel>8</StupSel>
+            <useUlib>1</useUlib>
+            <EndSel>0</EndSel>
+            <uLtcg>0</uLtcg>
+            <nSecure>0</nSecure>
+            <RoSelD>3</RoSelD>
+            <RwSelD>3</RwSelD>
+            <CodeSel>0</CodeSel>
+            <OptFeed>0</OptFeed>
+            <NoZi1>0</NoZi1>
+            <NoZi2>0</NoZi2>
+            <NoZi3>0</NoZi3>
+            <NoZi4>0</NoZi4>
+            <NoZi5>0</NoZi5>
+            <Ro1Chk>0</Ro1Chk>
+            <Ro2Chk>0</Ro2Chk>
+            <Ro3Chk>0</Ro3Chk>
+            <Ir1Chk>1</Ir1Chk>
+            <Ir2Chk>0</Ir2Chk>
+            <Ra1Chk>0</Ra1Chk>
+            <Ra2Chk>0</Ra2Chk>
+            <Ra3Chk>0</Ra3Chk>
+            <Im1Chk>1</Im1Chk>
+            <Im2Chk>0</Im2Chk>
+            <OnChipMemories>
+              <Ocm1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm1>
+              <Ocm2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm2>
+              <Ocm3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm3>
+              <Ocm4>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm4>
+              <Ocm5>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm5>
+              <Ocm6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm6>
+              <IRAM>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x20000</Size>
+              </IRAM>
+              <IROM>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x80000</Size>
+              </IROM>
+              <XRAM>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </XRAM>
+              <OCR_RVCT1>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT1>
+              <OCR_RVCT2>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT2>
+              <OCR_RVCT3>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT3>
+              <OCR_RVCT4>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x100000</Size>
+              </OCR_RVCT4>
+              <OCR_RVCT5>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT5>
+              <OCR_RVCT6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT6>
+              <OCR_RVCT7>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT7>
+              <OCR_RVCT8>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT8>
+              <OCR_RVCT9>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x4000</Size>
+              </OCR_RVCT9>
+              <OCR_RVCT10>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT10>
+            </OnChipMemories>
+            <RvctStartVector></RvctStartVector>
+          </ArmAdsMisc>
+          <Cads>
+            <interw>1</interw>
+            <Optim>3</Optim>
+            <oTime>0</oTime>
+            <SplitLS>0</SplitLS>
+            <OneElfS>1</OneElfS>
+            <Strict>0</Strict>
+            <EnumInt>0</EnumInt>
+            <PlainCh>0</PlainCh>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <wLevel>0</wLevel>
+            <uThumb>0</uThumb>
+            <uSurpInc>0</uSurpInc>
+            <uC99>0</uC99>
+            <uGnu>0</uGnu>
+            <useXO>0</useXO>
+            <v6Lang>1</v6Lang>
+            <v6LangP>1</v6LangP>
+            <vShortEn>1</vShortEn>
+            <vShortWch>1</vShortWch>
+            <v6Lto>0</v6Lto>
+            <v6WtE>0</v6WtE>
+            <v6Rtti>0</v6Rtti>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath>..\..\..\..\Library\Device\Nuvoton\M460\Include;..\..\..\..\Library\CMSIS\Include;..\..\..\..\Library\StdDriver\inc</IncludePath>
+            </VariousControls>
+          </Cads>
+          <Aads>
+            <interw>1</interw>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <thumb>1</thumb>
+            <SplitLS>0</SplitLS>
+            <SwStkChk>0</SwStkChk>
+            <NoWarn>0</NoWarn>
+            <uSurpInc>0</uSurpInc>
+            <useXO>0</useXO>
+            <uClangAs>0</uClangAs>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Aads>
+          <LDads>
+            <umfTarg>0</umfTarg>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <noStLib>0</noStLib>
+            <RepFail>1</RepFail>
+            <useFile>0</useFile>
+            <TextAddressRange>0x00000000</TextAddressRange>
+            <DataAddressRange>0x20000000</DataAddressRange>
+            <pXoBase></pXoBase>
+            <ScatterFile></ScatterFile>
+            <IncludeLibs></IncludeLibs>
+            <IncludeLibsPath></IncludeLibsPath>
+            <Misc>--map --first='startup_M460.o(RESET)' --datacompressor=off --info=inline --entry Reset_Handler</Misc>
+            <LinkerInputFile></LinkerInputFile>
+            <DisabledWarnings></DisabledWarnings>
+          </LDads>
+        </TargetArmAds>
+      </TargetOption>
+      <Groups>
+        <Group>
+          <GroupName>CMSIS</GroupName>
+          <Files>
+            <File>
+              <FileName>system_m460.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\..\Library\Device\Nuvoton\m460\Source\system_m460.c</FilePath>
+            </File>
+            <File>
+              <FileName>startup_m460.s</FileName>
+              <FileType>2</FileType>
+              <FilePath>..\..\..\..\Library\Device\Nuvoton\m460\Source\ARM\startup_m460.s</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>User</GroupName>
+          <Files>
+            <File>
+              <FileName>main.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\main.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Library</GroupName>
+          <Files>
+            <File>
+              <FileName>retarget.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\..\Library\StdDriver\src\retarget.c</FilePath>
+            </File>
+            <File>
+              <FileName>clk.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\..\Library\StdDriver\src\clk.c</FilePath>
+            </File>
+            <File>
+              <FileName>sys.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\..\Library\StdDriver\src\sys.c</FilePath>
+            </File>
+            <File>
+              <FileName>uart.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\..\Library\StdDriver\src\uart.c</FilePath>
+            </File>
+            <File>
+              <FileName>hbi.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\..\Library\StdDriver\src\hbi.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+      </Groups>
+    </Target>
+  </Targets>
+
+  <RTE>
+    <apis/>
+    <components/>
+    <files/>
+  </RTE>
+
+</Project>
diff --git a/SampleCode/StdDriver/HBI_RW_MemMap/Keil/Nu_Link_Driver.ini b/SampleCode/StdDriver/HBI_RW_MemMap/Keil/Nu_Link_Driver.ini
new file mode 100644
index 0000000..d895be1
--- /dev/null
+++ b/SampleCode/StdDriver/HBI_RW_MemMap/Keil/Nu_Link_Driver.ini
@@ -0,0 +1,1144 @@
+[Version]
+Nu_LinkVersion=V5.20
+[ChipSelect]
+;ChipName=<NUC1xx|M05x|N572>
+ChipName=M460
+[NUC1xx]
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=1
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=NUC100_AP_128.FLM
+IOVoltage=3300
+EnableLog=0
+Connect=0
+MemAccessWhileRun=0
+[N572]
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=1
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x2000
+ProgramAlgorithm=N572F064.FLM
+IOVoltage=3300
+EnableLog=0
+Connect=0
+MemAccessWhileRun=0
+[M05x]
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=1
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=M0516_AP_64.FLM
+IOVoltage=3300
+EnableLog=0
+Connect=0
+MemAccessWhileRun=0
+[General]
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=1
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=
+IOVoltage=3300
+TargetName=General
+EnableLog=0
+Connect=0
+MemAccessWhileRun=0
+[Process]
+ProcessID=0x000025b0
+ProcessCreationTime_L=0x07718d2f
+ProcessCreationTime_H=0x01d838da
+NuLinkID=0x7788b9b9
+NuLinkID0=0x7788b9b9
+NuLinkIDs_Count=0x00000001
+DisableFirmwareUpdate=0
+[NUC2xx]
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=1
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=NUC200_AP_128.FLM
+EnableLog=0
+Connect=0
+MemAccessWhileRun=0
+[N512]
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=1
+IOVoltage=3300
+FlashSelect=APROM(LDROM invisiable)
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=N512_AP_64.FLM
+EnableLog=0
+Connect=0
+MemAccessWhileRun=0
+[Nano100]
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=1
+IOVoltage=3300
+FlashSelect=APROM(LDROM invisiable)
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=Nano100_AP_64.FLM
+EnableLog=0
+Connect=0
+MemAccessWhileRun=0
+[Mini51]
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=1
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=Mini51_AP_16.FLM
+EnableLog=0
+Connect=0
+MemAccessWhileRun=0
+[ISD9xxx]
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=1
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x3000
+ProgramAlgorithm=ISD9100_AP_145.FLM
+TargetName=ISD9xxx
+EnableLog=0
+Connect=0
+MemAccessWhileRun=0
+[NUC4xx]
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=1
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=NUC400_AP_512.FLM
+Connect=0
+MemAccessWhileRun=0
+TraceConf0=0x00000002
+TraceConf1=0x014fb180
+TraceConf2=0x00000800
+TraceConf3=0x00000000
+TraceConf4=0x00000001
+TraceConf5=0x00000000
+[AU9xxx]
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=1
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=AU9100_AP_145.FLM
+Connect=0
+MemAccessWhileRun=0
+[NM1500]
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=1
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=NM1500_AP_128.FLM
+Connect=0
+MemAccessWhileRun=0
+[M451]
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=M451_AP_256.FLM
+Connect=0
+MemAccessWhileRun=0
+[ISD9300]
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=1
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=ISD9300_AP_145.FLM
+Connect=0
+MemAccessWhileRun=0
+[M0518]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=M0518_AP_64.FLM
+[M0519]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=M0519_AP_128.FLM
+[N570]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=N570_AP_64.FLM
+[N571]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x2000
+ProgramAlgorithm=N571E000.FLM
+[N575]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=N575_AP_145.FLM
+[N576]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=N576_AP_145.FLM
+[Nano103]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=Nano103_AP_64.FLM
+[NM1120]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=NM1120_AP_29_5.FLM
+[NM1200]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=NM1200_AP_8.FLM
+[NM1320]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=NM1320_AP_32.FLM
+[NM1330]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=NM1330_AP_64.FLM
+[NM1820]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=NM1820_AP_17_5.FLM
+[NUC029]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=NUC029_AP_16.FLM
+[NUC505]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=NUC505_SPIFLASH.FLM
+[ISD9000]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=ISD9000_AP_64.FLM
+[M0564]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x2000
+ProgramAlgorithm=M0564_AP_256.FLM
+[M481]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x00004000
+ProgramAlgorithm=M481_AP_512.FLM
+TraceConf0=0x00000002
+TraceConf1=0x00b71b00
+TraceConf2=0x00000800
+TraceConf3=0x00000000
+TraceConf4=0x00000001
+TraceConf5=0x00000000
+[NUC121]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=NUC121_AP_32.FLM
+[Autodetect]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=
+[I91500]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=I91500_AP_64.FLM
+[I9200]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=I9200_AP_128.FLM
+[I94000]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=I94000_AP_512.FLM
+[I96000]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+Erase=2
+Program=0
+Verify=0
+ResetAndRun=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x8000
+ProgramAlgorithm=
+[KM1M7]
+Connect=0
+Reset=Autodetect
+MaxClock=4MHz
+MemoryVerify=0
+IOVoltage=5000
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x00004000
+ProgramAlgorithm=KM1M7AFxxx_I.FLM
+ProgramAlgorithm1=KM1M7AFxxx_D.FLM
+TraceConf0=0x00000002
+TraceConf1=0x00b71b00
+TraceConf2=0x00000800
+TraceConf3=0x00000000
+TraceConf4=0x00000001
+TraceConf5=0x00000000
+EnableKeyfile=0
+Keycode0=0xFFFFFFFF
+Keycode1=0xFFFFFFFF
+Keycode2=0xFFFFFFFF
+Keycode3=0xFFFFFFFF
+[M030G]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+DisableTimeoutDetect=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=M030G_AP_64.FLM
+[M031]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Bank=0
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=M031_AP_128.FLM
+[M071]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x2000
+ProgramAlgorithm=M071_AP_128.FLM
+[M0A21]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=M0A21_AP_32.FLM
+[M2351]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=M2351_AP_512.FLM
+TraceConf0=0x00000002
+TraceConf1=0x00b71b00
+TraceConf2=0x00000800
+TraceConf3=0x00000000
+TraceConf4=0x00000001
+TraceConf5=0x00000000
+[M2354]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Bank=0
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+CheckDPM=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=M2354_AP_1M.FLM
+TraceConf0=0x00000002
+TraceConf1=0x00b71b00
+TraceConf2=0x00000800
+TraceConf3=0x00000000
+TraceConf4=0x00000001
+TraceConf5=0x00000000
+[M251]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x2000
+ProgramAlgorithm=M251_AP_192.FLM
+[M261]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=M261_AP_512.FLM
+TraceConf0=0x00000002
+TraceConf1=0x00b71b00
+TraceConf2=0x00000800
+TraceConf3=0x00000000
+TraceConf4=0x00000001
+TraceConf5=0x00000000
+[M460]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Bank=0
+SPIM=0
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x8000
+ProgramAlgorithm=M460_AP_1M.FLM
+ProgramAlgorithm1=M460_SPIM_AP_1M.FLM
+TraceConf0=0x00000002
+TraceConf1=0x00b71b00
+TraceConf2=0x00000800
+TraceConf3=0x00000000
+TraceConf4=0x00000001
+TraceConf5=0x00000000
+SPIMOption=0xAD000000
+[M471]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Bank=0
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=M471_AP_512.FLM
+TraceConf0=0x00000002
+TraceConf1=0x00b71b00
+TraceConf2=0x00000800
+TraceConf3=0x00000000
+TraceConf4=0x00000001
+TraceConf5=0x00000000
+[M479]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=M479_AP_256.FLM
+[M480LD]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=M480LD_AP_256.FLM
+[Mini57]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=Mini57_AP_29_5.FLM
+[MR63]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=1
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=MR63_AP_512.FLM
+TraceConf0=0x00000002
+TraceConf1=0x00b71b00
+TraceConf2=0x00000800
+TraceConf3=0x00000000
+TraceConf4=0x00000001
+TraceConf5=0x00000000
+[N32F030]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=N32F030_AP_64.FLM
+[N569]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=N569_AP_64.FLM
+[N574]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=N574_AP_512.FLM
+[NDA102]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=NDA102_AP_29_5.FLM
+[NM1230]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=NM1230_AP_64.FLM
+[NM1240]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=NM1240_AP_64.FLM
+[NM1810]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x800
+ProgramAlgorithm=NM1810_AP_29_5.FLM
+[NPCX]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=0
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x4000
+ProgramAlgorithm=NPCX_AP_512.FLM
+[NUC126]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x2000
+ProgramAlgorithm=NUC126_AP_256.FLM
+[NUC1311]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=NUC1311_AP_64.FLM
+[TF5100]
+Connect=0
+Reset=Autodetect
+MaxClock=1MHz
+MemoryVerify=0
+IOVoltage=3300
+FlashSelect=APROM
+Erase=1
+Program=1
+Verify=1
+ResetAndRun=0
+EnableFlashBreakpoint=1
+EnableLog=0
+MemAccessWhileRun=0
+RAMForAlgorithmStart=0x20000000
+RAMForAlgorithmSize=0x1000
+ProgramAlgorithm=TF5100_AP_64.FLM
diff --git a/SampleCode/StdDriver/HBI_RW_MemMap/main.c b/SampleCode/StdDriver/HBI_RW_MemMap/main.c
new file mode 100644
index 0000000..eae17ad
--- /dev/null
+++ b/SampleCode/StdDriver/HBI_RW_MemMap/main.c
@@ -0,0 +1,264 @@
+/**************************************************************************//**
+ * @file     main.c
+ * @version  V1.00
+ * @brief    Show FMC read Flash IDs, erase, read, and write function
+ *
+ * @copyright SPDX-License-Identifier: Apache-2.0
+ * @copyright Copyright (C) 2020 Nuvoton Technology Corp. All rights reserved.
+*****************************************************************************/
+#include <stdio.h>
+
+#include "NuMicro.h"
+
+/* HBI Multi Function Pin selection */
+#define HBI_MFP_SELECT  0    /* default MFP setting */
+
+/* HyperRAM memory mapping address*/
+#define HYPER_RAM_MEM_MAP 0x0A000000
+
+
+void HBI_IRQHandler(void)
+{
+
+    if((HBI->INTSTS & HBI_INTSTS_OPDONE_Msk) == HBI_INTSTS_OPDONE_Msk)
+    {
+        HBI->INTSTS |= HBI_INTSTS_OPDONE_Msk;
+    }
+
+    if((HBI->INTSTS & HBI_INTSTS_OPDONE_Msk) == HBI_INTSTS_OPDONE_Msk)
+    {
+        HBI->INTSTS |= HBI_INTSTS_OPDONE_Msk;
+        printf("clear done flag fail ! \n");
+    }
+
+}
+
+void SYS_Init(void)
+{
+    /*---------------------------------------------------------------------------------------------------------*/
+    /* Init System Clock                                                                                       */
+    /*---------------------------------------------------------------------------------------------------------*/
+
+    /* Set PCLK0 and PCLK1 to HCLK/2 */
+    CLK->PCLKDIV = (CLK_PCLKDIV_APB0DIV_DIV2 | CLK_PCLKDIV_APB1DIV_DIV2);
+
+    /* Set core clock to 200MHz */
+    CLK_SetCoreClock(200000000);
+
+    /* Enable all GPIO clock */
+    CLK->AHBCLK0 |= CLK_AHBCLK0_GPACKEN_Msk | CLK_AHBCLK0_GPBCKEN_Msk | CLK_AHBCLK0_GPCCKEN_Msk | CLK_AHBCLK0_GPDCKEN_Msk |
+                    CLK_AHBCLK0_GPECKEN_Msk | CLK_AHBCLK0_GPFCKEN_Msk | CLK_AHBCLK0_GPGCKEN_Msk | CLK_AHBCLK0_GPHCKEN_Msk;
+    CLK->AHBCLK1 |= CLK_AHBCLK1_GPICKEN_Msk | CLK_AHBCLK1_GPJCKEN_Msk;
+
+    /* Enable UART0 module clock */
+    CLK_EnableModuleClock(UART0_MODULE);
+
+    /* Enable HBI module clock */
+    CLK_EnableModuleClock(HBI_MODULE);
+
+    /* Select UART0 module clock source as HIRC and UART0 module clock divider as 1 */
+    CLK_SetModuleClock(UART0_MODULE, CLK_CLKSEL1_UART0SEL_HIRC, CLK_CLKDIV0_UART0(1));
+
+    /*---------------------------------------------------------------------------------------------------------*/
+    /* Init I/O Multi-function                                                                                 */
+    /*---------------------------------------------------------------------------------------------------------*/
+
+    /* Set multi-function pins for UART0 RXD and TXD */
+    SET_UART0_RXD_PB12();
+    SET_UART0_TXD_PB13();
+
+    /* Set multi-function pins for HBI */
+#if HBI_MFP_SELECT
+
+    SET_HBI_D0_PG11();
+    SET_HBI_D1_PG12();
+    SET_HBI_D2_PC0();
+    SET_HBI_D3_PG10();
+    SET_HBI_D4_PG9();
+    SET_HBI_D5_PG13();
+    SET_HBI_D6_PG14();
+    SET_HBI_D7_PG15();
+
+    SET_HBI_RWDS_PC1();
+    SET_HBI_nRESET_PC2();
+    SET_HBI_nCS_PC3();
+    SET_HBI_CK_PC4();
+    SET_HBI_nCK_PC5();
+
+#else
+
+    SET_HBI_D0_PJ6();
+    SET_HBI_D1_PJ5();
+    SET_HBI_D2_PJ4();
+    SET_HBI_D3_PJ3();
+    SET_HBI_D4_PH15();
+    SET_HBI_D5_PD7();
+    SET_HBI_D6_PD6();
+    SET_HBI_D7_PD5();
+
+    SET_HBI_RWDS_PH14();
+    SET_HBI_nRESET_PJ2();
+    SET_HBI_nCS_PJ7();
+    SET_HBI_CK_PH13();
+    SET_HBI_nCK_PH12();
+
+#endif
+
+    /* Enable HBI interrupt */
+    HBI_ENABLE_INT;
+    NVIC_EnableIRQ(HBI_IRQn);
+}
+
+void UART0_Init(void)
+{
+
+    /* Configure UART0 and set UART0 baud rate */
+    UART_Open(UART0, 115200);
+}
+
+
+
+static int32_t Clear4Bytes(uint32_t u32StartAddr)
+{
+    outp32(u32StartAddr, 0);
+    return 0;
+}
+
+static int32_t ClearHyperRAM(uint32_t u32StartAddr, uint32_t u32EndAddr)
+{
+    uint32_t u32Data, i;
+
+    for(i = u32StartAddr; i < u32EndAddr; i+=4)
+    {
+        if( Clear4Bytes(i) < 0 )
+        {
+            return -1;
+        }
+        u32Data = inp32(i);
+        if(u32Data != 0)
+        {
+            printf("ClearHyperRAM fail!! Read address:0x%08x  data::0x%08x  expect: 0\n",  i, u32Data);
+            return -1;
+        }
+    }
+
+    return 0;
+}
+
+int main()
+{
+    uint32_t i, u32Data, u32PatCnt;
+    uint32_t u32StartAddr, u32EndAddr;
+    uint32_t u32BitPattern;
+    uint16_t u16BitPattern;
+    uint8_t u8BitPattern;
+    uint32_t au32Pat[5] = {0x12345678, 0x5a5a5a5a, 0xa5a5a5a5, 0xFFFFFFFF, 0x9abcdef1};
+
+
+    SYS_UnlockReg();                   /* Unlock register lock protect */
+
+    SYS_Init();                        /* Init System, IP clock and multi-function I/O */
+
+    UART0_Init();                      /* Initialize UART0 */
+
+    printf("+------------------------------------------+\n");
+    printf("|    M460 HyperBus Interface Sample Code   |\n");
+    printf("+------------------------------------------+\n");
+
+    /* Memory max space 64MBits --> 8Mbytes --> 0x800000 */
+    u32StartAddr = HYPER_RAM_MEM_MAP;
+    u32EndAddr   = u32StartAddr+0x1000;
+
+    for(u32PatCnt = 0; u32PatCnt < 5; u32PatCnt++)
+    {
+        printf("======= Pattern Round[%d] Test Start! ======= \n", u32PatCnt);
+        u32BitPattern = au32Pat[u32PatCnt];
+        u16BitPattern = u32BitPattern >> 16;
+        u8BitPattern  = u16BitPattern >> 8;
+
+        printf("Test Pattern 32 bits: 0x%08x\n", u32BitPattern);
+        printf("             16 bits: 0x%08x\n", u16BitPattern);
+        printf("              8 bits: 0x%08x\n", u8BitPattern);
+
+        /* Clear HyperRAM */
+        if( ClearHyperRAM(u32StartAddr, u32EndAddr) < 0 )
+            return -1;
+
+        /* Fill 4 Byte pattern to HyperRAM */
+        printf("4 Byte Write test .....\n");
+        for(i = u32StartAddr; i < u32EndAddr; i+=4)
+        {
+            outp32(i, u32BitPattern);
+        }
+
+        /* Read 4 Byte pattern to check */
+        for(i = u32StartAddr; i < u32EndAddr; i+=4)
+        {
+            u32Data = inp32(i);
+            if(u32Data != u32BitPattern)
+            {
+                printf("line(%d) [FAIL] Read address:0x%08x  data::0x%08x  expect:0x%08x \n", __LINE__,i,  u32Data, u32BitPattern);
+                return -1;
+            }
+        }
+        printf("4 Byte Write test Done!!\n");
+
+        /* Clear HyperRAM */
+        if( ClearHyperRAM(u32StartAddr, u32EndAddr) < 0 )
+            return -1;
+
+        /* Fill 2 Byte pattern to HyperRAM */
+        printf("2 Byte Write test .....\n");
+        for(i = u32StartAddr; i < u32EndAddr; i+=2)
+        {
+            outp16(i, u16BitPattern);
+        }
+
+        /* Read 2 Byte pattern to check */
+        for(i = u32StartAddr; i < u32EndAddr; i+=2)
+        {
+            u32Data = inp16(i);
+
+            if(u32Data != u16BitPattern)
+            {
+                printf("line(%d) [FAIL] Read address:0x%08x  data::0x%08x  expect:0x%08x \n", __LINE__,i,  u32Data, u16BitPattern);
+                return -1;
+            }
+        }
+        printf("2 Byte Write test Done!!\n");
+
+        /* Clear HyperRAM */
+        if( ClearHyperRAM(u32StartAddr, u32EndAddr) < 0 )
+            return -1;
+
+        /* Fill 1 Byte pattern to HyperRAM */
+        printf("1 Byte Write test .....\n");
+        for(i = u32StartAddr; i < u32EndAddr; i+=1)
+        {
+            outp8(i, u8BitPattern);
+        }
+
+        /* Read 1 Byte pattern to check */
+        for(i = u32StartAddr; i < u32EndAddr; i+=1)
+        {
+            u32Data = inp8(i);
+            if(u32Data != u8BitPattern)
+            {
+                printf("line(%d) [FAIL] Read address:0x%08x  data::0x%08x  expect:0x%08x \n", __LINE__,i,  u32Data,  (u8BitPattern<<8|u8BitPattern));
+                return -1;
+            }
+        }
+        printf("1 Byte Write test Done!!\n");
+
+        /* Clear HyperRAM */
+        if( ClearHyperRAM(u32StartAddr, u32EndAddr) < 0 )
+            return -1;
+
+        printf("======= Pattern Round[%d] Test Pass! ======= \n", u32PatCnt);
+
+    }
+
+    printf("\nHyperBus Interface Sample Code Completed.\n");
+
+    while (1);
+}
diff --git a/SampleCode/StdDriver/SPIM_CIPHER/Keil/Nu_Link_Driver.ini b/SampleCode/StdDriver/SPIM_CIPHER/Keil/Nu_Link_Driver.ini
index bd12dcf..9db0ddc 100644
--- a/SampleCode/StdDriver/SPIM_CIPHER/Keil/Nu_Link_Driver.ini
+++ b/SampleCode/StdDriver/SPIM_CIPHER/Keil/Nu_Link_Driver.ini
@@ -1,5 +1,5 @@
 [Version]
-Nu_LinkVersion=V5.19
+Nu_LinkVersion=V5.20
 [ChipSelect]
 ;ChipName=<NUC1xx|M05x|N572>
 ChipName=M460
@@ -70,11 +70,11 @@ EnableLog=0
 Connect=0
 MemAccessWhileRun=0
 [Process]
-ProcessID=0x00002bd4
-ProcessCreationTime_L=0xdda0f319
-ProcessCreationTime_H=0x01d7e68b
-NuLinkID=0x1800158e
-NuLinkID0=0x1800158e
+ProcessID=0x00003ed0
+ProcessCreationTime_L=0x567613db
+ProcessCreationTime_H=0x01d838de
+NuLinkID=0x7788b9b9
+NuLinkID0=0x7788b9b9
 NuLinkIDs_Count=0x00000001
 DisableFirmwareUpdate=0
 [NUC2xx]
@@ -907,6 +907,7 @@ TraceConf2=0x00000800
 TraceConf3=0x00000000
 TraceConf4=0x00000001
 TraceConf5=0x00000000
+SPIMOption=0xAD000000
 [M471]
 Connect=0
 Reset=Autodetect
diff --git a/SampleCode/StdDriver/SPIM_CIPHER/main.c b/SampleCode/StdDriver/SPIM_CIPHER/main.c
index 575ac68..4a7e7b3 100644
--- a/SampleCode/StdDriver/SPIM_CIPHER/main.c
+++ b/SampleCode/StdDriver/SPIM_CIPHER/main.c
@@ -12,6 +12,7 @@
 #include "NuMicro.h"
 
 // #define HCLK_192MHZ
+#define MFP_SELECT                  0            /* Multi-function pin select */
 
 #define SPIM_KEY_1                  0x391e9055   /* SPIM cipher key word 1. User defined. */
 #define SPIM_KEY_2                  0xf15da090   /* SPIM cipher key word 2. User defined. */
@@ -61,6 +62,7 @@ void SYS_Init(void)
     SET_UART0_RXD_PB12();
     SET_UART0_TXD_PB13();
 
+#if MFP_SELECT
     /* Init SPIM multi-function pins, MOSI(PE.2), MISO(PE.3), CLK(PE.4), SS(PE.5), D3(PE.6), and D2(PE.7) */
     SET_SPIM_MOSI_PE2();
     SET_SPIM_MISO_PE3();
@@ -76,6 +78,25 @@ void SYS_Init(void)
                   (0x1<<GPIO_SLEWCTL_HSREN2_Pos) | (0x1<<GPIO_SLEWCTL_HSREN3_Pos) |
                   (0x1<<GPIO_SLEWCTL_HSREN4_Pos) | (0x1<<GPIO_SLEWCTL_HSREN5_Pos) |
                   (0x1<<GPIO_SLEWCTL_HSREN6_Pos) | (0x1<<GPIO_SLEWCTL_HSREN7_Pos);
+#else
+    /* Init SPIM multi-function pins, MOSI(PJ.1), MISO(PI.13), CLK(PJ.0), SS(PI.12), D3(PI.15), and D2(PI.14) */
+    SET_SPIM_MOSI_PJ1();
+    SET_SPIM_MISO_PI13();
+    SET_SPIM_CLK_PJ0();
+    SET_SPIM_SS_PI12();
+    SET_SPIM_D3_PI15();
+    SET_SPIM_D2_PI14();
+
+    PJ->SMTEN |= GPIO_SMTEN_SMTEN0_Msk;
+
+    /* Set SPIM I/O pins as high slew rate up to 80 MHz. */
+    PI->SLEWCTL = (PE->SLEWCTL & 0x0CFFFFFF) |
+                  (0x1<<GPIO_SLEWCTL_HSREN12_Pos) | (0x1<<GPIO_SLEWCTL_HSREN14_Pos) |
+                  (0x1<<GPIO_SLEWCTL_HSREN15_Pos) ;
+    PJ->SLEWCTL = (PE->SLEWCTL & 0xF3FFFFF0) |
+                  (0x1<<GPIO_SLEWCTL_HSREN0_Pos) | (0x1<<GPIO_SLEWCTL_HSREN1_Pos) |
+                  (0x1<<GPIO_SLEWCTL_HSREN13_Pos) ;
+#endif
 
 }
 
diff --git a/SampleCode/StdDriver/SPIM_DMA_RW/Keil/Nu_Link_Driver.ini b/SampleCode/StdDriver/SPIM_DMA_RW/Keil/Nu_Link_Driver.ini
index a5f43ec..4a4140a 100644
--- a/SampleCode/StdDriver/SPIM_DMA_RW/Keil/Nu_Link_Driver.ini
+++ b/SampleCode/StdDriver/SPIM_DMA_RW/Keil/Nu_Link_Driver.ini
@@ -1,5 +1,5 @@
 [Version]
-Nu_LinkVersion=V5.19
+Nu_LinkVersion=V5.20
 [ChipSelect]
 ;ChipName=<NUC1xx|M05x|N572>
 ChipName=M460
@@ -70,11 +70,11 @@ EnableLog=0
 Connect=0
 MemAccessWhileRun=0
 [Process]
-ProcessID=0x00001c08
-ProcessCreationTime_L=0xb12047a9
-ProcessCreationTime_H=0x01d7e68b
-NuLinkID=0x1800158e
-NuLinkID0=0x1800158e
+ProcessID=0x00000590
+ProcessCreationTime_L=0xce6b1180
+ProcessCreationTime_H=0x01d838e3
+NuLinkID=0x7788b9b9
+NuLinkID0=0x7788b9b9
 NuLinkIDs_Count=0x00000001
 DisableFirmwareUpdate=0
 [NUC2xx]
@@ -907,6 +907,7 @@ TraceConf2=0x00000800
 TraceConf3=0x00000000
 TraceConf4=0x00000001
 TraceConf5=0x00000000
+SPIMOption=0xAD000000
 [M471]
 Connect=0
 Reset=Autodetect
diff --git a/SampleCode/StdDriver/SPIM_DMA_RW/main.c b/SampleCode/StdDriver/SPIM_DMA_RW/main.c
index a6521b2..e9c24f4 100644
--- a/SampleCode/StdDriver/SPIM_DMA_RW/main.c
+++ b/SampleCode/StdDriver/SPIM_DMA_RW/main.c
@@ -11,6 +11,7 @@
 #include "NuMicro.h"
 
 // #define HCLK_192MHZ
+#define MFP_SELECT                  0            /* Multi-function pin select */
 
 #define FLASH_BLOCK_SIZE            (64*1024)    /* Flash block size. Depend on the physical flash. */
 #define TEST_BLOCK_ADDR             0x10000      /* Test block address on SPI flash. */
@@ -54,10 +55,12 @@ void SYS_Init(void)
     /* Init I/O Multi-function                                                                                 */
     /*---------------------------------------------------------------------------------------------------------*/
 
+
     /* Set multi-function pins for UART0 RXD and TXD */
     SET_UART0_RXD_PB12();
     SET_UART0_TXD_PB13();
 
+#if MFP_SELECT
     /* Init SPIM multi-function pins, MOSI(PE.2), MISO(PE.3), CLK(PE.4), SS(PE.5), D3(PE.6), and D2(PE.7) */
     SET_SPIM_MOSI_PE2();
     SET_SPIM_MISO_PE3();
@@ -73,6 +76,26 @@ void SYS_Init(void)
                   (0x1<<GPIO_SLEWCTL_HSREN2_Pos) | (0x1<<GPIO_SLEWCTL_HSREN3_Pos) |
                   (0x1<<GPIO_SLEWCTL_HSREN4_Pos) | (0x1<<GPIO_SLEWCTL_HSREN5_Pos) |
                   (0x1<<GPIO_SLEWCTL_HSREN6_Pos) | (0x1<<GPIO_SLEWCTL_HSREN7_Pos);
+#else
+    /* Init SPIM multi-function pins, MOSI(PJ.1), MISO(PI.13), CLK(PJ.0), SS(PI.12), D3(PI.15), and D2(PI.14) */
+    SET_SPIM_MOSI_PJ1();
+    SET_SPIM_MISO_PI13();
+    SET_SPIM_CLK_PJ0();
+    SET_SPIM_SS_PI12();
+    SET_SPIM_D3_PI15();
+    SET_SPIM_D2_PI14();
+
+    PJ->SMTEN |= GPIO_SMTEN_SMTEN0_Msk;
+
+    /* Set SPIM I/O pins as high slew rate up to 80 MHz. */
+    PI->SLEWCTL = (PE->SLEWCTL & 0x0CFFFFFF) |
+                  (0x1<<GPIO_SLEWCTL_HSREN12_Pos) | (0x1<<GPIO_SLEWCTL_HSREN14_Pos) |
+                  (0x1<<GPIO_SLEWCTL_HSREN15_Pos) ;
+    PJ->SLEWCTL = (PE->SLEWCTL & 0xF3FFFFF0) |
+                  (0x1<<GPIO_SLEWCTL_HSREN0_Pos) | (0x1<<GPIO_SLEWCTL_HSREN1_Pos) |
+                  (0x1<<GPIO_SLEWCTL_HSREN13_Pos) ;
+#endif
+
 }
 
 void UART0_Init(void)
diff --git a/SampleCode/StdDriver/SPIM_DMA_RW/main.c.orig b/SampleCode/StdDriver/SPIM_DMA_RW/main.c.orig
new file mode 100644
index 0000000..c0f2d34
--- /dev/null
+++ b/SampleCode/StdDriver/SPIM_DMA_RW/main.c.orig
@@ -0,0 +1,293 @@
+/**************************************************************************//**
+ * @file     main.c
+ * @version  V1.00
+ * @brief    Show SPIM DMA mode read/write function.
+ *
+ * @copyright (C) 2021 Nuvoton Technology Corp. All rights reserved.
+ *****************************************************************************/
+#include <stdio.h>
+#include <string.h>
+
+#include "NuMicro.h"
+
+// #define HCLK_192MHZ
+#define MFP_SELECT                  0            /* Multi-function pin select */
+
+#define FLASH_BLOCK_SIZE            (64*1024)    /* Flash block size. Depend on the physical flash. */
+#define TEST_BLOCK_ADDR             0x10000      /* Test block address on SPI flash. */
+#define BUFFER_SIZE                 2048
+
+#ifdef __ICCARM__
+#pragma data_alignment=4
+uint8_t  g_buff[BUFFER_SIZE];
+#else
+uint8_t  g_buff[BUFFER_SIZE] __attribute__((aligned(4)));
+#endif
+
+
+void SYS_Init(void)
+{
+    /*---------------------------------------------------------------------------------------------------------*/
+    /* Init System Clock                                                                                       */
+    /*---------------------------------------------------------------------------------------------------------*/
+
+    /* Set PCLK0 and PCLK1 to HCLK/2 */
+    CLK->PCLKDIV = (CLK_PCLKDIV_APB0DIV_DIV2 | CLK_PCLKDIV_APB1DIV_DIV2);
+
+    /* Set core clock to 80MHz */
+    CLK_SetCoreClock(80000000);
+
+    /* Enable all GPIO clock */
+    CLK->AHBCLK0 |= CLK_AHBCLK0_GPACKEN_Msk | CLK_AHBCLK0_GPBCKEN_Msk | CLK_AHBCLK0_GPCCKEN_Msk | CLK_AHBCLK0_GPDCKEN_Msk |
+                    CLK_AHBCLK0_GPECKEN_Msk | CLK_AHBCLK0_GPFCKEN_Msk | CLK_AHBCLK0_GPGCKEN_Msk | CLK_AHBCLK0_GPHCKEN_Msk;
+    CLK->AHBCLK1 |= CLK_AHBCLK1_GPICKEN_Msk | CLK_AHBCLK1_GPJCKEN_Msk;
+
+    /* Enable UART0 module clock */
+    CLK_EnableModuleClock(UART0_MODULE);
+
+    /* Select UART0 module clock source as HIRC and UART0 module clock divider as 1 */
+    CLK_SetModuleClock(UART0_MODULE, CLK_CLKSEL1_UART0SEL_HIRC, CLK_CLKDIV0_UART0(1));
+
+    /* Enable SPIM module clock */
+    CLK_EnableModuleClock(SPIM_MODULE);
+
+    /*---------------------------------------------------------------------------------------------------------*/
+    /* Init I/O Multi-function                                                                                 */
+    /*---------------------------------------------------------------------------------------------------------*/
+
+
+    /* Set multi-function pins for UART0 RXD and TXD */
+    SET_UART0_RXD_PB12();
+    SET_UART0_TXD_PB13();
+		
+#if MFP_SELECT
+    /* Init SPIM multi-function pins, MOSI(PE.2), MISO(PE.3), CLK(PE.4), SS(PE.5), D3(PE.6), and D2(PE.7) */
+    SET_SPIM_MOSI_PE2();
+    SET_SPIM_MISO_PE3();
+    SET_SPIM_CLK_PE4();
+    SET_SPIM_SS_PE5();
+    SET_SPIM_D3_PE6();
+    SET_SPIM_D2_PE7();
+
+    PE->SMTEN |= GPIO_SMTEN_SMTEN4_Msk;
+
+    /* Set SPIM I/O pins as high slew rate up to 80 MHz. */
+    PE->SLEWCTL = (PE->SLEWCTL & 0xFFFF000F) |
+                  (0x1<<GPIO_SLEWCTL_HSREN2_Pos) | (0x1<<GPIO_SLEWCTL_HSREN3_Pos) |
+                  (0x1<<GPIO_SLEWCTL_HSREN4_Pos) | (0x1<<GPIO_SLEWCTL_HSREN5_Pos) |
+                  (0x1<<GPIO_SLEWCTL_HSREN6_Pos) | (0x1<<GPIO_SLEWCTL_HSREN7_Pos);
+#else
+    /* Init SPIM multi-function pins, MOSI(PJ.1), MISO(PI.13), CLK(PJ.0), SS(PI.12), D3(PI.15), and D2(PI.14) */
+    SET_SPIM_MOSI_PJ1();
+    SET_SPIM_MISO_PI13();
+    SET_SPIM_CLK_PJ0();
+    SET_SPIM_SS_PI12();
+    SET_SPIM_D3_PI15();
+    SET_SPIM_D2_PI14();
+
+    PJ->SMTEN |= GPIO_SMTEN_SMTEN0_Msk;
+
+    /* Set SPIM I/O pins as high slew rate up to 80 MHz. */
+    PI->SLEWCTL = (PE->SLEWCTL & 0x0CFFFFFF) |
+                  (0x1<<GPIO_SLEWCTL_HSREN12_Pos) | (0x1<<GPIO_SLEWCTL_HSREN14_Pos) |
+                  (0x1<<GPIO_SLEWCTL_HSREN15_Pos) ;
+    PJ->SLEWCTL = (PE->SLEWCTL & 0xF3FFFFF0) |
+                  (0x1<<GPIO_SLEWCTL_HSREN0_Pos) | (0x1<<GPIO_SLEWCTL_HSREN1_Pos) |
+                  (0x1<<GPIO_SLEWCTL_HSREN13_Pos) ;
+#endif
+
+}
+
+void UART0_Init(void)
+{
+    /* Configure UART0 and set UART0 baud rate */
+    UART_Open(UART0, 115200);
+}
+
+int  dma_read_write(int is4ByteAddr, uint32_t u32RdCmd, uint32_t WrCmd, int dc_num)
+{
+    uint32_t    i, offset;             /* variables */
+    uint32_t    *pData;
+
+    if (SPIM_Enable_4Bytes_Mode(is4ByteAddr, 1) != 0)
+    {
+        printf("SPIM_Enable_4Bytes_Mode failed!\n");
+        return -1;
+    }
+
+    SPIM_SET_DCNUM(dc_num);
+
+    /*
+     *  Erase flash page
+     */
+    printf("Erase SPI flash block 0x%x...", TEST_BLOCK_ADDR);
+    SPIM_EraseBlock(TEST_BLOCK_ADDR, is4ByteAddr, OPCODE_BE_64K, 1, 1);
+    printf("done.\n");
+
+    /*
+     *  Verify flash page be erased
+     */
+    if ((u32RdCmd == CMD_DMA_NORMAL_QUAD_READ) || (u32RdCmd == CMD_DMA_FAST_QUAD_READ) ||
+            (u32RdCmd == CMD_DMA_FAST_READ_QUAD_OUTPUT))
+        SPIM_SetQuadEnable(1, 1);
+
+    printf("Verify SPI flash block 0x%x be erased...", TEST_BLOCK_ADDR);
+    for (offset = 0; offset < FLASH_BLOCK_SIZE; offset += BUFFER_SIZE)
+    {
+        memset(g_buff, 0, BUFFER_SIZE);
+        SPIM_DMA_Read(TEST_BLOCK_ADDR+offset, is4ByteAddr, BUFFER_SIZE, g_buff, u32RdCmd, 1);
+
+        pData = (uint32_t *)g_buff;
+        for (i = 0; i < BUFFER_SIZE; i += 4, pData++)
+        {
+            if (*pData != 0xFFFFFFFF)
+            {
+                printf("FAILED!\n");
+                printf("Flash address 0x%x, read 0x%x!\n", TEST_BLOCK_ADDR+i, *pData);
+                return -1;
+            }
+        }
+    }
+
+    printf("done.\n");
+
+    SPIM_SetQuadEnable(0, 1);
+
+    /*
+     *  Program data to flash block
+     */
+    printf("Program sequential data to flash block 0x%x...", TEST_BLOCK_ADDR);
+    for (offset = 0; offset < FLASH_BLOCK_SIZE; offset += BUFFER_SIZE)
+    {
+        pData = (uint32_t *)g_buff;
+        for (i = 0; i < BUFFER_SIZE; i += 4, pData++)
+            *pData = (i << 16) | (TEST_BLOCK_ADDR + offset + i);
+
+        SPIM_DMA_Write(TEST_BLOCK_ADDR+offset, is4ByteAddr, BUFFER_SIZE, g_buff, WrCmd);
+    }
+    printf("done.\n");
+
+    /*
+     *  Verify flash block data
+     */
+    if ((u32RdCmd == CMD_DMA_NORMAL_QUAD_READ) || (u32RdCmd == CMD_DMA_FAST_QUAD_READ) ||
+            (u32RdCmd == CMD_DMA_FAST_READ_QUAD_OUTPUT))
+        SPIM_SetQuadEnable(1, 1);
+
+    printf("Verify SPI flash block 0x%x data...", TEST_BLOCK_ADDR);
+    for (offset = 0; offset < FLASH_BLOCK_SIZE; offset += BUFFER_SIZE)
+    {
+        memset(g_buff, 0, BUFFER_SIZE);
+        SPIM_DMA_Read(TEST_BLOCK_ADDR+offset, is4ByteAddr, BUFFER_SIZE, g_buff, u32RdCmd, 1);
+
+        pData = (uint32_t *)g_buff;
+        for (i = 0; i < BUFFER_SIZE; i += 4, pData++)
+        {
+            if (*pData != ((i << 16) | (TEST_BLOCK_ADDR + offset + i)))
+            {
+                printf("FAILED!\n");
+                printf("Flash address 0x%x, read 0x%x, expect 0x%x!\n", TEST_BLOCK_ADDR+i, *pData, (i << 16) | (TEST_BLOCK_ADDR + offset + i));
+                return -1;
+            }
+        }
+
+    }
+    SPIM_SetQuadEnable(0, 1);
+    printf("done.\n");
+    return 0;
+}
+
+int main()
+{
+    uint8_t     idBuf[3];
+
+    /* Unlock protected registers */
+    SYS_UnlockReg();
+
+    SYS_Init();                        /* Init System, IP clock and multi-function I/O */
+
+    UART0_Init();                      /* Initialize UART0 */
+
+    /*---------------------------------------------------------------------------------------------------------*/
+    /* SAMPLE CODE                                                                                             */
+    /*---------------------------------------------------------------------------------------------------------*/
+
+    printf("+-------------------------------------------+\n");
+    printf("|    M460 SPIM DMA mode read/write sample   |\n");
+    printf("+-------------------------------------------+\n");
+
+    SYS_UnlockReg();                   /* Unlock register lock protect */
+
+#ifdef HCLK_192MHZ
+    SPIM_SET_CLOCK_DIVIDER(2);        /* Set SPIM clock as HCLK divided by 4 */
+
+    SPIM_SET_RXCLKDLY_RDDLYSEL(0);    /* Insert 0 delay cycle. Adjust the sampling clock of received data to latch the correct data. */
+    SPIM_SET_RXCLKDLY_RDEDGE();       /* Use SPI input clock rising edge to sample received data. */
+#else
+    SPIM_SET_CLOCK_DIVIDER(1);        /* Set SPIM clock as HCLK divided by 2 */
+
+    SPIM_SET_RXCLKDLY_RDDLYSEL(0);    /* Insert 0 delay cycle. Adjust the sampling clock of received data to latch the correct data. */
+    SPIM_SET_RXCLKDLY_RDEDGE();       /* Use SPI input clock rising edge to sample received data. */
+#endif
+    SPIM_SET_DCNUM(8);                /* Set 8 dummy cycle. */
+
+    if (SPIM_InitFlash(1) != 0)        /* Initialized SPI flash */
+    {
+        printf("SPIM flash initialize failed!\n");
+        goto lexit;
+    }
+
+    SPIM_ReadJedecId(idBuf, sizeof (idBuf), 1);
+    printf("SPIM get JEDEC ID=0x%02X, 0x%02X, 0x%02X\n", idBuf[0], idBuf[1], idBuf[2]);
+
+    printf("\n[Fast Read] 3-bytes address mode, Fast Read command...");
+    if (dma_read_write(0, CMD_DMA_FAST_READ, CMD_NORMAL_PAGE_PROGRAM, 8) < 0)
+    {
+        printf("  FAILED!!\n");
+        goto lexit;
+    }
+    printf("[OK].\n");
+
+    printf("\n[Fast Read Dual Output] 3-bytes address mode, Fast Read Dual command...");
+    if (dma_read_write(0, CMD_DMA_FAST_READ_DUAL_OUTPUT, CMD_NORMAL_PAGE_PROGRAM, 8) < 0)
+    {
+        printf("  FAILED!!\n");
+        goto lexit;
+    }
+    printf("[OK].\n");
+
+    printf("\n[Fast Read Quad Output] 3-bytes address mode, Fast Read Quad command...");
+    if (dma_read_write(0, CMD_DMA_FAST_QUAD_READ, CMD_NORMAL_PAGE_PROGRAM, 4) < 0)
+    {
+        printf("  FAILED!!\n");
+        goto lexit;
+    }
+    printf("[OK].\n");
+
+#if 0  /* W25Q20 does not support 4-bytes address mode. */
+    printf("\n[Fast Read Dual I/O] 4-bytes address mode, dual read...");
+    if (dma_read_write(1, CMD_DMA_FAST_DUAL_READ, CMD_NORMAL_PAGE_PROGRAM, 8) < 0)
+    {
+        printf("  FAILED!!\n");
+        goto lexit;
+    }
+    printf("[OK].\n");
+
+    printf("\n[Fast Read Quad I/O] 4-bytes address mode, quad read...");
+    if (dma_read_write(1, CMD_DMA_FAST_QUAD_READ, CMD_NORMAL_PAGE_PROGRAM, 4) < 0)
+    {
+        printf("  FAILED!!\n");
+        goto lexit;
+    }
+    printf("[OK].\n");
+#endif
+
+    printf("\nSPIM DMA read/write demo done.\n");
+
+lexit:
+
+    SYS_LockReg();                     /* Lock protected registers */
+    while (1);
+}
+
+/*** (C) COPYRIGHT 2021 Nuvoton Technology Corp. ***/
diff --git a/SampleCode/StdDriver/SPIM_DMM/Keil/Nu_Link_Driver.ini b/SampleCode/StdDriver/SPIM_DMM/Keil/Nu_Link_Driver.ini
index 93385ec..9360257 100644
--- a/SampleCode/StdDriver/SPIM_DMM/Keil/Nu_Link_Driver.ini
+++ b/SampleCode/StdDriver/SPIM_DMM/Keil/Nu_Link_Driver.ini
@@ -1,5 +1,5 @@
 [Version]
-Nu_LinkVersion=V5.19
+Nu_LinkVersion=V5.20
 [ChipSelect]
 ;ChipName=<NUC1xx|M05x|N572>
 ChipName=M460
@@ -70,11 +70,11 @@ EnableLog=0
 Connect=0
 MemAccessWhileRun=0
 [Process]
-ProcessID=0x00002650
-ProcessCreationTime_L=0x793b80c9
-ProcessCreationTime_H=0x01d7e68b
-NuLinkID=0x1800158e
-NuLinkID0=0x1800158e
+ProcessID=0x0000353c
+ProcessCreationTime_L=0x1393329b
+ProcessCreationTime_H=0x01d838df
+NuLinkID=0x7788b9b9
+NuLinkID0=0x7788b9b9
 NuLinkIDs_Count=0x00000001
 DisableFirmwareUpdate=0
 [NUC2xx]
@@ -856,6 +856,7 @@ TraceConf2=0x00000800
 TraceConf3=0x00000000
 TraceConf4=0x00000001
 TraceConf5=0x00000000
+SPIMOption=0xAD000000
 [M471]
 Connect=0
 Reset=Autodetect
diff --git a/SampleCode/StdDriver/SPIM_DMM/main.c b/SampleCode/StdDriver/SPIM_DMM/main.c
index 5448616..2894837 100644
--- a/SampleCode/StdDriver/SPIM_DMM/main.c
+++ b/SampleCode/StdDriver/SPIM_DMM/main.c
@@ -11,6 +11,8 @@
 
 #include "NuMicro.h"
 
+#define MFP_SELECT                  0            /* Multi-function pin select */
+
 #define FLASH_BLOCK_SIZE            (64*1024)    /* Flash block size. Depend on the physical flash. */
 #define TEST_BLOCK_ADDR             0x20000      /* Test block address on SPI flash. */
 #define BUFFER_SIZE                 2048
@@ -57,6 +59,7 @@ void SYS_Init(void)
     SET_UART0_RXD_PB12();
     SET_UART0_TXD_PB13();
 
+#if MFP_SELECT
     /* Init SPIM multi-function pins, MOSI(PE.2), MISO(PE.3), CLK(PE.4), SS(PE.5), D3(PE.6), and D2(PE.7) */
     SET_SPIM_MOSI_PE2();
     SET_SPIM_MISO_PE3();
@@ -72,6 +75,26 @@ void SYS_Init(void)
                   (0x1<<GPIO_SLEWCTL_HSREN2_Pos) | (0x1<<GPIO_SLEWCTL_HSREN3_Pos) |
                   (0x1<<GPIO_SLEWCTL_HSREN4_Pos) | (0x1<<GPIO_SLEWCTL_HSREN5_Pos) |
                   (0x1<<GPIO_SLEWCTL_HSREN6_Pos) | (0x1<<GPIO_SLEWCTL_HSREN7_Pos);
+#else
+    /* Init SPIM multi-function pins, MOSI(PJ.1), MISO(PI.13), CLK(PJ.0), SS(PI.12), D3(PI.15), and D2(PI.14) */
+    SET_SPIM_MOSI_PJ1();
+    SET_SPIM_MISO_PI13();
+    SET_SPIM_CLK_PJ0();
+    SET_SPIM_SS_PI12();
+    SET_SPIM_D3_PI15();
+    SET_SPIM_D2_PI14();
+
+    PJ->SMTEN |= GPIO_SMTEN_SMTEN0_Msk;
+
+    /* Set SPIM I/O pins as high slew rate up to 80 MHz. */
+    PI->SLEWCTL = (PE->SLEWCTL & 0x0CFFFFFF) |
+                  (0x1<<GPIO_SLEWCTL_HSREN12_Pos) | (0x1<<GPIO_SLEWCTL_HSREN14_Pos) |
+                  (0x1<<GPIO_SLEWCTL_HSREN15_Pos) ;
+    PJ->SLEWCTL = (PE->SLEWCTL & 0xF3FFFFF0) |
+                  (0x1<<GPIO_SLEWCTL_HSREN0_Pos) | (0x1<<GPIO_SLEWCTL_HSREN1_Pos) |
+                  (0x1<<GPIO_SLEWCTL_HSREN13_Pos) ;
+#endif
+
 }
 
 void UART0_Init(void)
diff --git a/SampleCode/StdDriver/SPIM_DMM_RUN_CODE/Keil/Nu_Link_Driver.ini b/SampleCode/StdDriver/SPIM_DMM_RUN_CODE/Keil/Nu_Link_Driver.ini
index ef59327..b713e54 100644
--- a/SampleCode/StdDriver/SPIM_DMM_RUN_CODE/Keil/Nu_Link_Driver.ini
+++ b/SampleCode/StdDriver/SPIM_DMM_RUN_CODE/Keil/Nu_Link_Driver.ini
@@ -1,12 +1,12 @@
 [Version]
 Nu_LinkVersion=V5.20
 [Process]
-ProcessID=0x00004c30
-ProcessCreationTime_L=0x8ab84f61
-ProcessCreationTime_H=0x01d7f7c2
-NuLinkID=0x778818c1
+ProcessID=0x00002d6c
+ProcessCreationTime_L=0xe35a5efb
+ProcessCreationTime_H=0x01d838df
+NuLinkID=0x7788b9b9
 NuLinkIDs_Count=0x00000001
-NuLinkID0=0x778818c1
+NuLinkID0=0x7788b9b9
 DisableFirmwareUpdate=0
 [ChipSelect]
 ;ChipName=<NUC1xx|NUC2xx|M05x|N571|N572|Nano100|N512|Mini51|NUC505|General>
@@ -924,7 +924,7 @@ TraceConf4=0x00000001
 TraceConf5=0x00000000
 CheckDPM=0
 DisableTimeoutDetect=0
-SPIMOption=0xad002222
+SPIMOption=0xad004444
 [M471]
 Connect=0
 Reset=Autodetect
diff --git a/SampleCode/StdDriver/SPIM_DMM_RUN_CODE/Keil/spim_dmm_run_code.uvoptx b/SampleCode/StdDriver/SPIM_DMM_RUN_CODE/Keil/spim_dmm_run_code.uvoptx
index 09037d9..6a48f29 100644
--- a/SampleCode/StdDriver/SPIM_DMM_RUN_CODE/Keil/spim_dmm_run_code.uvoptx
+++ b/SampleCode/StdDriver/SPIM_DMM_RUN_CODE/Keil/spim_dmm_run_code.uvoptx
@@ -143,7 +143,24 @@
           <Name>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0M460_AP_1M -FS00 -FL0100000 -FP0($$Device:M467HJHAE$Flash\M460_AP_1M.FLM))</Name>
         </SetRegEntry>
       </TargetDriverDllRegistry>
-      <Breakpoint/>
+      <Breakpoint>
+        <Bp>
+          <Number>0</Number>
+          <Type>0</Type>
+          <LineNumber>158</LineNumber>
+          <EnabledFlag>1</EnabledFlag>
+          <Address>6280</Address>
+          <ByteObject>0</ByteObject>
+          <HtxType>0</HtxType>
+          <ManyObjects>0</ManyObjects>
+          <SizeOfObject>0</SizeOfObject>
+          <BreakByAccess>0</BreakByAccess>
+          <BreakIfRCount>1</BreakIfRCount>
+          <Filename>..\main.c</Filename>
+          <ExecCommand></ExecCommand>
+          <Expression>\\spim_dmm_run_code\../main.c\158</Expression>
+        </Bp>
+      </Breakpoint>
       <Tracepoint>
         <THDelay>0</THDelay>
       </Tracepoint>
diff --git a/SampleCode/StdDriver/SPIM_DMM_RUN_CODE/main.c b/SampleCode/StdDriver/SPIM_DMM_RUN_CODE/main.c
index 6532e06..17dd1e9 100644
--- a/SampleCode/StdDriver/SPIM_DMM_RUN_CODE/main.c
+++ b/SampleCode/StdDriver/SPIM_DMM_RUN_CODE/main.c
@@ -11,7 +11,7 @@
 #include "NuMicro.h"
 
 #define USE_4_BYTES_MODE            0            /* W25Q20 does not support 4-bytes address mode. */
-
+#define MFP_SELECT                  0            /* Multi-function pin select                     */
 #define SPIM_CIPHER_ON              0
 
 
@@ -52,6 +52,7 @@ void SYS_Init(void)
     SET_UART0_RXD_PB12();
     SET_UART0_TXD_PB13();
 
+#if MFP_SELECT
     /* Init SPIM multi-function pins, MOSI(PE.2), MISO(PE.3), CLK(PE.4), SS(PE.5), D3(PE.6), and D2(PE.7) */
     SET_SPIM_MOSI_PE2();
     SET_SPIM_MISO_PE3();
@@ -67,6 +68,26 @@ void SYS_Init(void)
                   (0x1<<GPIO_SLEWCTL_HSREN2_Pos) | (0x1<<GPIO_SLEWCTL_HSREN3_Pos) |
                   (0x1<<GPIO_SLEWCTL_HSREN4_Pos) | (0x1<<GPIO_SLEWCTL_HSREN5_Pos) |
                   (0x1<<GPIO_SLEWCTL_HSREN6_Pos) | (0x1<<GPIO_SLEWCTL_HSREN7_Pos);
+#else
+    /* Init SPIM multi-function pins, MOSI(PJ.1), MISO(PI.13), CLK(PJ.0), SS(PI.12), D3(PI.15), and D2(PI.14) */
+    SET_SPIM_MOSI_PJ1();
+    SET_SPIM_MISO_PI13();
+    SET_SPIM_CLK_PJ0();
+    SET_SPIM_SS_PI12();
+    SET_SPIM_D3_PI15();
+    SET_SPIM_D2_PI14();
+
+    PJ->SMTEN |= GPIO_SMTEN_SMTEN0_Msk;
+
+    /* Set SPIM I/O pins as high slew rate up to 80 MHz. */
+    PI->SLEWCTL = (PE->SLEWCTL & 0x0CFFFFFF) |
+                  (0x1<<GPIO_SLEWCTL_HSREN12_Pos) | (0x1<<GPIO_SLEWCTL_HSREN14_Pos) |
+                  (0x1<<GPIO_SLEWCTL_HSREN15_Pos) ;
+    PJ->SLEWCTL = (PE->SLEWCTL & 0xF3FFFFF0) |
+                  (0x1<<GPIO_SLEWCTL_HSREN0_Pos) | (0x1<<GPIO_SLEWCTL_HSREN1_Pos) |
+                  (0x1<<GPIO_SLEWCTL_HSREN13_Pos) ;
+#endif
+
 }
 
 void UART0_Init(void)
diff --git a/SampleCode/StdDriver/SPIM_IO_RW/Keil/Nu_Link_Driver.ini b/SampleCode/StdDriver/SPIM_IO_RW/Keil/Nu_Link_Driver.ini
index 2eba479..33ef26c 100644
--- a/SampleCode/StdDriver/SPIM_IO_RW/Keil/Nu_Link_Driver.ini
+++ b/SampleCode/StdDriver/SPIM_IO_RW/Keil/Nu_Link_Driver.ini
@@ -1,5 +1,5 @@
 [Version]
-Nu_LinkVersion=V5.19
+Nu_LinkVersion=V5.20
 [ChipSelect]
 ;ChipName=<NUC1xx|M05x|N572>
 ChipName=M460
@@ -70,13 +70,14 @@ EnableLog=0
 Connect=0
 MemAccessWhileRun=0
 [Process]
-ProcessID=0x00002210
-ProcessCreationTime_L=0xb08de829
-ProcessCreationTime_H=0x01d7e68a
-NuLinkID=0x1800158e
-NuLinkID0=0x1800158e
+ProcessID=0x00004118
+ProcessCreationTime_L=0xa5177784
+ProcessCreationTime_H=0x01d838da
+NuLinkID=0x7788b9b9
+NuLinkID0=0x7788b9b9
 NuLinkIDs_Count=0x00000001
 DisableFirmwareUpdate=0
+NuLinkID1=0x7788b9b9
 [NUC2xx]
 Reset=Autodetect
 MaxClock=1MHz
@@ -907,6 +908,7 @@ TraceConf2=0x00000800
 TraceConf3=0x00000000
 TraceConf4=0x00000001
 TraceConf5=0x00000000
+SPIMOption=0xAD000000
 [M471]
 Connect=0
 Reset=Autodetect
diff --git a/SampleCode/StdDriver/SPIM_IO_RW/Keil/spim_io_rw.uvoptx b/SampleCode/StdDriver/SPIM_IO_RW/Keil/spim_io_rw.uvoptx
index 757229d..7db3f4c 100644
--- a/SampleCode/StdDriver/SPIM_IO_RW/Keil/spim_io_rw.uvoptx
+++ b/SampleCode/StdDriver/SPIM_IO_RW/Keil/spim_io_rw.uvoptx
@@ -119,6 +119,26 @@
       <TargetDriverDllRegistry>
         <SetRegEntry>
           <Number>0</Number>
+          <Key>ARMRTXEVENTFLAGS</Key>
+          <Name>-L70 -Z18 -C0 -M0 -T1</Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>DLGTARM</Key>
+          <Name>(1010=-1,-1,-1,-1,0)(1007=-1,-1,-1,-1,0)(1008=-1,-1,-1,-1,0)</Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>ARMDBGFLAGS</Key>
+          <Name></Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>Nu_Link</Key>
+          <Name></Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
           <Key>UL2CM3</Key>
           <Name>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0M460_AP_1M -FS00 -FL0100000 -FP0($$Device:M467HJHAE$Flash\M460_AP_1M.FLM))</Name>
         </SetRegEntry>
@@ -130,12 +150,12 @@
       <DebugFlag>
         <trace>0</trace>
         <periodic>0</periodic>
-        <aLwin>0</aLwin>
+        <aLwin>1</aLwin>
         <aCover>0</aCover>
         <aSer1>0</aSer1>
         <aSer2>0</aSer2>
         <aPa>0</aPa>
-        <viewmode>0</viewmode>
+        <viewmode>1</viewmode>
         <vrSel>0</vrSel>
         <aSym>0</aSym>
         <aTbox>0</aTbox>
diff --git a/SampleCode/StdDriver/SPIM_IO_RW/main.c b/SampleCode/StdDriver/SPIM_IO_RW/main.c
index 7d44b82..0ed5546 100644
--- a/SampleCode/StdDriver/SPIM_IO_RW/main.c
+++ b/SampleCode/StdDriver/SPIM_IO_RW/main.c
@@ -10,7 +10,8 @@
 
 #include "NuMicro.h"
 
-#define USE_4_BYTES_MODE            0            /* W25Q20 does not support 4-bytes address mode. */
+#define USE_4_BYTES_MODE            0     /* W25Q20 does not support 4-bytes address mode. */
+#define MFP_SELECT                  0     /* Multi-function pin select                     */
 
 #define FLASH_BLOCK_SIZE            (64*1024)    /* Flash block size. Depend on the physical flash. */
 #define TEST_BLOCK_ADDR             0x10000      /* Test block address on SPI flash. */
@@ -58,6 +59,7 @@ void SYS_Init(void)
     SET_UART0_RXD_PB12();
     SET_UART0_TXD_PB13();
 
+#if MFP_SELECT
     /* Init SPIM multi-function pins, MOSI(PE.2), MISO(PE.3), CLK(PE.4), SS(PE.5), D3(PE.6), and D2(PE.7) */
     SET_SPIM_MOSI_PE2();
     SET_SPIM_MISO_PE3();
@@ -73,6 +75,26 @@ void SYS_Init(void)
                   (0x1<<GPIO_SLEWCTL_HSREN2_Pos) | (0x1<<GPIO_SLEWCTL_HSREN3_Pos) |
                   (0x1<<GPIO_SLEWCTL_HSREN4_Pos) | (0x1<<GPIO_SLEWCTL_HSREN5_Pos) |
                   (0x1<<GPIO_SLEWCTL_HSREN6_Pos) | (0x1<<GPIO_SLEWCTL_HSREN7_Pos);
+#else
+    /* Init SPIM multi-function pins, MOSI(PJ.1), MISO(PI.13), CLK(PJ.0), SS(PI.12), D3(PI.15), and D2(PI.14) */
+    SET_SPIM_MOSI_PJ1();
+    SET_SPIM_MISO_PI13();
+    SET_SPIM_CLK_PJ0();
+    SET_SPIM_SS_PI12();
+    SET_SPIM_D3_PI15();
+    SET_SPIM_D2_PI14();
+
+    PJ->SMTEN |= GPIO_SMTEN_SMTEN0_Msk;
+
+    /* Set SPIM I/O pins as high slew rate up to 80 MHz. */
+    PI->SLEWCTL = (PE->SLEWCTL & 0x0CFFFFFF) |
+                  (0x1<<GPIO_SLEWCTL_HSREN12_Pos) | (0x1<<GPIO_SLEWCTL_HSREN14_Pos) |
+                  (0x1<<GPIO_SLEWCTL_HSREN15_Pos) ;
+    PJ->SLEWCTL = (PE->SLEWCTL & 0xF3FFFFF0) |
+                  (0x1<<GPIO_SLEWCTL_HSREN0_Pos) | (0x1<<GPIO_SLEWCTL_HSREN1_Pos) |
+                  (0x1<<GPIO_SLEWCTL_HSREN13_Pos) ;
+#endif
+
 }
 
 void UART0_Init(void)
diff --git a/SampleCode/StdDriver/SPIM_IO_RW/main.c.orig b/SampleCode/StdDriver/SPIM_IO_RW/main.c.orig
new file mode 100644
index 0000000..42cda7a
--- /dev/null
+++ b/SampleCode/StdDriver/SPIM_IO_RW/main.c.orig
@@ -0,0 +1,246 @@
+/**************************************************************************//**
+ * @file     main.c
+ * @version  V1.00
+ * @brief    This sample demonstrates how to issue SPI flash erase, program, and read commands under SPIM I/O mode.
+ *
+ * @copyright (C) 2021 Nuvoton Technology Corp. All rights reserved.
+ *****************************************************************************/
+#include <stdio.h>
+#include <string.h>
+
+#include "NuMicro.h"
+
+#define USE_4_BYTES_MODE            0            /* W25Q20 does not support 4-bytes address mode. */
+
+#define FLASH_BLOCK_SIZE            (64*1024)    /* Flash block size. Depend on the physical flash. */
+#define TEST_BLOCK_ADDR             0x10000      /* Test block address on SPI flash. */
+#define BUFFER_SIZE                 2048
+
+#ifdef __ICCARM__
+#pragma data_alignment=4
+uint8_t  g_buff[BUFFER_SIZE];
+#else
+uint8_t  g_buff[BUFFER_SIZE] __attribute__((aligned(4)));
+#endif
+
+
+void SYS_Init(void)
+{
+    /*---------------------------------------------------------------------------------------------------------*/
+    /* Init System Clock                                                                                       */
+    /*---------------------------------------------------------------------------------------------------------*/
+
+    /* Set PCLK0 and PCLK1 to HCLK/2 */
+    CLK->PCLKDIV = (CLK_PCLKDIV_APB0DIV_DIV2 | CLK_PCLKDIV_APB1DIV_DIV2);
+
+    /* Set core clock to 80MHz */
+    CLK_SetCoreClock(80000000);
+
+    /* Enable all GPIO clock */
+    CLK->AHBCLK0 |= CLK_AHBCLK0_GPACKEN_Msk | CLK_AHBCLK0_GPBCKEN_Msk | CLK_AHBCLK0_GPCCKEN_Msk | CLK_AHBCLK0_GPDCKEN_Msk |
+                    CLK_AHBCLK0_GPECKEN_Msk | CLK_AHBCLK0_GPFCKEN_Msk | CLK_AHBCLK0_GPGCKEN_Msk | CLK_AHBCLK0_GPHCKEN_Msk;
+    CLK->AHBCLK1 |= CLK_AHBCLK1_GPICKEN_Msk | CLK_AHBCLK1_GPJCKEN_Msk;
+
+    /* Enable UART0 module clock */
+    CLK_EnableModuleClock(UART0_MODULE);
+
+    /* Select UART0 module clock source as HIRC and UART0 module clock divider as 1 */
+    CLK_SetModuleClock(UART0_MODULE, CLK_CLKSEL1_UART0SEL_HIRC, CLK_CLKDIV0_UART0(1));
+
+    /* Enable SPIM module clock */
+    CLK_EnableModuleClock(SPIM_MODULE);
+
+    /*---------------------------------------------------------------------------------------------------------*/
+    /* Init I/O Multi-function                                                                                 */
+    /*---------------------------------------------------------------------------------------------------------*/
+
+    /* Set multi-function pins for UART0 RXD and TXD */
+    SET_UART0_RXD_PB12();
+    SET_UART0_TXD_PB13();
+
+#if MFP_SELECT
+    /* Init SPIM multi-function pins, MOSI(PE.2), MISO(PE.3), CLK(PE.4), SS(PE.5), D3(PE.6), and D2(PE.7) */
+    SET_SPIM_MOSI_PE2();
+    SET_SPIM_MISO_PE3();
+    SET_SPIM_CLK_PE4();
+    SET_SPIM_SS_PE5();
+    SET_SPIM_D3_PE6();
+    SET_SPIM_D2_PE7();
+
+    PE->SMTEN |= GPIO_SMTEN_SMTEN4_Msk;
+
+    /* Set SPIM I/O pins as high slew rate up to 80 MHz. */
+    PE->SLEWCTL = (PE->SLEWCTL & 0xFFFF000F) |
+                  (0x1<<GPIO_SLEWCTL_HSREN2_Pos) | (0x1<<GPIO_SLEWCTL_HSREN3_Pos) |
+                  (0x1<<GPIO_SLEWCTL_HSREN4_Pos) | (0x1<<GPIO_SLEWCTL_HSREN5_Pos) |
+                  (0x1<<GPIO_SLEWCTL_HSREN6_Pos) | (0x1<<GPIO_SLEWCTL_HSREN7_Pos);
+#else
+    /* Init SPIM multi-function pins, MOSI(PE.2), MISO(PE.3), CLK(PE.4), SS(PE.5), D3(PE.6), and D2(PE.7) */
+    SET_SPIM_MOSI_PJ1();
+    SET_SPIM_MISO_PI13();
+    SET_SPIM_CLK_PJ0();
+    SET_SPIM_SS_PI12();
+    SET_SPIM_D3_PI15();
+    SET_SPIM_D2_PI14();
+
+    PJ->SMTEN |= GPIO_SMTEN_SMTEN0_Msk;
+
+    /* Set SPIM I/O pins as high slew rate up to 80 MHz. */
+    PI->SLEWCTL = (PE->SLEWCTL & 0x0CFFFFFF) |
+                  (0x1<<GPIO_SLEWCTL_HSREN12_Pos) | (0x1<<GPIO_SLEWCTL_HSREN14_Pos) |
+                   (0x1<<GPIO_SLEWCTL_HSREN15_Pos) ;
+    PJ->SLEWCTL = (PE->SLEWCTL & 0xF3FFFFF0) |
+                  (0x1<<GPIO_SLEWCTL_HSREN0_Pos) | (0x1<<GPIO_SLEWCTL_HSREN1_Pos) |
+                   (0x1<<GPIO_SLEWCTL_HSREN13_Pos) ;
+#endif
+
+}
+
+void UART0_Init(void)
+{
+    /* Configure UART0 and set UART0 baud rate */
+    UART_Open(UART0, 115200);
+}
+
+
+int main()
+{
+    uint32_t    i, offset;             /* variables */
+    uint32_t    *pData;
+    uint8_t     idBuf[3];
+
+    SYS_UnlockReg();                   /* Unlock register lock protect */
+
+    SYS_Init();                        /* Init System, IP clock and multi-function I/O */
+
+    UART0_Init();                      /* Initialize UART0 */
+
+    printf("+-------------------------------------------+\n");
+    printf("|    M460 SPIM I/O mode read/write sample   |\n");
+    printf("+-------------------------------------------+\n");
+
+    SYS_UnlockReg();                   /* Unlock register lock protect */
+
+    SPIM_SET_CLOCK_DIVIDER(1);        /* Set SPIM clock as HCLK divided by 2 */
+
+    SPIM_SET_RXCLKDLY_RDDLYSEL(0);    /* Insert 0 delay cycle. Adjust the sampling clock of received data to latch the correct data. */
+    SPIM_SET_RXCLKDLY_RDEDGE();       /* Use SPI input clock rising edge to sample received data. */
+
+    SPIM_SET_DCNUM(8);                /* Set 8 dummy cycle. */
+
+    if (SPIM_InitFlash(1) != 0)        /* Initialized SPI flash */
+    {
+        printf("SPIM flash initialize failed!\n");
+        goto lexit;
+    }
+
+    SPIM_ReadJedecId(idBuf, sizeof (idBuf), 1);
+    printf("SPIM get JEDEC ID=0x%02X, 0x%02X, 0x%02X\n", idBuf[0], idBuf[1], idBuf[2]);
+
+    SPIM_WinbondUnlock(1);
+
+    if (SPIM_Enable_4Bytes_Mode(USE_4_BYTES_MODE, 1) != 0)
+    {
+        printf("SPIM_Enable_4Bytes_Mode failed!\n");
+        goto lexit;
+    }
+
+    /*
+     *  Erase flash page
+     */
+    printf("Erase SPI flash block 0x%x...", TEST_BLOCK_ADDR);
+    SPIM_EraseBlock(TEST_BLOCK_ADDR, USE_4_BYTES_MODE, OPCODE_BE_64K, 1, 1);
+    printf("done.\n");
+
+    /*
+     *  Verify flash page be erased
+     */
+    printf("Verify SPI flash block 0x%x be erased...", TEST_BLOCK_ADDR);
+    for (offset = 0; offset < FLASH_BLOCK_SIZE; offset += BUFFER_SIZE)
+    {
+        memset(g_buff, 0, BUFFER_SIZE);
+        SPIM_IO_Read(TEST_BLOCK_ADDR+offset, USE_4_BYTES_MODE, BUFFER_SIZE, g_buff, OPCODE_FAST_READ, 1, 1, 1, 1);
+
+        pData = (uint32_t *)g_buff;
+        for (i = 0; i < BUFFER_SIZE; i += 4, pData++)
+        {
+            if (*pData != 0xFFFFFFFF)
+            {
+                printf("FAILED!\n");
+                printf("Flash address 0x%x, read 0x%x!\n", TEST_BLOCK_ADDR+i, *pData);
+                goto lexit;
+            }
+        }
+    }
+    printf("done.\n");
+
+    /*
+     *  Program data to flash block
+     */
+    printf("Program sequential data to flash block 0x%x...", TEST_BLOCK_ADDR);
+    for (offset = 0; offset < FLASH_BLOCK_SIZE; offset += BUFFER_SIZE)
+    {
+        pData = (uint32_t *)g_buff;
+        for (i = 0; i < BUFFER_SIZE; i += 4, pData++)
+            *pData = (i << 16) | (TEST_BLOCK_ADDR + offset + i);
+
+        SPIM_IO_Write(TEST_BLOCK_ADDR+offset, USE_4_BYTES_MODE, BUFFER_SIZE, g_buff, OPCODE_PP, 1, 1, 1);
+    }
+    printf("done.\n");
+
+    /*
+     *  Read and compare flash data
+     */
+    printf("Verify SPI flash block 0x%x data with Fast Read command...", TEST_BLOCK_ADDR);
+    for (offset = 0; offset < FLASH_BLOCK_SIZE; offset += BUFFER_SIZE)
+    {
+        memset(g_buff, 0, BUFFER_SIZE);
+        SPIM_IO_Read(TEST_BLOCK_ADDR+offset, USE_4_BYTES_MODE, BUFFER_SIZE, g_buff, OPCODE_FAST_READ, 1, 1, 1, 1);
+
+        pData = (uint32_t *)g_buff;
+        for (i = 0; i < BUFFER_SIZE; i += 4, pData++)
+        {
+            if (*pData != ((i << 16) | (TEST_BLOCK_ADDR + offset + i)))
+            {
+                printf("FAILED!\n");
+                printf("Flash address 0x%x, read 0x%x, expect 0x%x!\n", TEST_BLOCK_ADDR+i, *pData, (i << 16) | (TEST_BLOCK_ADDR + offset + i));
+                goto lexit;
+            }
+        }
+
+    }
+    printf("done.\n");
+
+
+    /*
+     *  Read and compare flash data
+     */
+    printf("Verify SPI flash block 0x%x data with Fast Read Dual Output command...", TEST_BLOCK_ADDR);
+    for (offset = 0; offset < FLASH_BLOCK_SIZE; offset += BUFFER_SIZE)
+    {
+        memset(g_buff, 0, BUFFER_SIZE);
+        SPIM_IO_Read(TEST_BLOCK_ADDR+offset, USE_4_BYTES_MODE, BUFFER_SIZE, g_buff, OPCODE_FAST_DUAL_READ, 1, 1, 2, 1);
+
+        pData = (uint32_t *)g_buff;
+        for (i = 0; i < BUFFER_SIZE; i += 4, pData++)
+        {
+            if (*pData != ((i << 16) | (TEST_BLOCK_ADDR + offset + i)))
+            {
+                printf("FAILED!\n");
+                printf("Flash address 0x%x, read 0x%x, expect 0x%x!\n", TEST_BLOCK_ADDR+i, *pData, (i << 16) | (TEST_BLOCK_ADDR + offset + i));
+                goto lexit;
+            }
+        }
+
+    }
+    printf("done.\n");
+
+    printf("\nSPIM I/O read/write demo done.\n");
+
+lexit:
+
+    SYS_LockReg();                     /* Lock protected registers */
+    while (1);
+}
+
+/*** (C) COPYRIGHT 2021 Nuvoton Technology Corp. ***/
-- 
2.10.1.windows.1

