
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.11-s130_1, built Wed Aug 5 15:53:11 PDT 2020
Options:	
Date:		Tue Jan  7 11:40:29 2025
Host:		fatima.novalocal (x86_64 w/Linux 3.10.0-1160.99.1.el7.x86_64) (1core*4cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 16384KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set distributed_client_message_echo 1
<CMD> set fpIsMaxIoHeight 0
<CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
<CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
<CMD> set init_gnd_net dgnd
<CMD> set init_lef_file {../lef_libs/header8m2t_V55.lef ../lef_libs/fsc0h_d_generic_core.lef ../lef_libs/FSC0H_D_GENERIC_CORE_ANT_V55.lef}
<CMD> set init_mmmc_file counter4bit.view
<CMD> set init_oa_search_lib {}
<CMD> set init_pwr_net dvdd
<CMD> set init_verilog ../../SYNTHESIS/COUNTER4BIT/counter4bit_synth.v
<CMD> set pegDefaultResScaleFactor 1.000000
<CMD> set pegDetailResScaleFactor 1.000000
<CMD> set timing_library_float_precision_tol 0.000010
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
#% Begin Load MMMC data ... (date=01/07 11:46:57, mem=612.7M)
#% End Load MMMC data ... (date=01/07 11:46:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=612.8M, current mem=612.8M)
SS_RC FF_RC

Loading LEF file ../lef_libs/header8m2t_V55.lef ...

Loading LEF file ../lef_libs/fsc0h_d_generic_core.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../lef_libs/fsc0h_d_generic_core.lef at line 1.
Set DBUPerIGU to M2 pitch 400.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../lef_libs/fsc0h_d_generic_core.lef at line 41658.

Loading LEF file ../lef_libs/FSC0H_D_GENERIC_CORE_ANT_V55.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal7' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal8' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1CHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1KHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2CHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2KHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1CHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2BHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3CHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN4B1BHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN4B1EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN4B1HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_libs/FSC0H_D_GENERIC_CORE_ANT_V55.lef at line 17898.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_libs/FSC0H_D_GENERIC_CORE_ANT_V55.lef at line 17898.
**WARN: (IMPLF-61):	407 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTHD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Tue Jan  7 11:46:57 2025
viaInitial ends at Tue Jan  7 11:46:57 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from counter4bit.view
Reading SS_LIB timing library '/afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/SYNTHESIS/synthesis_libs/fsc0h_d_generic_core_ss1p08v125c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTHD'. The cell will only be used for analysis. (File /afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/SYNTHESIS/synthesis_libs/fsc0h_d_generic_core_ss1p08v125c.lib)
Read 407 cells in library 'fsc0h_d_generic_core_ss1p08v125c' 
Reading FF_LIB timing library '/afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/SYNTHESIS/synthesis_libs/fsc0h_d_generic_core_ff1p32vm40c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTHD'. The cell will only be used for analysis. (File /afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/SYNTHESIS/synthesis_libs/fsc0h_d_generic_core_ff1p32vm40c.lib)
Read 407 cells in library 'fsc0h_d_generic_core_ff1p32vm40c' 
*** End library_loading (cpu=0.07min, real=0.08min, mem=21.0M, fe_cpu=1.50min, fe_real=6.55min, fe_mem=779.2M) ***
#% Begin Load netlist data ... (date=01/07 11:47:02, mem=637.9M)
*** Begin netlist parsing (mem=779.2M) ***
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4EHD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4EHD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3EHD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3EHD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3CHD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3CHD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2KHD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2KHD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HHD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HHD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2EHD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2EHD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2CHD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2CHD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XNR4EHD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XNR4EHD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XNR3EHD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XNR3EHD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XNR3CHD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XNR3CHD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 407 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../SYNTHESIS/COUNTER4BIT/counter4bit_synth.v'

*** Memory Usage v#2 (Current mem = 779.152M, initial mem = 272.281M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=779.2M) ***
#% End Load netlist data ... (date=01/07 11:47:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=647.0M, current mem=647.0M)
Top level cell is counter4bit.
Hooked 814 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell counter4bit ...
*** Netlist is unique.
** info: there are 823 modules.
** info: there are 25 stdCell insts.

*** Memory Usage v#2 (Current mem = 830.578M, initial mem = 272.281M) ***
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_o' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_n' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_k' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_bs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_as' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corega_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'core_2800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'core_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File captable.cap ...
Cap table was created using Encounter 14.26-s039_1.
Process name: MIXED_MODE_RFCMOS13_1P8M2T_MMC_FSG_TOP_METAL20K_L130E.
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via ALVIA specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
Allocated an empty WireEdgeEnlargement table in SS_RC [7].
Allocated an empty WireEdgeEnlargement table in SS_RC [8].
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File captable.cap ...
Cap table was created using Encounter 14.26-s039_1.
Process name: MIXED_MODE_RFCMOS13_1P8M2T_MMC_FSG_TOP_METAL20K_L130E.
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via ALVIA specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
Allocated an empty WireEdgeEnlargement table in FF_RC [7].
Allocated an empty WireEdgeEnlargement table in FF_RC [8].
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_AN
    RC-Corner Name        : SS_RC
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : 'captable.cap'
    RC-Corner PreRoute Res Factor         : 1.1
    RC-Corner PreRoute Cap Factor         : 1.1
    RC-Corner PostRoute Res Factor        : 1.1 {1.1 1 1}
    RC-Corner PostRoute Cap Factor        : 1.1 {1.1 1 1}
    RC-Corner PostRoute XCap Factor       : 1.1 {1.1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1.1
    RC-Corner PreRoute Clock Cap Factor   : 1.1
    RC-Corner PostRoute Clock Cap Factor  : 1.1 {1.1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1.1 {1.1 1 1} 
 
 Analysis View: BC_AN
    RC-Corner Name        : FF_RC
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : 'captable.cap'
    RC-Corner PreRoute Res Factor         : 0.9
    RC-Corner PreRoute Cap Factor         : 0.9
    RC-Corner PostRoute Res Factor        : 0.9 {0.9 1 1}
    RC-Corner PostRoute Cap Factor        : 0.9 {0.9 1 1}
    RC-Corner PostRoute XCap Factor       : 0.9 {0.9 1 1}
    RC-Corner PreRoute Clock Res Factor   : 0.9
    RC-Corner PreRoute Clock Cap Factor   : 0.9
    RC-Corner PostRoute Clock Cap Factor  : 0.9 {0.9 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 0.9 {0.9 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../SYNTHESIS/COUNTER4BIT/counter4bit_synth.sdc' ...
Current (total cpu=0:01:32, real=0:06:35, peak res=902.4M, current mem=902.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../SYNTHESIS/COUNTER4BIT/counter4bit_synth.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../SYNTHESIS/COUNTER4BIT/counter4bit_synth.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../../SYNTHESIS/COUNTER4BIT/counter4bit_synth.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=911.5M, current mem=911.5M)
Current (total cpu=0:01:32, real=0:06:35, peak res=911.5M, current mem=911.5M)
Reading timing constraints file '../../SYNTHESIS/COUNTER4BIT/counter4bit_synth.sdc' ...
Current (total cpu=0:01:32, real=0:06:35, peak res=911.5M, current mem=911.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../SYNTHESIS/COUNTER4BIT/counter4bit_synth.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../SYNTHESIS/COUNTER4BIT/counter4bit_synth.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../../SYNTHESIS/COUNTER4BIT/counter4bit_synth.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=911.7M, current mem=911.7M)
Current (total cpu=0:01:32, real=0:06:35, peak res=911.7M, current mem=911.7M)
Total number of combinational cells: 276
Total number of sequential cells: 118
Total number of tristate cells: 13
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFCKEHD BUFCHD BUFCKHHD BUFCKGHD BUFCKIHD BUFCKJHD BUFCKLHD BUFCKKHD BUFCKMHD BUFCKNHD BUFCKQHD BUFEHD BUFDHD BUFHHD BUFGHD BUFIHD BUFJHD BUFKHD BUFLHD BUFMHD BUFNHD BUFQHD
Total number of usable buffers: 22
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVCKDHD INVCHD INVCKGHD INVCKHHD INVCKIHD INVCKJHD INVCKKHD INVCKLHD INVCKMHD INVCKNHD INVCKQHD INVDHD INVGHD INVHHD INVJHD INVIHD INVKHD INVLHD INVMHD INVNHD INVQHD
Total number of usable inverters: 21
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELAKHD DELBKHD DELDKHD DELCKHD
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58           407  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-119            8  LAYER '%s' has been found in the databas...
WARNING   IMPFP-3961          15  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPVL-159          814  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
*** Message Summary: 1258 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -s 20.67 19.2 3.6 3.6 3.6 3.6
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_o' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_n' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_k' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_bs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_as' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corega_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'core_2800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'core_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -s 22 19.2 3.6 3.6 3.6 3.6
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_o' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_n' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_k' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_bs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_as' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corega_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'core_2800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'core_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -s 22.0 19.2 3.6 3.6 3.6 3.6
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_o' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_n' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_k' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_bs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_as' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corega_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'core_2800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'core_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.4 -pin {count_dir enable reset}
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.7 real = 0:00:01.0, mem = 1141.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 0.4 -pin clk
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1145.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 0.4 -pin {{count[0]} {count[1]} {count[2]} {count[3]}}
Successfully spread [4] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1145.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> clearGlobalNets
<CMD> globalNetConnect dgnd -type pgpin -pin GND -instanceBasename *
<CMD> globalNetConnect dvdd -type pgpin -pin VCC -instanceBasename *
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal8 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {dgnd dvdd} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 0.4 bottom 0.4 left 0.4 right 0.4} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.0M)
**WARN: (IMPPP-193):	The currently specified top spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal1 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified bottom spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal1 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified left spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal2 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified right spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal2 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|   via  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal8(8) } -nets { dvdd dgnd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal8(8) }
*** Begin SPECIAL ROUTE on Tue Jan  7 11:56:15 2025 ***
SPECIAL ROUTE ran on directory: /afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/P_and_R/COUNTERBIT
SPECIAL ROUTE ran on machine: fatima.novalocal (Linux 3.10.0-1160.99.1.el7.x86_64 Xeon 2.40Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "dvdd dgnd"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 8
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 8
srouteTopTargetLayerLimit set to 8
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2277.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 16 layers, 8 routing layers, 1 overlap layer
Read in 415 macros, 17 used
Read in 16 components
  16 core components: 16 unplaced, 0 placed, 0 fixed
Read in 8 physical pins
  8 physical pins: 0 unplaced, 8 placed, 0 fixed
Read in 8 nets
Read in 2 special nets, 2 routed
Read in 40 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the dvdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the dvdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net dvdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the dgnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the dgnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net dgnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 14
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 7
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2293.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 8 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 21 wires.
ViaGen created 14 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       21       |       NA       |
|   via  |       14       |        0       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> zoomBox 8.03100 6.29200 35.26800 19.17800
<CMD> zoomBox 10.98200 7.36100 34.13400 18.31500
<CMD> zoomBox 18.92200 10.23800 31.01000 15.95700
<CMD> zoomBox 11.01200 7.87900 34.17100 18.83600
<CMD> zoomBox -6.01900 2.94900 46.17700 27.64400
<CMD> zoomBox -17.57100 -0.44200 54.67300 33.73800
<CMD> zoomBox -17.57100 9.81200 54.67300 43.99200
<CMD> zoomBox -25.49800 8.03000 59.49600 48.24200
<CMD> zoomBox -17.57200 9.81200 54.67300 43.99200
<CMD> zoomBox -10.83500 11.32600 50.57400 40.38000
<CMD> fit
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal8 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {dvdd dgnd} -layer metal7 -direction horizontal -width 1 -spacing 0.4 -set_to_set_distance 100 -start_from right -start_offset 5 -stop_offset 5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal8 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal8 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1186.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
**WARN: (IMPPP-193):	The currently specified  spacing 0.400000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer metal7 is 0.870000. If violation happens, increase the spacing to around 0.982738. The recommended spacing is the square root of min enclosure area.
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 2 wires.
ViaGen created 20 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via2  |        4       |        0       |
|  via3  |        4       |        0       |
|  via4  |        4       |        0       |
|  via5  |        4       |        0       |
|  via6  |        4       |        0       |
| metal7 |        2       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal8 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {dvdd dgnd} -layer metal7 -direction vertical -width 1 -spacing 0.4 -set_to_set_distance 100 -start_from left -start_offset 5 -stop_offset 5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal8 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal8 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1186.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
**WARN: (IMPPP-193):	The currently specified  spacing 0.400000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer metal7 is 0.870000. If violation happens, increase the spacing to around 0.982738. The recommended spacing is the square root of min enclosure area.
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 60 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   via  |       10       |        0       |
|  via2  |       10       |        0       |
|  via3  |       10       |        0       |
|  via4  |       10       |        0       |
|  via5  |       10       |        0       |
|  via6  |       10       |        0       |
| metal7 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> selectWire 2.0000 10.0000 27.2000 11.0000 7 dgnd
<CMD> undo
<CMD> deselectAll
<CMD> selectWire 1.2000 8.6000 28.0000 9.6000 7 dvdd
<CMD> deselectAll
<CMD> selectWire 1.2000 8.6000 28.0000 9.6000 7 dvdd
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 2.0000 10.0000 27.2000 11.0000 7 dgnd
<CMD> deleteSelectedFromFPlan
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal8 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {dvdd dgnd} -layer metal7 -direction vertical -width 1 -spacing 0.4 -set_to_set_distance 100 -start_from left -start_offset 5 -stop_offset 5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal8 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal8 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1186.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
**WARN: (IMPPP-193):	The currently specified  spacing 0.400000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer metal7 is 0.870000. If violation happens, increase the spacing to around 0.982738. The recommended spacing is the square root of min enclosure area.
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 2 wires.
ViaGen created 66 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   via  |       11       |        0       |
|  via2  |       11       |        0       |
|  via3  |       11       |        0       |
|  via4  |       11       |        0       |
|  via5  |       11       |        0       |
|  via6  |       11       |        0       |
| metal7 |        2       |       NA       |
+--------+----------------+----------------+
<CMD> saveFPlan counter4bit_PG_rings.fp
<CMD> setDesignMode -process 130
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -prePlace -pathReports -drvReports -slackReports -numPaths 50 -prefix counter4bit_prePlace -outDir timingReports
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
**WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
AAE DB initialization (MEM=1246.8 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: counter4bit
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1246.8)
Total number of fetched objects 29
End delay calculation. (MEM=1243.92 CPU=0:00:00.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1216.84 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:05:29 mem=1216.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_AN 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.281  |  8.281  |  9.226  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    4    |    4    |    4    |
+--------------------+---------+---------+---------+

Density: 65.758%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir timingReports
Total CPU time: 1.67 sec
Total Real time: 2.0 sec
Total Memory Usage: 1155.324219 Mbytes
<CMD> setPlaceMode -fp false
<CMD> place_design
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 2 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.28450 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: counter4bit
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1181.38)
Total number of fetched objects 27
End delay calculation. (MEM=1240.59 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1240.59 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#15 (mem=1231.1M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.5 mem=1239.1M) ***
**WARN: (IMPTS-141):	Cell (BHD1HD) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (CKLDHD) is marked as dont_touch, but is not marked as dont_use.
*** Build Virtual Sizing Timing Model
(cpu=0:00:03.3 mem=1267.1M) ***
No user-set net weight.
Net fanout histogram:
2		: 13 (48.1%) nets
3		: 4 (14.8%) nets
4     -	14	: 10 (37.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=23 (0 fixed + 23 movable) #buf cell=0 #inv cell=2 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=27 #term=92 #term/net=3.41, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=8
stdCell: 23 single + 0 double + 0 multi
Total standard cell length = 0.0828 (mm), area = 0.0003 (mm^2)
Average module density = 0.627.
Density for the design = 0.627.
       = stdcell_area 207 sites (265 um^2) / alloc_area 330 sites (422 um^2).
Pin Density = 0.2788.
            = total # of pins 92 / total area 330.
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.798e+02 (1.36e+02 4.40e+01)
              Est.  stn bbox = 1.963e+02 (1.49e+02 4.73e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1325.5M
Iteration  2: Total net bbox = 1.798e+02 (1.36e+02 4.40e+01)
              Est.  stn bbox = 1.963e+02 (1.49e+02 4.73e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1325.5M
Iteration  3: Total net bbox = 1.392e+02 (1.15e+02 2.41e+01)
              Est.  stn bbox = 1.541e+02 (1.28e+02 2.64e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1326.9M
Active setup views:
    WC_AN
Iteration  4: Total net bbox = 2.834e+02 (1.60e+02 1.23e+02)
              Est.  stn bbox = 3.121e+02 (1.79e+02 1.33e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1326.9M
Iteration  5: Total net bbox = 3.612e+02 (2.14e+02 1.47e+02)
              Est.  stn bbox = 3.932e+02 (2.35e+02 1.58e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1326.9M
Iteration  6: Total net bbox = 3.718e+02 (2.22e+02 1.49e+02)
              Est.  stn bbox = 4.060e+02 (2.45e+02 1.61e+02)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1326.9M
*** cost = 3.718e+02 (2.22e+02 1.49e+02) (cpu for global=0:00:00.1) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/1
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:05:42 mem=1342.9M) ***
Total net bbox length = 3.718e+02 (2.225e+02 1.493e+02) (ext = 7.548e+01)
Move report: Detail placement moves 23 insts, mean move: 1.61 um, max move: 5.12 um
	Max move on inst (g501__8428): (19.05, 15.04) --> (22.80, 16.40)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1342.9MB
Summary Report:
Instances move: 23 (out of 23 movable)
Instances flipped: 0
Mean displacement: 1.61 um
Max displacement: 5.12 um (Instance: g501__8428) (19.048, 15.037) -> (22.8, 16.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: OAI12CHD
Total net bbox length = 3.548e+02 (2.006e+02 1.542e+02) (ext = 7.760e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1342.9MB
*** Finished refinePlace (0:05:42 mem=1342.9M) ***
*** End of Placement (cpu=0:00:03.8, real=0:00:05.0, mem=1342.9M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=1342.9M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.28450 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: counter4bit
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1342.89)
Total number of fetched objects 27
End delay calculation. (MEM=1341.47 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1341.47 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] Read 149 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 149
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=27  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 27 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 27 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.808000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1340.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1339.96 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1339.96 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.96 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1339.96 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.96 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.96 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 84
[NR-eGR] metal2  (2V) length: 1.810000e+02um, number of vias: 136
[NR-eGR] metal3  (3H) length: 2.226000e+02um, number of vias: 4
[NR-eGR] metal4  (4V) length: 1.240000e+01um, number of vias: 0
[NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.160000e+02um, number of vias: 224
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.620000e+01um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.03 seconds, mem = 1258.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 5, real = 0: 0: 5, mem = 1258.0M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-141            2  Cell (%s) is marked as dont_touch, but i...
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> ccopt_design
#% Begin ccopt_design (date=01/07 12:12:29, mem=1054.0M)
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setDesignMode -process                         130
setExtractRCMode -coupling_c_th                0.4
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -eng_copyNetPropToNewNet       true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setOptMode -preserveAllSequential              true
setPlaceMode -place_design_floorplan_mode      false

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): SS_SDC FF_SDC
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 4 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/SS_SDC was created. It contains 4 sinks and 1 sources.
The skew group clk/FF_SDC was created. It contains 4 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1277.3M, init mem=1301.3M)
*info: Placed = 23            
*info: Unplaced = 0           
Placement Density:62.73%(265/422)
Placement Density (including fixed std cells):62.73%(265/422)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1301.3M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 4 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 4 clock tree sinks)
**WARN: (IMPCCOPT-1127):	The skew group default.clk/SS_SDC has been identified as a duplicate of: clk/FF_SDC
The skew group clk/SS_SDC has been identified as a duplicate of: clk/FF_SDC, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1285.34 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] Read 149 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 149
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=27  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 27 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 27 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.808000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1285.34 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1285.34 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1285.34 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 84
[NR-eGR] metal2  (2V) length: 1.810000e+02um, number of vias: 136
[NR-eGR] metal3  (3H) length: 2.226000e+02um, number of vias: 4
[NR-eGR] metal4  (4V) length: 1.240000e+01um, number of vias: 0
[NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.160000e+02um, number of vias: 224
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.620000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1285.34 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
Initializing placement interface done.
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cts_merge_clock_gates is set for at least one object
cts_merge_clock_logic is set for at least one object
route_type is set for at least one object
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     {BUFCKQHD BUFCKNHD BUFCKMHD BUFCKLHD BUFCKJHD BUFCKIHD BUFCKHHD BUFCKEHD}
  Inverters:   INVCKQHD INVCKNHD INVCKMHD INVCKLHD INVCKKHD INVCKJHD INVCKIHD INVCKHHD INVCKGHD INVCKDHD 
  Clock gates: GCKETKHD GCKETHHD GCKETEHD GCKETCHD 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 422.400um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner SS_DELAY:setup, late and power domain auto-default:
  Slew time target (leaf):    0.290ns
  Slew time target (trunk):   0.290ns
  Slew time target (top):     0.294ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.119ns
  Buffer max distance: 1150.770um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFCKQHD, fastest_considered_half_corner=SS_DELAY:setup.late, optimalDrivingDistance=1150.770um, saturatedSlew=0.256ns, speed=5001.173um per ns, cellArea=43.380um^2 per 1000um}
  Inverter  : {lib_cell:INVCKQHD, fastest_considered_half_corner=SS_DELAY:setup.late, optimalDrivingDistance=939.478um, saturatedSlew=0.255ns, speed=5792.096um per ns, cellArea=35.424um^2 per 1000um}
  Clock gate: {lib_cell:GCKETKHD, fastest_considered_half_corner=SS_DELAY:setup.late, optimalDrivingDistance=409.442um, saturatedSlew=0.258ns, speed=1482.411um per ns, cellArea=81.281um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/FF_SDC:
  Sources:                     pin clk
  Total number of sinks:       4
  Delay constrained sinks:     4
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner SS_DELAY:setup.late:
  Skew target:                 0.119ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/FF_SDC with 4 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.5 real=0:00:02.5)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.8 real=0:00:02.8)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:06:16 mem=1344.1M) ***
Total net bbox length = 3.548e+02 (2.006e+02 1.542e+02) (ext = 7.760e+01)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1344.1MB
Summary Report:
Instances move: 0 (out of 23 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.548e+02 (2.006e+02 1.542e+02) (ext = 7.760e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1344.1MB
*** Finished refinePlace (0:06:16 mem=1344.1M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for SS_DELAY:setup.late...
    Clock tree timing engine global stage delay update for SS_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups after 'Clustering':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    28 (unrouted=2, trialRouted=26, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] Read 6 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=27  numIgnoredNets=26
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.560000e+01um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1344.11 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1344.11 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1344.11 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 84
[NR-eGR] metal2  (2V) length: 1.790000e+02um, number of vias: 133
[NR-eGR] metal3  (3H) length: 2.226000e+02um, number of vias: 4
[NR-eGR] metal4  (4V) length: 1.240000e+01um, number of vias: 0
[NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.140000e+02um, number of vias: 221
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.420000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 4
[NR-eGR] metal2  (2V) length: 1.460000e+01um, number of vias: 5
[NR-eGR] metal3  (3H) length: 9.600000e+00um, number of vias: 0
[NR-eGR] metal4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.420000e+01um, number of vias: 9
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.420000e+01um, number of vias: 9
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1290.11 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    28 (unrouted=2, trialRouted=26, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] Read 149 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 149
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 10
[NR-eGR] Read numTotalNets=27  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 26 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 26 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.552000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1290.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1290.11 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1290.11 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1290.11 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 84
[NR-eGR] metal2  (2V) length: 1.790000e+02um, number of vias: 129
[NR-eGR] metal3  (3H) length: 2.214000e+02um, number of vias: 4
[NR-eGR] metal4  (4V) length: 1.240000e+01um, number of vias: 0
[NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.128000e+02um, number of vias: 217
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1290.1M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.3 real=0:00:00.3)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'counter4bit' of instances=23 and nets=29 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter4bit.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10000 0.90000 
Resistance Scaling Factor    : 1.10000 0.90000 
Clock Cap. Scaling Factor    : 1.10000 0.90000 
Clock Res. Scaling Factor    : 1.10000 0.90000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1290.109M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for SS_DELAY:setup.late...
  Clock tree timing engine global stage delay update for SS_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Clustering done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 2 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.2)
  Stage::Polishing...
  Merging balancing drivers for power...
    Tried: 2 Succeeded: 0
    Clock tree timing engine global stage delay update for SS_DELAY:setup.late...
    Clock tree timing engine global stage delay update for SS_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 1 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.009pF fall=0.009pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=0.014pF fall=0.014pF), of which (rise=0.005pF fall=0.005pF) is wire, and (rise=0.009pF fall=0.009pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:06:17 mem=1331.3M) ***
Total net bbox length = 3.548e+02 (2.006e+02 1.542e+02) (ext = 7.760e+01)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1331.3MB
Summary Report:
Instances move: 0 (out of 23 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.548e+02 (2.006e+02 1.542e+02) (ext = 7.760e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1331.3MB
*** Finished refinePlace (0:06:17 mem=1331.3M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    28 (unrouted=2, trialRouted=26, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] Read 6 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=27  numIgnoredNets=26
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.560000e+01um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1331.32 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1331.32 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1331.32 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 84
[NR-eGR] metal2  (2V) length: 1.790000e+02um, number of vias: 129
[NR-eGR] metal3  (3H) length: 2.214000e+02um, number of vias: 4
[NR-eGR] metal4  (4V) length: 1.240000e+01um, number of vias: 0
[NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.128000e+02um, number of vias: 217
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.420000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 4
[NR-eGR] metal2  (2V) length: 1.460000e+01um, number of vias: 5
[NR-eGR] metal3  (3H) length: 9.600000e+00um, number of vias: 0
[NR-eGR] metal4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.420000e+01um, number of vias: 9
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.420000e+01um, number of vias: 9
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1290.32 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
Set FIXED routing status on 1 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    28 (unrouted=2, trialRouted=26, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'counter4bit' of instances=23 and nets=29 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter4bit.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10000 0.90000 
Resistance Scaling Factor    : 1.10000 0.90000 
Clock Cap. Scaling Factor    : 1.10000 0.90000 
Clock Res. Scaling Factor    : 1.10000 0.90000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1290.320M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for SS_DELAY:setup.late...
        Clock tree timing engine global stage delay update for SS_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 instances, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
        Primary reporting skew groups before routing clock trees:
          skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:06:18 mem=1328.5M) ***
Total net bbox length = 3.548e+02 (2.006e+02 1.542e+02) (ext = 7.760e+01)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1328.5MB
Summary Report:
Instances move: 0 (out of 23 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.548e+02 (2.006e+02 1.542e+02) (ext = 7.760e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1328.5MB
*** Finished refinePlace (0:06:18 mem=1328.5M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    28 (unrouted=2, trialRouted=26, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] Read 6 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=27  numIgnoredNets=26
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.560000e+01um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1328.48 MB )
[NR-eGR] Started Export route guide file ( Curr Mem: 1328.48 MB )
[NR-eGR] Finished Export route guide file ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1328.48 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1328.48 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 84
[NR-eGR] metal2  (2V) length: 1.790000e+02um, number of vias: 129
[NR-eGR] metal3  (3H) length: 2.214000e+02um, number of vias: 4
[NR-eGR] metal4  (4V) length: 1.240000e+01um, number of vias: 0
[NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.128000e+02um, number of vias: 217
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.420000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 4
[NR-eGR] metal2  (2V) length: 1.460000e+01um, number of vias: 5
[NR-eGR] metal3  (3H) length: 9.600000e+00um, number of vias: 0
[NR-eGR] metal4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.420000e+01um, number of vias: 9
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.420000e+01um, number of vias: 9
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1290.48 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_28450_fatima.novalocal_ist1112497_bZ4WMJ/.rgfWj3jyD
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 1 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/07 12:12:34, mem=1071.6M)

globalDetailRoute

#Start globalDetailRoute on Tue Jan  7 12:12:34 2025
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=29)
#NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Jan  7 12:12:34 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 27 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.080 - 1.320] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# metal2       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# metal3       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# metal4       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# metal5       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# metal6       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# metal7       H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# metal8       V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1077.96 (MB), peak = 1184.32 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.62 (MB), peak = 1184.32 (MB)
#reading routing guides ......
#
#Finished routing data preparation on Tue Jan  7 12:12:34 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 12.09 (MB)
#Total memory = 1084.73 (MB)
#Peak memory = 1184.32 (MB)
#
#
#Start global routing on Tue Jan  7 12:12:34 2025
#
#
#Start global routing initialization on Tue Jan  7 12:12:34 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Jan  7 12:12:34 2025
#
#Start routing resource analysis on Tue Jan  7 12:12:34 2025
#
#Routing resource analysis is done on Tue Jan  7 12:12:34 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H          66           0          20    25.00%
#  metal2         V          73           0          20     0.00%
#  metal3         H          66           0          20     0.00%
#  metal4         V          73           0          20     0.00%
#  metal5         H          66           0          20     0.00%
#  metal6         V          73           0          20     0.00%
#  metal7         H          32           0          20    10.00%
#  metal8         V          36           0          20     0.00%
#  --------------------------------------------------------------
#  Total                    485       0.00%         160     4.38%
#
#  1 nets (3.45%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Jan  7 12:12:34 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1085.09 (MB), peak = 1184.32 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Tue Jan  7 12:12:34 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1085.16 (MB), peak = 1184.32 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.55 (MB), peak = 1184.32 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.62 (MB), peak = 1184.32 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 26 (skipped).
#Total number of nets in the design = 29.
#
#26 skipped nets do not have any wires.
#1 routable net has only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               0  
#------------------------------------------------
#        Total                  1               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1              26  
#------------------------------------------------
#        Total                  1              26  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 18 um.
#Total half perimeter of net bounding box = 22 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 12 um.
#Total wire length on LAYER metal3 = 6 um.
#Total wire length on LAYER metal4 = 0 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total number of vias = 6
#Up-Via Summary (total 6):
#           
#-----------------------
# metal1              4
# metal2              2
#-----------------------
#                     6 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 16.7
#Average of max src_to_sink distance for priority net 16.7
#Average of ave src_to_sink distance for priority net 12.5
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.98 (MB)
#Total memory = 1088.72 (MB)
#Peak memory = 1184.32 (MB)
#
#Finished global routing on Tue Jan  7 12:12:35 2025
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.74 (MB), peak = 1184.32 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 23 um.
#Total half perimeter of net bounding box = 22 um.
#Total wire length on LAYER metal1 = 2 um.
#Total wire length on LAYER metal2 = 10 um.
#Total wire length on LAYER metal3 = 11 um.
#Total wire length on LAYER metal4 = 0 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total number of vias = 6
#Up-Via Summary (total 6):
#           
#-----------------------
# metal1              4
# metal2              2
#-----------------------
#                     6 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.98 (MB), peak = 1184.32 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 16.40 (MB)
#Total memory = 1088.98 (MB)
#Peak memory = 1184.32 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1093.71 (MB), peak = 1184.32 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 31 um.
#Total half perimeter of net bounding box = 22 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 15 um.
#Total wire length on LAYER metal3 = 11 um.
#Total wire length on LAYER metal4 = 5 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total number of vias = 10
#Up-Via Summary (total 10):
#           
#-----------------------
# metal1              4
# metal2              4
# metal3              2
#-----------------------
#                    10 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.00 (MB)
#Total memory = 1091.98 (MB)
#Peak memory = 1184.32 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.00 (MB)
#Total memory = 1091.99 (MB)
#Peak memory = 1184.32 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 29.48 (MB)
#Total memory = 1101.12 (MB)
#Peak memory = 1184.32 (MB)
#Number of warnings = 1
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jan  7 12:12:36 2025
#
% End globalDetailRoute (date=01/07 12:12:36, total cpu=0:00:01.9, real=0:00:02.0, peak res=1100.9M, current mem=1100.9M)
        NanoRoute done. (took cpu=0:00:01.9 real=0:00:01.9)
      Clock detailed routing done.
Checking guided vs. routed lengths for 1 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
       14.000      16.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below       0.000            1
       0.000      1.000            0
      -------------------------------------
      
Set FIXED routing status on 1 net(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1306.89 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] Read 149 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 149
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 14
[NR-eGR] Read numTotalNets=27  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 26 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 26 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.552000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1306.89 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1306.89 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1306.89 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 84
[NR-eGR] metal2  (2V) length: 1.795400e+02um, number of vias: 128
[NR-eGR] metal3  (3H) length: 2.226000e+02um, number of vias: 6
[NR-eGR] metal4  (4V) length: 1.720000e+01um, number of vias: 0
[NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.193400e+02um, number of vias: 218
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1306.89 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    28 (unrouted=2, trialRouted=26, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.2 real=0:00:02.3)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'counter4bit' of instances=23 and nets=29 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter4bit.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10000 0.90000 
Resistance Scaling Factor    : 1.10000 0.90000 
Clock Cap. Scaling Factor    : 1.10000 0.90000 
Clock Res. Scaling Factor    : 1.10000 0.90000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1306.891M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for SS_DELAY:setup.late...
  Clock tree timing engine global stage delay update for SS_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=30.740um, total=30.740um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
  Primary reporting skew groups after routing clock trees:
    skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:02.3 real=0:00:02.4)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=30.740um, total=30.740um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=30.740um, total=30.740um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=30.740um, total=30.740um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=30.740um, total=30.740um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Set dirty flag on 0 instances, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    28 (unrouted=2, trialRouted=26, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for SS_DELAY:setup.late...
  Clock tree timing engine global stage delay update for SS_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=30.740um, total=30.740um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
  Primary reporting skew groups after post-conditioning:
    skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                     Count    Area     Capacitance
  -----------------------------------------------------------
  Buffers                         0      0.000       0.000
  Inverters                       0      0.000       0.000
  Integrated Clock Gates          0      0.000       0.000
  Non-Integrated Clock Gates      0      0.000       0.000
  Clock Logic                     0      0.000       0.000
  All                             0      0.000       0.000
  -----------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf       30.740
  Total      30.740
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.009    0.006    0.015
  Total    0.009    0.006    0.015
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
    4      0.009     0.002       0.001      0.002    0.003
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.290       1       0.004       0.000      0.004    0.004    {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner            Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  SS_DELAY:setup.late    clk/FF_SDC    0.000     0.000     0.000       0.119         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner            Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  SS_DELAY:setup.late    clk/FF_SDC    0.000     0.000     0.000       0.119         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: counter4bit
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1365.65)
Total number of fetched objects 27
Total number of fetched objects 27
End delay calculation. (MEM=1393.95 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1393.95 CPU=0:00:00.0 REAL=0:00:00.0)
	Clock: clk, View: WC_AN, Ideal Latency: 0, Propagated Latency: 0.0001
	 Executing: set_clock_latency -source -early -max -rise -0.0001 [get_pins clk]
	Clock: clk, View: WC_AN, Ideal Latency: 0, Propagated Latency: 0.0001
	 Executing: set_clock_latency -source -late -max -rise -0.0001 [get_pins clk]
	Clock: clk, View: WC_AN, Ideal Latency: 0, Propagated Latency: 0.000100136
	 Executing: set_clock_latency -source -early -max -fall -0.000100136 [get_pins clk]
	Clock: clk, View: WC_AN, Ideal Latency: 0, Propagated Latency: 0.000100136
	 Executing: set_clock_latency -source -late -max -fall -0.000100136 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.4 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=30.740um, total=30.740um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
Primary reporting skew groups after update timingGraph:
  skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.4 real=0:00:00.4)
Copying last skew targets (including wire skew targets) from clk/FF_SDC to clk/SS_SDC (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from clk/FF_SDC to clk/SS_SDC (the duplicate skew group).
Runtime done. (took cpu=0:00:07.8 real=0:00:07.9)
Runtime Summary
===============
Clock Runtime:  (48%) Core CTS           3.59 (Init 2.71, Construction 0.18, Implementation 0.29, eGRPC 0.22, PostConditioning 0.10, Other 0.09)
Clock Runtime:  (38%) CTS services       2.80 (RefinePlace 0.21, EarlyGlobalClock 0.32, NanoRoute 1.92, ExtractRC 0.34, TimingAnalysis 0.00)
Clock Runtime:  (12%) Other CTS          0.94 (Init 0.27, CongRepair/EGR-DP 0.25, TimingUpdate 0.42, Other 0.00)
Clock Runtime: (100%) Total              7.33

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1102.5M, totSessionCpu=0:06:21 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell CKLDHD is dont_touch but not dont_use
			Cell CKLDHD is dont_touch but not dont_use
			Cell BHD1HD is dont_touch but not dont_use
			Cell BHD1HD is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1135.2M, totSessionCpu=0:06:24 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1315.9M)

Footprint cell information for calculating maxBufDist
*info: There are 20 candidate Buffer cells
*info: There are 19 candidate Inverter cells

Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: counter4bit
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1458.01)
Total number of fetched objects 27
End delay calculation. (MEM=1437.52 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1437.52 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:06:25 mem=1437.5M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_AN 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.567  |  6.567  |  9.103  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    4    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.266   |      2 (2)       |
|   max_tran     |      2 (13)      |   -2.223   |      2 (13)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.727%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1214.1M, totSessionCpu=0:06:25 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1382.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1382.8M) ***
*** Starting optimizing excluded clock nets MEM= 1382.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1382.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:24.8/0:31:58.6 (0.2), mem = 1382.8M
*** DrvOpt [finish] : cpu/real = 0:00:06.9/0:00:06.9 (1.0), totSession cpu/real = 0:06:31.7/0:32:05.5 (0.2), mem = 1404.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:31.8/0:32:05.6 (0.2), mem = 1404.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|    13|    -2.76|     2|     2|    -0.32|     0|     0|     0|     0|     6.57|     0.00|       0|       0|       0|  62.73|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.10|     0.00|       2|       0|       0|  67.58| 0:00:00.0|  1476.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.10|     0.00|       0|       0|       0|  67.58| 0:00:00.0|  1476.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1476.1M) ***

*** Starting refinePlace (0:06:39 mem=1476.1M) ***
Total net bbox length = 3.624e+02 (2.046e+02 1.578e+02) (ext = 7.720e+01)
Move report: Detail placement moves 5 insts, mean move: 0.40 um, max move: 0.40 um
	Max move on inst (FE_OFC1_count_1): (11.20, 16.40) --> (11.60, 16.40)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1476.1MB
Summary Report:
Instances move: 5 (out of 25 movable)
Instances flipped: 0
Mean displacement: 0.40 um
Max displacement: 0.40 um (Instance: FE_OFC1_count_1) (11.2, 16.4) -> (11.6, 16.4)
	Length: 8 sites, height: 1 rows, site name: core, cell type: BUFJHD
Total net bbox length = 3.620e+02 (2.042e+02 1.578e+02) (ext = 7.640e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1476.1MB
*** Finished refinePlace (0:06:39 mem=1476.1M) ***
*** maximum move = 0.40 um ***
*** Finished re-routing un-routed nets (1476.1M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1476.1M) ***
*** DrvOpt [finish] : cpu/real = 0:00:07.0/0:00:07.1 (1.0), totSession cpu/real = 0:06:38.8/0:32:12.6 (0.2), mem = 1457.0M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1232.7M, totSessionCpu=0:06:39 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:38.8/0:32:12.6 (0.2), mem = 1415.0M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|   End Point    |
+--------+--------+----------+------------+--------+----------+---------+----------------+
|   0.000|   0.000|    67.58%|   0:00:00.0| 1434.1M|     WC_AN|       NA| NA             |
+--------+--------+----------+------------+--------+----------+---------+----------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1434.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1434.1M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:16.5/0:00:16.5 (1.0), totSession cpu/real = 0:06:55.3/0:32:29.2 (0.2), mem = 1415.0M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:57.7/0:32:31.6 (0.2), mem = 1434.1M
Usable buffer cells for single buffer setup transform:
BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD 
Number of usable buffer cells above: 20
Reclaim Optimization WNS Slack 0.087  TNS Slack 0.000 Density 67.58
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    67.58%|        -|   0.087|   0.000|   0:00:00.0| 1434.1M|
|    67.58%|        0|   0.087|   0.000|   0:00:00.0| 1453.1M|
|    67.58%|        0|   0.087|   0.000|   0:00:00.0| 1453.1M|
|    67.58%|        0|   0.087|   0.000|   0:00:01.0| 1453.1M|
|    67.27%|        1|   0.087|   0.000|   0:00:00.0| 1476.7M|
|    67.27%|        0|   0.087|   0.000|   0:00:00.0| 1476.7M|
|    67.27%|        0|   0.087|   0.000|   0:00:00.0| 1476.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.087  TNS Slack 0.000 Density 67.27
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:03.8) (real = 0:00:04.0) **
*** AreaOpt [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:06:59.2/0:32:33.0 (0.2), mem = 1476.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1415.67M, totSessionCpu=0:06:59).

Active setup views:
 WC_AN
  Dominating endpoints: 0
  Dominating TNS: -0.000

Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:01.9/0:32:35.7 (0.2), mem = 1433.8M
Usable buffer cells for single buffer setup transform:
BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD 
Number of usable buffer cells above: 20
Reclaim Optimization WNS Slack 0.058  TNS Slack 0.000 Density 67.27
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    67.27%|        -|   0.058|   0.000|   0:00:00.0| 1433.8M|
|    67.27%|        0|   0.058|   0.000|   0:00:00.0| 1452.8M|
|    67.27%|        0|   0.058|   0.000|   0:00:00.0| 1452.8M|
|    67.27%|        0|   0.058|   0.000|   0:00:00.0| 1452.8M|
|    67.27%|        0|   0.058|   0.000|   0:00:00.0| 1452.8M|
|    67.27%|        0|   0.058|   0.000|   0:00:00.0| 1452.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.058  TNS Slack 0.000 Density 67.27
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:03.8) (real = 0:00:04.0) **
*** Starting refinePlace (0:07:03 mem=1452.8M) ***
Total net bbox length = 3.620e+02 (2.042e+02 1.578e+02) (ext = 7.640e+01)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1452.8MB
Summary Report:
Instances move: 0 (out of 25 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.620e+02 (2.042e+02 1.578e+02) (ext = 7.640e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1452.8MB
*** Finished refinePlace (0:07:03 mem=1452.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1452.8M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1452.8M) ***
*** AreaOpt [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:07:03.3/0:32:37.1 (0.2), mem = 1452.8M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1414.76M, totSessionCpu=0:07:03).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] Read 149 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 149
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 14
[NR-eGR] Read numTotalNets=29  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 28 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 28 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.584000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1414.76 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1414.76 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1414.76 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 88
[NR-eGR] metal2  (2V) length: 1.851400e+02um, number of vias: 130
[NR-eGR] metal3  (3H) length: 2.218000e+02um, number of vias: 6
[NR-eGR] metal4  (4V) length: 1.720000e+01um, number of vias: 0
[NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.241400e+02um, number of vias: 224
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1395.25 MB )
Extraction called for design 'counter4bit' of instances=25 and nets=31 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter4bit.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10000 0.90000 
Resistance Scaling Factor    : 1.10000 0.90000 
Clock Cap. Scaling Factor    : 1.10000 0.90000 
Clock Res. Scaling Factor    : 1.10000 0.90000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1395.246M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: counter4bit
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1393.28)
Total number of fetched objects 29
End delay calculation. (MEM=1421.22 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1421.22 CPU=0:00:00.1 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:03.7/0:32:37.6 (0.2), mem = 1421.2M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     7.93|     0.00|       0|       0|       0|  67.27|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     7.93|     0.00|       0|       0|       0|  67.27| 0:00:00.0|  1472.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1472.3M) ***

*** DrvOpt [finish] : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:07:08.0/0:32:41.9 (0.2), mem = 1453.2M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:07:08 mem=1453.2M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 0.000%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1453.2M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1453.2MB
Summary Report:
Instances move: 0 (out of 25 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1453.2MB
*** Finished refinePlace (0:07:08 mem=1453.2M) ***

Active setup views:
 WC_AN
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'counter4bit' of instances=25 and nets=31 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter4bit.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10000 0.90000 
Resistance Scaling Factor    : 1.10000 0.90000 
Clock Cap. Scaling Factor    : 1.10000 0.90000 
Clock Res. Scaling Factor    : 1.10000 0.90000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1389.711M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: counter4bit
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1395.74)
Total number of fetched objects 29
End delay calculation. (MEM=1422.95 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1422.95 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:07:08 mem=1422.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:48, real = 0:00:48, mem = 1237.2M, totSessionCpu=0:07:08 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_AN 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.928  |  7.928  |  9.119  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    4    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.273%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:48, real = 0:00:50, mem = 1238.4M, totSessionCpu=0:07:09 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 7 warning(s), 0 error(s)

#% End ccopt_design (date=01/07 12:13:27, total cpu=0:00:56.2, real=0:00:58.0, peak res=1246.9M, current mem=1171.5M)
<CMD> report_ccopt_clock_trees
Clock tree timing engine global stage delay update for SS_DELAY:setup.early...
Clock tree timing engine global stage delay update for SS_DELAY:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for SS_DELAY:setup.late...
Clock tree timing engine global stage delay update for SS_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for FF_DELAY:hold.early...
Clock tree timing engine global stage delay update for FF_DELAY:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for FF_DELAY:hold.late...
Clock tree timing engine global stage delay update for FF_DELAY:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Clock DAG stats:
================

-----------------------------------------------------------
Cell type                     Count    Area     Capacitance
-----------------------------------------------------------
Buffers                         0      0.000       0.000
Inverters                       0      0.000       0.000
Integrated Clock Gates          0      0.000       0.000
Non-Integrated Clock Gates      0      0.000       0.000
Clock Logic                     0      0.000       0.000
All                             0      0.000       0.000
-----------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top         0.000
Trunk       0.000
Leaf       30.740
Total      30.740
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top          0.000
Trunk        0.000
Leaf         0.000
Total        0.000
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.000    0.000    0.000
Leaf     0.009    0.006    0.015
Total    0.009    0.006    0.015
--------------------------------


Clock DAG sink capacitances:
============================

--------------------------------------------------------
Count    Total    Average    Std. Dev.    Min      Max
--------------------------------------------------------
  4      0.009     0.002       0.001      0.002    0.003
--------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Leaf        0.290       1       0.004       0.000      0.004    0.004    {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

---------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                (Ohms)                                
---------------------------------------------------------------------------------------------------------------------
clk           0     0     0      0       0        4     14.34     129.181      0.000    0.006  0.009  clk
---------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk              0             0             0            0           0          0         4        0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

-----------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max     Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length  Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)    Resistance   (um^2)     (pF)   (pF)
                                                                       (Ohms)                         
-----------------------------------------------------------------------------------------------------------
  0     0     0      0       0         0        4        4     14.340    12.918       0.000    0.006  0.009
-----------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0         4        0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)   14.340   14.340   14.340    0.000
Source-sink manhattan distance (um)  14.600   14.600   14.600    0.000
Source-sink resistance (Ohm)         12.918   12.918   12.918    0.000
-----------------------------------------------------------------------

Transition distribution for half-corner SS_DELAY:setup.late:
============================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Leaf        0.290       1       0.004       0.000      0.004    0.004    {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: clk:
===========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             : 0
# Inverters           : 0
  Total               : 0
Minimum depth         : 0
Maximum depth         : 0
Buffering area (um^2) : 0.000

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0       4        0       0       0         0         0
-----------------------------------------------------------------
Total    0       4        0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

-----------------------------------------------------------------------------------------------------------------------------------
Timing Corner         Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew      Leaf Slew  Trunk Slew     Trunk Slew
                      Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type    Target     Target Type    Target
-----------------------------------------------------------------------------------------------------------------------------------
FF_DELAY:hold.early      0.004          0.004           -              -        ignored            -      ignored            -
FF_DELAY:hold.late       0.004          0.004           -              -        ignored            -      ignored            -
SS_DELAY:setup.early     0.004          0.004           -              -        ignored            -      ignored            -
SS_DELAY:setup.late      0.004          0.004           -              -        auto computed   0.290     auto computed   0.290
-----------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.


invalid command name "report_ccopt_clock_structure"
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix counter4bit_preCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1315.6M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: counter4bit
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1340.42)
Total number of fetched objects 29
End delay calculation. (MEM=1367.62 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1367.62 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:07:33 mem=1367.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_AN 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.928  |  7.928  |  9.119  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    4    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.273%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.61 sec
Total Real time: 3.0 sec
Total Memory Usage: 1332.882812 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix counter4bit_postCTS -outDir timingReports
Turning off fast DC mode./nStart to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1315.4M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: counter4bit
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1340.14)
Total number of fetched objects 29
End delay calculation. (MEM=1365.35 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1365.35 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:07:35 mem=1365.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_AN 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.928  |  7.928  |  9.119  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    4    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.273%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.45 sec
Total Real time: 2.0 sec
Total Memory Usage: 1333.609375 Mbytes
<CMD> saveDesign counter4bit
#% Begin save design ... (date=01/07 12:17:48, mem=1175.4M)
% Begin Save ccopt configuration ... (date=01/07 12:17:48, mem=1177.4M)
% End Save ccopt configuration ... (date=01/07 12:17:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=1177.7M, current mem=1177.7M)
% Begin Save netlist data ... (date=01/07 12:17:48, mem=1177.7M)
Writing Binary DB to counter4bit.dat/counter4bit.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/07 12:17:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1177.8M, current mem=1177.8M)
Saving symbol-table file ...
Saving congestion map file counter4bit.dat/counter4bit.route.congmap.gz ...
% Begin Save AAE data ... (date=01/07 12:17:49, mem=1178.4M)
Saving AAE Data ...
% End Save AAE data ... (date=01/07 12:17:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1178.4M, current mem=1178.4M)
Saving preference file counter4bit.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/07 12:17:50, mem=1179.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/07 12:17:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.5M, current mem=1179.5M)
Saving PG file counter4bit.dat/counter4bit.pg.gz, version#2, (Created by Innovus v20.11-s130_1 on Tue Jan  7 12:17:50 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1333.9M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/07 12:17:50, mem=1179.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/07 12:17:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.6M, current mem=1179.6M)
% Begin Save routing data ... (date=01/07 12:17:50, mem=1179.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1333.9M) ***
% End Save routing data ... (date=01/07 12:17:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.7M, current mem=1179.7M)
Saving property file counter4bit.dat/counter4bit.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=1336.9M) ***
#Saving pin access data to file counter4bit.dat/counter4bit.apa ...
#
% Begin Save power constraints data ... (date=01/07 12:17:51, mem=1180.2M)
% End Save power constraints data ... (date=01/07 12:17:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1180.3M, current mem=1180.3M)
SS_RC FF_RC
Generated self-contained design counter4bit.dat
#% End save design ... (date=01/07 12:17:58, total cpu=0:00:07.2, real=0:00:10.0, peak res=1187.3M, current mem=1187.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1188.67 (MB), peak = 1246.88 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           29.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          130
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1386.0M, init mem=1402.7M)
*info: Placed = 25            
*info: Unplaced = 0           
Placement Density:67.27%(284/422)
Placement Density (including fixed std cells):67.27%(284/422)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1402.7M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (1) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1402.7M) ***

globalDetailRoute

#Start globalDetailRoute on Tue Jan  7 12:22:18 2025
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=31)
#NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
#Start routing data preparation on Tue Jan  7 12:22:18 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 29 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.080 - 1.320] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# metal2       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# metal3       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# metal4       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# metal5       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# metal6       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# metal7       H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# metal8       V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1191.59 (MB), peak = 1246.88 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1191.59 (MB), peak = 1246.88 (MB)
#
#Finished routing data preparation on Tue Jan  7 12:22:18 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.80 (MB)
#Total memory = 1191.59 (MB)
#Peak memory = 1246.88 (MB)
#
#
#Start global routing on Tue Jan  7 12:22:18 2025
#
#
#Start global routing initialization on Tue Jan  7 12:22:18 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Jan  7 12:22:18 2025
#
#Start routing resource analysis on Tue Jan  7 12:22:18 2025
#
#Routing resource analysis is done on Tue Jan  7 12:22:18 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H          66           0          20    30.00%
#  metal2         V          73           0          20     0.00%
#  metal3         H          66           0          20     0.00%
#  metal4         V          73           0          20     0.00%
#  metal5         H          66           0          20     0.00%
#  metal6         V          73           0          20     0.00%
#  metal7         H          32           0          20    10.00%
#  metal8         V          36           0          20     0.00%
#  --------------------------------------------------------------
#  Total                    485       0.00%         160     5.00%
#
#  1 nets (3.23%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Jan  7 12:22:18 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1191.70 (MB), peak = 1246.88 (MB)
#
#
#Global routing initialization is done on Tue Jan  7 12:22:18 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1191.70 (MB), peak = 1246.88 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.81 (MB), peak = 1246.88 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.81 (MB), peak = 1246.88 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 29.
#Total number of nets in the design = 31.
#
#28 routable nets have only global wires.
#1 routable net has only detail routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              28  
#-----------------------------
#        Total              28  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1              28  
#------------------------------------------------
#        Total                  1              28  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 352 um.
#Total half perimeter of net bounding box = 407 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 163 um.
#Total wire length on LAYER metal3 = 178 um.
#Total wire length on LAYER metal4 = 12 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total number of vias = 128
#Up-Via Summary (total 128):
#           
#-----------------------
# metal1             81
# metal2             43
# metal3              4
#-----------------------
#                   128 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.22 (MB)
#Total memory = 1194.82 (MB)
#Peak memory = 1246.88 (MB)
#
#Finished global routing on Tue Jan  7 12:22:18 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.82 (MB), peak = 1246.88 (MB)
#Start Track Assignment.
#Done with 31 horizontal wires in 1 hboxes and 22 vertical wires in 1 hboxes.
#Done with 4 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# metal2       132.03 	  0.15%  	  0.00% 	  0.00%
# metal3       169.04 	  0.00%  	  0.00% 	  0.00%
# metal4         6.60 	  0.00%  	  0.00% 	  0.00%
# metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# metal8         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All         307.67  	  0.07% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 383 um.
#Total half perimeter of net bounding box = 407 um.
#Total wire length on LAYER metal1 = 40 um.
#Total wire length on LAYER metal2 = 143 um.
#Total wire length on LAYER metal3 = 188 um.
#Total wire length on LAYER metal4 = 11 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total number of vias = 128
#Up-Via Summary (total 128):
#           
#-----------------------
# metal1             81
# metal2             43
# metal3              4
#-----------------------
#                   128 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.83 (MB), peak = 1246.88 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.11 (MB)
#Total memory = 1194.84 (MB)
#Peak memory = 1246.88 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#5 out of 25 instances (20.0%) need to be verified(marked ipoed), dirty area = 6.8%.
#82.3% of the total area is being checked for drcs
#82.3% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1199.13 (MB), peak = 1246.88 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 420 um.
#Total half perimeter of net bounding box = 407 um.
#Total wire length on LAYER metal1 = 25 um.
#Total wire length on LAYER metal2 = 210 um.
#Total wire length on LAYER metal3 = 172 um.
#Total wire length on LAYER metal4 = 12 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total number of vias = 136
#Up-Via Summary (total 136):
#           
#-----------------------
# metal1             86
# metal2             46
# metal3              4
#-----------------------
#                   136 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.56 (MB)
#Total memory = 1197.40 (MB)
#Peak memory = 1246.88 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1199.20 (MB), peak = 1246.88 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 420 um.
#Total half perimeter of net bounding box = 407 um.
#Total wire length on LAYER metal1 = 25 um.
#Total wire length on LAYER metal2 = 210 um.
#Total wire length on LAYER metal3 = 172 um.
#Total wire length on LAYER metal4 = 12 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total number of vias = 136
#Up-Via Summary (total 136):
#           
#-----------------------
# metal1             86
# metal2             46
# metal3              4
#-----------------------
#                   136 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 420 um.
#Total half perimeter of net bounding box = 407 um.
#Total wire length on LAYER metal1 = 25 um.
#Total wire length on LAYER metal2 = 210 um.
#Total wire length on LAYER metal3 = 172 um.
#Total wire length on LAYER metal4 = 12 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total number of vias = 136
#Up-Via Summary (total 136):
#           
#-----------------------
# metal1             86
# metal2             46
# metal3              4
#-----------------------
#                   136 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1199.30 (MB), peak = 1246.88 (MB)
#CELL_VIEW counter4bit,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Jan  7 12:22:22 2025
#
#
#Start Post Route Wire Spread.
#Done with 5 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 424 um.
#Total half perimeter of net bounding box = 407 um.
#Total wire length on LAYER metal1 = 25 um.
#Total wire length on LAYER metal2 = 210 um.
#Total wire length on LAYER metal3 = 176 um.
#Total wire length on LAYER metal4 = 12 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total number of vias = 136
#Up-Via Summary (total 136):
#           
#-----------------------
# metal1             86
# metal2             46
# metal3              4
#-----------------------
#                   136 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1199.21 (MB), peak = 1246.88 (MB)
#CELL_VIEW counter4bit,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1199.21 (MB), peak = 1246.88 (MB)
#CELL_VIEW counter4bit,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 424 um.
#Total half perimeter of net bounding box = 407 um.
#Total wire length on LAYER metal1 = 25 um.
#Total wire length on LAYER metal2 = 210 um.
#Total wire length on LAYER metal3 = 176 um.
#Total wire length on LAYER metal4 = 12 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total number of vias = 136
#Up-Via Summary (total 136):
#           
#-----------------------
# metal1             86
# metal2             46
# metal3              4
#-----------------------
#                   136 
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 2.64 (MB)
#Total memory = 1197.48 (MB)
#Peak memory = 1246.88 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = -32.75 (MB)
#Total memory = 1156.60 (MB)
#Peak memory = 1246.88 (MB)
#Number of warnings = 1
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jan  7 12:22:23 2025
#
#Default setup view is reset to WC_AN.
#Default setup view is reset to WC_AN.
#routeDesign: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1132.66 (MB), peak = 1246.88 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> fit
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1373.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> verify_connectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Jan  7 12:26:13 2025

Design Name: counter4bit
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (29.2000, 26.4000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Jan  7 12:26:13 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> saveDesign counter4bit
#% Begin save design ... (date=01/07 12:28:07, mem=1133.6M)
% Begin Save ccopt configuration ... (date=01/07 12:28:07, mem=1133.6M)
% End Save ccopt configuration ... (date=01/07 12:28:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1134.0M, current mem=1134.0M)
% Begin Save netlist data ... (date=01/07 12:28:07, mem=1134.0M)
Writing Binary DB to counter4bit.dat.tmp/counter4bit.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/07 12:28:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1134.0M, current mem=1134.0M)
Saving symbol-table file ...
Saving congestion map file counter4bit.dat.tmp/counter4bit.route.congmap.gz ...
% Begin Save AAE data ... (date=01/07 12:28:08, mem=1134.1M)
Saving AAE Data ...
AAE DB initialization (MEM=1390.85 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=01/07 12:28:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1134.6M, current mem=1134.6M)
Saving preference file counter4bit.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/07 12:28:08, mem=1135.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/07 12:28:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1135.0M, current mem=1135.0M)
Saving PG file counter4bit.dat.tmp/counter4bit.pg.gz, version#2, (Created by Innovus v20.11-s130_1 on Tue Jan  7 12:28:09 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1390.4M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/07 12:28:09, mem=1135.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/07 12:28:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1135.0M, current mem=1135.0M)
% Begin Save routing data ... (date=01/07 12:28:09, mem=1135.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1390.4M) ***
% End Save routing data ... (date=01/07 12:28:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1135.0M, current mem=1135.0M)
Saving property file counter4bit.dat.tmp/counter4bit.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1393.4M) ***
#Saving pin access data to file counter4bit.dat.tmp/counter4bit.apa ...
#
% Begin Save power constraints data ... (date=01/07 12:28:10, mem=1135.1M)
% End Save power constraints data ... (date=01/07 12:28:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1135.1M, current mem=1135.1M)
SS_RC FF_RC
Generated self-contained design counter4bit.dat.tmp
#% End save design ... (date=01/07 12:28:16, total cpu=0:00:06.9, real=0:00:09.0, peak res=1136.6M, current mem=1136.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix counter4bit_postRoute -outDir timingReports
Switching SI Aware to true by default in postroute mode   

**ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix counter4bit_postRoute -outDir timingReports

**ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

<CMD> report_ccopt_clock_tree_structure
Clock tree clk:
 Total FF: 4
 Max Level: 2
  (L1) output port clk
   \_ ... (4 sinks omitted)

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix counter4bit_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'counter4bit' of instances=25 and nets=31 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design counter4bit.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: SS_RC
 Corner: FF_RC
extractDetailRC Option : -outfile /tmp/innovus_temp_28450_fatima.novalocal_ist1112497_bZ4WMJ/counter4bit_28450_AuVliQ.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10000 0.90000 
Coupling Cap. Scaling Factor : 1.10000 0.90000 
Resistance Scaling Factor    : 1.10000 0.90000 
Clock Cap. Scaling Factor    : 1.10000 0.90000 
Clock Res. Scaling Factor    : 1.10000 0.90000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1390.3M)
Extracted 10.5263% (CPU Time= 0:00:00.1  MEM= 1414.3M)
Extracted 20.5742% (CPU Time= 0:00:00.1  MEM= 1414.3M)
Extracted 30.622% (CPU Time= 0:00:00.1  MEM= 1430.3M)
Extracted 40.6699% (CPU Time= 0:00:00.1  MEM= 1430.3M)
Extracted 50.7177% (CPU Time= 0:00:00.1  MEM= 1430.3M)
Extracted 60.7656% (CPU Time= 0:00:00.1  MEM= 1430.3M)
Extracted 70.8134% (CPU Time= 0:00:00.1  MEM= 1430.3M)
Extracted 80.8612% (CPU Time= 0:00:00.1  MEM= 1430.3M)
Extracted 90.9091% (CPU Time= 0:00:00.1  MEM= 1430.3M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1430.3M)
Number of Extracted Resistors     : 353
Number of Extracted Ground Cap.   : 374
Number of Extracted Coupling Cap. : 468
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: SS_RC
 Corner: FF_RC
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1391.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1399.289M)
Starting delay calculation for Setup views
AAE DB initialization (MEM=1416.37 CPU=0:00:00.0 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter4bit
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1416.37)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 29
AAE_INFO-618: Total number of nets in the design is 31,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1470.73 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1443.66 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1443.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1443.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1405.77)
Glitch Analysis: View WC_AN -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_AN -- Total Number of Nets Analyzed = 29. 
Total number of fetched objects 29
AAE_INFO-618: Total number of nets in the design is 31,  3.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1444.94 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1444.94 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:10:40 mem=1444.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_AN 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.872  |  7.872  |  9.087  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    4    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.273%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.04 sec
Total Real time: 5.0 sec
Total Memory Usage: 1438.953125 Mbytes
Reset AAE Options
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILLER8EHD FILLER64EHD FILLER4EHD FILLER3HD FILLER32EHD FILLER2HD FILLER1HD FILLER16EHD -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILLER64EHD / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLER32EHD / prefix FILLER).
*INFO:   Added 1 filler inst  (cell FILLER16EHD / prefix FILLER).
*INFO:   Added 5 filler insts (cell FILLER8EHD / prefix FILLER).
*INFO:   Added 6 filler insts (cell FILLER4EHD / prefix FILLER).
*INFO:   Added 6 filler insts (cell FILLER3HD / prefix FILLER).
*INFO:   Added 3 filler insts (cell FILLER2HD / prefix FILLER).
*INFO:   Added 4 filler insts (cell FILLER1HD / prefix FILLER).
*INFO: Total 25 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 25 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
 *** Starting Verify Geometry (MEM: 1442.7) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 3600
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.3  MEM: 78.9M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Jan  7 12:32:54 2025

Design Name: counter4bit
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (29.2000, 26.4000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Jan  7 12:32:54 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> checkDesign -all
Creating directory checkDesign.
Begin checking placement ... (start mem=1521.6M, init mem=1521.6M)
*info: Recommended don't use cell = 0           
*info: Placed = 50            
*info: Unplaced = 0           
Placement Density:100.00%(422/422)
Placement Density (including fixed std cells):100.00%(422/422)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1521.6M)
############################################################################
# Innovus Netlist Design Rule Check
# Tue Jan  7 12:33:39 2025

############################################################################
Design: counter4bit

------ Design Summary:
Total Standard Cell Number   (cells) : 50
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 422.40
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 50
Number of Non-uniquified Insts : 38
Number of Nets                 : 31
Average number of Pins per Net : 3.10
Maximum number of Pins in Net  : 9

------ I/O Port summary

Number of Primary I/O Ports    : 8
Number of Input Ports          : 4
Number of Output Ports         : 4
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 8
**WARN: (IMPREPO-202):	There are 8 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 1
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

**WARN: (IMPREPO-216):	There are 1 Instances with input pins tied together.
Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 0
Number of High Fanout nets (>50)               : 0
**WARN: (IMPREPO-213):	There are 8 I/O Pins connected to Non-IO Insts.
Checking for any assigns in the netlist...
  No assigns found.
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/counter4bit.main.htm.ascii

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> saveNetlist counter4bit_pr.v
Writing Netlist "counter4bit_pr.v" ...
<CMD> write_lef_abstract counter4bit.lef
<CMD> saveDesign counter4bit
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=01/07 12:37:33, mem=1196.5M)
% Begin Save ccopt configuration ... (date=01/07 12:37:34, mem=1196.5M)
% End Save ccopt configuration ... (date=01/07 12:37:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1196.5M, current mem=1196.5M)
% Begin Save netlist data ... (date=01/07 12:37:34, mem=1196.5M)
Writing Binary DB to counter4bit.dat.tmp/counter4bit.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/07 12:37:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.5M, current mem=1196.5M)
Saving symbol-table file ...
Saving congestion map file counter4bit.dat.tmp/counter4bit.route.congmap.gz ...
% Begin Save AAE data ... (date=01/07 12:37:34, mem=1196.6M)
Saving AAE Data ...
% End Save AAE data ... (date=01/07 12:37:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.6M, current mem=1196.6M)
Saving preference file counter4bit.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/07 12:37:35, mem=1196.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/07 12:37:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.6M, current mem=1196.6M)
Saving PG file counter4bit.dat.tmp/counter4bit.pg.gz, version#2, (Created by Innovus v20.11-s130_1 on Tue Jan  7 12:37:35 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1450.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/07 12:37:36, mem=1196.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/07 12:37:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.6M, current mem=1196.6M)
% Begin Save routing data ... (date=01/07 12:37:36, mem=1196.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1450.1M) ***
% End Save routing data ... (date=01/07 12:37:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.6M, current mem=1196.6M)
Saving property file counter4bit.dat.tmp/counter4bit.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1453.1M) ***
#Saving pin access data to file counter4bit.dat.tmp/counter4bit.apa ...
#
% Begin Save power constraints data ... (date=01/07 12:37:36, mem=1196.6M)
% End Save power constraints data ... (date=01/07 12:37:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.6M, current mem=1196.6M)
SS_RC FF_RC
Generated self-contained design counter4bit.dat.tmp
#% End save design ... (date=01/07 12:37:43, total cpu=0:00:07.3, real=0:00:09.0, peak res=1196.9M, current mem=1196.9M)
*** Message Summary: 0 warning(s), 0 error(s)


--------------------------------------------------------------------------------
Exiting Innovus on Tue Jan  7 12:43:10 2025
  Total CPU time:     0:13:14
  Total real time:    1:02:42
  Peak memory (main): 1280.07MB


*** Memory Usage v#2 (Current mem = 1453.922M, initial mem = 272.281M) ***
*** Message Summary: 1337 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:13:00, real=1:02:41, mem=1453.9M) ---
