# Unconnected Output Ports
# Format: instance_name.port_name
# Generated by Verilog Wrapper Generator

cpu_unit.debug_valid
cpu_unit.read_enable
cpu_unit.uart_tx_data[7:0]
cpu_unit.uart_tx_valid
cpu_unit.write_enable
main_mem.ready
