Analysis & Synthesis report for reversi_FPGA
Fri Aug 08 13:32:40 2014
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |reversi_FPGA|LCD_reversi:U10|mLCD_ST
  9. State Machine - |reversi_FPGA|LCD_reversi:U10|LCD_Controller:u0|ST
 10. State Machine - |reversi_FPGA|reversi:U0|cState
 11. State Machine - |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|cNextState
 12. State Machine - |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|cState
 13. State Machine - |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|status
 14. State Machine - |reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|cNextState
 15. State Machine - |reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|cState
 16. State Machine - |reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|status
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Parameter Settings for User Entity Instance: reversi:U0
 23. Parameter Settings for User Entity Instance: reversi:U0|print_rs232c:U_PRINT
 24. Parameter Settings for User Entity Instance: reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT
 25. Parameter Settings for User Entity Instance: reversi:U0|input_rs232c:U_INPUT
 26. Parameter Settings for User Entity Instance: reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT
 27. Parameter Settings for User Entity Instance: reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR
 28. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[0].J0
 29. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[1].J0
 30. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[2].J0
 31. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[3].J0
 32. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[4].J0
 33. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[5].J0
 34. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[6].J0
 35. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[7].J0
 36. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[0].J0
 37. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[1].J0
 38. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[2].J0
 39. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[3].J0
 40. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[4].J0
 41. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[5].J0
 42. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[6].J0
 43. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0
 44. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[0].J0
 45. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[1].J0
 46. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[2].J0
 47. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[3].J0
 48. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[4].J0
 49. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[5].J0
 50. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0
 51. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0
 52. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[0].J0
 53. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[1].J0
 54. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[2].J0
 55. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[3].J0
 56. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[4].J0
 57. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0
 58. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0
 59. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0
 60. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[0].J0
 61. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[1].J0
 62. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[2].J0
 63. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[3].J0
 64. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0
 65. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0
 66. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0
 67. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0
 68. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[0].J0
 69. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[1].J0
 70. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[2].J0
 71. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0
 72. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0
 73. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0
 74. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0
 75. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0
 76. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[0].J0
 77. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[1].J0
 78. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0
 79. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0
 80. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0
 81. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0
 82. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0
 83. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0
 84. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[0].J0
 85. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0
 86. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0
 87. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0
 88. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0
 89. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0
 90. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0
 91. Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[7].J0
 92. Parameter Settings for User Entity Instance: LCD_reversi:U10
 93. Parameter Settings for User Entity Instance: LCD_reversi:U10|LCD_Controller:u0
 94. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 95. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 96. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 97. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 98. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 99. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
100. Port Connectivity Checks: "SEG7_LUT:U9"
101. Port Connectivity Checks: "SEG7_LUT:U8"
102. Port Connectivity Checks: "SEG7_LUT:U7"
103. Port Connectivity Checks: "SEG7_LUT:U6"
104. Port Connectivity Checks: "SEG7_LUT:U5"
105. Port Connectivity Checks: "SEG7_LUT:U4"
106. Port Connectivity Checks: "SEG7_LUT:U3"
107. Port Connectivity Checks: "SEG7_LUT:U2"
108. Port Connectivity Checks: "reversi:U0|xorshift32:U_XORSHIFT"
109. Port Connectivity Checks: "reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR|clk_div:div"
110. Port Connectivity Checks: "reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div"
111. Elapsed Time Per Partition
112. Analysis & Synthesis Messages
113. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug 08 13:32:40 2014      ;
; Quartus II 32-bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; reversi_FPGA                               ;
; Top-level Entity Name              ; reversi_FPGA                               ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 4,251                                      ;
;     Total combinational functions  ; 4,200                                      ;
;     Dedicated logic registers      ; 435                                        ;
; Total registers                    ; 435                                        ;
; Total pins                         ; 80                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; reversi_FPGA       ; reversi_FPGA       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; ../xorshift32/xorshift32.v       ; yes             ; User Verilog HDL File        ; C:/altera/13.0/projects/xorshift32/xorshift32.v                    ;         ;
; ../rs232c_rx/rs232c_tx.v         ; yes             ; User Verilog HDL File        ; C:/altera/13.0/projects/rs232c_rx/rs232c_tx.v                      ;         ;
; ../rs232c_rx/rs232c_rx.v         ; yes             ; User Verilog HDL File        ; C:/altera/13.0/projects/rs232c_rx/rs232c_rx.v                      ;         ;
; ../rs232c_rx/clk_div.v           ; yes             ; User Verilog HDL File        ; C:/altera/13.0/projects/rs232c_rx/clk_div.v                        ;         ;
; ../reversi/reversi_judge.v       ; yes             ; User Verilog HDL File        ; C:/altera/13.0/projects/reversi/reversi_judge.v                    ;         ;
; ../reversi/reversi.v             ; yes             ; User Verilog HDL File        ; C:/altera/13.0/projects/reversi/reversi.v                          ;         ;
; ../reversi/print_rs232c.v        ; yes             ; User Verilog HDL File        ; C:/altera/13.0/projects/reversi/print_rs232c.v                     ;         ;
; ../reversi/judge.v               ; yes             ; User Verilog HDL File        ; C:/altera/13.0/projects/reversi/judge.v                            ;         ;
; ../reversi/input_rs232c.v        ; yes             ; User Verilog HDL File        ; C:/altera/13.0/projects/reversi/input_rs232c.v                     ;         ;
; ../reversi/defines.v             ; yes             ; User Verilog HDL File        ; C:/altera/13.0/projects/reversi/defines.v                          ;         ;
; reversi_FPGA.v                   ; yes             ; User Verilog HDL File        ; C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v                ;         ;
; SEG7_LUT.v                       ; yes             ; User Verilog HDL File        ; C:/altera/13.0/projects/reversi_FPGA/SEG7_LUT.v                    ;         ;
; cnt_data.v                       ; yes             ; User Verilog HDL File        ; C:/altera/13.0/projects/reversi_FPGA/cnt_data.v                    ;         ;
; LCD_Controller.v                 ; yes             ; User Verilog HDL File        ; C:/altera/13.0/projects/reversi_FPGA/LCD_Controller.v              ;         ;
; LCD_reversi.v                    ; yes             ; User Verilog HDL File        ; C:/altera/13.0/projects/reversi_FPGA/LCD_reversi.v                 ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc      ;         ;
; db/lpm_divide_m9m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0/projects/reversi_FPGA/db/lpm_divide_m9m.tdf         ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0/projects/reversi_FPGA/db/sign_div_unsign_bkh.tdf    ;         ;
; db/alt_u_div_a4f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0/projects/reversi_FPGA/db/alt_u_div_a4f.tdf          ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0/projects/reversi_FPGA/db/add_sub_7pc.tdf            ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0/projects/reversi_FPGA/db/add_sub_8pc.tdf            ;         ;
; db/lpm_divide_jhm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0/projects/reversi_FPGA/db/lpm_divide_jhm.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 4,251        ;
;                                             ;              ;
; Total combinational functions               ; 4200         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 2802         ;
;     -- 3 input functions                    ; 860          ;
;     -- <=2 input functions                  ; 538          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 3856         ;
;     -- arithmetic mode                      ; 344          ;
;                                             ;              ;
; Total registers                             ; 435          ;
;     -- Dedicated logic registers            ; 435          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 80           ;
; Embedded Multiplier 9-bit elements          ; 0            ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 401          ;
; Total fan-out                               ; 16404        ;
; Average fan-out                             ; 3.42         ;
+---------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                           ; Library Name ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; |reversi_FPGA                           ; 4200 (17)         ; 435 (0)      ; 0           ; 0            ; 0       ; 0         ; 80   ; 0            ; |reversi_FPGA                                                                                                 ;              ;
;    |LCD_reversi:U10|                    ; 168 (147)         ; 51 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|LCD_reversi:U10                                                                                 ;              ;
;       |LCD_Controller:u0|               ; 21 (21)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|LCD_reversi:U10|LCD_Controller:u0                                                               ;              ;
;    |SEG7_LUT:U2|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|SEG7_LUT:U2                                                                                     ;              ;
;    |SEG7_LUT:U3|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|SEG7_LUT:U3                                                                                     ;              ;
;    |SEG7_LUT:U4|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|SEG7_LUT:U4                                                                                     ;              ;
;    |SEG7_LUT:U5|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|SEG7_LUT:U5                                                                                     ;              ;
;    |SEG7_LUT:U8|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|SEG7_LUT:U8                                                                                     ;              ;
;    |SEG7_LUT:U9|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|SEG7_LUT:U9                                                                                     ;              ;
;    |cnt_data:U1|                        ; 276 (276)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|cnt_data:U1                                                                                     ;              ;
;    |lpm_divide:Div0|                    ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Div0                                                                                 ;              ;
;       |lpm_divide_jhm:auto_generated|   ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                   ;              ;
;          |sign_div_unsign_bkh:divider|  ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                       ;              ;
;             |alt_u_div_a4f:divider|     ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ;              ;
;    |lpm_divide:Div1|                    ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Div1                                                                                 ;              ;
;       |lpm_divide_jhm:auto_generated|   ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Div1|lpm_divide_jhm:auto_generated                                                   ;              ;
;          |sign_div_unsign_bkh:divider|  ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                       ;              ;
;             |alt_u_div_a4f:divider|     ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ;              ;
;    |lpm_divide:Div2|                    ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Div2                                                                                 ;              ;
;       |lpm_divide_jhm:auto_generated|   ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Div2|lpm_divide_jhm:auto_generated                                                   ;              ;
;          |sign_div_unsign_bkh:divider|  ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                       ;              ;
;             |alt_u_div_a4f:divider|     ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ;              ;
;    |lpm_divide:Mod0|                    ; 47 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Mod0                                                                                 ;              ;
;       |lpm_divide_m9m:auto_generated|   ; 47 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Mod0|lpm_divide_m9m:auto_generated                                                   ;              ;
;          |sign_div_unsign_bkh:divider|  ; 47 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                       ;              ;
;             |alt_u_div_a4f:divider|     ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ;              ;
;    |lpm_divide:Mod1|                    ; 47 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Mod1                                                                                 ;              ;
;       |lpm_divide_m9m:auto_generated|   ; 47 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Mod1|lpm_divide_m9m:auto_generated                                                   ;              ;
;          |sign_div_unsign_bkh:divider|  ; 47 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                       ;              ;
;             |alt_u_div_a4f:divider|     ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ;              ;
;    |lpm_divide:Mod2|                    ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Mod2                                                                                 ;              ;
;       |lpm_divide_m9m:auto_generated|   ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Mod2|lpm_divide_m9m:auto_generated                                                   ;              ;
;          |sign_div_unsign_bkh:divider|  ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                       ;              ;
;             |alt_u_div_a4f:divider|     ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ;              ;
;    |reversi:U0|                         ; 3400 (737)        ; 384 (180)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0                                                                                      ;              ;
;       |input_rs232c:U_INPUT|            ; 191 (99)          ; 124 (48)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT                                                                 ;              ;
;          |rs232c_rx:RR|                 ; 51 (28)           ; 43 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR                                                    ;              ;
;             |clk_div:div|               ; 23 (23)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR|clk_div:div                                        ;              ;
;          |rs232c_tx:RT|                 ; 41 (15)           ; 33 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT                                                    ;              ;
;             |clk_div:div|               ; 26 (26)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div                                        ;              ;
;       |print_rs232c:U_PRINT|            ; 219 (204)         ; 48 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|print_rs232c:U_PRINT                                                                 ;              ;
;          |rs232c_tx:RT|                 ; 15 (15)           ; 16 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT                                                    ;              ;
;             |clk_div:div|               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div                                        ;              ;
;       |reversi_judge:U_JUDGE|           ; 2215 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE                                                                ;              ;
;          |judge:i_loop[0].j_loop[1].J0| ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[1].J0                                   ;              ;
;          |judge:i_loop[0].j_loop[2].J0| ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[2].J0                                   ;              ;
;          |judge:i_loop[0].j_loop[3].J0| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[3].J0                                   ;              ;
;          |judge:i_loop[0].j_loop[4].J0| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[4].J0                                   ;              ;
;          |judge:i_loop[0].j_loop[5].J0| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[5].J0                                   ;              ;
;          |judge:i_loop[0].j_loop[6].J0| ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[6].J0                                   ;              ;
;          |judge:i_loop[1].j_loop[0].J0| ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[0].J0                                   ;              ;
;          |judge:i_loop[1].j_loop[1].J0| ; 93 (93)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[1].J0                                   ;              ;
;          |judge:i_loop[1].j_loop[2].J0| ; 72 (72)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[2].J0                                   ;              ;
;          |judge:i_loop[1].j_loop[3].J0| ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[3].J0                                   ;              ;
;          |judge:i_loop[1].j_loop[4].J0| ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[4].J0                                   ;              ;
;          |judge:i_loop[1].j_loop[5].J0| ; 53 (53)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[5].J0                                   ;              ;
;          |judge:i_loop[1].j_loop[6].J0| ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[6].J0                                   ;              ;
;          |judge:i_loop[1].j_loop[7].J0| ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0                                   ;              ;
;          |judge:i_loop[2].j_loop[0].J0| ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[0].J0                                   ;              ;
;          |judge:i_loop[2].j_loop[1].J0| ; 51 (51)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[1].J0                                   ;              ;
;          |judge:i_loop[2].j_loop[2].J0| ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[2].J0                                   ;              ;
;          |judge:i_loop[2].j_loop[3].J0| ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[3].J0                                   ;              ;
;          |judge:i_loop[2].j_loop[4].J0| ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[4].J0                                   ;              ;
;          |judge:i_loop[2].j_loop[5].J0| ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[5].J0                                   ;              ;
;          |judge:i_loop[2].j_loop[6].J0| ; 53 (53)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0                                   ;              ;
;          |judge:i_loop[2].j_loop[7].J0| ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0                                   ;              ;
;          |judge:i_loop[3].j_loop[0].J0| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[0].J0                                   ;              ;
;          |judge:i_loop[3].j_loop[1].J0| ; 54 (54)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[1].J0                                   ;              ;
;          |judge:i_loop[3].j_loop[2].J0| ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[2].J0                                   ;              ;
;          |judge:i_loop[3].j_loop[3].J0| ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[3].J0                                   ;              ;
;          |judge:i_loop[3].j_loop[4].J0| ; 53 (53)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[4].J0                                   ;              ;
;          |judge:i_loop[3].j_loop[5].J0| ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0                                   ;              ;
;          |judge:i_loop[3].j_loop[6].J0| ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0                                   ;              ;
;          |judge:i_loop[3].j_loop[7].J0| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0                                   ;              ;
;          |judge:i_loop[4].j_loop[0].J0| ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[0].J0                                   ;              ;
;          |judge:i_loop[4].j_loop[1].J0| ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[1].J0                                   ;              ;
;          |judge:i_loop[4].j_loop[2].J0| ; 49 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[2].J0                                   ;              ;
;          |judge:i_loop[4].j_loop[3].J0| ; 52 (52)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[3].J0                                   ;              ;
;          |judge:i_loop[4].j_loop[4].J0| ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0                                   ;              ;
;          |judge:i_loop[4].j_loop[5].J0| ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0                                   ;              ;
;          |judge:i_loop[4].j_loop[6].J0| ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0                                   ;              ;
;          |judge:i_loop[4].j_loop[7].J0| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0                                   ;              ;
;          |judge:i_loop[5].j_loop[0].J0| ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[0].J0                                   ;              ;
;          |judge:i_loop[5].j_loop[1].J0| ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[1].J0                                   ;              ;
;          |judge:i_loop[5].j_loop[2].J0| ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[2].J0                                   ;              ;
;          |judge:i_loop[5].j_loop[3].J0| ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0                                   ;              ;
;          |judge:i_loop[5].j_loop[4].J0| ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0                                   ;              ;
;          |judge:i_loop[5].j_loop[5].J0| ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0                                   ;              ;
;          |judge:i_loop[5].j_loop[6].J0| ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0                                   ;              ;
;          |judge:i_loop[5].j_loop[7].J0| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0                                   ;              ;
;          |judge:i_loop[6].j_loop[0].J0| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[0].J0                                   ;              ;
;          |judge:i_loop[6].j_loop[1].J0| ; 58 (58)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[1].J0                                   ;              ;
;          |judge:i_loop[6].j_loop[2].J0| ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0                                   ;              ;
;          |judge:i_loop[6].j_loop[3].J0| ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0                                   ;              ;
;          |judge:i_loop[6].j_loop[4].J0| ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0                                   ;              ;
;          |judge:i_loop[6].j_loop[5].J0| ; 55 (55)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0                                   ;              ;
;          |judge:i_loop[6].j_loop[6].J0| ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0                                   ;              ;
;          |judge:i_loop[6].j_loop[7].J0| ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0                                   ;              ;
;          |judge:i_loop[7].j_loop[1].J0| ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0                                   ;              ;
;          |judge:i_loop[7].j_loop[2].J0| ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0                                   ;              ;
;          |judge:i_loop[7].j_loop[3].J0| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0                                   ;              ;
;          |judge:i_loop[7].j_loop[4].J0| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0                                   ;              ;
;          |judge:i_loop[7].j_loop[5].J0| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0                                   ;              ;
;          |judge:i_loop[7].j_loop[6].J0| ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0                                   ;              ;
;       |xorshift32:U_XORSHIFT|           ; 38 (38)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reversi_FPGA|reversi:U0|xorshift32:U_XORSHIFT                                                                ;              ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |reversi_FPGA|LCD_reversi:U10|mLCD_ST                              ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; mLCD_ST.000011 ; mLCD_ST.000010 ; mLCD_ST.000001 ; mLCD_ST.000000 ;
+----------------+----------------+----------------+----------------+----------------+
; mLCD_ST.000000 ; 0              ; 0              ; 0              ; 0              ;
; mLCD_ST.000001 ; 0              ; 0              ; 1              ; 1              ;
; mLCD_ST.000010 ; 0              ; 1              ; 0              ; 1              ;
; mLCD_ST.000011 ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |reversi_FPGA|LCD_reversi:U10|LCD_Controller:u0|ST ;
+-------+-------+-------+-------+------------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                              ;
+-------+-------+-------+-------+------------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                  ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                  ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                  ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                  ;
+-------+-------+-------+-------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |reversi_FPGA|reversi:U0|cState                                                  ;
+-------------------+---------------+-------------------+--------------+-------------+-------------+
; Name              ; cState.UPDATE ; cState.INPUT_WAIT ; cState.PRINT ; cState.IDLE ; cState.COMP ;
+-------------------+---------------+-------------------+--------------+-------------+-------------+
; cState.IDLE       ; 0             ; 0                 ; 0            ; 0           ; 0           ;
; cState.PRINT      ; 0             ; 0                 ; 1            ; 1           ; 0           ;
; cState.INPUT_WAIT ; 0             ; 1                 ; 0            ; 1           ; 0           ;
; cState.UPDATE     ; 1             ; 0                 ; 0            ; 1           ; 0           ;
; cState.COMP       ; 0             ; 0                 ; 0            ; 1           ; 1           ;
+-------------------+---------------+-------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|cNextState                                                       ;
+-----------------------+------------------+-----------------------+-------------------+-----------------+-----------------------+
; Name                  ; cNextState.PARSE ; cNextState.INPUT_READ ; cNextState.PROMPT ; cNextState.IDLE ; cNextState.PRINT_CRLF ;
+-----------------------+------------------+-----------------------+-------------------+-----------------+-----------------------+
; cNextState.IDLE       ; 0                ; 0                     ; 0                 ; 0               ; 0                     ;
; cNextState.PROMPT     ; 0                ; 0                     ; 1                 ; 1               ; 0                     ;
; cNextState.INPUT_READ ; 0                ; 1                     ; 0                 ; 1               ; 0                     ;
; cNextState.PARSE      ; 1                ; 0                     ; 0                 ; 1               ; 0                     ;
; cNextState.PRINT_CRLF ; 0                ; 0                     ; 0                 ; 1               ; 1                     ;
+-----------------------+------------------+-----------------------+-------------------+-----------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|cState                                   ;
+-------------------+--------------+-------------------+---------------+-------------+-------------------+
; Name              ; cState.PARSE ; cState.INPUT_READ ; cState.PROMPT ; cState.IDLE ; cState.PRINT_CRLF ;
+-------------------+--------------+-------------------+---------------+-------------+-------------------+
; cState.IDLE       ; 0            ; 0                 ; 0             ; 0           ; 0                 ;
; cState.PROMPT     ; 0            ; 0                 ; 1             ; 1           ; 0                 ;
; cState.INPUT_READ ; 0            ; 1                 ; 0             ; 1           ; 0                 ;
; cState.PARSE      ; 1            ; 0                 ; 0             ; 1           ; 0                 ;
; cState.PRINT_CRLF ; 0            ; 0                 ; 0             ; 1           ; 1                 ;
+-------------------+--------------+-------------------+---------------+-------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|status ;
+-------------+-------------+-------------+-----------------------------------------+
; Name        ; status.0000 ; status.0010 ; status.0001                             ;
+-------------+-------------+-------------+-----------------------------------------+
; status.0000 ; 0           ; 0           ; 0                                       ;
; status.0001 ; 1           ; 0           ; 1                                       ;
; status.0010 ; 1           ; 1           ; 0                                       ;
+-------------+-------------+-------------+-----------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|cNextState                                                                ;
+------------------------+-----------------------+----------------------+----------------------+------------------------+-----------------+
; Name                   ; cNextState.PRINT_CRLF ; cNextState.PRINT_VAL ; cNextState.PRINT_BAR ; cNextState.PRINT_LABEL ; cNextState.IDLE ;
+------------------------+-----------------------+----------------------+----------------------+------------------------+-----------------+
; cNextState.IDLE        ; 0                     ; 0                    ; 0                    ; 0                      ; 0               ;
; cNextState.PRINT_LABEL ; 0                     ; 0                    ; 0                    ; 1                      ; 1               ;
; cNextState.PRINT_BAR   ; 0                     ; 0                    ; 1                    ; 0                      ; 1               ;
; cNextState.PRINT_VAL   ; 0                     ; 1                    ; 0                    ; 0                      ; 1               ;
; cNextState.PRINT_CRLF  ; 1                     ; 0                    ; 0                    ; 0                      ; 1               ;
+------------------------+-----------------------+----------------------+----------------------+------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|cState                                                                 ;
+--------------------+-------------------+------------------+------------------+--------------------+--------------------+-------------+
; Name               ; cState.PRINT_CRLF ; cState.PRINT_VAL ; cState.PRINT_BAR ; cState.PRINT_LABEL ; cState.PRINT_INPUT ; cState.IDLE ;
+--------------------+-------------------+------------------+------------------+--------------------+--------------------+-------------+
; cState.IDLE        ; 0                 ; 0                ; 0                ; 0                  ; 0                  ; 0           ;
; cState.PRINT_INPUT ; 0                 ; 0                ; 0                ; 0                  ; 1                  ; 1           ;
; cState.PRINT_LABEL ; 0                 ; 0                ; 0                ; 1                  ; 0                  ; 1           ;
; cState.PRINT_BAR   ; 0                 ; 0                ; 1                ; 0                  ; 0                  ; 1           ;
; cState.PRINT_VAL   ; 0                 ; 1                ; 0                ; 0                  ; 0                  ; 1           ;
; cState.PRINT_CRLF  ; 1                 ; 0                ; 0                ; 0                  ; 0                  ; 1           ;
+--------------------+-------------------+------------------+------------------+--------------------+--------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|status ;
+-------------+-------------+-------------+-----------------------------------------+
; Name        ; status.0000 ; status.0010 ; status.0001                             ;
+-------------+-------------+-------------+-----------------------------------------+
; status.0000 ; 0           ; 0           ; 0                                       ;
; status.0001 ; 1           ; 0           ; 1                                       ;
; status.0010 ; 1           ; 1           ; 0                                       ;
+-------------+-------------+-------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                      ;
+----------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Register name                                                        ; Reason for Removal                                                               ;
+----------------------------------------------------------------------+----------------------------------------------------------------------------------+
; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|counter[15] ; Merged with reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|counter[15] ;
; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|counter[14] ; Merged with reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|counter[14] ;
; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|counter[13] ; Merged with reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|counter[13] ;
; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|counter[12] ; Merged with reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|counter[12] ;
; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|counter[11] ; Merged with reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|counter[11] ;
; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|counter[10] ; Merged with reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|counter[10] ;
; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|counter[9]  ; Merged with reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|counter[9]  ;
; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|counter[8]  ; Merged with reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|counter[8]  ;
; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|counter[7]  ; Merged with reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|counter[7]  ;
; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|counter[6]  ; Merged with reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|counter[6]  ;
; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|counter[5]  ; Merged with reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|counter[5]  ;
; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|counter[4]  ; Merged with reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|counter[4]  ;
; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|counter[3]  ; Merged with reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|counter[3]  ;
; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|counter[2]  ; Merged with reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|counter[2]  ;
; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|counter[1]  ; Merged with reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|counter[1]  ;
; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|counter[0]  ; Merged with reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|counter[0]  ;
; LCD_reversi:U10|mLCD_ST~8                                            ; Lost fanout                                                                      ;
; LCD_reversi:U10|mLCD_ST~9                                            ; Lost fanout                                                                      ;
; LCD_reversi:U10|mLCD_ST~10                                           ; Lost fanout                                                                      ;
; LCD_reversi:U10|mLCD_ST~11                                           ; Lost fanout                                                                      ;
; LCD_reversi:U10|mLCD_ST~12                                           ; Lost fanout                                                                      ;
; LCD_reversi:U10|mLCD_ST~13                                           ; Lost fanout                                                                      ;
; LCD_reversi:U10|LCD_Controller:u0|ST~8                               ; Lost fanout                                                                      ;
; LCD_reversi:U10|LCD_Controller:u0|ST~9                               ; Lost fanout                                                                      ;
; reversi:U0|cState~7                                                  ; Lost fanout                                                                      ;
; reversi:U0|cState~8                                                  ; Lost fanout                                                                      ;
; reversi:U0|input_rs232c:U_INPUT|cNextState~7                         ; Lost fanout                                                                      ;
; reversi:U0|input_rs232c:U_INPUT|cNextState~8                         ; Lost fanout                                                                      ;
; reversi:U0|input_rs232c:U_INPUT|cState~9                             ; Lost fanout                                                                      ;
; reversi:U0|input_rs232c:U_INPUT|cState~10                            ; Lost fanout                                                                      ;
; reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|status~9                ; Lost fanout                                                                      ;
; reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|status~10               ; Lost fanout                                                                      ;
; reversi:U0|print_rs232c:U_PRINT|cNextState~7                         ; Lost fanout                                                                      ;
; reversi:U0|print_rs232c:U_PRINT|cNextState~8                         ; Lost fanout                                                                      ;
; reversi:U0|print_rs232c:U_PRINT|cNextState~9                         ; Lost fanout                                                                      ;
; reversi:U0|print_rs232c:U_PRINT|cState~10                            ; Lost fanout                                                                      ;
; reversi:U0|print_rs232c:U_PRINT|cState~11                            ; Lost fanout                                                                      ;
; reversi:U0|print_rs232c:U_PRINT|cState~12                            ; Lost fanout                                                                      ;
; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|status~9                ; Lost fanout                                                                      ;
; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|status~10               ; Lost fanout                                                                      ;
; reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|status.0010             ; Lost fanout                                                                      ;
; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|status.0010             ; Lost fanout                                                                      ;
; reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR|clk_div:div|counter[0]  ; Merged with reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|counter[0]  ;
; reversi:U0|print_rs232c:U_PRINT|cData[7]                             ; Stuck at GND due to stuck port data_in                                           ;
; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|in_din[7]               ; Stuck at GND due to stuck port data_in                                           ;
; Total Number of Removed Registers = 45                               ;                                                                                  ;
+----------------------------------------------------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                   ;
+------------------------------------------+---------------------------+--------------------------------------------------------+
; Register name                            ; Reason for Removal        ; Registers Removed due to This Register                 ;
+------------------------------------------+---------------------------+--------------------------------------------------------+
; reversi:U0|print_rs232c:U_PRINT|cData[7] ; Stuck at GND              ; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|in_din[7] ;
;                                          ; due to stuck port data_in ;                                                        ;
+------------------------------------------+---------------------------+--------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 435   ;
; Number of registers using Synchronous Clear  ; 53    ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 384   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 183   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------+
; Inverted Register Statistics                                ;
+---------------------------------------------------+---------+
; Inverted Register                                 ; Fan out ;
+---------------------------------------------------+---------+
; reversi:U0|cBlackData[35]                         ; 16      ;
; reversi:U0|cBlackData[28]                         ; 17      ;
; reversi:U0|cWhiteData[36]                         ; 18      ;
; reversi:U0|cWhiteData[27]                         ; 14      ;
; reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|dout ; 1       ;
; reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|dout ; 1       ;
; reversi:U0|cGameTurn                              ; 396     ;
; reversi:U0|xorshift32:U_XORSHIFT|Y[1]             ; 4       ;
; reversi:U0|xorshift32:U_XORSHIFT|Y[17]            ; 6       ;
; reversi:U0|xorshift32:U_XORSHIFT|Y[18]            ; 5       ;
; reversi:U0|xorshift32:U_XORSHIFT|Y[5]             ; 4       ;
; reversi:U0|xorshift32:U_XORSHIFT|Y[31]            ; 2       ;
; reversi:U0|xorshift32:U_XORSHIFT|Y[23]            ; 4       ;
; reversi:U0|xorshift32:U_XORSHIFT|Y[10]            ; 6       ;
; reversi:U0|xorshift32:U_XORSHIFT|Y[22]            ; 3       ;
; reversi:U0|xorshift32:U_XORSHIFT|Y[11]            ; 5       ;
; reversi:U0|xorshift32:U_XORSHIFT|Y[28]            ; 2       ;
; reversi:U0|xorshift32:U_XORSHIFT|Y[15]            ; 4       ;
; reversi:U0|xorshift32:U_XORSHIFT|Y[7]             ; 5       ;
; reversi:U0|xorshift32:U_XORSHIFT|Y[20]            ; 3       ;
; reversi:U0|xorshift32:U_XORSHIFT|Y[25]            ; 4       ;
; Total number of inverted registers = 21           ;         ;
+---------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |reversi_FPGA|LCD_reversi:U10|LUT_INDEX[5]                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|cbit[2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|cbit[2]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |reversi_FPGA|reversi:U0|max[4]                                     ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |reversi_FPGA|reversi:U0|cTryCounter[9]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |reversi_FPGA|LCD_reversi:U10|LCD_Controller:u0|mStart              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|cX[2]                 ;
; 39:1               ; 2 bits    ; 52 LEs        ; 14 LEs               ; 38 LEs                 ; Yes        ; |reversi_FPGA|LCD_reversi:U10|mLCD_RS                               ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |reversi_FPGA|reversi:U0|cInputX[0]                                 ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |reversi_FPGA|reversi:U0|cInputY[1]                                 ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|cCounter[0]           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|cX[2]                 ;
; 130:1              ; 3 bits    ; 258 LEs       ; 6 LEs                ; 252 LEs                ; Yes        ; |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR|cbit[1]  ;
; 11:1               ; 3 bits    ; 21 LEs        ; 9 LEs                ; 12 LEs                 ; Yes        ; |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|cData[1]              ;
; 10:1               ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|cCounter[4]           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |reversi_FPGA|reversi:U0|cStateCounter[0]                           ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|cData[2]              ;
; 13:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|cInputBuffer[1][7]    ;
; 13:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|cInputBuffer[0][5]    ;
; 77:1               ; 7 bits    ; 357 LEs       ; 301 LEs              ; 56 LEs                 ; Yes        ; |reversi_FPGA|LCD_reversi:U10|mLCD_DATA[6]                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|cY                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |reversi_FPGA|reversi:U0|cSelectCounter                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|status   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|status   ;
; 64:1               ; 2 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |reversi_FPGA|reversi:U0|Mux11                                      ;
; 64:1               ; 2 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|Mux1                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |reversi_FPGA|LCD_reversi:U10|mLCD_ST                               ;
; 12:1               ; 5 bits    ; 40 LEs        ; 15 LEs               ; 25 LEs                 ; No         ; |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|Selector14            ;
; 13:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; No         ; |reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|cNextState.INPUT_READ ;
; 11:1               ; 5 bits    ; 35 LEs        ; 10 LEs               ; 25 LEs                 ; No         ; |reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|Selector30            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|cNextState.IDLE       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0 ;
+----------------+----------+-----------------------------+
; Parameter Name ; Value    ; Type                        ;
+----------------+----------+-----------------------------+
; sys_clk        ; 50000000 ; Signed Integer              ;
; rate           ; 19200    ; Signed Integer              ;
; MAX_TRY_NUM    ; 10000    ; Signed Integer              ;
+----------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|print_rs232c:U_PRINT ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; sys_clk        ; 50000000 ; Signed Integer                                   ;
; rate           ; 19200    ; Signed Integer                                   ;
; LINE_STR_LEN   ; 18       ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT ;
+----------------+----------+---------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                          ;
+----------------+----------+---------------------------------------------------------------+
; sys_clk        ; 50000000 ; Signed Integer                                                ;
; rate           ; 19200    ; Signed Integer                                                ;
+----------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|input_rs232c:U_INPUT ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; sys_clk        ; 50000000 ; Signed Integer                                   ;
; rate           ; 19200    ; Signed Integer                                   ;
; BUFSIZE        ; 32       ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT ;
+----------------+----------+---------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                          ;
+----------------+----------+---------------------------------------------------------------+
; sys_clk        ; 50000000 ; Signed Integer                                                ;
; rate           ; 19200    ; Signed Integer                                                ;
+----------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR ;
+----------------+----------+---------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                          ;
+----------------+----------+---------------------------------------------------------------+
; sys_clk        ; 50000000 ; Signed Integer                                                ;
; rate           ; 19200    ; Signed Integer                                                ;
+----------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[0].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 0     ; Signed Integer                                                                    ;
; y              ; 0     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[1].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 0     ; Signed Integer                                                                    ;
; y              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[2].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 0     ; Signed Integer                                                                    ;
; y              ; 2     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[3].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 0     ; Signed Integer                                                                    ;
; y              ; 3     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[4].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 0     ; Signed Integer                                                                    ;
; y              ; 4     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[5].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 0     ; Signed Integer                                                                    ;
; y              ; 5     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[6].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 0     ; Signed Integer                                                                    ;
; y              ; 6     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[7].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 0     ; Signed Integer                                                                    ;
; y              ; 7     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[0].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 1     ; Signed Integer                                                                    ;
; y              ; 0     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[1].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 1     ; Signed Integer                                                                    ;
; y              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[2].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 1     ; Signed Integer                                                                    ;
; y              ; 2     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[3].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 1     ; Signed Integer                                                                    ;
; y              ; 3     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[4].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 1     ; Signed Integer                                                                    ;
; y              ; 4     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[5].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 1     ; Signed Integer                                                                    ;
; y              ; 5     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[6].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 1     ; Signed Integer                                                                    ;
; y              ; 6     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 1     ; Signed Integer                                                                    ;
; y              ; 7     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[0].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 2     ; Signed Integer                                                                    ;
; y              ; 0     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[1].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 2     ; Signed Integer                                                                    ;
; y              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[2].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 2     ; Signed Integer                                                                    ;
; y              ; 2     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[3].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 2     ; Signed Integer                                                                    ;
; y              ; 3     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[4].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 2     ; Signed Integer                                                                    ;
; y              ; 4     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[5].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 2     ; Signed Integer                                                                    ;
; y              ; 5     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 2     ; Signed Integer                                                                    ;
; y              ; 6     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 2     ; Signed Integer                                                                    ;
; y              ; 7     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[0].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 3     ; Signed Integer                                                                    ;
; y              ; 0     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[1].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 3     ; Signed Integer                                                                    ;
; y              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[2].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 3     ; Signed Integer                                                                    ;
; y              ; 2     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[3].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 3     ; Signed Integer                                                                    ;
; y              ; 3     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[4].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 3     ; Signed Integer                                                                    ;
; y              ; 4     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 3     ; Signed Integer                                                                    ;
; y              ; 5     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 3     ; Signed Integer                                                                    ;
; y              ; 6     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 3     ; Signed Integer                                                                    ;
; y              ; 7     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[0].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 4     ; Signed Integer                                                                    ;
; y              ; 0     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[1].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 4     ; Signed Integer                                                                    ;
; y              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[2].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 4     ; Signed Integer                                                                    ;
; y              ; 2     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[3].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 4     ; Signed Integer                                                                    ;
; y              ; 3     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 4     ; Signed Integer                                                                    ;
; y              ; 4     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 4     ; Signed Integer                                                                    ;
; y              ; 5     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 4     ; Signed Integer                                                                    ;
; y              ; 6     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 4     ; Signed Integer                                                                    ;
; y              ; 7     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[0].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 5     ; Signed Integer                                                                    ;
; y              ; 0     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[1].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 5     ; Signed Integer                                                                    ;
; y              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[2].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 5     ; Signed Integer                                                                    ;
; y              ; 2     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 5     ; Signed Integer                                                                    ;
; y              ; 3     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 5     ; Signed Integer                                                                    ;
; y              ; 4     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 5     ; Signed Integer                                                                    ;
; y              ; 5     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 5     ; Signed Integer                                                                    ;
; y              ; 6     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 5     ; Signed Integer                                                                    ;
; y              ; 7     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[0].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 6     ; Signed Integer                                                                    ;
; y              ; 0     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[1].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 6     ; Signed Integer                                                                    ;
; y              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 6     ; Signed Integer                                                                    ;
; y              ; 2     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 6     ; Signed Integer                                                                    ;
; y              ; 3     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 6     ; Signed Integer                                                                    ;
; y              ; 4     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 6     ; Signed Integer                                                                    ;
; y              ; 5     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 6     ; Signed Integer                                                                    ;
; y              ; 6     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 6     ; Signed Integer                                                                    ;
; y              ; 7     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[0].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 7     ; Signed Integer                                                                    ;
; y              ; 0     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 7     ; Signed Integer                                                                    ;
; y              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 7     ; Signed Integer                                                                    ;
; y              ; 2     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 7     ; Signed Integer                                                                    ;
; y              ; 3     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 7     ; Signed Integer                                                                    ;
; y              ; 4     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 7     ; Signed Integer                                                                    ;
; y              ; 5     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 7     ; Signed Integer                                                                    ;
; y              ; 6     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[7].J0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; x              ; 7     ; Signed Integer                                                                    ;
; y              ; 7     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_reversi:U10 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; LCD_INTIAL     ; 0     ; Signed Integer                      ;
; LCD_LINE1      ; 5     ; Signed Integer                      ;
; LCD_CH_LINE    ; 21    ; Signed Integer                      ;
; LCD_LINE2      ; 22    ; Signed Integer                      ;
; LUT_SIZE       ; 38    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_reversi:U10|LCD_Controller:u0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:U9"                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iDIG ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:U8"                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iDIG ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:U7" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; iDIG ; Input ; Info     ; Stuck at GND  ;
+------+-------+----------+---------------+


+-----------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:U6" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; iDIG ; Input ; Info     ; Stuck at GND  ;
+------+-------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:U5"                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iDIG ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:U4"                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iDIG ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:U3"                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iDIG ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:U2"                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iDIG ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reversi:U0|xorshift32:U_XORSHIFT"                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Q[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR|clk_div:div" ;
+------------+-------+----------+------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                              ;
+------------+-------+----------+------------------------------------------------------+
; div[15..8] ; Input ; Info     ; Stuck at GND                                         ;
; div[4..1]  ; Input ; Info     ; Stuck at GND                                         ;
; div[7]     ; Input ; Info     ; Stuck at VCC                                         ;
; div[6]     ; Input ; Info     ; Stuck at GND                                         ;
; div[5]     ; Input ; Info     ; Stuck at VCC                                         ;
; div[0]     ; Input ; Info     ; Stuck at VCC                                         ;
+------------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div" ;
+-------------+-------+----------+-----------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                             ;
+-------------+-------+----------+-----------------------------------------------------+
; div[1..0]   ; Input ; Info     ; Stuck at VCC                                        ;
; div[15..12] ; Input ; Info     ; Stuck at GND                                        ;
; div[8..6]   ; Input ; Info     ; Stuck at GND                                        ;
; div[11]     ; Input ; Info     ; Stuck at VCC                                        ;
; div[10]     ; Input ; Info     ; Stuck at GND                                        ;
; div[9]      ; Input ; Info     ; Stuck at VCC                                        ;
; div[5]      ; Input ; Info     ; Stuck at VCC                                        ;
; div[4]      ; Input ; Info     ; Stuck at GND                                        ;
; div[3]      ; Input ; Info     ; Stuck at VCC                                        ;
; div[2]      ; Input ; Info     ; Stuck at GND                                        ;
+-------------+-------+----------+-----------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:47     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Fri Aug 08 13:31:40 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off reversi_FPGA -c reversi_FPGA
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.0/projects/xorshift32/xorshift32.v
    Info (12023): Found entity 1: xorshift32
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.0/projects/rs232c_rx/rs232c_tx.v
    Info (12023): Found entity 1: rs232c_tx
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.0/projects/rs232c_rx/rs232c_rx.v
    Info (12023): Found entity 1: rs232c_rx
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.0/projects/rs232c_rx/clk_div.v
    Info (12023): Found entity 1: clk_div
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.0/projects/reversi/reversi_judge.v
    Info (12023): Found entity 1: reversi_judge
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.0/projects/reversi/reversi.v
    Info (12023): Found entity 1: reversi
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.0/projects/reversi/print_rs232c.v
    Info (12023): Found entity 1: print_rs232c
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.0/projects/reversi/judge.v
    Info (12023): Found entity 1: judge
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.0/projects/reversi/input_rs232c.v
    Info (12023): Found entity 1: input_rs232c
Info (12021): Found 0 design units, including 0 entities, in source file /altera/13.0/projects/reversi/defines.v
Info (12021): Found 1 design units, including 1 entities, in source file reversi_fpga.v
    Info (12023): Found entity 1: reversi_FPGA
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file cnt_data.v
    Info (12023): Found entity 1: cnt_data
Info (12021): Found 1 design units, including 1 entities, in source file lcd_controller.v
    Info (12023): Found entity 1: LCD_Controller
Info (12021): Found 1 design units, including 1 entities, in source file lcd_reversi.v
    Info (12023): Found entity 1: LCD_reversi
Warning (10222): Verilog HDL Parameter Declaration warning at judge.v(10): Parameter Declaration in module "judge" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at judge.v(11): Parameter Declaration in module "judge" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at judge.v(12): Parameter Declaration in module "judge" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at reversi.v(12): Parameter Declaration in module "reversi" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at reversi.v(13): Parameter Declaration in module "reversi" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at reversi.v(14): Parameter Declaration in module "reversi" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at reversi.v(15): Parameter Declaration in module "reversi" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at reversi.v(16): Parameter Declaration in module "reversi" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at reversi.v(18): Parameter Declaration in module "reversi" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at print_rs232c.v(15): Parameter Declaration in module "print_rs232c" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at print_rs232c.v(16): Parameter Declaration in module "print_rs232c" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at print_rs232c.v(17): Parameter Declaration in module "print_rs232c" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at print_rs232c.v(18): Parameter Declaration in module "print_rs232c" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at print_rs232c.v(19): Parameter Declaration in module "print_rs232c" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at print_rs232c.v(20): Parameter Declaration in module "print_rs232c" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at print_rs232c.v(23): Parameter Declaration in module "print_rs232c" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at print_rs232c.v(24): Parameter Declaration in module "print_rs232c" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at print_rs232c.v(25): Parameter Declaration in module "print_rs232c" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at print_rs232c.v(26): Parameter Declaration in module "print_rs232c" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at print_rs232c.v(27): Parameter Declaration in module "print_rs232c" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at print_rs232c.v(28): Parameter Declaration in module "print_rs232c" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at print_rs232c.v(29): Parameter Declaration in module "print_rs232c" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at print_rs232c.v(30): Parameter Declaration in module "print_rs232c" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at input_rs232c.v(12): Parameter Declaration in module "input_rs232c" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at input_rs232c.v(13): Parameter Declaration in module "input_rs232c" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at input_rs232c.v(14): Parameter Declaration in module "input_rs232c" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at input_rs232c.v(15): Parameter Declaration in module "input_rs232c" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at input_rs232c.v(16): Parameter Declaration in module "input_rs232c" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at input_rs232c.v(18): Parameter Declaration in module "input_rs232c" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at input_rs232c.v(19): Parameter Declaration in module "input_rs232c" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "reversi_FPGA" for the top level hierarchy
Warning (10034): Output port "UART_CTS" at reversi_FPGA.v(77) has no driver
Info (12128): Elaborating entity "reversi" for hierarchy "reversi:U0"
Info (10264): Verilog HDL Case Statement information at reversi.v(57): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at reversi.v(124): truncated value with size 11 to match size of target (8)
Info (10041): Inferred latch for "eval[63][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[63][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[63][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[63][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[63][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[63][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[63][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[63][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[62][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[62][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[62][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[62][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[62][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[62][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[62][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[62][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[61][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[61][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[61][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[61][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[61][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[61][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[61][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[61][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[60][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[60][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[60][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[60][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[60][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[60][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[60][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[60][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[59][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[59][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[59][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[59][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[59][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[59][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[59][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[59][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[58][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[58][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[58][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[58][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[58][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[58][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[58][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[58][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[57][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[57][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[57][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[57][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[57][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[57][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[57][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[57][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[56][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[56][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[56][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[56][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[56][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[56][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[56][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[56][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[55][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[55][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[55][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[55][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[55][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[55][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[55][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[55][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[54][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[54][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[54][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[54][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[54][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[54][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[54][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[54][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[53][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[53][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[53][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[53][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[53][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[53][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[53][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[53][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[52][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[52][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[52][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[52][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[52][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[52][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[52][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[52][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[51][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[51][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[51][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[51][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[51][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[51][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[51][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[51][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[50][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[50][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[50][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[50][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[50][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[50][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[50][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[50][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[49][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[49][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[49][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[49][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[49][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[49][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[49][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[49][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[48][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[48][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[48][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[48][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[48][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[48][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[48][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[48][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[47][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[47][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[47][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[47][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[47][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[47][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[47][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[47][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[46][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[46][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[46][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[46][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[46][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[46][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[46][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[46][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[45][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[45][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[45][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[45][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[45][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[45][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[45][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[45][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[44][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[44][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[44][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[44][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[44][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[44][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[44][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[44][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[43][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[43][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[43][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[43][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[43][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[43][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[43][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[43][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[42][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[42][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[42][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[42][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[42][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[42][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[42][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[42][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[41][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[41][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[41][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[41][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[41][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[41][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[41][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[41][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[40][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[40][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[40][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[40][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[40][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[40][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[40][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[40][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[39][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[39][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[39][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[39][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[39][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[39][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[39][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[39][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[38][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[38][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[38][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[38][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[38][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[38][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[38][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[38][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[37][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[37][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[37][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[37][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[37][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[37][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[37][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[37][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[36][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[36][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[36][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[36][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[36][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[36][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[36][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[36][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[35][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[35][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[35][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[35][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[35][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[35][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[35][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[35][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[34][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[34][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[34][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[34][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[34][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[34][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[34][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[34][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[33][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[33][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[33][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[33][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[33][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[33][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[33][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[33][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[32][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[32][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[32][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[32][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[32][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[32][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[32][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[32][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[31][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[31][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[31][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[31][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[31][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[31][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[31][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[31][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[30][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[30][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[30][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[30][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[30][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[30][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[30][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[30][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[29][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[29][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[29][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[29][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[29][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[29][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[29][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[29][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[28][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[28][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[28][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[28][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[28][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[28][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[28][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[28][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[27][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[27][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[27][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[27][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[27][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[27][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[27][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[27][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[26][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[26][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[26][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[26][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[26][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[26][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[26][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[26][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[25][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[25][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[25][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[25][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[25][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[25][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[25][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[25][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[24][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[24][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[24][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[24][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[24][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[24][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[24][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[24][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[23][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[23][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[23][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[23][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[23][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[23][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[23][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[23][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[22][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[22][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[22][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[22][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[22][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[22][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[22][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[22][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[21][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[21][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[21][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[21][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[21][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[21][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[21][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[21][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[20][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[20][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[20][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[20][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[20][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[20][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[20][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[20][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[19][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[19][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[19][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[19][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[19][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[19][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[19][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[19][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[18][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[18][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[18][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[18][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[18][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[18][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[18][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[18][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[17][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[17][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[17][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[17][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[17][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[17][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[17][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[17][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[16][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[16][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[16][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[16][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[16][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[16][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[16][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[16][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[15][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[15][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[15][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[15][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[15][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[15][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[15][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[15][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[14][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[14][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[14][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[14][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[14][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[14][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[14][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[14][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[13][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[13][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[13][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[13][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[13][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[13][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[13][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[13][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[12][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[12][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[12][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[12][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[12][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[12][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[12][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[12][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[11][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[11][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[11][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[11][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[11][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[11][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[11][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[11][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[10][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[10][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[10][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[10][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[10][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[10][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[10][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[10][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[9][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[9][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[9][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[9][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[9][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[9][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[9][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[9][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[8][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[8][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[8][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[8][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[8][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[8][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[8][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[8][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[7][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[7][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[7][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[7][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[7][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[7][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[7][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[7][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[6][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[6][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[6][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[6][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[6][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[6][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[6][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[6][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[5][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[5][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[5][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[5][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[5][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[5][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[5][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[5][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[4][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[4][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[4][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[4][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[4][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[4][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[4][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[4][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[3][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[3][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[3][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[3][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[3][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[3][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[3][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[3][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[2][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[2][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[2][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[2][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[2][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[2][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[2][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[2][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[1][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[1][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[1][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[1][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[1][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[1][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[1][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[1][7]" at reversi.v(75)
Info (10041): Inferred latch for "eval[0][0]" at reversi.v(75)
Info (10041): Inferred latch for "eval[0][1]" at reversi.v(75)
Info (10041): Inferred latch for "eval[0][2]" at reversi.v(75)
Info (10041): Inferred latch for "eval[0][3]" at reversi.v(75)
Info (10041): Inferred latch for "eval[0][4]" at reversi.v(75)
Info (10041): Inferred latch for "eval[0][5]" at reversi.v(75)
Info (10041): Inferred latch for "eval[0][6]" at reversi.v(75)
Info (10041): Inferred latch for "eval[0][7]" at reversi.v(75)
Info (12128): Elaborating entity "print_rs232c" for hierarchy "reversi:U0|print_rs232c:U_PRINT"
Warning (10230): Verilog HDL assignment warning at print_rs232c.v(176): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "rs232c_tx" for hierarchy "reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT"
Warning (10230): Verilog HDL assignment warning at rs232c_tx.v(17): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rs232c_tx.v(19): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at rs232c_tx.v(57): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "clk_div" for hierarchy "reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div"
Warning (10230): Verilog HDL assignment warning at clk_div.v(17): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "input_rs232c" for hierarchy "reversi:U0|input_rs232c:U_INPUT"
Warning (10036): Verilog HDL or VHDL warning at input_rs232c.v(21): object "cLastFlag" assigned a value but never read
Info (12128): Elaborating entity "rs232c_rx" for hierarchy "reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR"
Warning (10230): Verilog HDL assignment warning at rs232c_rx.v(14): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at rs232c_rx.v(39): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at rs232c_rx.v(43): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at rs232c_rx.v(53): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "reversi_judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE"
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[0].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[1].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[2].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[3].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[4].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[5].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[6].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[7].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[0].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[1].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[2].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[3].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[4].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[5].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[6].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[0].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[1].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[2].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[3].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[4].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[5].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[0].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[1].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[2].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[3].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[4].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[0].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[1].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[2].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[3].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[0].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[1].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[2].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[0].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[1].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[0].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "judge" for hierarchy "reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[7].J0"
Warning (10230): Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)
Warning (10259): Verilog HDL error at judge.v(185): constant value overflow
Warning (10259): Verilog HDL error at judge.v(216): constant value overflow
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "FillFlag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "OppositeX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "xorshift32" for hierarchy "reversi:U0|xorshift32:U_XORSHIFT"
Info (12128): Elaborating entity "cnt_data" for hierarchy "cnt_data:U1"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT:U2"
Info (12128): Elaborating entity "LCD_reversi" for hierarchy "LCD_reversi:U10"
Warning (10230): Verilog HDL assignment warning at LCD_reversi.v(57): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LCD_reversi.v(65): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at LCD_reversi.v(70): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "LCD_Controller" for hierarchy "LCD_reversi:U10|LCD_Controller:u0"
Warning (10230): Verilog HDL assignment warning at LCD_Controller.v(65): truncated value with size 32 to match size of target (5)
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod2"
Info (12133): Instantiated megafunction "lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf
    Info (12023): Found entity 1: lpm_divide_m9m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div2"
Info (12133): Instantiated megafunction "lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1"
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1"
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[7]" and its non-tri-state driver.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "LCD_DATA[0]~synth"
    Warning (13010): Node "LCD_DATA[1]~synth"
    Warning (13010): Node "LCD_DATA[2]~synth"
    Warning (13010): Node "LCD_DATA[3]~synth"
    Warning (13010): Node "LCD_DATA[4]~synth"
    Warning (13010): Node "LCD_DATA[5]~synth"
    Warning (13010): Node "LCD_DATA[6]~synth"
    Warning (13010): Node "LCD_DATA[7]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 26 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "UART_RTS"
Info (21057): Implemented 4350 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 63 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 4270 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 595 warnings
    Info: Peak virtual memory: 398 megabytes
    Info: Processing ended: Fri Aug 08 13:32:40 2014
    Info: Elapsed time: 00:01:00
    Info: Total CPU time (on all processors): 00:01:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.map.smsg.


