Loading db file '/software/synopsys/syn_current_64/libraries/syn/gtech.db'
Loading db file '/software/synopsys/syn_current_64/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  /home/thesis/costantino.taranto/git/AME_Architecture/src/test_components/CU_constructor_netlist.vhd:50: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /home/thesis/costantino.taranto/git/AME_Architecture/src/test_components/CU_constructor_netlist.vhd:91: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 48 in file
	'/home/thesis/costantino.taranto/git/AME_Architecture/src/test_components/CU_constructor_netlist.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            50            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 89 in file
	'/home/thesis/costantino.taranto/git/AME_Architecture/src/test_components/CU_constructor_netlist.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            91            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CU_constructor_netlist line 36 in file
		'/home/thesis/costantino.taranto/git/AME_Architecture/src/test_components/CU_constructor_netlist.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       PS_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'CU_constructor_netlist'.
Information: Building the design 'FlFl'. (HDL-193)

Inferred memory devices in process
	in routine FlFl line 13 in file
		'/home/thesis/costantino.taranto/git/AME_Architecture/src/generic/FlFl.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Q_int_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
