library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity tb_square_root is
	generic (
		n	: integer := 32
		);
end entity tb_square_root;

architecture a1 of tb_square_root is
		signal	clk		:	std_logic := '0';
		signal	rst		:	std_logic := '0';
		signal	start		:	std_logic := '0';
		signal	X			:	unsigned (2*n-1 downto 0) :=	to_unsigned(4, 2*n);
		signal	Result	:	unsigned (n-1 downto 0);
		signal	finished	:	std_logic;
		type	rom_type	is array (0 to 4) of unsigned (2*n-1 downto 0);
		signal	rom		:	rom_type;
		signal	cnt		:	integer range 0 to 4 := 0;
        signal  op      :   integer range 0 to n-1 := n-1;
        signal  timer   :   integer := 0;
        signal  process_time      :   integer := 0;
begin
		UUT: entity work.square_root(a2)
        generic map (n => n, op => op)
		port map	(	clk		=> clk,
						rst		=> rst,
						start		=> start,
						X			=> X,
						Result	=> Result,
						finished	=> finished
		);

		rom(0)	<=	(2 => '1', others => '0');
		rom(1)	<=	(16 => '1', others => '0');
		rom(2)	<=	(32 => '1', others => '0');
		rom(3)	<=	(48 => '1', others => '0');
		rom(4)	<=	(63 => '1', others => '0');
		
		clk 	<= not clk after 10 ns;
		rst 	<= '0', '1' after 20 ns;
		
		process (clk)
		begin
			if (rising_edge(clk)) then
				if (rst = '1') then
					start	<= '1';
                    timer   <= 0;
                else
                    timer <= timer + 1;
				end if;
				if (finished = '1' and start = '1') then
					start <= '0';
					X <= rom(cnt);
					if (cnt < 4) then 
                        cnt <= cnt+1; 
                    else
                        if(op > 0) then op <= op - 1; end if;
                        cnt <= 0;
                        process_time <= timer;
                        timer <= 0;
                    end if;
				end if;


			end if;
		end process;
		
end architecture a1;