/*
 * Copyright (c) 2013 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include <linux/platform_device.h>
#include <linux/pwm_backlight.h>
#include <linux/spi/spi.h>
#include <linux/spi/spi_gpio.h>
#include <linux/delay.h>
#include <linux/gpio.h>
#include <linux/lcd.h>
#include <linux/clk.h>

#include <plat/backlight.h>
#include <plat/clock.h>
#include <plat/cpu.h>
#include <plat/devs.h>
#include <plat/gpio-cfg.h>
#include <plat/regs-serial.h>
#include <plat/fb.h>
#include <plat/fb-core.h>
#include <plat/regs-fb.h>
#include <plat/backlight.h>
#include <linux/regulator/consumer.h>

#ifdef CONFIG_FB_MIPI_DSIM
#include <plat/dsim.h>
#include <plat/mipi_dsi.h>
#include <plat/regs-mipidsim.h>
#endif

#ifdef CONFIG_FB_S5P_MDNIE
#include <linux/mdnie.h>
#endif

#include <mach/map.h>
#include <mach/spi-clocks.h>
#include <mach/exynos-scaler.h>
#include <video/platform_lcd.h>

#define UNIVERSAL3250_HBP		1
#define UNIVERSAL3250_HFP		1
#define UNIVERSAL3250_VBP		1
#define UNIVERSAL3250_VFP		1
#define UNIVERSAL3250_HSP		1
#define UNIVERSAL3250_VSW		1
#define UNIVERSAL3250_XRES		320
#define UNIVERSAL3250_YRES		320
#define UNIVERSAL3250_VIRTUAL_X	320
#define UNIVERSAL3250_VIRTUAL_Y	(320 * 2)
#define UNIVERSAL3250_WIDTH		60
#define UNIVERSAL3250_HEIGHT	60
#define UNIVERSAL3250_MAX_BPP	32
#define UNIVERSAL3250_DEFAULT_BPP	24

static struct s3c_fb_pd_win universal3250_fb_win0 = {
	.win_mode = {
		.left_margin	= UNIVERSAL3250_HBP,
		.right_margin	= UNIVERSAL3250_HFP,
		.upper_margin	= UNIVERSAL3250_VBP,
		.lower_margin	= UNIVERSAL3250_VFP,
		.xres		= UNIVERSAL3250_XRES,
		.yres		= UNIVERSAL3250_YRES,
		.hsync_len	= UNIVERSAL3250_HSP,
		.vsync_len	= UNIVERSAL3250_VSW,
		.cs_setup_time  = 1,
		.wr_setup_time  = 0,
		.wr_act_time    = 1,
		.wr_hold_time   = 0,
		.rs_pol         = 0,
		.i80en          = 1,
	},
	.virtual_x		= UNIVERSAL3250_VIRTUAL_X,
	.virtual_y		= UNIVERSAL3250_VIRTUAL_Y,
	.width			= UNIVERSAL3250_WIDTH,
	.height			= UNIVERSAL3250_HEIGHT,
	.max_bpp		= UNIVERSAL3250_MAX_BPP,
	.default_bpp		= UNIVERSAL3250_DEFAULT_BPP,
};
static int mipi_lcd_power_control(struct mipi_dsim_device *dsim,
		unsigned int power)
{
	printk("%s was called : %i\n", __func__, power);

	if (power) {
		gpio_request_one(EXYNOS3_GPX2(2), GPIOF_OUT_INIT_LOW, "GPX2");
		usleep_range(20000, 21000);
		gpio_set_value(EXYNOS3_GPX2(2), 1);
		usleep_range(20000, 21000);
		gpio_free(EXYNOS3_GPX2(2));

		/* Power */
		gpio_request_one(EXYNOS3_GPE0(2), GPIOF_OUT_INIT_HIGH, "GPE0");
		usleep_range(20000, 21000);
		gpio_set_value(EXYNOS3_GPE0(2), 1);
		usleep_range(20000, 21000);
		gpio_free(EXYNOS3_GPE0(2));

		/* Reset */
		gpio_request_one(EXYNOS3_GPE0(1), GPIOF_OUT_INIT_HIGH, "GPE0");
		usleep_range(20000, 21000);
		gpio_set_value(EXYNOS3_GPE0(1), 0);
		usleep_range(20000, 21000);
		gpio_set_value(EXYNOS3_GPE0(1), 1);
		gpio_free(EXYNOS3_GPE0(1));

	} else {
	/*	gpio_request_one(EXYNOS3_GPX2(2), GPIOF_OUT_INIT_HIGH, "GPX2");
		usleep_range(20000, 21000);
		gpio_set_value(EXYNOS3_GPX2(2), 0);
		usleep_range(20000, 21000);
		gpio_free(EXYNOS3_GPX2(2));

		gpio_request_one(EXYNOS3_GPE0(2), GPIOF_OUT_INIT_LOW, "GPE0");
		usleep_range(20000, 21000);
		gpio_set_value(EXYNOS3_GPE0(2), 0);
		usleep_range(20000, 21000);
		gpio_free(EXYNOS3_GPE0(2));

		gpio_request_one(EXYNOS3_GPE0(1), GPIOF_OUT_INIT_LOW, "GPE0");
		usleep_range(20000, 21000);
		gpio_set_value(EXYNOS3_GPE0(1), 0);
		usleep_range(20000, 21000);
		gpio_free(EXYNOS3_GPE0(1));*/
	}
	usleep_range(20000, 21000);
	return 1;
}

static void s5p_mipi_dsi_bl_on_off(unsigned int power)
{
}

static void exynos_fimd_gpio_setup_24bpp(void)
{
	unsigned int reg = 0;
#ifdef CONFIG_FB_MIPI_DSIM
	/*
	 * Set DISP1BLK_CFG register for Display path selection
	 * ---------------------
	 *  0 | MIE/MDNIE
	 *  1 | FIMD : selected
	 */
	reg = __raw_readl(S3C_VA_SYS + 0x0210);
	reg &= ~(1 << 1);
	reg |= (1 << 1);
	__raw_writel(reg, S3C_VA_SYS + 0x0210);
#endif
#if defined(CONFIG_FB_I80_COMMAND_MODE)
	reg = __raw_readl(S3C_VA_SYS + 0x0210);
	reg &= ~(3 << 10);
	reg |= (1 << 10);
	__raw_writel(reg, S3C_VA_SYS + 0x0210);
#endif
}

static struct s5p_platform_mipi_dsim dsim_platform_data;
static struct s3c_fb_platdata universal3250_lcd0_pdata __initdata = {
	.win[0]		= &universal3250_fb_win0,
	.win[1]		= &universal3250_fb_win0,
	.win[2]		= &universal3250_fb_win0,
	.win[3]		= &universal3250_fb_win0,
	.win[4]		= &universal3250_fb_win0,
	.default_win	= 3,
	.vidcon0	= VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB,
	.vidcon1	= VIDCON1_INV_VCLK,
	.setup_gpio	= exynos_fimd_gpio_setup_24bpp,
	.backlight_ctrl = s5p_mipi_dsi_bl_on_off,
	.dsim0_device   = &s5p_device_mipi_dsim0.dev,
	.dsim_on        = s5p_mipi_dsi_enable_by_fimd,
	.dsim_off       = s5p_mipi_dsi_disable_by_fimd,
	.bootlogo = false,
	.ip_version     = EXYNOS5_813,
};

#ifdef CONFIG_FB_MIPI_DSIM
#define DSIM_L_MARGIN	UNIVERSAL3250_HBP
#define DSIM_R_MARGIN	UNIVERSAL3250_HFP
#define DSIM_UP_MARGIN	UNIVERSAL3250_VBP
#define DSIM_LOW_MARGIN	UNIVERSAL3250_VFP
#define DSIM_HSYNC_LEN	UNIVERSAL3250_HSP
#define DSIM_VSYNC_LEN	UNIVERSAL3250_VSW
#define DSIM_WIDTH	UNIVERSAL3250_XRES
#define DSIM_HEIGHT	UNIVERSAL3250_YRES

#if defined(CONFIG_LCD_MIPI_S6E63J0X03)
static struct mipi_dsim_config dsim_info = {
	.e_interface		= DSIM_COMMAND,
	.e_pixel_format		= DSIM_24BPP_888,
	/* main frame fifo auto flush at VSYNC pulse */
	.auto_flush		= false,
	.eot_disable		= false,
	.auto_vertical_cnt	= false,

	.hse = false,
	.hfp = false,
	.hbp = false,
	.hsa = false,

	.e_no_data_lane = DSIM_DATA_LANE_1,
	.e_byte_clk	= DSIM_PLL_OUT_DIV8,
	.e_burst_mode	= DSIM_BURST,

	.p = 3,
	.m = 125,
	.s = 1,

	.esc_clk	= 20 * 1000000, /* escape clk : 20MHz */

	/* stop state holding counter after bta change count 0 ~ 0xfff */
	.stop_holding_cnt	= 0xfff,
	.bta_timeout		= 0xff,		/* bta timeout 0 ~ 0xff */
	.rx_timeout		= 0xffff,	/* lp rx timeout 0 ~ 0xffff */
	.pll_stable_time	= 500,

	.dsim_ddi_pd = &s6e63j0x03_mipi_lcd_driver,

};

#endif /* endif of LCD type */

#if defined(CONFIG_FB_I80_COMMAND_MODE)
static struct mipi_dsim_lcd_config dsim_lcd_info = {
	.lcd_size.width			= DSIM_WIDTH,
	.lcd_size.height		= DSIM_HEIGHT,
};
#else
static struct mipi_dsim_lcd_config dsim_lcd_info = {
	.rgb_timing.left_margin		= DSIM_L_MARGIN,
	.rgb_timing.right_margin	= DSIM_R_MARGIN,
	.rgb_timing.upper_margin	= DSIM_UP_MARGIN,
	.rgb_timing.lower_margin	= DSIM_LOW_MARGIN,
	.rgb_timing.hsync_len		= DSIM_HSYNC_LEN,
	.rgb_timing.vsync_len		= DSIM_VSYNC_LEN,
	.rgb_timing.stable_vfp		= 1,
	.rgb_timing.cmd_allow		= 0,
	.cpu_timing.cs_setup		= 0,
	.cpu_timing.wr_setup		= 1,
	.cpu_timing.wr_act		= 0,
	.cpu_timing.wr_hold		= 0,
	.lcd_size.width			= DSIM_WIDTH,
	.lcd_size.height		= DSIM_HEIGHT,
};
#endif

static struct s5p_platform_mipi_dsim dsim_platform_data = {
	.clk_name		= "dsim0",
	.dsim_config		= &dsim_info,
	.dsim_lcd_config	= &dsim_lcd_info,
	.mipi_power   = mipi_lcd_power_control,
	
	.init_d_phy		= s5p_dsim_init_d_phy,
	.get_fb_frame_done	= NULL,
	.trigger		= NULL,

	
};

/* .part_reset		= s5p_dsim_part_reset,
.delay_for_stabilization = 600, */
#endif /* endif of CONFIG_FB_MIPI_DSIM */

static struct platform_device *universal3250_display_devices[] __initdata = {
#ifdef CONFIG_FB_MIPI_DSIM
	&s5p_device_mipi_dsim0,
#endif
	&s5p_device_fimd0,
	&exynos5_device_scaler0,
};

static int __init setup_early_bootlogo(char *str)
{
	printk ("\n Setup Early Bootlogo - B2 \n");
	universal3250_lcd0_pdata.bootlogo = false;
	return 0;
}
early_param("bootlogo", setup_early_bootlogo);

static struct exynos_scaler_platdata exynos3250_scaler_pd __initdata;

void __init exynos3_universal3250_display_init(void)
{
struct resource *res;
	printk ("B2 - Init Display\n");
	s3c_set_platdata(&exynos3250_scaler_pd, sizeof(exynos3250_scaler_pd),&exynos5_device_scaler0);
	s5p_dsim0_set_platdata(&dsim_platform_data);
	s5p_fimd0_set_platdata(&universal3250_lcd0_pdata);
	printk ("B2 - Platform - Add devices to FB\n");
	platform_add_devices(universal3250_display_devices,
			ARRAY_SIZE(universal3250_display_devices));

#if defined(CONFIG_LCD_MIPI_S6E63J0X03)
	printk ("\nB2 - Setup FIMD Clock");
	exynos4_fimd_setup_clock(&s5p_device_fimd0.dev, "sclk_fimd", "sclk_lcd_blk", 50 * MHZ);
#endif

	res = platform_get_resource(&s5p_device_fimd0, IORESOURCE_MEM, 1);
}
