$date
	Sat May  1 16:06:24 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module CRC_tb $end
$var wire 15 ! checksum [14:0] $end
$var reg 1 " Din $end
$var reg 1 # clk $end
$var reg 16 $ data [15:0] $end
$var reg 4 % ptr [3:0] $end
$var reg 1 & rst_n $end
$var reg 16 ' size [15:0] $end
$scope module check $end
$var wire 1 " Din $end
$var wire 1 # clk $end
$var wire 1 & rst_n $end
$var wire 16 ( size [15:0] $end
$var wire 15 ) checksum [14:0] $end
$var wire 1 * LSB $end
$var reg 1 + MSB $end
$var reg 15 , crc [14:0] $end
$var reg 15 - polynomial [14:0] $end
$var integer 32 . count [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
b100010110011001 -
b0 ,
0+
x*
bz )
b10000 (
b10000 '
0&
b1111 %
b1010101111001101 $
1#
x"
bz !
$end
#1
0#
#2
1*
1"
1#
#3
0#
#4
1#
#5
0#
#6
1#
#7
0#
#8
1#
#9
0#
1&
#10
b1 .
b1110 %
1#
#11
0#
#12
b1 ,
b10 .
b1101 %
0*
0"
1#
#13
0#
#14
b10 ,
b11 .
b1100 %
1*
1"
1#
#15
0#
#16
b101 ,
b100 .
b1011 %
0*
0"
1#
#17
0#
#18
b1010 ,
b101 .
b1010 %
1*
1"
1#
#19
0#
#20
b10101 ,
b110 .
b1001 %
0*
0"
1#
#21
0#
#22
b101010 ,
b111 .
b1000 %
1*
1"
1#
#23
0#
#24
b1010101 ,
b1000 .
b111 %
1#
#25
0#
#26
b10101011 ,
b1001 .
b110 %
1#
#27
0#
#28
b101010111 ,
b1010 .
b101 %
1#
#29
0#
#30
b1010101111 ,
b1011 .
b100 %
0*
0"
1#
#31
0#
#32
b10101011110 ,
b1100 .
b11 %
1#
#33
0#
#34
b101010111100 ,
b1101 .
b10 %
1*
1"
1#
#35
0#
#36
b1010101111001 ,
b1110 .
b1 %
1#
#37
0#
#38
b10101011110011 ,
b1111 .
b0 %
0*
0"
1#
#39
0#
#40
b101010111100110 ,
b10000 .
b1111 %
1*
1"
1#
#41
0#
#42
0*
b10101111001101 ,
1+
b10001 .
b1110 %
1#
#43
0#
#44
b110111001010100 ,
0+
b10010 .
b1101 %
0"
1#
#45
0#
#46
b101110010101000 ,
1+
b10011 .
b1100 %
1"
1#
#47
0#
#48
b1100100110001 ,
b10100 .
b1011 %
0"
1#
#49
0#
#50
b101110010101000 ,
0+
b10101 .
b1010 %
1"
1#
#51
0#
#52
b11100101010000 ,
1+
b10110 .
b1001 %
0"
1#
#53
0#
#54
b111110011001001 ,
0+
b10111 .
b1000 %
1"
1#
#55
0#
#56
b111100110010010 ,
1+
b11000 .
b111 %
1#
#57
0#
#58
b11110000001011 ,
b11001 .
b110 %
1#
#59
0#
#60
b111100110010010 ,
0+
b11010 .
b101 %
1#
#61
0#
#62
b111001100100100 ,
1+
b11011 .
b100 %
0"
1#
#63
0#
#64
b11011010111101 ,
b11100 .
b11 %
1#
#65
0#
#66
b111001100100100 ,
0+
b11101 .
b10 %
1"
1#
#67
0#
#68
b110011001001000 ,
1+
b11110 .
b1 %
1#
#69
0#
#70
b10001111010001 !
b10001111010001 )
b10001111010001 ,
b11111 .
b0 %
0"
1#
#71
0#
#72
1*
bz !
bz )
0+
b0 ,
b0 .
b1111 %
1"
1#
#73
0#
#74
b1 .
b1110 %
1#
#75
0#
#76
b1 ,
b10 .
b1101 %
0*
0"
1#
#77
0#
#78
b10 ,
b11 .
b1100 %
1*
1"
1#
#79
0#
#80
b101 ,
b100 .
b1011 %
0*
0"
1#
#81
0#
#82
b1010 ,
b101 .
b1010 %
1*
1"
1#
#83
0#
#84
b10101 ,
b110 .
b1001 %
0*
0"
1#
#85
0#
#86
b101010 ,
b111 .
b1000 %
1*
1"
1#
#87
0#
#88
b1010101 ,
b1000 .
b111 %
1#
#89
0#
#90
b10101011 ,
b1001 .
b110 %
1#
#91
0#
#92
b101010111 ,
b1010 .
b101 %
1#
#93
0#
#94
b1010101111 ,
b1011 .
b100 %
0*
0"
1#
#95
0#
#96
b10101011110 ,
b1100 .
b11 %
1#
#97
0#
#98
b101010111100 ,
b1101 .
b10 %
1*
1"
1#
#99
0#
#100
b1010101111001 ,
b1110 .
b1 %
1#
#101
0#
#102
b10101011110011 ,
b1111 .
b0 %
0*
0"
1#
#103
0#
#104
b101010111100110 ,
b10000 .
b1111 %
1*
1"
1#
#105
0#
#106
0*
b10101111001101 ,
1+
b10001 .
b1110 %
1#
#107
0#
#108
b110111001010100 ,
0+
b10010 .
b1101 %
0"
1#
#109
0#
#110
b101110010101000 ,
1+
b10011 .
b1100 %
1"
1#
#111
0#
#112
b1100100110001 ,
b10100 .
b1011 %
0"
1#
#113
0#
#114
b101110010101000 ,
0+
b10101 .
b1010 %
1"
1#
#115
0#
#116
b11100101010000 ,
1+
b10110 .
b1001 %
0"
1#
#117
0#
#118
b111110011001001 ,
0+
b10111 .
b1000 %
1"
1#
#119
0#
#120
b111100110010010 ,
1+
b11000 .
b111 %
1#
#121
0#
#122
b11110000001011 ,
b11001 .
b110 %
1#
#123
0#
#124
b111100110010010 ,
0+
b11010 .
b101 %
1#
#125
0#
#126
b111001100100100 ,
1+
b11011 .
b100 %
0"
1#
#127
0#
#128
b11011010111101 ,
b11100 .
b11 %
1#
#129
0#
#130
b111001100100100 ,
0+
b11101 .
b10 %
1"
1#
#131
0#
#132
b110011001001000 ,
1+
b11110 .
b1 %
1#
#133
0#
#134
b10001111010001 !
b10001111010001 )
b10001111010001 ,
b11111 .
b0 %
0"
1#
#135
0#
#136
1*
bz !
bz )
0+
b0 ,
b0 .
b1111 %
1"
1#
#137
0#
#138
b1 .
b1110 %
1#
#139
0#
