<stg><name>sinGen</name>


<trans_list>

<trans id="279" from="1" to="2">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="2" to="3">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="3" to="4">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="4" to="5">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="5" to="6">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="6" to="7">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="7" to="8">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="8" to="9">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="9" to="10">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="10" to="11">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="11" to="12">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="12" to="13">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="13" to="14">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="14" to="15">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="15" to="16">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="16" to="17">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="17" to="18">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="18" to="19">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="19" to="20">
<condition id="100">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="19" to="38">
<condition id="99">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="20" to="21">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="21" to="22">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="22" to="23">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="23" to="24">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="24" to="25">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="25" to="26">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="26" to="27">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="27" to="28">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="28" to="29">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="29" to="30">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="30" to="31">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="31" to="32">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="32" to="33">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="33" to="34">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="34" to="35">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="35" to="36">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="36" to="37">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="37" to="19">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="38" to="39">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="39" to="40">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="40" to="41">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="41" to="42">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="42" to="43">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="43" to="44">
<condition id="128">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="44" to="45">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="45" to="46">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="46" to="47">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="47" to="48">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="48" to="49">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="49" to="50">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="50" to="51">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="51" to="52">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="52" to="53">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="53" to="54">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="54" to="55">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="55" to="56">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="56" to="57">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="57" to="58">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="58" to="59">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="59" to="60">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="60" to="61">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="61" to="62">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="62" to="63">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="63" to="64">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="64" to="65">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="65" to="66">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="66" to="67">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="67" to="68">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="68" to="69">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="69" to="70">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="70" to="71">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="71" to="72">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="72" to="43">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="73" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %binOffset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %binOffset) nounwind

]]></node>
<StgValue><ssdm name="binOffset_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %amp_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %amp) nounwind

]]></node>
<StgValue><ssdm name="amp_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %cycle_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %cycle) nounwind

]]></node>
<StgValue><ssdm name="cycle_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="64">
<![CDATA[
:9  %rawI = alloca [128 x float], align 16

]]></node>
<StgValue><ssdm name="rawI"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="64">
<![CDATA[
:10  %rawQ = alloca [128 x float], align 16

]]></node>
<StgValue><ssdm name="rawQ"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="32">
<![CDATA[
:18  %cycle5 = zext i32 %cycle_read to i64

]]></node>
<StgValue><ssdm name="cycle5"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="64">
<![CDATA[
:19  %tmp = sitofp i64 %cycle5 to double

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="80" st_id="2" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="64">
<![CDATA[
:19  %tmp = sitofp i64 %cycle5 to double

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="81" st_id="3" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="64">
<![CDATA[
:19  %tmp = sitofp i64 %cycle5 to double

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="82" st_id="4" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="64">
<![CDATA[
:19  %tmp = sitofp i64 %cycle5 to double

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="83" st_id="5" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="64">
<![CDATA[
:19  %tmp = sitofp i64 %cycle5 to double

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="84" st_id="6" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="64">
<![CDATA[
:19  %tmp = sitofp i64 %cycle5 to double

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="85" st_id="7" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_1 = fmul double %tmp, 3.140000e+00

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="86" st_id="8" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_1 = fmul double %tmp, 3.140000e+00

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="87" st_id="9" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_1 = fmul double %tmp, 3.140000e+00

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="88" st_id="10" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_1 = fmul double %tmp, 3.140000e+00

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="89" st_id="11" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_1 = fmul double %tmp, 3.140000e+00

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="90" st_id="12" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_1 = fmul double %tmp, 3.140000e+00

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="91" st_id="13" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_2 = fmul double %tmp_1, 7.812500e-03

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="92" st_id="14" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_2 = fmul double %tmp_1, 7.812500e-03

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="93" st_id="15" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_2 = fmul double %tmp_1, 7.812500e-03

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="94" st_id="16" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_2 = fmul double %tmp_1, 7.812500e-03

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="95" st_id="17" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_2 = fmul double %tmp_1, 7.812500e-03

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="96" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %Fs) nounwind, !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %cycle) nounwind, !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %amp) nounwind, !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %binOffset) nounwind, !map !21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %outIQ) nounwind, !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @sinGen_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecMemCore([256 x i32]* %outIQ, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %outIQ, [10 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i32 %amp, [10 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i32 %binOffset, [10 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i32 %cycle, [10 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i32 %Fs, [10 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="18" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_2 = fmul double %tmp_1, 7.812500e-03

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="110" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="111" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %idx = phi i8 [ 0, %0 ], [ %idx_1, %2 ]

]]></node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="112" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="8">
<![CDATA[
:1  %idx_cast4 = zext i8 %idx to i32

]]></node>
<StgValue><ssdm name="idx_cast4"/></StgValue>
</operation>

<operation id="113" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %exitcond = icmp eq i8 %idx, -128

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="114" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="115" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %idx_1 = add i8 %idx, 1

]]></node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="116" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="19" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_3 = sitofp i32 %idx_cast4 to double

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="118" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="32">
<![CDATA[
:2  %amp6 = zext i32 %amp_read to i64

]]></node>
<StgValue><ssdm name="amp6"/></StgValue>
</operation>

<operation id="119" st_id="19" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_i = sitofp i64 %amp6 to float

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="120" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="64" op_0_bw="32">
<![CDATA[
:4  %binOffset7 = zext i32 %binOffset_read to i64

]]></node>
<StgValue><ssdm name="binOffset7"/></StgValue>
</operation>

<operation id="121" st_id="19" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="64">
<![CDATA[
:5  %tmp_i_41 = sitofp i64 %binOffset7 to float

]]></node>
<StgValue><ssdm name="tmp_i_41"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="122" st_id="20" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_3 = sitofp i32 %idx_cast4 to double

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="123" st_id="21" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_3 = sitofp i32 %idx_cast4 to double

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="124" st_id="22" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_3 = sitofp i32 %idx_cast4 to double

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="125" st_id="23" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_3 = sitofp i32 %idx_cast4 to double

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="126" st_id="24" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_3 = sitofp i32 %idx_cast4 to double

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="127" st_id="25" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_4 = fmul double %tmp_2, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="128" st_id="26" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_4 = fmul double %tmp_2, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="129" st_id="27" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_4 = fmul double %tmp_2, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="130" st_id="28" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_4 = fmul double %tmp_2, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="131" st_id="29" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_4 = fmul double %tmp_2, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="132" st_id="30" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_4 = fmul double %tmp_2, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="133" st_id="31" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="64">
<![CDATA[
:2  %t_in_assign = fptrunc double %tmp_4 to float

]]></node>
<StgValue><ssdm name="t_in_assign"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="134" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:3  %tmp_i_i = call fastcc float @sinGen_sinf_or_cosf(float %t_in_assign, i1 zeroext false) nounwind

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="135" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:8  %tmp_i_i1 = call fastcc float @sinGen_sinf_or_cosf(float %t_in_assign, i1 zeroext true) nounwind

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="136" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:3  %tmp_i_i = call fastcc float @sinGen_sinf_or_cosf(float %t_in_assign, i1 zeroext false) nounwind

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="137" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:8  %tmp_i_i1 = call fastcc float @sinGen_sinf_or_cosf(float %t_in_assign, i1 zeroext true) nounwind

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="138" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_7 = fmul float %tmp_i_i, 4.000000e+00

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="139" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_s = fmul float %tmp_i_i1, 4.000000e+00

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="140" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_7 = fmul float %tmp_i_i, 4.000000e+00

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="141" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_s = fmul float %tmp_i_i1, 4.000000e+00

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="142" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_7 = fmul float %tmp_i_i, 4.000000e+00

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="143" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_s = fmul float %tmp_i_i1, 4.000000e+00

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="144" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_7 = fmul float %tmp_i_i, 4.000000e+00

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="145" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="8">
<![CDATA[
:5  %tmp_8 = zext i8 %idx to i64

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="146" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %rawI_addr = getelementptr inbounds [128 x float]* %rawI, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="rawI_addr"/></StgValue>
</operation>

<operation id="147" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:7  store float %tmp_7, float* %rawI_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_s = fmul float %tmp_i_i1, 4.000000e+00

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="149" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %rawQ_addr = getelementptr inbounds [128 x float]* %rawQ, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="rawQ_addr"/></StgValue>
</operation>

<operation id="150" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:11  store float %tmp_s, float* %rawQ_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="152" st_id="38" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_i = sitofp i64 %amp6 to float

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="153" st_id="38" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="64">
<![CDATA[
:5  %tmp_i_41 = sitofp i64 %binOffset7 to float

]]></node>
<StgValue><ssdm name="tmp_i_41"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="154" st_id="39" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_i = sitofp i64 %amp6 to float

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="155" st_id="39" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="64">
<![CDATA[
:5  %tmp_i_41 = sitofp i64 %binOffset7 to float

]]></node>
<StgValue><ssdm name="tmp_i_41"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="156" st_id="40" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_i = sitofp i64 %amp6 to float

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="157" st_id="40" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="64">
<![CDATA[
:5  %tmp_i_41 = sitofp i64 %binOffset7 to float

]]></node>
<StgValue><ssdm name="tmp_i_41"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="158" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %maxI = call fastcc float @sinGen_max([128 x float]* %rawI) nounwind

]]></node>
<StgValue><ssdm name="maxI"/></StgValue>
</operation>

<operation id="159" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %maxQ = call fastcc float @sinGen_max([128 x float]* %rawQ) nounwind

]]></node>
<StgValue><ssdm name="maxQ"/></StgValue>
</operation>

<operation id="160" st_id="41" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_i = sitofp i64 %amp6 to float

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="161" st_id="41" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="64">
<![CDATA[
:5  %tmp_i_41 = sitofp i64 %binOffset7 to float

]]></node>
<StgValue><ssdm name="tmp_i_41"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="162" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %maxI = call fastcc float @sinGen_max([128 x float]* %rawI) nounwind

]]></node>
<StgValue><ssdm name="maxI"/></StgValue>
</operation>

<operation id="163" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %maxQ = call fastcc float @sinGen_max([128 x float]* %rawQ) nounwind

]]></node>
<StgValue><ssdm name="maxQ"/></StgValue>
</operation>

<operation id="164" st_id="42" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_i = sitofp i64 %amp6 to float

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="165" st_id="42" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="64">
<![CDATA[
:5  %tmp_i_41 = sitofp i64 %binOffset7 to float

]]></node>
<StgValue><ssdm name="tmp_i_41"/></StgValue>
</operation>

<operation id="166" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="167" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i8 [ 0, %3 ], [ %i, %_ifconv.i ]

]]></node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="168" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %exitcond_i = icmp eq i8 %i_i, -128

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="169" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

]]></node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="170" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %i = add i8 %i_i, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="171" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %IQGen.exit, label %_ifconv.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="8">
<![CDATA[
_ifconv.i:0  %tmp_59_i = zext i8 %i_i to i64

]]></node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="173" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv.i:1  %rawI_addr_1 = getelementptr [128 x float]* %rawI, i64 0, i64 %tmp_59_i

]]></node>
<StgValue><ssdm name="rawI_addr_1"/></StgValue>
</operation>

<operation id="174" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="7">
<![CDATA[
_ifconv.i:2  %rawI_load = load float* %rawI_addr_1, align 4

]]></node>
<StgValue><ssdm name="rawI_load"/></StgValue>
</operation>

<operation id="175" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv.i:30  %rawQ_addr_1 = getelementptr [128 x float]* %rawQ, i64 0, i64 %tmp_59_i

]]></node>
<StgValue><ssdm name="rawQ_addr_1"/></StgValue>
</operation>

<operation id="176" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="7">
<![CDATA[
_ifconv.i:31  %rawQ_load = load float* %rawQ_addr_1, align 4

]]></node>
<StgValue><ssdm name="rawQ_load"/></StgValue>
</operation>

<operation id="177" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0">
<![CDATA[
IQGen.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="178" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="7">
<![CDATA[
_ifconv.i:2  %rawI_load = load float* %rawI_addr_1, align 4

]]></node>
<StgValue><ssdm name="rawI_load"/></StgValue>
</operation>

<operation id="179" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="7">
<![CDATA[
_ifconv.i:31  %rawQ_load = load float* %rawQ_addr_1, align 4

]]></node>
<StgValue><ssdm name="rawQ_load"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="180" st_id="45" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

]]></node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="181" st_id="45" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ

]]></node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="182" st_id="46" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

]]></node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="183" st_id="46" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ

]]></node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="184" st_id="47" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

]]></node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="185" st_id="47" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ

]]></node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="186" st_id="48" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

]]></node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="187" st_id="48" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ

]]></node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="188" st_id="49" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

]]></node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="189" st_id="49" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ

]]></node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="190" st_id="50" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

]]></node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="191" st_id="50" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ

]]></node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="192" st_id="51" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

]]></node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="193" st_id="51" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ

]]></node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="194" st_id="52" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

]]></node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="195" st_id="52" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ

]]></node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="196" st_id="53" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

]]></node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="197" st_id="53" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ

]]></node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="198" st_id="54" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

]]></node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="199" st_id="54" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ

]]></node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="200" st_id="55" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

]]></node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="201" st_id="55" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ

]]></node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="202" st_id="56" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

]]></node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="203" st_id="56" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ

]]></node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="204" st_id="57" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

]]></node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="205" st_id="57" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ

]]></node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="206" st_id="58" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

]]></node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="207" st_id="58" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ

]]></node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="208" st_id="59" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

]]></node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="209" st_id="59" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ

]]></node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="210" st_id="60" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:3  %tmp_60_i = fdiv float %rawI_load, %maxI

]]></node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="211" st_id="60" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:32  %tmp_65_i = fdiv float %rawQ_load, %maxQ

]]></node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="212" st_id="61" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:4  %tmp_61_i = fmul float %tmp_60_i, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>

<operation id="213" st_id="61" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:33  %tmp_66_i = fmul float %tmp_65_i, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_66_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="214" st_id="62" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:4  %tmp_61_i = fmul float %tmp_60_i, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>

<operation id="215" st_id="62" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:33  %tmp_66_i = fmul float %tmp_65_i, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_66_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="216" st_id="63" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:4  %tmp_61_i = fmul float %tmp_60_i, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>

<operation id="217" st_id="63" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:33  %tmp_66_i = fmul float %tmp_65_i, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_66_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="218" st_id="64" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:4  %tmp_61_i = fmul float %tmp_60_i, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>

<operation id="219" st_id="64" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:33  %tmp_66_i = fmul float %tmp_65_i, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_66_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="220" st_id="65" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:5  %x_assign = fadd float %tmp_61_i, %tmp_i_41

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="221" st_id="65" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:34  %x_assign_1 = fadd float %tmp_66_i, %tmp_i_41

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="222" st_id="66" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:5  %x_assign = fadd float %tmp_61_i, %tmp_i_41

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="223" st_id="66" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:34  %x_assign_1 = fadd float %tmp_66_i, %tmp_i_41

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="224" st_id="67" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:5  %x_assign = fadd float %tmp_61_i, %tmp_i_41

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="225" st_id="67" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:34  %x_assign_1 = fadd float %tmp_66_i, %tmp_i_41

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="226" st_id="68" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:5  %x_assign = fadd float %tmp_61_i, %tmp_i_41

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="227" st_id="68" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:34  %x_assign_1 = fadd float %tmp_66_i, %tmp_i_41

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="228" st_id="69" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:5  %x_assign = fadd float %tmp_61_i, %tmp_i_41

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="229" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32">
<![CDATA[
_ifconv.i:6  %p_Val2_s = bitcast float %x_assign to i32

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="230" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv.i:7  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="231" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="23" op_0_bw="32">
<![CDATA[
_ifconv.i:8  %loc_V_2 = trunc i32 %p_Val2_s to i23

]]></node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="232" st_id="69" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:34  %x_assign_1 = fadd float %tmp_66_i, %tmp_i_41

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="233" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32">
<![CDATA[
_ifconv.i:35  %p_Val2_36 = bitcast float %x_assign_1 to i32

]]></node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>

<operation id="234" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv.i:36  %loc_V_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_36, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="235" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="23" op_0_bw="32">
<![CDATA[
_ifconv.i:37  %loc_V_4 = trunc i32 %p_Val2_36 to i23

]]></node>
<StgValue><ssdm name="loc_V_4"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="236" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="9" op_0_bw="8">
<![CDATA[
_ifconv.i:11  %tmp_i_i_i_i_cast2 = zext i8 %loc_V to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i_i_cast2"/></StgValue>
</operation>

<operation id="237" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv.i:12  %sh_assign = add i9 -127, %tmp_i_i_i_i_cast2

]]></node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="238" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv.i:13  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="239" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv.i:14  %tmp_56_i_i_i = sub i8 127, %loc_V

]]></node>
<StgValue><ssdm name="tmp_56_i_i_i"/></StgValue>
</operation>

<operation id="240" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="9" op_0_bw="8">
<![CDATA[
_ifconv.i:15  %tmp_56_i_i_i_cast = sext i8 %tmp_56_i_i_i to i9

]]></node>
<StgValue><ssdm name="tmp_56_i_i_i_cast"/></StgValue>
</operation>

<operation id="241" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv.i:16  %sh_assign_1 = select i1 %isNeg, i9 %tmp_56_i_i_i_cast, i9 %sh_assign

]]></node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="242" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv.i:9  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_2) nounwind

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="243" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="78" op_0_bw="24">
<![CDATA[
_ifconv.i:10  %tmp_i_i_i = zext i24 %p_Result_s to i78

]]></node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="244" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="9">
<![CDATA[
_ifconv.i:17  %sh_assign_3_i_cast = sext i9 %sh_assign_1 to i32

]]></node>
<StgValue><ssdm name="sh_assign_3_i_cast"/></StgValue>
</operation>

<operation id="245" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="24" op_0_bw="9">
<![CDATA[
_ifconv.i:18  %sh_assign_3_i_cast_cast = sext i9 %sh_assign_1 to i24

]]></node>
<StgValue><ssdm name="sh_assign_3_i_cast_cast"/></StgValue>
</operation>

<operation id="246" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="78" op_0_bw="32">
<![CDATA[
_ifconv.i:19  %tmp_57_i_i_i = zext i32 %sh_assign_3_i_cast to i78

]]></node>
<StgValue><ssdm name="tmp_57_i_i_i"/></StgValue>
</operation>

<operation id="247" st_id="71" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv.i:20  %tmp_58_i_i_i = lshr i24 %p_Result_s, %sh_assign_3_i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_58_i_i_i"/></StgValue>
</operation>

<operation id="248" st_id="71" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
_ifconv.i:21  %tmp_60_i_i_i = shl i78 %tmp_i_i_i, %tmp_57_i_i_i

]]></node>
<StgValue><ssdm name="tmp_60_i_i_i"/></StgValue>
</operation>

<operation id="249" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ifconv.i:22  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_58_i_i_i, i32 23)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="250" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="1">
<![CDATA[
_ifconv.i:23  %tmp_6 = zext i1 %tmp_28 to i32

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="251" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv.i:24  %tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_60_i_i_i, i32 23, i32 54)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="252" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i:25  %result_V = select i1 %isNeg, i32 %tmp_6, i32 %tmp_9

]]></node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="253" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv.i:26  %tmp_29 = shl i8 %i_i, 1

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="254" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="8">
<![CDATA[
_ifconv.i:27  %tmp_64_i = zext i8 %tmp_29 to i64

]]></node>
<StgValue><ssdm name="tmp_64_i"/></StgValue>
</operation>

<operation id="255" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv.i:28  %outIQ_addr = getelementptr [256 x i32]* %outIQ, i64 0, i64 %tmp_64_i

]]></node>
<StgValue><ssdm name="outIQ_addr"/></StgValue>
</operation>

<operation id="256" st_id="71" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv.i:29  store i32 %result_V, i32* %outIQ_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="9" op_0_bw="8">
<![CDATA[
_ifconv.i:40  %tmp_i_i_i1_i_cast1 = zext i8 %loc_V_3 to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i1_i_cast1"/></StgValue>
</operation>

<operation id="258" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv.i:41  %sh_assign_2 = add i9 -127, %tmp_i_i_i1_i_cast1

]]></node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="259" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv.i:42  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)

]]></node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="260" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv.i:43  %tmp_56_i_i1_i = sub i8 127, %loc_V_3

]]></node>
<StgValue><ssdm name="tmp_56_i_i1_i"/></StgValue>
</operation>

<operation id="261" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="9" op_0_bw="8">
<![CDATA[
_ifconv.i:44  %tmp_56_i_i1_i_cast = sext i8 %tmp_56_i_i1_i to i9

]]></node>
<StgValue><ssdm name="tmp_56_i_i1_i_cast"/></StgValue>
</operation>

<operation id="262" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv.i:45  %sh_assign_3 = select i1 %isNeg_1, i9 %tmp_56_i_i1_i_cast, i9 %sh_assign_2

]]></node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="263" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv.i:38  %p_Result_25 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_4) nounwind

]]></node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="264" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="78" op_0_bw="24">
<![CDATA[
_ifconv.i:39  %tmp_i_i1_i = zext i24 %p_Result_25 to i78

]]></node>
<StgValue><ssdm name="tmp_i_i1_i"/></StgValue>
</operation>

<operation id="265" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="9">
<![CDATA[
_ifconv.i:46  %sh_assign_5_i_cast = sext i9 %sh_assign_3 to i32

]]></node>
<StgValue><ssdm name="sh_assign_5_i_cast"/></StgValue>
</operation>

<operation id="266" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="24" op_0_bw="9">
<![CDATA[
_ifconv.i:47  %sh_assign_5_i_cast_cast = sext i9 %sh_assign_3 to i24

]]></node>
<StgValue><ssdm name="sh_assign_5_i_cast_cast"/></StgValue>
</operation>

<operation id="267" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="78" op_0_bw="32">
<![CDATA[
_ifconv.i:48  %tmp_57_i_i1_i = zext i32 %sh_assign_5_i_cast to i78

]]></node>
<StgValue><ssdm name="tmp_57_i_i1_i"/></StgValue>
</operation>

<operation id="268" st_id="72" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv.i:49  %tmp_58_i_i1_i = lshr i24 %p_Result_25, %sh_assign_5_i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_58_i_i1_i"/></StgValue>
</operation>

<operation id="269" st_id="72" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
_ifconv.i:50  %tmp_60_i_i1_i = shl i78 %tmp_i_i1_i, %tmp_57_i_i1_i

]]></node>
<StgValue><ssdm name="tmp_60_i_i1_i"/></StgValue>
</operation>

<operation id="270" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ifconv.i:51  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_58_i_i1_i, i32 23)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="271" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="1">
<![CDATA[
_ifconv.i:52  %tmp_13 = zext i1 %tmp_32 to i32

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="272" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv.i:53  %tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_60_i_i1_i, i32 23, i32 54)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="273" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i:54  %result_V_1 = select i1 %isNeg_1, i32 %tmp_13, i32 %tmp_14

]]></node>
<StgValue><ssdm name="result_V_1"/></StgValue>
</operation>

<operation id="274" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv.i:55  %tmp_68_i = or i8 %tmp_29, 1

]]></node>
<StgValue><ssdm name="tmp_68_i"/></StgValue>
</operation>

<operation id="275" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="8">
<![CDATA[
_ifconv.i:56  %tmp_69_i = zext i8 %tmp_68_i to i64

]]></node>
<StgValue><ssdm name="tmp_69_i"/></StgValue>
</operation>

<operation id="276" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv.i:57  %outIQ_addr_1 = getelementptr [256 x i32]* %outIQ, i64 0, i64 %tmp_69_i

]]></node>
<StgValue><ssdm name="outIQ_addr_1"/></StgValue>
</operation>

<operation id="277" st_id="72" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv.i:58  store i32 %result_V_1, i32* %outIQ_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="0">
<![CDATA[
_ifconv.i:59  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
