Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Rathi/Desktop/git/NES_fpga/src/NES_fpga/NES_TB_isim_beh.exe" -prj "C:/Users/Rathi/Desktop/git/NES_fpga/src/NES_fpga/NES_TB_beh.prj" "work.NES_TB" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Rathi/Desktop/git/NES_fpga/src/NES_fpga/RAM_64K.v" into library work
Analyzing Verilog file "C:/Users/Rathi/Desktop/git/NES_fpga/src/NES_fpga/cpu_6502.v" into library work
Analyzing Verilog file "C:/Users/Rathi/Desktop/git/NES_fpga/src/NES_fpga/NES_TB.v" into library work
Analyzing Verilog file "D:/ise/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Rathi/Desktop/git/NES_fpga/src/NES_fpga/NES_TB.v" Line 25: Size mismatch in connection of port <addr>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Rathi/Desktop/git/NES_fpga/src/NES_fpga/NES_TB.v" Line 26: Size mismatch in connection of port <addr>. Formal port size is 16-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module RAM_64K
Compiling module cpu_6502
Compiling module NES_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable C:/Users/Rathi/Desktop/git/NES_fpga/src/NES_fpga/NES_TB_isim_beh.exe
Fuse Memory Usage: 28332 KB
Fuse CPU Usage: 639 ms
