# //  Questa Sim-64
# //  Version 2023.4 linux_x86_64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
#  do /cadtools5/questa_custom/comp121/start_vsim.tcl /cadtools5/questa_custom
# /cadtools5/questa_custom
# /home/y26054md/Questa/COMP12111
# .main_pane
# fpgaLoad
# after#321
# Info: Startup continues, no compilation required.
# Break key hit
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:07:50 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Alu_Testbench.v 
# -- Compiling module MU0_Alu_Testbench
# 
# Top level modules:
# 	MU0_Alu_Testbench
# End time: 14:07:50 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:07:50 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Alu.v 
# -- Compiling module MU0_Alu
# 
# Top level modules:
# 	MU0_Alu
# End time: 14:07:50 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:07:51 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Board.v 
# -- Compiling module MU0_Board
# 
# Top level modules:
# 	MU0_Board
# End time: 14:07:51 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:07:51 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Control.v 
# -- Compiling module MU0_Control
# 
# Top level modules:
# 	MU0_Control
# End time: 14:07:51 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:07:51 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Datapath.v 
# -- Compiling module MU0_Datapath
# 
# Top level modules:
# 	MU0_Datapath
# End time: 14:07:52 on Nov 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:07:52 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Flags.v 
# -- Compiling module MU0_Flags
# 
# Top level modules:
# 	MU0_Flags
# End time: 14:07:52 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:07:52 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Memory.v 
# -- Compiling module MU0_Memory
# 
# Top level modules:
# 	MU0_Memory
# End time: 14:07:53 on Nov 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:07:53 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Mux12_Testbench.v 
# -- Compiling module MU0_Mux12_Testbench
# 
# Top level modules:
# 	MU0_Mux12_Testbench
# End time: 14:07:53 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:07:53 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Mux12.v 
# -- Compiling module MU0_Mux12
# 
# Top level modules:
# 	MU0_Mux12
# End time: 14:07:53 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:07:53 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Mux16_Testbench.v 
# -- Compiling module MU0_Mux16_Testbench
# 
# Top level modules:
# 	MU0_Mux16_Testbench
# End time: 14:07:53 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:07:54 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Mux16.v 
# -- Compiling module MU0_Mux16
# 
# Top level modules:
# 	MU0_Mux16
# End time: 14:07:54 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:07:54 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Reg12_Testbench.v 
# -- Compiling module MU0_Reg12_Testbench
# 
# Top level modules:
# 	MU0_Reg12_Testbench
# End time: 14:07:54 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:07:54 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Reg12.v 
# -- Compiling module MU0_Reg12
# 
# Top level modules:
# 	MU0_Reg12
# End time: 14:07:55 on Nov 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:07:55 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Reg16_Testbench.v 
# -- Compiling module MU0_Reg16_Testbench
# 
# Top level modules:
# 	MU0_Reg16_Testbench
# End time: 14:07:55 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:07:56 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Reg16.v 
# -- Compiling module MU0_Reg16
# 
# Top level modules:
# 	MU0_Reg16
# End time: 14:07:56 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:07:56 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Testbench.v 
# -- Compiling module MU0_Testbench
# 
# Top level modules:
# 	MU0_Testbench
# End time: 14:07:56 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:07:56 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0.v 
# -- Compiling module MU0
# 
# Top level modules:
# 	MU0
# End time: 14:07:56 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" Ex3.MU0_Testbench GLIB.glbl 
# Start time: 14:08:26 on Nov 15,2024
# Loading libssl.so
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.MU0_Testbench(fast)
# Loading work.MU0(fast)
# Loading work.MU0_Datapath(fast)
# Loading work.MU0_Reg16(fast)
# Loading work.MU0_Reg12(fast)
# Loading work.MU0_Mux16(fast)
# Loading work.MU0_Mux12(fast)
# Loading work.MU0_Alu(fast)
# Loading work.MU0_Flags(fast)
# Loading work.MU0_Control(fast)
# Loading unisims.AND4B3(fast)
# Loading unisims.AND4B1(fast)
# Loading unisims.AND4(fast)
# Loading unisims.AND4B2(fast)
# Loading unisims.BUF(fast)
# Loading unisims.FDC(fast)
# Loading unisims.AND2(fast)
# Loading unisims.INV(fast)
# Loading unisims.AND2B1(fast)
# Loading unisims.OR4(fast)
# Loading unisims.OR2B1(fast)
# Loading unisims.OR2(fast)
# Loading unisims.OR3(fast)
# Loading work.MU0_Memory(fast)
# Loading GLIB.glbl(fast)
# Loading unisims.AND3B2(fast)
# Loading unisims.AND3B1(fast)
# Loading unisims.AND3(fast)
add wave -position insertpoint  \
sim:/MU0_Testbench/Wr
add wave -position insertpoint  \
sim:/MU0_Testbench/Reset
add wave -position insertpoint  \
sim:/MU0_Testbench/Halted
add wave -position insertpoint  \
sim:/MU0_Testbench/Dout
add wave -position insertpoint  \
sim:/MU0_Testbench/Din
add wave -position insertpoint  \
sim:/MU0_Testbench/Clk
add wave -position insertpoint  \
sim:/MU0_Testbench/Address
run -all
# ** Note: $stop    : ./src/Ex3/MU0_Testbench.v(93)
#    Time: 3750 ns  Iteration: 0  Instance: /MU0_Testbench
# Break in Module MU0_Testbench at ./src/Ex3/MU0_Testbench.v line 93
quit -sim
# End time: 14:11:55 on Nov 15,2024, Elapsed time: 0:03:29
# Errors: 1, Warnings: 2
# vsim -voptargs="+acc" Ex3.MU0_Alu_Testbench GLIB.glbl 
# Start time: 14:12:01 on Nov 15,2024
# Loading libssl.so
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.MU0_Alu_Testbench(fast)
# Loading work.MU0_Alu(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint  \
sim:/MU0_Alu_Testbench/Y
add wave -position insertpoint  \
sim:/MU0_Alu_Testbench/X
add wave -position insertpoint  \
sim:/MU0_Alu_Testbench/Q
add wave -position insertpoint  \
sim:/MU0_Alu_Testbench/M
run -all
# ** Note: $stop    : ./src/Ex3/MU0_Alu_Testbench.v(200)
#    Time: 3100 ns  Iteration: 0  Instance: /MU0_Alu_Testbench
# Break in Module MU0_Alu_Testbench at ./src/Ex3/MU0_Alu_Testbench.v line 200
# Causality operation skipped due to absence of debug database file
quit -sim
# End time: 14:16:42 on Nov 15,2024, Elapsed time: 0:04:41
# Errors: 0, Warnings: 2, Suppressed Warnings: 2
# vsim -voptargs="+acc" Ex3.MU0_Mux12_Testbench GLIB.glbl 
# Start time: 14:16:46 on Nov 15,2024
# Loading libssl.so
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.MU0_Mux12_Testbench(fast)
# Loading work.MU0_Mux12(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint  \
sim:/MU0_Mux12_Testbench/S
add wave -position insertpoint  \
sim:/MU0_Mux12_Testbench/Q
add wave -position insertpoint  \
sim:/MU0_Mux12_Testbench/B
add wave -position insertpoint  \
sim:/MU0_Mux12_Testbench/A
run -all
# ** Note: $stop    : ./src/Ex3/MU0_Mux12_Testbench.v(76)
#    Time: 400 ns  Iteration: 0  Instance: /MU0_Mux12_Testbench
# Break in Module MU0_Mux12_Testbench at ./src/Ex3/MU0_Mux12_Testbench.v line 76
quit -sim
# End time: 14:17:24 on Nov 15,2024, Elapsed time: 0:00:38
# Errors: 0, Warnings: 2, Suppressed Warnings: 2
# vsim -voptargs="+acc" Ex3.MU0_Mux16_Testbench GLIB.glbl 
# Start time: 14:17:31 on Nov 15,2024
# Loading libssl.so
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.MU0_Mux16_Testbench(fast)
# Loading work.MU0_Mux16(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint  \
sim:/MU0_Mux16_Testbench/S
add wave -position insertpoint  \
sim:/MU0_Mux16_Testbench/Q
add wave -position insertpoint  \
sim:/MU0_Mux16_Testbench/B
add wave -position insertpoint  \
sim:/MU0_Mux16_Testbench/A
run -all
# ** Note: $stop    : ./src/Ex3/MU0_Mux16_Testbench.v(76)
#    Time: 400 ns  Iteration: 0  Instance: /MU0_Mux16_Testbench
# Break in Module MU0_Mux16_Testbench at ./src/Ex3/MU0_Mux16_Testbench.v line 76
quit -sim
# End time: 14:18:06 on Nov 15,2024, Elapsed time: 0:00:35
# Errors: 0, Warnings: 2, Suppressed Warnings: 2
# vsim -voptargs="+acc" Ex3.MU0_Reg12_Testbench GLIB.glbl 
# Start time: 14:18:13 on Nov 15,2024
# Loading libssl.so
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.MU0_Reg12_Testbench(fast)
# Loading work.MU0_Reg12(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint  \
sim:/MU0_Reg12_Testbench/Reset
add wave -position insertpoint  \
sim:/MU0_Reg12_Testbench/Q
add wave -position insertpoint  \
sim:/MU0_Reg12_Testbench/En
add wave -position insertpoint  \
sim:/MU0_Reg12_Testbench/D
add wave -position insertpoint  \
sim:/MU0_Reg12_Testbench/Clk
run -all
# ** Note: $stop    : ./src/Ex3/MU0_Reg12_Testbench.v(92)
#    Time: 500 ns  Iteration: 0  Instance: /MU0_Reg12_Testbench
# Break in Module MU0_Reg12_Testbench at ./src/Ex3/MU0_Reg12_Testbench.v line 92
quit -sim
# End time: 14:18:44 on Nov 15,2024, Elapsed time: 0:00:31
# Errors: 0, Warnings: 2, Suppressed Warnings: 2
# vsim -voptargs="+acc" Ex3.MU0_Reg16_Testbench GLIB.glbl 
# Start time: 14:18:48 on Nov 15,2024
# Loading libssl.so
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.MU0_Reg16_Testbench(fast)
# Loading work.MU0_Reg16(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint  \
sim:/MU0_Reg16_Testbench/Reset
add wave -position insertpoint  \
sim:/MU0_Reg16_Testbench/Q
add wave -position insertpoint  \
sim:/MU0_Reg16_Testbench/En
add wave -position insertpoint  \
sim:/MU0_Reg16_Testbench/D
add wave -position insertpoint  \
sim:/MU0_Reg16_Testbench/Clk
run -all
# ** Note: $stop    : ./src/Ex3/MU0_Reg16_Testbench.v(91)
#    Time: 500 ns  Iteration: 0  Instance: /MU0_Reg16_Testbench
# Break in Module MU0_Reg16_Testbench at ./src/Ex3/MU0_Reg16_Testbench.v line 91
quit -sim
# End time: 14:19:20 on Nov 15,2024, Elapsed time: 0:00:32
# Errors: 0, Warnings: 2, Suppressed Warnings: 2
# vsim -voptargs="+acc" Ex3.MU0_Testbench GLIB.glbl 
# Start time: 14:20:13 on Nov 15,2024
# Loading libssl.so
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
###### ./src/Ex3/MU0_Testbench.v(37): MU0 MU01 (
# ** Warning: ./src/Ex3/MU0_Testbench.v(37): (vopt-2685) [TFMPC] - Too few port connections for 'MU01'.  Expected 12, found 7.
# ** Warning: ./src/Ex3/MU0_Testbench.v(37): (vopt-2718) [TFMPC] - Missing connection for port 'regC'.
# ** Warning: ./src/Ex3/MU0_Testbench.v(37): (vopt-2718) [TFMPC] - Missing connection for port 'cc'.
# ** Warning: ./src/Ex3/MU0_Testbench.v(37): (vopt-2718) [TFMPC] - Missing connection for port 'fetch'.
# ** Warning: ./src/Ex3/MU0_Testbench.v(37): (vopt-2718) [TFMPC] - Missing connection for port 'srcC'.
# ** Warning: ./src/Ex3/MU0_Testbench.v(37): (vopt-2718) [TFMPC] - Missing connection for port 'Rd'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=8.
# Loading work.MU0_Testbench(fast)
# Loading work.MU0(fast)
# Loading work.MU0_Datapath(fast)
# Loading work.MU0_Reg16(fast)
# Loading work.MU0_Reg12(fast)
# Loading work.MU0_Mux16(fast)
# Loading work.MU0_Mux12(fast)
# Loading work.MU0_Alu(fast)
# Loading work.MU0_Flags(fast)
# Loading work.MU0_Control(fast)
# Loading unisims.AND4B3(fast)
# Loading unisims.AND4B1(fast)
# Loading unisims.AND4(fast)
# Loading unisims.AND4B2(fast)
# Loading unisims.BUF(fast)
# Loading unisims.FDC(fast)
# Loading unisims.AND2(fast)
# Loading unisims.INV(fast)
# Loading unisims.AND2B1(fast)
# Loading unisims.OR4(fast)
# Loading unisims.OR2B1(fast)
# Loading unisims.OR2(fast)
# Loading unisims.OR3(fast)
# Loading work.MU0_Memory(fast)
# Loading GLIB.glbl(fast)
# Loading unisims.AND3B2(fast)
# Loading unisims.AND3B1(fast)
# Loading unisims.AND3(fast)
add wave -position insertpoint sim:/MU0_Testbench/*
add wave -position insertpoint  \
sim:/MU0_Testbench/Reset
add wave -position insertpoint  \
sim:/MU0_Testbench/Halted
add wave -position insertpoint  \
sim:/MU0_Testbench/Dout
add wave -position insertpoint  \
sim:/MU0_Testbench/Din
add wave -position insertpoint  \
sim:/MU0_Testbench/Clk
add wave -position insertpoint  \
sim:/MU0_Testbench/Address
run -all
# ** Note: $stop    : ./src/Ex3/MU0_Testbench.v(93)
#    Time: 3750 ns  Iteration: 0  Instance: /MU0_Testbench
# Break in Module MU0_Testbench at ./src/Ex3/MU0_Testbench.v line 93
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:21:43 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Alu_Testbench.v 
# -- Compiling module MU0_Alu_Testbench
# 
# Top level modules:
# 	MU0_Alu_Testbench
# End time: 14:21:43 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:21:44 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Alu.v 
# -- Compiling module MU0_Alu
# 
# Top level modules:
# 	MU0_Alu
# End time: 14:21:44 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:21:44 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Board.v 
# -- Compiling module MU0_Board
# 
# Top level modules:
# 	MU0_Board
# End time: 14:21:44 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:21:44 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Control.v 
# -- Compiling module MU0_Control
# 
# Top level modules:
# 	MU0_Control
# End time: 14:21:44 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:21:44 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Datapath.v 
# -- Compiling module MU0_Datapath
# 
# Top level modules:
# 	MU0_Datapath
# End time: 14:21:45 on Nov 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:21:45 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Flags.v 
# -- Compiling module MU0_Flags
# 
# Top level modules:
# 	MU0_Flags
# End time: 14:21:46 on Nov 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:21:46 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Memory.v 
# -- Compiling module MU0_Memory
# 
# Top level modules:
# 	MU0_Memory
# End time: 14:21:46 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:21:46 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Mux12_Testbench.v 
# -- Compiling module MU0_Mux12_Testbench
# 
# Top level modules:
# 	MU0_Mux12_Testbench
# End time: 14:21:46 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:21:46 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Mux12.v 
# -- Compiling module MU0_Mux12
# 
# Top level modules:
# 	MU0_Mux12
# End time: 14:21:46 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:21:47 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Mux16_Testbench.v 
# -- Compiling module MU0_Mux16_Testbench
# 
# Top level modules:
# 	MU0_Mux16_Testbench
# End time: 14:21:47 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:21:47 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Mux16.v 
# -- Compiling module MU0_Mux16
# 
# Top level modules:
# 	MU0_Mux16
# End time: 14:21:47 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:21:47 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Reg12_Testbench.v 
# -- Compiling module MU0_Reg12_Testbench
# 
# Top level modules:
# 	MU0_Reg12_Testbench
# End time: 14:21:48 on Nov 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:21:48 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Reg12.v 
# -- Compiling module MU0_Reg12
# 
# Top level modules:
# 	MU0_Reg12
# End time: 14:21:48 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:21:48 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Reg16_Testbench.v 
# -- Compiling module MU0_Reg16_Testbench
# 
# Top level modules:
# 	MU0_Reg16_Testbench
# End time: 14:21:49 on Nov 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:21:49 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Reg16.v 
# -- Compiling module MU0_Reg16
# 
# Top level modules:
# 	MU0_Reg16
# End time: 14:21:49 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:21:49 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0_Testbench.v 
# -- Compiling module MU0_Testbench
# 
# Top level modules:
# 	MU0_Testbench
# End time: 14:21:49 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:21:49 on Nov 15,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex3/MU0.v 
# -- Compiling module MU0
# 
# Top level modules:
# 	MU0
# End time: 14:21:50 on Nov 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:22:04 on Nov 15,2024, Elapsed time: 0:01:51
# Errors: 0, Warnings: 8, Suppressed Warnings: 2
# vsim -voptargs="+acc" Ex3.MU0_Board GLIB.glbl -L BoardLib -L Ex1 
# Start time: 14:22:04 on Nov 15,2024
# Loading libssl.so
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vopt-143) Recognized 2 FSMs in module "AckieV2(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "Uart_S7(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Keyboard(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Segments_Scan(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Board_reset(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.MU0_Board(fast)
# Loading BoardLib.BoardV3(fast)
# Loading BoardLib.Board_reset(fast)
# Loading unisims.ICAPE2(fast)
# Loading unisims.SIM_CONFIGE2(fast)
# Loading BoardLib.Clocks(fast)
# Loading BoardLib.Keyboard(fast)
# Loading BoardLib.Segments_Scan(fast)
# Loading BoardLib.Uart_S7(fast)
# Loading BoardLib.AckieV2(fast)
# Loading work.MU0(fast)
# Loading work.MU0_Datapath(fast)
# Loading work.MU0_Reg16(fast)
# Loading work.MU0_Reg12(fast)
# Loading work.MU0_Mux16(fast)
# Loading work.MU0_Mux12(fast)
# Loading work.MU0_Alu(fast)
# Loading work.MU0_Flags(fast)
# Loading work.MU0_Control(fast)
# Loading unisims.AND4B3(fast)
# Loading unisims.AND4B1(fast)
# Loading unisims.AND4(fast)
# Loading unisims.AND4B2(fast)
# Loading unisims.BUF(fast)
# Loading unisims.FDC(fast)
# Loading unisims.AND2(fast)
# Loading unisims.INV(fast)
# Loading unisims.AND2B1(fast)
# Loading unisims.OR4(fast)
# Loading unisims.OR2B1(fast)
# Loading unisims.OR2(fast)
# Loading unisims.OR3(fast)
# Loading work.MU0_Memory(fast)
# Loading Ex1.Display_Decoder(fast)
# Loading GLIB.glbl(fast)
# Loading unisims.AND3B2(fast)
# Loading unisims.AND3B1(fast)
# Loading unisims.AND3(fast)
# End time: 14:22:10 on Nov 15,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 2, Suppressed Warnings: 1
# vsim -voptargs="+acc" Ex3.MU0_Board GLIB.glbl -L BoardLib 
# Start time: 14:24:25 on Nov 15,2024
# Loading libssl.so
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vopt-143) Recognized 2 FSMs in module "AckieV2(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "Uart_S7(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Keyboard(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Segments_Scan(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Board_reset(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.MU0_Board(fast)
# Loading BoardLib.BoardV3(fast)
# Loading BoardLib.Board_reset(fast)
# Loading unisims.ICAPE2(fast)
# Loading unisims.SIM_CONFIGE2(fast)
# Loading BoardLib.Clocks(fast)
# Loading BoardLib.Keyboard(fast)
# Loading BoardLib.Segments_Scan(fast)
# Loading BoardLib.Uart_S7(fast)
# Loading BoardLib.AckieV2(fast)
# Loading work.MU0(fast)
# Loading work.MU0_Datapath(fast)
# Loading work.MU0_Reg16(fast)
# Loading work.MU0_Reg12(fast)
# Loading work.MU0_Mux16(fast)
# Loading work.MU0_Mux12(fast)
# Loading work.MU0_Alu(fast)
# Loading work.MU0_Flags(fast)
# Loading work.MU0_Control(fast)
# Loading unisims.AND4B3(fast)
# Loading unisims.AND4B1(fast)
# Loading unisims.AND4(fast)
# Loading unisims.AND4B2(fast)
# Loading unisims.BUF(fast)
# Loading unisims.FDC(fast)
# Loading unisims.AND2(fast)
# Loading unisims.INV(fast)
# Loading unisims.AND2B1(fast)
# Loading unisims.OR4(fast)
# Loading unisims.OR2B1(fast)
# Loading unisims.OR2(fast)
# Loading unisims.OR3(fast)
# Loading work.MU0_Memory(fast)
# Loading Ex1.Display_Decoder(fast)
# Loading GLIB.glbl(fast)
# Loading unisims.AND3B2(fast)
# Loading unisims.AND3B1(fast)
# Loading unisims.AND3(fast)
quit -sim
# End time: 14:28:19 on Nov 15,2024, Elapsed time: 0:03:54
# Errors: 0, Warnings: 2, Suppressed Warnings: 1
