Scheduling expressions on a pipelined processor with a maximal delay of one cycle