# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../finalMBversion.srcs/sources_1/imports/hdl/core" --include "../../../../finalMBversion.srcs/sources_1/imports/hdl/system" --include "../../../../finalMBversion.srcs/sources_1/ip/clk_wiz_0" \
"../../../../finalMBversion.srcs/sources_1/new/SPI_interface.v" \
"../../../../finalMBversion.srcs/sources_1/new/mhp_axdl362.v" \
"../../../../finalMBversion.srcs/sources_1/new/sys_sync.v" \
"../../../../finalMBversion.srcs/sim_1/new/adxl362test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
