// Seed: 3611494392
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    output uwire id_5
);
  assign id_0 = 1;
  id_7(
      -1, 1
  );
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri  id_0,
    input  tri1 id_1,
    input  wire id_2,
    input  tri0 id_3,
    input  tri  id_4
);
  parameter id_6 = id_6;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_2,
      id_1,
      id_0,
      id_0
  );
endmodule
module module_2;
  id_1(
      .id_0(1), .id_1(1), .id_2(1), .id_3(id_2), .id_4(id_3)
  );
  wire id_4;
endmodule
program module_3;
  logic [7:0][1 : -1] id_1;
  assign id_2 = id_1;
  assign id_1 = id_2;
  module_2 modCall_1 ();
endmodule
