#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Mar 27 22:46:22 2019
# Process ID: 15188
# Current directory: E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.runs/synth_1
# Command line: vivado.exe -log IPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source IPU.tcl
# Log file: E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.runs/synth_1/IPU.vds
# Journal file: E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source IPU.tcl -notrace
Command: synth_design -top IPU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5688 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 446.566 ; gain = 101.238
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'IPU' [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/IPU_top.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter CORE_NAME bound to: 0 - type: integer 
	Parameter OP_CTRL bound to: 1 - type: integer 
	Parameter IB_ADDR_BASE bound to: 2 - type: integer 
	Parameter FRAME_SIZE bound to: 3 - type: integer 
	Parameter OP_STATUS bound to: 4 - type: integer 
	Parameter REF_IMG_BASE bound to: 256 - type: integer 
	Parameter PRCD_IMG_BASE bound to: 38912 - type: integer 
	Parameter BLOBS_MAP_BASE bound to: 41472 - type: integer 
	Parameter BLOBS_BASE bound to: 41984 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.runs/synth_1/.Xil/Vivado-15188-DESKTOP-1GACB3R/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (1#1) [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.runs/synth_1/.Xil/Vivado-15188-DESKTOP-1GACB3R/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_m_mem' [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/axi_m_mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'axi_m_mem' (2#1) [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/axi_m_mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgb444_diff' [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/rgb444_diff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb444_diff' (3#1) [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/rgb444_diff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IPU' (4#1) [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/IPU_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 603.039 ; gain = 257.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 603.039 ; gain = 257.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 603.039 ; gain = 257.711
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bram'
Finished Parsing XDC File [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bram'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 858.738 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 858.738 ; gain = 513.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 858.738 ; gain = 513.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 858.738 ; gain = 513.410
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'bram_addra_reg[15:0]' into 'araddr_real_reg[15:0]' [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/IPU_top.v:168]
INFO: [Synth 8-4471] merging register 'w_data_reg[31:0]' into 'w_addr_reg[31:0]' [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/IPU_top.v:220]
WARNING: [Synth 8-6014] Unused sequential element bram_addra_reg was removed.  [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/IPU_top.v:168]
WARNING: [Synth 8-6014] Unused sequential element w_data_reg was removed.  [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/IPU_top.v:220]
INFO: [Synth 8-5546] ROM "reg_data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_total" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_total" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_init" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_running" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "temp_right" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ipu_ctrl_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipu_ctrl_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipu_ctrl_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipu_ctrl_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_4_in" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'axi_awaddr_reg' [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/axi_m_mem.v:85]
WARNING: [Synth 8-327] inferring latch for variable 'axi_wdata_reg' [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/axi_m_mem.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'axi_araddr_reg' [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/axi_m_mem.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_out_reg' [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/IPU_top.v:500]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 858.738 ; gain = 513.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 14    
	               16 Bit    Registers := 6     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   4 Input     32 Bit        Muxes := 1     
	  37 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 18    
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	  29 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  29 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 58    
	  12 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 2     
	  26 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 3     
	  28 Input      1 Bit        Muxes := 3     
	  36 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  35 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	  40 Input      1 Bit        Muxes := 1     
	  37 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 3     
	  22 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module IPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 13    
	               16 Bit    Registers := 6     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   4 Input     32 Bit        Muxes := 1     
	  37 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 18    
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	  29 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  29 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
	  12 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 2     
	  26 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 3     
	  28 Input      1 Bit        Muxes := 3     
	  36 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  35 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	  40 Input      1 Bit        Muxes := 1     
	  37 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 3     
	  22 Input      1 Bit        Muxes := 1     
Module axi_m_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module rgb444_diff 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'h_total_reg[15:0]' into 'h_total_reg[15:0]' [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/IPU_top.v:545]
INFO: [Synth 8-4471] merging register 'v_cntr_reg[31:0]' into 'v_cntr_reg[31:0]' [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/IPU_top.v:575]
INFO: [Synth 8-4471] merging register 'v_cntr_reg[31:0]' into 'v_cntr_reg[31:0]' [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/IPU_top.v:575]
INFO: [Synth 8-4471] merging register 'v_cntr_reg[31:0]' into 'v_cntr_reg[31:0]' [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/IPU_top.v:575]
INFO: [Synth 8-4471] merging register 'h_cntr_reg[31:0]' into 'h_cntr_reg[31:0]' [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/IPU_top.v:576]
WARNING: [Synth 8-6014] Unused sequential element h_total_reg was removed.  [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/IPU_top.v:545]
WARNING: [Synth 8-6014] Unused sequential element v_cntr_reg was removed.  [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/IPU_top.v:575]
WARNING: [Synth 8-6014] Unused sequential element v_cntr_reg was removed.  [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/IPU_top.v:575]
WARNING: [Synth 8-6014] Unused sequential element v_cntr_reg was removed.  [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/IPU_top.v:575]
WARNING: [Synth 8-6014] Unused sequential element h_cntr_reg was removed.  [E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/IPU_top.v:576]
INFO: [Synth 8-5546] ROM "ipu_ctrl_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipu_ctrl_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipu_ctrl_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipu_ctrl_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_total" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_running" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_total" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_init" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "temp_right" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP pix_cntr_4x1, operation Mode is: C'+A2*B2.
DSP Report: register h_total_reg is absorbed into DSP pix_cntr_4x1.
DSP Report: register v_cntr_reg is absorbed into DSP pix_cntr_4x1.
DSP Report: register h_cntr_reg is absorbed into DSP pix_cntr_4x1.
DSP Report: operator pix_cntr_4x1 is absorbed into DSP pix_cntr_4x1.
DSP Report: operator pix_cntr_4x2 is absorbed into DSP pix_cntr_4x1.
INFO: [Synth 8-3886] merging instance 'pix_cntr_4x_reg[0]' (FDRE) to 'pix_cntr_4x_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pix_cntr_4x_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w_init_reg)
INFO: [Synth 8-3886] merging instance 'state_reg[7]' (FDRE) to 'state_reg[8]'
INFO: [Synth 8-3886] merging instance 'state_reg[8]' (FDRE) to 'state_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[30] )
INFO: [Synth 8-3886] merging instance 'araddr_real_reg[0]' (FDRE) to 'axi_araddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'araddr_real_reg[1]' (FDRE) to 'axi_araddr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipu_op_status_reg[31] )
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[6]' (FDRE) to 'araddr_real_reg[4]'
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[7]' (FDRE) to 'araddr_real_reg[5]'
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[4]' (FDRE) to 'araddr_real_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[5]' (FDRE) to 'araddr_real_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[8]' (FDRE) to 'araddr_real_reg[6]'
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[9]' (FDRE) to 'araddr_real_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[12]' (FDRE) to 'araddr_real_reg[10]'
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[13]' (FDRE) to 'araddr_real_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[10]' (FDRE) to 'araddr_real_reg[8]'
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[11]' (FDRE) to 'araddr_real_reg[9]'
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[17]' (FDRE) to 'araddr_real_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[16]' (FDRE) to 'araddr_real_reg[14]'
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[14]' (FDRE) to 'araddr_real_reg[12]'
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[15]' (FDRE) to 'araddr_real_reg[13]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[0]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[1]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[2]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[3]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[4]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[5]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[6]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[7]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[8]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[9]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[10]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[11]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[12]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[13]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[14]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[15]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[16]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[17]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[18]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[19]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[20]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[21]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[22]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[23]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[24]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[25]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[26]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[27]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[28]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[29]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'w_addr_reg[30]' (FDRE) to 'w_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_addr_reg[31] )
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[0]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[1]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[2]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[3]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[4]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[5]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[6]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[7]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[8]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[9]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[10]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[11]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[12]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[13]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[14]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[15]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[16]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[17]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[18]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[19]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[20]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[21]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[22]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[23]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[24]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[25]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[26]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[27]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[28]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[29]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[30]' (LDC) to 'mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_wdata_reg[31]' (LDC) to 'mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_awaddr_reg[0]' (LDC) to 'mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_awaddr_reg[1]' (LDC) to 'mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_awaddr_reg[2]' (LDC) to 'mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_awaddr_reg[3]' (LDC) to 'mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_awaddr_reg[4]' (LDC) to 'mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_awaddr_reg[5]' (LDC) to 'mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_awaddr_reg[6]' (LDC) to 'mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_awaddr_reg[7]' (LDC) to 'mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_awaddr_reg[8]' (LDC) to 'mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_awaddr_reg[9]' (LDC) to 'mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_awaddr_reg[10]' (LDC) to 'mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_awaddr_reg[11]' (LDC) to 'mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_awaddr_reg[12]' (LDC) to 'mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_awaddr_reg[13]' (LDC) to 'mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_awaddr_reg[14]' (LDC) to 'mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_awaddr_reg[15]' (LDC) to 'mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_awaddr_reg[16]' (LDC) to 'mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_intf/axi_awaddr_reg[17]' (LDC) to 'mem_intf/axi_awaddr_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_intf/axi_awaddr_reg[31] )
WARNING: [Synth 8-3332] Sequential element (mem_intf/start_single_write_reg) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (mem_intf/axi_wvalid_reg) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (mem_intf/write_issued_reg) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (mem_intf/axi_awvalid_reg) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (mem_intf/write_done_reg) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (mem_intf/read_data_reg[31]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (mem_intf/read_data_reg[30]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (mem_intf/read_data_reg[29]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (mem_intf/read_data_reg[28]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (mem_intf/read_data_reg[27]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (mem_intf/read_data_reg[26]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (mem_intf/read_data_reg[25]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (mem_intf/read_data_reg[24]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (mem_intf/read_data_reg[23]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (mem_intf/read_data_reg[22]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (mem_intf/read_data_reg[21]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (mem_intf/read_data_reg[20]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (mem_intf/read_data_reg[19]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (mem_intf/read_data_reg[18]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (mem_intf/read_data_reg[17]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (mem_intf/read_data_reg[16]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (mem_intf/axi_awaddr_reg[31]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (state_reg[6]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[31]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[30]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[29]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[28]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[27]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[26]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[25]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[24]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[23]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[22]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[21]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[20]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[19]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[18]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[0]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[31]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[30]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[29]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[28]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[27]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[26]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[25]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[24]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[23]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[22]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[21]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[20]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[19]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[18]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[31]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[30]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[29]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[28]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[27]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[26]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[25]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[24]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[23]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[22]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[21]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[20]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[19]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[18]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[17]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[16]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[15]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[14]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[13]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[12]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[11]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[10]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[9]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[8]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[7]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[6]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[5]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (ipu_op_status_reg[4]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (w_addr_reg[31]) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (w_init_reg) is unused and will be removed from module IPU.
WARNING: [Synth 8-3332] Sequential element (pix_cntr_4x_reg[1]) is unused and will be removed from module IPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 858.738 ; gain = 513.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|IPU         | p_3_in     | 512x1         | LUT            | 
|IPU         | p_3_in     | 512x1         | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|IPU         | C'+A2*B2    | 20     | 16     | 20     | -      | 20     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 883.402 ; gain = 538.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 884.445 ; gain = 539.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 916.723 ; gain = 571.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 916.723 ; gain = 571.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 916.723 ; gain = 571.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 916.723 ; gain = 571.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 916.723 ; gain = 571.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 916.723 ; gain = 571.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 916.723 ; gain = 571.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |BUFG          |     2|
|3     |CARRY4        |   102|
|4     |DSP48E1_1     |     1|
|5     |LUT1          |    34|
|6     |LUT2          |   196|
|7     |LUT3          |    34|
|8     |LUT4          |   104|
|9     |LUT5          |   113|
|10    |LUT6          |   263|
|11    |MUXF7         |     5|
|12    |FDRE          |   584|
|13    |FDSE          |     4|
|14    |LD            |    32|
|15    |LDC           |    32|
|16    |IBUF          |    96|
|17    |OBUF          |   152|
+------+--------------+------+

Report Instance Areas: 
+------+-----------+----------+------+
|      |Instance   |Module    |Cells |
+------+-----------+----------+------+
|1     |top        |          |  1818|
|2     |  mem_intf |axi_m_mem |   134|
+------+-----------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 916.723 ; gain = 571.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 99 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 916.723 ; gain = 315.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 916.723 ; gain = 571.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 268 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'IPU' is not ideal for floorplanning, since the cellview 'IPU' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 32 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  LD => LDCE: 32 instances
  LDC => LDCE (inverted pins: G): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
182 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 916.723 ; gain = 582.867
INFO: [Common 17-1381] The checkpoint 'E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.runs/synth_1/IPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file IPU_utilization_synth.rpt -pb IPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 916.723 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 22:47:29 2019...
