// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Implementation of DPI export functions.
//
// Verilator compiles this file in when DPI functions are used.
// If you have multiple Verilated designs with the same DPI exported
// function names, you will get multiple definition link errors from here.
// This is an unfortunate result of the DPI specification.
// To solve this, either
//    1. Call VsvsimTestbench::{export_function} instead,
//       and do not even bother to compile this file
// or 2. Compile all __Dpi.cpp files in the same compiler run,
//       and #ifdefs already inserted here will sort everything out.

#include "VsvsimTestbench__Dpi.h"
#include "VsvsimTestbench.h"

#ifndef VL_DPIDECL_getBitWidthImpl_arr_0_0_
#define VL_DPIDECL_getBitWidthImpl_arr_0_0_
void getBitWidthImpl_arr_0_0(int* value) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:31:17
    return VsvsimTestbench::getBitWidthImpl_arr_0_0(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_arr_0_1_
#define VL_DPIDECL_getBitWidthImpl_arr_0_1_
void getBitWidthImpl_arr_0_1(int* value) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:48:17
    return VsvsimTestbench::getBitWidthImpl_arr_0_1(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_arr_0_2_
#define VL_DPIDECL_getBitWidthImpl_arr_0_2_
void getBitWidthImpl_arr_0_2(int* value) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:65:17
    return VsvsimTestbench::getBitWidthImpl_arr_0_2(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_arr_1_0_
#define VL_DPIDECL_getBitWidthImpl_arr_1_0_
void getBitWidthImpl_arr_1_0(int* value) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:82:17
    return VsvsimTestbench::getBitWidthImpl_arr_1_0(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_arr_1_1_
#define VL_DPIDECL_getBitWidthImpl_arr_1_1_
void getBitWidthImpl_arr_1_1(int* value) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:99:17
    return VsvsimTestbench::getBitWidthImpl_arr_1_1(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_arr_1_2_
#define VL_DPIDECL_getBitWidthImpl_arr_1_2_
void getBitWidthImpl_arr_1_2(int* value) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:116:17
    return VsvsimTestbench::getBitWidthImpl_arr_1_2(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_arr_2_0_
#define VL_DPIDECL_getBitWidthImpl_arr_2_0_
void getBitWidthImpl_arr_2_0(int* value) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:133:17
    return VsvsimTestbench::getBitWidthImpl_arr_2_0(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_arr_2_1_
#define VL_DPIDECL_getBitWidthImpl_arr_2_1_
void getBitWidthImpl_arr_2_1(int* value) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:150:17
    return VsvsimTestbench::getBitWidthImpl_arr_2_1(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_arr_2_2_
#define VL_DPIDECL_getBitWidthImpl_arr_2_2_
void getBitWidthImpl_arr_2_2(int* value) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:167:17
    return VsvsimTestbench::getBitWidthImpl_arr_2_2(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_med_
#define VL_DPIDECL_getBitWidthImpl_med_
void getBitWidthImpl_med(int* value) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:184:17
    return VsvsimTestbench::getBitWidthImpl_med(value);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_arr_0_0_
#define VL_DPIDECL_getBitsImpl_arr_0_0_
void getBitsImpl_arr_0_0(svBitVecVal* value_arr_0_0) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:41:17
    return VsvsimTestbench::getBitsImpl_arr_0_0(value_arr_0_0);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_arr_0_1_
#define VL_DPIDECL_getBitsImpl_arr_0_1_
void getBitsImpl_arr_0_1(svBitVecVal* value_arr_0_1) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:58:17
    return VsvsimTestbench::getBitsImpl_arr_0_1(value_arr_0_1);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_arr_0_2_
#define VL_DPIDECL_getBitsImpl_arr_0_2_
void getBitsImpl_arr_0_2(svBitVecVal* value_arr_0_2) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:75:17
    return VsvsimTestbench::getBitsImpl_arr_0_2(value_arr_0_2);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_arr_1_0_
#define VL_DPIDECL_getBitsImpl_arr_1_0_
void getBitsImpl_arr_1_0(svBitVecVal* value_arr_1_0) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:92:17
    return VsvsimTestbench::getBitsImpl_arr_1_0(value_arr_1_0);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_arr_1_1_
#define VL_DPIDECL_getBitsImpl_arr_1_1_
void getBitsImpl_arr_1_1(svBitVecVal* value_arr_1_1) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:109:17
    return VsvsimTestbench::getBitsImpl_arr_1_1(value_arr_1_1);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_arr_1_2_
#define VL_DPIDECL_getBitsImpl_arr_1_2_
void getBitsImpl_arr_1_2(svBitVecVal* value_arr_1_2) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:126:17
    return VsvsimTestbench::getBitsImpl_arr_1_2(value_arr_1_2);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_arr_2_0_
#define VL_DPIDECL_getBitsImpl_arr_2_0_
void getBitsImpl_arr_2_0(svBitVecVal* value_arr_2_0) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:143:17
    return VsvsimTestbench::getBitsImpl_arr_2_0(value_arr_2_0);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_arr_2_1_
#define VL_DPIDECL_getBitsImpl_arr_2_1_
void getBitsImpl_arr_2_1(svBitVecVal* value_arr_2_1) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:160:17
    return VsvsimTestbench::getBitsImpl_arr_2_1(value_arr_2_1);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_arr_2_2_
#define VL_DPIDECL_getBitsImpl_arr_2_2_
void getBitsImpl_arr_2_2(svBitVecVal* value_arr_2_2) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:177:17
    return VsvsimTestbench::getBitsImpl_arr_2_2(value_arr_2_2);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_med_
#define VL_DPIDECL_getBitsImpl_med_
void getBitsImpl_med(svBitVecVal* value_med) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:189:17
    return VsvsimTestbench::getBitsImpl_med(value_med);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_arr_0_0_
#define VL_DPIDECL_setBitsImpl_arr_0_0_
void setBitsImpl_arr_0_0(const svBitVecVal* value_arr_0_0) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:36:17
    return VsvsimTestbench::setBitsImpl_arr_0_0(value_arr_0_0);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_arr_0_1_
#define VL_DPIDECL_setBitsImpl_arr_0_1_
void setBitsImpl_arr_0_1(const svBitVecVal* value_arr_0_1) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:53:17
    return VsvsimTestbench::setBitsImpl_arr_0_1(value_arr_0_1);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_arr_0_2_
#define VL_DPIDECL_setBitsImpl_arr_0_2_
void setBitsImpl_arr_0_2(const svBitVecVal* value_arr_0_2) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:70:17
    return VsvsimTestbench::setBitsImpl_arr_0_2(value_arr_0_2);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_arr_1_0_
#define VL_DPIDECL_setBitsImpl_arr_1_0_
void setBitsImpl_arr_1_0(const svBitVecVal* value_arr_1_0) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:87:17
    return VsvsimTestbench::setBitsImpl_arr_1_0(value_arr_1_0);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_arr_1_1_
#define VL_DPIDECL_setBitsImpl_arr_1_1_
void setBitsImpl_arr_1_1(const svBitVecVal* value_arr_1_1) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:104:17
    return VsvsimTestbench::setBitsImpl_arr_1_1(value_arr_1_1);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_arr_1_2_
#define VL_DPIDECL_setBitsImpl_arr_1_2_
void setBitsImpl_arr_1_2(const svBitVecVal* value_arr_1_2) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:121:17
    return VsvsimTestbench::setBitsImpl_arr_1_2(value_arr_1_2);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_arr_2_0_
#define VL_DPIDECL_setBitsImpl_arr_2_0_
void setBitsImpl_arr_2_0(const svBitVecVal* value_arr_2_0) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:138:17
    return VsvsimTestbench::setBitsImpl_arr_2_0(value_arr_2_0);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_arr_2_1_
#define VL_DPIDECL_setBitsImpl_arr_2_1_
void setBitsImpl_arr_2_1(const svBitVecVal* value_arr_2_1) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:155:17
    return VsvsimTestbench::setBitsImpl_arr_2_1(value_arr_2_1);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_arr_2_2_
#define VL_DPIDECL_setBitsImpl_arr_2_2_
void setBitsImpl_arr_2_2(const svBitVecVal* value_arr_2_2) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:172:17
    return VsvsimTestbench::setBitsImpl_arr_2_2(value_arr_2_2);
}
#endif

#ifndef VL_DPIDECL_simulation_disableTrace_
#define VL_DPIDECL_simulation_disableTrace_
void simulation_disableTrace(int* success) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:256:17
    return VsvsimTestbench::simulation_disableTrace(success);
}
#endif

#ifndef VL_DPIDECL_simulation_enableTrace_
#define VL_DPIDECL_simulation_enableTrace_
void simulation_enableTrace(int* success) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:243:17
    return VsvsimTestbench::simulation_enableTrace(success);
}
#endif

#ifndef VL_DPIDECL_simulation_initializeTrace_
#define VL_DPIDECL_simulation_initializeTrace_
void simulation_initializeTrace(const char* traceFilePath) {
    // DPI export at /home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T21-58-57.451/primary-sources/../generated-sources/testbench.sv:223:17
    return VsvsimTestbench::simulation_initializeTrace(traceFilePath);
}
#endif

