git clone --depth 1 --no-tags https://github.com/SuchithraM008/HDL-code-for-Y-A-TB-using-only-one-MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600992244
git clone --depth 1 --no-tags https://github.com/arsity/CSC3050-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603820090
git clone --depth 1 --no-tags https://github.com/coder-gx/Digital_logic_final_assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603671835
git clone --depth 1 --no-tags https://github.com/giorgosv12/mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600526932
git clone --depth 1 --no-tags https://github.com/dg2300/AXI_WB_TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603356495
git clone --depth 1 --no-tags https://github.com/rpatinyo/iLogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602028286
git clone --depth 1 --no-tags https://github.com/ejchao/ECE564.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598838336
git clone --depth 1 --no-tags https://github.com/sg61189/SRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599448022
git clone --depth 1 --no-tags https://github.com/MATHYBALA-02/Verilog-Codes-for-the-VHDL-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603307361
git clone --depth 1 --no-tags https://github.com/ibrahim0moakkit/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603745186
git clone --depth 1 --no-tags https://github.com/aditya-167/CSC2231H.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600528769
git clone --depth 1 --no-tags https://github.com/clanktron/CSM152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601826756
git clone --depth 1 --no-tags https://github.com/SoroushCu/Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599747983
git clone --depth 1 --no-tags https://github.com/QCL-PKNU/ReQUSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599921769
git clone --depth 1 --no-tags https://github.com/yuuuuuuan/FPGA_tanchishe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600452906
git clone --depth 1 --no-tags https://github.com/Arenile/memristive-pim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604340374
git clone --depth 1 --no-tags https://github.com/benlcb/date23_yosys_benchmarks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599625238
git clone --depth 1 --no-tags https://github.com/SoroushCu/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599739453
git clone --depth 1 --no-tags https://github.com/cmy76/booth_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602858150
git clone --depth 1 --no-tags https://github.com/Gnodaij819/BUAA_CO_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602584322
git clone --depth 1 --no-tags https://github.com/BMWTree/BMWTree.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601918963
git clone --depth 1 --no-tags https://github.com/nueroscience/LabOnChip_MixedSignal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603648502
git clone --depth 1 --no-tags https://github.com/mohamedhazem511/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597299822
git clone --depth 1 --no-tags https://github.com/ATESAM-ABDULLAH/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601083199
git clone --depth 1 --no-tags https://github.com/ONQLin/GNN_755.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602430018
git clone --depth 1 --no-tags https://github.com/jaknowa2000/Threefish_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602080905
git clone --depth 1 --no-tags https://github.com/MudasirTariq/Caravel_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598705474
git clone --depth 1 --no-tags https://github.com/Hetsoni2002/Booth_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597807297
git clone --depth 1 --no-tags https://github.com/Christopher-Hoag/Simple-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599014434
git clone --depth 1 --no-tags https://github.com/Lavanyamurugan2001/FIFO-SC-DC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598214804
git clone --depth 1 --no-tags https://github.com/vedantbitsp/CompArchLabs_iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598214881
git clone --depth 1 --no-tags https://github.com/anselherndon/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598456805
git clone --depth 1 --no-tags https://github.com/Sreekeshr/Adders_for_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598546438
git clone --depth 1 --no-tags https://github.com/rajapaksha-rmpap/RISC-V_processorDesign_finalDemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600964100
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/util_helper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601218737
git clone --depth 1 --no-tags https://github.com/noam003/Logic-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602032778
git clone --depth 1 --no-tags https://github.com/matiasilva/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602515954
git clone --depth 1 --no-tags https://github.com/YAO-WEN-CHENG/Vehicle-path-tracking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602379527
git clone --depth 1 --no-tags https://github.com/chetanyagoyal/codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602692586
git clone --depth 1 --no-tags https://github.com/brianshih95/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603007660
git clone --depth 1 --no-tags https://github.com/tatsuya999/synth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601502470
git clone --depth 1 --no-tags https://github.com/momoisgoodforhealth/Verilog_LogicDesignClass.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600031131
git clone --depth 1 --no-tags https://github.com/Perumaltuty/Amba_Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599880285
git clone --depth 1 --no-tags https://github.com/gagana-05/Caravel_Basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599963019
git clone --depth 1 --no-tags https://github.com/mcaralimarad/Myverilogcodes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598927830
git clone --depth 1 --no-tags https://github.com/thanavignesh/generic-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598909224
git clone --depth 1 --no-tags https://github.com/entropicemergence/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600015946
git clone --depth 1 --no-tags https://github.com/Precision-Innovations/opensta_power_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601737783
git clone --depth 1 --no-tags https://github.com/icii-arcticfox/GettingStartedTutorial1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603587914
git clone --depth 1 --no-tags https://github.com/Perumaltuty/VHDL---VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603991390
git clone --depth 1 --no-tags https://github.com/kamalgupta1995/Kamal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604085879
git clone --depth 1 --no-tags https://github.com/imoghul/FIFO_Flush.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603227168
git clone --depth 1 --no-tags https://github.com/melihcgn/mcagan_TermProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604354980
git clone --depth 1 --no-tags https://github.com/Suriya2882002/VHDL-TO-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603631139
git clone --depth 1 --no-tags https://github.com/pkyprivate/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603766168
git clone --depth 1 --no-tags https://github.com/alexm610/Deep_Neural_Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602685064
git clone --depth 1 --no-tags https://github.com/ULTIMATE-Mystery/LSI-Logic-Design-HCMUT-Semester-222.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601938743
git clone --depth 1 --no-tags https://github.com/SuperMB/ArcticFox_Intro_1_Tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597290957
git clone --depth 1 --no-tags https://github.com/Lavanyamurugan2001/100-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597347978
git clone --depth 1 --no-tags https://github.com/rkdaudgus94/Verilog-clock-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597599649
git clone --depth 1 --no-tags https://github.com/josevaltersilvacarneiro/full_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601350675
git clone --depth 1 --no-tags https://github.com/Shivaprasadm02/mass.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601419134
git clone --depth 1 --no-tags https://github.com/ukalla1/cnn_accel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602662044
git clone --depth 1 --no-tags https://github.com/hushenwei2000/riosclass-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598136558
git clone --depth 1 --no-tags https://github.com/HalaAshraf/GPIO-APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599234117
git clone --depth 1 --no-tags https://github.com/JakeVigeant12/ECE350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599285103
git clone --depth 1 --no-tags https://github.com/wu1564/RISC_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599061599
git clone --depth 1 --no-tags https://github.com/JaishreeJ/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598870883
git clone --depth 1 --no-tags https://github.com/number-of-sheep/AFEE-Digital-Controller-Design-Study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599552256
git clone --depth 1 --no-tags https://github.com/Shubha289/100-days-of-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598220198
git clone --depth 1 --no-tags https://github.com/SinsIsHere/bound-flahser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600375763
git clone --depth 1 --no-tags https://github.com/BoChen-Ye/Digital_IC_Project_Verilog-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600845291
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/axis_data_width_converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601210504
git clone --depth 1 --no-tags https://github.com/M-Mashreghi/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600063832
git clone --depth 1 --no-tags https://github.com/MihaiHMO/mpw_vsdmemsoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600194463
git clone --depth 1 --no-tags https://github.com/kchristin22/UART-LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601141941
git clone --depth 1 --no-tags https://github.com/stevenhong629/Benchmark_Translator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602106137
git clone --depth 1 --no-tags https://github.com/Desrep/async_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597599878
git clone --depth 1 --no-tags https://github.com/iamlale/digital-logic-design-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599260759
git clone --depth 1 --no-tags https://github.com/Ipouyall/Computer-Architecture-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600970707
git clone --depth 1 --no-tags https://github.com/Anderson991288/RISC-V_CPU_Verilog_Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597610960
git clone --depth 1 --no-tags https://github.com/shtsno24/Verilator_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597650815
git clone --depth 1 --no-tags https://github.com/ycshan0415/2022_NCTU_CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597664004
git clone --depth 1 --no-tags https://github.com/Samaa-Hazem2001/Architecture_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600676561
git clone --depth 1 --no-tags https://github.com/exoticplayer/complier-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601903786
git clone --depth 1 --no-tags https://github.com/VELIDIPRADEEPKUMAR/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602032312
git clone --depth 1 --no-tags https://github.com/balajiakurathi/tuitorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603509979
git clone --depth 1 --no-tags https://github.com/AdamPudil/verilog-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600804213
git clone --depth 1 --no-tags https://github.com/harshanabandara/CO224-ComputerArchitecture-building-a-simple-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600346159
git clone --depth 1 --no-tags https://github.com/20cja/374-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600560048
git clone --depth 1 --no-tags https://github.com/xuantungbrian/Computing-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602411220
git clone --depth 1 --no-tags https://github.com/Beiyouanxiang/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603665477
