{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618536677459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618536677465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 16 09:31:17 2021 " "Processing started: Fri Apr 16 09:31:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618536677465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618536677465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1 -c t1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1 -c t1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618536677465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618536678003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618536678003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_all.v 3 3 " "Found 3 design units, including 3 entities, in source file clock_all.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_all " "Found entity 1: clock_all" {  } { { "clock_all.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week7/t1/clock_all.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618536688271 ""} { "Info" "ISGN_ENTITY_NAME" "2 divider_10 " "Found entity 2: divider_10" {  } { { "clock_all.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week7/t1/clock_all.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618536688271 ""} { "Info" "ISGN_ENTITY_NAME" "3 divider_50 " "Found entity 3: divider_50" {  } { { "clock_all.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week7/t1/clock_all.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618536688271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618536688271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_timer " "Found entity 1: clock_timer" {  } { { "clock_timer.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week7/t1/clock_timer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618536688274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618536688274 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"module\";  expecting \".\", or \"(\" SEG7_LUT_8.v(18) " "Verilog HDL syntax error at SEG7_LUT_8.v(18) near text: \"module\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "SEG7_LUT_8.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week7/t1/SEG7_LUT_8.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1618536688278 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "iDIG SEG7_LUT_8.v(19) " "Verilog HDL Module Declaration error at SEG7_LUT_8.v(19): port \"iDIG\" is declared more than once" {  } { { "SEG7_LUT_8.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week7/t1/SEG7_LUT_8.v" 19 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1618536688280 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "SEG7_LUT_8 SEG7_LUT_8.v(1) " "Ignored design unit \"SEG7_LUT_8\" at SEG7_LUT_8.v(1) due to previous errors" {  } { { "SEG7_LUT_8.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week7/t1/SEG7_LUT_8.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1618536688280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 0 0 " "Found 0 design units, including 0 entities, in source file seg7_lut_8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618536688280 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618536688346 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 16 09:31:28 2021 " "Processing ended: Fri Apr 16 09:31:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618536688346 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618536688346 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618536688346 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618536688346 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618536688981 ""}
