Loading plugins phase: Elapsed time ==> 0s.129ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\Toast.cyprj -d CY8C5888LTI-LP097 -s C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.585ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.099ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Toast.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\Toast.cyprj -dcpsoc3 Toast.v -verilog
======================================================================

======================================================================
Compiling:  Toast.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\Toast.cyprj -dcpsoc3 Toast.v -verilog
======================================================================

======================================================================
Compiling:  Toast.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\Toast.cyprj -dcpsoc3 -verilog Toast.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Oct 19 19:06:46 2022


======================================================================
Compiling:  Toast.v
Program  :   vpp
Options  :    -yv2 -q10 Toast.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Oct 19 19:06:46 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Toast.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Toast.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\Toast.cyprj -dcpsoc3 -verilog Toast.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Oct 19 19:06:47 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\codegentemp\Toast.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\codegentemp\Toast.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Toast.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\Toast.cyprj -dcpsoc3 -verilog Toast.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Oct 19 19:06:49 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\codegentemp\Toast.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\codegentemp\Toast.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_10805
	Net_10806
	Net_10807
	Net_10808
	Net_10809
	Net_10810
	Net_10811
	Net_297
	Net_303
	Net_304
	Net_305
	Net_306
	Net_307
	Net_308
	Net_309
	Net_322
	Net_327
	\UART_RS485:BUART:reset_sr\
	Net_333
	\UART_RS485:BUART:rx_bitclk_pre16x\
	\UART_RS485:BUART:rx_count7_bit8_wire\
	Net_331
	\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_1\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_1\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:lt_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:gt_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:lti_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:gti_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xeq\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xlt\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xlte\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xgt\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xgte\
	\UART_RS485:BUART:sRX:MODULE_2:lt\
	\UART_RS485:BUART:sRX:MODULE_2:eq\
	\UART_RS485:BUART:sRX:MODULE_2:gt\
	\UART_RS485:BUART:sRX:MODULE_2:gte\
	\UART_RS485:BUART:sRX:MODULE_2:lte\
	\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_0\
	Net_3874
	\SD:SPI0:BSPIM:mosi_after_ld\
	\SD:SPI0:BSPIM:so_send\
	\SD:SPI0:BSPIM:mosi_cpha_1\
	\SD:SPI0:BSPIM:pre_mosi\
	\SD:SPI0:BSPIM:dpcounter_zero\
	\SD:SPI0:BSPIM:control_7\
	\SD:SPI0:BSPIM:control_6\
	\SD:SPI0:BSPIM:control_5\
	\SD:SPI0:BSPIM:control_4\
	\SD:SPI0:BSPIM:control_3\
	\SD:SPI0:BSPIM:control_2\
	\SD:SPI0:BSPIM:control_1\
	\SD:SPI0:BSPIM:control_0\
	\SD:SPI0:Net_253\
	\SD:Net_2\
	\BLINK_05HZ:PWMUDB:km_run\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode2_2\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode2_1\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode2_0\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode1_2\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode1_1\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode1_0\
	\BLINK_05HZ:PWMUDB:capt_rising\
	\BLINK_05HZ:PWMUDB:capt_falling\
	\BLINK_05HZ:PWMUDB:trig_rise\
	\BLINK_05HZ:PWMUDB:trig_fall\
	\BLINK_05HZ:PWMUDB:sc_kill\
	\BLINK_05HZ:PWMUDB:min_kill\
	\BLINK_05HZ:PWMUDB:km_tc\
	\BLINK_05HZ:PWMUDB:db_tc\
	\BLINK_05HZ:PWMUDB:dith_sel\
	\BLINK_05HZ:PWMUDB:compare2\
	\BLINK_05HZ:Net_101\
	Net_8886
	Net_8887
	\BLINK_05HZ:PWMUDB:cmp2\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_31\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_30\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_29\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_28\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_27\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_26\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_25\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_24\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_23\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_22\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_21\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_20\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_19\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_18\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_17\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_16\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_15\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_14\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_13\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_12\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_11\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_10\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_9\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_8\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_7\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_6\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_5\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_4\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_3\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_2\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_1\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_0\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_31\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_30\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_29\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_28\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_27\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_26\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_25\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_24\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_31\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_30\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_29\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_28\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_27\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_26\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_25\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_24\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_23\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_22\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_21\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_20\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_19\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_18\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_17\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_16\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_15\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_14\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_13\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_12\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_11\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_10\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_9\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_8\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_7\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_6\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_5\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_4\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_3\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_2\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_1\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_0\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_31\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_30\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_29\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_28\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_27\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_26\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_25\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_24\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_23\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_22\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_21\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_20\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_19\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_18\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_17\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_16\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_15\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_14\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_13\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_12\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_11\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_10\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_9\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_8\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_7\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_6\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_5\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_4\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_3\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_2\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_8888
	Net_8885
	\BLINK_05HZ:Net_113\
	\BLINK_05HZ:Net_107\
	\BLINK_05HZ:Net_114\
	Net_7337
	Net_7338
	Net_7339
	Net_7340
	Net_7341
	Net_7342
	Net_7345
	Net_7346
	Net_7347
	Net_7348
	Net_7349
	Net_7350
	\BLINK_25HZ:PWMUDB:km_run\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode2_2\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode2_1\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode2_0\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode1_2\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode1_1\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode1_0\
	\BLINK_25HZ:PWMUDB:capt_rising\
	\BLINK_25HZ:PWMUDB:capt_falling\
	\BLINK_25HZ:PWMUDB:trig_rise\
	\BLINK_25HZ:PWMUDB:trig_fall\
	\BLINK_25HZ:PWMUDB:sc_kill\
	\BLINK_25HZ:PWMUDB:min_kill\
	\BLINK_25HZ:PWMUDB:km_tc\
	\BLINK_25HZ:PWMUDB:db_tc\
	\BLINK_25HZ:PWMUDB:dith_sel\
	\BLINK_25HZ:PWMUDB:compare2\
	\BLINK_25HZ:Net_101\
	Net_8896
	Net_8897
	\BLINK_25HZ:PWMUDB:cmp2\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_31\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_30\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_29\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_28\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_27\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_26\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_25\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_24\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_23\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_22\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_21\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_20\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_19\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_18\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_17\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_16\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_15\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_14\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_13\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_12\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_11\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_10\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_9\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_8\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_7\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_6\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_5\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_4\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_3\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_2\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_1\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_0\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_31\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_30\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_29\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_28\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_27\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_26\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_25\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_24\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_31\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_30\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_29\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_28\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_27\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_26\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_25\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_24\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_23\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_22\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_21\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_20\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_19\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_18\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_17\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_16\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_15\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_14\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_13\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_12\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_11\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_10\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_9\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_8\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_7\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_6\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_5\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_4\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_3\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_2\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_1\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_0\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_31\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_30\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_29\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_28\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_27\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_26\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_25\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_24\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_23\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_22\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_21\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_20\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_19\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_18\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_17\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_16\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_15\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_14\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_13\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_12\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_11\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_10\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_9\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_8\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_7\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_6\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_5\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_4\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_3\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_2\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_8898
	Net_8895
	\BLINK_25HZ:Net_113\
	\BLINK_25HZ:Net_107\
	\BLINK_25HZ:Net_114\
	Net_7970
	Net_7971
	Net_7972
	Net_7974
	Net_7975
	Net_7976
	Net_7977
	Net_7174
	Net_7175
	Net_7176
	Net_7177
	Net_7178
	Net_7179
	Net_7180
	\SHIFTREG_ENC_1:Net_1\
	\SHIFTREG_ENC_1:Net_2\
	\SHIFTREG_ENC_1:bSR:ctrl_f0_full\
	Net_7172
	\SHIFTREG_ENC_2:Net_1\
	\SHIFTREG_ENC_2:Net_2\
	\SHIFTREG_ENC_2:bSR:ctrl_f0_full\
	\SHIFTREG_ENC_3:Net_1\
	\SHIFTREG_ENC_3:Net_2\
	\SHIFTREG_ENC_3:bSR:ctrl_f0_full\
	Net_7157
	\COUNTER_ENC:Net_82\
	\COUNTER_ENC:Net_95\
	\COUNTER_ENC:Net_91\
	\COUNTER_ENC:Net_102\
	\COUNTER_ENC:CounterUDB:ctrl_cmod_2\
	\COUNTER_ENC:CounterUDB:ctrl_cmod_1\
	\COUNTER_ENC:CounterUDB:ctrl_cmod_0\
	Net_8135
	Net_8136
	Net_8137
	Net_8139
	Net_8140
	Net_8141
	Net_8142
	\PWM_MOTORS_1:PWMUDB:km_run\
	\PWM_MOTORS_1:PWMUDB:ctrl_enable\
	\PWM_MOTORS_1:PWMUDB:control_7\
	\PWM_MOTORS_1:PWMUDB:control_6\
	\PWM_MOTORS_1:PWMUDB:control_5\
	\PWM_MOTORS_1:PWMUDB:control_4\
	\PWM_MOTORS_1:PWMUDB:control_3\
	\PWM_MOTORS_1:PWMUDB:control_2\
	\PWM_MOTORS_1:PWMUDB:control_1\
	\PWM_MOTORS_1:PWMUDB:control_0\
	\PWM_MOTORS_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_MOTORS_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_MOTORS_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_MOTORS_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_MOTORS_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_MOTORS_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_MOTORS_1:PWMUDB:capt_rising\
	\PWM_MOTORS_1:PWMUDB:capt_falling\
	\PWM_MOTORS_1:PWMUDB:trig_rise\
	\PWM_MOTORS_1:PWMUDB:trig_fall\
	\PWM_MOTORS_1:PWMUDB:sc_kill\
	\PWM_MOTORS_1:PWMUDB:min_kill\
	\PWM_MOTORS_1:PWMUDB:km_tc\
	\PWM_MOTORS_1:PWMUDB:db_tc\
	\PWM_MOTORS_1:PWMUDB:dith_sel\
	\PWM_MOTORS_1:Net_101\
	\PWM_MOTORS_1:Net_96\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_31\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_30\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_29\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_28\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_27\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_26\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_25\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_24\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_23\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_22\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_21\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_20\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_19\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_18\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_17\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_16\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_15\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_14\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_13\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_12\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_11\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_10\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_9\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_8\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_7\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_6\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_5\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_4\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_3\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_2\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_1\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:b_0\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_14531
	Net_14527
	Net_14532
	\PWM_MOTORS_1:Net_113\
	\PWM_MOTORS_1:Net_107\
	\PWM_MOTORS_1:Net_114\
	Net_14060
	Net_14061
	Net_14062
	Net_14063
	Net_14064
	Net_14065
	Net_14066
	\PWM_MOTORS_9:PWMUDB:km_run\
	\PWM_MOTORS_9:PWMUDB:ctrl_enable\
	\PWM_MOTORS_9:PWMUDB:control_7\
	\PWM_MOTORS_9:PWMUDB:control_6\
	\PWM_MOTORS_9:PWMUDB:control_5\
	\PWM_MOTORS_9:PWMUDB:control_4\
	\PWM_MOTORS_9:PWMUDB:control_3\
	\PWM_MOTORS_9:PWMUDB:control_2\
	\PWM_MOTORS_9:PWMUDB:control_1\
	\PWM_MOTORS_9:PWMUDB:control_0\
	\PWM_MOTORS_9:PWMUDB:ctrl_cmpmode2_2\
	\PWM_MOTORS_9:PWMUDB:ctrl_cmpmode2_1\
	\PWM_MOTORS_9:PWMUDB:ctrl_cmpmode2_0\
	\PWM_MOTORS_9:PWMUDB:ctrl_cmpmode1_2\
	\PWM_MOTORS_9:PWMUDB:ctrl_cmpmode1_1\
	\PWM_MOTORS_9:PWMUDB:ctrl_cmpmode1_0\
	\PWM_MOTORS_9:PWMUDB:capt_rising\
	\PWM_MOTORS_9:PWMUDB:capt_falling\
	\PWM_MOTORS_9:PWMUDB:trig_rise\
	\PWM_MOTORS_9:PWMUDB:trig_fall\
	\PWM_MOTORS_9:PWMUDB:sc_kill\
	\PWM_MOTORS_9:PWMUDB:min_kill\
	\PWM_MOTORS_9:PWMUDB:km_tc\
	\PWM_MOTORS_9:PWMUDB:db_tc\
	\PWM_MOTORS_9:PWMUDB:dith_sel\
	\PWM_MOTORS_9:Net_101\
	\PWM_MOTORS_9:Net_96\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_31\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_30\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_29\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_28\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_27\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_26\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_25\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_24\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_23\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_22\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_21\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_20\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_19\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_18\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_17\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_16\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_15\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_14\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_13\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_12\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_11\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_10\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_9\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_8\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_7\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_6\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_5\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_4\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_3\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_2\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_1\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:b_0\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_13807
	Net_13803
	Net_13808
	\PWM_MOTORS_9:Net_113\
	\PWM_MOTORS_9:Net_107\
	\PWM_MOTORS_9:Net_114\
	Net_14080
	Net_14081
	Net_14082
	Net_14083
	Net_14084
	Net_14085
	Net_14086
	\PWM_MOTORS_7:PWMUDB:km_run\
	\PWM_MOTORS_7:PWMUDB:ctrl_enable\
	\PWM_MOTORS_7:PWMUDB:control_7\
	\PWM_MOTORS_7:PWMUDB:control_6\
	\PWM_MOTORS_7:PWMUDB:control_5\
	\PWM_MOTORS_7:PWMUDB:control_4\
	\PWM_MOTORS_7:PWMUDB:control_3\
	\PWM_MOTORS_7:PWMUDB:control_2\
	\PWM_MOTORS_7:PWMUDB:control_1\
	\PWM_MOTORS_7:PWMUDB:control_0\
	\PWM_MOTORS_7:PWMUDB:ctrl_cmpmode2_2\
	\PWM_MOTORS_7:PWMUDB:ctrl_cmpmode2_1\
	\PWM_MOTORS_7:PWMUDB:ctrl_cmpmode2_0\
	\PWM_MOTORS_7:PWMUDB:ctrl_cmpmode1_2\
	\PWM_MOTORS_7:PWMUDB:ctrl_cmpmode1_1\
	\PWM_MOTORS_7:PWMUDB:ctrl_cmpmode1_0\
	\PWM_MOTORS_7:PWMUDB:capt_rising\
	\PWM_MOTORS_7:PWMUDB:capt_falling\
	\PWM_MOTORS_7:PWMUDB:trig_rise\
	\PWM_MOTORS_7:PWMUDB:trig_fall\
	\PWM_MOTORS_7:PWMUDB:sc_kill\
	\PWM_MOTORS_7:PWMUDB:min_kill\
	\PWM_MOTORS_7:PWMUDB:km_tc\
	\PWM_MOTORS_7:PWMUDB:db_tc\
	\PWM_MOTORS_7:PWMUDB:dith_sel\
	\PWM_MOTORS_7:Net_101\
	\PWM_MOTORS_7:Net_96\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_31\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_30\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_29\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_28\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_27\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_26\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_25\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_24\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_23\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_22\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_21\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_20\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_19\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_18\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_17\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_16\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_15\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_14\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_13\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_12\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_11\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_10\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_9\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_8\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_7\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_6\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_5\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_4\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_3\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_2\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_1\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:b_0\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_13890
	Net_13886
	Net_13891
	\PWM_MOTORS_7:Net_113\
	\PWM_MOTORS_7:Net_107\
	\PWM_MOTORS_7:Net_114\
	Net_12854
	Net_12855
	Net_12856
	Net_12857
	Net_12858
	Net_12859
	Net_12860
	\PWM_MOTORS_5:PWMUDB:km_run\
	\PWM_MOTORS_5:PWMUDB:ctrl_enable\
	\PWM_MOTORS_5:PWMUDB:control_7\
	\PWM_MOTORS_5:PWMUDB:control_6\
	\PWM_MOTORS_5:PWMUDB:control_5\
	\PWM_MOTORS_5:PWMUDB:control_4\
	\PWM_MOTORS_5:PWMUDB:control_3\
	\PWM_MOTORS_5:PWMUDB:control_2\
	\PWM_MOTORS_5:PWMUDB:control_1\
	\PWM_MOTORS_5:PWMUDB:control_0\
	\PWM_MOTORS_5:PWMUDB:ctrl_cmpmode2_2\
	\PWM_MOTORS_5:PWMUDB:ctrl_cmpmode2_1\
	\PWM_MOTORS_5:PWMUDB:ctrl_cmpmode2_0\
	\PWM_MOTORS_5:PWMUDB:ctrl_cmpmode1_2\
	\PWM_MOTORS_5:PWMUDB:ctrl_cmpmode1_1\
	\PWM_MOTORS_5:PWMUDB:ctrl_cmpmode1_0\
	\PWM_MOTORS_5:PWMUDB:capt_rising\
	\PWM_MOTORS_5:PWMUDB:capt_falling\
	\PWM_MOTORS_5:PWMUDB:trig_rise\
	\PWM_MOTORS_5:PWMUDB:trig_fall\
	\PWM_MOTORS_5:PWMUDB:sc_kill\
	\PWM_MOTORS_5:PWMUDB:min_kill\
	\PWM_MOTORS_5:PWMUDB:km_tc\
	\PWM_MOTORS_5:PWMUDB:db_tc\
	\PWM_MOTORS_5:PWMUDB:dith_sel\
	\PWM_MOTORS_5:Net_101\
	\PWM_MOTORS_5:Net_96\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_31\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_30\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_29\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_28\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_27\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_26\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_25\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_24\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_23\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_22\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_21\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_20\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_19\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_18\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_17\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_16\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_15\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_14\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_13\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_12\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_11\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_10\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_9\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_8\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_7\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_6\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_5\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_4\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_3\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_2\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_1\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:b_0\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_31\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_30\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_29\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_28\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_27\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_26\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_25\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_24\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_31\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_30\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_29\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_28\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_27\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_26\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_25\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_24\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_23\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_22\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_21\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_20\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_19\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_18\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_17\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_16\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_15\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_14\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_13\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_12\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_11\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_10\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_9\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_8\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_7\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_6\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_5\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_4\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_3\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_2\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_1\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:b_0\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_31\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_30\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_29\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_28\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_27\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_26\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_25\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_24\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_23\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_22\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_21\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_20\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_19\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_18\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_17\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_16\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_15\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_14\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_13\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_12\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_11\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_10\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_9\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_8\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_7\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_6\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_5\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_4\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_3\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_2\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_13927
	Net_13923
	Net_13928
	\PWM_MOTORS_5:Net_113\
	\PWM_MOTORS_5:Net_107\
	\PWM_MOTORS_5:Net_114\
	Net_12909
	Net_12910
	Net_12911
	Net_12912
	Net_12913
	Net_12914
	Net_12915
	\PWM_MOTORS_3:PWMUDB:km_run\
	\PWM_MOTORS_3:PWMUDB:ctrl_enable\
	\PWM_MOTORS_3:PWMUDB:control_7\
	\PWM_MOTORS_3:PWMUDB:control_6\
	\PWM_MOTORS_3:PWMUDB:control_5\
	\PWM_MOTORS_3:PWMUDB:control_4\
	\PWM_MOTORS_3:PWMUDB:control_3\
	\PWM_MOTORS_3:PWMUDB:control_2\
	\PWM_MOTORS_3:PWMUDB:control_1\
	\PWM_MOTORS_3:PWMUDB:control_0\
	\PWM_MOTORS_3:PWMUDB:ctrl_cmpmode2_2\
	\PWM_MOTORS_3:PWMUDB:ctrl_cmpmode2_1\
	\PWM_MOTORS_3:PWMUDB:ctrl_cmpmode2_0\
	\PWM_MOTORS_3:PWMUDB:ctrl_cmpmode1_2\
	\PWM_MOTORS_3:PWMUDB:ctrl_cmpmode1_1\
	\PWM_MOTORS_3:PWMUDB:ctrl_cmpmode1_0\
	\PWM_MOTORS_3:PWMUDB:capt_rising\
	\PWM_MOTORS_3:PWMUDB:capt_falling\
	\PWM_MOTORS_3:PWMUDB:trig_rise\
	\PWM_MOTORS_3:PWMUDB:trig_fall\
	\PWM_MOTORS_3:PWMUDB:sc_kill\
	\PWM_MOTORS_3:PWMUDB:min_kill\
	\PWM_MOTORS_3:PWMUDB:km_tc\
	\PWM_MOTORS_3:PWMUDB:db_tc\
	\PWM_MOTORS_3:PWMUDB:dith_sel\
	\PWM_MOTORS_3:Net_101\
	\PWM_MOTORS_3:Net_96\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_31\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_30\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_29\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_28\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_27\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_26\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_25\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_24\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_23\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_22\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_21\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_20\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_19\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_18\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_17\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_16\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_15\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_14\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_13\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_12\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_11\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_10\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_9\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_8\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_7\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_6\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_5\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_4\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_3\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_2\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_1\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:b_0\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_31\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_30\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_29\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_28\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_27\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_26\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_25\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_24\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_31\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_30\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_29\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_28\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_27\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_26\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_25\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_24\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_23\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_22\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_21\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_20\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_19\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_18\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_17\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_16\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_15\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_14\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_13\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_12\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_11\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_10\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_9\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_8\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_7\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_6\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_5\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_4\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_3\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_2\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_1\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:b_0\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_31\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_30\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_29\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_28\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_27\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_26\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_25\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_24\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_23\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_22\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_21\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_20\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_19\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_18\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_17\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_16\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_15\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_14\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_13\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_12\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_11\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_10\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_9\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_8\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_7\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_6\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_5\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_4\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_3\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_2\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_13974
	Net_13970
	Net_13975
	\PWM_MOTORS_3:Net_113\
	\PWM_MOTORS_3:Net_107\
	\PWM_MOTORS_3:Net_114\

    Synthesized names
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_31\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_30\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_29\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_28\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_27\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_26\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_25\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_24\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_23\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_22\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_21\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_20\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_19\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_18\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_17\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_16\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_15\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_14\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_13\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_12\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_11\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_10\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_9\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_8\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_7\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_6\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_5\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_4\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_3\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_2\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_31\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_30\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_29\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_28\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_27\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_26\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_25\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_24\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_23\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_22\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_21\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_20\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_19\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_18\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_17\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_16\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_15\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_14\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_13\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_12\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_11\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_10\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_9\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_8\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_7\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_6\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_5\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_4\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_3\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_2\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_2\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_2\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_2\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_31\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_30\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_29\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_28\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_27\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_26\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_25\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_24\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_23\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_22\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_21\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_20\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_19\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_18\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_17\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_16\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_15\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_14\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_13\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_12\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_11\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_10\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_9\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_8\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_7\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_6\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_5\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_4\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_3\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_2\

Deleted 1117 User equations/components.
Deleted 210 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__FTDI_ENABLE_net_0 to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__RS485_CTS_net_0 to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__TOAST_2B_net_0 to tmpOE__TOAST_2A_net_0
Aliasing \MOTOR_ON_OFF_1:clk\ to zero
Aliasing \MOTOR_ON_OFF_1:rst\ to zero
Aliasing \PACER_TIMER:Net_260\ to zero
Aliasing Net_3249 to zero
Aliasing \PACER_TIMER:Net_102\ to tmpOE__TOAST_2A_net_0
Aliasing \RESET_FF:clk\ to zero
Aliasing \RESET_FF:rst\ to zero
Aliasing \FF_STATUS:status_1\ to zero
Aliasing \FF_STATUS:status_2\ to zero
Aliasing \FF_STATUS:status_3\ to zero
Aliasing \FF_STATUS:status_4\ to zero
Aliasing \FF_STATUS:status_5\ to zero
Aliasing \FF_STATUS:status_6\ to zero
Aliasing \FF_STATUS:status_7\ to zero
Aliasing \MY_TIMER:Net_260\ to zero
Aliasing \MY_TIMER:Net_102\ to tmpOE__TOAST_2A_net_0
Aliasing Net_332 to zero
Aliasing \UART_RS485:BUART:tx_hd_send_break\ to zero
Aliasing \UART_RS485:BUART:HalfDuplexSend\ to zero
Aliasing \UART_RS485:BUART:FinalParityType_1\ to zero
Aliasing \UART_RS485:BUART:FinalParityType_0\ to zero
Aliasing \UART_RS485:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_RS485:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_RS485:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_RS485:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_RS485:BUART:tx_status_6\ to zero
Aliasing \UART_RS485:BUART:tx_status_5\ to zero
Aliasing \UART_RS485:BUART:tx_status_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_3\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_2\ to tmpOE__TOAST_2A_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_1\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_0\ to tmpOE__TOAST_2A_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__TOAST_2A_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODIN2_6\ to \UART_RS485:BUART:sRX:MODIN1_6\
Aliasing \UART_RS485:BUART:sRX:MODIN2_5\ to \UART_RS485:BUART:sRX:MODIN1_5\
Aliasing \UART_RS485:BUART:sRX:MODIN2_4\ to \UART_RS485:BUART:sRX:MODIN1_4\
Aliasing \UART_RS485:BUART:sRX:MODIN2_3\ to \UART_RS485:BUART:sRX:MODIN1_3\
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_3\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_2\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_0\ to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__RS485_RX_net_0 to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__RS485_TX_net_0 to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__RS_485_EN_net_0 to tmpOE__TOAST_2A_net_0
Aliasing \CYCLES_TIMER:Net_260\ to zero
Aliasing Net_3872 to zero
Aliasing \CYCLES_TIMER:Net_102\ to tmpOE__TOAST_2A_net_0
Aliasing \SD:SPI0:BSPIM:pol_supprt\ to zero
Aliasing \SD:SPI0:BSPIM:tx_status_3\ to \SD:SPI0:BSPIM:load_rx_data\
Aliasing \SD:SPI0:BSPIM:tx_status_6\ to zero
Aliasing \SD:SPI0:BSPIM:tx_status_5\ to zero
Aliasing \SD:SPI0:BSPIM:rx_status_3\ to zero
Aliasing \SD:SPI0:BSPIM:rx_status_2\ to zero
Aliasing \SD:SPI0:BSPIM:rx_status_1\ to zero
Aliasing \SD:SPI0:BSPIM:rx_status_0\ to zero
Aliasing \SD:SPI0:Net_274\ to zero
Aliasing \SD:tmpOE__mosi0_net_0\ to tmpOE__TOAST_2A_net_0
Aliasing \SD:tmpOE__miso0_net_0\ to tmpOE__TOAST_2A_net_0
Aliasing \SD:tmpOE__sclk0_net_0\ to tmpOE__TOAST_2A_net_0
Aliasing \SD:tmpOE__SPI0_CS_net_0\ to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__CS_RTC_net_0 to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__CLK_RTC_net_0 to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__MOSI_RTC_net_0 to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__MISO_RTC_net_0 to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__LED_RED_net_0 to tmpOE__TOAST_2A_net_0
Aliasing \BLINK_05HZ:PWMUDB:hwCapture\ to zero
Aliasing \BLINK_05HZ:PWMUDB:trig_out\ to tmpOE__TOAST_2A_net_0
Aliasing Net_7326 to zero
Aliasing \BLINK_05HZ:PWMUDB:runmode_enable\\S\ to zero
Aliasing \BLINK_05HZ:PWMUDB:ltch_kill_reg\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \BLINK_05HZ:PWMUDB:min_kill_reg\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \BLINK_05HZ:PWMUDB:final_kill\ to tmpOE__TOAST_2A_net_0
Aliasing \BLINK_05HZ:PWMUDB:dith_count_1\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:dith_count_1\\S\ to zero
Aliasing \BLINK_05HZ:PWMUDB:dith_count_0\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:dith_count_0\\S\ to zero
Aliasing \BLINK_05HZ:PWMUDB:cs_addr_0\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:pwm1_i\ to zero
Aliasing \BLINK_05HZ:PWMUDB:pwm2_i\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__TOAST_2A_net_0
Aliasing \LED_CTRL:clk\ to zero
Aliasing \LED_CTRL:rst\ to zero
Aliasing \BLINK_CTRL_EN:clk\ to zero
Aliasing \BLINK_CTRL_EN:rst\ to zero
Aliasing tmpOE__LED_GREEN_net_0 to tmpOE__TOAST_2A_net_0
Aliasing \BLINK_25HZ:PWMUDB:hwCapture\ to zero
Aliasing \BLINK_25HZ:PWMUDB:trig_out\ to tmpOE__TOAST_2A_net_0
Aliasing Net_7185 to zero
Aliasing \BLINK_25HZ:PWMUDB:runmode_enable\\S\ to zero
Aliasing \BLINK_25HZ:PWMUDB:ltch_kill_reg\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \BLINK_25HZ:PWMUDB:min_kill_reg\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \BLINK_25HZ:PWMUDB:final_kill\ to tmpOE__TOAST_2A_net_0
Aliasing \BLINK_25HZ:PWMUDB:dith_count_1\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:dith_count_1\\S\ to zero
Aliasing \BLINK_25HZ:PWMUDB:dith_count_0\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:dith_count_0\\S\ to zero
Aliasing \BLINK_25HZ:PWMUDB:cs_addr_0\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:pwm1_i\ to zero
Aliasing \BLINK_25HZ:PWMUDB:pwm2_i\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_23\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_22\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_21\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_20\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_19\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_18\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_17\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_16\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_15\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_14\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_13\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_12\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_11\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_10\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_9\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_8\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_7\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_6\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_5\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_4\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_3\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_2\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__TOAST_1B_net_0 to tmpOE__TOAST_2A_net_0
Aliasing Net_10798 to zero
Aliasing tmpOE__TOAST_1A_net_0 to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__CS_ENCODER0_net_0 to tmpOE__TOAST_2A_net_0
Aliasing \Chip_Select_ENCODER_LINE:clk\ to zero
Aliasing \Chip_Select_ENCODER_LINE:rst\ to zero
Aliasing tmpOE__CS_ENCODER1_net_0 to tmpOE__TOAST_2A_net_0
Aliasing \RESET_COUNTERS:clk\ to zero
Aliasing \RESET_COUNTERS:rst\ to zero
Aliasing Net_8905 to zero
Aliasing \SHIFTREG_ENC_1:bSR:final_load\ to zero
Aliasing tmpOE__MISO_ENCODER_net_0 to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__CLK_ENCODER_net_0 to tmpOE__TOAST_2A_net_0
Aliasing Net_8906 to zero
Aliasing \SHIFTREG_ENC_2:bSR:final_load\ to zero
Aliasing \SHIFTREG_ENC_2:bSR:status_1\ to \SHIFTREG_ENC_1:bSR:status_1\
Aliasing Net_1317 to Net_3419
Aliasing Net_3492 to zero
Aliasing \SHIFTREG_ENC_3:bSR:final_load\ to zero
Aliasing \SHIFTREG_ENC_3:bSR:status_1\ to \SHIFTREG_ENC_1:bSR:status_1\
Aliasing \COUNTER_ENC:Net_89\ to tmpOE__TOAST_2A_net_0
Aliasing \COUNTER_ENC:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \COUNTER_ENC:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \COUNTER_ENC:CounterUDB:capt_rising\ to zero
Aliasing \COUNTER_ENC:CounterUDB:tc_i\ to \COUNTER_ENC:CounterUDB:reload_tc\
Aliasing \MY_TIMER_REG:clk\ to zero
Aliasing \MY_TIMER_REG:rst\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:trig_out\ to tmpOE__TOAST_2A_net_0
Aliasing \PWM_MOTORS_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:ltch_kill_reg\\R\ to \PWM_MOTORS_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:min_kill_reg\\R\ to \PWM_MOTORS_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:final_kill\ to tmpOE__TOAST_2A_net_0
Aliasing \PWM_MOTORS_1:PWMUDB:dith_count_1\\R\ to \PWM_MOTORS_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:dith_count_0\\R\ to \PWM_MOTORS_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:cs_addr_0\ to \PWM_MOTORS_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_1:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__TOAST_2A_net_0
Aliasing \MOTOR_ON_OFF_9:clk\ to zero
Aliasing \MOTOR_ON_OFF_9:rst\ to zero
Aliasing tmpOE__TOAST_10B_net_0 to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__TOAST_10A_net_0 to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__TOAST_9B_net_0 to tmpOE__TOAST_2A_net_0
Aliasing Net_12033 to zero
Aliasing \PWM_MOTORS_9:PWMUDB:hwCapture\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:trig_out\ to tmpOE__TOAST_2A_net_0
Aliasing \PWM_MOTORS_9:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:ltch_kill_reg\\R\ to \PWM_MOTORS_9:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_9:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:min_kill_reg\\R\ to \PWM_MOTORS_9:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_9:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:final_kill\ to tmpOE__TOAST_2A_net_0
Aliasing \PWM_MOTORS_9:PWMUDB:dith_count_1\\R\ to \PWM_MOTORS_9:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_9:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:dith_count_0\\R\ to \PWM_MOTORS_9:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_9:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:cs_addr_0\ to \PWM_MOTORS_9:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_9:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__TOAST_9A_net_0 to tmpOE__TOAST_2A_net_0
Aliasing \MOTOR_ON_OFF_7:clk\ to zero
Aliasing \MOTOR_ON_OFF_7:rst\ to zero
Aliasing tmpOE__TOAST_8B_net_0 to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__TOAST_8A_net_0 to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__TOAST_7B_net_0 to tmpOE__TOAST_2A_net_0
Aliasing Net_11967 to zero
Aliasing \PWM_MOTORS_7:PWMUDB:hwCapture\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:trig_out\ to tmpOE__TOAST_2A_net_0
Aliasing \PWM_MOTORS_7:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:ltch_kill_reg\\R\ to \PWM_MOTORS_7:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_7:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:min_kill_reg\\R\ to \PWM_MOTORS_7:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_7:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:final_kill\ to tmpOE__TOAST_2A_net_0
Aliasing \PWM_MOTORS_7:PWMUDB:dith_count_1\\R\ to \PWM_MOTORS_7:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_7:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:dith_count_0\\R\ to \PWM_MOTORS_7:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_7:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:cs_addr_0\ to \PWM_MOTORS_7:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_7:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__TOAST_7A_net_0 to tmpOE__TOAST_2A_net_0
Aliasing \MOTOR_ON_OFF_5:clk\ to zero
Aliasing \MOTOR_ON_OFF_5:rst\ to zero
Aliasing tmpOE__TOAST_6B_net_0 to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__TOAST_6A_net_0 to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__TOAST_5B_net_0 to tmpOE__TOAST_2A_net_0
Aliasing Net_11911 to zero
Aliasing \PWM_MOTORS_5:PWMUDB:hwCapture\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:trig_out\ to tmpOE__TOAST_2A_net_0
Aliasing \PWM_MOTORS_5:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:ltch_kill_reg\\R\ to \PWM_MOTORS_5:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_5:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:min_kill_reg\\R\ to \PWM_MOTORS_5:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_5:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:final_kill\ to tmpOE__TOAST_2A_net_0
Aliasing \PWM_MOTORS_5:PWMUDB:dith_count_1\\R\ to \PWM_MOTORS_5:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_5:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:dith_count_0\\R\ to \PWM_MOTORS_5:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_5:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:cs_addr_0\ to \PWM_MOTORS_5:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_5:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__TOAST_5A_net_0 to tmpOE__TOAST_2A_net_0
Aliasing \MOTOR_ON_OFF_3:clk\ to zero
Aliasing \MOTOR_ON_OFF_3:rst\ to zero
Aliasing tmpOE__TOAST_4B_net_0 to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__TOAST_4A_net_0 to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__TOAST_3B_net_0 to tmpOE__TOAST_2A_net_0
Aliasing Net_11865 to zero
Aliasing \PWM_MOTORS_3:PWMUDB:hwCapture\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:trig_out\ to tmpOE__TOAST_2A_net_0
Aliasing \PWM_MOTORS_3:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:ltch_kill_reg\\R\ to \PWM_MOTORS_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_3:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:min_kill_reg\\R\ to \PWM_MOTORS_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_3:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:final_kill\ to tmpOE__TOAST_2A_net_0
Aliasing \PWM_MOTORS_3:PWMUDB:dith_count_1\\R\ to \PWM_MOTORS_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_3:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:dith_count_0\\R\ to \PWM_MOTORS_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_3:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:cs_addr_0\ to \PWM_MOTORS_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_3:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_23\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_22\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_21\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_20\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_19\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_18\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_17\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_16\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_15\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_14\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_13\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_12\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_11\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_10\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_9\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_8\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_7\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_6\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_5\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_4\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_3\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_2\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__TOAST_2A_net_0
Aliasing tmpOE__TOAST_3A_net_0 to tmpOE__TOAST_2A_net_0
Aliasing \SD:SPI0:BSPIM:so_send_reg\\D\ to zero
Aliasing \SD:SPI0:BSPIM:dpcounter_one_reg\\D\ to \SD:SPI0:BSPIM:load_rx_data\
Aliasing \BLINK_05HZ:PWMUDB:min_kill_reg\\D\ to tmpOE__TOAST_2A_net_0
Aliasing \BLINK_05HZ:PWMUDB:prevCapture\\D\ to zero
Aliasing \BLINK_05HZ:PWMUDB:trig_last\\D\ to zero
Aliasing \BLINK_05HZ:PWMUDB:ltch_kill_reg\\D\ to tmpOE__TOAST_2A_net_0
Aliasing \BLINK_25HZ:PWMUDB:min_kill_reg\\D\ to tmpOE__TOAST_2A_net_0
Aliasing \BLINK_25HZ:PWMUDB:prevCapture\\D\ to zero
Aliasing \BLINK_25HZ:PWMUDB:trig_last\\D\ to zero
Aliasing \BLINK_25HZ:PWMUDB:ltch_kill_reg\\D\ to tmpOE__TOAST_2A_net_0
Aliasing \SHIFTREG_ENC_1:bSR:load_reg\\D\ to zero
Aliasing \SHIFTREG_ENC_2:bSR:load_reg\\D\ to zero
Aliasing \SHIFTREG_ENC_3:bSR:load_reg\\D\ to zero
Aliasing \COUNTER_ENC:CounterUDB:prevCapture\\D\ to zero
Aliasing \COUNTER_ENC:CounterUDB:cmp_out_reg_i\\D\ to \COUNTER_ENC:CounterUDB:prevCompare\\D\
Aliasing \PWM_MOTORS_1:PWMUDB:min_kill_reg\\D\ to tmpOE__TOAST_2A_net_0
Aliasing \PWM_MOTORS_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__TOAST_2A_net_0
Aliasing \PWM_MOTORS_9:PWMUDB:min_kill_reg\\D\ to tmpOE__TOAST_2A_net_0
Aliasing \PWM_MOTORS_9:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:ltch_kill_reg\\D\ to tmpOE__TOAST_2A_net_0
Aliasing \PWM_MOTORS_7:PWMUDB:min_kill_reg\\D\ to tmpOE__TOAST_2A_net_0
Aliasing \PWM_MOTORS_7:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:ltch_kill_reg\\D\ to tmpOE__TOAST_2A_net_0
Aliasing \PWM_MOTORS_5:PWMUDB:min_kill_reg\\D\ to tmpOE__TOAST_2A_net_0
Aliasing \PWM_MOTORS_5:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:ltch_kill_reg\\D\ to tmpOE__TOAST_2A_net_0
Aliasing \PWM_MOTORS_3:PWMUDB:min_kill_reg\\D\ to tmpOE__TOAST_2A_net_0
Aliasing \PWM_MOTORS_3:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:ltch_kill_reg\\D\ to tmpOE__TOAST_2A_net_0
Removing Rhs of wire Net_10345[2] = \PWM_MOTORS_1:PWMUDB:pwm2_i_reg\[2295]
Removing Lhs of wire one[7] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__FTDI_ENABLE_net_0[10] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__RS485_CTS_net_0[16] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__TOAST_2B_net_0[22] = tmpOE__TOAST_2A_net_0[1]
Removing Rhs of wire Net_9969[29] = \PWM_MOTORS_1:PWMUDB:pwm1_i_reg\[2293]
Removing Lhs of wire \MOTOR_ON_OFF_1:clk\[30] = zero[6]
Removing Lhs of wire \MOTOR_ON_OFF_1:rst\[31] = zero[6]
Removing Rhs of wire Net_14276[32] = \MOTOR_ON_OFF_1:control_out_0\[33]
Removing Rhs of wire Net_14276[32] = \MOTOR_ON_OFF_1:control_0\[56]
Removing Lhs of wire \PACER_TIMER:Net_260\[59] = zero[6]
Removing Lhs of wire \PACER_TIMER:Net_266\[60] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire Net_3249[61] = zero[6]
Removing Rhs of wire Net_3264[66] = \PACER_TIMER:Net_51\[62]
Removing Lhs of wire \PACER_TIMER:Net_102\[67] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire Net_3018[71] = cy_srff_1[69]
Removing Rhs of wire Net_3334[72] = \RESET_FF:control_out_0\[75]
Removing Rhs of wire Net_3334[72] = \RESET_FF:control_0\[98]
Removing Lhs of wire \RESET_FF:clk\[73] = zero[6]
Removing Lhs of wire \RESET_FF:rst\[74] = zero[6]
Removing Lhs of wire \FF_STATUS:status_0\[99] = cy_srff_1[69]
Removing Lhs of wire \FF_STATUS:status_1\[100] = zero[6]
Removing Lhs of wire \FF_STATUS:status_2\[101] = zero[6]
Removing Lhs of wire \FF_STATUS:status_3\[102] = zero[6]
Removing Lhs of wire \FF_STATUS:status_4\[103] = zero[6]
Removing Lhs of wire \FF_STATUS:status_5\[104] = zero[6]
Removing Lhs of wire \FF_STATUS:status_6\[105] = zero[6]
Removing Lhs of wire \FF_STATUS:status_7\[106] = zero[6]
Removing Lhs of wire \MY_TIMER:Net_260\[110] = zero[6]
Removing Lhs of wire \MY_TIMER:Net_266\[111] = tmpOE__TOAST_2A_net_0[1]
Removing Rhs of wire Net_4386[112] = \MY_TIMER_REG:control_out_0\[2176]
Removing Rhs of wire Net_4386[112] = \MY_TIMER_REG:control_0\[2199]
Removing Lhs of wire \MY_TIMER:Net_102\[118] = tmpOE__TOAST_2A_net_0[1]
Removing Rhs of wire Net_6117[122] = \UART_RS485:BUART:rx_interrupt_out\[143]
Removing Lhs of wire \UART_RS485:Net_61\[123] = Net_124[124]
Removing Lhs of wire Net_332[128] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:tx_hd_send_break\[129] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:HalfDuplexSend\[130] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_1\[131] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_0\[132] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_2\[133] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_1\[134] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_0\[135] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark\[136] = zero[6]
Removing Rhs of wire \UART_RS485:BUART:tx_bitclk_enable_pre\[147] = \UART_RS485:BUART:tx_bitclk_dp\[183]
Removing Lhs of wire \UART_RS485:BUART:tx_counter_tc\[193] = \UART_RS485:BUART:tx_counter_dp\[184]
Removing Lhs of wire \UART_RS485:BUART:tx_status_6\[194] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:tx_status_5\[195] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:tx_status_4\[196] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:tx_status_1\[198] = \UART_RS485:BUART:tx_fifo_empty\[161]
Removing Lhs of wire \UART_RS485:BUART:tx_status_3\[200] = \UART_RS485:BUART:tx_fifo_notfull\[160]
Removing Lhs of wire \UART_RS485:BUART:rx_postpoll\[214] = Net_6196[263]
Removing Rhs of wire \UART_RS485:BUART:rx_status_1\[266] = \UART_RS485:BUART:rx_break_status\[267]
Removing Rhs of wire \UART_RS485:BUART:rx_status_2\[268] = \UART_RS485:BUART:rx_parity_error_status\[269]
Removing Rhs of wire \UART_RS485:BUART:rx_status_3\[270] = \UART_RS485:BUART:rx_stop_bit_error\[271]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_3\[280] = \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\[407]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_1\[282] = \UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\[331]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_2\[286] = \UART_RS485:BUART:sRX:MODULE_2:g1:a0:xneq\[353]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_6\[287] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_5\[288] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_4\[289] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_3\[290] = \UART_RS485:BUART:sRX:MODIN1_6\[291]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_6\[291] = \UART_RS485:BUART:rx_count_6\[255]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_2\[292] = \UART_RS485:BUART:sRX:MODIN1_5\[293]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_5\[293] = \UART_RS485:BUART:rx_count_5\[256]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_1\[294] = \UART_RS485:BUART:sRX:MODIN1_4\[295]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_4\[295] = \UART_RS485:BUART:rx_count_4\[257]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_0\[296] = \UART_RS485:BUART:sRX:MODIN1_3\[297]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_3\[297] = \UART_RS485:BUART:rx_count_3\[258]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_6\[298] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_5\[299] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_4\[300] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_3\[301] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_2\[302] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_1\[303] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_0\[304] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_6\[305] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_5\[306] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_4\[307] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_3\[308] = \UART_RS485:BUART:rx_count_6\[255]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_2\[309] = \UART_RS485:BUART:rx_count_5\[256]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_1\[310] = \UART_RS485:BUART:rx_count_4\[257]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_0\[311] = \UART_RS485:BUART:rx_count_3\[258]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_6\[312] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_5\[313] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_4\[314] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_3\[315] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_2\[316] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_1\[317] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_0\[318] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:newa_0\[333] = Net_6196[263]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:newb_0\[334] = \UART_RS485:BUART:rx_parity_bit\[285]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:dataa_0\[335] = Net_6196[263]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:datab_0\[336] = \UART_RS485:BUART:rx_parity_bit\[285]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:a_0\[337] = Net_6196[263]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:b_0\[338] = \UART_RS485:BUART:rx_parity_bit\[285]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\[340] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:eq_0\[341] = \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[339]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:eqi_0\[342] = \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[339]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_6\[363] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_5\[364] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_4\[365] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_3\[366] = \UART_RS485:BUART:rx_count_6\[255]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_6\[367] = \UART_RS485:BUART:rx_count_6\[255]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_2\[368] = \UART_RS485:BUART:rx_count_5\[256]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_5\[369] = \UART_RS485:BUART:rx_count_5\[256]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_1\[370] = \UART_RS485:BUART:rx_count_4\[257]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_4\[371] = \UART_RS485:BUART:rx_count_4\[257]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_0\[372] = \UART_RS485:BUART:rx_count_3\[258]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_3\[373] = \UART_RS485:BUART:rx_count_3\[258]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_6\[374] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_5\[375] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_4\[376] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_3\[377] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_2\[378] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_1\[379] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_0\[380] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_6\[381] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_5\[382] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_4\[383] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_3\[384] = \UART_RS485:BUART:rx_count_6\[255]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_2\[385] = \UART_RS485:BUART:rx_count_5\[256]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_1\[386] = \UART_RS485:BUART:rx_count_4\[257]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_0\[387] = \UART_RS485:BUART:rx_count_3\[258]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_6\[388] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_5\[389] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_4\[390] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_3\[391] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_2\[392] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_1\[393] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_0\[394] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__RS485_RX_net_0[410] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__RS485_TX_net_0[415] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__RS_485_EN_net_0[421] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \CYCLES_TIMER:Net_260\[430] = zero[6]
Removing Lhs of wire \CYCLES_TIMER:Net_266\[431] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire Net_3872[432] = zero[6]
Removing Rhs of wire Net_345[437] = \CYCLES_TIMER:Net_51\[433]
Removing Lhs of wire \CYCLES_TIMER:Net_102\[438] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \SD:SPI0:Net_276\[441] = \SD:Net_19\[442]
Removing Rhs of wire \SD:SPI0:BSPIM:load_rx_data\[445] = \SD:SPI0:BSPIM:dpcounter_one\[446]
Removing Lhs of wire \SD:SPI0:BSPIM:pol_supprt\[447] = zero[6]
Removing Lhs of wire \SD:SPI0:BSPIM:miso_to_dp\[448] = \SD:SPI0:Net_244\[449]
Removing Lhs of wire \SD:SPI0:Net_244\[449] = \SD:Net_16\[542]
Removing Rhs of wire \SD:Net_10\[453] = \SD:SPI0:BSPIM:mosi_fin\[454]
Removing Rhs of wire \SD:Net_10\[453] = \SD:SPI0:BSPIM:mosi_cpha_0\[455]
Removing Rhs of wire \SD:SPI0:BSPIM:tx_status_1\[476] = \SD:SPI0:BSPIM:dpMOSI_fifo_empty\[477]
Removing Rhs of wire \SD:SPI0:BSPIM:tx_status_2\[478] = \SD:SPI0:BSPIM:dpMOSI_fifo_not_full\[479]
Removing Lhs of wire \SD:SPI0:BSPIM:tx_status_3\[480] = \SD:SPI0:BSPIM:load_rx_data\[445]
Removing Rhs of wire \SD:SPI0:BSPIM:rx_status_4\[482] = \SD:SPI0:BSPIM:dpMISO_fifo_full\[483]
Removing Rhs of wire \SD:SPI0:BSPIM:rx_status_5\[484] = \SD:SPI0:BSPIM:dpMISO_fifo_not_empty\[485]
Removing Lhs of wire \SD:SPI0:BSPIM:tx_status_6\[487] = zero[6]
Removing Lhs of wire \SD:SPI0:BSPIM:tx_status_5\[488] = zero[6]
Removing Lhs of wire \SD:SPI0:BSPIM:rx_status_3\[489] = zero[6]
Removing Lhs of wire \SD:SPI0:BSPIM:rx_status_2\[490] = zero[6]
Removing Lhs of wire \SD:SPI0:BSPIM:rx_status_1\[491] = zero[6]
Removing Lhs of wire \SD:SPI0:BSPIM:rx_status_0\[492] = zero[6]
Removing Lhs of wire \SD:SPI0:Net_273\[502] = zero[6]
Removing Lhs of wire \SD:SPI0:Net_274\[543] = zero[6]
Removing Lhs of wire \SD:tmpOE__mosi0_net_0\[545] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \SD:tmpOE__miso0_net_0\[552] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \SD:tmpOE__sclk0_net_0\[558] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \SD:tmpOE__SPI0_CS_net_0\[564] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__CS_RTC_net_0[570] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__CLK_RTC_net_0[576] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__MOSI_RTC_net_0[582] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__MISO_RTC_net_0[588] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__LED_RED_net_0[596] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ctrl_enable\[616] = \BLINK_05HZ:PWMUDB:control_7\[608]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:hwCapture\[626] = zero[6]
Removing Rhs of wire Net_3925[628] = \BLINK_CTRL_EN:control_out_0\[994]
Removing Rhs of wire Net_3925[628] = \BLINK_CTRL_EN:control_0\[1017]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:trig_out\[632] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:runmode_enable\\R\[634] = zero[6]
Removing Lhs of wire Net_7326[635] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:runmode_enable\\S\[636] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:final_enable\[637] = \BLINK_05HZ:PWMUDB:runmode_enable\[633]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ltch_kill_reg\\R\[641] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ltch_kill_reg\\S\[642] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:min_kill_reg\\R\[643] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:min_kill_reg\\S\[644] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:final_kill\[647] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_1\[651] = \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_1\[917]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_4_0\[653] = \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_0\[918]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_1\\R\[654] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_1\\S\[655] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_0\\R\[656] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_0\\S\[657] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:cs_addr_2\[659] = \BLINK_05HZ:PWMUDB:tc_i\[639]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:cs_addr_1\[660] = \BLINK_05HZ:PWMUDB:runmode_enable\[633]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:cs_addr_0\[661] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm1_i\[748] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm2_i\[750] = zero[6]
Removing Rhs of wire \BLINK_05HZ:Net_96\[753] = \BLINK_05HZ:PWMUDB:pwm_i_reg\[745]
Removing Rhs of wire \BLINK_05HZ:PWMUDB:pwm_temp\[756] = \BLINK_05HZ:PWMUDB:cmp1\[757]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_23\[799] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_22\[800] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_21\[801] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_20\[802] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_19\[803] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_18\[804] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_17\[805] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_16\[806] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_15\[807] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_14\[808] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_13\[809] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_12\[810] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_11\[811] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_10\[812] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_9\[813] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_8\[814] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_7\[815] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_6\[816] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_5\[817] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_4\[818] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_3\[819] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_2\[820] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_1\[821] = \BLINK_05HZ:PWMUDB:MODIN3_1\[822]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODIN3_1\[822] = \BLINK_05HZ:PWMUDB:dith_count_1\[650]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_0\[823] = \BLINK_05HZ:PWMUDB:MODIN3_0\[824]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODIN3_0\[824] = \BLINK_05HZ:PWMUDB:dith_count_0\[652]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[956] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[957] = tmpOE__TOAST_2A_net_0[1]
Removing Rhs of wire Net_5579[958] = \BLINK_05HZ:Net_96\[753]
Removing Lhs of wire \LED_CTRL:clk\[965] = zero[6]
Removing Lhs of wire \LED_CTRL:rst\[966] = zero[6]
Removing Rhs of wire Net_7450[967] = \LED_CTRL:control_out_0\[968]
Removing Rhs of wire Net_7450[967] = \LED_CTRL:control_0\[991]
Removing Rhs of wire Net_7694[969] = \LED_CTRL:control_out_1\[970]
Removing Rhs of wire Net_7694[969] = \LED_CTRL:control_1\[990]
Removing Lhs of wire \BLINK_CTRL_EN:clk\[992] = zero[6]
Removing Lhs of wire \BLINK_CTRL_EN:rst\[993] = zero[6]
Removing Rhs of wire Net_5930[995] = \BLINK_CTRL_EN:control_out_1\[996]
Removing Rhs of wire Net_5930[995] = \BLINK_CTRL_EN:control_1\[1016]
Removing Lhs of wire tmpOE__LED_GREEN_net_0[1019] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ctrl_enable\[1038] = \BLINK_25HZ:PWMUDB:control_7\[1030]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:hwCapture\[1048] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:trig_out\[1053] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:runmode_enable\\R\[1055] = zero[6]
Removing Lhs of wire Net_7185[1056] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:runmode_enable\\S\[1057] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:final_enable\[1058] = \BLINK_25HZ:PWMUDB:runmode_enable\[1054]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ltch_kill_reg\\R\[1062] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ltch_kill_reg\\S\[1063] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:min_kill_reg\\R\[1064] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:min_kill_reg\\S\[1065] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:final_kill\[1068] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_1\[1072] = \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_1\[1290]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_5_0\[1074] = \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_0\[1291]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_1\\R\[1075] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_1\\S\[1076] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_0\\R\[1077] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_0\\S\[1078] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:cs_addr_2\[1080] = \BLINK_25HZ:PWMUDB:tc_i\[1060]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:cs_addr_1\[1081] = \BLINK_25HZ:PWMUDB:runmode_enable\[1054]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:cs_addr_0\[1082] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm1_i\[1121] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm2_i\[1123] = zero[6]
Removing Rhs of wire \BLINK_25HZ:Net_96\[1126] = \BLINK_25HZ:PWMUDB:pwm_i_reg\[1118]
Removing Rhs of wire \BLINK_25HZ:PWMUDB:pwm_temp\[1129] = \BLINK_25HZ:PWMUDB:cmp1\[1130]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_23\[1172] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_22\[1173] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_21\[1174] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_20\[1175] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_19\[1176] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_18\[1177] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_17\[1178] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_16\[1179] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_15\[1180] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_14\[1181] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_13\[1182] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_12\[1183] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_11\[1184] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_10\[1185] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_9\[1186] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_8\[1187] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_7\[1188] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_6\[1189] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_5\[1190] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_4\[1191] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_3\[1192] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_2\[1193] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_1\[1194] = \BLINK_25HZ:PWMUDB:MODIN4_1\[1195]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODIN4_1\[1195] = \BLINK_25HZ:PWMUDB:dith_count_1\[1071]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_0\[1196] = \BLINK_25HZ:PWMUDB:MODIN4_0\[1197]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODIN4_0\[1197] = \BLINK_25HZ:PWMUDB:dith_count_0\[1073]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1329] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1330] = tmpOE__TOAST_2A_net_0[1]
Removing Rhs of wire Net_7667[1331] = \BLINK_25HZ:Net_96\[1126]
Removing Lhs of wire tmpOE__TOAST_1B_net_0[1340] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire Net_10798[1345] = zero[6]
Removing Lhs of wire tmpOE__TOAST_1A_net_0[1347] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__CS_ENCODER0_net_0[1353] = tmpOE__TOAST_2A_net_0[1]
Removing Rhs of wire Net_7959[1360] = \demux_1:tmp__demux_1_1_reg\[1392]
Removing Rhs of wire Net_7958[1361] = \demux_1:tmp__demux_1_0_reg\[1391]
Removing Lhs of wire \Chip_Select_ENCODER_LINE:clk\[1362] = zero[6]
Removing Lhs of wire \Chip_Select_ENCODER_LINE:rst\[1363] = zero[6]
Removing Rhs of wire Net_7981[1364] = \Chip_Select_ENCODER_LINE:control_out_0\[1365]
Removing Rhs of wire Net_7981[1364] = \Chip_Select_ENCODER_LINE:control_0\[1388]
Removing Rhs of wire Net_3426[1390] = cydff_2[1866]
Removing Lhs of wire tmpOE__CS_ENCODER1_net_0[1394] = tmpOE__TOAST_2A_net_0[1]
Removing Rhs of wire Net_3511[1400] = \COUNTER_ENC:Net_49\[2081]
Removing Rhs of wire Net_3511[1400] = \COUNTER_ENC:CounterUDB:tc_reg_i\[2136]
Removing Rhs of wire Net_1287[1401] = \COUNTER_ENC:CounterUDB:cmp_out_reg_i\[2140]
Removing Lhs of wire \RESET_COUNTERS:clk\[1402] = zero[6]
Removing Lhs of wire \RESET_COUNTERS:rst\[1403] = zero[6]
Removing Rhs of wire Net_8907[1404] = \RESET_COUNTERS:control_out_0\[1405]
Removing Rhs of wire Net_8907[1404] = \RESET_COUNTERS:control_0\[1428]
Removing Lhs of wire \SHIFTREG_ENC_1:Net_350\[1429] = Net_3505[1430]
Removing Rhs of wire Net_3505[1430] = \SHIFTREG_ENC_2:bSR:so_32_3\[1849]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\[1433] = \SHIFTREG_ENC_1:bSR:control_0\[1434]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:status_2\[1447] = zero[6]
Removing Lhs of wire Net_8905[1448] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:status_0\[1449] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:final_load\[1450] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:status_1\[1451] = Net_3426[1390]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_3\[1452] = \SHIFTREG_ENC_1:bSR:f0_blk_stat_final\[1453]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_3\[1452] = \SHIFTREG_ENC_1:bSR:f0_blk_stat_32_3\[1463]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_4\[1454] = \SHIFTREG_ENC_1:bSR:f0_bus_stat_final\[1455]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_4\[1454] = \SHIFTREG_ENC_1:bSR:f0_bus_stat_32_3\[1464]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_5\[1456] = \SHIFTREG_ENC_1:bSR:f1_blk_stat_final\[1457]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_5\[1456] = \SHIFTREG_ENC_1:bSR:f1_blk_stat_32_3\[1465]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_6\[1458] = \SHIFTREG_ENC_1:bSR:f1_bus_stat_final\[1459]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_6\[1458] = \SHIFTREG_ENC_1:bSR:f1_bus_stat_32_3\[1466]
Removing Lhs of wire tmpOE__MISO_ENCODER_net_0[1644] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__CLK_ENCODER_net_0[1650] = tmpOE__TOAST_2A_net_0[1]
Removing Rhs of wire Net_3376[1651] = cydff_1[1868]
Removing Lhs of wire \SHIFTREG_ENC_2:Net_350\[1656] = Net_3506[1657]
Removing Rhs of wire Net_3506[1657] = \SHIFTREG_ENC_3:bSR:so_32_3\[2061]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\[1660] = \SHIFTREG_ENC_2:bSR:control_0\[1661]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:status_2\[1673] = zero[6]
Removing Lhs of wire Net_8906[1674] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:status_0\[1675] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:final_load\[1676] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:status_1\[1677] = Net_3426[1390]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_3\[1678] = \SHIFTREG_ENC_2:bSR:f0_blk_stat_final\[1679]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_3\[1678] = \SHIFTREG_ENC_2:bSR:f0_blk_stat_32_3\[1689]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_4\[1680] = \SHIFTREG_ENC_2:bSR:f0_bus_stat_final\[1681]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_4\[1680] = \SHIFTREG_ENC_2:bSR:f0_bus_stat_32_3\[1690]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_5\[1682] = \SHIFTREG_ENC_2:bSR:f1_blk_stat_final\[1683]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_5\[1682] = \SHIFTREG_ENC_2:bSR:f1_blk_stat_32_3\[1691]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_6\[1684] = \SHIFTREG_ENC_2:bSR:f1_bus_stat_final\[1685]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_6\[1684] = \SHIFTREG_ENC_2:bSR:f1_bus_stat_32_3\[1692]
Removing Lhs of wire Net_1317[1867] = Net_3419[1438]
Removing Lhs of wire Net_3492[1869] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_3:Net_350\[1870] = Net_1060[1645]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\[1873] = \SHIFTREG_ENC_3:bSR:control_0\[1874]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:status_2\[1886] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:status_0\[1887] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:final_load\[1888] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:status_1\[1889] = Net_3426[1390]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_3\[1890] = \SHIFTREG_ENC_3:bSR:f0_blk_stat_final\[1891]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_3\[1890] = \SHIFTREG_ENC_3:bSR:f0_blk_stat_32_3\[1901]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_4\[1892] = \SHIFTREG_ENC_3:bSR:f0_bus_stat_final\[1893]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_4\[1892] = \SHIFTREG_ENC_3:bSR:f0_bus_stat_32_3\[1902]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_5\[1894] = \SHIFTREG_ENC_3:bSR:f1_blk_stat_final\[1895]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_5\[1894] = \SHIFTREG_ENC_3:bSR:f1_blk_stat_32_3\[1903]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_6\[1896] = \SHIFTREG_ENC_3:bSR:f1_bus_stat_final\[1897]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_6\[1896] = \SHIFTREG_ENC_3:bSR:f1_bus_stat_32_3\[1904]
Removing Lhs of wire \COUNTER_ENC:Net_89\[2083] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:ctrl_capmode_1\[2092] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:ctrl_capmode_0\[2093] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:ctrl_enable\[2105] = \COUNTER_ENC:CounterUDB:control_7\[2097]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:capt_rising\[2107] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:capt_falling\[2108] = \COUNTER_ENC:CounterUDB:prevCapture\[2106]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:final_enable\[2113] = \COUNTER_ENC:CounterUDB:control_7\[2097]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:counter_enable\[2114] = \COUNTER_ENC:CounterUDB:control_7\[2097]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_0\[2115] = \COUNTER_ENC:CounterUDB:cmp_out_status\[2116]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_1\[2117] = \COUNTER_ENC:CounterUDB:per_zero\[2118]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_2\[2119] = \COUNTER_ENC:CounterUDB:overflow_status\[2120]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_3\[2121] = \COUNTER_ENC:CounterUDB:underflow_status\[2122]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:status_4\[2123] = \COUNTER_ENC:CounterUDB:hwCapture\[2110]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_5\[2124] = \COUNTER_ENC:CounterUDB:fifo_full\[2125]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_6\[2126] = \COUNTER_ENC:CounterUDB:fifo_nempty\[2127]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:dp_dir\[2130] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:tc_i\[2135] = \COUNTER_ENC:CounterUDB:reload_tc\[2112]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:cmp_out_i\[2137] = \COUNTER_ENC:CounterUDB:cmp_equal\[2138]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cs_addr_2\[2143] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cs_addr_1\[2144] = \COUNTER_ENC:CounterUDB:count_enable\[2142]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cs_addr_0\[2145] = \COUNTER_ENC:CounterUDB:reload\[2111]
Removing Lhs of wire \MY_TIMER_REG:clk\[2174] = zero[6]
Removing Lhs of wire \MY_TIMER_REG:rst\[2175] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:hwCapture\[2222] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:hwEnable\[2223] = Net_14276[32]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:trig_out\[2227] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:runmode_enable\\R\[2229] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:runmode_enable\\S\[2230] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:final_enable\[2231] = \PWM_MOTORS_1:PWMUDB:runmode_enable\[2228]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:ltch_kill_reg\\R\[2235] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:ltch_kill_reg\\S\[2236] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:min_kill_reg\\R\[2237] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:min_kill_reg\\S\[2238] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:final_kill\[2241] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_1\[2245] = \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_1\[2461]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:add_vi_vv_MODGEN_6_0\[2247] = \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_0\[2462]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:dith_count_1\\R\[2248] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:dith_count_1\\S\[2249] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:dith_count_0\\R\[2250] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:dith_count_0\\S\[2251] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:cs_addr_2\[2253] = \PWM_MOTORS_1:PWMUDB:tc_i\[2233]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:cs_addr_1\[2254] = \PWM_MOTORS_1:PWMUDB:runmode_enable\[2228]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:cs_addr_0\[2255] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:pwm_temp\[2300] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_23\[2343] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_22\[2344] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_21\[2345] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_20\[2346] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_19\[2347] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_18\[2348] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_17\[2349] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_16\[2350] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_15\[2351] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_14\[2352] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_13\[2353] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_12\[2354] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_11\[2355] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_10\[2356] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_9\[2357] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_8\[2358] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_7\[2359] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_6\[2360] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_5\[2361] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_4\[2362] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_3\[2363] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_2\[2364] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_1\[2365] = \PWM_MOTORS_1:PWMUDB:MODIN5_1\[2366]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODIN5_1\[2366] = \PWM_MOTORS_1:PWMUDB:dith_count_1\[2244]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:a_0\[2367] = \PWM_MOTORS_1:PWMUDB:MODIN5_0\[2368]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODIN5_0\[2368] = \PWM_MOTORS_1:PWMUDB:dith_count_0\[2246]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[2500] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[2501] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \MOTOR_ON_OFF_9:clk\[2509] = zero[6]
Removing Lhs of wire \MOTOR_ON_OFF_9:rst\[2510] = zero[6]
Removing Rhs of wire Net_12026[2511] = \MOTOR_ON_OFF_9:control_out_0\[2512]
Removing Rhs of wire Net_12026[2511] = \MOTOR_ON_OFF_9:control_0\[2535]
Removing Rhs of wire Net_12022[2537] = \PWM_MOTORS_9:PWMUDB:pwm1_i_reg\[2652]
Removing Rhs of wire Net_12032[2539] = \PWM_MOTORS_9:PWMUDB:pwm2_i_reg\[2654]
Removing Lhs of wire tmpOE__TOAST_10B_net_0[2541] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__TOAST_10A_net_0[2547] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__TOAST_9B_net_0[2553] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire Net_12033[2558] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:hwCapture\[2581] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:hwEnable\[2582] = Net_12026[2511]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:trig_out\[2586] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:runmode_enable\\R\[2588] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:runmode_enable\\S\[2589] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:final_enable\[2590] = \PWM_MOTORS_9:PWMUDB:runmode_enable\[2587]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:ltch_kill_reg\\R\[2594] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:ltch_kill_reg\\S\[2595] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:min_kill_reg\\R\[2596] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:min_kill_reg\\S\[2597] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:final_kill\[2600] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_1\[2604] = \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_1\[2820]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:add_vi_vv_MODGEN_7_0\[2606] = \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_0\[2821]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:dith_count_1\\R\[2607] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:dith_count_1\\S\[2608] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:dith_count_0\\R\[2609] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:dith_count_0\\S\[2610] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:cs_addr_2\[2612] = \PWM_MOTORS_9:PWMUDB:tc_i\[2592]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:cs_addr_1\[2613] = \PWM_MOTORS_9:PWMUDB:runmode_enable\[2587]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:cs_addr_0\[2614] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:pwm_temp\[2659] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_23\[2702] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_22\[2703] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_21\[2704] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_20\[2705] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_19\[2706] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_18\[2707] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_17\[2708] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_16\[2709] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_15\[2710] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_14\[2711] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_13\[2712] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_12\[2713] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_11\[2714] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_10\[2715] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_9\[2716] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_8\[2717] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_7\[2718] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_6\[2719] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_5\[2720] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_4\[2721] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_3\[2722] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_2\[2723] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_1\[2724] = \PWM_MOTORS_9:PWMUDB:MODIN6_1\[2725]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODIN6_1\[2725] = \PWM_MOTORS_9:PWMUDB:dith_count_1\[2603]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:a_0\[2726] = \PWM_MOTORS_9:PWMUDB:MODIN6_0\[2727]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODIN6_0\[2727] = \PWM_MOTORS_9:PWMUDB:dith_count_0\[2605]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[2859] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[2860] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__TOAST_9A_net_0[2869] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \MOTOR_ON_OFF_7:clk\[2874] = zero[6]
Removing Lhs of wire \MOTOR_ON_OFF_7:rst\[2875] = zero[6]
Removing Rhs of wire Net_11960[2876] = \MOTOR_ON_OFF_7:control_out_0\[2877]
Removing Rhs of wire Net_11960[2876] = \MOTOR_ON_OFF_7:control_0\[2900]
Removing Rhs of wire Net_11956[2902] = \PWM_MOTORS_7:PWMUDB:pwm1_i_reg\[3017]
Removing Rhs of wire Net_11966[2904] = \PWM_MOTORS_7:PWMUDB:pwm2_i_reg\[3019]
Removing Lhs of wire tmpOE__TOAST_8B_net_0[2906] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__TOAST_8A_net_0[2912] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__TOAST_7B_net_0[2918] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire Net_11967[2923] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:hwCapture\[2946] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:hwEnable\[2947] = Net_11960[2876]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:trig_out\[2951] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:runmode_enable\\R\[2953] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:runmode_enable\\S\[2954] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:final_enable\[2955] = \PWM_MOTORS_7:PWMUDB:runmode_enable\[2952]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:ltch_kill_reg\\R\[2959] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:ltch_kill_reg\\S\[2960] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:min_kill_reg\\R\[2961] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:min_kill_reg\\S\[2962] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:final_kill\[2965] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_1\[2969] = \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_1\[3185]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:add_vi_vv_MODGEN_8_0\[2971] = \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_0\[3186]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:dith_count_1\\R\[2972] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:dith_count_1\\S\[2973] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:dith_count_0\\R\[2974] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:dith_count_0\\S\[2975] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:cs_addr_2\[2977] = \PWM_MOTORS_7:PWMUDB:tc_i\[2957]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:cs_addr_1\[2978] = \PWM_MOTORS_7:PWMUDB:runmode_enable\[2952]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:cs_addr_0\[2979] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:pwm_temp\[3024] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_23\[3067] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_22\[3068] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_21\[3069] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_20\[3070] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_19\[3071] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_18\[3072] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_17\[3073] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_16\[3074] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_15\[3075] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_14\[3076] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_13\[3077] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_12\[3078] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_11\[3079] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_10\[3080] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_9\[3081] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_8\[3082] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_7\[3083] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_6\[3084] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_5\[3085] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_4\[3086] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_3\[3087] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_2\[3088] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_1\[3089] = \PWM_MOTORS_7:PWMUDB:MODIN7_1\[3090]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODIN7_1\[3090] = \PWM_MOTORS_7:PWMUDB:dith_count_1\[2968]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:a_0\[3091] = \PWM_MOTORS_7:PWMUDB:MODIN7_0\[3092]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODIN7_0\[3092] = \PWM_MOTORS_7:PWMUDB:dith_count_0\[2970]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[3224] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[3225] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__TOAST_7A_net_0[3234] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \MOTOR_ON_OFF_5:clk\[3239] = zero[6]
Removing Lhs of wire \MOTOR_ON_OFF_5:rst\[3240] = zero[6]
Removing Rhs of wire Net_11904[3241] = \MOTOR_ON_OFF_5:control_out_0\[3242]
Removing Rhs of wire Net_11904[3241] = \MOTOR_ON_OFF_5:control_0\[3265]
Removing Rhs of wire Net_11900[3267] = \PWM_MOTORS_5:PWMUDB:pwm1_i_reg\[3382]
Removing Rhs of wire Net_11910[3269] = \PWM_MOTORS_5:PWMUDB:pwm2_i_reg\[3384]
Removing Lhs of wire tmpOE__TOAST_6B_net_0[3271] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__TOAST_6A_net_0[3277] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__TOAST_5B_net_0[3283] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire Net_11911[3288] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:hwCapture\[3311] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:hwEnable\[3312] = Net_11904[3241]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:trig_out\[3316] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:runmode_enable\\R\[3318] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:runmode_enable\\S\[3319] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:final_enable\[3320] = \PWM_MOTORS_5:PWMUDB:runmode_enable\[3317]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:ltch_kill_reg\\R\[3324] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:ltch_kill_reg\\S\[3325] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:min_kill_reg\\R\[3326] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:min_kill_reg\\S\[3327] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:final_kill\[3330] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_1\[3334] = \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_1\[3550]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:add_vi_vv_MODGEN_9_0\[3336] = \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_0\[3551]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:dith_count_1\\R\[3337] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:dith_count_1\\S\[3338] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:dith_count_0\\R\[3339] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:dith_count_0\\S\[3340] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:cs_addr_2\[3342] = \PWM_MOTORS_5:PWMUDB:tc_i\[3322]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:cs_addr_1\[3343] = \PWM_MOTORS_5:PWMUDB:runmode_enable\[3317]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:cs_addr_0\[3344] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:pwm_temp\[3389] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_23\[3432] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_22\[3433] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_21\[3434] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_20\[3435] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_19\[3436] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_18\[3437] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_17\[3438] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_16\[3439] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_15\[3440] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_14\[3441] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_13\[3442] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_12\[3443] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_11\[3444] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_10\[3445] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_9\[3446] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_8\[3447] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_7\[3448] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_6\[3449] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_5\[3450] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_4\[3451] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_3\[3452] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_2\[3453] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_1\[3454] = \PWM_MOTORS_5:PWMUDB:MODIN8_1\[3455]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODIN8_1\[3455] = \PWM_MOTORS_5:PWMUDB:dith_count_1\[3333]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:a_0\[3456] = \PWM_MOTORS_5:PWMUDB:MODIN8_0\[3457]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODIN8_0\[3457] = \PWM_MOTORS_5:PWMUDB:dith_count_0\[3335]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[3589] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[3590] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__TOAST_5A_net_0[3599] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \MOTOR_ON_OFF_3:clk\[3604] = zero[6]
Removing Lhs of wire \MOTOR_ON_OFF_3:rst\[3605] = zero[6]
Removing Rhs of wire Net_11858[3606] = \MOTOR_ON_OFF_3:control_out_0\[3607]
Removing Rhs of wire Net_11858[3606] = \MOTOR_ON_OFF_3:control_0\[3630]
Removing Rhs of wire Net_11854[3632] = \PWM_MOTORS_3:PWMUDB:pwm1_i_reg\[3747]
Removing Rhs of wire Net_11864[3634] = \PWM_MOTORS_3:PWMUDB:pwm2_i_reg\[3749]
Removing Lhs of wire tmpOE__TOAST_4B_net_0[3636] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__TOAST_4A_net_0[3642] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__TOAST_3B_net_0[3648] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire Net_11865[3653] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:hwCapture\[3676] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:hwEnable\[3677] = Net_11858[3606]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:trig_out\[3681] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:runmode_enable\\R\[3683] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:runmode_enable\\S\[3684] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:final_enable\[3685] = \PWM_MOTORS_3:PWMUDB:runmode_enable\[3682]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:ltch_kill_reg\\R\[3689] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:ltch_kill_reg\\S\[3690] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:min_kill_reg\\R\[3691] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:min_kill_reg\\S\[3692] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:final_kill\[3695] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_1\[3699] = \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_1\[3915]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_10_0\[3701] = \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_0\[3916]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:dith_count_1\\R\[3702] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:dith_count_1\\S\[3703] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:dith_count_0\\R\[3704] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:dith_count_0\\S\[3705] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:cs_addr_2\[3707] = \PWM_MOTORS_3:PWMUDB:tc_i\[3687]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:cs_addr_1\[3708] = \PWM_MOTORS_3:PWMUDB:runmode_enable\[3682]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:cs_addr_0\[3709] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:pwm_temp\[3754] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_23\[3797] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_22\[3798] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_21\[3799] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_20\[3800] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_19\[3801] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_18\[3802] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_17\[3803] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_16\[3804] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_15\[3805] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_14\[3806] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_13\[3807] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_12\[3808] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_11\[3809] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_10\[3810] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_9\[3811] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_8\[3812] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_7\[3813] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_6\[3814] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_5\[3815] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_4\[3816] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_3\[3817] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_2\[3818] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_1\[3819] = \PWM_MOTORS_3:PWMUDB:MODIN9_1\[3820]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODIN9_1\[3820] = \PWM_MOTORS_3:PWMUDB:dith_count_1\[3698]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:a_0\[3821] = \PWM_MOTORS_3:PWMUDB:MODIN9_0\[3822]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODIN9_0\[3822] = \PWM_MOTORS_3:PWMUDB:dith_count_0\[3700]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[3954] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[3955] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire tmpOE__TOAST_3A_net_0[3964] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:reset_reg\\D\[3970] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:rx_bitclk\\D\[3985] = \UART_RS485:BUART:rx_bitclk_pre\[249]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_pre\\D\[3993] = \UART_RS485:BUART:rx_parity_error_pre\[279]
Removing Lhs of wire \SD:SPI0:BSPIM:so_send_reg\\D\[3998] = zero[6]
Removing Lhs of wire \SD:SPI0:BSPIM:mosi_reg\\D\[4005] = \SD:SPI0:BSPIM:mosi_pre_reg\[469]
Removing Lhs of wire \SD:SPI0:BSPIM:dpcounter_one_reg\\D\[4007] = \SD:SPI0:BSPIM:load_rx_data\[445]
Removing Lhs of wire \SD:SPI0:BSPIM:mosi_from_dp_reg\\D\[4008] = \SD:SPI0:BSPIM:mosi_from_dp\[459]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:min_kill_reg\\D\[4012] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:prevCapture\\D\[4013] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:trig_last\\D\[4014] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ltch_kill_reg\\D\[4017] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm_i_reg\\D\[4020] = \BLINK_05HZ:PWMUDB:pwm_i\[746]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm1_i_reg\\D\[4021] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm2_i_reg\\D\[4022] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:min_kill_reg\\D\[4024] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:prevCapture\\D\[4025] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:trig_last\\D\[4026] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ltch_kill_reg\\D\[4029] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm_i_reg\\D\[4032] = \BLINK_25HZ:PWMUDB:pwm_i\[1119]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm1_i_reg\\D\[4033] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm2_i_reg\\D\[4034] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:load_reg\\D\[4036] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:load_reg\\D\[4037] = zero[6]
Removing Lhs of wire cydff_2D[4038] = Net_3510[1399]
Removing Lhs of wire cydff_1D[4039] = Net_3419[1438]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:load_reg\\D\[4040] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:prevCapture\\D\[4041] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:overflow_reg_i\\D\[4042] = \COUNTER_ENC:CounterUDB:overflow\[2129]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:underflow_reg_i\\D\[4043] = \COUNTER_ENC:CounterUDB:underflow\[2132]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:tc_reg_i\\D\[4044] = \COUNTER_ENC:CounterUDB:reload_tc\[2112]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:prevCompare\\D\[4045] = \COUNTER_ENC:CounterUDB:cmp_out_i\[2137]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cmp_out_reg_i\\D\[4046] = \COUNTER_ENC:CounterUDB:cmp_out_i\[2137]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:count_stored_i\\D\[4047] = Net_3376[1651]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:min_kill_reg\\D\[4048] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:prevCapture\\D\[4049] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:trig_last\\D\[4050] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:ltch_kill_reg\\D\[4053] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:pwm_i_reg\\D\[4056] = \PWM_MOTORS_1:PWMUDB:pwm_i\[2292]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:pwm1_i_reg\\D\[4057] = \PWM_MOTORS_1:PWMUDB:pwm1_i\[2294]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:pwm2_i_reg\\D\[4058] = \PWM_MOTORS_1:PWMUDB:pwm2_i\[2296]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:min_kill_reg\\D\[4060] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:prevCapture\\D\[4061] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:trig_last\\D\[4062] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:ltch_kill_reg\\D\[4065] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:pwm_i_reg\\D\[4068] = \PWM_MOTORS_9:PWMUDB:pwm_i\[2651]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:pwm1_i_reg\\D\[4069] = \PWM_MOTORS_9:PWMUDB:pwm1_i\[2653]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:pwm2_i_reg\\D\[4070] = \PWM_MOTORS_9:PWMUDB:pwm2_i\[2655]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:min_kill_reg\\D\[4072] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:prevCapture\\D\[4073] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:trig_last\\D\[4074] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:ltch_kill_reg\\D\[4077] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:pwm_i_reg\\D\[4080] = \PWM_MOTORS_7:PWMUDB:pwm_i\[3016]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:pwm1_i_reg\\D\[4081] = \PWM_MOTORS_7:PWMUDB:pwm1_i\[3018]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:pwm2_i_reg\\D\[4082] = \PWM_MOTORS_7:PWMUDB:pwm2_i\[3020]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:min_kill_reg\\D\[4084] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:prevCapture\\D\[4085] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:trig_last\\D\[4086] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:ltch_kill_reg\\D\[4089] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:pwm_i_reg\\D\[4092] = \PWM_MOTORS_5:PWMUDB:pwm_i\[3381]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:pwm1_i_reg\\D\[4093] = \PWM_MOTORS_5:PWMUDB:pwm1_i\[3383]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:pwm2_i_reg\\D\[4094] = \PWM_MOTORS_5:PWMUDB:pwm2_i\[3385]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:min_kill_reg\\D\[4096] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:prevCapture\\D\[4097] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:trig_last\\D\[4098] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:ltch_kill_reg\\D\[4101] = tmpOE__TOAST_2A_net_0[1]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:pwm_i_reg\\D\[4104] = \PWM_MOTORS_3:PWMUDB:pwm_i\[3746]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:pwm1_i_reg\\D\[4105] = \PWM_MOTORS_3:PWMUDB:pwm1_i\[3748]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:pwm2_i_reg\\D\[4106] = \PWM_MOTORS_3:PWMUDB:pwm2_i\[3750]

------------------------------------------------------
Aliased 0 equations, 739 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__TOAST_2A_net_0' (cost = 0):
tmpOE__TOAST_2A_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_addressmatch\' (cost = 0):
\UART_RS485:BUART:rx_addressmatch\ <= (\UART_RS485:BUART:rx_addressmatch2\
	OR \UART_RS485:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_bitclk_pre\' (cost = 0):
\UART_RS485:BUART:rx_bitclk_pre\ <= ((not \UART_RS485:BUART:rx_count_2\ and not \UART_RS485:BUART:rx_count_1\ and not \UART_RS485:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_2\' (cost = 3):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_2\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_1\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_6\
	OR (\UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_count_4\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\' (cost = 9):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\)
	OR (not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_6196 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_6196 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\ <= ((not Net_6196 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_6196 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_2\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_4\
	OR \UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\SD:SPI0:BSPIM:load_rx_data\' (cost = 1):
\SD:SPI0:BSPIM:load_rx_data\ <= ((not \SD:SPI0:BSPIM:count_4\ and not \SD:SPI0:BSPIM:count_3\ and not \SD:SPI0:BSPIM:count_2\ and not \SD:SPI0:BSPIM:count_1\ and \SD:SPI0:BSPIM:count_0\));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:hwEnable\' (cost = 1):
\BLINK_05HZ:PWMUDB:hwEnable\ <= ((\BLINK_05HZ:PWMUDB:control_7\ and Net_3925));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:compare1\' (cost = 2):
\BLINK_05HZ:PWMUDB:compare1\ <= (\BLINK_05HZ:PWMUDB:cmp1_less\
	OR \BLINK_05HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:pwm_temp\' (cost = 2):
\BLINK_05HZ:PWMUDB:pwm_temp\ <= (\BLINK_05HZ:PWMUDB:cmp1_less\
	OR \BLINK_05HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BLINK_05HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \BLINK_05HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\BLINK_05HZ:PWMUDB:dith_count_1\ and \BLINK_05HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:hwEnable\' (cost = 1):
\BLINK_25HZ:PWMUDB:hwEnable\ <= ((Net_5930 and \BLINK_25HZ:PWMUDB:control_7\));

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:compare1\' (cost = 2):
\BLINK_25HZ:PWMUDB:compare1\ <= (\BLINK_25HZ:PWMUDB:cmp1_less\
	OR \BLINK_25HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:pwm_temp\' (cost = 2):
\BLINK_25HZ:PWMUDB:pwm_temp\ <= (\BLINK_25HZ:PWMUDB:cmp1_less\
	OR \BLINK_25HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BLINK_25HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \BLINK_25HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\BLINK_25HZ:PWMUDB:dith_count_1\ and \BLINK_25HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_7969' (cost = 0):
Net_7969 <= (not Net_3426);

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:capt_either_edge\' (cost = 0):
\COUNTER_ENC:CounterUDB:capt_either_edge\ <= (\COUNTER_ENC:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:overflow\' (cost = 0):
\COUNTER_ENC:CounterUDB:overflow\ <= (\COUNTER_ENC:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:underflow\' (cost = 0):
\COUNTER_ENC:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:compare1\' (cost = 2):
\PWM_MOTORS_1:PWMUDB:compare1\ <= (\PWM_MOTORS_1:PWMUDB:cmp1_less\
	OR \PWM_MOTORS_1:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:compare2\' (cost = 2):
\PWM_MOTORS_1:PWMUDB:compare2\ <= (\PWM_MOTORS_1:PWMUDB:cmp2_less\
	OR \PWM_MOTORS_1:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:cmp1\' (cost = 2):
\PWM_MOTORS_1:PWMUDB:cmp1\ <= (\PWM_MOTORS_1:PWMUDB:cmp1_less\
	OR \PWM_MOTORS_1:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:cmp2\' (cost = 2):
\PWM_MOTORS_1:PWMUDB:cmp2\ <= (\PWM_MOTORS_1:PWMUDB:cmp2_less\
	OR \PWM_MOTORS_1:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_MOTORS_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_MOTORS_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_MOTORS_1:PWMUDB:dith_count_1\ and \PWM_MOTORS_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:compare1\' (cost = 2):
\PWM_MOTORS_9:PWMUDB:compare1\ <= (\PWM_MOTORS_9:PWMUDB:cmp1_less\
	OR \PWM_MOTORS_9:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:compare2\' (cost = 2):
\PWM_MOTORS_9:PWMUDB:compare2\ <= (\PWM_MOTORS_9:PWMUDB:cmp2_less\
	OR \PWM_MOTORS_9:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:cmp1\' (cost = 2):
\PWM_MOTORS_9:PWMUDB:cmp1\ <= (\PWM_MOTORS_9:PWMUDB:cmp1_less\
	OR \PWM_MOTORS_9:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:cmp2\' (cost = 2):
\PWM_MOTORS_9:PWMUDB:cmp2\ <= (\PWM_MOTORS_9:PWMUDB:cmp2_less\
	OR \PWM_MOTORS_9:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_MOTORS_9:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_MOTORS_9:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_MOTORS_9:PWMUDB:dith_count_1\ and \PWM_MOTORS_9:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:compare1\' (cost = 2):
\PWM_MOTORS_7:PWMUDB:compare1\ <= (\PWM_MOTORS_7:PWMUDB:cmp1_less\
	OR \PWM_MOTORS_7:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:compare2\' (cost = 2):
\PWM_MOTORS_7:PWMUDB:compare2\ <= (\PWM_MOTORS_7:PWMUDB:cmp2_less\
	OR \PWM_MOTORS_7:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:cmp1\' (cost = 2):
\PWM_MOTORS_7:PWMUDB:cmp1\ <= (\PWM_MOTORS_7:PWMUDB:cmp1_less\
	OR \PWM_MOTORS_7:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:cmp2\' (cost = 2):
\PWM_MOTORS_7:PWMUDB:cmp2\ <= (\PWM_MOTORS_7:PWMUDB:cmp2_less\
	OR \PWM_MOTORS_7:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_MOTORS_7:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_MOTORS_7:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_MOTORS_7:PWMUDB:dith_count_1\ and \PWM_MOTORS_7:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:compare1\' (cost = 2):
\PWM_MOTORS_5:PWMUDB:compare1\ <= (\PWM_MOTORS_5:PWMUDB:cmp1_less\
	OR \PWM_MOTORS_5:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:compare2\' (cost = 2):
\PWM_MOTORS_5:PWMUDB:compare2\ <= (\PWM_MOTORS_5:PWMUDB:cmp2_less\
	OR \PWM_MOTORS_5:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:cmp1\' (cost = 2):
\PWM_MOTORS_5:PWMUDB:cmp1\ <= (\PWM_MOTORS_5:PWMUDB:cmp1_less\
	OR \PWM_MOTORS_5:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:cmp2\' (cost = 2):
\PWM_MOTORS_5:PWMUDB:cmp2\ <= (\PWM_MOTORS_5:PWMUDB:cmp2_less\
	OR \PWM_MOTORS_5:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_MOTORS_5:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \PWM_MOTORS_5:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_MOTORS_5:PWMUDB:dith_count_1\ and \PWM_MOTORS_5:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:compare1\' (cost = 2):
\PWM_MOTORS_3:PWMUDB:compare1\ <= (\PWM_MOTORS_3:PWMUDB:cmp1_less\
	OR \PWM_MOTORS_3:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:compare2\' (cost = 2):
\PWM_MOTORS_3:PWMUDB:compare2\ <= (\PWM_MOTORS_3:PWMUDB:cmp2_less\
	OR \PWM_MOTORS_3:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:cmp1\' (cost = 2):
\PWM_MOTORS_3:PWMUDB:cmp1\ <= (\PWM_MOTORS_3:PWMUDB:cmp1_less\
	OR \PWM_MOTORS_3:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:cmp2\' (cost = 2):
\PWM_MOTORS_3:PWMUDB:cmp2\ <= (\PWM_MOTORS_3:PWMUDB:cmp2_less\
	OR \PWM_MOTORS_3:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_MOTORS_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_0\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_0\ <= (not \PWM_MOTORS_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_MOTORS_3:PWMUDB:dith_count_1\ and \PWM_MOTORS_3:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \BLINK_05HZ:PWMUDB:dith_count_0\ and \BLINK_05HZ:PWMUDB:dith_count_1\)
	OR (not \BLINK_05HZ:PWMUDB:dith_count_1\ and \BLINK_05HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \BLINK_25HZ:PWMUDB:dith_count_0\ and \BLINK_25HZ:PWMUDB:dith_count_1\)
	OR (not \BLINK_25HZ:PWMUDB:dith_count_1\ and \BLINK_25HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_7958' (cost = 2):
Net_7958 <= ((not Net_7981 and not Net_3426));

Note:  Expanding virtual equation for 'Net_7959' (cost = 2):
Net_7959 <= ((not Net_3426 and Net_7981));

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:reload_tc\' (cost = 0):
\COUNTER_ENC:CounterUDB:reload_tc\ <= (\COUNTER_ENC:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_MOTORS_1:PWMUDB:dith_count_0\ and \PWM_MOTORS_1:PWMUDB:dith_count_1\)
	OR (not \PWM_MOTORS_1:PWMUDB:dith_count_1\ and \PWM_MOTORS_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_MOTORS_9:PWMUDB:dith_count_0\ and \PWM_MOTORS_9:PWMUDB:dith_count_1\)
	OR (not \PWM_MOTORS_9:PWMUDB:dith_count_1\ and \PWM_MOTORS_9:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_MOTORS_7:PWMUDB:dith_count_0\ and \PWM_MOTORS_7:PWMUDB:dith_count_1\)
	OR (not \PWM_MOTORS_7:PWMUDB:dith_count_1\ and \PWM_MOTORS_7:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \PWM_MOTORS_5:PWMUDB:dith_count_0\ and \PWM_MOTORS_5:PWMUDB:dith_count_1\)
	OR (not \PWM_MOTORS_5:PWMUDB:dith_count_1\ and \PWM_MOTORS_5:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_1\' (cost = 2):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:s_1\ <= ((not \PWM_MOTORS_3:PWMUDB:dith_count_0\ and \PWM_MOTORS_3:PWMUDB:dith_count_1\)
	OR (not \PWM_MOTORS_3:PWMUDB:dith_count_1\ and \PWM_MOTORS_3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 227 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_RS485:BUART:rx_status_0\ to zero
Aliasing \UART_RS485:BUART:rx_status_6\ to zero
Aliasing \BLINK_05HZ:PWMUDB:final_capture\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \BLINK_25HZ:PWMUDB:final_capture\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \COUNTER_ENC:CounterUDB:hwCapture\ to zero
Aliasing \COUNTER_ENC:CounterUDB:status_3\ to zero
Aliasing \COUNTER_ENC:CounterUDB:underflow\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:pwm_i\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:final_capture\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:pwm_i\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:final_capture\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:pwm_i\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:final_capture\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:pwm_i\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:final_capture\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:pwm_i\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_RS485:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_RS485:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_RS485:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_RS485:BUART:rx_bitclk_enable\[213] = \UART_RS485:BUART:rx_bitclk\[261]
Removing Lhs of wire \UART_RS485:BUART:rx_status_0\[264] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:rx_status_6\[274] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:final_capture\[663] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[927] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[937] = zero[6]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[947] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:final_capture\[1084] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1300] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[1310] = zero[6]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[1320] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:hwCapture\[2110] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:status_3\[2121] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:underflow\[2132] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:final_capture\[2257] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:pwm_i\[2292] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[2471] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[2481] = zero[6]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[2491] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:final_capture\[2616] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:pwm_i\[2651] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[2830] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[2840] = zero[6]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[2850] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:final_capture\[2981] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:pwm_i\[3016] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[3195] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[3205] = zero[6]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[3215] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:final_capture\[3346] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:pwm_i\[3381] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[3560] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[3570] = zero[6]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[3580] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:final_capture\[3711] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:pwm_i\[3746] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[3925] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[3935] = zero[6]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[3945] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark_last\\D\[3977] = \UART_RS485:BUART:tx_ctrl_mark_last\[204]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_status\\D\[3987] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_status\\D\[3989] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:rx_addr_match_status\\D\[3991] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_pre\\D\[3992] = \UART_RS485:BUART:rx_markspace_pre\[278]
Removing Lhs of wire \PWM_MOTORS_1:PWMUDB:runmode_enable\\D\[4051] = Net_14276[32]
Removing Lhs of wire \PWM_MOTORS_9:PWMUDB:runmode_enable\\D\[4063] = Net_12026[2511]
Removing Lhs of wire \PWM_MOTORS_7:PWMUDB:runmode_enable\\D\[4075] = Net_11960[2876]
Removing Lhs of wire \PWM_MOTORS_5:PWMUDB:runmode_enable\\D\[4087] = Net_11904[3241]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:runmode_enable\\D\[4099] = Net_11858[3606]

------------------------------------------------------
Aliased 0 equations, 49 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xneq\ <= ((not \UART_RS485:BUART:rx_parity_bit\ and Net_6196)
	OR (not Net_6196 and \UART_RS485:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\Toast.cyprj -dcpsoc3 Toast.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.608ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 19 October 2022 19:06:50
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\Toast.cyprj -d CY8C5888LTI-LP097 Toast.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.050ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_MOTORS_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_MOTORS_9:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_MOTORS_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_MOTORS_5:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_MOTORS_3:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_RS485:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \SD:SPI0:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_1:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_2:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_3:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \COUNTER_ENC:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \COUNTER_ENC:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS_1:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS_9:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS_9:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS_9:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS_7:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS_7:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS_7:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS_5:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS_5:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS_5:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS_3:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS_3:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS_3:PWMUDB:pwm_i_reg\ from registered to combinatorial
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CLOCK_UART'. Fanout=1, Signal=Net_124
    Digital Clock 1: Automatic-assigning  clock 'SD_Clock_1'. Fanout=1, Signal=\SD:Net_19\
    Digital Clock 2: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_4387
    Digital Clock 3: Automatic-assigning  clock 'CLOCK_ENCODERS'. Fanout=5, Signal=Net_1308
    Digital Clock 4: Automatic-assigning  clock 'CLOCK_PWM_BLINK'. Fanout=2, Signal=Net_6987
    Digital Clock 5: Automatic-assigning  clock 'counter_cyc_clk'. Fanout=1, Signal=Net_2711
    Digital Clock 6: Automatic-assigning  clock 'CLOCK_PWM'. Fanout=5, Signal=Net_12024
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_RS485:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: CLOCK_UART was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_UART, EnableOut: Constant 1
    UDB Clk/Enable \SD:SPI0:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SD_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SD_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \BLINK_05HZ:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM_BLINK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM_BLINK, EnableOut: Constant 1
    UDB Clk/Enable \BLINK_25HZ:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM_BLINK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM_BLINK, EnableOut: Constant 1
    UDB Clk/Enable \SHIFTREG_ENC_1:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_3376:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Net_3376:macrocell.q
    UDB Clk/Enable \SHIFTREG_ENC_2:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_3376:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Net_3376:macrocell.q
    UDB Clk/Enable \SHIFTREG_ENC_3:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_3376:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Net_3376:macrocell.q
    UDB Clk/Enable \COUNTER_ENC:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_ENCODERS was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Constant 1
    UDB Clk/Enable \COUNTER_ENC:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: CLOCK_ENCODERS was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Constant 1
    UDB Clk/Enable \PWM_MOTORS_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM, EnableOut: Constant 1
    UDB Clk/Enable \PWM_MOTORS_9:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM, EnableOut: Constant 1
    UDB Clk/Enable \PWM_MOTORS_7:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM, EnableOut: Constant 1
    UDB Clk/Enable \PWM_MOTORS_5:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM, EnableOut: Constant 1
    UDB Clk/Enable \PWM_MOTORS_3:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 8 pin(s) will be assigned a location by the fitter: \SD:miso0(0)\, \SD:mosi0(0)\, \SD:sclk0(0)\, \SD:SPI0_CS(0)\, CLK_RTC(0), CS_RTC(0), MISO_RTC(0), MOSI_RTC(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_1287, Duplicate of \COUNTER_ENC:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_1287, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\
        );
        Output = Net_1287 (fanout=1)

    Removing Net_3511, Duplicate of \COUNTER_ENC:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_3511, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = Net_3511 (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_RS485:BUART:rx_parity_bit\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:rx_address_detected\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_RS485:BUART:rx_parity_error_pre\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_RS485:BUART:rx_markspace_pre\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_RS485:BUART:tx_parity_bit\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:tx_mark\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
Error: mpr.M0014: Resource limit: Maximum number of Datapath Cells exceeded (max=24, needed=25). (App=cydsfit)
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = TOAST_2A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_2A(0)__PA ,
            pin_input => Net_10345 ,
            pad => TOAST_2A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FTDI_ENABLE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FTDI_ENABLE(0)__PA ,
            pad => FTDI_ENABLE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_CTS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_CTS(0)__PA ,
            pad => RS485_CTS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_2B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_2B(0)__PA ,
            pin_input => Net_10803 ,
            pad => TOAST_2B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_RX(0)__PA ,
            fb => Net_6196 ,
            pad => RS485_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_TX(0)__PA ,
            pin_input => Net_2627 ,
            pad => RS485_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS_485_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS_485_EN(0)__PA ,
            pin_input => Net_6020 ,
            pad => RS_485_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \SD:mosi0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD:mosi0(0)\__PA ,
            pin_input => \SD:Net_10\ ,
            pad => \SD:mosi0(0)_PAD\ );

    Pin : Name = \SD:miso0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD:miso0(0)\__PA ,
            fb => \SD:Net_16\ ,
            pad => \SD:miso0(0)_PAD\ );

    Pin : Name = \SD:sclk0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD:sclk0(0)\__PA ,
            pin_input => \SD:Net_22\ ,
            pad => \SD:sclk0(0)_PAD\ );

    Pin : Name = \SD:SPI0_CS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD:SPI0_CS(0)\__PA ,
            pad => \SD:SPI0_CS(0)_PAD\ );

    Pin : Name = CS_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS_RTC(0)__PA ,
            pad => CS_RTC(0)_PAD );

    Pin : Name = CLK_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CLK_RTC(0)__PA ,
            pad => CLK_RTC(0)_PAD );

    Pin : Name = MOSI_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI_RTC(0)__PA ,
            pad => MOSI_RTC(0)_PAD );

    Pin : Name = MISO_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO_RTC(0)__PA ,
            pad => MISO_RTC(0)_PAD );

    Pin : Name = LED_RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_RED(0)__PA ,
            pin_input => Net_7325 ,
            pad => LED_RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_GREEN(0)__PA ,
            pin_input => Net_7353 ,
            pad => LED_GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_1B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_1B(0)__PA ,
            pin_input => Net_11181 ,
            pad => TOAST_1B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_1A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_1A(0)__PA ,
            pin_input => Net_9969 ,
            pad => TOAST_1A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS_ENCODER0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS_ENCODER0(0)__PA ,
            pin_input => Net_7983 ,
            pad => CS_ENCODER0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS_ENCODER1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS_ENCODER1(0)__PA ,
            pin_input => Net_7985 ,
            pad => CS_ENCODER1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO_ENCODER(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO_ENCODER(0)__PA ,
            fb => Net_1060 ,
            pad => MISO_ENCODER(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CLK_ENCODER(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CLK_ENCODER(0)__PA ,
            pin_input => Net_3376 ,
            pad => CLK_ENCODER(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_10B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_10B(0)__PA ,
            pin_input => Net_12038 ,
            pad => TOAST_10B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_10A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_10A(0)__PA ,
            pin_input => Net_12032 ,
            pad => TOAST_10A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_9B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_9B(0)__PA ,
            pin_input => Net_12037 ,
            pad => TOAST_9B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_9A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_9A(0)__PA ,
            pin_input => Net_12022 ,
            pad => TOAST_9A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_8B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_8B(0)__PA ,
            pin_input => Net_11972 ,
            pad => TOAST_8B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_8A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_8A(0)__PA ,
            pin_input => Net_11966 ,
            pad => TOAST_8A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_7B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_7B(0)__PA ,
            pin_input => Net_11971 ,
            pad => TOAST_7B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_7A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_7A(0)__PA ,
            pin_input => Net_11956 ,
            pad => TOAST_7A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_6B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_6B(0)__PA ,
            pin_input => Net_11916 ,
            pad => TOAST_6B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_6A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_6A(0)__PA ,
            pin_input => Net_11910 ,
            pad => TOAST_6A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_5B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_5B(0)__PA ,
            pin_input => Net_11915 ,
            pad => TOAST_5B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_5A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_5A(0)__PA ,
            pin_input => Net_11900 ,
            pad => TOAST_5A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_4B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_4B(0)__PA ,
            pin_input => Net_11870 ,
            pad => TOAST_4B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_4A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_4A(0)__PA ,
            pin_input => Net_11864 ,
            pad => TOAST_4A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_3B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_3B(0)__PA ,
            pin_input => Net_11869 ,
            pad => TOAST_3B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_3A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_3A(0)__PA ,
            pin_input => Net_11854 ,
            pad => TOAST_3A(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:mosi_from_dp\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=Net_10803, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_10345
        );
        Output = Net_10803 (fanout=1)

    MacroCell: Name=Net_11181, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_9969
        );
        Output = Net_11181 (fanout=1)

    MacroCell: Name=Net_2627, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:txn\
        );
        Output = Net_2627 (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_fifo_notfull\
        );
        Output = \UART_RS485:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_load_fifo\ * 
              \UART_RS485:BUART:rx_fifofull\
        );
        Output = \UART_RS485:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_fifonotempty\ * 
              \UART_RS485:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RS485:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\
        );
        Output = \SD:SPI0:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SD:Net_10\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD:SPI0:BSPIM:state_0\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD:Net_10\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\ * \SD:SPI0:BSPIM:rx_status_4\
        );
        Output = \SD:SPI0:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_7353, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7694
        );
        Output = Net_7353 (fanout=1)

    MacroCell: Name=Net_7325, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7450 * !Net_7667
        );
        Output = Net_7325 (fanout=1)

    MacroCell: Name=Net_7985, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_7981 * !Net_3426
        );
        Output = Net_7985 (fanout=1)

    MacroCell: Name=Net_7983, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_7981 * !Net_3426
        );
        Output = Net_7983 (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_8907 * !\COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = \COUNTER_ENC:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\ * 
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\
        );
        Output = \COUNTER_ENC:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3376 * \COUNTER_ENC:CounterUDB:control_7\ * 
              !\COUNTER_ENC:CounterUDB:count_stored_i\
        );
        Output = \COUNTER_ENC:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=Net_12037, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_12022
        );
        Output = Net_12037 (fanout=1)

    MacroCell: Name=Net_12038, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_12032
        );
        Output = Net_12038 (fanout=1)

    MacroCell: Name=Net_11971, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_11956
        );
        Output = Net_11971 (fanout=1)

    MacroCell: Name=Net_11972, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_11966
        );
        Output = Net_11972 (fanout=1)

    MacroCell: Name=Net_11915, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_11900
        );
        Output = Net_11915 (fanout=1)

    MacroCell: Name=Net_11916, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_11910
        );
        Output = Net_11916 (fanout=1)

    MacroCell: Name=Net_11869, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_11854
        );
        Output = Net_11869 (fanout=1)

    MacroCell: Name=Net_11870, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_11864
        );
        Output = Net_11870 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=cy_srff_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cy_srff_1 * !Net_3334
            + Net_3240 * !Net_3334
        );
        Output = cy_srff_1 (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_1\ * 
              !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\ * 
              !\UART_RS485:BUART:tx_counter_dp\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\UART_RS485:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RS485:BUART:tx_fifo_empty\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              !\UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\UART_RS485:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=Net_6020, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = Net_6020 (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RS485:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_RS485:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_1\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_0\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_state_3\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + \UART_RS485:BUART:rx_state_2_split\
        );
        Output = \UART_RS485:BUART:rx_state_2\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_count_2\ * !\UART_RS485:BUART:rx_count_1\ * 
              !\UART_RS485:BUART:rx_count_0\
        );
        Output = \UART_RS485:BUART:rx_bitclk_enable\ (fanout=10)

    MacroCell: Name=\UART_RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
        );
        Output = \UART_RS485:BUART:rx_status_1\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_break_detect\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_break_detect\ (fanout=5)

    MacroCell: Name=\UART_RS485:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:ld_ident\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              \SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:tx_status_1\
        );
        Output = \SD:SPI0:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\SD:SPI0:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              \SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * \SD:SPI0:BSPIM:count_2\ * 
              \SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:tx_status_1\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\SD:SPI0:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:tx_status_1\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=\SD:Net_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\ * 
              !\SD:Net_1\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:Net_1\
        );
        Output = \SD:Net_1\ (fanout=2)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp_reg\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\
            + !\SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SD:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\SD:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\SD:SPI0:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
        );
        Output = \SD:SPI0:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \SD:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * \SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:ld_ident\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\SD:SPI0:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:cnt_enable\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:cnt_enable\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:cnt_enable\
        );
        Output = \SD:SPI0:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\SD:Net_22\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * \SD:Net_22\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:Net_22\ (fanout=2)

    MacroCell: Name=\BLINK_05HZ:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLINK_05HZ:PWMUDB:control_7\ * Net_3925
        );
        Output = \BLINK_05HZ:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_5579, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_eq\
            + \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_less\
        );
        Output = Net_5579 (fanout=2)

    MacroCell: Name=\BLINK_25HZ:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5930 * \BLINK_25HZ:PWMUDB:control_7\
        );
        Output = \BLINK_25HZ:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_7667, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_eq\
            + \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_less\
        );
        Output = Net_7667 (fanout=1)

    MacroCell: Name=Net_3426, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = Net_3426 (fanout=17)

    MacroCell: Name=Net_3376, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_3376 (fanout=21)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_last\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\
        );
        Output = \COUNTER_ENC:CounterUDB:prevCompare\ (fanout=2)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_4\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_3\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_2\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_1\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              !\SD:SPI0:BSPIM:count_0\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\ * \SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              \SD:SPI0:BSPIM:mosi_from_dp\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3376
        );
        Output = \COUNTER_ENC:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\PWM_MOTORS_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12024) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14276
        );
        Output = \PWM_MOTORS_1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_9969, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_12024) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS_1:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_1:PWMUDB:cmp1_eq\
            + \PWM_MOTORS_1:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_1:PWMUDB:cmp1_less\
        );
        Output = Net_9969 (fanout=2)

    MacroCell: Name=Net_10345, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_12024) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS_1:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_1:PWMUDB:cmp2_eq\
            + \PWM_MOTORS_1:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_1:PWMUDB:cmp2_less\
        );
        Output = Net_10345 (fanout=2)

    MacroCell: Name=\PWM_MOTORS_9:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12024) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12026
        );
        Output = \PWM_MOTORS_9:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_12022, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_12024) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS_9:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_9:PWMUDB:cmp1_eq\
            + \PWM_MOTORS_9:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_9:PWMUDB:cmp1_less\
        );
        Output = Net_12022 (fanout=2)

    MacroCell: Name=Net_12032, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_12024) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS_9:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_9:PWMUDB:cmp2_eq\
            + \PWM_MOTORS_9:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_9:PWMUDB:cmp2_less\
        );
        Output = Net_12032 (fanout=2)

    MacroCell: Name=\PWM_MOTORS_7:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12024) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11960
        );
        Output = \PWM_MOTORS_7:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_11956, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_12024) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS_7:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_7:PWMUDB:cmp1_eq\
            + \PWM_MOTORS_7:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_7:PWMUDB:cmp1_less\
        );
        Output = Net_11956 (fanout=2)

    MacroCell: Name=Net_11966, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_12024) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS_7:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_7:PWMUDB:cmp2_eq\
            + \PWM_MOTORS_7:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_7:PWMUDB:cmp2_less\
        );
        Output = Net_11966 (fanout=2)

    MacroCell: Name=\PWM_MOTORS_5:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12024) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11904
        );
        Output = \PWM_MOTORS_5:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_11900, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_12024) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS_5:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_5:PWMUDB:cmp1_eq\
            + \PWM_MOTORS_5:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_5:PWMUDB:cmp1_less\
        );
        Output = Net_11900 (fanout=2)

    MacroCell: Name=Net_11910, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_12024) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS_5:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_5:PWMUDB:cmp2_eq\
            + \PWM_MOTORS_5:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_5:PWMUDB:cmp2_less\
        );
        Output = Net_11910 (fanout=2)

    MacroCell: Name=\PWM_MOTORS_3:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12024) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11858
        );
        Output = \PWM_MOTORS_3:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_11854, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_12024) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS_3:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_3:PWMUDB:cmp1_eq\
            + \PWM_MOTORS_3:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_3:PWMUDB:cmp1_less\
        );
        Output = Net_11854 (fanout=2)

    MacroCell: Name=Net_11864, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_12024) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS_3:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_3:PWMUDB:cmp2_eq\
            + \PWM_MOTORS_3:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_3:PWMUDB:cmp2_less\
        );
        Output = Net_11864 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_RS485:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_RS485:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_0 => \UART_RS485:BUART:counter_load_not\ ,
            ce0_reg => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_RS485:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\ ,
            route_si => Net_6196_SYNCOUT ,
            f0_load => \UART_RS485:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SD:SPI0:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SD:Net_19\ ,
            cs_addr_2 => \SD:SPI0:BSPIM:state_2\ ,
            cs_addr_1 => \SD:SPI0:BSPIM:state_1\ ,
            cs_addr_0 => \SD:SPI0:BSPIM:state_0\ ,
            route_si => \SD:Net_16\ ,
            f1_load => \SD:SPI0:BSPIM:load_rx_data\ ,
            so_comb => \SD:SPI0:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SD:SPI0:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SD:SPI0:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SD:SPI0:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SD:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_6987 ,
            cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
            chain_out => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_6987 ,
            cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
            ce0_comb => \BLINK_05HZ:PWMUDB:cmp1_eq\ ,
            cl0_comb => \BLINK_05HZ:PWMUDB:cmp1_less\ ,
            z0_comb => \BLINK_05HZ:PWMUDB:tc_i\ ,
            chain_in => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_6987 ,
            cs_addr_2 => \BLINK_25HZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \BLINK_25HZ:PWMUDB:runmode_enable\ ,
            ce0_comb => \BLINK_25HZ:PWMUDB:cmp1_eq\ ,
            cl0_comb => \BLINK_25HZ:PWMUDB:cmp1_less\ ,
            z0_comb => \BLINK_25HZ:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_3505 ,
            f1_load => Net_3426 ,
            chain_out => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry0\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Next in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_3505 ,
            f1_load => Net_3426 ,
            chain_in => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry1\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_3505 ,
            f1_load => Net_3426 ,
            chain_in => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_3505 ,
            f1_load => Net_3426 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_3506 ,
            f1_load => Net_3426 ,
            chain_out => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry0\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Next in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_3506 ,
            f1_load => Net_3426 ,
            chain_in => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry1\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_3506 ,
            f1_load => Net_3426 ,
            chain_in => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_3506 ,
            f1_load => Net_3426 ,
            so_comb => Net_3505 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_1060_SYNCOUT ,
            f1_load => Net_3426 ,
            chain_out => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry0\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Next in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_1060_SYNCOUT ,
            f1_load => Net_3426 ,
            chain_in => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry1\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_1060_SYNCOUT ,
            f1_load => Net_3426 ,
            chain_in => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_1060_SYNCOUT ,
            f1_load => Net_3426 ,
            so_comb => Net_3506 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \COUNTER_ENC:CounterUDB:count_enable\ ,
            cs_addr_0 => \COUNTER_ENC:CounterUDB:reload\ ,
            ce0_comb => \COUNTER_ENC:CounterUDB:per_equal\ ,
            z0_comb => \COUNTER_ENC:CounterUDB:status_1\ ,
            ce1_comb => \COUNTER_ENC:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \COUNTER_ENC:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \COUNTER_ENC:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_MOTORS_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_12024 ,
            cs_addr_2 => \PWM_MOTORS_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTORS_1:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_MOTORS_1:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_MOTORS_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_MOTORS_1:PWMUDB:tc_i\ ,
            ce1_comb => \PWM_MOTORS_1:PWMUDB:cmp2_eq\ ,
            cl1_comb => \PWM_MOTORS_1:PWMUDB:cmp2_less\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_MOTORS_9:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_12024 ,
            cs_addr_2 => \PWM_MOTORS_9:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTORS_9:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_MOTORS_9:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_MOTORS_9:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_MOTORS_9:PWMUDB:tc_i\ ,
            ce1_comb => \PWM_MOTORS_9:PWMUDB:cmp2_eq\ ,
            cl1_comb => \PWM_MOTORS_9:PWMUDB:cmp2_less\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_MOTORS_7:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_12024 ,
            cs_addr_2 => \PWM_MOTORS_7:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTORS_7:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_MOTORS_7:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_MOTORS_7:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_MOTORS_7:PWMUDB:tc_i\ ,
            ce1_comb => \PWM_MOTORS_7:PWMUDB:cmp2_eq\ ,
            cl1_comb => \PWM_MOTORS_7:PWMUDB:cmp2_less\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_MOTORS_5:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_12024 ,
            cs_addr_2 => \PWM_MOTORS_5:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTORS_5:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_MOTORS_5:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_MOTORS_5:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_MOTORS_5:PWMUDB:tc_i\ ,
            ce1_comb => \PWM_MOTORS_5:PWMUDB:cmp2_eq\ ,
            cl1_comb => \PWM_MOTORS_5:PWMUDB:cmp2_less\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_MOTORS_3:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_12024 ,
            cs_addr_2 => \PWM_MOTORS_3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTORS_3:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_MOTORS_3:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_MOTORS_3:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_MOTORS_3:PWMUDB:tc_i\ ,
            ce1_comb => \PWM_MOTORS_3:PWMUDB:cmp2_eq\ ,
            cl1_comb => \PWM_MOTORS_3:PWMUDB:cmp2_less\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\FF_STATUS:sts:sts_reg\
        PORT MAP (
            status_0 => cy_srff_1 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_RS485:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_124 ,
            status_3 => \UART_RS485:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_RS485:BUART:tx_status_2\ ,
            status_1 => \UART_RS485:BUART:tx_fifo_empty\ ,
            status_0 => \UART_RS485:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RS485:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_124 ,
            status_5 => \UART_RS485:BUART:rx_status_5\ ,
            status_4 => \UART_RS485:BUART:rx_status_4\ ,
            status_3 => \UART_RS485:BUART:rx_status_3\ ,
            status_1 => \UART_RS485:BUART:rx_status_1\ ,
            interrupt => Net_6117 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SD:SPI0:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SD:Net_19\ ,
            status_4 => \SD:SPI0:BSPIM:tx_status_4\ ,
            status_3 => \SD:SPI0:BSPIM:load_rx_data\ ,
            status_2 => \SD:SPI0:BSPIM:tx_status_2\ ,
            status_1 => \SD:SPI0:BSPIM:tx_status_1\ ,
            status_0 => \SD:SPI0:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SD:SPI0:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SD:Net_19\ ,
            status_6 => \SD:SPI0:BSPIM:rx_status_6\ ,
            status_5 => \SD:SPI0:BSPIM:rx_status_5\ ,
            status_4 => \SD:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SHIFTREG_ENC_1:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_1:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_1:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_1:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_1:bSR:status_3\ ,
            status_1 => Net_3426 ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)

    statusicell: Name =\SHIFTREG_ENC_2:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_2:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_2:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_2:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_2:bSR:status_3\ ,
            status_1 => Net_3426 ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)

    statusicell: Name =\SHIFTREG_ENC_3:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_3:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_3:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_3:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_3:bSR:status_3\ ,
            status_1 => Net_3426 ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)

    statusicell: Name =\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_8907 ,
            clock => Net_1308 ,
            status_6 => \COUNTER_ENC:CounterUDB:status_6\ ,
            status_5 => \COUNTER_ENC:CounterUDB:status_5\ ,
            status_2 => \COUNTER_ENC:CounterUDB:status_2\ ,
            status_1 => \COUNTER_ENC:CounterUDB:status_1\ ,
            status_0 => \COUNTER_ENC:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =MISO_ENCODER(0)_SYNC
        PORT MAP (
            in => Net_1060 ,
            out => Net_1060_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =RS485_RX(0)_SYNC
        PORT MAP (
            in => Net_6196 ,
            out => Net_6196_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_3264 ,
            out => Net_3240 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\MOTOR_ON_OFF_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_ON_OFF_1:control_7\ ,
            control_6 => \MOTOR_ON_OFF_1:control_6\ ,
            control_5 => \MOTOR_ON_OFF_1:control_5\ ,
            control_4 => \MOTOR_ON_OFF_1:control_4\ ,
            control_3 => \MOTOR_ON_OFF_1:control_3\ ,
            control_2 => \MOTOR_ON_OFF_1:control_2\ ,
            control_1 => \MOTOR_ON_OFF_1:control_1\ ,
            control_0 => Net_14276 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\RESET_FF:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RESET_FF:control_7\ ,
            control_6 => \RESET_FF:control_6\ ,
            control_5 => \RESET_FF:control_5\ ,
            control_4 => \RESET_FF:control_4\ ,
            control_3 => \RESET_FF:control_3\ ,
            control_2 => \RESET_FF:control_2\ ,
            control_1 => \RESET_FF:control_1\ ,
            control_0 => Net_3334 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BLINK_05HZ:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_6987 ,
            control_7 => \BLINK_05HZ:PWMUDB:control_7\ ,
            control_6 => \BLINK_05HZ:PWMUDB:control_6\ ,
            control_5 => \BLINK_05HZ:PWMUDB:control_5\ ,
            control_4 => \BLINK_05HZ:PWMUDB:control_4\ ,
            control_3 => \BLINK_05HZ:PWMUDB:control_3\ ,
            control_2 => \BLINK_05HZ:PWMUDB:control_2\ ,
            control_1 => \BLINK_05HZ:PWMUDB:control_1\ ,
            control_0 => \BLINK_05HZ:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LED_CTRL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_CTRL:control_7\ ,
            control_6 => \LED_CTRL:control_6\ ,
            control_5 => \LED_CTRL:control_5\ ,
            control_4 => \LED_CTRL:control_4\ ,
            control_3 => \LED_CTRL:control_3\ ,
            control_2 => \LED_CTRL:control_2\ ,
            control_1 => Net_7694 ,
            control_0 => Net_7450 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BLINK_CTRL_EN:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \BLINK_CTRL_EN:control_7\ ,
            control_6 => \BLINK_CTRL_EN:control_6\ ,
            control_5 => \BLINK_CTRL_EN:control_5\ ,
            control_4 => \BLINK_CTRL_EN:control_4\ ,
            control_3 => \BLINK_CTRL_EN:control_3\ ,
            control_2 => \BLINK_CTRL_EN:control_2\ ,
            control_1 => Net_5930 ,
            control_0 => Net_3925 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BLINK_25HZ:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_6987 ,
            control_7 => \BLINK_25HZ:PWMUDB:control_7\ ,
            control_6 => \BLINK_25HZ:PWMUDB:control_6\ ,
            control_5 => \BLINK_25HZ:PWMUDB:control_5\ ,
            control_4 => \BLINK_25HZ:PWMUDB:control_4\ ,
            control_3 => \BLINK_25HZ:PWMUDB:control_3\ ,
            control_2 => \BLINK_25HZ:PWMUDB:control_2\ ,
            control_1 => \BLINK_25HZ:PWMUDB:control_1\ ,
            control_0 => \BLINK_25HZ:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Chip_Select_ENCODER_LINE:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Chip_Select_ENCODER_LINE:control_7\ ,
            control_6 => \Chip_Select_ENCODER_LINE:control_6\ ,
            control_5 => \Chip_Select_ENCODER_LINE:control_5\ ,
            control_4 => \Chip_Select_ENCODER_LINE:control_4\ ,
            control_3 => \Chip_Select_ENCODER_LINE:control_3\ ,
            control_2 => \Chip_Select_ENCODER_LINE:control_2\ ,
            control_1 => \Chip_Select_ENCODER_LINE:control_1\ ,
            control_0 => Net_7981 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\RESET_COUNTERS:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RESET_COUNTERS:control_7\ ,
            control_6 => \RESET_COUNTERS:control_6\ ,
            control_5 => \RESET_COUNTERS:control_5\ ,
            control_4 => \RESET_COUNTERS:control_4\ ,
            control_3 => \RESET_COUNTERS:control_3\ ,
            control_2 => \RESET_COUNTERS:control_2\ ,
            control_1 => \RESET_COUNTERS:control_1\ ,
            control_0 => Net_8907 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_1:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_1:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_1:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_1:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_1:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_1:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_1:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)

    controlcell: Name =\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_2:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_2:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_2:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_2:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_2:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_2:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_2:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)

    controlcell: Name =\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_3:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_3:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_3:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_3:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_3:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_3:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_3:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)

    controlcell: Name =\COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \COUNTER_ENC:CounterUDB:control_7\ ,
            control_6 => \COUNTER_ENC:CounterUDB:control_6\ ,
            control_5 => \COUNTER_ENC:CounterUDB:control_5\ ,
            control_4 => \COUNTER_ENC:CounterUDB:control_4\ ,
            control_3 => \COUNTER_ENC:CounterUDB:control_3\ ,
            control_2 => \COUNTER_ENC:CounterUDB:control_2\ ,
            control_1 => \COUNTER_ENC:CounterUDB:control_1\ ,
            control_0 => \COUNTER_ENC:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\MY_TIMER_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MY_TIMER_REG:control_7\ ,
            control_6 => \MY_TIMER_REG:control_6\ ,
            control_5 => \MY_TIMER_REG:control_5\ ,
            control_4 => \MY_TIMER_REG:control_4\ ,
            control_3 => \MY_TIMER_REG:control_3\ ,
            control_2 => \MY_TIMER_REG:control_2\ ,
            control_1 => \MY_TIMER_REG:control_1\ ,
            control_0 => Net_4386 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MOTOR_ON_OFF_9:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_ON_OFF_9:control_7\ ,
            control_6 => \MOTOR_ON_OFF_9:control_6\ ,
            control_5 => \MOTOR_ON_OFF_9:control_5\ ,
            control_4 => \MOTOR_ON_OFF_9:control_4\ ,
            control_3 => \MOTOR_ON_OFF_9:control_3\ ,
            control_2 => \MOTOR_ON_OFF_9:control_2\ ,
            control_1 => \MOTOR_ON_OFF_9:control_1\ ,
            control_0 => Net_12026 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MOTOR_ON_OFF_7:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_ON_OFF_7:control_7\ ,
            control_6 => \MOTOR_ON_OFF_7:control_6\ ,
            control_5 => \MOTOR_ON_OFF_7:control_5\ ,
            control_4 => \MOTOR_ON_OFF_7:control_4\ ,
            control_3 => \MOTOR_ON_OFF_7:control_3\ ,
            control_2 => \MOTOR_ON_OFF_7:control_2\ ,
            control_1 => \MOTOR_ON_OFF_7:control_1\ ,
            control_0 => Net_11960 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MOTOR_ON_OFF_5:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_ON_OFF_5:control_7\ ,
            control_6 => \MOTOR_ON_OFF_5:control_6\ ,
            control_5 => \MOTOR_ON_OFF_5:control_5\ ,
            control_4 => \MOTOR_ON_OFF_5:control_4\ ,
            control_3 => \MOTOR_ON_OFF_5:control_3\ ,
            control_2 => \MOTOR_ON_OFF_5:control_2\ ,
            control_1 => \MOTOR_ON_OFF_5:control_1\ ,
            control_0 => Net_11904 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MOTOR_ON_OFF_3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_ON_OFF_3:control_7\ ,
            control_6 => \MOTOR_ON_OFF_3:control_6\ ,
            control_5 => \MOTOR_ON_OFF_3:control_5\ ,
            control_4 => \MOTOR_ON_OFF_3:control_4\ ,
            control_3 => \MOTOR_ON_OFF_3:control_3\ ,
            control_2 => \MOTOR_ON_OFF_3:control_2\ ,
            control_1 => \MOTOR_ON_OFF_3:control_1\ ,
            control_0 => Net_11858 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_RS485:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_124 ,
            load => \UART_RS485:BUART:rx_counter_load\ ,
            count_6 => \UART_RS485:BUART:rx_count_6\ ,
            count_5 => \UART_RS485:BUART:rx_count_5\ ,
            count_4 => \UART_RS485:BUART:rx_count_4\ ,
            count_3 => \UART_RS485:BUART:rx_count_3\ ,
            count_2 => \UART_RS485:BUART:rx_count_2\ ,
            count_1 => \UART_RS485:BUART:rx_count_1\ ,
            count_0 => \UART_RS485:BUART:rx_count_0\ ,
            tc => \UART_RS485:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1101001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SD:SPI0:BSPIM:BitCounter\
        PORT MAP (
            clock => \SD:Net_19\ ,
            enable => \SD:SPI0:BSPIM:cnt_enable\ ,
            count_6 => \SD:SPI0:BSPIM:count_6\ ,
            count_5 => \SD:SPI0:BSPIM:count_5\ ,
            count_4 => \SD:SPI0:BSPIM:count_4\ ,
            count_3 => \SD:SPI0:BSPIM:count_3\ ,
            count_2 => \SD:SPI0:BSPIM:count_2\ ,
            count_1 => \SD:SPI0:BSPIM:count_1\ ,
            count_0 => \SD:SPI0:BSPIM:count_0\ ,
            tc => \SD:SPI0:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_RS485:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_RS485_RX
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_CYCLES
        PORT MAP (
            interrupt => Net_345 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   39 :    9 :   48 : 81.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :   87 :  105 :  192 : 45.31 %
  Unique P-terms              :  148 :  236 :  384 : 38.54 %
  Total P-terms               :  170 :      :      :        
  Datapath Cells              :   25 :   -1 :   24 : 104.17 %
  Status Cells                :   12 :   12 :   24 : 50.00 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    8 :      :      :        
    Sync Cells (x3)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :   19 :    5 :   24 : 79.17 %
    Control Registers         :   17 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.280ms
Tech Mapping phase: Elapsed time ==> 0s.350ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.225ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 0s.680ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 0s.680ms
Fitter phase: Elapsed time ==> 0s.000ms
Dependency generation phase: Elapsed time ==> 0s.025ms
Cleanup phase: Elapsed time ==> 0s.000ms
