{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 10:48:01 2017 " "Info: Processing started: Sat May 27 10:48:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HamsterBall -c HamsterBall " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HamsterBall -c HamsterBall" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HamsterBall.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file HamsterBall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HamsterBall-arc " "Info: Found design unit 1: HamsterBall-arc" {  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HamsterBall " "Info: Found entity 1: HamsterBall" {  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behave " "Info: Found design unit 1: controller-behave" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/controller.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/controller.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Keyboard.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard-rtl " "Info: Found design unit 1: Keyboard-rtl" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Info: Found entity 1: Keyboard" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-behave " "Info: Found design unit 1: seg7-behave" {  } { { "seg7.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/seg7.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Info: Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/seg7.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_640480.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file VGA_640480.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga640480-behavior " "Info: Found design unit 1: vga640480-behavior" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga640480 " "Info: Found entity 1: vga640480" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-SYN " "Info: Found design unit 1: ball-SYN" {  } { { "ball.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/ball.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Info: Found entity 1: ball" {  } { { "ball.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/ball.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymap.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mymap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mymap-SYN " "Info: Found design unit 1: mymap-SYN" {  } { { "mymap.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/mymap.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mymap " "Info: Found entity 1: mymap" {  } { { "mymap.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/mymap.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "HamsterBall " "Info: Elaborating entity \"HamsterBall\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg HamsterBall.vhd(7) " "Warning (10541): VHDL Signal Declaration warning at HamsterBall.vhd(7): used implicit default value for signal \"seg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segf HamsterBall.vhd(7) " "Warning (10541): VHDL Signal Declaration warning at HamsterBall.vhd(7): used implicit default value for signal \"segf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "breako HamsterBall.vhd(7) " "Warning (10541): VHDL Signal Declaration warning at HamsterBall.vhd(7): used implicit default value for signal \"breako\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "f0o HamsterBall.vhd(7) " "Warning (10541): VHDL Signal Declaration warning at HamsterBall.vhd(7): used implicit default value for signal \"f0o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "do HamsterBall.vhd(7) " "Warning (10541): VHDL Signal Declaration warning at HamsterBall.vhd(7): used implicit default value for signal \"do\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga640480 vga640480:u1 " "Info: Elaborating entity \"vga640480\" for hierarchy \"vga640480:u1\"" {  } { { "HamsterBall.vhd" "u1" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vector_x VGA_640480.vhd(262) " "Warning (10492): VHDL Process Statement warning at VGA_640480.vhd(262): signal \"vector_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vector_y VGA_640480.vhd(262) " "Warning (10492): VHDL Process Statement warning at VGA_640480.vhd(262): signal \"vector_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymap mymap:u2 " "Info: Elaborating entity \"mymap\" for hierarchy \"mymap:u2\"" {  } { { "HamsterBall.vhd" "u2" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mymap:u2\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mymap:u2\|altsyncram:altsyncram_component\"" {  } { { "mymap.vhd" "altsyncram_component" { Text "//Mac/Home/Desktop/HamsterBall/mymap.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mymap:u2\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"mymap:u2\|altsyncram:altsyncram_component\"" {  } { { "mymap.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/mymap.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mymap:u2\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"mymap:u2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./map&mif/map-256.mif " "Info: Parameter \"init_file\" = \"./map&mif/map-256.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Info: Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Info: Parameter \"widthad_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Info: Parameter \"width_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mymap.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/mymap.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6u71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6u71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6u71 " "Info: Found entity 1: altsyncram_6u71" {  } { { "db/altsyncram_6u71.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/altsyncram_6u71.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6u71 mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated " "Info: Elaborating entity \"altsyncram_6u71\" for hierarchy \"mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ppa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_ppa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ppa " "Info: Found entity 1: decode_ppa" {  } { { "db/decode_ppa.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/decode_ppa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ppa mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|decode_ppa:deep_decode " "Info: Elaborating entity \"decode_ppa\" for hierarchy \"mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|decode_ppa:deep_decode\"" {  } { { "db/altsyncram_6u71.tdf" "deep_decode" { Text "//Mac/Home/Desktop/HamsterBall/db/altsyncram_6u71.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_akb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_akb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_akb " "Info: Found entity 1: mux_akb" {  } { { "db/mux_akb.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/mux_akb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_akb mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|mux_akb:mux2 " "Info: Elaborating entity \"mux_akb\" for hierarchy \"mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|mux_akb:mux2\"" {  } { { "db/altsyncram_6u71.tdf" "mux2" { Text "//Mac/Home/Desktop/HamsterBall/db/altsyncram_6u71.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:u5 " "Info: Elaborating entity \"ball\" for hierarchy \"ball:u5\"" {  } { { "HamsterBall.vhd" "u5" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ball:u5\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ball:u5\|altsyncram:altsyncram_component\"" {  } { { "ball.vhd" "altsyncram_component" { Text "//Mac/Home/Desktop/HamsterBall/ball.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ball:u5\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ball:u5\|altsyncram:altsyncram_component\"" {  } { { "ball.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/ball.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball:u5\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ball:u5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./map&mif/ball.mif " "Info: Parameter \"init_file\" = \"./map&mif/ball.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info: Parameter \"width_a\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ball.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/ball.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ef81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ef81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ef81 " "Info: Found entity 1: altsyncram_ef81" {  } { { "db/altsyncram_ef81.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/altsyncram_ef81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ef81 ball:u5\|altsyncram:altsyncram_component\|altsyncram_ef81:auto_generated " "Info: Elaborating entity \"altsyncram_ef81\" for hierarchy \"ball:u5\|altsyncram:altsyncram_component\|altsyncram_ef81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:u6 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:u6\"" {  } { { "HamsterBall.vhd" "u6" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard controller:u6\|Keyboard:u0 " "Info: Elaborating entity \"Keyboard\" for hierarchy \"controller:u6\|Keyboard:u0\"" {  } { { "controller.vhd" "u0" { Text "//Mac/Home/Desktop/HamsterBall/controller.vhd" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[0\] Keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[0\]\" at Keyboard.vhd(31)" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[1\] Keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[1\]\" at Keyboard.vhd(31)" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[2\] Keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[2\]\" at Keyboard.vhd(31)" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[3\] Keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[3\]\" at Keyboard.vhd(31)" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[4\] Keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[4\]\" at Keyboard.vhd(31)" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[5\] Keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[5\]\" at Keyboard.vhd(31)" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[6\] Keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[6\]\" at Keyboard.vhd(31)" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[7\] Keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[7\]\" at Keyboard.vhd(31)" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 26 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg GND " "Warning (13410): Pin \"seg\" is stuck at GND" {  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segf GND " "Warning (13410): Pin \"segf\" is stuck at GND" {  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "breako GND " "Warning (13410): Pin \"breako\" is stuck at GND" {  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "f0o GND " "Warning (13410): Pin \"f0o\" is stuck at GND" {  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "do GND " "Warning (13410): Pin \"do\" is stuck at GND" {  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga640480:u1\|startx\[2\] Low " "Critical Warning: Register vga640480:u1\|startx\[2\] will power up to Low" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 78 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga640480:u1\|startx\[3\] Low " "Critical Warning: Register vga640480:u1\|startx\[3\] will power up to Low" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 78 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga640480:u1\|startx\[5\] Low " "Critical Warning: Register vga640480:u1\|startx\[5\] will power up to Low" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 78 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga640480:u1\|starty\[2\] Low " "Critical Warning: Register vga640480:u1\|starty\[2\] will power up to Low" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 98 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga640480:u1\|starty\[3\] Low " "Critical Warning: Register vga640480:u1\|starty\[3\] will power up to Low" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 98 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga640480:u1\|starty\[5\] Low " "Critical Warning: Register vga640480:u1\|starty\[5\] will power up to Low" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 98 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga640480:u1\|starty\[8\] Low " "Critical Warning: Register vga640480:u1\|starty\[8\] will power up to Low" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 98 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga640480:u1\|starty\[7\] Low " "Critical Warning: Register vga640480:u1\|starty\[7\] will power up to Low" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 98 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga640480:u1\|starty\[6\] Low " "Critical Warning: Register vga640480:u1\|starty\[6\] will power up to Low" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 98 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga640480:u1\|starty\[9\] Low " "Critical Warning: Register vga640480:u1\|starty\[9\] will power up to Low" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 98 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga640480:u1\|startx\[6\] Low " "Critical Warning: Register vga640480:u1\|startx\[6\] will power up to Low" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 78 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga640480:u1\|startx\[7\] Low " "Critical Warning: Register vga640480:u1\|startx\[7\] will power up to Low" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 78 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga640480:u1\|startx\[8\] Low " "Critical Warning: Register vga640480:u1\|startx\[8\] will power up to Low" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 78 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga640480:u1\|startx\[9\] Low " "Critical Warning: Register vga640480:u1\|startx\[9\] will power up to Low" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 78 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga640480:u1\|startx\[10\] Low " "Critical Warning: Register vga640480:u1\|startx\[10\] will power up to Low" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 78 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga640480:u1\|starty\[10\] Low " "Critical Warning: Register vga640480:u1\|starty\[10\] will power up to Low" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 98 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "691 " "Info: Implemented 691 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "524 " "Info: Implemented 524 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "147 " "Info: Implemented 147 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 10:48:07 2017 " "Info: Processing ended: Sat May 27 10:48:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 10:48:08 2017 " "Info: Processing started: Sat May 27 10:48:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HamsterBall -c HamsterBall " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off HamsterBall -c HamsterBall" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "HamsterBall EP2C70F672C8 " "Info: Selected device EP2C70F672C8 for design \"HamsterBall\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Info: Device EP2C35F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Info: Device EP2C35F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Info: Device EP2C50F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Info: Device EP2C50F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Info: Device EP2C70F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_0 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk_0 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|clk1 " "Info: Destination node vga640480:u1\|clk1" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 32 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|clk1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkf " "Info: Destination node clkf" {  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkf } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clk_0 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_0" } } } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga640480:u1\|clk  " "Info: Automatically promoted node vga640480:u1\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|clkv " "Info: Destination node vga640480:u1\|clkv" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|clkv } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|clk~0 " "Info: Destination node vga640480:u1\|clk~0" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|clk~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkf  " "Info: Automatically promoted node clkf " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:u6\|Keyboard:u0\|fok " "Info: Destination node controller:u6\|Keyboard:u0\|fok" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 17 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:u6|Keyboard:u0|fok } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkf~0 " "Info: Destination node clkf~0" {  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkf~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkf } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga640480:u1\|clkv  " "Info: Automatically promoted node vga640480:u1\|clkv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|clkv~7 " "Info: Destination node vga640480:u1\|clkv~7" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|clkv~7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|clkv } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:u6\|Keyboard:u0\|fok  " "Info: Automatically promoted node controller:u6\|Keyboard:u0\|fok " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 17 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:u6|Keyboard:u0|fok } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[0\] " "Warning: Node \"seg0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[1\] " "Warning: Node \"seg0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[2\] " "Warning: Node \"seg0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[3\] " "Warning: Node \"seg0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[4\] " "Warning: Node \"seg0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[5\] " "Warning: Node \"seg0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[6\] " "Warning: Node \"seg0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[0\] " "Warning: Node \"seg1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[1\] " "Warning: Node \"seg1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[2\] " "Warning: Node \"seg1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[3\] " "Warning: Node \"seg1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[4\] " "Warning: Node \"seg1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[5\] " "Warning: Node \"seg1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[6\] " "Warning: Node \"seg1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register controller:u6\|vXout\[0\] register vga640480:u1\|startx\[9\] -7.893 ns " "Info: Slack time is -7.893 ns between source register \"controller:u6\|vXout\[0\]\" and destination register \"vga640480:u1\|startx\[9\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-2.274 ns + Largest register register " "Info: + Largest register to register requirement is -2.274 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 10.223 ns   Shortest register " "Info:   Shortest clock path from clock \"clk_0\" to destination register is 10.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_0 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.255 ns) + CELL(0.970 ns) 4.079 ns vga640480:u1\|clk1 2 REG Unassigned 2 " "Info: 2: + IC(2.255 ns) + CELL(0.970 ns) = 4.079 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.225 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 5.482 ns vga640480:u1\|clk 3 REG Unassigned 3 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 5.482 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.627 ns) + CELL(0.000 ns) 8.109 ns vga640480:u1\|clk~clkctrl 4 COMB Unassigned 2034 " "Info: 4: + IC(2.627 ns) + CELL(0.000 ns) = 8.109 ns; Loc. = Unassigned; Fanout = 2034; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 10.223 ns vga640480:u1\|startx\[9\] 5 REG Unassigned 9 " "Info: 5: + IC(1.448 ns) + CELL(0.666 ns) = 10.223 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'vga640480:u1\|startx\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { vga640480:u1|clk~clkctrl vga640480:u1|startx[9] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.460 ns ( 33.85 % ) " "Info: Total cell delay = 3.460 ns ( 33.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.763 ns ( 66.15 % ) " "Info: Total interconnect delay = 6.763 ns ( 66.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 10.223 ns   Longest register " "Info:   Longest clock path from clock \"clk_0\" to destination register is 10.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_0 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.255 ns) + CELL(0.970 ns) 4.079 ns vga640480:u1\|clk1 2 REG Unassigned 2 " "Info: 2: + IC(2.255 ns) + CELL(0.970 ns) = 4.079 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.225 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 5.482 ns vga640480:u1\|clk 3 REG Unassigned 3 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 5.482 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.627 ns) + CELL(0.000 ns) 8.109 ns vga640480:u1\|clk~clkctrl 4 COMB Unassigned 2034 " "Info: 4: + IC(2.627 ns) + CELL(0.000 ns) = 8.109 ns; Loc. = Unassigned; Fanout = 2034; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 10.223 ns vga640480:u1\|startx\[9\] 5 REG Unassigned 9 " "Info: 5: + IC(1.448 ns) + CELL(0.666 ns) = 10.223 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'vga640480:u1\|startx\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { vga640480:u1|clk~clkctrl vga640480:u1|startx[9] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.460 ns ( 33.85 % ) " "Info: Total cell delay = 3.460 ns ( 33.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.763 ns ( 66.15 % ) " "Info: Total interconnect delay = 6.763 ns ( 66.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 13.233 ns   Shortest register " "Info:   Shortest clock path from clock \"clk_0\" to source register is 13.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_0 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.255 ns) + CELL(0.970 ns) 4.079 ns vga640480:u1\|clk1 2 REG Unassigned 2 " "Info: 2: + IC(2.255 ns) + CELL(0.970 ns) = 4.079 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.225 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 5.482 ns vga640480:u1\|clk 3 REG Unassigned 3 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 5.482 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.232 ns) + CELL(0.970 ns) 8.684 ns vga640480:u1\|clkv 4 REG Unassigned 2 " "Info: 4: + IC(2.232 ns) + CELL(0.970 ns) = 8.684 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga640480:u1\|clkv'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.202 ns" { vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.435 ns) + CELL(0.000 ns) 11.119 ns vga640480:u1\|clkv~clkctrl 5 COMB Unassigned 18 " "Info: 5: + IC(2.435 ns) + CELL(0.000 ns) = 11.119 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'vga640480:u1\|clkv~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.435 ns" { vga640480:u1|clkv vga640480:u1|clkv~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 13.233 ns controller:u6\|vXout\[0\] 6 REG Unassigned 4 " "Info: 6: + IC(1.448 ns) + CELL(0.666 ns) = 13.233 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'controller:u6\|vXout\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { vga640480:u1|clkv~clkctrl controller:u6|vXout[0] } "NODE_NAME" } } { "controller.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/controller.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.430 ns ( 33.48 % ) " "Info: Total cell delay = 4.430 ns ( 33.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.803 ns ( 66.52 % ) " "Info: Total interconnect delay = 8.803 ns ( 66.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 13.233 ns   Longest register " "Info:   Longest clock path from clock \"clk_0\" to source register is 13.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_0 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.255 ns) + CELL(0.970 ns) 4.079 ns vga640480:u1\|clk1 2 REG Unassigned 2 " "Info: 2: + IC(2.255 ns) + CELL(0.970 ns) = 4.079 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.225 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 5.482 ns vga640480:u1\|clk 3 REG Unassigned 3 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 5.482 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.232 ns) + CELL(0.970 ns) 8.684 ns vga640480:u1\|clkv 4 REG Unassigned 2 " "Info: 4: + IC(2.232 ns) + CELL(0.970 ns) = 8.684 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga640480:u1\|clkv'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.202 ns" { vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.435 ns) + CELL(0.000 ns) 11.119 ns vga640480:u1\|clkv~clkctrl 5 COMB Unassigned 18 " "Info: 5: + IC(2.435 ns) + CELL(0.000 ns) = 11.119 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'vga640480:u1\|clkv~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.435 ns" { vga640480:u1|clkv vga640480:u1|clkv~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 13.233 ns controller:u6\|vXout\[0\] 6 REG Unassigned 4 " "Info: 6: + IC(1.448 ns) + CELL(0.666 ns) = 13.233 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'controller:u6\|vXout\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { vga640480:u1|clkv~clkctrl controller:u6|vXout[0] } "NODE_NAME" } } { "controller.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/controller.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.430 ns ( 33.48 % ) " "Info: Total cell delay = 4.430 ns ( 33.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.803 ns ( 66.52 % ) " "Info: Total interconnect delay = 8.803 ns ( 66.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/controller.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 78 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.619 ns - Longest register register " "Info: - Longest register to register delay is 5.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:u6\|vXout\[0\] 1 REG Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'controller:u6\|vXout\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:u6|vXout[0] } "NODE_NAME" } } { "controller.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/controller.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.621 ns) 1.576 ns vga640480:u1\|Add0~1 2 COMB Unassigned 2 " "Info: 2: + IC(0.955 ns) + CELL(0.621 ns) = 1.576 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga640480:u1\|Add0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { controller:u6|vXout[0] vga640480:u1|Add0~1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.662 ns vga640480:u1\|Add0~3 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.662 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga640480:u1\|Add0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add0~1 vga640480:u1|Add0~3 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.748 ns vga640480:u1\|Add0~5 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.748 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga640480:u1\|Add0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add0~3 vga640480:u1|Add0~5 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.834 ns vga640480:u1\|Add0~7 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.834 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga640480:u1\|Add0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add0~5 vga640480:u1|Add0~7 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.920 ns vga640480:u1\|Add0~9 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.920 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga640480:u1\|Add0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add0~7 vga640480:u1|Add0~9 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.006 ns vga640480:u1\|Add0~11 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.006 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga640480:u1\|Add0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add0~9 vga640480:u1|Add0~11 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.092 ns vga640480:u1\|Add0~13 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.092 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga640480:u1\|Add0~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add0~11 vga640480:u1|Add0~13 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.178 ns vga640480:u1\|Add0~15 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.178 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga640480:u1\|Add0~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add0~13 vga640480:u1|Add0~15 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.264 ns vga640480:u1\|Add0~17 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.264 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga640480:u1\|Add0~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add0~15 vga640480:u1|Add0~17 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.770 ns vga640480:u1\|Add0~18 11 COMB Unassigned 1 " "Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 2.770 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga640480:u1\|Add0~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga640480:u1|Add0~17 vga640480:u1|Add0~18 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.623 ns) 3.887 ns vga640480:u1\|startx~47 12 COMB Unassigned 2 " "Info: 12: + IC(0.494 ns) + CELL(0.623 ns) = 3.887 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga640480:u1\|startx~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { vga640480:u1|Add0~18 vga640480:u1|startx~47 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 4.699 ns vga640480:u1\|startx~48 13 COMB Unassigned 1 " "Info: 13: + IC(0.442 ns) + CELL(0.370 ns) = 4.699 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga640480:u1\|startx~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga640480:u1|startx~47 vga640480:u1|startx~48 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 5.511 ns vga640480:u1\|startx~49 14 COMB Unassigned 1 " "Info: 14: + IC(0.606 ns) + CELL(0.206 ns) = 5.511 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga640480:u1\|startx~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga640480:u1|startx~48 vga640480:u1|startx~49 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.619 ns vga640480:u1\|startx\[9\] 15 REG Unassigned 9 " "Info: 15: + IC(0.000 ns) + CELL(0.108 ns) = 5.619 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'vga640480:u1\|startx\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { vga640480:u1|startx~49 vga640480:u1|startx[9] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.122 ns ( 55.56 % ) " "Info: Total cell delay = 3.122 ns ( 55.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.497 ns ( 44.44 % ) " "Info: Total interconnect delay = 2.497 ns ( 44.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.619 ns" { controller:u6|vXout[0] vga640480:u1|Add0~1 vga640480:u1|Add0~3 vga640480:u1|Add0~5 vga640480:u1|Add0~7 vga640480:u1|Add0~9 vga640480:u1|Add0~11 vga640480:u1|Add0~13 vga640480:u1|Add0~15 vga640480:u1|Add0~17 vga640480:u1|Add0~18 vga640480:u1|startx~47 vga640480:u1|startx~48 vga640480:u1|startx~49 vga640480:u1|startx[9] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.619 ns" { controller:u6|vXout[0] vga640480:u1|Add0~1 vga640480:u1|Add0~3 vga640480:u1|Add0~5 vga640480:u1|Add0~7 vga640480:u1|Add0~9 vga640480:u1|Add0~11 vga640480:u1|Add0~13 vga640480:u1|Add0~15 vga640480:u1|Add0~17 vga640480:u1|Add0~18 vga640480:u1|startx~47 vga640480:u1|startx~48 vga640480:u1|startx~49 vga640480:u1|startx[9] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.619 ns register register " "Info: Estimated most critical path is register to register delay of 5.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:u6\|vXout\[0\] 1 REG LAB_X62_Y27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X62_Y27; Fanout = 4; REG Node = 'controller:u6\|vXout\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:u6|vXout[0] } "NODE_NAME" } } { "controller.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/controller.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.621 ns) 1.576 ns vga640480:u1\|Add0~1 2 COMB LAB_X61_Y27 2 " "Info: 2: + IC(0.955 ns) + CELL(0.621 ns) = 1.576 ns; Loc. = LAB_X61_Y27; Fanout = 2; COMB Node = 'vga640480:u1\|Add0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { controller:u6|vXout[0] vga640480:u1|Add0~1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.662 ns vga640480:u1\|Add0~3 3 COMB LAB_X61_Y27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.662 ns; Loc. = LAB_X61_Y27; Fanout = 2; COMB Node = 'vga640480:u1\|Add0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add0~1 vga640480:u1|Add0~3 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.748 ns vga640480:u1\|Add0~5 4 COMB LAB_X61_Y27 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.748 ns; Loc. = LAB_X61_Y27; Fanout = 2; COMB Node = 'vga640480:u1\|Add0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add0~3 vga640480:u1|Add0~5 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.834 ns vga640480:u1\|Add0~7 5 COMB LAB_X61_Y27 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.834 ns; Loc. = LAB_X61_Y27; Fanout = 2; COMB Node = 'vga640480:u1\|Add0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add0~5 vga640480:u1|Add0~7 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.920 ns vga640480:u1\|Add0~9 6 COMB LAB_X61_Y27 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.920 ns; Loc. = LAB_X61_Y27; Fanout = 2; COMB Node = 'vga640480:u1\|Add0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add0~7 vga640480:u1|Add0~9 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.006 ns vga640480:u1\|Add0~11 7 COMB LAB_X61_Y27 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.006 ns; Loc. = LAB_X61_Y27; Fanout = 2; COMB Node = 'vga640480:u1\|Add0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add0~9 vga640480:u1|Add0~11 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.092 ns vga640480:u1\|Add0~13 8 COMB LAB_X61_Y27 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.092 ns; Loc. = LAB_X61_Y27; Fanout = 2; COMB Node = 'vga640480:u1\|Add0~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add0~11 vga640480:u1|Add0~13 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.178 ns vga640480:u1\|Add0~15 9 COMB LAB_X61_Y27 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.178 ns; Loc. = LAB_X61_Y27; Fanout = 2; COMB Node = 'vga640480:u1\|Add0~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add0~13 vga640480:u1|Add0~15 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.264 ns vga640480:u1\|Add0~17 10 COMB LAB_X61_Y27 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.264 ns; Loc. = LAB_X61_Y27; Fanout = 2; COMB Node = 'vga640480:u1\|Add0~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add0~15 vga640480:u1|Add0~17 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.770 ns vga640480:u1\|Add0~18 11 COMB LAB_X61_Y27 1 " "Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 2.770 ns; Loc. = LAB_X61_Y27; Fanout = 1; COMB Node = 'vga640480:u1\|Add0~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga640480:u1|Add0~17 vga640480:u1|Add0~18 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.623 ns) 3.887 ns vga640480:u1\|startx~47 12 COMB LAB_X62_Y27 2 " "Info: 12: + IC(0.494 ns) + CELL(0.623 ns) = 3.887 ns; Loc. = LAB_X62_Y27; Fanout = 2; COMB Node = 'vga640480:u1\|startx~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { vga640480:u1|Add0~18 vga640480:u1|startx~47 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 4.699 ns vga640480:u1\|startx~48 13 COMB LAB_X62_Y27 1 " "Info: 13: + IC(0.442 ns) + CELL(0.370 ns) = 4.699 ns; Loc. = LAB_X62_Y27; Fanout = 1; COMB Node = 'vga640480:u1\|startx~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga640480:u1|startx~47 vga640480:u1|startx~48 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 5.511 ns vga640480:u1\|startx~49 14 COMB LAB_X62_Y27 1 " "Info: 14: + IC(0.606 ns) + CELL(0.206 ns) = 5.511 ns; Loc. = LAB_X62_Y27; Fanout = 1; COMB Node = 'vga640480:u1\|startx~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga640480:u1|startx~48 vga640480:u1|startx~49 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.619 ns vga640480:u1\|startx\[9\] 15 REG LAB_X62_Y27 9 " "Info: 15: + IC(0.000 ns) + CELL(0.108 ns) = 5.619 ns; Loc. = LAB_X62_Y27; Fanout = 9; REG Node = 'vga640480:u1\|startx\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { vga640480:u1|startx~49 vga640480:u1|startx[9] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.122 ns ( 55.56 % ) " "Info: Total cell delay = 3.122 ns ( 55.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.497 ns ( 44.44 % ) " "Info: Total interconnect delay = 2.497 ns ( 44.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.619 ns" { controller:u6|vXout[0] vga640480:u1|Add0~1 vga640480:u1|Add0~3 vga640480:u1|Add0~5 vga640480:u1|Add0~7 vga640480:u1|Add0~9 vga640480:u1|Add0~11 vga640480:u1|Add0~13 vga640480:u1|Add0~15 vga640480:u1|Add0~17 vga640480:u1|Add0~18 vga640480:u1|startx~47 vga640480:u1|startx~48 vga640480:u1|startx~49 vga640480:u1|startx[9] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X48_Y13 X59_Y25 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hs 0 " "Info: Pin \"hs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vs 0 " "Info: Pin \"vs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg 0 " "Info: Pin \"seg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segf 0 " "Info: Pin \"segf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "breako 0 " "Info: Pin \"breako\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f0o 0 " "Info: Pin \"f0o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "do 0 " "Info: Pin \"do\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[0\] 0 " "Info: Pin \"r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[1\] 0 " "Info: Pin \"r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[2\] 0 " "Info: Pin \"r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[0\] 0 " "Info: Pin \"g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[1\] 0 " "Info: Pin \"g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[2\] 0 " "Info: Pin \"g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[0\] 0 " "Info: Pin \"b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[1\] 0 " "Info: Pin \"b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[2\] 0 " "Info: Pin \"b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "5 " "Warning: Following 5 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg GND " "Info: Pin seg has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg" } } } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "segf GND " "Info: Pin segf has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { segf } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "segf" } } } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { segf } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "breako GND " "Info: Pin breako has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { breako } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "breako" } } } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { breako } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "f0o GND " "Info: Pin f0o has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { f0o } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "f0o" } } } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { f0o } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "do GND " "Info: Pin do has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { do } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "do" } } } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { do } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//Mac/Home/Desktop/HamsterBall/HamsterBall.fit.smsg " "Info: Generated suppressed messages file //Mac/Home/Desktop/HamsterBall/HamsterBall.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Info: Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 10:48:20 2017 " "Info: Processing ended: Sat May 27 10:48:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 10:48:21 2017 " "Info: Processing started: Sat May 27 10:48:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HamsterBall -c HamsterBall " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off HamsterBall -c HamsterBall" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Info: Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 10:48:26 2017 " "Info: Processing ended: Sat May 27 10:48:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 10:48:27 2017 " "Info: Processing started: Sat May 27 10:48:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HamsterBall -c HamsterBall --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HamsterBall -c HamsterBall --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_0 " "Info: Assuming node \"clk_0\" is an undefined clock" {  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clkf " "Info: Detected ripple clock \"clkf\" as buffer" {  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkf" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:u6\|Keyboard:u0\|fok " "Info: Detected ripple clock \"controller:u6\|Keyboard:u0\|fok\" as buffer" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 17 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:u6\|Keyboard:u0\|fok" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clkv " "Info: Detected ripple clock \"vga640480:u1\|clkv\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clkv" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clk1 " "Info: Detected ripple clock \"vga640480:u1\|clk1\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 32 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clk " "Info: Detected ripple clock \"vga640480:u1\|clk\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_0 register mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|out_address_reg_a\[0\] register vga640480:u1\|g1\[1\] 123.66 MHz 8.087 ns Internal " "Info: Clock \"clk_0\" has Internal fmax of 123.66 MHz between source register \"mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|out_address_reg_a\[0\]\" and destination register \"vga640480:u1\|g1\[1\]\" (period= 8.087 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.818 ns + Longest register register " "Info: + Longest register to register delay is 7.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|out_address_reg_a\[0\] 1 REG LCFF_X59_Y25_N1 59 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y25_N1; Fanout = 59; REG Node = 'mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|out_address_reg_a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] } "NODE_NAME" } } { "db/altsyncram_6u71.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/altsyncram_6u71.tdf" 39 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.615 ns) 2.566 ns mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|mux_akb:mux2\|_~1314 2 COMB LCCOMB_X59_Y25_N24 1 " "Info: 2: + IC(1.951 ns) + CELL(0.615 ns) = 2.566 ns; Loc. = LCCOMB_X59_Y25_N24; Fanout = 1; COMB Node = 'mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|mux_akb:mux2\|_~1314'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.566 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1314 } "NODE_NAME" } } { "db/altsyncram_6u71.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/altsyncram_6u71.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.206 ns) 3.436 ns mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|mux_akb:mux2\|_~1315 3 COMB LCCOMB_X58_Y25_N30 1 " "Info: 3: + IC(0.664 ns) + CELL(0.206 ns) = 3.436 ns; Loc. = LCCOMB_X58_Y25_N30; Fanout = 1; COMB Node = 'mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|mux_akb:mux2\|_~1315'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1314 mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1315 } "NODE_NAME" } } { "db/altsyncram_6u71.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/altsyncram_6u71.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.615 ns) 4.649 ns mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|mux_akb:mux2\|result_node\[4\]~50 4 COMB LCCOMB_X57_Y25_N6 1 " "Info: 4: + IC(0.598 ns) + CELL(0.615 ns) = 4.649 ns; Loc. = LCCOMB_X57_Y25_N6; Fanout = 1; COMB Node = 'mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|mux_akb:mux2\|result_node\[4\]~50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1315 mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~50 } "NODE_NAME" } } { "db/mux_akb.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/mux_akb.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.319 ns) 6.017 ns mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|mux_akb:mux2\|result_node\[4\]~57 5 COMB LCCOMB_X56_Y25_N22 1 " "Info: 5: + IC(1.049 ns) + CELL(0.319 ns) = 6.017 ns; Loc. = LCCOMB_X56_Y25_N22; Fanout = 1; COMB Node = 'mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|mux_akb:mux2\|result_node\[4\]~57'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~50 mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~57 } "NODE_NAME" } } { "db/mux_akb.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/mux_akb.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.624 ns) 7.710 ns vga640480:u1\|g1\[1\]~14 6 COMB LCCOMB_X57_Y24_N16 1 " "Info: 6: + IC(1.069 ns) + CELL(0.624 ns) = 7.710 ns; Loc. = LCCOMB_X57_Y24_N16; Fanout = 1; COMB Node = 'vga640480:u1\|g1\[1\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~57 vga640480:u1|g1[1]~14 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.818 ns vga640480:u1\|g1\[1\] 7 REG LCFF_X57_Y24_N17 1 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 7.818 ns; Loc. = LCFF_X57_Y24_N17; Fanout = 1; REG Node = 'vga640480:u1\|g1\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { vga640480:u1|g1[1]~14 vga640480:u1|g1[1] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 31.81 % ) " "Info: Total cell delay = 2.487 ns ( 31.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.331 ns ( 68.19 % ) " "Info: Total interconnect delay = 5.331 ns ( 68.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.818 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1314 mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1315 mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~50 mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~57 vga640480:u1|g1[1]~14 vga640480:u1|g1[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.818 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1314 {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1315 {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~50 {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~57 {} vga640480:u1|g1[1]~14 {} vga640480:u1|g1[1] {} } { 0.000ns 1.951ns 0.664ns 0.598ns 1.049ns 1.069ns 0.000ns } { 0.000ns 0.615ns 0.206ns 0.615ns 0.319ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 11.465 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_0\" to destination register is 11.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.970 ns) 4.626 ns vga640480:u1\|clk1 2 REG LCFF_X48_Y29_N7 2 " "Info: 2: + IC(2.556 ns) + CELL(0.970 ns) = 4.626 ns; Loc. = LCFF_X48_Y29_N7; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.526 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 5.981 ns vga640480:u1\|clk 3 REG LCFF_X48_Y29_N17 3 " "Info: 3: + IC(0.385 ns) + CELL(0.970 ns) = 5.981 ns; Loc. = LCFF_X48_Y29_N17; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.379 ns) + CELL(0.000 ns) 9.360 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G11 2034 " "Info: 4: + IC(3.379 ns) + CELL(0.000 ns) = 9.360 ns; Loc. = CLKCTRL_G11; Fanout = 2034; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.379 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.666 ns) 11.465 ns vga640480:u1\|g1\[1\] 5 REG LCFF_X57_Y24_N17 1 " "Info: 5: + IC(1.439 ns) + CELL(0.666 ns) = 11.465 ns; Loc. = LCFF_X57_Y24_N17; Fanout = 1; REG Node = 'vga640480:u1\|g1\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { vga640480:u1|clk~clkctrl vga640480:u1|g1[1] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 32.32 % ) " "Info: Total cell delay = 3.706 ns ( 32.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.759 ns ( 67.68 % ) " "Info: Total interconnect delay = 7.759 ns ( 67.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.465 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|g1[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.465 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|g1[1] {} } { 0.000ns 0.000ns 2.556ns 0.385ns 3.379ns 1.439ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 11.470 ns - Longest register " "Info: - Longest clock path from clock \"clk_0\" to source register is 11.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.970 ns) 4.626 ns vga640480:u1\|clk1 2 REG LCFF_X48_Y29_N7 2 " "Info: 2: + IC(2.556 ns) + CELL(0.970 ns) = 4.626 ns; Loc. = LCFF_X48_Y29_N7; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.526 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 5.981 ns vga640480:u1\|clk 3 REG LCFF_X48_Y29_N17 3 " "Info: 3: + IC(0.385 ns) + CELL(0.970 ns) = 5.981 ns; Loc. = LCFF_X48_Y29_N17; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.379 ns) + CELL(0.000 ns) 9.360 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G11 2034 " "Info: 4: + IC(3.379 ns) + CELL(0.000 ns) = 9.360 ns; Loc. = CLKCTRL_G11; Fanout = 2034; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.379 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.666 ns) 11.470 ns mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|out_address_reg_a\[0\] 5 REG LCFF_X59_Y25_N1 59 " "Info: 5: + IC(1.444 ns) + CELL(0.666 ns) = 11.470 ns; Loc. = LCFF_X59_Y25_N1; Fanout = 59; REG Node = 'mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|out_address_reg_a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { vga640480:u1|clk~clkctrl mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] } "NODE_NAME" } } { "db/altsyncram_6u71.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/altsyncram_6u71.tdf" 39 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 32.31 % ) " "Info: Total cell delay = 3.706 ns ( 32.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.764 ns ( 67.69 % ) " "Info: Total interconnect delay = 7.764 ns ( 67.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.470 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.470 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] {} } { 0.000ns 0.000ns 2.556ns 0.385ns 3.379ns 1.444ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.465 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|g1[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.465 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|g1[1] {} } { 0.000ns 0.000ns 2.556ns 0.385ns 3.379ns 1.439ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.470 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.470 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] {} } { 0.000ns 0.000ns 2.556ns 0.385ns 3.379ns 1.444ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/altsyncram_6u71.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/altsyncram_6u71.tdf" 39 19 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.818 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1314 mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1315 mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~50 mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~57 vga640480:u1|g1[1]~14 vga640480:u1|g1[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.818 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1314 {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1315 {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~50 {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~57 {} vga640480:u1|g1[1]~14 {} vga640480:u1|g1[1] {} } { 0.000ns 1.951ns 0.664ns 0.598ns 1.049ns 1.069ns 0.000ns } { 0.000ns 0.615ns 0.206ns 0.615ns 0.319ns 0.624ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.465 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|g1[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.465 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|g1[1] {} } { 0.000ns 0.000ns 2.556ns 0.385ns 3.379ns 1.439ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.470 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.470 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] {} } { 0.000ns 0.000ns 2.556ns 0.385ns 3.379ns 1.444ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_0 22 " "Warning: Circuit may not operate. Detected 22 non-operational path(s) clocked by clock \"clk_0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "controller:u6\|Keyboard:u0\|code\[1\] controller:u6\|Keyboard:u0\|key\[3\] clk_0 1.386 ns " "Info: Found hold time violation between source  pin or register \"controller:u6\|Keyboard:u0\|code\[1\]\" and destination pin or register \"controller:u6\|Keyboard:u0\|key\[3\]\" for clock \"clk_0\" (Hold time is 1.386 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.848 ns + Largest " "Info: + Largest clock skew is 2.848 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 12.110 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to destination register is 12.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.970 ns) 4.626 ns clkf 2 REG LCFF_X48_Y29_N1 3 " "Info: 2: + IC(2.556 ns) + CELL(0.970 ns) = 4.626 ns; Loc. = LCFF_X48_Y29_N1; Fanout = 3; REG Node = 'clkf'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.526 ns" { clk_0 clkf } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.970 ns) 7.638 ns controller:u6\|Keyboard:u0\|fok 3 REG LCFF_X56_Y26_N25 1 " "Info: 3: + IC(2.042 ns) + CELL(0.970 ns) = 7.638 ns; Loc. = LCFF_X56_Y26_N25; Fanout = 1; REG Node = 'controller:u6\|Keyboard:u0\|fok'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { clkf controller:u6|Keyboard:u0|fok } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.365 ns) + CELL(0.000 ns) 10.003 ns controller:u6\|Keyboard:u0\|fok~clkctrl 4 COMB CLKCTRL_G5 5 " "Info: 4: + IC(2.365 ns) + CELL(0.000 ns) = 10.003 ns; Loc. = CLKCTRL_G5; Fanout = 5; COMB Node = 'controller:u6\|Keyboard:u0\|fok~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { controller:u6|Keyboard:u0|fok controller:u6|Keyboard:u0|fok~clkctrl } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.666 ns) 12.110 ns controller:u6\|Keyboard:u0\|key\[3\] 5 REG LCFF_X58_Y26_N17 3 " "Info: 5: + IC(1.441 ns) + CELL(0.666 ns) = 12.110 ns; Loc. = LCFF_X58_Y26_N17; Fanout = 3; REG Node = 'controller:u6\|Keyboard:u0\|key\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { controller:u6|Keyboard:u0|fok~clkctrl controller:u6|Keyboard:u0|key[3] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 30.60 % ) " "Info: Total cell delay = 3.706 ns ( 30.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.404 ns ( 69.40 % ) " "Info: Total interconnect delay = 8.404 ns ( 69.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.110 ns" { clk_0 clkf controller:u6|Keyboard:u0|fok controller:u6|Keyboard:u0|fok~clkctrl controller:u6|Keyboard:u0|key[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.110 ns" { clk_0 {} clk_0~combout {} clkf {} controller:u6|Keyboard:u0|fok {} controller:u6|Keyboard:u0|fok~clkctrl {} controller:u6|Keyboard:u0|key[3] {} } { 0.000ns 0.000ns 2.556ns 2.042ns 2.365ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 9.262 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_0\" to source register is 9.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.970 ns) 4.626 ns clkf 2 REG LCFF_X48_Y29_N1 3 " "Info: 2: + IC(2.556 ns) + CELL(0.970 ns) = 4.626 ns; Loc. = LCFF_X48_Y29_N1; Fanout = 3; REG Node = 'clkf'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.526 ns" { clk_0 clkf } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.532 ns) + CELL(0.000 ns) 7.158 ns clkf~clkctrl 3 COMB CLKCTRL_G9 24 " "Info: 3: + IC(2.532 ns) + CELL(0.000 ns) = 7.158 ns; Loc. = CLKCTRL_G9; Fanout = 24; COMB Node = 'clkf~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.532 ns" { clkf clkf~clkctrl } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.666 ns) 9.262 ns controller:u6\|Keyboard:u0\|code\[1\] 4 REG LCFF_X57_Y26_N15 6 " "Info: 4: + IC(1.438 ns) + CELL(0.666 ns) = 9.262 ns; Loc. = LCFF_X57_Y26_N15; Fanout = 6; REG Node = 'controller:u6\|Keyboard:u0\|code\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { clkf~clkctrl controller:u6|Keyboard:u0|code[1] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 29.54 % ) " "Info: Total cell delay = 2.736 ns ( 29.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.526 ns ( 70.46 % ) " "Info: Total interconnect delay = 6.526 ns ( 70.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.262 ns" { clk_0 clkf clkf~clkctrl controller:u6|Keyboard:u0|code[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.262 ns" { clk_0 {} clk_0~combout {} clkf {} clkf~clkctrl {} controller:u6|Keyboard:u0|code[1] {} } { 0.000ns 0.000ns 2.556ns 2.532ns 1.438ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.110 ns" { clk_0 clkf controller:u6|Keyboard:u0|fok controller:u6|Keyboard:u0|fok~clkctrl controller:u6|Keyboard:u0|key[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.110 ns" { clk_0 {} clk_0~combout {} clkf {} controller:u6|Keyboard:u0|fok {} controller:u6|Keyboard:u0|fok~clkctrl {} controller:u6|Keyboard:u0|key[3] {} } { 0.000ns 0.000ns 2.556ns 2.042ns 2.365ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.262 ns" { clk_0 clkf clkf~clkctrl controller:u6|Keyboard:u0|code[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.262 ns" { clk_0 {} clk_0~combout {} clkf {} clkf~clkctrl {} controller:u6|Keyboard:u0|code[1] {} } { 0.000ns 0.000ns 2.556ns 2.532ns 1.438ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.464 ns - Shortest register register " "Info: - Shortest register to register delay is 1.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:u6\|Keyboard:u0\|code\[1\] 1 REG LCFF_X57_Y26_N15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y26_N15; Fanout = 6; REG Node = 'controller:u6\|Keyboard:u0\|code\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:u6|Keyboard:u0|code[1] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.651 ns) 1.356 ns controller:u6\|Keyboard:u0\|key\[3\]~1 2 COMB LCCOMB_X58_Y26_N16 1 " "Info: 2: + IC(0.705 ns) + CELL(0.651 ns) = 1.356 ns; Loc. = LCCOMB_X58_Y26_N16; Fanout = 1; COMB Node = 'controller:u6\|Keyboard:u0\|key\[3\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { controller:u6|Keyboard:u0|code[1] controller:u6|Keyboard:u0|key[3]~1 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.464 ns controller:u6\|Keyboard:u0\|key\[3\] 3 REG LCFF_X58_Y26_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.464 ns; Loc. = LCFF_X58_Y26_N17; Fanout = 3; REG Node = 'controller:u6\|Keyboard:u0\|key\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { controller:u6|Keyboard:u0|key[3]~1 controller:u6|Keyboard:u0|key[3] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 51.84 % ) " "Info: Total cell delay = 0.759 ns ( 51.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.705 ns ( 48.16 % ) " "Info: Total interconnect delay = 0.705 ns ( 48.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { controller:u6|Keyboard:u0|code[1] controller:u6|Keyboard:u0|key[3]~1 controller:u6|Keyboard:u0|key[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.464 ns" { controller:u6|Keyboard:u0|code[1] {} controller:u6|Keyboard:u0|key[3]~1 {} controller:u6|Keyboard:u0|key[3] {} } { 0.000ns 0.705ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.110 ns" { clk_0 clkf controller:u6|Keyboard:u0|fok controller:u6|Keyboard:u0|fok~clkctrl controller:u6|Keyboard:u0|key[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.110 ns" { clk_0 {} clk_0~combout {} clkf {} controller:u6|Keyboard:u0|fok {} controller:u6|Keyboard:u0|fok~clkctrl {} controller:u6|Keyboard:u0|key[3] {} } { 0.000ns 0.000ns 2.556ns 2.042ns 2.365ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.262 ns" { clk_0 clkf clkf~clkctrl controller:u6|Keyboard:u0|code[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.262 ns" { clk_0 {} clk_0~combout {} clkf {} clkf~clkctrl {} controller:u6|Keyboard:u0|code[1] {} } { 0.000ns 0.000ns 2.556ns 2.532ns 1.438ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { controller:u6|Keyboard:u0|code[1] controller:u6|Keyboard:u0|key[3]~1 controller:u6|Keyboard:u0|key[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.464 ns" { controller:u6|Keyboard:u0|code[1] {} controller:u6|Keyboard:u0|key[3]~1 {} controller:u6|Keyboard:u0|key[3] {} } { 0.000ns 0.705ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vga640480:u1\|clkv reset clk_0 2.945 ns register " "Info: tsu for register \"vga640480:u1\|clkv\" (data pin = \"reset\", clock pin = \"clk_0\") is 2.945 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.768 ns + Longest pin register " "Info: + Longest pin to register delay is 11.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AF4 98 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AF4; Fanout = 98; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.121 ns) + CELL(0.604 ns) 10.669 ns vga640480:u1\|clkv~6 2 COMB LCCOMB_X66_Y26_N18 1 " "Info: 2: + IC(9.121 ns) + CELL(0.604 ns) = 10.669 ns; Loc. = LCCOMB_X66_Y26_N18; Fanout = 1; COMB Node = 'vga640480:u1\|clkv~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.725 ns" { reset vga640480:u1|clkv~6 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 11.660 ns vga640480:u1\|clkv~7 3 COMB LCCOMB_X66_Y26_N30 1 " "Info: 3: + IC(0.367 ns) + CELL(0.624 ns) = 11.660 ns; Loc. = LCCOMB_X66_Y26_N30; Fanout = 1; COMB Node = 'vga640480:u1\|clkv~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { vga640480:u1|clkv~6 vga640480:u1|clkv~7 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.768 ns vga640480:u1\|clkv 4 REG LCFF_X66_Y26_N31 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 11.768 ns; Loc. = LCFF_X66_Y26_N31; Fanout = 2; REG Node = 'vga640480:u1\|clkv'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { vga640480:u1|clkv~7 vga640480:u1|clkv } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.280 ns ( 19.37 % ) " "Info: Total cell delay = 2.280 ns ( 19.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.488 ns ( 80.63 % ) " "Info: Total interconnect delay = 9.488 ns ( 80.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.768 ns" { reset vga640480:u1|clkv~6 vga640480:u1|clkv~7 vga640480:u1|clkv } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.768 ns" { reset {} reset~combout {} vga640480:u1|clkv~6 {} vga640480:u1|clkv~7 {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 9.121ns 0.367ns 0.000ns } { 0.000ns 0.944ns 0.604ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 8.783 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_0\" to destination register is 8.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.970 ns) 4.626 ns vga640480:u1\|clk1 2 REG LCFF_X48_Y29_N7 2 " "Info: 2: + IC(2.556 ns) + CELL(0.970 ns) = 4.626 ns; Loc. = LCFF_X48_Y29_N7; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.526 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 5.981 ns vga640480:u1\|clk 3 REG LCFF_X48_Y29_N17 3 " "Info: 3: + IC(0.385 ns) + CELL(0.970 ns) = 5.981 ns; Loc. = LCFF_X48_Y29_N17; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.136 ns) + CELL(0.666 ns) 8.783 ns vga640480:u1\|clkv 4 REG LCFF_X66_Y26_N31 2 " "Info: 4: + IC(2.136 ns) + CELL(0.666 ns) = 8.783 ns; Loc. = LCFF_X66_Y26_N31; Fanout = 2; REG Node = 'vga640480:u1\|clkv'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 42.20 % ) " "Info: Total cell delay = 3.706 ns ( 42.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.077 ns ( 57.80 % ) " "Info: Total interconnect delay = 5.077 ns ( 57.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.783 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.783 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 2.556ns 0.385ns 2.136ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.768 ns" { reset vga640480:u1|clkv~6 vga640480:u1|clkv~7 vga640480:u1|clkv } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.768 ns" { reset {} reset~combout {} vga640480:u1|clkv~6 {} vga640480:u1|clkv~7 {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 9.121ns 0.367ns 0.000ns } { 0.000ns 0.944ns 0.604ns 0.624ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.783 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.783 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 2.556ns 0.385ns 2.136ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_0 g\[2\] vga640480:u1\|vector_x\[5\] 26.630 ns register " "Info: tco from clock \"clk_0\" to destination pin \"g\[2\]\" through register \"vga640480:u1\|vector_x\[5\]\" is 26.630 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 11.477 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to source register is 11.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.970 ns) 4.626 ns vga640480:u1\|clk1 2 REG LCFF_X48_Y29_N7 2 " "Info: 2: + IC(2.556 ns) + CELL(0.970 ns) = 4.626 ns; Loc. = LCFF_X48_Y29_N7; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.526 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 5.981 ns vga640480:u1\|clk 3 REG LCFF_X48_Y29_N17 3 " "Info: 3: + IC(0.385 ns) + CELL(0.970 ns) = 5.981 ns; Loc. = LCFF_X48_Y29_N17; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.379 ns) + CELL(0.000 ns) 9.360 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G11 2034 " "Info: 4: + IC(3.379 ns) + CELL(0.000 ns) = 9.360 ns; Loc. = CLKCTRL_G11; Fanout = 2034; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.379 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.666 ns) 11.477 ns vga640480:u1\|vector_x\[5\] 5 REG LCFF_X67_Y27_N1 10 " "Info: 5: + IC(1.451 ns) + CELL(0.666 ns) = 11.477 ns; Loc. = LCFF_X67_Y27_N1; Fanout = 10; REG Node = 'vga640480:u1\|vector_x\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.117 ns" { vga640480:u1|clk~clkctrl vga640480:u1|vector_x[5] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 32.29 % ) " "Info: Total cell delay = 3.706 ns ( 32.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.771 ns ( 67.71 % ) " "Info: Total interconnect delay = 7.771 ns ( 67.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.477 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_x[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.477 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_x[5] {} } { 0.000ns 0.000ns 2.556ns 0.385ns 3.379ns 1.451ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.849 ns + Longest register pin " "Info: + Longest register to pin delay is 14.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga640480:u1\|vector_x\[5\] 1 REG LCFF_X67_Y27_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X67_Y27_N1; Fanout = 10; REG Node = 'vga640480:u1\|vector_x\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|vector_x[5] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.544 ns) 1.004 ns vga640480:u1\|Equal4~0 2 COMB LCCOMB_X67_Y27_N26 3 " "Info: 2: + IC(0.460 ns) + CELL(0.544 ns) = 1.004 ns; Loc. = LCCOMB_X67_Y27_N26; Fanout = 3; COMB Node = 'vga640480:u1\|Equal4~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { vga640480:u1|vector_x[5] vga640480:u1|Equal4~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.370 ns) 2.826 ns vga640480:u1\|clkv~2 3 COMB LCCOMB_X66_Y26_N12 10 " "Info: 3: + IC(1.452 ns) + CELL(0.370 ns) = 2.826 ns; Loc. = LCCOMB_X66_Y26_N12; Fanout = 10; COMB Node = 'vga640480:u1\|clkv~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { vga640480:u1|Equal4~0 vga640480:u1|clkv~2 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.316 ns) + CELL(0.606 ns) 5.748 ns vga640480:u1\|g\[2\]~5 4 COMB LCCOMB_X56_Y24_N26 1 " "Info: 4: + IC(2.316 ns) + CELL(0.606 ns) = 5.748 ns; Loc. = LCCOMB_X56_Y24_N26; Fanout = 1; COMB Node = 'vga640480:u1\|g\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.922 ns" { vga640480:u1|clkv~2 vga640480:u1|g[2]~5 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.065 ns) + CELL(3.036 ns) 14.849 ns g\[2\] 5 PIN PIN_T3 0 " "Info: 5: + IC(6.065 ns) + CELL(3.036 ns) = 14.849 ns; Loc. = PIN_T3; Fanout = 0; PIN Node = 'g\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.101 ns" { vga640480:u1|g[2]~5 g[2] } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.556 ns ( 30.68 % ) " "Info: Total cell delay = 4.556 ns ( 30.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.293 ns ( 69.32 % ) " "Info: Total interconnect delay = 10.293 ns ( 69.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.849 ns" { vga640480:u1|vector_x[5] vga640480:u1|Equal4~0 vga640480:u1|clkv~2 vga640480:u1|g[2]~5 g[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.849 ns" { vga640480:u1|vector_x[5] {} vga640480:u1|Equal4~0 {} vga640480:u1|clkv~2 {} vga640480:u1|g[2]~5 {} g[2] {} } { 0.000ns 0.460ns 1.452ns 2.316ns 6.065ns } { 0.000ns 0.544ns 0.370ns 0.606ns 3.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.477 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_x[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.477 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_x[5] {} } { 0.000ns 0.000ns 2.556ns 0.385ns 3.379ns 1.451ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.849 ns" { vga640480:u1|vector_x[5] vga640480:u1|Equal4~0 vga640480:u1|clkv~2 vga640480:u1|g[2]~5 g[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.849 ns" { vga640480:u1|vector_x[5] {} vga640480:u1|Equal4~0 {} vga640480:u1|clkv~2 {} vga640480:u1|g[2]~5 {} g[2] {} } { 0.000ns 0.460ns 1.452ns 2.316ns 6.065ns } { 0.000ns 0.544ns 0.370ns 0.606ns 3.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "controller:u6\|vXout\[0\] reset clk_0 2.882 ns register " "Info: th for register \"controller:u6\|vXout\[0\]\" (data pin = \"reset\", clock pin = \"clk_0\") is 2.882 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 13.311 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to destination register is 13.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.970 ns) 4.626 ns vga640480:u1\|clk1 2 REG LCFF_X48_Y29_N7 2 " "Info: 2: + IC(2.556 ns) + CELL(0.970 ns) = 4.626 ns; Loc. = LCFF_X48_Y29_N7; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.526 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 5.981 ns vga640480:u1\|clk 3 REG LCFF_X48_Y29_N17 3 " "Info: 3: + IC(0.385 ns) + CELL(0.970 ns) = 5.981 ns; Loc. = LCFF_X48_Y29_N17; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.136 ns) + CELL(0.970 ns) 9.087 ns vga640480:u1\|clkv 4 REG LCFF_X66_Y26_N31 2 " "Info: 4: + IC(2.136 ns) + CELL(0.970 ns) = 9.087 ns; Loc. = LCFF_X66_Y26_N31; Fanout = 2; REG Node = 'vga640480:u1\|clkv'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.106 ns" { vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.114 ns) + CELL(0.000 ns) 11.201 ns vga640480:u1\|clkv~clkctrl 5 COMB CLKCTRL_G7 18 " "Info: 5: + IC(2.114 ns) + CELL(0.000 ns) = 11.201 ns; Loc. = CLKCTRL_G7; Fanout = 18; COMB Node = 'vga640480:u1\|clkv~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { vga640480:u1|clkv vga640480:u1|clkv~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.666 ns) 13.311 ns controller:u6\|vXout\[0\] 6 REG LCFF_X62_Y27_N3 4 " "Info: 6: + IC(1.444 ns) + CELL(0.666 ns) = 13.311 ns; Loc. = LCFF_X62_Y27_N3; Fanout = 4; REG Node = 'controller:u6\|vXout\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { vga640480:u1|clkv~clkctrl controller:u6|vXout[0] } "NODE_NAME" } } { "controller.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/controller.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.676 ns ( 35.13 % ) " "Info: Total cell delay = 4.676 ns ( 35.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.635 ns ( 64.87 % ) " "Info: Total interconnect delay = 8.635 ns ( 64.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.311 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv vga640480:u1|clkv~clkctrl controller:u6|vXout[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.311 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} vga640480:u1|clkv~clkctrl {} controller:u6|vXout[0] {} } { 0.000ns 0.000ns 2.556ns 0.385ns 2.136ns 2.114ns 1.444ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/controller.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.735 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AF4 98 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AF4; Fanout = 98; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.936 ns) + CELL(0.855 ns) 10.735 ns controller:u6\|vXout\[0\] 2 REG LCFF_X62_Y27_N3 4 " "Info: 2: + IC(8.936 ns) + CELL(0.855 ns) = 10.735 ns; Loc. = LCFF_X62_Y27_N3; Fanout = 4; REG Node = 'controller:u6\|vXout\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.791 ns" { reset controller:u6|vXout[0] } "NODE_NAME" } } { "controller.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/controller.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.799 ns ( 16.76 % ) " "Info: Total cell delay = 1.799 ns ( 16.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.936 ns ( 83.24 % ) " "Info: Total interconnect delay = 8.936 ns ( 83.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.735 ns" { reset controller:u6|vXout[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.735 ns" { reset {} reset~combout {} controller:u6|vXout[0] {} } { 0.000ns 0.000ns 8.936ns } { 0.000ns 0.944ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.311 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv vga640480:u1|clkv~clkctrl controller:u6|vXout[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.311 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} vga640480:u1|clkv~clkctrl {} controller:u6|vXout[0] {} } { 0.000ns 0.000ns 2.556ns 0.385ns 2.136ns 2.114ns 1.444ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.735 ns" { reset controller:u6|vXout[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.735 ns" { reset {} reset~combout {} controller:u6|vXout[0] {} } { 0.000ns 0.000ns 8.936ns } { 0.000ns 0.944ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 10:48:28 2017 " "Info: Processing ended: Sat May 27 10:48:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Info: Quartus II Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
