// Seed: 3200154317
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  localparam id_23 = 1 * 1;
  wire [-1  *  -1 : ""] id_24;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_5,
      id_9,
      id_5,
      id_8,
      id_8,
      id_5,
      id_8,
      id_10,
      id_8,
      id_5,
      id_2,
      id_10,
      id_9,
      id_7,
      id_8,
      id_8,
      id_8,
      id_7,
      id_4,
      id_8
  );
  output wire id_2;
  output reg id_1;
  always @(id_3) begin : LABEL_0
    id_1 <= id_5;
    id_1 <= -1;
  end
  always @(id_4 or posedge id_8) $signed(38);
  ;
endmodule
