# Reading pref.tcl
# do lab2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/colli/OneDrive/Fall23/331/Labs/lab2 {C:/Users/colli/OneDrive/Fall23/331/Labs/lab2/Combination.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:33:44 on Nov 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/colli/OneDrive/Fall23/331/Labs/lab2" C:/Users/colli/OneDrive/Fall23/331/Labs/lab2/Combination.v 
# -- Compiling module Combination
# 
# Top level modules:
# 	Combination
# End time: 05:33:44 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/colli/OneDrive/Fall23/331/Labs/lab2 {C:/Users/colli/OneDrive/Fall23/331/Labs/lab2/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:33:44 on Nov 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/colli/OneDrive/Fall23/331/Labs/lab2" C:/Users/colli/OneDrive/Fall23/331/Labs/lab2/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 05:33:44 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/colli/OneDrive/Fall23/331/Labs/lab2 {C:/Users/colli/OneDrive/Fall23/331/Labs/lab2/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:33:44 on Nov 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/colli/OneDrive/Fall23/331/Labs/lab2" C:/Users/colli/OneDrive/Fall23/331/Labs/lab2/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 05:33:44 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/colli/OneDrive/Fall23/331/Labs/lab2 {C:/Users/colli/OneDrive/Fall23/331/Labs/lab2/Combination_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:33:44 on Nov 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/colli/OneDrive/Fall23/331/Labs/lab2" C:/Users/colli/OneDrive/Fall23/331/Labs/lab2/Combination_tb.v 
# -- Compiling module Combination_tb
# 
# Top level modules:
# 	Combination_tb
# End time: 05:33:44 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Combination_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Combination_tb 
# Start time: 05:33:44 on Nov 27,2023
# Loading work.Combination_tb
# Loading work.Combination
# Loading work.RegisterFile
# Loading work.ALU
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position insertpoint  \
sim:/Combination_tb/dut/alu/Result
restart -f
run
run
run
# End time: 05:50:39 on Nov 27,2023, Elapsed time: 0:16:55
# Errors: 0, Warnings: 0
