{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 27 16:40:07 2014 " "Info: Processing started: Mon Jan 27 16:40:07 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off arinc_825 -c arinc_825 " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off arinc_825 -c arinc_825" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "E:/temp/PCIE/ARINC_825/arinc_825.vwf " "Info: Using vector source file \"E:/temp/PCIE/ARINC_825/arinc_825.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "arinc_825.vwf arinc_825.sim_ori.vwf " "Info: A backup of arinc_825.vwf called arinc_825.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_825\|wr_be_1\[0\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_825\|wr_be_1\[0\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_825\|wr_be_1\[1\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_825\|wr_be_1\[1\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_825\|wr_be_1\[2\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_825\|wr_be_1\[2\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_825\|wr_be_1\[3\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_825\|wr_be_1\[3\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_825\|wr_be_0\[1\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_825\|wr_be_0\[1\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_825\|wr_be_0\[2\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_825\|wr_be_0\[2\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_825\|wr_be_0\[3\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_825\|wr_be_0\[3\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_825\|MISO " "Warning: Can't find signal in vector source file for input pin \"\|arinc_825\|MISO\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_825\|wr_be_0\[0\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_825\|wr_be_0\[0\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Info: Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|arinc_825\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|rdemp_eq_comp_lsb_aeb " "Info: Register: \|arinc_825\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|rdemp_eq_comp_lsb_aeb" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|arinc_825\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|rdemp_eq_comp_msb_aeb " "Info: Register: \|arinc_825\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ten1:auto_generated\|rdemp_eq_comp_msb_aeb" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0}  } {  } 0 0 "Inverted registers were found during simulation" 0 0 "" 0}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     69.93 % " "Info: Simulation coverage is      69.93 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "14680 " "Info: Number of transitions in simulation is 14680" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "arinc_825.vwf " "Info: Vector file arinc_825.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 9 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "150 " "Info: Allocated 150 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 27 16:40:09 2014 " "Info: Processing ended: Mon Jan 27 16:40:09 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
