// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

//
// This file contains Slow Corner delays for the design using part EP3C16F484C6,
// with speed grade 6, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "RAMCore2")
  (DATE "06/08/2024 19:26:05")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_R\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (854:854:854) (880:880:880))
        (IOPATH i o (2080:2080:2080) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_R\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (988:988:988) (993:993:993))
        (IOPATH i o (2050:2050:2050) (1999:1999:1999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_R\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (590:590:590) (628:628:628))
        (IOPATH i o (2080:2080:2080) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_R\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (546:546:546) (579:579:579))
        (IOPATH i o (2060:2060:2060) (2009:2009:2009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_G\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (995:995:995) (996:996:996))
        (IOPATH i o (2090:2090:2090) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_G\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1006:1006:1006) (980:980:980))
        (IOPATH i o (2100:2100:2100) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_G\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1005:1005:1005) (1037:1037:1037))
        (IOPATH i o (2090:2090:2090) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_G\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (548:548:548) (581:581:581))
        (IOPATH i o (2080:2080:2080) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_B\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (576:576:576) (608:608:608))
        (IOPATH i o (2070:2070:2070) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_B\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (813:813:813) (831:831:831))
        (IOPATH i o (2080:2080:2080) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_B\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (551:551:551) (589:589:589))
        (IOPATH i o (2080:2080:2080) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_B\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (588:588:588) (623:623:623))
        (IOPATH i o (2060:2060:2060) (2009:2009:2009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_HS\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (573:573:573) (612:612:612))
        (IOPATH i o (2070:2070:2070) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_VS\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (714:714:714) (758:758:758))
        (IOPATH i o (2060:2060:2060) (2009:2009:2009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (669:669:669) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (775:775:775) (936:936:936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_pll")
    (INSTANCE \\CLK25\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT areset (3481:3481:3481) (3481:3481:3481))
        (PORT inclk[0] (1688:1688:1688) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\CLK25\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1671:1671:1671) (1655:1655:1655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (765:765:765) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (458:458:458))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (709:709:709) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1665:1665:1665))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1246:1246:1246) (1186:1186:1186))
        (PORT ena (3430:3430:3430) (3614:3614:3614))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (249:249:249) (324:324:324))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1665:1665:1665))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1246:1246:1246) (1186:1186:1186))
        (PORT ena (3430:3430:3430) (3614:3614:3614))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (249:249:249) (326:326:326))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1665:1665:1665))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1246:1246:1246) (1186:1186:1186))
        (PORT ena (3430:3430:3430) (3614:3614:3614))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (380:380:380) (424:424:424))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1665:1665:1665))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1246:1246:1246) (1186:1186:1186))
        (PORT ena (3430:3430:3430) (3614:3614:3614))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (433:433:433))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1665:1665:1665))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1246:1246:1246) (1186:1186:1186))
        (PORT ena (3430:3430:3430) (3614:3614:3614))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (453:453:453))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|h_count\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (353:353:353))
        (PORT datac (345:345:345) (361:361:361))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1665:1665:1665))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1283:1283:1283) (1228:1228:1228))
        (PORT ena (3097:3097:3097) (3282:3282:3282))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (323:323:323))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1665:1665:1665))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1246:1246:1246) (1186:1186:1186))
        (PORT ena (3430:3430:3430) (3614:3614:3614))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (309:309:309))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1665:1665:1665))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1246:1246:1246) (1186:1186:1186))
        (PORT ena (3430:3430:3430) (3614:3614:3614))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (435:435:435))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|h_count\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (176:176:176) (208:208:208))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1665:1665:1665))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1246:1246:1246) (1186:1186:1186))
        (PORT ena (3430:3430:3430) (3614:3614:3614))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (438:438:438))
        (PORT datab (254:254:254) (332:332:332))
        (PORT datac (356:356:356) (401:401:401))
        (PORT datad (557:557:557) (581:581:581))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (466:466:466))
        (PORT datab (255:255:255) (331:331:331))
        (PORT datac (382:382:382) (427:427:427))
        (PORT datad (225:225:225) (287:287:287))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (369:369:369) (406:406:406))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|h_count\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (330:330:330))
        (PORT datac (345:345:345) (361:361:361))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1665:1665:1665))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1283:1283:1283) (1228:1228:1228))
        (PORT ena (3097:3097:3097) (3282:3282:3282))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (434:434:434))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (369:369:369) (403:403:403))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (315:315:315))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (225:225:225))
        (PORT datad (348:348:348) (355:355:355))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|v_count\[9\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (631:631:631))
        (PORT datad (2571:2571:2571) (2795:2795:2795))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1668:1668:1668))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1275:1275:1275) (1226:1226:1226))
        (PORT ena (894:894:894) (872:872:872))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (439:439:439))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (330:330:330))
        (PORT datac (341:341:341) (365:365:365))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1330:1330:1330))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1273:1273:1273) (1217:1217:1217))
        (PORT ena (936:936:936) (937:937:937))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (327:327:327))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datad (338:338:338) (344:344:344))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1668:1668:1668))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1275:1275:1275) (1226:1226:1226))
        (PORT ena (894:894:894) (872:872:872))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (309:309:309))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datad (338:338:338) (345:345:345))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1668:1668:1668))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1275:1275:1275) (1226:1226:1226))
        (PORT ena (894:894:894) (872:872:872))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (383:383:383) (433:433:433))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (402:402:402))
        (PORT datac (546:546:546) (535:535:535))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1330:1330:1330))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1273:1273:1273) (1217:1217:1217))
        (PORT ena (936:936:936) (937:937:937))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (315:315:315))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (183:183:183) (215:215:215))
        (PORT datad (347:347:347) (354:354:354))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1668:1668:1668))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1275:1275:1275) (1226:1226:1226))
        (PORT ena (894:894:894) (872:872:872))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (309:309:309))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (183:183:183) (215:215:215))
        (PORT datad (347:347:347) (354:354:354))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1668:1668:1668))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1275:1275:1275) (1226:1226:1226))
        (PORT ena (894:894:894) (872:872:872))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (417:417:417) (454:454:454))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (457:457:457))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (332:332:332))
        (PORT datac (338:338:338) (360:360:360))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1330:1330:1330))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1273:1273:1273) (1217:1217:1217))
        (PORT ena (936:936:936) (937:937:937))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (311:311:311))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (183:183:183) (217:217:217))
        (PORT datad (339:339:339) (347:347:347))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1668:1668:1668))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1275:1275:1275) (1226:1226:1226))
        (PORT ena (894:894:894) (872:872:872))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (849:849:849))
        (PORT datab (598:598:598) (628:628:628))
        (PORT datac (382:382:382) (428:428:428))
        (PORT datad (223:223:223) (284:284:284))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (415:415:415) (455:455:455))
        (PORT datac (220:220:220) (291:291:291))
        (PORT datad (226:226:226) (286:286:286))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (630:630:630))
        (PORT datab (390:390:390) (446:446:446))
        (PORT datac (159:159:159) (190:190:190))
        (PORT datad (162:162:162) (184:184:184))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (402:402:402))
        (PORT datac (492:492:492) (483:483:483))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1330:1330:1330))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1273:1273:1273) (1217:1217:1217))
        (PORT ena (936:936:936) (937:937:937))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Vcount\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (970:970:970) (979:979:979))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1659:1659:1659))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1498:1498:1498) (1477:1477:1477))
        (PORT ena (3344:3344:3344) (3530:3530:3530))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1659:1659:1659))
        (PORT asdata (1308:1308:1308) (1313:1313:1313))
        (PORT clrn (1498:1498:1498) (1477:1477:1477))
        (PORT ena (3344:3344:3344) (3530:3530:3530))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Vcount\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (995:995:995) (997:997:997))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1659:1659:1659))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1498:1498:1498) (1477:1477:1477))
        (PORT ena (3344:3344:3344) (3530:3530:3530))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1659:1659:1659))
        (PORT asdata (1358:1358:1358) (1383:1383:1383))
        (PORT clrn (1453:1453:1453) (1418:1418:1418))
        (PORT ena (3385:3385:3385) (3573:3573:3573))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1659:1659:1659))
        (PORT asdata (1354:1354:1354) (1364:1364:1364))
        (PORT clrn (1453:1453:1453) (1418:1418:1418))
        (PORT ena (3385:3385:3385) (3573:3573:3573))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1322:1322:1322))
        (PORT asdata (1185:1185:1185) (1212:1212:1212))
        (PORT clrn (1453:1453:1453) (1418:1418:1418))
        (PORT ena (3414:3414:3414) (3609:3609:3609))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1659:1659:1659))
        (PORT asdata (1168:1168:1168) (1189:1189:1189))
        (PORT clrn (1453:1453:1453) (1418:1418:1418))
        (PORT ena (3385:3385:3385) (3573:3573:3573))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1659:1659:1659))
        (PORT asdata (1382:1382:1382) (1386:1386:1386))
        (PORT clrn (1453:1453:1453) (1418:1418:1418))
        (PORT ena (3385:3385:3385) (3573:3573:3573))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan29\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (445:445:445))
        (PORT datac (380:380:380) (426:426:426))
        (PORT datad (355:355:355) (395:395:395))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan29\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (479:479:479))
        (PORT datac (386:386:386) (435:435:435))
        (PORT datad (178:178:178) (200:200:200))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan29\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (490:490:490))
        (PORT datab (276:276:276) (354:354:354))
        (PORT datac (250:250:250) (328:328:328))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (381:381:381) (431:431:431))
        (PORT datad (551:551:551) (577:577:577))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan17\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (475:475:475))
        (PORT datab (243:243:243) (315:315:315))
        (PORT datad (372:372:372) (409:409:409))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan30\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (446:446:446))
        (PORT datab (435:435:435) (473:473:473))
        (PORT datac (156:156:156) (188:188:188))
        (PORT datad (165:165:165) (190:190:190))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (610:610:610))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (378:378:378) (427:427:427))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (627:627:627))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (478:478:478))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (461:461:461))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (611:611:611) (642:642:642))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (624:624:624) (646:646:646))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (803:803:803))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1659:1659:1659))
        (PORT asdata (1531:1531:1531) (1536:1536:1536))
        (PORT clrn (1503:1503:1503) (1496:1496:1496))
        (PORT ena (3629:3629:3629) (3798:3798:3798))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1087:1087:1087) (1115:1115:1115))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (795:795:795) (768:768:768))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (345:345:345))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (377:377:377))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (345:345:345))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (528:528:528))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (346:346:346))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (490:490:490))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (514:514:514))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2600:2600:2600) (2588:2588:2588))
        (PORT datab (574:574:574) (589:589:589))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2181:2181:2181) (2221:2221:2221))
        (PORT datab (621:621:621) (631:631:631))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2234:2234:2234) (2187:2187:2187))
        (PORT datab (599:599:599) (600:600:600))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (609:609:609))
        (PORT datab (2017:2017:2017) (1971:1971:1971))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2115:2115:2115) (2121:2121:2121))
        (PORT datab (761:761:761) (767:767:767))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan27\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (907:907:907))
        (PORT datab (886:886:886) (916:916:916))
        (PORT datac (1044:1044:1044) (1072:1072:1072))
        (PORT datad (1037:1037:1037) (1038:1038:1038))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan27\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (686:686:686) (740:740:740))
        (PORT datac (855:855:855) (870:870:870))
        (PORT datad (814:814:814) (850:850:850))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan27\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (687:687:687) (740:740:740))
        (PORT datad (599:599:599) (648:648:648))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (618:618:618))
        (IOPATH dataa cout (376:376:376) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (857:857:857) (891:891:891))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1091:1091:1091) (1153:1153:1153))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1075:1075:1075) (1122:1122:1122))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1102:1102:1102))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1155:1155:1155))
        (PORT datab (858:858:858) (913:913:913))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1287:1287:1287))
        (PORT datab (325:325:325) (350:350:350))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1318:1318:1318))
        (PORT datab (320:320:320) (332:332:332))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (544:544:544))
        (PORT datab (1633:1633:1633) (1671:1671:1671))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2137:2137:2137) (2147:2147:2147))
        (PORT datab (539:539:539) (529:529:529))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2352:2352:2352) (2323:2323:2323))
        (PORT datab (538:538:538) (533:533:533))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (738:738:738))
        (PORT datab (2372:2372:2372) (2452:2452:2452))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (560:560:560))
        (PORT datab (2279:2279:2279) (2328:2328:2328))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (586:586:586))
        (PORT datab (2429:2429:2429) (2489:2489:2489))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1657:1657:1657))
        (PORT asdata (875:875:875) (902:902:902))
        (PORT clrn (1520:1520:1520) (1470:1470:1470))
        (PORT ena (3587:3587:3587) (3761:3761:3761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1657:1657:1657))
        (PORT asdata (924:924:924) (942:942:942))
        (PORT clrn (1520:1520:1520) (1470:1470:1470))
        (PORT ena (3587:3587:3587) (3761:3761:3761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1328:1328:1328))
        (PORT asdata (1625:1625:1625) (1597:1597:1597))
        (PORT clrn (1520:1520:1520) (1470:1470:1470))
        (PORT ena (3590:3590:3590) (3762:3762:3762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1328:1328:1328))
        (PORT asdata (890:890:890) (905:905:905))
        (PORT clrn (1520:1520:1520) (1470:1470:1470))
        (PORT ena (3590:3590:3590) (3762:3762:3762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1328:1328:1328))
        (PORT asdata (869:869:869) (884:884:884))
        (PORT clrn (1520:1520:1520) (1470:1470:1470))
        (PORT ena (3590:3590:3590) (3762:3762:3762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1328:1328:1328))
        (PORT asdata (874:874:874) (890:890:890))
        (PORT clrn (1520:1520:1520) (1470:1470:1470))
        (PORT ena (3590:3590:3590) (3762:3762:3762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1328:1328:1328))
        (PORT asdata (1128:1128:1128) (1126:1126:1126))
        (PORT clrn (1520:1520:1520) (1470:1470:1470))
        (PORT ena (3590:3590:3590) (3762:3762:3762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1328:1328:1328))
        (PORT asdata (874:874:874) (896:896:896))
        (PORT clrn (1520:1520:1520) (1470:1470:1470))
        (PORT ena (3590:3590:3590) (3762:3762:3762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1328:1328:1328))
        (PORT asdata (879:879:879) (893:893:893))
        (PORT clrn (1520:1520:1520) (1470:1470:1470))
        (PORT ena (3590:3590:3590) (3762:3762:3762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (291:291:291))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (286:286:286))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (293:293:293))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (293:293:293))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (402:402:402))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (401:401:401))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (288:288:288))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (405:405:405))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (399:399:399))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (556:556:556))
        (PORT datab (207:207:207) (244:244:244))
        (PORT datac (325:325:325) (340:340:340))
        (PORT datad (184:184:184) (207:207:207))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1657:1657:1657))
        (PORT asdata (1148:1148:1148) (1158:1158:1158))
        (PORT clrn (1520:1520:1520) (1470:1470:1470))
        (PORT ena (3587:3587:3587) (3761:3761:3761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (252:252:252))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1659:1659:1659))
        (PORT asdata (1404:1404:1404) (1400:1400:1400))
        (PORT clrn (1453:1453:1453) (1418:1418:1418))
        (PORT ena (3385:3385:3385) (3573:3573:3573))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (630:630:630))
        (PORT datab (391:391:391) (434:434:434))
        (PORT datad (380:380:380) (411:411:411))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (229:229:229))
        (PORT datab (433:433:433) (475:475:475))
        (PORT datad (158:158:158) (180:180:180))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (795:795:795))
        (PORT datab (605:605:605) (613:613:613))
        (PORT datac (790:790:790) (796:796:796))
        (PORT datad (551:551:551) (555:555:555))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|ReadEna\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (256:256:256) (326:326:326))
        (PORT datac (251:251:251) (329:329:329))
        (PORT datad (253:253:253) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|ReadEna\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (536:536:536))
        (PORT datab (244:244:244) (316:316:316))
        (PORT datad (304:304:304) (308:308:308))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|read_addressing\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (365:365:365))
        (PORT datad (1421:1421:1421) (1449:1449:1449))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (562:562:562))
        (PORT datab (207:207:207) (243:243:243))
        (PORT datac (176:176:176) (208:208:208))
        (PORT datad (185:185:185) (209:209:209))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3115:3115:3115) (3312:3312:3312))
        (PORT datac (967:967:967) (983:983:983))
        (PORT datad (777:777:777) (794:794:794))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (830:830:830))
        (PORT datab (799:799:799) (780:780:780))
        (PORT datac (543:543:543) (555:555:555))
        (PORT datad (165:165:165) (189:189:189))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|read_addressing\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (249:249:249))
        (PORT datab (1501:1501:1501) (1477:1477:1477))
        (PORT datac (969:969:969) (949:949:949))
        (PORT datad (185:185:185) (209:209:209))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datac (731:731:731) (703:703:703))
        (PORT datad (1322:1322:1322) (1310:1310:1310))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (772:772:772) (742:742:742))
        (PORT datac (1279:1279:1279) (1275:1275:1275))
        (PORT datad (483:483:483) (467:467:467))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (561:561:561))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (1064:1064:1064) (1070:1070:1070))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (578:578:578))
        (PORT datac (977:977:977) (965:965:965))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1010:1010:1010) (989:989:989))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (995:995:995) (987:987:987))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (979:979:979) (966:966:966))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (918:918:918))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1056:1056:1056) (1030:1030:1030))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1492:1492:1492) (1480:1480:1480))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (804:804:804) (778:778:778))
        (PORT datac (287:287:287) (304:304:304))
        (PORT datad (811:811:811) (780:780:780))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1412:1412:1412) (1437:1437:1437))
        (PORT datac (988:988:988) (959:959:959))
        (PORT datad (600:600:600) (613:613:613))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1723:1723:1723) (1701:1701:1701))
        (PORT datac (557:557:557) (552:552:552))
        (PORT datad (1438:1438:1438) (1461:1461:1461))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1252:1252:1252))
        (PORT datab (499:499:499) (492:492:492))
        (PORT datac (939:939:939) (900:900:900))
        (PORT datad (951:951:951) (924:924:924))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (630:630:630))
        (PORT datab (322:322:322) (335:335:335))
        (PORT datac (556:556:556) (562:562:562))
        (PORT datad (1631:1631:1631) (1596:1596:1596))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3361:3361:3361) (3342:3342:3342))
        (PORT datab (747:747:747) (743:743:743))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (927:927:927))
        (PORT datab (561:561:561) (581:581:581))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (981:981:981))
        (PORT datab (529:529:529) (514:514:514))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1003:1003:1003))
        (PORT datab (599:599:599) (599:599:599))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1007:1007:1007))
        (PORT datab (535:535:535) (522:522:522))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (331:331:331))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (351:351:351))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (328:328:328))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (525:525:525))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readEna_32\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1608:1608:1608) (1676:1676:1676))
        (PORT datab (1136:1136:1136) (1152:1152:1152))
        (PORT datac (1763:1763:1763) (1782:1782:1782))
        (PORT datad (1768:1768:1768) (1786:1786:1786))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readEna_32\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2668:2668:2668) (2625:2625:2625))
        (PORT datac (852:852:852) (859:859:859))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4639:4639:4639) (4609:4609:4609))
        (PORT datab (4900:4900:4900) (4758:4758:4758))
        (PORT datac (552:552:552) (549:549:549))
        (PORT datad (2833:2833:2833) (2772:2772:2772))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (356:356:356))
        (PORT datab (621:621:621) (629:629:629))
        (PORT datac (375:375:375) (424:424:424))
        (PORT datad (359:359:359) (398:398:398))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add41\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (491:491:491))
        (PORT datab (621:621:621) (631:631:631))
        (PORT datac (250:250:250) (329:329:329))
        (PORT datad (251:251:251) (321:321:321))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (487:487:487))
        (PORT datab (276:276:276) (354:354:354))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (178:178:178) (199:199:199))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|ReadEna\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (632:632:632))
        (PORT datab (787:787:787) (791:791:791))
        (PORT datac (180:180:180) (215:215:215))
        (PORT datad (541:541:541) (549:549:549))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|ReadEna\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (828:828:828))
        (PORT datab (572:572:572) (584:584:584))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (167:167:167) (190:190:190))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (401:401:401))
        (PORT datab (200:200:200) (233:233:233))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (853:853:853) (831:831:831))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\~2clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1310:1310:1310) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (211:211:211) (258:258:258))
        (PORT datac (155:155:155) (186:186:186))
        (PORT datad (1127:1127:1127) (1126:1126:1126))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1173:1173:1173) (1150:1150:1150))
        (PORT datad (182:182:182) (217:217:217))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readEna_32\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1054:1054:1054))
        (PORT datab (884:884:884) (909:909:909))
        (PORT datac (1605:1605:1605) (1667:1667:1667))
        (PORT datad (754:754:754) (736:736:736))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readEna_32\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (835:835:835))
        (PORT datab (1311:1311:1311) (1322:1322:1322))
        (PORT datac (162:162:162) (196:196:196))
        (PORT datad (184:184:184) (207:207:207))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1649:1649:1649))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (894:894:894) (882:882:882))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add41\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1584:1584:1584) (1623:1623:1623))
        (PORT datad (1666:1666:1666) (1709:1709:1709))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (802:802:802))
        (PORT datab (2117:2117:2117) (2118:2118:2118))
        (IOPATH dataa combout (299:299:299) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1165:1165:1165))
        (PORT datab (576:576:576) (569:569:569))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1417:1417:1417) (1447:1447:1447))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (786:786:786) (756:756:756))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (852:852:852))
        (PORT datab (2291:2291:2291) (2277:2277:2277))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1106:1106:1106))
        (PORT datab (571:571:571) (566:566:566))
        (PORT datad (296:296:296) (292:292:292))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (352:352:352))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2432:2432:2432) (2488:2488:2488))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (4365:4365:4365) (4331:4331:4331))
        (PORT datad (4830:4830:4830) (4690:4690:4690))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (258:258:258))
        (PORT datac (534:534:534) (526:526:526))
        (PORT datad (1129:1129:1129) (1129:1129:1129))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1172:1172:1172) (1150:1150:1150))
        (PORT datad (179:179:179) (214:214:214))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1649:1649:1649))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (894:894:894) (882:882:882))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_pll")
    (INSTANCE \\CLK_24M\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT areset (3414:3414:3414) (3414:3414:3414))
        (PORT inclk[0] (2062:2062:2062) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\CLK_24M\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1677:1677:1677) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\clk12M\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE clk12M)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1325:1325:1325))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (456:456:456))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\clk12M\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1017:1017:1017) (1043:1043:1043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (328:328:328))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1316:1316:1316))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1604:1604:1604) (1608:1608:1608))
        (PORT ena (2982:2982:2982) (3170:3170:3170))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (327:327:327))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1316:1316:1316))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1604:1604:1604) (1608:1608:1608))
        (PORT ena (2982:2982:2982) (3170:3170:3170))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (318:318:318))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1316:1316:1316))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1604:1604:1604) (1608:1608:1608))
        (PORT ena (2982:2982:2982) (3170:3170:3170))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (328:328:328))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1316:1316:1316))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1604:1604:1604) (1608:1608:1608))
        (PORT ena (2982:2982:2982) (3170:3170:3170))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (318:318:318))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (914:914:914))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1604:1604:1604) (1608:1608:1608))
        (PORT ena (2954:2954:2954) (3138:3138:3138))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (319:319:319))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (914:914:914))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1604:1604:1604) (1608:1608:1608))
        (PORT ena (2954:2954:2954) (3138:3138:3138))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (332:332:332))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (914:914:914))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1604:1604:1604) (1608:1608:1608))
        (PORT ena (2954:2954:2954) (3138:3138:3138))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (325:325:325))
        (PORT datab (247:247:247) (321:321:321))
        (PORT datac (219:219:219) (289:289:289))
        (PORT datad (223:223:223) (285:285:285))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (458:458:458))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (549:549:549))
        (PORT datad (312:312:312) (321:321:321))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (880:880:880))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1490:1490:1490) (1462:1462:1462))
        (PORT ena (2947:2947:2947) (3132:3132:3132))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (321:321:321))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (914:914:914))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1604:1604:1604) (1608:1608:1608))
        (PORT ena (2954:2954:2954) (3138:3138:3138))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (386:386:386) (428:428:428))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_write\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (555:555:555))
        (PORT datad (305:305:305) (312:312:312))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (880:880:880))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1490:1490:1490) (1462:1462:1462))
        (PORT ena (2947:2947:2947) (3132:3132:3132))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (324:324:324))
        (PORT datab (427:427:427) (466:466:466))
        (PORT datac (222:222:222) (294:294:294))
        (PORT datad (382:382:382) (416:416:416))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (681:681:681))
        (PORT datab (471:471:471) (521:521:521))
        (PORT datac (566:566:566) (568:568:568))
        (PORT datad (334:334:334) (345:345:345))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|v_count_write\[9\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2442:2442:2442) (2643:2643:2643))
        (PORT datad (529:529:529) (515:515:515))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1113:1113:1113))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1463:1463:1463) (1451:1451:1451))
        (PORT ena (1121:1121:1121) (1089:1089:1089))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (408:408:408) (453:453:453))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1113:1113:1113))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1463:1463:1463) (1451:1451:1451))
        (PORT ena (1121:1121:1121) (1089:1089:1089))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (403:403:403) (452:452:452))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1113:1113:1113))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1463:1463:1463) (1451:1451:1451))
        (PORT ena (1121:1121:1121) (1089:1089:1089))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (463:463:463))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1113:1113:1113))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1463:1463:1463) (1451:1451:1451))
        (PORT ena (1121:1121:1121) (1089:1089:1089))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (446:446:446))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1113:1113:1113))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1463:1463:1463) (1451:1451:1451))
        (PORT ena (1121:1121:1121) (1089:1089:1089))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (734:734:734))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (683:683:683) (711:711:711))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (875:875:875))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|v_count_write\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (595:595:595) (598:598:598))
        (PORT datad (181:181:181) (208:208:208))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1119:1119:1119))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1750:1750:1750) (1721:1721:1721))
        (PORT ena (1117:1117:1117) (1081:1081:1081))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|write_couters\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (707:707:707))
        (PORT datab (683:683:683) (732:732:732))
        (PORT datac (634:634:634) (671:671:671))
        (PORT datad (378:378:378) (411:411:411))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (333:333:333))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1113:1113:1113))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1463:1463:1463) (1451:1451:1451))
        (PORT ena (1121:1121:1121) (1089:1089:1089))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|write_couters\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (432:432:432) (479:479:479))
        (PORT datad (615:615:615) (644:644:644))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|write_couters\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (689:689:689))
        (PORT datab (678:678:678) (704:704:704))
        (PORT datac (579:579:579) (573:573:573))
        (PORT datad (809:809:809) (786:786:786))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|write_couters\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (823:823:823))
        (PORT datab (185:185:185) (219:219:219))
        (PORT datac (231:231:231) (299:299:299))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|v_count_write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (593:593:593) (587:587:587))
        (PORT datad (183:183:183) (212:212:212))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1119:1119:1119))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1750:1750:1750) (1721:1721:1721))
        (PORT ena (1117:1117:1117) (1081:1081:1081))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (733:733:733))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|v_count_write\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (532:532:532) (534:534:534))
        (PORT datad (180:180:180) (208:208:208))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1119:1119:1119))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1750:1750:1750) (1721:1721:1721))
        (PORT ena (1117:1117:1117) (1081:1081:1081))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|v_count_write\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (544:544:544) (538:538:538))
        (PORT datad (174:174:174) (204:204:204))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1119:1119:1119))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1750:1750:1750) (1721:1721:1721))
        (PORT ena (1117:1117:1117) (1081:1081:1081))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Par_Reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (627:627:627))
        (PORT datab (664:664:664) (695:695:695))
        (PORT datac (960:960:960) (948:948:948))
        (PORT datad (669:669:669) (695:695:695))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Par_Reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (723:723:723))
        (PORT datac (619:619:619) (645:645:645))
        (PORT datad (179:179:179) (202:202:202))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (PORT datab (256:256:256) (324:324:324))
        (PORT datac (213:213:213) (280:280:280))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (666:666:666))
        (PORT datab (384:384:384) (433:433:433))
        (PORT datac (219:219:219) (289:289:289))
        (PORT datad (369:369:369) (413:413:413))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (454:454:454))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (218:218:218) (287:287:287))
        (PORT datad (235:235:235) (293:293:293))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2440:2440:2440) (2643:2643:2643))
        (PORT datab (203:203:203) (237:237:237))
        (PORT datac (482:482:482) (467:467:467))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\RAM_controller\|Write_addressing\~3clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (952:952:952) (950:950:950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (659:659:659) (682:682:682))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (658:658:658) (697:697:697))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (703:703:703))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (680:680:680) (728:728:728))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (327:327:327))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (327:327:327))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (397:397:397) (454:454:454))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (637:637:637) (665:665:665))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (926:926:926))
        (IOPATH dataa cout (376:376:376) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (369:369:369))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (358:358:358))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (351:351:351))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (352:352:352))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (343:343:343))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (361:361:361) (367:367:367))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (328:328:328))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (349:349:349))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (358:358:358))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~20\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (547:547:547))
        (PORT datab (1737:1737:1737) (1693:1693:1693))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1100:1100:1100))
        (PORT datab (605:605:605) (596:596:596))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1150:1150:1150))
        (PORT datab (566:566:566) (570:570:570))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1041:1041:1041))
        (PORT datab (582:582:582) (574:574:574))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (792:792:792))
        (PORT datab (596:596:596) (584:584:584))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (961:961:961))
        (PORT datab (565:565:565) (557:557:557))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1087:1087:1087) (1066:1066:1066))
        (PORT datad (573:573:573) (568:568:568))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (601:601:601) (636:636:636))
        (PORT datac (613:613:613) (655:655:655))
        (PORT datad (704:704:704) (751:751:751))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (608:608:608) (649:649:649))
        (PORT datad (709:709:709) (753:753:753))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (604:604:604))
        (PORT datab (597:597:597) (631:631:631))
        (PORT datac (565:565:565) (591:591:591))
        (PORT datad (314:314:314) (310:310:310))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (677:677:677))
        (PORT datab (642:642:642) (684:684:684))
        (PORT datac (561:561:561) (586:586:586))
        (PORT datad (703:703:703) (750:750:750))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (597:597:597) (630:630:630))
        (PORT datac (609:609:609) (648:648:648))
        (PORT datad (709:709:709) (758:758:758))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (715:715:715))
        (IOPATH dataa cout (376:376:376) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (732:732:732))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (877:877:877))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (892:892:892) (909:909:909))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (745:745:745) (789:789:789))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (913:913:913))
        (PORT datab (638:638:638) (679:679:679))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (850:850:850))
        (PORT datab (201:201:201) (235:235:235))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1010:1010:1010))
        (PORT datab (183:183:183) (216:216:216))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (606:606:606))
        (PORT datab (181:181:181) (213:213:213))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (714:714:714))
        (PORT datab (183:183:183) (217:217:217))
        (IOPATH dataa combout (299:299:299) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~20\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1182:1182:1182))
        (PORT datad (828:828:828) (831:831:831))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1307:1307:1307))
        (PORT datab (605:605:605) (595:595:595))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (581:581:581))
        (PORT datab (1762:1762:1762) (1721:1721:1721))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1415:1415:1415))
        (PORT datab (567:567:567) (567:567:567))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1421:1421:1421) (1454:1454:1454))
        (PORT datab (589:589:589) (580:580:580))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1177:1177:1177))
        (PORT datab (594:594:594) (584:584:584))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (569:569:569))
        (PORT datab (314:314:314) (332:332:332))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (559:559:559))
        (PORT datad (553:553:553) (547:547:547))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1266:1266:1266))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (528:528:528) (516:516:516))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (830:830:830) (835:835:835))
        (PORT datac (293:293:293) (306:306:306))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (545:545:545))
        (PORT datac (1282:1282:1282) (1251:1251:1251))
        (PORT datad (312:312:312) (313:313:313))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (539:539:539) (528:528:528))
        (PORT datac (294:294:294) (302:302:302))
        (PORT datad (1273:1273:1273) (1234:1234:1234))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (913:913:913))
        (PORT datac (516:516:516) (501:501:501))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (560:560:560) (551:551:551))
        (PORT datac (873:873:873) (880:880:880))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (553:553:553))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (871:871:871) (874:874:874))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1160:1160:1160) (1181:1181:1181))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1100:1100:1100) (1120:1120:1120))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1286:1286:1286) (1324:1324:1324))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1170:1170:1170))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1193:1193:1193) (1235:1235:1235))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1439:1439:1439) (1471:1471:1471))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (737:737:737))
        (PORT datab (319:319:319) (327:327:327))
        (PORT datac (568:568:568) (573:573:573))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (334:334:334))
        (PORT datab (735:735:735) (715:715:715))
        (PORT datac (571:571:571) (577:577:577))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (694:694:694))
        (PORT datab (319:319:319) (327:327:327))
        (PORT datac (568:568:568) (573:573:573))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2487:2487:2487) (2413:2413:2413))
        (PORT datab (1424:1424:1424) (1420:1420:1420))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (552:552:552))
        (PORT datab (1289:1289:1289) (1287:1287:1287))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1677:1677:1677) (1640:1640:1640))
        (PORT datab (600:600:600) (593:593:593))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1467:1467:1467))
        (PORT datab (580:580:580) (569:569:569))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (558:558:558))
        (PORT datab (1691:1691:1691) (1669:1669:1669))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (553:553:553))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (530:530:530))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (182:182:182) (215:215:215))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (332:332:332))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (353:353:353) (353:353:353))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (724:724:724) (692:692:692))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (305:305:305))
        (PORT datac (1165:1165:1165) (1178:1178:1178))
        (PORT datad (794:794:794) (775:775:775))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (419:419:419))
        (PORT datac (1165:1165:1165) (1177:1177:1177))
        (PORT datad (808:808:808) (790:790:790))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (597:597:597) (602:602:602))
        (PORT datac (207:207:207) (260:260:260))
        (PORT datad (1134:1134:1134) (1140:1140:1140))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode369w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (298:298:298))
        (PORT datab (235:235:235) (277:277:277))
        (PORT datac (557:557:557) (553:553:553))
        (PORT datad (329:329:329) (328:328:328))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_b_store\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1317:1317:1317))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (229:229:229))
        (PORT datab (222:222:222) (291:291:291))
        (PORT datac (1202:1202:1202) (1145:1145:1145))
        (PORT datad (184:184:184) (207:207:207))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~20\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (918:918:918))
        (PORT datad (2750:2750:2750) (2737:2737:2737))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~20\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add41\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1744:1744:1744) (1809:1809:1809))
        (PORT datab (1731:1731:1731) (1749:1749:1749))
        (PORT datad (1950:1950:1950) (1934:1934:1934))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (543:543:543))
        (PORT datad (1598:1598:1598) (1647:1647:1647))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1836:1836:1836) (1846:1846:1846))
        (PORT datac (291:291:291) (294:294:294))
        (PORT datad (707:707:707) (678:678:678))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (328:328:328))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4636:4636:4636) (4609:4609:4609))
        (PORT datab (5120:5120:5120) (4970:4970:4970))
        (PORT datac (2832:2832:2832) (2841:2841:2841))
        (PORT datad (548:548:548) (544:544:544))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (192:192:192) (228:228:228))
        (PORT datac (292:292:292) (295:295:295))
        (PORT datad (1127:1127:1127) (1126:1126:1126))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1172:1172:1172) (1150:1150:1150))
        (PORT datad (164:164:164) (189:189:189))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode369w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (270:270:270))
        (PORT datab (206:206:206) (243:243:243))
        (PORT datac (338:338:338) (358:358:358))
        (PORT datad (333:333:333) (332:332:332))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\SW\[1\]\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (140:140:140) (130:130:130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (709:709:709) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (238:238:238))
        (PORT datab (2013:2013:2013) (2005:2005:2005))
        (PORT datad (1141:1141:1141) (1152:1152:1152))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (237:237:237))
        (PORT datac (2183:2183:2183) (2194:2194:2194))
        (PORT datad (1142:1142:1142) (1153:1153:1153))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (2158:2158:2158))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (1141:1141:1141) (1152:1152:1152))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2126:2126:2126) (2188:2188:2188))
        (PORT datac (174:174:174) (204:204:204))
        (PORT datad (1142:1142:1142) (1153:1153:1153))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (237:237:237))
        (PORT datac (2052:2052:2052) (2043:2043:2043))
        (PORT datad (1123:1123:1123) (1129:1129:1129))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (886:886:886) (878:878:878))
        (PORT datac (1149:1149:1149) (1172:1172:1172))
        (PORT datad (176:176:176) (197:197:197))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (735:735:735) (720:720:720))
        (PORT datac (175:175:175) (205:205:205))
        (PORT datad (1135:1135:1135) (1141:1141:1141))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (198:198:198) (231:231:231))
        (PORT datac (1149:1149:1149) (1172:1172:1172))
        (PORT datad (480:480:480) (469:469:469))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (233:233:233))
        (PORT datac (1148:1148:1148) (1170:1170:1170))
        (PORT datad (489:489:489) (471:471:471))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (237:237:237))
        (PORT datac (1145:1145:1145) (1167:1167:1167))
        (PORT datad (304:304:304) (311:311:311))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (182:182:182) (216:216:216))
        (PORT datac (173:173:173) (204:204:204))
        (PORT datad (1137:1137:1137) (1146:1146:1146))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (182:182:182) (216:216:216))
        (PORT datac (337:337:337) (356:356:356))
        (PORT datad (1139:1139:1139) (1147:1147:1147))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (256:256:256))
        (PORT datac (1128:1128:1128) (1144:1144:1144))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1059:1059:1059))
        (PORT datab (992:992:992) (966:966:966))
        (PORT datac (2487:2487:2487) (2398:2398:2398))
        (PORT datad (2858:2858:2858) (2857:2857:2857))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3922:3922:3922) (3778:3778:3778))
        (PORT datac (520:520:520) (525:525:525))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (258:258:258))
        (PORT datac (498:498:498) (487:487:487))
        (PORT datad (1139:1139:1139) (1144:1144:1144))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (521:521:521) (522:522:522))
        (PORT datad (3684:3684:3684) (3480:3480:3480))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (238:238:238))
        (PORT datac (473:473:473) (468:468:468))
        (PORT datad (1137:1137:1137) (1142:1142:1142))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (520:520:520) (522:522:522))
        (PORT datad (3593:3593:3593) (3449:3449:3449))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (199:199:199) (232:232:232))
        (PORT datac (515:515:515) (504:504:504))
        (PORT datad (1140:1140:1140) (1145:1145:1145))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3404:3404:3404) (3269:3269:3269))
        (PORT datac (520:520:520) (525:525:525))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (240:240:240))
        (PORT datac (519:519:519) (511:511:511))
        (PORT datad (1140:1140:1140) (1145:1145:1145))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2166:2166:2166) (2222:2222:2222))
        (PORT datac (520:520:520) (523:523:523))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (232:232:232))
        (PORT datac (503:503:503) (505:505:505))
        (PORT datad (1137:1137:1137) (1142:1142:1142))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3554:3554:3554) (3519:3519:3519))
        (PORT datab (3835:3835:3835) (3785:3785:3785))
        (PORT datac (1894:1894:1894) (1977:1977:1977))
        (PORT datad (933:933:933) (896:896:896))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (513:513:513))
        (PORT datac (1143:1143:1143) (1160:1160:1160))
        (PORT datad (178:178:178) (200:200:200))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4062:4062:4062) (3969:3969:3969))
        (PORT datab (490:490:490) (480:480:480))
        (PORT datac (1895:1895:1895) (1975:1975:1975))
        (PORT datad (3945:3945:3945) (3950:3950:3950))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (199:199:199) (232:232:232))
        (PORT datac (1142:1142:1142) (1160:1160:1160))
        (PORT datad (499:499:499) (485:485:485))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3965:3965:3965) (3987:3987:3987))
        (PORT datab (309:309:309) (325:325:325))
        (PORT datac (2095:2095:2095) (2153:2153:2153))
        (PORT datad (4414:4414:4414) (4301:4301:4301))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (253:253:253))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (1140:1140:1140) (1144:1144:1144))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3970:3970:3970) (3995:3995:3995))
        (PORT datab (319:319:319) (325:325:325))
        (PORT datac (2093:2093:2093) (2152:2152:2152))
        (PORT datad (4410:4410:4410) (4299:4299:4299))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (234:234:234))
        (PORT datac (1141:1141:1141) (1158:1158:1158))
        (PORT datad (295:295:295) (295:295:295))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3966:3966:3966) (3988:3988:3988))
        (PORT datab (4330:4330:4330) (4230:4230:4230))
        (PORT datac (2092:2092:2092) (2153:2153:2153))
        (PORT datad (286:286:286) (290:290:290))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (237:237:237))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (1139:1139:1139) (1144:1144:1144))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3967:3967:3967) (3992:3992:3992))
        (PORT datab (4329:4329:4329) (4233:4233:4233))
        (PORT datac (2091:2091:2091) (2155:2155:2155))
        (PORT datad (476:476:476) (464:464:464))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (239:239:239))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (1139:1139:1139) (1143:1143:1143))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3970:3970:3970) (3989:3989:3989))
        (PORT datab (4332:4332:4332) (4230:4230:4230))
        (PORT datac (2093:2093:2093) (2150:2150:2150))
        (PORT datad (305:305:305) (309:309:309))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (237:237:237))
        (PORT datac (1142:1142:1142) (1160:1160:1160))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3937:3937:3937) (3949:3949:3949))
        (PORT datab (1994:1994:1994) (1992:1992:1992))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (4409:4409:4409) (4303:4303:4303))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (257:257:257))
        (PORT datac (1152:1152:1152) (1156:1156:1156))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3174:3174:3174) (3444:3444:3444))
        (PORT clk (1602:1602:1602) (1629:1629:1629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2241:2241:2241))
        (PORT d[1] (1648:1648:1648) (1710:1710:1710))
        (PORT d[2] (1883:1883:1883) (1968:1968:1968))
        (PORT d[3] (2344:2344:2344) (2446:2446:2446))
        (PORT d[4] (2164:2164:2164) (2215:2215:2215))
        (PORT d[5] (2139:2139:2139) (2226:2226:2226))
        (PORT d[6] (2148:2148:2148) (2174:2174:2174))
        (PORT d[7] (1727:1727:1727) (1786:1786:1786))
        (PORT d[8] (1824:1824:1824) (1921:1921:1921))
        (PORT d[9] (1804:1804:1804) (1860:1860:1860))
        (PORT d[10] (2291:2291:2291) (2333:2333:2333))
        (PORT d[11] (1772:1772:1772) (1836:1836:1836))
        (PORT d[12] (1867:1867:1867) (1940:1940:1940))
        (PORT clk (1599:1599:1599) (1627:1627:1627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (1697:1697:1697))
        (PORT clk (1599:1599:1599) (1627:1627:1627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1629:1629:1629))
        (PORT d[0] (2141:2141:2141) (2129:2129:2129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1630:1630:1630))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1630:1630:1630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1630:1630:1630))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1630:1630:1630))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1589:1589:1589))
        (PORT d[1] (1701:1701:1701) (1717:1717:1717))
        (PORT d[2] (1493:1493:1493) (1531:1531:1531))
        (PORT d[3] (1648:1648:1648) (1668:1668:1668))
        (PORT d[4] (1494:1494:1494) (1547:1547:1547))
        (PORT d[5] (1427:1427:1427) (1441:1441:1441))
        (PORT d[6] (1119:1119:1119) (1155:1155:1155))
        (PORT d[7] (1295:1295:1295) (1290:1290:1290))
        (PORT d[8] (1148:1148:1148) (1173:1173:1173))
        (PORT d[9] (1138:1138:1138) (1158:1158:1158))
        (PORT d[10] (1140:1140:1140) (1173:1173:1173))
        (PORT d[11] (1385:1385:1385) (1388:1388:1388))
        (PORT d[12] (1240:1240:1240) (1274:1274:1274))
        (PORT clk (1584:1584:1584) (1572:1572:1572))
        (PORT aclr (1605:1605:1605) (1606:1606:1606))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1492:1492:1492))
        (PORT clk (1584:1584:1584) (1572:1572:1572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1572:1572:1572))
        (PORT d[0] (1818:1818:1818) (1778:1778:1778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode389w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (417:417:417))
        (PORT datab (241:241:241) (296:296:296))
        (PORT datac (210:210:210) (265:265:265))
        (PORT datad (574:574:574) (567:567:567))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode389w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (254:254:254))
        (PORT datab (206:206:206) (245:245:245))
        (PORT datac (339:339:339) (361:361:361))
        (PORT datad (335:335:335) (335:335:335))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2961:2961:2961) (3199:3199:3199))
        (PORT clk (1599:1599:1599) (1628:1628:1628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1800:1800:1800) (1917:1917:1917))
        (PORT d[1] (1493:1493:1493) (1544:1544:1544))
        (PORT d[2] (1448:1448:1448) (1473:1473:1473))
        (PORT d[3] (1443:1443:1443) (1458:1458:1458))
        (PORT d[4] (1472:1472:1472) (1530:1530:1530))
        (PORT d[5] (1781:1781:1781) (1829:1829:1829))
        (PORT d[6] (1756:1756:1756) (1788:1788:1788))
        (PORT d[7] (1498:1498:1498) (1558:1558:1558))
        (PORT d[8] (1446:1446:1446) (1472:1472:1472))
        (PORT d[9] (1993:1993:1993) (2027:2027:2027))
        (PORT d[10] (1377:1377:1377) (1405:1405:1405))
        (PORT d[11] (1258:1258:1258) (1324:1324:1324))
        (PORT d[12] (1275:1275:1275) (1333:1333:1333))
        (PORT clk (1596:1596:1596) (1626:1626:1626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1462:1462:1462) (1464:1464:1464))
        (PORT clk (1596:1596:1596) (1626:1626:1626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1628:1628:1628))
        (PORT d[0] (1883:1883:1883) (1888:1888:1888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1629:1629:1629))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1629:1629:1629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1629:1629:1629))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1629:1629:1629))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1884:1884:1884) (1863:1863:1863))
        (PORT d[1] (1571:1571:1571) (1567:1567:1567))
        (PORT d[2] (1651:1651:1651) (1639:1639:1639))
        (PORT d[3] (1967:1967:1967) (1970:1970:1970))
        (PORT d[4] (1628:1628:1628) (1645:1645:1645))
        (PORT d[5] (1612:1612:1612) (1611:1611:1611))
        (PORT d[6] (1954:1954:1954) (1992:1992:1992))
        (PORT d[7] (1643:1643:1643) (1628:1628:1628))
        (PORT d[8] (1485:1485:1485) (1504:1504:1504))
        (PORT d[9] (1419:1419:1419) (1413:1413:1413))
        (PORT d[10] (1407:1407:1407) (1386:1386:1386))
        (PORT d[11] (1328:1328:1328) (1316:1316:1316))
        (PORT d[12] (1639:1639:1639) (1644:1644:1644))
        (PORT clk (1583:1583:1583) (1569:1569:1569))
        (PORT aclr (1602:1602:1602) (1605:1605:1605))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1562:1562:1562))
        (PORT clk (1583:1583:1583) (1569:1569:1569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1569:1569:1569))
        (PORT d[0] (1952:1952:1952) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (973:973:973))
        (PORT datab (1562:1562:1562) (1535:1535:1535))
        (PORT datac (1351:1351:1351) (1366:1366:1366))
        (PORT datad (1313:1313:1313) (1314:1314:1314))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode399w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (588:588:588))
        (PORT datab (238:238:238) (293:293:293))
        (PORT datac (210:210:210) (268:268:268))
        (PORT datad (209:209:209) (245:245:245))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode399w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (254:254:254))
        (PORT datab (208:208:208) (250:250:250))
        (PORT datac (344:344:344) (366:366:366))
        (PORT datad (338:338:338) (339:339:339))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2738:2738:2738) (2981:2981:2981))
        (PORT clk (1599:1599:1599) (1628:1628:1628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (1869:1869:1869))
        (PORT d[1] (1289:1289:1289) (1320:1320:1320))
        (PORT d[2] (1663:1663:1663) (1662:1662:1662))
        (PORT d[3] (1415:1415:1415) (1417:1417:1417))
        (PORT d[4] (1473:1473:1473) (1488:1488:1488))
        (PORT d[5] (1498:1498:1498) (1535:1535:1535))
        (PORT d[6] (1767:1767:1767) (1800:1800:1800))
        (PORT d[7] (1463:1463:1463) (1507:1507:1507))
        (PORT d[8] (1471:1471:1471) (1494:1494:1494))
        (PORT d[9] (1709:1709:1709) (1752:1752:1752))
        (PORT d[10] (1370:1370:1370) (1388:1388:1388))
        (PORT d[11] (1230:1230:1230) (1288:1288:1288))
        (PORT d[12] (1249:1249:1249) (1297:1297:1297))
        (PORT clk (1596:1596:1596) (1626:1626:1626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1668:1668:1668) (1612:1612:1612))
        (PORT clk (1596:1596:1596) (1626:1626:1626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1628:1628:1628))
        (PORT d[0] (2097:2097:2097) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1629:1629:1629))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1629:1629:1629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1629:1629:1629))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1629:1629:1629))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1868:1868:1868) (1859:1859:1859))
        (PORT d[1] (1579:1579:1579) (1578:1578:1578))
        (PORT d[2] (1650:1650:1650) (1638:1638:1638))
        (PORT d[3] (1938:1938:1938) (1945:1945:1945))
        (PORT d[4] (1627:1627:1627) (1638:1638:1638))
        (PORT d[5] (1347:1347:1347) (1350:1350:1350))
        (PORT d[6] (1921:1921:1921) (1954:1954:1954))
        (PORT d[7] (1416:1416:1416) (1391:1391:1391))
        (PORT d[8] (2034:2034:2034) (2056:2056:2056))
        (PORT d[9] (1410:1410:1410) (1386:1386:1386))
        (PORT d[10] (1137:1137:1137) (1131:1131:1131))
        (PORT d[11] (1327:1327:1327) (1315:1315:1315))
        (PORT d[12] (1384:1384:1384) (1398:1398:1398))
        (PORT clk (1583:1583:1583) (1569:1569:1569))
        (PORT aclr (1602:1602:1602) (1605:1605:1605))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1581:1581:1581))
        (PORT clk (1583:1583:1583) (1569:1569:1569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1569:1569:1569))
        (PORT d[0] (1962:1962:1962) (1904:1904:1904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode379w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (418:418:418))
        (PORT datab (239:239:239) (294:294:294))
        (PORT datac (211:211:211) (272:272:272))
        (PORT datad (575:575:575) (571:571:571))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode379w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (279:279:279))
        (PORT datab (208:208:208) (250:250:250))
        (PORT datac (344:344:344) (366:366:366))
        (PORT datad (338:338:338) (339:339:339))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (3246:3246:3246))
        (PORT clk (1594:1594:1594) (1623:1623:1623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1383:1383:1383) (1467:1467:1467))
        (PORT d[1] (1245:1245:1245) (1271:1271:1271))
        (PORT d[2] (1464:1464:1464) (1544:1544:1544))
        (PORT d[3] (1188:1188:1188) (1198:1198:1198))
        (PORT d[4] (1193:1193:1193) (1217:1217:1217))
        (PORT d[5] (1776:1776:1776) (1835:1835:1835))
        (PORT d[6] (1186:1186:1186) (1214:1214:1214))
        (PORT d[7] (1208:1208:1208) (1247:1247:1247))
        (PORT d[8] (1187:1187:1187) (1205:1205:1205))
        (PORT d[9] (1192:1192:1192) (1190:1190:1190))
        (PORT d[10] (1116:1116:1116) (1121:1121:1121))
        (PORT d[11] (938:938:938) (983:983:983))
        (PORT d[12] (957:957:957) (993:993:993))
        (PORT clk (1591:1591:1591) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1308:1308:1308))
        (PORT clk (1591:1591:1591) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1623:1623:1623))
        (PORT d[0] (1846:1846:1846) (1802:1802:1802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1323:1323:1323))
        (PORT d[1] (1324:1324:1324) (1306:1306:1306))
        (PORT d[2] (1362:1362:1362) (1337:1337:1337))
        (PORT d[3] (1647:1647:1647) (1625:1625:1625))
        (PORT d[4] (1362:1362:1362) (1367:1367:1367))
        (PORT d[5] (1094:1094:1094) (1070:1070:1070))
        (PORT d[6] (1715:1715:1715) (1724:1724:1724))
        (PORT d[7] (1095:1095:1095) (1057:1057:1057))
        (PORT d[8] (891:891:891) (882:882:882))
        (PORT d[9] (893:893:893) (874:874:874))
        (PORT d[10] (1656:1656:1656) (1637:1637:1637))
        (PORT d[11] (1360:1360:1360) (1331:1331:1331))
        (PORT d[12] (1575:1575:1575) (1543:1543:1543))
        (PORT clk (1578:1578:1578) (1564:1564:1564))
        (PORT aclr (1597:1597:1597) (1600:1600:1600))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1486:1486:1486))
        (PORT clk (1578:1578:1578) (1564:1564:1564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1564:1564:1564))
        (PORT d[0] (1719:1719:1719) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1342:1342:1342))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (1383:1383:1383) (1362:1362:1362))
        (PORT datad (1074:1074:1074) (1040:1040:1040))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode359w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (298:298:298))
        (PORT datab (240:240:240) (295:295:295))
        (PORT datac (557:557:557) (553:553:553))
        (PORT datad (209:209:209) (242:242:242))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode359w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (271:271:271))
        (PORT datab (218:218:218) (261:261:261))
        (PORT datac (338:338:338) (358:358:358))
        (PORT datad (184:184:184) (221:221:221))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (3911:3911:3911))
        (PORT clk (1587:1587:1587) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1596:1596:1596) (1649:1649:1649))
        (PORT d[1] (2034:2034:2034) (2144:2144:2144))
        (PORT d[2] (1924:1924:1924) (1975:1975:1975))
        (PORT d[3] (2011:2011:2011) (2030:2030:2030))
        (PORT d[4] (1776:1776:1776) (1797:1797:1797))
        (PORT d[5] (2087:2087:2087) (2149:2149:2149))
        (PORT d[6] (1607:1607:1607) (1608:1608:1608))
        (PORT d[7] (1546:1546:1546) (1614:1614:1614))
        (PORT d[8] (1836:1836:1836) (1936:1936:1936))
        (PORT d[9] (1772:1772:1772) (1843:1843:1843))
        (PORT d[10] (2038:2038:2038) (2101:2101:2101))
        (PORT d[11] (1707:1707:1707) (1760:1760:1760))
        (PORT d[12] (1848:1848:1848) (1931:1931:1931))
        (PORT clk (1584:1584:1584) (1615:1615:1615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1718:1718:1718) (1663:1663:1663))
        (PORT clk (1584:1584:1584) (1615:1615:1615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1617:1617:1617))
        (PORT d[0] (2174:2174:2174) (2129:2129:2129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1618:1618:1618))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1618:1618:1618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1618:1618:1618))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1618:1618:1618))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (980:980:980) (998:998:998))
        (PORT d[1] (1143:1143:1143) (1139:1139:1139))
        (PORT d[2] (971:971:971) (986:986:986))
        (PORT d[3] (1075:1075:1075) (1121:1121:1121))
        (PORT d[4] (931:931:931) (959:959:959))
        (PORT d[5] (1152:1152:1152) (1170:1170:1170))
        (PORT d[6] (848:848:848) (873:873:873))
        (PORT d[7] (1293:1293:1293) (1278:1278:1278))
        (PORT d[8] (1142:1142:1142) (1151:1151:1151))
        (PORT d[9] (1144:1144:1144) (1160:1160:1160))
        (PORT d[10] (818:818:818) (820:820:820))
        (PORT d[11] (1405:1405:1405) (1420:1420:1420))
        (PORT d[12] (941:941:941) (953:953:953))
        (PORT clk (1572:1572:1572) (1557:1557:1557))
        (PORT aclr (1590:1590:1590) (1594:1594:1594))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1152:1152:1152) (1113:1113:1113))
        (PORT clk (1572:1572:1572) (1557:1557:1557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1557:1557:1557))
        (PORT d[0] (1594:1594:1594) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode349w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (584:584:584))
        (PORT datab (236:236:236) (293:293:293))
        (PORT datac (207:207:207) (266:266:266))
        (PORT datad (207:207:207) (241:241:241))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode349w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (369:369:369))
        (PORT datab (372:372:372) (390:390:390))
        (PORT datac (192:192:192) (236:236:236))
        (PORT datad (196:196:196) (236:236:236))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3214:3214:3214) (3506:3506:3506))
        (PORT clk (1590:1590:1590) (1619:1619:1619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (1812:1812:1812))
        (PORT d[1] (1656:1656:1656) (1732:1732:1732))
        (PORT d[2] (1914:1914:1914) (1968:1968:1968))
        (PORT d[3] (1954:1954:1954) (2006:2006:2006))
        (PORT d[4] (1877:1877:1877) (1870:1870:1870))
        (PORT d[5] (2078:2078:2078) (2165:2165:2165))
        (PORT d[6] (1930:1930:1930) (1930:1930:1930))
        (PORT d[7] (1591:1591:1591) (1683:1683:1683))
        (PORT d[8] (1866:1866:1866) (1960:1960:1960))
        (PORT d[9] (2028:2028:2028) (2090:2090:2090))
        (PORT d[10] (2303:2303:2303) (2358:2358:2358))
        (PORT d[11] (1737:1737:1737) (1793:1793:1793))
        (PORT d[12] (1934:1934:1934) (2037:2037:2037))
        (PORT clk (1587:1587:1587) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1922:1922:1922) (1894:1894:1894))
        (PORT clk (1587:1587:1587) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1619:1619:1619))
        (PORT d[0] (2378:2378:2378) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1262:1262:1262))
        (PORT d[1] (1430:1430:1430) (1431:1431:1431))
        (PORT d[2] (1373:1373:1373) (1430:1430:1430))
        (PORT d[3] (1480:1480:1480) (1543:1543:1543))
        (PORT d[4] (1244:1244:1244) (1281:1281:1281))
        (PORT d[5] (1157:1157:1157) (1163:1163:1163))
        (PORT d[6] (911:911:911) (915:915:915))
        (PORT d[7] (1269:1269:1269) (1248:1248:1248))
        (PORT d[8] (1167:1167:1167) (1183:1183:1183))
        (PORT d[9] (889:889:889) (899:899:899))
        (PORT d[10] (1125:1125:1125) (1140:1140:1140))
        (PORT d[11] (1242:1242:1242) (1249:1249:1249))
        (PORT d[12] (979:979:979) (1001:1001:1001))
        (PORT clk (1574:1574:1574) (1560:1560:1560))
        (PORT aclr (1593:1593:1593) (1596:1596:1596))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1401:1401:1401))
        (PORT clk (1574:1574:1574) (1560:1560:1560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1560:1560:1560))
        (PORT d[0] (1786:1786:1786) (1734:1734:1734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode322w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (300:300:300))
        (PORT datab (232:232:232) (277:277:277))
        (PORT datac (559:559:559) (553:553:553))
        (PORT datad (325:325:325) (324:324:324))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode322w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (277:277:277))
        (PORT datab (219:219:219) (264:264:264))
        (PORT datac (340:340:340) (363:363:363))
        (PORT datad (330:330:330) (333:333:333))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2748:2748:2748) (2985:2985:2985))
        (PORT clk (1591:1591:1591) (1618:1618:1618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1537:1537:1537))
        (PORT d[1] (1251:1251:1251) (1280:1280:1280))
        (PORT d[2] (934:934:934) (941:941:941))
        (PORT d[3] (926:926:926) (946:946:946))
        (PORT d[4] (951:951:951) (970:970:970))
        (PORT d[5] (1477:1477:1477) (1493:1493:1493))
        (PORT d[6] (1195:1195:1195) (1210:1210:1210))
        (PORT d[7] (1443:1443:1443) (1470:1470:1470))
        (PORT d[8] (1158:1158:1158) (1164:1164:1164))
        (PORT d[9] (911:911:911) (918:918:918))
        (PORT d[10] (1106:1106:1106) (1116:1116:1116))
        (PORT d[11] (705:705:705) (744:744:744))
        (PORT d[12] (706:706:706) (736:736:736))
        (PORT clk (1588:1588:1588) (1616:1616:1616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1143:1143:1143) (1083:1083:1083))
        (PORT clk (1588:1588:1588) (1616:1616:1616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1618:1618:1618))
        (PORT d[0] (1599:1599:1599) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1619:1619:1619))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1619:1619:1619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1619:1619:1619))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1619:1619:1619))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1118:1118:1118) (1093:1093:1093))
        (PORT d[1] (1622:1622:1622) (1582:1582:1582))
        (PORT d[2] (1076:1076:1076) (1034:1034:1034))
        (PORT d[3] (1613:1613:1613) (1592:1592:1592))
        (PORT d[4] (1107:1107:1107) (1083:1083:1083))
        (PORT d[5] (1333:1333:1333) (1330:1330:1330))
        (PORT d[6] (1360:1360:1360) (1373:1373:1373))
        (PORT d[7] (1363:1363:1363) (1367:1367:1367))
        (PORT d[8] (1408:1408:1408) (1391:1391:1391))
        (PORT d[9] (1114:1114:1114) (1104:1104:1104))
        (PORT d[10] (1644:1644:1644) (1632:1632:1632))
        (PORT d[11] (1380:1380:1380) (1360:1360:1360))
        (PORT d[12] (1410:1410:1410) (1422:1422:1422))
        (PORT clk (1573:1573:1573) (1561:1561:1561))
        (PORT aclr (1594:1594:1594) (1595:1595:1595))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1578:1578:1578) (1500:1500:1500))
        (PORT clk (1573:1573:1573) (1561:1561:1561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1561:1561:1561))
        (PORT d[0] (1796:1796:1796) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode339w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (300:300:300))
        (PORT datab (615:615:615) (604:604:604))
        (PORT datac (206:206:206) (259:259:259))
        (PORT datad (207:207:207) (242:242:242))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode339w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (275:275:275))
        (PORT datab (219:219:219) (263:263:263))
        (PORT datac (343:343:343) (360:360:360))
        (PORT datad (332:332:332) (333:333:333))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2872:2872:2872))
        (PORT clk (1598:1598:1598) (1627:1627:1627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1103:1103:1103) (1172:1172:1172))
        (PORT d[1] (1256:1256:1256) (1279:1279:1279))
        (PORT d[2] (892:892:892) (897:897:897))
        (PORT d[3] (1386:1386:1386) (1417:1417:1417))
        (PORT d[4] (914:914:914) (909:909:909))
        (PORT d[5] (1078:1078:1078) (1079:1079:1079))
        (PORT d[6] (1162:1162:1162) (1162:1162:1162))
        (PORT d[7] (820:820:820) (812:812:812))
        (PORT d[8] (1194:1194:1194) (1183:1183:1183))
        (PORT d[9] (879:879:879) (869:869:869))
        (PORT d[10] (829:829:829) (817:817:817))
        (PORT d[11] (1137:1137:1137) (1126:1126:1126))
        (PORT d[12] (631:631:631) (639:639:639))
        (PORT clk (1595:1595:1595) (1625:1625:1625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1109:1109:1109) (1048:1048:1048))
        (PORT clk (1595:1595:1595) (1625:1625:1625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1627:1627:1627))
        (PORT d[0] (1545:1545:1545) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1628:1628:1628))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1628:1628:1628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1628:1628:1628))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1628:1628:1628))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1590:1590:1590))
        (PORT d[1] (1550:1550:1550) (1524:1524:1524))
        (PORT d[2] (1531:1531:1531) (1507:1507:1507))
        (PORT d[3] (1606:1606:1606) (1584:1584:1584))
        (PORT d[4] (1905:1905:1905) (1907:1907:1907))
        (PORT d[5] (1657:1657:1657) (1661:1661:1661))
        (PORT d[6] (1410:1410:1410) (1387:1387:1387))
        (PORT d[7] (1648:1648:1648) (1661:1661:1661))
        (PORT d[8] (1670:1670:1670) (1662:1662:1662))
        (PORT d[9] (1383:1383:1383) (1378:1378:1378))
        (PORT d[10] (2187:2187:2187) (2177:2177:2177))
        (PORT d[11] (1584:1584:1584) (1564:1564:1564))
        (PORT d[12] (1691:1691:1691) (1708:1708:1708))
        (PORT clk (1582:1582:1582) (1568:1568:1568))
        (PORT aclr (1601:1601:1601) (1604:1604:1604))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (1807:1807:1807))
        (PORT clk (1582:1582:1582) (1568:1568:1568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1568:1568:1568))
        (PORT d[0] (1989:1989:1989) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (973:973:973))
        (PORT datab (1087:1087:1087) (1057:1057:1057))
        (PORT datac (1067:1067:1067) (1042:1042:1042))
        (PORT datad (1313:1313:1313) (1314:1314:1314))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (971:971:971))
        (PORT datab (819:819:819) (828:828:828))
        (PORT datac (1061:1061:1061) (1049:1049:1049))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|LessThan6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (325:325:325))
        (PORT datab (421:421:421) (460:460:460))
        (PORT datac (387:387:387) (433:433:433))
        (PORT datad (222:222:222) (282:282:282))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|LessThan6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (368:368:368) (426:426:426))
        (PORT datad (169:169:169) (194:194:194))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|video_on_v\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1330:1330:1330))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1273:1273:1273) (1217:1217:1217))
        (PORT ena (3126:3126:3126) (3327:3327:3327))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|LessThan5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (660:660:660))
        (PORT datab (1114:1114:1114) (1123:1123:1123))
        (PORT datad (558:558:558) (590:590:590))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|video_on_h\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1658:1658:1658))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1499:1499:1499) (1421:1421:1421))
        (PORT ena (3555:3555:3555) (3734:3734:3734))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|video_on\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1109:1109:1109))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1649:1649:1649))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (894:894:894) (882:882:882))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1312:1312:1312) (1325:1325:1325))
        (PORT datac (1263:1263:1263) (1251:1251:1251))
        (PORT datad (185:185:185) (209:209:209))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1342:1342:1342))
        (PORT datab (1094:1094:1094) (1156:1156:1156))
        (PORT datac (1045:1045:1045) (1072:1072:1072))
        (PORT datad (2228:2228:2228) (2227:2227:2227))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (358:358:358))
        (PORT datac (236:236:236) (306:306:306))
        (PORT datad (247:247:247) (310:310:310))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (458:458:458))
        (PORT datac (566:566:566) (590:590:590))
        (PORT datad (176:176:176) (198:198:198))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1103:1103:1103))
        (PORT datab (1045:1045:1045) (1047:1047:1047))
        (PORT datac (310:310:310) (312:312:312))
        (PORT datad (318:318:318) (321:321:321))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[5\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (644:644:644))
        (PORT datab (374:374:374) (373:373:373))
        (PORT datac (398:398:398) (440:440:440))
        (PORT datad (326:326:326) (332:332:332))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[6\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (428:428:428) (471:471:471))
        (PORT datad (615:615:615) (642:642:642))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[5\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (283:283:283))
        (PORT datab (461:461:461) (508:508:508))
        (PORT datac (162:162:162) (196:196:196))
        (PORT datad (956:956:956) (935:935:935))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (414:414:414))
        (PORT datac (163:163:163) (196:196:196))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (279:279:279))
        (PORT datab (455:455:455) (502:502:502))
        (PORT datac (182:182:182) (217:217:217))
        (PORT datad (954:954:954) (934:934:934))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (414:414:414))
        (PORT datac (312:312:312) (313:313:313))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1055:1055:1055) (1083:1083:1083))
        (PORT datac (163:163:163) (197:197:197))
        (PORT datad (179:179:179) (201:201:201))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[7\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (363:363:363))
        (PORT datad (249:249:249) (315:315:315))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (973:973:973))
        (PORT datab (461:461:461) (507:507:507))
        (PORT datac (324:324:324) (325:325:325))
        (PORT datad (206:206:206) (241:241:241))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (415:415:415))
        (PORT datac (173:173:173) (204:204:204))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (973:973:973))
        (PORT datab (461:461:461) (503:503:503))
        (PORT datac (164:164:164) (198:198:198))
        (PORT datad (205:205:205) (241:241:241))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (406:406:406))
        (PORT datac (175:175:175) (205:205:205))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (760:760:760))
        (PORT datab (1101:1101:1101) (1129:1129:1129))
        (PORT datad (749:749:749) (736:736:736))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[4\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (313:313:313) (314:314:314))
        (PORT datad (253:253:253) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[2\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (883:883:883))
        (PORT datab (837:837:837) (850:850:850))
        (PORT datac (986:986:986) (942:942:942))
        (PORT datad (726:726:726) (694:694:694))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (233:233:233))
        (PORT datab (352:352:352) (351:351:351))
        (PORT datad (779:779:779) (769:769:769))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[3\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (782:782:782))
        (PORT datab (553:553:553) (537:537:537))
        (PORT datac (604:604:604) (637:637:637))
        (PORT datad (560:560:560) (582:582:582))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (507:507:507))
        (PORT datab (336:336:336) (347:347:347))
        (PORT datad (777:777:777) (767:767:767))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (233:233:233))
        (PORT datab (1099:1099:1099) (1129:1129:1129))
        (PORT datad (178:178:178) (200:200:200))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (276:276:276))
        (PORT datab (456:456:456) (498:498:498))
        (PORT datac (181:181:181) (215:215:215))
        (PORT datad (957:957:957) (932:932:932))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (412:412:412))
        (PORT datab (201:201:201) (235:235:235))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (967:967:967))
        (PORT datab (408:408:408) (450:450:450))
        (PORT datac (236:236:236) (305:305:305))
        (PORT datad (177:177:177) (198:198:198))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (233:233:233))
        (PORT datac (756:756:756) (720:720:720))
        (PORT datad (303:303:303) (303:303:303))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (750:750:750))
        (PORT datab (1101:1101:1101) (1125:1125:1125))
        (PORT datad (764:764:764) (750:750:750))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (231:231:231))
        (PORT datab (1521:1521:1521) (1544:1544:1544))
        (PORT datac (1170:1170:1170) (1162:1162:1162))
        (PORT datad (179:179:179) (201:201:201))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (631:631:631))
        (PORT datab (752:752:752) (739:739:739))
        (PORT datac (339:339:339) (348:348:348))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1431:1431:1431))
        (PORT datab (1266:1266:1266) (1295:1295:1295))
        (PORT datac (725:725:725) (712:712:712))
        (PORT datad (167:167:167) (194:194:194))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1431:1431:1431))
        (PORT datab (202:202:202) (236:236:236))
        (PORT datac (318:318:318) (324:324:324))
        (PORT datad (158:158:158) (180:180:180))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1153:1153:1153))
        (PORT datab (1701:1701:1701) (1744:1744:1744))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1846:1846:1846) (1894:1894:1894))
        (PORT datab (1733:1733:1733) (1746:1746:1746))
        (PORT datac (856:856:856) (889:889:889))
        (PORT datad (167:167:167) (193:193:193))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (358:358:358))
        (PORT datab (1482:1482:1482) (1456:1456:1456))
        (PORT datac (566:566:566) (570:570:570))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1154:1154:1154))
        (PORT datab (1066:1066:1066) (1069:1069:1069))
        (PORT datac (1243:1243:1243) (1254:1254:1254))
        (PORT datad (178:178:178) (199:199:199))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (356:356:356))
        (PORT datab (190:190:190) (226:226:226))
        (PORT datac (1452:1452:1452) (1427:1427:1427))
        (PORT datad (554:554:554) (562:562:562))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (771:771:771))
        (PORT datab (1252:1252:1252) (1240:1240:1240))
        (PORT datac (188:188:188) (225:225:225))
        (PORT datad (191:191:191) (216:216:216))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|red\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1657:1657:1657))
        (PORT asdata (472:472:472) (502:502:502))
        (PORT clrn (1483:1483:1483) (1428:1428:1428))
        (PORT ena (3459:3459:3459) (3657:3657:3657))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (669:669:669) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (2905:2905:2905))
        (PORT clk (1588:1588:1588) (1618:1618:1618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1466:1466:1466) (1452:1452:1452))
        (PORT d[1] (1362:1362:1362) (1375:1375:1375))
        (PORT d[2] (1969:1969:1969) (2043:2043:2043))
        (PORT d[3] (1761:1761:1761) (1766:1766:1766))
        (PORT d[4] (1737:1737:1737) (1735:1735:1735))
        (PORT d[5] (1370:1370:1370) (1333:1333:1333))
        (PORT d[6] (1136:1136:1136) (1141:1141:1141))
        (PORT d[7] (1843:1843:1843) (1807:1807:1807))
        (PORT d[8] (2411:2411:2411) (2531:2531:2531))
        (PORT d[9] (1636:1636:1636) (1660:1660:1660))
        (PORT d[10] (1355:1355:1355) (1354:1354:1354))
        (PORT d[11] (1456:1456:1456) (1490:1490:1490))
        (PORT d[12] (1278:1278:1278) (1330:1330:1330))
        (PORT clk (1585:1585:1585) (1616:1616:1616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1121:1121:1121))
        (PORT clk (1585:1585:1585) (1616:1616:1616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1618:1618:1618))
        (PORT d[0] (1624:1624:1624) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1619:1619:1619))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1619:1619:1619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1619:1619:1619))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1619:1619:1619))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (951:951:951) (974:974:974))
        (PORT d[1] (961:961:961) (985:985:985))
        (PORT d[2] (1241:1241:1241) (1250:1250:1250))
        (PORT d[3] (1324:1324:1324) (1367:1367:1367))
        (PORT d[4] (973:973:973) (1010:1010:1010))
        (PORT d[5] (1291:1291:1291) (1294:1294:1294))
        (PORT d[6] (1155:1155:1155) (1174:1174:1174))
        (PORT d[7] (1119:1119:1119) (1133:1133:1133))
        (PORT d[8] (1365:1365:1365) (1375:1375:1375))
        (PORT d[9] (1409:1409:1409) (1439:1439:1439))
        (PORT d[10] (1143:1143:1143) (1158:1158:1158))
        (PORT d[11] (1190:1190:1190) (1194:1194:1194))
        (PORT d[12] (1777:1777:1777) (1800:1800:1800))
        (PORT clk (1573:1573:1573) (1559:1559:1559))
        (PORT aclr (1592:1592:1592) (1595:1595:1595))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1442:1442:1442) (1399:1399:1399))
        (PORT clk (1573:1573:1573) (1559:1559:1559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1559:1559:1559))
        (PORT d[0] (1831:1831:1831) (1754:1754:1754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (3228:3228:3228))
        (PORT clk (1589:1589:1589) (1619:1619:1619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1401:1401:1401))
        (PORT d[1] (1624:1624:1624) (1624:1624:1624))
        (PORT d[2] (2051:2051:2051) (2133:2133:2133))
        (PORT d[3] (1731:1731:1731) (1755:1755:1755))
        (PORT d[4] (1825:1825:1825) (1842:1842:1842))
        (PORT d[5] (1768:1768:1768) (1831:1831:1831))
        (PORT d[6] (1604:1604:1604) (1604:1604:1604))
        (PORT d[7] (1806:1806:1806) (1762:1762:1762))
        (PORT d[8] (2378:2378:2378) (2490:2490:2490))
        (PORT d[9] (1396:1396:1396) (1435:1435:1435))
        (PORT d[10] (1495:1495:1495) (1541:1541:1541))
        (PORT d[11] (1266:1266:1266) (1238:1238:1238))
        (PORT d[12] (1291:1291:1291) (1333:1333:1333))
        (PORT clk (1586:1586:1586) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1477:1477:1477))
        (PORT clk (1586:1586:1586) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1619:1619:1619))
        (PORT d[0] (1992:1992:1992) (1973:1973:1973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1177:1177:1177))
        (PORT d[1] (1149:1149:1149) (1162:1162:1162))
        (PORT d[2] (1455:1455:1455) (1470:1470:1470))
        (PORT d[3] (1465:1465:1465) (1529:1529:1529))
        (PORT d[4] (1162:1162:1162) (1185:1185:1185))
        (PORT d[5] (1323:1323:1323) (1324:1324:1324))
        (PORT d[6] (1367:1367:1367) (1378:1378:1378))
        (PORT d[7] (1148:1148:1148) (1167:1167:1167))
        (PORT d[8] (1391:1391:1391) (1403:1403:1403))
        (PORT d[9] (1155:1155:1155) (1178:1178:1178))
        (PORT d[10] (1146:1146:1146) (1165:1165:1165))
        (PORT d[11] (1367:1367:1367) (1384:1384:1384))
        (PORT d[12] (1704:1704:1704) (1729:1729:1729))
        (PORT clk (1574:1574:1574) (1559:1559:1559))
        (PORT aclr (1592:1592:1592) (1596:1596:1596))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1555:1555:1555))
        (PORT clk (1574:1574:1574) (1559:1559:1559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1559:1559:1559))
        (PORT d[0] (2110:2110:2110) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (3367:3367:3367))
        (PORT clk (1611:1611:1611) (1638:1638:1638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1774:1774:1774) (1807:1807:1807))
        (PORT d[1] (1775:1775:1775) (1790:1790:1790))
        (PORT d[2] (1686:1686:1686) (1713:1713:1713))
        (PORT d[3] (1466:1466:1466) (1501:1501:1501))
        (PORT d[4] (1500:1500:1500) (1541:1541:1541))
        (PORT d[5] (1791:1791:1791) (1856:1856:1856))
        (PORT d[6] (1756:1756:1756) (1806:1806:1806))
        (PORT d[7] (1485:1485:1485) (1543:1543:1543))
        (PORT d[8] (1449:1449:1449) (1476:1476:1476))
        (PORT d[9] (1762:1762:1762) (1808:1808:1808))
        (PORT d[10] (1404:1404:1404) (1438:1438:1438))
        (PORT d[11] (1237:1237:1237) (1301:1301:1301))
        (PORT d[12] (1279:1279:1279) (1338:1338:1338))
        (PORT clk (1608:1608:1608) (1636:1636:1636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1476:1476:1476))
        (PORT clk (1608:1608:1608) (1636:1636:1636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1638:1638:1638))
        (PORT d[0] (1868:1868:1868) (1860:1860:1860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1639:1639:1639))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1639:1639:1639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1639:1639:1639))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1639:1639:1639))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (1875:1875:1875))
        (PORT d[1] (1867:1867:1867) (1865:1865:1865))
        (PORT d[2] (1905:1905:1905) (1903:1903:1903))
        (PORT d[3] (1950:1950:1950) (1953:1953:1953))
        (PORT d[4] (1925:1925:1925) (1947:1947:1947))
        (PORT d[5] (1622:1622:1622) (1635:1635:1635))
        (PORT d[6] (1431:1431:1431) (1446:1446:1446))
        (PORT d[7] (1647:1647:1647) (1620:1620:1620))
        (PORT d[8] (1485:1485:1485) (1507:1507:1507))
        (PORT d[9] (1600:1600:1600) (1585:1585:1585))
        (PORT d[10] (1421:1421:1421) (1419:1419:1419))
        (PORT d[11] (1589:1589:1589) (1574:1574:1574))
        (PORT d[12] (1630:1630:1630) (1643:1643:1643))
        (PORT clk (1593:1593:1593) (1581:1581:1581))
        (PORT aclr (1614:1614:1614) (1615:1615:1615))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1615:1615:1615))
        (PORT clk (1593:1593:1593) (1581:1581:1581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1581:1581:1581))
        (PORT d[0] (1936:1936:1936) (1892:1892:1892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (3446:3446:3446))
        (PORT clk (1599:1599:1599) (1628:1628:1628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1203:1203:1203) (1237:1237:1237))
        (PORT d[1] (1257:1257:1257) (1280:1280:1280))
        (PORT d[2] (1192:1192:1192) (1174:1174:1174))
        (PORT d[3] (1679:1679:1679) (1674:1674:1674))
        (PORT d[4] (965:965:965) (981:981:981))
        (PORT d[5] (883:883:883) (888:888:888))
        (PORT d[6] (902:902:902) (921:921:921))
        (PORT d[7] (822:822:822) (820:820:820))
        (PORT d[8] (1107:1107:1107) (1090:1090:1090))
        (PORT d[9] (910:910:910) (908:908:908))
        (PORT d[10] (1124:1124:1124) (1110:1110:1110))
        (PORT d[11] (1126:1126:1126) (1124:1124:1124))
        (PORT d[12] (634:634:634) (636:636:636))
        (PORT clk (1596:1596:1596) (1626:1626:1626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1096:1096:1096) (1040:1040:1040))
        (PORT clk (1596:1596:1596) (1626:1626:1626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1628:1628:1628))
        (PORT d[0] (1552:1552:1552) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1629:1629:1629))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1629:1629:1629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1629:1629:1629))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1629:1629:1629))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1534:1534:1534))
        (PORT d[1] (1609:1609:1609) (1588:1588:1588))
        (PORT d[2] (1576:1576:1576) (1573:1573:1573))
        (PORT d[3] (1628:1628:1628) (1606:1606:1606))
        (PORT d[4] (1889:1889:1889) (1885:1885:1885))
        (PORT d[5] (1622:1622:1622) (1623:1623:1623))
        (PORT d[6] (1443:1443:1443) (1451:1451:1451))
        (PORT d[7] (1643:1643:1643) (1659:1659:1659))
        (PORT d[8] (1670:1670:1670) (1662:1662:1662))
        (PORT d[9] (1661:1661:1661) (1649:1649:1649))
        (PORT d[10] (2216:2216:2216) (2223:2223:2223))
        (PORT d[11] (1955:1955:1955) (1946:1946:1946))
        (PORT d[12] (1690:1690:1690) (1700:1700:1700))
        (PORT clk (1583:1583:1583) (1569:1569:1569))
        (PORT aclr (1602:1602:1602) (1605:1605:1605))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (1813:1813:1813))
        (PORT clk (1583:1583:1583) (1569:1569:1569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1569:1569:1569))
        (PORT d[0] (1961:1961:1961) (1907:1907:1907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (972:972:972))
        (PORT datab (1708:1708:1708) (1700:1700:1700))
        (PORT datac (1340:1340:1340) (1295:1295:1295))
        (PORT datad (1312:1312:1312) (1313:1313:1313))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1359:1359:1359))
        (PORT datab (1194:1194:1194) (1153:1153:1153))
        (PORT datac (1048:1048:1048) (1019:1019:1019))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (2882:2882:2882))
        (PORT clk (1585:1585:1585) (1611:1611:1611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1255:1255:1255))
        (PORT d[1] (1352:1352:1352) (1370:1370:1370))
        (PORT d[2] (1344:1344:1344) (1382:1382:1382))
        (PORT d[3] (1387:1387:1387) (1369:1369:1369))
        (PORT d[4] (1450:1450:1450) (1458:1458:1458))
        (PORT d[5] (1816:1816:1816) (1877:1877:1877))
        (PORT d[6] (1863:1863:1863) (1884:1884:1884))
        (PORT d[7] (1938:1938:1938) (2035:2035:2035))
        (PORT d[8] (2124:2124:2124) (2241:2241:2241))
        (PORT d[9] (1485:1485:1485) (1535:1535:1535))
        (PORT d[10] (1546:1546:1546) (1511:1511:1511))
        (PORT d[11] (1426:1426:1426) (1471:1471:1471))
        (PORT d[12] (1549:1549:1549) (1590:1590:1590))
        (PORT clk (1582:1582:1582) (1609:1609:1609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1352:1352:1352))
        (PORT clk (1582:1582:1582) (1609:1609:1609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1611:1611:1611))
        (PORT d[0] (1873:1873:1873) (1818:1818:1818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1612:1612:1612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1053:1053:1053) (1071:1071:1071))
        (PORT d[1] (1300:1300:1300) (1324:1324:1324))
        (PORT d[2] (1215:1215:1215) (1229:1229:1229))
        (PORT d[3] (1050:1050:1050) (1089:1089:1089))
        (PORT d[4] (1343:1343:1343) (1404:1404:1404))
        (PORT d[5] (1156:1156:1156) (1150:1150:1150))
        (PORT d[6] (1423:1423:1423) (1451:1451:1451))
        (PORT d[7] (1590:1590:1590) (1596:1596:1596))
        (PORT d[8] (869:869:869) (883:883:883))
        (PORT d[9] (1420:1420:1420) (1456:1456:1456))
        (PORT d[10] (1382:1382:1382) (1401:1401:1401))
        (PORT d[11] (934:934:934) (942:942:942))
        (PORT d[12] (1453:1453:1453) (1475:1475:1475))
        (PORT clk (1566:1566:1566) (1555:1555:1555))
        (PORT aclr (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1128:1128:1128))
        (PORT clk (1566:1566:1566) (1555:1555:1555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1555:1555:1555))
        (PORT d[0] (1761:1761:1761) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3406:3406:3406) (3692:3692:3692))
        (PORT clk (1597:1597:1597) (1626:1626:1626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1486:1486:1486))
        (PORT d[1] (1290:1290:1290) (1323:1323:1323))
        (PORT d[2] (1200:1200:1200) (1217:1217:1217))
        (PORT d[3] (1222:1222:1222) (1255:1255:1255))
        (PORT d[4] (1186:1186:1186) (1226:1226:1226))
        (PORT d[5] (1792:1792:1792) (1849:1849:1849))
        (PORT d[6] (1705:1705:1705) (1756:1756:1756))
        (PORT d[7] (1468:1468:1468) (1502:1502:1502))
        (PORT d[8] (1457:1457:1457) (1461:1461:1461))
        (PORT d[9] (1179:1179:1179) (1192:1192:1192))
        (PORT d[10] (1105:1105:1105) (1126:1126:1126))
        (PORT d[11] (945:945:945) (993:993:993))
        (PORT d[12] (988:988:988) (1030:1030:1030))
        (PORT clk (1594:1594:1594) (1624:1624:1624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1328:1328:1328))
        (PORT clk (1594:1594:1594) (1624:1624:1624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1626:1626:1626))
        (PORT d[0] (1842:1842:1842) (1794:1794:1794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1627:1627:1627))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1627:1627:1627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1627:1627:1627))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1627:1627:1627))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1639:1639:1639) (1622:1622:1622))
        (PORT d[1] (1609:1609:1609) (1592:1592:1592))
        (PORT d[2] (1374:1374:1374) (1352:1352:1352))
        (PORT d[3] (1657:1657:1657) (1660:1660:1660))
        (PORT d[4] (1347:1347:1347) (1355:1355:1355))
        (PORT d[5] (1341:1341:1341) (1342:1342:1342))
        (PORT d[6] (1161:1161:1161) (1165:1165:1165))
        (PORT d[7] (1379:1379:1379) (1352:1352:1352))
        (PORT d[8] (1426:1426:1426) (1427:1427:1427))
        (PORT d[9] (1356:1356:1356) (1313:1313:1313))
        (PORT d[10] (1654:1654:1654) (1619:1619:1619))
        (PORT d[11] (1313:1313:1313) (1289:1289:1289))
        (PORT d[12] (1352:1352:1352) (1360:1360:1360))
        (PORT clk (1581:1581:1581) (1567:1567:1567))
        (PORT aclr (1600:1600:1600) (1603:1603:1603))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1300:1300:1300))
        (PORT clk (1581:1581:1581) (1567:1567:1567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1567:1567:1567))
        (PORT d[0] (1768:1768:1768) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (3241:3241:3241))
        (PORT clk (1594:1594:1594) (1623:1623:1623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1005:1005:1005) (1051:1051:1051))
        (PORT d[1] (1014:1014:1014) (1032:1032:1032))
        (PORT d[2] (1405:1405:1405) (1411:1411:1411))
        (PORT d[3] (1143:1143:1143) (1170:1170:1170))
        (PORT d[4] (665:665:665) (669:669:669))
        (PORT d[5] (1116:1116:1116) (1131:1131:1131))
        (PORT d[6] (973:973:973) (989:989:989))
        (PORT d[7] (882:882:882) (883:883:883))
        (PORT d[8] (1147:1147:1147) (1138:1138:1138))
        (PORT d[9] (913:913:913) (916:916:916))
        (PORT d[10] (821:821:821) (821:821:821))
        (PORT d[11] (925:925:925) (952:952:952))
        (PORT d[12] (675:675:675) (699:699:699))
        (PORT clk (1591:1591:1591) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1054:1054:1054))
        (PORT clk (1591:1591:1591) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1623:1623:1623))
        (PORT d[0] (1566:1566:1566) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1328:1328:1328) (1315:1315:1315))
        (PORT d[1] (1356:1356:1356) (1305:1305:1305))
        (PORT d[2] (1348:1348:1348) (1344:1344:1344))
        (PORT d[3] (1389:1389:1389) (1364:1364:1364))
        (PORT d[4] (1633:1633:1633) (1629:1629:1629))
        (PORT d[5] (1378:1378:1378) (1385:1385:1385))
        (PORT d[6] (1637:1637:1637) (1655:1655:1655))
        (PORT d[7] (1370:1370:1370) (1377:1377:1377))
        (PORT d[8] (1632:1632:1632) (1611:1611:1611))
        (PORT d[9] (1142:1142:1142) (1135:1135:1135))
        (PORT d[10] (2021:2021:2021) (2033:2033:2033))
        (PORT d[11] (1668:1668:1668) (1659:1659:1659))
        (PORT d[12] (1667:1667:1667) (1675:1675:1675))
        (PORT clk (1578:1578:1578) (1564:1564:1564))
        (PORT aclr (1597:1597:1597) (1600:1600:1600))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1594:1594:1594) (1530:1530:1530))
        (PORT clk (1578:1578:1578) (1564:1564:1564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1564:1564:1564))
        (PORT d[0] (1747:1747:1747) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (962:962:962))
        (PORT datab (1432:1432:1432) (1454:1454:1454))
        (PORT datac (1236:1236:1236) (1191:1191:1191))
        (PORT datad (1308:1308:1308) (1306:1306:1306))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3010:3010:3010) (3264:3264:3264))
        (PORT clk (1597:1597:1597) (1626:1626:1626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1069:1069:1069) (1129:1129:1129))
        (PORT d[1] (1244:1244:1244) (1272:1272:1272))
        (PORT d[2] (891:891:891) (867:867:867))
        (PORT d[3] (1408:1408:1408) (1456:1456:1456))
        (PORT d[4] (887:887:887) (883:883:883))
        (PORT d[5] (649:649:649) (663:663:663))
        (PORT d[6] (1145:1145:1145) (1174:1174:1174))
        (PORT d[7] (1174:1174:1174) (1202:1202:1202))
        (PORT d[8] (1094:1094:1094) (1065:1065:1065))
        (PORT d[9] (684:684:684) (692:692:692))
        (PORT d[10] (674:674:674) (690:690:690))
        (PORT d[11] (629:629:629) (651:651:651))
        (PORT d[12] (649:649:649) (651:651:651))
        (PORT clk (1594:1594:1594) (1624:1624:1624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (857:857:857) (803:803:803))
        (PORT clk (1594:1594:1594) (1624:1624:1624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1626:1626:1626))
        (PORT d[0] (1312:1312:1312) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1627:1627:1627))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1627:1627:1627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1627:1627:1627))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1627:1627:1627))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1604:1604:1604))
        (PORT d[1] (1594:1594:1594) (1564:1564:1564))
        (PORT d[2] (1321:1321:1321) (1313:1313:1313))
        (PORT d[3] (1368:1368:1368) (1337:1337:1337))
        (PORT d[4] (1875:1875:1875) (1887:1887:1887))
        (PORT d[5] (1617:1617:1617) (1619:1619:1619))
        (PORT d[6] (1675:1675:1675) (1694:1694:1694))
        (PORT d[7] (1661:1661:1661) (1673:1673:1673))
        (PORT d[8] (1400:1400:1400) (1394:1394:1394))
        (PORT d[9] (1637:1637:1637) (1621:1621:1621))
        (PORT d[10] (1972:1972:1972) (1978:1978:1978))
        (PORT d[11] (1941:1941:1941) (1918:1918:1918))
        (PORT d[12] (1711:1711:1711) (1728:1728:1728))
        (PORT clk (1581:1581:1581) (1567:1567:1567))
        (PORT aclr (1600:1600:1600) (1603:1603:1603))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (1807:1807:1807))
        (PORT clk (1581:1581:1581) (1567:1567:1567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1567:1567:1567))
        (PORT d[0] (1981:1981:1981) (1919:1919:1919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (963:963:963))
        (PORT datab (1142:1142:1142) (1133:1133:1133))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (1262:1262:1262) (1218:1218:1218))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1162:1162:1162) (1138:1138:1138))
        (PORT datab (616:616:616) (623:623:623))
        (PORT datac (188:188:188) (224:224:224))
        (PORT datad (191:191:191) (218:218:218))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (319:319:319) (312:312:312))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|red\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1658:1658:1658))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1499:1499:1499) (1421:1421:1421))
        (PORT ena (3555:3555:3555) (3734:3734:3734))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (699:699:699) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3597:3597:3597))
        (PORT clk (1585:1585:1585) (1614:1614:1614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1509:1509:1509))
        (PORT d[1] (2014:2014:2014) (2119:2119:2119))
        (PORT d[2] (1945:1945:1945) (2029:2029:2029))
        (PORT d[3] (2021:2021:2021) (2066:2066:2066))
        (PORT d[4] (1760:1760:1760) (1781:1781:1781))
        (PORT d[5] (1785:1785:1785) (1855:1855:1855))
        (PORT d[6] (1826:1826:1826) (1837:1837:1837))
        (PORT d[7] (1489:1489:1489) (1559:1559:1559))
        (PORT d[8] (1836:1836:1836) (1937:1937:1937))
        (PORT d[9] (1766:1766:1766) (1830:1830:1830))
        (PORT d[10] (1880:1880:1880) (1883:1883:1883))
        (PORT d[11] (1731:1731:1731) (1787:1787:1787))
        (PORT d[12] (1573:1573:1573) (1650:1650:1650))
        (PORT clk (1582:1582:1582) (1612:1612:1612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1842:1842:1842) (1767:1767:1767))
        (PORT clk (1582:1582:1582) (1612:1612:1612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1614:1614:1614))
        (PORT d[0] (2298:2298:2298) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1615:1615:1615))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1615:1615:1615))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1615:1615:1615))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1348:1348:1348))
        (PORT d[1] (1118:1118:1118) (1121:1121:1121))
        (PORT d[2] (942:942:942) (959:959:959))
        (PORT d[3] (1048:1048:1048) (1071:1071:1071))
        (PORT d[4] (956:956:956) (962:962:962))
        (PORT d[5] (1082:1082:1082) (1056:1056:1056))
        (PORT d[6] (866:866:866) (863:863:863))
        (PORT d[7] (1327:1327:1327) (1314:1314:1314))
        (PORT d[8] (1412:1412:1412) (1421:1421:1421))
        (PORT d[9] (1200:1200:1200) (1230:1230:1230))
        (PORT d[10] (1111:1111:1111) (1129:1129:1129))
        (PORT d[11] (1426:1426:1426) (1443:1443:1443))
        (PORT d[12] (1449:1449:1449) (1476:1476:1476))
        (PORT clk (1569:1569:1569) (1555:1555:1555))
        (PORT aclr (1588:1588:1588) (1591:1591:1591))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1099:1099:1099))
        (PORT clk (1569:1569:1569) (1555:1555:1555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1555:1555:1555))
        (PORT d[0] (1565:1565:1565) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3010:3010:3010) (3256:3256:3256))
        (PORT clk (1588:1588:1588) (1618:1618:1618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (1870:1870:1870))
        (PORT d[1] (1619:1619:1619) (1670:1670:1670))
        (PORT d[2] (1909:1909:1909) (1969:1969:1969))
        (PORT d[3] (1830:1830:1830) (1856:1856:1856))
        (PORT d[4] (1651:1651:1651) (1642:1642:1642))
        (PORT d[5] (1854:1854:1854) (1833:1833:1833))
        (PORT d[6] (1597:1597:1597) (1598:1598:1598))
        (PORT d[7] (1534:1534:1534) (1614:1614:1614))
        (PORT d[8] (1852:1852:1852) (1950:1950:1950))
        (PORT d[9] (2002:2002:2002) (2064:2064:2064))
        (PORT d[10] (2064:2064:2064) (2126:2126:2126))
        (PORT d[11] (1977:1977:1977) (2027:2027:2027))
        (PORT d[12] (1950:1950:1950) (2053:2053:2053))
        (PORT clk (1585:1585:1585) (1616:1616:1616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (1773:1773:1773))
        (PORT clk (1585:1585:1585) (1616:1616:1616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1618:1618:1618))
        (PORT d[0] (2128:2128:2128) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1619:1619:1619))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1619:1619:1619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1619:1619:1619))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1619:1619:1619))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1109:1109:1109))
        (PORT d[1] (1256:1256:1256) (1272:1272:1272))
        (PORT d[2] (1363:1363:1363) (1390:1390:1390))
        (PORT d[3] (1085:1085:1085) (1124:1124:1124))
        (PORT d[4] (932:932:932) (963:963:963))
        (PORT d[5] (960:960:960) (980:980:980))
        (PORT d[6] (922:922:922) (930:930:930))
        (PORT d[7] (1065:1065:1065) (1047:1047:1047))
        (PORT d[8] (901:901:901) (921:921:921))
        (PORT d[9] (897:897:897) (913:913:913))
        (PORT d[10] (863:863:863) (872:872:872))
        (PORT d[11] (1309:1309:1309) (1292:1292:1292))
        (PORT d[12] (1178:1178:1178) (1182:1182:1182))
        (PORT clk (1573:1573:1573) (1559:1559:1559))
        (PORT aclr (1592:1592:1592) (1595:1595:1595))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1122:1122:1122))
        (PORT clk (1573:1573:1573) (1559:1559:1559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1559:1559:1559))
        (PORT d[0] (1546:1546:1546) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (966:966:966))
        (PORT datab (1074:1074:1074) (1042:1042:1042))
        (PORT datac (1535:1535:1535) (1505:1505:1505))
        (PORT datad (1308:1308:1308) (1308:1308:1308))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (2944:2944:2944))
        (PORT clk (1594:1594:1594) (1619:1619:1619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1366:1366:1366))
        (PORT d[1] (1264:1264:1264) (1292:1292:1292))
        (PORT d[2] (1474:1474:1474) (1557:1557:1557))
        (PORT d[3] (922:922:922) (934:934:934))
        (PORT d[4] (1174:1174:1174) (1205:1205:1205))
        (PORT d[5] (1508:1508:1508) (1526:1526:1526))
        (PORT d[6] (1203:1203:1203) (1222:1222:1222))
        (PORT d[7] (1443:1443:1443) (1476:1476:1476))
        (PORT d[8] (1156:1156:1156) (1163:1163:1163))
        (PORT d[9] (911:911:911) (919:919:919))
        (PORT d[10] (881:881:881) (895:895:895))
        (PORT d[11] (929:929:929) (964:964:964))
        (PORT d[12] (948:948:948) (975:975:975))
        (PORT clk (1591:1591:1591) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1378:1378:1378) (1313:1313:1313))
        (PORT clk (1591:1591:1591) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1619:1619:1619))
        (PORT d[0] (1834:1834:1834) (1779:1779:1779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1325:1325:1325))
        (PORT d[1] (1335:1335:1335) (1308:1308:1308))
        (PORT d[2] (1350:1350:1350) (1316:1316:1316))
        (PORT d[3] (1646:1646:1646) (1624:1624:1624))
        (PORT d[4] (1331:1331:1331) (1321:1321:1321))
        (PORT d[5] (1374:1374:1374) (1355:1355:1355))
        (PORT d[6] (1707:1707:1707) (1712:1712:1712))
        (PORT d[7] (1353:1353:1353) (1345:1345:1345))
        (PORT d[8] (1341:1341:1341) (1299:1299:1299))
        (PORT d[9] (1637:1637:1637) (1622:1622:1622))
        (PORT d[10] (1640:1640:1640) (1626:1626:1626))
        (PORT d[11] (1394:1394:1394) (1380:1380:1380))
        (PORT d[12] (1644:1644:1644) (1633:1633:1633))
        (PORT clk (1574:1574:1574) (1564:1564:1564))
        (PORT aclr (1597:1597:1597) (1596:1596:1596))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1096:1096:1096) (1040:1040:1040))
        (PORT clk (1574:1574:1574) (1564:1564:1564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1564:1564:1564))
        (PORT d[0] (1444:1444:1444) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3402:3402:3402))
        (PORT clk (1590:1590:1590) (1619:1619:1619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (2140:2140:2140))
        (PORT d[1] (2030:2030:2030) (2113:2113:2113))
        (PORT d[2] (2326:2326:2326) (2401:2401:2401))
        (PORT d[3] (2207:2207:2207) (2274:2274:2274))
        (PORT d[4] (1777:1777:1777) (1814:1814:1814))
        (PORT d[5] (2320:2320:2320) (2384:2384:2384))
        (PORT d[6] (1903:1903:1903) (1915:1915:1915))
        (PORT d[7] (1565:1565:1565) (1654:1654:1654))
        (PORT d[8] (2123:2123:2123) (2214:2214:2214))
        (PORT d[9] (1747:1747:1747) (1812:1812:1812))
        (PORT d[10] (2263:2263:2263) (2306:2306:2306))
        (PORT d[11] (2002:2002:2002) (2058:2058:2058))
        (PORT d[12] (1612:1612:1612) (1686:1686:1686))
        (PORT clk (1587:1587:1587) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1633:1633:1633))
        (PORT clk (1587:1587:1587) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1619:1619:1619))
        (PORT d[0] (2130:2130:2130) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1554:1554:1554))
        (PORT d[1] (1701:1701:1701) (1707:1707:1707))
        (PORT d[2] (1353:1353:1353) (1409:1409:1409))
        (PORT d[3] (1481:1481:1481) (1544:1544:1544))
        (PORT d[4] (1203:1203:1203) (1245:1245:1245))
        (PORT d[5] (1189:1189:1189) (1210:1210:1210))
        (PORT d[6] (1148:1148:1148) (1158:1158:1158))
        (PORT d[7] (1272:1272:1272) (1262:1262:1262))
        (PORT d[8] (1174:1174:1174) (1202:1202:1202))
        (PORT d[9] (1157:1157:1157) (1188:1188:1188))
        (PORT d[10] (1157:1157:1157) (1188:1188:1188))
        (PORT d[11] (1237:1237:1237) (1216:1216:1216))
        (PORT d[12] (1248:1248:1248) (1282:1282:1282))
        (PORT clk (1575:1575:1575) (1560:1560:1560))
        (PORT aclr (1593:1593:1593) (1597:1597:1597))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1423:1423:1423))
        (PORT clk (1575:1575:1575) (1560:1560:1560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1560:1560:1560))
        (PORT d[0] (1818:1818:1818) (1772:1772:1772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datab (1285:1285:1285) (1269:1269:1269))
        (PORT datac (1479:1479:1479) (1499:1499:1499))
        (PORT datad (893:893:893) (931:931:931))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3361:3361:3361) (3619:3619:3619))
        (PORT clk (1582:1582:1582) (1610:1610:1610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1356:1356:1356))
        (PORT d[1] (1348:1348:1348) (1364:1364:1364))
        (PORT d[2] (1643:1643:1643) (1711:1711:1711))
        (PORT d[3] (1345:1345:1345) (1325:1325:1325))
        (PORT d[4] (1398:1398:1398) (1394:1394:1394))
        (PORT d[5] (1804:1804:1804) (1875:1875:1875))
        (PORT d[6] (1837:1837:1837) (1857:1857:1857))
        (PORT d[7] (1816:1816:1816) (1887:1887:1887))
        (PORT d[8] (2117:2117:2117) (2232:2232:2232))
        (PORT d[9] (1735:1735:1735) (1793:1793:1793))
        (PORT d[10] (1804:1804:1804) (1861:1861:1861))
        (PORT d[11] (1740:1740:1740) (1785:1785:1785))
        (PORT d[12] (1838:1838:1838) (1895:1895:1895))
        (PORT clk (1579:1579:1579) (1608:1608:1608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1413:1413:1413))
        (PORT clk (1579:1579:1579) (1608:1608:1608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1610:1610:1610))
        (PORT d[0] (1929:1929:1929) (1879:1879:1879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1611:1611:1611))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1611:1611:1611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1611:1611:1611))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1611:1611:1611))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1347:1347:1347))
        (PORT d[1] (862:862:862) (848:848:848))
        (PORT d[2] (696:696:696) (705:705:705))
        (PORT d[3] (668:668:668) (664:664:664))
        (PORT d[4] (691:691:691) (709:709:709))
        (PORT d[5] (1402:1402:1402) (1407:1407:1407))
        (PORT d[6] (1449:1449:1449) (1480:1480:1480))
        (PORT d[7] (865:865:865) (872:872:872))
        (PORT d[8] (1404:1404:1404) (1416:1416:1416))
        (PORT d[9] (1186:1186:1186) (1211:1211:1211))
        (PORT d[10] (868:868:868) (872:872:872))
        (PORT d[11] (1198:1198:1198) (1201:1201:1201))
        (PORT d[12] (911:911:911) (887:887:887))
        (PORT clk (1565:1565:1565) (1552:1552:1552))
        (PORT aclr (1585:1585:1585) (1587:1587:1587))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1121:1121:1121))
        (PORT clk (1565:1565:1565) (1552:1552:1552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1552:1552:1552))
        (PORT d[0] (1751:1751:1751) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2736:2736:2736) (2981:2981:2981))
        (PORT clk (1598:1598:1598) (1627:1627:1627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (1889:1889:1889))
        (PORT d[1] (1531:1531:1531) (1569:1569:1569))
        (PORT d[2] (1924:1924:1924) (1913:1913:1913))
        (PORT d[3] (1441:1441:1441) (1459:1459:1459))
        (PORT d[4] (1464:1464:1464) (1495:1495:1495))
        (PORT d[5] (1784:1784:1784) (1832:1832:1832))
        (PORT d[6] (1473:1473:1473) (1497:1497:1497))
        (PORT d[7] (1447:1447:1447) (1486:1486:1486))
        (PORT d[8] (1461:1461:1461) (1477:1477:1477))
        (PORT d[9] (1180:1180:1180) (1193:1193:1193))
        (PORT d[10] (1127:1127:1127) (1149:1149:1149))
        (PORT d[11] (1222:1222:1222) (1267:1267:1267))
        (PORT d[12] (1240:1240:1240) (1276:1276:1276))
        (PORT clk (1595:1595:1595) (1625:1625:1625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1432:1432:1432) (1409:1409:1409))
        (PORT clk (1595:1595:1595) (1625:1625:1625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1627:1627:1627))
        (PORT d[0] (1860:1860:1860) (1857:1857:1857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1628:1628:1628))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1628:1628:1628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1628:1628:1628))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1628:1628:1628))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1625:1625:1625))
        (PORT d[1] (1597:1597:1597) (1594:1594:1594))
        (PORT d[2] (1632:1632:1632) (1608:1608:1608))
        (PORT d[3] (1964:1964:1964) (1971:1971:1971))
        (PORT d[4] (1650:1650:1650) (1662:1662:1662))
        (PORT d[5] (1346:1346:1346) (1349:1349:1349))
        (PORT d[6] (1943:1943:1943) (1977:1977:1977))
        (PORT d[7] (1559:1559:1559) (1508:1508:1508))
        (PORT d[8] (1161:1161:1161) (1169:1169:1169))
        (PORT d[9] (1409:1409:1409) (1385:1385:1385))
        (PORT d[10] (1630:1630:1630) (1595:1595:1595))
        (PORT d[11] (1347:1347:1347) (1336:1336:1336))
        (PORT d[12] (1383:1383:1383) (1397:1397:1397))
        (PORT clk (1582:1582:1582) (1568:1568:1568))
        (PORT aclr (1601:1601:1601) (1604:1604:1604))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1561:1561:1561) (1490:1490:1490))
        (PORT clk (1582:1582:1582) (1568:1568:1568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1568:1568:1568))
        (PORT d[0] (1760:1760:1760) (1681:1681:1681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2704:2704:2704) (2946:2946:2946))
        (PORT clk (1596:1596:1596) (1625:1625:1625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1563:1563:1563))
        (PORT d[1] (1511:1511:1511) (1524:1524:1524))
        (PORT d[2] (1480:1480:1480) (1572:1572:1572))
        (PORT d[3] (1452:1452:1452) (1469:1469:1469))
        (PORT d[4] (1165:1165:1165) (1204:1204:1204))
        (PORT d[5] (1775:1775:1775) (1834:1834:1834))
        (PORT d[6] (1433:1433:1433) (1434:1434:1434))
        (PORT d[7] (1449:1449:1449) (1489:1489:1489))
        (PORT d[8] (1177:1177:1177) (1193:1193:1193))
        (PORT d[9] (1202:1202:1202) (1214:1214:1214))
        (PORT d[10] (1099:1099:1099) (1119:1119:1119))
        (PORT d[11] (969:969:969) (1020:1020:1020))
        (PORT d[12] (987:987:987) (1029:1029:1029))
        (PORT clk (1593:1593:1593) (1623:1623:1623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1324:1324:1324))
        (PORT clk (1593:1593:1593) (1623:1623:1623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1625:1625:1625))
        (PORT d[0] (1832:1832:1832) (1790:1790:1790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1626:1626:1626))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1626:1626:1626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1626:1626:1626))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1626:1626:1626))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1328:1328:1328))
        (PORT d[1] (1308:1308:1308) (1292:1292:1292))
        (PORT d[2] (1373:1373:1373) (1351:1351:1351))
        (PORT d[3] (1873:1873:1873) (1862:1862:1862))
        (PORT d[4] (1365:1365:1365) (1376:1376:1376))
        (PORT d[5] (1336:1336:1336) (1293:1293:1293))
        (PORT d[6] (1737:1737:1737) (1746:1746:1746))
        (PORT d[7] (1342:1342:1342) (1322:1322:1322))
        (PORT d[8] (1169:1169:1169) (1166:1166:1166))
        (PORT d[9] (1400:1400:1400) (1369:1369:1369))
        (PORT d[10] (1166:1166:1166) (1155:1155:1155))
        (PORT d[11] (1071:1071:1071) (1047:1047:1047))
        (PORT d[12] (1343:1343:1343) (1339:1339:1339))
        (PORT clk (1580:1580:1580) (1566:1566:1566))
        (PORT aclr (1599:1599:1599) (1602:1602:1602))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1252:1252:1252))
        (PORT clk (1580:1580:1580) (1566:1566:1566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1566:1566:1566))
        (PORT d[0] (1713:1713:1713) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (970:970:970))
        (PORT datab (1576:1576:1576) (1555:1555:1555))
        (PORT datac (1314:1314:1314) (1271:1271:1271))
        (PORT datad (1311:1311:1311) (1311:1311:1311))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3103:3103:3103) (3387:3387:3387))
        (PORT clk (1602:1602:1602) (1629:1629:1629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2225:2225:2225))
        (PORT d[1] (2073:2073:2073) (2163:2163:2163))
        (PORT d[2] (2333:2333:2333) (2408:2408:2408))
        (PORT d[3] (1931:1931:1931) (2009:2009:2009))
        (PORT d[4] (1705:1705:1705) (1736:1736:1736))
        (PORT d[5] (1999:1999:1999) (2009:2009:2009))
        (PORT d[6] (1936:1936:1936) (1961:1961:1961))
        (PORT d[7] (1736:1736:1736) (1796:1796:1796))
        (PORT d[8] (1796:1796:1796) (1885:1885:1885))
        (PORT d[9] (2003:2003:2003) (2062:2062:2062))
        (PORT d[10] (2052:2052:2052) (2110:2110:2110))
        (PORT d[11] (1754:1754:1754) (1818:1818:1818))
        (PORT d[12] (1622:1622:1622) (1711:1711:1711))
        (PORT clk (1599:1599:1599) (1627:1627:1627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1846:1846:1846) (1776:1776:1776))
        (PORT clk (1599:1599:1599) (1627:1627:1627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1629:1629:1629))
        (PORT d[0] (2286:2286:2286) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1630:1630:1630))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1630:1630:1630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1630:1630:1630))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1630:1630:1630))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1512:1512:1512))
        (PORT d[1] (1743:1743:1743) (1772:1772:1772))
        (PORT d[2] (1765:1765:1765) (1835:1835:1835))
        (PORT d[3] (1467:1467:1467) (1536:1536:1536))
        (PORT d[4] (1515:1515:1515) (1557:1557:1557))
        (PORT d[5] (1168:1168:1168) (1208:1208:1208))
        (PORT d[6] (1181:1181:1181) (1194:1194:1194))
        (PORT d[7] (1302:1302:1302) (1291:1291:1291))
        (PORT d[8] (1193:1193:1193) (1222:1222:1222))
        (PORT d[9] (1143:1143:1143) (1164:1164:1164))
        (PORT d[10] (1160:1160:1160) (1194:1194:1194))
        (PORT d[11] (1608:1608:1608) (1599:1599:1599))
        (PORT d[12] (1214:1214:1214) (1244:1244:1244))
        (PORT clk (1584:1584:1584) (1572:1572:1572))
        (PORT aclr (1605:1605:1605) (1606:1606:1606))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1437:1437:1437))
        (PORT clk (1584:1584:1584) (1572:1572:1572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1572:1572:1572))
        (PORT d[0] (1875:1875:1875) (1831:1831:1831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (805:805:805))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (1373:1373:1373) (1365:1365:1365))
        (PORT datad (1306:1306:1306) (1299:1299:1299))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (609:609:609))
        (PORT datab (1206:1206:1206) (1182:1182:1182))
        (PORT datac (187:187:187) (226:226:226))
        (PORT datad (190:190:190) (217:217:217))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (335:335:335) (335:335:335))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|red\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1657:1657:1657))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1520:1520:1520) (1470:1470:1470))
        (PORT ena (3587:3587:3587) (3761:3761:3761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (709:709:709) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3175:3175:3175) (3388:3388:3388))
        (PORT clk (1596:1596:1596) (1625:1625:1625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (652:652:652) (684:684:684))
        (PORT d[1] (1216:1216:1216) (1236:1236:1236))
        (PORT d[2] (654:654:654) (655:655:655))
        (PORT d[3] (1164:1164:1164) (1192:1192:1192))
        (PORT d[4] (866:866:866) (864:864:864))
        (PORT d[5] (1116:1116:1116) (1130:1130:1130))
        (PORT d[6] (921:921:921) (932:932:932))
        (PORT d[7] (852:852:852) (841:841:841))
        (PORT d[8] (946:946:946) (944:944:944))
        (PORT d[9] (875:875:875) (870:870:870))
        (PORT d[10] (842:842:842) (824:824:824))
        (PORT d[11] (935:935:935) (963:963:963))
        (PORT d[12] (666:666:666) (680:680:680))
        (PORT clk (1593:1593:1593) (1623:1623:1623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1139:1139:1139) (1070:1070:1070))
        (PORT clk (1593:1593:1593) (1623:1623:1623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1625:1625:1625))
        (PORT d[0] (1595:1595:1595) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1626:1626:1626))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1626:1626:1626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1626:1626:1626))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1626:1626:1626))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1351:1351:1351) (1345:1345:1345))
        (PORT d[1] (1375:1375:1375) (1357:1357:1357))
        (PORT d[2] (1354:1354:1354) (1341:1341:1341))
        (PORT d[3] (1843:1843:1843) (1817:1817:1817))
        (PORT d[4] (1627:1627:1627) (1631:1631:1631))
        (PORT d[5] (1588:1588:1588) (1577:1577:1577))
        (PORT d[6] (1700:1700:1700) (1719:1719:1719))
        (PORT d[7] (1653:1653:1653) (1652:1652:1652))
        (PORT d[8] (1629:1629:1629) (1611:1611:1611))
        (PORT d[9] (1652:1652:1652) (1633:1633:1633))
        (PORT d[10] (1946:1946:1946) (1949:1949:1949))
        (PORT d[11] (1679:1679:1679) (1667:1667:1667))
        (PORT d[12] (1723:1723:1723) (1747:1747:1747))
        (PORT clk (1580:1580:1580) (1566:1566:1566))
        (PORT aclr (1599:1599:1599) (1602:1602:1602))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1531:1531:1531))
        (PORT clk (1580:1580:1580) (1566:1566:1566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1566:1566:1566))
        (PORT d[0] (1764:1764:1764) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4069:4069:4069) (4386:4386:4386))
        (PORT clk (1590:1590:1590) (1619:1619:1619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1393:1393:1393))
        (PORT d[1] (1421:1421:1421) (1419:1419:1419))
        (PORT d[2] (2054:2054:2054) (2110:2110:2110))
        (PORT d[3] (1311:1311:1311) (1308:1308:1308))
        (PORT d[4] (1351:1351:1351) (1340:1340:1340))
        (PORT d[5] (1769:1769:1769) (1832:1832:1832))
        (PORT d[6] (1245:1245:1245) (1226:1226:1226))
        (PORT d[7] (1614:1614:1614) (1629:1629:1629))
        (PORT d[8] (2393:2393:2393) (2508:2508:2508))
        (PORT d[9] (1382:1382:1382) (1401:1401:1401))
        (PORT d[10] (1528:1528:1528) (1581:1581:1581))
        (PORT d[11] (1316:1316:1316) (1326:1326:1326))
        (PORT d[12] (1217:1217:1217) (1251:1251:1251))
        (PORT clk (1587:1587:1587) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1338:1338:1338))
        (PORT clk (1587:1587:1587) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1619:1619:1619))
        (PORT d[0] (1854:1854:1854) (1804:1804:1804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1173:1173:1173))
        (PORT d[1] (1189:1189:1189) (1195:1195:1195))
        (PORT d[2] (1438:1438:1438) (1444:1444:1444))
        (PORT d[3] (1321:1321:1321) (1303:1303:1303))
        (PORT d[4] (1178:1178:1178) (1198:1198:1198))
        (PORT d[5] (1323:1323:1323) (1325:1325:1325))
        (PORT d[6] (1374:1374:1374) (1343:1343:1343))
        (PORT d[7] (1123:1123:1123) (1140:1140:1140))
        (PORT d[8] (1392:1392:1392) (1404:1404:1404))
        (PORT d[9] (1345:1345:1345) (1345:1345:1345))
        (PORT d[10] (1147:1147:1147) (1166:1166:1166))
        (PORT d[11] (1413:1413:1413) (1419:1419:1419))
        (PORT d[12] (1768:1768:1768) (1804:1804:1804))
        (PORT clk (1576:1576:1576) (1562:1562:1562))
        (PORT aclr (1593:1593:1593) (1596:1596:1596))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1609:1609:1609) (1562:1562:1562))
        (PORT clk (1576:1576:1576) (1562:1562:1562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1562:1562:1562))
        (PORT d[0] (1772:1772:1772) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2929:2929:2929) (3164:3164:3164))
        (PORT clk (1589:1589:1589) (1619:1619:1619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (1741:1741:1741))
        (PORT d[1] (2046:2046:2046) (2137:2137:2137))
        (PORT d[2] (1892:1892:1892) (1957:1957:1957))
        (PORT d[3] (1672:1672:1672) (1691:1691:1691))
        (PORT d[4] (1886:1886:1886) (1862:1862:1862))
        (PORT d[5] (2052:2052:2052) (2128:2128:2128))
        (PORT d[6] (1893:1893:1893) (1885:1885:1885))
        (PORT d[7] (1557:1557:1557) (1641:1641:1641))
        (PORT d[8] (1818:1818:1818) (1904:1904:1904))
        (PORT d[9] (1766:1766:1766) (1816:1816:1816))
        (PORT d[10] (2041:2041:2041) (2108:2108:2108))
        (PORT d[11] (1977:1977:1977) (2025:2025:2025))
        (PORT d[12] (1620:1620:1620) (1709:1709:1709))
        (PORT clk (1586:1586:1586) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (1805:1805:1805))
        (PORT clk (1586:1586:1586) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1619:1619:1619))
        (PORT d[0] (2293:2293:2293) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1271:1271:1271) (1300:1300:1300))
        (PORT d[1] (1417:1417:1417) (1428:1428:1428))
        (PORT d[2] (1319:1319:1319) (1365:1365:1365))
        (PORT d[3] (1494:1494:1494) (1555:1555:1555))
        (PORT d[4] (1240:1240:1240) (1273:1273:1273))
        (PORT d[5] (915:915:915) (914:914:914))
        (PORT d[6] (910:910:910) (914:914:914))
        (PORT d[7] (1018:1018:1018) (1007:1007:1007))
        (PORT d[8] (853:853:853) (875:875:875))
        (PORT d[9] (871:871:871) (884:884:884))
        (PORT d[10] (876:876:876) (890:890:890))
        (PORT d[11] (1115:1115:1115) (1113:1113:1113))
        (PORT d[12] (928:928:928) (943:943:943))
        (PORT clk (1574:1574:1574) (1559:1559:1559))
        (PORT aclr (1592:1592:1592) (1596:1596:1596))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1177:1177:1177))
        (PORT clk (1574:1574:1574) (1559:1559:1559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1559:1559:1559))
        (PORT d[0] (1550:1550:1550) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3591:3591:3591) (3853:3853:3853))
        (PORT clk (1585:1585:1585) (1611:1611:1611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1384:1384:1384))
        (PORT d[1] (1475:1475:1475) (1479:1479:1479))
        (PORT d[2] (1359:1359:1359) (1407:1407:1407))
        (PORT d[3] (2021:2021:2021) (2068:2068:2068))
        (PORT d[4] (1774:1774:1774) (1791:1791:1791))
        (PORT d[5] (1784:1784:1784) (1854:1854:1854))
        (PORT d[6] (1619:1619:1619) (1638:1638:1638))
        (PORT d[7] (1696:1696:1696) (1756:1756:1756))
        (PORT d[8] (2108:2108:2108) (2211:2211:2211))
        (PORT d[9] (1765:1765:1765) (1829:1829:1829))
        (PORT d[10] (1779:1779:1779) (1842:1842:1842))
        (PORT d[11] (1753:1753:1753) (1811:1811:1811))
        (PORT d[12] (1865:1865:1865) (1951:1951:1951))
        (PORT clk (1582:1582:1582) (1609:1609:1609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (1769:1769:1769))
        (PORT clk (1582:1582:1582) (1609:1609:1609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1611:1611:1611))
        (PORT d[0] (2143:2143:2143) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1612:1612:1612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1068:1068:1068) (1104:1104:1104))
        (PORT d[1] (1227:1227:1227) (1216:1216:1216))
        (PORT d[2] (1177:1177:1177) (1176:1176:1176))
        (PORT d[3] (1050:1050:1050) (1092:1092:1092))
        (PORT d[4] (1075:1075:1075) (1102:1102:1102))
        (PORT d[5] (1172:1172:1172) (1182:1182:1182))
        (PORT d[6] (1090:1090:1090) (1058:1058:1058))
        (PORT d[7] (857:857:857) (855:855:855))
        (PORT d[8] (1123:1123:1123) (1151:1151:1151))
        (PORT d[9] (1185:1185:1185) (1210:1210:1210))
        (PORT d[10] (858:858:858) (854:854:854))
        (PORT d[11] (918:918:918) (911:911:911))
        (PORT d[12] (898:898:898) (876:876:876))
        (PORT clk (1566:1566:1566) (1555:1555:1555))
        (PORT aclr (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (924:924:924) (872:872:872))
        (PORT clk (1566:1566:1566) (1555:1555:1555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1555:1555:1555))
        (PORT d[0] (1497:1497:1497) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1344:1344:1344))
        (PORT datab (1078:1078:1078) (1065:1065:1065))
        (PORT datac (943:943:943) (923:923:923))
        (PORT datad (880:880:880) (915:915:915))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1060:1060:1060))
        (PORT datab (984:984:984) (963:963:963))
        (PORT datac (560:560:560) (560:560:560))
        (PORT datad (614:614:614) (659:659:659))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3928:3928:3928) (4201:4201:4201))
        (PORT clk (1587:1587:1587) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (940:940:940) (952:952:952))
        (PORT d[1] (968:968:968) (959:959:959))
        (PORT d[2] (1723:1723:1723) (1756:1756:1756))
        (PORT d[3] (1726:1726:1726) (1735:1735:1735))
        (PORT d[4] (2040:2040:2040) (2044:2044:2044))
        (PORT d[5] (1756:1756:1756) (1811:1811:1811))
        (PORT d[6] (1370:1370:1370) (1364:1364:1364))
        (PORT d[7] (1913:1913:1913) (2026:2026:2026))
        (PORT d[8] (2377:2377:2377) (2482:2482:2482))
        (PORT d[9] (1454:1454:1454) (1500:1500:1500))
        (PORT d[10] (1540:1540:1540) (1599:1599:1599))
        (PORT d[11] (1419:1419:1419) (1461:1461:1461))
        (PORT d[12] (1309:1309:1309) (1366:1366:1366))
        (PORT clk (1584:1584:1584) (1615:1615:1615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1346:1346:1346))
        (PORT clk (1584:1584:1584) (1615:1615:1615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1617:1617:1617))
        (PORT d[0] (1876:1876:1876) (1812:1812:1812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1618:1618:1618))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1618:1618:1618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1618:1618:1618))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1618:1618:1618))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (960:960:960) (977:977:977))
        (PORT d[1] (937:937:937) (954:954:954))
        (PORT d[2] (1237:1237:1237) (1252:1252:1252))
        (PORT d[3] (1359:1359:1359) (1395:1395:1395))
        (PORT d[4] (1356:1356:1356) (1401:1401:1401))
        (PORT d[5] (1281:1281:1281) (1274:1274:1274))
        (PORT d[6] (1403:1403:1403) (1421:1421:1421))
        (PORT d[7] (1132:1132:1132) (1137:1137:1137))
        (PORT d[8] (1107:1107:1107) (1123:1123:1123))
        (PORT d[9] (1060:1060:1060) (1061:1061:1061))
        (PORT d[10] (1371:1371:1371) (1381:1381:1381))
        (PORT d[11] (1407:1407:1407) (1403:1403:1403))
        (PORT d[12] (1476:1476:1476) (1510:1510:1510))
        (PORT clk (1572:1572:1572) (1557:1557:1557))
        (PORT aclr (1590:1590:1590) (1594:1594:1594))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1432:1432:1432) (1389:1389:1389))
        (PORT clk (1572:1572:1572) (1557:1557:1557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1557:1557:1557))
        (PORT d[0] (1912:1912:1912) (1871:1871:1871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3225:3225:3225) (3452:3452:3452))
        (PORT clk (1594:1594:1594) (1619:1619:1619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1052:1052:1052) (1101:1101:1101))
        (PORT d[1] (1241:1241:1241) (1259:1259:1259))
        (PORT d[2] (910:910:910) (914:914:914))
        (PORT d[3] (1164:1164:1164) (1197:1197:1197))
        (PORT d[4] (938:938:938) (951:951:951))
        (PORT d[5] (1223:1223:1223) (1234:1234:1234))
        (PORT d[6] (1106:1106:1106) (1095:1095:1095))
        (PORT d[7] (861:861:861) (866:866:866))
        (PORT d[8] (1156:1156:1156) (1158:1158:1158))
        (PORT d[9] (925:925:925) (937:937:937))
        (PORT d[10] (1097:1097:1097) (1095:1095:1095))
        (PORT d[11] (684:684:684) (722:722:722))
        (PORT d[12] (705:705:705) (735:735:735))
        (PORT clk (1591:1591:1591) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1077:1077:1077))
        (PORT clk (1591:1591:1591) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1619:1619:1619))
        (PORT d[0] (1602:1602:1602) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1340:1340:1340))
        (PORT d[1] (1353:1353:1353) (1322:1322:1322))
        (PORT d[2] (1299:1299:1299) (1266:1266:1266))
        (PORT d[3] (1567:1567:1567) (1553:1553:1553))
        (PORT d[4] (1333:1333:1333) (1307:1307:1307))
        (PORT d[5] (1352:1352:1352) (1355:1355:1355))
        (PORT d[6] (1418:1418:1418) (1419:1419:1419))
        (PORT d[7] (1369:1369:1369) (1376:1376:1376))
        (PORT d[8] (1159:1159:1159) (1165:1165:1165))
        (PORT d[9] (1649:1649:1649) (1630:1630:1630))
        (PORT d[10] (1950:1950:1950) (1943:1943:1943))
        (PORT d[11] (1659:1659:1659) (1639:1639:1639))
        (PORT d[12] (1398:1398:1398) (1409:1409:1409))
        (PORT clk (1574:1574:1574) (1564:1564:1564))
        (PORT aclr (1597:1597:1597) (1596:1596:1596))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1521:1521:1521))
        (PORT clk (1574:1574:1574) (1564:1564:1564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1564:1564:1564))
        (PORT d[0] (1742:1742:1742) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3511:3511:3511))
        (PORT clk (1610:1610:1610) (1637:1637:1637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2364:2364:2364))
        (PORT d[1] (1309:1309:1309) (1341:1341:1341))
        (PORT d[2] (1698:1698:1698) (1721:1721:1721))
        (PORT d[3] (1440:1440:1440) (1469:1469:1469))
        (PORT d[4] (1890:1890:1890) (1971:1971:1971))
        (PORT d[5] (1801:1801:1801) (1860:1860:1860))
        (PORT d[6] (1764:1764:1764) (1810:1810:1810))
        (PORT d[7] (1486:1486:1486) (1543:1543:1543))
        (PORT d[8] (1697:1697:1697) (1727:1727:1727))
        (PORT d[9] (1742:1742:1742) (1789:1789:1789))
        (PORT d[10] (1430:1430:1430) (1468:1468:1468))
        (PORT d[11] (1518:1518:1518) (1596:1596:1596))
        (PORT d[12] (1530:1530:1530) (1579:1579:1579))
        (PORT clk (1607:1607:1607) (1635:1635:1635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1468:1468:1468) (1462:1462:1462))
        (PORT clk (1607:1607:1607) (1635:1635:1635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1637:1637:1637))
        (PORT d[0] (1924:1924:1924) (1928:1928:1928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1638:1638:1638))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1638:1638:1638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1638:1638:1638))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1638:1638:1638))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (1915:1915:1915))
        (PORT d[1] (1849:1849:1849) (1857:1857:1857))
        (PORT d[2] (1930:1930:1930) (1931:1931:1931))
        (PORT d[3] (1715:1715:1715) (1712:1712:1712))
        (PORT d[4] (1906:1906:1906) (1927:1927:1927))
        (PORT d[5] (1625:1625:1625) (1639:1639:1639))
        (PORT d[6] (1660:1660:1660) (1680:1680:1680))
        (PORT d[7] (1909:1909:1909) (1896:1896:1896))
        (PORT d[8] (1426:1426:1426) (1439:1439:1439))
        (PORT d[9] (1445:1445:1445) (1458:1458:1458))
        (PORT d[10] (1668:1668:1668) (1657:1657:1657))
        (PORT d[11] (1620:1620:1620) (1613:1613:1613))
        (PORT d[12] (1658:1658:1658) (1680:1680:1680))
        (PORT clk (1593:1593:1593) (1581:1581:1581))
        (PORT aclr (1614:1614:1614) (1615:1615:1615))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1549:1549:1549))
        (PORT clk (1593:1593:1593) (1581:1581:1581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1581:1581:1581))
        (PORT d[0] (1969:1969:1969) (1928:1928:1928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (700:700:700))
        (PORT datab (1300:1300:1300) (1275:1275:1275))
        (PORT datac (783:783:783) (817:817:817))
        (PORT datad (1584:1584:1584) (1552:1552:1552))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3699:3699:3699) (3989:3989:3989))
        (PORT clk (1585:1585:1585) (1614:1614:1614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1311:1311:1311) (1327:1327:1327))
        (PORT d[1] (1344:1344:1344) (1363:1363:1363))
        (PORT d[2] (1573:1573:1573) (1632:1632:1632))
        (PORT d[3] (1727:1727:1727) (1736:1736:1736))
        (PORT d[4] (1743:1743:1743) (1748:1748:1748))
        (PORT d[5] (1806:1806:1806) (1868:1868:1868))
        (PORT d[6] (1341:1341:1341) (1343:1343:1343))
        (PORT d[7] (1749:1749:1749) (1812:1812:1812))
        (PORT d[8] (2125:2125:2125) (2242:2242:2242))
        (PORT d[9] (1484:1484:1484) (1535:1535:1535))
        (PORT d[10] (1516:1516:1516) (1572:1572:1572))
        (PORT d[11] (1446:1446:1446) (1491:1491:1491))
        (PORT d[12] (1284:1284:1284) (1339:1339:1339))
        (PORT clk (1582:1582:1582) (1612:1612:1612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1355:1355:1355))
        (PORT clk (1582:1582:1582) (1612:1612:1612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1614:1614:1614))
        (PORT d[0] (1871:1871:1871) (1821:1821:1821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1615:1615:1615))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1615:1615:1615))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1615:1615:1615))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1082:1082:1082) (1104:1104:1104))
        (PORT d[1] (962:962:962) (985:985:985))
        (PORT d[2] (1199:1199:1199) (1211:1211:1211))
        (PORT d[3] (1060:1060:1060) (1106:1106:1106))
        (PORT d[4] (942:942:942) (971:971:971))
        (PORT d[5] (1034:1034:1034) (1026:1026:1026))
        (PORT d[6] (1656:1656:1656) (1635:1635:1635))
        (PORT d[7] (1622:1622:1622) (1625:1625:1625))
        (PORT d[8] (1121:1121:1121) (1120:1120:1120))
        (PORT d[9] (1445:1445:1445) (1483:1483:1483))
        (PORT d[10] (872:872:872) (879:879:879))
        (PORT d[11] (1168:1168:1168) (1176:1176:1176))
        (PORT d[12] (1488:1488:1488) (1524:1524:1524))
        (PORT clk (1569:1569:1569) (1555:1555:1555))
        (PORT aclr (1588:1588:1588) (1591:1591:1591))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1130:1130:1130))
        (PORT clk (1569:1569:1569) (1555:1555:1555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1555:1555:1555))
        (PORT d[0] (1717:1717:1717) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (569:569:569))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (783:783:783) (818:818:818))
        (PORT datad (804:804:804) (772:772:772))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1206:1206:1206))
        (PORT datab (527:527:527) (512:512:512))
        (PORT datac (319:319:319) (325:325:325))
        (PORT datad (302:302:302) (306:306:306))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (167:167:167) (190:190:190))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|red\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1658:1658:1658))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1499:1499:1499) (1421:1421:1421))
        (PORT ena (3555:3555:3555) (3734:3734:3734))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|green\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1657:1657:1657))
        (PORT asdata (473:473:473) (502:502:502))
        (PORT clrn (1483:1483:1483) (1428:1428:1428))
        (PORT ena (3459:3459:3459) (3657:3657:3657))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|green\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1657:1657:1657))
        (PORT asdata (485:485:485) (511:511:511))
        (PORT clrn (1483:1483:1483) (1428:1428:1428))
        (PORT ena (3459:3459:3459) (3657:3657:3657))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|green\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1657:1657:1657))
        (PORT asdata (484:484:484) (510:510:510))
        (PORT clrn (1483:1483:1483) (1428:1428:1428))
        (PORT ena (3459:3459:3459) (3657:3657:3657))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|green\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (167:167:167) (191:191:191))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|green\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1658:1658:1658))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1499:1499:1499) (1421:1421:1421))
        (PORT ena (3555:3555:3555) (3734:3734:3734))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|blue\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1657:1657:1657))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1483:1483:1483) (1428:1428:1428))
        (PORT ena (3459:3459:3459) (3657:3657:3657))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|blue\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1657:1657:1657))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1483:1483:1483) (1428:1428:1428))
        (PORT ena (3459:3459:3459) (3657:3657:3657))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|blue\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1657:1657:1657))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1483:1483:1483) (1428:1428:1428))
        (PORT ena (3459:3459:3459) (3657:3657:3657))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|blue\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1658:1658:1658))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1499:1499:1499) (1421:1421:1421))
        (PORT ena (3555:3555:3555) (3734:3734:3734))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (657:657:657))
        (PORT datab (1114:1114:1114) (1122:1122:1122))
        (PORT datad (558:558:558) (589:589:589))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (466:466:466))
        (PORT datab (252:252:252) (329:329:329))
        (PORT datac (383:383:383) (424:424:424))
        (PORT datad (228:228:228) (295:295:295))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datac (356:356:356) (399:399:399))
        (PORT datad (354:354:354) (398:398:398))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (604:604:604))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (971:971:971) (934:934:934))
        (PORT datad (1686:1686:1686) (1686:1686:1686))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hsync_aux\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1658:1658:1658))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1499:1499:1499) (1421:1421:1421))
        (PORT ena (3555:3555:3555) (3734:3734:3734))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hsync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1657:1657:1657))
        (PORT asdata (1554:1554:1554) (1542:1542:1542))
        (PORT clrn (1483:1483:1483) (1428:1428:1428))
        (PORT ena (3459:3459:3459) (3657:3657:3657))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (422:422:422))
        (PORT datab (380:380:380) (430:430:430))
        (PORT datac (569:569:569) (598:598:598))
        (PORT datad (802:802:802) (810:810:810))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datab (248:248:248) (318:318:318))
        (PORT datac (367:367:367) (423:423:423))
        (PORT datad (168:168:168) (191:191:191))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vsync_aux\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1330:1330:1330))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1273:1273:1273) (1217:1217:1217))
        (PORT ena (3126:3126:3126) (3327:3327:3327))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Vsync\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vsync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1330:1330:1330))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1273:1273:1273) (1217:1217:1217))
        (PORT ena (3126:3126:3126) (3327:3327:3327))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
)
