

================================================================
== Vivado HLS Report for 'pid'
================================================================
* Date:           Tue May 28 23:20:58 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PID
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   28|   28|   23|   23| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     74|       0|   4465|
|FIFO             |        -|      -|       -|      -|
|Instance         |       20|      -|    1113|   1217|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    612|
|Register         |        -|      -|    3003|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       20|     74|    4116|   6294|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        7|     33|       3|     11|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+-----------------+---------+-------+-----+-----+
    |      Instance     |      Module     | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+-----------------+---------+-------+-----+-----+
    |pid_CTRL_s_axi_U   |pid_CTRL_s_axi   |        6|      0|  276|  250|
    |pid_INPUT_s_axi_U  |pid_INPUT_s_axi  |        4|      0|  190|  180|
    |pid_OUT_r_m_axi_U  |pid_OUT_r_m_axi  |        2|      0|  537|  677|
    |pid_TEST_s_axi_U   |pid_TEST_s_axi   |        8|      0|  110|  110|
    +-------------------+-----------------+---------+-------+-----+-----+
    |Total              |                 |       20|      0| 1113| 1217|
    +-------------------+-----------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_10_fu_977_p2                 |     *    |      3|  0|  20|          32|          21|
    |p_Val2_20_fu_1188_p2                |     *    |      3|  0|  20|          32|          20|
    |p_Val2_21_fu_1264_p2                |     *    |      3|  0|  20|          32|          32|
    |p_Val2_23_fu_1201_p2                |     *    |      3|  0|  20|          32|          21|
    |p_Val2_27_fu_1406_p2                |     *    |      3|  0|  20|          32|          17|
    |p_Val2_40_fu_1661_p2                |     *    |      3|  0|  20|          20|          32|
    |p_Val2_41_fu_1800_p2                |     *    |      3|  0|  20|          32|          32|
    |p_Val2_43_fu_1844_p2                |     *    |      3|  0|  20|          21|          32|
    |p_Val2_51_fu_1766_p2                |     *    |      3|  0|  20|          20|          32|
    |p_Val2_52_fu_1812_p2                |     *    |      3|  0|  20|          32|          32|
    |p_Val2_54_fu_1873_p2                |     *    |      3|  0|  20|          21|          32|
    |p_Val2_57_fu_1998_p2                |     *    |      3|  0|  20|          17|          32|
    |p_Val2_63_fu_2153_p2                |     *    |      4|  0|  25|          14|          36|
    |p_Val2_7_fu_964_p2                  |     *    |      3|  0|  20|          32|          20|
    |p_Val2_80_1_fu_2162_p2              |     *    |      4|  0|  25|          14|          36|
    |p_Val2_80_2_fu_2327_p2              |     *    |      4|  0|  25|          14|          36|
    |p_Val2_80_3_fu_2340_p2              |     *    |      4|  0|  25|          14|          36|
    |p_Val2_80_4_fu_2480_p2              |     *    |      4|  0|  25|          14|          36|
    |p_Val2_80_5_fu_2493_p2              |     *    |      4|  0|  25|          14|          36|
    |p_Val2_80_6_fu_2745_p2              |     *    |      4|  0|  25|          14|          36|
    |p_Val2_80_7_fu_2758_p2              |     *    |      4|  0|  25|          14|          36|
    |p_Val2_9_fu_1252_p2                 |     *    |      3|  0|  20|          32|          32|
    |addconv2_fu_2168_p2                 |     +    |      0|  0|  43|          36|          36|
    |grp_fu_773_p2                       |     +    |      0|  0|  12|           1|           3|
    |p_Val2_11_fu_1331_p2                |     +    |      0|  0|  72|          65|          65|
    |p_Val2_12_fu_1344_p2                |     +    |      0|  0|  73|          66|          66|
    |p_Val2_22_fu_1370_p2                |     +    |      0|  0|  72|          65|          65|
    |p_Val2_24_fu_1383_p2                |     +    |      0|  0|  73|          66|          66|
    |p_Val2_38_fu_1586_p2                |     +    |      0|  0|  39|          32|          32|
    |p_Val2_42_fu_1832_p2                |     +    |      0|  0|  72|          65|          65|
    |p_Val2_44_fu_1889_p2                |     +    |      0|  0|  73|          66|          66|
    |p_Val2_49_fu_1691_p2                |     +    |      0|  0|  39|          32|          32|
    |p_Val2_53_fu_1860_p2                |     +    |      0|  0|  72|          65|          65|
    |p_Val2_55_fu_1945_p2                |     +    |      0|  0|  73|          66|          66|
    |p_Val2_64_fu_2216_p2                |     +    |      0|  0|  58|          51|          51|
    |p_Val2_65_cast_fu_2222_p2           |     +    |      0|  0|  56|          49|          49|
    |p_Val2_6_fu_1082_p2                 |     +    |      0|  0|  39|          32|          32|
    |p_Val2_81_1_cast_fu_2295_p2         |     +    |      0|  0|  56|          49|          49|
    |p_Val2_81_1_fu_2369_p2              |     +    |      0|  0|  58|          51|          51|
    |p_Val2_81_2_cast_fu_2421_p2         |     +    |      0|  0|  56|          49|          49|
    |p_Val2_81_2_fu_2585_p2              |     +    |      0|  0|  60|          53|          53|
    |p_Val2_81_3_cast_fu_2449_p2         |     +    |      0|  0|  56|          49|          49|
    |p_Val2_81_3_fu_2641_p2              |     +    |      0|  0|  58|          51|          51|
    |p_Val2_81_4_cast_fu_2686_p2         |     +    |      0|  0|  56|          49|          49|
    |p_Val2_81_4_fu_2882_p2              |     +    |      0|  0|  60|          53|          53|
    |p_Val2_81_5_cast_fu_2714_p2         |     +    |      0|  0|  56|          49|          49|
    |p_Val2_81_5_fu_2930_p2              |     +    |      0|  0|  58|          51|          51|
    |p_Val2_81_6_cast_fu_2975_p2         |     +    |      0|  0|  56|          49|          49|
    |p_Val2_81_6_fu_3145_p2              |     +    |      0|  0|  60|          53|          53|
    |p_Val2_81_7_cast_fu_3003_p2         |     +    |      0|  0|  56|          49|          49|
    |p_Val2_81_7_fu_3193_p2              |     +    |      0|  0|  60|          53|          53|
    |p_Val2_s_14_fu_1135_p2              |     +    |      0|  0|  39|          32|          32|
    |r_V_2_4_fu_2180_p2                  |     +    |      0|  0|  43|          36|          36|
    |r_V_2_7_fu_2193_p2                  |     +    |      0|  0|  43|          36|          36|
    |ret_V_3_1_fu_2557_p2                |     +    |      0|  0|  12|           1|           3|
    |ret_V_3_2_fu_2800_p2                |     +    |      0|  0|  12|           1|           3|
    |ret_V_3_3_fu_2850_p2                |     +    |      0|  0|  12|           1|           3|
    |ret_V_3_4_fu_3063_p2                |     +    |      0|  0|  12|           1|           3|
    |ret_V_3_5_fu_3113_p2                |     +    |      0|  0|  12|           1|           3|
    |ret_V_3_6_fu_3270_p2                |     +    |      0|  0|  12|           1|           3|
    |ret_V_3_7_fu_3320_p2                |     +    |      0|  0|  12|           1|           3|
    |ret_V_3_fu_2506_p2                  |     +    |      0|  0|  12|           1|           3|
    |sum_fu_2115_p2                      |     +    |      0|  0|  42|          35|          35|
    |addconv3_fu_2131_p2                 |     -    |      0|  0|  42|          35|          35|
    |addconv4_fu_2189_p2                 |     -    |      0|  0|  43|          36|          36|
    |addconv_fu_2088_p2                  |     -    |      0|  0|  42|          35|          35|
    |p_Val2_15_fu_991_p2                 |     -    |      0|  0|  24|          17|          17|
    |p_Val2_19_fu_1025_p2                |     -    |      0|  0|  28|          21|          21|
    |p_Val2_2_fu_873_p2                  |     -    |      0|  0|  24|          17|          17|
    |p_Val2_35_fu_1529_p2                |     -    |      0|  0|  24|          17|          17|
    |p_Val2_39_fu_1648_p2                |     -    |      0|  0|  28|          21|          21|
    |p_Val2_47_fu_1547_p2                |     -    |      0|  0|  24|          17|          17|
    |p_Val2_50_fu_1753_p2                |     -    |      0|  0|  28|          21|          21|
    |p_Val2_62_fu_2140_p2                |     -    |      0|  0|  42|           1|          35|
    |p_Val2_8_fu_907_p2                  |     -    |      0|  0|  28|          21|          21|
    |r_V_1_fu_1784_p2                    |     -    |      0|  0|  24|          17|          17|
    |r_V_2_1_fu_2125_p2                  |     -    |      0|  0|  43|          36|          36|
    |r_V_2_3_fu_2175_p2                  |     -    |      0|  0|  43|          36|          36|
    |r_V_2_5_fu_2184_p2                  |     -    |      0|  0|  43|          36|          36|
    |r_V_2_fu_2109_p2                    |     -    |      0|  0|  43|          36|          36|
    |r_V_fu_1277_p2                      |     -    |      0|  0|  24|          17|          17|
    |ap_block_state18_pp0_stage17_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage18_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage19_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1037                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1047                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1059                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1073                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1087                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1101                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1115                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1129                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1143                   |    and   |      0|  0|   2|           1|           1|
    |sel_tmp11_fu_2661_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp13_fu_2902_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp15_fu_2950_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp17_fu_3165_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp19_fu_3213_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp2_fu_1923_p2                 |    and   |      0|  0|   2|           1|           1|
    |sel_tmp3_fu_2389_p2                 |    and   |      0|  0|   2|           1|           1|
    |sel_tmp4_fu_2267_p2                 |    and   |      0|  0|   2|           1|           1|
    |sel_tmp7_fu_1979_p2                 |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_2606_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp_10_1_fu_843_p2                  |   icmp   |      0|  0|  13|          13|           1|
    |tmp_10_2_fu_935_p2                  |   icmp   |      0|  0|  13|          13|           1|
    |tmp_10_3_fu_1053_p2                 |   icmp   |      0|  0|  13|          13|           1|
    |tmp_10_4_fu_1299_p2                 |   icmp   |      0|  0|  13|          13|           1|
    |tmp_10_5_fu_803_p2                  |   icmp   |      0|  0|  13|          13|           1|
    |tmp_119_1_fu_2318_p2                |   icmp   |      0|  0|  18|          19|          15|
    |tmp_119_2_fu_2443_p2                |   icmp   |      0|  0|  18|          19|          15|
    |tmp_119_3_fu_2471_p2                |   icmp   |      0|  0|  18|          19|          15|
    |tmp_119_4_fu_2708_p2                |   icmp   |      0|  0|  18|          19|          15|
    |tmp_119_5_fu_2736_p2                |   icmp   |      0|  0|  18|          19|          15|
    |tmp_119_6_fu_2997_p2                |   icmp   |      0|  0|  18|          19|          15|
    |tmp_119_7_fu_3025_p2                |   icmp   |      0|  0|  18|          19|          15|
    |tmp_123_1_fu_2551_p2                |   icmp   |      0|  0|  13|          13|           1|
    |tmp_123_2_fu_2794_p2                |   icmp   |      0|  0|  13|          13|           1|
    |tmp_123_3_fu_2844_p2                |   icmp   |      0|  0|  13|          13|           1|
    |tmp_123_4_fu_3057_p2                |   icmp   |      0|  0|  13|          13|           1|
    |tmp_123_5_fu_3107_p2                |   icmp   |      0|  0|  13|          13|           1|
    |tmp_123_6_fu_3264_p2                |   icmp   |      0|  0|  13|          13|           1|
    |tmp_123_7_fu_3314_p2                |   icmp   |      0|  0|  13|          13|           1|
    |tmp_14_fu_1426_p2                   |   icmp   |      0|  0|  18|          32|          18|
    |tmp_15_fu_1431_p2                   |   icmp   |      0|  0|  18|          32|          16|
    |tmp_20_fu_1141_p2                   |   icmp   |      0|  0|  18|          32|          24|
    |tmp_21_fu_1147_p2                   |   icmp   |      0|  0|  18|          32|          23|
    |tmp_2_fu_1219_p2                    |   icmp   |      0|  0|  13|          13|           1|
    |tmp_30_fu_1442_p2                   |   icmp   |      0|  0|  18|          32|          18|
    |tmp_31_fu_1447_p2                   |   icmp   |      0|  0|  18|          32|          16|
    |tmp_42_fu_1592_p2                   |   icmp   |      0|  0|  18|          32|          24|
    |tmp_43_fu_1598_p2                   |   icmp   |      0|  0|  18|          32|          23|
    |tmp_53_fu_1905_p2                   |   icmp   |      0|  0|  18|          32|          18|
    |tmp_54_fu_1911_p2                   |   icmp   |      0|  0|  18|          32|          16|
    |tmp_59_fu_1697_p2                   |   icmp   |      0|  0|  18|          32|          24|
    |tmp_60_fu_1703_p2                   |   icmp   |      0|  0|  18|          32|          23|
    |tmp_70_fu_1961_p2                   |   icmp   |      0|  0|  18|          32|          18|
    |tmp_71_fu_1967_p2                   |   icmp   |      0|  0|  18|          32|          16|
    |tmp_85_fu_2245_p2                   |   icmp   |      0|  0|  18|          19|          15|
    |tmp_91_fu_2360_p2                   |   icmp   |      0|  0|  13|          13|           1|
    |tmp_9_fu_1088_p2                    |   icmp   |      0|  0|  18|          32|          24|
    |tmp_fu_825_p2                       |   icmp   |      0|  0|  13|          16|           1|
    |tmp_s_fu_1094_p2                    |   icmp   |      0|  0|  18|          32|          23|
    |ap_block_state16_io                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage20_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage21_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state23_pp0_stage22_iter0  |    or    |      0|  0|   2|           1|           1|
    |tmp_100_fu_3177_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_102_fu_3225_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_10_fu_1108_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_16_fu_1436_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_22_fu_1161_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_32_fu_1452_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_44_fu_1612_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_55_fu_1929_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_61_fu_1717_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_72_fu_1985_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_86_fu_2281_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_88_fu_2401_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_93_fu_2618_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_95_fu_2673_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_97_fu_2914_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_98_fu_2962_p2                   |    or    |      0|  0|   2|           1|           1|
    |p_1_15_fu_2511_p3                   |  select  |      0|  0|   3|           1|           3|
    |p_1_1_fu_2563_p3                    |  select  |      0|  0|   3|           1|           3|
    |p_1_2_fu_2806_p3                    |  select  |      0|  0|   3|           1|           3|
    |p_1_3_fu_2856_p3                    |  select  |      0|  0|   3|           1|           3|
    |p_1_4_fu_3069_p3                    |  select  |      0|  0|   3|           1|           3|
    |p_1_5_fu_3119_p3                    |  select  |      0|  0|   3|           1|           3|
    |p_1_6_fu_3276_p3                    |  select  |      0|  0|   3|           1|           3|
    |p_1_7_fu_3326_p3                    |  select  |      0|  0|   3|           1|           3|
    |p_1_fu_849_p3                       |  select  |      0|  0|   3|           1|           3|
    |p_2_13_fu_941_p3                    |  select  |      0|  0|   3|           1|           3|
    |p_2_1_fu_857_p3                     |  select  |      0|  0|   3|           1|           3|
    |p_2_2_fu_949_p3                     |  select  |      0|  0|   3|           1|           3|
    |p_2_3_fu_1067_p3                    |  select  |      0|  0|   3|           1|           3|
    |p_2_4_fu_1313_p3                    |  select  |      0|  0|   3|           1|           3|
    |p_2_5_fu_817_p3                     |  select  |      0|  0|   3|           1|           3|
    |p_2_fu_1233_p3                      |  select  |      0|  0|   3|           1|           3|
    |p_3_16_fu_2517_p3                   |  select  |      0|  0|   3|           1|           3|
    |p_3_1_fu_2571_p3                    |  select  |      0|  0|   3|           1|           3|
    |p_3_2_fu_2814_p3                    |  select  |      0|  0|   3|           1|           3|
    |p_3_3_fu_2864_p3                    |  select  |      0|  0|   3|           1|           3|
    |p_3_4_fu_3077_p3                    |  select  |      0|  0|   3|           1|           3|
    |p_3_5_fu_3127_p3                    |  select  |      0|  0|   3|           1|           3|
    |p_3_6_fu_3284_p3                    |  select  |      0|  0|   3|           1|           3|
    |p_3_7_fu_3334_p3                    |  select  |      0|  0|   3|           1|           3|
    |p_3_fu_1059_p3                      |  select  |      0|  0|   3|           1|           3|
    |p_4_fu_1305_p3                      |  select  |      0|  0|   3|           1|           3|
    |p_5_fu_809_p3                       |  select  |      0|  0|   3|           1|           3|
    |p_Val2_1_cast_fu_1604_p3            |  select  |      0|  0|  24|           1|          24|
    |p_Val2_2_cast_fu_1709_p3            |  select  |      0|  0|  24|           1|          24|
    |p_Val2_31_fu_1561_p3                |  select  |      0|  0|  16|           1|          16|
    |p_Val2_32_fu_1510_p3                |  select  |      0|  0|  16|           1|          16|
    |p_Val2_33_fu_1516_p3                |  select  |      0|  0|  16|           1|          16|
    |p_Val2_65_fu_2287_p3                |  select  |      0|  0|  16|           1|          16|
    |p_Val2_6_cast_fu_1100_p3            |  select  |      0|  0|  24|           1|          24|
    |p_Val2_82_1_fu_2406_p3              |  select  |      0|  0|  16|           1|          16|
    |p_Val2_82_2_fu_2623_p3              |  select  |      0|  0|  16|           1|          16|
    |p_Val2_82_3_fu_2678_p3              |  select  |      0|  0|  16|           1|          16|
    |p_Val2_82_4_fu_2919_p3              |  select  |      0|  0|  16|           1|          16|
    |p_Val2_82_5_fu_2967_p3              |  select  |      0|  0|  16|           1|          16|
    |p_Val2_82_6_fu_3182_p3              |  select  |      0|  0|  16|           1|          16|
    |p_Val2_82_7_fu_3230_p3              |  select  |      0|  0|  16|           1|          16|
    |p_Val2_cast_fu_1153_p3              |  select  |      0|  0|  24|           1|          24|
    |p_s_fu_1225_p3                      |  select  |      0|  0|   3|           1|           3|
    |sel_tmp12_cast_fu_2611_p3           |  select  |      0|  0|  13|           1|           1|
    |sel_tmp15_cast_fu_2666_p3           |  select  |      0|  0|  13|           1|           1|
    |sel_tmp18_cast_fu_2907_p3           |  select  |      0|  0|  13|           1|           1|
    |sel_tmp21_cast_fu_2955_p3           |  select  |      0|  0|  13|           1|           1|
    |sel_tmp24_cast_fu_3170_p3           |  select  |      0|  0|  13|           1|           1|
    |sel_tmp27_cast_fu_3218_p3           |  select  |      0|  0|  13|           1|           1|
    |sel_tmp5_cast_fu_2273_p3            |  select  |      0|  0|  13|           1|           1|
    |sel_tmp8_cast_fu_2394_p3            |  select  |      0|  0|  13|           1|           1|
    |tmp_1_fu_1114_p3                    |  select  |      0|  0|  32|           1|          32|
    |tmp_23_fu_1167_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_36_cast_fu_1458_p3              |  select  |      0|  0|  15|           1|          15|
    |tmp_38_fu_1475_p3                   |  select  |      0|  0|  16|           1|          16|
    |tmp_39_cast_fu_1484_p3              |  select  |      0|  0|  15|           1|          15|
    |tmp_45_fu_1618_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_62_fu_1723_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_68_fu_1501_p3                   |  select  |      0|  0|  16|           1|          16|
    |tmp_76_cast_fu_2004_p3              |  select  |      0|  0|  17|           1|          17|
    |tmp_78_fu_2022_p3                   |  select  |      0|  0|  19|           1|          19|
    |tmp_82_cast1_fu_2030_p3             |  select  |      0|  0|  17|           1|          17|
    |tmp_90_fu_2048_p3                   |  select  |      0|  0|  19|           1|          19|
    |sel_tmp10_fu_2656_p2                |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp12_fu_2897_p2                |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp14_fu_2945_p2                |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp16_fu_3160_p2                |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp18_fu_3208_p2                |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp1_fu_2261_p2                 |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp5_fu_2601_p2                 |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_fu_1973_p2                 |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp9_fu_2384_p2                 |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp_fu_1917_p2                  |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |     74|  0|4465|        3525|        3923|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |OUT_r_AWADDR                            |   47|         10|   32|        320|
    |OUT_r_WDATA                             |   47|         10|   16|        160|
    |OUT_r_blk_n_AW                          |    9|          2|    1|          2|
    |OUT_r_blk_n_B                           |    9|          2|    1|          2|
    |OUT_r_blk_n_W                           |    9|          2|    1|          2|
    |ap_NS_iter0_fsm                         |  113|         24|   23|        552|
    |ap_NS_iter1_fsm                         |   41|          8|    7|         56|
    |ap_phi_mux_p_Val2_29_phi_fu_734_p4      |    9|          2|   16|         32|
    |ap_phi_mux_p_Val2_30_phi_fu_745_p4      |    9|          2|   16|         32|
    |ap_phi_reg_pp0_iter0_p_Val2_28_reg_752  |    9|          2|   16|         32|
    |ap_sig_ioackin_OUT_r_AWREADY            |    9|          2|    1|          2|
    |ap_sig_ioackin_OUT_r_WREADY             |    9|          2|    1|          2|
    |cmdIn_V_address0                        |   38|          7|    3|         21|
    |kd_V_address0                           |   27|          5|    2|         10|
    |ki_V_address0                           |   27|          5|    2|         10|
    |kp_V_address0                           |   38|          7|    3|         21|
    |measured_V_address0                     |   38|          7|    3|         21|
    |test_address0                           |   62|         15|   12|        180|
    |test_d0                                 |   62|         15|   32|        480|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  612|        129|  188|       1937|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |addconv2_reg_3926                       |  21|   0|   36|         15|
    |addconv3_reg_3909                       |  20|   0|   35|         15|
    |addconv4_reg_3946                       |  21|   0|   36|         15|
    |ap_CS_iter0_fsm                         |  23|   0|   23|          0|
    |ap_CS_iter1_fsm                         |   7|   0|    7|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_28_reg_752  |  16|   0|   16|          0|
    |ap_reg_ioackin_OUT_r_AWREADY            |   1|   0|    1|          0|
    |ap_reg_ioackin_OUT_r_WREADY             |   1|   0|    1|          0|
    |cmdIn_V_load_4_reg_3691                 |  16|   0|   16|          0|
    |cmdIn_V_load_4_reg_3691_pp0_iter0_reg   |  16|   0|   16|          0|
    |integral_pos_V_0                        |  32|   0|   32|          0|
    |integral_pos_V_1                        |  32|   0|   32|          0|
    |integral_rate_V_0                       |  32|   0|   32|          0|
    |integral_rate_V_1                       |  32|   0|   32|          0|
    |kd_V_load_2_reg_3463                    |  32|   0|   32|          0|
    |ki_V_load_1_reg_3555                    |  32|   0|   32|          0|
    |ki_V_load_2_reg_3458                    |  32|   0|   32|          0|
    |ki_V_load_3_reg_3626                    |  32|   0|   32|          0|
    |ki_V_load_reg_3494                      |  32|   0|   32|          0|
    |kp_V_load_3_reg_3453                    |  32|   0|   32|          0|
    |kp_V_load_4_reg_3666                    |  32|   0|   32|          0|
    |last_error_pos_V_0                      |  16|   0|   16|          0|
    |last_error_pos_V_1                      |  16|   0|   16|          0|
    |last_error_rate_V_0                     |  16|   0|   16|          0|
    |last_error_rate_V_1                     |  16|   0|   16|          0|
    |p_2_1_reg_3473                          |   3|   0|    3|          0|
    |p_2_2_reg_3524                          |   3|   0|    3|          0|
    |p_2_3_reg_3591                          |   3|   0|    3|          0|
    |p_2_4_reg_3696                          |   3|   0|    3|          0|
    |p_2_5_reg_3431                          |   3|   0|    3|          0|
    |p_3_1_reg_4085                          |   3|   0|    3|          0|
    |p_3_2_reg_4167                          |   3|   0|    3|          0|
    |p_3_3_reg_4172                          |   3|   0|    3|          0|
    |p_3_4_reg_4227                          |   3|   0|    3|          0|
    |p_3_5_reg_4232                          |   3|   0|    3|          0|
    |p_3_6_reg_4263                          |   3|   0|    3|          0|
    |p_3_7_reg_4268                          |   3|   0|    3|          0|
    |p_Result_7_reg_4012                     |   3|   0|    3|          0|
    |p_Val2_10_reg_3539                      |  49|   0|   52|          3|
    |p_Val2_12_reg_3701                      |  66|   0|   66|          0|
    |p_Val2_13_reg_3519                      |  16|   0|   16|          0|
    |p_Val2_16_reg_3544                      |  17|   0|   20|          3|
    |p_Val2_19_reg_3550                      |  18|   0|   21|          3|
    |p_Val2_20_reg_3606                      |  48|   0|   51|          3|
    |p_Val2_21_reg_3656                      |  64|   0|   64|          0|
    |p_Val2_23_reg_3611                      |  49|   0|   52|          3|
    |p_Val2_24_reg_3712                      |  66|   0|   66|          0|
    |p_Val2_25_reg_3585                      |  16|   0|   16|          0|
    |p_Val2_34_reg_3448                      |  16|   0|   16|          0|
    |p_Val2_35_reg_3743                      |  17|   0|   17|          0|
    |p_Val2_39_reg_3778                      |  18|   0|   21|          3|
    |p_Val2_3_reg_3483                       |  17|   0|   20|          3|
    |p_Val2_40_reg_3783                      |  51|   0|   51|          0|
    |p_Val2_41_reg_3818                      |  64|   0|   64|          0|
    |p_Val2_42_reg_3838                      |  65|   0|   65|          0|
    |p_Val2_43_reg_3843                      |  52|   0|   52|          0|
    |p_Val2_47_reg_3753                      |  17|   0|   17|          0|
    |p_Val2_50_reg_3793                      |  18|   0|   21|          3|
    |p_Val2_51_reg_3798                      |  51|   0|   51|          0|
    |p_Val2_52_reg_3823                      |  64|   0|   64|          0|
    |p_Val2_53_reg_3848                      |  65|   0|   65|          0|
    |p_Val2_54_reg_3853                      |  52|   0|   52|          0|
    |p_Val2_59_reg_3728                      |  16|   0|   16|          0|
    |p_Val2_60_reg_3631                      |  16|   0|   16|          0|
    |p_Val2_63_reg_3914                      |  34|   0|   49|         15|
    |p_Val2_65_reg_3978                      |  16|   0|   16|          0|
    |p_Val2_7_reg_3534                       |  48|   0|   51|          3|
    |p_Val2_80_1_reg_3920                    |  34|   0|   49|         15|
    |p_Val2_80_2_reg_3996                    |  36|   0|   51|         15|
    |p_Val2_80_3_reg_4006                    |  34|   0|   49|         15|
    |p_Val2_80_4_reg_4059                    |  36|   0|   51|         15|
    |p_Val2_80_5_reg_4069                    |  34|   0|   49|         15|
    |p_Val2_80_6_reg_4137                    |  36|   0|   51|         15|
    |p_Val2_80_7_reg_4147                    |  36|   0|   51|         15|
    |p_Val2_82_1_reg_4024                    |  16|   0|   16|          0|
    |p_Val2_82_2_reg_4097                    |  16|   0|   16|          0|
    |p_Val2_82_3_reg_4108                    |  16|   0|   16|          0|
    |p_Val2_82_4_reg_4183                    |  16|   0|   16|          0|
    |p_Val2_82_5_reg_4188                    |  16|   0|   16|          0|
    |p_Val2_82_6_reg_4243                    |  16|   0|   16|          0|
    |p_Val2_82_7_reg_4248                    |  16|   0|   16|          0|
    |p_Val2_8_reg_3489                       |  18|   0|   21|          3|
    |p_Val2_9_reg_3651                       |  64|   0|   64|          0|
    |p_Val2_s_reg_3468                       |  16|   0|   16|          0|
    |p_shl_cast1_reg_3878                    |  21|   0|   36|         15|
    |p_shl_reg_3873                          |  19|   0|   34|         15|
    |phitmp1_reg_3723                        |  16|   0|   16|          0|
    |r_V_1_reg_3803                          |  17|   0|   17|          0|
    |r_V_2_1_reg_3904                        |  21|   0|   36|         15|
    |r_V_2_3_reg_3931                        |  21|   0|   36|         15|
    |r_V_2_4_reg_3936                        |  21|   0|   36|         15|
    |r_V_2_5_reg_3941                        |  21|   0|   36|         15|
    |r_V_2_7_reg_3951                        |  21|   0|   36|         15|
    |r_V_2_reg_3892                          |  21|   0|   36|         15|
    |r_V_reg_3661                            |  17|   0|   17|          0|
    |reg_779                                 |  32|   0|   32|          0|
    |reg_783                                 |  32|   0|   32|          0|
    |reg_787                                 |  16|   0|   16|          0|
    |sum_cast_reg_3897                       |  21|   0|   36|         15|
    |tmp_103_reg_3748                        |  16|   0|   16|          0|
    |tmp_104_reg_3758                        |  16|   0|   16|          0|
    |tmp_106_reg_3984                        |   1|   0|    1|          0|
    |tmp_107_reg_4001                        |  34|   0|   49|         15|
    |tmp_108_reg_4035                        |   1|   0|    1|          0|
    |tmp_109_reg_4047                        |   1|   0|    1|          0|
    |tmp_110_reg_4064                        |  34|   0|   49|         15|
    |tmp_111_reg_4113                        |   1|   0|    1|          0|
    |tmp_112_reg_4125                        |   1|   0|    1|          0|
    |tmp_113_reg_4142                        |  34|   0|   49|         15|
    |tmp_114_reg_4193                        |   1|   0|    1|          0|
    |tmp_115_reg_4152                        |  34|   0|   49|         15|
    |tmp_116_reg_4205                        |   1|   0|    1|          0|
    |tmp_119_1_reg_3991                      |   1|   0|    1|          0|
    |tmp_119_2_reg_4042                      |   1|   0|    1|          0|
    |tmp_119_3_reg_4054                      |   1|   0|    1|          0|
    |tmp_119_4_reg_4120                      |   1|   0|    1|          0|
    |tmp_119_5_reg_4132                      |   1|   0|    1|          0|
    |tmp_119_6_reg_4200                      |   1|   0|    1|          0|
    |tmp_119_7_reg_4212                      |   1|   0|    1|          0|
    |tmp_13_reg_3706                         |  32|   0|   32|          0|
    |tmp_1_reg_3596                          |  32|   0|   32|          0|
    |tmp_23_reg_3601                         |  32|   0|   32|          0|
    |tmp_29_reg_3717                         |  32|   0|   32|          0|
    |tmp_45_reg_3773                         |  32|   0|   32|          0|
    |tmp_62_reg_3788                         |  32|   0|   32|          0|
    |tmp_78_reg_3858                         |  19|   0|   19|          0|
    |tmp_79_reg_3956                         |  16|   0|   48|         32|
    |tmp_81_reg_3968                         |  17|   0|   49|         32|
    |tmp_82_cast_reg_3887                    |  21|   0|   36|         15|
    |tmp_85_cast_cast9_reg_4090              |  21|   0|   53|         32|
    |tmp_85_cast_cast_reg_3961               |  19|   0|   51|         32|
    |tmp_90_reg_3863                         |  19|   0|   19|          0|
    |tmp_91_reg_4019                         |   1|   0|    1|          0|
    |tmp_94_reg_3868                         |  19|   0|   19|          0|
    |tmp_reg_3436                            |   1|   0|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |3003|   0| 3536|        533|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWADDR     |  in |    7|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARADDR     |  in |    7|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_INPUT_AWVALID   |  in |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_AWREADY   | out |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_AWADDR    |  in |    6|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_WVALID    |  in |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_WREADY    | out |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_WDATA     |  in |   32|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_WSTRB     |  in |    4|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_ARVALID   |  in |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_ARREADY   | out |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_ARADDR    |  in |    6|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_RVALID    | out |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_RREADY    |  in |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_RDATA     | out |   32|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_RRESP     | out |    2|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_BVALID    | out |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_BREADY    |  in |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_BRESP     | out |    2|    s_axi   |     INPUT    |     array    |
|s_axi_TEST_AWVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WVALID     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WREADY     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WDATA      |  in |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WSTRB      |  in |    4|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RDATA      | out |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RRESP      | out |    2|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BRESP      | out |    2|    s_axi   |     TEST     |     array    |
|ap_clk                |  in |    1| ap_ctrl_hs |      pid     | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |      pid     | return value |
|interrupt             | out |    1| ap_ctrl_hs |      pid     | return value |
|m_axi_OUT_r_AWVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WDATA     | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WSTRB     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WLAST     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RDATA     |  in |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RLAST     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

