Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 29 15:57:42 2018
| Host         : DESKTOP-PTNOPEH running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'driver_block_design_sout_module_1_0'

1. Summary
----------

SUCCESS in the upgrade of driver_block_design_sout_module_1_0 (xilinx.com:user:sout_module:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 29 15:57:42 2018
| Host         : DESKTOP-PTNOPEH running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'driver_block_design_sout_module_0_0'

1. Summary
----------

SUCCESS in the upgrade of driver_block_design_sout_module_0_0 (xilinx.com:user:sout_module:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 29 15:48:37 2018
| Host         : DESKTOP-PTNOPEH running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'driver_block_design_sout_module_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of driver_block_design_sout_module_1_0 (xilinx.com:user:sout_module:1.0) from (Rev. 5) to (Rev. 6)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'driver_block_design_sout_module_1_0'. These changes may impact your design.


-Upgrade has added port 'sclk'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 29 15:48:37 2018
| Host         : DESKTOP-PTNOPEH running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'driver_block_design_sout_module_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of driver_block_design_sout_module_0_0 (xilinx.com:user:sout_module:1.0) from (Rev. 5) to (Rev. 6)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'driver_block_design_sout_module_0_0'. These changes may impact your design.


-Upgrade has added port 'sclk'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 29 15:46:19 2018
| Host         : DESKTOP-PTNOPEH running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'driver_block_design_sout_module_1_0'

1. Summary
----------

SUCCESS in the upgrade of driver_block_design_sout_module_1_0 (xilinx.com:user:sout_module:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 29 15:46:19 2018
| Host         : DESKTOP-PTNOPEH running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'driver_block_design_sout_module_0_0'

1. Summary
----------

SUCCESS in the upgrade of driver_block_design_sout_module_0_0 (xilinx.com:user:sout_module:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 11 13:54:41 2018
| Host         : MSI970-Station running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'driver_block_design_sout_module_1_0'

1. Summary
----------

SUCCESS in the upgrade of driver_block_design_sout_module_1_0 (xilinx.com:user:sout_module:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 11 13:54:41 2018
| Host         : MSI970-Station running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'driver_block_design_sout_module_0_0'

1. Summary
----------

SUCCESS in the upgrade of driver_block_design_sout_module_0_0 (xilinx.com:user:sout_module:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 11 11:18:33 2018
| Host         : MSI970-Station running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'driver_block_design_mean_machine_module_0_0'

1. Summary
----------

SUCCESS in the upgrade of driver_block_design_mean_machine_module_0_0 (xilinx.com:user:mean_machine_module:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 11 11:18:33 2018
| Host         : MSI970-Station running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'driver_block_design_interrupt_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of driver_block_design_interrupt_0_0 (xilinx.com:user:interrupt:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'driver_block_design_interrupt_0_0'.


-Upgrade has added interface 'reset' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'driver_block_design_interrupt_0_0'. These changes may impact your design.


-Upgrade has added port 'reset'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  8 12:23:55 2018
| Host         : DESKTOP-PTNOPEH running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'driver_block_design_sout_module_1_0'

1. Summary
----------

SUCCESS in the upgrade of driver_block_design_sout_module_1_0 (xilinx.com:user:sout_module:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  8 12:23:55 2018
| Host         : DESKTOP-PTNOPEH running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'driver_block_design_sout_module_0_0'

1. Summary
----------

SUCCESS in the upgrade of driver_block_design_sout_module_0_0 (xilinx.com:user:sout_module:1.0) from (Rev. 2) to (Rev. 3)

