# vsim -c -classdebug -msgmode both -do "set NoQuitOnFinish 1; do vcd.do" optimized_debug_top_tb 
# Start time: 15:13:12 on Mar 10,2023
# //  Questa Sim
# //  Version 2022.2_1 linux May 19 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.i2c_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.wb_if(fast__1)
# Loading work.i2c_if_sv_unit(fast)
# Loading work.i2c_if(fast__1)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.iicmb_m_wb(str)#1
# Loading work.wishbone(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.iicmb_pkg(body)
# Loading work.regblock(rtl)#1
# Loading work.iicmb_int_pkg(body)
# Loading work.iicmb_m(str)#1
# Loading work.mbyte(rtl)#1
# Loading work.mbit(rtl)#1
# Loading work.conditioner_mux(str)#1
# Loading work.conditioner(str)#1
# Loading work.filter(rtl)#1
# Loading work.bus_state(rtl)#1
# set NoQuitOnFinish 1
# 1
#  do vcd.do
#                   10
# ** Error: ../testbench/top.sv(356): Got an out of order event in wait order expecting event no. 1 , recieved event no. 3
#    Time: 15 ns  Scope: top File: ../testbench/top.sv Line: 356
#                   15
# Break key hit
# Simulation stop requested.
# Control-C interrupt
# 
# MACRO ./vcd.do PAUSED at line 19
# End time: 15:14:01 on Mar 10,2023, Elapsed time: 0:00:49
# Errors: 1, Warnings: 0
