{
  "module_name": "gcc-msm8909.c",
  "hash_id": "7c0d285661da46ca2391416b8cd88c83d941ff4ea0b5dd4c71c96e340a1ae2be",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-msm8909.c",
  "human_readable_source": "\n \n\n#include <linux/bitops.h>\n#include <linux/clk-provider.h>\n#include <linux/err.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n\n#include <dt-bindings/clock/qcom,gcc-msm8909.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"common.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\n \nenum {\n\tDT_XO,\n\tDT_SLEEP_CLK,\n\tDT_DSI0PLL,\n\tDT_DSI0PLL_BYTE,\n};\n\nenum {\n\tP_XO,\n\tP_SLEEP_CLK,\n\tP_GPLL0,\n\tP_GPLL1,\n\tP_GPLL2,\n\tP_BIMC,\n\tP_DSI0PLL,\n\tP_DSI0PLL_BYTE,\n};\n\nstatic const struct parent_map gcc_xo_map[] = {\n\t{ P_XO, 0 },\n};\n\nstatic const struct clk_parent_data gcc_xo_data[] = {\n\t{ .index = DT_XO },\n};\n\nstatic const struct clk_parent_data gcc_sleep_clk_data[] = {\n\t{ .index = DT_SLEEP_CLK },\n};\n\nstatic struct clk_alpha_pll gpll0_early = {\n\t.offset = 0x21000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x45000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gpll0_early\",\n\t\t\t.parent_data = gcc_xo_data,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_xo_data),\n\t\t\t \n\t\t\t.ops = &clk_alpha_pll_fixed_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll0 = {\n\t.offset = 0x21000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"gpll0\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll0_early.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t\t.ops = &clk_alpha_pll_postdiv_ro_ops,\n\t},\n};\n\nstatic struct clk_pll gpll1 = {\n\t.l_reg = 0x20004,\n\t.m_reg = 0x20008,\n\t.n_reg = 0x2000c,\n\t.config_reg = 0x20010,\n\t.mode_reg = 0x20000,\n\t.status_reg = 0x2001c,\n\t.status_bit = 17,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"gpll1\",\n\t\t.parent_data = gcc_xo_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_data),\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap gpll1_vote = {\n\t.enable_reg = 0x45000,\n\t.enable_mask = BIT(1),\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"gpll1_vote\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll1.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll2_early = {\n\t.offset = 0x25000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x45000,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gpll2_early\",\n\t\t\t.parent_data = gcc_xo_data,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_xo_data),\n\t\t\t \n\t\t\t.ops = &clk_alpha_pll_fixed_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll2 = {\n\t.offset = 0x25000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"gpll2\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll2_early.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t\t.ops = &clk_alpha_pll_postdiv_ro_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll bimc_pll_early = {\n\t.offset = 0x23000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x45000,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"bimc_pll_early\",\n\t\t\t.parent_data = gcc_xo_data,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_xo_data),\n\t\t\t \n\t\t\t.ops = &clk_alpha_pll_fixed_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv bimc_pll = {\n\t.offset = 0x23000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"bimc_pll\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&bimc_pll_early.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t\t.ops = &clk_alpha_pll_postdiv_ro_ops,\n\t},\n};\n\nstatic const struct parent_map gcc_xo_gpll0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_data[] = {\n\t{ .index = DT_XO },\n\t{ .hw = &gpll0.clkr.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_bimc_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_BIMC, 2 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_bimc_data[] = {\n\t{ .index = DT_XO },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &bimc_pll.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_apss_ahb_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 apss_ahb_clk_src = {\n\t.cmd_rcgr = 0x46000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_apss_ahb_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"apss_ahb_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 bimc_ddr_clk_src = {\n\t.cmd_rcgr = 0x32004,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_bimc_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"bimc_ddr_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_bimc_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_bimc_data),\n\t\t.ops = &clk_rcg2_ops,\n\t\t.flags = CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_rcg2 bimc_gpu_clk_src = {\n\t.cmd_rcgr = 0x31028,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_bimc_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"bimc_gpu_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_bimc_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_bimc_data),\n\t\t.ops = &clk_rcg2_ops,\n\t\t.flags = CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_blsp_i2c_apps_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0200c,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_qup1_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp1_qup2_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x03000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_qup2_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp1_qup3_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x04000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_qup3_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp1_qup4_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x05000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_qup4_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp1_qup5_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x06000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_qup5_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp1_qup6_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x07000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_qup6_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_blsp_spi_apps_clk_src[] = {\n\tF(960000, P_XO, 10, 1, 2),\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(16000000, P_GPLL0, 10, 1, 5),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(25000000, P_GPLL0, 16, 1, 2),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x02024,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_blsp_spi_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_qup1_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp1_qup2_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x03014,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_blsp_spi_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_qup2_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp1_qup3_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x04024,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_blsp_spi_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_qup3_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp1_qup4_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x05024,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_blsp_spi_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_qup4_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp1_qup5_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x06024,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_blsp_spi_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_qup5_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp1_qup6_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x07024,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_blsp_spi_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_qup6_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_blsp_uart_apps_clk_src[] = {\n\tF(3686400, P_GPLL0, 1, 72, 15625),\n\tF(7372800, P_GPLL0, 1, 144, 15625),\n\tF(14745600, P_GPLL0, 1, 288, 15625),\n\tF(16000000, P_GPLL0, 10, 1, 5),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0, 1, 3, 100),\n\tF(25000000, P_GPLL0, 16, 1, 2),\n\tF(32000000, P_GPLL0, 1, 1, 25),\n\tF(40000000, P_GPLL0, 1, 1, 20),\n\tF(46400000, P_GPLL0, 1, 29, 500),\n\tF(48000000, P_GPLL0, 1, 3, 50),\n\tF(51200000, P_GPLL0, 1, 8, 125),\n\tF(56000000, P_GPLL0, 1, 7, 100),\n\tF(58982400, P_GPLL0, 1, 1152, 15625),\n\tF(60000000, P_GPLL0, 1, 3, 40),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_uart1_apps_clk_src = {\n\t.cmd_rcgr = 0x02044,\n\t.hid_width = 5,\n\t.mnd_width = 16,\n\t.freq_tbl = ftbl_blsp_uart_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_uart1_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp1_uart2_apps_clk_src = {\n\t.cmd_rcgr = 0x03034,\n\t.hid_width = 5,\n\t.mnd_width = 16,\n\t.freq_tbl = ftbl_blsp_uart_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_uart2_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_byte0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_DSI0PLL_BYTE, 1 },\n};\n\nstatic const struct clk_parent_data gcc_byte_data[] = {\n\t{ .index = DT_XO },\n\t{ .index = DT_DSI0PLL_BYTE },\n};\n\nstatic struct clk_rcg2 byte0_clk_src = {\n\t.cmd_rcgr = 0x4d044,\n\t.hid_width = 5,\n\t.parent_map = gcc_byte0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"byte0_clk_src\",\n\t\t.parent_data = gcc_byte_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_byte_data),\n\t\t.ops = &clk_byte2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_camss_gp_clk_src[] = {\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 camss_gp0_clk_src = {\n\t.cmd_rcgr = 0x54000,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_camss_gp_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"camss_gp0_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 camss_gp1_clk_src = {\n\t.cmd_rcgr = 0x55000,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_camss_gp_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"camss_gp1_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_camss_top_ahb_clk_src[] = {\n\tF(40000000, P_GPLL0, 10, 1, 2),\n\tF(80000000, P_GPLL0, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 camss_top_ahb_clk_src = {\n\t.cmd_rcgr = 0x5a000,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_camss_top_ahb_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"camss_top_ahb_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_crypto_clk_src[] = {\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\tF(80000000, P_GPLL0, 10, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(160000000, P_GPLL0, 5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 crypto_clk_src = {\n\t.cmd_rcgr = 0x16004,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_crypto_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"crypto_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_csi_clk_src[] = {\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 csi0_clk_src = {\n\t.cmd_rcgr = 0x4e020,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_csi_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"csi0_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_map),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 csi1_clk_src = {\n\t.cmd_rcgr = 0x4f020,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_csi_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"csi1_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_csi_phytimer_clk_src[] = {\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 csi0phytimer_clk_src = {\n\t.cmd_rcgr = 0x4e000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_csi_phytimer_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"csi0phytimer_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_esc0_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 esc0_clk_src = {\n\t.cmd_rcgr = 0x4d05c,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_esc0_clk_src,\n\t.parent_map = gcc_xo_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"esc0_clk_src\",\n\t\t.parent_data = gcc_xo_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_gfx3d_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL1, 2 },\n};\n\nstatic const struct clk_parent_data gcc_gfx3d_data[] = {\n\t{ .index = DT_XO },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll1_vote.hw },\n};\n\nstatic const struct freq_tbl ftbl_gfx3d_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\tF(80000000, P_GPLL0, 10, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(160000000, P_GPLL0, 5, 0, 0),\n\tF(177780000, P_GPLL0, 4.5, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\tF(266670000, P_GPLL0, 3, 0, 0),\n\tF(307200000, P_GPLL1, 4, 0, 0),\n\tF(409600000, P_GPLL1, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gfx3d_clk_src = {\n\t.cmd_rcgr = 0x59000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_gfx3d_clk_src,\n\t.parent_map = gcc_gfx3d_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"gfx3d_clk_src\",\n\t\t.parent_data = gcc_gfx3d_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_gfx3d_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_gp_clk_src[] = {\n\tF(150000, P_XO, 1, 1, 128),\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gp1_clk_src = {\n\t.cmd_rcgr = 0x08004,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_gp_clk_src,\n\t.parent_map = gcc_xo_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"gp1_clk_src\",\n\t\t.parent_data = gcc_xo_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 gp2_clk_src = {\n\t.cmd_rcgr = 0x09004,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_gp_clk_src,\n\t.parent_map = gcc_xo_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"gp2_clk_src\",\n\t\t.parent_data = gcc_xo_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 gp3_clk_src = {\n\t.cmd_rcgr = 0x0a004,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_gp_clk_src,\n\t.parent_map = gcc_xo_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"gp3_clk_src\",\n\t\t.parent_data = gcc_xo_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_mclk_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL2, 3 },\n};\n\nstatic const struct clk_parent_data gcc_mclk_data[] = {\n\t{ .index = DT_XO },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll2.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_mclk_clk_src[] = {\n\tF(24000000, P_GPLL2, 1, 1, 33),\n\tF(66667000, P_GPLL0, 12, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 mclk0_clk_src = {\n\t.cmd_rcgr = 0x52000,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_mclk_clk_src,\n\t.parent_map = gcc_mclk_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"mclk0_clk_src\",\n\t\t.parent_data = gcc_mclk_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_mclk_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 mclk1_clk_src = {\n\t.cmd_rcgr = 0x53000,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_mclk_clk_src,\n\t.parent_map = gcc_mclk_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"mclk1_clk_src\",\n\t\t.parent_data = gcc_mclk_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_mclk_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_mdp_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL1, 3 },\n};\n\nstatic const struct clk_parent_data gcc_mdp_data[] = {\n\t{ .index = DT_XO },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll1_vote.hw },\n};\n\nstatic const struct freq_tbl ftbl_mdp_clk_src[] = {\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\tF(80000000, P_GPLL0, 10, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(160000000, P_GPLL0, 5, 0, 0),\n\tF(177780000, P_GPLL0, 4.5, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\tF(266670000, P_GPLL0, 3, 0, 0),\n\tF(307200000, P_GPLL1, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 mdp_clk_src = {\n\t.cmd_rcgr = 0x4d014,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_mdp_clk_src,\n\t.parent_map = gcc_mdp_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"mdp_clk_src\",\n\t\t.parent_data = gcc_mdp_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_mdp_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_pclk0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_DSI0PLL, 1 },\n};\n\nstatic const struct clk_parent_data gcc_pclk_data[] = {\n\t{ .index = DT_XO },\n\t{ .index = DT_DSI0PLL },\n};\n\nstatic struct clk_rcg2 pclk0_clk_src = {\n\t.cmd_rcgr = 0x4d000,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.parent_map = gcc_pclk0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"pclk0_clk_src\",\n\t\t.parent_data = gcc_pclk_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_pclk_data),\n\t\t.ops = &clk_pixel_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t}\n};\n\nstatic struct clk_rcg2 pcnoc_bfdcd_clk_src = {\n\t.cmd_rcgr = 0x27000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_bimc_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"pcnoc_bfdcd_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_bimc_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_bimc_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_pdm2_clk_src[] = {\n\tF(64000000, P_GPLL0, 12.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 pdm2_clk_src = {\n\t.cmd_rcgr = 0x44010,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_pdm2_clk_src,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"pdm2_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc1_2_apps_clk[] = {\n\tF(144000, P_XO, 16, 3, 25),\n\tF(400000, P_XO, 12, 1, 4),\n\tF(20000000, P_GPLL0, 10, 1, 4),\n\tF(25000000, P_GPLL0, 16, 1, 2),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(177770000, P_GPLL0, 4.5, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sdcc1_apps_clk_src = {\n\t.cmd_rcgr = 0x42004,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_gcc_sdcc1_2_apps_clk,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sdcc1_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t}\n};\n\nstatic struct clk_rcg2 sdcc2_apps_clk_src = {\n\t.cmd_rcgr = 0x43004,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_gcc_sdcc1_2_apps_clk,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sdcc2_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t}\n};\n\nstatic struct clk_rcg2 system_noc_bfdcd_clk_src = {\n\t.cmd_rcgr = 0x26004,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_bimc_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"system_noc_bfdcd_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_bimc_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_bimc_data),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb_hs_system_clk[] = {\n\tF(57140000, P_GPLL0, 14, 0, 0),\n\tF(80000000, P_GPLL0, 10, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb_hs_system_clk_src = {\n\t.cmd_rcgr = 0x41010,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_gcc_usb_hs_system_clk,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"usb_hs_system_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_vcodec0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL1, 3 },\n};\n\nstatic const struct clk_parent_data gcc_vcodec0_data[] = {\n\t{ .index = DT_XO },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll1_vote.hw },\n};\n\nstatic const struct freq_tbl ftbl_vcodec0_clk_src[] = {\n\tF(133330000, P_GPLL0, 6, 0, 0),\n\tF(266670000, P_GPLL0, 3, 0, 0),\n\tF(307200000, P_GPLL1, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 vcodec0_clk_src = {\n\t.cmd_rcgr = 0x4c000,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_vcodec0_clk_src,\n\t.parent_map = gcc_vcodec0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vcodec0_clk_src\",\n\t\t.parent_data = gcc_vcodec0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_vcodec0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_gcc_camss_vfe0_clk[] = {\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\tF(80000000, P_GPLL0, 10, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(133330000, P_GPLL0, 6, 0, 0),\n\tF(160000000, P_GPLL0, 5, 0, 0),\n\tF(177780000, P_GPLL0, 4.5, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\tF(266670000, P_GPLL0, 3, 0, 0),\n\tF(320000000, P_GPLL0, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 vfe0_clk_src = {\n\t.cmd_rcgr = 0x58000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_gcc_camss_vfe0_clk,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vfe0_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_vsync_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 vsync_clk_src = {\n\t.cmd_rcgr = 0x4d02c,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_vsync_clk_src,\n\t.parent_map = gcc_xo_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vsync_clk_src\",\n\t\t.parent_data = gcc_xo_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_branch gcc_apss_tcu_clk = {\n\t.halt_reg = 0x12018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_apss_tcu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&bimc_ddr_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_ahb_clk = {\n\t.halt_reg = 0x01008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_sleep_clk = {\n\t.halt_reg = 0x01004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_sleep_clk\",\n\t\t\t.parent_data = gcc_sleep_clk_data,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_sleep_clk_data),\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_boot_rom_ahb_clk = {\n\t.halt_reg = 0x1300c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_boot_rom_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_crypto_clk = {\n\t.halt_reg = 0x1601c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_crypto_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&crypto_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_crypto_ahb_clk = {\n\t.halt_reg = 0x16024,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_crypto_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_crypto_axi_clk = {\n\t.halt_reg = 0x16020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_crypto_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_gfx_tbu_clk = {\n\t.halt_reg = 0x12010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_gfx_tbu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&bimc_ddr_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_gfx_tcu_clk = {\n\t.halt_reg = 0x12020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_gfx_tcu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&bimc_ddr_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_gtcu_ahb_clk = {\n\t.halt_reg = 0x12044,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_gtcu_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mdp_tbu_clk = {\n\t.halt_reg = 0x1201c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mdp_tbu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&system_noc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_prng_ahb_clk = {\n\t.halt_reg = 0x13004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_prng_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_smmu_cfg_clk = {\n\t.halt_reg = 0x12038,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_smmu_cfg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_venus_tbu_clk = {\n\t.halt_reg = 0x12014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_venus_tbu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&system_noc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_vfe_tbu_clk = {\n\t.halt_reg = 0x1203c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_vfe_tbu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&system_noc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_bimc_gfx_clk = {\n\t.halt_reg = 0x31024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x31024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_bimc_gfx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&bimc_gpu_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_bimc_gpu_clk = {\n\t.halt_reg = 0x31040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x31040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_bimc_gpu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&bimc_gpu_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_i2c_apps_clk = {\n\t.halt_reg = 0x02008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x02008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_qup1_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup1_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_i2c_apps_clk = {\n\t.halt_reg = 0x03010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x03010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_qup2_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup2_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_i2c_apps_clk = {\n\t.halt_reg = 0x04020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x04020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_qup3_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup3_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_i2c_apps_clk = {\n\t.halt_reg = 0x05020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x05020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_qup4_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup4_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_qup5_i2c_apps_clk = {\n\t.halt_reg = 0x06020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x06020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_qup5_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup5_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_qup6_i2c_apps_clk = {\n\t.halt_reg = 0x07020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x07020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_qup6_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup6_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_spi_apps_clk = {\n\t.halt_reg = 0x02004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x02004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_qup1_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup1_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_spi_apps_clk = {\n\t.halt_reg = 0x0300c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0300c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_qup2_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup2_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_spi_apps_clk = {\n\t.halt_reg = 0x0401c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0401c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_qup3_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup3_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_spi_apps_clk = {\n\t.halt_reg = 0x0501c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0501c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_qup4_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup4_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_qup5_spi_apps_clk = {\n\t.halt_reg = 0x0601c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0601c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_qup5_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup5_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_qup6_spi_apps_clk = {\n\t.halt_reg = 0x0701c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0701c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_qup6_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup6_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_uart1_apps_clk = {\n\t.halt_reg = 0x0203c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0203c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_uart1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_uart1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_uart2_apps_clk = {\n\t.halt_reg = 0x0302c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0302c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_uart2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_uart2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_ahb_clk = {\n\t.halt_reg = 0x5a014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5a014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi0_clk = {\n\t.halt_reg = 0x4e03c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4e03c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&csi0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi0_ahb_clk = {\n\t.halt_reg = 0x4e040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4e040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&camss_top_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi0phy_clk = {\n\t.halt_reg = 0x4e048,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4e048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi0phy_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&csi0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi0phytimer_clk = {\n\t.halt_reg = 0x4e01c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4e01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi0phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&csi0phytimer_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi0pix_clk = {\n\t.halt_reg = 0x4e058,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4e058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi0pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&csi0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi0rdi_clk = {\n\t.halt_reg = 0x4e050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4e050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi0rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&csi0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi1_clk = {\n\t.halt_reg = 0x4f03c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4f03c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&csi1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi1_ahb_clk = {\n\t.halt_reg = 0x4f040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4f040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&camss_top_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi1phy_clk = {\n\t.halt_reg = 0x4f048,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4f048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi1phy_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&csi1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi1pix_clk = {\n\t.halt_reg = 0x4f058,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4f058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi1pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&csi1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi1rdi_clk = {\n\t.halt_reg = 0x4f050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4f050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi1rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&csi1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi_vfe0_clk = {\n\t.halt_reg = 0x58050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x58050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi_vfe0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&vfe0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_gp0_clk = {\n\t.halt_reg = 0x54018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x54018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_gp0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&camss_gp0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_gp1_clk = {\n\t.halt_reg = 0x55018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x55018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&camss_gp1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_ispif_ahb_clk = {\n\t.halt_reg = 0x50004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x50004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_ispif_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&camss_top_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_mclk0_clk = {\n\t.halt_reg = 0x52018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_mclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&mclk0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_mclk1_clk = {\n\t.halt_reg = 0x53018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x53018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_mclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&mclk1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_top_ahb_clk = {\n\t.halt_reg = 0x56004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x56004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_top_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&camss_top_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_vfe0_clk = {\n\t.halt_reg = 0x58038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x58038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_vfe0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&vfe0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_vfe_ahb_clk = {\n\t.halt_reg = 0x58044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x58044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_vfe_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&camss_top_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_vfe_axi_clk = {\n\t.halt_reg = 0x58048,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x58048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_vfe_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&system_noc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_gp1_clk = {\n\t.halt_reg = 0x08000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x08000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gp1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_gp2_clk = {\n\t.halt_reg = 0x09000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x09000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gp2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_gp3_clk = {\n\t.halt_reg = 0x0a000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0a000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_gp3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gp3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mdss_ahb_clk = {\n\t.halt_reg = 0x4d07c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d07c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mdss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mdss_axi_clk = {\n\t.halt_reg = 0x4d080,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d080,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mdss_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&system_noc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mdss_byte0_clk = {\n\t.halt_reg = 0x4d094,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d094,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mdss_byte0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&byte0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mdss_esc0_clk = {\n\t.halt_reg = 0x4d098,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d098,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mdss_esc0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&esc0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mdss_mdp_clk = {\n\t.halt_reg = 0x4d088,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d088,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mdss_mdp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mdss_pclk0_clk = {\n\t.halt_reg = 0x4d084,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mdss_pclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pclk0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mdss_vsync_clk = {\n\t.halt_reg = 0x4d090,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d090,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mdss_vsync_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&vsync_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mss_cfg_ahb_clk = {\n\t.halt_reg = 0x49000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x49000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mss_cfg_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mss_q6_bimc_axi_clk = {\n\t.halt_reg = 0x49004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x49004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mss_q6_bimc_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&bimc_ddr_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_oxili_ahb_clk = {\n\t.halt_reg = 0x59028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x59028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_oxili_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_oxili_gfx3d_clk = {\n\t.halt_reg = 0x59020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x59020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_oxili_gfx3d_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gfx3d_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_pdm2_clk = {\n\t.halt_reg = 0x4400c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4400c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_pdm2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pdm2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_pdm_ahb_clk = {\n\t.halt_reg = 0x44004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x44004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_pdm_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_sdcc1_ahb_clk = {\n\t.halt_reg = 0x4201c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4201c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_sdcc1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_sdcc1_apps_clk = {\n\t.halt_reg = 0x42018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x42018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_sdcc1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&sdcc1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_sdcc2_ahb_clk = {\n\t.halt_reg = 0x4301c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4301c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_sdcc2_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_sdcc2_apps_clk = {\n\t.halt_reg = 0x43018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x43018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_sdcc2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&sdcc2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_usb2a_phy_sleep_clk = {\n\t.halt_reg = 0x4102c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4102c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_usb2a_phy_sleep_clk\",\n\t\t\t.parent_data = gcc_sleep_clk_data,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_sleep_clk_data),\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_usb_hs_ahb_clk = {\n\t.halt_reg = 0x41008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x41008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_usb_hs_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_usb_hs_phy_cfg_ahb_clk = {\n\t.halt_reg = 0x41030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x41030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_usb_hs_phy_cfg_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_usb_hs_system_clk = {\n\t.halt_reg = 0x41004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x41004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_usb_hs_system_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&usb_hs_system_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_venus0_ahb_clk = {\n\t.halt_reg = 0x4c020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4c020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_venus0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_venus0_axi_clk = {\n\t.halt_reg = 0x4c024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4c024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_venus0_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&system_noc_bfdcd_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_venus0_core0_vcodec0_clk = {\n\t.halt_reg = 0x4c02c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4c02c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_venus0_core0_vcodec0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&vcodec0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_venus0_vcodec0_clk = {\n\t.halt_reg = 0x4c01c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4c01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_venus0_vcodec0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&vcodec0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct gdsc mdss_gdsc = {\n\t.gdscr = 0x4d078,\n\t.cxcs = (unsigned int []) { 0x4d080, 0x4d088 },\n\t.cxc_count = 2,\n\t.pd = {\n\t\t.name = \"mdss_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc oxili_gdsc = {\n\t.gdscr = 0x5901c,\n\t.cxcs = (unsigned int []) { 0x59020 },\n\t.cxc_count = 1,\n\t.pd = {\n\t\t.name = \"oxili_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc venus_gdsc = {\n\t.gdscr = 0x4c018,\n\t.cxcs = (unsigned int []) { 0x4c024, 0x4c01c },\n\t.cxc_count = 2,\n\t.pd = {\n\t\t.name = \"venus_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc venus_core0_gdsc = {\n\t.gdscr = 0x4c028,\n\t.cxcs = (unsigned int []) { 0x4c02c },\n\t.cxc_count = 1,\n\t.pd = {\n\t\t.name = \"venus_core0_gdsc\",\n\t},\n\t.flags = HW_CTRL,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc vfe_gdsc = {\n\t.gdscr = 0x58034,\n\t.cxcs = (unsigned int []) { 0x58038, 0x58048, 0x58050 },\n\t.cxc_count = 3,\n\t.pd = {\n\t\t.name = \"vfe_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct clk_regmap *gcc_msm8909_clocks[] = {\n\t[GPLL0_EARLY] = &gpll0_early.clkr,\n\t[GPLL0] = &gpll0.clkr,\n\t[GPLL1] = &gpll1.clkr,\n\t[GPLL1_VOTE] = &gpll1_vote,\n\t[GPLL2_EARLY] = &gpll2_early.clkr,\n\t[GPLL2] = &gpll2.clkr,\n\t[BIMC_PLL_EARLY] = &bimc_pll_early.clkr,\n\t[BIMC_PLL] = &bimc_pll.clkr,\n\t[APSS_AHB_CLK_SRC] = &apss_ahb_clk_src.clkr,\n\t[BIMC_DDR_CLK_SRC] = &bimc_ddr_clk_src.clkr,\n\t[BIMC_GPU_CLK_SRC] = &bimc_gpu_clk_src.clkr,\n\t[BLSP1_QUP1_I2C_APPS_CLK_SRC] = &blsp1_qup1_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP1_SPI_APPS_CLK_SRC] = &blsp1_qup1_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP2_I2C_APPS_CLK_SRC] = &blsp1_qup2_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP2_SPI_APPS_CLK_SRC] = &blsp1_qup2_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP3_I2C_APPS_CLK_SRC] = &blsp1_qup3_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP3_SPI_APPS_CLK_SRC] = &blsp1_qup3_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP4_I2C_APPS_CLK_SRC] = &blsp1_qup4_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP4_SPI_APPS_CLK_SRC] = &blsp1_qup4_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP5_I2C_APPS_CLK_SRC] = &blsp1_qup5_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP5_SPI_APPS_CLK_SRC] = &blsp1_qup5_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP6_I2C_APPS_CLK_SRC] = &blsp1_qup6_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP6_SPI_APPS_CLK_SRC] = &blsp1_qup6_spi_apps_clk_src.clkr,\n\t[BLSP1_UART1_APPS_CLK_SRC] = &blsp1_uart1_apps_clk_src.clkr,\n\t[BLSP1_UART2_APPS_CLK_SRC] = &blsp1_uart2_apps_clk_src.clkr,\n\t[BYTE0_CLK_SRC] = &byte0_clk_src.clkr,\n\t[CAMSS_GP0_CLK_SRC] = &camss_gp0_clk_src.clkr,\n\t[CAMSS_GP1_CLK_SRC] = &camss_gp1_clk_src.clkr,\n\t[CAMSS_TOP_AHB_CLK_SRC] = &camss_top_ahb_clk_src.clkr,\n\t[CRYPTO_CLK_SRC] = &crypto_clk_src.clkr,\n\t[CSI0_CLK_SRC] = &csi0_clk_src.clkr,\n\t[CSI0PHYTIMER_CLK_SRC] = &csi0phytimer_clk_src.clkr,\n\t[CSI1_CLK_SRC] = &csi1_clk_src.clkr,\n\t[ESC0_CLK_SRC] = &esc0_clk_src.clkr,\n\t[GFX3D_CLK_SRC] = &gfx3d_clk_src.clkr,\n\t[GP1_CLK_SRC] = &gp1_clk_src.clkr,\n\t[GP2_CLK_SRC] = &gp2_clk_src.clkr,\n\t[GP3_CLK_SRC] = &gp3_clk_src.clkr,\n\t[MCLK0_CLK_SRC] = &mclk0_clk_src.clkr,\n\t[MCLK1_CLK_SRC] = &mclk1_clk_src.clkr,\n\t[MDP_CLK_SRC] = &mdp_clk_src.clkr,\n\t[PCLK0_CLK_SRC] = &pclk0_clk_src.clkr,\n\t[PCNOC_BFDCD_CLK_SRC] = &pcnoc_bfdcd_clk_src.clkr,\n\t[PDM2_CLK_SRC] = &pdm2_clk_src.clkr,\n\t[SDCC1_APPS_CLK_SRC] = &sdcc1_apps_clk_src.clkr,\n\t[SDCC2_APPS_CLK_SRC] = &sdcc2_apps_clk_src.clkr,\n\t[SYSTEM_NOC_BFDCD_CLK_SRC] = &system_noc_bfdcd_clk_src.clkr,\n\t[USB_HS_SYSTEM_CLK_SRC] = &usb_hs_system_clk_src.clkr,\n\t[VCODEC0_CLK_SRC] = &vcodec0_clk_src.clkr,\n\t[VFE0_CLK_SRC] = &vfe0_clk_src.clkr,\n\t[VSYNC_CLK_SRC] = &vsync_clk_src.clkr,\n\t[GCC_APSS_TCU_CLK] = &gcc_apss_tcu_clk.clkr,\n\t[GCC_BLSP1_AHB_CLK] = &gcc_blsp1_ahb_clk.clkr,\n\t[GCC_BLSP1_SLEEP_CLK] = &gcc_blsp1_sleep_clk.clkr,\n\t[GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,\n\t[GCC_CRYPTO_CLK] = &gcc_crypto_clk.clkr,\n\t[GCC_CRYPTO_AHB_CLK] = &gcc_crypto_ahb_clk.clkr,\n\t[GCC_CRYPTO_AXI_CLK] = &gcc_crypto_axi_clk.clkr,\n\t[GCC_GFX_TBU_CLK] = &gcc_gfx_tbu_clk.clkr,\n\t[GCC_GFX_TCU_CLK] = &gcc_gfx_tcu_clk.clkr,\n\t[GCC_GTCU_AHB_CLK] = &gcc_gtcu_ahb_clk.clkr,\n\t[GCC_MDP_TBU_CLK] = &gcc_mdp_tbu_clk.clkr,\n\t[GCC_PRNG_AHB_CLK] = &gcc_prng_ahb_clk.clkr,\n\t[GCC_SMMU_CFG_CLK] = &gcc_smmu_cfg_clk.clkr,\n\t[GCC_VENUS_TBU_CLK] = &gcc_venus_tbu_clk.clkr,\n\t[GCC_VFE_TBU_CLK] = &gcc_vfe_tbu_clk.clkr,\n\t[GCC_BIMC_GFX_CLK] = &gcc_bimc_gfx_clk.clkr,\n\t[GCC_BIMC_GPU_CLK] = &gcc_bimc_gpu_clk.clkr,\n\t[GCC_BLSP1_QUP1_I2C_APPS_CLK] = &gcc_blsp1_qup1_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP1_SPI_APPS_CLK] = &gcc_blsp1_qup1_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_I2C_APPS_CLK] = &gcc_blsp1_qup2_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_SPI_APPS_CLK] = &gcc_blsp1_qup2_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_I2C_APPS_CLK] = &gcc_blsp1_qup3_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_SPI_APPS_CLK] = &gcc_blsp1_qup3_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_I2C_APPS_CLK] = &gcc_blsp1_qup4_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_SPI_APPS_CLK] = &gcc_blsp1_qup4_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP5_I2C_APPS_CLK] = &gcc_blsp1_qup5_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP5_SPI_APPS_CLK] = &gcc_blsp1_qup5_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP6_I2C_APPS_CLK] = &gcc_blsp1_qup6_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP6_SPI_APPS_CLK] = &gcc_blsp1_qup6_spi_apps_clk.clkr,\n\t[GCC_BLSP1_UART1_APPS_CLK] = &gcc_blsp1_uart1_apps_clk.clkr,\n\t[GCC_BLSP1_UART2_APPS_CLK] = &gcc_blsp1_uart2_apps_clk.clkr,\n\t[GCC_CAMSS_AHB_CLK] = &gcc_camss_ahb_clk.clkr,\n\t[GCC_CAMSS_CSI0_CLK] = &gcc_camss_csi0_clk.clkr,\n\t[GCC_CAMSS_CSI0_AHB_CLK] = &gcc_camss_csi0_ahb_clk.clkr,\n\t[GCC_CAMSS_CSI0PHY_CLK] = &gcc_camss_csi0phy_clk.clkr,\n\t[GCC_CAMSS_CSI0PHYTIMER_CLK] = &gcc_camss_csi0phytimer_clk.clkr,\n\t[GCC_CAMSS_CSI0PIX_CLK] = &gcc_camss_csi0pix_clk.clkr,\n\t[GCC_CAMSS_CSI0RDI_CLK] = &gcc_camss_csi0rdi_clk.clkr,\n\t[GCC_CAMSS_CSI1_CLK] = &gcc_camss_csi1_clk.clkr,\n\t[GCC_CAMSS_CSI1_AHB_CLK] = &gcc_camss_csi1_ahb_clk.clkr,\n\t[GCC_CAMSS_CSI1PHY_CLK] = &gcc_camss_csi1phy_clk.clkr,\n\t[GCC_CAMSS_CSI1PIX_CLK] = &gcc_camss_csi1pix_clk.clkr,\n\t[GCC_CAMSS_CSI1RDI_CLK] = &gcc_camss_csi1rdi_clk.clkr,\n\t[GCC_CAMSS_CSI_VFE0_CLK] = &gcc_camss_csi_vfe0_clk.clkr,\n\t[GCC_CAMSS_GP0_CLK] = &gcc_camss_gp0_clk.clkr,\n\t[GCC_CAMSS_GP1_CLK] = &gcc_camss_gp1_clk.clkr,\n\t[GCC_CAMSS_ISPIF_AHB_CLK] = &gcc_camss_ispif_ahb_clk.clkr,\n\t[GCC_CAMSS_MCLK0_CLK] = &gcc_camss_mclk0_clk.clkr,\n\t[GCC_CAMSS_MCLK1_CLK] = &gcc_camss_mclk1_clk.clkr,\n\t[GCC_CAMSS_TOP_AHB_CLK] = &gcc_camss_top_ahb_clk.clkr,\n\t[GCC_CAMSS_VFE0_CLK] = &gcc_camss_vfe0_clk.clkr,\n\t[GCC_CAMSS_VFE_AHB_CLK] = &gcc_camss_vfe_ahb_clk.clkr,\n\t[GCC_CAMSS_VFE_AXI_CLK] = &gcc_camss_vfe_axi_clk.clkr,\n\t[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,\n\t[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,\n\t[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,\n\t[GCC_MDSS_AHB_CLK] = &gcc_mdss_ahb_clk.clkr,\n\t[GCC_MDSS_AXI_CLK] = &gcc_mdss_axi_clk.clkr,\n\t[GCC_MDSS_BYTE0_CLK] = &gcc_mdss_byte0_clk.clkr,\n\t[GCC_MDSS_ESC0_CLK] = &gcc_mdss_esc0_clk.clkr,\n\t[GCC_MDSS_MDP_CLK] = &gcc_mdss_mdp_clk.clkr,\n\t[GCC_MDSS_PCLK0_CLK] = &gcc_mdss_pclk0_clk.clkr,\n\t[GCC_MDSS_VSYNC_CLK] = &gcc_mdss_vsync_clk.clkr,\n\t[GCC_MSS_CFG_AHB_CLK] = &gcc_mss_cfg_ahb_clk.clkr,\n\t[GCC_MSS_Q6_BIMC_AXI_CLK] = &gcc_mss_q6_bimc_axi_clk.clkr,\n\t[GCC_OXILI_AHB_CLK] = &gcc_oxili_ahb_clk.clkr,\n\t[GCC_OXILI_GFX3D_CLK] = &gcc_oxili_gfx3d_clk.clkr,\n\t[GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,\n\t[GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,\n\t[GCC_SDCC1_AHB_CLK] = &gcc_sdcc1_ahb_clk.clkr,\n\t[GCC_SDCC1_APPS_CLK] = &gcc_sdcc1_apps_clk.clkr,\n\t[GCC_SDCC2_AHB_CLK] = &gcc_sdcc2_ahb_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK] = &gcc_sdcc2_apps_clk.clkr,\n\t[GCC_USB2A_PHY_SLEEP_CLK] = &gcc_usb2a_phy_sleep_clk.clkr,\n\t[GCC_USB_HS_AHB_CLK] = &gcc_usb_hs_ahb_clk.clkr,\n\t[GCC_USB_HS_PHY_CFG_AHB_CLK] = &gcc_usb_hs_phy_cfg_ahb_clk.clkr,\n\t[GCC_USB_HS_SYSTEM_CLK] = &gcc_usb_hs_system_clk.clkr,\n\t[GCC_VENUS0_AHB_CLK] = &gcc_venus0_ahb_clk.clkr,\n\t[GCC_VENUS0_AXI_CLK] = &gcc_venus0_axi_clk.clkr,\n\t[GCC_VENUS0_CORE0_VCODEC0_CLK] = &gcc_venus0_core0_vcodec0_clk.clkr,\n\t[GCC_VENUS0_VCODEC0_CLK] = &gcc_venus0_vcodec0_clk.clkr,\n};\n\nstatic struct gdsc *gcc_msm8909_gdscs[] = {\n\t[MDSS_GDSC] = &mdss_gdsc,\n\t[OXILI_GDSC] = &oxili_gdsc,\n\t[VENUS_GDSC] = &venus_gdsc,\n\t[VENUS_CORE0_GDSC] = &venus_core0_gdsc,\n\t[VFE_GDSC] = &vfe_gdsc,\n};\n\nstatic const struct qcom_reset_map gcc_msm8909_resets[] = {\n\t[GCC_AUDIO_CORE_BCR] = { 0x1c008 },\n\t[GCC_BLSP1_BCR] = { 0x01000 },\n\t[GCC_BLSP1_QUP1_BCR] = { 0x02000 },\n\t[GCC_BLSP1_QUP2_BCR] = { 0x03008 },\n\t[GCC_BLSP1_QUP3_BCR] = { 0x04018 },\n\t[GCC_BLSP1_QUP4_BCR] = { 0x05018 },\n\t[GCC_BLSP1_QUP5_BCR] = { 0x06018 },\n\t[GCC_BLSP1_QUP6_BCR] = { 0x07018 },\n\t[GCC_BLSP1_UART1_BCR] = { 0x02038 },\n\t[GCC_BLSP1_UART2_BCR] = { 0x03028 },\n\t[GCC_CAMSS_CSI0_BCR] = { 0x4e038 },\n\t[GCC_CAMSS_CSI0PHY_BCR] = { 0x4e044 },\n\t[GCC_CAMSS_CSI0PIX_BCR] = { 0x4e054 },\n\t[GCC_CAMSS_CSI0RDI_BCR] = { 0x4e04c },\n\t[GCC_CAMSS_CSI1_BCR] = { 0x4f038 },\n\t[GCC_CAMSS_CSI1PHY_BCR] = { 0x4f044 },\n\t[GCC_CAMSS_CSI1PIX_BCR] = { 0x4f054 },\n\t[GCC_CAMSS_CSI1RDI_BCR] = { 0x4f04c },\n\t[GCC_CAMSS_CSI_VFE0_BCR] = { 0x5804c },\n\t[GCC_CAMSS_GP0_BCR] = { 0x54014 },\n\t[GCC_CAMSS_GP1_BCR] = { 0x55014 },\n\t[GCC_CAMSS_ISPIF_BCR] = { 0x50000 },\n\t[GCC_CAMSS_MCLK0_BCR] = { 0x52014 },\n\t[GCC_CAMSS_MCLK1_BCR] = { 0x53014 },\n\t[GCC_CAMSS_PHY0_BCR] = { 0x4e018 },\n\t[GCC_CAMSS_TOP_BCR] = { 0x56000 },\n\t[GCC_CAMSS_TOP_AHB_BCR] = { 0x5a018 },\n\t[GCC_CAMSS_VFE_BCR] = { 0x58030 },\n\t[GCC_CRYPTO_BCR] = { 0x16000 },\n\t[GCC_MDSS_BCR] = { 0x4d074 },\n\t[GCC_OXILI_BCR] = { 0x59018 },\n\t[GCC_PDM_BCR] = { 0x44000 },\n\t[GCC_PRNG_BCR] = { 0x13000 },\n\t[GCC_QUSB2_PHY_BCR] = { 0x4103c },\n\t[GCC_SDCC1_BCR] = { 0x42000 },\n\t[GCC_SDCC2_BCR] = { 0x43000 },\n\t[GCC_ULT_AUDIO_BCR] = { 0x1c0b4 },\n\t[GCC_USB2A_PHY_BCR] = { 0x41028 },\n\t[GCC_USB2_HS_PHY_ONLY_BCR] = { .reg = 0x41034, .udelay = 15 },\n\t[GCC_USB_HS_BCR] = { 0x41000 },\n\t[GCC_VENUS0_BCR] = { 0x4c014 },\n\t \n\t[GCC_MSS_RESTART] = { 0x3e000 },\n};\n\nstatic const struct regmap_config gcc_msm8909_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x80000,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc gcc_msm8909_desc = {\n\t.config = &gcc_msm8909_regmap_config,\n\t.clks = gcc_msm8909_clocks,\n\t.num_clks = ARRAY_SIZE(gcc_msm8909_clocks),\n\t.resets = gcc_msm8909_resets,\n\t.num_resets = ARRAY_SIZE(gcc_msm8909_resets),\n\t.gdscs = gcc_msm8909_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gcc_msm8909_gdscs),\n};\n\nstatic const struct of_device_id gcc_msm8909_match_table[] = {\n\t{ .compatible = \"qcom,gcc-msm8909\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gcc_msm8909_match_table);\n\nstatic int gcc_msm8909_probe(struct platform_device *pdev)\n{\n\treturn qcom_cc_probe(pdev, &gcc_msm8909_desc);\n}\n\nstatic struct platform_driver gcc_msm8909_driver = {\n\t.probe\t\t= gcc_msm8909_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"gcc-msm8909\",\n\t\t.of_match_table = gcc_msm8909_match_table,\n\t},\n};\n\nstatic int __init gcc_msm8909_init(void)\n{\n\treturn platform_driver_register(&gcc_msm8909_driver);\n}\ncore_initcall(gcc_msm8909_init);\n\nstatic void __exit gcc_msm8909_exit(void)\n{\n\tplatform_driver_unregister(&gcc_msm8909_driver);\n}\nmodule_exit(gcc_msm8909_exit);\n\nMODULE_DESCRIPTION(\"Qualcomm GCC MSM8909 Driver\");\nMODULE_LICENSE(\"GPL\");\nMODULE_ALIAS(\"platform:gcc-msm8909\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}