







.version 5.0
.target sm_61
.address_size 64


.extern .func free
(
.param .b64 free_param_0
)
;
.extern .func (.param .b64 func_retval0) malloc
(
.param .b64 malloc_param_0
)
;
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f6thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f6thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f6thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f6thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f6thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f6thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f6thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f6thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f6thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f6thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f6thrust6system6detail10sequential3seqE[1];
.shared .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE[24];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f6thrust6system4cuda6detail5bulk_4rootE[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f6thrust6system4cuda3parE[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f6thrust3seqE[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f6thrust6deviceE[1];
.global .align 1 .b8 __T20[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T21[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T22[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T23[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T24[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};
















.extern .shared .align 4 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE[];
.extern .shared .align 1 .b8 _ZN6thrust6system4cuda6detail5bulk_7s_beginE[];
.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result;
.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result;
.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result;

.visible .entry _Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5AddOpIhEEvPT_S3_jjS2_T2_(
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5AddOpIhEEvPT_S3_jjS2_T2__param_0,
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5AddOpIhEEvPT_S3_jjS2_T2__param_1,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5AddOpIhEEvPT_S3_jjS2_T2__param_2,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5AddOpIhEEvPT_S3_jjS2_T2__param_3,
.param .u8 _Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5AddOpIhEEvPT_S3_jjS2_T2__param_4,
.param .align 1 .b8 _Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5AddOpIhEEvPT_S3_jjS2_T2__param_5[1]
)
{
.reg .pred %p<36>;
.reg .b16 %rs<15>;
.reg .b32 %r<82>;
.reg .b64 %rd<55>;

	.shared .align 1 .b8 _Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5AddOpIhEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf[1024];

ld.param.u64 %rd5, [_Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5AddOpIhEEvPT_S3_jjS2_T2__param_0];
ld.param.u64 %rd6, [_Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5AddOpIhEEvPT_S3_jjS2_T2__param_1];
ld.param.u32 %r9, [_Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5AddOpIhEEvPT_S3_jjS2_T2__param_2];
ld.param.u32 %r10, [_Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5AddOpIhEEvPT_S3_jjS2_T2__param_3];
ld.param.u8 %rs7, [_Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5AddOpIhEEvPT_S3_jjS2_T2__param_4];
mov.u32 %r11, %ntid.y;
mov.u32 %r12, %ctaid.x;
mul.lo.s32 %r80, %r11, %r12;
setp.ge.u32	%p3, %r80, %r9;
@%p3 bra BB0_36;

mov.u32 %r13, %tid.y;
mov.u32 %r14, %tid.x;
cvt.u64.u32	%rd7, %r14;
mul.wide.u32 %rd8, %r13, 32;
mov.u64 %rd9, _Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5AddOpIhEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf;
add.s64 %rd10, %rd9, %rd8;
add.s64 %rd1, %rd10, %rd7;
shl.b32 %r15, %r14, 1;
add.s32 %r16, %r15, 1;
shl.b32 %r17, %r16, 1;
add.s32 %r18, %r17, -1;
cvt.u64.u32	%rd11, %r18;
add.s64 %rd2, %rd10, %rd11;
shl.b32 %r19, %r16, 2;
add.s32 %r20, %r19, -1;
cvt.u64.u32	%rd12, %r20;
add.s64 %rd3, %rd10, %rd12;
shl.b32 %r21, %r16, 3;
add.s32 %r22, %r21, -1;
cvt.u64.u32	%rd13, %r22;
add.s64 %rd4, %rd10, %rd13;

BB0_2:
add.s32 %r3, %r80, %r13;
setp.eq.s32	%p4, %r10, 0;
@%p4 bra BB0_35;

setp.eq.s32	%p5, %r14, 0;
setp.lt.u32	%p6, %r3, %r9;
and.pred %p1, %p6, %p5;
mov.u32 %r81, 0;
mov.u16 %rs14, %rs7;

BB0_4:
add.s32 %r5, %r14, %r81;
setp.ge.u32	%p7, %r3, %r9;
@%p7 bra BB0_11;

setp.ge.u32	%p8, %r5, %r10;
mov.u16 %rs13, %rs7;
@%p8 bra BB0_7;

cvt.u64.u32	%rd14, %r5;
mul.lo.s32 %r27, %r3, %r10;
cvt.u64.u32	%rd15, %r27;
add.s64 %rd16, %rd14, %rd15;
cvta.to.global.u64 %rd17, %rd6;
add.s64 %rd18, %rd17, %rd16;
ld.global.u8 %rs2, [%rd18];
mov.u16 %rs13, %rs2;

BB0_7:
mov.u16 %rs3, %rs13;
st.shared.u8 [%rd1], %rs3;
add.s32 %r28, %r5, 16;
setp.ge.u32	%p9, %r28, %r10;
mov.u16 %rs12, %rs7;
@%p9 bra BB0_9;

cvt.u64.u32	%rd19, %r28;
mul.lo.s32 %r30, %r3, %r10;
cvt.u64.u32	%rd20, %r30;
add.s64 %rd21, %rd19, %rd20;
cvta.to.global.u64 %rd22, %rd6;
add.s64 %rd23, %rd22, %rd21;
ld.global.u8 %rs12, [%rd23];

BB0_9:
st.shared.u8 [%rd1+16], %rs12;
setp.ne.s32	%p10, %r14, 0;
@%p10 bra BB0_11;

ld.shared.u8 %r33, [%rd10];
cvt.u32.u16	%r34, %rs14;
add.s32 %r35, %r33, %r34;
st.shared.u8 [%rd10], %r35;

BB0_11:
bar.sync 0;
setp.lt.u32	%p11, %r14, 16;
and.pred %p13, %p6, %p11;
@!%p13 bra BB0_13;
bra.uni BB0_12;

BB0_12:
cvt.u64.u32	%rd27, %r15;
add.s64 %rd31, %rd10, %rd27;
ld.shared.u8 %r39, [%rd31];
ld.shared.u8 %r40, [%rd31+1];
add.s32 %r41, %r40, %r39;
st.shared.u8 [%rd31+1], %r41;

BB0_13:
bar.sync 0;
setp.lt.u32	%p14, %r14, 8;
and.pred %p16, %p6, %p14;
@!%p16 bra BB0_15;
bra.uni BB0_14;

BB0_14:
ld.shared.u8 %r42, [%rd2];
ld.shared.u8 %r43, [%rd2+2];
add.s32 %r44, %r43, %r42;
st.shared.u8 [%rd2+2], %r44;

BB0_15:
bar.sync 0;
setp.lt.u32	%p17, %r14, 4;
and.pred %p19, %p6, %p17;
@!%p19 bra BB0_17;
bra.uni BB0_16;

BB0_16:
ld.shared.u8 %r45, [%rd3];
ld.shared.u8 %r46, [%rd3+4];
add.s32 %r47, %r46, %r45;
st.shared.u8 [%rd3+4], %r47;

BB0_17:
bar.sync 0;
setp.lt.u32	%p20, %r14, 2;
and.pred %p22, %p6, %p20;
@!%p22 bra BB0_19;
bra.uni BB0_18;

BB0_18:
ld.shared.u8 %r48, [%rd4];
ld.shared.u8 %r49, [%rd4+8];
add.s32 %r50, %r49, %r48;
st.shared.u8 [%rd4+8], %r50;

BB0_19:
bar.sync 0;
@!%p1 bra BB0_21;
bra.uni BB0_20;

BB0_20:
shl.b32 %r53, %r14, 5;
add.s32 %r54, %r53, 15;
cvt.u64.u32	%rd32, %r54;
add.s64 %rd36, %rd10, %rd32;
ld.shared.u8 %r55, [%rd36];
ld.shared.u8 %r56, [%rd36+16];
add.s32 %r57, %r56, %r55;
st.shared.u8 [%rd36+16], %r57;

BB0_21:
bar.sync 0;
@!%p1 bra BB0_23;
bra.uni BB0_22;

BB0_22:
ld.shared.u8 %r58, [%rd4+8];
ld.shared.u8 %r59, [%rd4+16];
add.s32 %r60, %r59, %r58;
st.shared.u8 [%rd4+16], %r60;

BB0_23:
bar.sync 0;
setp.lt.u32	%p23, %r14, 3;
and.pred %p25, %p6, %p23;
@!%p25 bra BB0_25;
bra.uni BB0_24;

BB0_24:
ld.shared.u8 %r61, [%rd3+4];
ld.shared.u8 %r62, [%rd3+8];
add.s32 %r63, %r62, %r61;
st.shared.u8 [%rd3+8], %r63;

BB0_25:
bar.sync 0;
setp.lt.u32	%p26, %r14, 7;
and.pred %p28, %p6, %p26;
@!%p28 bra BB0_27;
bra.uni BB0_26;

BB0_26:
ld.shared.u8 %r64, [%rd2+2];
ld.shared.u8 %r65, [%rd2+4];
add.s32 %r66, %r65, %r64;
st.shared.u8 [%rd2+4], %r66;

BB0_27:
bar.sync 0;
setp.lt.u32	%p29, %r14, 15;
and.pred %p31, %p6, %p29;
@!%p31 bra BB0_29;
bra.uni BB0_28;

BB0_28:
cvt.u64.u32	%rd37, %r15;
add.s64 %rd41, %rd10, %rd37;
ld.shared.u8 %r70, [%rd41+1];
ld.shared.u8 %r71, [%rd41+2];
add.s32 %r72, %r71, %r70;
st.shared.u8 [%rd41+2], %r72;

BB0_29:
bar.sync 0;
@!%p6 bra BB0_34;
bra.uni BB0_30;

BB0_30:
setp.ge.u32	%p32, %r5, %r10;
@%p32 bra BB0_32;

ld.shared.u8 %rs8, [%rd1];
mul.lo.s32 %r73, %r3, %r10;
cvt.u64.u32	%rd42, %r73;
cvt.u64.u32	%rd43, %r5;
add.s64 %rd44, %rd43, %rd42;
cvta.to.global.u64 %rd45, %rd5;
add.s64 %rd46, %rd45, %rd44;
st.global.u8 [%rd46], %rs8;

BB0_32:
add.s32 %r74, %r5, 16;
setp.ge.u32	%p33, %r74, %r10;
@%p33 bra BB0_34;

ld.shared.u8 %rs9, [%rd1+16];
cvt.u64.u32	%rd47, %r74;
mul.lo.s32 %r76, %r3, %r10;
cvt.u64.u32	%rd48, %r76;
add.s64 %rd49, %rd47, %rd48;
cvta.to.global.u64 %rd50, %rd5;
add.s64 %rd51, %rd50, %rd49;
st.global.u8 [%rd51], %rs9;

BB0_34:
ld.shared.u8 %rs14, [%rd10+31];
bar.sync 0;
add.s32 %r81, %r81, 32;
setp.lt.u32	%p34, %r81, %r10;
@%p34 bra BB0_4;

BB0_35:
mov.u32 %r78, %nctaid.x;
mad.lo.s32 %r80, %r78, %r11, %r80;
setp.lt.u32	%p35, %r80, %r9;
@%p35 bra BB0_2;

BB0_36:
ret;
}


.visible .entry _Z29THCTensor_kernel_scanOuterDimIh5AddOpIhEEvPT_S3_jjjS2_T0_(
.param .u64 _Z29THCTensor_kernel_scanOuterDimIh5AddOpIhEEvPT_S3_jjjS2_T0__param_0,
.param .u64 _Z29THCTensor_kernel_scanOuterDimIh5AddOpIhEEvPT_S3_jjjS2_T0__param_1,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIh5AddOpIhEEvPT_S3_jjjS2_T0__param_2,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIh5AddOpIhEEvPT_S3_jjjS2_T0__param_3,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIh5AddOpIhEEvPT_S3_jjjS2_T0__param_4,
.param .u8 _Z29THCTensor_kernel_scanOuterDimIh5AddOpIhEEvPT_S3_jjjS2_T0__param_5,
.param .align 1 .b8 _Z29THCTensor_kernel_scanOuterDimIh5AddOpIhEEvPT_S3_jjjS2_T0__param_6[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<5>;
.reg .b32 %r<28>;
.reg .b64 %rd<17>;


ld.param.u64 %rd11, [_Z29THCTensor_kernel_scanOuterDimIh5AddOpIhEEvPT_S3_jjjS2_T0__param_0];
ld.param.u64 %rd12, [_Z29THCTensor_kernel_scanOuterDimIh5AddOpIhEEvPT_S3_jjjS2_T0__param_1];
ld.param.u32 %r12, [_Z29THCTensor_kernel_scanOuterDimIh5AddOpIhEEvPT_S3_jjjS2_T0__param_2];
ld.param.u32 %r13, [_Z29THCTensor_kernel_scanOuterDimIh5AddOpIhEEvPT_S3_jjjS2_T0__param_3];
ld.param.u32 %r14, [_Z29THCTensor_kernel_scanOuterDimIh5AddOpIhEEvPT_S3_jjjS2_T0__param_4];
ld.param.u8 %rs3, [_Z29THCTensor_kernel_scanOuterDimIh5AddOpIhEEvPT_S3_jjjS2_T0__param_5];
mov.u32 %r25, %ctaid.x;
setp.ge.u32	%p1, %r25, %r12;
@%p1 bra BB1_8;

cvta.to.global.u64 %rd1, %rd11;
cvta.to.global.u64 %rd2, %rd12;
mov.u32 %r15, %ctaid.y;
mov.u32 %r16, %ntid.x;
mov.u32 %r17, %tid.x;
mad.lo.s32 %r2, %r16, %r15, %r17;
mov.u32 %r3, %nctaid.x;
mul.lo.s32 %r4, %r14, %r13;
mov.u32 %r18, %nctaid.y;
mul.lo.s32 %r5, %r18, %r16;
cvt.u64.u32	%rd3, %r13;

BB1_2:
setp.ge.u32	%p2, %r2, %r13;
@%p2 bra BB1_7;

mul.lo.s32 %r19, %r4, %r25;
cvt.u64.u32	%rd4, %r19;
mov.u32 %r26, %r2;

BB1_4:
mov.u32 %r7, %r26;
cvt.u64.u32	%rd13, %r7;
add.s64 %rd14, %rd13, %rd4;
add.s64 %rd16, %rd2, %rd14;
add.s64 %rd15, %rd1, %rd14;
setp.eq.s32	%p3, %r14, 0;
mov.u32 %r27, 0;
mov.u16 %rs4, %rs3;
@%p3 bra BB1_6;

BB1_5:
mov.u16 %rs1, %rs4;
ld.global.u8 %r21, [%rd16];
cvt.u32.u16	%r22, %rs1;
and.b32 %r23, %r22, 255;
add.s32 %r24, %r21, %r23;
cvt.u16.u32	%rs2, %r24;
st.global.u8 [%rd15], %r24;
add.s64 %rd16, %rd16, %rd3;
add.s64 %rd15, %rd15, %rd3;
add.s32 %r27, %r27, 1;
setp.lt.u32	%p4, %r27, %r14;
mov.u16 %rs4, %rs2;
@%p4 bra BB1_5;

BB1_6:
add.s32 %r10, %r5, %r7;
setp.lt.u32	%p5, %r10, %r13;
mov.u32 %r26, %r10;
@%p5 bra BB1_4;

BB1_7:
add.s32 %r25, %r3, %r25;
setp.lt.u32	%p6, %r25, %r12;
@%p6 bra BB1_2;

BB1_8:
ret;
}


.visible .entry _Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5MulOpIhEEvPT_S3_jjS2_T2_(
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5MulOpIhEEvPT_S3_jjS2_T2__param_0,
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5MulOpIhEEvPT_S3_jjS2_T2__param_1,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5MulOpIhEEvPT_S3_jjS2_T2__param_2,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5MulOpIhEEvPT_S3_jjS2_T2__param_3,
.param .u8 _Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5MulOpIhEEvPT_S3_jjS2_T2__param_4,
.param .align 1 .b8 _Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5MulOpIhEEvPT_S3_jjS2_T2__param_5[1]
)
{
.reg .pred %p<36>;
.reg .b16 %rs<35>;
.reg .b32 %r<62>;
.reg .b64 %rd<55>;

	.shared .align 1 .b8 _Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5MulOpIhEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf[1024];

ld.param.u64 %rd5, [_Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5MulOpIhEEvPT_S3_jjS2_T2__param_0];
ld.param.u64 %rd6, [_Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5MulOpIhEEvPT_S3_jjS2_T2__param_1];
ld.param.u32 %r9, [_Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5MulOpIhEEvPT_S3_jjS2_T2__param_2];
ld.param.u32 %r10, [_Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5MulOpIhEEvPT_S3_jjS2_T2__param_3];
ld.param.u8 %rs7, [_Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5MulOpIhEEvPT_S3_jjS2_T2__param_4];
mov.u32 %r11, %ntid.y;
mov.u32 %r12, %ctaid.x;
mul.lo.s32 %r60, %r11, %r12;
setp.ge.u32	%p3, %r60, %r9;
@%p3 bra BB2_36;

mov.u32 %r13, %tid.y;
mov.u32 %r14, %tid.x;
cvt.u64.u32	%rd7, %r14;
mul.wide.u32 %rd8, %r13, 32;
mov.u64 %rd9, _Z33THCTensor_kernel_scanInnermostDimIhLi16ELi32E5MulOpIhEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf;
add.s64 %rd10, %rd9, %rd8;
add.s64 %rd1, %rd10, %rd7;
shl.b32 %r15, %r14, 1;
add.s32 %r16, %r15, 1;
shl.b32 %r17, %r16, 1;
add.s32 %r18, %r17, -1;
cvt.u64.u32	%rd11, %r18;
add.s64 %rd2, %rd10, %rd11;
shl.b32 %r19, %r16, 2;
add.s32 %r20, %r19, -1;
cvt.u64.u32	%rd12, %r20;
add.s64 %rd3, %rd10, %rd12;
shl.b32 %r21, %r16, 3;
add.s32 %r22, %r21, -1;
cvt.u64.u32	%rd13, %r22;
add.s64 %rd4, %rd10, %rd13;

BB2_2:
add.s32 %r3, %r60, %r13;
setp.eq.s32	%p4, %r10, 0;
@%p4 bra BB2_35;

setp.eq.s32	%p5, %r14, 0;
setp.lt.u32	%p6, %r3, %r9;
and.pred %p1, %p6, %p5;
mov.u32 %r61, 0;
mov.u16 %rs34, %rs7;

BB2_4:
add.s32 %r5, %r14, %r61;
setp.ge.u32	%p7, %r3, %r9;
@%p7 bra BB2_11;

setp.ge.u32	%p8, %r5, %r10;
mov.u16 %rs33, %rs7;
@%p8 bra BB2_7;

cvt.u64.u32	%rd14, %r5;
mul.lo.s32 %r27, %r3, %r10;
cvt.u64.u32	%rd15, %r27;
add.s64 %rd16, %rd14, %rd15;
cvta.to.global.u64 %rd17, %rd6;
add.s64 %rd18, %rd17, %rd16;
ld.global.u8 %rs2, [%rd18];
mov.u16 %rs33, %rs2;

BB2_7:
mov.u16 %rs3, %rs33;
st.shared.u8 [%rd1], %rs3;
add.s32 %r28, %r5, 16;
setp.ge.u32	%p9, %r28, %r10;
mov.u16 %rs32, %rs7;
@%p9 bra BB2_9;

cvt.u64.u32	%rd19, %r28;
mul.lo.s32 %r30, %r3, %r10;
cvt.u64.u32	%rd20, %r30;
add.s64 %rd21, %rd19, %rd20;
cvta.to.global.u64 %rd22, %rd6;
add.s64 %rd23, %rd22, %rd21;
ld.global.u8 %rs32, [%rd23];

BB2_9:
st.shared.u8 [%rd1+16], %rs32;
setp.ne.s32	%p10, %r14, 0;
@%p10 bra BB2_11;

ld.shared.u8 %rs8, [%rd10];
mul.wide.u16 %r33, %rs8, %rs34;
st.shared.u8 [%rd10], %r33;

BB2_11:
bar.sync 0;
setp.lt.u32	%p11, %r14, 16;
and.pred %p13, %p6, %p11;
@!%p13 bra BB2_13;
bra.uni BB2_12;

BB2_12:
cvt.u64.u32	%rd27, %r15;
add.s64 %rd31, %rd10, %rd27;
ld.shared.u8 %rs10, [%rd31];
ld.shared.u8 %rs11, [%rd31+1];
mul.wide.u16 %r37, %rs11, %rs10;
st.shared.u8 [%rd31+1], %r37;

BB2_13:
bar.sync 0;
setp.lt.u32	%p14, %r14, 8;
and.pred %p16, %p6, %p14;
@!%p16 bra BB2_15;
bra.uni BB2_14;

BB2_14:
ld.shared.u8 %rs12, [%rd2];
ld.shared.u8 %rs13, [%rd2+2];
mul.wide.u16 %r38, %rs13, %rs12;
st.shared.u8 [%rd2+2], %r38;

BB2_15:
bar.sync 0;
setp.lt.u32	%p17, %r14, 4;
and.pred %p19, %p6, %p17;
@!%p19 bra BB2_17;
bra.uni BB2_16;

BB2_16:
ld.shared.u8 %rs14, [%rd3];
ld.shared.u8 %rs15, [%rd3+4];
mul.wide.u16 %r39, %rs15, %rs14;
st.shared.u8 [%rd3+4], %r39;

BB2_17:
bar.sync 0;
setp.lt.u32	%p20, %r14, 2;
and.pred %p22, %p6, %p20;
@!%p22 bra BB2_19;
bra.uni BB2_18;

BB2_18:
ld.shared.u8 %rs16, [%rd4];
ld.shared.u8 %rs17, [%rd4+8];
mul.wide.u16 %r40, %rs17, %rs16;
st.shared.u8 [%rd4+8], %r40;

BB2_19:
bar.sync 0;
@!%p1 bra BB2_21;
bra.uni BB2_20;

BB2_20:
shl.b32 %r43, %r14, 5;
add.s32 %r44, %r43, 15;
cvt.u64.u32	%rd32, %r44;
add.s64 %rd36, %rd10, %rd32;
ld.shared.u8 %rs18, [%rd36];
ld.shared.u8 %rs19, [%rd36+16];
mul.wide.u16 %r45, %rs19, %rs18;
st.shared.u8 [%rd36+16], %r45;

BB2_21:
bar.sync 0;
@!%p1 bra BB2_23;
bra.uni BB2_22;

BB2_22:
ld.shared.u8 %rs20, [%rd4+8];
ld.shared.u8 %rs21, [%rd4+16];
mul.wide.u16 %r46, %rs21, %rs20;
st.shared.u8 [%rd4+16], %r46;

BB2_23:
bar.sync 0;
setp.lt.u32	%p23, %r14, 3;
and.pred %p25, %p6, %p23;
@!%p25 bra BB2_25;
bra.uni BB2_24;

BB2_24:
ld.shared.u8 %rs22, [%rd3+4];
ld.shared.u8 %rs23, [%rd3+8];
mul.wide.u16 %r47, %rs23, %rs22;
st.shared.u8 [%rd3+8], %r47;

BB2_25:
bar.sync 0;
setp.lt.u32	%p26, %r14, 7;
and.pred %p28, %p6, %p26;
@!%p28 bra BB2_27;
bra.uni BB2_26;

BB2_26:
ld.shared.u8 %rs24, [%rd2+2];
ld.shared.u8 %rs25, [%rd2+4];
mul.wide.u16 %r48, %rs25, %rs24;
st.shared.u8 [%rd2+4], %r48;

BB2_27:
bar.sync 0;
setp.lt.u32	%p29, %r14, 15;
and.pred %p31, %p6, %p29;
@!%p31 bra BB2_29;
bra.uni BB2_28;

BB2_28:
cvt.u64.u32	%rd37, %r15;
add.s64 %rd41, %rd10, %rd37;
ld.shared.u8 %rs26, [%rd41+1];
ld.shared.u8 %rs27, [%rd41+2];
mul.wide.u16 %r52, %rs27, %rs26;
st.shared.u8 [%rd41+2], %r52;

BB2_29:
bar.sync 0;
@!%p6 bra BB2_34;
bra.uni BB2_30;

BB2_30:
setp.ge.u32	%p32, %r5, %r10;
@%p32 bra BB2_32;

ld.shared.u8 %rs28, [%rd1];
mul.lo.s32 %r53, %r3, %r10;
cvt.u64.u32	%rd42, %r53;
cvt.u64.u32	%rd43, %r5;
add.s64 %rd44, %rd43, %rd42;
cvta.to.global.u64 %rd45, %rd5;
add.s64 %rd46, %rd45, %rd44;
st.global.u8 [%rd46], %rs28;

BB2_32:
add.s32 %r54, %r5, 16;
setp.ge.u32	%p33, %r54, %r10;
@%p33 bra BB2_34;

ld.shared.u8 %rs29, [%rd1+16];
cvt.u64.u32	%rd47, %r54;
mul.lo.s32 %r56, %r3, %r10;
cvt.u64.u32	%rd48, %r56;
add.s64 %rd49, %rd47, %rd48;
cvta.to.global.u64 %rd50, %rd5;
add.s64 %rd51, %rd50, %rd49;
st.global.u8 [%rd51], %rs29;

BB2_34:
ld.shared.u8 %rs34, [%rd10+31];
bar.sync 0;
add.s32 %r61, %r61, 32;
setp.lt.u32	%p34, %r61, %r10;
@%p34 bra BB2_4;

BB2_35:
mov.u32 %r58, %nctaid.x;
mad.lo.s32 %r60, %r58, %r11, %r60;
setp.lt.u32	%p35, %r60, %r9;
@%p35 bra BB2_2;

BB2_36:
ret;
}


.visible .entry _Z29THCTensor_kernel_scanOuterDimIh5MulOpIhEEvPT_S3_jjjS2_T0_(
.param .u64 _Z29THCTensor_kernel_scanOuterDimIh5MulOpIhEEvPT_S3_jjjS2_T0__param_0,
.param .u64 _Z29THCTensor_kernel_scanOuterDimIh5MulOpIhEEvPT_S3_jjjS2_T0__param_1,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIh5MulOpIhEEvPT_S3_jjjS2_T0__param_2,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIh5MulOpIhEEvPT_S3_jjjS2_T0__param_3,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIh5MulOpIhEEvPT_S3_jjjS2_T0__param_4,
.param .u8 _Z29THCTensor_kernel_scanOuterDimIh5MulOpIhEEvPT_S3_jjjS2_T0__param_5,
.param .align 1 .b8 _Z29THCTensor_kernel_scanOuterDimIh5MulOpIhEEvPT_S3_jjjS2_T0__param_6[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<7>;
.reg .b32 %r<25>;
.reg .b64 %rd<17>;


ld.param.u64 %rd11, [_Z29THCTensor_kernel_scanOuterDimIh5MulOpIhEEvPT_S3_jjjS2_T0__param_0];
ld.param.u64 %rd12, [_Z29THCTensor_kernel_scanOuterDimIh5MulOpIhEEvPT_S3_jjjS2_T0__param_1];
ld.param.u32 %r12, [_Z29THCTensor_kernel_scanOuterDimIh5MulOpIhEEvPT_S3_jjjS2_T0__param_2];
ld.param.u32 %r13, [_Z29THCTensor_kernel_scanOuterDimIh5MulOpIhEEvPT_S3_jjjS2_T0__param_3];
ld.param.u32 %r14, [_Z29THCTensor_kernel_scanOuterDimIh5MulOpIhEEvPT_S3_jjjS2_T0__param_4];
ld.param.u8 %rs3, [_Z29THCTensor_kernel_scanOuterDimIh5MulOpIhEEvPT_S3_jjjS2_T0__param_5];
mov.u32 %r22, %ctaid.x;
setp.ge.u32	%p1, %r22, %r12;
@%p1 bra BB3_8;

cvta.to.global.u64 %rd1, %rd11;
cvta.to.global.u64 %rd2, %rd12;
mov.u32 %r15, %ctaid.y;
mov.u32 %r16, %ntid.x;
mov.u32 %r17, %tid.x;
mad.lo.s32 %r2, %r16, %r15, %r17;
mov.u32 %r3, %nctaid.x;
mul.lo.s32 %r4, %r14, %r13;
mov.u32 %r18, %nctaid.y;
mul.lo.s32 %r5, %r18, %r16;
cvt.u64.u32	%rd3, %r13;

BB3_2:
setp.ge.u32	%p2, %r2, %r13;
@%p2 bra BB3_7;

mul.lo.s32 %r19, %r4, %r22;
cvt.u64.u32	%rd4, %r19;
mov.u32 %r23, %r2;

BB3_4:
mov.u32 %r7, %r23;
cvt.u64.u32	%rd13, %r7;
add.s64 %rd14, %rd13, %rd4;
add.s64 %rd16, %rd2, %rd14;
add.s64 %rd15, %rd1, %rd14;
setp.eq.s32	%p3, %r14, 0;
mov.u32 %r24, 0;
mov.u16 %rs6, %rs3;
@%p3 bra BB3_6;

BB3_5:
mov.u16 %rs1, %rs6;
and.b16 %rs4, %rs1, 255;
ld.global.u8 %rs5, [%rd16];
mul.wide.u16 %r21, %rs5, %rs4;
cvt.u16.u32	%rs2, %r21;
st.global.u8 [%rd15], %rs2;
add.s64 %rd16, %rd16, %rd3;
add.s64 %rd15, %rd15, %rd3;
add.s32 %r24, %r24, 1;
setp.lt.u32	%p4, %r24, %r14;
mov.u16 %rs6, %rs2;
@%p4 bra BB3_5;

BB3_6:
add.s32 %r10, %r5, %r7;
setp.lt.u32	%p5, %r10, %r13;
mov.u32 %r23, %r10;
@%p5 bra BB3_4;

BB3_7:
add.s32 %r22, %r3, %r22;
setp.lt.u32	%p6, %r22, %r12;
@%p6 bra BB3_2;

BB3_8:
ret;
}


.visible .entry _Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5AddOpIaEEvPT_S3_jjS2_T2_(
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5AddOpIaEEvPT_S3_jjS2_T2__param_0,
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5AddOpIaEEvPT_S3_jjS2_T2__param_1,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5AddOpIaEEvPT_S3_jjS2_T2__param_2,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5AddOpIaEEvPT_S3_jjS2_T2__param_3,
.param .u8 _Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5AddOpIaEEvPT_S3_jjS2_T2__param_4,
.param .align 1 .b8 _Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5AddOpIaEEvPT_S3_jjS2_T2__param_5[1]
)
{
.reg .pred %p<36>;
.reg .b16 %rs<15>;
.reg .b32 %r<82>;
.reg .b64 %rd<55>;

	.shared .align 1 .b8 _Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5AddOpIaEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf[1024];

ld.param.u64 %rd5, [_Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5AddOpIaEEvPT_S3_jjS2_T2__param_0];
ld.param.u64 %rd6, [_Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5AddOpIaEEvPT_S3_jjS2_T2__param_1];
ld.param.u32 %r9, [_Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5AddOpIaEEvPT_S3_jjS2_T2__param_2];
ld.param.u32 %r10, [_Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5AddOpIaEEvPT_S3_jjS2_T2__param_3];
ld.param.s8 %rs7, [_Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5AddOpIaEEvPT_S3_jjS2_T2__param_4];
mov.u32 %r11, %ntid.y;
mov.u32 %r12, %ctaid.x;
mul.lo.s32 %r80, %r11, %r12;
setp.ge.u32	%p3, %r80, %r9;
@%p3 bra BB4_36;

mov.u32 %r13, %tid.y;
mov.u32 %r14, %tid.x;
cvt.u64.u32	%rd7, %r14;
mul.wide.u32 %rd8, %r13, 32;
mov.u64 %rd9, _Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5AddOpIaEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf;
add.s64 %rd10, %rd9, %rd8;
add.s64 %rd1, %rd10, %rd7;
shl.b32 %r15, %r14, 1;
add.s32 %r16, %r15, 1;
shl.b32 %r17, %r16, 1;
add.s32 %r18, %r17, -1;
cvt.u64.u32	%rd11, %r18;
add.s64 %rd2, %rd10, %rd11;
shl.b32 %r19, %r16, 2;
add.s32 %r20, %r19, -1;
cvt.u64.u32	%rd12, %r20;
add.s64 %rd3, %rd10, %rd12;
shl.b32 %r21, %r16, 3;
add.s32 %r22, %r21, -1;
cvt.u64.u32	%rd13, %r22;
add.s64 %rd4, %rd10, %rd13;

BB4_2:
add.s32 %r3, %r80, %r13;
setp.eq.s32	%p4, %r10, 0;
@%p4 bra BB4_35;

setp.eq.s32	%p5, %r14, 0;
setp.lt.u32	%p6, %r3, %r9;
and.pred %p1, %p6, %p5;
mov.u32 %r81, 0;
mov.u16 %rs14, %rs7;

BB4_4:
add.s32 %r5, %r14, %r81;
setp.ge.u32	%p7, %r3, %r9;
@%p7 bra BB4_11;

setp.ge.u32	%p8, %r5, %r10;
mov.u16 %rs13, %rs7;
@%p8 bra BB4_7;

cvt.u64.u32	%rd14, %r5;
mul.lo.s32 %r27, %r3, %r10;
cvt.u64.u32	%rd15, %r27;
add.s64 %rd16, %rd14, %rd15;
cvta.to.global.u64 %rd17, %rd6;
add.s64 %rd18, %rd17, %rd16;
ld.global.u8 %rs2, [%rd18];
mov.u16 %rs13, %rs2;

BB4_7:
mov.u16 %rs3, %rs13;
st.shared.u8 [%rd1], %rs3;
add.s32 %r28, %r5, 16;
setp.ge.u32	%p9, %r28, %r10;
mov.u16 %rs12, %rs7;
@%p9 bra BB4_9;

cvt.u64.u32	%rd19, %r28;
mul.lo.s32 %r30, %r3, %r10;
cvt.u64.u32	%rd20, %r30;
add.s64 %rd21, %rd19, %rd20;
cvta.to.global.u64 %rd22, %rd6;
add.s64 %rd23, %rd22, %rd21;
ld.global.u8 %rs12, [%rd23];

BB4_9:
st.shared.u8 [%rd1+16], %rs12;
setp.ne.s32	%p10, %r14, 0;
@%p10 bra BB4_11;

ld.shared.u8 %r33, [%rd10];
cvt.u32.u16	%r34, %rs14;
add.s32 %r35, %r33, %r34;
st.shared.u8 [%rd10], %r35;

BB4_11:
bar.sync 0;
setp.lt.u32	%p11, %r14, 16;
and.pred %p13, %p6, %p11;
@!%p13 bra BB4_13;
bra.uni BB4_12;

BB4_12:
cvt.u64.u32	%rd27, %r15;
add.s64 %rd31, %rd10, %rd27;
ld.shared.u8 %r39, [%rd31];
ld.shared.u8 %r40, [%rd31+1];
add.s32 %r41, %r40, %r39;
st.shared.u8 [%rd31+1], %r41;

BB4_13:
bar.sync 0;
setp.lt.u32	%p14, %r14, 8;
and.pred %p16, %p6, %p14;
@!%p16 bra BB4_15;
bra.uni BB4_14;

BB4_14:
ld.shared.u8 %r42, [%rd2];
ld.shared.u8 %r43, [%rd2+2];
add.s32 %r44, %r43, %r42;
st.shared.u8 [%rd2+2], %r44;

BB4_15:
bar.sync 0;
setp.lt.u32	%p17, %r14, 4;
and.pred %p19, %p6, %p17;
@!%p19 bra BB4_17;
bra.uni BB4_16;

BB4_16:
ld.shared.u8 %r45, [%rd3];
ld.shared.u8 %r46, [%rd3+4];
add.s32 %r47, %r46, %r45;
st.shared.u8 [%rd3+4], %r47;

BB4_17:
bar.sync 0;
setp.lt.u32	%p20, %r14, 2;
and.pred %p22, %p6, %p20;
@!%p22 bra BB4_19;
bra.uni BB4_18;

BB4_18:
ld.shared.u8 %r48, [%rd4];
ld.shared.u8 %r49, [%rd4+8];
add.s32 %r50, %r49, %r48;
st.shared.u8 [%rd4+8], %r50;

BB4_19:
bar.sync 0;
@!%p1 bra BB4_21;
bra.uni BB4_20;

BB4_20:
shl.b32 %r53, %r14, 5;
add.s32 %r54, %r53, 15;
cvt.u64.u32	%rd32, %r54;
add.s64 %rd36, %rd10, %rd32;
ld.shared.u8 %r55, [%rd36];
ld.shared.u8 %r56, [%rd36+16];
add.s32 %r57, %r56, %r55;
st.shared.u8 [%rd36+16], %r57;

BB4_21:
bar.sync 0;
@!%p1 bra BB4_23;
bra.uni BB4_22;

BB4_22:
ld.shared.u8 %r58, [%rd4+8];
ld.shared.u8 %r59, [%rd4+16];
add.s32 %r60, %r59, %r58;
st.shared.u8 [%rd4+16], %r60;

BB4_23:
bar.sync 0;
setp.lt.u32	%p23, %r14, 3;
and.pred %p25, %p6, %p23;
@!%p25 bra BB4_25;
bra.uni BB4_24;

BB4_24:
ld.shared.u8 %r61, [%rd3+4];
ld.shared.u8 %r62, [%rd3+8];
add.s32 %r63, %r62, %r61;
st.shared.u8 [%rd3+8], %r63;

BB4_25:
bar.sync 0;
setp.lt.u32	%p26, %r14, 7;
and.pred %p28, %p6, %p26;
@!%p28 bra BB4_27;
bra.uni BB4_26;

BB4_26:
ld.shared.u8 %r64, [%rd2+2];
ld.shared.u8 %r65, [%rd2+4];
add.s32 %r66, %r65, %r64;
st.shared.u8 [%rd2+4], %r66;

BB4_27:
bar.sync 0;
setp.lt.u32	%p29, %r14, 15;
and.pred %p31, %p6, %p29;
@!%p31 bra BB4_29;
bra.uni BB4_28;

BB4_28:
cvt.u64.u32	%rd37, %r15;
add.s64 %rd41, %rd10, %rd37;
ld.shared.u8 %r70, [%rd41+1];
ld.shared.u8 %r71, [%rd41+2];
add.s32 %r72, %r71, %r70;
st.shared.u8 [%rd41+2], %r72;

BB4_29:
bar.sync 0;
@!%p6 bra BB4_34;
bra.uni BB4_30;

BB4_30:
setp.ge.u32	%p32, %r5, %r10;
@%p32 bra BB4_32;

ld.shared.u8 %rs8, [%rd1];
mul.lo.s32 %r73, %r3, %r10;
cvt.u64.u32	%rd42, %r73;
cvt.u64.u32	%rd43, %r5;
add.s64 %rd44, %rd43, %rd42;
cvta.to.global.u64 %rd45, %rd5;
add.s64 %rd46, %rd45, %rd44;
st.global.u8 [%rd46], %rs8;

BB4_32:
add.s32 %r74, %r5, 16;
setp.ge.u32	%p33, %r74, %r10;
@%p33 bra BB4_34;

ld.shared.u8 %rs9, [%rd1+16];
cvt.u64.u32	%rd47, %r74;
mul.lo.s32 %r76, %r3, %r10;
cvt.u64.u32	%rd48, %r76;
add.s64 %rd49, %rd47, %rd48;
cvta.to.global.u64 %rd50, %rd5;
add.s64 %rd51, %rd50, %rd49;
st.global.u8 [%rd51], %rs9;

BB4_34:
ld.shared.u8 %rs14, [%rd10+31];
bar.sync 0;
add.s32 %r81, %r81, 32;
setp.lt.u32	%p34, %r81, %r10;
@%p34 bra BB4_4;

BB4_35:
mov.u32 %r78, %nctaid.x;
mad.lo.s32 %r80, %r78, %r11, %r80;
setp.lt.u32	%p35, %r80, %r9;
@%p35 bra BB4_2;

BB4_36:
ret;
}


.visible .entry _Z29THCTensor_kernel_scanOuterDimIa5AddOpIaEEvPT_S3_jjjS2_T0_(
.param .u64 _Z29THCTensor_kernel_scanOuterDimIa5AddOpIaEEvPT_S3_jjjS2_T0__param_0,
.param .u64 _Z29THCTensor_kernel_scanOuterDimIa5AddOpIaEEvPT_S3_jjjS2_T0__param_1,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIa5AddOpIaEEvPT_S3_jjjS2_T0__param_2,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIa5AddOpIaEEvPT_S3_jjjS2_T0__param_3,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIa5AddOpIaEEvPT_S3_jjjS2_T0__param_4,
.param .u8 _Z29THCTensor_kernel_scanOuterDimIa5AddOpIaEEvPT_S3_jjjS2_T0__param_5,
.param .align 1 .b8 _Z29THCTensor_kernel_scanOuterDimIa5AddOpIaEEvPT_S3_jjjS2_T0__param_6[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<5>;
.reg .b32 %r<28>;
.reg .b64 %rd<17>;


ld.param.u64 %rd11, [_Z29THCTensor_kernel_scanOuterDimIa5AddOpIaEEvPT_S3_jjjS2_T0__param_0];
ld.param.u64 %rd12, [_Z29THCTensor_kernel_scanOuterDimIa5AddOpIaEEvPT_S3_jjjS2_T0__param_1];
ld.param.u32 %r12, [_Z29THCTensor_kernel_scanOuterDimIa5AddOpIaEEvPT_S3_jjjS2_T0__param_2];
ld.param.u32 %r13, [_Z29THCTensor_kernel_scanOuterDimIa5AddOpIaEEvPT_S3_jjjS2_T0__param_3];
ld.param.u32 %r14, [_Z29THCTensor_kernel_scanOuterDimIa5AddOpIaEEvPT_S3_jjjS2_T0__param_4];
ld.param.s8 %rs3, [_Z29THCTensor_kernel_scanOuterDimIa5AddOpIaEEvPT_S3_jjjS2_T0__param_5];
mov.u32 %r25, %ctaid.x;
setp.ge.u32	%p1, %r25, %r12;
@%p1 bra BB5_8;

cvta.to.global.u64 %rd1, %rd11;
cvta.to.global.u64 %rd2, %rd12;
mov.u32 %r15, %ctaid.y;
mov.u32 %r16, %ntid.x;
mov.u32 %r17, %tid.x;
mad.lo.s32 %r2, %r16, %r15, %r17;
mov.u32 %r3, %nctaid.x;
mul.lo.s32 %r4, %r14, %r13;
mov.u32 %r18, %nctaid.y;
mul.lo.s32 %r5, %r18, %r16;
cvt.u64.u32	%rd3, %r13;

BB5_2:
setp.ge.u32	%p2, %r2, %r13;
@%p2 bra BB5_7;

mul.lo.s32 %r19, %r4, %r25;
cvt.u64.u32	%rd4, %r19;
mov.u32 %r26, %r2;

BB5_4:
mov.u32 %r7, %r26;
cvt.u64.u32	%rd13, %r7;
add.s64 %rd14, %rd13, %rd4;
add.s64 %rd16, %rd2, %rd14;
add.s64 %rd15, %rd1, %rd14;
setp.eq.s32	%p3, %r14, 0;
mov.u32 %r27, 0;
mov.u16 %rs4, %rs3;
@%p3 bra BB5_6;

BB5_5:
mov.u16 %rs1, %rs4;
ld.global.u8 %r21, [%rd16];
cvt.u32.u16	%r22, %rs1;
and.b32 %r23, %r22, 255;
add.s32 %r24, %r21, %r23;
cvt.u16.u32	%rs2, %r24;
st.global.u8 [%rd15], %r24;
add.s64 %rd16, %rd16, %rd3;
add.s64 %rd15, %rd15, %rd3;
add.s32 %r27, %r27, 1;
setp.lt.u32	%p4, %r27, %r14;
mov.u16 %rs4, %rs2;
@%p4 bra BB5_5;

BB5_6:
add.s32 %r10, %r5, %r7;
setp.lt.u32	%p5, %r10, %r13;
mov.u32 %r26, %r10;
@%p5 bra BB5_4;

BB5_7:
add.s32 %r25, %r3, %r25;
setp.lt.u32	%p6, %r25, %r12;
@%p6 bra BB5_2;

BB5_8:
ret;
}


.visible .entry _Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5MulOpIaEEvPT_S3_jjS2_T2_(
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5MulOpIaEEvPT_S3_jjS2_T2__param_0,
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5MulOpIaEEvPT_S3_jjS2_T2__param_1,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5MulOpIaEEvPT_S3_jjS2_T2__param_2,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5MulOpIaEEvPT_S3_jjS2_T2__param_3,
.param .u8 _Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5MulOpIaEEvPT_S3_jjS2_T2__param_4,
.param .align 1 .b8 _Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5MulOpIaEEvPT_S3_jjS2_T2__param_5[1]
)
{
.reg .pred %p<36>;
.reg .b16 %rs<35>;
.reg .b32 %r<62>;
.reg .b64 %rd<55>;

	.shared .align 1 .b8 _Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5MulOpIaEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf[1024];

ld.param.u64 %rd5, [_Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5MulOpIaEEvPT_S3_jjS2_T2__param_0];
ld.param.u64 %rd6, [_Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5MulOpIaEEvPT_S3_jjS2_T2__param_1];
ld.param.u32 %r9, [_Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5MulOpIaEEvPT_S3_jjS2_T2__param_2];
ld.param.u32 %r10, [_Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5MulOpIaEEvPT_S3_jjS2_T2__param_3];
ld.param.s8 %rs7, [_Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5MulOpIaEEvPT_S3_jjS2_T2__param_4];
mov.u32 %r11, %ntid.y;
mov.u32 %r12, %ctaid.x;
mul.lo.s32 %r60, %r11, %r12;
setp.ge.u32	%p3, %r60, %r9;
@%p3 bra BB6_36;

mov.u32 %r13, %tid.y;
mov.u32 %r14, %tid.x;
cvt.u64.u32	%rd7, %r14;
mul.wide.u32 %rd8, %r13, 32;
mov.u64 %rd9, _Z33THCTensor_kernel_scanInnermostDimIaLi16ELi32E5MulOpIaEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf;
add.s64 %rd10, %rd9, %rd8;
add.s64 %rd1, %rd10, %rd7;
shl.b32 %r15, %r14, 1;
add.s32 %r16, %r15, 1;
shl.b32 %r17, %r16, 1;
add.s32 %r18, %r17, -1;
cvt.u64.u32	%rd11, %r18;
add.s64 %rd2, %rd10, %rd11;
shl.b32 %r19, %r16, 2;
add.s32 %r20, %r19, -1;
cvt.u64.u32	%rd12, %r20;
add.s64 %rd3, %rd10, %rd12;
shl.b32 %r21, %r16, 3;
add.s32 %r22, %r21, -1;
cvt.u64.u32	%rd13, %r22;
add.s64 %rd4, %rd10, %rd13;

BB6_2:
add.s32 %r3, %r60, %r13;
setp.eq.s32	%p4, %r10, 0;
@%p4 bra BB6_35;

setp.eq.s32	%p5, %r14, 0;
setp.lt.u32	%p6, %r3, %r9;
and.pred %p1, %p6, %p5;
mov.u32 %r61, 0;
mov.u16 %rs34, %rs7;

BB6_4:
add.s32 %r5, %r14, %r61;
setp.ge.u32	%p7, %r3, %r9;
@%p7 bra BB6_11;

setp.ge.u32	%p8, %r5, %r10;
mov.u16 %rs33, %rs7;
@%p8 bra BB6_7;

cvt.u64.u32	%rd14, %r5;
mul.lo.s32 %r27, %r3, %r10;
cvt.u64.u32	%rd15, %r27;
add.s64 %rd16, %rd14, %rd15;
cvta.to.global.u64 %rd17, %rd6;
add.s64 %rd18, %rd17, %rd16;
ld.global.u8 %rs2, [%rd18];
mov.u16 %rs33, %rs2;

BB6_7:
mov.u16 %rs3, %rs33;
st.shared.u8 [%rd1], %rs3;
add.s32 %r28, %r5, 16;
setp.ge.u32	%p9, %r28, %r10;
mov.u16 %rs32, %rs7;
@%p9 bra BB6_9;

cvt.u64.u32	%rd19, %r28;
mul.lo.s32 %r30, %r3, %r10;
cvt.u64.u32	%rd20, %r30;
add.s64 %rd21, %rd19, %rd20;
cvta.to.global.u64 %rd22, %rd6;
add.s64 %rd23, %rd22, %rd21;
ld.global.u8 %rs32, [%rd23];

BB6_9:
st.shared.u8 [%rd1+16], %rs32;
setp.ne.s32	%p10, %r14, 0;
@%p10 bra BB6_11;

ld.shared.s8 %rs8, [%rd10];
cvt.s16.s8 %rs9, %rs34;
mul.wide.s16 %r33, %rs8, %rs9;
st.shared.u8 [%rd10], %r33;

BB6_11:
bar.sync 0;
setp.lt.u32	%p11, %r14, 16;
and.pred %p13, %p6, %p11;
@!%p13 bra BB6_13;
bra.uni BB6_12;

BB6_12:
cvt.u64.u32	%rd27, %r15;
add.s64 %rd31, %rd10, %rd27;
ld.shared.s8 %rs10, [%rd31];
ld.shared.s8 %rs11, [%rd31+1];
mul.wide.s16 %r37, %rs11, %rs10;
st.shared.u8 [%rd31+1], %r37;

BB6_13:
bar.sync 0;
setp.lt.u32	%p14, %r14, 8;
and.pred %p16, %p6, %p14;
@!%p16 bra BB6_15;
bra.uni BB6_14;

BB6_14:
ld.shared.s8 %rs12, [%rd2];
ld.shared.s8 %rs13, [%rd2+2];
mul.wide.s16 %r38, %rs13, %rs12;
st.shared.u8 [%rd2+2], %r38;

BB6_15:
bar.sync 0;
setp.lt.u32	%p17, %r14, 4;
and.pred %p19, %p6, %p17;
@!%p19 bra BB6_17;
bra.uni BB6_16;

BB6_16:
ld.shared.s8 %rs14, [%rd3];
ld.shared.s8 %rs15, [%rd3+4];
mul.wide.s16 %r39, %rs15, %rs14;
st.shared.u8 [%rd3+4], %r39;

BB6_17:
bar.sync 0;
setp.lt.u32	%p20, %r14, 2;
and.pred %p22, %p6, %p20;
@!%p22 bra BB6_19;
bra.uni BB6_18;

BB6_18:
ld.shared.s8 %rs16, [%rd4];
ld.shared.s8 %rs17, [%rd4+8];
mul.wide.s16 %r40, %rs17, %rs16;
st.shared.u8 [%rd4+8], %r40;

BB6_19:
bar.sync 0;
@!%p1 bra BB6_21;
bra.uni BB6_20;

BB6_20:
shl.b32 %r43, %r14, 5;
add.s32 %r44, %r43, 15;
cvt.u64.u32	%rd32, %r44;
add.s64 %rd36, %rd10, %rd32;
ld.shared.s8 %rs18, [%rd36];
ld.shared.s8 %rs19, [%rd36+16];
mul.wide.s16 %r45, %rs19, %rs18;
st.shared.u8 [%rd36+16], %r45;

BB6_21:
bar.sync 0;
@!%p1 bra BB6_23;
bra.uni BB6_22;

BB6_22:
ld.shared.s8 %rs20, [%rd4+8];
ld.shared.s8 %rs21, [%rd4+16];
mul.wide.s16 %r46, %rs21, %rs20;
st.shared.u8 [%rd4+16], %r46;

BB6_23:
bar.sync 0;
setp.lt.u32	%p23, %r14, 3;
and.pred %p25, %p6, %p23;
@!%p25 bra BB6_25;
bra.uni BB6_24;

BB6_24:
ld.shared.s8 %rs22, [%rd3+4];
ld.shared.s8 %rs23, [%rd3+8];
mul.wide.s16 %r47, %rs23, %rs22;
st.shared.u8 [%rd3+8], %r47;

BB6_25:
bar.sync 0;
setp.lt.u32	%p26, %r14, 7;
and.pred %p28, %p6, %p26;
@!%p28 bra BB6_27;
bra.uni BB6_26;

BB6_26:
ld.shared.s8 %rs24, [%rd2+2];
ld.shared.s8 %rs25, [%rd2+4];
mul.wide.s16 %r48, %rs25, %rs24;
st.shared.u8 [%rd2+4], %r48;

BB6_27:
bar.sync 0;
setp.lt.u32	%p29, %r14, 15;
and.pred %p31, %p6, %p29;
@!%p31 bra BB6_29;
bra.uni BB6_28;

BB6_28:
cvt.u64.u32	%rd37, %r15;
add.s64 %rd41, %rd10, %rd37;
ld.shared.s8 %rs26, [%rd41+1];
ld.shared.s8 %rs27, [%rd41+2];
mul.wide.s16 %r52, %rs27, %rs26;
st.shared.u8 [%rd41+2], %r52;

BB6_29:
bar.sync 0;
@!%p6 bra BB6_34;
bra.uni BB6_30;

BB6_30:
setp.ge.u32	%p32, %r5, %r10;
@%p32 bra BB6_32;

ld.shared.u8 %rs28, [%rd1];
mul.lo.s32 %r53, %r3, %r10;
cvt.u64.u32	%rd42, %r53;
cvt.u64.u32	%rd43, %r5;
add.s64 %rd44, %rd43, %rd42;
cvta.to.global.u64 %rd45, %rd5;
add.s64 %rd46, %rd45, %rd44;
st.global.u8 [%rd46], %rs28;

BB6_32:
add.s32 %r54, %r5, 16;
setp.ge.u32	%p33, %r54, %r10;
@%p33 bra BB6_34;

ld.shared.u8 %rs29, [%rd1+16];
cvt.u64.u32	%rd47, %r54;
mul.lo.s32 %r56, %r3, %r10;
cvt.u64.u32	%rd48, %r56;
add.s64 %rd49, %rd47, %rd48;
cvta.to.global.u64 %rd50, %rd5;
add.s64 %rd51, %rd50, %rd49;
st.global.u8 [%rd51], %rs29;

BB6_34:
ld.shared.u8 %rs34, [%rd10+31];
bar.sync 0;
add.s32 %r61, %r61, 32;
setp.lt.u32	%p34, %r61, %r10;
@%p34 bra BB6_4;

BB6_35:
mov.u32 %r58, %nctaid.x;
mad.lo.s32 %r60, %r58, %r11, %r60;
setp.lt.u32	%p35, %r60, %r9;
@%p35 bra BB6_2;

BB6_36:
ret;
}


.visible .entry _Z29THCTensor_kernel_scanOuterDimIa5MulOpIaEEvPT_S3_jjjS2_T0_(
.param .u64 _Z29THCTensor_kernel_scanOuterDimIa5MulOpIaEEvPT_S3_jjjS2_T0__param_0,
.param .u64 _Z29THCTensor_kernel_scanOuterDimIa5MulOpIaEEvPT_S3_jjjS2_T0__param_1,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIa5MulOpIaEEvPT_S3_jjjS2_T0__param_2,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIa5MulOpIaEEvPT_S3_jjjS2_T0__param_3,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIa5MulOpIaEEvPT_S3_jjjS2_T0__param_4,
.param .u8 _Z29THCTensor_kernel_scanOuterDimIa5MulOpIaEEvPT_S3_jjjS2_T0__param_5,
.param .align 1 .b8 _Z29THCTensor_kernel_scanOuterDimIa5MulOpIaEEvPT_S3_jjjS2_T0__param_6[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<7>;
.reg .b32 %r<25>;
.reg .b64 %rd<17>;


ld.param.u64 %rd11, [_Z29THCTensor_kernel_scanOuterDimIa5MulOpIaEEvPT_S3_jjjS2_T0__param_0];
ld.param.u64 %rd12, [_Z29THCTensor_kernel_scanOuterDimIa5MulOpIaEEvPT_S3_jjjS2_T0__param_1];
ld.param.u32 %r12, [_Z29THCTensor_kernel_scanOuterDimIa5MulOpIaEEvPT_S3_jjjS2_T0__param_2];
ld.param.u32 %r13, [_Z29THCTensor_kernel_scanOuterDimIa5MulOpIaEEvPT_S3_jjjS2_T0__param_3];
ld.param.u32 %r14, [_Z29THCTensor_kernel_scanOuterDimIa5MulOpIaEEvPT_S3_jjjS2_T0__param_4];
ld.param.s8 %rs3, [_Z29THCTensor_kernel_scanOuterDimIa5MulOpIaEEvPT_S3_jjjS2_T0__param_5];
mov.u32 %r22, %ctaid.x;
setp.ge.u32	%p1, %r22, %r12;
@%p1 bra BB7_8;

cvta.to.global.u64 %rd1, %rd11;
cvta.to.global.u64 %rd2, %rd12;
mov.u32 %r15, %ctaid.y;
mov.u32 %r16, %ntid.x;
mov.u32 %r17, %tid.x;
mad.lo.s32 %r2, %r16, %r15, %r17;
mov.u32 %r3, %nctaid.x;
mul.lo.s32 %r4, %r14, %r13;
mov.u32 %r18, %nctaid.y;
mul.lo.s32 %r5, %r18, %r16;
cvt.u64.u32	%rd3, %r13;

BB7_2:
setp.ge.u32	%p2, %r2, %r13;
@%p2 bra BB7_7;

mul.lo.s32 %r19, %r4, %r22;
cvt.u64.u32	%rd4, %r19;
mov.u32 %r23, %r2;

BB7_4:
mov.u32 %r7, %r23;
cvt.u64.u32	%rd13, %r7;
add.s64 %rd14, %rd13, %rd4;
add.s64 %rd16, %rd2, %rd14;
add.s64 %rd15, %rd1, %rd14;
setp.eq.s32	%p3, %r14, 0;
mov.u32 %r24, 0;
mov.u16 %rs6, %rs3;
@%p3 bra BB7_6;

BB7_5:
mov.u16 %rs1, %rs6;
cvt.s16.s8 %rs4, %rs1;
ld.global.s8 %rs5, [%rd16];
mul.wide.s16 %r21, %rs5, %rs4;
cvt.u16.u32	%rs2, %r21;
st.global.u8 [%rd15], %rs2;
add.s64 %rd16, %rd16, %rd3;
add.s64 %rd15, %rd15, %rd3;
add.s32 %r24, %r24, 1;
setp.lt.u32	%p4, %r24, %r14;
mov.u16 %rs6, %rs2;
@%p4 bra BB7_5;

BB7_6:
add.s32 %r10, %r5, %r7;
setp.lt.u32	%p5, %r10, %r13;
mov.u32 %r23, %r10;
@%p5 bra BB7_4;

BB7_7:
add.s32 %r22, %r3, %r22;
setp.lt.u32	%p6, %r22, %r12;
@%p6 bra BB7_2;

BB7_8:
ret;
}


.visible .entry _Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5AddOpIsEEvPT_S3_jjS2_T2_(
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5AddOpIsEEvPT_S3_jjS2_T2__param_0,
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5AddOpIsEEvPT_S3_jjS2_T2__param_1,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5AddOpIsEEvPT_S3_jjS2_T2__param_2,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5AddOpIsEEvPT_S3_jjS2_T2__param_3,
.param .u16 _Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5AddOpIsEEvPT_S3_jjS2_T2__param_4,
.param .align 1 .b8 _Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5AddOpIsEEvPT_S3_jjS2_T2__param_5[1]
)
{
.reg .pred %p<36>;
.reg .b16 %rs<15>;
.reg .b32 %r<82>;
.reg .b64 %rd<59>;

	.shared .align 2 .b8 _Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5AddOpIsEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf[2048];

ld.param.u64 %rd5, [_Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5AddOpIsEEvPT_S3_jjS2_T2__param_0];
ld.param.u64 %rd6, [_Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5AddOpIsEEvPT_S3_jjS2_T2__param_1];
ld.param.u32 %r9, [_Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5AddOpIsEEvPT_S3_jjS2_T2__param_2];
ld.param.u32 %r10, [_Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5AddOpIsEEvPT_S3_jjS2_T2__param_3];
ld.param.u16 %rs7, [_Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5AddOpIsEEvPT_S3_jjS2_T2__param_4];
mov.u32 %r11, %ntid.y;
mov.u32 %r12, %ctaid.x;
mul.lo.s32 %r80, %r11, %r12;
setp.ge.u32	%p3, %r80, %r9;
@%p3 bra BB8_36;

mov.u32 %r13, %tid.y;
mov.u32 %r14, %tid.x;
mul.wide.u32 %rd7, %r13, 64;
mov.u64 %rd8, _Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5AddOpIsEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf;
add.s64 %rd9, %rd8, %rd7;
mul.wide.u32 %rd10, %r14, 2;
add.s64 %rd1, %rd9, %rd10;
shl.b32 %r15, %r14, 1;
add.s32 %r16, %r15, 1;
shl.b32 %r17, %r16, 1;
add.s32 %r18, %r17, -1;
mul.wide.u32 %rd11, %r18, 2;
add.s64 %rd2, %rd9, %rd11;
shl.b32 %r19, %r16, 2;
add.s32 %r20, %r19, -1;
mul.wide.u32 %rd12, %r20, 2;
add.s64 %rd3, %rd9, %rd12;
shl.b32 %r21, %r16, 3;
add.s32 %r22, %r21, -1;
mul.wide.u32 %rd13, %r22, 2;
add.s64 %rd4, %rd9, %rd13;

BB8_2:
add.s32 %r3, %r80, %r13;
setp.eq.s32	%p4, %r10, 0;
@%p4 bra BB8_35;

setp.eq.s32	%p5, %r14, 0;
setp.lt.u32	%p6, %r3, %r9;
and.pred %p1, %p6, %p5;
mov.u32 %r81, 0;
mov.u16 %rs14, %rs7;

BB8_4:
add.s32 %r5, %r14, %r81;
setp.ge.u32	%p7, %r3, %r9;
@%p7 bra BB8_11;

setp.ge.u32	%p8, %r5, %r10;
mov.u16 %rs13, %rs7;
@%p8 bra BB8_7;

cvt.u64.u32	%rd14, %r5;
mul.lo.s32 %r27, %r3, %r10;
cvt.u64.u32	%rd15, %r27;
add.s64 %rd16, %rd14, %rd15;
cvta.to.global.u64 %rd17, %rd6;
shl.b64 %rd18, %rd16, 1;
add.s64 %rd19, %rd17, %rd18;
ld.global.u16 %rs2, [%rd19];
mov.u16 %rs13, %rs2;

BB8_7:
mov.u16 %rs3, %rs13;
st.shared.u16 [%rd1], %rs3;
add.s32 %r28, %r5, 16;
setp.ge.u32	%p9, %r28, %r10;
mov.u16 %rs12, %rs7;
@%p9 bra BB8_9;

cvt.u64.u32	%rd20, %r28;
mul.lo.s32 %r30, %r3, %r10;
cvt.u64.u32	%rd21, %r30;
add.s64 %rd22, %rd20, %rd21;
cvta.to.global.u64 %rd23, %rd6;
shl.b64 %rd24, %rd22, 1;
add.s64 %rd25, %rd23, %rd24;
ld.global.u16 %rs12, [%rd25];

BB8_9:
st.shared.u16 [%rd1+32], %rs12;
setp.ne.s32	%p10, %r14, 0;
@%p10 bra BB8_11;

ld.shared.u16 %r33, [%rd9];
cvt.u32.u16	%r34, %rs14;
add.s32 %r35, %r33, %r34;
st.shared.u16 [%rd9], %r35;

BB8_11:
bar.sync 0;
setp.lt.u32	%p11, %r14, 16;
and.pred %p13, %p6, %p11;
@!%p13 bra BB8_13;
bra.uni BB8_12;

BB8_12:
mul.wide.u32 %rd32, %r15, 2;
add.s64 %rd33, %rd9, %rd32;
ld.shared.u16 %r39, [%rd33];
ld.shared.u16 %r40, [%rd33+2];
add.s32 %r41, %r40, %r39;
st.shared.u16 [%rd33+2], %r41;

BB8_13:
bar.sync 0;
setp.lt.u32	%p14, %r14, 8;
and.pred %p16, %p6, %p14;
@!%p16 bra BB8_15;
bra.uni BB8_14;

BB8_14:
ld.shared.u16 %r42, [%rd2];
ld.shared.u16 %r43, [%rd2+4];
add.s32 %r44, %r43, %r42;
st.shared.u16 [%rd2+4], %r44;

BB8_15:
bar.sync 0;
setp.lt.u32	%p17, %r14, 4;
and.pred %p19, %p6, %p17;
@!%p19 bra BB8_17;
bra.uni BB8_16;

BB8_16:
ld.shared.u16 %r45, [%rd3];
ld.shared.u16 %r46, [%rd3+8];
add.s32 %r47, %r46, %r45;
st.shared.u16 [%rd3+8], %r47;

BB8_17:
bar.sync 0;
setp.lt.u32	%p20, %r14, 2;
and.pred %p22, %p6, %p20;
@!%p22 bra BB8_19;
bra.uni BB8_18;

BB8_18:
ld.shared.u16 %r48, [%rd4];
ld.shared.u16 %r49, [%rd4+16];
add.s32 %r50, %r49, %r48;
st.shared.u16 [%rd4+16], %r50;

BB8_19:
bar.sync 0;
@!%p1 bra BB8_21;
bra.uni BB8_20;

BB8_20:
shl.b32 %r53, %r14, 5;
add.s32 %r54, %r53, 15;
mul.wide.u32 %rd37, %r54, 2;
add.s64 %rd38, %rd9, %rd37;
ld.shared.u16 %r55, [%rd38];
ld.shared.u16 %r56, [%rd38+32];
add.s32 %r57, %r56, %r55;
st.shared.u16 [%rd38+32], %r57;

BB8_21:
bar.sync 0;
@!%p1 bra BB8_23;
bra.uni BB8_22;

BB8_22:
ld.shared.u16 %r58, [%rd4+16];
ld.shared.u16 %r59, [%rd4+32];
add.s32 %r60, %r59, %r58;
st.shared.u16 [%rd4+32], %r60;

BB8_23:
bar.sync 0;
setp.lt.u32	%p23, %r14, 3;
and.pred %p25, %p6, %p23;
@!%p25 bra BB8_25;
bra.uni BB8_24;

BB8_24:
ld.shared.u16 %r61, [%rd3+8];
ld.shared.u16 %r62, [%rd3+16];
add.s32 %r63, %r62, %r61;
st.shared.u16 [%rd3+16], %r63;

BB8_25:
bar.sync 0;
setp.lt.u32	%p26, %r14, 7;
and.pred %p28, %p6, %p26;
@!%p28 bra BB8_27;
bra.uni BB8_26;

BB8_26:
ld.shared.u16 %r64, [%rd2+4];
ld.shared.u16 %r65, [%rd2+8];
add.s32 %r66, %r65, %r64;
st.shared.u16 [%rd2+8], %r66;

BB8_27:
bar.sync 0;
setp.lt.u32	%p29, %r14, 15;
and.pred %p31, %p6, %p29;
@!%p31 bra BB8_29;
bra.uni BB8_28;

BB8_28:
mul.wide.u32 %rd42, %r15, 2;
add.s64 %rd43, %rd9, %rd42;
ld.shared.u16 %r70, [%rd43+2];
ld.shared.u16 %r71, [%rd43+4];
add.s32 %r72, %r71, %r70;
st.shared.u16 [%rd43+4], %r72;

BB8_29:
bar.sync 0;
@!%p6 bra BB8_34;
bra.uni BB8_30;

BB8_30:
setp.ge.u32	%p32, %r5, %r10;
@%p32 bra BB8_32;

ld.shared.u16 %rs8, [%rd1];
mul.lo.s32 %r73, %r3, %r10;
cvt.u64.u32	%rd44, %r73;
cvt.u64.u32	%rd45, %r5;
add.s64 %rd46, %rd45, %rd44;
cvta.to.global.u64 %rd47, %rd5;
shl.b64 %rd48, %rd46, 1;
add.s64 %rd49, %rd47, %rd48;
st.global.u16 [%rd49], %rs8;

BB8_32:
add.s32 %r74, %r5, 16;
setp.ge.u32	%p33, %r74, %r10;
@%p33 bra BB8_34;

ld.shared.u16 %rs9, [%rd1+32];
cvt.u64.u32	%rd50, %r74;
mul.lo.s32 %r76, %r3, %r10;
cvt.u64.u32	%rd51, %r76;
add.s64 %rd52, %rd50, %rd51;
cvta.to.global.u64 %rd53, %rd5;
shl.b64 %rd54, %rd52, 1;
add.s64 %rd55, %rd53, %rd54;
st.global.u16 [%rd55], %rs9;

BB8_34:
ld.shared.u16 %rs14, [%rd9+62];
bar.sync 0;
add.s32 %r81, %r81, 32;
setp.lt.u32	%p34, %r81, %r10;
@%p34 bra BB8_4;

BB8_35:
mov.u32 %r78, %nctaid.x;
mad.lo.s32 %r80, %r78, %r11, %r80;
setp.lt.u32	%p35, %r80, %r9;
@%p35 bra BB8_2;

BB8_36:
ret;
}


.visible .entry _Z29THCTensor_kernel_scanOuterDimIs5AddOpIsEEvPT_S3_jjjS2_T0_(
.param .u64 _Z29THCTensor_kernel_scanOuterDimIs5AddOpIsEEvPT_S3_jjjS2_T0__param_0,
.param .u64 _Z29THCTensor_kernel_scanOuterDimIs5AddOpIsEEvPT_S3_jjjS2_T0__param_1,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIs5AddOpIsEEvPT_S3_jjjS2_T0__param_2,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIs5AddOpIsEEvPT_S3_jjjS2_T0__param_3,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIs5AddOpIsEEvPT_S3_jjjS2_T0__param_4,
.param .u16 _Z29THCTensor_kernel_scanOuterDimIs5AddOpIsEEvPT_S3_jjjS2_T0__param_5,
.param .align 1 .b8 _Z29THCTensor_kernel_scanOuterDimIs5AddOpIsEEvPT_S3_jjjS2_T0__param_6[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<5>;
.reg .b32 %r<51>;
.reg .b64 %rd<18>;


ld.param.u64 %rd10, [_Z29THCTensor_kernel_scanOuterDimIs5AddOpIsEEvPT_S3_jjjS2_T0__param_0];
ld.param.u64 %rd11, [_Z29THCTensor_kernel_scanOuterDimIs5AddOpIsEEvPT_S3_jjjS2_T0__param_1];
ld.param.u32 %r16, [_Z29THCTensor_kernel_scanOuterDimIs5AddOpIsEEvPT_S3_jjjS2_T0__param_2];
ld.param.u32 %r17, [_Z29THCTensor_kernel_scanOuterDimIs5AddOpIsEEvPT_S3_jjjS2_T0__param_3];
ld.param.u32 %r18, [_Z29THCTensor_kernel_scanOuterDimIs5AddOpIsEEvPT_S3_jjjS2_T0__param_4];
ld.param.u16 %rs3, [_Z29THCTensor_kernel_scanOuterDimIs5AddOpIsEEvPT_S3_jjjS2_T0__param_5];
mov.u32 %r46, %ctaid.x;
setp.ge.u32	%p1, %r46, %r16;
@%p1 bra BB9_8;

mov.u32 %r20, %ctaid.y;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %nctaid.y;
mul.lo.s32 %r3, %r22, %r21;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r4, %r21, %r20, %r23;
mul.wide.u32 %rd1, %r17, 2;
mov.u32 %r45, 0;
cvta.to.global.u64 %rd12, %rd10;
cvta.to.global.u64 %rd14, %rd11;

BB9_2:
setp.ge.u32	%p2, %r4, %r17;
@%p2 bra BB9_7;

mov.u32 %r29, %nctaid.x;
mul.lo.s32 %r30, %r29, %r18;
mul.lo.s32 %r31, %r30, %r17;
mul.lo.s32 %r32, %r31, %r45;
mov.u32 %r33, %ctaid.x;
mul.lo.s32 %r34, %r33, %r18;
mad.lo.s32 %r35, %r34, %r17, %r32;
mul.wide.u32 %rd13, %r35, 2;
add.s64 %rd2, %rd12, %rd13;
add.s64 %rd3, %rd14, %rd13;
mov.u32 %r28, 0;
mov.u32 %r47, %r4;
mov.u32 %r50, %r28;

BB9_4:
mov.u32 %r9, %r47;
mad.lo.s32 %r40, %r3, %r50, %r4;
mul.wide.u32 %rd15, %r40, 2;
add.s64 %rd17, %rd2, %rd15;
add.s64 %rd16, %rd3, %rd15;
setp.eq.s32	%p3, %r18, 0;
mov.u32 %r49, %r28;
mov.u16 %rs4, %rs3;
@%p3 bra BB9_6;

BB9_5:
mov.u16 %rs1, %rs4;
mov.u32 %r10, %r49;
ld.global.u16 %r41, [%rd16];
cvt.u32.u16	%r42, %rs1;
add.s32 %r43, %r41, %r42;
cvt.u16.u32	%rs2, %r43;
st.global.u16 [%rd17], %rs2;
add.s64 %rd17, %rd17, %rd1;
add.s64 %rd16, %rd16, %rd1;
add.s32 %r11, %r10, 1;
setp.lt.u32	%p4, %r11, %r18;
mov.u32 %r49, %r11;
mov.u16 %rs4, %rs2;
@%p4 bra BB9_5;

BB9_6:
add.s32 %r12, %r3, %r9;
setp.lt.u32	%p5, %r12, %r17;
add.s32 %r50, %r50, 1;
mov.u32 %r47, %r12;
@%p5 bra BB9_4;

BB9_7:
mov.u32 %r44, %nctaid.x;
add.s32 %r46, %r44, %r46;
setp.lt.u32	%p6, %r46, %r16;
add.s32 %r45, %r45, 1;
@%p6 bra BB9_2;

BB9_8:
ret;
}


.visible .entry _Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5MulOpIsEEvPT_S3_jjS2_T2_(
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5MulOpIsEEvPT_S3_jjS2_T2__param_0,
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5MulOpIsEEvPT_S3_jjS2_T2__param_1,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5MulOpIsEEvPT_S3_jjS2_T2__param_2,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5MulOpIsEEvPT_S3_jjS2_T2__param_3,
.param .u16 _Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5MulOpIsEEvPT_S3_jjS2_T2__param_4,
.param .align 1 .b8 _Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5MulOpIsEEvPT_S3_jjS2_T2__param_5[1]
)
{
.reg .pred %p<36>;
.reg .b16 %rs<34>;
.reg .b32 %r<62>;
.reg .b64 %rd<59>;

	.shared .align 2 .b8 _Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5MulOpIsEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf[2048];

ld.param.u64 %rd5, [_Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5MulOpIsEEvPT_S3_jjS2_T2__param_0];
ld.param.u64 %rd6, [_Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5MulOpIsEEvPT_S3_jjS2_T2__param_1];
ld.param.u32 %r9, [_Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5MulOpIsEEvPT_S3_jjS2_T2__param_2];
ld.param.u32 %r10, [_Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5MulOpIsEEvPT_S3_jjS2_T2__param_3];
ld.param.u16 %rs7, [_Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5MulOpIsEEvPT_S3_jjS2_T2__param_4];
mov.u32 %r11, %ntid.y;
mov.u32 %r12, %ctaid.x;
mul.lo.s32 %r60, %r11, %r12;
setp.ge.u32	%p3, %r60, %r9;
@%p3 bra BB10_36;

mov.u32 %r13, %tid.y;
mov.u32 %r14, %tid.x;
mul.wide.u32 %rd7, %r13, 64;
mov.u64 %rd8, _Z33THCTensor_kernel_scanInnermostDimIsLi16ELi32E5MulOpIsEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf;
add.s64 %rd9, %rd8, %rd7;
mul.wide.u32 %rd10, %r14, 2;
add.s64 %rd1, %rd9, %rd10;
shl.b32 %r15, %r14, 1;
add.s32 %r16, %r15, 1;
shl.b32 %r17, %r16, 1;
add.s32 %r18, %r17, -1;
mul.wide.u32 %rd11, %r18, 2;
add.s64 %rd2, %rd9, %rd11;
shl.b32 %r19, %r16, 2;
add.s32 %r20, %r19, -1;
mul.wide.u32 %rd12, %r20, 2;
add.s64 %rd3, %rd9, %rd12;
shl.b32 %r21, %r16, 3;
add.s32 %r22, %r21, -1;
mul.wide.u32 %rd13, %r22, 2;
add.s64 %rd4, %rd9, %rd13;

BB10_2:
add.s32 %r3, %r60, %r13;
setp.eq.s32	%p4, %r10, 0;
@%p4 bra BB10_35;

setp.eq.s32	%p5, %r14, 0;
setp.lt.u32	%p6, %r3, %r9;
and.pred %p1, %p6, %p5;
mov.u32 %r61, 0;
mov.u16 %rs33, %rs7;

BB10_4:
add.s32 %r5, %r14, %r61;
setp.ge.u32	%p7, %r3, %r9;
@%p7 bra BB10_11;

setp.ge.u32	%p8, %r5, %r10;
mov.u16 %rs32, %rs7;
@%p8 bra BB10_7;

cvt.u64.u32	%rd14, %r5;
mul.lo.s32 %r27, %r3, %r10;
cvt.u64.u32	%rd15, %r27;
add.s64 %rd16, %rd14, %rd15;
cvta.to.global.u64 %rd17, %rd6;
shl.b64 %rd18, %rd16, 1;
add.s64 %rd19, %rd17, %rd18;
ld.global.u16 %rs2, [%rd19];
mov.u16 %rs32, %rs2;

BB10_7:
mov.u16 %rs3, %rs32;
st.shared.u16 [%rd1], %rs3;
add.s32 %r28, %r5, 16;
setp.ge.u32	%p9, %r28, %r10;
mov.u16 %rs31, %rs7;
@%p9 bra BB10_9;

cvt.u64.u32	%rd20, %r28;
mul.lo.s32 %r30, %r3, %r10;
cvt.u64.u32	%rd21, %r30;
add.s64 %rd22, %rd20, %rd21;
cvta.to.global.u64 %rd23, %rd6;
shl.b64 %rd24, %rd22, 1;
add.s64 %rd25, %rd23, %rd24;
ld.global.u16 %rs31, [%rd25];

BB10_9:
st.shared.u16 [%rd1+32], %rs31;
setp.ne.s32	%p10, %r14, 0;
@%p10 bra BB10_11;

ld.shared.u16 %rs8, [%rd9];
mul.wide.s16 %r33, %rs8, %rs33;
st.shared.u16 [%rd9], %r33;

BB10_11:
bar.sync 0;
setp.lt.u32	%p11, %r14, 16;
and.pred %p13, %p6, %p11;
@!%p13 bra BB10_13;
bra.uni BB10_12;

BB10_12:
mul.wide.u32 %rd32, %r15, 2;
add.s64 %rd33, %rd9, %rd32;
ld.shared.u16 %rs9, [%rd33];
ld.shared.u16 %rs10, [%rd33+2];
mul.wide.s16 %r37, %rs10, %rs9;
st.shared.u16 [%rd33+2], %r37;

BB10_13:
bar.sync 0;
setp.lt.u32	%p14, %r14, 8;
and.pred %p16, %p6, %p14;
@!%p16 bra BB10_15;
bra.uni BB10_14;

BB10_14:
ld.shared.u16 %rs11, [%rd2];
ld.shared.u16 %rs12, [%rd2+4];
mul.wide.s16 %r38, %rs12, %rs11;
st.shared.u16 [%rd2+4], %r38;

BB10_15:
bar.sync 0;
setp.lt.u32	%p17, %r14, 4;
and.pred %p19, %p6, %p17;
@!%p19 bra BB10_17;
bra.uni BB10_16;

BB10_16:
ld.shared.u16 %rs13, [%rd3];
ld.shared.u16 %rs14, [%rd3+8];
mul.wide.s16 %r39, %rs14, %rs13;
st.shared.u16 [%rd3+8], %r39;

BB10_17:
bar.sync 0;
setp.lt.u32	%p20, %r14, 2;
and.pred %p22, %p6, %p20;
@!%p22 bra BB10_19;
bra.uni BB10_18;

BB10_18:
ld.shared.u16 %rs15, [%rd4];
ld.shared.u16 %rs16, [%rd4+16];
mul.wide.s16 %r40, %rs16, %rs15;
st.shared.u16 [%rd4+16], %r40;

BB10_19:
bar.sync 0;
@!%p1 bra BB10_21;
bra.uni BB10_20;

BB10_20:
shl.b32 %r43, %r14, 5;
add.s32 %r44, %r43, 15;
mul.wide.u32 %rd37, %r44, 2;
add.s64 %rd38, %rd9, %rd37;
ld.shared.u16 %rs17, [%rd38];
ld.shared.u16 %rs18, [%rd38+32];
mul.wide.s16 %r45, %rs18, %rs17;
st.shared.u16 [%rd38+32], %r45;

BB10_21:
bar.sync 0;
@!%p1 bra BB10_23;
bra.uni BB10_22;

BB10_22:
ld.shared.u16 %rs19, [%rd4+16];
ld.shared.u16 %rs20, [%rd4+32];
mul.wide.s16 %r46, %rs20, %rs19;
st.shared.u16 [%rd4+32], %r46;

BB10_23:
bar.sync 0;
setp.lt.u32	%p23, %r14, 3;
and.pred %p25, %p6, %p23;
@!%p25 bra BB10_25;
bra.uni BB10_24;

BB10_24:
ld.shared.u16 %rs21, [%rd3+8];
ld.shared.u16 %rs22, [%rd3+16];
mul.wide.s16 %r47, %rs22, %rs21;
st.shared.u16 [%rd3+16], %r47;

BB10_25:
bar.sync 0;
setp.lt.u32	%p26, %r14, 7;
and.pred %p28, %p6, %p26;
@!%p28 bra BB10_27;
bra.uni BB10_26;

BB10_26:
ld.shared.u16 %rs23, [%rd2+4];
ld.shared.u16 %rs24, [%rd2+8];
mul.wide.s16 %r48, %rs24, %rs23;
st.shared.u16 [%rd2+8], %r48;

BB10_27:
bar.sync 0;
setp.lt.u32	%p29, %r14, 15;
and.pred %p31, %p6, %p29;
@!%p31 bra BB10_29;
bra.uni BB10_28;

BB10_28:
mul.wide.u32 %rd42, %r15, 2;
add.s64 %rd43, %rd9, %rd42;
ld.shared.u16 %rs25, [%rd43+2];
ld.shared.u16 %rs26, [%rd43+4];
mul.wide.s16 %r52, %rs26, %rs25;
st.shared.u16 [%rd43+4], %r52;

BB10_29:
bar.sync 0;
@!%p6 bra BB10_34;
bra.uni BB10_30;

BB10_30:
setp.ge.u32	%p32, %r5, %r10;
@%p32 bra BB10_32;

ld.shared.u16 %rs27, [%rd1];
mul.lo.s32 %r53, %r3, %r10;
cvt.u64.u32	%rd44, %r53;
cvt.u64.u32	%rd45, %r5;
add.s64 %rd46, %rd45, %rd44;
cvta.to.global.u64 %rd47, %rd5;
shl.b64 %rd48, %rd46, 1;
add.s64 %rd49, %rd47, %rd48;
st.global.u16 [%rd49], %rs27;

BB10_32:
add.s32 %r54, %r5, 16;
setp.ge.u32	%p33, %r54, %r10;
@%p33 bra BB10_34;

ld.shared.u16 %rs28, [%rd1+32];
cvt.u64.u32	%rd50, %r54;
mul.lo.s32 %r56, %r3, %r10;
cvt.u64.u32	%rd51, %r56;
add.s64 %rd52, %rd50, %rd51;
cvta.to.global.u64 %rd53, %rd5;
shl.b64 %rd54, %rd52, 1;
add.s64 %rd55, %rd53, %rd54;
st.global.u16 [%rd55], %rs28;

BB10_34:
ld.shared.u16 %rs33, [%rd9+62];
bar.sync 0;
add.s32 %r61, %r61, 32;
setp.lt.u32	%p34, %r61, %r10;
@%p34 bra BB10_4;

BB10_35:
mov.u32 %r58, %nctaid.x;
mad.lo.s32 %r60, %r58, %r11, %r60;
setp.lt.u32	%p35, %r60, %r9;
@%p35 bra BB10_2;

BB10_36:
ret;
}


.visible .entry _Z29THCTensor_kernel_scanOuterDimIs5MulOpIsEEvPT_S3_jjjS2_T0_(
.param .u64 _Z29THCTensor_kernel_scanOuterDimIs5MulOpIsEEvPT_S3_jjjS2_T0__param_0,
.param .u64 _Z29THCTensor_kernel_scanOuterDimIs5MulOpIsEEvPT_S3_jjjS2_T0__param_1,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIs5MulOpIsEEvPT_S3_jjjS2_T0__param_2,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIs5MulOpIsEEvPT_S3_jjjS2_T0__param_3,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIs5MulOpIsEEvPT_S3_jjjS2_T0__param_4,
.param .u16 _Z29THCTensor_kernel_scanOuterDimIs5MulOpIsEEvPT_S3_jjjS2_T0__param_5,
.param .align 1 .b8 _Z29THCTensor_kernel_scanOuterDimIs5MulOpIsEEvPT_S3_jjjS2_T0__param_6[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<6>;
.reg .b32 %r<49>;
.reg .b64 %rd<18>;


ld.param.u64 %rd10, [_Z29THCTensor_kernel_scanOuterDimIs5MulOpIsEEvPT_S3_jjjS2_T0__param_0];
ld.param.u64 %rd11, [_Z29THCTensor_kernel_scanOuterDimIs5MulOpIsEEvPT_S3_jjjS2_T0__param_1];
ld.param.u32 %r16, [_Z29THCTensor_kernel_scanOuterDimIs5MulOpIsEEvPT_S3_jjjS2_T0__param_2];
ld.param.u32 %r17, [_Z29THCTensor_kernel_scanOuterDimIs5MulOpIsEEvPT_S3_jjjS2_T0__param_3];
ld.param.u32 %r18, [_Z29THCTensor_kernel_scanOuterDimIs5MulOpIsEEvPT_S3_jjjS2_T0__param_4];
ld.param.u16 %rs3, [_Z29THCTensor_kernel_scanOuterDimIs5MulOpIsEEvPT_S3_jjjS2_T0__param_5];
mov.u32 %r44, %ctaid.x;
setp.ge.u32	%p1, %r44, %r16;
@%p1 bra BB11_8;

mov.u32 %r20, %ctaid.y;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %nctaid.y;
mul.lo.s32 %r3, %r22, %r21;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r4, %r21, %r20, %r23;
mul.wide.u32 %rd1, %r17, 2;
mov.u32 %r43, 0;
cvta.to.global.u64 %rd12, %rd10;
cvta.to.global.u64 %rd14, %rd11;

BB11_2:
setp.ge.u32	%p2, %r4, %r17;
@%p2 bra BB11_7;

mov.u32 %r29, %nctaid.x;
mul.lo.s32 %r30, %r29, %r18;
mul.lo.s32 %r31, %r30, %r17;
mul.lo.s32 %r32, %r31, %r43;
mov.u32 %r33, %ctaid.x;
mul.lo.s32 %r34, %r33, %r18;
mad.lo.s32 %r35, %r34, %r17, %r32;
mul.wide.u32 %rd13, %r35, 2;
add.s64 %rd2, %rd12, %rd13;
add.s64 %rd3, %rd14, %rd13;
mov.u32 %r28, 0;
mov.u32 %r45, %r4;
mov.u32 %r48, %r28;

BB11_4:
mov.u32 %r9, %r45;
mad.lo.s32 %r40, %r3, %r48, %r4;
mul.wide.u32 %rd15, %r40, 2;
add.s64 %rd17, %rd2, %rd15;
add.s64 %rd16, %rd3, %rd15;
setp.eq.s32	%p3, %r18, 0;
mov.u32 %r47, %r28;
mov.u16 %rs5, %rs3;
@%p3 bra BB11_6;

BB11_5:
mov.u16 %rs1, %rs5;
mov.u32 %r10, %r47;
ld.global.u16 %rs4, [%rd16];
mul.wide.s16 %r41, %rs4, %rs1;
cvt.u16.u32	%rs2, %r41;
st.global.u16 [%rd17], %rs2;
add.s64 %rd17, %rd17, %rd1;
add.s64 %rd16, %rd16, %rd1;
add.s32 %r11, %r10, 1;
setp.lt.u32	%p4, %r11, %r18;
mov.u32 %r47, %r11;
mov.u16 %rs5, %rs2;
@%p4 bra BB11_5;

BB11_6:
add.s32 %r12, %r3, %r9;
setp.lt.u32	%p5, %r12, %r17;
add.s32 %r48, %r48, 1;
mov.u32 %r45, %r12;
@%p5 bra BB11_4;

BB11_7:
mov.u32 %r42, %nctaid.x;
add.s32 %r44, %r42, %r44;
setp.lt.u32	%p6, %r44, %r16;
add.s32 %r43, %r43, 1;
@%p6 bra BB11_2;

BB11_8:
ret;
}


.visible .entry _Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5AddOpIiEEvPT_S3_jjS2_T2_(
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5AddOpIiEEvPT_S3_jjS2_T2__param_0,
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5AddOpIiEEvPT_S3_jjS2_T2__param_1,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5AddOpIiEEvPT_S3_jjS2_T2__param_2,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5AddOpIiEEvPT_S3_jjS2_T2__param_3,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5AddOpIiEEvPT_S3_jjS2_T2__param_4,
.param .align 1 .b8 _Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5AddOpIiEEvPT_S3_jjS2_T2__param_5[1]
)
{
.reg .pred %p<36>;
.reg .b32 %r<95>;
.reg .b64 %rd<59>;

	.shared .align 4 .b8 _Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5AddOpIiEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf[4096];

ld.param.u64 %rd5, [_Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5AddOpIiEEvPT_S3_jjS2_T2__param_0];
ld.param.u64 %rd6, [_Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5AddOpIiEEvPT_S3_jjS2_T2__param_1];
ld.param.u32 %r15, [_Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5AddOpIiEEvPT_S3_jjS2_T2__param_2];
ld.param.u32 %r16, [_Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5AddOpIiEEvPT_S3_jjS2_T2__param_3];
ld.param.u32 %r17, [_Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5AddOpIiEEvPT_S3_jjS2_T2__param_4];
mov.u32 %r18, %ntid.y;
mov.u32 %r19, %ctaid.x;
mul.lo.s32 %r88, %r18, %r19;
setp.ge.u32	%p3, %r88, %r15;
@%p3 bra BB12_36;

mov.u32 %r20, %tid.y;
mov.u32 %r21, %tid.x;
mul.wide.u32 %rd7, %r20, 128;
mov.u64 %rd8, _Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5AddOpIiEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf;
add.s64 %rd9, %rd8, %rd7;
mul.wide.u32 %rd10, %r21, 4;
add.s64 %rd1, %rd9, %rd10;
shl.b32 %r22, %r21, 1;
add.s32 %r23, %r22, 1;
shl.b32 %r24, %r23, 1;
add.s32 %r25, %r24, -1;
mul.wide.u32 %rd11, %r25, 4;
add.s64 %rd2, %rd9, %rd11;
shl.b32 %r26, %r23, 2;
add.s32 %r27, %r26, -1;
mul.wide.u32 %rd12, %r27, 4;
add.s64 %rd3, %rd9, %rd12;
shl.b32 %r28, %r23, 3;
add.s32 %r29, %r28, -1;
mul.wide.u32 %rd13, %r29, 4;
add.s64 %rd4, %rd9, %rd13;

BB12_2:
add.s32 %r3, %r88, %r20;
setp.eq.s32	%p4, %r16, 0;
@%p4 bra BB12_35;

setp.eq.s32	%p5, %r21, 0;
setp.lt.u32	%p6, %r3, %r15;
and.pred %p1, %p6, %p5;
mov.u32 %r89, 0;
mov.u32 %r94, %r17;

BB12_4:
add.s32 %r6, %r21, %r89;
setp.ge.u32	%p7, %r3, %r15;
@%p7 bra BB12_11;

setp.ge.u32	%p8, %r6, %r16;
mov.u32 %r93, %r17;
@%p8 bra BB12_7;

cvt.u64.u32	%rd14, %r6;
mul.lo.s32 %r34, %r3, %r16;
cvt.u64.u32	%rd15, %r34;
add.s64 %rd16, %rd14, %rd15;
cvta.to.global.u64 %rd17, %rd6;
shl.b64 %rd18, %rd16, 2;
add.s64 %rd19, %rd17, %rd18;
ld.global.u32 %r7, [%rd19];
mov.u32 %r93, %r7;

BB12_7:
mov.u32 %r8, %r93;
st.shared.u32 [%rd1], %r8;
add.s32 %r35, %r6, 16;
setp.ge.u32	%p9, %r35, %r16;
mov.u32 %r92, %r17;
@%p9 bra BB12_9;

cvt.u64.u32	%rd20, %r35;
mul.lo.s32 %r37, %r3, %r16;
cvt.u64.u32	%rd21, %r37;
add.s64 %rd22, %rd20, %rd21;
cvta.to.global.u64 %rd23, %rd6;
shl.b64 %rd24, %rd22, 2;
add.s64 %rd25, %rd23, %rd24;
ld.global.u32 %r92, [%rd25];

BB12_9:
st.shared.u32 [%rd1+64], %r92;
setp.ne.s32	%p10, %r21, 0;
@%p10 bra BB12_11;

ld.shared.u32 %r40, [%rd9];
add.s32 %r41, %r40, %r94;
st.shared.u32 [%rd9], %r41;

BB12_11:
bar.sync 0;
setp.lt.u32	%p11, %r21, 16;
and.pred %p13, %p6, %p11;
@!%p13 bra BB12_13;
bra.uni BB12_12;

BB12_12:
mul.wide.u32 %rd32, %r22, 4;
add.s64 %rd33, %rd9, %rd32;
ld.shared.u32 %r45, [%rd33+4];
ld.shared.u32 %r46, [%rd33];
add.s32 %r47, %r45, %r46;
st.shared.u32 [%rd33+4], %r47;

BB12_13:
bar.sync 0;
setp.lt.u32	%p14, %r21, 8;
and.pred %p16, %p6, %p14;
@!%p16 bra BB12_15;
bra.uni BB12_14;

BB12_14:
ld.shared.u32 %r48, [%rd2];
ld.shared.u32 %r49, [%rd2+8];
add.s32 %r50, %r49, %r48;
st.shared.u32 [%rd2+8], %r50;

BB12_15:
bar.sync 0;
setp.lt.u32	%p17, %r21, 4;
and.pred %p19, %p6, %p17;
@!%p19 bra BB12_17;
bra.uni BB12_16;

BB12_16:
ld.shared.u32 %r51, [%rd3];
ld.shared.u32 %r52, [%rd3+16];
add.s32 %r53, %r52, %r51;
st.shared.u32 [%rd3+16], %r53;

BB12_17:
bar.sync 0;
setp.lt.u32	%p20, %r21, 2;
and.pred %p22, %p6, %p20;
@!%p22 bra BB12_19;
bra.uni BB12_18;

BB12_18:
ld.shared.u32 %r54, [%rd4];
ld.shared.u32 %r55, [%rd4+32];
add.s32 %r56, %r55, %r54;
st.shared.u32 [%rd4+32], %r56;

BB12_19:
bar.sync 0;
@!%p1 bra BB12_21;
bra.uni BB12_20;

BB12_20:
shl.b32 %r59, %r21, 5;
add.s32 %r60, %r59, 15;
mul.wide.u32 %rd37, %r60, 4;
add.s64 %rd38, %rd9, %rd37;
ld.shared.u32 %r61, [%rd38+64];
ld.shared.u32 %r62, [%rd38];
add.s32 %r63, %r61, %r62;
st.shared.u32 [%rd38+64], %r63;

BB12_21:
bar.sync 0;
@!%p1 bra BB12_23;
bra.uni BB12_22;

BB12_22:
ld.shared.u32 %r64, [%rd4+64];
ld.shared.u32 %r65, [%rd4+32];
add.s32 %r66, %r64, %r65;
st.shared.u32 [%rd4+64], %r66;

BB12_23:
bar.sync 0;
setp.lt.u32	%p23, %r21, 3;
and.pred %p25, %p6, %p23;
@!%p25 bra BB12_25;
bra.uni BB12_24;

BB12_24:
ld.shared.u32 %r67, [%rd3+32];
ld.shared.u32 %r68, [%rd3+16];
add.s32 %r69, %r67, %r68;
st.shared.u32 [%rd3+32], %r69;

BB12_25:
bar.sync 0;
setp.lt.u32	%p26, %r21, 7;
and.pred %p28, %p6, %p26;
@!%p28 bra BB12_27;
bra.uni BB12_26;

BB12_26:
ld.shared.u32 %r70, [%rd2+16];
ld.shared.u32 %r71, [%rd2+8];
add.s32 %r72, %r70, %r71;
st.shared.u32 [%rd2+16], %r72;

BB12_27:
bar.sync 0;
setp.lt.u32	%p29, %r21, 15;
and.pred %p31, %p6, %p29;
@!%p31 bra BB12_29;
bra.uni BB12_28;

BB12_28:
mul.wide.u32 %rd42, %r22, 4;
add.s64 %rd43, %rd9, %rd42;
ld.shared.u32 %r76, [%rd43+8];
ld.shared.u32 %r77, [%rd43+4];
add.s32 %r78, %r76, %r77;
st.shared.u32 [%rd43+8], %r78;

BB12_29:
bar.sync 0;
@!%p6 bra BB12_34;
bra.uni BB12_30;

BB12_30:
setp.ge.u32	%p32, %r6, %r16;
@%p32 bra BB12_32;

ld.shared.u32 %r79, [%rd1];
mul.lo.s32 %r80, %r3, %r16;
cvt.u64.u32	%rd44, %r80;
cvt.u64.u32	%rd45, %r6;
add.s64 %rd46, %rd45, %rd44;
cvta.to.global.u64 %rd47, %rd5;
shl.b64 %rd48, %rd46, 2;
add.s64 %rd49, %rd47, %rd48;
st.global.u32 [%rd49], %r79;

BB12_32:
add.s32 %r81, %r6, 16;
setp.ge.u32	%p33, %r81, %r16;
@%p33 bra BB12_34;

ld.shared.u32 %r82, [%rd1+64];
cvt.u64.u32	%rd50, %r81;
mul.lo.s32 %r84, %r3, %r16;
cvt.u64.u32	%rd51, %r84;
add.s64 %rd52, %rd50, %rd51;
cvta.to.global.u64 %rd53, %rd5;
shl.b64 %rd54, %rd52, 2;
add.s64 %rd55, %rd53, %rd54;
st.global.u32 [%rd55], %r82;

BB12_34:
ld.shared.u32 %r94, [%rd9+124];
bar.sync 0;
add.s32 %r89, %r89, 32;
setp.lt.u32	%p34, %r89, %r16;
@%p34 bra BB12_4;

BB12_35:
mov.u32 %r86, %nctaid.x;
mad.lo.s32 %r88, %r86, %r18, %r88;
setp.lt.u32	%p35, %r88, %r15;
@%p35 bra BB12_2;

BB12_36:
ret;
}


.visible .entry _Z29THCTensor_kernel_scanOuterDimIi5AddOpIiEEvPT_S3_jjjS2_T0_(
.param .u64 _Z29THCTensor_kernel_scanOuterDimIi5AddOpIiEEvPT_S3_jjjS2_T0__param_0,
.param .u64 _Z29THCTensor_kernel_scanOuterDimIi5AddOpIiEEvPT_S3_jjjS2_T0__param_1,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIi5AddOpIiEEvPT_S3_jjjS2_T0__param_2,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIi5AddOpIiEEvPT_S3_jjjS2_T0__param_3,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIi5AddOpIiEEvPT_S3_jjjS2_T0__param_4,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIi5AddOpIiEEvPT_S3_jjjS2_T0__param_5,
.param .align 1 .b8 _Z29THCTensor_kernel_scanOuterDimIi5AddOpIiEEvPT_S3_jjjS2_T0__param_6[1]
)
{
.reg .pred %p<7>;
.reg .b32 %r<53>;
.reg .b64 %rd<18>;


ld.param.u64 %rd10, [_Z29THCTensor_kernel_scanOuterDimIi5AddOpIiEEvPT_S3_jjjS2_T0__param_0];
ld.param.u64 %rd11, [_Z29THCTensor_kernel_scanOuterDimIi5AddOpIiEEvPT_S3_jjjS2_T0__param_1];
ld.param.u32 %r18, [_Z29THCTensor_kernel_scanOuterDimIi5AddOpIiEEvPT_S3_jjjS2_T0__param_2];
ld.param.u32 %r19, [_Z29THCTensor_kernel_scanOuterDimIi5AddOpIiEEvPT_S3_jjjS2_T0__param_3];
ld.param.u32 %r20, [_Z29THCTensor_kernel_scanOuterDimIi5AddOpIiEEvPT_S3_jjjS2_T0__param_4];
ld.param.u32 %r21, [_Z29THCTensor_kernel_scanOuterDimIi5AddOpIiEEvPT_S3_jjjS2_T0__param_5];
mov.u32 %r47, %ctaid.x;
setp.ge.u32	%p1, %r47, %r18;
@%p1 bra BB13_8;

mov.u32 %r23, %ctaid.y;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %nctaid.y;
mul.lo.s32 %r3, %r25, %r24;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r4, %r24, %r23, %r26;
mul.wide.u32 %rd1, %r19, 4;
mov.u32 %r46, 0;
cvta.to.global.u64 %rd12, %rd10;
cvta.to.global.u64 %rd14, %rd11;

BB13_2:
setp.ge.u32	%p2, %r4, %r19;
@%p2 bra BB13_7;

mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r33, %r32, %r20;
mul.lo.s32 %r34, %r33, %r19;
mul.lo.s32 %r35, %r34, %r46;
mov.u32 %r36, %ctaid.x;
mul.lo.s32 %r37, %r36, %r20;
mad.lo.s32 %r38, %r37, %r19, %r35;
mul.wide.u32 %rd13, %r38, 4;
add.s64 %rd2, %rd12, %rd13;
add.s64 %rd3, %rd14, %rd13;
mov.u32 %r31, 0;
mov.u32 %r48, %r4;
mov.u32 %r51, %r31;

BB13_4:
mov.u32 %r9, %r48;
mad.lo.s32 %r43, %r3, %r51, %r4;
mul.wide.u32 %rd15, %r43, 4;
add.s64 %rd17, %rd2, %rd15;
add.s64 %rd16, %rd3, %rd15;
setp.eq.s32	%p3, %r20, 0;
mov.u32 %r50, %r31;
mov.u32 %r52, %r21;
@%p3 bra BB13_6;

BB13_5:
mov.u32 %r11, %r52;
mov.u32 %r10, %r50;
ld.global.u32 %r44, [%rd16];
add.s32 %r12, %r44, %r11;
st.global.u32 [%rd17], %r12;
add.s64 %rd17, %rd17, %rd1;
add.s64 %rd16, %rd16, %rd1;
add.s32 %r13, %r10, 1;
setp.lt.u32	%p4, %r13, %r20;
mov.u32 %r50, %r13;
mov.u32 %r52, %r12;
@%p4 bra BB13_5;

BB13_6:
add.s32 %r14, %r3, %r9;
setp.lt.u32	%p5, %r14, %r19;
add.s32 %r51, %r51, 1;
mov.u32 %r48, %r14;
@%p5 bra BB13_4;

BB13_7:
mov.u32 %r45, %nctaid.x;
add.s32 %r47, %r45, %r47;
setp.lt.u32	%p6, %r47, %r18;
add.s32 %r46, %r46, 1;
@%p6 bra BB13_2;

BB13_8:
ret;
}


.visible .entry _Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5MulOpIiEEvPT_S3_jjS2_T2_(
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5MulOpIiEEvPT_S3_jjS2_T2__param_0,
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5MulOpIiEEvPT_S3_jjS2_T2__param_1,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5MulOpIiEEvPT_S3_jjS2_T2__param_2,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5MulOpIiEEvPT_S3_jjS2_T2__param_3,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5MulOpIiEEvPT_S3_jjS2_T2__param_4,
.param .align 1 .b8 _Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5MulOpIiEEvPT_S3_jjS2_T2__param_5[1]
)
{
.reg .pred %p<36>;
.reg .b32 %r<95>;
.reg .b64 %rd<59>;

	.shared .align 4 .b8 _Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5MulOpIiEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf[4096];

ld.param.u64 %rd5, [_Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5MulOpIiEEvPT_S3_jjS2_T2__param_0];
ld.param.u64 %rd6, [_Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5MulOpIiEEvPT_S3_jjS2_T2__param_1];
ld.param.u32 %r15, [_Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5MulOpIiEEvPT_S3_jjS2_T2__param_2];
ld.param.u32 %r16, [_Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5MulOpIiEEvPT_S3_jjS2_T2__param_3];
ld.param.u32 %r17, [_Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5MulOpIiEEvPT_S3_jjS2_T2__param_4];
mov.u32 %r18, %ntid.y;
mov.u32 %r19, %ctaid.x;
mul.lo.s32 %r88, %r18, %r19;
setp.ge.u32	%p3, %r88, %r15;
@%p3 bra BB14_36;

mov.u32 %r20, %tid.y;
mov.u32 %r21, %tid.x;
mul.wide.u32 %rd7, %r20, 128;
mov.u64 %rd8, _Z33THCTensor_kernel_scanInnermostDimIiLi16ELi32E5MulOpIiEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf;
add.s64 %rd9, %rd8, %rd7;
mul.wide.u32 %rd10, %r21, 4;
add.s64 %rd1, %rd9, %rd10;
shl.b32 %r22, %r21, 1;
add.s32 %r23, %r22, 1;
shl.b32 %r24, %r23, 1;
add.s32 %r25, %r24, -1;
mul.wide.u32 %rd11, %r25, 4;
add.s64 %rd2, %rd9, %rd11;
shl.b32 %r26, %r23, 2;
add.s32 %r27, %r26, -1;
mul.wide.u32 %rd12, %r27, 4;
add.s64 %rd3, %rd9, %rd12;
shl.b32 %r28, %r23, 3;
add.s32 %r29, %r28, -1;
mul.wide.u32 %rd13, %r29, 4;
add.s64 %rd4, %rd9, %rd13;

BB14_2:
add.s32 %r3, %r88, %r20;
setp.eq.s32	%p4, %r16, 0;
@%p4 bra BB14_35;

setp.eq.s32	%p5, %r21, 0;
setp.lt.u32	%p6, %r3, %r15;
and.pred %p1, %p6, %p5;
mov.u32 %r89, 0;
mov.u32 %r94, %r17;

BB14_4:
add.s32 %r6, %r21, %r89;
setp.ge.u32	%p7, %r3, %r15;
@%p7 bra BB14_11;

setp.ge.u32	%p8, %r6, %r16;
mov.u32 %r93, %r17;
@%p8 bra BB14_7;

cvt.u64.u32	%rd14, %r6;
mul.lo.s32 %r34, %r3, %r16;
cvt.u64.u32	%rd15, %r34;
add.s64 %rd16, %rd14, %rd15;
cvta.to.global.u64 %rd17, %rd6;
shl.b64 %rd18, %rd16, 2;
add.s64 %rd19, %rd17, %rd18;
ld.global.u32 %r7, [%rd19];
mov.u32 %r93, %r7;

BB14_7:
mov.u32 %r8, %r93;
st.shared.u32 [%rd1], %r8;
add.s32 %r35, %r6, 16;
setp.ge.u32	%p9, %r35, %r16;
mov.u32 %r92, %r17;
@%p9 bra BB14_9;

cvt.u64.u32	%rd20, %r35;
mul.lo.s32 %r37, %r3, %r16;
cvt.u64.u32	%rd21, %r37;
add.s64 %rd22, %rd20, %rd21;
cvta.to.global.u64 %rd23, %rd6;
shl.b64 %rd24, %rd22, 2;
add.s64 %rd25, %rd23, %rd24;
ld.global.u32 %r92, [%rd25];

BB14_9:
st.shared.u32 [%rd1+64], %r92;
setp.ne.s32	%p10, %r21, 0;
@%p10 bra BB14_11;

ld.shared.u32 %r40, [%rd9];
mul.lo.s32 %r41, %r40, %r94;
st.shared.u32 [%rd9], %r41;

BB14_11:
bar.sync 0;
setp.lt.u32	%p11, %r21, 16;
and.pred %p13, %p6, %p11;
@!%p13 bra BB14_13;
bra.uni BB14_12;

BB14_12:
mul.wide.u32 %rd32, %r22, 4;
add.s64 %rd33, %rd9, %rd32;
ld.shared.u32 %r45, [%rd33+4];
ld.shared.u32 %r46, [%rd33];
mul.lo.s32 %r47, %r45, %r46;
st.shared.u32 [%rd33+4], %r47;

BB14_13:
bar.sync 0;
setp.lt.u32	%p14, %r21, 8;
and.pred %p16, %p6, %p14;
@!%p16 bra BB14_15;
bra.uni BB14_14;

BB14_14:
ld.shared.u32 %r48, [%rd2];
ld.shared.u32 %r49, [%rd2+8];
mul.lo.s32 %r50, %r49, %r48;
st.shared.u32 [%rd2+8], %r50;

BB14_15:
bar.sync 0;
setp.lt.u32	%p17, %r21, 4;
and.pred %p19, %p6, %p17;
@!%p19 bra BB14_17;
bra.uni BB14_16;

BB14_16:
ld.shared.u32 %r51, [%rd3];
ld.shared.u32 %r52, [%rd3+16];
mul.lo.s32 %r53, %r52, %r51;
st.shared.u32 [%rd3+16], %r53;

BB14_17:
bar.sync 0;
setp.lt.u32	%p20, %r21, 2;
and.pred %p22, %p6, %p20;
@!%p22 bra BB14_19;
bra.uni BB14_18;

BB14_18:
ld.shared.u32 %r54, [%rd4];
ld.shared.u32 %r55, [%rd4+32];
mul.lo.s32 %r56, %r55, %r54;
st.shared.u32 [%rd4+32], %r56;

BB14_19:
bar.sync 0;
@!%p1 bra BB14_21;
bra.uni BB14_20;

BB14_20:
shl.b32 %r59, %r21, 5;
add.s32 %r60, %r59, 15;
mul.wide.u32 %rd37, %r60, 4;
add.s64 %rd38, %rd9, %rd37;
ld.shared.u32 %r61, [%rd38+64];
ld.shared.u32 %r62, [%rd38];
mul.lo.s32 %r63, %r61, %r62;
st.shared.u32 [%rd38+64], %r63;

BB14_21:
bar.sync 0;
@!%p1 bra BB14_23;
bra.uni BB14_22;

BB14_22:
ld.shared.u32 %r64, [%rd4+64];
ld.shared.u32 %r65, [%rd4+32];
mul.lo.s32 %r66, %r64, %r65;
st.shared.u32 [%rd4+64], %r66;

BB14_23:
bar.sync 0;
setp.lt.u32	%p23, %r21, 3;
and.pred %p25, %p6, %p23;
@!%p25 bra BB14_25;
bra.uni BB14_24;

BB14_24:
ld.shared.u32 %r67, [%rd3+32];
ld.shared.u32 %r68, [%rd3+16];
mul.lo.s32 %r69, %r67, %r68;
st.shared.u32 [%rd3+32], %r69;

BB14_25:
bar.sync 0;
setp.lt.u32	%p26, %r21, 7;
and.pred %p28, %p6, %p26;
@!%p28 bra BB14_27;
bra.uni BB14_26;

BB14_26:
ld.shared.u32 %r70, [%rd2+16];
ld.shared.u32 %r71, [%rd2+8];
mul.lo.s32 %r72, %r70, %r71;
st.shared.u32 [%rd2+16], %r72;

BB14_27:
bar.sync 0;
setp.lt.u32	%p29, %r21, 15;
and.pred %p31, %p6, %p29;
@!%p31 bra BB14_29;
bra.uni BB14_28;

BB14_28:
mul.wide.u32 %rd42, %r22, 4;
add.s64 %rd43, %rd9, %rd42;
ld.shared.u32 %r76, [%rd43+8];
ld.shared.u32 %r77, [%rd43+4];
mul.lo.s32 %r78, %r76, %r77;
st.shared.u32 [%rd43+8], %r78;

BB14_29:
bar.sync 0;
@!%p6 bra BB14_34;
bra.uni BB14_30;

BB14_30:
setp.ge.u32	%p32, %r6, %r16;
@%p32 bra BB14_32;

ld.shared.u32 %r79, [%rd1];
mul.lo.s32 %r80, %r3, %r16;
cvt.u64.u32	%rd44, %r80;
cvt.u64.u32	%rd45, %r6;
add.s64 %rd46, %rd45, %rd44;
cvta.to.global.u64 %rd47, %rd5;
shl.b64 %rd48, %rd46, 2;
add.s64 %rd49, %rd47, %rd48;
st.global.u32 [%rd49], %r79;

BB14_32:
add.s32 %r81, %r6, 16;
setp.ge.u32	%p33, %r81, %r16;
@%p33 bra BB14_34;

ld.shared.u32 %r82, [%rd1+64];
cvt.u64.u32	%rd50, %r81;
mul.lo.s32 %r84, %r3, %r16;
cvt.u64.u32	%rd51, %r84;
add.s64 %rd52, %rd50, %rd51;
cvta.to.global.u64 %rd53, %rd5;
shl.b64 %rd54, %rd52, 2;
add.s64 %rd55, %rd53, %rd54;
st.global.u32 [%rd55], %r82;

BB14_34:
ld.shared.u32 %r94, [%rd9+124];
bar.sync 0;
add.s32 %r89, %r89, 32;
setp.lt.u32	%p34, %r89, %r16;
@%p34 bra BB14_4;

BB14_35:
mov.u32 %r86, %nctaid.x;
mad.lo.s32 %r88, %r86, %r18, %r88;
setp.lt.u32	%p35, %r88, %r15;
@%p35 bra BB14_2;

BB14_36:
ret;
}


.visible .entry _Z29THCTensor_kernel_scanOuterDimIi5MulOpIiEEvPT_S3_jjjS2_T0_(
.param .u64 _Z29THCTensor_kernel_scanOuterDimIi5MulOpIiEEvPT_S3_jjjS2_T0__param_0,
.param .u64 _Z29THCTensor_kernel_scanOuterDimIi5MulOpIiEEvPT_S3_jjjS2_T0__param_1,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIi5MulOpIiEEvPT_S3_jjjS2_T0__param_2,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIi5MulOpIiEEvPT_S3_jjjS2_T0__param_3,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIi5MulOpIiEEvPT_S3_jjjS2_T0__param_4,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIi5MulOpIiEEvPT_S3_jjjS2_T0__param_5,
.param .align 1 .b8 _Z29THCTensor_kernel_scanOuterDimIi5MulOpIiEEvPT_S3_jjjS2_T0__param_6[1]
)
{
.reg .pred %p<7>;
.reg .b32 %r<53>;
.reg .b64 %rd<18>;


ld.param.u64 %rd10, [_Z29THCTensor_kernel_scanOuterDimIi5MulOpIiEEvPT_S3_jjjS2_T0__param_0];
ld.param.u64 %rd11, [_Z29THCTensor_kernel_scanOuterDimIi5MulOpIiEEvPT_S3_jjjS2_T0__param_1];
ld.param.u32 %r18, [_Z29THCTensor_kernel_scanOuterDimIi5MulOpIiEEvPT_S3_jjjS2_T0__param_2];
ld.param.u32 %r19, [_Z29THCTensor_kernel_scanOuterDimIi5MulOpIiEEvPT_S3_jjjS2_T0__param_3];
ld.param.u32 %r20, [_Z29THCTensor_kernel_scanOuterDimIi5MulOpIiEEvPT_S3_jjjS2_T0__param_4];
ld.param.u32 %r21, [_Z29THCTensor_kernel_scanOuterDimIi5MulOpIiEEvPT_S3_jjjS2_T0__param_5];
mov.u32 %r47, %ctaid.x;
setp.ge.u32	%p1, %r47, %r18;
@%p1 bra BB15_8;

mov.u32 %r23, %ctaid.y;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %nctaid.y;
mul.lo.s32 %r3, %r25, %r24;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r4, %r24, %r23, %r26;
mul.wide.u32 %rd1, %r19, 4;
mov.u32 %r46, 0;
cvta.to.global.u64 %rd12, %rd10;
cvta.to.global.u64 %rd14, %rd11;

BB15_2:
setp.ge.u32	%p2, %r4, %r19;
@%p2 bra BB15_7;

mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r33, %r32, %r20;
mul.lo.s32 %r34, %r33, %r19;
mul.lo.s32 %r35, %r34, %r46;
mov.u32 %r36, %ctaid.x;
mul.lo.s32 %r37, %r36, %r20;
mad.lo.s32 %r38, %r37, %r19, %r35;
mul.wide.u32 %rd13, %r38, 4;
add.s64 %rd2, %rd12, %rd13;
add.s64 %rd3, %rd14, %rd13;
mov.u32 %r31, 0;
mov.u32 %r48, %r4;
mov.u32 %r51, %r31;

BB15_4:
mov.u32 %r9, %r48;
mad.lo.s32 %r43, %r3, %r51, %r4;
mul.wide.u32 %rd15, %r43, 4;
add.s64 %rd17, %rd2, %rd15;
add.s64 %rd16, %rd3, %rd15;
setp.eq.s32	%p3, %r20, 0;
mov.u32 %r50, %r31;
mov.u32 %r52, %r21;
@%p3 bra BB15_6;

BB15_5:
mov.u32 %r11, %r52;
mov.u32 %r10, %r50;
ld.global.u32 %r44, [%rd16];
mul.lo.s32 %r12, %r44, %r11;
st.global.u32 [%rd17], %r12;
add.s64 %rd17, %rd17, %rd1;
add.s64 %rd16, %rd16, %rd1;
add.s32 %r13, %r10, 1;
setp.lt.u32	%p4, %r13, %r20;
mov.u32 %r50, %r13;
mov.u32 %r52, %r12;
@%p4 bra BB15_5;

BB15_6:
add.s32 %r14, %r3, %r9;
setp.lt.u32	%p5, %r14, %r19;
add.s32 %r51, %r51, 1;
mov.u32 %r48, %r14;
@%p5 bra BB15_4;

BB15_7:
mov.u32 %r45, %nctaid.x;
add.s32 %r47, %r45, %r47;
setp.lt.u32	%p6, %r47, %r18;
add.s32 %r46, %r46, 1;
@%p6 bra BB15_2;

BB15_8:
ret;
}


.visible .entry _Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5AddOpIlEEvPT_S3_jjS2_T2_(
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5AddOpIlEEvPT_S3_jjS2_T2__param_0,
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5AddOpIlEEvPT_S3_jjS2_T2__param_1,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5AddOpIlEEvPT_S3_jjS2_T2__param_2,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5AddOpIlEEvPT_S3_jjS2_T2__param_3,
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5AddOpIlEEvPT_S3_jjS2_T2__param_4,
.param .align 1 .b8 _Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5AddOpIlEEvPT_S3_jjS2_T2__param_5[1]
)
{
.reg .pred %p<36>;
.reg .b32 %r<52>;
.reg .b64 %rd<102>;

	.shared .align 8 .b8 _Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5AddOpIlEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf[8192];

ld.param.u64 %rd11, [_Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5AddOpIlEEvPT_S3_jjS2_T2__param_0];
ld.param.u64 %rd12, [_Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5AddOpIlEEvPT_S3_jjS2_T2__param_1];
ld.param.u32 %r9, [_Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5AddOpIlEEvPT_S3_jjS2_T2__param_2];
ld.param.u32 %r10, [_Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5AddOpIlEEvPT_S3_jjS2_T2__param_3];
ld.param.u64 %rd13, [_Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5AddOpIlEEvPT_S3_jjS2_T2__param_4];
mov.u32 %r11, %ntid.y;
mov.u32 %r12, %ctaid.x;
mul.lo.s32 %r50, %r11, %r12;
setp.ge.u32	%p3, %r50, %r9;
@%p3 bra BB16_36;

mov.u32 %r13, %tid.y;
mov.u32 %r14, %tid.x;
mul.wide.u32 %rd14, %r13, 256;
mov.u64 %rd15, _Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5AddOpIlEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf;
add.s64 %rd16, %rd15, %rd14;
mul.wide.u32 %rd17, %r14, 8;
add.s64 %rd1, %rd16, %rd17;
shl.b32 %r15, %r14, 1;
add.s32 %r16, %r15, 1;
shl.b32 %r17, %r16, 1;
add.s32 %r18, %r17, -1;
mul.wide.u32 %rd18, %r18, 8;
add.s64 %rd2, %rd16, %rd18;
shl.b32 %r19, %r16, 2;
add.s32 %r20, %r19, -1;
mul.wide.u32 %rd19, %r20, 8;
add.s64 %rd3, %rd16, %rd19;
shl.b32 %r21, %r16, 3;
add.s32 %r22, %r21, -1;
mul.wide.u32 %rd20, %r22, 8;
add.s64 %rd4, %rd16, %rd20;

BB16_2:
add.s32 %r3, %r50, %r13;
setp.eq.s32	%p4, %r10, 0;
@%p4 bra BB16_35;

setp.eq.s32	%p5, %r14, 0;
setp.lt.u32	%p6, %r3, %r9;
and.pred %p1, %p6, %p5;
mov.u32 %r51, 0;
mov.u64 %rd101, %rd13;

BB16_4:
add.s32 %r5, %r14, %r51;
setp.ge.u32	%p7, %r3, %r9;
@%p7 bra BB16_11;

setp.ge.u32	%p8, %r5, %r10;
mov.u64 %rd100, %rd13;
@%p8 bra BB16_7;

cvt.u64.u32	%rd21, %r5;
mul.lo.s32 %r27, %r3, %r10;
cvt.u64.u32	%rd22, %r27;
add.s64 %rd23, %rd21, %rd22;
cvta.to.global.u64 %rd24, %rd12;
shl.b64 %rd25, %rd23, 3;
add.s64 %rd26, %rd24, %rd25;
ld.global.u64 %rd6, [%rd26];
mov.u64 %rd100, %rd6;

BB16_7:
mov.u64 %rd7, %rd100;
st.shared.u64 [%rd1], %rd7;
add.s32 %r28, %r5, 16;
setp.ge.u32	%p9, %r28, %r10;
mov.u64 %rd99, %rd13;
@%p9 bra BB16_9;

cvt.u64.u32	%rd27, %r28;
mul.lo.s32 %r30, %r3, %r10;
cvt.u64.u32	%rd28, %r30;
add.s64 %rd29, %rd27, %rd28;
cvta.to.global.u64 %rd30, %rd12;
shl.b64 %rd31, %rd29, 3;
add.s64 %rd32, %rd30, %rd31;
ld.global.u64 %rd99, [%rd32];

BB16_9:
st.shared.u64 [%rd1+128], %rd99;
setp.ne.s32	%p10, %r14, 0;
@%p10 bra BB16_11;

ld.shared.u64 %rd36, [%rd16];
add.s64 %rd37, %rd36, %rd101;
st.shared.u64 [%rd16], %rd37;

BB16_11:
bar.sync 0;
setp.lt.u32	%p11, %r14, 16;
and.pred %p13, %p6, %p11;
@!%p13 bra BB16_13;
bra.uni BB16_12;

BB16_12:
mul.wide.u32 %rd41, %r15, 8;
add.s64 %rd42, %rd16, %rd41;
ld.shared.u64 %rd43, [%rd42+8];
ld.shared.u64 %rd44, [%rd42];
add.s64 %rd45, %rd43, %rd44;
st.shared.u64 [%rd42+8], %rd45;

BB16_13:
bar.sync 0;
setp.lt.u32	%p14, %r14, 8;
and.pred %p16, %p6, %p14;
@!%p16 bra BB16_15;
bra.uni BB16_14;

BB16_14:
ld.shared.u64 %rd46, [%rd2];
ld.shared.u64 %rd47, [%rd2+16];
add.s64 %rd48, %rd47, %rd46;
st.shared.u64 [%rd2+16], %rd48;

BB16_15:
bar.sync 0;
setp.lt.u32	%p17, %r14, 4;
and.pred %p19, %p6, %p17;
@!%p19 bra BB16_17;
bra.uni BB16_16;

BB16_16:
ld.shared.u64 %rd49, [%rd3];
ld.shared.u64 %rd50, [%rd3+32];
add.s64 %rd51, %rd50, %rd49;
st.shared.u64 [%rd3+32], %rd51;

BB16_17:
bar.sync 0;
setp.lt.u32	%p20, %r14, 2;
and.pred %p22, %p6, %p20;
@!%p22 bra BB16_19;
bra.uni BB16_18;

BB16_18:
ld.shared.u64 %rd52, [%rd4];
ld.shared.u64 %rd53, [%rd4+64];
add.s64 %rd54, %rd53, %rd52;
st.shared.u64 [%rd4+64], %rd54;

BB16_19:
bar.sync 0;
@!%p1 bra BB16_21;
bra.uni BB16_20;

BB16_20:
shl.b32 %r38, %r14, 5;
add.s32 %r39, %r38, 15;
mul.wide.u32 %rd58, %r39, 8;
add.s64 %rd59, %rd16, %rd58;
ld.shared.u64 %rd60, [%rd59+128];
ld.shared.u64 %rd61, [%rd59];
add.s64 %rd62, %rd60, %rd61;
st.shared.u64 [%rd59+128], %rd62;

BB16_21:
bar.sync 0;
@!%p1 bra BB16_23;
bra.uni BB16_22;

BB16_22:
ld.shared.u64 %rd63, [%rd4+128];
ld.shared.u64 %rd64, [%rd4+64];
add.s64 %rd65, %rd63, %rd64;
st.shared.u64 [%rd4+128], %rd65;

BB16_23:
bar.sync 0;
setp.lt.u32	%p23, %r14, 3;
and.pred %p25, %p6, %p23;
@!%p25 bra BB16_25;
bra.uni BB16_24;

BB16_24:
ld.shared.u64 %rd66, [%rd3+64];
ld.shared.u64 %rd67, [%rd3+32];
add.s64 %rd68, %rd66, %rd67;
st.shared.u64 [%rd3+64], %rd68;

BB16_25:
bar.sync 0;
setp.lt.u32	%p26, %r14, 7;
and.pred %p28, %p6, %p26;
@!%p28 bra BB16_27;
bra.uni BB16_26;

BB16_26:
ld.shared.u64 %rd69, [%rd2+32];
ld.shared.u64 %rd70, [%rd2+16];
add.s64 %rd71, %rd69, %rd70;
st.shared.u64 [%rd2+32], %rd71;

BB16_27:
bar.sync 0;
setp.lt.u32	%p29, %r14, 15;
and.pred %p31, %p6, %p29;
@!%p31 bra BB16_29;
bra.uni BB16_28;

BB16_28:
mul.wide.u32 %rd75, %r15, 8;
add.s64 %rd76, %rd16, %rd75;
ld.shared.u64 %rd77, [%rd76+16];
ld.shared.u64 %rd78, [%rd76+8];
add.s64 %rd79, %rd77, %rd78;
st.shared.u64 [%rd76+16], %rd79;

BB16_29:
bar.sync 0;
@!%p6 bra BB16_34;
bra.uni BB16_30;

BB16_30:
setp.ge.u32	%p32, %r5, %r10;
@%p32 bra BB16_32;

ld.shared.u64 %rd80, [%rd1];
mul.lo.s32 %r43, %r3, %r10;
cvt.u64.u32	%rd81, %r43;
cvt.u64.u32	%rd82, %r5;
add.s64 %rd83, %rd82, %rd81;
cvta.to.global.u64 %rd84, %rd11;
shl.b64 %rd85, %rd83, 3;
add.s64 %rd86, %rd84, %rd85;
st.global.u64 [%rd86], %rd80;

BB16_32:
add.s32 %r44, %r5, 16;
setp.ge.u32	%p33, %r44, %r10;
@%p33 bra BB16_34;

ld.shared.u64 %rd87, [%rd1+128];
cvt.u64.u32	%rd88, %r44;
mul.lo.s32 %r46, %r3, %r10;
cvt.u64.u32	%rd89, %r46;
add.s64 %rd90, %rd88, %rd89;
cvta.to.global.u64 %rd91, %rd11;
shl.b64 %rd92, %rd90, 3;
add.s64 %rd93, %rd91, %rd92;
st.global.u64 [%rd93], %rd87;

BB16_34:
ld.shared.u64 %rd101, [%rd16+248];
bar.sync 0;
add.s32 %r51, %r51, 32;
setp.lt.u32	%p34, %r51, %r10;
@%p34 bra BB16_4;

BB16_35:
mov.u32 %r48, %nctaid.x;
mad.lo.s32 %r50, %r48, %r11, %r50;
setp.lt.u32	%p35, %r50, %r9;
@%p35 bra BB16_2;

BB16_36:
ret;
}


.visible .entry _Z29THCTensor_kernel_scanOuterDimIl5AddOpIlEEvPT_S3_jjjS2_T0_(
.param .u64 _Z29THCTensor_kernel_scanOuterDimIl5AddOpIlEEvPT_S3_jjjS2_T0__param_0,
.param .u64 _Z29THCTensor_kernel_scanOuterDimIl5AddOpIlEEvPT_S3_jjjS2_T0__param_1,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIl5AddOpIlEEvPT_S3_jjjS2_T0__param_2,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIl5AddOpIlEEvPT_S3_jjjS2_T0__param_3,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIl5AddOpIlEEvPT_S3_jjjS2_T0__param_4,
.param .u64 _Z29THCTensor_kernel_scanOuterDimIl5AddOpIlEEvPT_S3_jjjS2_T0__param_5,
.param .align 1 .b8 _Z29THCTensor_kernel_scanOuterDimIl5AddOpIlEEvPT_S3_jjjS2_T0__param_6[1]
)
{
.reg .pred %p<7>;
.reg .b32 %r<48>;
.reg .b64 %rd<23>;


ld.param.u64 %rd12, [_Z29THCTensor_kernel_scanOuterDimIl5AddOpIlEEvPT_S3_jjjS2_T0__param_0];
ld.param.u64 %rd13, [_Z29THCTensor_kernel_scanOuterDimIl5AddOpIlEEvPT_S3_jjjS2_T0__param_1];
ld.param.u32 %r16, [_Z29THCTensor_kernel_scanOuterDimIl5AddOpIlEEvPT_S3_jjjS2_T0__param_2];
ld.param.u32 %r17, [_Z29THCTensor_kernel_scanOuterDimIl5AddOpIlEEvPT_S3_jjjS2_T0__param_3];
ld.param.u32 %r18, [_Z29THCTensor_kernel_scanOuterDimIl5AddOpIlEEvPT_S3_jjjS2_T0__param_4];
ld.param.u64 %rd14, [_Z29THCTensor_kernel_scanOuterDimIl5AddOpIlEEvPT_S3_jjjS2_T0__param_5];
mov.u32 %r43, %ctaid.x;
setp.ge.u32	%p1, %r43, %r16;
@%p1 bra BB17_8;

mov.u32 %r20, %ctaid.y;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %nctaid.y;
mul.lo.s32 %r3, %r22, %r21;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r4, %r21, %r20, %r23;
mul.wide.u32 %rd1, %r17, 8;
mov.u32 %r42, 0;
cvta.to.global.u64 %rd15, %rd12;
cvta.to.global.u64 %rd17, %rd13;

BB17_2:
setp.ge.u32	%p2, %r4, %r17;
@%p2 bra BB17_7;

mov.u32 %r29, %nctaid.x;
mul.lo.s32 %r30, %r29, %r18;
mul.lo.s32 %r31, %r30, %r17;
mul.lo.s32 %r32, %r31, %r42;
mov.u32 %r33, %ctaid.x;
mul.lo.s32 %r34, %r33, %r18;
mad.lo.s32 %r35, %r34, %r17, %r32;
mul.wide.u32 %rd16, %r35, 8;
add.s64 %rd2, %rd15, %rd16;
add.s64 %rd3, %rd17, %rd16;
mov.u32 %r28, 0;
mov.u32 %r44, %r4;
mov.u32 %r47, %r28;

BB17_4:
mov.u32 %r9, %r44;
mad.lo.s32 %r40, %r3, %r47, %r4;
mul.wide.u32 %rd18, %r40, 8;
add.s64 %rd21, %rd2, %rd18;
add.s64 %rd20, %rd3, %rd18;
setp.eq.s32	%p3, %r18, 0;
mov.u32 %r46, %r28;
mov.u64 %rd22, %rd14;
@%p3 bra BB17_6;

BB17_5:
mov.u64 %rd8, %rd22;
mov.u32 %r10, %r46;
ld.global.u64 %rd19, [%rd20];
add.s64 %rd9, %rd19, %rd8;
st.global.u64 [%rd21], %rd9;
add.s64 %rd21, %rd21, %rd1;
add.s64 %rd20, %rd20, %rd1;
add.s32 %r11, %r10, 1;
setp.lt.u32	%p4, %r11, %r18;
mov.u32 %r46, %r11;
mov.u64 %rd22, %rd9;
@%p4 bra BB17_5;

BB17_6:
add.s32 %r12, %r3, %r9;
setp.lt.u32	%p5, %r12, %r17;
add.s32 %r47, %r47, 1;
mov.u32 %r44, %r12;
@%p5 bra BB17_4;

BB17_7:
mov.u32 %r41, %nctaid.x;
add.s32 %r43, %r41, %r43;
setp.lt.u32	%p6, %r43, %r16;
add.s32 %r42, %r42, 1;
@%p6 bra BB17_2;

BB17_8:
ret;
}


.visible .entry _Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5MulOpIlEEvPT_S3_jjS2_T2_(
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5MulOpIlEEvPT_S3_jjS2_T2__param_0,
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5MulOpIlEEvPT_S3_jjS2_T2__param_1,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5MulOpIlEEvPT_S3_jjS2_T2__param_2,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5MulOpIlEEvPT_S3_jjS2_T2__param_3,
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5MulOpIlEEvPT_S3_jjS2_T2__param_4,
.param .align 1 .b8 _Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5MulOpIlEEvPT_S3_jjS2_T2__param_5[1]
)
{
.reg .pred %p<36>;
.reg .b32 %r<52>;
.reg .b64 %rd<102>;

	.shared .align 8 .b8 _Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5MulOpIlEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf[8192];

ld.param.u64 %rd11, [_Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5MulOpIlEEvPT_S3_jjS2_T2__param_0];
ld.param.u64 %rd12, [_Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5MulOpIlEEvPT_S3_jjS2_T2__param_1];
ld.param.u32 %r9, [_Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5MulOpIlEEvPT_S3_jjS2_T2__param_2];
ld.param.u32 %r10, [_Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5MulOpIlEEvPT_S3_jjS2_T2__param_3];
ld.param.u64 %rd13, [_Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5MulOpIlEEvPT_S3_jjS2_T2__param_4];
mov.u32 %r11, %ntid.y;
mov.u32 %r12, %ctaid.x;
mul.lo.s32 %r50, %r11, %r12;
setp.ge.u32	%p3, %r50, %r9;
@%p3 bra BB18_36;

mov.u32 %r13, %tid.y;
mov.u32 %r14, %tid.x;
mul.wide.u32 %rd14, %r13, 256;
mov.u64 %rd15, _Z33THCTensor_kernel_scanInnermostDimIlLi16ELi32E5MulOpIlEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf;
add.s64 %rd16, %rd15, %rd14;
mul.wide.u32 %rd17, %r14, 8;
add.s64 %rd1, %rd16, %rd17;
shl.b32 %r15, %r14, 1;
add.s32 %r16, %r15, 1;
shl.b32 %r17, %r16, 1;
add.s32 %r18, %r17, -1;
mul.wide.u32 %rd18, %r18, 8;
add.s64 %rd2, %rd16, %rd18;
shl.b32 %r19, %r16, 2;
add.s32 %r20, %r19, -1;
mul.wide.u32 %rd19, %r20, 8;
add.s64 %rd3, %rd16, %rd19;
shl.b32 %r21, %r16, 3;
add.s32 %r22, %r21, -1;
mul.wide.u32 %rd20, %r22, 8;
add.s64 %rd4, %rd16, %rd20;

BB18_2:
add.s32 %r3, %r50, %r13;
setp.eq.s32	%p4, %r10, 0;
@%p4 bra BB18_35;

setp.eq.s32	%p5, %r14, 0;
setp.lt.u32	%p6, %r3, %r9;
and.pred %p1, %p6, %p5;
mov.u32 %r51, 0;
mov.u64 %rd101, %rd13;

BB18_4:
add.s32 %r5, %r14, %r51;
setp.ge.u32	%p7, %r3, %r9;
@%p7 bra BB18_11;

setp.ge.u32	%p8, %r5, %r10;
mov.u64 %rd100, %rd13;
@%p8 bra BB18_7;

cvt.u64.u32	%rd21, %r5;
mul.lo.s32 %r27, %r3, %r10;
cvt.u64.u32	%rd22, %r27;
add.s64 %rd23, %rd21, %rd22;
cvta.to.global.u64 %rd24, %rd12;
shl.b64 %rd25, %rd23, 3;
add.s64 %rd26, %rd24, %rd25;
ld.global.u64 %rd6, [%rd26];
mov.u64 %rd100, %rd6;

BB18_7:
mov.u64 %rd7, %rd100;
st.shared.u64 [%rd1], %rd7;
add.s32 %r28, %r5, 16;
setp.ge.u32	%p9, %r28, %r10;
mov.u64 %rd99, %rd13;
@%p9 bra BB18_9;

cvt.u64.u32	%rd27, %r28;
mul.lo.s32 %r30, %r3, %r10;
cvt.u64.u32	%rd28, %r30;
add.s64 %rd29, %rd27, %rd28;
cvta.to.global.u64 %rd30, %rd12;
shl.b64 %rd31, %rd29, 3;
add.s64 %rd32, %rd30, %rd31;
ld.global.u64 %rd99, [%rd32];

BB18_9:
st.shared.u64 [%rd1+128], %rd99;
setp.ne.s32	%p10, %r14, 0;
@%p10 bra BB18_11;

ld.shared.u64 %rd36, [%rd16];
mul.lo.s64 %rd37, %rd36, %rd101;
st.shared.u64 [%rd16], %rd37;

BB18_11:
bar.sync 0;
setp.lt.u32	%p11, %r14, 16;
and.pred %p13, %p6, %p11;
@!%p13 bra BB18_13;
bra.uni BB18_12;

BB18_12:
mul.wide.u32 %rd41, %r15, 8;
add.s64 %rd42, %rd16, %rd41;
ld.shared.u64 %rd43, [%rd42+8];
ld.shared.u64 %rd44, [%rd42];
mul.lo.s64 %rd45, %rd43, %rd44;
st.shared.u64 [%rd42+8], %rd45;

BB18_13:
bar.sync 0;
setp.lt.u32	%p14, %r14, 8;
and.pred %p16, %p6, %p14;
@!%p16 bra BB18_15;
bra.uni BB18_14;

BB18_14:
ld.shared.u64 %rd46, [%rd2];
ld.shared.u64 %rd47, [%rd2+16];
mul.lo.s64 %rd48, %rd47, %rd46;
st.shared.u64 [%rd2+16], %rd48;

BB18_15:
bar.sync 0;
setp.lt.u32	%p17, %r14, 4;
and.pred %p19, %p6, %p17;
@!%p19 bra BB18_17;
bra.uni BB18_16;

BB18_16:
ld.shared.u64 %rd49, [%rd3];
ld.shared.u64 %rd50, [%rd3+32];
mul.lo.s64 %rd51, %rd50, %rd49;
st.shared.u64 [%rd3+32], %rd51;

BB18_17:
bar.sync 0;
setp.lt.u32	%p20, %r14, 2;
and.pred %p22, %p6, %p20;
@!%p22 bra BB18_19;
bra.uni BB18_18;

BB18_18:
ld.shared.u64 %rd52, [%rd4];
ld.shared.u64 %rd53, [%rd4+64];
mul.lo.s64 %rd54, %rd53, %rd52;
st.shared.u64 [%rd4+64], %rd54;

BB18_19:
bar.sync 0;
@!%p1 bra BB18_21;
bra.uni BB18_20;

BB18_20:
shl.b32 %r38, %r14, 5;
add.s32 %r39, %r38, 15;
mul.wide.u32 %rd58, %r39, 8;
add.s64 %rd59, %rd16, %rd58;
ld.shared.u64 %rd60, [%rd59+128];
ld.shared.u64 %rd61, [%rd59];
mul.lo.s64 %rd62, %rd60, %rd61;
st.shared.u64 [%rd59+128], %rd62;

BB18_21:
bar.sync 0;
@!%p1 bra BB18_23;
bra.uni BB18_22;

BB18_22:
ld.shared.u64 %rd63, [%rd4+128];
ld.shared.u64 %rd64, [%rd4+64];
mul.lo.s64 %rd65, %rd63, %rd64;
st.shared.u64 [%rd4+128], %rd65;

BB18_23:
bar.sync 0;
setp.lt.u32	%p23, %r14, 3;
and.pred %p25, %p6, %p23;
@!%p25 bra BB18_25;
bra.uni BB18_24;

BB18_24:
ld.shared.u64 %rd66, [%rd3+64];
ld.shared.u64 %rd67, [%rd3+32];
mul.lo.s64 %rd68, %rd66, %rd67;
st.shared.u64 [%rd3+64], %rd68;

BB18_25:
bar.sync 0;
setp.lt.u32	%p26, %r14, 7;
and.pred %p28, %p6, %p26;
@!%p28 bra BB18_27;
bra.uni BB18_26;

BB18_26:
ld.shared.u64 %rd69, [%rd2+32];
ld.shared.u64 %rd70, [%rd2+16];
mul.lo.s64 %rd71, %rd69, %rd70;
st.shared.u64 [%rd2+32], %rd71;

BB18_27:
bar.sync 0;
setp.lt.u32	%p29, %r14, 15;
and.pred %p31, %p6, %p29;
@!%p31 bra BB18_29;
bra.uni BB18_28;

BB18_28:
mul.wide.u32 %rd75, %r15, 8;
add.s64 %rd76, %rd16, %rd75;
ld.shared.u64 %rd77, [%rd76+16];
ld.shared.u64 %rd78, [%rd76+8];
mul.lo.s64 %rd79, %rd77, %rd78;
st.shared.u64 [%rd76+16], %rd79;

BB18_29:
bar.sync 0;
@!%p6 bra BB18_34;
bra.uni BB18_30;

BB18_30:
setp.ge.u32	%p32, %r5, %r10;
@%p32 bra BB18_32;

ld.shared.u64 %rd80, [%rd1];
mul.lo.s32 %r43, %r3, %r10;
cvt.u64.u32	%rd81, %r43;
cvt.u64.u32	%rd82, %r5;
add.s64 %rd83, %rd82, %rd81;
cvta.to.global.u64 %rd84, %rd11;
shl.b64 %rd85, %rd83, 3;
add.s64 %rd86, %rd84, %rd85;
st.global.u64 [%rd86], %rd80;

BB18_32:
add.s32 %r44, %r5, 16;
setp.ge.u32	%p33, %r44, %r10;
@%p33 bra BB18_34;

ld.shared.u64 %rd87, [%rd1+128];
cvt.u64.u32	%rd88, %r44;
mul.lo.s32 %r46, %r3, %r10;
cvt.u64.u32	%rd89, %r46;
add.s64 %rd90, %rd88, %rd89;
cvta.to.global.u64 %rd91, %rd11;
shl.b64 %rd92, %rd90, 3;
add.s64 %rd93, %rd91, %rd92;
st.global.u64 [%rd93], %rd87;

BB18_34:
ld.shared.u64 %rd101, [%rd16+248];
bar.sync 0;
add.s32 %r51, %r51, 32;
setp.lt.u32	%p34, %r51, %r10;
@%p34 bra BB18_4;

BB18_35:
mov.u32 %r48, %nctaid.x;
mad.lo.s32 %r50, %r48, %r11, %r50;
setp.lt.u32	%p35, %r50, %r9;
@%p35 bra BB18_2;

BB18_36:
ret;
}


.visible .entry _Z29THCTensor_kernel_scanOuterDimIl5MulOpIlEEvPT_S3_jjjS2_T0_(
.param .u64 _Z29THCTensor_kernel_scanOuterDimIl5MulOpIlEEvPT_S3_jjjS2_T0__param_0,
.param .u64 _Z29THCTensor_kernel_scanOuterDimIl5MulOpIlEEvPT_S3_jjjS2_T0__param_1,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIl5MulOpIlEEvPT_S3_jjjS2_T0__param_2,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIl5MulOpIlEEvPT_S3_jjjS2_T0__param_3,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIl5MulOpIlEEvPT_S3_jjjS2_T0__param_4,
.param .u64 _Z29THCTensor_kernel_scanOuterDimIl5MulOpIlEEvPT_S3_jjjS2_T0__param_5,
.param .align 1 .b8 _Z29THCTensor_kernel_scanOuterDimIl5MulOpIlEEvPT_S3_jjjS2_T0__param_6[1]
)
{
.reg .pred %p<7>;
.reg .b32 %r<48>;
.reg .b64 %rd<23>;


ld.param.u64 %rd12, [_Z29THCTensor_kernel_scanOuterDimIl5MulOpIlEEvPT_S3_jjjS2_T0__param_0];
ld.param.u64 %rd13, [_Z29THCTensor_kernel_scanOuterDimIl5MulOpIlEEvPT_S3_jjjS2_T0__param_1];
ld.param.u32 %r16, [_Z29THCTensor_kernel_scanOuterDimIl5MulOpIlEEvPT_S3_jjjS2_T0__param_2];
ld.param.u32 %r17, [_Z29THCTensor_kernel_scanOuterDimIl5MulOpIlEEvPT_S3_jjjS2_T0__param_3];
ld.param.u32 %r18, [_Z29THCTensor_kernel_scanOuterDimIl5MulOpIlEEvPT_S3_jjjS2_T0__param_4];
ld.param.u64 %rd14, [_Z29THCTensor_kernel_scanOuterDimIl5MulOpIlEEvPT_S3_jjjS2_T0__param_5];
mov.u32 %r43, %ctaid.x;
setp.ge.u32	%p1, %r43, %r16;
@%p1 bra BB19_8;

mov.u32 %r20, %ctaid.y;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %nctaid.y;
mul.lo.s32 %r3, %r22, %r21;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r4, %r21, %r20, %r23;
mul.wide.u32 %rd1, %r17, 8;
mov.u32 %r42, 0;
cvta.to.global.u64 %rd15, %rd12;
cvta.to.global.u64 %rd17, %rd13;

BB19_2:
setp.ge.u32	%p2, %r4, %r17;
@%p2 bra BB19_7;

mov.u32 %r29, %nctaid.x;
mul.lo.s32 %r30, %r29, %r18;
mul.lo.s32 %r31, %r30, %r17;
mul.lo.s32 %r32, %r31, %r42;
mov.u32 %r33, %ctaid.x;
mul.lo.s32 %r34, %r33, %r18;
mad.lo.s32 %r35, %r34, %r17, %r32;
mul.wide.u32 %rd16, %r35, 8;
add.s64 %rd2, %rd15, %rd16;
add.s64 %rd3, %rd17, %rd16;
mov.u32 %r28, 0;
mov.u32 %r44, %r4;
mov.u32 %r47, %r28;

BB19_4:
mov.u32 %r9, %r44;
mad.lo.s32 %r40, %r3, %r47, %r4;
mul.wide.u32 %rd18, %r40, 8;
add.s64 %rd21, %rd2, %rd18;
add.s64 %rd20, %rd3, %rd18;
setp.eq.s32	%p3, %r18, 0;
mov.u32 %r46, %r28;
mov.u64 %rd22, %rd14;
@%p3 bra BB19_6;

BB19_5:
mov.u64 %rd8, %rd22;
mov.u32 %r10, %r46;
ld.global.u64 %rd19, [%rd20];
mul.lo.s64 %rd9, %rd19, %rd8;
st.global.u64 [%rd21], %rd9;
add.s64 %rd21, %rd21, %rd1;
add.s64 %rd20, %rd20, %rd1;
add.s32 %r11, %r10, 1;
setp.lt.u32	%p4, %r11, %r18;
mov.u32 %r46, %r11;
mov.u64 %rd22, %rd9;
@%p4 bra BB19_5;

BB19_6:
add.s32 %r12, %r3, %r9;
setp.lt.u32	%p5, %r12, %r17;
add.s32 %r47, %r47, 1;
mov.u32 %r44, %r12;
@%p5 bra BB19_4;

BB19_7:
mov.u32 %r41, %nctaid.x;
add.s32 %r43, %r41, %r43;
setp.lt.u32	%p6, %r43, %r16;
add.s32 %r42, %r42, 1;
@%p6 bra BB19_2;

BB19_8:
ret;
}


.visible .entry _Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5AddOpIS1_EEvPT_S5_jjS4_T2_(
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5AddOpIS1_EEvPT_S5_jjS4_T2__param_0,
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5AddOpIS1_EEvPT_S5_jjS4_T2__param_1,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5AddOpIS1_EEvPT_S5_jjS4_T2__param_2,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5AddOpIS1_EEvPT_S5_jjS4_T2__param_3,
.param .align 2 .b8 _Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5AddOpIS1_EEvPT_S5_jjS4_T2__param_4[2],
.param .align 1 .b8 _Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5AddOpIS1_EEvPT_S5_jjS4_T2__param_5[1]
)
{
.reg .pred %p<36>;
.reg .b16 %rs<40>;
.reg .f32 %f<31>;
.reg .b32 %r<66>;
.reg .b64 %rd<59>;

	.shared .align 2 .b8 _Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5AddOpIS1_EEvPT_S5_jjS4_T2_$__cuda_local_var_258073_29_non_const_sbuf[2048];

ld.param.u64 %rd5, [_Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5AddOpIS1_EEvPT_S5_jjS4_T2__param_0];
ld.param.u64 %rd6, [_Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5AddOpIS1_EEvPT_S5_jjS4_T2__param_1];
ld.param.u32 %r8, [_Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5AddOpIS1_EEvPT_S5_jjS4_T2__param_2];
ld.param.u32 %r9, [_Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5AddOpIS1_EEvPT_S5_jjS4_T2__param_3];
ld.param.u16 %rs4, [_Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5AddOpIS1_EEvPT_S5_jjS4_T2__param_4];
mov.u32 %r10, %ntid.y;
mov.u32 %r11, %ctaid.x;
mul.lo.s32 %r64, %r10, %r11;
setp.ge.u32	%p3, %r64, %r8;
@%p3 bra BB20_38;

mov.u32 %r12, %tid.y;
mov.u16 %rs1, %rs4;
mov.u32 %r13, %tid.x;
mul.wide.u32 %rd7, %r12, 64;
mov.u64 %rd8, _Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5AddOpIS1_EEvPT_S5_jjS4_T2_$__cuda_local_var_258073_29_non_const_sbuf;
add.s64 %rd9, %rd8, %rd7;
mul.wide.u32 %rd10, %r13, 2;
add.s64 %rd1, %rd9, %rd10;
shl.b32 %r14, %r13, 1;
add.s32 %r15, %r14, 1;
shl.b32 %r16, %r15, 1;
add.s32 %r17, %r16, -1;
mul.wide.u32 %rd11, %r17, 2;
add.s64 %rd2, %rd9, %rd11;
shl.b32 %r18, %r15, 2;
add.s32 %r19, %r18, -1;
mul.wide.u32 %rd12, %r19, 2;
add.s64 %rd3, %rd9, %rd12;
shl.b32 %r20, %r15, 3;
add.s32 %r21, %r20, -1;
mul.wide.u32 %rd13, %r21, 2;
add.s64 %rd4, %rd9, %rd13;

BB20_2:
add.s32 %r3, %r64, %r12;
setp.eq.s32	%p4, %r9, 0;
@%p4 bra BB20_37;

setp.eq.s32	%p5, %r13, 0;
setp.lt.u32	%p6, %r3, %r8;
and.pred %p1, %p6, %p5;
mov.u32 %r65, 0;
mov.u16 %rs39, %rs1;

BB20_4:
mov.u16 %rs2, %rs39;
setp.ge.u32	%p7, %r3, %r8;
@%p7 bra BB20_13;

add.s32 %r26, %r13, %r65;
setp.lt.u32	%p8, %r26, %r9;
@%p8 bra BB20_7;
bra.uni BB20_6;

BB20_7:
cvt.u64.u32	%rd14, %r26;
mul.lo.s32 %r29, %r3, %r9;
cvt.u64.u32	%rd15, %r29;
add.s64 %rd16, %rd14, %rd15;
cvta.to.global.u64 %rd17, %rd6;
shl.b64 %rd18, %rd16, 1;
add.s64 %rd19, %rd17, %rd18;
ld.global.u16 %rs5, [%rd19];
st.shared.u16 [%rd1], %rs5;
bra.uni BB20_8;

BB20_6:
st.shared.u16 [%rd1], %rs4;

BB20_8:
add.s32 %r32, %r26, 16;
setp.lt.u32	%p9, %r32, %r9;
@%p9 bra BB20_10;
bra.uni BB20_9;

BB20_10:
cvt.u64.u32	%rd20, %r32;
mul.lo.s32 %r36, %r3, %r9;
cvt.u64.u32	%rd21, %r36;
add.s64 %rd22, %rd20, %rd21;
cvta.to.global.u64 %rd23, %rd6;
shl.b64 %rd24, %rd22, 1;
add.s64 %rd25, %rd23, %rd24;
ld.global.u16 %rs6, [%rd25];
st.shared.u16 [%rd1+32], %rs6;
bra.uni BB20_11;

BB20_9:
st.shared.u16 [%rd1+32], %rs4;

BB20_11:
setp.ne.s32	%p10, %r13, 0;
@%p10 bra BB20_13;

ld.shared.u16 %rs7, [%rd9];

	{ cvt.f32.f16 %f1, %rs7;}


	
	{ cvt.f32.f16 %f2, %rs2;}


	add.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs9, %f3;}


	st.shared.u16 [%rd9], %rs9;

BB20_13:
bar.sync 0;
setp.lt.u32	%p11, %r13, 16;
and.pred %p13, %p6, %p11;
@!%p13 bra BB20_15;
bra.uni BB20_14;

BB20_14:
mul.wide.u32 %rd32, %r14, 2;
add.s64 %rd33, %rd9, %rd32;
ld.shared.u16 %rs10, [%rd33];
ld.shared.u16 %rs11, [%rd33+2];

	{ cvt.f32.f16 %f4, %rs10;}


	
	{ cvt.f32.f16 %f5, %rs11;}


	add.f32 %f6, %f4, %f5;

	{ cvt.rn.f16.f32 %rs12, %f6;}


	st.shared.u16 [%rd33+2], %rs12;

BB20_15:
bar.sync 0;
setp.lt.u32	%p14, %r13, 8;
and.pred %p16, %p6, %p14;
@!%p16 bra BB20_17;
bra.uni BB20_16;

BB20_16:
ld.shared.u16 %rs13, [%rd2];
ld.shared.u16 %rs14, [%rd2+4];

	{ cvt.f32.f16 %f7, %rs13;}


	
	{ cvt.f32.f16 %f8, %rs14;}


	add.f32 %f9, %f7, %f8;

	{ cvt.rn.f16.f32 %rs15, %f9;}


	st.shared.u16 [%rd2+4], %rs15;

BB20_17:
bar.sync 0;
setp.lt.u32	%p17, %r13, 4;
and.pred %p19, %p6, %p17;
@!%p19 bra BB20_19;
bra.uni BB20_18;

BB20_18:
ld.shared.u16 %rs16, [%rd3];
ld.shared.u16 %rs17, [%rd3+8];

	{ cvt.f32.f16 %f10, %rs16;}


	
	{ cvt.f32.f16 %f11, %rs17;}


	add.f32 %f12, %f10, %f11;

	{ cvt.rn.f16.f32 %rs18, %f12;}


	st.shared.u16 [%rd3+8], %rs18;

BB20_19:
bar.sync 0;
setp.lt.u32	%p20, %r13, 2;
and.pred %p22, %p6, %p20;
@!%p22 bra BB20_21;
bra.uni BB20_20;

BB20_20:
ld.shared.u16 %rs19, [%rd4];
ld.shared.u16 %rs20, [%rd4+16];

	{ cvt.f32.f16 %f13, %rs19;}


	
	{ cvt.f32.f16 %f14, %rs20;}


	add.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs21, %f15;}


	st.shared.u16 [%rd4+16], %rs21;

BB20_21:
bar.sync 0;
@!%p1 bra BB20_23;
bra.uni BB20_22;

BB20_22:
shl.b32 %r44, %r13, 5;
add.s32 %r45, %r44, 15;
mul.wide.u32 %rd37, %r45, 2;
add.s64 %rd38, %rd9, %rd37;
ld.shared.u16 %rs22, [%rd38];
ld.shared.u16 %rs23, [%rd38+32];

	{ cvt.f32.f16 %f16, %rs22;}


	
	{ cvt.f32.f16 %f17, %rs23;}


	add.f32 %f18, %f16, %f17;

	{ cvt.rn.f16.f32 %rs24, %f18;}


	st.shared.u16 [%rd38+32], %rs24;

BB20_23:
bar.sync 0;
@!%p1 bra BB20_25;
bra.uni BB20_24;

BB20_24:
ld.shared.u16 %rs25, [%rd4+16];
ld.shared.u16 %rs26, [%rd4+32];

	{ cvt.f32.f16 %f19, %rs25;}


	
	{ cvt.f32.f16 %f20, %rs26;}


	add.f32 %f21, %f19, %f20;

	{ cvt.rn.f16.f32 %rs27, %f21;}


	st.shared.u16 [%rd4+32], %rs27;

BB20_25:
bar.sync 0;
setp.lt.u32	%p23, %r13, 3;
and.pred %p25, %p6, %p23;
@!%p25 bra BB20_27;
bra.uni BB20_26;

BB20_26:
ld.shared.u16 %rs28, [%rd3+8];
ld.shared.u16 %rs29, [%rd3+16];

	{ cvt.f32.f16 %f22, %rs28;}


	
	{ cvt.f32.f16 %f23, %rs29;}


	add.f32 %f24, %f22, %f23;

	{ cvt.rn.f16.f32 %rs30, %f24;}


	st.shared.u16 [%rd3+16], %rs30;

BB20_27:
bar.sync 0;
setp.lt.u32	%p26, %r13, 7;
and.pred %p28, %p6, %p26;
@!%p28 bra BB20_29;
bra.uni BB20_28;

BB20_28:
ld.shared.u16 %rs31, [%rd2+4];
ld.shared.u16 %rs32, [%rd2+8];

	{ cvt.f32.f16 %f25, %rs31;}


	
	{ cvt.f32.f16 %f26, %rs32;}


	add.f32 %f27, %f25, %f26;

	{ cvt.rn.f16.f32 %rs33, %f27;}


	st.shared.u16 [%rd2+8], %rs33;

BB20_29:
bar.sync 0;
setp.lt.u32	%p29, %r13, 15;
and.pred %p31, %p6, %p29;
@!%p31 bra BB20_31;
bra.uni BB20_30;

BB20_30:
mul.wide.u32 %rd42, %r14, 2;
add.s64 %rd43, %rd9, %rd42;
ld.shared.u16 %rs34, [%rd43+2];
ld.shared.u16 %rs35, [%rd43+4];

	{ cvt.f32.f16 %f28, %rs34;}


	
	{ cvt.f32.f16 %f29, %rs35;}


	add.f32 %f30, %f28, %f29;

	{ cvt.rn.f16.f32 %rs36, %f30;}


	st.shared.u16 [%rd43+4], %rs36;

BB20_31:
bar.sync 0;
@!%p6 bra BB20_36;
bra.uni BB20_32;

BB20_32:
add.s32 %r50, %r13, %r65;
setp.ge.u32	%p32, %r50, %r9;
@%p32 bra BB20_34;

cvt.u64.u32	%rd44, %r50;
mul.lo.s32 %r53, %r3, %r9;
cvt.u64.u32	%rd45, %r53;
add.s64 %rd46, %rd44, %rd45;
cvta.to.global.u64 %rd47, %rd5;
shl.b64 %rd48, %rd46, 1;
add.s64 %rd49, %rd47, %rd48;
ld.shared.u16 %rs37, [%rd1];
st.global.u16 [%rd49], %rs37;

BB20_34:
add.s32 %r56, %r50, 16;
setp.ge.u32	%p33, %r56, %r9;
@%p33 bra BB20_36;

cvt.u64.u32	%rd50, %r56;
mul.lo.s32 %r60, %r3, %r9;
cvt.u64.u32	%rd51, %r60;
add.s64 %rd52, %rd50, %rd51;
cvta.to.global.u64 %rd53, %rd5;
shl.b64 %rd54, %rd52, 1;
add.s64 %rd55, %rd53, %rd54;
ld.shared.u16 %rs38, [%rd1+32];
st.global.u16 [%rd55], %rs38;

BB20_36:
ld.shared.u16 %rs3, [%rd9+62];
bar.sync 0;
add.s32 %r65, %r65, 32;
setp.lt.u32	%p34, %r65, %r9;
mov.u16 %rs39, %rs3;
@%p34 bra BB20_4;

BB20_37:
mov.u32 %r62, %nctaid.x;
mad.lo.s32 %r64, %r62, %r10, %r64;
setp.lt.u32	%p35, %r64, %r8;
@%p35 bra BB20_2;

BB20_38:
ret;
}


.visible .entry _Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5AddOpIS1_EEvPT_S5_jjjS4_T0_(
.param .u64 _Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5AddOpIS1_EEvPT_S5_jjjS4_T0__param_0,
.param .u64 _Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5AddOpIS1_EEvPT_S5_jjjS4_T0__param_1,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5AddOpIS1_EEvPT_S5_jjjS4_T0__param_2,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5AddOpIS1_EEvPT_S5_jjjS4_T0__param_3,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5AddOpIS1_EEvPT_S5_jjjS4_T0__param_4,
.param .align 2 .b8 _Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5AddOpIS1_EEvPT_S5_jjjS4_T0__param_5[2],
.param .align 1 .b8 _Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5AddOpIS1_EEvPT_S5_jjjS4_T0__param_6[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .f32 %f<4>;
.reg .b32 %r<49>;
.reg .b64 %rd<18>;


ld.param.u64 %rd10, [_Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5AddOpIS1_EEvPT_S5_jjjS4_T0__param_0];
ld.param.u64 %rd11, [_Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5AddOpIS1_EEvPT_S5_jjjS4_T0__param_1];
ld.param.u32 %r15, [_Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5AddOpIS1_EEvPT_S5_jjjS4_T0__param_2];
ld.param.u32 %r16, [_Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5AddOpIS1_EEvPT_S5_jjjS4_T0__param_3];
ld.param.u32 %r17, [_Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5AddOpIS1_EEvPT_S5_jjjS4_T0__param_4];
ld.param.u16 %rs4, [_Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5AddOpIS1_EEvPT_S5_jjjS4_T0__param_5];
mov.u32 %r44, %ctaid.x;
setp.ge.u32	%p1, %r44, %r15;
@%p1 bra BB21_8;

mov.u32 %r19, %ctaid.y;
mov.u32 %r20, %ntid.x;
mov.u16 %rs1, %rs4;
mov.u32 %r21, %nctaid.y;
mul.lo.s32 %r2, %r21, %r20;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r3, %r20, %r19, %r22;
mul.wide.u32 %rd1, %r16, 2;
mov.u32 %r43, 0;
cvta.to.global.u64 %rd12, %rd10;
cvta.to.global.u64 %rd14, %rd11;

BB21_2:
setp.ge.u32	%p2, %r3, %r16;
@%p2 bra BB21_7;

mov.u32 %r28, %nctaid.x;
mul.lo.s32 %r29, %r28, %r17;
mul.lo.s32 %r30, %r29, %r16;
mul.lo.s32 %r31, %r30, %r43;
mov.u32 %r32, %ctaid.x;
mul.lo.s32 %r33, %r32, %r17;
mad.lo.s32 %r34, %r33, %r16, %r31;
mul.wide.u32 %rd13, %r34, 2;
add.s64 %rd2, %rd12, %rd13;
add.s64 %rd3, %rd14, %rd13;
mov.u32 %r27, 0;
mov.u32 %r45, %r3;
mov.u32 %r48, %r27;

BB21_4:
mov.u32 %r8, %r45;
mad.lo.s32 %r39, %r2, %r48, %r3;
mul.wide.u32 %rd15, %r39, 2;
add.s64 %rd17, %rd2, %rd15;
add.s64 %rd16, %rd3, %rd15;
setp.eq.s32	%p3, %r17, 0;
mov.u32 %r47, %r27;
mov.u16 %rs8, %rs1;
@%p3 bra BB21_6;

BB21_5:
mov.u16 %rs2, %rs8;
mov.u32 %r9, %r47;
ld.global.u16 %rs6, [%rd16];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs6;}


	add.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs7, %f3;}


	st.global.u16 [%rd17], %rs7;
add.s64 %rd17, %rd17, %rd1;
add.s64 %rd16, %rd16, %rd1;
add.s32 %r10, %r9, 1;
setp.lt.u32	%p4, %r10, %r17;
mov.u32 %r47, %r10;
mov.u16 %rs8, %rs7;
@%p4 bra BB21_5;

BB21_6:
mad.lo.s32 %r11, %r21, %r20, %r8;
setp.lt.u32	%p5, %r11, %r16;
add.s32 %r48, %r48, 1;
mov.u32 %r45, %r11;
@%p5 bra BB21_4;

BB21_7:
mov.u32 %r42, %nctaid.x;
add.s32 %r44, %r42, %r44;
setp.lt.u32	%p6, %r44, %r15;
add.s32 %r43, %r43, 1;
@%p6 bra BB21_2;

BB21_8:
ret;
}


.visible .entry _Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5MulOpIS1_EEvPT_S5_jjS4_T2_(
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5MulOpIS1_EEvPT_S5_jjS4_T2__param_0,
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5MulOpIS1_EEvPT_S5_jjS4_T2__param_1,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5MulOpIS1_EEvPT_S5_jjS4_T2__param_2,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5MulOpIS1_EEvPT_S5_jjS4_T2__param_3,
.param .align 2 .b8 _Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5MulOpIS1_EEvPT_S5_jjS4_T2__param_4[2],
.param .align 1 .b8 _Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5MulOpIS1_EEvPT_S5_jjS4_T2__param_5[1]
)
{
.reg .pred %p<36>;
.reg .b16 %rs<40>;
.reg .f32 %f<31>;
.reg .b32 %r<66>;
.reg .b64 %rd<59>;

	.shared .align 2 .b8 _Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5MulOpIS1_EEvPT_S5_jjS4_T2_$__cuda_local_var_258073_29_non_const_sbuf[2048];

ld.param.u64 %rd5, [_Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5MulOpIS1_EEvPT_S5_jjS4_T2__param_0];
ld.param.u64 %rd6, [_Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5MulOpIS1_EEvPT_S5_jjS4_T2__param_1];
ld.param.u32 %r8, [_Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5MulOpIS1_EEvPT_S5_jjS4_T2__param_2];
ld.param.u32 %r9, [_Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5MulOpIS1_EEvPT_S5_jjS4_T2__param_3];
ld.param.u16 %rs4, [_Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5MulOpIS1_EEvPT_S5_jjS4_T2__param_4];
mov.u32 %r10, %ntid.y;
mov.u32 %r11, %ctaid.x;
mul.lo.s32 %r64, %r10, %r11;
setp.ge.u32	%p3, %r64, %r8;
@%p3 bra BB22_38;

mov.u32 %r12, %tid.y;
mov.u16 %rs1, %rs4;
mov.u32 %r13, %tid.x;
mul.wide.u32 %rd7, %r12, 64;
mov.u64 %rd8, _Z33THCTensor_kernel_scanInnermostDimIN3c104HalfELi16ELi32E5MulOpIS1_EEvPT_S5_jjS4_T2_$__cuda_local_var_258073_29_non_const_sbuf;
add.s64 %rd9, %rd8, %rd7;
mul.wide.u32 %rd10, %r13, 2;
add.s64 %rd1, %rd9, %rd10;
shl.b32 %r14, %r13, 1;
add.s32 %r15, %r14, 1;
shl.b32 %r16, %r15, 1;
add.s32 %r17, %r16, -1;
mul.wide.u32 %rd11, %r17, 2;
add.s64 %rd2, %rd9, %rd11;
shl.b32 %r18, %r15, 2;
add.s32 %r19, %r18, -1;
mul.wide.u32 %rd12, %r19, 2;
add.s64 %rd3, %rd9, %rd12;
shl.b32 %r20, %r15, 3;
add.s32 %r21, %r20, -1;
mul.wide.u32 %rd13, %r21, 2;
add.s64 %rd4, %rd9, %rd13;

BB22_2:
add.s32 %r3, %r64, %r12;
setp.eq.s32	%p4, %r9, 0;
@%p4 bra BB22_37;

setp.eq.s32	%p5, %r13, 0;
setp.lt.u32	%p6, %r3, %r8;
and.pred %p1, %p6, %p5;
mov.u32 %r65, 0;
mov.u16 %rs39, %rs1;

BB22_4:
mov.u16 %rs2, %rs39;
setp.ge.u32	%p7, %r3, %r8;
@%p7 bra BB22_13;

add.s32 %r26, %r13, %r65;
setp.lt.u32	%p8, %r26, %r9;
@%p8 bra BB22_7;
bra.uni BB22_6;

BB22_7:
cvt.u64.u32	%rd14, %r26;
mul.lo.s32 %r29, %r3, %r9;
cvt.u64.u32	%rd15, %r29;
add.s64 %rd16, %rd14, %rd15;
cvta.to.global.u64 %rd17, %rd6;
shl.b64 %rd18, %rd16, 1;
add.s64 %rd19, %rd17, %rd18;
ld.global.u16 %rs5, [%rd19];
st.shared.u16 [%rd1], %rs5;
bra.uni BB22_8;

BB22_6:
st.shared.u16 [%rd1], %rs4;

BB22_8:
add.s32 %r32, %r26, 16;
setp.lt.u32	%p9, %r32, %r9;
@%p9 bra BB22_10;
bra.uni BB22_9;

BB22_10:
cvt.u64.u32	%rd20, %r32;
mul.lo.s32 %r36, %r3, %r9;
cvt.u64.u32	%rd21, %r36;
add.s64 %rd22, %rd20, %rd21;
cvta.to.global.u64 %rd23, %rd6;
shl.b64 %rd24, %rd22, 1;
add.s64 %rd25, %rd23, %rd24;
ld.global.u16 %rs6, [%rd25];
st.shared.u16 [%rd1+32], %rs6;
bra.uni BB22_11;

BB22_9:
st.shared.u16 [%rd1+32], %rs4;

BB22_11:
setp.ne.s32	%p10, %r13, 0;
@%p10 bra BB22_13;

ld.shared.u16 %rs7, [%rd9];

	{ cvt.f32.f16 %f1, %rs7;}


	
	{ cvt.f32.f16 %f2, %rs2;}


	mul.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs9, %f3;}


	st.shared.u16 [%rd9], %rs9;

BB22_13:
bar.sync 0;
setp.lt.u32	%p11, %r13, 16;
and.pred %p13, %p6, %p11;
@!%p13 bra BB22_15;
bra.uni BB22_14;

BB22_14:
mul.wide.u32 %rd32, %r14, 2;
add.s64 %rd33, %rd9, %rd32;
ld.shared.u16 %rs10, [%rd33];
ld.shared.u16 %rs11, [%rd33+2];

	{ cvt.f32.f16 %f4, %rs10;}


	
	{ cvt.f32.f16 %f5, %rs11;}


	mul.f32 %f6, %f4, %f5;

	{ cvt.rn.f16.f32 %rs12, %f6;}


	st.shared.u16 [%rd33+2], %rs12;

BB22_15:
bar.sync 0;
setp.lt.u32	%p14, %r13, 8;
and.pred %p16, %p6, %p14;
@!%p16 bra BB22_17;
bra.uni BB22_16;

BB22_16:
ld.shared.u16 %rs13, [%rd2];
ld.shared.u16 %rs14, [%rd2+4];

	{ cvt.f32.f16 %f7, %rs13;}


	
	{ cvt.f32.f16 %f8, %rs14;}


	mul.f32 %f9, %f7, %f8;

	{ cvt.rn.f16.f32 %rs15, %f9;}


	st.shared.u16 [%rd2+4], %rs15;

BB22_17:
bar.sync 0;
setp.lt.u32	%p17, %r13, 4;
and.pred %p19, %p6, %p17;
@!%p19 bra BB22_19;
bra.uni BB22_18;

BB22_18:
ld.shared.u16 %rs16, [%rd3];
ld.shared.u16 %rs17, [%rd3+8];

	{ cvt.f32.f16 %f10, %rs16;}


	
	{ cvt.f32.f16 %f11, %rs17;}


	mul.f32 %f12, %f10, %f11;

	{ cvt.rn.f16.f32 %rs18, %f12;}


	st.shared.u16 [%rd3+8], %rs18;

BB22_19:
bar.sync 0;
setp.lt.u32	%p20, %r13, 2;
and.pred %p22, %p6, %p20;
@!%p22 bra BB22_21;
bra.uni BB22_20;

BB22_20:
ld.shared.u16 %rs19, [%rd4];
ld.shared.u16 %rs20, [%rd4+16];

	{ cvt.f32.f16 %f13, %rs19;}


	
	{ cvt.f32.f16 %f14, %rs20;}


	mul.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs21, %f15;}


	st.shared.u16 [%rd4+16], %rs21;

BB22_21:
bar.sync 0;
@!%p1 bra BB22_23;
bra.uni BB22_22;

BB22_22:
shl.b32 %r44, %r13, 5;
add.s32 %r45, %r44, 15;
mul.wide.u32 %rd37, %r45, 2;
add.s64 %rd38, %rd9, %rd37;
ld.shared.u16 %rs22, [%rd38];
ld.shared.u16 %rs23, [%rd38+32];

	{ cvt.f32.f16 %f16, %rs22;}


	
	{ cvt.f32.f16 %f17, %rs23;}


	mul.f32 %f18, %f16, %f17;

	{ cvt.rn.f16.f32 %rs24, %f18;}


	st.shared.u16 [%rd38+32], %rs24;

BB22_23:
bar.sync 0;
@!%p1 bra BB22_25;
bra.uni BB22_24;

BB22_24:
ld.shared.u16 %rs25, [%rd4+16];
ld.shared.u16 %rs26, [%rd4+32];

	{ cvt.f32.f16 %f19, %rs25;}


	
	{ cvt.f32.f16 %f20, %rs26;}


	mul.f32 %f21, %f19, %f20;

	{ cvt.rn.f16.f32 %rs27, %f21;}


	st.shared.u16 [%rd4+32], %rs27;

BB22_25:
bar.sync 0;
setp.lt.u32	%p23, %r13, 3;
and.pred %p25, %p6, %p23;
@!%p25 bra BB22_27;
bra.uni BB22_26;

BB22_26:
ld.shared.u16 %rs28, [%rd3+8];
ld.shared.u16 %rs29, [%rd3+16];

	{ cvt.f32.f16 %f22, %rs28;}


	
	{ cvt.f32.f16 %f23, %rs29;}


	mul.f32 %f24, %f22, %f23;

	{ cvt.rn.f16.f32 %rs30, %f24;}


	st.shared.u16 [%rd3+16], %rs30;

BB22_27:
bar.sync 0;
setp.lt.u32	%p26, %r13, 7;
and.pred %p28, %p6, %p26;
@!%p28 bra BB22_29;
bra.uni BB22_28;

BB22_28:
ld.shared.u16 %rs31, [%rd2+4];
ld.shared.u16 %rs32, [%rd2+8];

	{ cvt.f32.f16 %f25, %rs31;}


	
	{ cvt.f32.f16 %f26, %rs32;}


	mul.f32 %f27, %f25, %f26;

	{ cvt.rn.f16.f32 %rs33, %f27;}


	st.shared.u16 [%rd2+8], %rs33;

BB22_29:
bar.sync 0;
setp.lt.u32	%p29, %r13, 15;
and.pred %p31, %p6, %p29;
@!%p31 bra BB22_31;
bra.uni BB22_30;

BB22_30:
mul.wide.u32 %rd42, %r14, 2;
add.s64 %rd43, %rd9, %rd42;
ld.shared.u16 %rs34, [%rd43+2];
ld.shared.u16 %rs35, [%rd43+4];

	{ cvt.f32.f16 %f28, %rs34;}


	
	{ cvt.f32.f16 %f29, %rs35;}


	mul.f32 %f30, %f28, %f29;

	{ cvt.rn.f16.f32 %rs36, %f30;}


	st.shared.u16 [%rd43+4], %rs36;

BB22_31:
bar.sync 0;
@!%p6 bra BB22_36;
bra.uni BB22_32;

BB22_32:
add.s32 %r50, %r13, %r65;
setp.ge.u32	%p32, %r50, %r9;
@%p32 bra BB22_34;

cvt.u64.u32	%rd44, %r50;
mul.lo.s32 %r53, %r3, %r9;
cvt.u64.u32	%rd45, %r53;
add.s64 %rd46, %rd44, %rd45;
cvta.to.global.u64 %rd47, %rd5;
shl.b64 %rd48, %rd46, 1;
add.s64 %rd49, %rd47, %rd48;
ld.shared.u16 %rs37, [%rd1];
st.global.u16 [%rd49], %rs37;

BB22_34:
add.s32 %r56, %r50, 16;
setp.ge.u32	%p33, %r56, %r9;
@%p33 bra BB22_36;

cvt.u64.u32	%rd50, %r56;
mul.lo.s32 %r60, %r3, %r9;
cvt.u64.u32	%rd51, %r60;
add.s64 %rd52, %rd50, %rd51;
cvta.to.global.u64 %rd53, %rd5;
shl.b64 %rd54, %rd52, 1;
add.s64 %rd55, %rd53, %rd54;
ld.shared.u16 %rs38, [%rd1+32];
st.global.u16 [%rd55], %rs38;

BB22_36:
ld.shared.u16 %rs3, [%rd9+62];
bar.sync 0;
add.s32 %r65, %r65, 32;
setp.lt.u32	%p34, %r65, %r9;
mov.u16 %rs39, %rs3;
@%p34 bra BB22_4;

BB22_37:
mov.u32 %r62, %nctaid.x;
mad.lo.s32 %r64, %r62, %r10, %r64;
setp.lt.u32	%p35, %r64, %r8;
@%p35 bra BB22_2;

BB22_38:
ret;
}


.visible .entry _Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5MulOpIS1_EEvPT_S5_jjjS4_T0_(
.param .u64 _Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5MulOpIS1_EEvPT_S5_jjjS4_T0__param_0,
.param .u64 _Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5MulOpIS1_EEvPT_S5_jjjS4_T0__param_1,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5MulOpIS1_EEvPT_S5_jjjS4_T0__param_2,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5MulOpIS1_EEvPT_S5_jjjS4_T0__param_3,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5MulOpIS1_EEvPT_S5_jjjS4_T0__param_4,
.param .align 2 .b8 _Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5MulOpIS1_EEvPT_S5_jjjS4_T0__param_5[2],
.param .align 1 .b8 _Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5MulOpIS1_EEvPT_S5_jjjS4_T0__param_6[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .f32 %f<4>;
.reg .b32 %r<49>;
.reg .b64 %rd<18>;


ld.param.u64 %rd10, [_Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5MulOpIS1_EEvPT_S5_jjjS4_T0__param_0];
ld.param.u64 %rd11, [_Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5MulOpIS1_EEvPT_S5_jjjS4_T0__param_1];
ld.param.u32 %r15, [_Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5MulOpIS1_EEvPT_S5_jjjS4_T0__param_2];
ld.param.u32 %r16, [_Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5MulOpIS1_EEvPT_S5_jjjS4_T0__param_3];
ld.param.u32 %r17, [_Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5MulOpIS1_EEvPT_S5_jjjS4_T0__param_4];
ld.param.u16 %rs4, [_Z29THCTensor_kernel_scanOuterDimIN3c104HalfE5MulOpIS1_EEvPT_S5_jjjS4_T0__param_5];
mov.u32 %r44, %ctaid.x;
setp.ge.u32	%p1, %r44, %r15;
@%p1 bra BB23_8;

mov.u32 %r19, %ctaid.y;
mov.u32 %r20, %ntid.x;
mov.u16 %rs1, %rs4;
mov.u32 %r21, %nctaid.y;
mul.lo.s32 %r2, %r21, %r20;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r3, %r20, %r19, %r22;
mul.wide.u32 %rd1, %r16, 2;
mov.u32 %r43, 0;
cvta.to.global.u64 %rd12, %rd10;
cvta.to.global.u64 %rd14, %rd11;

BB23_2:
setp.ge.u32	%p2, %r3, %r16;
@%p2 bra BB23_7;

mov.u32 %r28, %nctaid.x;
mul.lo.s32 %r29, %r28, %r17;
mul.lo.s32 %r30, %r29, %r16;
mul.lo.s32 %r31, %r30, %r43;
mov.u32 %r32, %ctaid.x;
mul.lo.s32 %r33, %r32, %r17;
mad.lo.s32 %r34, %r33, %r16, %r31;
mul.wide.u32 %rd13, %r34, 2;
add.s64 %rd2, %rd12, %rd13;
add.s64 %rd3, %rd14, %rd13;
mov.u32 %r27, 0;
mov.u32 %r45, %r3;
mov.u32 %r48, %r27;

BB23_4:
mov.u32 %r8, %r45;
mad.lo.s32 %r39, %r2, %r48, %r3;
mul.wide.u32 %rd15, %r39, 2;
add.s64 %rd17, %rd2, %rd15;
add.s64 %rd16, %rd3, %rd15;
setp.eq.s32	%p3, %r17, 0;
mov.u32 %r47, %r27;
mov.u16 %rs8, %rs1;
@%p3 bra BB23_6;

BB23_5:
mov.u16 %rs2, %rs8;
mov.u32 %r9, %r47;
ld.global.u16 %rs6, [%rd16];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs6;}


	mul.f32 %f3, %f1, %f2;

	{ cvt.rn.f16.f32 %rs7, %f3;}


	st.global.u16 [%rd17], %rs7;
add.s64 %rd17, %rd17, %rd1;
add.s64 %rd16, %rd16, %rd1;
add.s32 %r10, %r9, 1;
setp.lt.u32	%p4, %r10, %r17;
mov.u32 %r47, %r10;
mov.u16 %rs8, %rs7;
@%p4 bra BB23_5;

BB23_6:
mad.lo.s32 %r11, %r21, %r20, %r8;
setp.lt.u32	%p5, %r11, %r16;
add.s32 %r48, %r48, 1;
mov.u32 %r45, %r11;
@%p5 bra BB23_4;

BB23_7:
mov.u32 %r42, %nctaid.x;
add.s32 %r44, %r42, %r44;
setp.lt.u32	%p6, %r44, %r15;
add.s32 %r43, %r43, 1;
@%p6 bra BB23_2;

BB23_8:
ret;
}


.visible .entry _Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5AddOpIfEEvPT_S3_jjS2_T2_(
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5AddOpIfEEvPT_S3_jjS2_T2__param_0,
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5AddOpIfEEvPT_S3_jjS2_T2__param_1,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5AddOpIfEEvPT_S3_jjS2_T2__param_2,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5AddOpIfEEvPT_S3_jjS2_T2__param_3,
.param .f32 _Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5AddOpIfEEvPT_S3_jjS2_T2__param_4,
.param .align 1 .b8 _Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5AddOpIfEEvPT_S3_jjS2_T2__param_5[1]
)
{
.reg .pred %p<36>;
.reg .f32 %f<44>;
.reg .b32 %r<52>;
.reg .b64 %rd<59>;

	.shared .align 4 .b8 _Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5AddOpIfEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf[4096];

ld.param.u64 %rd5, [_Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5AddOpIfEEvPT_S3_jjS2_T2__param_0];
ld.param.u64 %rd6, [_Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5AddOpIfEEvPT_S3_jjS2_T2__param_1];
ld.param.u32 %r9, [_Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5AddOpIfEEvPT_S3_jjS2_T2__param_2];
ld.param.u32 %r10, [_Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5AddOpIfEEvPT_S3_jjS2_T2__param_3];
ld.param.f32 %f7, [_Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5AddOpIfEEvPT_S3_jjS2_T2__param_4];
mov.u32 %r11, %ntid.y;
mov.u32 %r12, %ctaid.x;
mul.lo.s32 %r50, %r11, %r12;
setp.ge.u32	%p3, %r50, %r9;
@%p3 bra BB24_36;

mov.u32 %r13, %tid.y;
mov.u32 %r14, %tid.x;
mul.wide.u32 %rd7, %r13, 128;
mov.u64 %rd8, _Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5AddOpIfEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf;
add.s64 %rd9, %rd8, %rd7;
mul.wide.u32 %rd10, %r14, 4;
add.s64 %rd1, %rd9, %rd10;
shl.b32 %r15, %r14, 1;
add.s32 %r16, %r15, 1;
shl.b32 %r17, %r16, 1;
add.s32 %r18, %r17, -1;
mul.wide.u32 %rd11, %r18, 4;
add.s64 %rd2, %rd9, %rd11;
shl.b32 %r19, %r16, 2;
add.s32 %r20, %r19, -1;
mul.wide.u32 %rd12, %r20, 4;
add.s64 %rd3, %rd9, %rd12;
shl.b32 %r21, %r16, 3;
add.s32 %r22, %r21, -1;
mul.wide.u32 %rd13, %r22, 4;
add.s64 %rd4, %rd9, %rd13;

BB24_2:
add.s32 %r3, %r50, %r13;
setp.eq.s32	%p4, %r10, 0;
@%p4 bra BB24_35;

setp.eq.s32	%p5, %r14, 0;
setp.lt.u32	%p6, %r3, %r9;
and.pred %p1, %p6, %p5;
mov.u32 %r51, 0;
mov.f32 %f43, %f7;

BB24_4:
add.s32 %r5, %r14, %r51;
setp.ge.u32	%p7, %r3, %r9;
@%p7 bra BB24_11;

setp.ge.u32	%p8, %r5, %r10;
mov.f32 %f42, %f7;
@%p8 bra BB24_7;

cvt.u64.u32	%rd14, %r5;
mul.lo.s32 %r27, %r3, %r10;
cvt.u64.u32	%rd15, %r27;
add.s64 %rd16, %rd14, %rd15;
cvta.to.global.u64 %rd17, %rd6;
shl.b64 %rd18, %rd16, 2;
add.s64 %rd19, %rd17, %rd18;
ld.global.f32 %f2, [%rd19];
mov.f32 %f42, %f2;

BB24_7:
mov.f32 %f3, %f42;
st.shared.f32 [%rd1], %f3;
add.s32 %r28, %r5, 16;
setp.ge.u32	%p9, %r28, %r10;
mov.f32 %f41, %f7;
@%p9 bra BB24_9;

cvt.u64.u32	%rd20, %r28;
mul.lo.s32 %r30, %r3, %r10;
cvt.u64.u32	%rd21, %r30;
add.s64 %rd22, %rd20, %rd21;
cvta.to.global.u64 %rd23, %rd6;
shl.b64 %rd24, %rd22, 2;
add.s64 %rd25, %rd23, %rd24;
ld.global.f32 %f41, [%rd25];

BB24_9:
st.shared.f32 [%rd1+64], %f41;
setp.ne.s32	%p10, %r14, 0;
@%p10 bra BB24_11;

ld.shared.f32 %f8, [%rd9];
add.f32 %f9, %f43, %f8;
st.shared.f32 [%rd9], %f9;

BB24_11:
bar.sync 0;
setp.lt.u32	%p11, %r14, 16;
and.pred %p13, %p6, %p11;
@!%p13 bra BB24_13;
bra.uni BB24_12;

BB24_12:
mul.wide.u32 %rd32, %r15, 4;
add.s64 %rd33, %rd9, %rd32;
ld.shared.f32 %f10, [%rd33+4];
ld.shared.f32 %f11, [%rd33];
add.f32 %f12, %f11, %f10;
st.shared.f32 [%rd33+4], %f12;

BB24_13:
bar.sync 0;
setp.lt.u32	%p14, %r14, 8;
and.pred %p16, %p6, %p14;
@!%p16 bra BB24_15;
bra.uni BB24_14;

BB24_14:
ld.shared.f32 %f13, [%rd2];
ld.shared.f32 %f14, [%rd2+8];
add.f32 %f15, %f13, %f14;
st.shared.f32 [%rd2+8], %f15;

BB24_15:
bar.sync 0;
setp.lt.u32	%p17, %r14, 4;
and.pred %p19, %p6, %p17;
@!%p19 bra BB24_17;
bra.uni BB24_16;

BB24_16:
ld.shared.f32 %f16, [%rd3];
ld.shared.f32 %f17, [%rd3+16];
add.f32 %f18, %f16, %f17;
st.shared.f32 [%rd3+16], %f18;

BB24_17:
bar.sync 0;
setp.lt.u32	%p20, %r14, 2;
and.pred %p22, %p6, %p20;
@!%p22 bra BB24_19;
bra.uni BB24_18;

BB24_18:
ld.shared.f32 %f19, [%rd4];
ld.shared.f32 %f20, [%rd4+32];
add.f32 %f21, %f19, %f20;
st.shared.f32 [%rd4+32], %f21;

BB24_19:
bar.sync 0;
@!%p1 bra BB24_21;
bra.uni BB24_20;

BB24_20:
shl.b32 %r38, %r14, 5;
add.s32 %r39, %r38, 15;
mul.wide.u32 %rd37, %r39, 4;
add.s64 %rd38, %rd9, %rd37;
ld.shared.f32 %f22, [%rd38+64];
ld.shared.f32 %f23, [%rd38];
add.f32 %f24, %f23, %f22;
st.shared.f32 [%rd38+64], %f24;

BB24_21:
bar.sync 0;
@!%p1 bra BB24_23;
bra.uni BB24_22;

BB24_22:
ld.shared.f32 %f25, [%rd4+64];
ld.shared.f32 %f26, [%rd4+32];
add.f32 %f27, %f26, %f25;
st.shared.f32 [%rd4+64], %f27;

BB24_23:
bar.sync 0;
setp.lt.u32	%p23, %r14, 3;
and.pred %p25, %p6, %p23;
@!%p25 bra BB24_25;
bra.uni BB24_24;

BB24_24:
ld.shared.f32 %f28, [%rd3+32];
ld.shared.f32 %f29, [%rd3+16];
add.f32 %f30, %f29, %f28;
st.shared.f32 [%rd3+32], %f30;

BB24_25:
bar.sync 0;
setp.lt.u32	%p26, %r14, 7;
and.pred %p28, %p6, %p26;
@!%p28 bra BB24_27;
bra.uni BB24_26;

BB24_26:
ld.shared.f32 %f31, [%rd2+16];
ld.shared.f32 %f32, [%rd2+8];
add.f32 %f33, %f32, %f31;
st.shared.f32 [%rd2+16], %f33;

BB24_27:
bar.sync 0;
setp.lt.u32	%p29, %r14, 15;
and.pred %p31, %p6, %p29;
@!%p31 bra BB24_29;
bra.uni BB24_28;

BB24_28:
mul.wide.u32 %rd42, %r15, 4;
add.s64 %rd43, %rd9, %rd42;
ld.shared.f32 %f34, [%rd43+8];
ld.shared.f32 %f35, [%rd43+4];
add.f32 %f36, %f35, %f34;
st.shared.f32 [%rd43+8], %f36;

BB24_29:
bar.sync 0;
@!%p6 bra BB24_34;
bra.uni BB24_30;

BB24_30:
setp.ge.u32	%p32, %r5, %r10;
@%p32 bra BB24_32;

ld.shared.f32 %f37, [%rd1];
mul.lo.s32 %r43, %r3, %r10;
cvt.u64.u32	%rd44, %r43;
cvt.u64.u32	%rd45, %r5;
add.s64 %rd46, %rd45, %rd44;
cvta.to.global.u64 %rd47, %rd5;
shl.b64 %rd48, %rd46, 2;
add.s64 %rd49, %rd47, %rd48;
st.global.f32 [%rd49], %f37;

BB24_32:
add.s32 %r44, %r5, 16;
setp.ge.u32	%p33, %r44, %r10;
@%p33 bra BB24_34;

ld.shared.f32 %f38, [%rd1+64];
cvt.u64.u32	%rd50, %r44;
mul.lo.s32 %r46, %r3, %r10;
cvt.u64.u32	%rd51, %r46;
add.s64 %rd52, %rd50, %rd51;
cvta.to.global.u64 %rd53, %rd5;
shl.b64 %rd54, %rd52, 2;
add.s64 %rd55, %rd53, %rd54;
st.global.f32 [%rd55], %f38;

BB24_34:
ld.shared.f32 %f43, [%rd9+124];
bar.sync 0;
add.s32 %r51, %r51, 32;
setp.lt.u32	%p34, %r51, %r10;
@%p34 bra BB24_4;

BB24_35:
mov.u32 %r48, %nctaid.x;
mad.lo.s32 %r50, %r48, %r11, %r50;
setp.lt.u32	%p35, %r50, %r9;
@%p35 bra BB24_2;

BB24_36:
ret;
}


.visible .entry _Z29THCTensor_kernel_scanOuterDimIf5AddOpIfEEvPT_S3_jjjS2_T0_(
.param .u64 _Z29THCTensor_kernel_scanOuterDimIf5AddOpIfEEvPT_S3_jjjS2_T0__param_0,
.param .u64 _Z29THCTensor_kernel_scanOuterDimIf5AddOpIfEEvPT_S3_jjjS2_T0__param_1,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIf5AddOpIfEEvPT_S3_jjjS2_T0__param_2,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIf5AddOpIfEEvPT_S3_jjjS2_T0__param_3,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIf5AddOpIfEEvPT_S3_jjjS2_T0__param_4,
.param .f32 _Z29THCTensor_kernel_scanOuterDimIf5AddOpIfEEvPT_S3_jjjS2_T0__param_5,
.param .align 1 .b8 _Z29THCTensor_kernel_scanOuterDimIf5AddOpIfEEvPT_S3_jjjS2_T0__param_6[1]
)
{
.reg .pred %p<7>;
.reg .f32 %f<6>;
.reg .b32 %r<48>;
.reg .b64 %rd<18>;


ld.param.u64 %rd10, [_Z29THCTensor_kernel_scanOuterDimIf5AddOpIfEEvPT_S3_jjjS2_T0__param_0];
ld.param.u64 %rd11, [_Z29THCTensor_kernel_scanOuterDimIf5AddOpIfEEvPT_S3_jjjS2_T0__param_1];
ld.param.u32 %r16, [_Z29THCTensor_kernel_scanOuterDimIf5AddOpIfEEvPT_S3_jjjS2_T0__param_2];
ld.param.u32 %r17, [_Z29THCTensor_kernel_scanOuterDimIf5AddOpIfEEvPT_S3_jjjS2_T0__param_3];
ld.param.u32 %r18, [_Z29THCTensor_kernel_scanOuterDimIf5AddOpIfEEvPT_S3_jjjS2_T0__param_4];
ld.param.f32 %f3, [_Z29THCTensor_kernel_scanOuterDimIf5AddOpIfEEvPT_S3_jjjS2_T0__param_5];
mov.u32 %r43, %ctaid.x;
setp.ge.u32	%p1, %r43, %r16;
@%p1 bra BB25_8;

mov.u32 %r20, %ctaid.y;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %nctaid.y;
mul.lo.s32 %r3, %r22, %r21;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r4, %r21, %r20, %r23;
mul.wide.u32 %rd1, %r17, 4;
mov.u32 %r42, 0;
cvta.to.global.u64 %rd12, %rd10;
cvta.to.global.u64 %rd14, %rd11;

BB25_2:
setp.ge.u32	%p2, %r4, %r17;
@%p2 bra BB25_7;

mov.u32 %r29, %nctaid.x;
mul.lo.s32 %r30, %r29, %r18;
mul.lo.s32 %r31, %r30, %r17;
mul.lo.s32 %r32, %r31, %r42;
mov.u32 %r33, %ctaid.x;
mul.lo.s32 %r34, %r33, %r18;
mad.lo.s32 %r35, %r34, %r17, %r32;
mul.wide.u32 %rd13, %r35, 4;
add.s64 %rd2, %rd12, %rd13;
add.s64 %rd3, %rd14, %rd13;
mov.u32 %r28, 0;
mov.u32 %r44, %r4;
mov.u32 %r47, %r28;

BB25_4:
mov.u32 %r9, %r44;
mad.lo.s32 %r40, %r3, %r47, %r4;
mul.wide.u32 %rd15, %r40, 4;
add.s64 %rd17, %rd2, %rd15;
add.s64 %rd16, %rd3, %rd15;
setp.eq.s32	%p3, %r18, 0;
mov.u32 %r46, %r28;
mov.f32 %f5, %f3;
@%p3 bra BB25_6;

BB25_5:
mov.f32 %f1, %f5;
mov.u32 %r10, %r46;
ld.global.f32 %f4, [%rd16];
add.f32 %f2, %f1, %f4;
st.global.f32 [%rd17], %f2;
add.s64 %rd17, %rd17, %rd1;
add.s64 %rd16, %rd16, %rd1;
add.s32 %r11, %r10, 1;
setp.lt.u32	%p4, %r11, %r18;
mov.u32 %r46, %r11;
mov.f32 %f5, %f2;
@%p4 bra BB25_5;

BB25_6:
add.s32 %r12, %r3, %r9;
setp.lt.u32	%p5, %r12, %r17;
add.s32 %r47, %r47, 1;
mov.u32 %r44, %r12;
@%p5 bra BB25_4;

BB25_7:
mov.u32 %r41, %nctaid.x;
add.s32 %r43, %r41, %r43;
setp.lt.u32	%p6, %r43, %r16;
add.s32 %r42, %r42, 1;
@%p6 bra BB25_2;

BB25_8:
ret;
}


.visible .entry _Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5MulOpIfEEvPT_S3_jjS2_T2_(
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5MulOpIfEEvPT_S3_jjS2_T2__param_0,
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5MulOpIfEEvPT_S3_jjS2_T2__param_1,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5MulOpIfEEvPT_S3_jjS2_T2__param_2,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5MulOpIfEEvPT_S3_jjS2_T2__param_3,
.param .f32 _Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5MulOpIfEEvPT_S3_jjS2_T2__param_4,
.param .align 1 .b8 _Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5MulOpIfEEvPT_S3_jjS2_T2__param_5[1]
)
{
.reg .pred %p<36>;
.reg .f32 %f<44>;
.reg .b32 %r<52>;
.reg .b64 %rd<59>;

	.shared .align 4 .b8 _Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5MulOpIfEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf[4096];

ld.param.u64 %rd5, [_Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5MulOpIfEEvPT_S3_jjS2_T2__param_0];
ld.param.u64 %rd6, [_Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5MulOpIfEEvPT_S3_jjS2_T2__param_1];
ld.param.u32 %r9, [_Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5MulOpIfEEvPT_S3_jjS2_T2__param_2];
ld.param.u32 %r10, [_Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5MulOpIfEEvPT_S3_jjS2_T2__param_3];
ld.param.f32 %f7, [_Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5MulOpIfEEvPT_S3_jjS2_T2__param_4];
mov.u32 %r11, %ntid.y;
mov.u32 %r12, %ctaid.x;
mul.lo.s32 %r50, %r11, %r12;
setp.ge.u32	%p3, %r50, %r9;
@%p3 bra BB26_36;

mov.u32 %r13, %tid.y;
mov.u32 %r14, %tid.x;
mul.wide.u32 %rd7, %r13, 128;
mov.u64 %rd8, _Z33THCTensor_kernel_scanInnermostDimIfLi16ELi32E5MulOpIfEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf;
add.s64 %rd9, %rd8, %rd7;
mul.wide.u32 %rd10, %r14, 4;
add.s64 %rd1, %rd9, %rd10;
shl.b32 %r15, %r14, 1;
add.s32 %r16, %r15, 1;
shl.b32 %r17, %r16, 1;
add.s32 %r18, %r17, -1;
mul.wide.u32 %rd11, %r18, 4;
add.s64 %rd2, %rd9, %rd11;
shl.b32 %r19, %r16, 2;
add.s32 %r20, %r19, -1;
mul.wide.u32 %rd12, %r20, 4;
add.s64 %rd3, %rd9, %rd12;
shl.b32 %r21, %r16, 3;
add.s32 %r22, %r21, -1;
mul.wide.u32 %rd13, %r22, 4;
add.s64 %rd4, %rd9, %rd13;

BB26_2:
add.s32 %r3, %r50, %r13;
setp.eq.s32	%p4, %r10, 0;
@%p4 bra BB26_35;

setp.eq.s32	%p5, %r14, 0;
setp.lt.u32	%p6, %r3, %r9;
and.pred %p1, %p6, %p5;
mov.u32 %r51, 0;
mov.f32 %f43, %f7;

BB26_4:
add.s32 %r5, %r14, %r51;
setp.ge.u32	%p7, %r3, %r9;
@%p7 bra BB26_11;

setp.ge.u32	%p8, %r5, %r10;
mov.f32 %f42, %f7;
@%p8 bra BB26_7;

cvt.u64.u32	%rd14, %r5;
mul.lo.s32 %r27, %r3, %r10;
cvt.u64.u32	%rd15, %r27;
add.s64 %rd16, %rd14, %rd15;
cvta.to.global.u64 %rd17, %rd6;
shl.b64 %rd18, %rd16, 2;
add.s64 %rd19, %rd17, %rd18;
ld.global.f32 %f2, [%rd19];
mov.f32 %f42, %f2;

BB26_7:
mov.f32 %f3, %f42;
st.shared.f32 [%rd1], %f3;
add.s32 %r28, %r5, 16;
setp.ge.u32	%p9, %r28, %r10;
mov.f32 %f41, %f7;
@%p9 bra BB26_9;

cvt.u64.u32	%rd20, %r28;
mul.lo.s32 %r30, %r3, %r10;
cvt.u64.u32	%rd21, %r30;
add.s64 %rd22, %rd20, %rd21;
cvta.to.global.u64 %rd23, %rd6;
shl.b64 %rd24, %rd22, 2;
add.s64 %rd25, %rd23, %rd24;
ld.global.f32 %f41, [%rd25];

BB26_9:
st.shared.f32 [%rd1+64], %f41;
setp.ne.s32	%p10, %r14, 0;
@%p10 bra BB26_11;

ld.shared.f32 %f8, [%rd9];
mul.f32 %f9, %f43, %f8;
st.shared.f32 [%rd9], %f9;

BB26_11:
bar.sync 0;
setp.lt.u32	%p11, %r14, 16;
and.pred %p13, %p6, %p11;
@!%p13 bra BB26_13;
bra.uni BB26_12;

BB26_12:
mul.wide.u32 %rd32, %r15, 4;
add.s64 %rd33, %rd9, %rd32;
ld.shared.f32 %f10, [%rd33+4];
ld.shared.f32 %f11, [%rd33];
mul.f32 %f12, %f11, %f10;
st.shared.f32 [%rd33+4], %f12;

BB26_13:
bar.sync 0;
setp.lt.u32	%p14, %r14, 8;
and.pred %p16, %p6, %p14;
@!%p16 bra BB26_15;
bra.uni BB26_14;

BB26_14:
ld.shared.f32 %f13, [%rd2];
ld.shared.f32 %f14, [%rd2+8];
mul.f32 %f15, %f13, %f14;
st.shared.f32 [%rd2+8], %f15;

BB26_15:
bar.sync 0;
setp.lt.u32	%p17, %r14, 4;
and.pred %p19, %p6, %p17;
@!%p19 bra BB26_17;
bra.uni BB26_16;

BB26_16:
ld.shared.f32 %f16, [%rd3];
ld.shared.f32 %f17, [%rd3+16];
mul.f32 %f18, %f16, %f17;
st.shared.f32 [%rd3+16], %f18;

BB26_17:
bar.sync 0;
setp.lt.u32	%p20, %r14, 2;
and.pred %p22, %p6, %p20;
@!%p22 bra BB26_19;
bra.uni BB26_18;

BB26_18:
ld.shared.f32 %f19, [%rd4];
ld.shared.f32 %f20, [%rd4+32];
mul.f32 %f21, %f19, %f20;
st.shared.f32 [%rd4+32], %f21;

BB26_19:
bar.sync 0;
@!%p1 bra BB26_21;
bra.uni BB26_20;

BB26_20:
shl.b32 %r38, %r14, 5;
add.s32 %r39, %r38, 15;
mul.wide.u32 %rd37, %r39, 4;
add.s64 %rd38, %rd9, %rd37;
ld.shared.f32 %f22, [%rd38+64];
ld.shared.f32 %f23, [%rd38];
mul.f32 %f24, %f23, %f22;
st.shared.f32 [%rd38+64], %f24;

BB26_21:
bar.sync 0;
@!%p1 bra BB26_23;
bra.uni BB26_22;

BB26_22:
ld.shared.f32 %f25, [%rd4+64];
ld.shared.f32 %f26, [%rd4+32];
mul.f32 %f27, %f26, %f25;
st.shared.f32 [%rd4+64], %f27;

BB26_23:
bar.sync 0;
setp.lt.u32	%p23, %r14, 3;
and.pred %p25, %p6, %p23;
@!%p25 bra BB26_25;
bra.uni BB26_24;

BB26_24:
ld.shared.f32 %f28, [%rd3+32];
ld.shared.f32 %f29, [%rd3+16];
mul.f32 %f30, %f29, %f28;
st.shared.f32 [%rd3+32], %f30;

BB26_25:
bar.sync 0;
setp.lt.u32	%p26, %r14, 7;
and.pred %p28, %p6, %p26;
@!%p28 bra BB26_27;
bra.uni BB26_26;

BB26_26:
ld.shared.f32 %f31, [%rd2+16];
ld.shared.f32 %f32, [%rd2+8];
mul.f32 %f33, %f32, %f31;
st.shared.f32 [%rd2+16], %f33;

BB26_27:
bar.sync 0;
setp.lt.u32	%p29, %r14, 15;
and.pred %p31, %p6, %p29;
@!%p31 bra BB26_29;
bra.uni BB26_28;

BB26_28:
mul.wide.u32 %rd42, %r15, 4;
add.s64 %rd43, %rd9, %rd42;
ld.shared.f32 %f34, [%rd43+8];
ld.shared.f32 %f35, [%rd43+4];
mul.f32 %f36, %f35, %f34;
st.shared.f32 [%rd43+8], %f36;

BB26_29:
bar.sync 0;
@!%p6 bra BB26_34;
bra.uni BB26_30;

BB26_30:
setp.ge.u32	%p32, %r5, %r10;
@%p32 bra BB26_32;

ld.shared.f32 %f37, [%rd1];
mul.lo.s32 %r43, %r3, %r10;
cvt.u64.u32	%rd44, %r43;
cvt.u64.u32	%rd45, %r5;
add.s64 %rd46, %rd45, %rd44;
cvta.to.global.u64 %rd47, %rd5;
shl.b64 %rd48, %rd46, 2;
add.s64 %rd49, %rd47, %rd48;
st.global.f32 [%rd49], %f37;

BB26_32:
add.s32 %r44, %r5, 16;
setp.ge.u32	%p33, %r44, %r10;
@%p33 bra BB26_34;

ld.shared.f32 %f38, [%rd1+64];
cvt.u64.u32	%rd50, %r44;
mul.lo.s32 %r46, %r3, %r10;
cvt.u64.u32	%rd51, %r46;
add.s64 %rd52, %rd50, %rd51;
cvta.to.global.u64 %rd53, %rd5;
shl.b64 %rd54, %rd52, 2;
add.s64 %rd55, %rd53, %rd54;
st.global.f32 [%rd55], %f38;

BB26_34:
ld.shared.f32 %f43, [%rd9+124];
bar.sync 0;
add.s32 %r51, %r51, 32;
setp.lt.u32	%p34, %r51, %r10;
@%p34 bra BB26_4;

BB26_35:
mov.u32 %r48, %nctaid.x;
mad.lo.s32 %r50, %r48, %r11, %r50;
setp.lt.u32	%p35, %r50, %r9;
@%p35 bra BB26_2;

BB26_36:
ret;
}


.visible .entry _Z29THCTensor_kernel_scanOuterDimIf5MulOpIfEEvPT_S3_jjjS2_T0_(
.param .u64 _Z29THCTensor_kernel_scanOuterDimIf5MulOpIfEEvPT_S3_jjjS2_T0__param_0,
.param .u64 _Z29THCTensor_kernel_scanOuterDimIf5MulOpIfEEvPT_S3_jjjS2_T0__param_1,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIf5MulOpIfEEvPT_S3_jjjS2_T0__param_2,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIf5MulOpIfEEvPT_S3_jjjS2_T0__param_3,
.param .u32 _Z29THCTensor_kernel_scanOuterDimIf5MulOpIfEEvPT_S3_jjjS2_T0__param_4,
.param .f32 _Z29THCTensor_kernel_scanOuterDimIf5MulOpIfEEvPT_S3_jjjS2_T0__param_5,
.param .align 1 .b8 _Z29THCTensor_kernel_scanOuterDimIf5MulOpIfEEvPT_S3_jjjS2_T0__param_6[1]
)
{
.reg .pred %p<7>;
.reg .f32 %f<6>;
.reg .b32 %r<48>;
.reg .b64 %rd<18>;


ld.param.u64 %rd10, [_Z29THCTensor_kernel_scanOuterDimIf5MulOpIfEEvPT_S3_jjjS2_T0__param_0];
ld.param.u64 %rd11, [_Z29THCTensor_kernel_scanOuterDimIf5MulOpIfEEvPT_S3_jjjS2_T0__param_1];
ld.param.u32 %r16, [_Z29THCTensor_kernel_scanOuterDimIf5MulOpIfEEvPT_S3_jjjS2_T0__param_2];
ld.param.u32 %r17, [_Z29THCTensor_kernel_scanOuterDimIf5MulOpIfEEvPT_S3_jjjS2_T0__param_3];
ld.param.u32 %r18, [_Z29THCTensor_kernel_scanOuterDimIf5MulOpIfEEvPT_S3_jjjS2_T0__param_4];
ld.param.f32 %f3, [_Z29THCTensor_kernel_scanOuterDimIf5MulOpIfEEvPT_S3_jjjS2_T0__param_5];
mov.u32 %r43, %ctaid.x;
setp.ge.u32	%p1, %r43, %r16;
@%p1 bra BB27_8;

mov.u32 %r20, %ctaid.y;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %nctaid.y;
mul.lo.s32 %r3, %r22, %r21;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r4, %r21, %r20, %r23;
mul.wide.u32 %rd1, %r17, 4;
mov.u32 %r42, 0;
cvta.to.global.u64 %rd12, %rd10;
cvta.to.global.u64 %rd14, %rd11;

BB27_2:
setp.ge.u32	%p2, %r4, %r17;
@%p2 bra BB27_7;

mov.u32 %r29, %nctaid.x;
mul.lo.s32 %r30, %r29, %r18;
mul.lo.s32 %r31, %r30, %r17;
mul.lo.s32 %r32, %r31, %r42;
mov.u32 %r33, %ctaid.x;
mul.lo.s32 %r34, %r33, %r18;
mad.lo.s32 %r35, %r34, %r17, %r32;
mul.wide.u32 %rd13, %r35, 4;
add.s64 %rd2, %rd12, %rd13;
add.s64 %rd3, %rd14, %rd13;
mov.u32 %r28, 0;
mov.u32 %r44, %r4;
mov.u32 %r47, %r28;

BB27_4:
mov.u32 %r9, %r44;
mad.lo.s32 %r40, %r3, %r47, %r4;
mul.wide.u32 %rd15, %r40, 4;
add.s64 %rd17, %rd2, %rd15;
add.s64 %rd16, %rd3, %rd15;
setp.eq.s32	%p3, %r18, 0;
mov.u32 %r46, %r28;
mov.f32 %f5, %f3;
@%p3 bra BB27_6;

BB27_5:
mov.f32 %f1, %f5;
mov.u32 %r10, %r46;
ld.global.f32 %f4, [%rd16];
mul.f32 %f2, %f1, %f4;
st.global.f32 [%rd17], %f2;
add.s64 %rd17, %rd17, %rd1;
add.s64 %rd16, %rd16, %rd1;
add.s32 %r11, %r10, 1;
setp.lt.u32	%p4, %r11, %r18;
mov.u32 %r46, %r11;
mov.f32 %f5, %f2;
@%p4 bra BB27_5;

BB27_6:
add.s32 %r12, %r3, %r9;
setp.lt.u32	%p5, %r12, %r17;
add.s32 %r47, %r47, 1;
mov.u32 %r44, %r12;
@%p5 bra BB27_4;

BB27_7:
mov.u32 %r41, %nctaid.x;
add.s32 %r43, %r41, %r43;
setp.lt.u32	%p6, %r43, %r16;
add.s32 %r42, %r42, 1;
@%p6 bra BB27_2;

BB27_8:
ret;
}


.visible .entry _Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5AddOpIdEEvPT_S3_jjS2_T2_(
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5AddOpIdEEvPT_S3_jjS2_T2__param_0,
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5AddOpIdEEvPT_S3_jjS2_T2__param_1,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5AddOpIdEEvPT_S3_jjS2_T2__param_2,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5AddOpIdEEvPT_S3_jjS2_T2__param_3,
.param .f64 _Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5AddOpIdEEvPT_S3_jjS2_T2__param_4,
.param .align 1 .b8 _Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5AddOpIdEEvPT_S3_jjS2_T2__param_5[1]
)
{
.reg .pred %p<36>;
.reg .b32 %r<52>;
.reg .f64 %fd<44>;
.reg .b64 %rd<59>;

	.shared .align 8 .b8 _Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5AddOpIdEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf[8192];

ld.param.u64 %rd5, [_Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5AddOpIdEEvPT_S3_jjS2_T2__param_0];
ld.param.u64 %rd6, [_Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5AddOpIdEEvPT_S3_jjS2_T2__param_1];
ld.param.u32 %r9, [_Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5AddOpIdEEvPT_S3_jjS2_T2__param_2];
ld.param.u32 %r10, [_Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5AddOpIdEEvPT_S3_jjS2_T2__param_3];
ld.param.f64 %fd7, [_Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5AddOpIdEEvPT_S3_jjS2_T2__param_4];
mov.u32 %r11, %ntid.y;
mov.u32 %r12, %ctaid.x;
mul.lo.s32 %r50, %r11, %r12;
setp.ge.u32	%p3, %r50, %r9;
@%p3 bra BB28_36;

mov.u32 %r13, %tid.y;
mov.u32 %r14, %tid.x;
mul.wide.u32 %rd7, %r13, 256;
mov.u64 %rd8, _Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5AddOpIdEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf;
add.s64 %rd9, %rd8, %rd7;
mul.wide.u32 %rd10, %r14, 8;
add.s64 %rd1, %rd9, %rd10;
shl.b32 %r15, %r14, 1;
add.s32 %r16, %r15, 1;
shl.b32 %r17, %r16, 1;
add.s32 %r18, %r17, -1;
mul.wide.u32 %rd11, %r18, 8;
add.s64 %rd2, %rd9, %rd11;
shl.b32 %r19, %r16, 2;
add.s32 %r20, %r19, -1;
mul.wide.u32 %rd12, %r20, 8;
add.s64 %rd3, %rd9, %rd12;
shl.b32 %r21, %r16, 3;
add.s32 %r22, %r21, -1;
mul.wide.u32 %rd13, %r22, 8;
add.s64 %rd4, %rd9, %rd13;

BB28_2:
add.s32 %r3, %r50, %r13;
setp.eq.s32	%p4, %r10, 0;
@%p4 bra BB28_35;

setp.eq.s32	%p5, %r14, 0;
setp.lt.u32	%p6, %r3, %r9;
and.pred %p1, %p6, %p5;
mov.u32 %r51, 0;
mov.f64 %fd43, %fd7;

BB28_4:
add.s32 %r5, %r14, %r51;
setp.ge.u32	%p7, %r3, %r9;
@%p7 bra BB28_11;

setp.ge.u32	%p8, %r5, %r10;
mov.f64 %fd42, %fd7;
@%p8 bra BB28_7;

cvt.u64.u32	%rd14, %r5;
mul.lo.s32 %r27, %r3, %r10;
cvt.u64.u32	%rd15, %r27;
add.s64 %rd16, %rd14, %rd15;
cvta.to.global.u64 %rd17, %rd6;
shl.b64 %rd18, %rd16, 3;
add.s64 %rd19, %rd17, %rd18;
ld.global.f64 %fd2, [%rd19];
mov.f64 %fd42, %fd2;

BB28_7:
mov.f64 %fd3, %fd42;
st.shared.f64 [%rd1], %fd3;
add.s32 %r28, %r5, 16;
setp.ge.u32	%p9, %r28, %r10;
mov.f64 %fd41, %fd7;
@%p9 bra BB28_9;

cvt.u64.u32	%rd20, %r28;
mul.lo.s32 %r30, %r3, %r10;
cvt.u64.u32	%rd21, %r30;
add.s64 %rd22, %rd20, %rd21;
cvta.to.global.u64 %rd23, %rd6;
shl.b64 %rd24, %rd22, 3;
add.s64 %rd25, %rd23, %rd24;
ld.global.f64 %fd41, [%rd25];

BB28_9:
st.shared.f64 [%rd1+128], %fd41;
setp.ne.s32	%p10, %r14, 0;
@%p10 bra BB28_11;

ld.shared.f64 %fd8, [%rd9];
add.f64 %fd9, %fd43, %fd8;
st.shared.f64 [%rd9], %fd9;

BB28_11:
bar.sync 0;
setp.lt.u32	%p11, %r14, 16;
and.pred %p13, %p6, %p11;
@!%p13 bra BB28_13;
bra.uni BB28_12;

BB28_12:
mul.wide.u32 %rd32, %r15, 8;
add.s64 %rd33, %rd9, %rd32;
ld.shared.f64 %fd10, [%rd33+8];
ld.shared.f64 %fd11, [%rd33];
add.f64 %fd12, %fd11, %fd10;
st.shared.f64 [%rd33+8], %fd12;

BB28_13:
bar.sync 0;
setp.lt.u32	%p14, %r14, 8;
and.pred %p16, %p6, %p14;
@!%p16 bra BB28_15;
bra.uni BB28_14;

BB28_14:
ld.shared.f64 %fd13, [%rd2];
ld.shared.f64 %fd14, [%rd2+16];
add.f64 %fd15, %fd13, %fd14;
st.shared.f64 [%rd2+16], %fd15;

BB28_15:
bar.sync 0;
setp.lt.u32	%p17, %r14, 4;
and.pred %p19, %p6, %p17;
@!%p19 bra BB28_17;
bra.uni BB28_16;

BB28_16:
ld.shared.f64 %fd16, [%rd3];
ld.shared.f64 %fd17, [%rd3+32];
add.f64 %fd18, %fd16, %fd17;
st.shared.f64 [%rd3+32], %fd18;

BB28_17:
bar.sync 0;
setp.lt.u32	%p20, %r14, 2;
and.pred %p22, %p6, %p20;
@!%p22 bra BB28_19;
bra.uni BB28_18;

BB28_18:
ld.shared.f64 %fd19, [%rd4];
ld.shared.f64 %fd20, [%rd4+64];
add.f64 %fd21, %fd19, %fd20;
st.shared.f64 [%rd4+64], %fd21;

BB28_19:
bar.sync 0;
@!%p1 bra BB28_21;
bra.uni BB28_20;

BB28_20:
shl.b32 %r38, %r14, 5;
add.s32 %r39, %r38, 15;
mul.wide.u32 %rd37, %r39, 8;
add.s64 %rd38, %rd9, %rd37;
ld.shared.f64 %fd22, [%rd38+128];
ld.shared.f64 %fd23, [%rd38];
add.f64 %fd24, %fd23, %fd22;
st.shared.f64 [%rd38+128], %fd24;

BB28_21:
bar.sync 0;
@!%p1 bra BB28_23;
bra.uni BB28_22;

BB28_22:
ld.shared.f64 %fd25, [%rd4+128];
ld.shared.f64 %fd26, [%rd4+64];
add.f64 %fd27, %fd26, %fd25;
st.shared.f64 [%rd4+128], %fd27;

BB28_23:
bar.sync 0;
setp.lt.u32	%p23, %r14, 3;
and.pred %p25, %p6, %p23;
@!%p25 bra BB28_25;
bra.uni BB28_24;

BB28_24:
ld.shared.f64 %fd28, [%rd3+64];
ld.shared.f64 %fd29, [%rd3+32];
add.f64 %fd30, %fd29, %fd28;
st.shared.f64 [%rd3+64], %fd30;

BB28_25:
bar.sync 0;
setp.lt.u32	%p26, %r14, 7;
and.pred %p28, %p6, %p26;
@!%p28 bra BB28_27;
bra.uni BB28_26;

BB28_26:
ld.shared.f64 %fd31, [%rd2+32];
ld.shared.f64 %fd32, [%rd2+16];
add.f64 %fd33, %fd32, %fd31;
st.shared.f64 [%rd2+32], %fd33;

BB28_27:
bar.sync 0;
setp.lt.u32	%p29, %r14, 15;
and.pred %p31, %p6, %p29;
@!%p31 bra BB28_29;
bra.uni BB28_28;

BB28_28:
mul.wide.u32 %rd42, %r15, 8;
add.s64 %rd43, %rd9, %rd42;
ld.shared.f64 %fd34, [%rd43+16];
ld.shared.f64 %fd35, [%rd43+8];
add.f64 %fd36, %fd35, %fd34;
st.shared.f64 [%rd43+16], %fd36;

BB28_29:
bar.sync 0;
@!%p6 bra BB28_34;
bra.uni BB28_30;

BB28_30:
setp.ge.u32	%p32, %r5, %r10;
@%p32 bra BB28_32;

ld.shared.f64 %fd37, [%rd1];
mul.lo.s32 %r43, %r3, %r10;
cvt.u64.u32	%rd44, %r43;
cvt.u64.u32	%rd45, %r5;
add.s64 %rd46, %rd45, %rd44;
cvta.to.global.u64 %rd47, %rd5;
shl.b64 %rd48, %rd46, 3;
add.s64 %rd49, %rd47, %rd48;
st.global.f64 [%rd49], %fd37;

BB28_32:
add.s32 %r44, %r5, 16;
setp.ge.u32	%p33, %r44, %r10;
@%p33 bra BB28_34;

ld.shared.f64 %fd38, [%rd1+128];
cvt.u64.u32	%rd50, %r44;
mul.lo.s32 %r46, %r3, %r10;
cvt.u64.u32	%rd51, %r46;
add.s64 %rd52, %rd50, %rd51;
cvta.to.global.u64 %rd53, %rd5;
shl.b64 %rd54, %rd52, 3;
add.s64 %rd55, %rd53, %rd54;
st.global.f64 [%rd55], %fd38;

BB28_34:
ld.shared.f64 %fd43, [%rd9+248];
bar.sync 0;
add.s32 %r51, %r51, 32;
setp.lt.u32	%p34, %r51, %r10;
@%p34 bra BB28_4;

BB28_35:
mov.u32 %r48, %nctaid.x;
mad.lo.s32 %r50, %r48, %r11, %r50;
setp.lt.u32	%p35, %r50, %r9;
@%p35 bra BB28_2;

BB28_36:
ret;
}


.visible .entry _Z29THCTensor_kernel_scanOuterDimId5AddOpIdEEvPT_S3_jjjS2_T0_(
.param .u64 _Z29THCTensor_kernel_scanOuterDimId5AddOpIdEEvPT_S3_jjjS2_T0__param_0,
.param .u64 _Z29THCTensor_kernel_scanOuterDimId5AddOpIdEEvPT_S3_jjjS2_T0__param_1,
.param .u32 _Z29THCTensor_kernel_scanOuterDimId5AddOpIdEEvPT_S3_jjjS2_T0__param_2,
.param .u32 _Z29THCTensor_kernel_scanOuterDimId5AddOpIdEEvPT_S3_jjjS2_T0__param_3,
.param .u32 _Z29THCTensor_kernel_scanOuterDimId5AddOpIdEEvPT_S3_jjjS2_T0__param_4,
.param .f64 _Z29THCTensor_kernel_scanOuterDimId5AddOpIdEEvPT_S3_jjjS2_T0__param_5,
.param .align 1 .b8 _Z29THCTensor_kernel_scanOuterDimId5AddOpIdEEvPT_S3_jjjS2_T0__param_6[1]
)
{
.reg .pred %p<7>;
.reg .b32 %r<48>;
.reg .f64 %fd<6>;
.reg .b64 %rd<18>;


ld.param.u64 %rd10, [_Z29THCTensor_kernel_scanOuterDimId5AddOpIdEEvPT_S3_jjjS2_T0__param_0];
ld.param.u64 %rd11, [_Z29THCTensor_kernel_scanOuterDimId5AddOpIdEEvPT_S3_jjjS2_T0__param_1];
ld.param.u32 %r16, [_Z29THCTensor_kernel_scanOuterDimId5AddOpIdEEvPT_S3_jjjS2_T0__param_2];
ld.param.u32 %r17, [_Z29THCTensor_kernel_scanOuterDimId5AddOpIdEEvPT_S3_jjjS2_T0__param_3];
ld.param.u32 %r18, [_Z29THCTensor_kernel_scanOuterDimId5AddOpIdEEvPT_S3_jjjS2_T0__param_4];
ld.param.f64 %fd3, [_Z29THCTensor_kernel_scanOuterDimId5AddOpIdEEvPT_S3_jjjS2_T0__param_5];
mov.u32 %r43, %ctaid.x;
setp.ge.u32	%p1, %r43, %r16;
@%p1 bra BB29_8;

mov.u32 %r20, %ctaid.y;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %nctaid.y;
mul.lo.s32 %r3, %r22, %r21;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r4, %r21, %r20, %r23;
mul.wide.u32 %rd1, %r17, 8;
mov.u32 %r42, 0;
cvta.to.global.u64 %rd12, %rd10;
cvta.to.global.u64 %rd14, %rd11;

BB29_2:
setp.ge.u32	%p2, %r4, %r17;
@%p2 bra BB29_7;

mov.u32 %r29, %nctaid.x;
mul.lo.s32 %r30, %r29, %r18;
mul.lo.s32 %r31, %r30, %r17;
mul.lo.s32 %r32, %r31, %r42;
mov.u32 %r33, %ctaid.x;
mul.lo.s32 %r34, %r33, %r18;
mad.lo.s32 %r35, %r34, %r17, %r32;
mul.wide.u32 %rd13, %r35, 8;
add.s64 %rd2, %rd12, %rd13;
add.s64 %rd3, %rd14, %rd13;
mov.u32 %r28, 0;
mov.u32 %r44, %r4;
mov.u32 %r47, %r28;

BB29_4:
mov.u32 %r9, %r44;
mad.lo.s32 %r40, %r3, %r47, %r4;
mul.wide.u32 %rd15, %r40, 8;
add.s64 %rd17, %rd2, %rd15;
add.s64 %rd16, %rd3, %rd15;
setp.eq.s32	%p3, %r18, 0;
mov.u32 %r46, %r28;
mov.f64 %fd5, %fd3;
@%p3 bra BB29_6;

BB29_5:
mov.f64 %fd1, %fd5;
mov.u32 %r10, %r46;
ld.global.f64 %fd4, [%rd16];
add.f64 %fd2, %fd1, %fd4;
st.global.f64 [%rd17], %fd2;
add.s64 %rd17, %rd17, %rd1;
add.s64 %rd16, %rd16, %rd1;
add.s32 %r11, %r10, 1;
setp.lt.u32	%p4, %r11, %r18;
mov.u32 %r46, %r11;
mov.f64 %fd5, %fd2;
@%p4 bra BB29_5;

BB29_6:
add.s32 %r12, %r3, %r9;
setp.lt.u32	%p5, %r12, %r17;
add.s32 %r47, %r47, 1;
mov.u32 %r44, %r12;
@%p5 bra BB29_4;

BB29_7:
mov.u32 %r41, %nctaid.x;
add.s32 %r43, %r41, %r43;
setp.lt.u32	%p6, %r43, %r16;
add.s32 %r42, %r42, 1;
@%p6 bra BB29_2;

BB29_8:
ret;
}


.visible .entry _Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5MulOpIdEEvPT_S3_jjS2_T2_(
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5MulOpIdEEvPT_S3_jjS2_T2__param_0,
.param .u64 _Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5MulOpIdEEvPT_S3_jjS2_T2__param_1,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5MulOpIdEEvPT_S3_jjS2_T2__param_2,
.param .u32 _Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5MulOpIdEEvPT_S3_jjS2_T2__param_3,
.param .f64 _Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5MulOpIdEEvPT_S3_jjS2_T2__param_4,
.param .align 1 .b8 _Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5MulOpIdEEvPT_S3_jjS2_T2__param_5[1]
)
{
.reg .pred %p<36>;
.reg .b32 %r<52>;
.reg .f64 %fd<44>;
.reg .b64 %rd<59>;

	.shared .align 8 .b8 _Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5MulOpIdEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf[8192];

ld.param.u64 %rd5, [_Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5MulOpIdEEvPT_S3_jjS2_T2__param_0];
ld.param.u64 %rd6, [_Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5MulOpIdEEvPT_S3_jjS2_T2__param_1];
ld.param.u32 %r9, [_Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5MulOpIdEEvPT_S3_jjS2_T2__param_2];
ld.param.u32 %r10, [_Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5MulOpIdEEvPT_S3_jjS2_T2__param_3];
ld.param.f64 %fd7, [_Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5MulOpIdEEvPT_S3_jjS2_T2__param_4];
mov.u32 %r11, %ntid.y;
mov.u32 %r12, %ctaid.x;
mul.lo.s32 %r50, %r11, %r12;
setp.ge.u32	%p3, %r50, %r9;
@%p3 bra BB30_36;

mov.u32 %r13, %tid.y;
mov.u32 %r14, %tid.x;
mul.wide.u32 %rd7, %r13, 256;
mov.u64 %rd8, _Z33THCTensor_kernel_scanInnermostDimIdLi16ELi32E5MulOpIdEEvPT_S3_jjS2_T2_$__cuda_local_var_258073_29_non_const_sbuf;
add.s64 %rd9, %rd8, %rd7;
mul.wide.u32 %rd10, %r14, 8;
add.s64 %rd1, %rd9, %rd10;
shl.b32 %r15, %r14, 1;
add.s32 %r16, %r15, 1;
shl.b32 %r17, %r16, 1;
add.s32 %r18, %r17, -1;
mul.wide.u32 %rd11, %r18, 8;
add.s64 %rd2, %rd9, %rd11;
shl.b32 %r19, %r16, 2;
add.s32 %r20, %r19, -1;
mul.wide.u32 %rd12, %r20, 8;
add.s64 %rd3, %rd9, %rd12;
shl.b32 %r21, %r16, 3;
add.s32 %r22, %r21, -1;
mul.wide.u32 %rd13, %r22, 8;
add.s64 %rd4, %rd9, %rd13;

BB30_2:
add.s32 %r3, %r50, %r13;
setp.eq.s32	%p4, %r10, 0;
@%p4 bra BB30_35;

setp.eq.s32	%p5, %r14, 0;
setp.lt.u32	%p6, %r3, %r9;
and.pred %p1, %p6, %p5;
mov.u32 %r51, 0;
mov.f64 %fd43, %fd7;

BB30_4:
add.s32 %r5, %r14, %r51;
setp.ge.u32	%p7, %r3, %r9;
@%p7 bra BB30_11;

setp.ge.u32	%p8, %r5, %r10;
mov.f64 %fd42, %fd7;
@%p8 bra BB30_7;

cvt.u64.u32	%rd14, %r5;
mul.lo.s32 %r27, %r3, %r10;
cvt.u64.u32	%rd15, %r27;
add.s64 %rd16, %rd14, %rd15;
cvta.to.global.u64 %rd17, %rd6;
shl.b64 %rd18, %rd16, 3;
add.s64 %rd19, %rd17, %rd18;
ld.global.f64 %fd2, [%rd19];
mov.f64 %fd42, %fd2;

BB30_7:
mov.f64 %fd3, %fd42;
st.shared.f64 [%rd1], %fd3;
add.s32 %r28, %r5, 16;
setp.ge.u32	%p9, %r28, %r10;
mov.f64 %fd41, %fd7;
@%p9 bra BB30_9;

cvt.u64.u32	%rd20, %r28;
mul.lo.s32 %r30, %r3, %r10;
cvt.u64.u32	%rd21, %r30;
add.s64 %rd22, %rd20, %rd21;
cvta.to.global.u64 %rd23, %rd6;
shl.b64 %rd24, %rd22, 3;
add.s64 %rd25, %rd23, %rd24;
ld.global.f64 %fd41, [%rd25];

BB30_9:
st.shared.f64 [%rd1+128], %fd41;
setp.ne.s32	%p10, %r14, 0;
@%p10 bra BB30_11;

ld.shared.f64 %fd8, [%rd9];
mul.f64 %fd9, %fd43, %fd8;
st.shared.f64 [%rd9], %fd9;

BB30_11:
bar.sync 0;
setp.lt.u32	%p11, %r14, 16;
and.pred %p13, %p6, %p11;
@!%p13 bra BB30_13;
bra.uni BB30_12;

BB30_12:
mul.wide.u32 %rd32, %r15, 8;
add.s64 %rd33, %rd9, %rd32;
ld.shared.f64 %fd10, [%rd33+8];
ld.shared.f64 %fd11, [%rd33];
mul.f64 %fd12, %fd11, %fd10;
st.shared.f64 [%rd33+8], %fd12;

BB30_13:
bar.sync 0;
setp.lt.u32	%p14, %r14, 8;
and.pred %p16, %p6, %p14;
@!%p16 bra BB30_15;
bra.uni BB30_14;

BB30_14:
ld.shared.f64 %fd13, [%rd2];
ld.shared.f64 %fd14, [%rd2+16];
mul.f64 %fd15, %fd13, %fd14;
st.shared.f64 [%rd2+16], %fd15;

BB30_15:
bar.sync 0;
setp.lt.u32	%p17, %r14, 4;
and.pred %p19, %p6, %p17;
@!%p19 bra BB30_17;
bra.uni BB30_16;

BB30_16:
ld.shared.f64 %fd16, [%rd3];
ld.shared.f64 %fd17, [%rd3+32];
mul.f64 %fd18, %fd16, %fd17;
st.shared.f64 [%rd3+32], %fd18;

BB30_17:
bar.sync 0;
setp.lt.u32	%p20, %r14, 2;
and.pred %p22, %p6, %p20;
@!%p22 bra BB30_19;
bra.uni BB30_18;

BB30_18:
ld.shared.f64 %fd19, [%rd4];
ld.shared.f64 %fd20, [%rd4+64];
mul.f64 %fd21, %fd19, %fd20;
st.shared.f64 [%rd4+64], %fd21;

BB30_19:
bar.sync 0;
@!%p1 bra BB30_21;
bra.uni BB30_20;

BB30_20:
shl.b32 %r38, %r14, 5;
add.s32 %r39, %r38, 15;
mul.wide.u32 %rd37, %r39, 8;
add.s64 %rd38, %rd9, %rd37;
ld.shared.f64 %fd22, [%rd38+128];
ld.shared.f64 %fd23, [%rd38];
mul.f64 %fd24, %fd23, %fd22;
st.shared.f64 [%rd38+128], %fd24;

BB30_21:
bar.sync 0;
@!%p1 bra BB30_23;
bra.uni BB30_22;

BB30_22:
ld.shared.f64 %fd25, [%rd4+128];
ld.shared.f64 %fd26, [%rd4+64];
mul.f64 %fd27, %fd26, %fd25;
st.shared.f64 [%rd4+128], %fd27;

BB30_23:
bar.sync 0;
setp.lt.u32	%p23, %r14, 3;
and.pred %p25, %p6, %p23;
@!%p25 bra BB30_25;
bra.uni BB30_24;

BB30_24:
ld.shared.f64 %fd28, [%rd3+64];
ld.shared.f64 %fd29, [%rd3+32];
mul.f64 %fd30, %fd29, %fd28;
st.shared.f64 [%rd3+64], %fd30;

BB30_25:
bar.sync 0;
setp.lt.u32	%p26, %r14, 7;
and.pred %p28, %p6, %p26;
@!%p28 bra BB30_27;
bra.uni BB30_26;

BB30_26:
ld.shared.f64 %fd31, [%rd2+32];
ld.shared.f64 %fd32, [%rd2+16];
mul.f64 %fd33, %fd32, %fd31;
st.shared.f64 [%rd2+32], %fd33;

BB30_27:
bar.sync 0;
setp.lt.u32	%p29, %r14, 15;
and.pred %p31, %p6, %p29;
@!%p31 bra BB30_29;
bra.uni BB30_28;

BB30_28:
mul.wide.u32 %rd42, %r15, 8;
add.s64 %rd43, %rd9, %rd42;
ld.shared.f64 %fd34, [%rd43+16];
ld.shared.f64 %fd35, [%rd43+8];
mul.f64 %fd36, %fd35, %fd34;
st.shared.f64 [%rd43+16], %fd36;

BB30_29:
bar.sync 0;
@!%p6 bra BB30_34;
bra.uni BB30_30;

BB30_30:
setp.ge.u32	%p32, %r5, %r10;
@%p32 bra BB30_32;

ld.shared.f64 %fd37, [%rd1];
mul.lo.s32 %r43, %r3, %r10;
cvt.u64.u32	%rd44, %r43;
cvt.u64.u32	%rd45, %r5;
add.s64 %rd46, %rd45, %rd44;
cvta.to.global.u64 %rd47, %rd5;
shl.b64 %rd48, %rd46, 3;
add.s64 %rd49, %rd47, %rd48;
st.global.f64 [%rd49], %fd37;

BB30_32:
add.s32 %r44, %r5, 16;
setp.ge.u32	%p33, %r44, %r10;
@%p33 bra BB30_34;

ld.shared.f64 %fd38, [%rd1+128];
cvt.u64.u32	%rd50, %r44;
mul.lo.s32 %r46, %r3, %r10;
cvt.u64.u32	%rd51, %r46;
add.s64 %rd52, %rd50, %rd51;
cvta.to.global.u64 %rd53, %rd5;
shl.b64 %rd54, %rd52, 3;
add.s64 %rd55, %rd53, %rd54;
st.global.f64 [%rd55], %fd38;

BB30_34:
ld.shared.f64 %fd43, [%rd9+248];
bar.sync 0;
add.s32 %r51, %r51, 32;
setp.lt.u32	%p34, %r51, %r10;
@%p34 bra BB30_4;

BB30_35:
mov.u32 %r48, %nctaid.x;
mad.lo.s32 %r50, %r48, %r11, %r50;
setp.lt.u32	%p35, %r50, %r9;
@%p35 bra BB30_2;

BB30_36:
ret;
}


.visible .entry _Z29THCTensor_kernel_scanOuterDimId5MulOpIdEEvPT_S3_jjjS2_T0_(
.param .u64 _Z29THCTensor_kernel_scanOuterDimId5MulOpIdEEvPT_S3_jjjS2_T0__param_0,
.param .u64 _Z29THCTensor_kernel_scanOuterDimId5MulOpIdEEvPT_S3_jjjS2_T0__param_1,
.param .u32 _Z29THCTensor_kernel_scanOuterDimId5MulOpIdEEvPT_S3_jjjS2_T0__param_2,
.param .u32 _Z29THCTensor_kernel_scanOuterDimId5MulOpIdEEvPT_S3_jjjS2_T0__param_3,
.param .u32 _Z29THCTensor_kernel_scanOuterDimId5MulOpIdEEvPT_S3_jjjS2_T0__param_4,
.param .f64 _Z29THCTensor_kernel_scanOuterDimId5MulOpIdEEvPT_S3_jjjS2_T0__param_5,
.param .align 1 .b8 _Z29THCTensor_kernel_scanOuterDimId5MulOpIdEEvPT_S3_jjjS2_T0__param_6[1]
)
{
.reg .pred %p<7>;
.reg .b32 %r<48>;
.reg .f64 %fd<6>;
.reg .b64 %rd<18>;


ld.param.u64 %rd10, [_Z29THCTensor_kernel_scanOuterDimId5MulOpIdEEvPT_S3_jjjS2_T0__param_0];
ld.param.u64 %rd11, [_Z29THCTensor_kernel_scanOuterDimId5MulOpIdEEvPT_S3_jjjS2_T0__param_1];
ld.param.u32 %r16, [_Z29THCTensor_kernel_scanOuterDimId5MulOpIdEEvPT_S3_jjjS2_T0__param_2];
ld.param.u32 %r17, [_Z29THCTensor_kernel_scanOuterDimId5MulOpIdEEvPT_S3_jjjS2_T0__param_3];
ld.param.u32 %r18, [_Z29THCTensor_kernel_scanOuterDimId5MulOpIdEEvPT_S3_jjjS2_T0__param_4];
ld.param.f64 %fd3, [_Z29THCTensor_kernel_scanOuterDimId5MulOpIdEEvPT_S3_jjjS2_T0__param_5];
mov.u32 %r43, %ctaid.x;
setp.ge.u32	%p1, %r43, %r16;
@%p1 bra BB31_8;

mov.u32 %r20, %ctaid.y;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %nctaid.y;
mul.lo.s32 %r3, %r22, %r21;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r4, %r21, %r20, %r23;
mul.wide.u32 %rd1, %r17, 8;
mov.u32 %r42, 0;
cvta.to.global.u64 %rd12, %rd10;
cvta.to.global.u64 %rd14, %rd11;

BB31_2:
setp.ge.u32	%p2, %r4, %r17;
@%p2 bra BB31_7;

mov.u32 %r29, %nctaid.x;
mul.lo.s32 %r30, %r29, %r18;
mul.lo.s32 %r31, %r30, %r17;
mul.lo.s32 %r32, %r31, %r42;
mov.u32 %r33, %ctaid.x;
mul.lo.s32 %r34, %r33, %r18;
mad.lo.s32 %r35, %r34, %r17, %r32;
mul.wide.u32 %rd13, %r35, 8;
add.s64 %rd2, %rd12, %rd13;
add.s64 %rd3, %rd14, %rd13;
mov.u32 %r28, 0;
mov.u32 %r44, %r4;
mov.u32 %r47, %r28;

BB31_4:
mov.u32 %r9, %r44;
mad.lo.s32 %r40, %r3, %r47, %r4;
mul.wide.u32 %rd15, %r40, 8;
add.s64 %rd17, %rd2, %rd15;
add.s64 %rd16, %rd3, %rd15;
setp.eq.s32	%p3, %r18, 0;
mov.u32 %r46, %r28;
mov.f64 %fd5, %fd3;
@%p3 bra BB31_6;

BB31_5:
mov.f64 %fd1, %fd5;
mov.u32 %r10, %r46;
ld.global.f64 %fd4, [%rd16];
mul.f64 %fd2, %fd1, %fd4;
st.global.f64 [%rd17], %fd2;
add.s64 %rd17, %rd17, %rd1;
add.s64 %rd16, %rd16, %rd1;
add.s32 %r11, %r10, 1;
setp.lt.u32	%p4, %r11, %r18;
mov.u32 %r46, %r11;
mov.f64 %fd5, %fd2;
@%p4 bra BB31_5;

BB31_6:
add.s32 %r12, %r3, %r9;
setp.lt.u32	%p5, %r12, %r17;
add.s32 %r47, %r47, 1;
mov.u32 %r44, %r12;
@%p5 bra BB31_4;

BB31_7:
mov.u32 %r41, %nctaid.x;
add.s32 %r43, %r41, %r43;
setp.lt.u32	%p6, %r43, %r16;
add.s32 %r42, %r42, 1;
@%p6 bra BB31_2;

BB31_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEElSK_5AddOpIhENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEElSK_5AddOpIhENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
.maxntid 512, 1, 1
{
.local .align 1 .b8 __local_depot32[3];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<205>;
.reg .b16 %rs<265>;
.reg .b32 %r<276>;
.reg .b64 %rd<413>;


mov.u64 %rd412, __local_depot32;
cvta.local.u64 %SP, %rd412;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEElSK_5AddOpIhENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd148, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEElSK_5AddOpIhENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd149, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEElSK_5AddOpIhENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEElSK_5AddOpIhENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd149;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p26, %r1, 0;
mov.u64 %rd150, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd151, %rd150;
setp.eq.s64	%p27, %rd151, 0;
or.pred %p28, %p26, %p27;
@%p28 bra BB32_2;

cvt.s64.s32	%rd152, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r28;
mov.u64 %rd153, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd154, %rd153;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd154;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd152;

BB32_2:
bar.sync 0;
setp.lt.s64	%p29, %rd148, 1;
@%p29 bra BB32_290;

ld.global.u8 %rs262, [%rd2];
bar.sync 0;
@%p26 bra BB32_5;

st.global.u8 [%rd3], %rs262;

BB32_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB32_26;
bra.uni BB32_6;

BB32_6:
ld.shared.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd359, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd366, %rd359;
setp.eq.s64	%p31, %rd5, %rd366;
mov.u64 %rd364, %rd5;
@%p31 bra BB32_10;

mov.u64 %rd365, %rd364;

BB32_8:
mov.u64 %rd361, %rd366;
mov.u64 %rd364, %rd365;
mov.u64 %rd365, %rd361;
ld.shared.u8 %rs142, [%rd359];
and.b16 %rs143, %rs142, 1;
setp.eq.b16	%p32, %rs143, 1;
not.pred %p33, %p32;
ld.shared.u64 %rd10, [%rd359];
setp.lt.u64	%p34, %rd10, 3072;
or.pred %p35, %p33, %p34;
@!%p35 bra BB32_10;
bra.uni BB32_9;

BB32_9:
shr.u64 %rd157, %rd10, 1;
add.s64 %rd158, %rd359, %rd157;
add.s64 %rd359, %rd158, 16;
add.s64 %rd159, %rd365, %rd157;
add.s64 %rd366, %rd159, 16;
setp.ne.s64	%p36, %rd366, %rd5;
mov.u64 %rd364, %rd365;
@%p36 bra BB32_8;

BB32_10:
setp.eq.s64	%p38, %rd364, %rd5;
mov.pred %p204, 0;
@%p38 bra BB32_12;

ld.u64 %rd161, [%rd364];
shr.u64 %rd162, %rd161, 1;
add.s64 %rd163, %rd364, %rd162;
add.s64 %rd370, %rd163, 16;
setp.ne.s64	%p204, %rd370, %rd5;

BB32_12:
@%p204 bra BB32_18;
bra.uni BB32_13;

BB32_18:
ld.u64 %rd21, [%rd370];
and.b64 %rd178, %rd21, -32;
setp.eq.s64	%p42, %rd178, 3072;
cvt.u16.u64	%rs207, %rd21;
@%p42 bra BB32_21;

add.s64 %rd22, %rd370, 16;
ld.u64 %rd179, [%rd370+1552];
and.b64 %rd180, %rd179, 1;
add.s64 %rd181, %rd21, -3104;
and.b64 %rd182, %rd181, -2;
or.b64 %rd183, %rd180, %rd182;
st.u64 [%rd370+1552], %rd183;
st.u64 [%rd370+1560], %rd370;
cvt.u16.u64	%rs145, %rd181;
or.b16 %rs146, %rs145, 1;
and.b64 %rd184, %rd21, 1;
or.b64 %rd185, %rd184, 3072;
st.u64 [%rd370], %rd185;
st.u8 [%rd370+1552], %rs146;
ld.u64 %rd186, [%rd370+1552];
shr.u64 %rd23, %rd186, 1;
add.s64 %rd187, %rd23, %rd22;
add.s64 %rd188, %rd187, 1552;
ld.shared.u64 %rd189, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p43, %rd188, %rd189;
cvt.u16.u64	%rs147, %rd21;
and.b16 %rs207, %rs147, 1;
@%p43 bra BB32_21;

add.s64 %rd190, %rd22, 1536;
st.u64 [%rd187+1560], %rd190;
ld.u8 %rs207, [%rd370];

BB32_21:
and.b16 %rs148, %rs207, 254;
st.u8 [%rd370], %rs148;
bra.uni BB32_22;

BB32_13:
mov.u64 %rd165, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd166, %rd165;
sub.s64 %rd167, %rd5, %rd166;
add.s64 %rd168, %rd167, 1552;
ld.shared.u64 %rd169, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p39, %rd168, %rd169;
mov.u64 %rd368, -1;
mov.u64 %rd369, %rd5;
@%p39 bra BB32_15;

add.s64 %rd16, %rd5, 1552;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd16;
mov.u64 %rd368, %rd16;
mov.u64 %rd369, %rd16;

BB32_15:
mov.u64 %rd17, %rd369;
setp.eq.s64	%p40, %rd368, -1;
@%p40 bra BB32_17;

mov.u64 %rd170, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd171, %rd170;
sub.s64 %rd172, %rd5, %rd171;
add.s64 %rd173, %rd170, %rd172;
ld.shared.u64 %rd174, [%rd173];
and.b64 %rd175, %rd174, 1;
or.b64 %rd176, %rd175, 3072;
st.shared.u64 [%rd173], %rd176;
st.shared.u64 [%rd173+8], %rd364;
mov.u16 %rs144, 0;
st.shared.u8 [%rd173], %rs144;

BB32_17:
mov.u64 %rd370, %rd5;
setp.eq.s64	%p41, %rd5, %rd17;
mov.u64 %rd371, 0;
@%p41 bra BB32_23;

BB32_22:
add.s64 %rd371, %rd370, 16;

BB32_23:
mov.u64 %rd372, %rd371;
setp.ne.s64	%p44, %rd371, 0;
@%p44 bra BB32_25;

mov.u64 %rd192, 1536;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd192;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd372, [retval0+0];


	}

BB32_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd372;

BB32_26:
add.s64 %rd30, %rd1, %rd148;
add.s64 %rd402, %rd2, 1;
add.s64 %rd395, %rd1, 1;
add.s64 %rd386, %rd3, 1;
bar.sync 0;
ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p45, %r29, 0;
mov.u64 %rd194, 1;
sub.s64 %rd35, %rd194, %rd148;
add.u64 %rd195, %SP, 0;
cvta.to.local.u64 %rd36, %rd195;
@%p45 bra BB32_150;

setp.gt.s64	%p46, %rd35, -1;
@%p46 bra BB32_273;

mov.u64 %rd196, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd197, %rd196;
sub.s64 %rd198, %rd34, %rd197;
add.s64 %rd199, %rd196, %rd198;
mov.u64 %rd373, %rd395;
cvt.s64.s32	%rd200, %r1;
add.s64 %rd39, %rd199, %rd200;

BB32_29:
mov.u16 %rs6, %rs262;
mov.u64 %rd397, %rd402;
mov.u64 %rd42, %rd397;
mov.u64 %rd390, %rd395;
mov.u64 %rd41, %rd390;
mov.u64 %rd383, %rd386;
mov.u64 %rd43, %rd383;
mov.u64 %rd40, %rd373;
sub.s64 %rd201, %rd30, %rd40;
cvt.u32.u64	%r30, %rd201;
mov.u32 %r31, 1536;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p47, %r2, 1536;
@%p47 bra BB32_41;
bra.uni BB32_30;

BB32_41:
add.s64 %rd212, %rd42, %rd200;
ld.global.u8 %rs155, [%rd212];
ld.global.u8 %rs156, [%rd212+512];
ld.global.u8 %rs157, [%rd212+1024];
st.shared.u8 [%rd39], %rs155;
st.shared.u8 [%rd39+512], %rs156;
st.shared.u8 [%rd39+1024], %rs157;
bra.uni BB32_42;

BB32_30:
setp.lt.s32	%p48, %r2, 1;
@%p48 bra BB32_42;

cvt.s64.s32	%rd202, %r2;
add.s64 %rd44, %rd41, %rd202;
mov.u64 %rd374, %rd41;
mov.u64 %rd375, %rd199;
mov.u64 %rd394, %rd41;
mov.u64 %rd401, %rd42;

BB32_32:
mov.u64 %rd50, %rd401;
mov.u64 %rd49, %rd394;
mov.u64 %rd48, %rd375;
mov.u64 %rd47, %rd374;
sub.s64 %rd51, %rd44, %rd47;
setp.gt.s64	%p49, %rd51, 1535;
add.s64 %rd52, %rd50, %rd200;
add.s64 %rd53, %rd48, %rd200;
@%p49 bra BB32_39;
bra.uni BB32_33;

BB32_39:
ld.global.u8 %rs152, [%rd52];
ld.global.u8 %rs153, [%rd52+512];
ld.global.u8 %rs154, [%rd52+1024];
st.shared.u8 [%rd53], %rs152;
st.shared.u8 [%rd53+512], %rs153;
st.shared.u8 [%rd53+1024], %rs154;
bra.uni BB32_40;

BB32_33:
setp.ge.s64	%p50, %rd200, %rd51;
@%p50 bra BB32_35;

ld.global.u8 %rs149, [%rd52];
st.shared.u8 [%rd53], %rs149;

BB32_35:
add.s32 %r32, %r1, 512;
cvt.s64.s32	%rd208, %r32;
setp.ge.s64	%p51, %rd208, %rd51;
@%p51 bra BB32_37;

ld.global.u8 %rs150, [%rd52+512];
st.shared.u8 [%rd53+512], %rs150;

BB32_37:
add.s32 %r33, %r1, 1024;
cvt.s64.s32	%rd209, %r33;
setp.ge.s64	%p52, %rd209, %rd51;
@%p52 bra BB32_40;

ld.global.u8 %rs151, [%rd52+1024];
st.shared.u8 [%rd53+1024], %rs151;

BB32_40:
add.s64 %rd54, %rd50, 1536;
add.s64 %rd55, %rd48, 1536;
add.s64 %rd374, %rd49, 1536;
mov.u64 %rd56, %rd374;
sub.s64 %rd210, %rd374, %rd44;
setp.lt.s64	%p53, %rd210, 0;
mov.u64 %rd375, %rd55;
mov.u64 %rd394, %rd56;
mov.u64 %rd401, %rd54;
@%p53 bra BB32_32;

BB32_42:
bar.sync 0;
mad.lo.s32 %r34, %r1, -3, %r2;
mov.u32 %r35, 3;
min.s32 %r3, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r4, %r3, %r36;
setp.gt.u32	%p54, %r4, 2;
@%p54 bra BB32_49;
bra.uni BB32_43;

BB32_49:
add.s64 %rd237, %rd196, %rd198;
mul.lo.s32 %r40, %r1, 3;
cvt.s64.s32	%rd238, %r40;
add.s64 %rd239, %rd237, %rd238;
ld.shared.u8 %rs161, [%rd239];
cvta.to.local.u64 %rd241, %rd195;
ld.shared.u8 %rs162, [%rd239+1];
ld.shared.u8 %rs163, [%rd239+2];
st.local.u8 [%rd241], %rs161;
st.local.u8 [%rd241+1], %rs162;
st.local.u8 [%rd241+2], %rs163;
bra.uni BB32_50;

BB32_43:
setp.lt.s32	%p55, %r3, 1;
mov.u64 %rd378, %rd36;
@%p55 bra BB32_45;

add.s64 %rd217, %rd196, %rd198;
mul.lo.s32 %r37, %r1, 3;
cvt.s64.s32	%rd218, %r37;
add.s64 %rd219, %rd217, %rd218;
ld.shared.u8 %rs158, [%rd219];
cvta.to.local.u64 %rd221, %rd195;
st.local.u8 [%rd221], %rs158;
add.s64 %rd60, %rd221, 1;
mov.u64 %rd378, %rd60;

BB32_45:
mov.u64 %rd376, %rd378;
mov.u64 %rd377, %rd376;
setp.lt.s32	%p56, %r4, 2;
@%p56 bra BB32_47;

add.s64 %rd225, %rd196, %rd198;
mul.lo.s32 %r38, %r1, 3;
cvt.s64.s32	%rd226, %r38;
add.s64 %rd227, %rd225, %rd226;
ld.shared.u8 %rs159, [%rd227+1];
st.local.u8 [%rd377], %rs159;
add.s64 %rd377, %rd377, 1;

BB32_47:
setp.lt.s32	%p57, %r4, 3;
@%p57 bra BB32_50;

add.s64 %rd231, %rd196, %rd198;
mul.lo.s32 %r39, %r1, 3;
cvt.s64.s32	%rd232, %r39;
add.s64 %rd233, %rd231, %rd232;
ld.shared.u8 %rs160, [%rd233+2];
st.local.u8 [%rd377], %rs160;

BB32_50:
setp.eq.s32	%p58, %r4, 0;
@%p58 bra BB32_55;

cvta.to.local.u64 %rd243, %rd195;
ld.local.u8 %rs210, [%rd243];
add.s32 %r5, %r4, -1;
setp.lt.s32	%p59, %r5, 1;
@%p59 bra BB32_53;

cvt.u32.u16	%r41, %rs210;
and.b32 %r42, %r41, 255;
ld.local.u8 %r43, [%rd243+1];
add.s32 %r44, %r43, %r42;
cvt.u16.u32	%rs210, %r44;

BB32_53:
setp.lt.s32	%p60, %r5, 2;
@%p60 bra BB32_55;

cvt.u32.u16	%r45, %rs210;
and.b32 %r46, %r45, 255;
ld.local.u8 %r47, [%rd243+2];
add.s32 %r48, %r47, %r46;
cvt.u16.u32	%rs210, %r48;

BB32_55:
bar.sync 0;
@%p58 bra BB32_57;

st.shared.u8 [%rd39], %rs210;

BB32_57:
bar.sync 0;
setp.gt.s32	%p62, %r2, 1535;
mov.u32 %r274, 512;
@%p62 bra BB32_59;

add.s32 %r50, %r2, 2;
mul.hi.s32 %r51, %r50, 1431655766;
shr.u32 %r52, %r51, 31;
add.s32 %r274, %r51, %r52;

BB32_59:
setp.eq.s32	%p63, %r274, 512;
@%p63 bra BB32_105;
bra.uni BB32_60;

BB32_105:
@%p26 bra BB32_107;

cvt.u32.u16	%r101, %rs6;
add.s64 %rd260, %rd196, %rd198;
ld.shared.u8 %r102, [%rd260];
add.s32 %r103, %r102, %r101;
st.shared.u8 [%rd260], %r103;

BB32_107:
setp.lt.s32	%p13, %r1, 1;
ld.shared.u8 %rs209, [%rd39];
bar.sync 0;
@%p13 bra BB32_109;

cvt.u32.u16	%r104, %rs209;
and.b32 %r105, %r104, 255;
ld.shared.u8 %r106, [%rd39+-1];
add.s32 %r107, %r106, %r105;
cvt.u16.u32	%rs209, %r107;

BB32_109:
bar.sync 0;
st.shared.u8 [%rd39], %rs209;
bar.sync 0;
setp.lt.s32	%p99, %r1, 2;
@%p99 bra BB32_111;

ld.shared.u8 %r108, [%rd39+-2];
cvt.u32.u16	%r109, %rs209;
and.b32 %r110, %r109, 255;
add.s32 %r111, %r108, %r110;
cvt.u16.u32	%rs209, %r111;

BB32_111:
bar.sync 0;
st.shared.u8 [%rd39], %rs209;
bar.sync 0;
setp.lt.s32	%p100, %r1, 4;
@%p100 bra BB32_113;

ld.shared.u8 %r112, [%rd39+-4];
cvt.u32.u16	%r113, %rs209;
and.b32 %r114, %r113, 255;
add.s32 %r115, %r112, %r114;
cvt.u16.u32	%rs209, %r115;

BB32_113:
bar.sync 0;
st.shared.u8 [%rd39], %rs209;
bar.sync 0;
setp.lt.s32	%p101, %r1, 8;
@%p101 bra BB32_115;

ld.shared.u8 %r116, [%rd39+-8];
cvt.u32.u16	%r117, %rs209;
and.b32 %r118, %r117, 255;
add.s32 %r119, %r116, %r118;
cvt.u16.u32	%rs209, %r119;

BB32_115:
bar.sync 0;
st.shared.u8 [%rd39], %rs209;
bar.sync 0;
setp.lt.s32	%p102, %r1, 16;
@%p102 bra BB32_117;

ld.shared.u8 %r120, [%rd39+-16];
cvt.u32.u16	%r121, %rs209;
and.b32 %r122, %r121, 255;
add.s32 %r123, %r120, %r122;
cvt.u16.u32	%rs209, %r123;

BB32_117:
bar.sync 0;
st.shared.u8 [%rd39], %rs209;
bar.sync 0;
setp.lt.s32	%p103, %r1, 32;
@%p103 bra BB32_119;

ld.shared.u8 %r124, [%rd39+-32];
cvt.u32.u16	%r125, %rs209;
and.b32 %r126, %r125, 255;
add.s32 %r127, %r124, %r126;
cvt.u16.u32	%rs209, %r127;

BB32_119:
bar.sync 0;
st.shared.u8 [%rd39], %rs209;
bar.sync 0;
setp.lt.s32	%p104, %r1, 64;
@%p104 bra BB32_121;

ld.shared.u8 %r128, [%rd39+-64];
cvt.u32.u16	%r129, %rs209;
and.b32 %r130, %r129, 255;
add.s32 %r131, %r128, %r130;
cvt.u16.u32	%rs209, %r131;

BB32_121:
bar.sync 0;
st.shared.u8 [%rd39], %rs209;
bar.sync 0;
setp.lt.s32	%p105, %r1, 128;
@%p105 bra BB32_123;

ld.shared.u8 %r132, [%rd39+-128];
cvt.u32.u16	%r133, %rs209;
and.b32 %r134, %r133, 255;
add.s32 %r135, %r132, %r134;
cvt.u16.u32	%rs209, %r135;

BB32_123:
bar.sync 0;
st.shared.u8 [%rd39], %rs209;
bar.sync 0;
setp.lt.s32	%p106, %r1, 256;
@%p106 bra BB32_125;

ld.shared.u8 %r136, [%rd39+-256];
cvt.u32.u16	%r137, %rs209;
and.b32 %r138, %r137, 255;
add.s32 %r139, %r136, %r138;
cvt.u16.u32	%rs209, %r139;

BB32_125:
bar.sync 0;
st.shared.u8 [%rd39], %rs209;
bar.sync 0;
add.s64 %rd264, %rd196, %rd198;
ld.shared.u8 %rs263, [%rd264+511];
mov.u16 %rs251, %rs6;
@%p1 bra BB32_127;

ld.shared.u8 %rs251, [%rd39+-1];

BB32_127:
bar.sync 0;
st.shared.u8 [%rd39], %rs251;
bar.sync 0;
bra.uni BB32_128;

BB32_60:
@%p26 bra BB32_62;

cvt.u32.u16	%r53, %rs6;
add.s64 %rd251, %rd196, %rd198;
ld.shared.u8 %r54, [%rd251];
add.s32 %r55, %r54, %r53;
st.shared.u8 [%rd251], %r55;

BB32_62:
setp.ge.s32	%p65, %r1, %r274;
mov.u16 %rs261, %rs6;
@%p65 bra BB32_64;

ld.shared.u8 %rs12, [%rd39];
mov.u16 %rs261, %rs12;

BB32_64:
mov.u16 %rs218, %rs261;
mov.u16 %rs260, %rs218;
bar.sync 0;
setp.le.s32	%p66, %r1, %r274;
setp.gt.s32	%p67, %r1, 0;
and.pred %p68, %p66, %p67;
@!%p68 bra BB32_66;
bra.uni BB32_65;

BB32_65:
ld.shared.u8 %r56, [%rd39+-1];
cvt.u32.u16	%r57, %rs260;
and.b32 %r58, %r57, 255;
add.s32 %r59, %r56, %r58;
cvt.u16.u32	%rs260, %r59;

BB32_66:
mov.u16 %rs259, %rs260;
bar.sync 0;
@%p65 bra BB32_68;

st.shared.u8 [%rd39], %rs259;

BB32_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r60, %r1, -2;
setp.lt.s32	%p70, %r60, %r274;
and.pred %p71, %p70, %p4;
@!%p71 bra BB32_70;
bra.uni BB32_69;

BB32_69:
ld.shared.u8 %r61, [%rd39+-2];
cvt.u32.u16	%r62, %rs259;
and.b32 %r63, %r62, 255;
add.s32 %r64, %r61, %r63;
cvt.u16.u32	%rs259, %r64;

BB32_70:
mov.u16 %rs258, %rs259;
bar.sync 0;
@%p65 bra BB32_72;

st.shared.u8 [%rd39], %rs258;

BB32_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r65, %r1, -4;
setp.lt.s32	%p73, %r65, %r274;
and.pred %p74, %p73, %p5;
@!%p74 bra BB32_74;
bra.uni BB32_73;

BB32_73:
ld.shared.u8 %r66, [%rd39+-4];
cvt.u32.u16	%r67, %rs258;
and.b32 %r68, %r67, 255;
add.s32 %r69, %r66, %r68;
cvt.u16.u32	%rs258, %r69;

BB32_74:
mov.u16 %rs257, %rs258;
bar.sync 0;
@%p65 bra BB32_76;

st.shared.u8 [%rd39], %rs257;

BB32_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r70, %r1, -8;
setp.lt.s32	%p76, %r70, %r274;
and.pred %p77, %p76, %p6;
@!%p77 bra BB32_78;
bra.uni BB32_77;

BB32_77:
ld.shared.u8 %r71, [%rd39+-8];
cvt.u32.u16	%r72, %rs257;
and.b32 %r73, %r72, 255;
add.s32 %r74, %r71, %r73;
cvt.u16.u32	%rs257, %r74;

BB32_78:
mov.u16 %rs256, %rs257;
bar.sync 0;
@%p65 bra BB32_80;

st.shared.u8 [%rd39], %rs256;

BB32_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r75, %r1, -16;
setp.lt.s32	%p79, %r75, %r274;
and.pred %p80, %p79, %p7;
@!%p80 bra BB32_82;
bra.uni BB32_81;

BB32_81:
ld.shared.u8 %r76, [%rd39+-16];
cvt.u32.u16	%r77, %rs256;
and.b32 %r78, %r77, 255;
add.s32 %r79, %r76, %r78;
cvt.u16.u32	%rs256, %r79;

BB32_82:
mov.u16 %rs255, %rs256;
bar.sync 0;
@%p65 bra BB32_84;

st.shared.u8 [%rd39], %rs255;

BB32_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r80, %r1, -32;
setp.lt.s32	%p82, %r80, %r274;
and.pred %p83, %p82, %p8;
@!%p83 bra BB32_86;
bra.uni BB32_85;

BB32_85:
ld.shared.u8 %r81, [%rd39+-32];
cvt.u32.u16	%r82, %rs255;
and.b32 %r83, %r82, 255;
add.s32 %r84, %r81, %r83;
cvt.u16.u32	%rs255, %r84;

BB32_86:
mov.u16 %rs254, %rs255;
bar.sync 0;
@%p65 bra BB32_88;

st.shared.u8 [%rd39], %rs254;

BB32_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r85, %r1, -64;
setp.lt.s32	%p85, %r85, %r274;
and.pred %p86, %p85, %p9;
@!%p86 bra BB32_90;
bra.uni BB32_89;

BB32_89:
ld.shared.u8 %r86, [%rd39+-64];
cvt.u32.u16	%r87, %rs254;
and.b32 %r88, %r87, 255;
add.s32 %r89, %r86, %r88;
cvt.u16.u32	%rs254, %r89;

BB32_90:
mov.u16 %rs253, %rs254;
bar.sync 0;
@%p65 bra BB32_92;

st.shared.u8 [%rd39], %rs253;

BB32_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r90, %r1, -128;
setp.lt.s32	%p88, %r90, %r274;
and.pred %p89, %p88, %p10;
@!%p89 bra BB32_94;
bra.uni BB32_93;

BB32_93:
ld.shared.u8 %r91, [%rd39+-128];
cvt.u32.u16	%r92, %rs253;
and.b32 %r93, %r92, 255;
add.s32 %r94, %r91, %r93;
cvt.u16.u32	%rs253, %r94;

BB32_94:
mov.u16 %rs252, %rs253;
bar.sync 0;
@%p65 bra BB32_96;

st.shared.u8 [%rd39], %rs252;

BB32_96:
setp.gt.s32	%p11, %r1, 255;
bar.sync 0;
add.s32 %r95, %r1, -256;
setp.lt.s32	%p91, %r95, %r274;
and.pred %p92, %p91, %p11;
@!%p92 bra BB32_98;
bra.uni BB32_97;

BB32_97:
ld.shared.u8 %r96, [%rd39+-256];
cvt.u32.u16	%r97, %rs252;
and.b32 %r98, %r97, 255;
add.s32 %r99, %r96, %r98;
cvt.u16.u32	%rs252, %r99;

BB32_98:
bar.sync 0;
@%p65 bra BB32_100;

st.shared.u8 [%rd39], %rs252;

BB32_100:
setp.lt.s32	%p12, %r1, %r274;
add.s64 %rd64, %rd196, %rd198;
bar.sync 0;
add.s32 %r100, %r274, -1;
cvt.s64.s32	%rd255, %r100;
add.s64 %rd256, %rd64, %rd255;
ld.shared.u8 %rs263, [%rd256];
not.pred %p94, %p12;
or.pred %p96, %p1, %p94;
selp.b16	%rs208, %rs6, %rs252, %p12;
@%p96 bra BB32_102;

ld.shared.u8 %rs208, [%rd39+-1];

BB32_102:
bar.sync 0;
@%p65 bra BB32_104;

st.shared.u8 [%rd39], %rs208;

BB32_104:
bar.sync 0;

BB32_128:
mov.u16 %rs262, %rs263;
@%p58 bra BB32_130;

ld.shared.u8 %rs210, [%rd39];

BB32_130:
cvta.to.local.u64 %rd65, %rd195;
bar.sync 0;
cvt.s64.s32	%rd266, %r4;
add.s64 %rd67, %rd65, %rd266;
setp.ge.u64	%p109, %rd65, %rd67;
@%p109 bra BB32_132;

cvt.u32.u16	%r140, %rs210;
and.b32 %r141, %r140, 255;
ld.local.u8 %r142, [%rd65];
add.s32 %r143, %r142, %r141;
cvt.u16.u32	%rs210, %r143;
add.s64 %rd272, %rd196, %rd198;
mul.lo.s32 %r144, %r1, 3;
cvt.s64.s32	%rd273, %r144;
add.s64 %rd274, %rd272, %rd273;
st.shared.u8 [%rd274], %r143;

BB32_132:
add.s64 %rd277, %rd65, 1;
setp.ge.u64	%p110, %rd277, %rd67;
@%p110 bra BB32_134;

cvt.u32.u16	%r145, %rs210;
and.b32 %r146, %r145, 255;
ld.local.u8 %r147, [%rd65+1];
add.s32 %r148, %r147, %r146;
cvt.u16.u32	%rs210, %r148;
add.s64 %rd283, %rd196, %rd198;
mul.lo.s32 %r149, %r1, 3;
cvt.s64.s32	%rd284, %r149;
add.s64 %rd285, %rd283, %rd284;
st.shared.u8 [%rd285+1], %r148;

BB32_134:
add.s64 %rd288, %rd65, 2;
setp.ge.u64	%p111, %rd288, %rd67;
@%p111 bra BB32_136;

cvt.u32.u16	%r150, %rs210;
ld.local.u8 %r151, [%rd65+2];
add.s32 %r152, %r151, %r150;
add.s64 %rd294, %rd196, %rd198;
mul.lo.s32 %r153, %r1, 3;
cvt.s64.s32	%rd295, %r153;
add.s64 %rd296, %rd294, %rd295;
st.shared.u8 [%rd296+2], %r152;

BB32_136:
bar.sync 0;
@%p47 bra BB32_148;
bra.uni BB32_137;

BB32_148:
add.s64 %rd310, %rd43, %rd200;
ld.shared.u8 %rs171, [%rd39];
ld.shared.u8 %rs172, [%rd39+512];
ld.shared.u8 %rs173, [%rd39+1024];
st.global.u8 [%rd310], %rs171;
st.global.u8 [%rd310+512], %rs172;
st.global.u8 [%rd310+1024], %rs173;
bra.uni BB32_149;

BB32_137:
add.s64 %rd379, %rd196, %rd198;
cvt.s64.s32	%rd301, %r2;
add.s64 %rd68, %rd379, %rd301;
add.s64 %rd69, %rd34, %rd301;
setp.ge.u64	%p112, %rd379, %rd68;
@%p112 bra BB32_149;

mov.u64 %rd380, %rd34;
mov.u64 %rd385, %rd43;

BB32_139:
mov.u64 %rd74, %rd385;
sub.s64 %rd75, %rd69, %rd380;
setp.gt.s64	%p113, %rd75, 1535;
add.s64 %rd76, %rd379, %rd200;
add.s64 %rd77, %rd74, %rd200;
@%p113 bra BB32_146;
bra.uni BB32_140;

BB32_146:
ld.shared.u8 %rs168, [%rd76];
ld.shared.u8 %rs169, [%rd76+512];
ld.shared.u8 %rs170, [%rd76+1024];
st.global.u8 [%rd77], %rs168;
st.global.u8 [%rd77+512], %rs169;
st.global.u8 [%rd77+1024], %rs170;
bra.uni BB32_147;

BB32_140:
setp.ge.s64	%p114, %rd200, %rd75;
@%p114 bra BB32_142;

ld.shared.u8 %rs165, [%rd76];
st.global.u8 [%rd77], %rs165;

BB32_142:
add.s32 %r154, %r1, 512;
cvt.s64.s32	%rd307, %r154;
setp.ge.s64	%p115, %rd307, %rd75;
@%p115 bra BB32_144;

ld.shared.u8 %rs166, [%rd76+512];
st.global.u8 [%rd77+512], %rs166;

BB32_144:
add.s32 %r155, %r1, 1024;
cvt.s64.s32	%rd308, %r155;
setp.ge.s64	%p116, %rd308, %rd75;
@%p116 bra BB32_147;

ld.shared.u8 %rs167, [%rd76+1024];
st.global.u8 [%rd77+1024], %rs167;

BB32_147:
add.s64 %rd379, %rd379, 1536;
add.s64 %rd380, %rd380, 1536;
add.s64 %rd80, %rd74, 1536;
setp.lt.u64	%p117, %rd379, %rd68;
mov.u64 %rd385, %rd80;
@%p117 bra BB32_139;

BB32_149:
bar.sync 0;
add.s64 %rd402, %rd42, 1536;
add.s64 %rd386, %rd43, 1536;
add.s64 %rd373, %rd41, 1536;
mov.u64 %rd395, %rd373;
sub.s64 %rd311, %rd373, %rd30;
setp.lt.s64	%p118, %rd311, 0;
@%p118 bra BB32_29;
bra.uni BB32_273;

BB32_150:
setp.gt.s64	%p119, %rd35, -1;
@%p119 bra BB32_273;

mov.u64 %rd381, %rd395;
cvt.s64.s32	%rd87, %r1;
add.s64 %rd88, %rd34, %rd87;
mul.lo.s32 %r8, %r1, -3;
mul.lo.s32 %r156, %r1, 3;
cvt.s64.s32	%rd312, %r156;
add.s64 %rd89, %rd34, %rd312;
cvta.to.local.u64 %rd314, %rd195;
add.s64 %rd90, %rd314, 1;
add.s32 %r157, %r1, 512;
cvt.s64.s32	%rd91, %r157;
add.s32 %r158, %r1, 1024;
cvt.s64.s32	%rd92, %r158;
add.s32 %r9, %r1, -2;
mov.u64 %rd384, %rd386;
mov.u64 %rd393, %rd395;
mov.u64 %rd400, %rd402;
mov.u16 %rs249, %rs262;

BB32_152:
mov.u16 %rs65, %rs249;
mov.u64 %rd398, %rd400;
mov.u64 %rd95, %rd398;
mov.u64 %rd391, %rd393;
mov.u64 %rd94, %rd391;
mov.u64 %rd93, %rd381;
sub.s64 %rd315, %rd30, %rd93;
cvt.u32.u64	%r159, %rd315;
mov.u32 %r160, 1536;
min.s32 %r10, %r159, %r160;
setp.eq.s32	%p120, %r10, 1536;
@%p120 bra BB32_164;
bra.uni BB32_153;

BB32_164:
add.s64 %rd318, %rd95, %rd87;
ld.global.u8 %rs180, [%rd318];
st.u8 [%rd88], %rs180;
ld.global.u8 %rs181, [%rd318+512];
st.u8 [%rd88+512], %rs181;
ld.global.u8 %rs182, [%rd318+1024];
st.u8 [%rd88+1024], %rs182;
bra.uni BB32_165;

BB32_153:
setp.lt.s32	%p121, %r10, 1;
@%p121 bra BB32_165;

cvt.s64.s32	%rd316, %r10;
add.s64 %rd97, %rd94, %rd316;
mov.u64 %rd387, %rd94;
mov.u64 %rd388, %rd34;
mov.u64 %rd392, %rd94;
mov.u64 %rd399, %rd95;

BB32_155:
mov.u64 %rd102, %rd399;
mov.u64 %rd101, %rd392;
mov.u64 %rd100, %rd388;
mov.u64 %rd99, %rd387;
sub.s64 %rd103, %rd97, %rd99;
setp.gt.s64	%p122, %rd103, 1535;
add.s64 %rd104, %rd102, %rd87;
add.s64 %rd105, %rd100, %rd87;
@%p122 bra BB32_162;
bra.uni BB32_156;

BB32_162:
ld.global.u8 %rs177, [%rd104];
st.u8 [%rd105], %rs177;
ld.global.u8 %rs178, [%rd104+512];
st.u8 [%rd105+512], %rs178;
ld.global.u8 %rs179, [%rd104+1024];
st.u8 [%rd105+1024], %rs179;
bra.uni BB32_163;

BB32_156:
setp.ge.s64	%p123, %rd87, %rd103;
@%p123 bra BB32_158;

ld.global.u8 %rs174, [%rd104];
st.u8 [%rd105], %rs174;

BB32_158:
setp.ge.s64	%p124, %rd91, %rd103;
@%p124 bra BB32_160;

ld.global.u8 %rs175, [%rd104+512];
st.u8 [%rd105+512], %rs175;

BB32_160:
setp.ge.s64	%p125, %rd92, %rd103;
@%p125 bra BB32_163;

ld.global.u8 %rs176, [%rd104+1024];
st.u8 [%rd105+1024], %rs176;

BB32_163:
add.s64 %rd106, %rd102, 1536;
add.s64 %rd107, %rd100, 1536;
add.s64 %rd387, %rd101, 1536;
mov.u64 %rd108, %rd387;
sub.s64 %rd317, %rd387, %rd97;
setp.lt.s64	%p126, %rd317, 0;
mov.u64 %rd388, %rd107;
mov.u64 %rd392, %rd108;
mov.u64 %rd399, %rd106;
@%p126 bra BB32_155;

BB32_165:
bar.sync 0;
add.s32 %r161, %r10, %r8;
mov.u32 %r162, 3;
min.s32 %r11, %r161, %r162;
mov.u32 %r163, 0;
max.s32 %r12, %r11, %r163;
setp.gt.u32	%p127, %r12, 2;
@%p127 bra BB32_172;
bra.uni BB32_166;

BB32_172:
ld.u8 %rs186, [%rd89];
st.local.u8 [%rd36], %rs186;
ld.u8 %rs187, [%rd89+1];
st.local.u8 [%rd36+1], %rs187;
ld.u8 %rs188, [%rd89+2];
st.local.u8 [%rd36+2], %rs188;
bra.uni BB32_173;

BB32_166:
setp.lt.s32	%p128, %r11, 1;
mov.u64 %rd405, %rd314;
@%p128 bra BB32_168;

ld.u8 %rs183, [%rd89];
st.local.u8 [%rd36], %rs183;
mov.u64 %rd405, %rd90;

BB32_168:
mov.u64 %rd403, %rd405;
mov.u64 %rd404, %rd403;
setp.lt.s32	%p129, %r12, 2;
@%p129 bra BB32_170;

ld.u8 %rs184, [%rd89+1];
st.local.u8 [%rd404], %rs184;
add.s64 %rd404, %rd404, 1;

BB32_170:
setp.lt.s32	%p130, %r12, 3;
@%p130 bra BB32_173;

ld.u8 %rs185, [%rd89+2];
st.local.u8 [%rd404], %rs185;

BB32_173:
setp.eq.s32	%p131, %r12, 0;
@%p131 bra BB32_178;

ld.local.u8 %rs264, [%rd36];
add.s32 %r13, %r12, -1;
setp.lt.s32	%p132, %r13, 1;
@%p132 bra BB32_176;

cvt.u32.u16	%r164, %rs264;
and.b32 %r165, %r164, 255;
ld.local.u8 %r166, [%rd36+1];
add.s32 %r167, %r166, %r165;
cvt.u16.u32	%rs264, %r167;

BB32_176:
setp.lt.s32	%p133, %r13, 2;
@%p133 bra BB32_178;

cvt.u32.u16	%r168, %rs264;
and.b32 %r169, %r168, 255;
ld.local.u8 %r170, [%rd36+2];
add.s32 %r171, %r170, %r169;
cvt.u16.u32	%rs264, %r171;

BB32_178:
bar.sync 0;
@%p131 bra BB32_180;

st.u8 [%rd88], %rs264;

BB32_180:
bar.sync 0;
setp.gt.s32	%p135, %r10, 1535;
mov.u32 %r275, 512;
@%p135 bra BB32_182;

add.s32 %r173, %r10, 2;
mul.hi.s32 %r174, %r173, 1431655766;
shr.u32 %r175, %r174, 31;
add.s32 %r275, %r174, %r175;

BB32_182:
setp.eq.s32	%p136, %r275, 512;
@%p136 bra BB32_228;
bra.uni BB32_183;

BB32_228:
@%p26 bra BB32_230;

cvt.u32.u16	%r223, %rs65;
ld.u8 %r224, [%rd34];
add.s32 %r225, %r224, %r223;
st.u8 [%rd34], %r225;

BB32_230:
setp.lt.s32	%p24, %r1, 1;
ld.u8 %rs212, [%rd88];
bar.sync 0;
@%p24 bra BB32_232;

cvt.u32.u16	%r226, %rs212;
and.b32 %r227, %r226, 255;
ld.u8 %r228, [%rd88+-1];
add.s32 %r229, %r228, %r227;
cvt.u16.u32	%rs212, %r229;

BB32_232:
bar.sync 0;
st.u8 [%rd88], %rs212;
bar.sync 0;
setp.lt.s32	%p172, %r1, 2;
@%p172 bra BB32_234;

ld.u8 %r230, [%rd88+-2];
cvt.u32.u16	%r231, %rs212;
and.b32 %r232, %r231, 255;
add.s32 %r233, %r230, %r232;
cvt.u16.u32	%rs212, %r233;

BB32_234:
bar.sync 0;
st.u8 [%rd88], %rs212;
bar.sync 0;
setp.lt.s32	%p173, %r1, 4;
@%p173 bra BB32_236;

ld.u8 %r234, [%rd88+-4];
cvt.u32.u16	%r235, %rs212;
and.b32 %r236, %r235, 255;
add.s32 %r237, %r234, %r236;
cvt.u16.u32	%rs212, %r237;

BB32_236:
bar.sync 0;
st.u8 [%rd88], %rs212;
bar.sync 0;
setp.lt.s32	%p174, %r1, 8;
@%p174 bra BB32_238;

ld.u8 %r238, [%rd88+-8];
cvt.u32.u16	%r239, %rs212;
and.b32 %r240, %r239, 255;
add.s32 %r241, %r238, %r240;
cvt.u16.u32	%rs212, %r241;

BB32_238:
bar.sync 0;
st.u8 [%rd88], %rs212;
bar.sync 0;
setp.lt.s32	%p175, %r1, 16;
@%p175 bra BB32_240;

ld.u8 %r242, [%rd88+-16];
cvt.u32.u16	%r243, %rs212;
and.b32 %r244, %r243, 255;
add.s32 %r245, %r242, %r244;
cvt.u16.u32	%rs212, %r245;

BB32_240:
bar.sync 0;
st.u8 [%rd88], %rs212;
bar.sync 0;
setp.lt.s32	%p176, %r1, 32;
@%p176 bra BB32_242;

ld.u8 %r246, [%rd88+-32];
cvt.u32.u16	%r247, %rs212;
and.b32 %r248, %r247, 255;
add.s32 %r249, %r246, %r248;
cvt.u16.u32	%rs212, %r249;

BB32_242:
bar.sync 0;
st.u8 [%rd88], %rs212;
bar.sync 0;
setp.lt.s32	%p177, %r1, 64;
@%p177 bra BB32_244;

ld.u8 %r250, [%rd88+-64];
cvt.u32.u16	%r251, %rs212;
and.b32 %r252, %r251, 255;
add.s32 %r253, %r250, %r252;
cvt.u16.u32	%rs212, %r253;

BB32_244:
bar.sync 0;
st.u8 [%rd88], %rs212;
bar.sync 0;
setp.lt.s32	%p178, %r1, 128;
@%p178 bra BB32_246;

ld.u8 %r254, [%rd88+-128];
cvt.u32.u16	%r255, %rs212;
and.b32 %r256, %r255, 255;
add.s32 %r257, %r254, %r256;
cvt.u16.u32	%rs212, %r257;

BB32_246:
bar.sync 0;
st.u8 [%rd88], %rs212;
bar.sync 0;
setp.lt.s32	%p179, %r1, 256;
@%p179 bra BB32_248;

ld.u8 %r258, [%rd88+-256];
cvt.u32.u16	%r259, %rs212;
and.b32 %r260, %r259, 255;
add.s32 %r261, %r258, %r260;
cvt.u16.u32	%rs212, %r261;

BB32_248:
bar.sync 0;
st.u8 [%rd88], %rs212;
bar.sync 0;
ld.u8 %rs250, [%rd34+511];
mov.u16 %rs238, %rs65;
@%p1 bra BB32_250;

ld.u8 %rs238, [%rd88+-1];

BB32_250:
bar.sync 0;
st.u8 [%rd88], %rs238;
bar.sync 0;
bra.uni BB32_251;

BB32_183:
@%p26 bra BB32_185;

cvt.u32.u16	%r176, %rs65;
ld.u8 %r177, [%rd34];
add.s32 %r178, %r177, %r176;
st.u8 [%rd34], %r178;

BB32_185:
setp.ge.s32	%p138, %r1, %r275;
mov.u16 %rs248, %rs65;
@%p138 bra BB32_187;

ld.u8 %rs71, [%rd88];
mov.u16 %rs248, %rs71;

BB32_187:
mov.u16 %rs229, %rs248;
mov.u16 %rs247, %rs229;
bar.sync 0;
setp.le.s32	%p139, %r1, %r275;
setp.gt.s32	%p140, %r1, 0;
and.pred %p141, %p139, %p140;
@!%p141 bra BB32_189;
bra.uni BB32_188;

BB32_188:
ld.u8 %r179, [%rd88+-1];
cvt.u32.u16	%r180, %rs247;
and.b32 %r181, %r180, 255;
add.s32 %r182, %r179, %r181;
cvt.u16.u32	%rs247, %r182;

BB32_189:
mov.u16 %rs246, %rs247;
bar.sync 0;
@%p138 bra BB32_191;

st.u8 [%rd88], %rs246;

BB32_191:
setp.gt.s32	%p15, %r1, 1;
bar.sync 0;
setp.lt.s32	%p143, %r9, %r275;
and.pred %p144, %p143, %p15;
@!%p144 bra BB32_193;
bra.uni BB32_192;

BB32_192:
ld.u8 %r183, [%rd88+-2];
cvt.u32.u16	%r184, %rs246;
and.b32 %r185, %r184, 255;
add.s32 %r186, %r183, %r185;
cvt.u16.u32	%rs246, %r186;

BB32_193:
mov.u16 %rs245, %rs246;
bar.sync 0;
@%p138 bra BB32_195;

st.u8 [%rd88], %rs245;

BB32_195:
setp.gt.s32	%p16, %r1, 3;
bar.sync 0;
add.s32 %r187, %r9, -2;
setp.lt.s32	%p146, %r187, %r275;
and.pred %p147, %p146, %p16;
@!%p147 bra BB32_197;
bra.uni BB32_196;

BB32_196:
ld.u8 %r188, [%rd88+-4];
cvt.u32.u16	%r189, %rs245;
and.b32 %r190, %r189, 255;
add.s32 %r191, %r188, %r190;
cvt.u16.u32	%rs245, %r191;

BB32_197:
mov.u16 %rs244, %rs245;
bar.sync 0;
@%p138 bra BB32_199;

st.u8 [%rd88], %rs244;

BB32_199:
setp.gt.s32	%p17, %r1, 7;
bar.sync 0;
add.s32 %r192, %r9, -6;
setp.lt.s32	%p149, %r192, %r275;
and.pred %p150, %p149, %p17;
@!%p150 bra BB32_201;
bra.uni BB32_200;

BB32_200:
ld.u8 %r193, [%rd88+-8];
cvt.u32.u16	%r194, %rs244;
and.b32 %r195, %r194, 255;
add.s32 %r196, %r193, %r195;
cvt.u16.u32	%rs244, %r196;

BB32_201:
mov.u16 %rs243, %rs244;
bar.sync 0;
@%p138 bra BB32_203;

st.u8 [%rd88], %rs243;

BB32_203:
setp.gt.s32	%p18, %r1, 15;
bar.sync 0;
add.s32 %r197, %r9, -14;
setp.lt.s32	%p152, %r197, %r275;
and.pred %p153, %p152, %p18;
@!%p153 bra BB32_205;
bra.uni BB32_204;

BB32_204:
ld.u8 %r198, [%rd88+-16];
cvt.u32.u16	%r199, %rs243;
and.b32 %r200, %r199, 255;
add.s32 %r201, %r198, %r200;
cvt.u16.u32	%rs243, %r201;

BB32_205:
mov.u16 %rs242, %rs243;
bar.sync 0;
@%p138 bra BB32_207;

st.u8 [%rd88], %rs242;

BB32_207:
setp.gt.s32	%p19, %r1, 31;
bar.sync 0;
add.s32 %r202, %r9, -30;
setp.lt.s32	%p155, %r202, %r275;
and.pred %p156, %p155, %p19;
@!%p156 bra BB32_209;
bra.uni BB32_208;

BB32_208:
ld.u8 %r203, [%rd88+-32];
cvt.u32.u16	%r204, %rs242;
and.b32 %r205, %r204, 255;
add.s32 %r206, %r203, %r205;
cvt.u16.u32	%rs242, %r206;

BB32_209:
mov.u16 %rs241, %rs242;
bar.sync 0;
@%p138 bra BB32_211;

st.u8 [%rd88], %rs241;

BB32_211:
setp.gt.s32	%p20, %r1, 63;
bar.sync 0;
add.s32 %r207, %r9, -62;
setp.lt.s32	%p158, %r207, %r275;
and.pred %p159, %p158, %p20;
@!%p159 bra BB32_213;
bra.uni BB32_212;

BB32_212:
ld.u8 %r208, [%rd88+-64];
cvt.u32.u16	%r209, %rs241;
and.b32 %r210, %r209, 255;
add.s32 %r211, %r208, %r210;
cvt.u16.u32	%rs241, %r211;

BB32_213:
mov.u16 %rs240, %rs241;
bar.sync 0;
@%p138 bra BB32_215;

st.u8 [%rd88], %rs240;

BB32_215:
setp.gt.s32	%p21, %r1, 127;
bar.sync 0;
add.s32 %r212, %r9, -126;
setp.lt.s32	%p161, %r212, %r275;
and.pred %p162, %p161, %p21;
@!%p162 bra BB32_217;
bra.uni BB32_216;

BB32_216:
ld.u8 %r213, [%rd88+-128];
cvt.u32.u16	%r214, %rs240;
and.b32 %r215, %r214, 255;
add.s32 %r216, %r213, %r215;
cvt.u16.u32	%rs240, %r216;

BB32_217:
mov.u16 %rs239, %rs240;
bar.sync 0;
@%p138 bra BB32_219;

st.u8 [%rd88], %rs239;

BB32_219:
setp.gt.s32	%p22, %r1, 255;
bar.sync 0;
add.s32 %r217, %r9, -254;
setp.lt.s32	%p164, %r217, %r275;
and.pred %p165, %p164, %p22;
@!%p165 bra BB32_221;
bra.uni BB32_220;

BB32_220:
ld.u8 %r218, [%rd88+-256];
cvt.u32.u16	%r219, %rs239;
and.b32 %r220, %r219, 255;
add.s32 %r221, %r218, %r220;
cvt.u16.u32	%rs239, %r221;

BB32_221:
bar.sync 0;
@%p138 bra BB32_223;

st.u8 [%rd88], %rs239;

BB32_223:
setp.lt.s32	%p23, %r1, %r275;
bar.sync 0;
add.s32 %r222, %r275, -1;
cvt.s64.s32	%rd320, %r222;
add.s64 %rd321, %rd34, %rd320;
ld.u8 %rs250, [%rd321];
not.pred %p167, %p23;
or.pred %p169, %p1, %p167;
selp.b16	%rs211, %rs65, %rs239, %p23;
@%p169 bra BB32_225;

ld.u8 %rs211, [%rd88+-1];

BB32_225:
bar.sync 0;
@%p138 bra BB32_227;

st.u8 [%rd88], %rs211;

BB32_227:
bar.sync 0;

BB32_251:
mov.u16 %rs249, %rs250;
@%p131 bra BB32_253;

ld.u8 %rs264, [%rd88];

BB32_253:
bar.sync 0;
cvt.s64.s32	%rd322, %r12;
add.s64 %rd115, %rd36, %rd322;
setp.ge.u64	%p182, %rd36, %rd115;
@%p182 bra BB32_255;

cvt.u32.u16	%r262, %rs264;
and.b32 %r263, %r262, 255;
ld.local.u8 %r264, [%rd36];
add.s32 %r265, %r264, %r263;
cvt.u16.u32	%rs264, %r265;
st.u8 [%rd89], %r265;

BB32_255:
setp.ge.u64	%p183, %rd90, %rd115;
@%p183 bra BB32_257;

cvt.u32.u16	%r266, %rs264;
and.b32 %r267, %r266, 255;
ld.local.u8 %r268, [%rd36+1];
add.s32 %r269, %r268, %r267;
cvt.u16.u32	%rs264, %r269;
st.u8 [%rd89+1], %r269;

BB32_257:
add.s64 %rd323, %rd90, 1;
setp.ge.u64	%p184, %rd323, %rd115;
@%p184 bra BB32_259;

cvt.u32.u16	%r270, %rs264;
ld.local.u8 %r271, [%rd36+2];
add.s32 %r272, %r271, %r270;
st.u8 [%rd89+2], %r272;

BB32_259:
bar.sync 0;
@%p120 bra BB32_271;
bra.uni BB32_260;

BB32_271:
add.s64 %rd328, %rd384, %rd87;
ld.u8 %rs196, [%rd88];
st.global.u8 [%rd328], %rs196;
ld.u8 %rs197, [%rd88+512];
st.global.u8 [%rd328+512], %rs197;
ld.u8 %rs198, [%rd88+1024];
st.global.u8 [%rd328+1024], %rs198;
bra.uni BB32_272;

BB32_260:
setp.lt.s32	%p185, %r10, 1;
@%p185 bra BB32_272;

cvt.s64.s32	%rd325, %r10;
add.s64 %rd116, %rd34, %rd325;
mov.u64 %rd406, 0;
mov.u64 %rd407, %rd87;

BB32_262:
mov.u64 %rd118, %rd407;
add.s64 %rd326, %rd34, %rd406;
sub.s64 %rd119, %rd116, %rd326;
setp.gt.s64	%p186, %rd119, 1535;
add.s64 %rd120, %rd34, %rd118;
add.s64 %rd121, %rd384, %rd118;
@%p186 bra BB32_269;
bra.uni BB32_263;

BB32_269:
ld.u8 %rs193, [%rd120];
st.global.u8 [%rd121], %rs193;
ld.u8 %rs194, [%rd120+512];
st.global.u8 [%rd121+512], %rs194;
ld.u8 %rs195, [%rd120+1024];
st.global.u8 [%rd121+1024], %rs195;
bra.uni BB32_270;

BB32_263:
setp.ge.s64	%p187, %rd87, %rd119;
@%p187 bra BB32_265;

ld.u8 %rs190, [%rd120];
st.global.u8 [%rd121], %rs190;

BB32_265:
setp.ge.s64	%p188, %rd91, %rd119;
@%p188 bra BB32_267;

ld.u8 %rs191, [%rd120+512];
st.global.u8 [%rd121+512], %rs191;

BB32_267:
setp.ge.s64	%p189, %rd92, %rd119;
@%p189 bra BB32_270;

ld.u8 %rs192, [%rd120+1024];
st.global.u8 [%rd121+1024], %rs192;

BB32_270:
add.s64 %rd122, %rd118, 1536;
add.s64 %rd406, %rd406, 1536;
add.s64 %rd327, %rd34, %rd406;
setp.lt.u64	%p190, %rd327, %rd116;
mov.u64 %rd407, %rd122;
@%p190 bra BB32_262;

BB32_272:
bar.sync 0;
add.s64 %rd400, %rd95, 1536;
add.s64 %rd384, %rd384, 1536;
add.s64 %rd381, %rd94, 1536;
mov.u64 %rd393, %rd381;
sub.s64 %rd329, %rd381, %rd30;
setp.lt.s64	%p191, %rd329, 0;
@%p191 bra BB32_152;

BB32_273:
@%p26 bra BB32_289;


	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r273, 1, 0, p; 
} 


	setp.eq.s32	%p193, %r273, 0;
@%p193 bra BB32_288;

mov.u64 %rd331, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd332, %rd331;
sub.s64 %rd129, %rd34, %rd332;
setp.eq.s64	%p194, %rd34, 0;
@%p194 bra BB32_289;

add.s64 %rd333, %rd129, -16;
add.s64 %rd335, %rd331, %rd333;
add.s64 %rd131, %rd332, %rd333;
ld.shared.u8 %rs199, [%rd335];
or.b16 %rs200, %rs199, 1;
st.shared.u8 [%rd335], %rs200;
ld.shared.u64 %rd132, [%rd335+8];
setp.eq.s64	%p195, %rd132, 0;
mov.u64 %rd411, %rd131;
@%p195 bra BB32_282;

mov.u64 %rd133, %rd131;
ld.u8 %rs201, [%rd132];
and.b16 %rs202, %rs201, 1;
setp.eq.b16	%p196, %rs202, 1;
mov.u64 %rd411, %rd133;
@!%p196 bra BB32_282;
bra.uni BB32_278;

BB32_278:
ld.u64 %rd135, [%rd132];
shr.u64 %rd136, %rd135, 1;
add.s64 %rd137, %rd132, 16;
add.s64 %rd138, %rd137, %rd136;
ld.shared.u64 %rd337, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p197, %rd138, %rd337;
mov.u64 %rd411, %rd132;
@%p197 bra BB32_282;

ld.u8 %rs203, [%rd138];
and.b16 %rs204, %rs203, 1;
setp.eq.b16	%p198, %rs204, 1;
mov.u64 %rd408, %rd132;
mov.u64 %rd411, %rd408;
@!%p198 bra BB32_282;
bra.uni BB32_280;

BB32_280:
ld.u64 %rd338, [%rd138];
shr.u64 %rd339, %rd338, 1;
add.s64 %rd340, %rd339, %rd136;
add.s64 %rd341, %rd340, 16;
shl.b64 %rd342, %rd341, 1;
and.b64 %rd343, %rd135, 1;
or.b64 %rd344, %rd342, %rd343;
st.u64 [%rd132], %rd344;
and.b64 %rd139, %rd341, 9223372036854775807;
add.s64 %rd345, %rd137, %rd139;
ld.shared.u64 %rd346, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p199, %rd345, %rd346;
mov.u64 %rd409, %rd132;
mov.u64 %rd411, %rd409;
@%p199 bra BB32_282;

add.s64 %rd347, %rd139, %rd137;
st.u64 [%rd347+8], %rd132;
mov.u64 %rd411, %rd132;

BB32_282:
ld.u64 %rd142, [%rd411];
shr.u64 %rd143, %rd142, 1;
add.s64 %rd144, %rd411, 16;
add.s64 %rd145, %rd144, %rd143;
ld.shared.u64 %rd348, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p200, %rd145, %rd348;
@%p200 bra BB32_286;

ld.u8 %rs205, [%rd145];
and.b16 %rs206, %rs205, 1;
setp.eq.b16	%p201, %rs206, 1;
@!%p201 bra BB32_289;
bra.uni BB32_284;

BB32_284:
ld.u64 %rd349, [%rd145];
shr.u64 %rd350, %rd349, 1;
add.s64 %rd351, %rd350, %rd143;
add.s64 %rd352, %rd351, 16;
shl.b64 %rd353, %rd352, 1;
and.b64 %rd354, %rd142, 1;
or.b64 %rd355, %rd353, %rd354;
st.u64 [%rd411], %rd355;
and.b64 %rd146, %rd352, 9223372036854775807;
add.s64 %rd356, %rd144, %rd146;
ld.shared.u64 %rd357, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p202, %rd356, %rd357;
@%p202 bra BB32_289;

add.s64 %rd358, %rd146, %rd144;
st.u64 [%rd358+8], %rd411;
bra.uni BB32_289;

BB32_288:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
call.uni 
free, 
(
param0
);


	}

BB32_289:
bar.sync 0;

BB32_290:
ret;

BB32_286:
setp.lt.u64	%p203, %rd145, %rd411;
@%p203 bra BB32_289;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd411;
bra.uni BB32_289;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB33_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB33_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB33_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
cvt.u64.u32	%rd17, %r26;
add.s64 %rd19, %rd15, %rd17;
add.s64 %rd18, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;

BB33_4:
ld.global.u8 %rs12, [%rd19];
st.global.u8 [%rd18], %rs12;
add.s64 %rd19, %rd19, %rd3;
add.s64 %rd18, %rd18, %rd3;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB33_4;

BB33_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB34_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB34_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd22, %r21;
add.s64 %rd24, %rd1, %rd22;
add.s64 %rd23, %rd2, %rd22;
setp.ge.s64	%p4, %rd22, %rd16;
@%p4 bra BB34_4;

BB34_3:
ld.global.u8 %rs12, [%rd24];
st.global.u8 [%rd23], %rs12;
add.s64 %rd24, %rd24, %rd4;
add.s64 %rd23, %rd23, %rd4;
add.s64 %rd22, %rd22, %rd4;
setp.lt.s64	%p5, %rd22, %rd16;
@%p5 bra BB34_3;

BB34_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB35_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB35_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB35_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
cvt.u64.u32	%rd17, %r26;
add.s64 %rd19, %rd15, %rd17;
add.s64 %rd18, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;

BB35_4:
ld.global.u8 %rs12, [%rd19];
st.global.u8 [%rd18], %rs12;
add.s64 %rd19, %rd19, %rd3;
add.s64 %rd18, %rd18, %rd3;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB35_4;

BB35_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB36_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB36_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd22, %r21;
add.s64 %rd24, %rd1, %rd22;
add.s64 %rd23, %rd2, %rd22;
setp.ge.s64	%p4, %rd22, %rd16;
@%p4 bra BB36_4;

BB36_3:
ld.global.u8 %rs12, [%rd24];
st.global.u8 [%rd23], %rs12;
add.s64 %rd24, %rd24, %rd4;
add.s64 %rd23, %rd23, %rd4;
add.s64 %rd22, %rd22, %rd4;
setp.lt.s64	%p5, %rd22, %rd16;
@%p5 bra BB36_3;

BB36_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIhENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIhENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0[104]
)
.maxntid 128, 1, 1
{
.reg .pred %p<90>;
.reg .b16 %rs<126>;
.reg .b32 %r<150>;
.reg .b64 %rd<266>;


ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIhENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r16, %r17}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIhENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd85, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIhENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd84, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIhENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd83, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIhENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd82, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIhENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd80, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIhENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd79, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIhENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd86, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd87, %rd86;
setp.eq.s64	%p6, %rd87, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB37_2;

cvt.s64.s32	%rd88, %r16;
mov.u32 %r20, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r20;
mov.u64 %rd89, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd90, %rd89;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd90;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd88;

BB37_2:
cvta.to.global.u64 %rd2, %rd79;
mov.u32 %r21, %ctaid.x;
add.s32 %r2, %r21, %r15;
bar.sync 0;
cvt.s64.s32	%rd7, %r2;
mul.lo.s64 %rd91, %rd7, %rd82;
min.s64 %rd92, %rd84, %rd7;
add.s64 %rd93, %rd92, %rd91;
setp.lt.s64	%p8, %rd7, %rd84;
selp.u64	%rd94, 1, 0, %p8;
add.s64 %rd95, %rd94, %rd82;
add.s64 %rd96, %rd95, %rd93;
mul.lo.s64 %rd8, %rd93, %rd83;
mul.lo.s64 %rd97, %rd96, %rd83;
min.s64 %rd9, %rd97, %rd80;
add.s64 %rd98, %rd2, %rd8;
ld.global.u8 %rs116, [%rd98];
bar.sync 0;
@%p5 bra BB37_23;

ld.shared.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd244, %rd10;
mov.u64 %rd239, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd246, %rd239;
setp.eq.s64	%p10, %rd10, %rd246;
@%p10 bra BB37_7;

mov.u64 %rd245, %rd244;

BB37_5:
mov.u64 %rd241, %rd246;
mov.u64 %rd244, %rd245;
mov.u64 %rd245, %rd241;
ld.shared.u8 %rs61, [%rd239];
and.b16 %rs62, %rs61, 1;
setp.eq.b16	%p11, %rs62, 1;
not.pred %p12, %p11;
ld.shared.u64 %rd15, [%rd239];
setp.lt.u64	%p13, %rd15, 2304;
or.pred %p14, %p12, %p13;
@!%p14 bra BB37_7;
bra.uni BB37_6;

BB37_6:
shr.u64 %rd101, %rd15, 1;
add.s64 %rd102, %rd239, %rd101;
add.s64 %rd239, %rd102, 16;
add.s64 %rd103, %rd245, %rd101;
add.s64 %rd246, %rd103, 16;
setp.ne.s64	%p15, %rd246, %rd10;
mov.u64 %rd244, %rd245;
@%p15 bra BB37_5;

BB37_7:
setp.eq.s64	%p17, %rd244, %rd10;
mov.pred %p89, 0;
@%p17 bra BB37_9;

ld.u64 %rd105, [%rd244];
shr.u64 %rd106, %rd105, 1;
add.s64 %rd107, %rd244, %rd106;
add.s64 %rd250, %rd107, 16;
setp.ne.s64	%p89, %rd250, %rd10;

BB37_9:
@%p89 bra BB37_15;
bra.uni BB37_10;

BB37_15:
ld.u64 %rd26, [%rd250];
and.b64 %rd122, %rd26, -32;
setp.eq.s64	%p21, %rd122, 2304;
cvt.u16.u64	%rs104, %rd26;
@%p21 bra BB37_18;

add.s64 %rd27, %rd250, 16;
ld.u64 %rd123, [%rd250+1168];
and.b64 %rd124, %rd123, 1;
add.s64 %rd125, %rd26, -2336;
and.b64 %rd126, %rd125, -2;
or.b64 %rd127, %rd124, %rd126;
st.u64 [%rd250+1168], %rd127;
st.u64 [%rd250+1176], %rd250;
cvt.u16.u64	%rs64, %rd125;
or.b16 %rs65, %rs64, 1;
and.b64 %rd128, %rd26, 1;
or.b64 %rd129, %rd128, 2304;
st.u64 [%rd250], %rd129;
st.u8 [%rd250+1168], %rs65;
ld.u64 %rd130, [%rd250+1168];
shr.u64 %rd28, %rd130, 1;
add.s64 %rd131, %rd28, %rd27;
add.s64 %rd132, %rd131, 1168;
ld.shared.u64 %rd133, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p22, %rd132, %rd133;
cvt.u16.u64	%rs66, %rd26;
and.b16 %rs104, %rs66, 1;
@%p22 bra BB37_18;

add.s64 %rd134, %rd27, 1152;
st.u64 [%rd131+1176], %rd134;
ld.u8 %rs104, [%rd250];

BB37_18:
and.b16 %rs67, %rs104, 254;
st.u8 [%rd250], %rs67;
bra.uni BB37_19;

BB37_10:
mov.u64 %rd109, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd110, %rd109;
sub.s64 %rd111, %rd10, %rd110;
add.s64 %rd112, %rd111, 1168;
ld.shared.u64 %rd113, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p18, %rd112, %rd113;
mov.u64 %rd248, -1;
mov.u64 %rd249, %rd10;
@%p18 bra BB37_12;

add.s64 %rd21, %rd10, 1168;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
mov.u64 %rd248, %rd21;
mov.u64 %rd249, %rd21;

BB37_12:
mov.u64 %rd22, %rd249;
setp.eq.s64	%p19, %rd248, -1;
@%p19 bra BB37_14;

mov.u64 %rd114, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd115, %rd114;
sub.s64 %rd116, %rd10, %rd115;
add.s64 %rd117, %rd114, %rd116;
ld.shared.u64 %rd118, [%rd117];
and.b64 %rd119, %rd118, 1;
or.b64 %rd120, %rd119, 2304;
st.shared.u64 [%rd117], %rd120;
st.shared.u64 [%rd117+8], %rd244;
mov.u16 %rs63, 0;
st.shared.u8 [%rd117], %rs63;

BB37_14:
mov.u64 %rd250, %rd10;
setp.eq.s64	%p20, %rd10, %rd22;
mov.u64 %rd251, 0;
@%p20 bra BB37_20;

BB37_19:
add.s64 %rd251, %rd250, 16;

BB37_20:
mov.u64 %rd252, %rd251;
setp.ne.s64	%p23, %rd251, 0;
@%p23 bra BB37_22;

mov.u64 %rd136, 1152;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd136;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd252, [retval0+0];


	}

BB37_22:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd252;

BB37_23:
add.s64 %rd35, %rd8, 1;
add.s64 %rd258, %rd79, %rd35;
add.s64 %rd39, %rd79, %rd9;
not.b64 %rd137, %rd8;
add.s64 %rd38, %rd9, %rd137;
bar.sync 0;
ld.shared.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];
sub.s64 %rd138, %rd258, %rd39;
setp.gt.s64	%p24, %rd138, -1;
@%p24 bra BB37_100;

add.s64 %rd261, %rd2, %rd35;
mov.u64 %rd253, %rd258;
cvt.s64.s32	%rd139, %r1;
add.s64 %rd43, %rd40, %rd139;
cvt.u32.u64	%r22, %rd38;
mov.u32 %r23, 128;
min.s32 %r3, %r22, %r23;
mov.u16 %rs125, %rs116;

BB37_25:
mov.u16 %rs7, %rs125;
mov.u64 %rd259, %rd261;
mov.u64 %rd46, %rd259;
mov.u64 %rd256, %rd258;
mov.u64 %rd45, %rd256;
mov.u64 %rd44, %rd253;
sub.s64 %rd140, %rd39, %rd44;
cvt.u32.u64	%r24, %rd140;
mov.u32 %r25, 1152;
min.s32 %r4, %r24, %r25;
setp.eq.s32	%p25, %r4, 1152;
@%p25 bra BB37_49;
bra.uni BB37_26;

BB37_49:
add.s64 %rd186, %rd46, %rd139;
ld.global.u8 %rs87, [%rd186];
st.u8 [%rd43], %rs87;
ld.global.u8 %rs88, [%rd186+128];
st.u8 [%rd43+128], %rs88;
ld.global.u8 %rs89, [%rd186+256];
st.u8 [%rd43+256], %rs89;
ld.global.u8 %rs90, [%rd186+384];
st.u8 [%rd43+384], %rs90;
ld.global.u8 %rs91, [%rd186+512];
st.u8 [%rd43+512], %rs91;
ld.global.u8 %rs92, [%rd186+640];
st.u8 [%rd43+640], %rs92;
ld.global.u8 %rs93, [%rd186+768];
st.u8 [%rd43+768], %rs93;
ld.global.u8 %rs94, [%rd186+896];
st.u8 [%rd43+896], %rs94;
ld.global.u8 %rs95, [%rd186+1024];
st.u8 [%rd43+1024], %rs95;
bra.uni BB37_50;

BB37_26:
setp.lt.s32	%p26, %r4, 1;
@%p26 bra BB37_50;

mov.u64 %rd254, %rd45;
mov.u64 %rd255, %rd40;
mov.u64 %rd257, %rd45;
mov.u64 %rd260, %rd46;

BB37_28:
mov.u64 %rd51, %rd260;
mov.u64 %rd50, %rd257;
mov.u64 %rd49, %rd255;
mov.u64 %rd48, %rd254;
cvt.s64.s32	%rd141, %r4;
add.s64 %rd142, %rd45, %rd141;
sub.s64 %rd52, %rd142, %rd48;
setp.gt.s64	%p27, %rd52, 1151;
@%p27 bra BB37_47;
bra.uni BB37_29;

BB37_47:
add.s64 %rd180, %rd51, %rd139;
ld.global.u8 %rs78, [%rd180];
add.s64 %rd181, %rd49, %rd139;
st.u8 [%rd181], %rs78;
ld.global.u8 %rs79, [%rd180+128];
st.u8 [%rd181+128], %rs79;
ld.global.u8 %rs80, [%rd180+256];
st.u8 [%rd181+256], %rs80;
ld.global.u8 %rs81, [%rd180+384];
st.u8 [%rd181+384], %rs81;
ld.global.u8 %rs82, [%rd180+512];
st.u8 [%rd181+512], %rs82;
ld.global.u8 %rs83, [%rd180+640];
st.u8 [%rd181+640], %rs83;
ld.global.u8 %rs84, [%rd180+768];
st.u8 [%rd181+768], %rs84;
ld.global.u8 %rs85, [%rd180+896];
st.u8 [%rd181+896], %rs85;
ld.global.u8 %rs86, [%rd180+1024];
st.u8 [%rd181+1024], %rs86;
bra.uni BB37_48;

BB37_29:
setp.ge.s64	%p28, %rd139, %rd52;
@%p28 bra BB37_31;

add.s64 %rd145, %rd51, %rd139;
ld.global.u8 %rs69, [%rd145];
add.s64 %rd146, %rd49, %rd139;
st.u8 [%rd146], %rs69;

BB37_31:
add.s32 %r29, %r1, 128;
cvt.s64.s32	%rd147, %r29;
setp.ge.s64	%p29, %rd147, %rd52;
@%p29 bra BB37_33;

add.s64 %rd149, %rd51, %rd139;
ld.global.u8 %rs70, [%rd149+128];
add.s64 %rd150, %rd49, %rd139;
st.u8 [%rd150+128], %rs70;

BB37_33:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd151, %r32;
setp.ge.s64	%p30, %rd151, %rd52;
@%p30 bra BB37_35;

add.s64 %rd153, %rd51, %rd139;
ld.global.u8 %rs71, [%rd153+256];
add.s64 %rd154, %rd49, %rd139;
st.u8 [%rd154+256], %rs71;

BB37_35:
add.s32 %r35, %r1, 384;
cvt.s64.s32	%rd155, %r35;
setp.ge.s64	%p31, %rd155, %rd52;
@%p31 bra BB37_37;

add.s64 %rd157, %rd51, %rd139;
ld.global.u8 %rs72, [%rd157+384];
add.s64 %rd158, %rd49, %rd139;
st.u8 [%rd158+384], %rs72;

BB37_37:
add.s32 %r38, %r1, 512;
cvt.s64.s32	%rd159, %r38;
setp.ge.s64	%p32, %rd159, %rd52;
@%p32 bra BB37_39;

add.s64 %rd161, %rd51, %rd139;
ld.global.u8 %rs73, [%rd161+512];
add.s64 %rd162, %rd49, %rd139;
st.u8 [%rd162+512], %rs73;

BB37_39:
add.s32 %r41, %r1, 640;
cvt.s64.s32	%rd163, %r41;
setp.ge.s64	%p33, %rd163, %rd52;
@%p33 bra BB37_41;

add.s64 %rd165, %rd51, %rd139;
ld.global.u8 %rs74, [%rd165+640];
add.s64 %rd166, %rd49, %rd139;
st.u8 [%rd166+640], %rs74;

BB37_41:
add.s32 %r44, %r1, 768;
cvt.s64.s32	%rd167, %r44;
setp.ge.s64	%p34, %rd167, %rd52;
@%p34 bra BB37_43;

add.s64 %rd169, %rd51, %rd139;
ld.global.u8 %rs75, [%rd169+768];
add.s64 %rd170, %rd49, %rd139;
st.u8 [%rd170+768], %rs75;

BB37_43:
add.s32 %r47, %r1, 896;
cvt.s64.s32	%rd171, %r47;
setp.ge.s64	%p35, %rd171, %rd52;
@%p35 bra BB37_45;

add.s64 %rd173, %rd51, %rd139;
ld.global.u8 %rs76, [%rd173+896];
add.s64 %rd174, %rd49, %rd139;
st.u8 [%rd174+896], %rs76;

BB37_45:
add.s32 %r50, %r1, 1024;
cvt.s64.s32	%rd175, %r50;
setp.ge.s64	%p36, %rd175, %rd52;
@%p36 bra BB37_48;

add.s64 %rd177, %rd51, %rd139;
ld.global.u8 %rs77, [%rd177+1024];
add.s64 %rd178, %rd49, %rd139;
st.u8 [%rd178+1024], %rs77;

BB37_48:
add.s64 %rd53, %rd51, 1152;
add.s64 %rd54, %rd49, 1152;
add.s64 %rd254, %rd50, 1152;
mov.u64 %rd55, %rd254;
sub.s64 %rd184, %rd254, %rd142;
setp.lt.s64	%p37, %rd184, 0;
mov.u64 %rd255, %rd54;
mov.u64 %rd257, %rd55;
mov.u64 %rd260, %rd53;
@%p37 bra BB37_28;

BB37_50:
bar.sync 0;
mad.lo.s32 %r54, %r1, -9, %r4;
mov.u32 %r55, 9;
min.s32 %r56, %r54, %r55;
mov.u32 %r57, 0;
max.s32 %r6, %r56, %r57;
setp.eq.s32	%p38, %r6, 0;
@%p38 bra BB37_67;

mul.lo.s32 %r59, %r1, 9;
cvt.s64.s32	%rd187, %r59;
add.s64 %rd188, %rd40, %rd187;
ld.u8 %rs105, [%rd188];
add.s32 %r7, %r6, -1;
setp.lt.s32	%p39, %r7, 1;
@%p39 bra BB37_53;

cvt.u32.u16	%r60, %rs105;
and.b32 %r61, %r60, 255;
ld.u8 %r64, [%rd188+1];
add.s32 %r65, %r64, %r61;
cvt.u16.u32	%rs105, %r65;

BB37_53:
setp.lt.s32	%p40, %r7, 2;
@%p40 bra BB37_55;

cvt.u32.u16	%r66, %rs105;
and.b32 %r67, %r66, 255;
ld.u8 %r70, [%rd188+2];
add.s32 %r71, %r70, %r67;
cvt.u16.u32	%rs105, %r71;

BB37_55:
setp.lt.s32	%p41, %r7, 3;
@%p41 bra BB37_57;

cvt.u32.u16	%r72, %rs105;
and.b32 %r73, %r72, 255;
ld.u8 %r76, [%rd188+3];
add.s32 %r77, %r76, %r73;
cvt.u16.u32	%rs105, %r77;

BB37_57:
setp.lt.s32	%p42, %r7, 4;
@%p42 bra BB37_59;

cvt.u32.u16	%r78, %rs105;
and.b32 %r79, %r78, 255;
ld.u8 %r82, [%rd188+4];
add.s32 %r83, %r82, %r79;
cvt.u16.u32	%rs105, %r83;

BB37_59:
setp.lt.s32	%p43, %r7, 5;
@%p43 bra BB37_61;

cvt.u32.u16	%r84, %rs105;
and.b32 %r85, %r84, 255;
ld.u8 %r88, [%rd188+5];
add.s32 %r89, %r88, %r85;
cvt.u16.u32	%rs105, %r89;

BB37_61:
setp.lt.s32	%p44, %r7, 6;
@%p44 bra BB37_63;

cvt.u32.u16	%r90, %rs105;
and.b32 %r91, %r90, 255;
ld.u8 %r94, [%rd188+6];
add.s32 %r95, %r94, %r91;
cvt.u16.u32	%rs105, %r95;

BB37_63:
setp.lt.s32	%p45, %r7, 7;
@%p45 bra BB37_65;

cvt.u32.u16	%r96, %rs105;
and.b32 %r97, %r96, 255;
ld.u8 %r100, [%rd188+7];
add.s32 %r101, %r100, %r97;
cvt.u16.u32	%rs105, %r101;

BB37_65:
setp.lt.s32	%p46, %r7, 8;
@%p46 bra BB37_67;

cvt.u32.u16	%r102, %rs105;
and.b32 %r103, %r102, 255;
ld.u8 %r106, [%rd188+8];
add.s32 %r107, %r106, %r103;
cvt.u16.u32	%rs105, %r107;

BB37_67:
bar.sync 0;
@%p38 bra BB37_69;

st.u8 [%rd43], %rs105;

BB37_69:
setp.lt.s32	%p3, %r1, %r3;
bar.sync 0;
mov.u16 %rs124, %rs7;
@!%p3 bra BB37_71;
bra.uni BB37_70;

BB37_70:
ld.u8 %rs25, [%rd43];
mov.u16 %rs124, %rs25;

BB37_71:
mov.u16 %rs109, %rs124;
mov.u16 %rs123, %rs109;
bar.sync 0;
setp.gt.s32	%p48, %r1, 0;
setp.le.s32	%p49, %r1, %r3;
and.pred %p50, %p49, %p48;
@!%p50 bra BB37_73;
bra.uni BB37_72;

BB37_72:
ld.u8 %r108, [%rd43+-1];
cvt.u32.u16	%r109, %rs123;
and.b32 %r110, %r109, 255;
add.s32 %r111, %r108, %r110;
cvt.u16.u32	%rs123, %r111;

BB37_73:
mov.u16 %rs122, %rs123;
bar.sync 0;
setp.ge.s32	%p51, %r1, %r3;
@%p51 bra BB37_75;

st.u8 [%rd43], %rs122;

BB37_75:
bar.sync 0;
add.s32 %r112, %r1, -2;
setp.lt.s32	%p52, %r112, %r3;
setp.gt.s32	%p53, %r1, 1;
and.pred %p54, %p52, %p53;
@!%p54 bra BB37_77;
bra.uni BB37_76;

BB37_76:
ld.u8 %r113, [%rd43+-2];
cvt.u32.u16	%r114, %rs122;
and.b32 %r115, %r114, 255;
add.s32 %r116, %r113, %r115;
cvt.u16.u32	%rs122, %r116;

BB37_77:
mov.u16 %rs121, %rs122;
bar.sync 0;
@%p51 bra BB37_79;

st.u8 [%rd43], %rs121;

BB37_79:
bar.sync 0;
add.s32 %r117, %r1, -4;
setp.lt.s32	%p56, %r117, %r3;
setp.gt.s32	%p57, %r1, 3;
and.pred %p58, %p56, %p57;
@!%p58 bra BB37_81;
bra.uni BB37_80;

BB37_80:
ld.u8 %r118, [%rd43+-4];
cvt.u32.u16	%r119, %rs121;
and.b32 %r120, %r119, 255;
add.s32 %r121, %r118, %r120;
cvt.u16.u32	%rs121, %r121;

BB37_81:
mov.u16 %rs120, %rs121;
bar.sync 0;
@%p51 bra BB37_83;

st.u8 [%rd43], %rs120;

BB37_83:
bar.sync 0;
add.s32 %r122, %r1, -8;
setp.lt.s32	%p60, %r122, %r3;
setp.gt.s32	%p61, %r1, 7;
and.pred %p62, %p60, %p61;
@!%p62 bra BB37_85;
bra.uni BB37_84;

BB37_84:
ld.u8 %r123, [%rd43+-8];
cvt.u32.u16	%r124, %rs120;
and.b32 %r125, %r124, 255;
add.s32 %r126, %r123, %r125;
cvt.u16.u32	%rs120, %r126;

BB37_85:
mov.u16 %rs119, %rs120;
bar.sync 0;
@%p51 bra BB37_87;

st.u8 [%rd43], %rs119;

BB37_87:
bar.sync 0;
add.s32 %r127, %r1, -16;
setp.lt.s32	%p64, %r127, %r3;
setp.gt.s32	%p65, %r1, 15;
and.pred %p66, %p64, %p65;
@!%p66 bra BB37_89;
bra.uni BB37_88;

BB37_88:
ld.u8 %r128, [%rd43+-16];
cvt.u32.u16	%r129, %rs119;
and.b32 %r130, %r129, 255;
add.s32 %r131, %r128, %r130;
cvt.u16.u32	%rs119, %r131;

BB37_89:
mov.u16 %rs118, %rs119;
bar.sync 0;
@%p51 bra BB37_91;

st.u8 [%rd43], %rs118;

BB37_91:
bar.sync 0;
add.s32 %r132, %r1, -32;
setp.lt.s32	%p68, %r132, %r3;
setp.gt.s32	%p69, %r1, 31;
and.pred %p70, %p68, %p69;
@!%p70 bra BB37_93;
bra.uni BB37_92;

BB37_92:
ld.u8 %r133, [%rd43+-32];
cvt.u32.u16	%r134, %rs118;
and.b32 %r135, %r134, 255;
add.s32 %r136, %r133, %r135;
cvt.u16.u32	%rs118, %r136;

BB37_93:
mov.u16 %rs117, %rs118;
bar.sync 0;
@%p51 bra BB37_95;

st.u8 [%rd43], %rs117;

BB37_95:
bar.sync 0;
add.s32 %r137, %r1, -64;
setp.lt.s32	%p72, %r137, %r3;
setp.gt.s32	%p73, %r1, 63;
and.pred %p74, %p72, %p73;
@!%p74 bra BB37_97;
bra.uni BB37_96;

BB37_96:
ld.u8 %r138, [%rd43+-64];
cvt.u32.u16	%r139, %rs117;
and.b32 %r140, %r139, 255;
add.s32 %r141, %r138, %r140;
cvt.u16.u32	%rs117, %r141;

BB37_97:
bar.sync 0;
@%p51 bra BB37_99;

st.u8 [%rd43], %rs117;

BB37_99:
bar.sync 0;
add.s32 %r142, %r3, -1;
cvt.s64.s32	%rd205, %r142;
add.s64 %rd206, %rd40, %rd205;
ld.u8 %r143, [%rd206];
cvt.u32.u16	%r144, %rs7;
and.b32 %r145, %r144, 255;
add.s32 %r146, %r143, %r145;
cvt.u16.u32	%rs125, %r146;
bar.sync 0;
add.s64 %rd261, %rd46, 1152;
add.s64 %rd253, %rd45, 1152;
mov.u64 %rd258, %rd253;
sub.s64 %rd207, %rd253, %rd39;
setp.lt.s64	%p76, %rd207, 0;
mov.u16 %rs116, %rs125;
@%p76 bra BB37_25;

BB37_100:
@%p5 bra BB37_116;


	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r148, 1, 0, p; 
} 


	setp.eq.s32	%p78, %r148, 0;
@%p78 bra BB37_115;

mov.u64 %rd209, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd210, %rd209;
sub.s64 %rd61, %rd40, %rd210;
setp.eq.s64	%p79, %rd40, 0;
@%p79 bra BB37_116;

add.s64 %rd211, %rd61, -16;
add.s64 %rd213, %rd209, %rd211;
add.s64 %rd63, %rd210, %rd211;
ld.shared.u8 %rs96, [%rd213];
or.b16 %rs97, %rs96, 1;
st.shared.u8 [%rd213], %rs97;
ld.shared.u64 %rd64, [%rd213+8];
setp.eq.s64	%p80, %rd64, 0;
mov.u64 %rd265, %rd63;
@%p80 bra BB37_109;

mov.u64 %rd65, %rd63;
ld.u8 %rs98, [%rd64];
and.b16 %rs99, %rs98, 1;
setp.eq.b16	%p81, %rs99, 1;
mov.u64 %rd265, %rd65;
@!%p81 bra BB37_109;
bra.uni BB37_105;

BB37_105:
ld.u64 %rd67, [%rd64];
shr.u64 %rd68, %rd67, 1;
add.s64 %rd69, %rd64, 16;
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd215, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p82, %rd70, %rd215;
mov.u64 %rd265, %rd64;
@%p82 bra BB37_109;

ld.u8 %rs100, [%rd70];
and.b16 %rs101, %rs100, 1;
setp.eq.b16	%p83, %rs101, 1;
mov.u64 %rd262, %rd64;
mov.u64 %rd265, %rd262;
@!%p83 bra BB37_109;
bra.uni BB37_107;

BB37_107:
ld.u64 %rd216, [%rd70];
shr.u64 %rd217, %rd216, 1;
add.s64 %rd218, %rd217, %rd68;
add.s64 %rd219, %rd218, 16;
shl.b64 %rd220, %rd219, 1;
and.b64 %rd221, %rd67, 1;
or.b64 %rd222, %rd220, %rd221;
st.u64 [%rd64], %rd222;
and.b64 %rd71, %rd219, 9223372036854775807;
add.s64 %rd223, %rd69, %rd71;
ld.shared.u64 %rd224, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p84, %rd223, %rd224;
mov.u64 %rd263, %rd64;
mov.u64 %rd265, %rd263;
@%p84 bra BB37_109;

add.s64 %rd225, %rd71, %rd69;
st.u64 [%rd225+8], %rd64;
mov.u64 %rd265, %rd64;

BB37_109:
ld.u64 %rd74, [%rd265];
shr.u64 %rd75, %rd74, 1;
add.s64 %rd76, %rd265, 16;
add.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd226, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p85, %rd77, %rd226;
@%p85 bra BB37_113;

ld.u8 %rs102, [%rd77];
and.b16 %rs103, %rs102, 1;
setp.eq.b16	%p86, %rs103, 1;
@!%p86 bra BB37_116;
bra.uni BB37_111;

BB37_111:
ld.u64 %rd227, [%rd77];
shr.u64 %rd228, %rd227, 1;
add.s64 %rd229, %rd228, %rd75;
add.s64 %rd230, %rd229, 16;
shl.b64 %rd231, %rd230, 1;
and.b64 %rd232, %rd74, 1;
or.b64 %rd233, %rd231, %rd232;
st.u64 [%rd265], %rd233;
and.b64 %rd78, %rd230, 9223372036854775807;
add.s64 %rd234, %rd76, %rd78;
ld.shared.u64 %rd235, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p87, %rd234, %rd235;
@%p87 bra BB37_116;

add.s64 %rd236, %rd78, %rd76;
st.u64 [%rd236+8], %rd265;
bra.uni BB37_116;

BB37_115:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd40;
call.uni 
free, 
(
param0
);


	}

BB37_116:
setp.eq.s32	%p4, %r1, 0;
bar.sync 0;
@!%p4 bra BB37_118;
bra.uni BB37_117;

BB37_117:
cvta.to.global.u64 %rd237, %rd85;
add.s64 %rd238, %rd237, %rd7;
st.global.u8 [%rd238], %rs116;

BB37_118:
ret;

BB37_113:
setp.lt.u64	%p88, %rd77, %rd265;
@%p88 bra BB37_116;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd265;
bra.uni BB37_116;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIhEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIhEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIhEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIhEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIhEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIhEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIhEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIhEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB38_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB38_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB38_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
cvt.u64.u32	%rd17, %r26;
add.s64 %rd19, %rd15, %rd17;
add.s64 %rd18, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;

BB38_4:
ld.global.u8 %rs12, [%rd19];
st.global.u8 [%rd18], %rs12;
add.s64 %rd19, %rd19, %rd3;
add.s64 %rd18, %rd18, %rd3;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB38_4;

BB38_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIhEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIhEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIhEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIhEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIhEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIhEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIhEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIhEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB39_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB39_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd22, %r21;
add.s64 %rd24, %rd1, %rd22;
add.s64 %rd23, %rd2, %rd22;
setp.ge.s64	%p4, %rd22, %rd16;
@%p4 bra BB39_4;

BB39_3:
ld.global.u8 %rs12, [%rd24];
st.global.u8 [%rd23], %rs12;
add.s64 %rd24, %rd24, %rd4;
add.s64 %rd23, %rd23, %rd4;
add.s64 %rd22, %rd22, %rd4;
setp.lt.s64	%p5, %rd22, %rd16;
@%p5 bra BB39_3;

BB39_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIhNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIhENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIhNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIhENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 256, 1, 1
{
.local .align 1 .b8 __local_depot40[3];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<195>;
.reg .b16 %rs<253>;
.reg .b32 %r<258>;
.reg .b64 %rd<403>;


mov.u64 %rd402, __local_depot40;
cvta.local.u64 %SP, %rd402;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIhNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIhENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd145, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIhNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIhENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd146, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIhNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIhENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIhNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIhENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd146;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p24, %r1, 0;
mov.u64 %rd147, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd148, %rd147;
setp.eq.s64	%p25, %rd148, 0;
or.pred %p26, %p24, %p25;
@%p26 bra BB40_2;

cvt.s64.s32	%rd149, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r28;
mov.u64 %rd150, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd151, %rd150;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd151;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd149;

BB40_2:
bar.sync 0;
setp.lt.s64	%p27, %rd145, 1;
@%p27 bra BB40_276;

ld.global.u8 %rs250, [%rd2];
bar.sync 0;
@%p24 bra BB40_5;

st.global.u8 [%rd3], %rs250;

BB40_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB40_26;
bra.uni BB40_6;

BB40_6:
ld.shared.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd348, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd355, %rd348;
setp.eq.s64	%p29, %rd5, %rd355;
mov.u64 %rd353, %rd5;
@%p29 bra BB40_10;

mov.u64 %rd354, %rd353;

BB40_8:
mov.u64 %rd350, %rd355;
mov.u64 %rd353, %rd354;
mov.u64 %rd354, %rd350;
ld.shared.u8 %rs134, [%rd348];
and.b16 %rs135, %rs134, 1;
setp.eq.b16	%p30, %rs135, 1;
not.pred %p31, %p30;
ld.shared.u64 %rd10, [%rd348];
setp.lt.u64	%p32, %rd10, 1536;
or.pred %p33, %p31, %p32;
@!%p33 bra BB40_10;
bra.uni BB40_9;

BB40_9:
shr.u64 %rd154, %rd10, 1;
add.s64 %rd155, %rd348, %rd154;
add.s64 %rd348, %rd155, 16;
add.s64 %rd156, %rd354, %rd154;
add.s64 %rd355, %rd156, 16;
setp.ne.s64	%p34, %rd355, %rd5;
mov.u64 %rd353, %rd354;
@%p34 bra BB40_8;

BB40_10:
setp.eq.s64	%p36, %rd353, %rd5;
mov.pred %p194, 0;
@%p36 bra BB40_12;

ld.u64 %rd158, [%rd353];
shr.u64 %rd159, %rd158, 1;
add.s64 %rd160, %rd353, %rd159;
add.s64 %rd359, %rd160, 16;
setp.ne.s64	%p194, %rd359, %rd5;

BB40_12:
@%p194 bra BB40_18;
bra.uni BB40_13;

BB40_18:
ld.u64 %rd21, [%rd359];
and.b64 %rd175, %rd21, -32;
setp.eq.s64	%p40, %rd175, 1536;
cvt.u16.u64	%rs199, %rd21;
@%p40 bra BB40_21;

add.s64 %rd22, %rd359, 16;
ld.u64 %rd176, [%rd359+784];
and.b64 %rd177, %rd176, 1;
add.s64 %rd178, %rd21, -1568;
and.b64 %rd179, %rd178, -2;
or.b64 %rd180, %rd177, %rd179;
st.u64 [%rd359+784], %rd180;
st.u64 [%rd359+792], %rd359;
cvt.u16.u64	%rs137, %rd178;
or.b16 %rs138, %rs137, 1;
and.b64 %rd181, %rd21, 1;
or.b64 %rd182, %rd181, 1536;
st.u64 [%rd359], %rd182;
st.u8 [%rd359+784], %rs138;
ld.u64 %rd183, [%rd359+784];
shr.u64 %rd23, %rd183, 1;
add.s64 %rd184, %rd23, %rd22;
add.s64 %rd185, %rd184, 784;
ld.shared.u64 %rd186, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p41, %rd185, %rd186;
cvt.u16.u64	%rs139, %rd21;
and.b16 %rs199, %rs139, 1;
@%p41 bra BB40_21;

add.s64 %rd187, %rd22, 768;
st.u64 [%rd184+792], %rd187;
ld.u8 %rs199, [%rd359];

BB40_21:
and.b16 %rs140, %rs199, 254;
st.u8 [%rd359], %rs140;
bra.uni BB40_22;

BB40_13:
mov.u64 %rd162, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd163, %rd162;
sub.s64 %rd164, %rd5, %rd163;
add.s64 %rd165, %rd164, 784;
ld.shared.u64 %rd166, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p37, %rd165, %rd166;
mov.u64 %rd357, -1;
mov.u64 %rd358, %rd5;
@%p37 bra BB40_15;

add.s64 %rd16, %rd5, 784;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd16;
mov.u64 %rd357, %rd16;
mov.u64 %rd358, %rd16;

BB40_15:
mov.u64 %rd17, %rd358;
setp.eq.s64	%p38, %rd357, -1;
@%p38 bra BB40_17;

mov.u64 %rd167, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd168, %rd167;
sub.s64 %rd169, %rd5, %rd168;
add.s64 %rd170, %rd167, %rd169;
ld.shared.u64 %rd171, [%rd170];
and.b64 %rd172, %rd171, 1;
or.b64 %rd173, %rd172, 1536;
st.shared.u64 [%rd170], %rd173;
st.shared.u64 [%rd170+8], %rd353;
mov.u16 %rs136, 0;
st.shared.u8 [%rd170], %rs136;

BB40_17:
mov.u64 %rd359, %rd5;
setp.eq.s64	%p39, %rd5, %rd17;
mov.u64 %rd360, 0;
@%p39 bra BB40_23;

BB40_22:
add.s64 %rd360, %rd359, 16;

BB40_23:
mov.u64 %rd361, %rd360;
setp.ne.s64	%p42, %rd360, 0;
@%p42 bra BB40_25;

mov.u64 %rd189, 768;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd189;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd361, [retval0+0];


	}

BB40_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd361;

BB40_26:
add.s64 %rd30, %rd1, %rd145;
add.s64 %rd392, %rd2, 1;
add.s64 %rd385, %rd1, 1;
add.s64 %rd376, %rd3, 1;
bar.sync 0;
ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p43, %r29, 0;
add.s64 %rd371, %rd145, -1;
add.u64 %rd191, %SP, 0;
cvta.to.local.u64 %rd36, %rd191;
@%p43 bra BB40_143;

setp.lt.s64	%p44, %rd371, 1;
@%p44 bra BB40_259;

mov.u64 %rd192, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd193, %rd192;
sub.s64 %rd194, %rd34, %rd193;
add.s64 %rd195, %rd192, %rd194;
cvt.s64.s32	%rd196, %r1;
add.s64 %rd37, %rd195, %rd196;

BB40_29:
mov.u16 %rs6, %rs250;
mov.u64 %rd387, %rd392;
mov.u64 %rd40, %rd387;
mov.u64 %rd380, %rd385;
mov.u64 %rd39, %rd380;
mov.u64 %rd373, %rd376;
mov.u64 %rd41, %rd373;
mov.u64 %rd38, %rd371;
cvt.u32.u64	%r30, %rd38;
mov.u32 %r31, 768;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p45, %r2, 768;
@%p45 bra BB40_40;
bra.uni BB40_30;

BB40_40:
add.s64 %rd205, %rd40, %rd196;
ld.global.u8 %rs147, [%rd205];
ld.global.u8 %rs148, [%rd205+256];
ld.global.u8 %rs149, [%rd205+512];
st.shared.u8 [%rd37], %rs147;
st.shared.u8 [%rd37+256], %rs148;
st.shared.u8 [%rd37+512], %rs149;
bra.uni BB40_41;

BB40_30:
cvt.s64.s32	%rd362, %r2;
add.s64 %rd43, %rd39, %rd362;
setp.lt.s32	%p46, %r2, 1;
mov.u64 %rd363, %rd195;
mov.u64 %rd384, %rd39;
mov.u64 %rd391, %rd40;
@%p46 bra BB40_41;

BB40_31:
mov.u64 %rd48, %rd391;
mov.u64 %rd47, %rd384;
mov.u64 %rd46, %rd363;
add.s64 %rd49, %rd48, %rd196;
add.s64 %rd50, %rd46, %rd196;
setp.gt.s64	%p47, %rd362, 767;
@%p47 bra BB40_38;
bra.uni BB40_32;

BB40_38:
ld.global.u8 %rs144, [%rd49];
ld.global.u8 %rs145, [%rd49+256];
ld.global.u8 %rs146, [%rd49+512];
st.shared.u8 [%rd50], %rs144;
st.shared.u8 [%rd50+256], %rs145;
st.shared.u8 [%rd50+512], %rs146;
bra.uni BB40_39;

BB40_32:
setp.ge.s64	%p48, %rd196, %rd362;
@%p48 bra BB40_34;

ld.global.u8 %rs141, [%rd49];
st.shared.u8 [%rd50], %rs141;

BB40_34:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd202, %r32;
setp.ge.s64	%p49, %rd202, %rd362;
@%p49 bra BB40_36;

ld.global.u8 %rs142, [%rd49+256];
st.shared.u8 [%rd50+256], %rs142;

BB40_36:
add.s32 %r33, %r1, 512;
cvt.s64.s32	%rd203, %r33;
setp.ge.s64	%p50, %rd203, %rd362;
@%p50 bra BB40_39;

ld.global.u8 %rs143, [%rd49+512];
st.shared.u8 [%rd50+512], %rs143;

BB40_39:
add.s64 %rd51, %rd48, 768;
add.s64 %rd52, %rd46, 768;
add.s64 %rd53, %rd47, 768;
sub.s64 %rd362, %rd43, %rd53;
setp.gt.s64	%p51, %rd362, 0;
mov.u64 %rd363, %rd52;
mov.u64 %rd384, %rd53;
mov.u64 %rd391, %rd51;
@%p51 bra BB40_31;

BB40_41:
bar.sync 0;
mad.lo.s32 %r34, %r1, -3, %r2;
mov.u32 %r35, 3;
min.s32 %r3, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r4, %r3, %r36;
setp.gt.u32	%p52, %r4, 2;
@%p52 bra BB40_48;
bra.uni BB40_42;

BB40_48:
add.s64 %rd230, %rd192, %rd194;
mul.lo.s32 %r40, %r1, 3;
cvt.s64.s32	%rd231, %r40;
add.s64 %rd232, %rd230, %rd231;
ld.shared.u8 %rs153, [%rd232];
cvta.to.local.u64 %rd234, %rd191;
ld.shared.u8 %rs154, [%rd232+1];
ld.shared.u8 %rs155, [%rd232+2];
st.local.u8 [%rd234], %rs153;
st.local.u8 [%rd234+1], %rs154;
st.local.u8 [%rd234+2], %rs155;
bra.uni BB40_49;

BB40_42:
setp.lt.s32	%p53, %r3, 1;
mov.u64 %rd366, %rd36;
@%p53 bra BB40_44;

add.s64 %rd210, %rd192, %rd194;
mul.lo.s32 %r37, %r1, 3;
cvt.s64.s32	%rd211, %r37;
add.s64 %rd212, %rd210, %rd211;
ld.shared.u8 %rs150, [%rd212];
cvta.to.local.u64 %rd214, %rd191;
st.local.u8 [%rd214], %rs150;
add.s64 %rd57, %rd214, 1;
mov.u64 %rd366, %rd57;

BB40_44:
mov.u64 %rd364, %rd366;
mov.u64 %rd365, %rd364;
setp.lt.s32	%p54, %r4, 2;
@%p54 bra BB40_46;

add.s64 %rd218, %rd192, %rd194;
mul.lo.s32 %r38, %r1, 3;
cvt.s64.s32	%rd219, %r38;
add.s64 %rd220, %rd218, %rd219;
ld.shared.u8 %rs151, [%rd220+1];
st.local.u8 [%rd365], %rs151;
add.s64 %rd365, %rd365, 1;

BB40_46:
setp.lt.s32	%p55, %r4, 3;
@%p55 bra BB40_49;

add.s64 %rd224, %rd192, %rd194;
mul.lo.s32 %r39, %r1, 3;
cvt.s64.s32	%rd225, %r39;
add.s64 %rd226, %rd224, %rd225;
ld.shared.u8 %rs152, [%rd226+2];
st.local.u8 [%rd365], %rs152;

BB40_49:
setp.eq.s32	%p56, %r4, 0;
@%p56 bra BB40_54;

cvta.to.local.u64 %rd236, %rd191;
ld.local.u8 %rs202, [%rd236];
add.s32 %r5, %r4, -1;
setp.lt.s32	%p57, %r5, 1;
@%p57 bra BB40_52;

cvt.u32.u16	%r41, %rs202;
and.b32 %r42, %r41, 255;
ld.local.u8 %r43, [%rd236+1];
add.s32 %r44, %r43, %r42;
cvt.u16.u32	%rs202, %r44;

BB40_52:
setp.lt.s32	%p58, %r5, 2;
@%p58 bra BB40_54;

cvt.u32.u16	%r45, %rs202;
and.b32 %r46, %r45, 255;
ld.local.u8 %r47, [%rd236+2];
add.s32 %r48, %r47, %r46;
cvt.u16.u32	%rs202, %r48;

BB40_54:
bar.sync 0;
@%p56 bra BB40_56;

st.shared.u8 [%rd37], %rs202;

BB40_56:
bar.sync 0;
setp.gt.s32	%p60, %r2, 767;
mov.u32 %r256, 256;
@%p60 bra BB40_58;

add.s32 %r50, %r2, 2;
mul.hi.s32 %r51, %r50, 1431655766;
shr.u32 %r52, %r51, 31;
add.s32 %r256, %r51, %r52;

BB40_58:
setp.eq.s32	%p61, %r256, 256;
@%p61 bra BB40_100;
bra.uni BB40_59;

BB40_100:
@%p24 bra BB40_102;

cvt.u32.u16	%r96, %rs6;
add.s64 %rd253, %rd192, %rd194;
ld.shared.u8 %r97, [%rd253];
add.s32 %r98, %r97, %r96;
st.shared.u8 [%rd253], %r98;

BB40_102:
setp.lt.s32	%p12, %r1, 1;
ld.shared.u8 %rs201, [%rd37];
bar.sync 0;
@%p12 bra BB40_104;

cvt.u32.u16	%r99, %rs201;
and.b32 %r100, %r99, 255;
ld.shared.u8 %r101, [%rd37+-1];
add.s32 %r102, %r101, %r100;
cvt.u16.u32	%rs201, %r102;

BB40_104:
bar.sync 0;
st.shared.u8 [%rd37], %rs201;
bar.sync 0;
setp.lt.s32	%p94, %r1, 2;
@%p94 bra BB40_106;

ld.shared.u8 %r103, [%rd37+-2];
cvt.u32.u16	%r104, %rs201;
and.b32 %r105, %r104, 255;
add.s32 %r106, %r103, %r105;
cvt.u16.u32	%rs201, %r106;

BB40_106:
bar.sync 0;
st.shared.u8 [%rd37], %rs201;
bar.sync 0;
setp.lt.s32	%p95, %r1, 4;
@%p95 bra BB40_108;

ld.shared.u8 %r107, [%rd37+-4];
cvt.u32.u16	%r108, %rs201;
and.b32 %r109, %r108, 255;
add.s32 %r110, %r107, %r109;
cvt.u16.u32	%rs201, %r110;

BB40_108:
bar.sync 0;
st.shared.u8 [%rd37], %rs201;
bar.sync 0;
setp.lt.s32	%p96, %r1, 8;
@%p96 bra BB40_110;

ld.shared.u8 %r111, [%rd37+-8];
cvt.u32.u16	%r112, %rs201;
and.b32 %r113, %r112, 255;
add.s32 %r114, %r111, %r113;
cvt.u16.u32	%rs201, %r114;

BB40_110:
bar.sync 0;
st.shared.u8 [%rd37], %rs201;
bar.sync 0;
setp.lt.s32	%p97, %r1, 16;
@%p97 bra BB40_112;

ld.shared.u8 %r115, [%rd37+-16];
cvt.u32.u16	%r116, %rs201;
and.b32 %r117, %r116, 255;
add.s32 %r118, %r115, %r117;
cvt.u16.u32	%rs201, %r118;

BB40_112:
bar.sync 0;
st.shared.u8 [%rd37], %rs201;
bar.sync 0;
setp.lt.s32	%p98, %r1, 32;
@%p98 bra BB40_114;

ld.shared.u8 %r119, [%rd37+-32];
cvt.u32.u16	%r120, %rs201;
and.b32 %r121, %r120, 255;
add.s32 %r122, %r119, %r121;
cvt.u16.u32	%rs201, %r122;

BB40_114:
bar.sync 0;
st.shared.u8 [%rd37], %rs201;
bar.sync 0;
setp.lt.s32	%p99, %r1, 64;
@%p99 bra BB40_116;

ld.shared.u8 %r123, [%rd37+-64];
cvt.u32.u16	%r124, %rs201;
and.b32 %r125, %r124, 255;
add.s32 %r126, %r123, %r125;
cvt.u16.u32	%rs201, %r126;

BB40_116:
bar.sync 0;
st.shared.u8 [%rd37], %rs201;
bar.sync 0;
setp.lt.s32	%p100, %r1, 128;
@%p100 bra BB40_118;

ld.shared.u8 %r127, [%rd37+-128];
cvt.u32.u16	%r128, %rs201;
and.b32 %r129, %r128, 255;
add.s32 %r130, %r127, %r129;
cvt.u16.u32	%rs201, %r130;

BB40_118:
bar.sync 0;
st.shared.u8 [%rd37], %rs201;
bar.sync 0;
add.s64 %rd257, %rd192, %rd194;
ld.shared.u8 %rs251, [%rd257+255];
mov.u16 %rs240, %rs6;
@%p1 bra BB40_120;

ld.shared.u8 %rs240, [%rd37+-1];

BB40_120:
bar.sync 0;
st.shared.u8 [%rd37], %rs240;
bar.sync 0;
bra.uni BB40_121;

BB40_59:
@%p24 bra BB40_61;

cvt.u32.u16	%r53, %rs6;
add.s64 %rd244, %rd192, %rd194;
ld.shared.u8 %r54, [%rd244];
add.s32 %r55, %r54, %r53;
st.shared.u8 [%rd244], %r55;

BB40_61:
setp.ge.s32	%p63, %r1, %r256;
mov.u16 %rs249, %rs6;
@%p63 bra BB40_63;

ld.shared.u8 %rs12, [%rd37];
mov.u16 %rs249, %rs12;

BB40_63:
mov.u16 %rs210, %rs249;
mov.u16 %rs248, %rs210;
bar.sync 0;
setp.le.s32	%p64, %r1, %r256;
setp.gt.s32	%p65, %r1, 0;
and.pred %p66, %p64, %p65;
@!%p66 bra BB40_65;
bra.uni BB40_64;

BB40_64:
ld.shared.u8 %r56, [%rd37+-1];
cvt.u32.u16	%r57, %rs248;
and.b32 %r58, %r57, 255;
add.s32 %r59, %r56, %r58;
cvt.u16.u32	%rs248, %r59;

BB40_65:
mov.u16 %rs247, %rs248;
bar.sync 0;
@%p63 bra BB40_67;

st.shared.u8 [%rd37], %rs247;

BB40_67:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r60, %r1, -2;
setp.lt.s32	%p68, %r60, %r256;
and.pred %p69, %p68, %p4;
@!%p69 bra BB40_69;
bra.uni BB40_68;

BB40_68:
ld.shared.u8 %r61, [%rd37+-2];
cvt.u32.u16	%r62, %rs247;
and.b32 %r63, %r62, 255;
add.s32 %r64, %r61, %r63;
cvt.u16.u32	%rs247, %r64;

BB40_69:
mov.u16 %rs246, %rs247;
bar.sync 0;
@%p63 bra BB40_71;

st.shared.u8 [%rd37], %rs246;

BB40_71:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r65, %r1, -4;
setp.lt.s32	%p71, %r65, %r256;
and.pred %p72, %p71, %p5;
@!%p72 bra BB40_73;
bra.uni BB40_72;

BB40_72:
ld.shared.u8 %r66, [%rd37+-4];
cvt.u32.u16	%r67, %rs246;
and.b32 %r68, %r67, 255;
add.s32 %r69, %r66, %r68;
cvt.u16.u32	%rs246, %r69;

BB40_73:
mov.u16 %rs245, %rs246;
bar.sync 0;
@%p63 bra BB40_75;

st.shared.u8 [%rd37], %rs245;

BB40_75:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r70, %r1, -8;
setp.lt.s32	%p74, %r70, %r256;
and.pred %p75, %p74, %p6;
@!%p75 bra BB40_77;
bra.uni BB40_76;

BB40_76:
ld.shared.u8 %r71, [%rd37+-8];
cvt.u32.u16	%r72, %rs245;
and.b32 %r73, %r72, 255;
add.s32 %r74, %r71, %r73;
cvt.u16.u32	%rs245, %r74;

BB40_77:
mov.u16 %rs244, %rs245;
bar.sync 0;
@%p63 bra BB40_79;

st.shared.u8 [%rd37], %rs244;

BB40_79:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r75, %r1, -16;
setp.lt.s32	%p77, %r75, %r256;
and.pred %p78, %p77, %p7;
@!%p78 bra BB40_81;
bra.uni BB40_80;

BB40_80:
ld.shared.u8 %r76, [%rd37+-16];
cvt.u32.u16	%r77, %rs244;
and.b32 %r78, %r77, 255;
add.s32 %r79, %r76, %r78;
cvt.u16.u32	%rs244, %r79;

BB40_81:
mov.u16 %rs243, %rs244;
bar.sync 0;
@%p63 bra BB40_83;

st.shared.u8 [%rd37], %rs243;

BB40_83:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r80, %r1, -32;
setp.lt.s32	%p80, %r80, %r256;
and.pred %p81, %p80, %p8;
@!%p81 bra BB40_85;
bra.uni BB40_84;

BB40_84:
ld.shared.u8 %r81, [%rd37+-32];
cvt.u32.u16	%r82, %rs243;
and.b32 %r83, %r82, 255;
add.s32 %r84, %r81, %r83;
cvt.u16.u32	%rs243, %r84;

BB40_85:
mov.u16 %rs242, %rs243;
bar.sync 0;
@%p63 bra BB40_87;

st.shared.u8 [%rd37], %rs242;

BB40_87:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r85, %r1, -64;
setp.lt.s32	%p83, %r85, %r256;
and.pred %p84, %p83, %p9;
@!%p84 bra BB40_89;
bra.uni BB40_88;

BB40_88:
ld.shared.u8 %r86, [%rd37+-64];
cvt.u32.u16	%r87, %rs242;
and.b32 %r88, %r87, 255;
add.s32 %r89, %r86, %r88;
cvt.u16.u32	%rs242, %r89;

BB40_89:
mov.u16 %rs241, %rs242;
bar.sync 0;
@%p63 bra BB40_91;

st.shared.u8 [%rd37], %rs241;

BB40_91:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r90, %r1, -128;
setp.lt.s32	%p86, %r90, %r256;
and.pred %p87, %p86, %p10;
@!%p87 bra BB40_93;
bra.uni BB40_92;

BB40_92:
ld.shared.u8 %r91, [%rd37+-128];
cvt.u32.u16	%r92, %rs241;
and.b32 %r93, %r92, 255;
add.s32 %r94, %r91, %r93;
cvt.u16.u32	%rs241, %r94;

BB40_93:
bar.sync 0;
@%p63 bra BB40_95;

st.shared.u8 [%rd37], %rs241;

BB40_95:
setp.lt.s32	%p11, %r1, %r256;
add.s64 %rd61, %rd192, %rd194;
bar.sync 0;
add.s32 %r95, %r256, -1;
cvt.s64.s32	%rd248, %r95;
add.s64 %rd249, %rd61, %rd248;
ld.shared.u8 %rs251, [%rd249];
not.pred %p89, %p11;
or.pred %p91, %p1, %p89;
selp.b16	%rs200, %rs6, %rs241, %p11;
@%p91 bra BB40_97;

ld.shared.u8 %rs200, [%rd37+-1];

BB40_97:
bar.sync 0;
@%p63 bra BB40_99;

st.shared.u8 [%rd37], %rs200;

BB40_99:
bar.sync 0;

BB40_121:
mov.u16 %rs250, %rs251;
@%p56 bra BB40_123;

ld.shared.u8 %rs202, [%rd37];

BB40_123:
cvta.to.local.u64 %rd62, %rd191;
bar.sync 0;
cvt.s64.s32	%rd259, %r4;
add.s64 %rd64, %rd62, %rd259;
setp.ge.u64	%p103, %rd62, %rd64;
@%p103 bra BB40_125;

cvt.u32.u16	%r131, %rs202;
and.b32 %r132, %r131, 255;
ld.local.u8 %r133, [%rd62];
add.s32 %r134, %r133, %r132;
cvt.u16.u32	%rs202, %r134;
add.s64 %rd265, %rd192, %rd194;
mul.lo.s32 %r135, %r1, 3;
cvt.s64.s32	%rd266, %r135;
add.s64 %rd267, %rd265, %rd266;
st.shared.u8 [%rd267], %r134;

BB40_125:
add.s64 %rd270, %rd62, 1;
setp.ge.u64	%p104, %rd270, %rd64;
@%p104 bra BB40_127;

cvt.u32.u16	%r136, %rs202;
and.b32 %r137, %r136, 255;
ld.local.u8 %r138, [%rd62+1];
add.s32 %r139, %r138, %r137;
cvt.u16.u32	%rs202, %r139;
add.s64 %rd276, %rd192, %rd194;
mul.lo.s32 %r140, %r1, 3;
cvt.s64.s32	%rd277, %r140;
add.s64 %rd278, %rd276, %rd277;
st.shared.u8 [%rd278+1], %r139;

BB40_127:
add.s64 %rd281, %rd62, 2;
setp.ge.u64	%p105, %rd281, %rd64;
@%p105 bra BB40_129;

cvt.u32.u16	%r141, %rs202;
ld.local.u8 %r142, [%rd62+2];
add.s32 %r143, %r142, %r141;
add.s64 %rd287, %rd192, %rd194;
mul.lo.s32 %r144, %r1, 3;
cvt.s64.s32	%rd288, %r144;
add.s64 %rd289, %rd287, %rd288;
st.shared.u8 [%rd289+2], %r143;

BB40_129:
bar.sync 0;
@%p45 bra BB40_141;
bra.uni BB40_130;

BB40_141:
add.s64 %rd303, %rd41, %rd196;
ld.shared.u8 %rs163, [%rd37];
ld.shared.u8 %rs164, [%rd37+256];
ld.shared.u8 %rs165, [%rd37+512];
st.global.u8 [%rd303], %rs163;
st.global.u8 [%rd303+256], %rs164;
st.global.u8 [%rd303+512], %rs165;
bra.uni BB40_142;

BB40_130:
add.s64 %rd367, %rd192, %rd194;
cvt.s64.s32	%rd294, %r2;
add.s64 %rd65, %rd367, %rd294;
add.s64 %rd66, %rd34, %rd294;
setp.ge.u64	%p106, %rd367, %rd65;
@%p106 bra BB40_142;

mov.u64 %rd368, %rd34;
mov.u64 %rd375, %rd41;

BB40_132:
mov.u64 %rd71, %rd375;
sub.s64 %rd72, %rd66, %rd368;
setp.gt.s64	%p107, %rd72, 767;
add.s64 %rd73, %rd367, %rd196;
add.s64 %rd74, %rd71, %rd196;
@%p107 bra BB40_139;
bra.uni BB40_133;

BB40_139:
ld.shared.u8 %rs160, [%rd73];
ld.shared.u8 %rs161, [%rd73+256];
ld.shared.u8 %rs162, [%rd73+512];
st.global.u8 [%rd74], %rs160;
st.global.u8 [%rd74+256], %rs161;
st.global.u8 [%rd74+512], %rs162;
bra.uni BB40_140;

BB40_133:
setp.ge.s64	%p108, %rd196, %rd72;
@%p108 bra BB40_135;

ld.shared.u8 %rs157, [%rd73];
st.global.u8 [%rd74], %rs157;

BB40_135:
add.s32 %r145, %r1, 256;
cvt.s64.s32	%rd300, %r145;
setp.ge.s64	%p109, %rd300, %rd72;
@%p109 bra BB40_137;

ld.shared.u8 %rs158, [%rd73+256];
st.global.u8 [%rd74+256], %rs158;

BB40_137:
add.s32 %r146, %r1, 512;
cvt.s64.s32	%rd301, %r146;
setp.ge.s64	%p110, %rd301, %rd72;
@%p110 bra BB40_140;

ld.shared.u8 %rs159, [%rd73+512];
st.global.u8 [%rd74+512], %rs159;

BB40_140:
add.s64 %rd367, %rd367, 768;
add.s64 %rd368, %rd368, 768;
add.s64 %rd77, %rd71, 768;
setp.lt.u64	%p111, %rd367, %rd65;
mov.u64 %rd375, %rd77;
@%p111 bra BB40_132;

BB40_142:
bar.sync 0;
add.s64 %rd392, %rd40, 768;
add.s64 %rd376, %rd41, 768;
add.s64 %rd385, %rd39, 768;
sub.s64 %rd371, %rd30, %rd385;
setp.gt.s64	%p112, %rd371, 0;
@%p112 bra BB40_29;
bra.uni BB40_259;

BB40_143:
setp.lt.s64	%p113, %rd371, 1;
@%p113 bra BB40_259;

cvt.s64.s32	%rd83, %r1;
add.s64 %rd84, %rd34, %rd83;
mul.lo.s32 %r8, %r1, -3;
mul.lo.s32 %r147, %r1, 3;
cvt.s64.s32	%rd304, %r147;
add.s64 %rd85, %rd34, %rd304;
cvta.to.local.u64 %rd306, %rd191;
add.s64 %rd86, %rd306, 1;
add.s32 %r148, %r1, 256;
cvt.s64.s32	%rd87, %r148;
add.s32 %r149, %r1, 512;
cvt.s64.s32	%rd88, %r149;
add.s32 %r9, %r1, -2;
mov.u64 %rd370, %rd371;
mov.u64 %rd374, %rd376;
mov.u64 %rd383, %rd385;
mov.u64 %rd390, %rd392;
mov.u16 %rs238, %rs250;

BB40_145:
mov.u16 %rs61, %rs238;
mov.u64 %rd388, %rd390;
mov.u64 %rd91, %rd388;
mov.u64 %rd381, %rd383;
mov.u64 %rd90, %rd381;
mov.u64 %rd89, %rd370;
cvt.u32.u64	%r150, %rd89;
mov.u32 %r151, 768;
min.s32 %r10, %r150, %r151;
setp.eq.s32	%p114, %r10, 768;
@%p114 bra BB40_156;
bra.uni BB40_146;

BB40_156:
add.s64 %rd307, %rd91, %rd83;
ld.global.u8 %rs172, [%rd307];
st.u8 [%rd84], %rs172;
ld.global.u8 %rs173, [%rd307+256];
st.u8 [%rd84+256], %rs173;
ld.global.u8 %rs174, [%rd307+512];
st.u8 [%rd84+512], %rs174;
bra.uni BB40_157;

BB40_146:
cvt.s64.s32	%rd377, %r10;
add.s64 %rd94, %rd90, %rd377;
setp.lt.s32	%p115, %r10, 1;
mov.u64 %rd378, %rd34;
mov.u64 %rd382, %rd90;
mov.u64 %rd389, %rd91;
@%p115 bra BB40_157;

BB40_147:
mov.u64 %rd98, %rd389;
mov.u64 %rd97, %rd382;
mov.u64 %rd96, %rd378;
add.s64 %rd99, %rd98, %rd83;
add.s64 %rd100, %rd96, %rd83;
setp.gt.s64	%p116, %rd377, 767;
@%p116 bra BB40_154;
bra.uni BB40_148;

BB40_154:
ld.global.u8 %rs169, [%rd99];
st.u8 [%rd100], %rs169;
ld.global.u8 %rs170, [%rd99+256];
st.u8 [%rd100+256], %rs170;
ld.global.u8 %rs171, [%rd99+512];
st.u8 [%rd100+512], %rs171;
bra.uni BB40_155;

BB40_148:
setp.ge.s64	%p117, %rd83, %rd377;
@%p117 bra BB40_150;

ld.global.u8 %rs166, [%rd99];
st.u8 [%rd100], %rs166;

BB40_150:
setp.ge.s64	%p118, %rd87, %rd377;
@%p118 bra BB40_152;

ld.global.u8 %rs167, [%rd99+256];
st.u8 [%rd100+256], %rs167;

BB40_152:
setp.ge.s64	%p119, %rd88, %rd377;
@%p119 bra BB40_155;

ld.global.u8 %rs168, [%rd99+512];
st.u8 [%rd100+512], %rs168;

BB40_155:
add.s64 %rd101, %rd98, 768;
add.s64 %rd102, %rd96, 768;
add.s64 %rd103, %rd97, 768;
sub.s64 %rd377, %rd94, %rd103;
setp.gt.s64	%p120, %rd377, 0;
mov.u64 %rd378, %rd102;
mov.u64 %rd382, %rd103;
mov.u64 %rd389, %rd101;
@%p120 bra BB40_147;

BB40_157:
bar.sync 0;
add.s32 %r152, %r10, %r8;
mov.u32 %r153, 3;
min.s32 %r11, %r152, %r153;
mov.u32 %r154, 0;
max.s32 %r12, %r11, %r154;
setp.gt.u32	%p121, %r12, 2;
@%p121 bra BB40_164;
bra.uni BB40_158;

BB40_164:
ld.u8 %rs178, [%rd85];
st.local.u8 [%rd36], %rs178;
ld.u8 %rs179, [%rd85+1];
st.local.u8 [%rd36+1], %rs179;
ld.u8 %rs180, [%rd85+2];
st.local.u8 [%rd36+2], %rs180;
bra.uni BB40_165;

BB40_158:
setp.lt.s32	%p122, %r11, 1;
mov.u64 %rd395, %rd306;
@%p122 bra BB40_160;

ld.u8 %rs175, [%rd85];
st.local.u8 [%rd36], %rs175;
mov.u64 %rd395, %rd86;

BB40_160:
mov.u64 %rd393, %rd395;
mov.u64 %rd394, %rd393;
setp.lt.s32	%p123, %r12, 2;
@%p123 bra BB40_162;

ld.u8 %rs176, [%rd85+1];
st.local.u8 [%rd394], %rs176;
add.s64 %rd394, %rd394, 1;

BB40_162:
setp.lt.s32	%p124, %r12, 3;
@%p124 bra BB40_165;

ld.u8 %rs177, [%rd85+2];
st.local.u8 [%rd394], %rs177;

BB40_165:
setp.eq.s32	%p125, %r12, 0;
@%p125 bra BB40_170;

ld.local.u8 %rs252, [%rd36];
add.s32 %r13, %r12, -1;
setp.lt.s32	%p126, %r13, 1;
@%p126 bra BB40_168;

cvt.u32.u16	%r155, %rs252;
and.b32 %r156, %r155, 255;
ld.local.u8 %r157, [%rd36+1];
add.s32 %r158, %r157, %r156;
cvt.u16.u32	%rs252, %r158;

BB40_168:
setp.lt.s32	%p127, %r13, 2;
@%p127 bra BB40_170;

cvt.u32.u16	%r159, %rs252;
and.b32 %r160, %r159, 255;
ld.local.u8 %r161, [%rd36+2];
add.s32 %r162, %r161, %r160;
cvt.u16.u32	%rs252, %r162;

BB40_170:
bar.sync 0;
@%p125 bra BB40_172;

st.u8 [%rd84], %rs252;

BB40_172:
bar.sync 0;
setp.gt.s32	%p129, %r10, 767;
mov.u32 %r257, 256;
@%p129 bra BB40_174;

add.s32 %r164, %r10, 2;
mul.hi.s32 %r165, %r164, 1431655766;
shr.u32 %r166, %r165, 31;
add.s32 %r257, %r165, %r166;

BB40_174:
setp.eq.s32	%p130, %r257, 256;
@%p130 bra BB40_216;
bra.uni BB40_175;

BB40_216:
@%p24 bra BB40_218;

cvt.u32.u16	%r209, %rs61;
ld.u8 %r210, [%rd34];
add.s32 %r211, %r210, %r209;
st.u8 [%rd34], %r211;

BB40_218:
setp.lt.s32	%p22, %r1, 1;
ld.u8 %rs204, [%rd84];
bar.sync 0;
@%p22 bra BB40_220;

cvt.u32.u16	%r212, %rs204;
and.b32 %r213, %r212, 255;
ld.u8 %r214, [%rd84+-1];
add.s32 %r215, %r214, %r213;
cvt.u16.u32	%rs204, %r215;

BB40_220:
bar.sync 0;
st.u8 [%rd84], %rs204;
bar.sync 0;
setp.lt.s32	%p163, %r1, 2;
@%p163 bra BB40_222;

ld.u8 %r216, [%rd84+-2];
cvt.u32.u16	%r217, %rs204;
and.b32 %r218, %r217, 255;
add.s32 %r219, %r216, %r218;
cvt.u16.u32	%rs204, %r219;

BB40_222:
bar.sync 0;
st.u8 [%rd84], %rs204;
bar.sync 0;
setp.lt.s32	%p164, %r1, 4;
@%p164 bra BB40_224;

ld.u8 %r220, [%rd84+-4];
cvt.u32.u16	%r221, %rs204;
and.b32 %r222, %r221, 255;
add.s32 %r223, %r220, %r222;
cvt.u16.u32	%rs204, %r223;

BB40_224:
bar.sync 0;
st.u8 [%rd84], %rs204;
bar.sync 0;
setp.lt.s32	%p165, %r1, 8;
@%p165 bra BB40_226;

ld.u8 %r224, [%rd84+-8];
cvt.u32.u16	%r225, %rs204;
and.b32 %r226, %r225, 255;
add.s32 %r227, %r224, %r226;
cvt.u16.u32	%rs204, %r227;

BB40_226:
bar.sync 0;
st.u8 [%rd84], %rs204;
bar.sync 0;
setp.lt.s32	%p166, %r1, 16;
@%p166 bra BB40_228;

ld.u8 %r228, [%rd84+-16];
cvt.u32.u16	%r229, %rs204;
and.b32 %r230, %r229, 255;
add.s32 %r231, %r228, %r230;
cvt.u16.u32	%rs204, %r231;

BB40_228:
bar.sync 0;
st.u8 [%rd84], %rs204;
bar.sync 0;
setp.lt.s32	%p167, %r1, 32;
@%p167 bra BB40_230;

ld.u8 %r232, [%rd84+-32];
cvt.u32.u16	%r233, %rs204;
and.b32 %r234, %r233, 255;
add.s32 %r235, %r232, %r234;
cvt.u16.u32	%rs204, %r235;

BB40_230:
bar.sync 0;
st.u8 [%rd84], %rs204;
bar.sync 0;
setp.lt.s32	%p168, %r1, 64;
@%p168 bra BB40_232;

ld.u8 %r236, [%rd84+-64];
cvt.u32.u16	%r237, %rs204;
and.b32 %r238, %r237, 255;
add.s32 %r239, %r236, %r238;
cvt.u16.u32	%rs204, %r239;

BB40_232:
bar.sync 0;
st.u8 [%rd84], %rs204;
bar.sync 0;
setp.lt.s32	%p169, %r1, 128;
@%p169 bra BB40_234;

ld.u8 %r240, [%rd84+-128];
cvt.u32.u16	%r241, %rs204;
and.b32 %r242, %r241, 255;
add.s32 %r243, %r240, %r242;
cvt.u16.u32	%rs204, %r243;

BB40_234:
bar.sync 0;
st.u8 [%rd84], %rs204;
bar.sync 0;
ld.u8 %rs239, [%rd34+255];
mov.u16 %rs228, %rs61;
@%p1 bra BB40_236;

ld.u8 %rs228, [%rd84+-1];

BB40_236:
bar.sync 0;
st.u8 [%rd84], %rs228;
bar.sync 0;
bra.uni BB40_237;

BB40_175:
@%p24 bra BB40_177;

cvt.u32.u16	%r167, %rs61;
ld.u8 %r168, [%rd34];
add.s32 %r169, %r168, %r167;
st.u8 [%rd34], %r169;

BB40_177:
setp.ge.s32	%p132, %r1, %r257;
mov.u16 %rs237, %rs61;
@%p132 bra BB40_179;

ld.u8 %rs67, [%rd84];
mov.u16 %rs237, %rs67;

BB40_179:
mov.u16 %rs220, %rs237;
mov.u16 %rs236, %rs220;
bar.sync 0;
setp.le.s32	%p133, %r1, %r257;
setp.gt.s32	%p134, %r1, 0;
and.pred %p135, %p133, %p134;
@!%p135 bra BB40_181;
bra.uni BB40_180;

BB40_180:
ld.u8 %r170, [%rd84+-1];
cvt.u32.u16	%r171, %rs236;
and.b32 %r172, %r171, 255;
add.s32 %r173, %r170, %r172;
cvt.u16.u32	%rs236, %r173;

BB40_181:
mov.u16 %rs235, %rs236;
bar.sync 0;
@%p132 bra BB40_183;

st.u8 [%rd84], %rs235;

BB40_183:
setp.gt.s32	%p14, %r1, 1;
bar.sync 0;
setp.lt.s32	%p137, %r9, %r257;
and.pred %p138, %p137, %p14;
@!%p138 bra BB40_185;
bra.uni BB40_184;

BB40_184:
ld.u8 %r174, [%rd84+-2];
cvt.u32.u16	%r175, %rs235;
and.b32 %r176, %r175, 255;
add.s32 %r177, %r174, %r176;
cvt.u16.u32	%rs235, %r177;

BB40_185:
mov.u16 %rs234, %rs235;
bar.sync 0;
@%p132 bra BB40_187;

st.u8 [%rd84], %rs234;

BB40_187:
setp.gt.s32	%p15, %r1, 3;
bar.sync 0;
add.s32 %r178, %r9, -2;
setp.lt.s32	%p140, %r178, %r257;
and.pred %p141, %p140, %p15;
@!%p141 bra BB40_189;
bra.uni BB40_188;

BB40_188:
ld.u8 %r179, [%rd84+-4];
cvt.u32.u16	%r180, %rs234;
and.b32 %r181, %r180, 255;
add.s32 %r182, %r179, %r181;
cvt.u16.u32	%rs234, %r182;

BB40_189:
mov.u16 %rs233, %rs234;
bar.sync 0;
@%p132 bra BB40_191;

st.u8 [%rd84], %rs233;

BB40_191:
setp.gt.s32	%p16, %r1, 7;
bar.sync 0;
add.s32 %r183, %r9, -6;
setp.lt.s32	%p143, %r183, %r257;
and.pred %p144, %p143, %p16;
@!%p144 bra BB40_193;
bra.uni BB40_192;

BB40_192:
ld.u8 %r184, [%rd84+-8];
cvt.u32.u16	%r185, %rs233;
and.b32 %r186, %r185, 255;
add.s32 %r187, %r184, %r186;
cvt.u16.u32	%rs233, %r187;

BB40_193:
mov.u16 %rs232, %rs233;
bar.sync 0;
@%p132 bra BB40_195;

st.u8 [%rd84], %rs232;

BB40_195:
setp.gt.s32	%p17, %r1, 15;
bar.sync 0;
add.s32 %r188, %r9, -14;
setp.lt.s32	%p146, %r188, %r257;
and.pred %p147, %p146, %p17;
@!%p147 bra BB40_197;
bra.uni BB40_196;

BB40_196:
ld.u8 %r189, [%rd84+-16];
cvt.u32.u16	%r190, %rs232;
and.b32 %r191, %r190, 255;
add.s32 %r192, %r189, %r191;
cvt.u16.u32	%rs232, %r192;

BB40_197:
mov.u16 %rs231, %rs232;
bar.sync 0;
@%p132 bra BB40_199;

st.u8 [%rd84], %rs231;

BB40_199:
setp.gt.s32	%p18, %r1, 31;
bar.sync 0;
add.s32 %r193, %r9, -30;
setp.lt.s32	%p149, %r193, %r257;
and.pred %p150, %p149, %p18;
@!%p150 bra BB40_201;
bra.uni BB40_200;

BB40_200:
ld.u8 %r194, [%rd84+-32];
cvt.u32.u16	%r195, %rs231;
and.b32 %r196, %r195, 255;
add.s32 %r197, %r194, %r196;
cvt.u16.u32	%rs231, %r197;

BB40_201:
mov.u16 %rs230, %rs231;
bar.sync 0;
@%p132 bra BB40_203;

st.u8 [%rd84], %rs230;

BB40_203:
setp.gt.s32	%p19, %r1, 63;
bar.sync 0;
add.s32 %r198, %r9, -62;
setp.lt.s32	%p152, %r198, %r257;
and.pred %p153, %p152, %p19;
@!%p153 bra BB40_205;
bra.uni BB40_204;

BB40_204:
ld.u8 %r199, [%rd84+-64];
cvt.u32.u16	%r200, %rs230;
and.b32 %r201, %r200, 255;
add.s32 %r202, %r199, %r201;
cvt.u16.u32	%rs230, %r202;

BB40_205:
mov.u16 %rs229, %rs230;
bar.sync 0;
@%p132 bra BB40_207;

st.u8 [%rd84], %rs229;

BB40_207:
setp.gt.s32	%p20, %r1, 127;
bar.sync 0;
add.s32 %r203, %r9, -126;
setp.lt.s32	%p155, %r203, %r257;
and.pred %p156, %p155, %p20;
@!%p156 bra BB40_209;
bra.uni BB40_208;

BB40_208:
ld.u8 %r204, [%rd84+-128];
cvt.u32.u16	%r205, %rs229;
and.b32 %r206, %r205, 255;
add.s32 %r207, %r204, %r206;
cvt.u16.u32	%rs229, %r207;

BB40_209:
bar.sync 0;
@%p132 bra BB40_211;

st.u8 [%rd84], %rs229;

BB40_211:
setp.lt.s32	%p21, %r1, %r257;
bar.sync 0;
add.s32 %r208, %r257, -1;
cvt.s64.s32	%rd309, %r208;
add.s64 %rd310, %rd34, %rd309;
ld.u8 %rs239, [%rd310];
not.pred %p158, %p21;
or.pred %p160, %p1, %p158;
selp.b16	%rs203, %rs61, %rs229, %p21;
@%p160 bra BB40_213;

ld.u8 %rs203, [%rd84+-1];

BB40_213:
bar.sync 0;
@%p132 bra BB40_215;

st.u8 [%rd84], %rs203;

BB40_215:
bar.sync 0;

BB40_237:
mov.u16 %rs238, %rs239;
@%p125 bra BB40_239;

ld.u8 %rs252, [%rd84];

BB40_239:
cvta.to.local.u64 %rd110, %rd191;
bar.sync 0;
cvt.s64.s32	%rd312, %r12;
add.s64 %rd112, %rd110, %rd312;
setp.ge.u64	%p172, %rd110, %rd112;
@%p172 bra BB40_241;

cvt.u32.u16	%r244, %rs252;
and.b32 %r245, %r244, 255;
ld.local.u8 %r246, [%rd36];
add.s32 %r247, %r246, %r245;
cvt.u16.u32	%rs252, %r247;
st.u8 [%rd85], %r247;

BB40_241:
setp.ge.u64	%p173, %rd86, %rd112;
@%p173 bra BB40_243;

cvt.u32.u16	%r248, %rs252;
and.b32 %r249, %r248, 255;
ld.local.u8 %r250, [%rd36+1];
add.s32 %r251, %r250, %r249;
cvt.u16.u32	%rs252, %r251;
st.u8 [%rd85+1], %r251;

BB40_243:
add.s64 %rd313, %rd86, 1;
setp.ge.u64	%p174, %rd313, %rd112;
@%p174 bra BB40_245;

cvt.u32.u16	%r252, %rs252;
ld.local.u8 %r253, [%rd36+2];
add.s32 %r254, %r253, %r252;
st.u8 [%rd85+2], %r254;

BB40_245:
bar.sync 0;
@%p114 bra BB40_257;
bra.uni BB40_246;

BB40_257:
add.s64 %rd318, %rd374, %rd83;
ld.u8 %rs188, [%rd84];
st.global.u8 [%rd318], %rs188;
ld.u8 %rs189, [%rd84+256];
st.global.u8 [%rd318+256], %rs189;
ld.u8 %rs190, [%rd84+512];
st.global.u8 [%rd318+512], %rs190;
bra.uni BB40_258;

BB40_246:
setp.lt.s32	%p175, %r10, 1;
@%p175 bra BB40_258;

cvt.s64.s32	%rd315, %r10;
add.s64 %rd113, %rd34, %rd315;
mov.u64 %rd396, 0;
mov.u64 %rd397, %rd83;

BB40_248:
mov.u64 %rd115, %rd397;
add.s64 %rd316, %rd34, %rd396;
sub.s64 %rd116, %rd113, %rd316;
setp.gt.s64	%p176, %rd116, 767;
add.s64 %rd117, %rd34, %rd115;
add.s64 %rd118, %rd374, %rd115;
@%p176 bra BB40_255;
bra.uni BB40_249;

BB40_255:
ld.u8 %rs185, [%rd117];
st.global.u8 [%rd118], %rs185;
ld.u8 %rs186, [%rd117+256];
st.global.u8 [%rd118+256], %rs186;
ld.u8 %rs187, [%rd117+512];
st.global.u8 [%rd118+512], %rs187;
bra.uni BB40_256;

BB40_249:
setp.ge.s64	%p177, %rd83, %rd116;
@%p177 bra BB40_251;

ld.u8 %rs182, [%rd117];
st.global.u8 [%rd118], %rs182;

BB40_251:
setp.ge.s64	%p178, %rd87, %rd116;
@%p178 bra BB40_253;

ld.u8 %rs183, [%rd117+256];
st.global.u8 [%rd118+256], %rs183;

BB40_253:
setp.ge.s64	%p179, %rd88, %rd116;
@%p179 bra BB40_256;

ld.u8 %rs184, [%rd117+512];
st.global.u8 [%rd118+512], %rs184;

BB40_256:
add.s64 %rd119, %rd115, 768;
add.s64 %rd396, %rd396, 768;
add.s64 %rd317, %rd34, %rd396;
setp.lt.u64	%p180, %rd317, %rd113;
mov.u64 %rd397, %rd119;
@%p180 bra BB40_248;

BB40_258:
bar.sync 0;
add.s64 %rd390, %rd91, 768;
add.s64 %rd374, %rd374, 768;
add.s64 %rd383, %rd90, 768;
sub.s64 %rd370, %rd30, %rd383;
setp.gt.s64	%p181, %rd370, 0;
@%p181 bra BB40_145;

BB40_259:
@%p24 bra BB40_275;


	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r255, 1, 0, p; 
} 


	setp.eq.s32	%p183, %r255, 0;
@%p183 bra BB40_274;

mov.u64 %rd320, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd321, %rd320;
sub.s64 %rd126, %rd34, %rd321;
setp.eq.s64	%p184, %rd34, 0;
@%p184 bra BB40_275;

add.s64 %rd322, %rd126, -16;
add.s64 %rd324, %rd320, %rd322;
add.s64 %rd128, %rd321, %rd322;
ld.shared.u8 %rs191, [%rd324];
or.b16 %rs192, %rs191, 1;
st.shared.u8 [%rd324], %rs192;
ld.shared.u64 %rd129, [%rd324+8];
setp.eq.s64	%p185, %rd129, 0;
mov.u64 %rd401, %rd128;
@%p185 bra BB40_268;

mov.u64 %rd130, %rd128;
ld.u8 %rs193, [%rd129];
and.b16 %rs194, %rs193, 1;
setp.eq.b16	%p186, %rs194, 1;
mov.u64 %rd401, %rd130;
@!%p186 bra BB40_268;
bra.uni BB40_264;

BB40_264:
ld.u64 %rd132, [%rd129];
shr.u64 %rd133, %rd132, 1;
add.s64 %rd134, %rd129, 16;
add.s64 %rd135, %rd134, %rd133;
ld.shared.u64 %rd326, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p187, %rd135, %rd326;
mov.u64 %rd401, %rd129;
@%p187 bra BB40_268;

ld.u8 %rs195, [%rd135];
and.b16 %rs196, %rs195, 1;
setp.eq.b16	%p188, %rs196, 1;
mov.u64 %rd398, %rd129;
mov.u64 %rd401, %rd398;
@!%p188 bra BB40_268;
bra.uni BB40_266;

BB40_266:
ld.u64 %rd327, [%rd135];
shr.u64 %rd328, %rd327, 1;
add.s64 %rd329, %rd328, %rd133;
add.s64 %rd330, %rd329, 16;
shl.b64 %rd331, %rd330, 1;
and.b64 %rd332, %rd132, 1;
or.b64 %rd333, %rd331, %rd332;
st.u64 [%rd129], %rd333;
and.b64 %rd136, %rd330, 9223372036854775807;
add.s64 %rd334, %rd134, %rd136;
ld.shared.u64 %rd335, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p189, %rd334, %rd335;
mov.u64 %rd399, %rd129;
mov.u64 %rd401, %rd399;
@%p189 bra BB40_268;

add.s64 %rd336, %rd136, %rd134;
st.u64 [%rd336+8], %rd129;
mov.u64 %rd401, %rd129;

BB40_268:
ld.u64 %rd139, [%rd401];
shr.u64 %rd140, %rd139, 1;
add.s64 %rd141, %rd401, 16;
add.s64 %rd142, %rd141, %rd140;
ld.shared.u64 %rd337, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p190, %rd142, %rd337;
@%p190 bra BB40_272;

ld.u8 %rs197, [%rd142];
and.b16 %rs198, %rs197, 1;
setp.eq.b16	%p191, %rs198, 1;
@!%p191 bra BB40_275;
bra.uni BB40_270;

BB40_270:
ld.u64 %rd338, [%rd142];
shr.u64 %rd339, %rd338, 1;
add.s64 %rd340, %rd339, %rd140;
add.s64 %rd341, %rd340, 16;
shl.b64 %rd342, %rd341, 1;
and.b64 %rd343, %rd139, 1;
or.b64 %rd344, %rd342, %rd343;
st.u64 [%rd401], %rd344;
and.b64 %rd143, %rd341, 9223372036854775807;
add.s64 %rd345, %rd141, %rd143;
ld.shared.u64 %rd346, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p192, %rd345, %rd346;
@%p192 bra BB40_275;

add.s64 %rd347, %rd143, %rd141;
st.u64 [%rd347+8], %rd401;
bra.uni BB40_275;

BB40_274:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
call.uni 
free, 
(
param0
);


	}

BB40_275:
bar.sync 0;

BB40_276:
ret;

BB40_272:
setp.lt.u64	%p193, %rd142, %rd401;
@%p193 bra BB40_275;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd401;
bra.uni BB40_275;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPhNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIhEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPhNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIhEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPhNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIhEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPhNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIhEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPhNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIhEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPhNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIhEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPhNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIhEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPhNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIhEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB41_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB41_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB41_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
cvt.u64.u32	%rd17, %r26;
add.s64 %rd19, %rd15, %rd17;
add.s64 %rd18, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;

BB41_4:
ld.global.u8 %rs12, [%rd19];
st.global.u8 [%rd18], %rs12;
add.s64 %rd19, %rd19, %rd3;
add.s64 %rd18, %rd18, %rd3;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB41_4;

BB41_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPhNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIhEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPhNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIhEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPhNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIhEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPhNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIhEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPhNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIhEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPhNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIhEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPhNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIhEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIhNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPhNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIhEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB42_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB42_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd22, %r21;
add.s64 %rd24, %rd1, %rd22;
add.s64 %rd23, %rd2, %rd22;
setp.ge.s64	%p4, %rd22, %rd16;
@%p4 bra BB42_4;

BB42_3:
ld.global.u8 %rs12, [%rd24];
st.global.u8 [%rd23], %rs12;
add.s64 %rd24, %rd24, %rd4;
add.s64 %rd23, %rd23, %rd4;
add.s64 %rd22, %rd22, %rd4;
setp.lt.s64	%p5, %rd22, %rd16;
@%p5 bra BB42_3;

BB42_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
.local .align 1 .b8 __local_depot43[9];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<486>;
.reg .b16 %rs<751>;
.reg .b32 %r<683>;
.reg .b64 %rd<789>;


mov.u64 %rd788, __local_depot43;
cvta.local.u64 %SP, %rd788;
ld.param.v2.u32 {%r41, %r42}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r43, %r44}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd376, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd375, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd374, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd372, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd371, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd378, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+72];
add.u64 %rd379, %SP, 0;
cvta.to.local.u64 %rd1, %rd379;
cvta.to.global.u64 %rd2, %rd378;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p42, %r1, 0;
mov.u64 %rd380, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd381, %rd380;
setp.eq.s64	%p43, %rd381, 0;
or.pred %p44, %p42, %p43;
@%p44 bra BB43_2;

cvt.s64.s32	%rd382, %r43;
mov.u32 %r47, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r47;
mov.u64 %rd383, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd384, %rd383;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd384;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd382;

BB43_2:
bar.sync 0;
mov.u32 %r48, %ctaid.x;
add.s32 %r49, %r48, %r42;
cvt.s64.s32	%rd385, %r49;
mul.lo.s64 %rd386, %rd385, %rd374;
min.s64 %rd8, %rd376, %rd385;
add.s64 %rd387, %rd8, %rd386;
setp.lt.s64	%p45, %rd385, %rd376;
selp.u64	%rd388, 1, 0, %p45;
add.s64 %rd389, %rd388, %rd374;
add.s64 %rd390, %rd389, %rd387;
mul.lo.s64 %rd9, %rd387, %rd375;
mul.lo.s64 %rd391, %rd390, %rd375;
min.s64 %rd392, %rd391, %rd372;
add.s64 %rd10, %rd371, %rd392;
cvta.to.global.u64 %rd393, %rd371;
add.s64 %rd684, %rd393, %rd9;
add.s64 %rd677, %rd371, %rd9;
add.s64 %rd669, %rd2, %rd9;
setp.eq.s32	%p46, %r49, 0;
@%p46 bra BB43_384;

ld.param.u64 %rd625, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
cvta.to.global.u64 %rd394, %rd625;
add.s32 %r52, %r49, -1;
cvt.s64.s32	%rd395, %r52;
add.s64 %rd396, %rd394, %rd395;
ld.global.u8 %rs698, [%rd396];
bar.sync 0;
@%p42 bra BB43_24;

ld.shared.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd628, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd635, %rd628;
setp.eq.s64	%p48, %rd15, %rd635;
mov.u64 %rd633, %rd15;
@%p48 bra BB43_8;

mov.u64 %rd634, %rd633;

BB43_6:
mov.u64 %rd630, %rd635;
mov.u64 %rd633, %rd634;
mov.u64 %rd634, %rd630;
ld.shared.u8 %rs329, [%rd628];
and.b16 %rs330, %rs329, 1;
setp.eq.b16	%p49, %rs330, 1;
not.pred %p50, %p49;
ld.shared.u64 %rd20, [%rd628];
setp.lt.u64	%p51, %rd20, 2304;
or.pred %p52, %p50, %p51;
@!%p52 bra BB43_8;
bra.uni BB43_7;

BB43_7:
shr.u64 %rd399, %rd20, 1;
add.s64 %rd400, %rd628, %rd399;
add.s64 %rd628, %rd400, 16;
add.s64 %rd401, %rd634, %rd399;
add.s64 %rd635, %rd401, 16;
setp.ne.s64	%p53, %rd635, %rd15;
mov.u64 %rd633, %rd634;
@%p53 bra BB43_6;

BB43_8:
setp.eq.s64	%p55, %rd633, %rd15;
mov.pred %p484, 0;
@%p55 bra BB43_10;

ld.u64 %rd403, [%rd633];
shr.u64 %rd404, %rd403, 1;
add.s64 %rd405, %rd633, %rd404;
add.s64 %rd639, %rd405, 16;
setp.ne.s64	%p484, %rd639, %rd15;

BB43_10:
@%p484 bra BB43_16;
bra.uni BB43_11;

BB43_16:
ld.u64 %rd31, [%rd639];
and.b64 %rd420, %rd31, -32;
setp.eq.s64	%p59, %rd420, 2304;
cvt.u16.u64	%rs651, %rd31;
@%p59 bra BB43_19;

add.s64 %rd32, %rd639, 16;
ld.u64 %rd421, [%rd639+1168];
and.b64 %rd422, %rd421, 1;
add.s64 %rd423, %rd31, -2336;
and.b64 %rd424, %rd423, -2;
or.b64 %rd425, %rd422, %rd424;
st.u64 [%rd639+1168], %rd425;
st.u64 [%rd639+1176], %rd639;
cvt.u16.u64	%rs332, %rd423;
or.b16 %rs333, %rs332, 1;
and.b64 %rd426, %rd31, 1;
or.b64 %rd427, %rd426, 2304;
st.u64 [%rd639], %rd427;
st.u8 [%rd639+1168], %rs333;
ld.u64 %rd428, [%rd639+1168];
shr.u64 %rd33, %rd428, 1;
add.s64 %rd429, %rd33, %rd32;
add.s64 %rd430, %rd429, 1168;
ld.shared.u64 %rd431, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p60, %rd430, %rd431;
cvt.u16.u64	%rs334, %rd31;
and.b16 %rs651, %rs334, 1;
@%p60 bra BB43_19;

add.s64 %rd432, %rd32, 1152;
st.u64 [%rd429+1176], %rd432;
ld.u8 %rs651, [%rd639];

BB43_19:
and.b16 %rs335, %rs651, 254;
st.u8 [%rd639], %rs335;
bra.uni BB43_20;

BB43_384:
sub.s64 %rd509, %rd677, %rd10;
setp.gt.s64	%p265, %rd509, -1;
@%p265 bra BB43_768;

ld.global.u8 %rs748, [%rd684];
bar.sync 0;
@%p42 bra BB43_387;

st.global.u8 [%rd669], %rs748;

BB43_387:
setp.eq.s32	%p21, %r1, 0;
bar.sync 0;
@!%p21 bra BB43_408;
bra.uni BB43_388;

BB43_388:
ld.shared.u64 %rd191, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd708, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd715, %rd708;
setp.eq.s64	%p267, %rd191, %rd715;
mov.u64 %rd713, %rd191;
@%p267 bra BB43_392;

mov.u64 %rd714, %rd713;

BB43_390:
mov.u64 %rd710, %rd715;
mov.u64 %rd713, %rd714;
mov.u64 %rd714, %rd710;
ld.shared.u8 %rs490, [%rd708];
and.b16 %rs491, %rs490, 1;
setp.eq.b16	%p268, %rs491, 1;
not.pred %p269, %p268;
ld.shared.u64 %rd196, [%rd708];
setp.lt.u64	%p270, %rd196, 2304;
or.pred %p271, %p269, %p270;
@!%p271 bra BB43_392;
bra.uni BB43_391;

BB43_391:
shr.u64 %rd512, %rd196, 1;
add.s64 %rd513, %rd708, %rd512;
add.s64 %rd708, %rd513, 16;
add.s64 %rd514, %rd714, %rd512;
add.s64 %rd715, %rd514, 16;
setp.ne.s64	%p272, %rd715, %rd191;
mov.u64 %rd713, %rd714;
@%p272 bra BB43_390;

BB43_392:
setp.eq.s64	%p274, %rd713, %rd191;
mov.pred %p485, 0;
@%p274 bra BB43_394;

ld.u64 %rd516, [%rd713];
shr.u64 %rd517, %rd516, 1;
add.s64 %rd518, %rd713, %rd517;
add.s64 %rd719, %rd518, 16;
setp.ne.s64	%p485, %rd719, %rd191;

BB43_394:
@%p485 bra BB43_400;
bra.uni BB43_395;

BB43_400:
ld.u64 %rd207, [%rd719];
and.b64 %rd533, %rd207, -32;
setp.eq.s64	%p278, %rd533, 2304;
cvt.u16.u64	%rs701, %rd207;
@%p278 bra BB43_403;

add.s64 %rd208, %rd719, 16;
ld.u64 %rd534, [%rd719+1168];
and.b64 %rd535, %rd534, 1;
add.s64 %rd536, %rd207, -2336;
and.b64 %rd537, %rd536, -2;
or.b64 %rd538, %rd535, %rd537;
st.u64 [%rd719+1168], %rd538;
st.u64 [%rd719+1176], %rd719;
cvt.u16.u64	%rs493, %rd536;
or.b16 %rs494, %rs493, 1;
and.b64 %rd539, %rd207, 1;
or.b64 %rd540, %rd539, 2304;
st.u64 [%rd719], %rd540;
st.u8 [%rd719+1168], %rs494;
ld.u64 %rd541, [%rd719+1168];
shr.u64 %rd209, %rd541, 1;
add.s64 %rd542, %rd209, %rd208;
add.s64 %rd543, %rd542, 1168;
ld.shared.u64 %rd544, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p279, %rd543, %rd544;
cvt.u16.u64	%rs495, %rd207;
and.b16 %rs701, %rs495, 1;
@%p279 bra BB43_403;

add.s64 %rd545, %rd208, 1152;
st.u64 [%rd542+1176], %rd545;
ld.u8 %rs701, [%rd719];

BB43_403:
and.b16 %rs496, %rs701, 254;
st.u8 [%rd719], %rs496;
bra.uni BB43_404;

BB43_11:
mov.u64 %rd407, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd408, %rd407;
sub.s64 %rd409, %rd15, %rd408;
add.s64 %rd410, %rd409, 1168;
ld.shared.u64 %rd411, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p56, %rd410, %rd411;
mov.u64 %rd637, -1;
mov.u64 %rd638, %rd15;
@%p56 bra BB43_13;

add.s64 %rd26, %rd15, 1168;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd26;
mov.u64 %rd637, %rd26;
mov.u64 %rd638, %rd26;

BB43_13:
mov.u64 %rd27, %rd638;
setp.eq.s64	%p57, %rd637, -1;
@%p57 bra BB43_15;

mov.u64 %rd412, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd413, %rd412;
sub.s64 %rd414, %rd15, %rd413;
add.s64 %rd415, %rd412, %rd414;
ld.shared.u64 %rd416, [%rd415];
and.b64 %rd417, %rd416, 1;
or.b64 %rd418, %rd417, 2304;
st.shared.u64 [%rd415], %rd418;
st.shared.u64 [%rd415+8], %rd633;
mov.u16 %rs331, 0;
st.shared.u8 [%rd415], %rs331;

BB43_15:
mov.u64 %rd639, %rd15;
setp.eq.s64	%p58, %rd15, %rd27;
mov.u64 %rd640, 0;
@%p58 bra BB43_21;

BB43_20:
add.s64 %rd640, %rd639, 16;

BB43_21:
mov.u64 %rd641, %rd640;
setp.ne.s64	%p61, %rd640, 0;
@%p61 bra BB43_23;

mov.u64 %rd434, 1152;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd434;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd641, [retval0+0];


	}

BB43_23:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd641;

BB43_24:
bar.sync 0;
ld.shared.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r53, 1, 0, p; 
} 


	setp.eq.s32	%p62, %r53, 0;
sub.s64 %rd41, %rd677, %rd10;
@%p62 bra BB43_196;

setp.gt.s64	%p63, %rd41, -1;
@%p63 bra BB43_367;

mov.u64 %rd436, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd437, %rd436;
sub.s64 %rd438, %rd40, %rd437;
add.s64 %rd42, %rd436, %rd438;
mov.u64 %rd43, %rd40;
mov.u64 %rd642, %rd677;
cvt.s64.s32	%rd45, %r1;
add.s64 %rd46, %rd42, %rd45;
mul.lo.s32 %r3, %r1, -9;
mul.lo.s32 %r54, %r1, 9;
cvt.s64.s32	%rd439, %r54;
add.s64 %rd47, %rd42, %rd439;
add.s64 %rd48, %rd1, 1;
add.s32 %r55, %r1, 128;
cvt.s64.s32	%rd49, %r55;
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd50, %r56;
add.s32 %r57, %r1, 384;
cvt.s64.s32	%rd51, %r57;
add.s32 %r58, %r1, 512;
cvt.s64.s32	%rd52, %r58;
add.s32 %r59, %r1, 640;
cvt.s64.s32	%rd53, %r59;
add.s32 %r60, %r1, 768;
cvt.s64.s32	%rd54, %r60;
add.s32 %r61, %r1, 896;
cvt.s64.s32	%rd55, %r61;
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd56, %r62;
add.s32 %r4, %r1, -2;

BB43_27:
mov.u16 %rs6, %rs698;
mov.u64 %rd679, %rd684;
mov.u64 %rd59, %rd679;
mov.u64 %rd672, %rd677;
mov.u64 %rd58, %rd672;
mov.u64 %rd666, %rd669;
mov.u64 %rd60, %rd666;
mov.u64 %rd57, %rd642;
sub.s64 %rd440, %rd10, %rd57;
cvt.u32.u64	%r63, %rd440;
mov.u32 %r64, 1152;
min.s32 %r5, %r63, %r64;
setp.eq.s32	%p64, %r5, 1152;
@%p64 bra BB43_51;
bra.uni BB43_28;

BB43_51:
add.s64 %rd443, %rd59, %rd45;
ld.global.u8 %rs354, [%rd443];
ld.global.u8 %rs355, [%rd443+128];
ld.global.u8 %rs356, [%rd443+256];
ld.global.u8 %rs357, [%rd443+384];
ld.global.u8 %rs358, [%rd443+512];
ld.global.u8 %rs359, [%rd443+640];
ld.global.u8 %rs360, [%rd443+768];
ld.global.u8 %rs361, [%rd443+896];
ld.global.u8 %rs362, [%rd443+1024];
st.shared.u8 [%rd46], %rs354;
st.shared.u8 [%rd46+128], %rs355;
st.shared.u8 [%rd46+256], %rs356;
st.shared.u8 [%rd46+384], %rs357;
st.shared.u8 [%rd46+512], %rs358;
st.shared.u8 [%rd46+640], %rs359;
st.shared.u8 [%rd46+768], %rs360;
st.shared.u8 [%rd46+896], %rs361;
st.shared.u8 [%rd46+1024], %rs362;
bra.uni BB43_52;

BB43_28:
setp.lt.s32	%p65, %r5, 1;
@%p65 bra BB43_52;

cvt.s64.s32	%rd441, %r5;
add.s64 %rd61, %rd58, %rd441;
mov.u64 %rd643, %rd58;
mov.u64 %rd661, %rd42;
mov.u64 %rd676, %rd58;
mov.u64 %rd683, %rd59;

BB43_30:
mov.u64 %rd66, %rd683;
mov.u64 %rd65, %rd676;
mov.u64 %rd64, %rd661;
mov.u64 %rd63, %rd643;
sub.s64 %rd67, %rd61, %rd63;
setp.gt.s64	%p66, %rd67, 1151;
add.s64 %rd68, %rd66, %rd45;
add.s64 %rd69, %rd64, %rd45;
@%p66 bra BB43_49;
bra.uni BB43_31;

BB43_49:
ld.global.u8 %rs345, [%rd68];
ld.global.u8 %rs346, [%rd68+128];
ld.global.u8 %rs347, [%rd68+256];
ld.global.u8 %rs348, [%rd68+384];
ld.global.u8 %rs349, [%rd68+512];
ld.global.u8 %rs350, [%rd68+640];
ld.global.u8 %rs351, [%rd68+768];
ld.global.u8 %rs352, [%rd68+896];
ld.global.u8 %rs353, [%rd68+1024];
st.shared.u8 [%rd69], %rs345;
st.shared.u8 [%rd69+128], %rs346;
st.shared.u8 [%rd69+256], %rs347;
st.shared.u8 [%rd69+384], %rs348;
st.shared.u8 [%rd69+512], %rs349;
st.shared.u8 [%rd69+640], %rs350;
st.shared.u8 [%rd69+768], %rs351;
st.shared.u8 [%rd69+896], %rs352;
st.shared.u8 [%rd69+1024], %rs353;
bra.uni BB43_50;

BB43_31:
setp.ge.s64	%p67, %rd45, %rd67;
@%p67 bra BB43_33;

ld.global.u8 %rs336, [%rd68];
st.shared.u8 [%rd69], %rs336;

BB43_33:
setp.ge.s64	%p68, %rd49, %rd67;
@%p68 bra BB43_35;

ld.global.u8 %rs337, [%rd68+128];
st.shared.u8 [%rd69+128], %rs337;

BB43_35:
setp.ge.s64	%p69, %rd50, %rd67;
@%p69 bra BB43_37;

ld.global.u8 %rs338, [%rd68+256];
st.shared.u8 [%rd69+256], %rs338;

BB43_37:
setp.ge.s64	%p70, %rd51, %rd67;
@%p70 bra BB43_39;

ld.global.u8 %rs339, [%rd68+384];
st.shared.u8 [%rd69+384], %rs339;

BB43_39:
setp.ge.s64	%p71, %rd52, %rd67;
@%p71 bra BB43_41;

ld.global.u8 %rs340, [%rd68+512];
st.shared.u8 [%rd69+512], %rs340;

BB43_41:
setp.ge.s64	%p72, %rd53, %rd67;
@%p72 bra BB43_43;

ld.global.u8 %rs341, [%rd68+640];
st.shared.u8 [%rd69+640], %rs341;

BB43_43:
setp.ge.s64	%p73, %rd54, %rd67;
@%p73 bra BB43_45;

ld.global.u8 %rs342, [%rd68+768];
st.shared.u8 [%rd69+768], %rs342;

BB43_45:
setp.ge.s64	%p74, %rd55, %rd67;
@%p74 bra BB43_47;

ld.global.u8 %rs343, [%rd68+896];
st.shared.u8 [%rd69+896], %rs343;

BB43_47:
setp.ge.s64	%p75, %rd56, %rd67;
@%p75 bra BB43_50;

ld.global.u8 %rs344, [%rd68+1024];
st.shared.u8 [%rd69+1024], %rs344;

BB43_50:
add.s64 %rd70, %rd66, 1152;
add.s64 %rd71, %rd64, 1152;
add.s64 %rd643, %rd65, 1152;
mov.u64 %rd72, %rd643;
sub.s64 %rd442, %rd643, %rd61;
setp.lt.s64	%p76, %rd442, 0;
mov.u64 %rd661, %rd71;
mov.u64 %rd676, %rd72;
mov.u64 %rd683, %rd70;
@%p76 bra BB43_30;

BB43_52:
bar.sync 0;
add.s32 %r65, %r5, %r3;
mov.u32 %r66, 9;
min.s32 %r6, %r65, %r66;
mov.u32 %r67, 0;
max.s32 %r7, %r6, %r67;
setp.gt.u32	%p77, %r7, 8;
@%p77 bra BB43_71;
bra.uni BB43_53;

BB43_71:
ld.shared.u8 %rs372, [%rd47];
ld.shared.u8 %rs373, [%rd47+1];
ld.shared.u8 %rs374, [%rd47+2];
ld.shared.u8 %rs375, [%rd47+3];
ld.shared.u8 %rs376, [%rd47+4];
ld.shared.u8 %rs377, [%rd47+5];
ld.shared.u8 %rs378, [%rd47+6];
ld.shared.u8 %rs379, [%rd47+7];
ld.shared.u8 %rs380, [%rd47+8];
st.local.u8 [%rd1], %rs372;
st.local.u8 [%rd1+1], %rs373;
st.local.u8 [%rd1+2], %rs374;
st.local.u8 [%rd1+3], %rs375;
st.local.u8 [%rd1+4], %rs376;
st.local.u8 [%rd1+5], %rs377;
st.local.u8 [%rd1+6], %rs378;
st.local.u8 [%rd1+7], %rs379;
st.local.u8 [%rd1+8], %rs380;
bra.uni BB43_72;

BB43_53:
mov.u64 %rd75, %rd1;
setp.lt.s32	%p78, %r6, 1;
mov.u64 %rd658, %rd75;
@%p78 bra BB43_55;

ld.shared.u8 %rs363, [%rd47];
st.local.u8 [%rd1], %rs363;
mov.u64 %rd658, %rd48;

BB43_55:
mov.u64 %rd644, %rd658;
mov.u64 %rd657, %rd644;
setp.lt.s32	%p79, %r7, 2;
@%p79 bra BB43_57;

ld.shared.u8 %rs364, [%rd47+1];
st.local.u8 [%rd657], %rs364;
add.s64 %rd657, %rd657, 1;

BB43_57:
mov.u64 %rd656, %rd657;
setp.lt.s32	%p80, %r7, 3;
@%p80 bra BB43_59;

ld.shared.u8 %rs365, [%rd47+2];
st.local.u8 [%rd656], %rs365;
add.s64 %rd656, %rd656, 1;

BB43_59:
mov.u64 %rd655, %rd656;
setp.lt.s32	%p81, %r7, 4;
@%p81 bra BB43_61;

ld.shared.u8 %rs366, [%rd47+3];
st.local.u8 [%rd655], %rs366;
add.s64 %rd655, %rd655, 1;

BB43_61:
mov.u64 %rd654, %rd655;
setp.lt.s32	%p82, %r7, 5;
@%p82 bra BB43_63;

ld.shared.u8 %rs367, [%rd47+4];
st.local.u8 [%rd654], %rs367;
add.s64 %rd654, %rd654, 1;

BB43_63:
mov.u64 %rd653, %rd654;
setp.lt.s32	%p83, %r7, 6;
@%p83 bra BB43_65;

ld.shared.u8 %rs368, [%rd47+5];
st.local.u8 [%rd653], %rs368;
add.s64 %rd653, %rd653, 1;

BB43_65:
mov.u64 %rd652, %rd653;
setp.lt.s32	%p84, %r7, 7;
@%p84 bra BB43_67;

ld.shared.u8 %rs369, [%rd47+6];
st.local.u8 [%rd652], %rs369;
add.s64 %rd652, %rd652, 1;

BB43_67:
mov.u64 %rd651, %rd652;
setp.lt.s32	%p85, %r7, 8;
@%p85 bra BB43_69;

ld.shared.u8 %rs370, [%rd47+7];
st.local.u8 [%rd651], %rs370;
add.s64 %rd651, %rd651, 1;

BB43_69:
setp.lt.s32	%p86, %r7, 9;
@%p86 bra BB43_72;

ld.shared.u8 %rs371, [%rd47+8];
st.local.u8 [%rd651], %rs371;

BB43_72:
setp.eq.s32	%p87, %r7, 0;
@%p87 bra BB43_89;

ld.local.u8 %rs654, [%rd1];
add.s32 %r8, %r7, -1;
setp.lt.s32	%p88, %r8, 1;
@%p88 bra BB43_75;

cvt.u32.u16	%r68, %rs654;
and.b32 %r69, %r68, 255;
ld.local.u8 %r70, [%rd1+1];
add.s32 %r71, %r70, %r69;
cvt.u16.u32	%rs654, %r71;

BB43_75:
setp.lt.s32	%p89, %r8, 2;
@%p89 bra BB43_77;

cvt.u32.u16	%r72, %rs654;
and.b32 %r73, %r72, 255;
ld.local.u8 %r74, [%rd1+2];
add.s32 %r75, %r74, %r73;
cvt.u16.u32	%rs654, %r75;

BB43_77:
setp.lt.s32	%p90, %r8, 3;
@%p90 bra BB43_79;

cvt.u32.u16	%r76, %rs654;
and.b32 %r77, %r76, 255;
ld.local.u8 %r78, [%rd1+3];
add.s32 %r79, %r78, %r77;
cvt.u16.u32	%rs654, %r79;

BB43_79:
setp.lt.s32	%p91, %r8, 4;
@%p91 bra BB43_81;

cvt.u32.u16	%r80, %rs654;
and.b32 %r81, %r80, 255;
ld.local.u8 %r82, [%rd1+4];
add.s32 %r83, %r82, %r81;
cvt.u16.u32	%rs654, %r83;

BB43_81:
setp.lt.s32	%p92, %r8, 5;
@%p92 bra BB43_83;

cvt.u32.u16	%r84, %rs654;
and.b32 %r85, %r84, 255;
ld.local.u8 %r86, [%rd1+5];
add.s32 %r87, %r86, %r85;
cvt.u16.u32	%rs654, %r87;

BB43_83:
setp.lt.s32	%p93, %r8, 6;
@%p93 bra BB43_85;

cvt.u32.u16	%r88, %rs654;
and.b32 %r89, %r88, 255;
ld.local.u8 %r90, [%rd1+6];
add.s32 %r91, %r90, %r89;
cvt.u16.u32	%rs654, %r91;

BB43_85:
setp.lt.s32	%p94, %r8, 7;
@%p94 bra BB43_87;

cvt.u32.u16	%r92, %rs654;
and.b32 %r93, %r92, 255;
ld.local.u8 %r94, [%rd1+7];
add.s32 %r95, %r94, %r93;
cvt.u16.u32	%rs654, %r95;

BB43_87:
setp.lt.s32	%p95, %r8, 8;
@%p95 bra BB43_89;

cvt.u32.u16	%r96, %rs654;
and.b32 %r97, %r96, 255;
ld.local.u8 %r98, [%rd1+8];
add.s32 %r99, %r98, %r97;
cvt.u16.u32	%rs654, %r99;

BB43_89:
bar.sync 0;
@%p87 bra BB43_91;

st.shared.u8 [%rd46], %rs654;

BB43_91:
bar.sync 0;
setp.gt.s32	%p97, %r5, 1151;
mov.u32 %r679, 128;
@%p97 bra BB43_93;

add.s32 %r101, %r5, 8;
mul.hi.s32 %r102, %r101, 954437177;
shr.u32 %r103, %r102, 31;
shr.s32 %r104, %r102, 1;
add.s32 %r679, %r104, %r103;

BB43_93:
setp.eq.s32	%p98, %r679, 128;
@%p98 bra BB43_131;
bra.uni BB43_94;

BB43_131:
@%p42 bra BB43_133;

cvt.u32.u16	%r142, %rs6;
ld.shared.u8 %r143, [%rd42];
add.s32 %r144, %r143, %r142;
st.shared.u8 [%rd42], %r144;

BB43_133:
setp.lt.s32	%p10, %r1, 1;
ld.shared.u8 %rs653, [%rd46];
bar.sync 0;
@%p10 bra BB43_135;

cvt.u32.u16	%r145, %rs653;
and.b32 %r146, %r145, 255;
ld.shared.u8 %r147, [%rd46+-1];
add.s32 %r148, %r147, %r146;
cvt.u16.u32	%rs653, %r148;

BB43_135:
bar.sync 0;
st.shared.u8 [%rd46], %rs653;
bar.sync 0;
setp.lt.s32	%p128, %r1, 2;
@%p128 bra BB43_137;

ld.shared.u8 %r149, [%rd46+-2];
cvt.u32.u16	%r150, %rs653;
and.b32 %r151, %r150, 255;
add.s32 %r152, %r149, %r151;
cvt.u16.u32	%rs653, %r152;

BB43_137:
bar.sync 0;
st.shared.u8 [%rd46], %rs653;
bar.sync 0;
setp.lt.s32	%p129, %r1, 4;
@%p129 bra BB43_139;

ld.shared.u8 %r153, [%rd46+-4];
cvt.u32.u16	%r154, %rs653;
and.b32 %r155, %r154, 255;
add.s32 %r156, %r153, %r155;
cvt.u16.u32	%rs653, %r156;

BB43_139:
bar.sync 0;
st.shared.u8 [%rd46], %rs653;
bar.sync 0;
setp.lt.s32	%p130, %r1, 8;
@%p130 bra BB43_141;

ld.shared.u8 %r157, [%rd46+-8];
cvt.u32.u16	%r158, %rs653;
and.b32 %r159, %r158, 255;
add.s32 %r160, %r157, %r159;
cvt.u16.u32	%rs653, %r160;

BB43_141:
bar.sync 0;
st.shared.u8 [%rd46], %rs653;
bar.sync 0;
setp.lt.s32	%p131, %r1, 16;
@%p131 bra BB43_143;

ld.shared.u8 %r161, [%rd46+-16];
cvt.u32.u16	%r162, %rs653;
and.b32 %r163, %r162, 255;
add.s32 %r164, %r161, %r163;
cvt.u16.u32	%rs653, %r164;

BB43_143:
bar.sync 0;
st.shared.u8 [%rd46], %rs653;
bar.sync 0;
setp.lt.s32	%p132, %r1, 32;
@%p132 bra BB43_145;

ld.shared.u8 %r165, [%rd46+-32];
cvt.u32.u16	%r166, %rs653;
and.b32 %r167, %r166, 255;
add.s32 %r168, %r165, %r167;
cvt.u16.u32	%rs653, %r168;

BB43_145:
bar.sync 0;
st.shared.u8 [%rd46], %rs653;
bar.sync 0;
setp.lt.s32	%p133, %r1, 64;
@%p133 bra BB43_147;

ld.shared.u8 %r169, [%rd46+-64];
cvt.u32.u16	%r170, %rs653;
and.b32 %r171, %r170, 255;
add.s32 %r172, %r169, %r171;
cvt.u16.u32	%rs653, %r172;

BB43_147:
bar.sync 0;
st.shared.u8 [%rd46], %rs653;
bar.sync 0;
ld.shared.u8 %rs699, [%rd42+127];
setp.eq.s32	%p134, %r1, 0;
mov.u16 %rs689, %rs6;
@%p134 bra BB43_149;

ld.shared.u8 %rs689, [%rd46+-1];

BB43_149:
bar.sync 0;
st.shared.u8 [%rd46], %rs689;
bar.sync 0;
bra.uni BB43_150;

BB43_94:
@%p42 bra BB43_96;

cvt.u32.u16	%r105, %rs6;
ld.shared.u8 %r106, [%rd42];
add.s32 %r107, %r106, %r105;
st.shared.u8 [%rd42], %r107;

BB43_96:
setp.ge.s32	%p100, %r1, %r679;
mov.u16 %rs697, %rs6;
@%p100 bra BB43_98;

ld.shared.u8 %rs24, [%rd46];
mov.u16 %rs697, %rs24;

BB43_98:
mov.u16 %rs662, %rs697;
mov.u16 %rs696, %rs662;
bar.sync 0;
setp.le.s32	%p101, %r1, %r679;
setp.gt.s32	%p102, %r1, 0;
and.pred %p103, %p101, %p102;
@!%p103 bra BB43_100;
bra.uni BB43_99;

BB43_99:
ld.shared.u8 %r108, [%rd46+-1];
cvt.u32.u16	%r109, %rs696;
and.b32 %r110, %r109, 255;
add.s32 %r111, %r108, %r110;
cvt.u16.u32	%rs696, %r111;

BB43_100:
mov.u16 %rs695, %rs696;
bar.sync 0;
@%p100 bra BB43_102;

st.shared.u8 [%rd46], %rs695;

BB43_102:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
setp.lt.s32	%p105, %r4, %r679;
and.pred %p106, %p105, %p3;
@!%p106 bra BB43_104;
bra.uni BB43_103;

BB43_103:
ld.shared.u8 %r112, [%rd46+-2];
cvt.u32.u16	%r113, %rs695;
and.b32 %r114, %r113, 255;
add.s32 %r115, %r112, %r114;
cvt.u16.u32	%rs695, %r115;

BB43_104:
mov.u16 %rs694, %rs695;
bar.sync 0;
@%p100 bra BB43_106;

st.shared.u8 [%rd46], %rs694;

BB43_106:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r116, %r4, -2;
setp.lt.s32	%p108, %r116, %r679;
and.pred %p109, %p108, %p4;
@!%p109 bra BB43_108;
bra.uni BB43_107;

BB43_107:
ld.shared.u8 %r117, [%rd46+-4];
cvt.u32.u16	%r118, %rs694;
and.b32 %r119, %r118, 255;
add.s32 %r120, %r117, %r119;
cvt.u16.u32	%rs694, %r120;

BB43_108:
mov.u16 %rs693, %rs694;
bar.sync 0;
@%p100 bra BB43_110;

st.shared.u8 [%rd46], %rs693;

BB43_110:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r121, %r4, -6;
setp.lt.s32	%p111, %r121, %r679;
and.pred %p112, %p111, %p5;
@!%p112 bra BB43_112;
bra.uni BB43_111;

BB43_111:
ld.shared.u8 %r122, [%rd46+-8];
cvt.u32.u16	%r123, %rs693;
and.b32 %r124, %r123, 255;
add.s32 %r125, %r122, %r124;
cvt.u16.u32	%rs693, %r125;

BB43_112:
mov.u16 %rs692, %rs693;
bar.sync 0;
@%p100 bra BB43_114;

st.shared.u8 [%rd46], %rs692;

BB43_114:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r126, %r4, -14;
setp.lt.s32	%p114, %r126, %r679;
and.pred %p115, %p114, %p6;
@!%p115 bra BB43_116;
bra.uni BB43_115;

BB43_115:
ld.shared.u8 %r127, [%rd46+-16];
cvt.u32.u16	%r128, %rs692;
and.b32 %r129, %r128, 255;
add.s32 %r130, %r127, %r129;
cvt.u16.u32	%rs692, %r130;

BB43_116:
mov.u16 %rs691, %rs692;
bar.sync 0;
@%p100 bra BB43_118;

st.shared.u8 [%rd46], %rs691;

BB43_118:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r131, %r4, -30;
setp.lt.s32	%p117, %r131, %r679;
and.pred %p118, %p117, %p7;
@!%p118 bra BB43_120;
bra.uni BB43_119;

BB43_119:
ld.shared.u8 %r132, [%rd46+-32];
cvt.u32.u16	%r133, %rs691;
and.b32 %r134, %r133, 255;
add.s32 %r135, %r132, %r134;
cvt.u16.u32	%rs691, %r135;

BB43_120:
mov.u16 %rs690, %rs691;
bar.sync 0;
@%p100 bra BB43_122;

st.shared.u8 [%rd46], %rs690;

BB43_122:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r136, %r4, -62;
setp.lt.s32	%p120, %r136, %r679;
and.pred %p121, %p120, %p8;
@!%p121 bra BB43_124;
bra.uni BB43_123;

BB43_123:
ld.shared.u8 %r137, [%rd46+-64];
cvt.u32.u16	%r138, %rs690;
and.b32 %r139, %r138, 255;
add.s32 %r140, %r137, %r139;
cvt.u16.u32	%rs690, %r140;

BB43_124:
bar.sync 0;
@%p100 bra BB43_126;

st.shared.u8 [%rd46], %rs690;

BB43_126:
setp.lt.s32	%p9, %r1, %r679;
bar.sync 0;
add.s32 %r141, %r679, -1;
cvt.s64.s32	%rd444, %r141;
add.s64 %rd445, %rd42, %rd444;
ld.shared.u8 %rs699, [%rd445];
not.pred %p123, %p9;
setp.eq.s32	%p124, %r1, 0;
or.pred %p125, %p124, %p123;
selp.b16	%rs652, %rs6, %rs690, %p9;
@%p125 bra BB43_128;

ld.shared.u8 %rs652, [%rd46+-1];

BB43_128:
bar.sync 0;
@%p100 bra BB43_130;

st.shared.u8 [%rd46], %rs652;

BB43_130:
bar.sync 0;

BB43_150:
mov.u16 %rs698, %rs699;
@%p87 bra BB43_152;

ld.shared.u8 %rs654, [%rd46];

BB43_152:
bar.sync 0;
cvt.s64.s32	%rd446, %r7;
add.s64 %rd91, %rd1, %rd446;
setp.ge.u64	%p136, %rd1, %rd91;
@%p136 bra BB43_154;

cvt.u32.u16	%r173, %rs654;
and.b32 %r174, %r173, 255;
ld.local.u8 %r175, [%rd1];
add.s32 %r176, %r175, %r174;
cvt.u16.u32	%rs654, %r176;
st.shared.u8 [%rd47], %r176;

BB43_154:
setp.ge.u64	%p137, %rd48, %rd91;
@%p137 bra BB43_156;

cvt.u32.u16	%r177, %rs654;
and.b32 %r178, %r177, 255;
ld.local.u8 %r179, [%rd1+1];
add.s32 %r180, %r179, %r178;
cvt.u16.u32	%rs654, %r180;
st.shared.u8 [%rd47+1], %r180;

BB43_156:
add.s64 %rd447, %rd48, 1;
setp.ge.u64	%p138, %rd447, %rd91;
@%p138 bra BB43_158;

cvt.u32.u16	%r181, %rs654;
and.b32 %r182, %r181, 255;
ld.local.u8 %r183, [%rd1+2];
add.s32 %r184, %r183, %r182;
cvt.u16.u32	%rs654, %r184;
st.shared.u8 [%rd47+2], %r184;

BB43_158:
add.s64 %rd448, %rd48, 2;
setp.ge.u64	%p139, %rd448, %rd91;
@%p139 bra BB43_160;

cvt.u32.u16	%r185, %rs654;
and.b32 %r186, %r185, 255;
ld.local.u8 %r187, [%rd1+3];
add.s32 %r188, %r187, %r186;
cvt.u16.u32	%rs654, %r188;
st.shared.u8 [%rd47+3], %r188;

BB43_160:
add.s64 %rd449, %rd48, 3;
setp.ge.u64	%p140, %rd449, %rd91;
@%p140 bra BB43_162;

cvt.u32.u16	%r189, %rs654;
and.b32 %r190, %r189, 255;
ld.local.u8 %r191, [%rd1+4];
add.s32 %r192, %r191, %r190;
cvt.u16.u32	%rs654, %r192;
st.shared.u8 [%rd47+4], %r192;

BB43_162:
add.s64 %rd450, %rd48, 4;
setp.ge.u64	%p141, %rd450, %rd91;
@%p141 bra BB43_164;

cvt.u32.u16	%r193, %rs654;
and.b32 %r194, %r193, 255;
ld.local.u8 %r195, [%rd1+5];
add.s32 %r196, %r195, %r194;
cvt.u16.u32	%rs654, %r196;
st.shared.u8 [%rd47+5], %r196;

BB43_164:
add.s64 %rd451, %rd48, 5;
setp.ge.u64	%p142, %rd451, %rd91;
@%p142 bra BB43_166;

cvt.u32.u16	%r197, %rs654;
and.b32 %r198, %r197, 255;
ld.local.u8 %r199, [%rd1+6];
add.s32 %r200, %r199, %r198;
cvt.u16.u32	%rs654, %r200;
st.shared.u8 [%rd47+6], %r200;

BB43_166:
add.s64 %rd452, %rd48, 6;
setp.ge.u64	%p143, %rd452, %rd91;
@%p143 bra BB43_168;

cvt.u32.u16	%r201, %rs654;
and.b32 %r202, %r201, 255;
ld.local.u8 %r203, [%rd1+7];
add.s32 %r204, %r203, %r202;
cvt.u16.u32	%rs654, %r204;
st.shared.u8 [%rd47+7], %r204;

BB43_168:
add.s64 %rd453, %rd48, 7;
setp.ge.u64	%p144, %rd453, %rd91;
@%p144 bra BB43_170;

cvt.u32.u16	%r205, %rs654;
ld.local.u8 %r206, [%rd1+8];
add.s32 %r207, %r206, %r205;
st.shared.u8 [%rd47+8], %r207;

BB43_170:
bar.sync 0;
@%p64 bra BB43_194;
bra.uni BB43_171;

BB43_194:
add.s64 %rd454, %rd60, %rd45;
ld.shared.u8 %rs400, [%rd46];
ld.shared.u8 %rs401, [%rd46+128];
ld.shared.u8 %rs402, [%rd46+256];
ld.shared.u8 %rs403, [%rd46+384];
ld.shared.u8 %rs404, [%rd46+512];
ld.shared.u8 %rs405, [%rd46+640];
ld.shared.u8 %rs406, [%rd46+768];
ld.shared.u8 %rs407, [%rd46+896];
ld.shared.u8 %rs408, [%rd46+1024];
st.global.u8 [%rd454], %rs400;
st.global.u8 [%rd454+128], %rs401;
st.global.u8 [%rd454+256], %rs402;
st.global.u8 [%rd454+384], %rs403;
st.global.u8 [%rd454+512], %rs404;
st.global.u8 [%rd454+640], %rs405;
st.global.u8 [%rd454+768], %rs406;
st.global.u8 [%rd454+896], %rs407;
st.global.u8 [%rd454+1024], %rs408;
bra.uni BB43_195;

BB43_171:
cvt.s64.s32	%rd92, %r5;
add.s64 %rd93, %rd42, %rd92;
setp.ge.u64	%p145, %rd42, %rd93;
@%p145 bra BB43_195;

add.s64 %rd94, %rd40, %rd92;
mov.u64 %rd660, %rd42;
mov.u64 %rd662, %rd43;
mov.u64 %rd668, %rd60;

BB43_173:
mov.u64 %rd97, %rd668;
mov.u64 %rd96, %rd662;
sub.s64 %rd98, %rd94, %rd96;
setp.gt.s64	%p146, %rd98, 1151;
add.s64 %rd99, %rd660, %rd45;
add.s64 %rd100, %rd97, %rd45;
@%p146 bra BB43_192;
bra.uni BB43_174;

BB43_192:
ld.shared.u8 %rs391, [%rd99];
ld.shared.u8 %rs392, [%rd99+128];
ld.shared.u8 %rs393, [%rd99+256];
ld.shared.u8 %rs394, [%rd99+384];
ld.shared.u8 %rs395, [%rd99+512];
ld.shared.u8 %rs396, [%rd99+640];
ld.shared.u8 %rs397, [%rd99+768];
ld.shared.u8 %rs398, [%rd99+896];
ld.shared.u8 %rs399, [%rd99+1024];
st.global.u8 [%rd100], %rs391;
st.global.u8 [%rd100+128], %rs392;
st.global.u8 [%rd100+256], %rs393;
st.global.u8 [%rd100+384], %rs394;
st.global.u8 [%rd100+512], %rs395;
st.global.u8 [%rd100+640], %rs396;
st.global.u8 [%rd100+768], %rs397;
st.global.u8 [%rd100+896], %rs398;
st.global.u8 [%rd100+1024], %rs399;
bra.uni BB43_193;

BB43_174:
setp.ge.s64	%p147, %rd45, %rd98;
@%p147 bra BB43_176;

ld.shared.u8 %rs382, [%rd99];
st.global.u8 [%rd100], %rs382;

BB43_176:
setp.ge.s64	%p148, %rd49, %rd98;
@%p148 bra BB43_178;

ld.shared.u8 %rs383, [%rd99+128];
st.global.u8 [%rd100+128], %rs383;

BB43_178:
setp.ge.s64	%p149, %rd50, %rd98;
@%p149 bra BB43_180;

ld.shared.u8 %rs384, [%rd99+256];
st.global.u8 [%rd100+256], %rs384;

BB43_180:
setp.ge.s64	%p150, %rd51, %rd98;
@%p150 bra BB43_182;

ld.shared.u8 %rs385, [%rd99+384];
st.global.u8 [%rd100+384], %rs385;

BB43_182:
setp.ge.s64	%p151, %rd52, %rd98;
@%p151 bra BB43_184;

ld.shared.u8 %rs386, [%rd99+512];
st.global.u8 [%rd100+512], %rs386;

BB43_184:
setp.ge.s64	%p152, %rd53, %rd98;
@%p152 bra BB43_186;

ld.shared.u8 %rs387, [%rd99+640];
st.global.u8 [%rd100+640], %rs387;

BB43_186:
setp.ge.s64	%p153, %rd54, %rd98;
@%p153 bra BB43_188;

ld.shared.u8 %rs388, [%rd99+768];
st.global.u8 [%rd100+768], %rs388;

BB43_188:
setp.ge.s64	%p154, %rd55, %rd98;
@%p154 bra BB43_190;

ld.shared.u8 %rs389, [%rd99+896];
st.global.u8 [%rd100+896], %rs389;

BB43_190:
setp.ge.s64	%p155, %rd56, %rd98;
@%p155 bra BB43_193;

ld.shared.u8 %rs390, [%rd99+1024];
st.global.u8 [%rd100+1024], %rs390;

BB43_193:
add.s64 %rd660, %rd660, 1152;
add.s64 %rd102, %rd96, 1152;
add.s64 %rd103, %rd97, 1152;
setp.lt.u64	%p156, %rd660, %rd93;
mov.u64 %rd662, %rd102;
mov.u64 %rd668, %rd103;
@%p156 bra BB43_173;

BB43_195:
bar.sync 0;
add.s64 %rd684, %rd59, 1152;
add.s64 %rd669, %rd60, 1152;
add.s64 %rd642, %rd58, 1152;
mov.u64 %rd677, %rd642;
sub.s64 %rd455, %rd642, %rd10;
setp.lt.s64	%p157, %rd455, 0;
@%p157 bra BB43_27;
bra.uni BB43_367;

BB43_196:
setp.gt.s64	%p158, %rd41, -1;
@%p158 bra BB43_367;

mov.u32 %r677, %ctaid.x;
mov.u64 %rd664, %rd677;
cvt.s64.s32	%rd110, %r1;
add.s64 %rd111, %rd40, %rd110;
mul.lo.s32 %r11, %r1, -9;
mul.lo.s32 %r208, %r1, 9;
cvt.s64.s32	%rd457, %r208;
add.s64 %rd112, %rd40, %rd457;
add.s64 %rd113, %rd1, 1;
add.s32 %r209, %r1, 128;
cvt.s64.s32	%rd114, %r209;
add.s32 %r210, %r1, 256;
cvt.s64.s32	%rd115, %r210;
add.s32 %r211, %r1, 384;
cvt.s64.s32	%rd116, %r211;
add.s32 %r212, %r1, 512;
cvt.s64.s32	%rd117, %r212;
add.s32 %r213, %r1, 640;
cvt.s64.s32	%rd118, %r213;
add.s32 %r214, %r1, 768;
cvt.s64.s32	%rd119, %r214;
add.s32 %r215, %r1, 896;
cvt.s64.s32	%rd120, %r215;
add.s32 %r216, %r1, 1024;
cvt.s64.s32	%rd121, %r216;
add.s32 %r12, %r1, -2;
add.s32 %r218, %r42, %r677;
cvt.s64.s32	%rd458, %r218;
mul.lo.s64 %rd459, %rd374, %rd458;
add.s64 %rd460, %rd8, %rd459;
mul.lo.s64 %rd461, %rd375, %rd460;
add.s64 %rd122, %rd461, %rd110;
mov.u64 %rd663, 0;
mov.u64 %rd667, %rd669;
mov.u64 %rd675, %rd677;
mov.u64 %rd682, %rd684;
mov.u16 %rs687, %rs698;

BB43_198:
mov.u16 %rs81, %rs687;
mov.u64 %rd680, %rd682;
mov.u64 %rd126, %rd680;
mov.u64 %rd673, %rd675;
mov.u64 %rd125, %rd673;
mov.u64 %rd124, %rd664;
sub.s64 %rd462, %rd10, %rd124;
cvt.u32.u64	%r219, %rd462;
mov.u32 %r220, 1152;
min.s32 %r13, %r219, %r220;
setp.eq.s32	%p159, %r13, 1152;
@%p159 bra BB43_222;
bra.uni BB43_199;

BB43_222:
add.s64 %rd465, %rd126, %rd110;
ld.global.u8 %rs427, [%rd465];
st.u8 [%rd111], %rs427;
ld.global.u8 %rs428, [%rd465+128];
st.u8 [%rd111+128], %rs428;
ld.global.u8 %rs429, [%rd465+256];
st.u8 [%rd111+256], %rs429;
ld.global.u8 %rs430, [%rd465+384];
st.u8 [%rd111+384], %rs430;
ld.global.u8 %rs431, [%rd465+512];
st.u8 [%rd111+512], %rs431;
ld.global.u8 %rs432, [%rd465+640];
st.u8 [%rd111+640], %rs432;
ld.global.u8 %rs433, [%rd465+768];
st.u8 [%rd111+768], %rs433;
ld.global.u8 %rs434, [%rd465+896];
st.u8 [%rd111+896], %rs434;
ld.global.u8 %rs435, [%rd465+1024];
st.u8 [%rd111+1024], %rs435;
bra.uni BB43_223;

BB43_199:
setp.lt.s32	%p160, %r13, 1;
@%p160 bra BB43_223;

cvt.s64.s32	%rd463, %r13;
add.s64 %rd128, %rd125, %rd463;
mov.u64 %rd670, %rd125;
mov.u64 %rd674, %rd125;
mov.u64 %rd681, %rd126;
mov.u64 %rd703, %rd40;

BB43_201:
mov.u64 %rd131, %rd703;
mov.u64 %rd133, %rd681;
mov.u64 %rd132, %rd674;
mov.u64 %rd130, %rd670;
sub.s64 %rd134, %rd128, %rd130;
setp.gt.s64	%p161, %rd134, 1151;
add.s64 %rd135, %rd133, %rd110;
add.s64 %rd136, %rd131, %rd110;
@%p161 bra BB43_220;
bra.uni BB43_202;

BB43_220:
ld.global.u8 %rs418, [%rd135];
st.u8 [%rd136], %rs418;
ld.global.u8 %rs419, [%rd135+128];
st.u8 [%rd136+128], %rs419;
ld.global.u8 %rs420, [%rd135+256];
st.u8 [%rd136+256], %rs420;
ld.global.u8 %rs421, [%rd135+384];
st.u8 [%rd136+384], %rs421;
ld.global.u8 %rs422, [%rd135+512];
st.u8 [%rd136+512], %rs422;
ld.global.u8 %rs423, [%rd135+640];
st.u8 [%rd136+640], %rs423;
ld.global.u8 %rs424, [%rd135+768];
st.u8 [%rd136+768], %rs424;
ld.global.u8 %rs425, [%rd135+896];
st.u8 [%rd136+896], %rs425;
ld.global.u8 %rs426, [%rd135+1024];
st.u8 [%rd136+1024], %rs426;
bra.uni BB43_221;

BB43_202:
setp.ge.s64	%p162, %rd110, %rd134;
@%p162 bra BB43_204;

ld.global.u8 %rs409, [%rd135];
st.u8 [%rd136], %rs409;

BB43_204:
setp.ge.s64	%p163, %rd114, %rd134;
@%p163 bra BB43_206;

ld.global.u8 %rs410, [%rd135+128];
st.u8 [%rd136+128], %rs410;

BB43_206:
setp.ge.s64	%p164, %rd115, %rd134;
@%p164 bra BB43_208;

ld.global.u8 %rs411, [%rd135+256];
st.u8 [%rd136+256], %rs411;

BB43_208:
setp.ge.s64	%p165, %rd116, %rd134;
@%p165 bra BB43_210;

ld.global.u8 %rs412, [%rd135+384];
st.u8 [%rd136+384], %rs412;

BB43_210:
setp.ge.s64	%p166, %rd117, %rd134;
@%p166 bra BB43_212;

ld.global.u8 %rs413, [%rd135+512];
st.u8 [%rd136+512], %rs413;

BB43_212:
setp.ge.s64	%p167, %rd118, %rd134;
@%p167 bra BB43_214;

ld.global.u8 %rs414, [%rd135+640];
st.u8 [%rd136+640], %rs414;

BB43_214:
setp.ge.s64	%p168, %rd119, %rd134;
@%p168 bra BB43_216;

ld.global.u8 %rs415, [%rd135+768];
st.u8 [%rd136+768], %rs415;

BB43_216:
setp.ge.s64	%p169, %rd120, %rd134;
@%p169 bra BB43_218;

ld.global.u8 %rs416, [%rd135+896];
st.u8 [%rd136+896], %rs416;

BB43_218:
setp.ge.s64	%p170, %rd121, %rd134;
@%p170 bra BB43_221;

ld.global.u8 %rs417, [%rd135+1024];
st.u8 [%rd136+1024], %rs417;

BB43_221:
add.s64 %rd137, %rd133, 1152;
add.s64 %rd138, %rd131, 1152;
add.s64 %rd670, %rd132, 1152;
mov.u64 %rd139, %rd670;
sub.s64 %rd464, %rd670, %rd128;
setp.lt.s64	%p171, %rd464, 0;
mov.u64 %rd674, %rd139;
mov.u64 %rd681, %rd137;
mov.u64 %rd703, %rd138;
@%p171 bra BB43_201;

BB43_223:
bar.sync 0;
add.s32 %r221, %r13, %r11;
mov.u32 %r222, 9;
min.s32 %r14, %r221, %r222;
mov.u32 %r223, 0;
max.s32 %r15, %r14, %r223;
setp.gt.u32	%p172, %r15, 8;
@%p172 bra BB43_242;
bra.uni BB43_224;

BB43_242:
ld.u8 %rs445, [%rd112];
st.local.u8 [%rd1], %rs445;
ld.u8 %rs446, [%rd112+1];
st.local.u8 [%rd1+1], %rs446;
ld.u8 %rs447, [%rd112+2];
st.local.u8 [%rd1+2], %rs447;
ld.u8 %rs448, [%rd112+3];
st.local.u8 [%rd1+3], %rs448;
ld.u8 %rs449, [%rd112+4];
st.local.u8 [%rd1+4], %rs449;
ld.u8 %rs450, [%rd112+5];
st.local.u8 [%rd1+5], %rs450;
ld.u8 %rs451, [%rd112+6];
st.local.u8 [%rd1+6], %rs451;
ld.u8 %rs452, [%rd112+7];
st.local.u8 [%rd1+7], %rs452;
ld.u8 %rs453, [%rd112+8];
st.local.u8 [%rd1+8], %rs453;
bra.uni BB43_243;

BB43_224:
mov.u64 %rd142, %rd1;
setp.lt.s32	%p173, %r14, 1;
mov.u64 %rd699, %rd142;
@%p173 bra BB43_226;

ld.u8 %rs436, [%rd112];
st.local.u8 [%rd1], %rs436;
mov.u64 %rd699, %rd113;

BB43_226:
mov.u64 %rd685, %rd699;
mov.u64 %rd698, %rd685;
setp.lt.s32	%p174, %r15, 2;
@%p174 bra BB43_228;

ld.u8 %rs437, [%rd112+1];
st.local.u8 [%rd698], %rs437;
add.s64 %rd698, %rd698, 1;

BB43_228:
mov.u64 %rd697, %rd698;
setp.lt.s32	%p175, %r15, 3;
@%p175 bra BB43_230;

ld.u8 %rs438, [%rd112+2];
st.local.u8 [%rd697], %rs438;
add.s64 %rd697, %rd697, 1;

BB43_230:
mov.u64 %rd696, %rd697;
setp.lt.s32	%p176, %r15, 4;
@%p176 bra BB43_232;

ld.u8 %rs439, [%rd112+3];
st.local.u8 [%rd696], %rs439;
add.s64 %rd696, %rd696, 1;

BB43_232:
mov.u64 %rd695, %rd696;
setp.lt.s32	%p177, %r15, 5;
@%p177 bra BB43_234;

ld.u8 %rs440, [%rd112+4];
st.local.u8 [%rd695], %rs440;
add.s64 %rd695, %rd695, 1;

BB43_234:
mov.u64 %rd694, %rd695;
setp.lt.s32	%p178, %r15, 6;
@%p178 bra BB43_236;

ld.u8 %rs441, [%rd112+5];
st.local.u8 [%rd694], %rs441;
add.s64 %rd694, %rd694, 1;

BB43_236:
mov.u64 %rd693, %rd694;
setp.lt.s32	%p179, %r15, 7;
@%p179 bra BB43_238;

ld.u8 %rs442, [%rd112+6];
st.local.u8 [%rd693], %rs442;
add.s64 %rd693, %rd693, 1;

BB43_238:
mov.u64 %rd692, %rd693;
setp.lt.s32	%p180, %r15, 8;
@%p180 bra BB43_240;

ld.u8 %rs443, [%rd112+7];
st.local.u8 [%rd692], %rs443;
add.s64 %rd692, %rd692, 1;

BB43_240:
setp.lt.s32	%p181, %r15, 9;
@%p181 bra BB43_243;

ld.u8 %rs444, [%rd112+8];
st.local.u8 [%rd692], %rs444;

BB43_243:
setp.eq.s32	%p182, %r15, 0;
@%p182 bra BB43_260;

ld.local.u8 %rs700, [%rd1];
add.s32 %r16, %r15, -1;
setp.lt.s32	%p183, %r16, 1;
@%p183 bra BB43_246;

cvt.u32.u16	%r224, %rs700;
and.b32 %r225, %r224, 255;
ld.local.u8 %r226, [%rd1+1];
add.s32 %r227, %r226, %r225;
cvt.u16.u32	%rs700, %r227;

BB43_246:
setp.lt.s32	%p184, %r16, 2;
@%p184 bra BB43_248;

cvt.u32.u16	%r228, %rs700;
and.b32 %r229, %r228, 255;
ld.local.u8 %r230, [%rd1+2];
add.s32 %r231, %r230, %r229;
cvt.u16.u32	%rs700, %r231;

BB43_248:
setp.lt.s32	%p185, %r16, 3;
@%p185 bra BB43_250;

cvt.u32.u16	%r232, %rs700;
and.b32 %r233, %r232, 255;
ld.local.u8 %r234, [%rd1+3];
add.s32 %r235, %r234, %r233;
cvt.u16.u32	%rs700, %r235;

BB43_250:
setp.lt.s32	%p186, %r16, 4;
@%p186 bra BB43_252;

cvt.u32.u16	%r236, %rs700;
and.b32 %r237, %r236, 255;
ld.local.u8 %r238, [%rd1+4];
add.s32 %r239, %r238, %r237;
cvt.u16.u32	%rs700, %r239;

BB43_252:
setp.lt.s32	%p187, %r16, 5;
@%p187 bra BB43_254;

cvt.u32.u16	%r240, %rs700;
and.b32 %r241, %r240, 255;
ld.local.u8 %r242, [%rd1+5];
add.s32 %r243, %r242, %r241;
cvt.u16.u32	%rs700, %r243;

BB43_254:
setp.lt.s32	%p188, %r16, 6;
@%p188 bra BB43_256;

cvt.u32.u16	%r244, %rs700;
and.b32 %r245, %r244, 255;
ld.local.u8 %r246, [%rd1+6];
add.s32 %r247, %r246, %r245;
cvt.u16.u32	%rs700, %r247;

BB43_256:
setp.lt.s32	%p189, %r16, 7;
@%p189 bra BB43_258;

cvt.u32.u16	%r248, %rs700;
and.b32 %r249, %r248, 255;
ld.local.u8 %r250, [%rd1+7];
add.s32 %r251, %r250, %r249;
cvt.u16.u32	%rs700, %r251;

BB43_258:
setp.lt.s32	%p190, %r16, 8;
@%p190 bra BB43_260;

cvt.u32.u16	%r252, %rs700;
and.b32 %r253, %r252, 255;
ld.local.u8 %r254, [%rd1+8];
add.s32 %r255, %r254, %r253;
cvt.u16.u32	%rs700, %r255;

BB43_260:
bar.sync 0;
@%p182 bra BB43_262;

st.u8 [%rd111], %rs700;

BB43_262:
bar.sync 0;
setp.gt.s32	%p192, %r13, 1151;
mov.u32 %r680, 128;
@%p192 bra BB43_264;

add.s32 %r257, %r13, 8;
mul.hi.s32 %r258, %r257, 954437177;
shr.u32 %r259, %r258, 31;
shr.s32 %r260, %r258, 1;
add.s32 %r680, %r260, %r259;

BB43_264:
setp.eq.s32	%p193, %r680, 128;
@%p193 bra BB43_302;
bra.uni BB43_265;

BB43_302:
@%p42 bra BB43_304;

cvt.u32.u16	%r298, %rs81;
ld.u8 %r299, [%rd40];
add.s32 %r300, %r299, %r298;
st.u8 [%rd40], %r300;

BB43_304:
setp.lt.s32	%p19, %r1, 1;
ld.u8 %rs656, [%rd111];
bar.sync 0;
@%p19 bra BB43_306;

cvt.u32.u16	%r301, %rs656;
and.b32 %r302, %r301, 255;
ld.u8 %r303, [%rd111+-1];
add.s32 %r304, %r303, %r302;
cvt.u16.u32	%rs656, %r304;

BB43_306:
bar.sync 0;
st.u8 [%rd111], %rs656;
bar.sync 0;
setp.lt.s32	%p223, %r1, 2;
@%p223 bra BB43_308;

ld.u8 %r305, [%rd111+-2];
cvt.u32.u16	%r306, %rs656;
and.b32 %r307, %r306, 255;
add.s32 %r308, %r305, %r307;
cvt.u16.u32	%rs656, %r308;

BB43_308:
bar.sync 0;
st.u8 [%rd111], %rs656;
bar.sync 0;
setp.lt.s32	%p224, %r1, 4;
@%p224 bra BB43_310;

ld.u8 %r309, [%rd111+-4];
cvt.u32.u16	%r310, %rs656;
and.b32 %r311, %r310, 255;
add.s32 %r312, %r309, %r311;
cvt.u16.u32	%rs656, %r312;

BB43_310:
bar.sync 0;
st.u8 [%rd111], %rs656;
bar.sync 0;
setp.lt.s32	%p225, %r1, 8;
@%p225 bra BB43_312;

ld.u8 %r313, [%rd111+-8];
cvt.u32.u16	%r314, %rs656;
and.b32 %r315, %r314, 255;
add.s32 %r316, %r313, %r315;
cvt.u16.u32	%rs656, %r316;

BB43_312:
bar.sync 0;
st.u8 [%rd111], %rs656;
bar.sync 0;
setp.lt.s32	%p226, %r1, 16;
@%p226 bra BB43_314;

ld.u8 %r317, [%rd111+-16];
cvt.u32.u16	%r318, %rs656;
and.b32 %r319, %r318, 255;
add.s32 %r320, %r317, %r319;
cvt.u16.u32	%rs656, %r320;

BB43_314:
bar.sync 0;
st.u8 [%rd111], %rs656;
bar.sync 0;
setp.lt.s32	%p227, %r1, 32;
@%p227 bra BB43_316;

ld.u8 %r321, [%rd111+-32];
cvt.u32.u16	%r322, %rs656;
and.b32 %r323, %r322, 255;
add.s32 %r324, %r321, %r323;
cvt.u16.u32	%rs656, %r324;

BB43_316:
bar.sync 0;
st.u8 [%rd111], %rs656;
bar.sync 0;
setp.lt.s32	%p228, %r1, 64;
@%p228 bra BB43_318;

ld.u8 %r325, [%rd111+-64];
cvt.u32.u16	%r326, %rs656;
and.b32 %r327, %r326, 255;
add.s32 %r328, %r325, %r327;
cvt.u16.u32	%rs656, %r328;

BB43_318:
bar.sync 0;
st.u8 [%rd111], %rs656;
bar.sync 0;
ld.u8 %rs688, [%rd40+127];
setp.eq.s32	%p229, %r1, 0;
mov.u16 %rs678, %rs81;
@%p229 bra BB43_320;

ld.u8 %rs678, [%rd111+-1];

BB43_320:
bar.sync 0;
st.u8 [%rd111], %rs678;
bar.sync 0;
bra.uni BB43_321;

BB43_265:
@%p42 bra BB43_267;

cvt.u32.u16	%r261, %rs81;
ld.u8 %r262, [%rd40];
add.s32 %r263, %r262, %r261;
st.u8 [%rd40], %r263;

BB43_267:
setp.ge.s32	%p195, %r1, %r680;
mov.u16 %rs686, %rs81;
@%p195 bra BB43_269;

ld.u8 %rs99, [%rd111];
mov.u16 %rs686, %rs99;

BB43_269:
mov.u16 %rs671, %rs686;
mov.u16 %rs685, %rs671;
bar.sync 0;
setp.le.s32	%p196, %r1, %r680;
setp.gt.s32	%p197, %r1, 0;
and.pred %p198, %p196, %p197;
@!%p198 bra BB43_271;
bra.uni BB43_270;

BB43_270:
ld.u8 %r264, [%rd111+-1];
cvt.u32.u16	%r265, %rs685;
and.b32 %r266, %r265, 255;
add.s32 %r267, %r264, %r266;
cvt.u16.u32	%rs685, %r267;

BB43_271:
mov.u16 %rs684, %rs685;
bar.sync 0;
@%p195 bra BB43_273;

st.u8 [%rd111], %rs684;

BB43_273:
setp.gt.s32	%p12, %r1, 1;
bar.sync 0;
setp.lt.s32	%p200, %r12, %r680;
and.pred %p201, %p200, %p12;
@!%p201 bra BB43_275;
bra.uni BB43_274;

BB43_274:
ld.u8 %r268, [%rd111+-2];
cvt.u32.u16	%r269, %rs684;
and.b32 %r270, %r269, 255;
add.s32 %r271, %r268, %r270;
cvt.u16.u32	%rs684, %r271;

BB43_275:
mov.u16 %rs683, %rs684;
bar.sync 0;
@%p195 bra BB43_277;

st.u8 [%rd111], %rs683;

BB43_277:
setp.gt.s32	%p13, %r1, 3;
bar.sync 0;
add.s32 %r272, %r12, -2;
setp.lt.s32	%p203, %r272, %r680;
and.pred %p204, %p203, %p13;
@!%p204 bra BB43_279;
bra.uni BB43_278;

BB43_278:
ld.u8 %r273, [%rd111+-4];
cvt.u32.u16	%r274, %rs683;
and.b32 %r275, %r274, 255;
add.s32 %r276, %r273, %r275;
cvt.u16.u32	%rs683, %r276;

BB43_279:
mov.u16 %rs682, %rs683;
bar.sync 0;
@%p195 bra BB43_281;

st.u8 [%rd111], %rs682;

BB43_281:
setp.gt.s32	%p14, %r1, 7;
bar.sync 0;
add.s32 %r277, %r12, -6;
setp.lt.s32	%p206, %r277, %r680;
and.pred %p207, %p206, %p14;
@!%p207 bra BB43_283;
bra.uni BB43_282;

BB43_282:
ld.u8 %r278, [%rd111+-8];
cvt.u32.u16	%r279, %rs682;
and.b32 %r280, %r279, 255;
add.s32 %r281, %r278, %r280;
cvt.u16.u32	%rs682, %r281;

BB43_283:
mov.u16 %rs681, %rs682;
bar.sync 0;
@%p195 bra BB43_285;

st.u8 [%rd111], %rs681;

BB43_285:
setp.gt.s32	%p15, %r1, 15;
bar.sync 0;
add.s32 %r282, %r12, -14;
setp.lt.s32	%p209, %r282, %r680;
and.pred %p210, %p209, %p15;
@!%p210 bra BB43_287;
bra.uni BB43_286;

BB43_286:
ld.u8 %r283, [%rd111+-16];
cvt.u32.u16	%r284, %rs681;
and.b32 %r285, %r284, 255;
add.s32 %r286, %r283, %r285;
cvt.u16.u32	%rs681, %r286;

BB43_287:
mov.u16 %rs680, %rs681;
bar.sync 0;
@%p195 bra BB43_289;

st.u8 [%rd111], %rs680;

BB43_289:
setp.gt.s32	%p16, %r1, 31;
bar.sync 0;
add.s32 %r287, %r12, -30;
setp.lt.s32	%p212, %r287, %r680;
and.pred %p213, %p212, %p16;
@!%p213 bra BB43_291;
bra.uni BB43_290;

BB43_290:
ld.u8 %r288, [%rd111+-32];
cvt.u32.u16	%r289, %rs680;
and.b32 %r290, %r289, 255;
add.s32 %r291, %r288, %r290;
cvt.u16.u32	%rs680, %r291;

BB43_291:
mov.u16 %rs679, %rs680;
bar.sync 0;
@%p195 bra BB43_293;

st.u8 [%rd111], %rs679;

BB43_293:
setp.gt.s32	%p17, %r1, 63;
bar.sync 0;
add.s32 %r292, %r12, -62;
setp.lt.s32	%p215, %r292, %r680;
and.pred %p216, %p215, %p17;
@!%p216 bra BB43_295;
bra.uni BB43_294;

BB43_294:
ld.u8 %r293, [%rd111+-64];
cvt.u32.u16	%r294, %rs679;
and.b32 %r295, %r294, 255;
add.s32 %r296, %r293, %r295;
cvt.u16.u32	%rs679, %r296;

BB43_295:
bar.sync 0;
@%p195 bra BB43_297;

st.u8 [%rd111], %rs679;

BB43_297:
setp.lt.s32	%p18, %r1, %r680;
bar.sync 0;
add.s32 %r297, %r680, -1;
cvt.s64.s32	%rd466, %r297;
add.s64 %rd467, %rd40, %rd466;
ld.u8 %rs688, [%rd467];
not.pred %p218, %p18;
setp.eq.s32	%p219, %r1, 0;
or.pred %p220, %p219, %p218;
selp.b16	%rs655, %rs81, %rs679, %p18;
@%p220 bra BB43_299;

ld.u8 %rs655, [%rd111+-1];

BB43_299:
bar.sync 0;
@%p195 bra BB43_301;

st.u8 [%rd111], %rs655;

BB43_301:
bar.sync 0;

BB43_321:
mov.u16 %rs687, %rs688;
@%p182 bra BB43_323;

ld.u8 %rs700, [%rd111];

BB43_323:
bar.sync 0;
cvt.s64.s32	%rd468, %r15;
add.s64 %rd158, %rd1, %rd468;
setp.ge.u64	%p231, %rd1, %rd158;
@%p231 bra BB43_325;

cvt.u32.u16	%r329, %rs700;
and.b32 %r330, %r329, 255;
ld.local.u8 %r331, [%rd1];
add.s32 %r332, %r331, %r330;
cvt.u16.u32	%rs700, %r332;
st.u8 [%rd112], %r332;

BB43_325:
setp.ge.u64	%p232, %rd113, %rd158;
@%p232 bra BB43_327;

cvt.u32.u16	%r333, %rs700;
and.b32 %r334, %r333, 255;
ld.local.u8 %r335, [%rd1+1];
add.s32 %r336, %r335, %r334;
cvt.u16.u32	%rs700, %r336;
st.u8 [%rd112+1], %r336;

BB43_327:
add.s64 %rd469, %rd113, 1;
setp.ge.u64	%p233, %rd469, %rd158;
@%p233 bra BB43_329;

cvt.u32.u16	%r337, %rs700;
and.b32 %r338, %r337, 255;
ld.local.u8 %r339, [%rd1+2];
add.s32 %r340, %r339, %r338;
cvt.u16.u32	%rs700, %r340;
st.u8 [%rd112+2], %r340;

BB43_329:
add.s64 %rd470, %rd113, 2;
setp.ge.u64	%p234, %rd470, %rd158;
@%p234 bra BB43_331;

cvt.u32.u16	%r341, %rs700;
and.b32 %r342, %r341, 255;
ld.local.u8 %r343, [%rd1+3];
add.s32 %r344, %r343, %r342;
cvt.u16.u32	%rs700, %r344;
st.u8 [%rd112+3], %r344;

BB43_331:
add.s64 %rd471, %rd113, 3;
setp.ge.u64	%p235, %rd471, %rd158;
@%p235 bra BB43_333;

cvt.u32.u16	%r345, %rs700;
and.b32 %r346, %r345, 255;
ld.local.u8 %r347, [%rd1+4];
add.s32 %r348, %r347, %r346;
cvt.u16.u32	%rs700, %r348;
st.u8 [%rd112+4], %r348;

BB43_333:
add.s64 %rd472, %rd113, 4;
setp.ge.u64	%p236, %rd472, %rd158;
@%p236 bra BB43_335;

cvt.u32.u16	%r349, %rs700;
and.b32 %r350, %r349, 255;
ld.local.u8 %r351, [%rd1+5];
add.s32 %r352, %r351, %r350;
cvt.u16.u32	%rs700, %r352;
st.u8 [%rd112+5], %r352;

BB43_335:
add.s64 %rd473, %rd113, 5;
setp.ge.u64	%p237, %rd473, %rd158;
@%p237 bra BB43_337;

cvt.u32.u16	%r353, %rs700;
and.b32 %r354, %r353, 255;
ld.local.u8 %r355, [%rd1+6];
add.s32 %r356, %r355, %r354;
cvt.u16.u32	%rs700, %r356;
st.u8 [%rd112+6], %r356;

BB43_337:
add.s64 %rd474, %rd113, 6;
setp.ge.u64	%p238, %rd474, %rd158;
@%p238 bra BB43_339;

cvt.u32.u16	%r357, %rs700;
and.b32 %r358, %r357, 255;
ld.local.u8 %r359, [%rd1+7];
add.s32 %r360, %r359, %r358;
cvt.u16.u32	%rs700, %r360;
st.u8 [%rd112+7], %r360;

BB43_339:
add.s64 %rd475, %rd113, 7;
setp.ge.u64	%p239, %rd475, %rd158;
@%p239 bra BB43_341;

cvt.u32.u16	%r361, %rs700;
ld.local.u8 %r362, [%rd1+8];
add.s32 %r363, %r362, %r361;
st.u8 [%rd112+8], %r363;

BB43_341:
bar.sync 0;
@%p159 bra BB43_365;
bra.uni BB43_342;

BB43_365:
add.s64 %rd478, %rd667, %rd110;
ld.u8 %rs473, [%rd111];
st.global.u8 [%rd478], %rs473;
ld.u8 %rs474, [%rd111+128];
st.global.u8 [%rd478+128], %rs474;
ld.u8 %rs475, [%rd111+256];
st.global.u8 [%rd478+256], %rs475;
ld.u8 %rs476, [%rd111+384];
st.global.u8 [%rd478+384], %rs476;
ld.u8 %rs477, [%rd111+512];
st.global.u8 [%rd478+512], %rs477;
ld.u8 %rs478, [%rd111+640];
st.global.u8 [%rd478+640], %rs478;
ld.u8 %rs479, [%rd111+768];
st.global.u8 [%rd478+768], %rs479;
ld.u8 %rs480, [%rd111+896];
st.global.u8 [%rd478+896], %rs480;
ld.u8 %rs481, [%rd111+1024];
st.global.u8 [%rd478+1024], %rs481;
bra.uni BB43_366;

BB43_342:
setp.lt.s32	%p240, %r13, 1;
@%p240 bra BB43_366;

add.s64 %rd476, %rd122, %rd663;
add.s64 %rd700, %rd2, %rd476;
cvt.s64.s32	%rd477, %r13;
add.s64 %rd160, %rd40, %rd477;
mov.u64 %rd702, %rd40;

BB43_344:
sub.s64 %rd163, %rd160, %rd702;
setp.gt.s64	%p241, %rd163, 1151;
add.s64 %rd164, %rd702, %rd110;
@%p241 bra BB43_363;
bra.uni BB43_345;

BB43_363:
ld.u8 %rs464, [%rd164];
st.global.u8 [%rd700], %rs464;
ld.u8 %rs465, [%rd164+128];
st.global.u8 [%rd700+128], %rs465;
ld.u8 %rs466, [%rd164+256];
st.global.u8 [%rd700+256], %rs466;
ld.u8 %rs467, [%rd164+384];
st.global.u8 [%rd700+384], %rs467;
ld.u8 %rs468, [%rd164+512];
st.global.u8 [%rd700+512], %rs468;
ld.u8 %rs469, [%rd164+640];
st.global.u8 [%rd700+640], %rs469;
ld.u8 %rs470, [%rd164+768];
st.global.u8 [%rd700+768], %rs470;
ld.u8 %rs471, [%rd164+896];
st.global.u8 [%rd700+896], %rs471;
ld.u8 %rs472, [%rd164+1024];
st.global.u8 [%rd700+1024], %rs472;
bra.uni BB43_364;

BB43_345:
setp.ge.s64	%p242, %rd110, %rd163;
@%p242 bra BB43_347;

ld.u8 %rs455, [%rd164];
st.global.u8 [%rd700], %rs455;

BB43_347:
setp.ge.s64	%p243, %rd114, %rd163;
@%p243 bra BB43_349;

ld.u8 %rs456, [%rd164+128];
st.global.u8 [%rd700+128], %rs456;

BB43_349:
setp.ge.s64	%p244, %rd115, %rd163;
@%p244 bra BB43_351;

ld.u8 %rs457, [%rd164+256];
st.global.u8 [%rd700+256], %rs457;

BB43_351:
setp.ge.s64	%p245, %rd116, %rd163;
@%p245 bra BB43_353;

ld.u8 %rs458, [%rd164+384];
st.global.u8 [%rd700+384], %rs458;

BB43_353:
setp.ge.s64	%p246, %rd117, %rd163;
@%p246 bra BB43_355;

ld.u8 %rs459, [%rd164+512];
st.global.u8 [%rd700+512], %rs459;

BB43_355:
setp.ge.s64	%p247, %rd118, %rd163;
@%p247 bra BB43_357;

ld.u8 %rs460, [%rd164+640];
st.global.u8 [%rd700+640], %rs460;

BB43_357:
setp.ge.s64	%p248, %rd119, %rd163;
@%p248 bra BB43_359;

ld.u8 %rs461, [%rd164+768];
st.global.u8 [%rd700+768], %rs461;

BB43_359:
setp.ge.s64	%p249, %rd120, %rd163;
@%p249 bra BB43_361;

ld.u8 %rs462, [%rd164+896];
st.global.u8 [%rd700+896], %rs462;

BB43_361:
setp.ge.s64	%p250, %rd121, %rd163;
@%p250 bra BB43_364;

ld.u8 %rs463, [%rd164+1024];
st.global.u8 [%rd700+1024], %rs463;

BB43_364:
add.s64 %rd702, %rd702, 1152;
add.s64 %rd700, %rd700, 1152;
setp.lt.u64	%p251, %rd702, %rd160;
@%p251 bra BB43_344;

BB43_366:
bar.sync 0;
add.s64 %rd682, %rd126, 1152;
add.s64 %rd667, %rd667, 1152;
add.s64 %rd664, %rd125, 1152;
mov.u64 %rd675, %rd664;
sub.s64 %rd479, %rd664, %rd10;
setp.lt.s64	%p252, %rd479, 0;
add.s64 %rd663, %rd663, 1152;
@%p252 bra BB43_198;

BB43_367:
@%p42 bra BB43_383;


	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r364, 1, 0, p; 
} 


	setp.eq.s32	%p254, %r364, 0;
@%p254 bra BB43_382;

mov.u64 %rd481, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd482, %rd481;
sub.s64 %rd173, %rd40, %rd482;
setp.eq.s64	%p255, %rd40, 0;
@%p255 bra BB43_383;

add.s64 %rd483, %rd173, -16;
add.s64 %rd485, %rd481, %rd483;
add.s64 %rd175, %rd482, %rd483;
ld.shared.u8 %rs482, [%rd485];
or.b16 %rs483, %rs482, 1;
st.shared.u8 [%rd485], %rs483;
ld.shared.u64 %rd176, [%rd485+8];
setp.eq.s64	%p256, %rd176, 0;
mov.u64 %rd707, %rd175;
@%p256 bra BB43_376;

mov.u64 %rd177, %rd175;
ld.u8 %rs484, [%rd176];
and.b16 %rs485, %rs484, 1;
setp.eq.b16	%p257, %rs485, 1;
mov.u64 %rd707, %rd177;
@!%p257 bra BB43_376;
bra.uni BB43_372;

BB43_372:
ld.u64 %rd179, [%rd176];
shr.u64 %rd180, %rd179, 1;
add.s64 %rd181, %rd176, 16;
add.s64 %rd182, %rd181, %rd180;
ld.shared.u64 %rd487, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p258, %rd182, %rd487;
mov.u64 %rd707, %rd176;
@%p258 bra BB43_376;

ld.u8 %rs486, [%rd182];
and.b16 %rs487, %rs486, 1;
setp.eq.b16	%p259, %rs487, 1;
mov.u64 %rd704, %rd176;
mov.u64 %rd707, %rd704;
@!%p259 bra BB43_376;
bra.uni BB43_374;

BB43_374:
ld.u64 %rd488, [%rd182];
shr.u64 %rd489, %rd488, 1;
add.s64 %rd490, %rd489, %rd180;
add.s64 %rd491, %rd490, 16;
shl.b64 %rd492, %rd491, 1;
and.b64 %rd493, %rd179, 1;
or.b64 %rd494, %rd492, %rd493;
st.u64 [%rd176], %rd494;
and.b64 %rd183, %rd491, 9223372036854775807;
add.s64 %rd495, %rd181, %rd183;
ld.shared.u64 %rd496, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p260, %rd495, %rd496;
mov.u64 %rd705, %rd176;
mov.u64 %rd707, %rd705;
@%p260 bra BB43_376;

add.s64 %rd497, %rd183, %rd181;
st.u64 [%rd497+8], %rd176;
mov.u64 %rd707, %rd176;

BB43_376:
ld.u64 %rd186, [%rd707];
shr.u64 %rd187, %rd186, 1;
add.s64 %rd188, %rd707, 16;
add.s64 %rd189, %rd188, %rd187;
ld.shared.u64 %rd498, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p261, %rd189, %rd498;
@%p261 bra BB43_380;

ld.u8 %rs488, [%rd189];
and.b16 %rs489, %rs488, 1;
setp.eq.b16	%p262, %rs489, 1;
@!%p262 bra BB43_383;
bra.uni BB43_378;

BB43_378:
ld.u64 %rd499, [%rd189];
shr.u64 %rd500, %rd499, 1;
add.s64 %rd501, %rd500, %rd187;
add.s64 %rd502, %rd501, 16;
shl.b64 %rd503, %rd502, 1;
and.b64 %rd504, %rd186, 1;
or.b64 %rd505, %rd503, %rd504;
st.u64 [%rd707], %rd505;
and.b64 %rd190, %rd502, 9223372036854775807;
add.s64 %rd506, %rd188, %rd190;
ld.shared.u64 %rd507, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p263, %rd506, %rd507;
@%p263 bra BB43_383;

add.s64 %rd508, %rd190, %rd188;
st.u64 [%rd508+8], %rd707;
bra.uni BB43_383;

BB43_382:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd40;
call.uni 
free, 
(
param0
);


	}

BB43_383:
bar.sync 0;
bra.uni BB43_768;

BB43_380:
setp.lt.u64	%p264, %rd189, %rd707;
@%p264 bra BB43_383;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd707;
bra.uni BB43_383;

BB43_395:
mov.u64 %rd520, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd521, %rd520;
sub.s64 %rd522, %rd191, %rd521;
add.s64 %rd523, %rd522, 1168;
ld.shared.u64 %rd524, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p275, %rd523, %rd524;
mov.u64 %rd717, -1;
mov.u64 %rd718, %rd191;
@%p275 bra BB43_397;

add.s64 %rd202, %rd191, 1168;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd202;
mov.u64 %rd717, %rd202;
mov.u64 %rd718, %rd202;

BB43_397:
mov.u64 %rd203, %rd718;
setp.eq.s64	%p276, %rd717, -1;
@%p276 bra BB43_399;

mov.u64 %rd525, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd526, %rd525;
sub.s64 %rd527, %rd191, %rd526;
add.s64 %rd528, %rd525, %rd527;
ld.shared.u64 %rd529, [%rd528];
and.b64 %rd530, %rd529, 1;
or.b64 %rd531, %rd530, 2304;
st.shared.u64 [%rd528], %rd531;
st.shared.u64 [%rd528+8], %rd713;
mov.u16 %rs492, 0;
st.shared.u8 [%rd528], %rs492;

BB43_399:
mov.u64 %rd719, %rd191;
setp.eq.s64	%p277, %rd191, %rd203;
mov.u64 %rd720, 0;
@%p277 bra BB43_405;

BB43_404:
add.s64 %rd720, %rd719, 16;

BB43_405:
mov.u64 %rd721, %rd720;
setp.ne.s64	%p280, %rd720, 0;
@%p280 bra BB43_407;

mov.u64 %rd547, 1152;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd547;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd721, [retval0+0];


	}

BB43_407:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd721;

BB43_408:
ld.param.u64 %rd627, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd626, %rd627;
add.s64 %rd549, %rd9, 1;
add.s64 %rd764, %rd626, %rd549;
add.s64 %rd757, %rd627, %rd549;
add.s64 %rd749, %rd2, %rd549;
bar.sync 0;
ld.shared.u64 %rd220, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd220; 
selp.u32 %r365, 1, 0, p; 
} 


	setp.eq.s32	%p281, %r365, 0;
sub.s64 %rd221, %rd757, %rd10;
@%p281 bra BB43_580;

setp.gt.s64	%p282, %rd221, -1;
@%p282 bra BB43_751;

mov.u64 %rd551, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd552, %rd551;
sub.s64 %rd553, %rd220, %rd552;
add.s64 %rd222, %rd551, %rd553;
mov.u64 %rd223, %rd220;
mov.u64 %rd722, %rd757;
cvt.s64.s32	%rd225, %r1;
add.s64 %rd226, %rd222, %rd225;
mul.lo.s32 %r19, %r1, -9;
mul.lo.s32 %r366, %r1, 9;
cvt.s64.s32	%rd554, %r366;
add.s64 %rd227, %rd222, %rd554;
add.s64 %rd228, %rd1, 1;
add.s32 %r367, %r1, 128;
cvt.s64.s32	%rd229, %r367;
add.s32 %r368, %r1, 256;
cvt.s64.s32	%rd230, %r368;
add.s32 %r369, %r1, 384;
cvt.s64.s32	%rd231, %r369;
add.s32 %r370, %r1, 512;
cvt.s64.s32	%rd232, %r370;
add.s32 %r371, %r1, 640;
cvt.s64.s32	%rd233, %r371;
add.s32 %r372, %r1, 768;
cvt.s64.s32	%rd234, %r372;
add.s32 %r373, %r1, 896;
cvt.s64.s32	%rd235, %r373;
add.s32 %r374, %r1, 1024;
cvt.s64.s32	%rd236, %r374;
add.s32 %r20, %r1, -2;

BB43_411:
mov.u16 %rs161, %rs748;
mov.u64 %rd759, %rd764;
mov.u64 %rd239, %rd759;
mov.u64 %rd752, %rd757;
mov.u64 %rd238, %rd752;
mov.u64 %rd746, %rd749;
mov.u64 %rd240, %rd746;
mov.u64 %rd237, %rd722;
sub.s64 %rd555, %rd10, %rd237;
cvt.u32.u64	%r375, %rd555;
mov.u32 %r376, 1152;
min.s32 %r21, %r375, %r376;
setp.eq.s32	%p283, %r21, 1152;
@%p283 bra BB43_435;
bra.uni BB43_412;

BB43_435:
add.s64 %rd558, %rd239, %rd225;
ld.global.u8 %rs515, [%rd558];
ld.global.u8 %rs516, [%rd558+128];
ld.global.u8 %rs517, [%rd558+256];
ld.global.u8 %rs518, [%rd558+384];
ld.global.u8 %rs519, [%rd558+512];
ld.global.u8 %rs520, [%rd558+640];
ld.global.u8 %rs521, [%rd558+768];
ld.global.u8 %rs522, [%rd558+896];
ld.global.u8 %rs523, [%rd558+1024];
st.shared.u8 [%rd226], %rs515;
st.shared.u8 [%rd226+128], %rs516;
st.shared.u8 [%rd226+256], %rs517;
st.shared.u8 [%rd226+384], %rs518;
st.shared.u8 [%rd226+512], %rs519;
st.shared.u8 [%rd226+640], %rs520;
st.shared.u8 [%rd226+768], %rs521;
st.shared.u8 [%rd226+896], %rs522;
st.shared.u8 [%rd226+1024], %rs523;
bra.uni BB43_436;

BB43_412:
setp.lt.s32	%p284, %r21, 1;
@%p284 bra BB43_436;

cvt.s64.s32	%rd556, %r21;
add.s64 %rd241, %rd238, %rd556;
mov.u64 %rd723, %rd238;
mov.u64 %rd741, %rd222;
mov.u64 %rd756, %rd238;
mov.u64 %rd763, %rd239;

BB43_414:
mov.u64 %rd246, %rd763;
mov.u64 %rd245, %rd756;
mov.u64 %rd244, %rd741;
mov.u64 %rd243, %rd723;
sub.s64 %rd247, %rd241, %rd243;
setp.gt.s64	%p285, %rd247, 1151;
add.s64 %rd248, %rd246, %rd225;
add.s64 %rd249, %rd244, %rd225;
@%p285 bra BB43_433;
bra.uni BB43_415;

BB43_433:
ld.global.u8 %rs506, [%rd248];
ld.global.u8 %rs507, [%rd248+128];
ld.global.u8 %rs508, [%rd248+256];
ld.global.u8 %rs509, [%rd248+384];
ld.global.u8 %rs510, [%rd248+512];
ld.global.u8 %rs511, [%rd248+640];
ld.global.u8 %rs512, [%rd248+768];
ld.global.u8 %rs513, [%rd248+896];
ld.global.u8 %rs514, [%rd248+1024];
st.shared.u8 [%rd249], %rs506;
st.shared.u8 [%rd249+128], %rs507;
st.shared.u8 [%rd249+256], %rs508;
st.shared.u8 [%rd249+384], %rs509;
st.shared.u8 [%rd249+512], %rs510;
st.shared.u8 [%rd249+640], %rs511;
st.shared.u8 [%rd249+768], %rs512;
st.shared.u8 [%rd249+896], %rs513;
st.shared.u8 [%rd249+1024], %rs514;
bra.uni BB43_434;

BB43_415:
setp.ge.s64	%p286, %rd225, %rd247;
@%p286 bra BB43_417;

ld.global.u8 %rs497, [%rd248];
st.shared.u8 [%rd249], %rs497;

BB43_417:
setp.ge.s64	%p287, %rd229, %rd247;
@%p287 bra BB43_419;

ld.global.u8 %rs498, [%rd248+128];
st.shared.u8 [%rd249+128], %rs498;

BB43_419:
setp.ge.s64	%p288, %rd230, %rd247;
@%p288 bra BB43_421;

ld.global.u8 %rs499, [%rd248+256];
st.shared.u8 [%rd249+256], %rs499;

BB43_421:
setp.ge.s64	%p289, %rd231, %rd247;
@%p289 bra BB43_423;

ld.global.u8 %rs500, [%rd248+384];
st.shared.u8 [%rd249+384], %rs500;

BB43_423:
setp.ge.s64	%p290, %rd232, %rd247;
@%p290 bra BB43_425;

ld.global.u8 %rs501, [%rd248+512];
st.shared.u8 [%rd249+512], %rs501;

BB43_425:
setp.ge.s64	%p291, %rd233, %rd247;
@%p291 bra BB43_427;

ld.global.u8 %rs502, [%rd248+640];
st.shared.u8 [%rd249+640], %rs502;

BB43_427:
setp.ge.s64	%p292, %rd234, %rd247;
@%p292 bra BB43_429;

ld.global.u8 %rs503, [%rd248+768];
st.shared.u8 [%rd249+768], %rs503;

BB43_429:
setp.ge.s64	%p293, %rd235, %rd247;
@%p293 bra BB43_431;

ld.global.u8 %rs504, [%rd248+896];
st.shared.u8 [%rd249+896], %rs504;

BB43_431:
setp.ge.s64	%p294, %rd236, %rd247;
@%p294 bra BB43_434;

ld.global.u8 %rs505, [%rd248+1024];
st.shared.u8 [%rd249+1024], %rs505;

BB43_434:
add.s64 %rd250, %rd246, 1152;
add.s64 %rd251, %rd244, 1152;
add.s64 %rd723, %rd245, 1152;
mov.u64 %rd252, %rd723;
sub.s64 %rd557, %rd723, %rd241;
setp.lt.s64	%p295, %rd557, 0;
mov.u64 %rd741, %rd251;
mov.u64 %rd756, %rd252;
mov.u64 %rd763, %rd250;
@%p295 bra BB43_414;

BB43_436:
bar.sync 0;
add.s32 %r377, %r21, %r19;
mov.u32 %r378, 9;
min.s32 %r22, %r377, %r378;
mov.u32 %r379, 0;
max.s32 %r23, %r22, %r379;
setp.gt.u32	%p296, %r23, 8;
@%p296 bra BB43_455;
bra.uni BB43_437;

BB43_455:
ld.shared.u8 %rs533, [%rd227];
ld.shared.u8 %rs534, [%rd227+1];
ld.shared.u8 %rs535, [%rd227+2];
ld.shared.u8 %rs536, [%rd227+3];
ld.shared.u8 %rs537, [%rd227+4];
ld.shared.u8 %rs538, [%rd227+5];
ld.shared.u8 %rs539, [%rd227+6];
ld.shared.u8 %rs540, [%rd227+7];
ld.shared.u8 %rs541, [%rd227+8];
st.local.u8 [%rd1], %rs533;
st.local.u8 [%rd1+1], %rs534;
st.local.u8 [%rd1+2], %rs535;
st.local.u8 [%rd1+3], %rs536;
st.local.u8 [%rd1+4], %rs537;
st.local.u8 [%rd1+5], %rs538;
st.local.u8 [%rd1+6], %rs539;
st.local.u8 [%rd1+7], %rs540;
st.local.u8 [%rd1+8], %rs541;
bra.uni BB43_456;

BB43_437:
mov.u64 %rd255, %rd1;
setp.lt.s32	%p297, %r22, 1;
mov.u64 %rd738, %rd255;
@%p297 bra BB43_439;

ld.shared.u8 %rs524, [%rd227];
st.local.u8 [%rd1], %rs524;
mov.u64 %rd738, %rd228;

BB43_439:
mov.u64 %rd724, %rd738;
mov.u64 %rd737, %rd724;
setp.lt.s32	%p298, %r23, 2;
@%p298 bra BB43_441;

ld.shared.u8 %rs525, [%rd227+1];
st.local.u8 [%rd737], %rs525;
add.s64 %rd737, %rd737, 1;

BB43_441:
mov.u64 %rd736, %rd737;
setp.lt.s32	%p299, %r23, 3;
@%p299 bra BB43_443;

ld.shared.u8 %rs526, [%rd227+2];
st.local.u8 [%rd736], %rs526;
add.s64 %rd736, %rd736, 1;

BB43_443:
mov.u64 %rd735, %rd736;
setp.lt.s32	%p300, %r23, 4;
@%p300 bra BB43_445;

ld.shared.u8 %rs527, [%rd227+3];
st.local.u8 [%rd735], %rs527;
add.s64 %rd735, %rd735, 1;

BB43_445:
mov.u64 %rd734, %rd735;
setp.lt.s32	%p301, %r23, 5;
@%p301 bra BB43_447;

ld.shared.u8 %rs528, [%rd227+4];
st.local.u8 [%rd734], %rs528;
add.s64 %rd734, %rd734, 1;

BB43_447:
mov.u64 %rd733, %rd734;
setp.lt.s32	%p302, %r23, 6;
@%p302 bra BB43_449;

ld.shared.u8 %rs529, [%rd227+5];
st.local.u8 [%rd733], %rs529;
add.s64 %rd733, %rd733, 1;

BB43_449:
mov.u64 %rd732, %rd733;
setp.lt.s32	%p303, %r23, 7;
@%p303 bra BB43_451;

ld.shared.u8 %rs530, [%rd227+6];
st.local.u8 [%rd732], %rs530;
add.s64 %rd732, %rd732, 1;

BB43_451:
mov.u64 %rd731, %rd732;
setp.lt.s32	%p304, %r23, 8;
@%p304 bra BB43_453;

ld.shared.u8 %rs531, [%rd227+7];
st.local.u8 [%rd731], %rs531;
add.s64 %rd731, %rd731, 1;

BB43_453:
setp.lt.s32	%p305, %r23, 9;
@%p305 bra BB43_456;

ld.shared.u8 %rs532, [%rd227+8];
st.local.u8 [%rd731], %rs532;

BB43_456:
setp.eq.s32	%p306, %r23, 0;
@%p306 bra BB43_473;

ld.local.u8 %rs704, [%rd1];
add.s32 %r24, %r23, -1;
setp.lt.s32	%p307, %r24, 1;
@%p307 bra BB43_459;

cvt.u32.u16	%r380, %rs704;
and.b32 %r381, %r380, 255;
ld.local.u8 %r382, [%rd1+1];
add.s32 %r383, %r382, %r381;
cvt.u16.u32	%rs704, %r383;

BB43_459:
setp.lt.s32	%p308, %r24, 2;
@%p308 bra BB43_461;

cvt.u32.u16	%r384, %rs704;
and.b32 %r385, %r384, 255;
ld.local.u8 %r386, [%rd1+2];
add.s32 %r387, %r386, %r385;
cvt.u16.u32	%rs704, %r387;

BB43_461:
setp.lt.s32	%p309, %r24, 3;
@%p309 bra BB43_463;

cvt.u32.u16	%r388, %rs704;
and.b32 %r389, %r388, 255;
ld.local.u8 %r390, [%rd1+3];
add.s32 %r391, %r390, %r389;
cvt.u16.u32	%rs704, %r391;

BB43_463:
setp.lt.s32	%p310, %r24, 4;
@%p310 bra BB43_465;

cvt.u32.u16	%r392, %rs704;
and.b32 %r393, %r392, 255;
ld.local.u8 %r394, [%rd1+4];
add.s32 %r395, %r394, %r393;
cvt.u16.u32	%rs704, %r395;

BB43_465:
setp.lt.s32	%p311, %r24, 5;
@%p311 bra BB43_467;

cvt.u32.u16	%r396, %rs704;
and.b32 %r397, %r396, 255;
ld.local.u8 %r398, [%rd1+5];
add.s32 %r399, %r398, %r397;
cvt.u16.u32	%rs704, %r399;

BB43_467:
setp.lt.s32	%p312, %r24, 6;
@%p312 bra BB43_469;

cvt.u32.u16	%r400, %rs704;
and.b32 %r401, %r400, 255;
ld.local.u8 %r402, [%rd1+6];
add.s32 %r403, %r402, %r401;
cvt.u16.u32	%rs704, %r403;

BB43_469:
setp.lt.s32	%p313, %r24, 7;
@%p313 bra BB43_471;

cvt.u32.u16	%r404, %rs704;
and.b32 %r405, %r404, 255;
ld.local.u8 %r406, [%rd1+7];
add.s32 %r407, %r406, %r405;
cvt.u16.u32	%rs704, %r407;

BB43_471:
setp.lt.s32	%p314, %r24, 8;
@%p314 bra BB43_473;

cvt.u32.u16	%r408, %rs704;
and.b32 %r409, %r408, 255;
ld.local.u8 %r410, [%rd1+8];
add.s32 %r411, %r410, %r409;
cvt.u16.u32	%rs704, %r411;

BB43_473:
bar.sync 0;
@%p306 bra BB43_475;

st.shared.u8 [%rd226], %rs704;

BB43_475:
bar.sync 0;
setp.gt.s32	%p316, %r21, 1151;
mov.u32 %r681, 128;
@%p316 bra BB43_477;

add.s32 %r413, %r21, 8;
mul.hi.s32 %r414, %r413, 954437177;
shr.u32 %r415, %r414, 31;
shr.s32 %r416, %r414, 1;
add.s32 %r681, %r416, %r415;

BB43_477:
setp.eq.s32	%p317, %r681, 128;
@%p317 bra BB43_515;
bra.uni BB43_478;

BB43_515:
@%p42 bra BB43_517;

cvt.u32.u16	%r454, %rs161;
ld.shared.u8 %r455, [%rd222];
add.s32 %r456, %r455, %r454;
st.shared.u8 [%rd222], %r456;

BB43_517:
setp.lt.s32	%p31, %r1, 1;
ld.shared.u8 %rs703, [%rd226];
bar.sync 0;
@%p31 bra BB43_519;

cvt.u32.u16	%r457, %rs703;
and.b32 %r458, %r457, 255;
ld.shared.u8 %r459, [%rd226+-1];
add.s32 %r460, %r459, %r458;
cvt.u16.u32	%rs703, %r460;

BB43_519:
bar.sync 0;
st.shared.u8 [%rd226], %rs703;
bar.sync 0;
setp.lt.s32	%p347, %r1, 2;
@%p347 bra BB43_521;

ld.shared.u8 %r461, [%rd226+-2];
cvt.u32.u16	%r462, %rs703;
and.b32 %r463, %r462, 255;
add.s32 %r464, %r461, %r463;
cvt.u16.u32	%rs703, %r464;

BB43_521:
bar.sync 0;
st.shared.u8 [%rd226], %rs703;
bar.sync 0;
setp.lt.s32	%p348, %r1, 4;
@%p348 bra BB43_523;

ld.shared.u8 %r465, [%rd226+-4];
cvt.u32.u16	%r466, %rs703;
and.b32 %r467, %r466, 255;
add.s32 %r468, %r465, %r467;
cvt.u16.u32	%rs703, %r468;

BB43_523:
bar.sync 0;
st.shared.u8 [%rd226], %rs703;
bar.sync 0;
setp.lt.s32	%p349, %r1, 8;
@%p349 bra BB43_525;

ld.shared.u8 %r469, [%rd226+-8];
cvt.u32.u16	%r470, %rs703;
and.b32 %r471, %r470, 255;
add.s32 %r472, %r469, %r471;
cvt.u16.u32	%rs703, %r472;

BB43_525:
bar.sync 0;
st.shared.u8 [%rd226], %rs703;
bar.sync 0;
setp.lt.s32	%p350, %r1, 16;
@%p350 bra BB43_527;

ld.shared.u8 %r473, [%rd226+-16];
cvt.u32.u16	%r474, %rs703;
and.b32 %r475, %r474, 255;
add.s32 %r476, %r473, %r475;
cvt.u16.u32	%rs703, %r476;

BB43_527:
bar.sync 0;
st.shared.u8 [%rd226], %rs703;
bar.sync 0;
setp.lt.s32	%p351, %r1, 32;
@%p351 bra BB43_529;

ld.shared.u8 %r477, [%rd226+-32];
cvt.u32.u16	%r478, %rs703;
and.b32 %r479, %r478, 255;
add.s32 %r480, %r477, %r479;
cvt.u16.u32	%rs703, %r480;

BB43_529:
bar.sync 0;
st.shared.u8 [%rd226], %rs703;
bar.sync 0;
setp.lt.s32	%p352, %r1, 64;
@%p352 bra BB43_531;

ld.shared.u8 %r481, [%rd226+-64];
cvt.u32.u16	%r482, %rs703;
and.b32 %r483, %r482, 255;
add.s32 %r484, %r481, %r483;
cvt.u16.u32	%rs703, %r484;

BB43_531:
bar.sync 0;
st.shared.u8 [%rd226], %rs703;
bar.sync 0;
ld.shared.u8 %rs749, [%rd222+127];
mov.u16 %rs739, %rs161;
@%p21 bra BB43_533;

ld.shared.u8 %rs739, [%rd226+-1];

BB43_533:
bar.sync 0;
st.shared.u8 [%rd226], %rs739;
bar.sync 0;
bra.uni BB43_534;

BB43_478:
@%p42 bra BB43_480;

cvt.u32.u16	%r417, %rs161;
ld.shared.u8 %r418, [%rd222];
add.s32 %r419, %r418, %r417;
st.shared.u8 [%rd222], %r419;

BB43_480:
setp.ge.s32	%p319, %r1, %r681;
mov.u16 %rs747, %rs161;
@%p319 bra BB43_482;

ld.shared.u8 %rs179, [%rd226];
mov.u16 %rs747, %rs179;

BB43_482:
mov.u16 %rs712, %rs747;
mov.u16 %rs746, %rs712;
bar.sync 0;
setp.le.s32	%p320, %r1, %r681;
setp.gt.s32	%p321, %r1, 0;
and.pred %p322, %p320, %p321;
@!%p322 bra BB43_484;
bra.uni BB43_483;

BB43_483:
ld.shared.u8 %r420, [%rd226+-1];
cvt.u32.u16	%r421, %rs746;
and.b32 %r422, %r421, 255;
add.s32 %r423, %r420, %r422;
cvt.u16.u32	%rs746, %r423;

BB43_484:
mov.u16 %rs745, %rs746;
bar.sync 0;
@%p319 bra BB43_486;

st.shared.u8 [%rd226], %rs745;

BB43_486:
setp.gt.s32	%p24, %r1, 1;
bar.sync 0;
setp.lt.s32	%p324, %r20, %r681;
and.pred %p325, %p324, %p24;
@!%p325 bra BB43_488;
bra.uni BB43_487;

BB43_487:
ld.shared.u8 %r424, [%rd226+-2];
cvt.u32.u16	%r425, %rs745;
and.b32 %r426, %r425, 255;
add.s32 %r427, %r424, %r426;
cvt.u16.u32	%rs745, %r427;

BB43_488:
mov.u16 %rs744, %rs745;
bar.sync 0;
@%p319 bra BB43_490;

st.shared.u8 [%rd226], %rs744;

BB43_490:
setp.gt.s32	%p25, %r1, 3;
bar.sync 0;
add.s32 %r428, %r20, -2;
setp.lt.s32	%p327, %r428, %r681;
and.pred %p328, %p327, %p25;
@!%p328 bra BB43_492;
bra.uni BB43_491;

BB43_491:
ld.shared.u8 %r429, [%rd226+-4];
cvt.u32.u16	%r430, %rs744;
and.b32 %r431, %r430, 255;
add.s32 %r432, %r429, %r431;
cvt.u16.u32	%rs744, %r432;

BB43_492:
mov.u16 %rs743, %rs744;
bar.sync 0;
@%p319 bra BB43_494;

st.shared.u8 [%rd226], %rs743;

BB43_494:
setp.gt.s32	%p26, %r1, 7;
bar.sync 0;
add.s32 %r433, %r20, -6;
setp.lt.s32	%p330, %r433, %r681;
and.pred %p331, %p330, %p26;
@!%p331 bra BB43_496;
bra.uni BB43_495;

BB43_495:
ld.shared.u8 %r434, [%rd226+-8];
cvt.u32.u16	%r435, %rs743;
and.b32 %r436, %r435, 255;
add.s32 %r437, %r434, %r436;
cvt.u16.u32	%rs743, %r437;

BB43_496:
mov.u16 %rs742, %rs743;
bar.sync 0;
@%p319 bra BB43_498;

st.shared.u8 [%rd226], %rs742;

BB43_498:
setp.gt.s32	%p27, %r1, 15;
bar.sync 0;
add.s32 %r438, %r20, -14;
setp.lt.s32	%p333, %r438, %r681;
and.pred %p334, %p333, %p27;
@!%p334 bra BB43_500;
bra.uni BB43_499;

BB43_499:
ld.shared.u8 %r439, [%rd226+-16];
cvt.u32.u16	%r440, %rs742;
and.b32 %r441, %r440, 255;
add.s32 %r442, %r439, %r441;
cvt.u16.u32	%rs742, %r442;

BB43_500:
mov.u16 %rs741, %rs742;
bar.sync 0;
@%p319 bra BB43_502;

st.shared.u8 [%rd226], %rs741;

BB43_502:
setp.gt.s32	%p28, %r1, 31;
bar.sync 0;
add.s32 %r443, %r20, -30;
setp.lt.s32	%p336, %r443, %r681;
and.pred %p337, %p336, %p28;
@!%p337 bra BB43_504;
bra.uni BB43_503;

BB43_503:
ld.shared.u8 %r444, [%rd226+-32];
cvt.u32.u16	%r445, %rs741;
and.b32 %r446, %r445, 255;
add.s32 %r447, %r444, %r446;
cvt.u16.u32	%rs741, %r447;

BB43_504:
mov.u16 %rs740, %rs741;
bar.sync 0;
@%p319 bra BB43_506;

st.shared.u8 [%rd226], %rs740;

BB43_506:
setp.gt.s32	%p29, %r1, 63;
bar.sync 0;
add.s32 %r448, %r20, -62;
setp.lt.s32	%p339, %r448, %r681;
and.pred %p340, %p339, %p29;
@!%p340 bra BB43_508;
bra.uni BB43_507;

BB43_507:
ld.shared.u8 %r449, [%rd226+-64];
cvt.u32.u16	%r450, %rs740;
and.b32 %r451, %r450, 255;
add.s32 %r452, %r449, %r451;
cvt.u16.u32	%rs740, %r452;

BB43_508:
bar.sync 0;
@%p319 bra BB43_510;

st.shared.u8 [%rd226], %rs740;

BB43_510:
setp.lt.s32	%p30, %r1, %r681;
bar.sync 0;
add.s32 %r453, %r681, -1;
cvt.s64.s32	%rd559, %r453;
add.s64 %rd560, %rd222, %rd559;
ld.shared.u8 %rs749, [%rd560];
not.pred %p342, %p30;
or.pred %p344, %p21, %p342;
selp.b16	%rs702, %rs161, %rs740, %p30;
@%p344 bra BB43_512;

ld.shared.u8 %rs702, [%rd226+-1];

BB43_512:
bar.sync 0;
@%p319 bra BB43_514;

st.shared.u8 [%rd226], %rs702;

BB43_514:
bar.sync 0;

BB43_534:
mov.u16 %rs748, %rs749;
@%p306 bra BB43_536;

ld.shared.u8 %rs704, [%rd226];

BB43_536:
bar.sync 0;
cvt.s64.s32	%rd561, %r23;
add.s64 %rd271, %rd1, %rd561;
setp.ge.u64	%p355, %rd1, %rd271;
@%p355 bra BB43_538;

cvt.u32.u16	%r485, %rs704;
and.b32 %r486, %r485, 255;
ld.local.u8 %r487, [%rd1];
add.s32 %r488, %r487, %r486;
cvt.u16.u32	%rs704, %r488;
st.shared.u8 [%rd227], %r488;

BB43_538:
setp.ge.u64	%p356, %rd228, %rd271;
@%p356 bra BB43_540;

cvt.u32.u16	%r489, %rs704;
and.b32 %r490, %r489, 255;
ld.local.u8 %r491, [%rd1+1];
add.s32 %r492, %r491, %r490;
cvt.u16.u32	%rs704, %r492;
st.shared.u8 [%rd227+1], %r492;

BB43_540:
add.s64 %rd562, %rd228, 1;
setp.ge.u64	%p357, %rd562, %rd271;
@%p357 bra BB43_542;

cvt.u32.u16	%r493, %rs704;
and.b32 %r494, %r493, 255;
ld.local.u8 %r495, [%rd1+2];
add.s32 %r496, %r495, %r494;
cvt.u16.u32	%rs704, %r496;
st.shared.u8 [%rd227+2], %r496;

BB43_542:
add.s64 %rd563, %rd228, 2;
setp.ge.u64	%p358, %rd563, %rd271;
@%p358 bra BB43_544;

cvt.u32.u16	%r497, %rs704;
and.b32 %r498, %r497, 255;
ld.local.u8 %r499, [%rd1+3];
add.s32 %r500, %r499, %r498;
cvt.u16.u32	%rs704, %r500;
st.shared.u8 [%rd227+3], %r500;

BB43_544:
add.s64 %rd564, %rd228, 3;
setp.ge.u64	%p359, %rd564, %rd271;
@%p359 bra BB43_546;

cvt.u32.u16	%r501, %rs704;
and.b32 %r502, %r501, 255;
ld.local.u8 %r503, [%rd1+4];
add.s32 %r504, %r503, %r502;
cvt.u16.u32	%rs704, %r504;
st.shared.u8 [%rd227+4], %r504;

BB43_546:
add.s64 %rd565, %rd228, 4;
setp.ge.u64	%p360, %rd565, %rd271;
@%p360 bra BB43_548;

cvt.u32.u16	%r505, %rs704;
and.b32 %r506, %r505, 255;
ld.local.u8 %r507, [%rd1+5];
add.s32 %r508, %r507, %r506;
cvt.u16.u32	%rs704, %r508;
st.shared.u8 [%rd227+5], %r508;

BB43_548:
add.s64 %rd566, %rd228, 5;
setp.ge.u64	%p361, %rd566, %rd271;
@%p361 bra BB43_550;

cvt.u32.u16	%r509, %rs704;
and.b32 %r510, %r509, 255;
ld.local.u8 %r511, [%rd1+6];
add.s32 %r512, %r511, %r510;
cvt.u16.u32	%rs704, %r512;
st.shared.u8 [%rd227+6], %r512;

BB43_550:
add.s64 %rd567, %rd228, 6;
setp.ge.u64	%p362, %rd567, %rd271;
@%p362 bra BB43_552;

cvt.u32.u16	%r513, %rs704;
and.b32 %r514, %r513, 255;
ld.local.u8 %r515, [%rd1+7];
add.s32 %r516, %r515, %r514;
cvt.u16.u32	%rs704, %r516;
st.shared.u8 [%rd227+7], %r516;

BB43_552:
add.s64 %rd568, %rd228, 7;
setp.ge.u64	%p363, %rd568, %rd271;
@%p363 bra BB43_554;

cvt.u32.u16	%r517, %rs704;
ld.local.u8 %r518, [%rd1+8];
add.s32 %r519, %r518, %r517;
st.shared.u8 [%rd227+8], %r519;

BB43_554:
bar.sync 0;
@%p283 bra BB43_578;
bra.uni BB43_555;

BB43_578:
add.s64 %rd569, %rd240, %rd225;
ld.shared.u8 %rs561, [%rd226];
ld.shared.u8 %rs562, [%rd226+128];
ld.shared.u8 %rs563, [%rd226+256];
ld.shared.u8 %rs564, [%rd226+384];
ld.shared.u8 %rs565, [%rd226+512];
ld.shared.u8 %rs566, [%rd226+640];
ld.shared.u8 %rs567, [%rd226+768];
ld.shared.u8 %rs568, [%rd226+896];
ld.shared.u8 %rs569, [%rd226+1024];
st.global.u8 [%rd569], %rs561;
st.global.u8 [%rd569+128], %rs562;
st.global.u8 [%rd569+256], %rs563;
st.global.u8 [%rd569+384], %rs564;
st.global.u8 [%rd569+512], %rs565;
st.global.u8 [%rd569+640], %rs566;
st.global.u8 [%rd569+768], %rs567;
st.global.u8 [%rd569+896], %rs568;
st.global.u8 [%rd569+1024], %rs569;
bra.uni BB43_579;

BB43_555:
cvt.s64.s32	%rd272, %r21;
add.s64 %rd273, %rd222, %rd272;
setp.ge.u64	%p364, %rd222, %rd273;
@%p364 bra BB43_579;

add.s64 %rd274, %rd220, %rd272;
mov.u64 %rd740, %rd222;
mov.u64 %rd742, %rd223;
mov.u64 %rd748, %rd240;

BB43_557:
mov.u64 %rd277, %rd748;
mov.u64 %rd276, %rd742;
sub.s64 %rd278, %rd274, %rd276;
setp.gt.s64	%p365, %rd278, 1151;
add.s64 %rd279, %rd740, %rd225;
add.s64 %rd280, %rd277, %rd225;
@%p365 bra BB43_576;
bra.uni BB43_558;

BB43_576:
ld.shared.u8 %rs552, [%rd279];
ld.shared.u8 %rs553, [%rd279+128];
ld.shared.u8 %rs554, [%rd279+256];
ld.shared.u8 %rs555, [%rd279+384];
ld.shared.u8 %rs556, [%rd279+512];
ld.shared.u8 %rs557, [%rd279+640];
ld.shared.u8 %rs558, [%rd279+768];
ld.shared.u8 %rs559, [%rd279+896];
ld.shared.u8 %rs560, [%rd279+1024];
st.global.u8 [%rd280], %rs552;
st.global.u8 [%rd280+128], %rs553;
st.global.u8 [%rd280+256], %rs554;
st.global.u8 [%rd280+384], %rs555;
st.global.u8 [%rd280+512], %rs556;
st.global.u8 [%rd280+640], %rs557;
st.global.u8 [%rd280+768], %rs558;
st.global.u8 [%rd280+896], %rs559;
st.global.u8 [%rd280+1024], %rs560;
bra.uni BB43_577;

BB43_558:
setp.ge.s64	%p366, %rd225, %rd278;
@%p366 bra BB43_560;

ld.shared.u8 %rs543, [%rd279];
st.global.u8 [%rd280], %rs543;

BB43_560:
setp.ge.s64	%p367, %rd229, %rd278;
@%p367 bra BB43_562;

ld.shared.u8 %rs544, [%rd279+128];
st.global.u8 [%rd280+128], %rs544;

BB43_562:
setp.ge.s64	%p368, %rd230, %rd278;
@%p368 bra BB43_564;

ld.shared.u8 %rs545, [%rd279+256];
st.global.u8 [%rd280+256], %rs545;

BB43_564:
setp.ge.s64	%p369, %rd231, %rd278;
@%p369 bra BB43_566;

ld.shared.u8 %rs546, [%rd279+384];
st.global.u8 [%rd280+384], %rs546;

BB43_566:
setp.ge.s64	%p370, %rd232, %rd278;
@%p370 bra BB43_568;

ld.shared.u8 %rs547, [%rd279+512];
st.global.u8 [%rd280+512], %rs547;

BB43_568:
setp.ge.s64	%p371, %rd233, %rd278;
@%p371 bra BB43_570;

ld.shared.u8 %rs548, [%rd279+640];
st.global.u8 [%rd280+640], %rs548;

BB43_570:
setp.ge.s64	%p372, %rd234, %rd278;
@%p372 bra BB43_572;

ld.shared.u8 %rs549, [%rd279+768];
st.global.u8 [%rd280+768], %rs549;

BB43_572:
setp.ge.s64	%p373, %rd235, %rd278;
@%p373 bra BB43_574;

ld.shared.u8 %rs550, [%rd279+896];
st.global.u8 [%rd280+896], %rs550;

BB43_574:
setp.ge.s64	%p374, %rd236, %rd278;
@%p374 bra BB43_577;

ld.shared.u8 %rs551, [%rd279+1024];
st.global.u8 [%rd280+1024], %rs551;

BB43_577:
add.s64 %rd740, %rd740, 1152;
add.s64 %rd282, %rd276, 1152;
add.s64 %rd283, %rd277, 1152;
setp.lt.u64	%p375, %rd740, %rd273;
mov.u64 %rd742, %rd282;
mov.u64 %rd748, %rd283;
@%p375 bra BB43_557;

BB43_579:
bar.sync 0;
add.s64 %rd764, %rd239, 1152;
add.s64 %rd749, %rd240, 1152;
add.s64 %rd722, %rd238, 1152;
mov.u64 %rd757, %rd722;
sub.s64 %rd570, %rd722, %rd10;
setp.lt.s64	%p376, %rd570, 0;
@%p376 bra BB43_411;
bra.uni BB43_751;

BB43_580:
setp.gt.s64	%p377, %rd221, -1;
@%p377 bra BB43_751;

mov.u32 %r678, %ctaid.x;
mov.u64 %rd744, %rd757;
cvt.s64.s32	%rd290, %r1;
add.s64 %rd291, %rd220, %rd290;
mul.lo.s32 %r27, %r1, -9;
mul.lo.s32 %r520, %r1, 9;
cvt.s64.s32	%rd572, %r520;
add.s64 %rd292, %rd220, %rd572;
add.s64 %rd293, %rd1, 1;
add.s32 %r521, %r1, 128;
cvt.s64.s32	%rd294, %r521;
add.s32 %r522, %r1, 256;
cvt.s64.s32	%rd295, %r522;
add.s32 %r523, %r1, 384;
cvt.s64.s32	%rd296, %r523;
add.s32 %r524, %r1, 512;
cvt.s64.s32	%rd297, %r524;
add.s32 %r525, %r1, 640;
cvt.s64.s32	%rd298, %r525;
add.s32 %r526, %r1, 768;
cvt.s64.s32	%rd299, %r526;
add.s32 %r527, %r1, 896;
cvt.s64.s32	%rd300, %r527;
add.s32 %r528, %r1, 1024;
cvt.s64.s32	%rd301, %r528;
add.s32 %r28, %r1, -2;
add.s32 %r530, %r42, %r678;
cvt.s64.s32	%rd573, %r530;
mul.lo.s64 %rd574, %rd374, %rd573;
add.s64 %rd575, %rd8, %rd574;
mul.lo.s64 %rd576, %rd375, %rd575;
add.s64 %rd302, %rd576, %rd290;
mov.u64 %rd743, 0;
mov.u64 %rd747, %rd749;
mov.u64 %rd755, %rd757;
mov.u64 %rd762, %rd764;
mov.u16 %rs737, %rs748;

BB43_582:
mov.u16 %rs236, %rs737;
mov.u64 %rd760, %rd762;
mov.u64 %rd306, %rd760;
mov.u64 %rd753, %rd755;
mov.u64 %rd305, %rd753;
mov.u64 %rd304, %rd744;
sub.s64 %rd577, %rd10, %rd304;
cvt.u32.u64	%r531, %rd577;
mov.u32 %r532, 1152;
min.s32 %r29, %r531, %r532;
setp.eq.s32	%p378, %r29, 1152;
@%p378 bra BB43_606;
bra.uni BB43_583;

BB43_606:
add.s64 %rd580, %rd306, %rd290;
ld.global.u8 %rs588, [%rd580];
st.u8 [%rd291], %rs588;
ld.global.u8 %rs589, [%rd580+128];
st.u8 [%rd291+128], %rs589;
ld.global.u8 %rs590, [%rd580+256];
st.u8 [%rd291+256], %rs590;
ld.global.u8 %rs591, [%rd580+384];
st.u8 [%rd291+384], %rs591;
ld.global.u8 %rs592, [%rd580+512];
st.u8 [%rd291+512], %rs592;
ld.global.u8 %rs593, [%rd580+640];
st.u8 [%rd291+640], %rs593;
ld.global.u8 %rs594, [%rd580+768];
st.u8 [%rd291+768], %rs594;
ld.global.u8 %rs595, [%rd580+896];
st.u8 [%rd291+896], %rs595;
ld.global.u8 %rs596, [%rd580+1024];
st.u8 [%rd291+1024], %rs596;
bra.uni BB43_607;

BB43_583:
setp.lt.s32	%p379, %r29, 1;
@%p379 bra BB43_607;

cvt.s64.s32	%rd578, %r29;
add.s64 %rd308, %rd305, %rd578;
mov.u64 %rd750, %rd305;
mov.u64 %rd754, %rd305;
mov.u64 %rd761, %rd306;
mov.u64 %rd783, %rd220;

BB43_585:
mov.u64 %rd311, %rd783;
mov.u64 %rd313, %rd761;
mov.u64 %rd312, %rd754;
mov.u64 %rd310, %rd750;
sub.s64 %rd314, %rd308, %rd310;
setp.gt.s64	%p380, %rd314, 1151;
add.s64 %rd315, %rd313, %rd290;
add.s64 %rd316, %rd311, %rd290;
@%p380 bra BB43_604;
bra.uni BB43_586;

BB43_604:
ld.global.u8 %rs579, [%rd315];
st.u8 [%rd316], %rs579;
ld.global.u8 %rs580, [%rd315+128];
st.u8 [%rd316+128], %rs580;
ld.global.u8 %rs581, [%rd315+256];
st.u8 [%rd316+256], %rs581;
ld.global.u8 %rs582, [%rd315+384];
st.u8 [%rd316+384], %rs582;
ld.global.u8 %rs583, [%rd315+512];
st.u8 [%rd316+512], %rs583;
ld.global.u8 %rs584, [%rd315+640];
st.u8 [%rd316+640], %rs584;
ld.global.u8 %rs585, [%rd315+768];
st.u8 [%rd316+768], %rs585;
ld.global.u8 %rs586, [%rd315+896];
st.u8 [%rd316+896], %rs586;
ld.global.u8 %rs587, [%rd315+1024];
st.u8 [%rd316+1024], %rs587;
bra.uni BB43_605;

BB43_586:
setp.ge.s64	%p381, %rd290, %rd314;
@%p381 bra BB43_588;

ld.global.u8 %rs570, [%rd315];
st.u8 [%rd316], %rs570;

BB43_588:
setp.ge.s64	%p382, %rd294, %rd314;
@%p382 bra BB43_590;

ld.global.u8 %rs571, [%rd315+128];
st.u8 [%rd316+128], %rs571;

BB43_590:
setp.ge.s64	%p383, %rd295, %rd314;
@%p383 bra BB43_592;

ld.global.u8 %rs572, [%rd315+256];
st.u8 [%rd316+256], %rs572;

BB43_592:
setp.ge.s64	%p384, %rd296, %rd314;
@%p384 bra BB43_594;

ld.global.u8 %rs573, [%rd315+384];
st.u8 [%rd316+384], %rs573;

BB43_594:
setp.ge.s64	%p385, %rd297, %rd314;
@%p385 bra BB43_596;

ld.global.u8 %rs574, [%rd315+512];
st.u8 [%rd316+512], %rs574;

BB43_596:
setp.ge.s64	%p386, %rd298, %rd314;
@%p386 bra BB43_598;

ld.global.u8 %rs575, [%rd315+640];
st.u8 [%rd316+640], %rs575;

BB43_598:
setp.ge.s64	%p387, %rd299, %rd314;
@%p387 bra BB43_600;

ld.global.u8 %rs576, [%rd315+768];
st.u8 [%rd316+768], %rs576;

BB43_600:
setp.ge.s64	%p388, %rd300, %rd314;
@%p388 bra BB43_602;

ld.global.u8 %rs577, [%rd315+896];
st.u8 [%rd316+896], %rs577;

BB43_602:
setp.ge.s64	%p389, %rd301, %rd314;
@%p389 bra BB43_605;

ld.global.u8 %rs578, [%rd315+1024];
st.u8 [%rd316+1024], %rs578;

BB43_605:
add.s64 %rd317, %rd313, 1152;
add.s64 %rd318, %rd311, 1152;
add.s64 %rd750, %rd312, 1152;
mov.u64 %rd319, %rd750;
sub.s64 %rd579, %rd750, %rd308;
setp.lt.s64	%p390, %rd579, 0;
mov.u64 %rd754, %rd319;
mov.u64 %rd761, %rd317;
mov.u64 %rd783, %rd318;
@%p390 bra BB43_585;

BB43_607:
bar.sync 0;
add.s32 %r533, %r29, %r27;
mov.u32 %r534, 9;
min.s32 %r30, %r533, %r534;
mov.u32 %r535, 0;
max.s32 %r31, %r30, %r535;
setp.gt.u32	%p391, %r31, 8;
@%p391 bra BB43_626;
bra.uni BB43_608;

BB43_626:
ld.u8 %rs606, [%rd292];
st.local.u8 [%rd1], %rs606;
ld.u8 %rs607, [%rd292+1];
st.local.u8 [%rd1+1], %rs607;
ld.u8 %rs608, [%rd292+2];
st.local.u8 [%rd1+2], %rs608;
ld.u8 %rs609, [%rd292+3];
st.local.u8 [%rd1+3], %rs609;
ld.u8 %rs610, [%rd292+4];
st.local.u8 [%rd1+4], %rs610;
ld.u8 %rs611, [%rd292+5];
st.local.u8 [%rd1+5], %rs611;
ld.u8 %rs612, [%rd292+6];
st.local.u8 [%rd1+6], %rs612;
ld.u8 %rs613, [%rd292+7];
st.local.u8 [%rd1+7], %rs613;
ld.u8 %rs614, [%rd292+8];
st.local.u8 [%rd1+8], %rs614;
bra.uni BB43_627;

BB43_608:
mov.u64 %rd322, %rd1;
setp.lt.s32	%p392, %r30, 1;
mov.u64 %rd779, %rd322;
@%p392 bra BB43_610;

ld.u8 %rs597, [%rd292];
st.local.u8 [%rd1], %rs597;
mov.u64 %rd779, %rd293;

BB43_610:
mov.u64 %rd765, %rd779;
mov.u64 %rd778, %rd765;
setp.lt.s32	%p393, %r31, 2;
@%p393 bra BB43_612;

ld.u8 %rs598, [%rd292+1];
st.local.u8 [%rd778], %rs598;
add.s64 %rd778, %rd778, 1;

BB43_612:
mov.u64 %rd777, %rd778;
setp.lt.s32	%p394, %r31, 3;
@%p394 bra BB43_614;

ld.u8 %rs599, [%rd292+2];
st.local.u8 [%rd777], %rs599;
add.s64 %rd777, %rd777, 1;

BB43_614:
mov.u64 %rd776, %rd777;
setp.lt.s32	%p395, %r31, 4;
@%p395 bra BB43_616;

ld.u8 %rs600, [%rd292+3];
st.local.u8 [%rd776], %rs600;
add.s64 %rd776, %rd776, 1;

BB43_616:
mov.u64 %rd775, %rd776;
setp.lt.s32	%p396, %r31, 5;
@%p396 bra BB43_618;

ld.u8 %rs601, [%rd292+4];
st.local.u8 [%rd775], %rs601;
add.s64 %rd775, %rd775, 1;

BB43_618:
mov.u64 %rd774, %rd775;
setp.lt.s32	%p397, %r31, 6;
@%p397 bra BB43_620;

ld.u8 %rs602, [%rd292+5];
st.local.u8 [%rd774], %rs602;
add.s64 %rd774, %rd774, 1;

BB43_620:
mov.u64 %rd773, %rd774;
setp.lt.s32	%p398, %r31, 7;
@%p398 bra BB43_622;

ld.u8 %rs603, [%rd292+6];
st.local.u8 [%rd773], %rs603;
add.s64 %rd773, %rd773, 1;

BB43_622:
mov.u64 %rd772, %rd773;
setp.lt.s32	%p399, %r31, 8;
@%p399 bra BB43_624;

ld.u8 %rs604, [%rd292+7];
st.local.u8 [%rd772], %rs604;
add.s64 %rd772, %rd772, 1;

BB43_624:
setp.lt.s32	%p400, %r31, 9;
@%p400 bra BB43_627;

ld.u8 %rs605, [%rd292+8];
st.local.u8 [%rd772], %rs605;

BB43_627:
setp.eq.s32	%p401, %r31, 0;
@%p401 bra BB43_644;

ld.local.u8 %rs750, [%rd1];
add.s32 %r32, %r31, -1;
setp.lt.s32	%p402, %r32, 1;
@%p402 bra BB43_630;

cvt.u32.u16	%r536, %rs750;
and.b32 %r537, %r536, 255;
ld.local.u8 %r538, [%rd1+1];
add.s32 %r539, %r538, %r537;
cvt.u16.u32	%rs750, %r539;

BB43_630:
setp.lt.s32	%p403, %r32, 2;
@%p403 bra BB43_632;

cvt.u32.u16	%r540, %rs750;
and.b32 %r541, %r540, 255;
ld.local.u8 %r542, [%rd1+2];
add.s32 %r543, %r542, %r541;
cvt.u16.u32	%rs750, %r543;

BB43_632:
setp.lt.s32	%p404, %r32, 3;
@%p404 bra BB43_634;

cvt.u32.u16	%r544, %rs750;
and.b32 %r545, %r544, 255;
ld.local.u8 %r546, [%rd1+3];
add.s32 %r547, %r546, %r545;
cvt.u16.u32	%rs750, %r547;

BB43_634:
setp.lt.s32	%p405, %r32, 4;
@%p405 bra BB43_636;

cvt.u32.u16	%r548, %rs750;
and.b32 %r549, %r548, 255;
ld.local.u8 %r550, [%rd1+4];
add.s32 %r551, %r550, %r549;
cvt.u16.u32	%rs750, %r551;

BB43_636:
setp.lt.s32	%p406, %r32, 5;
@%p406 bra BB43_638;

cvt.u32.u16	%r552, %rs750;
and.b32 %r553, %r552, 255;
ld.local.u8 %r554, [%rd1+5];
add.s32 %r555, %r554, %r553;
cvt.u16.u32	%rs750, %r555;

BB43_638:
setp.lt.s32	%p407, %r32, 6;
@%p407 bra BB43_640;

cvt.u32.u16	%r556, %rs750;
and.b32 %r557, %r556, 255;
ld.local.u8 %r558, [%rd1+6];
add.s32 %r559, %r558, %r557;
cvt.u16.u32	%rs750, %r559;

BB43_640:
setp.lt.s32	%p408, %r32, 7;
@%p408 bra BB43_642;

cvt.u32.u16	%r560, %rs750;
and.b32 %r561, %r560, 255;
ld.local.u8 %r562, [%rd1+7];
add.s32 %r563, %r562, %r561;
cvt.u16.u32	%rs750, %r563;

BB43_642:
setp.lt.s32	%p409, %r32, 8;
@%p409 bra BB43_644;

cvt.u32.u16	%r564, %rs750;
and.b32 %r565, %r564, 255;
ld.local.u8 %r566, [%rd1+8];
add.s32 %r567, %r566, %r565;
cvt.u16.u32	%rs750, %r567;

BB43_644:
bar.sync 0;
@%p401 bra BB43_646;

st.u8 [%rd291], %rs750;

BB43_646:
bar.sync 0;
setp.gt.s32	%p411, %r29, 1151;
mov.u32 %r682, 128;
@%p411 bra BB43_648;

add.s32 %r569, %r29, 8;
mul.hi.s32 %r570, %r569, 954437177;
shr.u32 %r571, %r570, 31;
shr.s32 %r572, %r570, 1;
add.s32 %r682, %r572, %r571;

BB43_648:
setp.eq.s32	%p412, %r682, 128;
@%p412 bra BB43_686;
bra.uni BB43_649;

BB43_686:
@%p42 bra BB43_688;

cvt.u32.u16	%r610, %rs236;
ld.u8 %r611, [%rd220];
add.s32 %r612, %r611, %r610;
st.u8 [%rd220], %r612;

BB43_688:
setp.lt.s32	%p40, %r1, 1;
ld.u8 %rs706, [%rd291];
bar.sync 0;
@%p40 bra BB43_690;

cvt.u32.u16	%r613, %rs706;
and.b32 %r614, %r613, 255;
ld.u8 %r615, [%rd291+-1];
add.s32 %r616, %r615, %r614;
cvt.u16.u32	%rs706, %r616;

BB43_690:
bar.sync 0;
st.u8 [%rd291], %rs706;
bar.sync 0;
setp.lt.s32	%p442, %r1, 2;
@%p442 bra BB43_692;

ld.u8 %r617, [%rd291+-2];
cvt.u32.u16	%r618, %rs706;
and.b32 %r619, %r618, 255;
add.s32 %r620, %r617, %r619;
cvt.u16.u32	%rs706, %r620;

BB43_692:
bar.sync 0;
st.u8 [%rd291], %rs706;
bar.sync 0;
setp.lt.s32	%p443, %r1, 4;
@%p443 bra BB43_694;

ld.u8 %r621, [%rd291+-4];
cvt.u32.u16	%r622, %rs706;
and.b32 %r623, %r622, 255;
add.s32 %r624, %r621, %r623;
cvt.u16.u32	%rs706, %r624;

BB43_694:
bar.sync 0;
st.u8 [%rd291], %rs706;
bar.sync 0;
setp.lt.s32	%p444, %r1, 8;
@%p444 bra BB43_696;

ld.u8 %r625, [%rd291+-8];
cvt.u32.u16	%r626, %rs706;
and.b32 %r627, %r626, 255;
add.s32 %r628, %r625, %r627;
cvt.u16.u32	%rs706, %r628;

BB43_696:
bar.sync 0;
st.u8 [%rd291], %rs706;
bar.sync 0;
setp.lt.s32	%p445, %r1, 16;
@%p445 bra BB43_698;

ld.u8 %r629, [%rd291+-16];
cvt.u32.u16	%r630, %rs706;
and.b32 %r631, %r630, 255;
add.s32 %r632, %r629, %r631;
cvt.u16.u32	%rs706, %r632;

BB43_698:
bar.sync 0;
st.u8 [%rd291], %rs706;
bar.sync 0;
setp.lt.s32	%p446, %r1, 32;
@%p446 bra BB43_700;

ld.u8 %r633, [%rd291+-32];
cvt.u32.u16	%r634, %rs706;
and.b32 %r635, %r634, 255;
add.s32 %r636, %r633, %r635;
cvt.u16.u32	%rs706, %r636;

BB43_700:
bar.sync 0;
st.u8 [%rd291], %rs706;
bar.sync 0;
setp.lt.s32	%p447, %r1, 64;
@%p447 bra BB43_702;

ld.u8 %r637, [%rd291+-64];
cvt.u32.u16	%r638, %rs706;
and.b32 %r639, %r638, 255;
add.s32 %r640, %r637, %r639;
cvt.u16.u32	%rs706, %r640;

BB43_702:
bar.sync 0;
st.u8 [%rd291], %rs706;
bar.sync 0;
ld.u8 %rs738, [%rd220+127];
mov.u16 %rs728, %rs236;
@%p21 bra BB43_704;

ld.u8 %rs728, [%rd291+-1];

BB43_704:
bar.sync 0;
st.u8 [%rd291], %rs728;
bar.sync 0;
bra.uni BB43_705;

BB43_649:
@%p42 bra BB43_651;

cvt.u32.u16	%r573, %rs236;
ld.u8 %r574, [%rd220];
add.s32 %r575, %r574, %r573;
st.u8 [%rd220], %r575;

BB43_651:
setp.ge.s32	%p414, %r1, %r682;
mov.u16 %rs736, %rs236;
@%p414 bra BB43_653;

ld.u8 %rs254, [%rd291];
mov.u16 %rs736, %rs254;

BB43_653:
mov.u16 %rs721, %rs736;
mov.u16 %rs735, %rs721;
bar.sync 0;
setp.le.s32	%p415, %r1, %r682;
setp.gt.s32	%p416, %r1, 0;
and.pred %p417, %p415, %p416;
@!%p417 bra BB43_655;
bra.uni BB43_654;

BB43_654:
ld.u8 %r576, [%rd291+-1];
cvt.u32.u16	%r577, %rs735;
and.b32 %r578, %r577, 255;
add.s32 %r579, %r576, %r578;
cvt.u16.u32	%rs735, %r579;

BB43_655:
mov.u16 %rs734, %rs735;
bar.sync 0;
@%p414 bra BB43_657;

st.u8 [%rd291], %rs734;

BB43_657:
setp.gt.s32	%p33, %r1, 1;
bar.sync 0;
setp.lt.s32	%p419, %r28, %r682;
and.pred %p420, %p419, %p33;
@!%p420 bra BB43_659;
bra.uni BB43_658;

BB43_658:
ld.u8 %r580, [%rd291+-2];
cvt.u32.u16	%r581, %rs734;
and.b32 %r582, %r581, 255;
add.s32 %r583, %r580, %r582;
cvt.u16.u32	%rs734, %r583;

BB43_659:
mov.u16 %rs733, %rs734;
bar.sync 0;
@%p414 bra BB43_661;

st.u8 [%rd291], %rs733;

BB43_661:
setp.gt.s32	%p34, %r1, 3;
bar.sync 0;
add.s32 %r584, %r28, -2;
setp.lt.s32	%p422, %r584, %r682;
and.pred %p423, %p422, %p34;
@!%p423 bra BB43_663;
bra.uni BB43_662;

BB43_662:
ld.u8 %r585, [%rd291+-4];
cvt.u32.u16	%r586, %rs733;
and.b32 %r587, %r586, 255;
add.s32 %r588, %r585, %r587;
cvt.u16.u32	%rs733, %r588;

BB43_663:
mov.u16 %rs732, %rs733;
bar.sync 0;
@%p414 bra BB43_665;

st.u8 [%rd291], %rs732;

BB43_665:
setp.gt.s32	%p35, %r1, 7;
bar.sync 0;
add.s32 %r589, %r28, -6;
setp.lt.s32	%p425, %r589, %r682;
and.pred %p426, %p425, %p35;
@!%p426 bra BB43_667;
bra.uni BB43_666;

BB43_666:
ld.u8 %r590, [%rd291+-8];
cvt.u32.u16	%r591, %rs732;
and.b32 %r592, %r591, 255;
add.s32 %r593, %r590, %r592;
cvt.u16.u32	%rs732, %r593;

BB43_667:
mov.u16 %rs731, %rs732;
bar.sync 0;
@%p414 bra BB43_669;

st.u8 [%rd291], %rs731;

BB43_669:
setp.gt.s32	%p36, %r1, 15;
bar.sync 0;
add.s32 %r594, %r28, -14;
setp.lt.s32	%p428, %r594, %r682;
and.pred %p429, %p428, %p36;
@!%p429 bra BB43_671;
bra.uni BB43_670;

BB43_670:
ld.u8 %r595, [%rd291+-16];
cvt.u32.u16	%r596, %rs731;
and.b32 %r597, %r596, 255;
add.s32 %r598, %r595, %r597;
cvt.u16.u32	%rs731, %r598;

BB43_671:
mov.u16 %rs730, %rs731;
bar.sync 0;
@%p414 bra BB43_673;

st.u8 [%rd291], %rs730;

BB43_673:
setp.gt.s32	%p37, %r1, 31;
bar.sync 0;
add.s32 %r599, %r28, -30;
setp.lt.s32	%p431, %r599, %r682;
and.pred %p432, %p431, %p37;
@!%p432 bra BB43_675;
bra.uni BB43_674;

BB43_674:
ld.u8 %r600, [%rd291+-32];
cvt.u32.u16	%r601, %rs730;
and.b32 %r602, %r601, 255;
add.s32 %r603, %r600, %r602;
cvt.u16.u32	%rs730, %r603;

BB43_675:
mov.u16 %rs729, %rs730;
bar.sync 0;
@%p414 bra BB43_677;

st.u8 [%rd291], %rs729;

BB43_677:
setp.gt.s32	%p38, %r1, 63;
bar.sync 0;
add.s32 %r604, %r28, -62;
setp.lt.s32	%p434, %r604, %r682;
and.pred %p435, %p434, %p38;
@!%p435 bra BB43_679;
bra.uni BB43_678;

BB43_678:
ld.u8 %r605, [%rd291+-64];
cvt.u32.u16	%r606, %rs729;
and.b32 %r607, %r606, 255;
add.s32 %r608, %r605, %r607;
cvt.u16.u32	%rs729, %r608;

BB43_679:
bar.sync 0;
@%p414 bra BB43_681;

st.u8 [%rd291], %rs729;

BB43_681:
setp.lt.s32	%p39, %r1, %r682;
bar.sync 0;
add.s32 %r609, %r682, -1;
cvt.s64.s32	%rd581, %r609;
add.s64 %rd582, %rd220, %rd581;
ld.u8 %rs738, [%rd582];
not.pred %p437, %p39;
or.pred %p439, %p21, %p437;
selp.b16	%rs705, %rs236, %rs729, %p39;
@%p439 bra BB43_683;

ld.u8 %rs705, [%rd291+-1];

BB43_683:
bar.sync 0;
@%p414 bra BB43_685;

st.u8 [%rd291], %rs705;

BB43_685:
bar.sync 0;

BB43_705:
mov.u16 %rs737, %rs738;
@%p401 bra BB43_707;

ld.u8 %rs750, [%rd291];

BB43_707:
bar.sync 0;
cvt.s64.s32	%rd583, %r31;
add.s64 %rd338, %rd1, %rd583;
setp.ge.u64	%p450, %rd1, %rd338;
@%p450 bra BB43_709;

cvt.u32.u16	%r641, %rs750;
and.b32 %r642, %r641, 255;
ld.local.u8 %r643, [%rd1];
add.s32 %r644, %r643, %r642;
cvt.u16.u32	%rs750, %r644;
st.u8 [%rd292], %r644;

BB43_709:
setp.ge.u64	%p451, %rd293, %rd338;
@%p451 bra BB43_711;

cvt.u32.u16	%r645, %rs750;
and.b32 %r646, %r645, 255;
ld.local.u8 %r647, [%rd1+1];
add.s32 %r648, %r647, %r646;
cvt.u16.u32	%rs750, %r648;
st.u8 [%rd292+1], %r648;

BB43_711:
add.s64 %rd584, %rd293, 1;
setp.ge.u64	%p452, %rd584, %rd338;
@%p452 bra BB43_713;

cvt.u32.u16	%r649, %rs750;
and.b32 %r650, %r649, 255;
ld.local.u8 %r651, [%rd1+2];
add.s32 %r652, %r651, %r650;
cvt.u16.u32	%rs750, %r652;
st.u8 [%rd292+2], %r652;

BB43_713:
add.s64 %rd585, %rd293, 2;
setp.ge.u64	%p453, %rd585, %rd338;
@%p453 bra BB43_715;

cvt.u32.u16	%r653, %rs750;
and.b32 %r654, %r653, 255;
ld.local.u8 %r655, [%rd1+3];
add.s32 %r656, %r655, %r654;
cvt.u16.u32	%rs750, %r656;
st.u8 [%rd292+3], %r656;

BB43_715:
add.s64 %rd586, %rd293, 3;
setp.ge.u64	%p454, %rd586, %rd338;
@%p454 bra BB43_717;

cvt.u32.u16	%r657, %rs750;
and.b32 %r658, %r657, 255;
ld.local.u8 %r659, [%rd1+4];
add.s32 %r660, %r659, %r658;
cvt.u16.u32	%rs750, %r660;
st.u8 [%rd292+4], %r660;

BB43_717:
add.s64 %rd587, %rd293, 4;
setp.ge.u64	%p455, %rd587, %rd338;
@%p455 bra BB43_719;

cvt.u32.u16	%r661, %rs750;
and.b32 %r662, %r661, 255;
ld.local.u8 %r663, [%rd1+5];
add.s32 %r664, %r663, %r662;
cvt.u16.u32	%rs750, %r664;
st.u8 [%rd292+5], %r664;

BB43_719:
add.s64 %rd588, %rd293, 5;
setp.ge.u64	%p456, %rd588, %rd338;
@%p456 bra BB43_721;

cvt.u32.u16	%r665, %rs750;
and.b32 %r666, %r665, 255;
ld.local.u8 %r667, [%rd1+6];
add.s32 %r668, %r667, %r666;
cvt.u16.u32	%rs750, %r668;
st.u8 [%rd292+6], %r668;

BB43_721:
add.s64 %rd589, %rd293, 6;
setp.ge.u64	%p457, %rd589, %rd338;
@%p457 bra BB43_723;

cvt.u32.u16	%r669, %rs750;
and.b32 %r670, %r669, 255;
ld.local.u8 %r671, [%rd1+7];
add.s32 %r672, %r671, %r670;
cvt.u16.u32	%rs750, %r672;
st.u8 [%rd292+7], %r672;

BB43_723:
add.s64 %rd590, %rd293, 7;
setp.ge.u64	%p458, %rd590, %rd338;
@%p458 bra BB43_725;

cvt.u32.u16	%r673, %rs750;
ld.local.u8 %r674, [%rd1+8];
add.s32 %r675, %r674, %r673;
st.u8 [%rd292+8], %r675;

BB43_725:
bar.sync 0;
@%p378 bra BB43_749;
bra.uni BB43_726;

BB43_749:
add.s64 %rd594, %rd747, %rd290;
ld.u8 %rs634, [%rd291];
st.global.u8 [%rd594], %rs634;
ld.u8 %rs635, [%rd291+128];
st.global.u8 [%rd594+128], %rs635;
ld.u8 %rs636, [%rd291+256];
st.global.u8 [%rd594+256], %rs636;
ld.u8 %rs637, [%rd291+384];
st.global.u8 [%rd594+384], %rs637;
ld.u8 %rs638, [%rd291+512];
st.global.u8 [%rd594+512], %rs638;
ld.u8 %rs639, [%rd291+640];
st.global.u8 [%rd594+640], %rs639;
ld.u8 %rs640, [%rd291+768];
st.global.u8 [%rd594+768], %rs640;
ld.u8 %rs641, [%rd291+896];
st.global.u8 [%rd594+896], %rs641;
ld.u8 %rs642, [%rd291+1024];
st.global.u8 [%rd594+1024], %rs642;
bra.uni BB43_750;

BB43_726:
setp.lt.s32	%p459, %r29, 1;
@%p459 bra BB43_750;

mul.lo.s64 %rd591, %rd743, 1152;
add.s64 %rd592, %rd302, %rd591;
add.s64 %rd780, %rd2, %rd592;
cvt.s64.s32	%rd593, %r29;
add.s64 %rd340, %rd220, %rd593;
mov.u64 %rd782, %rd220;

BB43_728:
sub.s64 %rd343, %rd340, %rd782;
setp.gt.s64	%p460, %rd343, 1151;
add.s64 %rd344, %rd782, %rd290;
@%p460 bra BB43_747;
bra.uni BB43_729;

BB43_747:
ld.u8 %rs625, [%rd344];
st.global.u8 [%rd780+1], %rs625;
ld.u8 %rs626, [%rd344+128];
st.global.u8 [%rd780+129], %rs626;
ld.u8 %rs627, [%rd344+256];
st.global.u8 [%rd780+257], %rs627;
ld.u8 %rs628, [%rd344+384];
st.global.u8 [%rd780+385], %rs628;
ld.u8 %rs629, [%rd344+512];
st.global.u8 [%rd780+513], %rs629;
ld.u8 %rs630, [%rd344+640];
st.global.u8 [%rd780+641], %rs630;
ld.u8 %rs631, [%rd344+768];
st.global.u8 [%rd780+769], %rs631;
ld.u8 %rs632, [%rd344+896];
st.global.u8 [%rd780+897], %rs632;
ld.u8 %rs633, [%rd344+1024];
st.global.u8 [%rd780+1025], %rs633;
bra.uni BB43_748;

BB43_729:
setp.ge.s64	%p461, %rd290, %rd343;
@%p461 bra BB43_731;

ld.u8 %rs616, [%rd344];
st.global.u8 [%rd780+1], %rs616;

BB43_731:
setp.ge.s64	%p462, %rd294, %rd343;
@%p462 bra BB43_733;

ld.u8 %rs617, [%rd344+128];
st.global.u8 [%rd780+129], %rs617;

BB43_733:
setp.ge.s64	%p463, %rd295, %rd343;
@%p463 bra BB43_735;

ld.u8 %rs618, [%rd344+256];
st.global.u8 [%rd780+257], %rs618;

BB43_735:
setp.ge.s64	%p464, %rd296, %rd343;
@%p464 bra BB43_737;

ld.u8 %rs619, [%rd344+384];
st.global.u8 [%rd780+385], %rs619;

BB43_737:
setp.ge.s64	%p465, %rd297, %rd343;
@%p465 bra BB43_739;

ld.u8 %rs620, [%rd344+512];
st.global.u8 [%rd780+513], %rs620;

BB43_739:
setp.ge.s64	%p466, %rd298, %rd343;
@%p466 bra BB43_741;

ld.u8 %rs621, [%rd344+640];
st.global.u8 [%rd780+641], %rs621;

BB43_741:
setp.ge.s64	%p467, %rd299, %rd343;
@%p467 bra BB43_743;

ld.u8 %rs622, [%rd344+768];
st.global.u8 [%rd780+769], %rs622;

BB43_743:
setp.ge.s64	%p468, %rd300, %rd343;
@%p468 bra BB43_745;

ld.u8 %rs623, [%rd344+896];
st.global.u8 [%rd780+897], %rs623;

BB43_745:
setp.ge.s64	%p469, %rd301, %rd343;
@%p469 bra BB43_748;

ld.u8 %rs624, [%rd344+1024];
st.global.u8 [%rd780+1025], %rs624;

BB43_748:
add.s64 %rd782, %rd782, 1152;
add.s64 %rd780, %rd780, 1152;
setp.lt.u64	%p470, %rd782, %rd340;
@%p470 bra BB43_728;

BB43_750:
bar.sync 0;
add.s64 %rd762, %rd306, 1152;
add.s64 %rd747, %rd747, 1152;
add.s64 %rd744, %rd305, 1152;
mov.u64 %rd755, %rd744;
sub.s64 %rd595, %rd744, %rd10;
setp.lt.s64	%p471, %rd595, 0;
add.s64 %rd743, %rd743, 1;
@%p471 bra BB43_582;

BB43_751:
@%p42 bra BB43_767;


	{ 
.reg .pred p; 
isspacep.shared p, %rd220; 
selp.u32 %r676, 1, 0, p; 
} 


	setp.eq.s32	%p473, %r676, 0;
@%p473 bra BB43_766;

mov.u64 %rd597, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd598, %rd597;
sub.s64 %rd353, %rd220, %rd598;
setp.eq.s64	%p474, %rd220, 0;
@%p474 bra BB43_767;

add.s64 %rd599, %rd353, -16;
add.s64 %rd601, %rd597, %rd599;
add.s64 %rd355, %rd598, %rd599;
ld.shared.u8 %rs643, [%rd601];
or.b16 %rs644, %rs643, 1;
st.shared.u8 [%rd601], %rs644;
ld.shared.u64 %rd356, [%rd601+8];
setp.eq.s64	%p475, %rd356, 0;
mov.u64 %rd787, %rd355;
@%p475 bra BB43_760;

mov.u64 %rd357, %rd355;
ld.u8 %rs645, [%rd356];
and.b16 %rs646, %rs645, 1;
setp.eq.b16	%p476, %rs646, 1;
mov.u64 %rd787, %rd357;
@!%p476 bra BB43_760;
bra.uni BB43_756;

BB43_756:
ld.u64 %rd359, [%rd356];
shr.u64 %rd360, %rd359, 1;
add.s64 %rd361, %rd356, 16;
add.s64 %rd362, %rd361, %rd360;
ld.shared.u64 %rd603, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p477, %rd362, %rd603;
mov.u64 %rd787, %rd356;
@%p477 bra BB43_760;

ld.u8 %rs647, [%rd362];
and.b16 %rs648, %rs647, 1;
setp.eq.b16	%p478, %rs648, 1;
mov.u64 %rd784, %rd356;
mov.u64 %rd787, %rd784;
@!%p478 bra BB43_760;
bra.uni BB43_758;

BB43_758:
ld.u64 %rd604, [%rd362];
shr.u64 %rd605, %rd604, 1;
add.s64 %rd606, %rd605, %rd360;
add.s64 %rd607, %rd606, 16;
shl.b64 %rd608, %rd607, 1;
and.b64 %rd609, %rd359, 1;
or.b64 %rd610, %rd608, %rd609;
st.u64 [%rd356], %rd610;
and.b64 %rd363, %rd607, 9223372036854775807;
add.s64 %rd611, %rd361, %rd363;
ld.shared.u64 %rd612, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p479, %rd611, %rd612;
mov.u64 %rd785, %rd356;
mov.u64 %rd787, %rd785;
@%p479 bra BB43_760;

add.s64 %rd613, %rd363, %rd361;
st.u64 [%rd613+8], %rd356;
mov.u64 %rd787, %rd356;

BB43_760:
ld.u64 %rd366, [%rd787];
shr.u64 %rd367, %rd366, 1;
add.s64 %rd368, %rd787, 16;
add.s64 %rd369, %rd368, %rd367;
ld.shared.u64 %rd614, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p480, %rd369, %rd614;
@%p480 bra BB43_764;

ld.u8 %rs649, [%rd369];
and.b16 %rs650, %rs649, 1;
setp.eq.b16	%p481, %rs650, 1;
@!%p481 bra BB43_767;
bra.uni BB43_762;

BB43_762:
ld.u64 %rd615, [%rd369];
shr.u64 %rd616, %rd615, 1;
add.s64 %rd617, %rd616, %rd367;
add.s64 %rd618, %rd617, 16;
shl.b64 %rd619, %rd618, 1;
and.b64 %rd620, %rd366, 1;
or.b64 %rd621, %rd619, %rd620;
st.u64 [%rd787], %rd621;
and.b64 %rd370, %rd618, 9223372036854775807;
add.s64 %rd622, %rd368, %rd370;
ld.shared.u64 %rd623, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p482, %rd622, %rd623;
@%p482 bra BB43_767;

add.s64 %rd624, %rd370, %rd368;
st.u64 [%rd624+8], %rd787;
bra.uni BB43_767;

BB43_766:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd220;
call.uni 
free, 
(
param0
);


	}

BB43_767:
bar.sync 0;

BB43_768:
ret;

BB43_764:
setp.lt.u64	%p483, %rd369, %rd787;
@%p483 bra BB43_767;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd787;
bra.uni BB43_767;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEElSK_5MulOpIhENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEElSK_5MulOpIhENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
.maxntid 512, 1, 1
{
.local .align 1 .b8 __local_depot44[3];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<205>;
.reg .b16 %rs<365>;
.reg .b32 %r<132>;
.reg .b64 %rd<413>;


mov.u64 %rd412, __local_depot44;
cvta.local.u64 %SP, %rd412;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEElSK_5MulOpIhENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd148, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEElSK_5MulOpIhENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd149, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEElSK_5MulOpIhENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEElSK_5MulOpIhENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd149;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p26, %r1, 0;
mov.u64 %rd150, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd151, %rd150;
setp.eq.s64	%p27, %rd151, 0;
or.pred %p28, %p26, %p27;
@%p28 bra BB44_2;

cvt.s64.s32	%rd152, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r28;
mov.u64 %rd153, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd154, %rd153;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd154;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd152;

BB44_2:
bar.sync 0;
setp.lt.s64	%p29, %rd148, 1;
@%p29 bra BB44_290;

ld.global.u8 %rs362, [%rd2];
bar.sync 0;
@%p26 bra BB44_5;

st.global.u8 [%rd3], %rs362;

BB44_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB44_26;
bra.uni BB44_6;

BB44_6:
ld.shared.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd359, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd366, %rd359;
setp.eq.s64	%p31, %rd5, %rd366;
mov.u64 %rd364, %rd5;
@%p31 bra BB44_10;

mov.u64 %rd365, %rd364;

BB44_8:
mov.u64 %rd361, %rd366;
mov.u64 %rd364, %rd365;
mov.u64 %rd365, %rd361;
ld.shared.u8 %rs142, [%rd359];
and.b16 %rs143, %rs142, 1;
setp.eq.b16	%p32, %rs143, 1;
not.pred %p33, %p32;
ld.shared.u64 %rd10, [%rd359];
setp.lt.u64	%p34, %rd10, 3072;
or.pred %p35, %p33, %p34;
@!%p35 bra BB44_10;
bra.uni BB44_9;

BB44_9:
shr.u64 %rd157, %rd10, 1;
add.s64 %rd158, %rd359, %rd157;
add.s64 %rd359, %rd158, 16;
add.s64 %rd159, %rd365, %rd157;
add.s64 %rd366, %rd159, 16;
setp.ne.s64	%p36, %rd366, %rd5;
mov.u64 %rd364, %rd365;
@%p36 bra BB44_8;

BB44_10:
setp.eq.s64	%p38, %rd364, %rd5;
mov.pred %p204, 0;
@%p38 bra BB44_12;

ld.u64 %rd161, [%rd364];
shr.u64 %rd162, %rd161, 1;
add.s64 %rd163, %rd364, %rd162;
add.s64 %rd370, %rd163, 16;
setp.ne.s64	%p204, %rd370, %rd5;

BB44_12:
@%p204 bra BB44_18;
bra.uni BB44_13;

BB44_18:
ld.u64 %rd21, [%rd370];
and.b64 %rd178, %rd21, -32;
setp.eq.s64	%p42, %rd178, 3072;
cvt.u16.u64	%rs307, %rd21;
@%p42 bra BB44_21;

add.s64 %rd22, %rd370, 16;
ld.u64 %rd179, [%rd370+1552];
and.b64 %rd180, %rd179, 1;
add.s64 %rd181, %rd21, -3104;
and.b64 %rd182, %rd181, -2;
or.b64 %rd183, %rd180, %rd182;
st.u64 [%rd370+1552], %rd183;
st.u64 [%rd370+1560], %rd370;
cvt.u16.u64	%rs145, %rd181;
or.b16 %rs146, %rs145, 1;
and.b64 %rd184, %rd21, 1;
or.b64 %rd185, %rd184, 3072;
st.u64 [%rd370], %rd185;
st.u8 [%rd370+1552], %rs146;
ld.u64 %rd186, [%rd370+1552];
shr.u64 %rd23, %rd186, 1;
add.s64 %rd187, %rd23, %rd22;
add.s64 %rd188, %rd187, 1552;
ld.shared.u64 %rd189, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p43, %rd188, %rd189;
cvt.u16.u64	%rs147, %rd21;
and.b16 %rs307, %rs147, 1;
@%p43 bra BB44_21;

add.s64 %rd190, %rd22, 1536;
st.u64 [%rd187+1560], %rd190;
ld.u8 %rs307, [%rd370];

BB44_21:
and.b16 %rs148, %rs307, 254;
st.u8 [%rd370], %rs148;
bra.uni BB44_22;

BB44_13:
mov.u64 %rd165, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd166, %rd165;
sub.s64 %rd167, %rd5, %rd166;
add.s64 %rd168, %rd167, 1552;
ld.shared.u64 %rd169, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p39, %rd168, %rd169;
mov.u64 %rd368, -1;
mov.u64 %rd369, %rd5;
@%p39 bra BB44_15;

add.s64 %rd16, %rd5, 1552;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd16;
mov.u64 %rd368, %rd16;
mov.u64 %rd369, %rd16;

BB44_15:
mov.u64 %rd17, %rd369;
setp.eq.s64	%p40, %rd368, -1;
@%p40 bra BB44_17;

mov.u64 %rd170, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd171, %rd170;
sub.s64 %rd172, %rd5, %rd171;
add.s64 %rd173, %rd170, %rd172;
ld.shared.u64 %rd174, [%rd173];
and.b64 %rd175, %rd174, 1;
or.b64 %rd176, %rd175, 3072;
st.shared.u64 [%rd173], %rd176;
st.shared.u64 [%rd173+8], %rd364;
mov.u16 %rs144, 0;
st.shared.u8 [%rd173], %rs144;

BB44_17:
mov.u64 %rd370, %rd5;
setp.eq.s64	%p41, %rd5, %rd17;
mov.u64 %rd371, 0;
@%p41 bra BB44_23;

BB44_22:
add.s64 %rd371, %rd370, 16;

BB44_23:
mov.u64 %rd372, %rd371;
setp.ne.s64	%p44, %rd371, 0;
@%p44 bra BB44_25;

mov.u64 %rd192, 1536;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd192;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd372, [retval0+0];


	}

BB44_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd372;

BB44_26:
add.s64 %rd30, %rd1, %rd148;
add.s64 %rd402, %rd2, 1;
add.s64 %rd395, %rd1, 1;
add.s64 %rd386, %rd3, 1;
bar.sync 0;
ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p45, %r29, 0;
mov.u64 %rd194, 1;
sub.s64 %rd35, %rd194, %rd148;
add.u64 %rd195, %SP, 0;
cvta.to.local.u64 %rd36, %rd195;
@%p45 bra BB44_150;

setp.gt.s64	%p46, %rd35, -1;
@%p46 bra BB44_273;

mov.u64 %rd196, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd197, %rd196;
sub.s64 %rd198, %rd34, %rd197;
add.s64 %rd199, %rd196, %rd198;
mov.u64 %rd373, %rd395;
cvt.s64.s32	%rd200, %r1;
add.s64 %rd39, %rd199, %rd200;

BB44_29:
mov.u16 %rs6, %rs362;
mov.u64 %rd397, %rd402;
mov.u64 %rd42, %rd397;
mov.u64 %rd390, %rd395;
mov.u64 %rd41, %rd390;
mov.u64 %rd383, %rd386;
mov.u64 %rd43, %rd383;
mov.u64 %rd40, %rd373;
sub.s64 %rd201, %rd30, %rd40;
cvt.u32.u64	%r30, %rd201;
mov.u32 %r31, 1536;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p47, %r2, 1536;
@%p47 bra BB44_41;
bra.uni BB44_30;

BB44_41:
add.s64 %rd212, %rd42, %rd200;
ld.global.u8 %rs155, [%rd212];
ld.global.u8 %rs156, [%rd212+512];
ld.global.u8 %rs157, [%rd212+1024];
st.shared.u8 [%rd39], %rs155;
st.shared.u8 [%rd39+512], %rs156;
st.shared.u8 [%rd39+1024], %rs157;
bra.uni BB44_42;

BB44_30:
setp.lt.s32	%p48, %r2, 1;
@%p48 bra BB44_42;

cvt.s64.s32	%rd202, %r2;
add.s64 %rd44, %rd41, %rd202;
mov.u64 %rd374, %rd41;
mov.u64 %rd375, %rd199;
mov.u64 %rd394, %rd41;
mov.u64 %rd401, %rd42;

BB44_32:
mov.u64 %rd50, %rd401;
mov.u64 %rd49, %rd394;
mov.u64 %rd48, %rd375;
mov.u64 %rd47, %rd374;
sub.s64 %rd51, %rd44, %rd47;
setp.gt.s64	%p49, %rd51, 1535;
add.s64 %rd52, %rd50, %rd200;
add.s64 %rd53, %rd48, %rd200;
@%p49 bra BB44_39;
bra.uni BB44_33;

BB44_39:
ld.global.u8 %rs152, [%rd52];
ld.global.u8 %rs153, [%rd52+512];
ld.global.u8 %rs154, [%rd52+1024];
st.shared.u8 [%rd53], %rs152;
st.shared.u8 [%rd53+512], %rs153;
st.shared.u8 [%rd53+1024], %rs154;
bra.uni BB44_40;

BB44_33:
setp.ge.s64	%p50, %rd200, %rd51;
@%p50 bra BB44_35;

ld.global.u8 %rs149, [%rd52];
st.shared.u8 [%rd53], %rs149;

BB44_35:
add.s32 %r32, %r1, 512;
cvt.s64.s32	%rd208, %r32;
setp.ge.s64	%p51, %rd208, %rd51;
@%p51 bra BB44_37;

ld.global.u8 %rs150, [%rd52+512];
st.shared.u8 [%rd53+512], %rs150;

BB44_37:
add.s32 %r33, %r1, 1024;
cvt.s64.s32	%rd209, %r33;
setp.ge.s64	%p52, %rd209, %rd51;
@%p52 bra BB44_40;

ld.global.u8 %rs151, [%rd52+1024];
st.shared.u8 [%rd53+1024], %rs151;

BB44_40:
add.s64 %rd54, %rd50, 1536;
add.s64 %rd55, %rd48, 1536;
add.s64 %rd374, %rd49, 1536;
mov.u64 %rd56, %rd374;
sub.s64 %rd210, %rd374, %rd44;
setp.lt.s64	%p53, %rd210, 0;
mov.u64 %rd375, %rd55;
mov.u64 %rd394, %rd56;
mov.u64 %rd401, %rd54;
@%p53 bra BB44_32;

BB44_42:
bar.sync 0;
mad.lo.s32 %r34, %r1, -3, %r2;
mov.u32 %r35, 3;
min.s32 %r3, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r4, %r3, %r36;
setp.gt.u32	%p54, %r4, 2;
@%p54 bra BB44_49;
bra.uni BB44_43;

BB44_49:
add.s64 %rd237, %rd196, %rd198;
mul.lo.s32 %r40, %r1, 3;
cvt.s64.s32	%rd238, %r40;
add.s64 %rd239, %rd237, %rd238;
ld.shared.u8 %rs161, [%rd239];
cvta.to.local.u64 %rd241, %rd195;
ld.shared.u8 %rs162, [%rd239+1];
ld.shared.u8 %rs163, [%rd239+2];
st.local.u8 [%rd241], %rs161;
st.local.u8 [%rd241+1], %rs162;
st.local.u8 [%rd241+2], %rs163;
bra.uni BB44_50;

BB44_43:
setp.lt.s32	%p55, %r3, 1;
mov.u64 %rd378, %rd36;
@%p55 bra BB44_45;

add.s64 %rd217, %rd196, %rd198;
mul.lo.s32 %r37, %r1, 3;
cvt.s64.s32	%rd218, %r37;
add.s64 %rd219, %rd217, %rd218;
ld.shared.u8 %rs158, [%rd219];
cvta.to.local.u64 %rd221, %rd195;
st.local.u8 [%rd221], %rs158;
add.s64 %rd60, %rd221, 1;
mov.u64 %rd378, %rd60;

BB44_45:
mov.u64 %rd376, %rd378;
mov.u64 %rd377, %rd376;
setp.lt.s32	%p56, %r4, 2;
@%p56 bra BB44_47;

add.s64 %rd225, %rd196, %rd198;
mul.lo.s32 %r38, %r1, 3;
cvt.s64.s32	%rd226, %r38;
add.s64 %rd227, %rd225, %rd226;
ld.shared.u8 %rs159, [%rd227+1];
st.local.u8 [%rd377], %rs159;
add.s64 %rd377, %rd377, 1;

BB44_47:
setp.lt.s32	%p57, %r4, 3;
@%p57 bra BB44_50;

add.s64 %rd231, %rd196, %rd198;
mul.lo.s32 %r39, %r1, 3;
cvt.s64.s32	%rd232, %r39;
add.s64 %rd233, %rd231, %rd232;
ld.shared.u8 %rs160, [%rd233+2];
st.local.u8 [%rd377], %rs160;

BB44_50:
setp.eq.s32	%p58, %r4, 0;
@%p58 bra BB44_55;

cvta.to.local.u64 %rd243, %rd195;
ld.local.u8 %rs310, [%rd243];
add.s32 %r5, %r4, -1;
setp.lt.s32	%p59, %r5, 1;
@%p59 bra BB44_53;

ld.local.u8 %rs166, [%rd243+1];
mul.wide.u16 %r41, %rs166, %rs310;
cvt.u16.u32	%rs310, %r41;

BB44_53:
setp.lt.s32	%p60, %r5, 2;
@%p60 bra BB44_55;

and.b16 %rs167, %rs310, 255;
ld.local.u8 %rs168, [%rd243+2];
mul.wide.u16 %r42, %rs168, %rs167;
cvt.u16.u32	%rs310, %r42;

BB44_55:
bar.sync 0;
@%p58 bra BB44_57;

st.shared.u8 [%rd39], %rs310;

BB44_57:
bar.sync 0;
setp.gt.s32	%p62, %r2, 1535;
mov.u32 %r130, 512;
@%p62 bra BB44_59;

add.s32 %r44, %r2, 2;
mul.hi.s32 %r45, %r44, 1431655766;
shr.u32 %r46, %r45, 31;
add.s32 %r130, %r45, %r46;

BB44_59:
setp.eq.s32	%p63, %r130, 512;
@%p63 bra BB44_105;
bra.uni BB44_60;

BB44_105:
@%p26 bra BB44_107;

add.s64 %rd260, %rd196, %rd198;
ld.shared.u8 %rs189, [%rd260];
mul.wide.u16 %r66, %rs189, %rs6;
st.shared.u8 [%rd260], %r66;

BB44_107:
setp.lt.s32	%p13, %r1, 1;
ld.shared.u8 %rs309, [%rd39];
bar.sync 0;
@%p13 bra BB44_109;

ld.shared.u8 %rs192, [%rd39+-1];
mul.wide.u16 %r67, %rs192, %rs309;
cvt.u16.u32	%rs309, %r67;

BB44_109:
bar.sync 0;
st.shared.u8 [%rd39], %rs309;
bar.sync 0;
setp.lt.s32	%p99, %r1, 2;
@%p99 bra BB44_111;

and.b16 %rs193, %rs309, 255;
ld.shared.u8 %rs194, [%rd39+-2];
mul.wide.u16 %r68, %rs194, %rs193;
cvt.u16.u32	%rs309, %r68;

BB44_111:
bar.sync 0;
st.shared.u8 [%rd39], %rs309;
bar.sync 0;
setp.lt.s32	%p100, %r1, 4;
@%p100 bra BB44_113;

and.b16 %rs195, %rs309, 255;
ld.shared.u8 %rs196, [%rd39+-4];
mul.wide.u16 %r69, %rs196, %rs195;
cvt.u16.u32	%rs309, %r69;

BB44_113:
bar.sync 0;
st.shared.u8 [%rd39], %rs309;
bar.sync 0;
setp.lt.s32	%p101, %r1, 8;
@%p101 bra BB44_115;

and.b16 %rs197, %rs309, 255;
ld.shared.u8 %rs198, [%rd39+-8];
mul.wide.u16 %r70, %rs198, %rs197;
cvt.u16.u32	%rs309, %r70;

BB44_115:
bar.sync 0;
st.shared.u8 [%rd39], %rs309;
bar.sync 0;
setp.lt.s32	%p102, %r1, 16;
@%p102 bra BB44_117;

and.b16 %rs199, %rs309, 255;
ld.shared.u8 %rs200, [%rd39+-16];
mul.wide.u16 %r71, %rs200, %rs199;
cvt.u16.u32	%rs309, %r71;

BB44_117:
bar.sync 0;
st.shared.u8 [%rd39], %rs309;
bar.sync 0;
setp.lt.s32	%p103, %r1, 32;
@%p103 bra BB44_119;

and.b16 %rs201, %rs309, 255;
ld.shared.u8 %rs202, [%rd39+-32];
mul.wide.u16 %r72, %rs202, %rs201;
cvt.u16.u32	%rs309, %r72;

BB44_119:
bar.sync 0;
st.shared.u8 [%rd39], %rs309;
bar.sync 0;
setp.lt.s32	%p104, %r1, 64;
@%p104 bra BB44_121;

and.b16 %rs203, %rs309, 255;
ld.shared.u8 %rs204, [%rd39+-64];
mul.wide.u16 %r73, %rs204, %rs203;
cvt.u16.u32	%rs309, %r73;

BB44_121:
bar.sync 0;
st.shared.u8 [%rd39], %rs309;
bar.sync 0;
setp.lt.s32	%p105, %r1, 128;
@%p105 bra BB44_123;

and.b16 %rs205, %rs309, 255;
ld.shared.u8 %rs206, [%rd39+-128];
mul.wide.u16 %r74, %rs206, %rs205;
cvt.u16.u32	%rs309, %r74;

BB44_123:
bar.sync 0;
st.shared.u8 [%rd39], %rs309;
bar.sync 0;
setp.lt.s32	%p106, %r1, 256;
@%p106 bra BB44_125;

and.b16 %rs207, %rs309, 255;
ld.shared.u8 %rs208, [%rd39+-256];
mul.wide.u16 %r75, %rs208, %rs207;
cvt.u16.u32	%rs309, %r75;

BB44_125:
bar.sync 0;
st.shared.u8 [%rd39], %rs309;
bar.sync 0;
add.s64 %rd264, %rd196, %rd198;
ld.shared.u8 %rs363, [%rd264+511];
mov.u16 %rs351, %rs6;
@%p1 bra BB44_127;

ld.shared.u8 %rs351, [%rd39+-1];

BB44_127:
bar.sync 0;
st.shared.u8 [%rd39], %rs351;
bar.sync 0;
bra.uni BB44_128;

BB44_60:
@%p26 bra BB44_62;

add.s64 %rd251, %rd196, %rd198;
ld.shared.u8 %rs169, [%rd251];
mul.wide.u16 %r47, %rs169, %rs6;
st.shared.u8 [%rd251], %r47;

BB44_62:
setp.ge.s32	%p65, %r1, %r130;
mov.u16 %rs361, %rs6;
@%p65 bra BB44_64;

ld.shared.u8 %rs12, [%rd39];
mov.u16 %rs361, %rs12;

BB44_64:
mov.u16 %rs318, %rs361;
mov.u16 %rs360, %rs318;
bar.sync 0;
setp.le.s32	%p66, %r1, %r130;
setp.gt.s32	%p67, %r1, 0;
and.pred %p68, %p66, %p67;
@!%p68 bra BB44_66;
bra.uni BB44_65;

BB44_65:
ld.shared.u8 %rs172, [%rd39+-1];
mul.wide.u16 %r48, %rs172, %rs360;
cvt.u16.u32	%rs360, %r48;

BB44_66:
mov.u16 %rs359, %rs360;
bar.sync 0;
@%p65 bra BB44_68;

st.shared.u8 [%rd39], %rs359;

BB44_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r49, %r1, -2;
setp.lt.s32	%p70, %r49, %r130;
and.pred %p71, %p70, %p4;
@!%p71 bra BB44_70;
bra.uni BB44_69;

BB44_69:
and.b16 %rs173, %rs359, 255;
ld.shared.u8 %rs174, [%rd39+-2];
mul.wide.u16 %r50, %rs174, %rs173;
cvt.u16.u32	%rs359, %r50;

BB44_70:
mov.u16 %rs358, %rs359;
bar.sync 0;
@%p65 bra BB44_72;

st.shared.u8 [%rd39], %rs358;

BB44_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r51, %r1, -4;
setp.lt.s32	%p73, %r51, %r130;
and.pred %p74, %p73, %p5;
@!%p74 bra BB44_74;
bra.uni BB44_73;

BB44_73:
and.b16 %rs175, %rs358, 255;
ld.shared.u8 %rs176, [%rd39+-4];
mul.wide.u16 %r52, %rs176, %rs175;
cvt.u16.u32	%rs358, %r52;

BB44_74:
mov.u16 %rs357, %rs358;
bar.sync 0;
@%p65 bra BB44_76;

st.shared.u8 [%rd39], %rs357;

BB44_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r53, %r1, -8;
setp.lt.s32	%p76, %r53, %r130;
and.pred %p77, %p76, %p6;
@!%p77 bra BB44_78;
bra.uni BB44_77;

BB44_77:
and.b16 %rs177, %rs357, 255;
ld.shared.u8 %rs178, [%rd39+-8];
mul.wide.u16 %r54, %rs178, %rs177;
cvt.u16.u32	%rs357, %r54;

BB44_78:
mov.u16 %rs356, %rs357;
bar.sync 0;
@%p65 bra BB44_80;

st.shared.u8 [%rd39], %rs356;

BB44_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r55, %r1, -16;
setp.lt.s32	%p79, %r55, %r130;
and.pred %p80, %p79, %p7;
@!%p80 bra BB44_82;
bra.uni BB44_81;

BB44_81:
and.b16 %rs179, %rs356, 255;
ld.shared.u8 %rs180, [%rd39+-16];
mul.wide.u16 %r56, %rs180, %rs179;
cvt.u16.u32	%rs356, %r56;

BB44_82:
mov.u16 %rs355, %rs356;
bar.sync 0;
@%p65 bra BB44_84;

st.shared.u8 [%rd39], %rs355;

BB44_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r57, %r1, -32;
setp.lt.s32	%p82, %r57, %r130;
and.pred %p83, %p82, %p8;
@!%p83 bra BB44_86;
bra.uni BB44_85;

BB44_85:
and.b16 %rs181, %rs355, 255;
ld.shared.u8 %rs182, [%rd39+-32];
mul.wide.u16 %r58, %rs182, %rs181;
cvt.u16.u32	%rs355, %r58;

BB44_86:
mov.u16 %rs354, %rs355;
bar.sync 0;
@%p65 bra BB44_88;

st.shared.u8 [%rd39], %rs354;

BB44_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r59, %r1, -64;
setp.lt.s32	%p85, %r59, %r130;
and.pred %p86, %p85, %p9;
@!%p86 bra BB44_90;
bra.uni BB44_89;

BB44_89:
and.b16 %rs183, %rs354, 255;
ld.shared.u8 %rs184, [%rd39+-64];
mul.wide.u16 %r60, %rs184, %rs183;
cvt.u16.u32	%rs354, %r60;

BB44_90:
mov.u16 %rs353, %rs354;
bar.sync 0;
@%p65 bra BB44_92;

st.shared.u8 [%rd39], %rs353;

BB44_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r61, %r1, -128;
setp.lt.s32	%p88, %r61, %r130;
and.pred %p89, %p88, %p10;
@!%p89 bra BB44_94;
bra.uni BB44_93;

BB44_93:
and.b16 %rs185, %rs353, 255;
ld.shared.u8 %rs186, [%rd39+-128];
mul.wide.u16 %r62, %rs186, %rs185;
cvt.u16.u32	%rs353, %r62;

BB44_94:
mov.u16 %rs352, %rs353;
bar.sync 0;
@%p65 bra BB44_96;

st.shared.u8 [%rd39], %rs352;

BB44_96:
setp.gt.s32	%p11, %r1, 255;
bar.sync 0;
add.s32 %r63, %r1, -256;
setp.lt.s32	%p91, %r63, %r130;
and.pred %p92, %p91, %p11;
@!%p92 bra BB44_98;
bra.uni BB44_97;

BB44_97:
and.b16 %rs187, %rs352, 255;
ld.shared.u8 %rs188, [%rd39+-256];
mul.wide.u16 %r64, %rs188, %rs187;
cvt.u16.u32	%rs352, %r64;

BB44_98:
bar.sync 0;
@%p65 bra BB44_100;

st.shared.u8 [%rd39], %rs352;

BB44_100:
setp.lt.s32	%p12, %r1, %r130;
add.s64 %rd64, %rd196, %rd198;
bar.sync 0;
add.s32 %r65, %r130, -1;
cvt.s64.s32	%rd255, %r65;
add.s64 %rd256, %rd64, %rd255;
ld.shared.u8 %rs363, [%rd256];
not.pred %p94, %p12;
or.pred %p96, %p1, %p94;
selp.b16	%rs308, %rs6, %rs352, %p12;
@%p96 bra BB44_102;

ld.shared.u8 %rs308, [%rd39+-1];

BB44_102:
bar.sync 0;
@%p65 bra BB44_104;

st.shared.u8 [%rd39], %rs308;

BB44_104:
bar.sync 0;

BB44_128:
mov.u16 %rs362, %rs363;
@%p58 bra BB44_130;

ld.shared.u8 %rs310, [%rd39];

BB44_130:
cvta.to.local.u64 %rd65, %rd195;
bar.sync 0;
cvt.s64.s32	%rd266, %r4;
add.s64 %rd67, %rd65, %rd266;
setp.ge.u64	%p109, %rd65, %rd67;
@%p109 bra BB44_132;

and.b16 %rs209, %rs310, 255;
ld.local.u8 %rs210, [%rd65];
mul.wide.u16 %r76, %rs210, %rs209;
cvt.u16.u32	%rs310, %r76;
add.s64 %rd272, %rd196, %rd198;
mul.lo.s32 %r77, %r1, 3;
cvt.s64.s32	%rd273, %r77;
add.s64 %rd274, %rd272, %rd273;
st.shared.u8 [%rd274], %rs310;

BB44_132:
add.s64 %rd277, %rd65, 1;
setp.ge.u64	%p110, %rd277, %rd67;
@%p110 bra BB44_134;

and.b16 %rs211, %rs310, 255;
ld.local.u8 %rs212, [%rd65+1];
mul.wide.u16 %r78, %rs212, %rs211;
cvt.u16.u32	%rs310, %r78;
add.s64 %rd283, %rd196, %rd198;
mul.lo.s32 %r79, %r1, 3;
cvt.s64.s32	%rd284, %r79;
add.s64 %rd285, %rd283, %rd284;
st.shared.u8 [%rd285+1], %rs310;

BB44_134:
add.s64 %rd288, %rd65, 2;
setp.ge.u64	%p111, %rd288, %rd67;
@%p111 bra BB44_136;

and.b16 %rs213, %rs310, 255;
ld.local.u8 %rs214, [%rd65+2];
mul.wide.u16 %r80, %rs214, %rs213;
add.s64 %rd294, %rd196, %rd198;
mul.lo.s32 %r81, %r1, 3;
cvt.s64.s32	%rd295, %r81;
add.s64 %rd296, %rd294, %rd295;
st.shared.u8 [%rd296+2], %r80;

BB44_136:
bar.sync 0;
@%p47 bra BB44_148;
bra.uni BB44_137;

BB44_148:
add.s64 %rd310, %rd43, %rd200;
ld.shared.u8 %rs221, [%rd39];
ld.shared.u8 %rs222, [%rd39+512];
ld.shared.u8 %rs223, [%rd39+1024];
st.global.u8 [%rd310], %rs221;
st.global.u8 [%rd310+512], %rs222;
st.global.u8 [%rd310+1024], %rs223;
bra.uni BB44_149;

BB44_137:
add.s64 %rd379, %rd196, %rd198;
cvt.s64.s32	%rd301, %r2;
add.s64 %rd68, %rd379, %rd301;
add.s64 %rd69, %rd34, %rd301;
setp.ge.u64	%p112, %rd379, %rd68;
@%p112 bra BB44_149;

mov.u64 %rd380, %rd34;
mov.u64 %rd385, %rd43;

BB44_139:
mov.u64 %rd74, %rd385;
sub.s64 %rd75, %rd69, %rd380;
setp.gt.s64	%p113, %rd75, 1535;
add.s64 %rd76, %rd379, %rd200;
add.s64 %rd77, %rd74, %rd200;
@%p113 bra BB44_146;
bra.uni BB44_140;

BB44_146:
ld.shared.u8 %rs218, [%rd76];
ld.shared.u8 %rs219, [%rd76+512];
ld.shared.u8 %rs220, [%rd76+1024];
st.global.u8 [%rd77], %rs218;
st.global.u8 [%rd77+512], %rs219;
st.global.u8 [%rd77+1024], %rs220;
bra.uni BB44_147;

BB44_140:
setp.ge.s64	%p114, %rd200, %rd75;
@%p114 bra BB44_142;

ld.shared.u8 %rs215, [%rd76];
st.global.u8 [%rd77], %rs215;

BB44_142:
add.s32 %r82, %r1, 512;
cvt.s64.s32	%rd307, %r82;
setp.ge.s64	%p115, %rd307, %rd75;
@%p115 bra BB44_144;

ld.shared.u8 %rs216, [%rd76+512];
st.global.u8 [%rd77+512], %rs216;

BB44_144:
add.s32 %r83, %r1, 1024;
cvt.s64.s32	%rd308, %r83;
setp.ge.s64	%p116, %rd308, %rd75;
@%p116 bra BB44_147;

ld.shared.u8 %rs217, [%rd76+1024];
st.global.u8 [%rd77+1024], %rs217;

BB44_147:
add.s64 %rd379, %rd379, 1536;
add.s64 %rd380, %rd380, 1536;
add.s64 %rd80, %rd74, 1536;
setp.lt.u64	%p117, %rd379, %rd68;
mov.u64 %rd385, %rd80;
@%p117 bra BB44_139;

BB44_149:
bar.sync 0;
add.s64 %rd402, %rd42, 1536;
add.s64 %rd386, %rd43, 1536;
add.s64 %rd373, %rd41, 1536;
mov.u64 %rd395, %rd373;
sub.s64 %rd311, %rd373, %rd30;
setp.lt.s64	%p118, %rd311, 0;
@%p118 bra BB44_29;
bra.uni BB44_273;

BB44_150:
setp.gt.s64	%p119, %rd35, -1;
@%p119 bra BB44_273;

mov.u64 %rd381, %rd395;
cvt.s64.s32	%rd87, %r1;
add.s64 %rd88, %rd34, %rd87;
mul.lo.s32 %r8, %r1, -3;
mul.lo.s32 %r84, %r1, 3;
cvt.s64.s32	%rd312, %r84;
add.s64 %rd89, %rd34, %rd312;
cvta.to.local.u64 %rd314, %rd195;
add.s64 %rd90, %rd314, 1;
add.s32 %r85, %r1, 512;
cvt.s64.s32	%rd91, %r85;
add.s32 %r86, %r1, 1024;
cvt.s64.s32	%rd92, %r86;
add.s32 %r9, %r1, -2;
mov.u64 %rd384, %rd386;
mov.u64 %rd393, %rd395;
mov.u64 %rd400, %rd402;
mov.u16 %rs349, %rs362;

BB44_152:
mov.u16 %rs65, %rs349;
mov.u64 %rd398, %rd400;
mov.u64 %rd95, %rd398;
mov.u64 %rd391, %rd393;
mov.u64 %rd94, %rd391;
mov.u64 %rd93, %rd381;
sub.s64 %rd315, %rd30, %rd93;
cvt.u32.u64	%r87, %rd315;
mov.u32 %r88, 1536;
min.s32 %r10, %r87, %r88;
setp.eq.s32	%p120, %r10, 1536;
@%p120 bra BB44_164;
bra.uni BB44_153;

BB44_164:
add.s64 %rd318, %rd95, %rd87;
ld.global.u8 %rs230, [%rd318];
st.u8 [%rd88], %rs230;
ld.global.u8 %rs231, [%rd318+512];
st.u8 [%rd88+512], %rs231;
ld.global.u8 %rs232, [%rd318+1024];
st.u8 [%rd88+1024], %rs232;
bra.uni BB44_165;

BB44_153:
setp.lt.s32	%p121, %r10, 1;
@%p121 bra BB44_165;

cvt.s64.s32	%rd316, %r10;
add.s64 %rd97, %rd94, %rd316;
mov.u64 %rd387, %rd94;
mov.u64 %rd388, %rd34;
mov.u64 %rd392, %rd94;
mov.u64 %rd399, %rd95;

BB44_155:
mov.u64 %rd102, %rd399;
mov.u64 %rd101, %rd392;
mov.u64 %rd100, %rd388;
mov.u64 %rd99, %rd387;
sub.s64 %rd103, %rd97, %rd99;
setp.gt.s64	%p122, %rd103, 1535;
add.s64 %rd104, %rd102, %rd87;
add.s64 %rd105, %rd100, %rd87;
@%p122 bra BB44_162;
bra.uni BB44_156;

BB44_162:
ld.global.u8 %rs227, [%rd104];
st.u8 [%rd105], %rs227;
ld.global.u8 %rs228, [%rd104+512];
st.u8 [%rd105+512], %rs228;
ld.global.u8 %rs229, [%rd104+1024];
st.u8 [%rd105+1024], %rs229;
bra.uni BB44_163;

BB44_156:
setp.ge.s64	%p123, %rd87, %rd103;
@%p123 bra BB44_158;

ld.global.u8 %rs224, [%rd104];
st.u8 [%rd105], %rs224;

BB44_158:
setp.ge.s64	%p124, %rd91, %rd103;
@%p124 bra BB44_160;

ld.global.u8 %rs225, [%rd104+512];
st.u8 [%rd105+512], %rs225;

BB44_160:
setp.ge.s64	%p125, %rd92, %rd103;
@%p125 bra BB44_163;

ld.global.u8 %rs226, [%rd104+1024];
st.u8 [%rd105+1024], %rs226;

BB44_163:
add.s64 %rd106, %rd102, 1536;
add.s64 %rd107, %rd100, 1536;
add.s64 %rd387, %rd101, 1536;
mov.u64 %rd108, %rd387;
sub.s64 %rd317, %rd387, %rd97;
setp.lt.s64	%p126, %rd317, 0;
mov.u64 %rd388, %rd107;
mov.u64 %rd392, %rd108;
mov.u64 %rd399, %rd106;
@%p126 bra BB44_155;

BB44_165:
bar.sync 0;
add.s32 %r89, %r10, %r8;
mov.u32 %r90, 3;
min.s32 %r11, %r89, %r90;
mov.u32 %r91, 0;
max.s32 %r12, %r11, %r91;
setp.gt.u32	%p127, %r12, 2;
@%p127 bra BB44_172;
bra.uni BB44_166;

BB44_172:
ld.u8 %rs236, [%rd89];
st.local.u8 [%rd36], %rs236;
ld.u8 %rs237, [%rd89+1];
st.local.u8 [%rd36+1], %rs237;
ld.u8 %rs238, [%rd89+2];
st.local.u8 [%rd36+2], %rs238;
bra.uni BB44_173;

BB44_166:
setp.lt.s32	%p128, %r11, 1;
mov.u64 %rd405, %rd314;
@%p128 bra BB44_168;

ld.u8 %rs233, [%rd89];
st.local.u8 [%rd36], %rs233;
mov.u64 %rd405, %rd90;

BB44_168:
mov.u64 %rd403, %rd405;
mov.u64 %rd404, %rd403;
setp.lt.s32	%p129, %r12, 2;
@%p129 bra BB44_170;

ld.u8 %rs234, [%rd89+1];
st.local.u8 [%rd404], %rs234;
add.s64 %rd404, %rd404, 1;

BB44_170:
setp.lt.s32	%p130, %r12, 3;
@%p130 bra BB44_173;

ld.u8 %rs235, [%rd89+2];
st.local.u8 [%rd404], %rs235;

BB44_173:
setp.eq.s32	%p131, %r12, 0;
@%p131 bra BB44_178;

ld.local.u8 %rs364, [%rd36];
add.s32 %r13, %r12, -1;
setp.lt.s32	%p132, %r13, 1;
@%p132 bra BB44_176;

ld.local.u8 %rs241, [%rd36+1];
mul.wide.u16 %r92, %rs241, %rs364;
cvt.u16.u32	%rs364, %r92;

BB44_176:
setp.lt.s32	%p133, %r13, 2;
@%p133 bra BB44_178;

and.b16 %rs242, %rs364, 255;
ld.local.u8 %rs243, [%rd36+2];
mul.wide.u16 %r93, %rs243, %rs242;
cvt.u16.u32	%rs364, %r93;

BB44_178:
bar.sync 0;
@%p131 bra BB44_180;

st.u8 [%rd88], %rs364;

BB44_180:
bar.sync 0;
setp.gt.s32	%p135, %r10, 1535;
mov.u32 %r131, 512;
@%p135 bra BB44_182;

add.s32 %r95, %r10, 2;
mul.hi.s32 %r96, %r95, 1431655766;
shr.u32 %r97, %r96, 31;
add.s32 %r131, %r96, %r97;

BB44_182:
setp.eq.s32	%p136, %r131, 512;
@%p136 bra BB44_228;
bra.uni BB44_183;

BB44_228:
@%p26 bra BB44_230;

ld.u8 %rs265, [%rd34];
mul.wide.u16 %r116, %rs265, %rs65;
st.u8 [%rd34], %r116;

BB44_230:
setp.lt.s32	%p24, %r1, 1;
ld.u8 %rs312, [%rd88];
bar.sync 0;
@%p24 bra BB44_232;

ld.u8 %rs267, [%rd88+-1];
mul.wide.u16 %r117, %rs267, %rs312;
cvt.u16.u32	%rs312, %r117;

BB44_232:
bar.sync 0;
st.u8 [%rd88], %rs312;
bar.sync 0;
setp.lt.s32	%p172, %r1, 2;
@%p172 bra BB44_234;

and.b16 %rs268, %rs312, 255;
ld.u8 %rs269, [%rd88+-2];
mul.wide.u16 %r118, %rs269, %rs268;
cvt.u16.u32	%rs312, %r118;

BB44_234:
bar.sync 0;
st.u8 [%rd88], %rs312;
bar.sync 0;
setp.lt.s32	%p173, %r1, 4;
@%p173 bra BB44_236;

and.b16 %rs270, %rs312, 255;
ld.u8 %rs271, [%rd88+-4];
mul.wide.u16 %r119, %rs271, %rs270;
cvt.u16.u32	%rs312, %r119;

BB44_236:
bar.sync 0;
st.u8 [%rd88], %rs312;
bar.sync 0;
setp.lt.s32	%p174, %r1, 8;
@%p174 bra BB44_238;

and.b16 %rs272, %rs312, 255;
ld.u8 %rs273, [%rd88+-8];
mul.wide.u16 %r120, %rs273, %rs272;
cvt.u16.u32	%rs312, %r120;

BB44_238:
bar.sync 0;
st.u8 [%rd88], %rs312;
bar.sync 0;
setp.lt.s32	%p175, %r1, 16;
@%p175 bra BB44_240;

and.b16 %rs274, %rs312, 255;
ld.u8 %rs275, [%rd88+-16];
mul.wide.u16 %r121, %rs275, %rs274;
cvt.u16.u32	%rs312, %r121;

BB44_240:
bar.sync 0;
st.u8 [%rd88], %rs312;
bar.sync 0;
setp.lt.s32	%p176, %r1, 32;
@%p176 bra BB44_242;

and.b16 %rs276, %rs312, 255;
ld.u8 %rs277, [%rd88+-32];
mul.wide.u16 %r122, %rs277, %rs276;
cvt.u16.u32	%rs312, %r122;

BB44_242:
bar.sync 0;
st.u8 [%rd88], %rs312;
bar.sync 0;
setp.lt.s32	%p177, %r1, 64;
@%p177 bra BB44_244;

and.b16 %rs278, %rs312, 255;
ld.u8 %rs279, [%rd88+-64];
mul.wide.u16 %r123, %rs279, %rs278;
cvt.u16.u32	%rs312, %r123;

BB44_244:
bar.sync 0;
st.u8 [%rd88], %rs312;
bar.sync 0;
setp.lt.s32	%p178, %r1, 128;
@%p178 bra BB44_246;

and.b16 %rs280, %rs312, 255;
ld.u8 %rs281, [%rd88+-128];
mul.wide.u16 %r124, %rs281, %rs280;
cvt.u16.u32	%rs312, %r124;

BB44_246:
bar.sync 0;
st.u8 [%rd88], %rs312;
bar.sync 0;
setp.lt.s32	%p179, %r1, 256;
@%p179 bra BB44_248;

and.b16 %rs282, %rs312, 255;
ld.u8 %rs283, [%rd88+-256];
mul.wide.u16 %r125, %rs283, %rs282;
cvt.u16.u32	%rs312, %r125;

BB44_248:
bar.sync 0;
st.u8 [%rd88], %rs312;
bar.sync 0;
ld.u8 %rs350, [%rd34+511];
mov.u16 %rs338, %rs65;
@%p1 bra BB44_250;

ld.u8 %rs338, [%rd88+-1];

BB44_250:
bar.sync 0;
st.u8 [%rd88], %rs338;
bar.sync 0;
bra.uni BB44_251;

BB44_183:
@%p26 bra BB44_185;

ld.u8 %rs245, [%rd34];
mul.wide.u16 %r98, %rs245, %rs65;
st.u8 [%rd34], %r98;

BB44_185:
setp.ge.s32	%p138, %r1, %r131;
mov.u16 %rs348, %rs65;
@%p138 bra BB44_187;

ld.u8 %rs71, [%rd88];
mov.u16 %rs348, %rs71;

BB44_187:
mov.u16 %rs329, %rs348;
mov.u16 %rs347, %rs329;
bar.sync 0;
setp.le.s32	%p139, %r1, %r131;
setp.gt.s32	%p140, %r1, 0;
and.pred %p141, %p139, %p140;
@!%p141 bra BB44_189;
bra.uni BB44_188;

BB44_188:
ld.u8 %rs247, [%rd88+-1];
mul.wide.u16 %r99, %rs247, %rs347;
cvt.u16.u32	%rs347, %r99;

BB44_189:
mov.u16 %rs346, %rs347;
bar.sync 0;
@%p138 bra BB44_191;

st.u8 [%rd88], %rs346;

BB44_191:
setp.gt.s32	%p15, %r1, 1;
bar.sync 0;
setp.lt.s32	%p143, %r9, %r131;
and.pred %p144, %p143, %p15;
@!%p144 bra BB44_193;
bra.uni BB44_192;

BB44_192:
and.b16 %rs248, %rs346, 255;
ld.u8 %rs249, [%rd88+-2];
mul.wide.u16 %r100, %rs249, %rs248;
cvt.u16.u32	%rs346, %r100;

BB44_193:
mov.u16 %rs345, %rs346;
bar.sync 0;
@%p138 bra BB44_195;

st.u8 [%rd88], %rs345;

BB44_195:
setp.gt.s32	%p16, %r1, 3;
bar.sync 0;
add.s32 %r101, %r9, -2;
setp.lt.s32	%p146, %r101, %r131;
and.pred %p147, %p146, %p16;
@!%p147 bra BB44_197;
bra.uni BB44_196;

BB44_196:
and.b16 %rs250, %rs345, 255;
ld.u8 %rs251, [%rd88+-4];
mul.wide.u16 %r102, %rs251, %rs250;
cvt.u16.u32	%rs345, %r102;

BB44_197:
mov.u16 %rs344, %rs345;
bar.sync 0;
@%p138 bra BB44_199;

st.u8 [%rd88], %rs344;

BB44_199:
setp.gt.s32	%p17, %r1, 7;
bar.sync 0;
add.s32 %r103, %r9, -6;
setp.lt.s32	%p149, %r103, %r131;
and.pred %p150, %p149, %p17;
@!%p150 bra BB44_201;
bra.uni BB44_200;

BB44_200:
and.b16 %rs252, %rs344, 255;
ld.u8 %rs253, [%rd88+-8];
mul.wide.u16 %r104, %rs253, %rs252;
cvt.u16.u32	%rs344, %r104;

BB44_201:
mov.u16 %rs343, %rs344;
bar.sync 0;
@%p138 bra BB44_203;

st.u8 [%rd88], %rs343;

BB44_203:
setp.gt.s32	%p18, %r1, 15;
bar.sync 0;
add.s32 %r105, %r9, -14;
setp.lt.s32	%p152, %r105, %r131;
and.pred %p153, %p152, %p18;
@!%p153 bra BB44_205;
bra.uni BB44_204;

BB44_204:
and.b16 %rs254, %rs343, 255;
ld.u8 %rs255, [%rd88+-16];
mul.wide.u16 %r106, %rs255, %rs254;
cvt.u16.u32	%rs343, %r106;

BB44_205:
mov.u16 %rs342, %rs343;
bar.sync 0;
@%p138 bra BB44_207;

st.u8 [%rd88], %rs342;

BB44_207:
setp.gt.s32	%p19, %r1, 31;
bar.sync 0;
add.s32 %r107, %r9, -30;
setp.lt.s32	%p155, %r107, %r131;
and.pred %p156, %p155, %p19;
@!%p156 bra BB44_209;
bra.uni BB44_208;

BB44_208:
and.b16 %rs256, %rs342, 255;
ld.u8 %rs257, [%rd88+-32];
mul.wide.u16 %r108, %rs257, %rs256;
cvt.u16.u32	%rs342, %r108;

BB44_209:
mov.u16 %rs341, %rs342;
bar.sync 0;
@%p138 bra BB44_211;

st.u8 [%rd88], %rs341;

BB44_211:
setp.gt.s32	%p20, %r1, 63;
bar.sync 0;
add.s32 %r109, %r9, -62;
setp.lt.s32	%p158, %r109, %r131;
and.pred %p159, %p158, %p20;
@!%p159 bra BB44_213;
bra.uni BB44_212;

BB44_212:
and.b16 %rs258, %rs341, 255;
ld.u8 %rs259, [%rd88+-64];
mul.wide.u16 %r110, %rs259, %rs258;
cvt.u16.u32	%rs341, %r110;

BB44_213:
mov.u16 %rs340, %rs341;
bar.sync 0;
@%p138 bra BB44_215;

st.u8 [%rd88], %rs340;

BB44_215:
setp.gt.s32	%p21, %r1, 127;
bar.sync 0;
add.s32 %r111, %r9, -126;
setp.lt.s32	%p161, %r111, %r131;
and.pred %p162, %p161, %p21;
@!%p162 bra BB44_217;
bra.uni BB44_216;

BB44_216:
and.b16 %rs260, %rs340, 255;
ld.u8 %rs261, [%rd88+-128];
mul.wide.u16 %r112, %rs261, %rs260;
cvt.u16.u32	%rs340, %r112;

BB44_217:
mov.u16 %rs339, %rs340;
bar.sync 0;
@%p138 bra BB44_219;

st.u8 [%rd88], %rs339;

BB44_219:
setp.gt.s32	%p22, %r1, 255;
bar.sync 0;
add.s32 %r113, %r9, -254;
setp.lt.s32	%p164, %r113, %r131;
and.pred %p165, %p164, %p22;
@!%p165 bra BB44_221;
bra.uni BB44_220;

BB44_220:
and.b16 %rs262, %rs339, 255;
ld.u8 %rs263, [%rd88+-256];
mul.wide.u16 %r114, %rs263, %rs262;
cvt.u16.u32	%rs339, %r114;

BB44_221:
bar.sync 0;
@%p138 bra BB44_223;

st.u8 [%rd88], %rs339;

BB44_223:
setp.lt.s32	%p23, %r1, %r131;
bar.sync 0;
add.s32 %r115, %r131, -1;
cvt.s64.s32	%rd320, %r115;
add.s64 %rd321, %rd34, %rd320;
ld.u8 %rs350, [%rd321];
not.pred %p167, %p23;
or.pred %p169, %p1, %p167;
selp.b16	%rs311, %rs65, %rs339, %p23;
@%p169 bra BB44_225;

ld.u8 %rs311, [%rd88+-1];

BB44_225:
bar.sync 0;
@%p138 bra BB44_227;

st.u8 [%rd88], %rs311;

BB44_227:
bar.sync 0;

BB44_251:
mov.u16 %rs349, %rs350;
@%p131 bra BB44_253;

ld.u8 %rs364, [%rd88];

BB44_253:
bar.sync 0;
cvt.s64.s32	%rd322, %r12;
add.s64 %rd115, %rd36, %rd322;
setp.ge.u64	%p182, %rd36, %rd115;
@%p182 bra BB44_255;

and.b16 %rs284, %rs364, 255;
ld.local.u8 %rs285, [%rd36];
mul.wide.u16 %r126, %rs285, %rs284;
cvt.u16.u32	%rs364, %r126;
st.u8 [%rd89], %rs364;

BB44_255:
setp.ge.u64	%p183, %rd90, %rd115;
@%p183 bra BB44_257;

and.b16 %rs286, %rs364, 255;
ld.local.u8 %rs287, [%rd36+1];
mul.wide.u16 %r127, %rs287, %rs286;
cvt.u16.u32	%rs364, %r127;
st.u8 [%rd89+1], %rs364;

BB44_257:
add.s64 %rd323, %rd90, 1;
setp.ge.u64	%p184, %rd323, %rd115;
@%p184 bra BB44_259;

and.b16 %rs288, %rs364, 255;
ld.local.u8 %rs289, [%rd36+2];
mul.wide.u16 %r128, %rs289, %rs288;
st.u8 [%rd89+2], %r128;

BB44_259:
bar.sync 0;
@%p120 bra BB44_271;
bra.uni BB44_260;

BB44_271:
add.s64 %rd328, %rd384, %rd87;
ld.u8 %rs296, [%rd88];
st.global.u8 [%rd328], %rs296;
ld.u8 %rs297, [%rd88+512];
st.global.u8 [%rd328+512], %rs297;
ld.u8 %rs298, [%rd88+1024];
st.global.u8 [%rd328+1024], %rs298;
bra.uni BB44_272;

BB44_260:
setp.lt.s32	%p185, %r10, 1;
@%p185 bra BB44_272;

cvt.s64.s32	%rd325, %r10;
add.s64 %rd116, %rd34, %rd325;
mov.u64 %rd406, 0;
mov.u64 %rd407, %rd87;

BB44_262:
mov.u64 %rd118, %rd407;
add.s64 %rd326, %rd34, %rd406;
sub.s64 %rd119, %rd116, %rd326;
setp.gt.s64	%p186, %rd119, 1535;
add.s64 %rd120, %rd34, %rd118;
add.s64 %rd121, %rd384, %rd118;
@%p186 bra BB44_269;
bra.uni BB44_263;

BB44_269:
ld.u8 %rs293, [%rd120];
st.global.u8 [%rd121], %rs293;
ld.u8 %rs294, [%rd120+512];
st.global.u8 [%rd121+512], %rs294;
ld.u8 %rs295, [%rd120+1024];
st.global.u8 [%rd121+1024], %rs295;
bra.uni BB44_270;

BB44_263:
setp.ge.s64	%p187, %rd87, %rd119;
@%p187 bra BB44_265;

ld.u8 %rs290, [%rd120];
st.global.u8 [%rd121], %rs290;

BB44_265:
setp.ge.s64	%p188, %rd91, %rd119;
@%p188 bra BB44_267;

ld.u8 %rs291, [%rd120+512];
st.global.u8 [%rd121+512], %rs291;

BB44_267:
setp.ge.s64	%p189, %rd92, %rd119;
@%p189 bra BB44_270;

ld.u8 %rs292, [%rd120+1024];
st.global.u8 [%rd121+1024], %rs292;

BB44_270:
add.s64 %rd122, %rd118, 1536;
add.s64 %rd406, %rd406, 1536;
add.s64 %rd327, %rd34, %rd406;
setp.lt.u64	%p190, %rd327, %rd116;
mov.u64 %rd407, %rd122;
@%p190 bra BB44_262;

BB44_272:
bar.sync 0;
add.s64 %rd400, %rd95, 1536;
add.s64 %rd384, %rd384, 1536;
add.s64 %rd381, %rd94, 1536;
mov.u64 %rd393, %rd381;
sub.s64 %rd329, %rd381, %rd30;
setp.lt.s64	%p191, %rd329, 0;
@%p191 bra BB44_152;

BB44_273:
@%p26 bra BB44_289;


	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r129, 1, 0, p; 
} 


	setp.eq.s32	%p193, %r129, 0;
@%p193 bra BB44_288;

mov.u64 %rd331, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd332, %rd331;
sub.s64 %rd129, %rd34, %rd332;
setp.eq.s64	%p194, %rd34, 0;
@%p194 bra BB44_289;

add.s64 %rd333, %rd129, -16;
add.s64 %rd335, %rd331, %rd333;
add.s64 %rd131, %rd332, %rd333;
ld.shared.u8 %rs299, [%rd335];
or.b16 %rs300, %rs299, 1;
st.shared.u8 [%rd335], %rs300;
ld.shared.u64 %rd132, [%rd335+8];
setp.eq.s64	%p195, %rd132, 0;
mov.u64 %rd411, %rd131;
@%p195 bra BB44_282;

mov.u64 %rd133, %rd131;
ld.u8 %rs301, [%rd132];
and.b16 %rs302, %rs301, 1;
setp.eq.b16	%p196, %rs302, 1;
mov.u64 %rd411, %rd133;
@!%p196 bra BB44_282;
bra.uni BB44_278;

BB44_278:
ld.u64 %rd135, [%rd132];
shr.u64 %rd136, %rd135, 1;
add.s64 %rd137, %rd132, 16;
add.s64 %rd138, %rd137, %rd136;
ld.shared.u64 %rd337, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p197, %rd138, %rd337;
mov.u64 %rd411, %rd132;
@%p197 bra BB44_282;

ld.u8 %rs303, [%rd138];
and.b16 %rs304, %rs303, 1;
setp.eq.b16	%p198, %rs304, 1;
mov.u64 %rd408, %rd132;
mov.u64 %rd411, %rd408;
@!%p198 bra BB44_282;
bra.uni BB44_280;

BB44_280:
ld.u64 %rd338, [%rd138];
shr.u64 %rd339, %rd338, 1;
add.s64 %rd340, %rd339, %rd136;
add.s64 %rd341, %rd340, 16;
shl.b64 %rd342, %rd341, 1;
and.b64 %rd343, %rd135, 1;
or.b64 %rd344, %rd342, %rd343;
st.u64 [%rd132], %rd344;
and.b64 %rd139, %rd341, 9223372036854775807;
add.s64 %rd345, %rd137, %rd139;
ld.shared.u64 %rd346, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p199, %rd345, %rd346;
mov.u64 %rd409, %rd132;
mov.u64 %rd411, %rd409;
@%p199 bra BB44_282;

add.s64 %rd347, %rd139, %rd137;
st.u64 [%rd347+8], %rd132;
mov.u64 %rd411, %rd132;

BB44_282:
ld.u64 %rd142, [%rd411];
shr.u64 %rd143, %rd142, 1;
add.s64 %rd144, %rd411, 16;
add.s64 %rd145, %rd144, %rd143;
ld.shared.u64 %rd348, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p200, %rd145, %rd348;
@%p200 bra BB44_286;

ld.u8 %rs305, [%rd145];
and.b16 %rs306, %rs305, 1;
setp.eq.b16	%p201, %rs306, 1;
@!%p201 bra BB44_289;
bra.uni BB44_284;

BB44_284:
ld.u64 %rd349, [%rd145];
shr.u64 %rd350, %rd349, 1;
add.s64 %rd351, %rd350, %rd143;
add.s64 %rd352, %rd351, 16;
shl.b64 %rd353, %rd352, 1;
and.b64 %rd354, %rd142, 1;
or.b64 %rd355, %rd353, %rd354;
st.u64 [%rd411], %rd355;
and.b64 %rd146, %rd352, 9223372036854775807;
add.s64 %rd356, %rd144, %rd146;
ld.shared.u64 %rd357, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p202, %rd356, %rd357;
@%p202 bra BB44_289;

add.s64 %rd358, %rd146, %rd144;
st.u64 [%rd358+8], %rd411;
bra.uni BB44_289;

BB44_288:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
call.uni 
free, 
(
param0
);


	}

BB44_289:
bar.sync 0;

BB44_290:
ret;

BB44_286:
setp.lt.u64	%p203, %rd145, %rd411;
@%p203 bra BB44_289;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd411;
bra.uni BB44_289;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIhENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIhENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0[104]
)
.maxntid 128, 1, 1
{
.reg .pred %p<90>;
.reg .b16 %rs<158>;
.reg .b32 %r<102>;
.reg .b64 %rd<266>;


ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIhENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r16, %r17}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIhENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd85, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIhENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd84, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIhENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd83, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIhENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd82, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIhENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd80, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIhENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd79, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIhENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd86, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd87, %rd86;
setp.eq.s64	%p6, %rd87, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB45_2;

cvt.s64.s32	%rd88, %r16;
mov.u32 %r20, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r20;
mov.u64 %rd89, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd90, %rd89;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd90;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd88;

BB45_2:
cvta.to.global.u64 %rd2, %rd79;
mov.u32 %r21, %ctaid.x;
add.s32 %r2, %r21, %r15;
bar.sync 0;
cvt.s64.s32	%rd7, %r2;
mul.lo.s64 %rd91, %rd7, %rd82;
min.s64 %rd92, %rd84, %rd7;
add.s64 %rd93, %rd92, %rd91;
setp.lt.s64	%p8, %rd7, %rd84;
selp.u64	%rd94, 1, 0, %p8;
add.s64 %rd95, %rd94, %rd82;
add.s64 %rd96, %rd95, %rd93;
mul.lo.s64 %rd8, %rd93, %rd83;
mul.lo.s64 %rd97, %rd96, %rd83;
min.s64 %rd9, %rd97, %rd80;
add.s64 %rd98, %rd2, %rd8;
ld.global.u8 %rs148, [%rd98];
bar.sync 0;
@%p5 bra BB45_23;

ld.shared.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd244, %rd10;
mov.u64 %rd239, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd246, %rd239;
setp.eq.s64	%p10, %rd10, %rd246;
@%p10 bra BB45_7;

mov.u64 %rd245, %rd244;

BB45_5:
mov.u64 %rd241, %rd246;
mov.u64 %rd244, %rd245;
mov.u64 %rd245, %rd241;
ld.shared.u8 %rs61, [%rd239];
and.b16 %rs62, %rs61, 1;
setp.eq.b16	%p11, %rs62, 1;
not.pred %p12, %p11;
ld.shared.u64 %rd15, [%rd239];
setp.lt.u64	%p13, %rd15, 2304;
or.pred %p14, %p12, %p13;
@!%p14 bra BB45_7;
bra.uni BB45_6;

BB45_6:
shr.u64 %rd101, %rd15, 1;
add.s64 %rd102, %rd239, %rd101;
add.s64 %rd239, %rd102, 16;
add.s64 %rd103, %rd245, %rd101;
add.s64 %rd246, %rd103, 16;
setp.ne.s64	%p15, %rd246, %rd10;
mov.u64 %rd244, %rd245;
@%p15 bra BB45_5;

BB45_7:
setp.eq.s64	%p17, %rd244, %rd10;
mov.pred %p89, 0;
@%p17 bra BB45_9;

ld.u64 %rd105, [%rd244];
shr.u64 %rd106, %rd105, 1;
add.s64 %rd107, %rd244, %rd106;
add.s64 %rd250, %rd107, 16;
setp.ne.s64	%p89, %rd250, %rd10;

BB45_9:
@%p89 bra BB45_15;
bra.uni BB45_10;

BB45_15:
ld.u64 %rd26, [%rd250];
and.b64 %rd122, %rd26, -32;
setp.eq.s64	%p21, %rd122, 2304;
cvt.u16.u64	%rs136, %rd26;
@%p21 bra BB45_18;

add.s64 %rd27, %rd250, 16;
ld.u64 %rd123, [%rd250+1168];
and.b64 %rd124, %rd123, 1;
add.s64 %rd125, %rd26, -2336;
and.b64 %rd126, %rd125, -2;
or.b64 %rd127, %rd124, %rd126;
st.u64 [%rd250+1168], %rd127;
st.u64 [%rd250+1176], %rd250;
cvt.u16.u64	%rs64, %rd125;
or.b16 %rs65, %rs64, 1;
and.b64 %rd128, %rd26, 1;
or.b64 %rd129, %rd128, 2304;
st.u64 [%rd250], %rd129;
st.u8 [%rd250+1168], %rs65;
ld.u64 %rd130, [%rd250+1168];
shr.u64 %rd28, %rd130, 1;
add.s64 %rd131, %rd28, %rd27;
add.s64 %rd132, %rd131, 1168;
ld.shared.u64 %rd133, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p22, %rd132, %rd133;
cvt.u16.u64	%rs66, %rd26;
and.b16 %rs136, %rs66, 1;
@%p22 bra BB45_18;

add.s64 %rd134, %rd27, 1152;
st.u64 [%rd131+1176], %rd134;
ld.u8 %rs136, [%rd250];

BB45_18:
and.b16 %rs67, %rs136, 254;
st.u8 [%rd250], %rs67;
bra.uni BB45_19;

BB45_10:
mov.u64 %rd109, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd110, %rd109;
sub.s64 %rd111, %rd10, %rd110;
add.s64 %rd112, %rd111, 1168;
ld.shared.u64 %rd113, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p18, %rd112, %rd113;
mov.u64 %rd248, -1;
mov.u64 %rd249, %rd10;
@%p18 bra BB45_12;

add.s64 %rd21, %rd10, 1168;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
mov.u64 %rd248, %rd21;
mov.u64 %rd249, %rd21;

BB45_12:
mov.u64 %rd22, %rd249;
setp.eq.s64	%p19, %rd248, -1;
@%p19 bra BB45_14;

mov.u64 %rd114, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd115, %rd114;
sub.s64 %rd116, %rd10, %rd115;
add.s64 %rd117, %rd114, %rd116;
ld.shared.u64 %rd118, [%rd117];
and.b64 %rd119, %rd118, 1;
or.b64 %rd120, %rd119, 2304;
st.shared.u64 [%rd117], %rd120;
st.shared.u64 [%rd117+8], %rd244;
mov.u16 %rs63, 0;
st.shared.u8 [%rd117], %rs63;

BB45_14:
mov.u64 %rd250, %rd10;
setp.eq.s64	%p20, %rd10, %rd22;
mov.u64 %rd251, 0;
@%p20 bra BB45_20;

BB45_19:
add.s64 %rd251, %rd250, 16;

BB45_20:
mov.u64 %rd252, %rd251;
setp.ne.s64	%p23, %rd251, 0;
@%p23 bra BB45_22;

mov.u64 %rd136, 1152;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd136;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd252, [retval0+0];


	}

BB45_22:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd252;

BB45_23:
add.s64 %rd35, %rd8, 1;
add.s64 %rd258, %rd79, %rd35;
add.s64 %rd39, %rd79, %rd9;
not.b64 %rd137, %rd8;
add.s64 %rd38, %rd9, %rd137;
bar.sync 0;
ld.shared.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];
sub.s64 %rd138, %rd258, %rd39;
setp.gt.s64	%p24, %rd138, -1;
@%p24 bra BB45_100;

add.s64 %rd261, %rd2, %rd35;
mov.u64 %rd253, %rd258;
cvt.s64.s32	%rd139, %r1;
add.s64 %rd43, %rd40, %rd139;
cvt.u32.u64	%r22, %rd38;
mov.u32 %r23, 128;
min.s32 %r3, %r22, %r23;
mov.u16 %rs157, %rs148;

BB45_25:
mov.u16 %rs7, %rs157;
mov.u64 %rd259, %rd261;
mov.u64 %rd46, %rd259;
mov.u64 %rd256, %rd258;
mov.u64 %rd45, %rd256;
mov.u64 %rd44, %rd253;
sub.s64 %rd140, %rd39, %rd44;
cvt.u32.u64	%r24, %rd140;
mov.u32 %r25, 1152;
min.s32 %r4, %r24, %r25;
setp.eq.s32	%p25, %r4, 1152;
@%p25 bra BB45_49;
bra.uni BB45_26;

BB45_49:
add.s64 %rd186, %rd46, %rd139;
ld.global.u8 %rs87, [%rd186];
st.u8 [%rd43], %rs87;
ld.global.u8 %rs88, [%rd186+128];
st.u8 [%rd43+128], %rs88;
ld.global.u8 %rs89, [%rd186+256];
st.u8 [%rd43+256], %rs89;
ld.global.u8 %rs90, [%rd186+384];
st.u8 [%rd43+384], %rs90;
ld.global.u8 %rs91, [%rd186+512];
st.u8 [%rd43+512], %rs91;
ld.global.u8 %rs92, [%rd186+640];
st.u8 [%rd43+640], %rs92;
ld.global.u8 %rs93, [%rd186+768];
st.u8 [%rd43+768], %rs93;
ld.global.u8 %rs94, [%rd186+896];
st.u8 [%rd43+896], %rs94;
ld.global.u8 %rs95, [%rd186+1024];
st.u8 [%rd43+1024], %rs95;
bra.uni BB45_50;

BB45_26:
setp.lt.s32	%p26, %r4, 1;
@%p26 bra BB45_50;

mov.u64 %rd254, %rd45;
mov.u64 %rd255, %rd40;
mov.u64 %rd257, %rd45;
mov.u64 %rd260, %rd46;

BB45_28:
mov.u64 %rd51, %rd260;
mov.u64 %rd50, %rd257;
mov.u64 %rd49, %rd255;
mov.u64 %rd48, %rd254;
cvt.s64.s32	%rd141, %r4;
add.s64 %rd142, %rd45, %rd141;
sub.s64 %rd52, %rd142, %rd48;
setp.gt.s64	%p27, %rd52, 1151;
@%p27 bra BB45_47;
bra.uni BB45_29;

BB45_47:
add.s64 %rd180, %rd51, %rd139;
ld.global.u8 %rs78, [%rd180];
add.s64 %rd181, %rd49, %rd139;
st.u8 [%rd181], %rs78;
ld.global.u8 %rs79, [%rd180+128];
st.u8 [%rd181+128], %rs79;
ld.global.u8 %rs80, [%rd180+256];
st.u8 [%rd181+256], %rs80;
ld.global.u8 %rs81, [%rd180+384];
st.u8 [%rd181+384], %rs81;
ld.global.u8 %rs82, [%rd180+512];
st.u8 [%rd181+512], %rs82;
ld.global.u8 %rs83, [%rd180+640];
st.u8 [%rd181+640], %rs83;
ld.global.u8 %rs84, [%rd180+768];
st.u8 [%rd181+768], %rs84;
ld.global.u8 %rs85, [%rd180+896];
st.u8 [%rd181+896], %rs85;
ld.global.u8 %rs86, [%rd180+1024];
st.u8 [%rd181+1024], %rs86;
bra.uni BB45_48;

BB45_29:
setp.ge.s64	%p28, %rd139, %rd52;
@%p28 bra BB45_31;

add.s64 %rd145, %rd51, %rd139;
ld.global.u8 %rs69, [%rd145];
add.s64 %rd146, %rd49, %rd139;
st.u8 [%rd146], %rs69;

BB45_31:
add.s32 %r29, %r1, 128;
cvt.s64.s32	%rd147, %r29;
setp.ge.s64	%p29, %rd147, %rd52;
@%p29 bra BB45_33;

add.s64 %rd149, %rd51, %rd139;
ld.global.u8 %rs70, [%rd149+128];
add.s64 %rd150, %rd49, %rd139;
st.u8 [%rd150+128], %rs70;

BB45_33:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd151, %r32;
setp.ge.s64	%p30, %rd151, %rd52;
@%p30 bra BB45_35;

add.s64 %rd153, %rd51, %rd139;
ld.global.u8 %rs71, [%rd153+256];
add.s64 %rd154, %rd49, %rd139;
st.u8 [%rd154+256], %rs71;

BB45_35:
add.s32 %r35, %r1, 384;
cvt.s64.s32	%rd155, %r35;
setp.ge.s64	%p31, %rd155, %rd52;
@%p31 bra BB45_37;

add.s64 %rd157, %rd51, %rd139;
ld.global.u8 %rs72, [%rd157+384];
add.s64 %rd158, %rd49, %rd139;
st.u8 [%rd158+384], %rs72;

BB45_37:
add.s32 %r38, %r1, 512;
cvt.s64.s32	%rd159, %r38;
setp.ge.s64	%p32, %rd159, %rd52;
@%p32 bra BB45_39;

add.s64 %rd161, %rd51, %rd139;
ld.global.u8 %rs73, [%rd161+512];
add.s64 %rd162, %rd49, %rd139;
st.u8 [%rd162+512], %rs73;

BB45_39:
add.s32 %r41, %r1, 640;
cvt.s64.s32	%rd163, %r41;
setp.ge.s64	%p33, %rd163, %rd52;
@%p33 bra BB45_41;

add.s64 %rd165, %rd51, %rd139;
ld.global.u8 %rs74, [%rd165+640];
add.s64 %rd166, %rd49, %rd139;
st.u8 [%rd166+640], %rs74;

BB45_41:
add.s32 %r44, %r1, 768;
cvt.s64.s32	%rd167, %r44;
setp.ge.s64	%p34, %rd167, %rd52;
@%p34 bra BB45_43;

add.s64 %rd169, %rd51, %rd139;
ld.global.u8 %rs75, [%rd169+768];
add.s64 %rd170, %rd49, %rd139;
st.u8 [%rd170+768], %rs75;

BB45_43:
add.s32 %r47, %r1, 896;
cvt.s64.s32	%rd171, %r47;
setp.ge.s64	%p35, %rd171, %rd52;
@%p35 bra BB45_45;

add.s64 %rd173, %rd51, %rd139;
ld.global.u8 %rs76, [%rd173+896];
add.s64 %rd174, %rd49, %rd139;
st.u8 [%rd174+896], %rs76;

BB45_45:
add.s32 %r50, %r1, 1024;
cvt.s64.s32	%rd175, %r50;
setp.ge.s64	%p36, %rd175, %rd52;
@%p36 bra BB45_48;

add.s64 %rd177, %rd51, %rd139;
ld.global.u8 %rs77, [%rd177+1024];
add.s64 %rd178, %rd49, %rd139;
st.u8 [%rd178+1024], %rs77;

BB45_48:
add.s64 %rd53, %rd51, 1152;
add.s64 %rd54, %rd49, 1152;
add.s64 %rd254, %rd50, 1152;
mov.u64 %rd55, %rd254;
sub.s64 %rd184, %rd254, %rd142;
setp.lt.s64	%p37, %rd184, 0;
mov.u64 %rd255, %rd54;
mov.u64 %rd257, %rd55;
mov.u64 %rd260, %rd53;
@%p37 bra BB45_28;

BB45_50:
bar.sync 0;
mad.lo.s32 %r54, %r1, -9, %r4;
mov.u32 %r55, 9;
min.s32 %r56, %r54, %r55;
mov.u32 %r57, 0;
max.s32 %r6, %r56, %r57;
setp.eq.s32	%p38, %r6, 0;
@%p38 bra BB45_67;

mul.lo.s32 %r59, %r1, 9;
cvt.s64.s32	%rd187, %r59;
add.s64 %rd188, %rd40, %rd187;
ld.u8 %rs137, [%rd188];
add.s32 %r7, %r6, -1;
setp.lt.s32	%p39, %r7, 1;
@%p39 bra BB45_53;

ld.u8 %rs96, [%rd188+1];
mul.wide.u16 %r62, %rs96, %rs137;
cvt.u16.u32	%rs137, %r62;

BB45_53:
setp.lt.s32	%p40, %r7, 2;
@%p40 bra BB45_55;

ld.u8 %rs98, [%rd188+2];
and.b16 %rs99, %rs137, 255;
mul.wide.u16 %r65, %rs98, %rs99;
cvt.u16.u32	%rs137, %r65;

BB45_55:
setp.lt.s32	%p41, %r7, 3;
@%p41 bra BB45_57;

ld.u8 %rs100, [%rd188+3];
and.b16 %rs101, %rs137, 255;
mul.wide.u16 %r68, %rs100, %rs101;
cvt.u16.u32	%rs137, %r68;

BB45_57:
setp.lt.s32	%p42, %r7, 4;
@%p42 bra BB45_59;

ld.u8 %rs102, [%rd188+4];
and.b16 %rs103, %rs137, 255;
mul.wide.u16 %r71, %rs102, %rs103;
cvt.u16.u32	%rs137, %r71;

BB45_59:
setp.lt.s32	%p43, %r7, 5;
@%p43 bra BB45_61;

ld.u8 %rs104, [%rd188+5];
and.b16 %rs105, %rs137, 255;
mul.wide.u16 %r74, %rs104, %rs105;
cvt.u16.u32	%rs137, %r74;

BB45_61:
setp.lt.s32	%p44, %r7, 6;
@%p44 bra BB45_63;

ld.u8 %rs106, [%rd188+6];
and.b16 %rs107, %rs137, 255;
mul.wide.u16 %r77, %rs106, %rs107;
cvt.u16.u32	%rs137, %r77;

BB45_63:
setp.lt.s32	%p45, %r7, 7;
@%p45 bra BB45_65;

ld.u8 %rs108, [%rd188+7];
and.b16 %rs109, %rs137, 255;
mul.wide.u16 %r80, %rs108, %rs109;
cvt.u16.u32	%rs137, %r80;

BB45_65:
setp.lt.s32	%p46, %r7, 8;
@%p46 bra BB45_67;

ld.u8 %rs110, [%rd188+8];
and.b16 %rs111, %rs137, 255;
mul.wide.u16 %r83, %rs110, %rs111;
cvt.u16.u32	%rs137, %r83;

BB45_67:
bar.sync 0;
@%p38 bra BB45_69;

st.u8 [%rd43], %rs137;

BB45_69:
setp.lt.s32	%p3, %r1, %r3;
bar.sync 0;
mov.u16 %rs156, %rs7;
@!%p3 bra BB45_71;
bra.uni BB45_70;

BB45_70:
ld.u8 %rs25, [%rd43];
mov.u16 %rs156, %rs25;

BB45_71:
mov.u16 %rs141, %rs156;
mov.u16 %rs155, %rs141;
bar.sync 0;
setp.gt.s32	%p48, %r1, 0;
setp.le.s32	%p49, %r1, %r3;
and.pred %p50, %p49, %p48;
@!%p50 bra BB45_73;
bra.uni BB45_72;

BB45_72:
and.b16 %rs112, %rs155, 255;
ld.u8 %rs113, [%rd43+-1];
mul.wide.u16 %r84, %rs113, %rs112;
cvt.u16.u32	%rs155, %r84;

BB45_73:
mov.u16 %rs154, %rs155;
bar.sync 0;
setp.ge.s32	%p51, %r1, %r3;
@%p51 bra BB45_75;

st.u8 [%rd43], %rs154;

BB45_75:
bar.sync 0;
add.s32 %r85, %r1, -2;
setp.lt.s32	%p52, %r85, %r3;
setp.gt.s32	%p53, %r1, 1;
and.pred %p54, %p52, %p53;
@!%p54 bra BB45_77;
bra.uni BB45_76;

BB45_76:
and.b16 %rs114, %rs154, 255;
ld.u8 %rs115, [%rd43+-2];
mul.wide.u16 %r86, %rs115, %rs114;
cvt.u16.u32	%rs154, %r86;

BB45_77:
mov.u16 %rs153, %rs154;
bar.sync 0;
@%p51 bra BB45_79;

st.u8 [%rd43], %rs153;

BB45_79:
bar.sync 0;
add.s32 %r87, %r1, -4;
setp.lt.s32	%p56, %r87, %r3;
setp.gt.s32	%p57, %r1, 3;
and.pred %p58, %p56, %p57;
@!%p58 bra BB45_81;
bra.uni BB45_80;

BB45_80:
and.b16 %rs116, %rs153, 255;
ld.u8 %rs117, [%rd43+-4];
mul.wide.u16 %r88, %rs117, %rs116;
cvt.u16.u32	%rs153, %r88;

BB45_81:
mov.u16 %rs152, %rs153;
bar.sync 0;
@%p51 bra BB45_83;

st.u8 [%rd43], %rs152;

BB45_83:
bar.sync 0;
add.s32 %r89, %r1, -8;
setp.lt.s32	%p60, %r89, %r3;
setp.gt.s32	%p61, %r1, 7;
and.pred %p62, %p60, %p61;
@!%p62 bra BB45_85;
bra.uni BB45_84;

BB45_84:
and.b16 %rs118, %rs152, 255;
ld.u8 %rs119, [%rd43+-8];
mul.wide.u16 %r90, %rs119, %rs118;
cvt.u16.u32	%rs152, %r90;

BB45_85:
mov.u16 %rs151, %rs152;
bar.sync 0;
@%p51 bra BB45_87;

st.u8 [%rd43], %rs151;

BB45_87:
bar.sync 0;
add.s32 %r91, %r1, -16;
setp.lt.s32	%p64, %r91, %r3;
setp.gt.s32	%p65, %r1, 15;
and.pred %p66, %p64, %p65;
@!%p66 bra BB45_89;
bra.uni BB45_88;

BB45_88:
and.b16 %rs120, %rs151, 255;
ld.u8 %rs121, [%rd43+-16];
mul.wide.u16 %r92, %rs121, %rs120;
cvt.u16.u32	%rs151, %r92;

BB45_89:
mov.u16 %rs150, %rs151;
bar.sync 0;
@%p51 bra BB45_91;

st.u8 [%rd43], %rs150;

BB45_91:
bar.sync 0;
add.s32 %r93, %r1, -32;
setp.lt.s32	%p68, %r93, %r3;
setp.gt.s32	%p69, %r1, 31;
and.pred %p70, %p68, %p69;
@!%p70 bra BB45_93;
bra.uni BB45_92;

BB45_92:
and.b16 %rs122, %rs150, 255;
ld.u8 %rs123, [%rd43+-32];
mul.wide.u16 %r94, %rs123, %rs122;
cvt.u16.u32	%rs150, %r94;

BB45_93:
mov.u16 %rs149, %rs150;
bar.sync 0;
@%p51 bra BB45_95;

st.u8 [%rd43], %rs149;

BB45_95:
bar.sync 0;
add.s32 %r95, %r1, -64;
setp.lt.s32	%p72, %r95, %r3;
setp.gt.s32	%p73, %r1, 63;
and.pred %p74, %p72, %p73;
@!%p74 bra BB45_97;
bra.uni BB45_96;

BB45_96:
and.b16 %rs124, %rs149, 255;
ld.u8 %rs125, [%rd43+-64];
mul.wide.u16 %r96, %rs125, %rs124;
cvt.u16.u32	%rs149, %r96;

BB45_97:
bar.sync 0;
@%p51 bra BB45_99;

st.u8 [%rd43], %rs149;

BB45_99:
bar.sync 0;
add.s32 %r97, %r3, -1;
cvt.s64.s32	%rd205, %r97;
add.s64 %rd206, %rd40, %rd205;
ld.u8 %rs126, [%rd206];
and.b16 %rs127, %rs7, 255;
mul.wide.u16 %r98, %rs126, %rs127;
cvt.u16.u32	%rs157, %r98;
bar.sync 0;
add.s64 %rd261, %rd46, 1152;
add.s64 %rd253, %rd45, 1152;
mov.u64 %rd258, %rd253;
sub.s64 %rd207, %rd253, %rd39;
setp.lt.s64	%p76, %rd207, 0;
mov.u16 %rs148, %rs157;
@%p76 bra BB45_25;

BB45_100:
@%p5 bra BB45_116;


	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r100, 1, 0, p; 
} 


	setp.eq.s32	%p78, %r100, 0;
@%p78 bra BB45_115;

mov.u64 %rd209, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd210, %rd209;
sub.s64 %rd61, %rd40, %rd210;
setp.eq.s64	%p79, %rd40, 0;
@%p79 bra BB45_116;

add.s64 %rd211, %rd61, -16;
add.s64 %rd213, %rd209, %rd211;
add.s64 %rd63, %rd210, %rd211;
ld.shared.u8 %rs128, [%rd213];
or.b16 %rs129, %rs128, 1;
st.shared.u8 [%rd213], %rs129;
ld.shared.u64 %rd64, [%rd213+8];
setp.eq.s64	%p80, %rd64, 0;
mov.u64 %rd265, %rd63;
@%p80 bra BB45_109;

mov.u64 %rd65, %rd63;
ld.u8 %rs130, [%rd64];
and.b16 %rs131, %rs130, 1;
setp.eq.b16	%p81, %rs131, 1;
mov.u64 %rd265, %rd65;
@!%p81 bra BB45_109;
bra.uni BB45_105;

BB45_105:
ld.u64 %rd67, [%rd64];
shr.u64 %rd68, %rd67, 1;
add.s64 %rd69, %rd64, 16;
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd215, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p82, %rd70, %rd215;
mov.u64 %rd265, %rd64;
@%p82 bra BB45_109;

ld.u8 %rs132, [%rd70];
and.b16 %rs133, %rs132, 1;
setp.eq.b16	%p83, %rs133, 1;
mov.u64 %rd262, %rd64;
mov.u64 %rd265, %rd262;
@!%p83 bra BB45_109;
bra.uni BB45_107;

BB45_107:
ld.u64 %rd216, [%rd70];
shr.u64 %rd217, %rd216, 1;
add.s64 %rd218, %rd217, %rd68;
add.s64 %rd219, %rd218, 16;
shl.b64 %rd220, %rd219, 1;
and.b64 %rd221, %rd67, 1;
or.b64 %rd222, %rd220, %rd221;
st.u64 [%rd64], %rd222;
and.b64 %rd71, %rd219, 9223372036854775807;
add.s64 %rd223, %rd69, %rd71;
ld.shared.u64 %rd224, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p84, %rd223, %rd224;
mov.u64 %rd263, %rd64;
mov.u64 %rd265, %rd263;
@%p84 bra BB45_109;

add.s64 %rd225, %rd71, %rd69;
st.u64 [%rd225+8], %rd64;
mov.u64 %rd265, %rd64;

BB45_109:
ld.u64 %rd74, [%rd265];
shr.u64 %rd75, %rd74, 1;
add.s64 %rd76, %rd265, 16;
add.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd226, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p85, %rd77, %rd226;
@%p85 bra BB45_113;

ld.u8 %rs134, [%rd77];
and.b16 %rs135, %rs134, 1;
setp.eq.b16	%p86, %rs135, 1;
@!%p86 bra BB45_116;
bra.uni BB45_111;

BB45_111:
ld.u64 %rd227, [%rd77];
shr.u64 %rd228, %rd227, 1;
add.s64 %rd229, %rd228, %rd75;
add.s64 %rd230, %rd229, 16;
shl.b64 %rd231, %rd230, 1;
and.b64 %rd232, %rd74, 1;
or.b64 %rd233, %rd231, %rd232;
st.u64 [%rd265], %rd233;
and.b64 %rd78, %rd230, 9223372036854775807;
add.s64 %rd234, %rd76, %rd78;
ld.shared.u64 %rd235, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p87, %rd234, %rd235;
@%p87 bra BB45_116;

add.s64 %rd236, %rd78, %rd76;
st.u64 [%rd236+8], %rd265;
bra.uni BB45_116;

BB45_115:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd40;
call.uni 
free, 
(
param0
);


	}

BB45_116:
setp.eq.s32	%p4, %r1, 0;
bar.sync 0;
@!%p4 bra BB45_118;
bra.uni BB45_117;

BB45_117:
cvta.to.global.u64 %rd237, %rd85;
add.s64 %rd238, %rd237, %rd7;
st.global.u8 [%rd238], %rs148;

BB45_118:
ret;

BB45_113:
setp.lt.u64	%p88, %rd77, %rd265;
@%p88 bra BB45_116;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd265;
bra.uni BB45_116;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIhNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIhENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIhNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIhENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 256, 1, 1
{
.local .align 1 .b8 __local_depot46[3];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<195>;
.reg .b16 %rs<345>;
.reg .b32 %r<126>;
.reg .b64 %rd<403>;


mov.u64 %rd402, __local_depot46;
cvta.local.u64 %SP, %rd402;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIhNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIhENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd145, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIhNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIhENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd146, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIhNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIhENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIhNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIhENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd146;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p24, %r1, 0;
mov.u64 %rd147, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd148, %rd147;
setp.eq.s64	%p25, %rd148, 0;
or.pred %p26, %p24, %p25;
@%p26 bra BB46_2;

cvt.s64.s32	%rd149, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r28;
mov.u64 %rd150, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd151, %rd150;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd151;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd149;

BB46_2:
bar.sync 0;
setp.lt.s64	%p27, %rd145, 1;
@%p27 bra BB46_276;

ld.global.u8 %rs342, [%rd2];
bar.sync 0;
@%p24 bra BB46_5;

st.global.u8 [%rd3], %rs342;

BB46_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB46_26;
bra.uni BB46_6;

BB46_6:
ld.shared.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd348, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd355, %rd348;
setp.eq.s64	%p29, %rd5, %rd355;
mov.u64 %rd353, %rd5;
@%p29 bra BB46_10;

mov.u64 %rd354, %rd353;

BB46_8:
mov.u64 %rd350, %rd355;
mov.u64 %rd353, %rd354;
mov.u64 %rd354, %rd350;
ld.shared.u8 %rs134, [%rd348];
and.b16 %rs135, %rs134, 1;
setp.eq.b16	%p30, %rs135, 1;
not.pred %p31, %p30;
ld.shared.u64 %rd10, [%rd348];
setp.lt.u64	%p32, %rd10, 1536;
or.pred %p33, %p31, %p32;
@!%p33 bra BB46_10;
bra.uni BB46_9;

BB46_9:
shr.u64 %rd154, %rd10, 1;
add.s64 %rd155, %rd348, %rd154;
add.s64 %rd348, %rd155, 16;
add.s64 %rd156, %rd354, %rd154;
add.s64 %rd355, %rd156, 16;
setp.ne.s64	%p34, %rd355, %rd5;
mov.u64 %rd353, %rd354;
@%p34 bra BB46_8;

BB46_10:
setp.eq.s64	%p36, %rd353, %rd5;
mov.pred %p194, 0;
@%p36 bra BB46_12;

ld.u64 %rd158, [%rd353];
shr.u64 %rd159, %rd158, 1;
add.s64 %rd160, %rd353, %rd159;
add.s64 %rd359, %rd160, 16;
setp.ne.s64	%p194, %rd359, %rd5;

BB46_12:
@%p194 bra BB46_18;
bra.uni BB46_13;

BB46_18:
ld.u64 %rd21, [%rd359];
and.b64 %rd175, %rd21, -32;
setp.eq.s64	%p40, %rd175, 1536;
cvt.u16.u64	%rs291, %rd21;
@%p40 bra BB46_21;

add.s64 %rd22, %rd359, 16;
ld.u64 %rd176, [%rd359+784];
and.b64 %rd177, %rd176, 1;
add.s64 %rd178, %rd21, -1568;
and.b64 %rd179, %rd178, -2;
or.b64 %rd180, %rd177, %rd179;
st.u64 [%rd359+784], %rd180;
st.u64 [%rd359+792], %rd359;
cvt.u16.u64	%rs137, %rd178;
or.b16 %rs138, %rs137, 1;
and.b64 %rd181, %rd21, 1;
or.b64 %rd182, %rd181, 1536;
st.u64 [%rd359], %rd182;
st.u8 [%rd359+784], %rs138;
ld.u64 %rd183, [%rd359+784];
shr.u64 %rd23, %rd183, 1;
add.s64 %rd184, %rd23, %rd22;
add.s64 %rd185, %rd184, 784;
ld.shared.u64 %rd186, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p41, %rd185, %rd186;
cvt.u16.u64	%rs139, %rd21;
and.b16 %rs291, %rs139, 1;
@%p41 bra BB46_21;

add.s64 %rd187, %rd22, 768;
st.u64 [%rd184+792], %rd187;
ld.u8 %rs291, [%rd359];

BB46_21:
and.b16 %rs140, %rs291, 254;
st.u8 [%rd359], %rs140;
bra.uni BB46_22;

BB46_13:
mov.u64 %rd162, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd163, %rd162;
sub.s64 %rd164, %rd5, %rd163;
add.s64 %rd165, %rd164, 784;
ld.shared.u64 %rd166, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p37, %rd165, %rd166;
mov.u64 %rd357, -1;
mov.u64 %rd358, %rd5;
@%p37 bra BB46_15;

add.s64 %rd16, %rd5, 784;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd16;
mov.u64 %rd357, %rd16;
mov.u64 %rd358, %rd16;

BB46_15:
mov.u64 %rd17, %rd358;
setp.eq.s64	%p38, %rd357, -1;
@%p38 bra BB46_17;

mov.u64 %rd167, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd168, %rd167;
sub.s64 %rd169, %rd5, %rd168;
add.s64 %rd170, %rd167, %rd169;
ld.shared.u64 %rd171, [%rd170];
and.b64 %rd172, %rd171, 1;
or.b64 %rd173, %rd172, 1536;
st.shared.u64 [%rd170], %rd173;
st.shared.u64 [%rd170+8], %rd353;
mov.u16 %rs136, 0;
st.shared.u8 [%rd170], %rs136;

BB46_17:
mov.u64 %rd359, %rd5;
setp.eq.s64	%p39, %rd5, %rd17;
mov.u64 %rd360, 0;
@%p39 bra BB46_23;

BB46_22:
add.s64 %rd360, %rd359, 16;

BB46_23:
mov.u64 %rd361, %rd360;
setp.ne.s64	%p42, %rd360, 0;
@%p42 bra BB46_25;

mov.u64 %rd189, 768;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd189;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd361, [retval0+0];


	}

BB46_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd361;

BB46_26:
add.s64 %rd30, %rd1, %rd145;
add.s64 %rd392, %rd2, 1;
add.s64 %rd385, %rd1, 1;
add.s64 %rd376, %rd3, 1;
bar.sync 0;
ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p43, %r29, 0;
add.s64 %rd371, %rd145, -1;
add.u64 %rd191, %SP, 0;
cvta.to.local.u64 %rd36, %rd191;
@%p43 bra BB46_143;

setp.lt.s64	%p44, %rd371, 1;
@%p44 bra BB46_259;

mov.u64 %rd192, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd193, %rd192;
sub.s64 %rd194, %rd34, %rd193;
add.s64 %rd195, %rd192, %rd194;
cvt.s64.s32	%rd196, %r1;
add.s64 %rd37, %rd195, %rd196;

BB46_29:
mov.u16 %rs6, %rs342;
mov.u64 %rd387, %rd392;
mov.u64 %rd40, %rd387;
mov.u64 %rd380, %rd385;
mov.u64 %rd39, %rd380;
mov.u64 %rd373, %rd376;
mov.u64 %rd41, %rd373;
mov.u64 %rd38, %rd371;
cvt.u32.u64	%r30, %rd38;
mov.u32 %r31, 768;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p45, %r2, 768;
@%p45 bra BB46_40;
bra.uni BB46_30;

BB46_40:
add.s64 %rd205, %rd40, %rd196;
ld.global.u8 %rs147, [%rd205];
ld.global.u8 %rs148, [%rd205+256];
ld.global.u8 %rs149, [%rd205+512];
st.shared.u8 [%rd37], %rs147;
st.shared.u8 [%rd37+256], %rs148;
st.shared.u8 [%rd37+512], %rs149;
bra.uni BB46_41;

BB46_30:
cvt.s64.s32	%rd362, %r2;
add.s64 %rd43, %rd39, %rd362;
setp.lt.s32	%p46, %r2, 1;
mov.u64 %rd363, %rd195;
mov.u64 %rd384, %rd39;
mov.u64 %rd391, %rd40;
@%p46 bra BB46_41;

BB46_31:
mov.u64 %rd48, %rd391;
mov.u64 %rd47, %rd384;
mov.u64 %rd46, %rd363;
add.s64 %rd49, %rd48, %rd196;
add.s64 %rd50, %rd46, %rd196;
setp.gt.s64	%p47, %rd362, 767;
@%p47 bra BB46_38;
bra.uni BB46_32;

BB46_38:
ld.global.u8 %rs144, [%rd49];
ld.global.u8 %rs145, [%rd49+256];
ld.global.u8 %rs146, [%rd49+512];
st.shared.u8 [%rd50], %rs144;
st.shared.u8 [%rd50+256], %rs145;
st.shared.u8 [%rd50+512], %rs146;
bra.uni BB46_39;

BB46_32:
setp.ge.s64	%p48, %rd196, %rd362;
@%p48 bra BB46_34;

ld.global.u8 %rs141, [%rd49];
st.shared.u8 [%rd50], %rs141;

BB46_34:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd202, %r32;
setp.ge.s64	%p49, %rd202, %rd362;
@%p49 bra BB46_36;

ld.global.u8 %rs142, [%rd49+256];
st.shared.u8 [%rd50+256], %rs142;

BB46_36:
add.s32 %r33, %r1, 512;
cvt.s64.s32	%rd203, %r33;
setp.ge.s64	%p50, %rd203, %rd362;
@%p50 bra BB46_39;

ld.global.u8 %rs143, [%rd49+512];
st.shared.u8 [%rd50+512], %rs143;

BB46_39:
add.s64 %rd51, %rd48, 768;
add.s64 %rd52, %rd46, 768;
add.s64 %rd53, %rd47, 768;
sub.s64 %rd362, %rd43, %rd53;
setp.gt.s64	%p51, %rd362, 0;
mov.u64 %rd363, %rd52;
mov.u64 %rd384, %rd53;
mov.u64 %rd391, %rd51;
@%p51 bra BB46_31;

BB46_41:
bar.sync 0;
mad.lo.s32 %r34, %r1, -3, %r2;
mov.u32 %r35, 3;
min.s32 %r3, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r4, %r3, %r36;
setp.gt.u32	%p52, %r4, 2;
@%p52 bra BB46_48;
bra.uni BB46_42;

BB46_48:
add.s64 %rd230, %rd192, %rd194;
mul.lo.s32 %r40, %r1, 3;
cvt.s64.s32	%rd231, %r40;
add.s64 %rd232, %rd230, %rd231;
ld.shared.u8 %rs153, [%rd232];
cvta.to.local.u64 %rd234, %rd191;
ld.shared.u8 %rs154, [%rd232+1];
ld.shared.u8 %rs155, [%rd232+2];
st.local.u8 [%rd234], %rs153;
st.local.u8 [%rd234+1], %rs154;
st.local.u8 [%rd234+2], %rs155;
bra.uni BB46_49;

BB46_42:
setp.lt.s32	%p53, %r3, 1;
mov.u64 %rd366, %rd36;
@%p53 bra BB46_44;

add.s64 %rd210, %rd192, %rd194;
mul.lo.s32 %r37, %r1, 3;
cvt.s64.s32	%rd211, %r37;
add.s64 %rd212, %rd210, %rd211;
ld.shared.u8 %rs150, [%rd212];
cvta.to.local.u64 %rd214, %rd191;
st.local.u8 [%rd214], %rs150;
add.s64 %rd57, %rd214, 1;
mov.u64 %rd366, %rd57;

BB46_44:
mov.u64 %rd364, %rd366;
mov.u64 %rd365, %rd364;
setp.lt.s32	%p54, %r4, 2;
@%p54 bra BB46_46;

add.s64 %rd218, %rd192, %rd194;
mul.lo.s32 %r38, %r1, 3;
cvt.s64.s32	%rd219, %r38;
add.s64 %rd220, %rd218, %rd219;
ld.shared.u8 %rs151, [%rd220+1];
st.local.u8 [%rd365], %rs151;
add.s64 %rd365, %rd365, 1;

BB46_46:
setp.lt.s32	%p55, %r4, 3;
@%p55 bra BB46_49;

add.s64 %rd224, %rd192, %rd194;
mul.lo.s32 %r39, %r1, 3;
cvt.s64.s32	%rd225, %r39;
add.s64 %rd226, %rd224, %rd225;
ld.shared.u8 %rs152, [%rd226+2];
st.local.u8 [%rd365], %rs152;

BB46_49:
setp.eq.s32	%p56, %r4, 0;
@%p56 bra BB46_54;

cvta.to.local.u64 %rd236, %rd191;
ld.local.u8 %rs294, [%rd236];
add.s32 %r5, %r4, -1;
setp.lt.s32	%p57, %r5, 1;
@%p57 bra BB46_52;

ld.local.u8 %rs158, [%rd236+1];
mul.wide.u16 %r41, %rs158, %rs294;
cvt.u16.u32	%rs294, %r41;

BB46_52:
setp.lt.s32	%p58, %r5, 2;
@%p58 bra BB46_54;

and.b16 %rs159, %rs294, 255;
ld.local.u8 %rs160, [%rd236+2];
mul.wide.u16 %r42, %rs160, %rs159;
cvt.u16.u32	%rs294, %r42;

BB46_54:
bar.sync 0;
@%p56 bra BB46_56;

st.shared.u8 [%rd37], %rs294;

BB46_56:
bar.sync 0;
setp.gt.s32	%p60, %r2, 767;
mov.u32 %r124, 256;
@%p60 bra BB46_58;

add.s32 %r44, %r2, 2;
mul.hi.s32 %r45, %r44, 1431655766;
shr.u32 %r46, %r45, 31;
add.s32 %r124, %r45, %r46;

BB46_58:
setp.eq.s32	%p61, %r124, 256;
@%p61 bra BB46_100;
bra.uni BB46_59;

BB46_100:
@%p24 bra BB46_102;

add.s64 %rd253, %rd192, %rd194;
ld.shared.u8 %rs179, [%rd253];
mul.wide.u16 %r64, %rs179, %rs6;
st.shared.u8 [%rd253], %r64;

BB46_102:
setp.lt.s32	%p12, %r1, 1;
ld.shared.u8 %rs293, [%rd37];
bar.sync 0;
@%p12 bra BB46_104;

ld.shared.u8 %rs182, [%rd37+-1];
mul.wide.u16 %r65, %rs182, %rs293;
cvt.u16.u32	%rs293, %r65;

BB46_104:
bar.sync 0;
st.shared.u8 [%rd37], %rs293;
bar.sync 0;
setp.lt.s32	%p94, %r1, 2;
@%p94 bra BB46_106;

and.b16 %rs183, %rs293, 255;
ld.shared.u8 %rs184, [%rd37+-2];
mul.wide.u16 %r66, %rs184, %rs183;
cvt.u16.u32	%rs293, %r66;

BB46_106:
bar.sync 0;
st.shared.u8 [%rd37], %rs293;
bar.sync 0;
setp.lt.s32	%p95, %r1, 4;
@%p95 bra BB46_108;

and.b16 %rs185, %rs293, 255;
ld.shared.u8 %rs186, [%rd37+-4];
mul.wide.u16 %r67, %rs186, %rs185;
cvt.u16.u32	%rs293, %r67;

BB46_108:
bar.sync 0;
st.shared.u8 [%rd37], %rs293;
bar.sync 0;
setp.lt.s32	%p96, %r1, 8;
@%p96 bra BB46_110;

and.b16 %rs187, %rs293, 255;
ld.shared.u8 %rs188, [%rd37+-8];
mul.wide.u16 %r68, %rs188, %rs187;
cvt.u16.u32	%rs293, %r68;

BB46_110:
bar.sync 0;
st.shared.u8 [%rd37], %rs293;
bar.sync 0;
setp.lt.s32	%p97, %r1, 16;
@%p97 bra BB46_112;

and.b16 %rs189, %rs293, 255;
ld.shared.u8 %rs190, [%rd37+-16];
mul.wide.u16 %r69, %rs190, %rs189;
cvt.u16.u32	%rs293, %r69;

BB46_112:
bar.sync 0;
st.shared.u8 [%rd37], %rs293;
bar.sync 0;
setp.lt.s32	%p98, %r1, 32;
@%p98 bra BB46_114;

and.b16 %rs191, %rs293, 255;
ld.shared.u8 %rs192, [%rd37+-32];
mul.wide.u16 %r70, %rs192, %rs191;
cvt.u16.u32	%rs293, %r70;

BB46_114:
bar.sync 0;
st.shared.u8 [%rd37], %rs293;
bar.sync 0;
setp.lt.s32	%p99, %r1, 64;
@%p99 bra BB46_116;

and.b16 %rs193, %rs293, 255;
ld.shared.u8 %rs194, [%rd37+-64];
mul.wide.u16 %r71, %rs194, %rs193;
cvt.u16.u32	%rs293, %r71;

BB46_116:
bar.sync 0;
st.shared.u8 [%rd37], %rs293;
bar.sync 0;
setp.lt.s32	%p100, %r1, 128;
@%p100 bra BB46_118;

and.b16 %rs195, %rs293, 255;
ld.shared.u8 %rs196, [%rd37+-128];
mul.wide.u16 %r72, %rs196, %rs195;
cvt.u16.u32	%rs293, %r72;

BB46_118:
bar.sync 0;
st.shared.u8 [%rd37], %rs293;
bar.sync 0;
add.s64 %rd257, %rd192, %rd194;
ld.shared.u8 %rs343, [%rd257+255];
mov.u16 %rs332, %rs6;
@%p1 bra BB46_120;

ld.shared.u8 %rs332, [%rd37+-1];

BB46_120:
bar.sync 0;
st.shared.u8 [%rd37], %rs332;
bar.sync 0;
bra.uni BB46_121;

BB46_59:
@%p24 bra BB46_61;

add.s64 %rd244, %rd192, %rd194;
ld.shared.u8 %rs161, [%rd244];
mul.wide.u16 %r47, %rs161, %rs6;
st.shared.u8 [%rd244], %r47;

BB46_61:
setp.ge.s32	%p63, %r1, %r124;
mov.u16 %rs341, %rs6;
@%p63 bra BB46_63;

ld.shared.u8 %rs12, [%rd37];
mov.u16 %rs341, %rs12;

BB46_63:
mov.u16 %rs302, %rs341;
mov.u16 %rs340, %rs302;
bar.sync 0;
setp.le.s32	%p64, %r1, %r124;
setp.gt.s32	%p65, %r1, 0;
and.pred %p66, %p64, %p65;
@!%p66 bra BB46_65;
bra.uni BB46_64;

BB46_64:
ld.shared.u8 %rs164, [%rd37+-1];
mul.wide.u16 %r48, %rs164, %rs340;
cvt.u16.u32	%rs340, %r48;

BB46_65:
mov.u16 %rs339, %rs340;
bar.sync 0;
@%p63 bra BB46_67;

st.shared.u8 [%rd37], %rs339;

BB46_67:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r49, %r1, -2;
setp.lt.s32	%p68, %r49, %r124;
and.pred %p69, %p68, %p4;
@!%p69 bra BB46_69;
bra.uni BB46_68;

BB46_68:
and.b16 %rs165, %rs339, 255;
ld.shared.u8 %rs166, [%rd37+-2];
mul.wide.u16 %r50, %rs166, %rs165;
cvt.u16.u32	%rs339, %r50;

BB46_69:
mov.u16 %rs338, %rs339;
bar.sync 0;
@%p63 bra BB46_71;

st.shared.u8 [%rd37], %rs338;

BB46_71:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r51, %r1, -4;
setp.lt.s32	%p71, %r51, %r124;
and.pred %p72, %p71, %p5;
@!%p72 bra BB46_73;
bra.uni BB46_72;

BB46_72:
and.b16 %rs167, %rs338, 255;
ld.shared.u8 %rs168, [%rd37+-4];
mul.wide.u16 %r52, %rs168, %rs167;
cvt.u16.u32	%rs338, %r52;

BB46_73:
mov.u16 %rs337, %rs338;
bar.sync 0;
@%p63 bra BB46_75;

st.shared.u8 [%rd37], %rs337;

BB46_75:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r53, %r1, -8;
setp.lt.s32	%p74, %r53, %r124;
and.pred %p75, %p74, %p6;
@!%p75 bra BB46_77;
bra.uni BB46_76;

BB46_76:
and.b16 %rs169, %rs337, 255;
ld.shared.u8 %rs170, [%rd37+-8];
mul.wide.u16 %r54, %rs170, %rs169;
cvt.u16.u32	%rs337, %r54;

BB46_77:
mov.u16 %rs336, %rs337;
bar.sync 0;
@%p63 bra BB46_79;

st.shared.u8 [%rd37], %rs336;

BB46_79:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r55, %r1, -16;
setp.lt.s32	%p77, %r55, %r124;
and.pred %p78, %p77, %p7;
@!%p78 bra BB46_81;
bra.uni BB46_80;

BB46_80:
and.b16 %rs171, %rs336, 255;
ld.shared.u8 %rs172, [%rd37+-16];
mul.wide.u16 %r56, %rs172, %rs171;
cvt.u16.u32	%rs336, %r56;

BB46_81:
mov.u16 %rs335, %rs336;
bar.sync 0;
@%p63 bra BB46_83;

st.shared.u8 [%rd37], %rs335;

BB46_83:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r57, %r1, -32;
setp.lt.s32	%p80, %r57, %r124;
and.pred %p81, %p80, %p8;
@!%p81 bra BB46_85;
bra.uni BB46_84;

BB46_84:
and.b16 %rs173, %rs335, 255;
ld.shared.u8 %rs174, [%rd37+-32];
mul.wide.u16 %r58, %rs174, %rs173;
cvt.u16.u32	%rs335, %r58;

BB46_85:
mov.u16 %rs334, %rs335;
bar.sync 0;
@%p63 bra BB46_87;

st.shared.u8 [%rd37], %rs334;

BB46_87:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r59, %r1, -64;
setp.lt.s32	%p83, %r59, %r124;
and.pred %p84, %p83, %p9;
@!%p84 bra BB46_89;
bra.uni BB46_88;

BB46_88:
and.b16 %rs175, %rs334, 255;
ld.shared.u8 %rs176, [%rd37+-64];
mul.wide.u16 %r60, %rs176, %rs175;
cvt.u16.u32	%rs334, %r60;

BB46_89:
mov.u16 %rs333, %rs334;
bar.sync 0;
@%p63 bra BB46_91;

st.shared.u8 [%rd37], %rs333;

BB46_91:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r61, %r1, -128;
setp.lt.s32	%p86, %r61, %r124;
and.pred %p87, %p86, %p10;
@!%p87 bra BB46_93;
bra.uni BB46_92;

BB46_92:
and.b16 %rs177, %rs333, 255;
ld.shared.u8 %rs178, [%rd37+-128];
mul.wide.u16 %r62, %rs178, %rs177;
cvt.u16.u32	%rs333, %r62;

BB46_93:
bar.sync 0;
@%p63 bra BB46_95;

st.shared.u8 [%rd37], %rs333;

BB46_95:
setp.lt.s32	%p11, %r1, %r124;
add.s64 %rd61, %rd192, %rd194;
bar.sync 0;
add.s32 %r63, %r124, -1;
cvt.s64.s32	%rd248, %r63;
add.s64 %rd249, %rd61, %rd248;
ld.shared.u8 %rs343, [%rd249];
not.pred %p89, %p11;
or.pred %p91, %p1, %p89;
selp.b16	%rs292, %rs6, %rs333, %p11;
@%p91 bra BB46_97;

ld.shared.u8 %rs292, [%rd37+-1];

BB46_97:
bar.sync 0;
@%p63 bra BB46_99;

st.shared.u8 [%rd37], %rs292;

BB46_99:
bar.sync 0;

BB46_121:
mov.u16 %rs342, %rs343;
@%p56 bra BB46_123;

ld.shared.u8 %rs294, [%rd37];

BB46_123:
cvta.to.local.u64 %rd62, %rd191;
bar.sync 0;
cvt.s64.s32	%rd259, %r4;
add.s64 %rd64, %rd62, %rd259;
setp.ge.u64	%p103, %rd62, %rd64;
@%p103 bra BB46_125;

and.b16 %rs197, %rs294, 255;
ld.local.u8 %rs198, [%rd62];
mul.wide.u16 %r73, %rs198, %rs197;
cvt.u16.u32	%rs294, %r73;
add.s64 %rd265, %rd192, %rd194;
mul.lo.s32 %r74, %r1, 3;
cvt.s64.s32	%rd266, %r74;
add.s64 %rd267, %rd265, %rd266;
st.shared.u8 [%rd267], %rs294;

BB46_125:
add.s64 %rd270, %rd62, 1;
setp.ge.u64	%p104, %rd270, %rd64;
@%p104 bra BB46_127;

and.b16 %rs199, %rs294, 255;
ld.local.u8 %rs200, [%rd62+1];
mul.wide.u16 %r75, %rs200, %rs199;
cvt.u16.u32	%rs294, %r75;
add.s64 %rd276, %rd192, %rd194;
mul.lo.s32 %r76, %r1, 3;
cvt.s64.s32	%rd277, %r76;
add.s64 %rd278, %rd276, %rd277;
st.shared.u8 [%rd278+1], %rs294;

BB46_127:
add.s64 %rd281, %rd62, 2;
setp.ge.u64	%p105, %rd281, %rd64;
@%p105 bra BB46_129;

and.b16 %rs201, %rs294, 255;
ld.local.u8 %rs202, [%rd62+2];
mul.wide.u16 %r77, %rs202, %rs201;
add.s64 %rd287, %rd192, %rd194;
mul.lo.s32 %r78, %r1, 3;
cvt.s64.s32	%rd288, %r78;
add.s64 %rd289, %rd287, %rd288;
st.shared.u8 [%rd289+2], %r77;

BB46_129:
bar.sync 0;
@%p45 bra BB46_141;
bra.uni BB46_130;

BB46_141:
add.s64 %rd303, %rd41, %rd196;
ld.shared.u8 %rs209, [%rd37];
ld.shared.u8 %rs210, [%rd37+256];
ld.shared.u8 %rs211, [%rd37+512];
st.global.u8 [%rd303], %rs209;
st.global.u8 [%rd303+256], %rs210;
st.global.u8 [%rd303+512], %rs211;
bra.uni BB46_142;

BB46_130:
add.s64 %rd367, %rd192, %rd194;
cvt.s64.s32	%rd294, %r2;
add.s64 %rd65, %rd367, %rd294;
add.s64 %rd66, %rd34, %rd294;
setp.ge.u64	%p106, %rd367, %rd65;
@%p106 bra BB46_142;

mov.u64 %rd368, %rd34;
mov.u64 %rd375, %rd41;

BB46_132:
mov.u64 %rd71, %rd375;
sub.s64 %rd72, %rd66, %rd368;
setp.gt.s64	%p107, %rd72, 767;
add.s64 %rd73, %rd367, %rd196;
add.s64 %rd74, %rd71, %rd196;
@%p107 bra BB46_139;
bra.uni BB46_133;

BB46_139:
ld.shared.u8 %rs206, [%rd73];
ld.shared.u8 %rs207, [%rd73+256];
ld.shared.u8 %rs208, [%rd73+512];
st.global.u8 [%rd74], %rs206;
st.global.u8 [%rd74+256], %rs207;
st.global.u8 [%rd74+512], %rs208;
bra.uni BB46_140;

BB46_133:
setp.ge.s64	%p108, %rd196, %rd72;
@%p108 bra BB46_135;

ld.shared.u8 %rs203, [%rd73];
st.global.u8 [%rd74], %rs203;

BB46_135:
add.s32 %r79, %r1, 256;
cvt.s64.s32	%rd300, %r79;
setp.ge.s64	%p109, %rd300, %rd72;
@%p109 bra BB46_137;

ld.shared.u8 %rs204, [%rd73+256];
st.global.u8 [%rd74+256], %rs204;

BB46_137:
add.s32 %r80, %r1, 512;
cvt.s64.s32	%rd301, %r80;
setp.ge.s64	%p110, %rd301, %rd72;
@%p110 bra BB46_140;

ld.shared.u8 %rs205, [%rd73+512];
st.global.u8 [%rd74+512], %rs205;

BB46_140:
add.s64 %rd367, %rd367, 768;
add.s64 %rd368, %rd368, 768;
add.s64 %rd77, %rd71, 768;
setp.lt.u64	%p111, %rd367, %rd65;
mov.u64 %rd375, %rd77;
@%p111 bra BB46_132;

BB46_142:
bar.sync 0;
add.s64 %rd392, %rd40, 768;
add.s64 %rd376, %rd41, 768;
add.s64 %rd385, %rd39, 768;
sub.s64 %rd371, %rd30, %rd385;
setp.gt.s64	%p112, %rd371, 0;
@%p112 bra BB46_29;
bra.uni BB46_259;

BB46_143:
setp.lt.s64	%p113, %rd371, 1;
@%p113 bra BB46_259;

cvt.s64.s32	%rd83, %r1;
add.s64 %rd84, %rd34, %rd83;
mul.lo.s32 %r8, %r1, -3;
mul.lo.s32 %r81, %r1, 3;
cvt.s64.s32	%rd304, %r81;
add.s64 %rd85, %rd34, %rd304;
cvta.to.local.u64 %rd306, %rd191;
add.s64 %rd86, %rd306, 1;
add.s32 %r82, %r1, 256;
cvt.s64.s32	%rd87, %r82;
add.s32 %r83, %r1, 512;
cvt.s64.s32	%rd88, %r83;
add.s32 %r9, %r1, -2;
mov.u64 %rd370, %rd371;
mov.u64 %rd374, %rd376;
mov.u64 %rd383, %rd385;
mov.u64 %rd390, %rd392;
mov.u16 %rs330, %rs342;

BB46_145:
mov.u16 %rs61, %rs330;
mov.u64 %rd388, %rd390;
mov.u64 %rd91, %rd388;
mov.u64 %rd381, %rd383;
mov.u64 %rd90, %rd381;
mov.u64 %rd89, %rd370;
cvt.u32.u64	%r84, %rd89;
mov.u32 %r85, 768;
min.s32 %r10, %r84, %r85;
setp.eq.s32	%p114, %r10, 768;
@%p114 bra BB46_156;
bra.uni BB46_146;

BB46_156:
add.s64 %rd307, %rd91, %rd83;
ld.global.u8 %rs218, [%rd307];
st.u8 [%rd84], %rs218;
ld.global.u8 %rs219, [%rd307+256];
st.u8 [%rd84+256], %rs219;
ld.global.u8 %rs220, [%rd307+512];
st.u8 [%rd84+512], %rs220;
bra.uni BB46_157;

BB46_146:
cvt.s64.s32	%rd377, %r10;
add.s64 %rd94, %rd90, %rd377;
setp.lt.s32	%p115, %r10, 1;
mov.u64 %rd378, %rd34;
mov.u64 %rd382, %rd90;
mov.u64 %rd389, %rd91;
@%p115 bra BB46_157;

BB46_147:
mov.u64 %rd98, %rd389;
mov.u64 %rd97, %rd382;
mov.u64 %rd96, %rd378;
add.s64 %rd99, %rd98, %rd83;
add.s64 %rd100, %rd96, %rd83;
setp.gt.s64	%p116, %rd377, 767;
@%p116 bra BB46_154;
bra.uni BB46_148;

BB46_154:
ld.global.u8 %rs215, [%rd99];
st.u8 [%rd100], %rs215;
ld.global.u8 %rs216, [%rd99+256];
st.u8 [%rd100+256], %rs216;
ld.global.u8 %rs217, [%rd99+512];
st.u8 [%rd100+512], %rs217;
bra.uni BB46_155;

BB46_148:
setp.ge.s64	%p117, %rd83, %rd377;
@%p117 bra BB46_150;

ld.global.u8 %rs212, [%rd99];
st.u8 [%rd100], %rs212;

BB46_150:
setp.ge.s64	%p118, %rd87, %rd377;
@%p118 bra BB46_152;

ld.global.u8 %rs213, [%rd99+256];
st.u8 [%rd100+256], %rs213;

BB46_152:
setp.ge.s64	%p119, %rd88, %rd377;
@%p119 bra BB46_155;

ld.global.u8 %rs214, [%rd99+512];
st.u8 [%rd100+512], %rs214;

BB46_155:
add.s64 %rd101, %rd98, 768;
add.s64 %rd102, %rd96, 768;
add.s64 %rd103, %rd97, 768;
sub.s64 %rd377, %rd94, %rd103;
setp.gt.s64	%p120, %rd377, 0;
mov.u64 %rd378, %rd102;
mov.u64 %rd382, %rd103;
mov.u64 %rd389, %rd101;
@%p120 bra BB46_147;

BB46_157:
bar.sync 0;
add.s32 %r86, %r10, %r8;
mov.u32 %r87, 3;
min.s32 %r11, %r86, %r87;
mov.u32 %r88, 0;
max.s32 %r12, %r11, %r88;
setp.gt.u32	%p121, %r12, 2;
@%p121 bra BB46_164;
bra.uni BB46_158;

BB46_164:
ld.u8 %rs224, [%rd85];
st.local.u8 [%rd36], %rs224;
ld.u8 %rs225, [%rd85+1];
st.local.u8 [%rd36+1], %rs225;
ld.u8 %rs226, [%rd85+2];
st.local.u8 [%rd36+2], %rs226;
bra.uni BB46_165;

BB46_158:
setp.lt.s32	%p122, %r11, 1;
mov.u64 %rd395, %rd306;
@%p122 bra BB46_160;

ld.u8 %rs221, [%rd85];
st.local.u8 [%rd36], %rs221;
mov.u64 %rd395, %rd86;

BB46_160:
mov.u64 %rd393, %rd395;
mov.u64 %rd394, %rd393;
setp.lt.s32	%p123, %r12, 2;
@%p123 bra BB46_162;

ld.u8 %rs222, [%rd85+1];
st.local.u8 [%rd394], %rs222;
add.s64 %rd394, %rd394, 1;

BB46_162:
setp.lt.s32	%p124, %r12, 3;
@%p124 bra BB46_165;

ld.u8 %rs223, [%rd85+2];
st.local.u8 [%rd394], %rs223;

BB46_165:
setp.eq.s32	%p125, %r12, 0;
@%p125 bra BB46_170;

ld.local.u8 %rs344, [%rd36];
add.s32 %r13, %r12, -1;
setp.lt.s32	%p126, %r13, 1;
@%p126 bra BB46_168;

ld.local.u8 %rs229, [%rd36+1];
mul.wide.u16 %r89, %rs229, %rs344;
cvt.u16.u32	%rs344, %r89;

BB46_168:
setp.lt.s32	%p127, %r13, 2;
@%p127 bra BB46_170;

and.b16 %rs230, %rs344, 255;
ld.local.u8 %rs231, [%rd36+2];
mul.wide.u16 %r90, %rs231, %rs230;
cvt.u16.u32	%rs344, %r90;

BB46_170:
bar.sync 0;
@%p125 bra BB46_172;

st.u8 [%rd84], %rs344;

BB46_172:
bar.sync 0;
setp.gt.s32	%p129, %r10, 767;
mov.u32 %r125, 256;
@%p129 bra BB46_174;

add.s32 %r92, %r10, 2;
mul.hi.s32 %r93, %r92, 1431655766;
shr.u32 %r94, %r93, 31;
add.s32 %r125, %r93, %r94;

BB46_174:
setp.eq.s32	%p130, %r125, 256;
@%p130 bra BB46_216;
bra.uni BB46_175;

BB46_216:
@%p24 bra BB46_218;

ld.u8 %rs251, [%rd34];
mul.wide.u16 %r111, %rs251, %rs61;
st.u8 [%rd34], %r111;

BB46_218:
setp.lt.s32	%p22, %r1, 1;
ld.u8 %rs296, [%rd84];
bar.sync 0;
@%p22 bra BB46_220;

ld.u8 %rs253, [%rd84+-1];
mul.wide.u16 %r112, %rs253, %rs296;
cvt.u16.u32	%rs296, %r112;

BB46_220:
bar.sync 0;
st.u8 [%rd84], %rs296;
bar.sync 0;
setp.lt.s32	%p163, %r1, 2;
@%p163 bra BB46_222;

and.b16 %rs254, %rs296, 255;
ld.u8 %rs255, [%rd84+-2];
mul.wide.u16 %r113, %rs255, %rs254;
cvt.u16.u32	%rs296, %r113;

BB46_222:
bar.sync 0;
st.u8 [%rd84], %rs296;
bar.sync 0;
setp.lt.s32	%p164, %r1, 4;
@%p164 bra BB46_224;

and.b16 %rs256, %rs296, 255;
ld.u8 %rs257, [%rd84+-4];
mul.wide.u16 %r114, %rs257, %rs256;
cvt.u16.u32	%rs296, %r114;

BB46_224:
bar.sync 0;
st.u8 [%rd84], %rs296;
bar.sync 0;
setp.lt.s32	%p165, %r1, 8;
@%p165 bra BB46_226;

and.b16 %rs258, %rs296, 255;
ld.u8 %rs259, [%rd84+-8];
mul.wide.u16 %r115, %rs259, %rs258;
cvt.u16.u32	%rs296, %r115;

BB46_226:
bar.sync 0;
st.u8 [%rd84], %rs296;
bar.sync 0;
setp.lt.s32	%p166, %r1, 16;
@%p166 bra BB46_228;

and.b16 %rs260, %rs296, 255;
ld.u8 %rs261, [%rd84+-16];
mul.wide.u16 %r116, %rs261, %rs260;
cvt.u16.u32	%rs296, %r116;

BB46_228:
bar.sync 0;
st.u8 [%rd84], %rs296;
bar.sync 0;
setp.lt.s32	%p167, %r1, 32;
@%p167 bra BB46_230;

and.b16 %rs262, %rs296, 255;
ld.u8 %rs263, [%rd84+-32];
mul.wide.u16 %r117, %rs263, %rs262;
cvt.u16.u32	%rs296, %r117;

BB46_230:
bar.sync 0;
st.u8 [%rd84], %rs296;
bar.sync 0;
setp.lt.s32	%p168, %r1, 64;
@%p168 bra BB46_232;

and.b16 %rs264, %rs296, 255;
ld.u8 %rs265, [%rd84+-64];
mul.wide.u16 %r118, %rs265, %rs264;
cvt.u16.u32	%rs296, %r118;

BB46_232:
bar.sync 0;
st.u8 [%rd84], %rs296;
bar.sync 0;
setp.lt.s32	%p169, %r1, 128;
@%p169 bra BB46_234;

and.b16 %rs266, %rs296, 255;
ld.u8 %rs267, [%rd84+-128];
mul.wide.u16 %r119, %rs267, %rs266;
cvt.u16.u32	%rs296, %r119;

BB46_234:
bar.sync 0;
st.u8 [%rd84], %rs296;
bar.sync 0;
ld.u8 %rs331, [%rd34+255];
mov.u16 %rs320, %rs61;
@%p1 bra BB46_236;

ld.u8 %rs320, [%rd84+-1];

BB46_236:
bar.sync 0;
st.u8 [%rd84], %rs320;
bar.sync 0;
bra.uni BB46_237;

BB46_175:
@%p24 bra BB46_177;

ld.u8 %rs233, [%rd34];
mul.wide.u16 %r95, %rs233, %rs61;
st.u8 [%rd34], %r95;

BB46_177:
setp.ge.s32	%p132, %r1, %r125;
mov.u16 %rs329, %rs61;
@%p132 bra BB46_179;

ld.u8 %rs67, [%rd84];
mov.u16 %rs329, %rs67;

BB46_179:
mov.u16 %rs312, %rs329;
mov.u16 %rs328, %rs312;
bar.sync 0;
setp.le.s32	%p133, %r1, %r125;
setp.gt.s32	%p134, %r1, 0;
and.pred %p135, %p133, %p134;
@!%p135 bra BB46_181;
bra.uni BB46_180;

BB46_180:
ld.u8 %rs235, [%rd84+-1];
mul.wide.u16 %r96, %rs235, %rs328;
cvt.u16.u32	%rs328, %r96;

BB46_181:
mov.u16 %rs327, %rs328;
bar.sync 0;
@%p132 bra BB46_183;

st.u8 [%rd84], %rs327;

BB46_183:
setp.gt.s32	%p14, %r1, 1;
bar.sync 0;
setp.lt.s32	%p137, %r9, %r125;
and.pred %p138, %p137, %p14;
@!%p138 bra BB46_185;
bra.uni BB46_184;

BB46_184:
and.b16 %rs236, %rs327, 255;
ld.u8 %rs237, [%rd84+-2];
mul.wide.u16 %r97, %rs237, %rs236;
cvt.u16.u32	%rs327, %r97;

BB46_185:
mov.u16 %rs326, %rs327;
bar.sync 0;
@%p132 bra BB46_187;

st.u8 [%rd84], %rs326;

BB46_187:
setp.gt.s32	%p15, %r1, 3;
bar.sync 0;
add.s32 %r98, %r9, -2;
setp.lt.s32	%p140, %r98, %r125;
and.pred %p141, %p140, %p15;
@!%p141 bra BB46_189;
bra.uni BB46_188;

BB46_188:
and.b16 %rs238, %rs326, 255;
ld.u8 %rs239, [%rd84+-4];
mul.wide.u16 %r99, %rs239, %rs238;
cvt.u16.u32	%rs326, %r99;

BB46_189:
mov.u16 %rs325, %rs326;
bar.sync 0;
@%p132 bra BB46_191;

st.u8 [%rd84], %rs325;

BB46_191:
setp.gt.s32	%p16, %r1, 7;
bar.sync 0;
add.s32 %r100, %r9, -6;
setp.lt.s32	%p143, %r100, %r125;
and.pred %p144, %p143, %p16;
@!%p144 bra BB46_193;
bra.uni BB46_192;

BB46_192:
and.b16 %rs240, %rs325, 255;
ld.u8 %rs241, [%rd84+-8];
mul.wide.u16 %r101, %rs241, %rs240;
cvt.u16.u32	%rs325, %r101;

BB46_193:
mov.u16 %rs324, %rs325;
bar.sync 0;
@%p132 bra BB46_195;

st.u8 [%rd84], %rs324;

BB46_195:
setp.gt.s32	%p17, %r1, 15;
bar.sync 0;
add.s32 %r102, %r9, -14;
setp.lt.s32	%p146, %r102, %r125;
and.pred %p147, %p146, %p17;
@!%p147 bra BB46_197;
bra.uni BB46_196;

BB46_196:
and.b16 %rs242, %rs324, 255;
ld.u8 %rs243, [%rd84+-16];
mul.wide.u16 %r103, %rs243, %rs242;
cvt.u16.u32	%rs324, %r103;

BB46_197:
mov.u16 %rs323, %rs324;
bar.sync 0;
@%p132 bra BB46_199;

st.u8 [%rd84], %rs323;

BB46_199:
setp.gt.s32	%p18, %r1, 31;
bar.sync 0;
add.s32 %r104, %r9, -30;
setp.lt.s32	%p149, %r104, %r125;
and.pred %p150, %p149, %p18;
@!%p150 bra BB46_201;
bra.uni BB46_200;

BB46_200:
and.b16 %rs244, %rs323, 255;
ld.u8 %rs245, [%rd84+-32];
mul.wide.u16 %r105, %rs245, %rs244;
cvt.u16.u32	%rs323, %r105;

BB46_201:
mov.u16 %rs322, %rs323;
bar.sync 0;
@%p132 bra BB46_203;

st.u8 [%rd84], %rs322;

BB46_203:
setp.gt.s32	%p19, %r1, 63;
bar.sync 0;
add.s32 %r106, %r9, -62;
setp.lt.s32	%p152, %r106, %r125;
and.pred %p153, %p152, %p19;
@!%p153 bra BB46_205;
bra.uni BB46_204;

BB46_204:
and.b16 %rs246, %rs322, 255;
ld.u8 %rs247, [%rd84+-64];
mul.wide.u16 %r107, %rs247, %rs246;
cvt.u16.u32	%rs322, %r107;

BB46_205:
mov.u16 %rs321, %rs322;
bar.sync 0;
@%p132 bra BB46_207;

st.u8 [%rd84], %rs321;

BB46_207:
setp.gt.s32	%p20, %r1, 127;
bar.sync 0;
add.s32 %r108, %r9, -126;
setp.lt.s32	%p155, %r108, %r125;
and.pred %p156, %p155, %p20;
@!%p156 bra BB46_209;
bra.uni BB46_208;

BB46_208:
and.b16 %rs248, %rs321, 255;
ld.u8 %rs249, [%rd84+-128];
mul.wide.u16 %r109, %rs249, %rs248;
cvt.u16.u32	%rs321, %r109;

BB46_209:
bar.sync 0;
@%p132 bra BB46_211;

st.u8 [%rd84], %rs321;

BB46_211:
setp.lt.s32	%p21, %r1, %r125;
bar.sync 0;
add.s32 %r110, %r125, -1;
cvt.s64.s32	%rd309, %r110;
add.s64 %rd310, %rd34, %rd309;
ld.u8 %rs331, [%rd310];
not.pred %p158, %p21;
or.pred %p160, %p1, %p158;
selp.b16	%rs295, %rs61, %rs321, %p21;
@%p160 bra BB46_213;

ld.u8 %rs295, [%rd84+-1];

BB46_213:
bar.sync 0;
@%p132 bra BB46_215;

st.u8 [%rd84], %rs295;

BB46_215:
bar.sync 0;

BB46_237:
mov.u16 %rs330, %rs331;
@%p125 bra BB46_239;

ld.u8 %rs344, [%rd84];

BB46_239:
cvta.to.local.u64 %rd110, %rd191;
bar.sync 0;
cvt.s64.s32	%rd312, %r12;
add.s64 %rd112, %rd110, %rd312;
setp.ge.u64	%p172, %rd110, %rd112;
@%p172 bra BB46_241;

and.b16 %rs268, %rs344, 255;
ld.local.u8 %rs269, [%rd36];
mul.wide.u16 %r120, %rs269, %rs268;
cvt.u16.u32	%rs344, %r120;
st.u8 [%rd85], %rs344;

BB46_241:
setp.ge.u64	%p173, %rd86, %rd112;
@%p173 bra BB46_243;

and.b16 %rs270, %rs344, 255;
ld.local.u8 %rs271, [%rd36+1];
mul.wide.u16 %r121, %rs271, %rs270;
cvt.u16.u32	%rs344, %r121;
st.u8 [%rd85+1], %rs344;

BB46_243:
add.s64 %rd313, %rd86, 1;
setp.ge.u64	%p174, %rd313, %rd112;
@%p174 bra BB46_245;

and.b16 %rs272, %rs344, 255;
ld.local.u8 %rs273, [%rd36+2];
mul.wide.u16 %r122, %rs273, %rs272;
st.u8 [%rd85+2], %r122;

BB46_245:
bar.sync 0;
@%p114 bra BB46_257;
bra.uni BB46_246;

BB46_257:
add.s64 %rd318, %rd374, %rd83;
ld.u8 %rs280, [%rd84];
st.global.u8 [%rd318], %rs280;
ld.u8 %rs281, [%rd84+256];
st.global.u8 [%rd318+256], %rs281;
ld.u8 %rs282, [%rd84+512];
st.global.u8 [%rd318+512], %rs282;
bra.uni BB46_258;

BB46_246:
setp.lt.s32	%p175, %r10, 1;
@%p175 bra BB46_258;

cvt.s64.s32	%rd315, %r10;
add.s64 %rd113, %rd34, %rd315;
mov.u64 %rd396, 0;
mov.u64 %rd397, %rd83;

BB46_248:
mov.u64 %rd115, %rd397;
add.s64 %rd316, %rd34, %rd396;
sub.s64 %rd116, %rd113, %rd316;
setp.gt.s64	%p176, %rd116, 767;
add.s64 %rd117, %rd34, %rd115;
add.s64 %rd118, %rd374, %rd115;
@%p176 bra BB46_255;
bra.uni BB46_249;

BB46_255:
ld.u8 %rs277, [%rd117];
st.global.u8 [%rd118], %rs277;
ld.u8 %rs278, [%rd117+256];
st.global.u8 [%rd118+256], %rs278;
ld.u8 %rs279, [%rd117+512];
st.global.u8 [%rd118+512], %rs279;
bra.uni BB46_256;

BB46_249:
setp.ge.s64	%p177, %rd83, %rd116;
@%p177 bra BB46_251;

ld.u8 %rs274, [%rd117];
st.global.u8 [%rd118], %rs274;

BB46_251:
setp.ge.s64	%p178, %rd87, %rd116;
@%p178 bra BB46_253;

ld.u8 %rs275, [%rd117+256];
st.global.u8 [%rd118+256], %rs275;

BB46_253:
setp.ge.s64	%p179, %rd88, %rd116;
@%p179 bra BB46_256;

ld.u8 %rs276, [%rd117+512];
st.global.u8 [%rd118+512], %rs276;

BB46_256:
add.s64 %rd119, %rd115, 768;
add.s64 %rd396, %rd396, 768;
add.s64 %rd317, %rd34, %rd396;
setp.lt.u64	%p180, %rd317, %rd113;
mov.u64 %rd397, %rd119;
@%p180 bra BB46_248;

BB46_258:
bar.sync 0;
add.s64 %rd390, %rd91, 768;
add.s64 %rd374, %rd374, 768;
add.s64 %rd383, %rd90, 768;
sub.s64 %rd370, %rd30, %rd383;
setp.gt.s64	%p181, %rd370, 0;
@%p181 bra BB46_145;

BB46_259:
@%p24 bra BB46_275;


	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r123, 1, 0, p; 
} 


	setp.eq.s32	%p183, %r123, 0;
@%p183 bra BB46_274;

mov.u64 %rd320, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd321, %rd320;
sub.s64 %rd126, %rd34, %rd321;
setp.eq.s64	%p184, %rd34, 0;
@%p184 bra BB46_275;

add.s64 %rd322, %rd126, -16;
add.s64 %rd324, %rd320, %rd322;
add.s64 %rd128, %rd321, %rd322;
ld.shared.u8 %rs283, [%rd324];
or.b16 %rs284, %rs283, 1;
st.shared.u8 [%rd324], %rs284;
ld.shared.u64 %rd129, [%rd324+8];
setp.eq.s64	%p185, %rd129, 0;
mov.u64 %rd401, %rd128;
@%p185 bra BB46_268;

mov.u64 %rd130, %rd128;
ld.u8 %rs285, [%rd129];
and.b16 %rs286, %rs285, 1;
setp.eq.b16	%p186, %rs286, 1;
mov.u64 %rd401, %rd130;
@!%p186 bra BB46_268;
bra.uni BB46_264;

BB46_264:
ld.u64 %rd132, [%rd129];
shr.u64 %rd133, %rd132, 1;
add.s64 %rd134, %rd129, 16;
add.s64 %rd135, %rd134, %rd133;
ld.shared.u64 %rd326, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p187, %rd135, %rd326;
mov.u64 %rd401, %rd129;
@%p187 bra BB46_268;

ld.u8 %rs287, [%rd135];
and.b16 %rs288, %rs287, 1;
setp.eq.b16	%p188, %rs288, 1;
mov.u64 %rd398, %rd129;
mov.u64 %rd401, %rd398;
@!%p188 bra BB46_268;
bra.uni BB46_266;

BB46_266:
ld.u64 %rd327, [%rd135];
shr.u64 %rd328, %rd327, 1;
add.s64 %rd329, %rd328, %rd133;
add.s64 %rd330, %rd329, 16;
shl.b64 %rd331, %rd330, 1;
and.b64 %rd332, %rd132, 1;
or.b64 %rd333, %rd331, %rd332;
st.u64 [%rd129], %rd333;
and.b64 %rd136, %rd330, 9223372036854775807;
add.s64 %rd334, %rd134, %rd136;
ld.shared.u64 %rd335, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p189, %rd334, %rd335;
mov.u64 %rd399, %rd129;
mov.u64 %rd401, %rd399;
@%p189 bra BB46_268;

add.s64 %rd336, %rd136, %rd134;
st.u64 [%rd336+8], %rd129;
mov.u64 %rd401, %rd129;

BB46_268:
ld.u64 %rd139, [%rd401];
shr.u64 %rd140, %rd139, 1;
add.s64 %rd141, %rd401, 16;
add.s64 %rd142, %rd141, %rd140;
ld.shared.u64 %rd337, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p190, %rd142, %rd337;
@%p190 bra BB46_272;

ld.u8 %rs289, [%rd142];
and.b16 %rs290, %rs289, 1;
setp.eq.b16	%p191, %rs290, 1;
@!%p191 bra BB46_275;
bra.uni BB46_270;

BB46_270:
ld.u64 %rd338, [%rd142];
shr.u64 %rd339, %rd338, 1;
add.s64 %rd340, %rd339, %rd140;
add.s64 %rd341, %rd340, 16;
shl.b64 %rd342, %rd341, 1;
and.b64 %rd343, %rd139, 1;
or.b64 %rd344, %rd342, %rd343;
st.u64 [%rd401], %rd344;
and.b64 %rd143, %rd341, 9223372036854775807;
add.s64 %rd345, %rd141, %rd143;
ld.shared.u64 %rd346, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p192, %rd345, %rd346;
@%p192 bra BB46_275;

add.s64 %rd347, %rd143, %rd141;
st.u64 [%rd347+8], %rd401;
bra.uni BB46_275;

BB46_274:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
call.uni 
free, 
(
param0
);


	}

BB46_275:
bar.sync 0;

BB46_276:
ret;

BB46_272:
setp.lt.u64	%p193, %rd142, %rd401;
@%p193 bra BB46_275;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd401;
bra.uni BB46_275;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
.local .align 1 .b8 __local_depot47[9];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<486>;
.reg .b16 %rs<1015>;
.reg .b32 %r<299>;
.reg .b64 %rd<789>;


mov.u64 %rd788, __local_depot47;
cvta.local.u64 %SP, %rd788;
ld.param.v2.u32 {%r41, %r42}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r43, %r44}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd376, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd375, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd374, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd372, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd371, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd378, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+72];
add.u64 %rd379, %SP, 0;
cvta.to.local.u64 %rd1, %rd379;
cvta.to.global.u64 %rd2, %rd378;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p42, %r1, 0;
mov.u64 %rd380, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd381, %rd380;
setp.eq.s64	%p43, %rd381, 0;
or.pred %p44, %p42, %p43;
@%p44 bra BB47_2;

cvt.s64.s32	%rd382, %r43;
mov.u32 %r47, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r47;
mov.u64 %rd383, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd384, %rd383;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd384;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd382;

BB47_2:
bar.sync 0;
mov.u32 %r48, %ctaid.x;
add.s32 %r49, %r48, %r42;
cvt.s64.s32	%rd385, %r49;
mul.lo.s64 %rd386, %rd385, %rd374;
min.s64 %rd8, %rd376, %rd385;
add.s64 %rd387, %rd8, %rd386;
setp.lt.s64	%p45, %rd385, %rd376;
selp.u64	%rd388, 1, 0, %p45;
add.s64 %rd389, %rd388, %rd374;
add.s64 %rd390, %rd389, %rd387;
mul.lo.s64 %rd9, %rd387, %rd375;
mul.lo.s64 %rd391, %rd390, %rd375;
min.s64 %rd392, %rd391, %rd372;
add.s64 %rd10, %rd371, %rd392;
cvta.to.global.u64 %rd393, %rd371;
add.s64 %rd684, %rd393, %rd9;
add.s64 %rd677, %rd371, %rd9;
add.s64 %rd669, %rd2, %rd9;
setp.eq.s32	%p46, %r49, 0;
@%p46 bra BB47_384;

ld.param.u64 %rd625, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
cvta.to.global.u64 %rd394, %rd625;
add.s32 %r52, %r49, -1;
cvt.s64.s32	%rd395, %r52;
add.s64 %rd396, %rd394, %rd395;
ld.global.u8 %rs962, [%rd396];
bar.sync 0;
@%p42 bra BB47_24;

ld.shared.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd628, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd635, %rd628;
setp.eq.s64	%p48, %rd15, %rd635;
mov.u64 %rd633, %rd15;
@%p48 bra BB47_8;

mov.u64 %rd634, %rd633;

BB47_6:
mov.u64 %rd630, %rd635;
mov.u64 %rd633, %rd634;
mov.u64 %rd634, %rd630;
ld.shared.u8 %rs329, [%rd628];
and.b16 %rs330, %rs329, 1;
setp.eq.b16	%p49, %rs330, 1;
not.pred %p50, %p49;
ld.shared.u64 %rd20, [%rd628];
setp.lt.u64	%p51, %rd20, 2304;
or.pred %p52, %p50, %p51;
@!%p52 bra BB47_8;
bra.uni BB47_7;

BB47_7:
shr.u64 %rd399, %rd20, 1;
add.s64 %rd400, %rd628, %rd399;
add.s64 %rd628, %rd400, 16;
add.s64 %rd401, %rd634, %rd399;
add.s64 %rd635, %rd401, 16;
setp.ne.s64	%p53, %rd635, %rd15;
mov.u64 %rd633, %rd634;
@%p53 bra BB47_6;

BB47_8:
setp.eq.s64	%p55, %rd633, %rd15;
mov.pred %p484, 0;
@%p55 bra BB47_10;

ld.u64 %rd403, [%rd633];
shr.u64 %rd404, %rd403, 1;
add.s64 %rd405, %rd633, %rd404;
add.s64 %rd639, %rd405, 16;
setp.ne.s64	%p484, %rd639, %rd15;

BB47_10:
@%p484 bra BB47_16;
bra.uni BB47_11;

BB47_16:
ld.u64 %rd31, [%rd639];
and.b64 %rd420, %rd31, -32;
setp.eq.s64	%p59, %rd420, 2304;
cvt.u16.u64	%rs915, %rd31;
@%p59 bra BB47_19;

add.s64 %rd32, %rd639, 16;
ld.u64 %rd421, [%rd639+1168];
and.b64 %rd422, %rd421, 1;
add.s64 %rd423, %rd31, -2336;
and.b64 %rd424, %rd423, -2;
or.b64 %rd425, %rd422, %rd424;
st.u64 [%rd639+1168], %rd425;
st.u64 [%rd639+1176], %rd639;
cvt.u16.u64	%rs332, %rd423;
or.b16 %rs333, %rs332, 1;
and.b64 %rd426, %rd31, 1;
or.b64 %rd427, %rd426, 2304;
st.u64 [%rd639], %rd427;
st.u8 [%rd639+1168], %rs333;
ld.u64 %rd428, [%rd639+1168];
shr.u64 %rd33, %rd428, 1;
add.s64 %rd429, %rd33, %rd32;
add.s64 %rd430, %rd429, 1168;
ld.shared.u64 %rd431, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p60, %rd430, %rd431;
cvt.u16.u64	%rs334, %rd31;
and.b16 %rs915, %rs334, 1;
@%p60 bra BB47_19;

add.s64 %rd432, %rd32, 1152;
st.u64 [%rd429+1176], %rd432;
ld.u8 %rs915, [%rd639];

BB47_19:
and.b16 %rs335, %rs915, 254;
st.u8 [%rd639], %rs335;
bra.uni BB47_20;

BB47_384:
sub.s64 %rd509, %rd677, %rd10;
setp.gt.s64	%p265, %rd509, -1;
@%p265 bra BB47_768;

ld.global.u8 %rs1012, [%rd684];
bar.sync 0;
@%p42 bra BB47_387;

st.global.u8 [%rd669], %rs1012;

BB47_387:
setp.eq.s32	%p21, %r1, 0;
bar.sync 0;
@!%p21 bra BB47_408;
bra.uni BB47_388;

BB47_388:
ld.shared.u64 %rd191, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd708, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd715, %rd708;
setp.eq.s64	%p267, %rd191, %rd715;
mov.u64 %rd713, %rd191;
@%p267 bra BB47_392;

mov.u64 %rd714, %rd713;

BB47_390:
mov.u64 %rd710, %rd715;
mov.u64 %rd713, %rd714;
mov.u64 %rd714, %rd710;
ld.shared.u8 %rs622, [%rd708];
and.b16 %rs623, %rs622, 1;
setp.eq.b16	%p268, %rs623, 1;
not.pred %p269, %p268;
ld.shared.u64 %rd196, [%rd708];
setp.lt.u64	%p270, %rd196, 2304;
or.pred %p271, %p269, %p270;
@!%p271 bra BB47_392;
bra.uni BB47_391;

BB47_391:
shr.u64 %rd512, %rd196, 1;
add.s64 %rd513, %rd708, %rd512;
add.s64 %rd708, %rd513, 16;
add.s64 %rd514, %rd714, %rd512;
add.s64 %rd715, %rd514, 16;
setp.ne.s64	%p272, %rd715, %rd191;
mov.u64 %rd713, %rd714;
@%p272 bra BB47_390;

BB47_392:
setp.eq.s64	%p274, %rd713, %rd191;
mov.pred %p485, 0;
@%p274 bra BB47_394;

ld.u64 %rd516, [%rd713];
shr.u64 %rd517, %rd516, 1;
add.s64 %rd518, %rd713, %rd517;
add.s64 %rd719, %rd518, 16;
setp.ne.s64	%p485, %rd719, %rd191;

BB47_394:
@%p485 bra BB47_400;
bra.uni BB47_395;

BB47_400:
ld.u64 %rd207, [%rd719];
and.b64 %rd533, %rd207, -32;
setp.eq.s64	%p278, %rd533, 2304;
cvt.u16.u64	%rs965, %rd207;
@%p278 bra BB47_403;

add.s64 %rd208, %rd719, 16;
ld.u64 %rd534, [%rd719+1168];
and.b64 %rd535, %rd534, 1;
add.s64 %rd536, %rd207, -2336;
and.b64 %rd537, %rd536, -2;
or.b64 %rd538, %rd535, %rd537;
st.u64 [%rd719+1168], %rd538;
st.u64 [%rd719+1176], %rd719;
cvt.u16.u64	%rs625, %rd536;
or.b16 %rs626, %rs625, 1;
and.b64 %rd539, %rd207, 1;
or.b64 %rd540, %rd539, 2304;
st.u64 [%rd719], %rd540;
st.u8 [%rd719+1168], %rs626;
ld.u64 %rd541, [%rd719+1168];
shr.u64 %rd209, %rd541, 1;
add.s64 %rd542, %rd209, %rd208;
add.s64 %rd543, %rd542, 1168;
ld.shared.u64 %rd544, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p279, %rd543, %rd544;
cvt.u16.u64	%rs627, %rd207;
and.b16 %rs965, %rs627, 1;
@%p279 bra BB47_403;

add.s64 %rd545, %rd208, 1152;
st.u64 [%rd542+1176], %rd545;
ld.u8 %rs965, [%rd719];

BB47_403:
and.b16 %rs628, %rs965, 254;
st.u8 [%rd719], %rs628;
bra.uni BB47_404;

BB47_11:
mov.u64 %rd407, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd408, %rd407;
sub.s64 %rd409, %rd15, %rd408;
add.s64 %rd410, %rd409, 1168;
ld.shared.u64 %rd411, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p56, %rd410, %rd411;
mov.u64 %rd637, -1;
mov.u64 %rd638, %rd15;
@%p56 bra BB47_13;

add.s64 %rd26, %rd15, 1168;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd26;
mov.u64 %rd637, %rd26;
mov.u64 %rd638, %rd26;

BB47_13:
mov.u64 %rd27, %rd638;
setp.eq.s64	%p57, %rd637, -1;
@%p57 bra BB47_15;

mov.u64 %rd412, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd413, %rd412;
sub.s64 %rd414, %rd15, %rd413;
add.s64 %rd415, %rd412, %rd414;
ld.shared.u64 %rd416, [%rd415];
and.b64 %rd417, %rd416, 1;
or.b64 %rd418, %rd417, 2304;
st.shared.u64 [%rd415], %rd418;
st.shared.u64 [%rd415+8], %rd633;
mov.u16 %rs331, 0;
st.shared.u8 [%rd415], %rs331;

BB47_15:
mov.u64 %rd639, %rd15;
setp.eq.s64	%p58, %rd15, %rd27;
mov.u64 %rd640, 0;
@%p58 bra BB47_21;

BB47_20:
add.s64 %rd640, %rd639, 16;

BB47_21:
mov.u64 %rd641, %rd640;
setp.ne.s64	%p61, %rd640, 0;
@%p61 bra BB47_23;

mov.u64 %rd434, 1152;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd434;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd641, [retval0+0];


	}

BB47_23:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd641;

BB47_24:
bar.sync 0;
ld.shared.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r53, 1, 0, p; 
} 


	setp.eq.s32	%p62, %r53, 0;
sub.s64 %rd41, %rd677, %rd10;
@%p62 bra BB47_196;

setp.gt.s64	%p63, %rd41, -1;
@%p63 bra BB47_367;

mov.u64 %rd436, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd437, %rd436;
sub.s64 %rd438, %rd40, %rd437;
add.s64 %rd42, %rd436, %rd438;
mov.u64 %rd43, %rd40;
mov.u64 %rd642, %rd677;
cvt.s64.s32	%rd45, %r1;
add.s64 %rd46, %rd42, %rd45;
mul.lo.s32 %r3, %r1, -9;
mul.lo.s32 %r54, %r1, 9;
cvt.s64.s32	%rd439, %r54;
add.s64 %rd47, %rd42, %rd439;
add.s64 %rd48, %rd1, 1;
add.s32 %r55, %r1, 128;
cvt.s64.s32	%rd49, %r55;
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd50, %r56;
add.s32 %r57, %r1, 384;
cvt.s64.s32	%rd51, %r57;
add.s32 %r58, %r1, 512;
cvt.s64.s32	%rd52, %r58;
add.s32 %r59, %r1, 640;
cvt.s64.s32	%rd53, %r59;
add.s32 %r60, %r1, 768;
cvt.s64.s32	%rd54, %r60;
add.s32 %r61, %r1, 896;
cvt.s64.s32	%rd55, %r61;
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd56, %r62;
add.s32 %r4, %r1, -2;

BB47_27:
mov.u16 %rs6, %rs962;
mov.u64 %rd679, %rd684;
mov.u64 %rd59, %rd679;
mov.u64 %rd672, %rd677;
mov.u64 %rd58, %rd672;
mov.u64 %rd666, %rd669;
mov.u64 %rd60, %rd666;
mov.u64 %rd57, %rd642;
sub.s64 %rd440, %rd10, %rd57;
cvt.u32.u64	%r63, %rd440;
mov.u32 %r64, 1152;
min.s32 %r5, %r63, %r64;
setp.eq.s32	%p64, %r5, 1152;
@%p64 bra BB47_51;
bra.uni BB47_28;

BB47_51:
add.s64 %rd443, %rd59, %rd45;
ld.global.u8 %rs354, [%rd443];
ld.global.u8 %rs355, [%rd443+128];
ld.global.u8 %rs356, [%rd443+256];
ld.global.u8 %rs357, [%rd443+384];
ld.global.u8 %rs358, [%rd443+512];
ld.global.u8 %rs359, [%rd443+640];
ld.global.u8 %rs360, [%rd443+768];
ld.global.u8 %rs361, [%rd443+896];
ld.global.u8 %rs362, [%rd443+1024];
st.shared.u8 [%rd46], %rs354;
st.shared.u8 [%rd46+128], %rs355;
st.shared.u8 [%rd46+256], %rs356;
st.shared.u8 [%rd46+384], %rs357;
st.shared.u8 [%rd46+512], %rs358;
st.shared.u8 [%rd46+640], %rs359;
st.shared.u8 [%rd46+768], %rs360;
st.shared.u8 [%rd46+896], %rs361;
st.shared.u8 [%rd46+1024], %rs362;
bra.uni BB47_52;

BB47_28:
setp.lt.s32	%p65, %r5, 1;
@%p65 bra BB47_52;

cvt.s64.s32	%rd441, %r5;
add.s64 %rd61, %rd58, %rd441;
mov.u64 %rd643, %rd58;
mov.u64 %rd661, %rd42;
mov.u64 %rd676, %rd58;
mov.u64 %rd683, %rd59;

BB47_30:
mov.u64 %rd66, %rd683;
mov.u64 %rd65, %rd676;
mov.u64 %rd64, %rd661;
mov.u64 %rd63, %rd643;
sub.s64 %rd67, %rd61, %rd63;
setp.gt.s64	%p66, %rd67, 1151;
add.s64 %rd68, %rd66, %rd45;
add.s64 %rd69, %rd64, %rd45;
@%p66 bra BB47_49;
bra.uni BB47_31;

BB47_49:
ld.global.u8 %rs345, [%rd68];
ld.global.u8 %rs346, [%rd68+128];
ld.global.u8 %rs347, [%rd68+256];
ld.global.u8 %rs348, [%rd68+384];
ld.global.u8 %rs349, [%rd68+512];
ld.global.u8 %rs350, [%rd68+640];
ld.global.u8 %rs351, [%rd68+768];
ld.global.u8 %rs352, [%rd68+896];
ld.global.u8 %rs353, [%rd68+1024];
st.shared.u8 [%rd69], %rs345;
st.shared.u8 [%rd69+128], %rs346;
st.shared.u8 [%rd69+256], %rs347;
st.shared.u8 [%rd69+384], %rs348;
st.shared.u8 [%rd69+512], %rs349;
st.shared.u8 [%rd69+640], %rs350;
st.shared.u8 [%rd69+768], %rs351;
st.shared.u8 [%rd69+896], %rs352;
st.shared.u8 [%rd69+1024], %rs353;
bra.uni BB47_50;

BB47_31:
setp.ge.s64	%p67, %rd45, %rd67;
@%p67 bra BB47_33;

ld.global.u8 %rs336, [%rd68];
st.shared.u8 [%rd69], %rs336;

BB47_33:
setp.ge.s64	%p68, %rd49, %rd67;
@%p68 bra BB47_35;

ld.global.u8 %rs337, [%rd68+128];
st.shared.u8 [%rd69+128], %rs337;

BB47_35:
setp.ge.s64	%p69, %rd50, %rd67;
@%p69 bra BB47_37;

ld.global.u8 %rs338, [%rd68+256];
st.shared.u8 [%rd69+256], %rs338;

BB47_37:
setp.ge.s64	%p70, %rd51, %rd67;
@%p70 bra BB47_39;

ld.global.u8 %rs339, [%rd68+384];
st.shared.u8 [%rd69+384], %rs339;

BB47_39:
setp.ge.s64	%p71, %rd52, %rd67;
@%p71 bra BB47_41;

ld.global.u8 %rs340, [%rd68+512];
st.shared.u8 [%rd69+512], %rs340;

BB47_41:
setp.ge.s64	%p72, %rd53, %rd67;
@%p72 bra BB47_43;

ld.global.u8 %rs341, [%rd68+640];
st.shared.u8 [%rd69+640], %rs341;

BB47_43:
setp.ge.s64	%p73, %rd54, %rd67;
@%p73 bra BB47_45;

ld.global.u8 %rs342, [%rd68+768];
st.shared.u8 [%rd69+768], %rs342;

BB47_45:
setp.ge.s64	%p74, %rd55, %rd67;
@%p74 bra BB47_47;

ld.global.u8 %rs343, [%rd68+896];
st.shared.u8 [%rd69+896], %rs343;

BB47_47:
setp.ge.s64	%p75, %rd56, %rd67;
@%p75 bra BB47_50;

ld.global.u8 %rs344, [%rd68+1024];
st.shared.u8 [%rd69+1024], %rs344;

BB47_50:
add.s64 %rd70, %rd66, 1152;
add.s64 %rd71, %rd64, 1152;
add.s64 %rd643, %rd65, 1152;
mov.u64 %rd72, %rd643;
sub.s64 %rd442, %rd643, %rd61;
setp.lt.s64	%p76, %rd442, 0;
mov.u64 %rd661, %rd71;
mov.u64 %rd676, %rd72;
mov.u64 %rd683, %rd70;
@%p76 bra BB47_30;

BB47_52:
bar.sync 0;
add.s32 %r65, %r5, %r3;
mov.u32 %r66, 9;
min.s32 %r6, %r65, %r66;
mov.u32 %r67, 0;
max.s32 %r7, %r6, %r67;
setp.gt.u32	%p77, %r7, 8;
@%p77 bra BB47_71;
bra.uni BB47_53;

BB47_71:
ld.shared.u8 %rs372, [%rd47];
ld.shared.u8 %rs373, [%rd47+1];
ld.shared.u8 %rs374, [%rd47+2];
ld.shared.u8 %rs375, [%rd47+3];
ld.shared.u8 %rs376, [%rd47+4];
ld.shared.u8 %rs377, [%rd47+5];
ld.shared.u8 %rs378, [%rd47+6];
ld.shared.u8 %rs379, [%rd47+7];
ld.shared.u8 %rs380, [%rd47+8];
st.local.u8 [%rd1], %rs372;
st.local.u8 [%rd1+1], %rs373;
st.local.u8 [%rd1+2], %rs374;
st.local.u8 [%rd1+3], %rs375;
st.local.u8 [%rd1+4], %rs376;
st.local.u8 [%rd1+5], %rs377;
st.local.u8 [%rd1+6], %rs378;
st.local.u8 [%rd1+7], %rs379;
st.local.u8 [%rd1+8], %rs380;
bra.uni BB47_72;

BB47_53:
mov.u64 %rd75, %rd1;
setp.lt.s32	%p78, %r6, 1;
mov.u64 %rd658, %rd75;
@%p78 bra BB47_55;

ld.shared.u8 %rs363, [%rd47];
st.local.u8 [%rd1], %rs363;
mov.u64 %rd658, %rd48;

BB47_55:
mov.u64 %rd644, %rd658;
mov.u64 %rd657, %rd644;
setp.lt.s32	%p79, %r7, 2;
@%p79 bra BB47_57;

ld.shared.u8 %rs364, [%rd47+1];
st.local.u8 [%rd657], %rs364;
add.s64 %rd657, %rd657, 1;

BB47_57:
mov.u64 %rd656, %rd657;
setp.lt.s32	%p80, %r7, 3;
@%p80 bra BB47_59;

ld.shared.u8 %rs365, [%rd47+2];
st.local.u8 [%rd656], %rs365;
add.s64 %rd656, %rd656, 1;

BB47_59:
mov.u64 %rd655, %rd656;
setp.lt.s32	%p81, %r7, 4;
@%p81 bra BB47_61;

ld.shared.u8 %rs366, [%rd47+3];
st.local.u8 [%rd655], %rs366;
add.s64 %rd655, %rd655, 1;

BB47_61:
mov.u64 %rd654, %rd655;
setp.lt.s32	%p82, %r7, 5;
@%p82 bra BB47_63;

ld.shared.u8 %rs367, [%rd47+4];
st.local.u8 [%rd654], %rs367;
add.s64 %rd654, %rd654, 1;

BB47_63:
mov.u64 %rd653, %rd654;
setp.lt.s32	%p83, %r7, 6;
@%p83 bra BB47_65;

ld.shared.u8 %rs368, [%rd47+5];
st.local.u8 [%rd653], %rs368;
add.s64 %rd653, %rd653, 1;

BB47_65:
mov.u64 %rd652, %rd653;
setp.lt.s32	%p84, %r7, 7;
@%p84 bra BB47_67;

ld.shared.u8 %rs369, [%rd47+6];
st.local.u8 [%rd652], %rs369;
add.s64 %rd652, %rd652, 1;

BB47_67:
mov.u64 %rd651, %rd652;
setp.lt.s32	%p85, %r7, 8;
@%p85 bra BB47_69;

ld.shared.u8 %rs370, [%rd47+7];
st.local.u8 [%rd651], %rs370;
add.s64 %rd651, %rd651, 1;

BB47_69:
setp.lt.s32	%p86, %r7, 9;
@%p86 bra BB47_72;

ld.shared.u8 %rs371, [%rd47+8];
st.local.u8 [%rd651], %rs371;

BB47_72:
setp.eq.s32	%p87, %r7, 0;
@%p87 bra BB47_89;

ld.local.u8 %rs918, [%rd1];
add.s32 %r8, %r7, -1;
setp.lt.s32	%p88, %r8, 1;
@%p88 bra BB47_75;

ld.local.u8 %rs383, [%rd1+1];
mul.wide.u16 %r68, %rs383, %rs918;
cvt.u16.u32	%rs918, %r68;

BB47_75:
setp.lt.s32	%p89, %r8, 2;
@%p89 bra BB47_77;

and.b16 %rs384, %rs918, 255;
ld.local.u8 %rs385, [%rd1+2];
mul.wide.u16 %r69, %rs385, %rs384;
cvt.u16.u32	%rs918, %r69;

BB47_77:
setp.lt.s32	%p90, %r8, 3;
@%p90 bra BB47_79;

and.b16 %rs386, %rs918, 255;
ld.local.u8 %rs387, [%rd1+3];
mul.wide.u16 %r70, %rs387, %rs386;
cvt.u16.u32	%rs918, %r70;

BB47_79:
setp.lt.s32	%p91, %r8, 4;
@%p91 bra BB47_81;

and.b16 %rs388, %rs918, 255;
ld.local.u8 %rs389, [%rd1+4];
mul.wide.u16 %r71, %rs389, %rs388;
cvt.u16.u32	%rs918, %r71;

BB47_81:
setp.lt.s32	%p92, %r8, 5;
@%p92 bra BB47_83;

and.b16 %rs390, %rs918, 255;
ld.local.u8 %rs391, [%rd1+5];
mul.wide.u16 %r72, %rs391, %rs390;
cvt.u16.u32	%rs918, %r72;

BB47_83:
setp.lt.s32	%p93, %r8, 6;
@%p93 bra BB47_85;

and.b16 %rs392, %rs918, 255;
ld.local.u8 %rs393, [%rd1+6];
mul.wide.u16 %r73, %rs393, %rs392;
cvt.u16.u32	%rs918, %r73;

BB47_85:
setp.lt.s32	%p94, %r8, 7;
@%p94 bra BB47_87;

and.b16 %rs394, %rs918, 255;
ld.local.u8 %rs395, [%rd1+7];
mul.wide.u16 %r74, %rs395, %rs394;
cvt.u16.u32	%rs918, %r74;

BB47_87:
setp.lt.s32	%p95, %r8, 8;
@%p95 bra BB47_89;

and.b16 %rs396, %rs918, 255;
ld.local.u8 %rs397, [%rd1+8];
mul.wide.u16 %r75, %rs397, %rs396;
cvt.u16.u32	%rs918, %r75;

BB47_89:
bar.sync 0;
@%p87 bra BB47_91;

st.shared.u8 [%rd46], %rs918;

BB47_91:
bar.sync 0;
setp.gt.s32	%p97, %r5, 1151;
mov.u32 %r295, 128;
@%p97 bra BB47_93;

add.s32 %r77, %r5, 8;
mul.hi.s32 %r78, %r77, 954437177;
shr.u32 %r79, %r78, 31;
shr.s32 %r80, %r78, 1;
add.s32 %r295, %r80, %r79;

BB47_93:
setp.eq.s32	%p98, %r295, 128;
@%p98 bra BB47_131;
bra.uni BB47_94;

BB47_131:
@%p42 bra BB47_133;

ld.shared.u8 %rs415, [%rd42];
mul.wide.u16 %r95, %rs415, %rs6;
st.shared.u8 [%rd42], %r95;

BB47_133:
setp.lt.s32	%p10, %r1, 1;
ld.shared.u8 %rs917, [%rd46];
bar.sync 0;
@%p10 bra BB47_135;

ld.shared.u8 %rs417, [%rd46+-1];
mul.wide.u16 %r96, %rs417, %rs917;
cvt.u16.u32	%rs917, %r96;

BB47_135:
bar.sync 0;
st.shared.u8 [%rd46], %rs917;
bar.sync 0;
setp.lt.s32	%p128, %r1, 2;
@%p128 bra BB47_137;

and.b16 %rs418, %rs917, 255;
ld.shared.u8 %rs419, [%rd46+-2];
mul.wide.u16 %r97, %rs419, %rs418;
cvt.u16.u32	%rs917, %r97;

BB47_137:
bar.sync 0;
st.shared.u8 [%rd46], %rs917;
bar.sync 0;
setp.lt.s32	%p129, %r1, 4;
@%p129 bra BB47_139;

and.b16 %rs420, %rs917, 255;
ld.shared.u8 %rs421, [%rd46+-4];
mul.wide.u16 %r98, %rs421, %rs420;
cvt.u16.u32	%rs917, %r98;

BB47_139:
bar.sync 0;
st.shared.u8 [%rd46], %rs917;
bar.sync 0;
setp.lt.s32	%p130, %r1, 8;
@%p130 bra BB47_141;

and.b16 %rs422, %rs917, 255;
ld.shared.u8 %rs423, [%rd46+-8];
mul.wide.u16 %r99, %rs423, %rs422;
cvt.u16.u32	%rs917, %r99;

BB47_141:
bar.sync 0;
st.shared.u8 [%rd46], %rs917;
bar.sync 0;
setp.lt.s32	%p131, %r1, 16;
@%p131 bra BB47_143;

and.b16 %rs424, %rs917, 255;
ld.shared.u8 %rs425, [%rd46+-16];
mul.wide.u16 %r100, %rs425, %rs424;
cvt.u16.u32	%rs917, %r100;

BB47_143:
bar.sync 0;
st.shared.u8 [%rd46], %rs917;
bar.sync 0;
setp.lt.s32	%p132, %r1, 32;
@%p132 bra BB47_145;

and.b16 %rs426, %rs917, 255;
ld.shared.u8 %rs427, [%rd46+-32];
mul.wide.u16 %r101, %rs427, %rs426;
cvt.u16.u32	%rs917, %r101;

BB47_145:
bar.sync 0;
st.shared.u8 [%rd46], %rs917;
bar.sync 0;
setp.lt.s32	%p133, %r1, 64;
@%p133 bra BB47_147;

and.b16 %rs428, %rs917, 255;
ld.shared.u8 %rs429, [%rd46+-64];
mul.wide.u16 %r102, %rs429, %rs428;
cvt.u16.u32	%rs917, %r102;

BB47_147:
bar.sync 0;
st.shared.u8 [%rd46], %rs917;
bar.sync 0;
ld.shared.u8 %rs963, [%rd42+127];
setp.eq.s32	%p134, %r1, 0;
mov.u16 %rs953, %rs6;
@%p134 bra BB47_149;

ld.shared.u8 %rs953, [%rd46+-1];

BB47_149:
bar.sync 0;
st.shared.u8 [%rd46], %rs953;
bar.sync 0;
bra.uni BB47_150;

BB47_94:
@%p42 bra BB47_96;

ld.shared.u8 %rs399, [%rd42];
mul.wide.u16 %r81, %rs399, %rs6;
st.shared.u8 [%rd42], %r81;

BB47_96:
setp.ge.s32	%p100, %r1, %r295;
mov.u16 %rs961, %rs6;
@%p100 bra BB47_98;

ld.shared.u8 %rs24, [%rd46];
mov.u16 %rs961, %rs24;

BB47_98:
mov.u16 %rs926, %rs961;
mov.u16 %rs960, %rs926;
bar.sync 0;
setp.le.s32	%p101, %r1, %r295;
setp.gt.s32	%p102, %r1, 0;
and.pred %p103, %p101, %p102;
@!%p103 bra BB47_100;
bra.uni BB47_99;

BB47_99:
ld.shared.u8 %rs401, [%rd46+-1];
mul.wide.u16 %r82, %rs401, %rs960;
cvt.u16.u32	%rs960, %r82;

BB47_100:
mov.u16 %rs959, %rs960;
bar.sync 0;
@%p100 bra BB47_102;

st.shared.u8 [%rd46], %rs959;

BB47_102:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
setp.lt.s32	%p105, %r4, %r295;
and.pred %p106, %p105, %p3;
@!%p106 bra BB47_104;
bra.uni BB47_103;

BB47_103:
and.b16 %rs402, %rs959, 255;
ld.shared.u8 %rs403, [%rd46+-2];
mul.wide.u16 %r83, %rs403, %rs402;
cvt.u16.u32	%rs959, %r83;

BB47_104:
mov.u16 %rs958, %rs959;
bar.sync 0;
@%p100 bra BB47_106;

st.shared.u8 [%rd46], %rs958;

BB47_106:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r84, %r4, -2;
setp.lt.s32	%p108, %r84, %r295;
and.pred %p109, %p108, %p4;
@!%p109 bra BB47_108;
bra.uni BB47_107;

BB47_107:
and.b16 %rs404, %rs958, 255;
ld.shared.u8 %rs405, [%rd46+-4];
mul.wide.u16 %r85, %rs405, %rs404;
cvt.u16.u32	%rs958, %r85;

BB47_108:
mov.u16 %rs957, %rs958;
bar.sync 0;
@%p100 bra BB47_110;

st.shared.u8 [%rd46], %rs957;

BB47_110:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r86, %r4, -6;
setp.lt.s32	%p111, %r86, %r295;
and.pred %p112, %p111, %p5;
@!%p112 bra BB47_112;
bra.uni BB47_111;

BB47_111:
and.b16 %rs406, %rs957, 255;
ld.shared.u8 %rs407, [%rd46+-8];
mul.wide.u16 %r87, %rs407, %rs406;
cvt.u16.u32	%rs957, %r87;

BB47_112:
mov.u16 %rs956, %rs957;
bar.sync 0;
@%p100 bra BB47_114;

st.shared.u8 [%rd46], %rs956;

BB47_114:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r88, %r4, -14;
setp.lt.s32	%p114, %r88, %r295;
and.pred %p115, %p114, %p6;
@!%p115 bra BB47_116;
bra.uni BB47_115;

BB47_115:
and.b16 %rs408, %rs956, 255;
ld.shared.u8 %rs409, [%rd46+-16];
mul.wide.u16 %r89, %rs409, %rs408;
cvt.u16.u32	%rs956, %r89;

BB47_116:
mov.u16 %rs955, %rs956;
bar.sync 0;
@%p100 bra BB47_118;

st.shared.u8 [%rd46], %rs955;

BB47_118:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r90, %r4, -30;
setp.lt.s32	%p117, %r90, %r295;
and.pred %p118, %p117, %p7;
@!%p118 bra BB47_120;
bra.uni BB47_119;

BB47_119:
and.b16 %rs410, %rs955, 255;
ld.shared.u8 %rs411, [%rd46+-32];
mul.wide.u16 %r91, %rs411, %rs410;
cvt.u16.u32	%rs955, %r91;

BB47_120:
mov.u16 %rs954, %rs955;
bar.sync 0;
@%p100 bra BB47_122;

st.shared.u8 [%rd46], %rs954;

BB47_122:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r92, %r4, -62;
setp.lt.s32	%p120, %r92, %r295;
and.pred %p121, %p120, %p8;
@!%p121 bra BB47_124;
bra.uni BB47_123;

BB47_123:
and.b16 %rs412, %rs954, 255;
ld.shared.u8 %rs413, [%rd46+-64];
mul.wide.u16 %r93, %rs413, %rs412;
cvt.u16.u32	%rs954, %r93;

BB47_124:
bar.sync 0;
@%p100 bra BB47_126;

st.shared.u8 [%rd46], %rs954;

BB47_126:
setp.lt.s32	%p9, %r1, %r295;
bar.sync 0;
add.s32 %r94, %r295, -1;
cvt.s64.s32	%rd444, %r94;
add.s64 %rd445, %rd42, %rd444;
ld.shared.u8 %rs963, [%rd445];
not.pred %p123, %p9;
setp.eq.s32	%p124, %r1, 0;
or.pred %p125, %p124, %p123;
selp.b16	%rs916, %rs6, %rs954, %p9;
@%p125 bra BB47_128;

ld.shared.u8 %rs916, [%rd46+-1];

BB47_128:
bar.sync 0;
@%p100 bra BB47_130;

st.shared.u8 [%rd46], %rs916;

BB47_130:
bar.sync 0;

BB47_150:
mov.u16 %rs962, %rs963;
@%p87 bra BB47_152;

ld.shared.u8 %rs918, [%rd46];

BB47_152:
bar.sync 0;
cvt.s64.s32	%rd446, %r7;
add.s64 %rd91, %rd1, %rd446;
setp.ge.u64	%p136, %rd1, %rd91;
@%p136 bra BB47_154;

and.b16 %rs430, %rs918, 255;
ld.local.u8 %rs431, [%rd1];
mul.wide.u16 %r103, %rs431, %rs430;
cvt.u16.u32	%rs918, %r103;
st.shared.u8 [%rd47], %rs918;

BB47_154:
setp.ge.u64	%p137, %rd48, %rd91;
@%p137 bra BB47_156;

and.b16 %rs432, %rs918, 255;
ld.local.u8 %rs433, [%rd1+1];
mul.wide.u16 %r104, %rs433, %rs432;
cvt.u16.u32	%rs918, %r104;
st.shared.u8 [%rd47+1], %rs918;

BB47_156:
add.s64 %rd447, %rd48, 1;
setp.ge.u64	%p138, %rd447, %rd91;
@%p138 bra BB47_158;

and.b16 %rs434, %rs918, 255;
ld.local.u8 %rs435, [%rd1+2];
mul.wide.u16 %r105, %rs435, %rs434;
cvt.u16.u32	%rs918, %r105;
st.shared.u8 [%rd47+2], %rs918;

BB47_158:
add.s64 %rd448, %rd48, 2;
setp.ge.u64	%p139, %rd448, %rd91;
@%p139 bra BB47_160;

and.b16 %rs436, %rs918, 255;
ld.local.u8 %rs437, [%rd1+3];
mul.wide.u16 %r106, %rs437, %rs436;
cvt.u16.u32	%rs918, %r106;
st.shared.u8 [%rd47+3], %rs918;

BB47_160:
add.s64 %rd449, %rd48, 3;
setp.ge.u64	%p140, %rd449, %rd91;
@%p140 bra BB47_162;

and.b16 %rs438, %rs918, 255;
ld.local.u8 %rs439, [%rd1+4];
mul.wide.u16 %r107, %rs439, %rs438;
cvt.u16.u32	%rs918, %r107;
st.shared.u8 [%rd47+4], %rs918;

BB47_162:
add.s64 %rd450, %rd48, 4;
setp.ge.u64	%p141, %rd450, %rd91;
@%p141 bra BB47_164;

and.b16 %rs440, %rs918, 255;
ld.local.u8 %rs441, [%rd1+5];
mul.wide.u16 %r108, %rs441, %rs440;
cvt.u16.u32	%rs918, %r108;
st.shared.u8 [%rd47+5], %rs918;

BB47_164:
add.s64 %rd451, %rd48, 5;
setp.ge.u64	%p142, %rd451, %rd91;
@%p142 bra BB47_166;

and.b16 %rs442, %rs918, 255;
ld.local.u8 %rs443, [%rd1+6];
mul.wide.u16 %r109, %rs443, %rs442;
cvt.u16.u32	%rs918, %r109;
st.shared.u8 [%rd47+6], %rs918;

BB47_166:
add.s64 %rd452, %rd48, 6;
setp.ge.u64	%p143, %rd452, %rd91;
@%p143 bra BB47_168;

and.b16 %rs444, %rs918, 255;
ld.local.u8 %rs445, [%rd1+7];
mul.wide.u16 %r110, %rs445, %rs444;
cvt.u16.u32	%rs918, %r110;
st.shared.u8 [%rd47+7], %rs918;

BB47_168:
add.s64 %rd453, %rd48, 7;
setp.ge.u64	%p144, %rd453, %rd91;
@%p144 bra BB47_170;

and.b16 %rs446, %rs918, 255;
ld.local.u8 %rs447, [%rd1+8];
mul.wide.u16 %r111, %rs447, %rs446;
st.shared.u8 [%rd47+8], %r111;

BB47_170:
bar.sync 0;
@%p64 bra BB47_194;
bra.uni BB47_171;

BB47_194:
add.s64 %rd454, %rd60, %rd45;
ld.shared.u8 %rs466, [%rd46];
ld.shared.u8 %rs467, [%rd46+128];
ld.shared.u8 %rs468, [%rd46+256];
ld.shared.u8 %rs469, [%rd46+384];
ld.shared.u8 %rs470, [%rd46+512];
ld.shared.u8 %rs471, [%rd46+640];
ld.shared.u8 %rs472, [%rd46+768];
ld.shared.u8 %rs473, [%rd46+896];
ld.shared.u8 %rs474, [%rd46+1024];
st.global.u8 [%rd454], %rs466;
st.global.u8 [%rd454+128], %rs467;
st.global.u8 [%rd454+256], %rs468;
st.global.u8 [%rd454+384], %rs469;
st.global.u8 [%rd454+512], %rs470;
st.global.u8 [%rd454+640], %rs471;
st.global.u8 [%rd454+768], %rs472;
st.global.u8 [%rd454+896], %rs473;
st.global.u8 [%rd454+1024], %rs474;
bra.uni BB47_195;

BB47_171:
cvt.s64.s32	%rd92, %r5;
add.s64 %rd93, %rd42, %rd92;
setp.ge.u64	%p145, %rd42, %rd93;
@%p145 bra BB47_195;

add.s64 %rd94, %rd40, %rd92;
mov.u64 %rd660, %rd42;
mov.u64 %rd662, %rd43;
mov.u64 %rd668, %rd60;

BB47_173:
mov.u64 %rd97, %rd668;
mov.u64 %rd96, %rd662;
sub.s64 %rd98, %rd94, %rd96;
setp.gt.s64	%p146, %rd98, 1151;
add.s64 %rd99, %rd660, %rd45;
add.s64 %rd100, %rd97, %rd45;
@%p146 bra BB47_192;
bra.uni BB47_174;

BB47_192:
ld.shared.u8 %rs457, [%rd99];
ld.shared.u8 %rs458, [%rd99+128];
ld.shared.u8 %rs459, [%rd99+256];
ld.shared.u8 %rs460, [%rd99+384];
ld.shared.u8 %rs461, [%rd99+512];
ld.shared.u8 %rs462, [%rd99+640];
ld.shared.u8 %rs463, [%rd99+768];
ld.shared.u8 %rs464, [%rd99+896];
ld.shared.u8 %rs465, [%rd99+1024];
st.global.u8 [%rd100], %rs457;
st.global.u8 [%rd100+128], %rs458;
st.global.u8 [%rd100+256], %rs459;
st.global.u8 [%rd100+384], %rs460;
st.global.u8 [%rd100+512], %rs461;
st.global.u8 [%rd100+640], %rs462;
st.global.u8 [%rd100+768], %rs463;
st.global.u8 [%rd100+896], %rs464;
st.global.u8 [%rd100+1024], %rs465;
bra.uni BB47_193;

BB47_174:
setp.ge.s64	%p147, %rd45, %rd98;
@%p147 bra BB47_176;

ld.shared.u8 %rs448, [%rd99];
st.global.u8 [%rd100], %rs448;

BB47_176:
setp.ge.s64	%p148, %rd49, %rd98;
@%p148 bra BB47_178;

ld.shared.u8 %rs449, [%rd99+128];
st.global.u8 [%rd100+128], %rs449;

BB47_178:
setp.ge.s64	%p149, %rd50, %rd98;
@%p149 bra BB47_180;

ld.shared.u8 %rs450, [%rd99+256];
st.global.u8 [%rd100+256], %rs450;

BB47_180:
setp.ge.s64	%p150, %rd51, %rd98;
@%p150 bra BB47_182;

ld.shared.u8 %rs451, [%rd99+384];
st.global.u8 [%rd100+384], %rs451;

BB47_182:
setp.ge.s64	%p151, %rd52, %rd98;
@%p151 bra BB47_184;

ld.shared.u8 %rs452, [%rd99+512];
st.global.u8 [%rd100+512], %rs452;

BB47_184:
setp.ge.s64	%p152, %rd53, %rd98;
@%p152 bra BB47_186;

ld.shared.u8 %rs453, [%rd99+640];
st.global.u8 [%rd100+640], %rs453;

BB47_186:
setp.ge.s64	%p153, %rd54, %rd98;
@%p153 bra BB47_188;

ld.shared.u8 %rs454, [%rd99+768];
st.global.u8 [%rd100+768], %rs454;

BB47_188:
setp.ge.s64	%p154, %rd55, %rd98;
@%p154 bra BB47_190;

ld.shared.u8 %rs455, [%rd99+896];
st.global.u8 [%rd100+896], %rs455;

BB47_190:
setp.ge.s64	%p155, %rd56, %rd98;
@%p155 bra BB47_193;

ld.shared.u8 %rs456, [%rd99+1024];
st.global.u8 [%rd100+1024], %rs456;

BB47_193:
add.s64 %rd660, %rd660, 1152;
add.s64 %rd102, %rd96, 1152;
add.s64 %rd103, %rd97, 1152;
setp.lt.u64	%p156, %rd660, %rd93;
mov.u64 %rd662, %rd102;
mov.u64 %rd668, %rd103;
@%p156 bra BB47_173;

BB47_195:
bar.sync 0;
add.s64 %rd684, %rd59, 1152;
add.s64 %rd669, %rd60, 1152;
add.s64 %rd642, %rd58, 1152;
mov.u64 %rd677, %rd642;
sub.s64 %rd455, %rd642, %rd10;
setp.lt.s64	%p157, %rd455, 0;
@%p157 bra BB47_27;
bra.uni BB47_367;

BB47_196:
setp.gt.s64	%p158, %rd41, -1;
@%p158 bra BB47_367;

mov.u32 %r293, %ctaid.x;
mov.u64 %rd664, %rd677;
cvt.s64.s32	%rd110, %r1;
add.s64 %rd111, %rd40, %rd110;
mul.lo.s32 %r11, %r1, -9;
mul.lo.s32 %r112, %r1, 9;
cvt.s64.s32	%rd457, %r112;
add.s64 %rd112, %rd40, %rd457;
add.s64 %rd113, %rd1, 1;
add.s32 %r113, %r1, 128;
cvt.s64.s32	%rd114, %r113;
add.s32 %r114, %r1, 256;
cvt.s64.s32	%rd115, %r114;
add.s32 %r115, %r1, 384;
cvt.s64.s32	%rd116, %r115;
add.s32 %r116, %r1, 512;
cvt.s64.s32	%rd117, %r116;
add.s32 %r117, %r1, 640;
cvt.s64.s32	%rd118, %r117;
add.s32 %r118, %r1, 768;
cvt.s64.s32	%rd119, %r118;
add.s32 %r119, %r1, 896;
cvt.s64.s32	%rd120, %r119;
add.s32 %r120, %r1, 1024;
cvt.s64.s32	%rd121, %r120;
add.s32 %r12, %r1, -2;
add.s32 %r122, %r42, %r293;
cvt.s64.s32	%rd458, %r122;
mul.lo.s64 %rd459, %rd374, %rd458;
add.s64 %rd460, %rd8, %rd459;
mul.lo.s64 %rd461, %rd375, %rd460;
add.s64 %rd122, %rd461, %rd110;
mov.u64 %rd663, 0;
mov.u64 %rd667, %rd669;
mov.u64 %rd675, %rd677;
mov.u64 %rd682, %rd684;
mov.u16 %rs951, %rs962;

BB47_198:
mov.u16 %rs81, %rs951;
mov.u64 %rd680, %rd682;
mov.u64 %rd126, %rd680;
mov.u64 %rd673, %rd675;
mov.u64 %rd125, %rd673;
mov.u64 %rd124, %rd664;
sub.s64 %rd462, %rd10, %rd124;
cvt.u32.u64	%r123, %rd462;
mov.u32 %r124, 1152;
min.s32 %r13, %r123, %r124;
setp.eq.s32	%p159, %r13, 1152;
@%p159 bra BB47_222;
bra.uni BB47_199;

BB47_222:
add.s64 %rd465, %rd126, %rd110;
ld.global.u8 %rs493, [%rd465];
st.u8 [%rd111], %rs493;
ld.global.u8 %rs494, [%rd465+128];
st.u8 [%rd111+128], %rs494;
ld.global.u8 %rs495, [%rd465+256];
st.u8 [%rd111+256], %rs495;
ld.global.u8 %rs496, [%rd465+384];
st.u8 [%rd111+384], %rs496;
ld.global.u8 %rs497, [%rd465+512];
st.u8 [%rd111+512], %rs497;
ld.global.u8 %rs498, [%rd465+640];
st.u8 [%rd111+640], %rs498;
ld.global.u8 %rs499, [%rd465+768];
st.u8 [%rd111+768], %rs499;
ld.global.u8 %rs500, [%rd465+896];
st.u8 [%rd111+896], %rs500;
ld.global.u8 %rs501, [%rd465+1024];
st.u8 [%rd111+1024], %rs501;
bra.uni BB47_223;

BB47_199:
setp.lt.s32	%p160, %r13, 1;
@%p160 bra BB47_223;

cvt.s64.s32	%rd463, %r13;
add.s64 %rd128, %rd125, %rd463;
mov.u64 %rd670, %rd125;
mov.u64 %rd674, %rd125;
mov.u64 %rd681, %rd126;
mov.u64 %rd703, %rd40;

BB47_201:
mov.u64 %rd131, %rd703;
mov.u64 %rd133, %rd681;
mov.u64 %rd132, %rd674;
mov.u64 %rd130, %rd670;
sub.s64 %rd134, %rd128, %rd130;
setp.gt.s64	%p161, %rd134, 1151;
add.s64 %rd135, %rd133, %rd110;
add.s64 %rd136, %rd131, %rd110;
@%p161 bra BB47_220;
bra.uni BB47_202;

BB47_220:
ld.global.u8 %rs484, [%rd135];
st.u8 [%rd136], %rs484;
ld.global.u8 %rs485, [%rd135+128];
st.u8 [%rd136+128], %rs485;
ld.global.u8 %rs486, [%rd135+256];
st.u8 [%rd136+256], %rs486;
ld.global.u8 %rs487, [%rd135+384];
st.u8 [%rd136+384], %rs487;
ld.global.u8 %rs488, [%rd135+512];
st.u8 [%rd136+512], %rs488;
ld.global.u8 %rs489, [%rd135+640];
st.u8 [%rd136+640], %rs489;
ld.global.u8 %rs490, [%rd135+768];
st.u8 [%rd136+768], %rs490;
ld.global.u8 %rs491, [%rd135+896];
st.u8 [%rd136+896], %rs491;
ld.global.u8 %rs492, [%rd135+1024];
st.u8 [%rd136+1024], %rs492;
bra.uni BB47_221;

BB47_202:
setp.ge.s64	%p162, %rd110, %rd134;
@%p162 bra BB47_204;

ld.global.u8 %rs475, [%rd135];
st.u8 [%rd136], %rs475;

BB47_204:
setp.ge.s64	%p163, %rd114, %rd134;
@%p163 bra BB47_206;

ld.global.u8 %rs476, [%rd135+128];
st.u8 [%rd136+128], %rs476;

BB47_206:
setp.ge.s64	%p164, %rd115, %rd134;
@%p164 bra BB47_208;

ld.global.u8 %rs477, [%rd135+256];
st.u8 [%rd136+256], %rs477;

BB47_208:
setp.ge.s64	%p165, %rd116, %rd134;
@%p165 bra BB47_210;

ld.global.u8 %rs478, [%rd135+384];
st.u8 [%rd136+384], %rs478;

BB47_210:
setp.ge.s64	%p166, %rd117, %rd134;
@%p166 bra BB47_212;

ld.global.u8 %rs479, [%rd135+512];
st.u8 [%rd136+512], %rs479;

BB47_212:
setp.ge.s64	%p167, %rd118, %rd134;
@%p167 bra BB47_214;

ld.global.u8 %rs480, [%rd135+640];
st.u8 [%rd136+640], %rs480;

BB47_214:
setp.ge.s64	%p168, %rd119, %rd134;
@%p168 bra BB47_216;

ld.global.u8 %rs481, [%rd135+768];
st.u8 [%rd136+768], %rs481;

BB47_216:
setp.ge.s64	%p169, %rd120, %rd134;
@%p169 bra BB47_218;

ld.global.u8 %rs482, [%rd135+896];
st.u8 [%rd136+896], %rs482;

BB47_218:
setp.ge.s64	%p170, %rd121, %rd134;
@%p170 bra BB47_221;

ld.global.u8 %rs483, [%rd135+1024];
st.u8 [%rd136+1024], %rs483;

BB47_221:
add.s64 %rd137, %rd133, 1152;
add.s64 %rd138, %rd131, 1152;
add.s64 %rd670, %rd132, 1152;
mov.u64 %rd139, %rd670;
sub.s64 %rd464, %rd670, %rd128;
setp.lt.s64	%p171, %rd464, 0;
mov.u64 %rd674, %rd139;
mov.u64 %rd681, %rd137;
mov.u64 %rd703, %rd138;
@%p171 bra BB47_201;

BB47_223:
bar.sync 0;
add.s32 %r125, %r13, %r11;
mov.u32 %r126, 9;
min.s32 %r14, %r125, %r126;
mov.u32 %r127, 0;
max.s32 %r15, %r14, %r127;
setp.gt.u32	%p172, %r15, 8;
@%p172 bra BB47_242;
bra.uni BB47_224;

BB47_242:
ld.u8 %rs511, [%rd112];
st.local.u8 [%rd1], %rs511;
ld.u8 %rs512, [%rd112+1];
st.local.u8 [%rd1+1], %rs512;
ld.u8 %rs513, [%rd112+2];
st.local.u8 [%rd1+2], %rs513;
ld.u8 %rs514, [%rd112+3];
st.local.u8 [%rd1+3], %rs514;
ld.u8 %rs515, [%rd112+4];
st.local.u8 [%rd1+4], %rs515;
ld.u8 %rs516, [%rd112+5];
st.local.u8 [%rd1+5], %rs516;
ld.u8 %rs517, [%rd112+6];
st.local.u8 [%rd1+6], %rs517;
ld.u8 %rs518, [%rd112+7];
st.local.u8 [%rd1+7], %rs518;
ld.u8 %rs519, [%rd112+8];
st.local.u8 [%rd1+8], %rs519;
bra.uni BB47_243;

BB47_224:
mov.u64 %rd142, %rd1;
setp.lt.s32	%p173, %r14, 1;
mov.u64 %rd699, %rd142;
@%p173 bra BB47_226;

ld.u8 %rs502, [%rd112];
st.local.u8 [%rd1], %rs502;
mov.u64 %rd699, %rd113;

BB47_226:
mov.u64 %rd685, %rd699;
mov.u64 %rd698, %rd685;
setp.lt.s32	%p174, %r15, 2;
@%p174 bra BB47_228;

ld.u8 %rs503, [%rd112+1];
st.local.u8 [%rd698], %rs503;
add.s64 %rd698, %rd698, 1;

BB47_228:
mov.u64 %rd697, %rd698;
setp.lt.s32	%p175, %r15, 3;
@%p175 bra BB47_230;

ld.u8 %rs504, [%rd112+2];
st.local.u8 [%rd697], %rs504;
add.s64 %rd697, %rd697, 1;

BB47_230:
mov.u64 %rd696, %rd697;
setp.lt.s32	%p176, %r15, 4;
@%p176 bra BB47_232;

ld.u8 %rs505, [%rd112+3];
st.local.u8 [%rd696], %rs505;
add.s64 %rd696, %rd696, 1;

BB47_232:
mov.u64 %rd695, %rd696;
setp.lt.s32	%p177, %r15, 5;
@%p177 bra BB47_234;

ld.u8 %rs506, [%rd112+4];
st.local.u8 [%rd695], %rs506;
add.s64 %rd695, %rd695, 1;

BB47_234:
mov.u64 %rd694, %rd695;
setp.lt.s32	%p178, %r15, 6;
@%p178 bra BB47_236;

ld.u8 %rs507, [%rd112+5];
st.local.u8 [%rd694], %rs507;
add.s64 %rd694, %rd694, 1;

BB47_236:
mov.u64 %rd693, %rd694;
setp.lt.s32	%p179, %r15, 7;
@%p179 bra BB47_238;

ld.u8 %rs508, [%rd112+6];
st.local.u8 [%rd693], %rs508;
add.s64 %rd693, %rd693, 1;

BB47_238:
mov.u64 %rd692, %rd693;
setp.lt.s32	%p180, %r15, 8;
@%p180 bra BB47_240;

ld.u8 %rs509, [%rd112+7];
st.local.u8 [%rd692], %rs509;
add.s64 %rd692, %rd692, 1;

BB47_240:
setp.lt.s32	%p181, %r15, 9;
@%p181 bra BB47_243;

ld.u8 %rs510, [%rd112+8];
st.local.u8 [%rd692], %rs510;

BB47_243:
setp.eq.s32	%p182, %r15, 0;
@%p182 bra BB47_260;

ld.local.u8 %rs964, [%rd1];
add.s32 %r16, %r15, -1;
setp.lt.s32	%p183, %r16, 1;
@%p183 bra BB47_246;

ld.local.u8 %rs522, [%rd1+1];
mul.wide.u16 %r128, %rs522, %rs964;
cvt.u16.u32	%rs964, %r128;

BB47_246:
setp.lt.s32	%p184, %r16, 2;
@%p184 bra BB47_248;

and.b16 %rs523, %rs964, 255;
ld.local.u8 %rs524, [%rd1+2];
mul.wide.u16 %r129, %rs524, %rs523;
cvt.u16.u32	%rs964, %r129;

BB47_248:
setp.lt.s32	%p185, %r16, 3;
@%p185 bra BB47_250;

and.b16 %rs525, %rs964, 255;
ld.local.u8 %rs526, [%rd1+3];
mul.wide.u16 %r130, %rs526, %rs525;
cvt.u16.u32	%rs964, %r130;

BB47_250:
setp.lt.s32	%p186, %r16, 4;
@%p186 bra BB47_252;

and.b16 %rs527, %rs964, 255;
ld.local.u8 %rs528, [%rd1+4];
mul.wide.u16 %r131, %rs528, %rs527;
cvt.u16.u32	%rs964, %r131;

BB47_252:
setp.lt.s32	%p187, %r16, 5;
@%p187 bra BB47_254;

and.b16 %rs529, %rs964, 255;
ld.local.u8 %rs530, [%rd1+5];
mul.wide.u16 %r132, %rs530, %rs529;
cvt.u16.u32	%rs964, %r132;

BB47_254:
setp.lt.s32	%p188, %r16, 6;
@%p188 bra BB47_256;

and.b16 %rs531, %rs964, 255;
ld.local.u8 %rs532, [%rd1+6];
mul.wide.u16 %r133, %rs532, %rs531;
cvt.u16.u32	%rs964, %r133;

BB47_256:
setp.lt.s32	%p189, %r16, 7;
@%p189 bra BB47_258;

and.b16 %rs533, %rs964, 255;
ld.local.u8 %rs534, [%rd1+7];
mul.wide.u16 %r134, %rs534, %rs533;
cvt.u16.u32	%rs964, %r134;

BB47_258:
setp.lt.s32	%p190, %r16, 8;
@%p190 bra BB47_260;

and.b16 %rs535, %rs964, 255;
ld.local.u8 %rs536, [%rd1+8];
mul.wide.u16 %r135, %rs536, %rs535;
cvt.u16.u32	%rs964, %r135;

BB47_260:
bar.sync 0;
@%p182 bra BB47_262;

st.u8 [%rd111], %rs964;

BB47_262:
bar.sync 0;
setp.gt.s32	%p192, %r13, 1151;
mov.u32 %r296, 128;
@%p192 bra BB47_264;

add.s32 %r137, %r13, 8;
mul.hi.s32 %r138, %r137, 954437177;
shr.u32 %r139, %r138, 31;
shr.s32 %r140, %r138, 1;
add.s32 %r296, %r140, %r139;

BB47_264:
setp.eq.s32	%p193, %r296, 128;
@%p193 bra BB47_302;
bra.uni BB47_265;

BB47_302:
@%p42 bra BB47_304;

ld.u8 %rs554, [%rd40];
mul.wide.u16 %r155, %rs554, %rs81;
st.u8 [%rd40], %r155;

BB47_304:
setp.lt.s32	%p19, %r1, 1;
ld.u8 %rs920, [%rd111];
bar.sync 0;
@%p19 bra BB47_306;

ld.u8 %rs556, [%rd111+-1];
mul.wide.u16 %r156, %rs556, %rs920;
cvt.u16.u32	%rs920, %r156;

BB47_306:
bar.sync 0;
st.u8 [%rd111], %rs920;
bar.sync 0;
setp.lt.s32	%p223, %r1, 2;
@%p223 bra BB47_308;

and.b16 %rs557, %rs920, 255;
ld.u8 %rs558, [%rd111+-2];
mul.wide.u16 %r157, %rs558, %rs557;
cvt.u16.u32	%rs920, %r157;

BB47_308:
bar.sync 0;
st.u8 [%rd111], %rs920;
bar.sync 0;
setp.lt.s32	%p224, %r1, 4;
@%p224 bra BB47_310;

and.b16 %rs559, %rs920, 255;
ld.u8 %rs560, [%rd111+-4];
mul.wide.u16 %r158, %rs560, %rs559;
cvt.u16.u32	%rs920, %r158;

BB47_310:
bar.sync 0;
st.u8 [%rd111], %rs920;
bar.sync 0;
setp.lt.s32	%p225, %r1, 8;
@%p225 bra BB47_312;

and.b16 %rs561, %rs920, 255;
ld.u8 %rs562, [%rd111+-8];
mul.wide.u16 %r159, %rs562, %rs561;
cvt.u16.u32	%rs920, %r159;

BB47_312:
bar.sync 0;
st.u8 [%rd111], %rs920;
bar.sync 0;
setp.lt.s32	%p226, %r1, 16;
@%p226 bra BB47_314;

and.b16 %rs563, %rs920, 255;
ld.u8 %rs564, [%rd111+-16];
mul.wide.u16 %r160, %rs564, %rs563;
cvt.u16.u32	%rs920, %r160;

BB47_314:
bar.sync 0;
st.u8 [%rd111], %rs920;
bar.sync 0;
setp.lt.s32	%p227, %r1, 32;
@%p227 bra BB47_316;

and.b16 %rs565, %rs920, 255;
ld.u8 %rs566, [%rd111+-32];
mul.wide.u16 %r161, %rs566, %rs565;
cvt.u16.u32	%rs920, %r161;

BB47_316:
bar.sync 0;
st.u8 [%rd111], %rs920;
bar.sync 0;
setp.lt.s32	%p228, %r1, 64;
@%p228 bra BB47_318;

and.b16 %rs567, %rs920, 255;
ld.u8 %rs568, [%rd111+-64];
mul.wide.u16 %r162, %rs568, %rs567;
cvt.u16.u32	%rs920, %r162;

BB47_318:
bar.sync 0;
st.u8 [%rd111], %rs920;
bar.sync 0;
ld.u8 %rs952, [%rd40+127];
setp.eq.s32	%p229, %r1, 0;
mov.u16 %rs942, %rs81;
@%p229 bra BB47_320;

ld.u8 %rs942, [%rd111+-1];

BB47_320:
bar.sync 0;
st.u8 [%rd111], %rs942;
bar.sync 0;
bra.uni BB47_321;

BB47_265:
@%p42 bra BB47_267;

ld.u8 %rs538, [%rd40];
mul.wide.u16 %r141, %rs538, %rs81;
st.u8 [%rd40], %r141;

BB47_267:
setp.ge.s32	%p195, %r1, %r296;
mov.u16 %rs950, %rs81;
@%p195 bra BB47_269;

ld.u8 %rs99, [%rd111];
mov.u16 %rs950, %rs99;

BB47_269:
mov.u16 %rs935, %rs950;
mov.u16 %rs949, %rs935;
bar.sync 0;
setp.le.s32	%p196, %r1, %r296;
setp.gt.s32	%p197, %r1, 0;
and.pred %p198, %p196, %p197;
@!%p198 bra BB47_271;
bra.uni BB47_270;

BB47_270:
ld.u8 %rs540, [%rd111+-1];
mul.wide.u16 %r142, %rs540, %rs949;
cvt.u16.u32	%rs949, %r142;

BB47_271:
mov.u16 %rs948, %rs949;
bar.sync 0;
@%p195 bra BB47_273;

st.u8 [%rd111], %rs948;

BB47_273:
setp.gt.s32	%p12, %r1, 1;
bar.sync 0;
setp.lt.s32	%p200, %r12, %r296;
and.pred %p201, %p200, %p12;
@!%p201 bra BB47_275;
bra.uni BB47_274;

BB47_274:
and.b16 %rs541, %rs948, 255;
ld.u8 %rs542, [%rd111+-2];
mul.wide.u16 %r143, %rs542, %rs541;
cvt.u16.u32	%rs948, %r143;

BB47_275:
mov.u16 %rs947, %rs948;
bar.sync 0;
@%p195 bra BB47_277;

st.u8 [%rd111], %rs947;

BB47_277:
setp.gt.s32	%p13, %r1, 3;
bar.sync 0;
add.s32 %r144, %r12, -2;
setp.lt.s32	%p203, %r144, %r296;
and.pred %p204, %p203, %p13;
@!%p204 bra BB47_279;
bra.uni BB47_278;

BB47_278:
and.b16 %rs543, %rs947, 255;
ld.u8 %rs544, [%rd111+-4];
mul.wide.u16 %r145, %rs544, %rs543;
cvt.u16.u32	%rs947, %r145;

BB47_279:
mov.u16 %rs946, %rs947;
bar.sync 0;
@%p195 bra BB47_281;

st.u8 [%rd111], %rs946;

BB47_281:
setp.gt.s32	%p14, %r1, 7;
bar.sync 0;
add.s32 %r146, %r12, -6;
setp.lt.s32	%p206, %r146, %r296;
and.pred %p207, %p206, %p14;
@!%p207 bra BB47_283;
bra.uni BB47_282;

BB47_282:
and.b16 %rs545, %rs946, 255;
ld.u8 %rs546, [%rd111+-8];
mul.wide.u16 %r147, %rs546, %rs545;
cvt.u16.u32	%rs946, %r147;

BB47_283:
mov.u16 %rs945, %rs946;
bar.sync 0;
@%p195 bra BB47_285;

st.u8 [%rd111], %rs945;

BB47_285:
setp.gt.s32	%p15, %r1, 15;
bar.sync 0;
add.s32 %r148, %r12, -14;
setp.lt.s32	%p209, %r148, %r296;
and.pred %p210, %p209, %p15;
@!%p210 bra BB47_287;
bra.uni BB47_286;

BB47_286:
and.b16 %rs547, %rs945, 255;
ld.u8 %rs548, [%rd111+-16];
mul.wide.u16 %r149, %rs548, %rs547;
cvt.u16.u32	%rs945, %r149;

BB47_287:
mov.u16 %rs944, %rs945;
bar.sync 0;
@%p195 bra BB47_289;

st.u8 [%rd111], %rs944;

BB47_289:
setp.gt.s32	%p16, %r1, 31;
bar.sync 0;
add.s32 %r150, %r12, -30;
setp.lt.s32	%p212, %r150, %r296;
and.pred %p213, %p212, %p16;
@!%p213 bra BB47_291;
bra.uni BB47_290;

BB47_290:
and.b16 %rs549, %rs944, 255;
ld.u8 %rs550, [%rd111+-32];
mul.wide.u16 %r151, %rs550, %rs549;
cvt.u16.u32	%rs944, %r151;

BB47_291:
mov.u16 %rs943, %rs944;
bar.sync 0;
@%p195 bra BB47_293;

st.u8 [%rd111], %rs943;

BB47_293:
setp.gt.s32	%p17, %r1, 63;
bar.sync 0;
add.s32 %r152, %r12, -62;
setp.lt.s32	%p215, %r152, %r296;
and.pred %p216, %p215, %p17;
@!%p216 bra BB47_295;
bra.uni BB47_294;

BB47_294:
and.b16 %rs551, %rs943, 255;
ld.u8 %rs552, [%rd111+-64];
mul.wide.u16 %r153, %rs552, %rs551;
cvt.u16.u32	%rs943, %r153;

BB47_295:
bar.sync 0;
@%p195 bra BB47_297;

st.u8 [%rd111], %rs943;

BB47_297:
setp.lt.s32	%p18, %r1, %r296;
bar.sync 0;
add.s32 %r154, %r296, -1;
cvt.s64.s32	%rd466, %r154;
add.s64 %rd467, %rd40, %rd466;
ld.u8 %rs952, [%rd467];
not.pred %p218, %p18;
setp.eq.s32	%p219, %r1, 0;
or.pred %p220, %p219, %p218;
selp.b16	%rs919, %rs81, %rs943, %p18;
@%p220 bra BB47_299;

ld.u8 %rs919, [%rd111+-1];

BB47_299:
bar.sync 0;
@%p195 bra BB47_301;

st.u8 [%rd111], %rs919;

BB47_301:
bar.sync 0;

BB47_321:
mov.u16 %rs951, %rs952;
@%p182 bra BB47_323;

ld.u8 %rs964, [%rd111];

BB47_323:
bar.sync 0;
cvt.s64.s32	%rd468, %r15;
add.s64 %rd158, %rd1, %rd468;
setp.ge.u64	%p231, %rd1, %rd158;
@%p231 bra BB47_325;

and.b16 %rs569, %rs964, 255;
ld.local.u8 %rs570, [%rd1];
mul.wide.u16 %r163, %rs570, %rs569;
cvt.u16.u32	%rs964, %r163;
st.u8 [%rd112], %rs964;

BB47_325:
setp.ge.u64	%p232, %rd113, %rd158;
@%p232 bra BB47_327;

and.b16 %rs571, %rs964, 255;
ld.local.u8 %rs572, [%rd1+1];
mul.wide.u16 %r164, %rs572, %rs571;
cvt.u16.u32	%rs964, %r164;
st.u8 [%rd112+1], %rs964;

BB47_327:
add.s64 %rd469, %rd113, 1;
setp.ge.u64	%p233, %rd469, %rd158;
@%p233 bra BB47_329;

and.b16 %rs573, %rs964, 255;
ld.local.u8 %rs574, [%rd1+2];
mul.wide.u16 %r165, %rs574, %rs573;
cvt.u16.u32	%rs964, %r165;
st.u8 [%rd112+2], %rs964;

BB47_329:
add.s64 %rd470, %rd113, 2;
setp.ge.u64	%p234, %rd470, %rd158;
@%p234 bra BB47_331;

and.b16 %rs575, %rs964, 255;
ld.local.u8 %rs576, [%rd1+3];
mul.wide.u16 %r166, %rs576, %rs575;
cvt.u16.u32	%rs964, %r166;
st.u8 [%rd112+3], %rs964;

BB47_331:
add.s64 %rd471, %rd113, 3;
setp.ge.u64	%p235, %rd471, %rd158;
@%p235 bra BB47_333;

and.b16 %rs577, %rs964, 255;
ld.local.u8 %rs578, [%rd1+4];
mul.wide.u16 %r167, %rs578, %rs577;
cvt.u16.u32	%rs964, %r167;
st.u8 [%rd112+4], %rs964;

BB47_333:
add.s64 %rd472, %rd113, 4;
setp.ge.u64	%p236, %rd472, %rd158;
@%p236 bra BB47_335;

and.b16 %rs579, %rs964, 255;
ld.local.u8 %rs580, [%rd1+5];
mul.wide.u16 %r168, %rs580, %rs579;
cvt.u16.u32	%rs964, %r168;
st.u8 [%rd112+5], %rs964;

BB47_335:
add.s64 %rd473, %rd113, 5;
setp.ge.u64	%p237, %rd473, %rd158;
@%p237 bra BB47_337;

and.b16 %rs581, %rs964, 255;
ld.local.u8 %rs582, [%rd1+6];
mul.wide.u16 %r169, %rs582, %rs581;
cvt.u16.u32	%rs964, %r169;
st.u8 [%rd112+6], %rs964;

BB47_337:
add.s64 %rd474, %rd113, 6;
setp.ge.u64	%p238, %rd474, %rd158;
@%p238 bra BB47_339;

and.b16 %rs583, %rs964, 255;
ld.local.u8 %rs584, [%rd1+7];
mul.wide.u16 %r170, %rs584, %rs583;
cvt.u16.u32	%rs964, %r170;
st.u8 [%rd112+7], %rs964;

BB47_339:
add.s64 %rd475, %rd113, 7;
setp.ge.u64	%p239, %rd475, %rd158;
@%p239 bra BB47_341;

and.b16 %rs585, %rs964, 255;
ld.local.u8 %rs586, [%rd1+8];
mul.wide.u16 %r171, %rs586, %rs585;
st.u8 [%rd112+8], %r171;

BB47_341:
bar.sync 0;
@%p159 bra BB47_365;
bra.uni BB47_342;

BB47_365:
add.s64 %rd478, %rd667, %rd110;
ld.u8 %rs605, [%rd111];
st.global.u8 [%rd478], %rs605;
ld.u8 %rs606, [%rd111+128];
st.global.u8 [%rd478+128], %rs606;
ld.u8 %rs607, [%rd111+256];
st.global.u8 [%rd478+256], %rs607;
ld.u8 %rs608, [%rd111+384];
st.global.u8 [%rd478+384], %rs608;
ld.u8 %rs609, [%rd111+512];
st.global.u8 [%rd478+512], %rs609;
ld.u8 %rs610, [%rd111+640];
st.global.u8 [%rd478+640], %rs610;
ld.u8 %rs611, [%rd111+768];
st.global.u8 [%rd478+768], %rs611;
ld.u8 %rs612, [%rd111+896];
st.global.u8 [%rd478+896], %rs612;
ld.u8 %rs613, [%rd111+1024];
st.global.u8 [%rd478+1024], %rs613;
bra.uni BB47_366;

BB47_342:
setp.lt.s32	%p240, %r13, 1;
@%p240 bra BB47_366;

add.s64 %rd476, %rd122, %rd663;
add.s64 %rd700, %rd2, %rd476;
cvt.s64.s32	%rd477, %r13;
add.s64 %rd160, %rd40, %rd477;
mov.u64 %rd702, %rd40;

BB47_344:
sub.s64 %rd163, %rd160, %rd702;
setp.gt.s64	%p241, %rd163, 1151;
add.s64 %rd164, %rd702, %rd110;
@%p241 bra BB47_363;
bra.uni BB47_345;

BB47_363:
ld.u8 %rs596, [%rd164];
st.global.u8 [%rd700], %rs596;
ld.u8 %rs597, [%rd164+128];
st.global.u8 [%rd700+128], %rs597;
ld.u8 %rs598, [%rd164+256];
st.global.u8 [%rd700+256], %rs598;
ld.u8 %rs599, [%rd164+384];
st.global.u8 [%rd700+384], %rs599;
ld.u8 %rs600, [%rd164+512];
st.global.u8 [%rd700+512], %rs600;
ld.u8 %rs601, [%rd164+640];
st.global.u8 [%rd700+640], %rs601;
ld.u8 %rs602, [%rd164+768];
st.global.u8 [%rd700+768], %rs602;
ld.u8 %rs603, [%rd164+896];
st.global.u8 [%rd700+896], %rs603;
ld.u8 %rs604, [%rd164+1024];
st.global.u8 [%rd700+1024], %rs604;
bra.uni BB47_364;

BB47_345:
setp.ge.s64	%p242, %rd110, %rd163;
@%p242 bra BB47_347;

ld.u8 %rs587, [%rd164];
st.global.u8 [%rd700], %rs587;

BB47_347:
setp.ge.s64	%p243, %rd114, %rd163;
@%p243 bra BB47_349;

ld.u8 %rs588, [%rd164+128];
st.global.u8 [%rd700+128], %rs588;

BB47_349:
setp.ge.s64	%p244, %rd115, %rd163;
@%p244 bra BB47_351;

ld.u8 %rs589, [%rd164+256];
st.global.u8 [%rd700+256], %rs589;

BB47_351:
setp.ge.s64	%p245, %rd116, %rd163;
@%p245 bra BB47_353;

ld.u8 %rs590, [%rd164+384];
st.global.u8 [%rd700+384], %rs590;

BB47_353:
setp.ge.s64	%p246, %rd117, %rd163;
@%p246 bra BB47_355;

ld.u8 %rs591, [%rd164+512];
st.global.u8 [%rd700+512], %rs591;

BB47_355:
setp.ge.s64	%p247, %rd118, %rd163;
@%p247 bra BB47_357;

ld.u8 %rs592, [%rd164+640];
st.global.u8 [%rd700+640], %rs592;

BB47_357:
setp.ge.s64	%p248, %rd119, %rd163;
@%p248 bra BB47_359;

ld.u8 %rs593, [%rd164+768];
st.global.u8 [%rd700+768], %rs593;

BB47_359:
setp.ge.s64	%p249, %rd120, %rd163;
@%p249 bra BB47_361;

ld.u8 %rs594, [%rd164+896];
st.global.u8 [%rd700+896], %rs594;

BB47_361:
setp.ge.s64	%p250, %rd121, %rd163;
@%p250 bra BB47_364;

ld.u8 %rs595, [%rd164+1024];
st.global.u8 [%rd700+1024], %rs595;

BB47_364:
add.s64 %rd702, %rd702, 1152;
add.s64 %rd700, %rd700, 1152;
setp.lt.u64	%p251, %rd702, %rd160;
@%p251 bra BB47_344;

BB47_366:
bar.sync 0;
add.s64 %rd682, %rd126, 1152;
add.s64 %rd667, %rd667, 1152;
add.s64 %rd664, %rd125, 1152;
mov.u64 %rd675, %rd664;
sub.s64 %rd479, %rd664, %rd10;
setp.lt.s64	%p252, %rd479, 0;
add.s64 %rd663, %rd663, 1152;
@%p252 bra BB47_198;

BB47_367:
@%p42 bra BB47_383;


	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r172, 1, 0, p; 
} 


	setp.eq.s32	%p254, %r172, 0;
@%p254 bra BB47_382;

mov.u64 %rd481, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd482, %rd481;
sub.s64 %rd173, %rd40, %rd482;
setp.eq.s64	%p255, %rd40, 0;
@%p255 bra BB47_383;

add.s64 %rd483, %rd173, -16;
add.s64 %rd485, %rd481, %rd483;
add.s64 %rd175, %rd482, %rd483;
ld.shared.u8 %rs614, [%rd485];
or.b16 %rs615, %rs614, 1;
st.shared.u8 [%rd485], %rs615;
ld.shared.u64 %rd176, [%rd485+8];
setp.eq.s64	%p256, %rd176, 0;
mov.u64 %rd707, %rd175;
@%p256 bra BB47_376;

mov.u64 %rd177, %rd175;
ld.u8 %rs616, [%rd176];
and.b16 %rs617, %rs616, 1;
setp.eq.b16	%p257, %rs617, 1;
mov.u64 %rd707, %rd177;
@!%p257 bra BB47_376;
bra.uni BB47_372;

BB47_372:
ld.u64 %rd179, [%rd176];
shr.u64 %rd180, %rd179, 1;
add.s64 %rd181, %rd176, 16;
add.s64 %rd182, %rd181, %rd180;
ld.shared.u64 %rd487, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p258, %rd182, %rd487;
mov.u64 %rd707, %rd176;
@%p258 bra BB47_376;

ld.u8 %rs618, [%rd182];
and.b16 %rs619, %rs618, 1;
setp.eq.b16	%p259, %rs619, 1;
mov.u64 %rd704, %rd176;
mov.u64 %rd707, %rd704;
@!%p259 bra BB47_376;
bra.uni BB47_374;

BB47_374:
ld.u64 %rd488, [%rd182];
shr.u64 %rd489, %rd488, 1;
add.s64 %rd490, %rd489, %rd180;
add.s64 %rd491, %rd490, 16;
shl.b64 %rd492, %rd491, 1;
and.b64 %rd493, %rd179, 1;
or.b64 %rd494, %rd492, %rd493;
st.u64 [%rd176], %rd494;
and.b64 %rd183, %rd491, 9223372036854775807;
add.s64 %rd495, %rd181, %rd183;
ld.shared.u64 %rd496, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p260, %rd495, %rd496;
mov.u64 %rd705, %rd176;
mov.u64 %rd707, %rd705;
@%p260 bra BB47_376;

add.s64 %rd497, %rd183, %rd181;
st.u64 [%rd497+8], %rd176;
mov.u64 %rd707, %rd176;

BB47_376:
ld.u64 %rd186, [%rd707];
shr.u64 %rd187, %rd186, 1;
add.s64 %rd188, %rd707, 16;
add.s64 %rd189, %rd188, %rd187;
ld.shared.u64 %rd498, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p261, %rd189, %rd498;
@%p261 bra BB47_380;

ld.u8 %rs620, [%rd189];
and.b16 %rs621, %rs620, 1;
setp.eq.b16	%p262, %rs621, 1;
@!%p262 bra BB47_383;
bra.uni BB47_378;

BB47_378:
ld.u64 %rd499, [%rd189];
shr.u64 %rd500, %rd499, 1;
add.s64 %rd501, %rd500, %rd187;
add.s64 %rd502, %rd501, 16;
shl.b64 %rd503, %rd502, 1;
and.b64 %rd504, %rd186, 1;
or.b64 %rd505, %rd503, %rd504;
st.u64 [%rd707], %rd505;
and.b64 %rd190, %rd502, 9223372036854775807;
add.s64 %rd506, %rd188, %rd190;
ld.shared.u64 %rd507, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p263, %rd506, %rd507;
@%p263 bra BB47_383;

add.s64 %rd508, %rd190, %rd188;
st.u64 [%rd508+8], %rd707;
bra.uni BB47_383;

BB47_382:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd40;
call.uni 
free, 
(
param0
);


	}

BB47_383:
bar.sync 0;
bra.uni BB47_768;

BB47_380:
setp.lt.u64	%p264, %rd189, %rd707;
@%p264 bra BB47_383;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd707;
bra.uni BB47_383;

BB47_395:
mov.u64 %rd520, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd521, %rd520;
sub.s64 %rd522, %rd191, %rd521;
add.s64 %rd523, %rd522, 1168;
ld.shared.u64 %rd524, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p275, %rd523, %rd524;
mov.u64 %rd717, -1;
mov.u64 %rd718, %rd191;
@%p275 bra BB47_397;

add.s64 %rd202, %rd191, 1168;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd202;
mov.u64 %rd717, %rd202;
mov.u64 %rd718, %rd202;

BB47_397:
mov.u64 %rd203, %rd718;
setp.eq.s64	%p276, %rd717, -1;
@%p276 bra BB47_399;

mov.u64 %rd525, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd526, %rd525;
sub.s64 %rd527, %rd191, %rd526;
add.s64 %rd528, %rd525, %rd527;
ld.shared.u64 %rd529, [%rd528];
and.b64 %rd530, %rd529, 1;
or.b64 %rd531, %rd530, 2304;
st.shared.u64 [%rd528], %rd531;
st.shared.u64 [%rd528+8], %rd713;
mov.u16 %rs624, 0;
st.shared.u8 [%rd528], %rs624;

BB47_399:
mov.u64 %rd719, %rd191;
setp.eq.s64	%p277, %rd191, %rd203;
mov.u64 %rd720, 0;
@%p277 bra BB47_405;

BB47_404:
add.s64 %rd720, %rd719, 16;

BB47_405:
mov.u64 %rd721, %rd720;
setp.ne.s64	%p280, %rd720, 0;
@%p280 bra BB47_407;

mov.u64 %rd547, 1152;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd547;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd721, [retval0+0];


	}

BB47_407:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd721;

BB47_408:
ld.param.u64 %rd627, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIhEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIhNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIhENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd626, %rd627;
add.s64 %rd549, %rd9, 1;
add.s64 %rd764, %rd626, %rd549;
add.s64 %rd757, %rd627, %rd549;
add.s64 %rd749, %rd2, %rd549;
bar.sync 0;
ld.shared.u64 %rd220, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd220; 
selp.u32 %r173, 1, 0, p; 
} 


	setp.eq.s32	%p281, %r173, 0;
sub.s64 %rd221, %rd757, %rd10;
@%p281 bra BB47_580;

setp.gt.s64	%p282, %rd221, -1;
@%p282 bra BB47_751;

mov.u64 %rd551, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd552, %rd551;
sub.s64 %rd553, %rd220, %rd552;
add.s64 %rd222, %rd551, %rd553;
mov.u64 %rd223, %rd220;
mov.u64 %rd722, %rd757;
cvt.s64.s32	%rd225, %r1;
add.s64 %rd226, %rd222, %rd225;
mul.lo.s32 %r19, %r1, -9;
mul.lo.s32 %r174, %r1, 9;
cvt.s64.s32	%rd554, %r174;
add.s64 %rd227, %rd222, %rd554;
add.s64 %rd228, %rd1, 1;
add.s32 %r175, %r1, 128;
cvt.s64.s32	%rd229, %r175;
add.s32 %r176, %r1, 256;
cvt.s64.s32	%rd230, %r176;
add.s32 %r177, %r1, 384;
cvt.s64.s32	%rd231, %r177;
add.s32 %r178, %r1, 512;
cvt.s64.s32	%rd232, %r178;
add.s32 %r179, %r1, 640;
cvt.s64.s32	%rd233, %r179;
add.s32 %r180, %r1, 768;
cvt.s64.s32	%rd234, %r180;
add.s32 %r181, %r1, 896;
cvt.s64.s32	%rd235, %r181;
add.s32 %r182, %r1, 1024;
cvt.s64.s32	%rd236, %r182;
add.s32 %r20, %r1, -2;

BB47_411:
mov.u16 %rs161, %rs1012;
mov.u64 %rd759, %rd764;
mov.u64 %rd239, %rd759;
mov.u64 %rd752, %rd757;
mov.u64 %rd238, %rd752;
mov.u64 %rd746, %rd749;
mov.u64 %rd240, %rd746;
mov.u64 %rd237, %rd722;
sub.s64 %rd555, %rd10, %rd237;
cvt.u32.u64	%r183, %rd555;
mov.u32 %r184, 1152;
min.s32 %r21, %r183, %r184;
setp.eq.s32	%p283, %r21, 1152;
@%p283 bra BB47_435;
bra.uni BB47_412;

BB47_435:
add.s64 %rd558, %rd239, %rd225;
ld.global.u8 %rs647, [%rd558];
ld.global.u8 %rs648, [%rd558+128];
ld.global.u8 %rs649, [%rd558+256];
ld.global.u8 %rs650, [%rd558+384];
ld.global.u8 %rs651, [%rd558+512];
ld.global.u8 %rs652, [%rd558+640];
ld.global.u8 %rs653, [%rd558+768];
ld.global.u8 %rs654, [%rd558+896];
ld.global.u8 %rs655, [%rd558+1024];
st.shared.u8 [%rd226], %rs647;
st.shared.u8 [%rd226+128], %rs648;
st.shared.u8 [%rd226+256], %rs649;
st.shared.u8 [%rd226+384], %rs650;
st.shared.u8 [%rd226+512], %rs651;
st.shared.u8 [%rd226+640], %rs652;
st.shared.u8 [%rd226+768], %rs653;
st.shared.u8 [%rd226+896], %rs654;
st.shared.u8 [%rd226+1024], %rs655;
bra.uni BB47_436;

BB47_412:
setp.lt.s32	%p284, %r21, 1;
@%p284 bra BB47_436;

cvt.s64.s32	%rd556, %r21;
add.s64 %rd241, %rd238, %rd556;
mov.u64 %rd723, %rd238;
mov.u64 %rd741, %rd222;
mov.u64 %rd756, %rd238;
mov.u64 %rd763, %rd239;

BB47_414:
mov.u64 %rd246, %rd763;
mov.u64 %rd245, %rd756;
mov.u64 %rd244, %rd741;
mov.u64 %rd243, %rd723;
sub.s64 %rd247, %rd241, %rd243;
setp.gt.s64	%p285, %rd247, 1151;
add.s64 %rd248, %rd246, %rd225;
add.s64 %rd249, %rd244, %rd225;
@%p285 bra BB47_433;
bra.uni BB47_415;

BB47_433:
ld.global.u8 %rs638, [%rd248];
ld.global.u8 %rs639, [%rd248+128];
ld.global.u8 %rs640, [%rd248+256];
ld.global.u8 %rs641, [%rd248+384];
ld.global.u8 %rs642, [%rd248+512];
ld.global.u8 %rs643, [%rd248+640];
ld.global.u8 %rs644, [%rd248+768];
ld.global.u8 %rs645, [%rd248+896];
ld.global.u8 %rs646, [%rd248+1024];
st.shared.u8 [%rd249], %rs638;
st.shared.u8 [%rd249+128], %rs639;
st.shared.u8 [%rd249+256], %rs640;
st.shared.u8 [%rd249+384], %rs641;
st.shared.u8 [%rd249+512], %rs642;
st.shared.u8 [%rd249+640], %rs643;
st.shared.u8 [%rd249+768], %rs644;
st.shared.u8 [%rd249+896], %rs645;
st.shared.u8 [%rd249+1024], %rs646;
bra.uni BB47_434;

BB47_415:
setp.ge.s64	%p286, %rd225, %rd247;
@%p286 bra BB47_417;

ld.global.u8 %rs629, [%rd248];
st.shared.u8 [%rd249], %rs629;

BB47_417:
setp.ge.s64	%p287, %rd229, %rd247;
@%p287 bra BB47_419;

ld.global.u8 %rs630, [%rd248+128];
st.shared.u8 [%rd249+128], %rs630;

BB47_419:
setp.ge.s64	%p288, %rd230, %rd247;
@%p288 bra BB47_421;

ld.global.u8 %rs631, [%rd248+256];
st.shared.u8 [%rd249+256], %rs631;

BB47_421:
setp.ge.s64	%p289, %rd231, %rd247;
@%p289 bra BB47_423;

ld.global.u8 %rs632, [%rd248+384];
st.shared.u8 [%rd249+384], %rs632;

BB47_423:
setp.ge.s64	%p290, %rd232, %rd247;
@%p290 bra BB47_425;

ld.global.u8 %rs633, [%rd248+512];
st.shared.u8 [%rd249+512], %rs633;

BB47_425:
setp.ge.s64	%p291, %rd233, %rd247;
@%p291 bra BB47_427;

ld.global.u8 %rs634, [%rd248+640];
st.shared.u8 [%rd249+640], %rs634;

BB47_427:
setp.ge.s64	%p292, %rd234, %rd247;
@%p292 bra BB47_429;

ld.global.u8 %rs635, [%rd248+768];
st.shared.u8 [%rd249+768], %rs635;

BB47_429:
setp.ge.s64	%p293, %rd235, %rd247;
@%p293 bra BB47_431;

ld.global.u8 %rs636, [%rd248+896];
st.shared.u8 [%rd249+896], %rs636;

BB47_431:
setp.ge.s64	%p294, %rd236, %rd247;
@%p294 bra BB47_434;

ld.global.u8 %rs637, [%rd248+1024];
st.shared.u8 [%rd249+1024], %rs637;

BB47_434:
add.s64 %rd250, %rd246, 1152;
add.s64 %rd251, %rd244, 1152;
add.s64 %rd723, %rd245, 1152;
mov.u64 %rd252, %rd723;
sub.s64 %rd557, %rd723, %rd241;
setp.lt.s64	%p295, %rd557, 0;
mov.u64 %rd741, %rd251;
mov.u64 %rd756, %rd252;
mov.u64 %rd763, %rd250;
@%p295 bra BB47_414;

BB47_436:
bar.sync 0;
add.s32 %r185, %r21, %r19;
mov.u32 %r186, 9;
min.s32 %r22, %r185, %r186;
mov.u32 %r187, 0;
max.s32 %r23, %r22, %r187;
setp.gt.u32	%p296, %r23, 8;
@%p296 bra BB47_455;
bra.uni BB47_437;

BB47_455:
ld.shared.u8 %rs665, [%rd227];
ld.shared.u8 %rs666, [%rd227+1];
ld.shared.u8 %rs667, [%rd227+2];
ld.shared.u8 %rs668, [%rd227+3];
ld.shared.u8 %rs669, [%rd227+4];
ld.shared.u8 %rs670, [%rd227+5];
ld.shared.u8 %rs671, [%rd227+6];
ld.shared.u8 %rs672, [%rd227+7];
ld.shared.u8 %rs673, [%rd227+8];
st.local.u8 [%rd1], %rs665;
st.local.u8 [%rd1+1], %rs666;
st.local.u8 [%rd1+2], %rs667;
st.local.u8 [%rd1+3], %rs668;
st.local.u8 [%rd1+4], %rs669;
st.local.u8 [%rd1+5], %rs670;
st.local.u8 [%rd1+6], %rs671;
st.local.u8 [%rd1+7], %rs672;
st.local.u8 [%rd1+8], %rs673;
bra.uni BB47_456;

BB47_437:
mov.u64 %rd255, %rd1;
setp.lt.s32	%p297, %r22, 1;
mov.u64 %rd738, %rd255;
@%p297 bra BB47_439;

ld.shared.u8 %rs656, [%rd227];
st.local.u8 [%rd1], %rs656;
mov.u64 %rd738, %rd228;

BB47_439:
mov.u64 %rd724, %rd738;
mov.u64 %rd737, %rd724;
setp.lt.s32	%p298, %r23, 2;
@%p298 bra BB47_441;

ld.shared.u8 %rs657, [%rd227+1];
st.local.u8 [%rd737], %rs657;
add.s64 %rd737, %rd737, 1;

BB47_441:
mov.u64 %rd736, %rd737;
setp.lt.s32	%p299, %r23, 3;
@%p299 bra BB47_443;

ld.shared.u8 %rs658, [%rd227+2];
st.local.u8 [%rd736], %rs658;
add.s64 %rd736, %rd736, 1;

BB47_443:
mov.u64 %rd735, %rd736;
setp.lt.s32	%p300, %r23, 4;
@%p300 bra BB47_445;

ld.shared.u8 %rs659, [%rd227+3];
st.local.u8 [%rd735], %rs659;
add.s64 %rd735, %rd735, 1;

BB47_445:
mov.u64 %rd734, %rd735;
setp.lt.s32	%p301, %r23, 5;
@%p301 bra BB47_447;

ld.shared.u8 %rs660, [%rd227+4];
st.local.u8 [%rd734], %rs660;
add.s64 %rd734, %rd734, 1;

BB47_447:
mov.u64 %rd733, %rd734;
setp.lt.s32	%p302, %r23, 6;
@%p302 bra BB47_449;

ld.shared.u8 %rs661, [%rd227+5];
st.local.u8 [%rd733], %rs661;
add.s64 %rd733, %rd733, 1;

BB47_449:
mov.u64 %rd732, %rd733;
setp.lt.s32	%p303, %r23, 7;
@%p303 bra BB47_451;

ld.shared.u8 %rs662, [%rd227+6];
st.local.u8 [%rd732], %rs662;
add.s64 %rd732, %rd732, 1;

BB47_451:
mov.u64 %rd731, %rd732;
setp.lt.s32	%p304, %r23, 8;
@%p304 bra BB47_453;

ld.shared.u8 %rs663, [%rd227+7];
st.local.u8 [%rd731], %rs663;
add.s64 %rd731, %rd731, 1;

BB47_453:
setp.lt.s32	%p305, %r23, 9;
@%p305 bra BB47_456;

ld.shared.u8 %rs664, [%rd227+8];
st.local.u8 [%rd731], %rs664;

BB47_456:
setp.eq.s32	%p306, %r23, 0;
@%p306 bra BB47_473;

ld.local.u8 %rs968, [%rd1];
add.s32 %r24, %r23, -1;
setp.lt.s32	%p307, %r24, 1;
@%p307 bra BB47_459;

ld.local.u8 %rs676, [%rd1+1];
mul.wide.u16 %r188, %rs676, %rs968;
cvt.u16.u32	%rs968, %r188;

BB47_459:
setp.lt.s32	%p308, %r24, 2;
@%p308 bra BB47_461;

and.b16 %rs677, %rs968, 255;
ld.local.u8 %rs678, [%rd1+2];
mul.wide.u16 %r189, %rs678, %rs677;
cvt.u16.u32	%rs968, %r189;

BB47_461:
setp.lt.s32	%p309, %r24, 3;
@%p309 bra BB47_463;

and.b16 %rs679, %rs968, 255;
ld.local.u8 %rs680, [%rd1+3];
mul.wide.u16 %r190, %rs680, %rs679;
cvt.u16.u32	%rs968, %r190;

BB47_463:
setp.lt.s32	%p310, %r24, 4;
@%p310 bra BB47_465;

and.b16 %rs681, %rs968, 255;
ld.local.u8 %rs682, [%rd1+4];
mul.wide.u16 %r191, %rs682, %rs681;
cvt.u16.u32	%rs968, %r191;

BB47_465:
setp.lt.s32	%p311, %r24, 5;
@%p311 bra BB47_467;

and.b16 %rs683, %rs968, 255;
ld.local.u8 %rs684, [%rd1+5];
mul.wide.u16 %r192, %rs684, %rs683;
cvt.u16.u32	%rs968, %r192;

BB47_467:
setp.lt.s32	%p312, %r24, 6;
@%p312 bra BB47_469;

and.b16 %rs685, %rs968, 255;
ld.local.u8 %rs686, [%rd1+6];
mul.wide.u16 %r193, %rs686, %rs685;
cvt.u16.u32	%rs968, %r193;

BB47_469:
setp.lt.s32	%p313, %r24, 7;
@%p313 bra BB47_471;

and.b16 %rs687, %rs968, 255;
ld.local.u8 %rs688, [%rd1+7];
mul.wide.u16 %r194, %rs688, %rs687;
cvt.u16.u32	%rs968, %r194;

BB47_471:
setp.lt.s32	%p314, %r24, 8;
@%p314 bra BB47_473;

and.b16 %rs689, %rs968, 255;
ld.local.u8 %rs690, [%rd1+8];
mul.wide.u16 %r195, %rs690, %rs689;
cvt.u16.u32	%rs968, %r195;

BB47_473:
bar.sync 0;
@%p306 bra BB47_475;

st.shared.u8 [%rd226], %rs968;

BB47_475:
bar.sync 0;
setp.gt.s32	%p316, %r21, 1151;
mov.u32 %r297, 128;
@%p316 bra BB47_477;

add.s32 %r197, %r21, 8;
mul.hi.s32 %r198, %r197, 954437177;
shr.u32 %r199, %r198, 31;
shr.s32 %r200, %r198, 1;
add.s32 %r297, %r200, %r199;

BB47_477:
setp.eq.s32	%p317, %r297, 128;
@%p317 bra BB47_515;
bra.uni BB47_478;

BB47_515:
@%p42 bra BB47_517;

ld.shared.u8 %rs708, [%rd222];
mul.wide.u16 %r215, %rs708, %rs161;
st.shared.u8 [%rd222], %r215;

BB47_517:
setp.lt.s32	%p31, %r1, 1;
ld.shared.u8 %rs967, [%rd226];
bar.sync 0;
@%p31 bra BB47_519;

ld.shared.u8 %rs710, [%rd226+-1];
mul.wide.u16 %r216, %rs710, %rs967;
cvt.u16.u32	%rs967, %r216;

BB47_519:
bar.sync 0;
st.shared.u8 [%rd226], %rs967;
bar.sync 0;
setp.lt.s32	%p347, %r1, 2;
@%p347 bra BB47_521;

and.b16 %rs711, %rs967, 255;
ld.shared.u8 %rs712, [%rd226+-2];
mul.wide.u16 %r217, %rs712, %rs711;
cvt.u16.u32	%rs967, %r217;

BB47_521:
bar.sync 0;
st.shared.u8 [%rd226], %rs967;
bar.sync 0;
setp.lt.s32	%p348, %r1, 4;
@%p348 bra BB47_523;

and.b16 %rs713, %rs967, 255;
ld.shared.u8 %rs714, [%rd226+-4];
mul.wide.u16 %r218, %rs714, %rs713;
cvt.u16.u32	%rs967, %r218;

BB47_523:
bar.sync 0;
st.shared.u8 [%rd226], %rs967;
bar.sync 0;
setp.lt.s32	%p349, %r1, 8;
@%p349 bra BB47_525;

and.b16 %rs715, %rs967, 255;
ld.shared.u8 %rs716, [%rd226+-8];
mul.wide.u16 %r219, %rs716, %rs715;
cvt.u16.u32	%rs967, %r219;

BB47_525:
bar.sync 0;
st.shared.u8 [%rd226], %rs967;
bar.sync 0;
setp.lt.s32	%p350, %r1, 16;
@%p350 bra BB47_527;

and.b16 %rs717, %rs967, 255;
ld.shared.u8 %rs718, [%rd226+-16];
mul.wide.u16 %r220, %rs718, %rs717;
cvt.u16.u32	%rs967, %r220;

BB47_527:
bar.sync 0;
st.shared.u8 [%rd226], %rs967;
bar.sync 0;
setp.lt.s32	%p351, %r1, 32;
@%p351 bra BB47_529;

and.b16 %rs719, %rs967, 255;
ld.shared.u8 %rs720, [%rd226+-32];
mul.wide.u16 %r221, %rs720, %rs719;
cvt.u16.u32	%rs967, %r221;

BB47_529:
bar.sync 0;
st.shared.u8 [%rd226], %rs967;
bar.sync 0;
setp.lt.s32	%p352, %r1, 64;
@%p352 bra BB47_531;

and.b16 %rs721, %rs967, 255;
ld.shared.u8 %rs722, [%rd226+-64];
mul.wide.u16 %r222, %rs722, %rs721;
cvt.u16.u32	%rs967, %r222;

BB47_531:
bar.sync 0;
st.shared.u8 [%rd226], %rs967;
bar.sync 0;
ld.shared.u8 %rs1013, [%rd222+127];
mov.u16 %rs1003, %rs161;
@%p21 bra BB47_533;

ld.shared.u8 %rs1003, [%rd226+-1];

BB47_533:
bar.sync 0;
st.shared.u8 [%rd226], %rs1003;
bar.sync 0;
bra.uni BB47_534;

BB47_478:
@%p42 bra BB47_480;

ld.shared.u8 %rs692, [%rd222];
mul.wide.u16 %r201, %rs692, %rs161;
st.shared.u8 [%rd222], %r201;

BB47_480:
setp.ge.s32	%p319, %r1, %r297;
mov.u16 %rs1011, %rs161;
@%p319 bra BB47_482;

ld.shared.u8 %rs179, [%rd226];
mov.u16 %rs1011, %rs179;

BB47_482:
mov.u16 %rs976, %rs1011;
mov.u16 %rs1010, %rs976;
bar.sync 0;
setp.le.s32	%p320, %r1, %r297;
setp.gt.s32	%p321, %r1, 0;
and.pred %p322, %p320, %p321;
@!%p322 bra BB47_484;
bra.uni BB47_483;

BB47_483:
ld.shared.u8 %rs694, [%rd226+-1];
mul.wide.u16 %r202, %rs694, %rs1010;
cvt.u16.u32	%rs1010, %r202;

BB47_484:
mov.u16 %rs1009, %rs1010;
bar.sync 0;
@%p319 bra BB47_486;

st.shared.u8 [%rd226], %rs1009;

BB47_486:
setp.gt.s32	%p24, %r1, 1;
bar.sync 0;
setp.lt.s32	%p324, %r20, %r297;
and.pred %p325, %p324, %p24;
@!%p325 bra BB47_488;
bra.uni BB47_487;

BB47_487:
and.b16 %rs695, %rs1009, 255;
ld.shared.u8 %rs696, [%rd226+-2];
mul.wide.u16 %r203, %rs696, %rs695;
cvt.u16.u32	%rs1009, %r203;

BB47_488:
mov.u16 %rs1008, %rs1009;
bar.sync 0;
@%p319 bra BB47_490;

st.shared.u8 [%rd226], %rs1008;

BB47_490:
setp.gt.s32	%p25, %r1, 3;
bar.sync 0;
add.s32 %r204, %r20, -2;
setp.lt.s32	%p327, %r204, %r297;
and.pred %p328, %p327, %p25;
@!%p328 bra BB47_492;
bra.uni BB47_491;

BB47_491:
and.b16 %rs697, %rs1008, 255;
ld.shared.u8 %rs698, [%rd226+-4];
mul.wide.u16 %r205, %rs698, %rs697;
cvt.u16.u32	%rs1008, %r205;

BB47_492:
mov.u16 %rs1007, %rs1008;
bar.sync 0;
@%p319 bra BB47_494;

st.shared.u8 [%rd226], %rs1007;

BB47_494:
setp.gt.s32	%p26, %r1, 7;
bar.sync 0;
add.s32 %r206, %r20, -6;
setp.lt.s32	%p330, %r206, %r297;
and.pred %p331, %p330, %p26;
@!%p331 bra BB47_496;
bra.uni BB47_495;

BB47_495:
and.b16 %rs699, %rs1007, 255;
ld.shared.u8 %rs700, [%rd226+-8];
mul.wide.u16 %r207, %rs700, %rs699;
cvt.u16.u32	%rs1007, %r207;

BB47_496:
mov.u16 %rs1006, %rs1007;
bar.sync 0;
@%p319 bra BB47_498;

st.shared.u8 [%rd226], %rs1006;

BB47_498:
setp.gt.s32	%p27, %r1, 15;
bar.sync 0;
add.s32 %r208, %r20, -14;
setp.lt.s32	%p333, %r208, %r297;
and.pred %p334, %p333, %p27;
@!%p334 bra BB47_500;
bra.uni BB47_499;

BB47_499:
and.b16 %rs701, %rs1006, 255;
ld.shared.u8 %rs702, [%rd226+-16];
mul.wide.u16 %r209, %rs702, %rs701;
cvt.u16.u32	%rs1006, %r209;

BB47_500:
mov.u16 %rs1005, %rs1006;
bar.sync 0;
@%p319 bra BB47_502;

st.shared.u8 [%rd226], %rs1005;

BB47_502:
setp.gt.s32	%p28, %r1, 31;
bar.sync 0;
add.s32 %r210, %r20, -30;
setp.lt.s32	%p336, %r210, %r297;
and.pred %p337, %p336, %p28;
@!%p337 bra BB47_504;
bra.uni BB47_503;

BB47_503:
and.b16 %rs703, %rs1005, 255;
ld.shared.u8 %rs704, [%rd226+-32];
mul.wide.u16 %r211, %rs704, %rs703;
cvt.u16.u32	%rs1005, %r211;

BB47_504:
mov.u16 %rs1004, %rs1005;
bar.sync 0;
@%p319 bra BB47_506;

st.shared.u8 [%rd226], %rs1004;

BB47_506:
setp.gt.s32	%p29, %r1, 63;
bar.sync 0;
add.s32 %r212, %r20, -62;
setp.lt.s32	%p339, %r212, %r297;
and.pred %p340, %p339, %p29;
@!%p340 bra BB47_508;
bra.uni BB47_507;

BB47_507:
and.b16 %rs705, %rs1004, 255;
ld.shared.u8 %rs706, [%rd226+-64];
mul.wide.u16 %r213, %rs706, %rs705;
cvt.u16.u32	%rs1004, %r213;

BB47_508:
bar.sync 0;
@%p319 bra BB47_510;

st.shared.u8 [%rd226], %rs1004;

BB47_510:
setp.lt.s32	%p30, %r1, %r297;
bar.sync 0;
add.s32 %r214, %r297, -1;
cvt.s64.s32	%rd559, %r214;
add.s64 %rd560, %rd222, %rd559;
ld.shared.u8 %rs1013, [%rd560];
not.pred %p342, %p30;
or.pred %p344, %p21, %p342;
selp.b16	%rs966, %rs161, %rs1004, %p30;
@%p344 bra BB47_512;

ld.shared.u8 %rs966, [%rd226+-1];

BB47_512:
bar.sync 0;
@%p319 bra BB47_514;

st.shared.u8 [%rd226], %rs966;

BB47_514:
bar.sync 0;

BB47_534:
mov.u16 %rs1012, %rs1013;
@%p306 bra BB47_536;

ld.shared.u8 %rs968, [%rd226];

BB47_536:
bar.sync 0;
cvt.s64.s32	%rd561, %r23;
add.s64 %rd271, %rd1, %rd561;
setp.ge.u64	%p355, %rd1, %rd271;
@%p355 bra BB47_538;

and.b16 %rs723, %rs968, 255;
ld.local.u8 %rs724, [%rd1];
mul.wide.u16 %r223, %rs724, %rs723;
cvt.u16.u32	%rs968, %r223;
st.shared.u8 [%rd227], %rs968;

BB47_538:
setp.ge.u64	%p356, %rd228, %rd271;
@%p356 bra BB47_540;

and.b16 %rs725, %rs968, 255;
ld.local.u8 %rs726, [%rd1+1];
mul.wide.u16 %r224, %rs726, %rs725;
cvt.u16.u32	%rs968, %r224;
st.shared.u8 [%rd227+1], %rs968;

BB47_540:
add.s64 %rd562, %rd228, 1;
setp.ge.u64	%p357, %rd562, %rd271;
@%p357 bra BB47_542;

and.b16 %rs727, %rs968, 255;
ld.local.u8 %rs728, [%rd1+2];
mul.wide.u16 %r225, %rs728, %rs727;
cvt.u16.u32	%rs968, %r225;
st.shared.u8 [%rd227+2], %rs968;

BB47_542:
add.s64 %rd563, %rd228, 2;
setp.ge.u64	%p358, %rd563, %rd271;
@%p358 bra BB47_544;

and.b16 %rs729, %rs968, 255;
ld.local.u8 %rs730, [%rd1+3];
mul.wide.u16 %r226, %rs730, %rs729;
cvt.u16.u32	%rs968, %r226;
st.shared.u8 [%rd227+3], %rs968;

BB47_544:
add.s64 %rd564, %rd228, 3;
setp.ge.u64	%p359, %rd564, %rd271;
@%p359 bra BB47_546;

and.b16 %rs731, %rs968, 255;
ld.local.u8 %rs732, [%rd1+4];
mul.wide.u16 %r227, %rs732, %rs731;
cvt.u16.u32	%rs968, %r227;
st.shared.u8 [%rd227+4], %rs968;

BB47_546:
add.s64 %rd565, %rd228, 4;
setp.ge.u64	%p360, %rd565, %rd271;
@%p360 bra BB47_548;

and.b16 %rs733, %rs968, 255;
ld.local.u8 %rs734, [%rd1+5];
mul.wide.u16 %r228, %rs734, %rs733;
cvt.u16.u32	%rs968, %r228;
st.shared.u8 [%rd227+5], %rs968;

BB47_548:
add.s64 %rd566, %rd228, 5;
setp.ge.u64	%p361, %rd566, %rd271;
@%p361 bra BB47_550;

and.b16 %rs735, %rs968, 255;
ld.local.u8 %rs736, [%rd1+6];
mul.wide.u16 %r229, %rs736, %rs735;
cvt.u16.u32	%rs968, %r229;
st.shared.u8 [%rd227+6], %rs968;

BB47_550:
add.s64 %rd567, %rd228, 6;
setp.ge.u64	%p362, %rd567, %rd271;
@%p362 bra BB47_552;

and.b16 %rs737, %rs968, 255;
ld.local.u8 %rs738, [%rd1+7];
mul.wide.u16 %r230, %rs738, %rs737;
cvt.u16.u32	%rs968, %r230;
st.shared.u8 [%rd227+7], %rs968;

BB47_552:
add.s64 %rd568, %rd228, 7;
setp.ge.u64	%p363, %rd568, %rd271;
@%p363 bra BB47_554;

and.b16 %rs739, %rs968, 255;
ld.local.u8 %rs740, [%rd1+8];
mul.wide.u16 %r231, %rs740, %rs739;
st.shared.u8 [%rd227+8], %r231;

BB47_554:
bar.sync 0;
@%p283 bra BB47_578;
bra.uni BB47_555;

BB47_578:
add.s64 %rd569, %rd240, %rd225;
ld.shared.u8 %rs759, [%rd226];
ld.shared.u8 %rs760, [%rd226+128];
ld.shared.u8 %rs761, [%rd226+256];
ld.shared.u8 %rs762, [%rd226+384];
ld.shared.u8 %rs763, [%rd226+512];
ld.shared.u8 %rs764, [%rd226+640];
ld.shared.u8 %rs765, [%rd226+768];
ld.shared.u8 %rs766, [%rd226+896];
ld.shared.u8 %rs767, [%rd226+1024];
st.global.u8 [%rd569], %rs759;
st.global.u8 [%rd569+128], %rs760;
st.global.u8 [%rd569+256], %rs761;
st.global.u8 [%rd569+384], %rs762;
st.global.u8 [%rd569+512], %rs763;
st.global.u8 [%rd569+640], %rs764;
st.global.u8 [%rd569+768], %rs765;
st.global.u8 [%rd569+896], %rs766;
st.global.u8 [%rd569+1024], %rs767;
bra.uni BB47_579;

BB47_555:
cvt.s64.s32	%rd272, %r21;
add.s64 %rd273, %rd222, %rd272;
setp.ge.u64	%p364, %rd222, %rd273;
@%p364 bra BB47_579;

add.s64 %rd274, %rd220, %rd272;
mov.u64 %rd740, %rd222;
mov.u64 %rd742, %rd223;
mov.u64 %rd748, %rd240;

BB47_557:
mov.u64 %rd277, %rd748;
mov.u64 %rd276, %rd742;
sub.s64 %rd278, %rd274, %rd276;
setp.gt.s64	%p365, %rd278, 1151;
add.s64 %rd279, %rd740, %rd225;
add.s64 %rd280, %rd277, %rd225;
@%p365 bra BB47_576;
bra.uni BB47_558;

BB47_576:
ld.shared.u8 %rs750, [%rd279];
ld.shared.u8 %rs751, [%rd279+128];
ld.shared.u8 %rs752, [%rd279+256];
ld.shared.u8 %rs753, [%rd279+384];
ld.shared.u8 %rs754, [%rd279+512];
ld.shared.u8 %rs755, [%rd279+640];
ld.shared.u8 %rs756, [%rd279+768];
ld.shared.u8 %rs757, [%rd279+896];
ld.shared.u8 %rs758, [%rd279+1024];
st.global.u8 [%rd280], %rs750;
st.global.u8 [%rd280+128], %rs751;
st.global.u8 [%rd280+256], %rs752;
st.global.u8 [%rd280+384], %rs753;
st.global.u8 [%rd280+512], %rs754;
st.global.u8 [%rd280+640], %rs755;
st.global.u8 [%rd280+768], %rs756;
st.global.u8 [%rd280+896], %rs757;
st.global.u8 [%rd280+1024], %rs758;
bra.uni BB47_577;

BB47_558:
setp.ge.s64	%p366, %rd225, %rd278;
@%p366 bra BB47_560;

ld.shared.u8 %rs741, [%rd279];
st.global.u8 [%rd280], %rs741;

BB47_560:
setp.ge.s64	%p367, %rd229, %rd278;
@%p367 bra BB47_562;

ld.shared.u8 %rs742, [%rd279+128];
st.global.u8 [%rd280+128], %rs742;

BB47_562:
setp.ge.s64	%p368, %rd230, %rd278;
@%p368 bra BB47_564;

ld.shared.u8 %rs743, [%rd279+256];
st.global.u8 [%rd280+256], %rs743;

BB47_564:
setp.ge.s64	%p369, %rd231, %rd278;
@%p369 bra BB47_566;

ld.shared.u8 %rs744, [%rd279+384];
st.global.u8 [%rd280+384], %rs744;

BB47_566:
setp.ge.s64	%p370, %rd232, %rd278;
@%p370 bra BB47_568;

ld.shared.u8 %rs745, [%rd279+512];
st.global.u8 [%rd280+512], %rs745;

BB47_568:
setp.ge.s64	%p371, %rd233, %rd278;
@%p371 bra BB47_570;

ld.shared.u8 %rs746, [%rd279+640];
st.global.u8 [%rd280+640], %rs746;

BB47_570:
setp.ge.s64	%p372, %rd234, %rd278;
@%p372 bra BB47_572;

ld.shared.u8 %rs747, [%rd279+768];
st.global.u8 [%rd280+768], %rs747;

BB47_572:
setp.ge.s64	%p373, %rd235, %rd278;
@%p373 bra BB47_574;

ld.shared.u8 %rs748, [%rd279+896];
st.global.u8 [%rd280+896], %rs748;

BB47_574:
setp.ge.s64	%p374, %rd236, %rd278;
@%p374 bra BB47_577;

ld.shared.u8 %rs749, [%rd279+1024];
st.global.u8 [%rd280+1024], %rs749;

BB47_577:
add.s64 %rd740, %rd740, 1152;
add.s64 %rd282, %rd276, 1152;
add.s64 %rd283, %rd277, 1152;
setp.lt.u64	%p375, %rd740, %rd273;
mov.u64 %rd742, %rd282;
mov.u64 %rd748, %rd283;
@%p375 bra BB47_557;

BB47_579:
bar.sync 0;
add.s64 %rd764, %rd239, 1152;
add.s64 %rd749, %rd240, 1152;
add.s64 %rd722, %rd238, 1152;
mov.u64 %rd757, %rd722;
sub.s64 %rd570, %rd722, %rd10;
setp.lt.s64	%p376, %rd570, 0;
@%p376 bra BB47_411;
bra.uni BB47_751;

BB47_580:
setp.gt.s64	%p377, %rd221, -1;
@%p377 bra BB47_751;

mov.u32 %r294, %ctaid.x;
mov.u64 %rd744, %rd757;
cvt.s64.s32	%rd290, %r1;
add.s64 %rd291, %rd220, %rd290;
mul.lo.s32 %r27, %r1, -9;
mul.lo.s32 %r232, %r1, 9;
cvt.s64.s32	%rd572, %r232;
add.s64 %rd292, %rd220, %rd572;
add.s64 %rd293, %rd1, 1;
add.s32 %r233, %r1, 128;
cvt.s64.s32	%rd294, %r233;
add.s32 %r234, %r1, 256;
cvt.s64.s32	%rd295, %r234;
add.s32 %r235, %r1, 384;
cvt.s64.s32	%rd296, %r235;
add.s32 %r236, %r1, 512;
cvt.s64.s32	%rd297, %r236;
add.s32 %r237, %r1, 640;
cvt.s64.s32	%rd298, %r237;
add.s32 %r238, %r1, 768;
cvt.s64.s32	%rd299, %r238;
add.s32 %r239, %r1, 896;
cvt.s64.s32	%rd300, %r239;
add.s32 %r240, %r1, 1024;
cvt.s64.s32	%rd301, %r240;
add.s32 %r28, %r1, -2;
add.s32 %r242, %r42, %r294;
cvt.s64.s32	%rd573, %r242;
mul.lo.s64 %rd574, %rd374, %rd573;
add.s64 %rd575, %rd8, %rd574;
mul.lo.s64 %rd576, %rd375, %rd575;
add.s64 %rd302, %rd576, %rd290;
mov.u64 %rd743, 0;
mov.u64 %rd747, %rd749;
mov.u64 %rd755, %rd757;
mov.u64 %rd762, %rd764;
mov.u16 %rs1001, %rs1012;

BB47_582:
mov.u16 %rs236, %rs1001;
mov.u64 %rd760, %rd762;
mov.u64 %rd306, %rd760;
mov.u64 %rd753, %rd755;
mov.u64 %rd305, %rd753;
mov.u64 %rd304, %rd744;
sub.s64 %rd577, %rd10, %rd304;
cvt.u32.u64	%r243, %rd577;
mov.u32 %r244, 1152;
min.s32 %r29, %r243, %r244;
setp.eq.s32	%p378, %r29, 1152;
@%p378 bra BB47_606;
bra.uni BB47_583;

BB47_606:
add.s64 %rd580, %rd306, %rd290;
ld.global.u8 %rs786, [%rd580];
st.u8 [%rd291], %rs786;
ld.global.u8 %rs787, [%rd580+128];
st.u8 [%rd291+128], %rs787;
ld.global.u8 %rs788, [%rd580+256];
st.u8 [%rd291+256], %rs788;
ld.global.u8 %rs789, [%rd580+384];
st.u8 [%rd291+384], %rs789;
ld.global.u8 %rs790, [%rd580+512];
st.u8 [%rd291+512], %rs790;
ld.global.u8 %rs791, [%rd580+640];
st.u8 [%rd291+640], %rs791;
ld.global.u8 %rs792, [%rd580+768];
st.u8 [%rd291+768], %rs792;
ld.global.u8 %rs793, [%rd580+896];
st.u8 [%rd291+896], %rs793;
ld.global.u8 %rs794, [%rd580+1024];
st.u8 [%rd291+1024], %rs794;
bra.uni BB47_607;

BB47_583:
setp.lt.s32	%p379, %r29, 1;
@%p379 bra BB47_607;

cvt.s64.s32	%rd578, %r29;
add.s64 %rd308, %rd305, %rd578;
mov.u64 %rd750, %rd305;
mov.u64 %rd754, %rd305;
mov.u64 %rd761, %rd306;
mov.u64 %rd783, %rd220;

BB47_585:
mov.u64 %rd311, %rd783;
mov.u64 %rd313, %rd761;
mov.u64 %rd312, %rd754;
mov.u64 %rd310, %rd750;
sub.s64 %rd314, %rd308, %rd310;
setp.gt.s64	%p380, %rd314, 1151;
add.s64 %rd315, %rd313, %rd290;
add.s64 %rd316, %rd311, %rd290;
@%p380 bra BB47_604;
bra.uni BB47_586;

BB47_604:
ld.global.u8 %rs777, [%rd315];
st.u8 [%rd316], %rs777;
ld.global.u8 %rs778, [%rd315+128];
st.u8 [%rd316+128], %rs778;
ld.global.u8 %rs779, [%rd315+256];
st.u8 [%rd316+256], %rs779;
ld.global.u8 %rs780, [%rd315+384];
st.u8 [%rd316+384], %rs780;
ld.global.u8 %rs781, [%rd315+512];
st.u8 [%rd316+512], %rs781;
ld.global.u8 %rs782, [%rd315+640];
st.u8 [%rd316+640], %rs782;
ld.global.u8 %rs783, [%rd315+768];
st.u8 [%rd316+768], %rs783;
ld.global.u8 %rs784, [%rd315+896];
st.u8 [%rd316+896], %rs784;
ld.global.u8 %rs785, [%rd315+1024];
st.u8 [%rd316+1024], %rs785;
bra.uni BB47_605;

BB47_586:
setp.ge.s64	%p381, %rd290, %rd314;
@%p381 bra BB47_588;

ld.global.u8 %rs768, [%rd315];
st.u8 [%rd316], %rs768;

BB47_588:
setp.ge.s64	%p382, %rd294, %rd314;
@%p382 bra BB47_590;

ld.global.u8 %rs769, [%rd315+128];
st.u8 [%rd316+128], %rs769;

BB47_590:
setp.ge.s64	%p383, %rd295, %rd314;
@%p383 bra BB47_592;

ld.global.u8 %rs770, [%rd315+256];
st.u8 [%rd316+256], %rs770;

BB47_592:
setp.ge.s64	%p384, %rd296, %rd314;
@%p384 bra BB47_594;

ld.global.u8 %rs771, [%rd315+384];
st.u8 [%rd316+384], %rs771;

BB47_594:
setp.ge.s64	%p385, %rd297, %rd314;
@%p385 bra BB47_596;

ld.global.u8 %rs772, [%rd315+512];
st.u8 [%rd316+512], %rs772;

BB47_596:
setp.ge.s64	%p386, %rd298, %rd314;
@%p386 bra BB47_598;

ld.global.u8 %rs773, [%rd315+640];
st.u8 [%rd316+640], %rs773;

BB47_598:
setp.ge.s64	%p387, %rd299, %rd314;
@%p387 bra BB47_600;

ld.global.u8 %rs774, [%rd315+768];
st.u8 [%rd316+768], %rs774;

BB47_600:
setp.ge.s64	%p388, %rd300, %rd314;
@%p388 bra BB47_602;

ld.global.u8 %rs775, [%rd315+896];
st.u8 [%rd316+896], %rs775;

BB47_602:
setp.ge.s64	%p389, %rd301, %rd314;
@%p389 bra BB47_605;

ld.global.u8 %rs776, [%rd315+1024];
st.u8 [%rd316+1024], %rs776;

BB47_605:
add.s64 %rd317, %rd313, 1152;
add.s64 %rd318, %rd311, 1152;
add.s64 %rd750, %rd312, 1152;
mov.u64 %rd319, %rd750;
sub.s64 %rd579, %rd750, %rd308;
setp.lt.s64	%p390, %rd579, 0;
mov.u64 %rd754, %rd319;
mov.u64 %rd761, %rd317;
mov.u64 %rd783, %rd318;
@%p390 bra BB47_585;

BB47_607:
bar.sync 0;
add.s32 %r245, %r29, %r27;
mov.u32 %r246, 9;
min.s32 %r30, %r245, %r246;
mov.u32 %r247, 0;
max.s32 %r31, %r30, %r247;
setp.gt.u32	%p391, %r31, 8;
@%p391 bra BB47_626;
bra.uni BB47_608;

BB47_626:
ld.u8 %rs804, [%rd292];
st.local.u8 [%rd1], %rs804;
ld.u8 %rs805, [%rd292+1];
st.local.u8 [%rd1+1], %rs805;
ld.u8 %rs806, [%rd292+2];
st.local.u8 [%rd1+2], %rs806;
ld.u8 %rs807, [%rd292+3];
st.local.u8 [%rd1+3], %rs807;
ld.u8 %rs808, [%rd292+4];
st.local.u8 [%rd1+4], %rs808;
ld.u8 %rs809, [%rd292+5];
st.local.u8 [%rd1+5], %rs809;
ld.u8 %rs810, [%rd292+6];
st.local.u8 [%rd1+6], %rs810;
ld.u8 %rs811, [%rd292+7];
st.local.u8 [%rd1+7], %rs811;
ld.u8 %rs812, [%rd292+8];
st.local.u8 [%rd1+8], %rs812;
bra.uni BB47_627;

BB47_608:
mov.u64 %rd322, %rd1;
setp.lt.s32	%p392, %r30, 1;
mov.u64 %rd779, %rd322;
@%p392 bra BB47_610;

ld.u8 %rs795, [%rd292];
st.local.u8 [%rd1], %rs795;
mov.u64 %rd779, %rd293;

BB47_610:
mov.u64 %rd765, %rd779;
mov.u64 %rd778, %rd765;
setp.lt.s32	%p393, %r31, 2;
@%p393 bra BB47_612;

ld.u8 %rs796, [%rd292+1];
st.local.u8 [%rd778], %rs796;
add.s64 %rd778, %rd778, 1;

BB47_612:
mov.u64 %rd777, %rd778;
setp.lt.s32	%p394, %r31, 3;
@%p394 bra BB47_614;

ld.u8 %rs797, [%rd292+2];
st.local.u8 [%rd777], %rs797;
add.s64 %rd777, %rd777, 1;

BB47_614:
mov.u64 %rd776, %rd777;
setp.lt.s32	%p395, %r31, 4;
@%p395 bra BB47_616;

ld.u8 %rs798, [%rd292+3];
st.local.u8 [%rd776], %rs798;
add.s64 %rd776, %rd776, 1;

BB47_616:
mov.u64 %rd775, %rd776;
setp.lt.s32	%p396, %r31, 5;
@%p396 bra BB47_618;

ld.u8 %rs799, [%rd292+4];
st.local.u8 [%rd775], %rs799;
add.s64 %rd775, %rd775, 1;

BB47_618:
mov.u64 %rd774, %rd775;
setp.lt.s32	%p397, %r31, 6;
@%p397 bra BB47_620;

ld.u8 %rs800, [%rd292+5];
st.local.u8 [%rd774], %rs800;
add.s64 %rd774, %rd774, 1;

BB47_620:
mov.u64 %rd773, %rd774;
setp.lt.s32	%p398, %r31, 7;
@%p398 bra BB47_622;

ld.u8 %rs801, [%rd292+6];
st.local.u8 [%rd773], %rs801;
add.s64 %rd773, %rd773, 1;

BB47_622:
mov.u64 %rd772, %rd773;
setp.lt.s32	%p399, %r31, 8;
@%p399 bra BB47_624;

ld.u8 %rs802, [%rd292+7];
st.local.u8 [%rd772], %rs802;
add.s64 %rd772, %rd772, 1;

BB47_624:
setp.lt.s32	%p400, %r31, 9;
@%p400 bra BB47_627;

ld.u8 %rs803, [%rd292+8];
st.local.u8 [%rd772], %rs803;

BB47_627:
setp.eq.s32	%p401, %r31, 0;
@%p401 bra BB47_644;

ld.local.u8 %rs1014, [%rd1];
add.s32 %r32, %r31, -1;
setp.lt.s32	%p402, %r32, 1;
@%p402 bra BB47_630;

ld.local.u8 %rs815, [%rd1+1];
mul.wide.u16 %r248, %rs815, %rs1014;
cvt.u16.u32	%rs1014, %r248;

BB47_630:
setp.lt.s32	%p403, %r32, 2;
@%p403 bra BB47_632;

and.b16 %rs816, %rs1014, 255;
ld.local.u8 %rs817, [%rd1+2];
mul.wide.u16 %r249, %rs817, %rs816;
cvt.u16.u32	%rs1014, %r249;

BB47_632:
setp.lt.s32	%p404, %r32, 3;
@%p404 bra BB47_634;

and.b16 %rs818, %rs1014, 255;
ld.local.u8 %rs819, [%rd1+3];
mul.wide.u16 %r250, %rs819, %rs818;
cvt.u16.u32	%rs1014, %r250;

BB47_634:
setp.lt.s32	%p405, %r32, 4;
@%p405 bra BB47_636;

and.b16 %rs820, %rs1014, 255;
ld.local.u8 %rs821, [%rd1+4];
mul.wide.u16 %r251, %rs821, %rs820;
cvt.u16.u32	%rs1014, %r251;

BB47_636:
setp.lt.s32	%p406, %r32, 5;
@%p406 bra BB47_638;

and.b16 %rs822, %rs1014, 255;
ld.local.u8 %rs823, [%rd1+5];
mul.wide.u16 %r252, %rs823, %rs822;
cvt.u16.u32	%rs1014, %r252;

BB47_638:
setp.lt.s32	%p407, %r32, 6;
@%p407 bra BB47_640;

and.b16 %rs824, %rs1014, 255;
ld.local.u8 %rs825, [%rd1+6];
mul.wide.u16 %r253, %rs825, %rs824;
cvt.u16.u32	%rs1014, %r253;

BB47_640:
setp.lt.s32	%p408, %r32, 7;
@%p408 bra BB47_642;

and.b16 %rs826, %rs1014, 255;
ld.local.u8 %rs827, [%rd1+7];
mul.wide.u16 %r254, %rs827, %rs826;
cvt.u16.u32	%rs1014, %r254;

BB47_642:
setp.lt.s32	%p409, %r32, 8;
@%p409 bra BB47_644;

and.b16 %rs828, %rs1014, 255;
ld.local.u8 %rs829, [%rd1+8];
mul.wide.u16 %r255, %rs829, %rs828;
cvt.u16.u32	%rs1014, %r255;

BB47_644:
bar.sync 0;
@%p401 bra BB47_646;

st.u8 [%rd291], %rs1014;

BB47_646:
bar.sync 0;
setp.gt.s32	%p411, %r29, 1151;
mov.u32 %r298, 128;
@%p411 bra BB47_648;

add.s32 %r257, %r29, 8;
mul.hi.s32 %r258, %r257, 954437177;
shr.u32 %r259, %r258, 31;
shr.s32 %r260, %r258, 1;
add.s32 %r298, %r260, %r259;

BB47_648:
setp.eq.s32	%p412, %r298, 128;
@%p412 bra BB47_686;
bra.uni BB47_649;

BB47_686:
@%p42 bra BB47_688;

ld.u8 %rs847, [%rd220];
mul.wide.u16 %r275, %rs847, %rs236;
st.u8 [%rd220], %r275;

BB47_688:
setp.lt.s32	%p40, %r1, 1;
ld.u8 %rs970, [%rd291];
bar.sync 0;
@%p40 bra BB47_690;

ld.u8 %rs849, [%rd291+-1];
mul.wide.u16 %r276, %rs849, %rs970;
cvt.u16.u32	%rs970, %r276;

BB47_690:
bar.sync 0;
st.u8 [%rd291], %rs970;
bar.sync 0;
setp.lt.s32	%p442, %r1, 2;
@%p442 bra BB47_692;

and.b16 %rs850, %rs970, 255;
ld.u8 %rs851, [%rd291+-2];
mul.wide.u16 %r277, %rs851, %rs850;
cvt.u16.u32	%rs970, %r277;

BB47_692:
bar.sync 0;
st.u8 [%rd291], %rs970;
bar.sync 0;
setp.lt.s32	%p443, %r1, 4;
@%p443 bra BB47_694;

and.b16 %rs852, %rs970, 255;
ld.u8 %rs853, [%rd291+-4];
mul.wide.u16 %r278, %rs853, %rs852;
cvt.u16.u32	%rs970, %r278;

BB47_694:
bar.sync 0;
st.u8 [%rd291], %rs970;
bar.sync 0;
setp.lt.s32	%p444, %r1, 8;
@%p444 bra BB47_696;

and.b16 %rs854, %rs970, 255;
ld.u8 %rs855, [%rd291+-8];
mul.wide.u16 %r279, %rs855, %rs854;
cvt.u16.u32	%rs970, %r279;

BB47_696:
bar.sync 0;
st.u8 [%rd291], %rs970;
bar.sync 0;
setp.lt.s32	%p445, %r1, 16;
@%p445 bra BB47_698;

and.b16 %rs856, %rs970, 255;
ld.u8 %rs857, [%rd291+-16];
mul.wide.u16 %r280, %rs857, %rs856;
cvt.u16.u32	%rs970, %r280;

BB47_698:
bar.sync 0;
st.u8 [%rd291], %rs970;
bar.sync 0;
setp.lt.s32	%p446, %r1, 32;
@%p446 bra BB47_700;

and.b16 %rs858, %rs970, 255;
ld.u8 %rs859, [%rd291+-32];
mul.wide.u16 %r281, %rs859, %rs858;
cvt.u16.u32	%rs970, %r281;

BB47_700:
bar.sync 0;
st.u8 [%rd291], %rs970;
bar.sync 0;
setp.lt.s32	%p447, %r1, 64;
@%p447 bra BB47_702;

and.b16 %rs860, %rs970, 255;
ld.u8 %rs861, [%rd291+-64];
mul.wide.u16 %r282, %rs861, %rs860;
cvt.u16.u32	%rs970, %r282;

BB47_702:
bar.sync 0;
st.u8 [%rd291], %rs970;
bar.sync 0;
ld.u8 %rs1002, [%rd220+127];
mov.u16 %rs992, %rs236;
@%p21 bra BB47_704;

ld.u8 %rs992, [%rd291+-1];

BB47_704:
bar.sync 0;
st.u8 [%rd291], %rs992;
bar.sync 0;
bra.uni BB47_705;

BB47_649:
@%p42 bra BB47_651;

ld.u8 %rs831, [%rd220];
mul.wide.u16 %r261, %rs831, %rs236;
st.u8 [%rd220], %r261;

BB47_651:
setp.ge.s32	%p414, %r1, %r298;
mov.u16 %rs1000, %rs236;
@%p414 bra BB47_653;

ld.u8 %rs254, [%rd291];
mov.u16 %rs1000, %rs254;

BB47_653:
mov.u16 %rs985, %rs1000;
mov.u16 %rs999, %rs985;
bar.sync 0;
setp.le.s32	%p415, %r1, %r298;
setp.gt.s32	%p416, %r1, 0;
and.pred %p417, %p415, %p416;
@!%p417 bra BB47_655;
bra.uni BB47_654;

BB47_654:
ld.u8 %rs833, [%rd291+-1];
mul.wide.u16 %r262, %rs833, %rs999;
cvt.u16.u32	%rs999, %r262;

BB47_655:
mov.u16 %rs998, %rs999;
bar.sync 0;
@%p414 bra BB47_657;

st.u8 [%rd291], %rs998;

BB47_657:
setp.gt.s32	%p33, %r1, 1;
bar.sync 0;
setp.lt.s32	%p419, %r28, %r298;
and.pred %p420, %p419, %p33;
@!%p420 bra BB47_659;
bra.uni BB47_658;

BB47_658:
and.b16 %rs834, %rs998, 255;
ld.u8 %rs835, [%rd291+-2];
mul.wide.u16 %r263, %rs835, %rs834;
cvt.u16.u32	%rs998, %r263;

BB47_659:
mov.u16 %rs997, %rs998;
bar.sync 0;
@%p414 bra BB47_661;

st.u8 [%rd291], %rs997;

BB47_661:
setp.gt.s32	%p34, %r1, 3;
bar.sync 0;
add.s32 %r264, %r28, -2;
setp.lt.s32	%p422, %r264, %r298;
and.pred %p423, %p422, %p34;
@!%p423 bra BB47_663;
bra.uni BB47_662;

BB47_662:
and.b16 %rs836, %rs997, 255;
ld.u8 %rs837, [%rd291+-4];
mul.wide.u16 %r265, %rs837, %rs836;
cvt.u16.u32	%rs997, %r265;

BB47_663:
mov.u16 %rs996, %rs997;
bar.sync 0;
@%p414 bra BB47_665;

st.u8 [%rd291], %rs996;

BB47_665:
setp.gt.s32	%p35, %r1, 7;
bar.sync 0;
add.s32 %r266, %r28, -6;
setp.lt.s32	%p425, %r266, %r298;
and.pred %p426, %p425, %p35;
@!%p426 bra BB47_667;
bra.uni BB47_666;

BB47_666:
and.b16 %rs838, %rs996, 255;
ld.u8 %rs839, [%rd291+-8];
mul.wide.u16 %r267, %rs839, %rs838;
cvt.u16.u32	%rs996, %r267;

BB47_667:
mov.u16 %rs995, %rs996;
bar.sync 0;
@%p414 bra BB47_669;

st.u8 [%rd291], %rs995;

BB47_669:
setp.gt.s32	%p36, %r1, 15;
bar.sync 0;
add.s32 %r268, %r28, -14;
setp.lt.s32	%p428, %r268, %r298;
and.pred %p429, %p428, %p36;
@!%p429 bra BB47_671;
bra.uni BB47_670;

BB47_670:
and.b16 %rs840, %rs995, 255;
ld.u8 %rs841, [%rd291+-16];
mul.wide.u16 %r269, %rs841, %rs840;
cvt.u16.u32	%rs995, %r269;

BB47_671:
mov.u16 %rs994, %rs995;
bar.sync 0;
@%p414 bra BB47_673;

st.u8 [%rd291], %rs994;

BB47_673:
setp.gt.s32	%p37, %r1, 31;
bar.sync 0;
add.s32 %r270, %r28, -30;
setp.lt.s32	%p431, %r270, %r298;
and.pred %p432, %p431, %p37;
@!%p432 bra BB47_675;
bra.uni BB47_674;

BB47_674:
and.b16 %rs842, %rs994, 255;
ld.u8 %rs843, [%rd291+-32];
mul.wide.u16 %r271, %rs843, %rs842;
cvt.u16.u32	%rs994, %r271;

BB47_675:
mov.u16 %rs993, %rs994;
bar.sync 0;
@%p414 bra BB47_677;

st.u8 [%rd291], %rs993;

BB47_677:
setp.gt.s32	%p38, %r1, 63;
bar.sync 0;
add.s32 %r272, %r28, -62;
setp.lt.s32	%p434, %r272, %r298;
and.pred %p435, %p434, %p38;
@!%p435 bra BB47_679;
bra.uni BB47_678;

BB47_678:
and.b16 %rs844, %rs993, 255;
ld.u8 %rs845, [%rd291+-64];
mul.wide.u16 %r273, %rs845, %rs844;
cvt.u16.u32	%rs993, %r273;

BB47_679:
bar.sync 0;
@%p414 bra BB47_681;

st.u8 [%rd291], %rs993;

BB47_681:
setp.lt.s32	%p39, %r1, %r298;
bar.sync 0;
add.s32 %r274, %r298, -1;
cvt.s64.s32	%rd581, %r274;
add.s64 %rd582, %rd220, %rd581;
ld.u8 %rs1002, [%rd582];
not.pred %p437, %p39;
or.pred %p439, %p21, %p437;
selp.b16	%rs969, %rs236, %rs993, %p39;
@%p439 bra BB47_683;

ld.u8 %rs969, [%rd291+-1];

BB47_683:
bar.sync 0;
@%p414 bra BB47_685;

st.u8 [%rd291], %rs969;

BB47_685:
bar.sync 0;

BB47_705:
mov.u16 %rs1001, %rs1002;
@%p401 bra BB47_707;

ld.u8 %rs1014, [%rd291];

BB47_707:
bar.sync 0;
cvt.s64.s32	%rd583, %r31;
add.s64 %rd338, %rd1, %rd583;
setp.ge.u64	%p450, %rd1, %rd338;
@%p450 bra BB47_709;

and.b16 %rs862, %rs1014, 255;
ld.local.u8 %rs863, [%rd1];
mul.wide.u16 %r283, %rs863, %rs862;
cvt.u16.u32	%rs1014, %r283;
st.u8 [%rd292], %rs1014;

BB47_709:
setp.ge.u64	%p451, %rd293, %rd338;
@%p451 bra BB47_711;

and.b16 %rs864, %rs1014, 255;
ld.local.u8 %rs865, [%rd1+1];
mul.wide.u16 %r284, %rs865, %rs864;
cvt.u16.u32	%rs1014, %r284;
st.u8 [%rd292+1], %rs1014;

BB47_711:
add.s64 %rd584, %rd293, 1;
setp.ge.u64	%p452, %rd584, %rd338;
@%p452 bra BB47_713;

and.b16 %rs866, %rs1014, 255;
ld.local.u8 %rs867, [%rd1+2];
mul.wide.u16 %r285, %rs867, %rs866;
cvt.u16.u32	%rs1014, %r285;
st.u8 [%rd292+2], %rs1014;

BB47_713:
add.s64 %rd585, %rd293, 2;
setp.ge.u64	%p453, %rd585, %rd338;
@%p453 bra BB47_715;

and.b16 %rs868, %rs1014, 255;
ld.local.u8 %rs869, [%rd1+3];
mul.wide.u16 %r286, %rs869, %rs868;
cvt.u16.u32	%rs1014, %r286;
st.u8 [%rd292+3], %rs1014;

BB47_715:
add.s64 %rd586, %rd293, 3;
setp.ge.u64	%p454, %rd586, %rd338;
@%p454 bra BB47_717;

and.b16 %rs870, %rs1014, 255;
ld.local.u8 %rs871, [%rd1+4];
mul.wide.u16 %r287, %rs871, %rs870;
cvt.u16.u32	%rs1014, %r287;
st.u8 [%rd292+4], %rs1014;

BB47_717:
add.s64 %rd587, %rd293, 4;
setp.ge.u64	%p455, %rd587, %rd338;
@%p455 bra BB47_719;

and.b16 %rs872, %rs1014, 255;
ld.local.u8 %rs873, [%rd1+5];
mul.wide.u16 %r288, %rs873, %rs872;
cvt.u16.u32	%rs1014, %r288;
st.u8 [%rd292+5], %rs1014;

BB47_719:
add.s64 %rd588, %rd293, 5;
setp.ge.u64	%p456, %rd588, %rd338;
@%p456 bra BB47_721;

and.b16 %rs874, %rs1014, 255;
ld.local.u8 %rs875, [%rd1+6];
mul.wide.u16 %r289, %rs875, %rs874;
cvt.u16.u32	%rs1014, %r289;
st.u8 [%rd292+6], %rs1014;

BB47_721:
add.s64 %rd589, %rd293, 6;
setp.ge.u64	%p457, %rd589, %rd338;
@%p457 bra BB47_723;

and.b16 %rs876, %rs1014, 255;
ld.local.u8 %rs877, [%rd1+7];
mul.wide.u16 %r290, %rs877, %rs876;
cvt.u16.u32	%rs1014, %r290;
st.u8 [%rd292+7], %rs1014;

BB47_723:
add.s64 %rd590, %rd293, 7;
setp.ge.u64	%p458, %rd590, %rd338;
@%p458 bra BB47_725;

and.b16 %rs878, %rs1014, 255;
ld.local.u8 %rs879, [%rd1+8];
mul.wide.u16 %r291, %rs879, %rs878;
st.u8 [%rd292+8], %r291;

BB47_725:
bar.sync 0;
@%p378 bra BB47_749;
bra.uni BB47_726;

BB47_749:
add.s64 %rd594, %rd747, %rd290;
ld.u8 %rs898, [%rd291];
st.global.u8 [%rd594], %rs898;
ld.u8 %rs899, [%rd291+128];
st.global.u8 [%rd594+128], %rs899;
ld.u8 %rs900, [%rd291+256];
st.global.u8 [%rd594+256], %rs900;
ld.u8 %rs901, [%rd291+384];
st.global.u8 [%rd594+384], %rs901;
ld.u8 %rs902, [%rd291+512];
st.global.u8 [%rd594+512], %rs902;
ld.u8 %rs903, [%rd291+640];
st.global.u8 [%rd594+640], %rs903;
ld.u8 %rs904, [%rd291+768];
st.global.u8 [%rd594+768], %rs904;
ld.u8 %rs905, [%rd291+896];
st.global.u8 [%rd594+896], %rs905;
ld.u8 %rs906, [%rd291+1024];
st.global.u8 [%rd594+1024], %rs906;
bra.uni BB47_750;

BB47_726:
setp.lt.s32	%p459, %r29, 1;
@%p459 bra BB47_750;

mul.lo.s64 %rd591, %rd743, 1152;
add.s64 %rd592, %rd302, %rd591;
add.s64 %rd780, %rd2, %rd592;
cvt.s64.s32	%rd593, %r29;
add.s64 %rd340, %rd220, %rd593;
mov.u64 %rd782, %rd220;

BB47_728:
sub.s64 %rd343, %rd340, %rd782;
setp.gt.s64	%p460, %rd343, 1151;
add.s64 %rd344, %rd782, %rd290;
@%p460 bra BB47_747;
bra.uni BB47_729;

BB47_747:
ld.u8 %rs889, [%rd344];
st.global.u8 [%rd780+1], %rs889;
ld.u8 %rs890, [%rd344+128];
st.global.u8 [%rd780+129], %rs890;
ld.u8 %rs891, [%rd344+256];
st.global.u8 [%rd780+257], %rs891;
ld.u8 %rs892, [%rd344+384];
st.global.u8 [%rd780+385], %rs892;
ld.u8 %rs893, [%rd344+512];
st.global.u8 [%rd780+513], %rs893;
ld.u8 %rs894, [%rd344+640];
st.global.u8 [%rd780+641], %rs894;
ld.u8 %rs895, [%rd344+768];
st.global.u8 [%rd780+769], %rs895;
ld.u8 %rs896, [%rd344+896];
st.global.u8 [%rd780+897], %rs896;
ld.u8 %rs897, [%rd344+1024];
st.global.u8 [%rd780+1025], %rs897;
bra.uni BB47_748;

BB47_729:
setp.ge.s64	%p461, %rd290, %rd343;
@%p461 bra BB47_731;

ld.u8 %rs880, [%rd344];
st.global.u8 [%rd780+1], %rs880;

BB47_731:
setp.ge.s64	%p462, %rd294, %rd343;
@%p462 bra BB47_733;

ld.u8 %rs881, [%rd344+128];
st.global.u8 [%rd780+129], %rs881;

BB47_733:
setp.ge.s64	%p463, %rd295, %rd343;
@%p463 bra BB47_735;

ld.u8 %rs882, [%rd344+256];
st.global.u8 [%rd780+257], %rs882;

BB47_735:
setp.ge.s64	%p464, %rd296, %rd343;
@%p464 bra BB47_737;

ld.u8 %rs883, [%rd344+384];
st.global.u8 [%rd780+385], %rs883;

BB47_737:
setp.ge.s64	%p465, %rd297, %rd343;
@%p465 bra BB47_739;

ld.u8 %rs884, [%rd344+512];
st.global.u8 [%rd780+513], %rs884;

BB47_739:
setp.ge.s64	%p466, %rd298, %rd343;
@%p466 bra BB47_741;

ld.u8 %rs885, [%rd344+640];
st.global.u8 [%rd780+641], %rs885;

BB47_741:
setp.ge.s64	%p467, %rd299, %rd343;
@%p467 bra BB47_743;

ld.u8 %rs886, [%rd344+768];
st.global.u8 [%rd780+769], %rs886;

BB47_743:
setp.ge.s64	%p468, %rd300, %rd343;
@%p468 bra BB47_745;

ld.u8 %rs887, [%rd344+896];
st.global.u8 [%rd780+897], %rs887;

BB47_745:
setp.ge.s64	%p469, %rd301, %rd343;
@%p469 bra BB47_748;

ld.u8 %rs888, [%rd344+1024];
st.global.u8 [%rd780+1025], %rs888;

BB47_748:
add.s64 %rd782, %rd782, 1152;
add.s64 %rd780, %rd780, 1152;
setp.lt.u64	%p470, %rd782, %rd340;
@%p470 bra BB47_728;

BB47_750:
bar.sync 0;
add.s64 %rd762, %rd306, 1152;
add.s64 %rd747, %rd747, 1152;
add.s64 %rd744, %rd305, 1152;
mov.u64 %rd755, %rd744;
sub.s64 %rd595, %rd744, %rd10;
setp.lt.s64	%p471, %rd595, 0;
add.s64 %rd743, %rd743, 1;
@%p471 bra BB47_582;

BB47_751:
@%p42 bra BB47_767;


	{ 
.reg .pred p; 
isspacep.shared p, %rd220; 
selp.u32 %r292, 1, 0, p; 
} 


	setp.eq.s32	%p473, %r292, 0;
@%p473 bra BB47_766;

mov.u64 %rd597, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd598, %rd597;
sub.s64 %rd353, %rd220, %rd598;
setp.eq.s64	%p474, %rd220, 0;
@%p474 bra BB47_767;

add.s64 %rd599, %rd353, -16;
add.s64 %rd601, %rd597, %rd599;
add.s64 %rd355, %rd598, %rd599;
ld.shared.u8 %rs907, [%rd601];
or.b16 %rs908, %rs907, 1;
st.shared.u8 [%rd601], %rs908;
ld.shared.u64 %rd356, [%rd601+8];
setp.eq.s64	%p475, %rd356, 0;
mov.u64 %rd787, %rd355;
@%p475 bra BB47_760;

mov.u64 %rd357, %rd355;
ld.u8 %rs909, [%rd356];
and.b16 %rs910, %rs909, 1;
setp.eq.b16	%p476, %rs910, 1;
mov.u64 %rd787, %rd357;
@!%p476 bra BB47_760;
bra.uni BB47_756;

BB47_756:
ld.u64 %rd359, [%rd356];
shr.u64 %rd360, %rd359, 1;
add.s64 %rd361, %rd356, 16;
add.s64 %rd362, %rd361, %rd360;
ld.shared.u64 %rd603, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p477, %rd362, %rd603;
mov.u64 %rd787, %rd356;
@%p477 bra BB47_760;

ld.u8 %rs911, [%rd362];
and.b16 %rs912, %rs911, 1;
setp.eq.b16	%p478, %rs912, 1;
mov.u64 %rd784, %rd356;
mov.u64 %rd787, %rd784;
@!%p478 bra BB47_760;
bra.uni BB47_758;

BB47_758:
ld.u64 %rd604, [%rd362];
shr.u64 %rd605, %rd604, 1;
add.s64 %rd606, %rd605, %rd360;
add.s64 %rd607, %rd606, 16;
shl.b64 %rd608, %rd607, 1;
and.b64 %rd609, %rd359, 1;
or.b64 %rd610, %rd608, %rd609;
st.u64 [%rd356], %rd610;
and.b64 %rd363, %rd607, 9223372036854775807;
add.s64 %rd611, %rd361, %rd363;
ld.shared.u64 %rd612, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p479, %rd611, %rd612;
mov.u64 %rd785, %rd356;
mov.u64 %rd787, %rd785;
@%p479 bra BB47_760;

add.s64 %rd613, %rd363, %rd361;
st.u64 [%rd613+8], %rd356;
mov.u64 %rd787, %rd356;

BB47_760:
ld.u64 %rd366, [%rd787];
shr.u64 %rd367, %rd366, 1;
add.s64 %rd368, %rd787, 16;
add.s64 %rd369, %rd368, %rd367;
ld.shared.u64 %rd614, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p480, %rd369, %rd614;
@%p480 bra BB47_764;

ld.u8 %rs913, [%rd369];
and.b16 %rs914, %rs913, 1;
setp.eq.b16	%p481, %rs914, 1;
@!%p481 bra BB47_767;
bra.uni BB47_762;

BB47_762:
ld.u64 %rd615, [%rd369];
shr.u64 %rd616, %rd615, 1;
add.s64 %rd617, %rd616, %rd367;
add.s64 %rd618, %rd617, 16;
shl.b64 %rd619, %rd618, 1;
and.b64 %rd620, %rd366, 1;
or.b64 %rd621, %rd619, %rd620;
st.u64 [%rd787], %rd621;
and.b64 %rd370, %rd618, 9223372036854775807;
add.s64 %rd622, %rd368, %rd370;
ld.shared.u64 %rd623, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p482, %rd622, %rd623;
@%p482 bra BB47_767;

add.s64 %rd624, %rd370, %rd368;
st.u64 [%rd624+8], %rd787;
bra.uni BB47_767;

BB47_766:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd220;
call.uni 
free, 
(
param0
);


	}

BB47_767:
bar.sync 0;

BB47_768:
ret;

BB47_764:
setp.lt.u64	%p483, %rd369, %rd787;
@%p483 bra BB47_767;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd787;
bra.uni BB47_767;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEElSK_5AddOpIaENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEElSK_5AddOpIaENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
.maxntid 512, 1, 1
{
.local .align 1 .b8 __local_depot48[3];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<205>;
.reg .b16 %rs<265>;
.reg .b32 %r<276>;
.reg .b64 %rd<413>;


mov.u64 %rd412, __local_depot48;
cvta.local.u64 %SP, %rd412;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEElSK_5AddOpIaENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd148, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEElSK_5AddOpIaENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd149, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEElSK_5AddOpIaENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEElSK_5AddOpIaENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd149;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p26, %r1, 0;
mov.u64 %rd150, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd151, %rd150;
setp.eq.s64	%p27, %rd151, 0;
or.pred %p28, %p26, %p27;
@%p28 bra BB48_2;

cvt.s64.s32	%rd152, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r28;
mov.u64 %rd153, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd154, %rd153;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd154;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd152;

BB48_2:
bar.sync 0;
setp.lt.s64	%p29, %rd148, 1;
@%p29 bra BB48_290;

ld.global.u8 %rs262, [%rd2];
bar.sync 0;
@%p26 bra BB48_5;

st.global.u8 [%rd3], %rs262;

BB48_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB48_26;
bra.uni BB48_6;

BB48_6:
ld.shared.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd359, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd366, %rd359;
setp.eq.s64	%p31, %rd5, %rd366;
mov.u64 %rd364, %rd5;
@%p31 bra BB48_10;

mov.u64 %rd365, %rd364;

BB48_8:
mov.u64 %rd361, %rd366;
mov.u64 %rd364, %rd365;
mov.u64 %rd365, %rd361;
ld.shared.u8 %rs142, [%rd359];
and.b16 %rs143, %rs142, 1;
setp.eq.b16	%p32, %rs143, 1;
not.pred %p33, %p32;
ld.shared.u64 %rd10, [%rd359];
setp.lt.u64	%p34, %rd10, 3072;
or.pred %p35, %p33, %p34;
@!%p35 bra BB48_10;
bra.uni BB48_9;

BB48_9:
shr.u64 %rd157, %rd10, 1;
add.s64 %rd158, %rd359, %rd157;
add.s64 %rd359, %rd158, 16;
add.s64 %rd159, %rd365, %rd157;
add.s64 %rd366, %rd159, 16;
setp.ne.s64	%p36, %rd366, %rd5;
mov.u64 %rd364, %rd365;
@%p36 bra BB48_8;

BB48_10:
setp.eq.s64	%p38, %rd364, %rd5;
mov.pred %p204, 0;
@%p38 bra BB48_12;

ld.u64 %rd161, [%rd364];
shr.u64 %rd162, %rd161, 1;
add.s64 %rd163, %rd364, %rd162;
add.s64 %rd370, %rd163, 16;
setp.ne.s64	%p204, %rd370, %rd5;

BB48_12:
@%p204 bra BB48_18;
bra.uni BB48_13;

BB48_18:
ld.u64 %rd21, [%rd370];
and.b64 %rd178, %rd21, -32;
setp.eq.s64	%p42, %rd178, 3072;
cvt.u16.u64	%rs207, %rd21;
@%p42 bra BB48_21;

add.s64 %rd22, %rd370, 16;
ld.u64 %rd179, [%rd370+1552];
and.b64 %rd180, %rd179, 1;
add.s64 %rd181, %rd21, -3104;
and.b64 %rd182, %rd181, -2;
or.b64 %rd183, %rd180, %rd182;
st.u64 [%rd370+1552], %rd183;
st.u64 [%rd370+1560], %rd370;
cvt.u16.u64	%rs145, %rd181;
or.b16 %rs146, %rs145, 1;
and.b64 %rd184, %rd21, 1;
or.b64 %rd185, %rd184, 3072;
st.u64 [%rd370], %rd185;
st.u8 [%rd370+1552], %rs146;
ld.u64 %rd186, [%rd370+1552];
shr.u64 %rd23, %rd186, 1;
add.s64 %rd187, %rd23, %rd22;
add.s64 %rd188, %rd187, 1552;
ld.shared.u64 %rd189, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p43, %rd188, %rd189;
cvt.u16.u64	%rs147, %rd21;
and.b16 %rs207, %rs147, 1;
@%p43 bra BB48_21;

add.s64 %rd190, %rd22, 1536;
st.u64 [%rd187+1560], %rd190;
ld.u8 %rs207, [%rd370];

BB48_21:
and.b16 %rs148, %rs207, 254;
st.u8 [%rd370], %rs148;
bra.uni BB48_22;

BB48_13:
mov.u64 %rd165, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd166, %rd165;
sub.s64 %rd167, %rd5, %rd166;
add.s64 %rd168, %rd167, 1552;
ld.shared.u64 %rd169, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p39, %rd168, %rd169;
mov.u64 %rd368, -1;
mov.u64 %rd369, %rd5;
@%p39 bra BB48_15;

add.s64 %rd16, %rd5, 1552;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd16;
mov.u64 %rd368, %rd16;
mov.u64 %rd369, %rd16;

BB48_15:
mov.u64 %rd17, %rd369;
setp.eq.s64	%p40, %rd368, -1;
@%p40 bra BB48_17;

mov.u64 %rd170, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd171, %rd170;
sub.s64 %rd172, %rd5, %rd171;
add.s64 %rd173, %rd170, %rd172;
ld.shared.u64 %rd174, [%rd173];
and.b64 %rd175, %rd174, 1;
or.b64 %rd176, %rd175, 3072;
st.shared.u64 [%rd173], %rd176;
st.shared.u64 [%rd173+8], %rd364;
mov.u16 %rs144, 0;
st.shared.u8 [%rd173], %rs144;

BB48_17:
mov.u64 %rd370, %rd5;
setp.eq.s64	%p41, %rd5, %rd17;
mov.u64 %rd371, 0;
@%p41 bra BB48_23;

BB48_22:
add.s64 %rd371, %rd370, 16;

BB48_23:
mov.u64 %rd372, %rd371;
setp.ne.s64	%p44, %rd371, 0;
@%p44 bra BB48_25;

mov.u64 %rd192, 1536;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd192;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd372, [retval0+0];


	}

BB48_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd372;

BB48_26:
add.s64 %rd30, %rd1, %rd148;
add.s64 %rd402, %rd2, 1;
add.s64 %rd395, %rd1, 1;
add.s64 %rd386, %rd3, 1;
bar.sync 0;
ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p45, %r29, 0;
mov.u64 %rd194, 1;
sub.s64 %rd35, %rd194, %rd148;
add.u64 %rd195, %SP, 0;
cvta.to.local.u64 %rd36, %rd195;
@%p45 bra BB48_150;

setp.gt.s64	%p46, %rd35, -1;
@%p46 bra BB48_273;

mov.u64 %rd196, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd197, %rd196;
sub.s64 %rd198, %rd34, %rd197;
add.s64 %rd199, %rd196, %rd198;
mov.u64 %rd373, %rd395;
cvt.s64.s32	%rd200, %r1;
add.s64 %rd39, %rd199, %rd200;

BB48_29:
mov.u16 %rs6, %rs262;
mov.u64 %rd397, %rd402;
mov.u64 %rd42, %rd397;
mov.u64 %rd390, %rd395;
mov.u64 %rd41, %rd390;
mov.u64 %rd383, %rd386;
mov.u64 %rd43, %rd383;
mov.u64 %rd40, %rd373;
sub.s64 %rd201, %rd30, %rd40;
cvt.u32.u64	%r30, %rd201;
mov.u32 %r31, 1536;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p47, %r2, 1536;
@%p47 bra BB48_41;
bra.uni BB48_30;

BB48_41:
add.s64 %rd212, %rd42, %rd200;
ld.global.u8 %rs155, [%rd212];
ld.global.u8 %rs156, [%rd212+512];
ld.global.u8 %rs157, [%rd212+1024];
st.shared.u8 [%rd39], %rs155;
st.shared.u8 [%rd39+512], %rs156;
st.shared.u8 [%rd39+1024], %rs157;
bra.uni BB48_42;

BB48_30:
setp.lt.s32	%p48, %r2, 1;
@%p48 bra BB48_42;

cvt.s64.s32	%rd202, %r2;
add.s64 %rd44, %rd41, %rd202;
mov.u64 %rd374, %rd41;
mov.u64 %rd375, %rd199;
mov.u64 %rd394, %rd41;
mov.u64 %rd401, %rd42;

BB48_32:
mov.u64 %rd50, %rd401;
mov.u64 %rd49, %rd394;
mov.u64 %rd48, %rd375;
mov.u64 %rd47, %rd374;
sub.s64 %rd51, %rd44, %rd47;
setp.gt.s64	%p49, %rd51, 1535;
add.s64 %rd52, %rd50, %rd200;
add.s64 %rd53, %rd48, %rd200;
@%p49 bra BB48_39;
bra.uni BB48_33;

BB48_39:
ld.global.u8 %rs152, [%rd52];
ld.global.u8 %rs153, [%rd52+512];
ld.global.u8 %rs154, [%rd52+1024];
st.shared.u8 [%rd53], %rs152;
st.shared.u8 [%rd53+512], %rs153;
st.shared.u8 [%rd53+1024], %rs154;
bra.uni BB48_40;

BB48_33:
setp.ge.s64	%p50, %rd200, %rd51;
@%p50 bra BB48_35;

ld.global.u8 %rs149, [%rd52];
st.shared.u8 [%rd53], %rs149;

BB48_35:
add.s32 %r32, %r1, 512;
cvt.s64.s32	%rd208, %r32;
setp.ge.s64	%p51, %rd208, %rd51;
@%p51 bra BB48_37;

ld.global.u8 %rs150, [%rd52+512];
st.shared.u8 [%rd53+512], %rs150;

BB48_37:
add.s32 %r33, %r1, 1024;
cvt.s64.s32	%rd209, %r33;
setp.ge.s64	%p52, %rd209, %rd51;
@%p52 bra BB48_40;

ld.global.u8 %rs151, [%rd52+1024];
st.shared.u8 [%rd53+1024], %rs151;

BB48_40:
add.s64 %rd54, %rd50, 1536;
add.s64 %rd55, %rd48, 1536;
add.s64 %rd374, %rd49, 1536;
mov.u64 %rd56, %rd374;
sub.s64 %rd210, %rd374, %rd44;
setp.lt.s64	%p53, %rd210, 0;
mov.u64 %rd375, %rd55;
mov.u64 %rd394, %rd56;
mov.u64 %rd401, %rd54;
@%p53 bra BB48_32;

BB48_42:
bar.sync 0;
mad.lo.s32 %r34, %r1, -3, %r2;
mov.u32 %r35, 3;
min.s32 %r3, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r4, %r3, %r36;
setp.gt.u32	%p54, %r4, 2;
@%p54 bra BB48_49;
bra.uni BB48_43;

BB48_49:
add.s64 %rd237, %rd196, %rd198;
mul.lo.s32 %r40, %r1, 3;
cvt.s64.s32	%rd238, %r40;
add.s64 %rd239, %rd237, %rd238;
ld.shared.u8 %rs161, [%rd239];
cvta.to.local.u64 %rd241, %rd195;
ld.shared.u8 %rs162, [%rd239+1];
ld.shared.u8 %rs163, [%rd239+2];
st.local.u8 [%rd241], %rs161;
st.local.u8 [%rd241+1], %rs162;
st.local.u8 [%rd241+2], %rs163;
bra.uni BB48_50;

BB48_43:
setp.lt.s32	%p55, %r3, 1;
mov.u64 %rd378, %rd36;
@%p55 bra BB48_45;

add.s64 %rd217, %rd196, %rd198;
mul.lo.s32 %r37, %r1, 3;
cvt.s64.s32	%rd218, %r37;
add.s64 %rd219, %rd217, %rd218;
ld.shared.u8 %rs158, [%rd219];
cvta.to.local.u64 %rd221, %rd195;
st.local.u8 [%rd221], %rs158;
add.s64 %rd60, %rd221, 1;
mov.u64 %rd378, %rd60;

BB48_45:
mov.u64 %rd376, %rd378;
mov.u64 %rd377, %rd376;
setp.lt.s32	%p56, %r4, 2;
@%p56 bra BB48_47;

add.s64 %rd225, %rd196, %rd198;
mul.lo.s32 %r38, %r1, 3;
cvt.s64.s32	%rd226, %r38;
add.s64 %rd227, %rd225, %rd226;
ld.shared.u8 %rs159, [%rd227+1];
st.local.u8 [%rd377], %rs159;
add.s64 %rd377, %rd377, 1;

BB48_47:
setp.lt.s32	%p57, %r4, 3;
@%p57 bra BB48_50;

add.s64 %rd231, %rd196, %rd198;
mul.lo.s32 %r39, %r1, 3;
cvt.s64.s32	%rd232, %r39;
add.s64 %rd233, %rd231, %rd232;
ld.shared.u8 %rs160, [%rd233+2];
st.local.u8 [%rd377], %rs160;

BB48_50:
setp.eq.s32	%p58, %r4, 0;
@%p58 bra BB48_55;

cvta.to.local.u64 %rd243, %rd195;
ld.local.u8 %rs210, [%rd243];
add.s32 %r5, %r4, -1;
setp.lt.s32	%p59, %r5, 1;
@%p59 bra BB48_53;

cvt.u32.u16	%r41, %rs210;
and.b32 %r42, %r41, 255;
ld.local.u8 %r43, [%rd243+1];
add.s32 %r44, %r43, %r42;
cvt.u16.u32	%rs210, %r44;

BB48_53:
setp.lt.s32	%p60, %r5, 2;
@%p60 bra BB48_55;

cvt.u32.u16	%r45, %rs210;
and.b32 %r46, %r45, 255;
ld.local.u8 %r47, [%rd243+2];
add.s32 %r48, %r47, %r46;
cvt.u16.u32	%rs210, %r48;

BB48_55:
bar.sync 0;
@%p58 bra BB48_57;

st.shared.u8 [%rd39], %rs210;

BB48_57:
bar.sync 0;
setp.gt.s32	%p62, %r2, 1535;
mov.u32 %r274, 512;
@%p62 bra BB48_59;

add.s32 %r50, %r2, 2;
mul.hi.s32 %r51, %r50, 1431655766;
shr.u32 %r52, %r51, 31;
add.s32 %r274, %r51, %r52;

BB48_59:
setp.eq.s32	%p63, %r274, 512;
@%p63 bra BB48_105;
bra.uni BB48_60;

BB48_105:
@%p26 bra BB48_107;

cvt.u32.u16	%r101, %rs6;
add.s64 %rd260, %rd196, %rd198;
ld.shared.u8 %r102, [%rd260];
add.s32 %r103, %r102, %r101;
st.shared.u8 [%rd260], %r103;

BB48_107:
setp.lt.s32	%p13, %r1, 1;
ld.shared.u8 %rs209, [%rd39];
bar.sync 0;
@%p13 bra BB48_109;

cvt.u32.u16	%r104, %rs209;
and.b32 %r105, %r104, 255;
ld.shared.u8 %r106, [%rd39+-1];
add.s32 %r107, %r106, %r105;
cvt.u16.u32	%rs209, %r107;

BB48_109:
bar.sync 0;
st.shared.u8 [%rd39], %rs209;
bar.sync 0;
setp.lt.s32	%p99, %r1, 2;
@%p99 bra BB48_111;

ld.shared.u8 %r108, [%rd39+-2];
cvt.u32.u16	%r109, %rs209;
and.b32 %r110, %r109, 255;
add.s32 %r111, %r108, %r110;
cvt.u16.u32	%rs209, %r111;

BB48_111:
bar.sync 0;
st.shared.u8 [%rd39], %rs209;
bar.sync 0;
setp.lt.s32	%p100, %r1, 4;
@%p100 bra BB48_113;

ld.shared.u8 %r112, [%rd39+-4];
cvt.u32.u16	%r113, %rs209;
and.b32 %r114, %r113, 255;
add.s32 %r115, %r112, %r114;
cvt.u16.u32	%rs209, %r115;

BB48_113:
bar.sync 0;
st.shared.u8 [%rd39], %rs209;
bar.sync 0;
setp.lt.s32	%p101, %r1, 8;
@%p101 bra BB48_115;

ld.shared.u8 %r116, [%rd39+-8];
cvt.u32.u16	%r117, %rs209;
and.b32 %r118, %r117, 255;
add.s32 %r119, %r116, %r118;
cvt.u16.u32	%rs209, %r119;

BB48_115:
bar.sync 0;
st.shared.u8 [%rd39], %rs209;
bar.sync 0;
setp.lt.s32	%p102, %r1, 16;
@%p102 bra BB48_117;

ld.shared.u8 %r120, [%rd39+-16];
cvt.u32.u16	%r121, %rs209;
and.b32 %r122, %r121, 255;
add.s32 %r123, %r120, %r122;
cvt.u16.u32	%rs209, %r123;

BB48_117:
bar.sync 0;
st.shared.u8 [%rd39], %rs209;
bar.sync 0;
setp.lt.s32	%p103, %r1, 32;
@%p103 bra BB48_119;

ld.shared.u8 %r124, [%rd39+-32];
cvt.u32.u16	%r125, %rs209;
and.b32 %r126, %r125, 255;
add.s32 %r127, %r124, %r126;
cvt.u16.u32	%rs209, %r127;

BB48_119:
bar.sync 0;
st.shared.u8 [%rd39], %rs209;
bar.sync 0;
setp.lt.s32	%p104, %r1, 64;
@%p104 bra BB48_121;

ld.shared.u8 %r128, [%rd39+-64];
cvt.u32.u16	%r129, %rs209;
and.b32 %r130, %r129, 255;
add.s32 %r131, %r128, %r130;
cvt.u16.u32	%rs209, %r131;

BB48_121:
bar.sync 0;
st.shared.u8 [%rd39], %rs209;
bar.sync 0;
setp.lt.s32	%p105, %r1, 128;
@%p105 bra BB48_123;

ld.shared.u8 %r132, [%rd39+-128];
cvt.u32.u16	%r133, %rs209;
and.b32 %r134, %r133, 255;
add.s32 %r135, %r132, %r134;
cvt.u16.u32	%rs209, %r135;

BB48_123:
bar.sync 0;
st.shared.u8 [%rd39], %rs209;
bar.sync 0;
setp.lt.s32	%p106, %r1, 256;
@%p106 bra BB48_125;

ld.shared.u8 %r136, [%rd39+-256];
cvt.u32.u16	%r137, %rs209;
and.b32 %r138, %r137, 255;
add.s32 %r139, %r136, %r138;
cvt.u16.u32	%rs209, %r139;

BB48_125:
bar.sync 0;
st.shared.u8 [%rd39], %rs209;
bar.sync 0;
add.s64 %rd264, %rd196, %rd198;
ld.shared.u8 %rs263, [%rd264+511];
mov.u16 %rs251, %rs6;
@%p1 bra BB48_127;

ld.shared.u8 %rs251, [%rd39+-1];

BB48_127:
bar.sync 0;
st.shared.u8 [%rd39], %rs251;
bar.sync 0;
bra.uni BB48_128;

BB48_60:
@%p26 bra BB48_62;

cvt.u32.u16	%r53, %rs6;
add.s64 %rd251, %rd196, %rd198;
ld.shared.u8 %r54, [%rd251];
add.s32 %r55, %r54, %r53;
st.shared.u8 [%rd251], %r55;

BB48_62:
setp.ge.s32	%p65, %r1, %r274;
mov.u16 %rs261, %rs6;
@%p65 bra BB48_64;

ld.shared.u8 %rs12, [%rd39];
mov.u16 %rs261, %rs12;

BB48_64:
mov.u16 %rs218, %rs261;
mov.u16 %rs260, %rs218;
bar.sync 0;
setp.le.s32	%p66, %r1, %r274;
setp.gt.s32	%p67, %r1, 0;
and.pred %p68, %p66, %p67;
@!%p68 bra BB48_66;
bra.uni BB48_65;

BB48_65:
ld.shared.u8 %r56, [%rd39+-1];
cvt.u32.u16	%r57, %rs260;
and.b32 %r58, %r57, 255;
add.s32 %r59, %r56, %r58;
cvt.u16.u32	%rs260, %r59;

BB48_66:
mov.u16 %rs259, %rs260;
bar.sync 0;
@%p65 bra BB48_68;

st.shared.u8 [%rd39], %rs259;

BB48_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r60, %r1, -2;
setp.lt.s32	%p70, %r60, %r274;
and.pred %p71, %p70, %p4;
@!%p71 bra BB48_70;
bra.uni BB48_69;

BB48_69:
ld.shared.u8 %r61, [%rd39+-2];
cvt.u32.u16	%r62, %rs259;
and.b32 %r63, %r62, 255;
add.s32 %r64, %r61, %r63;
cvt.u16.u32	%rs259, %r64;

BB48_70:
mov.u16 %rs258, %rs259;
bar.sync 0;
@%p65 bra BB48_72;

st.shared.u8 [%rd39], %rs258;

BB48_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r65, %r1, -4;
setp.lt.s32	%p73, %r65, %r274;
and.pred %p74, %p73, %p5;
@!%p74 bra BB48_74;
bra.uni BB48_73;

BB48_73:
ld.shared.u8 %r66, [%rd39+-4];
cvt.u32.u16	%r67, %rs258;
and.b32 %r68, %r67, 255;
add.s32 %r69, %r66, %r68;
cvt.u16.u32	%rs258, %r69;

BB48_74:
mov.u16 %rs257, %rs258;
bar.sync 0;
@%p65 bra BB48_76;

st.shared.u8 [%rd39], %rs257;

BB48_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r70, %r1, -8;
setp.lt.s32	%p76, %r70, %r274;
and.pred %p77, %p76, %p6;
@!%p77 bra BB48_78;
bra.uni BB48_77;

BB48_77:
ld.shared.u8 %r71, [%rd39+-8];
cvt.u32.u16	%r72, %rs257;
and.b32 %r73, %r72, 255;
add.s32 %r74, %r71, %r73;
cvt.u16.u32	%rs257, %r74;

BB48_78:
mov.u16 %rs256, %rs257;
bar.sync 0;
@%p65 bra BB48_80;

st.shared.u8 [%rd39], %rs256;

BB48_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r75, %r1, -16;
setp.lt.s32	%p79, %r75, %r274;
and.pred %p80, %p79, %p7;
@!%p80 bra BB48_82;
bra.uni BB48_81;

BB48_81:
ld.shared.u8 %r76, [%rd39+-16];
cvt.u32.u16	%r77, %rs256;
and.b32 %r78, %r77, 255;
add.s32 %r79, %r76, %r78;
cvt.u16.u32	%rs256, %r79;

BB48_82:
mov.u16 %rs255, %rs256;
bar.sync 0;
@%p65 bra BB48_84;

st.shared.u8 [%rd39], %rs255;

BB48_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r80, %r1, -32;
setp.lt.s32	%p82, %r80, %r274;
and.pred %p83, %p82, %p8;
@!%p83 bra BB48_86;
bra.uni BB48_85;

BB48_85:
ld.shared.u8 %r81, [%rd39+-32];
cvt.u32.u16	%r82, %rs255;
and.b32 %r83, %r82, 255;
add.s32 %r84, %r81, %r83;
cvt.u16.u32	%rs255, %r84;

BB48_86:
mov.u16 %rs254, %rs255;
bar.sync 0;
@%p65 bra BB48_88;

st.shared.u8 [%rd39], %rs254;

BB48_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r85, %r1, -64;
setp.lt.s32	%p85, %r85, %r274;
and.pred %p86, %p85, %p9;
@!%p86 bra BB48_90;
bra.uni BB48_89;

BB48_89:
ld.shared.u8 %r86, [%rd39+-64];
cvt.u32.u16	%r87, %rs254;
and.b32 %r88, %r87, 255;
add.s32 %r89, %r86, %r88;
cvt.u16.u32	%rs254, %r89;

BB48_90:
mov.u16 %rs253, %rs254;
bar.sync 0;
@%p65 bra BB48_92;

st.shared.u8 [%rd39], %rs253;

BB48_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r90, %r1, -128;
setp.lt.s32	%p88, %r90, %r274;
and.pred %p89, %p88, %p10;
@!%p89 bra BB48_94;
bra.uni BB48_93;

BB48_93:
ld.shared.u8 %r91, [%rd39+-128];
cvt.u32.u16	%r92, %rs253;
and.b32 %r93, %r92, 255;
add.s32 %r94, %r91, %r93;
cvt.u16.u32	%rs253, %r94;

BB48_94:
mov.u16 %rs252, %rs253;
bar.sync 0;
@%p65 bra BB48_96;

st.shared.u8 [%rd39], %rs252;

BB48_96:
setp.gt.s32	%p11, %r1, 255;
bar.sync 0;
add.s32 %r95, %r1, -256;
setp.lt.s32	%p91, %r95, %r274;
and.pred %p92, %p91, %p11;
@!%p92 bra BB48_98;
bra.uni BB48_97;

BB48_97:
ld.shared.u8 %r96, [%rd39+-256];
cvt.u32.u16	%r97, %rs252;
and.b32 %r98, %r97, 255;
add.s32 %r99, %r96, %r98;
cvt.u16.u32	%rs252, %r99;

BB48_98:
bar.sync 0;
@%p65 bra BB48_100;

st.shared.u8 [%rd39], %rs252;

BB48_100:
setp.lt.s32	%p12, %r1, %r274;
add.s64 %rd64, %rd196, %rd198;
bar.sync 0;
add.s32 %r100, %r274, -1;
cvt.s64.s32	%rd255, %r100;
add.s64 %rd256, %rd64, %rd255;
ld.shared.u8 %rs263, [%rd256];
not.pred %p94, %p12;
or.pred %p96, %p1, %p94;
selp.b16	%rs208, %rs6, %rs252, %p12;
@%p96 bra BB48_102;

ld.shared.u8 %rs208, [%rd39+-1];

BB48_102:
bar.sync 0;
@%p65 bra BB48_104;

st.shared.u8 [%rd39], %rs208;

BB48_104:
bar.sync 0;

BB48_128:
mov.u16 %rs262, %rs263;
@%p58 bra BB48_130;

ld.shared.u8 %rs210, [%rd39];

BB48_130:
cvta.to.local.u64 %rd65, %rd195;
bar.sync 0;
cvt.s64.s32	%rd266, %r4;
add.s64 %rd67, %rd65, %rd266;
setp.ge.u64	%p109, %rd65, %rd67;
@%p109 bra BB48_132;

cvt.u32.u16	%r140, %rs210;
and.b32 %r141, %r140, 255;
ld.local.u8 %r142, [%rd65];
add.s32 %r143, %r142, %r141;
cvt.u16.u32	%rs210, %r143;
add.s64 %rd272, %rd196, %rd198;
mul.lo.s32 %r144, %r1, 3;
cvt.s64.s32	%rd273, %r144;
add.s64 %rd274, %rd272, %rd273;
st.shared.u8 [%rd274], %r143;

BB48_132:
add.s64 %rd277, %rd65, 1;
setp.ge.u64	%p110, %rd277, %rd67;
@%p110 bra BB48_134;

cvt.u32.u16	%r145, %rs210;
and.b32 %r146, %r145, 255;
ld.local.u8 %r147, [%rd65+1];
add.s32 %r148, %r147, %r146;
cvt.u16.u32	%rs210, %r148;
add.s64 %rd283, %rd196, %rd198;
mul.lo.s32 %r149, %r1, 3;
cvt.s64.s32	%rd284, %r149;
add.s64 %rd285, %rd283, %rd284;
st.shared.u8 [%rd285+1], %r148;

BB48_134:
add.s64 %rd288, %rd65, 2;
setp.ge.u64	%p111, %rd288, %rd67;
@%p111 bra BB48_136;

cvt.u32.u16	%r150, %rs210;
ld.local.u8 %r151, [%rd65+2];
add.s32 %r152, %r151, %r150;
add.s64 %rd294, %rd196, %rd198;
mul.lo.s32 %r153, %r1, 3;
cvt.s64.s32	%rd295, %r153;
add.s64 %rd296, %rd294, %rd295;
st.shared.u8 [%rd296+2], %r152;

BB48_136:
bar.sync 0;
@%p47 bra BB48_148;
bra.uni BB48_137;

BB48_148:
add.s64 %rd310, %rd43, %rd200;
ld.shared.u8 %rs171, [%rd39];
ld.shared.u8 %rs172, [%rd39+512];
ld.shared.u8 %rs173, [%rd39+1024];
st.global.u8 [%rd310], %rs171;
st.global.u8 [%rd310+512], %rs172;
st.global.u8 [%rd310+1024], %rs173;
bra.uni BB48_149;

BB48_137:
add.s64 %rd379, %rd196, %rd198;
cvt.s64.s32	%rd301, %r2;
add.s64 %rd68, %rd379, %rd301;
add.s64 %rd69, %rd34, %rd301;
setp.ge.u64	%p112, %rd379, %rd68;
@%p112 bra BB48_149;

mov.u64 %rd380, %rd34;
mov.u64 %rd385, %rd43;

BB48_139:
mov.u64 %rd74, %rd385;
sub.s64 %rd75, %rd69, %rd380;
setp.gt.s64	%p113, %rd75, 1535;
add.s64 %rd76, %rd379, %rd200;
add.s64 %rd77, %rd74, %rd200;
@%p113 bra BB48_146;
bra.uni BB48_140;

BB48_146:
ld.shared.u8 %rs168, [%rd76];
ld.shared.u8 %rs169, [%rd76+512];
ld.shared.u8 %rs170, [%rd76+1024];
st.global.u8 [%rd77], %rs168;
st.global.u8 [%rd77+512], %rs169;
st.global.u8 [%rd77+1024], %rs170;
bra.uni BB48_147;

BB48_140:
setp.ge.s64	%p114, %rd200, %rd75;
@%p114 bra BB48_142;

ld.shared.u8 %rs165, [%rd76];
st.global.u8 [%rd77], %rs165;

BB48_142:
add.s32 %r154, %r1, 512;
cvt.s64.s32	%rd307, %r154;
setp.ge.s64	%p115, %rd307, %rd75;
@%p115 bra BB48_144;

ld.shared.u8 %rs166, [%rd76+512];
st.global.u8 [%rd77+512], %rs166;

BB48_144:
add.s32 %r155, %r1, 1024;
cvt.s64.s32	%rd308, %r155;
setp.ge.s64	%p116, %rd308, %rd75;
@%p116 bra BB48_147;

ld.shared.u8 %rs167, [%rd76+1024];
st.global.u8 [%rd77+1024], %rs167;

BB48_147:
add.s64 %rd379, %rd379, 1536;
add.s64 %rd380, %rd380, 1536;
add.s64 %rd80, %rd74, 1536;
setp.lt.u64	%p117, %rd379, %rd68;
mov.u64 %rd385, %rd80;
@%p117 bra BB48_139;

BB48_149:
bar.sync 0;
add.s64 %rd402, %rd42, 1536;
add.s64 %rd386, %rd43, 1536;
add.s64 %rd373, %rd41, 1536;
mov.u64 %rd395, %rd373;
sub.s64 %rd311, %rd373, %rd30;
setp.lt.s64	%p118, %rd311, 0;
@%p118 bra BB48_29;
bra.uni BB48_273;

BB48_150:
setp.gt.s64	%p119, %rd35, -1;
@%p119 bra BB48_273;

mov.u64 %rd381, %rd395;
cvt.s64.s32	%rd87, %r1;
add.s64 %rd88, %rd34, %rd87;
mul.lo.s32 %r8, %r1, -3;
mul.lo.s32 %r156, %r1, 3;
cvt.s64.s32	%rd312, %r156;
add.s64 %rd89, %rd34, %rd312;
cvta.to.local.u64 %rd314, %rd195;
add.s64 %rd90, %rd314, 1;
add.s32 %r157, %r1, 512;
cvt.s64.s32	%rd91, %r157;
add.s32 %r158, %r1, 1024;
cvt.s64.s32	%rd92, %r158;
add.s32 %r9, %r1, -2;
mov.u64 %rd384, %rd386;
mov.u64 %rd393, %rd395;
mov.u64 %rd400, %rd402;
mov.u16 %rs249, %rs262;

BB48_152:
mov.u16 %rs65, %rs249;
mov.u64 %rd398, %rd400;
mov.u64 %rd95, %rd398;
mov.u64 %rd391, %rd393;
mov.u64 %rd94, %rd391;
mov.u64 %rd93, %rd381;
sub.s64 %rd315, %rd30, %rd93;
cvt.u32.u64	%r159, %rd315;
mov.u32 %r160, 1536;
min.s32 %r10, %r159, %r160;
setp.eq.s32	%p120, %r10, 1536;
@%p120 bra BB48_164;
bra.uni BB48_153;

BB48_164:
add.s64 %rd318, %rd95, %rd87;
ld.global.u8 %rs180, [%rd318];
st.u8 [%rd88], %rs180;
ld.global.u8 %rs181, [%rd318+512];
st.u8 [%rd88+512], %rs181;
ld.global.u8 %rs182, [%rd318+1024];
st.u8 [%rd88+1024], %rs182;
bra.uni BB48_165;

BB48_153:
setp.lt.s32	%p121, %r10, 1;
@%p121 bra BB48_165;

cvt.s64.s32	%rd316, %r10;
add.s64 %rd97, %rd94, %rd316;
mov.u64 %rd387, %rd94;
mov.u64 %rd388, %rd34;
mov.u64 %rd392, %rd94;
mov.u64 %rd399, %rd95;

BB48_155:
mov.u64 %rd102, %rd399;
mov.u64 %rd101, %rd392;
mov.u64 %rd100, %rd388;
mov.u64 %rd99, %rd387;
sub.s64 %rd103, %rd97, %rd99;
setp.gt.s64	%p122, %rd103, 1535;
add.s64 %rd104, %rd102, %rd87;
add.s64 %rd105, %rd100, %rd87;
@%p122 bra BB48_162;
bra.uni BB48_156;

BB48_162:
ld.global.u8 %rs177, [%rd104];
st.u8 [%rd105], %rs177;
ld.global.u8 %rs178, [%rd104+512];
st.u8 [%rd105+512], %rs178;
ld.global.u8 %rs179, [%rd104+1024];
st.u8 [%rd105+1024], %rs179;
bra.uni BB48_163;

BB48_156:
setp.ge.s64	%p123, %rd87, %rd103;
@%p123 bra BB48_158;

ld.global.u8 %rs174, [%rd104];
st.u8 [%rd105], %rs174;

BB48_158:
setp.ge.s64	%p124, %rd91, %rd103;
@%p124 bra BB48_160;

ld.global.u8 %rs175, [%rd104+512];
st.u8 [%rd105+512], %rs175;

BB48_160:
setp.ge.s64	%p125, %rd92, %rd103;
@%p125 bra BB48_163;

ld.global.u8 %rs176, [%rd104+1024];
st.u8 [%rd105+1024], %rs176;

BB48_163:
add.s64 %rd106, %rd102, 1536;
add.s64 %rd107, %rd100, 1536;
add.s64 %rd387, %rd101, 1536;
mov.u64 %rd108, %rd387;
sub.s64 %rd317, %rd387, %rd97;
setp.lt.s64	%p126, %rd317, 0;
mov.u64 %rd388, %rd107;
mov.u64 %rd392, %rd108;
mov.u64 %rd399, %rd106;
@%p126 bra BB48_155;

BB48_165:
bar.sync 0;
add.s32 %r161, %r10, %r8;
mov.u32 %r162, 3;
min.s32 %r11, %r161, %r162;
mov.u32 %r163, 0;
max.s32 %r12, %r11, %r163;
setp.gt.u32	%p127, %r12, 2;
@%p127 bra BB48_172;
bra.uni BB48_166;

BB48_172:
ld.u8 %rs186, [%rd89];
st.local.u8 [%rd36], %rs186;
ld.u8 %rs187, [%rd89+1];
st.local.u8 [%rd36+1], %rs187;
ld.u8 %rs188, [%rd89+2];
st.local.u8 [%rd36+2], %rs188;
bra.uni BB48_173;

BB48_166:
setp.lt.s32	%p128, %r11, 1;
mov.u64 %rd405, %rd314;
@%p128 bra BB48_168;

ld.u8 %rs183, [%rd89];
st.local.u8 [%rd36], %rs183;
mov.u64 %rd405, %rd90;

BB48_168:
mov.u64 %rd403, %rd405;
mov.u64 %rd404, %rd403;
setp.lt.s32	%p129, %r12, 2;
@%p129 bra BB48_170;

ld.u8 %rs184, [%rd89+1];
st.local.u8 [%rd404], %rs184;
add.s64 %rd404, %rd404, 1;

BB48_170:
setp.lt.s32	%p130, %r12, 3;
@%p130 bra BB48_173;

ld.u8 %rs185, [%rd89+2];
st.local.u8 [%rd404], %rs185;

BB48_173:
setp.eq.s32	%p131, %r12, 0;
@%p131 bra BB48_178;

ld.local.u8 %rs264, [%rd36];
add.s32 %r13, %r12, -1;
setp.lt.s32	%p132, %r13, 1;
@%p132 bra BB48_176;

cvt.u32.u16	%r164, %rs264;
and.b32 %r165, %r164, 255;
ld.local.u8 %r166, [%rd36+1];
add.s32 %r167, %r166, %r165;
cvt.u16.u32	%rs264, %r167;

BB48_176:
setp.lt.s32	%p133, %r13, 2;
@%p133 bra BB48_178;

cvt.u32.u16	%r168, %rs264;
and.b32 %r169, %r168, 255;
ld.local.u8 %r170, [%rd36+2];
add.s32 %r171, %r170, %r169;
cvt.u16.u32	%rs264, %r171;

BB48_178:
bar.sync 0;
@%p131 bra BB48_180;

st.u8 [%rd88], %rs264;

BB48_180:
bar.sync 0;
setp.gt.s32	%p135, %r10, 1535;
mov.u32 %r275, 512;
@%p135 bra BB48_182;

add.s32 %r173, %r10, 2;
mul.hi.s32 %r174, %r173, 1431655766;
shr.u32 %r175, %r174, 31;
add.s32 %r275, %r174, %r175;

BB48_182:
setp.eq.s32	%p136, %r275, 512;
@%p136 bra BB48_228;
bra.uni BB48_183;

BB48_228:
@%p26 bra BB48_230;

cvt.u32.u16	%r223, %rs65;
ld.u8 %r224, [%rd34];
add.s32 %r225, %r224, %r223;
st.u8 [%rd34], %r225;

BB48_230:
setp.lt.s32	%p24, %r1, 1;
ld.u8 %rs212, [%rd88];
bar.sync 0;
@%p24 bra BB48_232;

cvt.u32.u16	%r226, %rs212;
and.b32 %r227, %r226, 255;
ld.u8 %r228, [%rd88+-1];
add.s32 %r229, %r228, %r227;
cvt.u16.u32	%rs212, %r229;

BB48_232:
bar.sync 0;
st.u8 [%rd88], %rs212;
bar.sync 0;
setp.lt.s32	%p172, %r1, 2;
@%p172 bra BB48_234;

ld.u8 %r230, [%rd88+-2];
cvt.u32.u16	%r231, %rs212;
and.b32 %r232, %r231, 255;
add.s32 %r233, %r230, %r232;
cvt.u16.u32	%rs212, %r233;

BB48_234:
bar.sync 0;
st.u8 [%rd88], %rs212;
bar.sync 0;
setp.lt.s32	%p173, %r1, 4;
@%p173 bra BB48_236;

ld.u8 %r234, [%rd88+-4];
cvt.u32.u16	%r235, %rs212;
and.b32 %r236, %r235, 255;
add.s32 %r237, %r234, %r236;
cvt.u16.u32	%rs212, %r237;

BB48_236:
bar.sync 0;
st.u8 [%rd88], %rs212;
bar.sync 0;
setp.lt.s32	%p174, %r1, 8;
@%p174 bra BB48_238;

ld.u8 %r238, [%rd88+-8];
cvt.u32.u16	%r239, %rs212;
and.b32 %r240, %r239, 255;
add.s32 %r241, %r238, %r240;
cvt.u16.u32	%rs212, %r241;

BB48_238:
bar.sync 0;
st.u8 [%rd88], %rs212;
bar.sync 0;
setp.lt.s32	%p175, %r1, 16;
@%p175 bra BB48_240;

ld.u8 %r242, [%rd88+-16];
cvt.u32.u16	%r243, %rs212;
and.b32 %r244, %r243, 255;
add.s32 %r245, %r242, %r244;
cvt.u16.u32	%rs212, %r245;

BB48_240:
bar.sync 0;
st.u8 [%rd88], %rs212;
bar.sync 0;
setp.lt.s32	%p176, %r1, 32;
@%p176 bra BB48_242;

ld.u8 %r246, [%rd88+-32];
cvt.u32.u16	%r247, %rs212;
and.b32 %r248, %r247, 255;
add.s32 %r249, %r246, %r248;
cvt.u16.u32	%rs212, %r249;

BB48_242:
bar.sync 0;
st.u8 [%rd88], %rs212;
bar.sync 0;
setp.lt.s32	%p177, %r1, 64;
@%p177 bra BB48_244;

ld.u8 %r250, [%rd88+-64];
cvt.u32.u16	%r251, %rs212;
and.b32 %r252, %r251, 255;
add.s32 %r253, %r250, %r252;
cvt.u16.u32	%rs212, %r253;

BB48_244:
bar.sync 0;
st.u8 [%rd88], %rs212;
bar.sync 0;
setp.lt.s32	%p178, %r1, 128;
@%p178 bra BB48_246;

ld.u8 %r254, [%rd88+-128];
cvt.u32.u16	%r255, %rs212;
and.b32 %r256, %r255, 255;
add.s32 %r257, %r254, %r256;
cvt.u16.u32	%rs212, %r257;

BB48_246:
bar.sync 0;
st.u8 [%rd88], %rs212;
bar.sync 0;
setp.lt.s32	%p179, %r1, 256;
@%p179 bra BB48_248;

ld.u8 %r258, [%rd88+-256];
cvt.u32.u16	%r259, %rs212;
and.b32 %r260, %r259, 255;
add.s32 %r261, %r258, %r260;
cvt.u16.u32	%rs212, %r261;

BB48_248:
bar.sync 0;
st.u8 [%rd88], %rs212;
bar.sync 0;
ld.u8 %rs250, [%rd34+511];
mov.u16 %rs238, %rs65;
@%p1 bra BB48_250;

ld.u8 %rs238, [%rd88+-1];

BB48_250:
bar.sync 0;
st.u8 [%rd88], %rs238;
bar.sync 0;
bra.uni BB48_251;

BB48_183:
@%p26 bra BB48_185;

cvt.u32.u16	%r176, %rs65;
ld.u8 %r177, [%rd34];
add.s32 %r178, %r177, %r176;
st.u8 [%rd34], %r178;

BB48_185:
setp.ge.s32	%p138, %r1, %r275;
mov.u16 %rs248, %rs65;
@%p138 bra BB48_187;

ld.u8 %rs71, [%rd88];
mov.u16 %rs248, %rs71;

BB48_187:
mov.u16 %rs229, %rs248;
mov.u16 %rs247, %rs229;
bar.sync 0;
setp.le.s32	%p139, %r1, %r275;
setp.gt.s32	%p140, %r1, 0;
and.pred %p141, %p139, %p140;
@!%p141 bra BB48_189;
bra.uni BB48_188;

BB48_188:
ld.u8 %r179, [%rd88+-1];
cvt.u32.u16	%r180, %rs247;
and.b32 %r181, %r180, 255;
add.s32 %r182, %r179, %r181;
cvt.u16.u32	%rs247, %r182;

BB48_189:
mov.u16 %rs246, %rs247;
bar.sync 0;
@%p138 bra BB48_191;

st.u8 [%rd88], %rs246;

BB48_191:
setp.gt.s32	%p15, %r1, 1;
bar.sync 0;
setp.lt.s32	%p143, %r9, %r275;
and.pred %p144, %p143, %p15;
@!%p144 bra BB48_193;
bra.uni BB48_192;

BB48_192:
ld.u8 %r183, [%rd88+-2];
cvt.u32.u16	%r184, %rs246;
and.b32 %r185, %r184, 255;
add.s32 %r186, %r183, %r185;
cvt.u16.u32	%rs246, %r186;

BB48_193:
mov.u16 %rs245, %rs246;
bar.sync 0;
@%p138 bra BB48_195;

st.u8 [%rd88], %rs245;

BB48_195:
setp.gt.s32	%p16, %r1, 3;
bar.sync 0;
add.s32 %r187, %r9, -2;
setp.lt.s32	%p146, %r187, %r275;
and.pred %p147, %p146, %p16;
@!%p147 bra BB48_197;
bra.uni BB48_196;

BB48_196:
ld.u8 %r188, [%rd88+-4];
cvt.u32.u16	%r189, %rs245;
and.b32 %r190, %r189, 255;
add.s32 %r191, %r188, %r190;
cvt.u16.u32	%rs245, %r191;

BB48_197:
mov.u16 %rs244, %rs245;
bar.sync 0;
@%p138 bra BB48_199;

st.u8 [%rd88], %rs244;

BB48_199:
setp.gt.s32	%p17, %r1, 7;
bar.sync 0;
add.s32 %r192, %r9, -6;
setp.lt.s32	%p149, %r192, %r275;
and.pred %p150, %p149, %p17;
@!%p150 bra BB48_201;
bra.uni BB48_200;

BB48_200:
ld.u8 %r193, [%rd88+-8];
cvt.u32.u16	%r194, %rs244;
and.b32 %r195, %r194, 255;
add.s32 %r196, %r193, %r195;
cvt.u16.u32	%rs244, %r196;

BB48_201:
mov.u16 %rs243, %rs244;
bar.sync 0;
@%p138 bra BB48_203;

st.u8 [%rd88], %rs243;

BB48_203:
setp.gt.s32	%p18, %r1, 15;
bar.sync 0;
add.s32 %r197, %r9, -14;
setp.lt.s32	%p152, %r197, %r275;
and.pred %p153, %p152, %p18;
@!%p153 bra BB48_205;
bra.uni BB48_204;

BB48_204:
ld.u8 %r198, [%rd88+-16];
cvt.u32.u16	%r199, %rs243;
and.b32 %r200, %r199, 255;
add.s32 %r201, %r198, %r200;
cvt.u16.u32	%rs243, %r201;

BB48_205:
mov.u16 %rs242, %rs243;
bar.sync 0;
@%p138 bra BB48_207;

st.u8 [%rd88], %rs242;

BB48_207:
setp.gt.s32	%p19, %r1, 31;
bar.sync 0;
add.s32 %r202, %r9, -30;
setp.lt.s32	%p155, %r202, %r275;
and.pred %p156, %p155, %p19;
@!%p156 bra BB48_209;
bra.uni BB48_208;

BB48_208:
ld.u8 %r203, [%rd88+-32];
cvt.u32.u16	%r204, %rs242;
and.b32 %r205, %r204, 255;
add.s32 %r206, %r203, %r205;
cvt.u16.u32	%rs242, %r206;

BB48_209:
mov.u16 %rs241, %rs242;
bar.sync 0;
@%p138 bra BB48_211;

st.u8 [%rd88], %rs241;

BB48_211:
setp.gt.s32	%p20, %r1, 63;
bar.sync 0;
add.s32 %r207, %r9, -62;
setp.lt.s32	%p158, %r207, %r275;
and.pred %p159, %p158, %p20;
@!%p159 bra BB48_213;
bra.uni BB48_212;

BB48_212:
ld.u8 %r208, [%rd88+-64];
cvt.u32.u16	%r209, %rs241;
and.b32 %r210, %r209, 255;
add.s32 %r211, %r208, %r210;
cvt.u16.u32	%rs241, %r211;

BB48_213:
mov.u16 %rs240, %rs241;
bar.sync 0;
@%p138 bra BB48_215;

st.u8 [%rd88], %rs240;

BB48_215:
setp.gt.s32	%p21, %r1, 127;
bar.sync 0;
add.s32 %r212, %r9, -126;
setp.lt.s32	%p161, %r212, %r275;
and.pred %p162, %p161, %p21;
@!%p162 bra BB48_217;
bra.uni BB48_216;

BB48_216:
ld.u8 %r213, [%rd88+-128];
cvt.u32.u16	%r214, %rs240;
and.b32 %r215, %r214, 255;
add.s32 %r216, %r213, %r215;
cvt.u16.u32	%rs240, %r216;

BB48_217:
mov.u16 %rs239, %rs240;
bar.sync 0;
@%p138 bra BB48_219;

st.u8 [%rd88], %rs239;

BB48_219:
setp.gt.s32	%p22, %r1, 255;
bar.sync 0;
add.s32 %r217, %r9, -254;
setp.lt.s32	%p164, %r217, %r275;
and.pred %p165, %p164, %p22;
@!%p165 bra BB48_221;
bra.uni BB48_220;

BB48_220:
ld.u8 %r218, [%rd88+-256];
cvt.u32.u16	%r219, %rs239;
and.b32 %r220, %r219, 255;
add.s32 %r221, %r218, %r220;
cvt.u16.u32	%rs239, %r221;

BB48_221:
bar.sync 0;
@%p138 bra BB48_223;

st.u8 [%rd88], %rs239;

BB48_223:
setp.lt.s32	%p23, %r1, %r275;
bar.sync 0;
add.s32 %r222, %r275, -1;
cvt.s64.s32	%rd320, %r222;
add.s64 %rd321, %rd34, %rd320;
ld.u8 %rs250, [%rd321];
not.pred %p167, %p23;
or.pred %p169, %p1, %p167;
selp.b16	%rs211, %rs65, %rs239, %p23;
@%p169 bra BB48_225;

ld.u8 %rs211, [%rd88+-1];

BB48_225:
bar.sync 0;
@%p138 bra BB48_227;

st.u8 [%rd88], %rs211;

BB48_227:
bar.sync 0;

BB48_251:
mov.u16 %rs249, %rs250;
@%p131 bra BB48_253;

ld.u8 %rs264, [%rd88];

BB48_253:
bar.sync 0;
cvt.s64.s32	%rd322, %r12;
add.s64 %rd115, %rd36, %rd322;
setp.ge.u64	%p182, %rd36, %rd115;
@%p182 bra BB48_255;

cvt.u32.u16	%r262, %rs264;
and.b32 %r263, %r262, 255;
ld.local.u8 %r264, [%rd36];
add.s32 %r265, %r264, %r263;
cvt.u16.u32	%rs264, %r265;
st.u8 [%rd89], %r265;

BB48_255:
setp.ge.u64	%p183, %rd90, %rd115;
@%p183 bra BB48_257;

cvt.u32.u16	%r266, %rs264;
and.b32 %r267, %r266, 255;
ld.local.u8 %r268, [%rd36+1];
add.s32 %r269, %r268, %r267;
cvt.u16.u32	%rs264, %r269;
st.u8 [%rd89+1], %r269;

BB48_257:
add.s64 %rd323, %rd90, 1;
setp.ge.u64	%p184, %rd323, %rd115;
@%p184 bra BB48_259;

cvt.u32.u16	%r270, %rs264;
ld.local.u8 %r271, [%rd36+2];
add.s32 %r272, %r271, %r270;
st.u8 [%rd89+2], %r272;

BB48_259:
bar.sync 0;
@%p120 bra BB48_271;
bra.uni BB48_260;

BB48_271:
add.s64 %rd328, %rd384, %rd87;
ld.u8 %rs196, [%rd88];
st.global.u8 [%rd328], %rs196;
ld.u8 %rs197, [%rd88+512];
st.global.u8 [%rd328+512], %rs197;
ld.u8 %rs198, [%rd88+1024];
st.global.u8 [%rd328+1024], %rs198;
bra.uni BB48_272;

BB48_260:
setp.lt.s32	%p185, %r10, 1;
@%p185 bra BB48_272;

cvt.s64.s32	%rd325, %r10;
add.s64 %rd116, %rd34, %rd325;
mov.u64 %rd406, 0;
mov.u64 %rd407, %rd87;

BB48_262:
mov.u64 %rd118, %rd407;
add.s64 %rd326, %rd34, %rd406;
sub.s64 %rd119, %rd116, %rd326;
setp.gt.s64	%p186, %rd119, 1535;
add.s64 %rd120, %rd34, %rd118;
add.s64 %rd121, %rd384, %rd118;
@%p186 bra BB48_269;
bra.uni BB48_263;

BB48_269:
ld.u8 %rs193, [%rd120];
st.global.u8 [%rd121], %rs193;
ld.u8 %rs194, [%rd120+512];
st.global.u8 [%rd121+512], %rs194;
ld.u8 %rs195, [%rd120+1024];
st.global.u8 [%rd121+1024], %rs195;
bra.uni BB48_270;

BB48_263:
setp.ge.s64	%p187, %rd87, %rd119;
@%p187 bra BB48_265;

ld.u8 %rs190, [%rd120];
st.global.u8 [%rd121], %rs190;

BB48_265:
setp.ge.s64	%p188, %rd91, %rd119;
@%p188 bra BB48_267;

ld.u8 %rs191, [%rd120+512];
st.global.u8 [%rd121+512], %rs191;

BB48_267:
setp.ge.s64	%p189, %rd92, %rd119;
@%p189 bra BB48_270;

ld.u8 %rs192, [%rd120+1024];
st.global.u8 [%rd121+1024], %rs192;

BB48_270:
add.s64 %rd122, %rd118, 1536;
add.s64 %rd406, %rd406, 1536;
add.s64 %rd327, %rd34, %rd406;
setp.lt.u64	%p190, %rd327, %rd116;
mov.u64 %rd407, %rd122;
@%p190 bra BB48_262;

BB48_272:
bar.sync 0;
add.s64 %rd400, %rd95, 1536;
add.s64 %rd384, %rd384, 1536;
add.s64 %rd381, %rd94, 1536;
mov.u64 %rd393, %rd381;
sub.s64 %rd329, %rd381, %rd30;
setp.lt.s64	%p191, %rd329, 0;
@%p191 bra BB48_152;

BB48_273:
@%p26 bra BB48_289;


	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r273, 1, 0, p; 
} 


	setp.eq.s32	%p193, %r273, 0;
@%p193 bra BB48_288;

mov.u64 %rd331, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd332, %rd331;
sub.s64 %rd129, %rd34, %rd332;
setp.eq.s64	%p194, %rd34, 0;
@%p194 bra BB48_289;

add.s64 %rd333, %rd129, -16;
add.s64 %rd335, %rd331, %rd333;
add.s64 %rd131, %rd332, %rd333;
ld.shared.u8 %rs199, [%rd335];
or.b16 %rs200, %rs199, 1;
st.shared.u8 [%rd335], %rs200;
ld.shared.u64 %rd132, [%rd335+8];
setp.eq.s64	%p195, %rd132, 0;
mov.u64 %rd411, %rd131;
@%p195 bra BB48_282;

mov.u64 %rd133, %rd131;
ld.u8 %rs201, [%rd132];
and.b16 %rs202, %rs201, 1;
setp.eq.b16	%p196, %rs202, 1;
mov.u64 %rd411, %rd133;
@!%p196 bra BB48_282;
bra.uni BB48_278;

BB48_278:
ld.u64 %rd135, [%rd132];
shr.u64 %rd136, %rd135, 1;
add.s64 %rd137, %rd132, 16;
add.s64 %rd138, %rd137, %rd136;
ld.shared.u64 %rd337, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p197, %rd138, %rd337;
mov.u64 %rd411, %rd132;
@%p197 bra BB48_282;

ld.u8 %rs203, [%rd138];
and.b16 %rs204, %rs203, 1;
setp.eq.b16	%p198, %rs204, 1;
mov.u64 %rd408, %rd132;
mov.u64 %rd411, %rd408;
@!%p198 bra BB48_282;
bra.uni BB48_280;

BB48_280:
ld.u64 %rd338, [%rd138];
shr.u64 %rd339, %rd338, 1;
add.s64 %rd340, %rd339, %rd136;
add.s64 %rd341, %rd340, 16;
shl.b64 %rd342, %rd341, 1;
and.b64 %rd343, %rd135, 1;
or.b64 %rd344, %rd342, %rd343;
st.u64 [%rd132], %rd344;
and.b64 %rd139, %rd341, 9223372036854775807;
add.s64 %rd345, %rd137, %rd139;
ld.shared.u64 %rd346, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p199, %rd345, %rd346;
mov.u64 %rd409, %rd132;
mov.u64 %rd411, %rd409;
@%p199 bra BB48_282;

add.s64 %rd347, %rd139, %rd137;
st.u64 [%rd347+8], %rd132;
mov.u64 %rd411, %rd132;

BB48_282:
ld.u64 %rd142, [%rd411];
shr.u64 %rd143, %rd142, 1;
add.s64 %rd144, %rd411, 16;
add.s64 %rd145, %rd144, %rd143;
ld.shared.u64 %rd348, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p200, %rd145, %rd348;
@%p200 bra BB48_286;

ld.u8 %rs205, [%rd145];
and.b16 %rs206, %rs205, 1;
setp.eq.b16	%p201, %rs206, 1;
@!%p201 bra BB48_289;
bra.uni BB48_284;

BB48_284:
ld.u64 %rd349, [%rd145];
shr.u64 %rd350, %rd349, 1;
add.s64 %rd351, %rd350, %rd143;
add.s64 %rd352, %rd351, 16;
shl.b64 %rd353, %rd352, 1;
and.b64 %rd354, %rd142, 1;
or.b64 %rd355, %rd353, %rd354;
st.u64 [%rd411], %rd355;
and.b64 %rd146, %rd352, 9223372036854775807;
add.s64 %rd356, %rd144, %rd146;
ld.shared.u64 %rd357, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p202, %rd356, %rd357;
@%p202 bra BB48_289;

add.s64 %rd358, %rd146, %rd144;
st.u64 [%rd358+8], %rd411;
bra.uni BB48_289;

BB48_288:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
call.uni 
free, 
(
param0
);


	}

BB48_289:
bar.sync 0;

BB48_290:
ret;

BB48_286:
setp.lt.u64	%p203, %rd145, %rd411;
@%p203 bra BB48_289;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd411;
bra.uni BB48_289;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB49_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB49_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB49_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
cvt.u64.u32	%rd17, %r26;
add.s64 %rd19, %rd15, %rd17;
add.s64 %rd18, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;

BB49_4:
ld.global.u8 %rs12, [%rd19];
st.global.u8 [%rd18], %rs12;
add.s64 %rd19, %rd19, %rd3;
add.s64 %rd18, %rd18, %rd3;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB49_4;

BB49_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB50_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB50_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd22, %r21;
add.s64 %rd24, %rd1, %rd22;
add.s64 %rd23, %rd2, %rd22;
setp.ge.s64	%p4, %rd22, %rd16;
@%p4 bra BB50_4;

BB50_3:
ld.global.u8 %rs12, [%rd24];
st.global.u8 [%rd23], %rs12;
add.s64 %rd24, %rd24, %rd4;
add.s64 %rd23, %rd23, %rd4;
add.s64 %rd22, %rd22, %rd4;
setp.lt.s64	%p5, %rd22, %rd16;
@%p5 bra BB50_3;

BB50_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB51_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB51_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB51_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
cvt.u64.u32	%rd17, %r26;
add.s64 %rd19, %rd15, %rd17;
add.s64 %rd18, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;

BB51_4:
ld.global.u8 %rs12, [%rd19];
st.global.u8 [%rd18], %rs12;
add.s64 %rd19, %rd19, %rd3;
add.s64 %rd18, %rd18, %rd3;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB51_4;

BB51_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB52_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB52_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd22, %r21;
add.s64 %rd24, %rd1, %rd22;
add.s64 %rd23, %rd2, %rd22;
setp.ge.s64	%p4, %rd22, %rd16;
@%p4 bra BB52_4;

BB52_3:
ld.global.u8 %rs12, [%rd24];
st.global.u8 [%rd23], %rs12;
add.s64 %rd24, %rd24, %rd4;
add.s64 %rd23, %rd23, %rd4;
add.s64 %rd22, %rd22, %rd4;
setp.lt.s64	%p5, %rd22, %rd16;
@%p5 bra BB52_3;

BB52_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIaENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIaENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0[104]
)
.maxntid 128, 1, 1
{
.reg .pred %p<90>;
.reg .b16 %rs<126>;
.reg .b32 %r<150>;
.reg .b64 %rd<266>;


ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIaENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r16, %r17}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIaENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd85, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIaENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd84, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIaENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd83, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIaENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd82, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIaENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd80, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIaENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd79, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIaENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd86, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd87, %rd86;
setp.eq.s64	%p6, %rd87, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB53_2;

cvt.s64.s32	%rd88, %r16;
mov.u32 %r20, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r20;
mov.u64 %rd89, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd90, %rd89;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd90;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd88;

BB53_2:
cvta.to.global.u64 %rd2, %rd79;
mov.u32 %r21, %ctaid.x;
add.s32 %r2, %r21, %r15;
bar.sync 0;
cvt.s64.s32	%rd7, %r2;
mul.lo.s64 %rd91, %rd7, %rd82;
min.s64 %rd92, %rd84, %rd7;
add.s64 %rd93, %rd92, %rd91;
setp.lt.s64	%p8, %rd7, %rd84;
selp.u64	%rd94, 1, 0, %p8;
add.s64 %rd95, %rd94, %rd82;
add.s64 %rd96, %rd95, %rd93;
mul.lo.s64 %rd8, %rd93, %rd83;
mul.lo.s64 %rd97, %rd96, %rd83;
min.s64 %rd9, %rd97, %rd80;
add.s64 %rd98, %rd2, %rd8;
ld.global.u8 %rs116, [%rd98];
bar.sync 0;
@%p5 bra BB53_23;

ld.shared.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd244, %rd10;
mov.u64 %rd239, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd246, %rd239;
setp.eq.s64	%p10, %rd10, %rd246;
@%p10 bra BB53_7;

mov.u64 %rd245, %rd244;

BB53_5:
mov.u64 %rd241, %rd246;
mov.u64 %rd244, %rd245;
mov.u64 %rd245, %rd241;
ld.shared.u8 %rs61, [%rd239];
and.b16 %rs62, %rs61, 1;
setp.eq.b16	%p11, %rs62, 1;
not.pred %p12, %p11;
ld.shared.u64 %rd15, [%rd239];
setp.lt.u64	%p13, %rd15, 2304;
or.pred %p14, %p12, %p13;
@!%p14 bra BB53_7;
bra.uni BB53_6;

BB53_6:
shr.u64 %rd101, %rd15, 1;
add.s64 %rd102, %rd239, %rd101;
add.s64 %rd239, %rd102, 16;
add.s64 %rd103, %rd245, %rd101;
add.s64 %rd246, %rd103, 16;
setp.ne.s64	%p15, %rd246, %rd10;
mov.u64 %rd244, %rd245;
@%p15 bra BB53_5;

BB53_7:
setp.eq.s64	%p17, %rd244, %rd10;
mov.pred %p89, 0;
@%p17 bra BB53_9;

ld.u64 %rd105, [%rd244];
shr.u64 %rd106, %rd105, 1;
add.s64 %rd107, %rd244, %rd106;
add.s64 %rd250, %rd107, 16;
setp.ne.s64	%p89, %rd250, %rd10;

BB53_9:
@%p89 bra BB53_15;
bra.uni BB53_10;

BB53_15:
ld.u64 %rd26, [%rd250];
and.b64 %rd122, %rd26, -32;
setp.eq.s64	%p21, %rd122, 2304;
cvt.u16.u64	%rs104, %rd26;
@%p21 bra BB53_18;

add.s64 %rd27, %rd250, 16;
ld.u64 %rd123, [%rd250+1168];
and.b64 %rd124, %rd123, 1;
add.s64 %rd125, %rd26, -2336;
and.b64 %rd126, %rd125, -2;
or.b64 %rd127, %rd124, %rd126;
st.u64 [%rd250+1168], %rd127;
st.u64 [%rd250+1176], %rd250;
cvt.u16.u64	%rs64, %rd125;
or.b16 %rs65, %rs64, 1;
and.b64 %rd128, %rd26, 1;
or.b64 %rd129, %rd128, 2304;
st.u64 [%rd250], %rd129;
st.u8 [%rd250+1168], %rs65;
ld.u64 %rd130, [%rd250+1168];
shr.u64 %rd28, %rd130, 1;
add.s64 %rd131, %rd28, %rd27;
add.s64 %rd132, %rd131, 1168;
ld.shared.u64 %rd133, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p22, %rd132, %rd133;
cvt.u16.u64	%rs66, %rd26;
and.b16 %rs104, %rs66, 1;
@%p22 bra BB53_18;

add.s64 %rd134, %rd27, 1152;
st.u64 [%rd131+1176], %rd134;
ld.u8 %rs104, [%rd250];

BB53_18:
and.b16 %rs67, %rs104, 254;
st.u8 [%rd250], %rs67;
bra.uni BB53_19;

BB53_10:
mov.u64 %rd109, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd110, %rd109;
sub.s64 %rd111, %rd10, %rd110;
add.s64 %rd112, %rd111, 1168;
ld.shared.u64 %rd113, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p18, %rd112, %rd113;
mov.u64 %rd248, -1;
mov.u64 %rd249, %rd10;
@%p18 bra BB53_12;

add.s64 %rd21, %rd10, 1168;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
mov.u64 %rd248, %rd21;
mov.u64 %rd249, %rd21;

BB53_12:
mov.u64 %rd22, %rd249;
setp.eq.s64	%p19, %rd248, -1;
@%p19 bra BB53_14;

mov.u64 %rd114, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd115, %rd114;
sub.s64 %rd116, %rd10, %rd115;
add.s64 %rd117, %rd114, %rd116;
ld.shared.u64 %rd118, [%rd117];
and.b64 %rd119, %rd118, 1;
or.b64 %rd120, %rd119, 2304;
st.shared.u64 [%rd117], %rd120;
st.shared.u64 [%rd117+8], %rd244;
mov.u16 %rs63, 0;
st.shared.u8 [%rd117], %rs63;

BB53_14:
mov.u64 %rd250, %rd10;
setp.eq.s64	%p20, %rd10, %rd22;
mov.u64 %rd251, 0;
@%p20 bra BB53_20;

BB53_19:
add.s64 %rd251, %rd250, 16;

BB53_20:
mov.u64 %rd252, %rd251;
setp.ne.s64	%p23, %rd251, 0;
@%p23 bra BB53_22;

mov.u64 %rd136, 1152;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd136;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd252, [retval0+0];


	}

BB53_22:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd252;

BB53_23:
add.s64 %rd35, %rd8, 1;
add.s64 %rd258, %rd79, %rd35;
add.s64 %rd39, %rd79, %rd9;
not.b64 %rd137, %rd8;
add.s64 %rd38, %rd9, %rd137;
bar.sync 0;
ld.shared.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];
sub.s64 %rd138, %rd258, %rd39;
setp.gt.s64	%p24, %rd138, -1;
@%p24 bra BB53_100;

add.s64 %rd261, %rd2, %rd35;
mov.u64 %rd253, %rd258;
cvt.s64.s32	%rd139, %r1;
add.s64 %rd43, %rd40, %rd139;
cvt.u32.u64	%r22, %rd38;
mov.u32 %r23, 128;
min.s32 %r3, %r22, %r23;
mov.u16 %rs125, %rs116;

BB53_25:
mov.u16 %rs7, %rs125;
mov.u64 %rd259, %rd261;
mov.u64 %rd46, %rd259;
mov.u64 %rd256, %rd258;
mov.u64 %rd45, %rd256;
mov.u64 %rd44, %rd253;
sub.s64 %rd140, %rd39, %rd44;
cvt.u32.u64	%r24, %rd140;
mov.u32 %r25, 1152;
min.s32 %r4, %r24, %r25;
setp.eq.s32	%p25, %r4, 1152;
@%p25 bra BB53_49;
bra.uni BB53_26;

BB53_49:
add.s64 %rd186, %rd46, %rd139;
ld.global.u8 %rs87, [%rd186];
st.u8 [%rd43], %rs87;
ld.global.u8 %rs88, [%rd186+128];
st.u8 [%rd43+128], %rs88;
ld.global.u8 %rs89, [%rd186+256];
st.u8 [%rd43+256], %rs89;
ld.global.u8 %rs90, [%rd186+384];
st.u8 [%rd43+384], %rs90;
ld.global.u8 %rs91, [%rd186+512];
st.u8 [%rd43+512], %rs91;
ld.global.u8 %rs92, [%rd186+640];
st.u8 [%rd43+640], %rs92;
ld.global.u8 %rs93, [%rd186+768];
st.u8 [%rd43+768], %rs93;
ld.global.u8 %rs94, [%rd186+896];
st.u8 [%rd43+896], %rs94;
ld.global.u8 %rs95, [%rd186+1024];
st.u8 [%rd43+1024], %rs95;
bra.uni BB53_50;

BB53_26:
setp.lt.s32	%p26, %r4, 1;
@%p26 bra BB53_50;

mov.u64 %rd254, %rd45;
mov.u64 %rd255, %rd40;
mov.u64 %rd257, %rd45;
mov.u64 %rd260, %rd46;

BB53_28:
mov.u64 %rd51, %rd260;
mov.u64 %rd50, %rd257;
mov.u64 %rd49, %rd255;
mov.u64 %rd48, %rd254;
cvt.s64.s32	%rd141, %r4;
add.s64 %rd142, %rd45, %rd141;
sub.s64 %rd52, %rd142, %rd48;
setp.gt.s64	%p27, %rd52, 1151;
@%p27 bra BB53_47;
bra.uni BB53_29;

BB53_47:
add.s64 %rd180, %rd51, %rd139;
ld.global.u8 %rs78, [%rd180];
add.s64 %rd181, %rd49, %rd139;
st.u8 [%rd181], %rs78;
ld.global.u8 %rs79, [%rd180+128];
st.u8 [%rd181+128], %rs79;
ld.global.u8 %rs80, [%rd180+256];
st.u8 [%rd181+256], %rs80;
ld.global.u8 %rs81, [%rd180+384];
st.u8 [%rd181+384], %rs81;
ld.global.u8 %rs82, [%rd180+512];
st.u8 [%rd181+512], %rs82;
ld.global.u8 %rs83, [%rd180+640];
st.u8 [%rd181+640], %rs83;
ld.global.u8 %rs84, [%rd180+768];
st.u8 [%rd181+768], %rs84;
ld.global.u8 %rs85, [%rd180+896];
st.u8 [%rd181+896], %rs85;
ld.global.u8 %rs86, [%rd180+1024];
st.u8 [%rd181+1024], %rs86;
bra.uni BB53_48;

BB53_29:
setp.ge.s64	%p28, %rd139, %rd52;
@%p28 bra BB53_31;

add.s64 %rd145, %rd51, %rd139;
ld.global.u8 %rs69, [%rd145];
add.s64 %rd146, %rd49, %rd139;
st.u8 [%rd146], %rs69;

BB53_31:
add.s32 %r29, %r1, 128;
cvt.s64.s32	%rd147, %r29;
setp.ge.s64	%p29, %rd147, %rd52;
@%p29 bra BB53_33;

add.s64 %rd149, %rd51, %rd139;
ld.global.u8 %rs70, [%rd149+128];
add.s64 %rd150, %rd49, %rd139;
st.u8 [%rd150+128], %rs70;

BB53_33:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd151, %r32;
setp.ge.s64	%p30, %rd151, %rd52;
@%p30 bra BB53_35;

add.s64 %rd153, %rd51, %rd139;
ld.global.u8 %rs71, [%rd153+256];
add.s64 %rd154, %rd49, %rd139;
st.u8 [%rd154+256], %rs71;

BB53_35:
add.s32 %r35, %r1, 384;
cvt.s64.s32	%rd155, %r35;
setp.ge.s64	%p31, %rd155, %rd52;
@%p31 bra BB53_37;

add.s64 %rd157, %rd51, %rd139;
ld.global.u8 %rs72, [%rd157+384];
add.s64 %rd158, %rd49, %rd139;
st.u8 [%rd158+384], %rs72;

BB53_37:
add.s32 %r38, %r1, 512;
cvt.s64.s32	%rd159, %r38;
setp.ge.s64	%p32, %rd159, %rd52;
@%p32 bra BB53_39;

add.s64 %rd161, %rd51, %rd139;
ld.global.u8 %rs73, [%rd161+512];
add.s64 %rd162, %rd49, %rd139;
st.u8 [%rd162+512], %rs73;

BB53_39:
add.s32 %r41, %r1, 640;
cvt.s64.s32	%rd163, %r41;
setp.ge.s64	%p33, %rd163, %rd52;
@%p33 bra BB53_41;

add.s64 %rd165, %rd51, %rd139;
ld.global.u8 %rs74, [%rd165+640];
add.s64 %rd166, %rd49, %rd139;
st.u8 [%rd166+640], %rs74;

BB53_41:
add.s32 %r44, %r1, 768;
cvt.s64.s32	%rd167, %r44;
setp.ge.s64	%p34, %rd167, %rd52;
@%p34 bra BB53_43;

add.s64 %rd169, %rd51, %rd139;
ld.global.u8 %rs75, [%rd169+768];
add.s64 %rd170, %rd49, %rd139;
st.u8 [%rd170+768], %rs75;

BB53_43:
add.s32 %r47, %r1, 896;
cvt.s64.s32	%rd171, %r47;
setp.ge.s64	%p35, %rd171, %rd52;
@%p35 bra BB53_45;

add.s64 %rd173, %rd51, %rd139;
ld.global.u8 %rs76, [%rd173+896];
add.s64 %rd174, %rd49, %rd139;
st.u8 [%rd174+896], %rs76;

BB53_45:
add.s32 %r50, %r1, 1024;
cvt.s64.s32	%rd175, %r50;
setp.ge.s64	%p36, %rd175, %rd52;
@%p36 bra BB53_48;

add.s64 %rd177, %rd51, %rd139;
ld.global.u8 %rs77, [%rd177+1024];
add.s64 %rd178, %rd49, %rd139;
st.u8 [%rd178+1024], %rs77;

BB53_48:
add.s64 %rd53, %rd51, 1152;
add.s64 %rd54, %rd49, 1152;
add.s64 %rd254, %rd50, 1152;
mov.u64 %rd55, %rd254;
sub.s64 %rd184, %rd254, %rd142;
setp.lt.s64	%p37, %rd184, 0;
mov.u64 %rd255, %rd54;
mov.u64 %rd257, %rd55;
mov.u64 %rd260, %rd53;
@%p37 bra BB53_28;

BB53_50:
bar.sync 0;
mad.lo.s32 %r54, %r1, -9, %r4;
mov.u32 %r55, 9;
min.s32 %r56, %r54, %r55;
mov.u32 %r57, 0;
max.s32 %r6, %r56, %r57;
setp.eq.s32	%p38, %r6, 0;
@%p38 bra BB53_67;

mul.lo.s32 %r59, %r1, 9;
cvt.s64.s32	%rd187, %r59;
add.s64 %rd188, %rd40, %rd187;
ld.u8 %rs105, [%rd188];
add.s32 %r7, %r6, -1;
setp.lt.s32	%p39, %r7, 1;
@%p39 bra BB53_53;

cvt.u32.u16	%r60, %rs105;
and.b32 %r61, %r60, 255;
ld.u8 %r64, [%rd188+1];
add.s32 %r65, %r64, %r61;
cvt.u16.u32	%rs105, %r65;

BB53_53:
setp.lt.s32	%p40, %r7, 2;
@%p40 bra BB53_55;

cvt.u32.u16	%r66, %rs105;
and.b32 %r67, %r66, 255;
ld.u8 %r70, [%rd188+2];
add.s32 %r71, %r70, %r67;
cvt.u16.u32	%rs105, %r71;

BB53_55:
setp.lt.s32	%p41, %r7, 3;
@%p41 bra BB53_57;

cvt.u32.u16	%r72, %rs105;
and.b32 %r73, %r72, 255;
ld.u8 %r76, [%rd188+3];
add.s32 %r77, %r76, %r73;
cvt.u16.u32	%rs105, %r77;

BB53_57:
setp.lt.s32	%p42, %r7, 4;
@%p42 bra BB53_59;

cvt.u32.u16	%r78, %rs105;
and.b32 %r79, %r78, 255;
ld.u8 %r82, [%rd188+4];
add.s32 %r83, %r82, %r79;
cvt.u16.u32	%rs105, %r83;

BB53_59:
setp.lt.s32	%p43, %r7, 5;
@%p43 bra BB53_61;

cvt.u32.u16	%r84, %rs105;
and.b32 %r85, %r84, 255;
ld.u8 %r88, [%rd188+5];
add.s32 %r89, %r88, %r85;
cvt.u16.u32	%rs105, %r89;

BB53_61:
setp.lt.s32	%p44, %r7, 6;
@%p44 bra BB53_63;

cvt.u32.u16	%r90, %rs105;
and.b32 %r91, %r90, 255;
ld.u8 %r94, [%rd188+6];
add.s32 %r95, %r94, %r91;
cvt.u16.u32	%rs105, %r95;

BB53_63:
setp.lt.s32	%p45, %r7, 7;
@%p45 bra BB53_65;

cvt.u32.u16	%r96, %rs105;
and.b32 %r97, %r96, 255;
ld.u8 %r100, [%rd188+7];
add.s32 %r101, %r100, %r97;
cvt.u16.u32	%rs105, %r101;

BB53_65:
setp.lt.s32	%p46, %r7, 8;
@%p46 bra BB53_67;

cvt.u32.u16	%r102, %rs105;
and.b32 %r103, %r102, 255;
ld.u8 %r106, [%rd188+8];
add.s32 %r107, %r106, %r103;
cvt.u16.u32	%rs105, %r107;

BB53_67:
bar.sync 0;
@%p38 bra BB53_69;

st.u8 [%rd43], %rs105;

BB53_69:
setp.lt.s32	%p3, %r1, %r3;
bar.sync 0;
mov.u16 %rs124, %rs7;
@!%p3 bra BB53_71;
bra.uni BB53_70;

BB53_70:
ld.u8 %rs25, [%rd43];
mov.u16 %rs124, %rs25;

BB53_71:
mov.u16 %rs109, %rs124;
mov.u16 %rs123, %rs109;
bar.sync 0;
setp.gt.s32	%p48, %r1, 0;
setp.le.s32	%p49, %r1, %r3;
and.pred %p50, %p49, %p48;
@!%p50 bra BB53_73;
bra.uni BB53_72;

BB53_72:
ld.u8 %r108, [%rd43+-1];
cvt.u32.u16	%r109, %rs123;
and.b32 %r110, %r109, 255;
add.s32 %r111, %r108, %r110;
cvt.u16.u32	%rs123, %r111;

BB53_73:
mov.u16 %rs122, %rs123;
bar.sync 0;
setp.ge.s32	%p51, %r1, %r3;
@%p51 bra BB53_75;

st.u8 [%rd43], %rs122;

BB53_75:
bar.sync 0;
add.s32 %r112, %r1, -2;
setp.lt.s32	%p52, %r112, %r3;
setp.gt.s32	%p53, %r1, 1;
and.pred %p54, %p52, %p53;
@!%p54 bra BB53_77;
bra.uni BB53_76;

BB53_76:
ld.u8 %r113, [%rd43+-2];
cvt.u32.u16	%r114, %rs122;
and.b32 %r115, %r114, 255;
add.s32 %r116, %r113, %r115;
cvt.u16.u32	%rs122, %r116;

BB53_77:
mov.u16 %rs121, %rs122;
bar.sync 0;
@%p51 bra BB53_79;

st.u8 [%rd43], %rs121;

BB53_79:
bar.sync 0;
add.s32 %r117, %r1, -4;
setp.lt.s32	%p56, %r117, %r3;
setp.gt.s32	%p57, %r1, 3;
and.pred %p58, %p56, %p57;
@!%p58 bra BB53_81;
bra.uni BB53_80;

BB53_80:
ld.u8 %r118, [%rd43+-4];
cvt.u32.u16	%r119, %rs121;
and.b32 %r120, %r119, 255;
add.s32 %r121, %r118, %r120;
cvt.u16.u32	%rs121, %r121;

BB53_81:
mov.u16 %rs120, %rs121;
bar.sync 0;
@%p51 bra BB53_83;

st.u8 [%rd43], %rs120;

BB53_83:
bar.sync 0;
add.s32 %r122, %r1, -8;
setp.lt.s32	%p60, %r122, %r3;
setp.gt.s32	%p61, %r1, 7;
and.pred %p62, %p60, %p61;
@!%p62 bra BB53_85;
bra.uni BB53_84;

BB53_84:
ld.u8 %r123, [%rd43+-8];
cvt.u32.u16	%r124, %rs120;
and.b32 %r125, %r124, 255;
add.s32 %r126, %r123, %r125;
cvt.u16.u32	%rs120, %r126;

BB53_85:
mov.u16 %rs119, %rs120;
bar.sync 0;
@%p51 bra BB53_87;

st.u8 [%rd43], %rs119;

BB53_87:
bar.sync 0;
add.s32 %r127, %r1, -16;
setp.lt.s32	%p64, %r127, %r3;
setp.gt.s32	%p65, %r1, 15;
and.pred %p66, %p64, %p65;
@!%p66 bra BB53_89;
bra.uni BB53_88;

BB53_88:
ld.u8 %r128, [%rd43+-16];
cvt.u32.u16	%r129, %rs119;
and.b32 %r130, %r129, 255;
add.s32 %r131, %r128, %r130;
cvt.u16.u32	%rs119, %r131;

BB53_89:
mov.u16 %rs118, %rs119;
bar.sync 0;
@%p51 bra BB53_91;

st.u8 [%rd43], %rs118;

BB53_91:
bar.sync 0;
add.s32 %r132, %r1, -32;
setp.lt.s32	%p68, %r132, %r3;
setp.gt.s32	%p69, %r1, 31;
and.pred %p70, %p68, %p69;
@!%p70 bra BB53_93;
bra.uni BB53_92;

BB53_92:
ld.u8 %r133, [%rd43+-32];
cvt.u32.u16	%r134, %rs118;
and.b32 %r135, %r134, 255;
add.s32 %r136, %r133, %r135;
cvt.u16.u32	%rs118, %r136;

BB53_93:
mov.u16 %rs117, %rs118;
bar.sync 0;
@%p51 bra BB53_95;

st.u8 [%rd43], %rs117;

BB53_95:
bar.sync 0;
add.s32 %r137, %r1, -64;
setp.lt.s32	%p72, %r137, %r3;
setp.gt.s32	%p73, %r1, 63;
and.pred %p74, %p72, %p73;
@!%p74 bra BB53_97;
bra.uni BB53_96;

BB53_96:
ld.u8 %r138, [%rd43+-64];
cvt.u32.u16	%r139, %rs117;
and.b32 %r140, %r139, 255;
add.s32 %r141, %r138, %r140;
cvt.u16.u32	%rs117, %r141;

BB53_97:
bar.sync 0;
@%p51 bra BB53_99;

st.u8 [%rd43], %rs117;

BB53_99:
bar.sync 0;
add.s32 %r142, %r3, -1;
cvt.s64.s32	%rd205, %r142;
add.s64 %rd206, %rd40, %rd205;
ld.u8 %r143, [%rd206];
cvt.u32.u16	%r144, %rs7;
and.b32 %r145, %r144, 255;
add.s32 %r146, %r143, %r145;
cvt.u16.u32	%rs125, %r146;
bar.sync 0;
add.s64 %rd261, %rd46, 1152;
add.s64 %rd253, %rd45, 1152;
mov.u64 %rd258, %rd253;
sub.s64 %rd207, %rd253, %rd39;
setp.lt.s64	%p76, %rd207, 0;
mov.u16 %rs116, %rs125;
@%p76 bra BB53_25;

BB53_100:
@%p5 bra BB53_116;


	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r148, 1, 0, p; 
} 


	setp.eq.s32	%p78, %r148, 0;
@%p78 bra BB53_115;

mov.u64 %rd209, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd210, %rd209;
sub.s64 %rd61, %rd40, %rd210;
setp.eq.s64	%p79, %rd40, 0;
@%p79 bra BB53_116;

add.s64 %rd211, %rd61, -16;
add.s64 %rd213, %rd209, %rd211;
add.s64 %rd63, %rd210, %rd211;
ld.shared.u8 %rs96, [%rd213];
or.b16 %rs97, %rs96, 1;
st.shared.u8 [%rd213], %rs97;
ld.shared.u64 %rd64, [%rd213+8];
setp.eq.s64	%p80, %rd64, 0;
mov.u64 %rd265, %rd63;
@%p80 bra BB53_109;

mov.u64 %rd65, %rd63;
ld.u8 %rs98, [%rd64];
and.b16 %rs99, %rs98, 1;
setp.eq.b16	%p81, %rs99, 1;
mov.u64 %rd265, %rd65;
@!%p81 bra BB53_109;
bra.uni BB53_105;

BB53_105:
ld.u64 %rd67, [%rd64];
shr.u64 %rd68, %rd67, 1;
add.s64 %rd69, %rd64, 16;
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd215, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p82, %rd70, %rd215;
mov.u64 %rd265, %rd64;
@%p82 bra BB53_109;

ld.u8 %rs100, [%rd70];
and.b16 %rs101, %rs100, 1;
setp.eq.b16	%p83, %rs101, 1;
mov.u64 %rd262, %rd64;
mov.u64 %rd265, %rd262;
@!%p83 bra BB53_109;
bra.uni BB53_107;

BB53_107:
ld.u64 %rd216, [%rd70];
shr.u64 %rd217, %rd216, 1;
add.s64 %rd218, %rd217, %rd68;
add.s64 %rd219, %rd218, 16;
shl.b64 %rd220, %rd219, 1;
and.b64 %rd221, %rd67, 1;
or.b64 %rd222, %rd220, %rd221;
st.u64 [%rd64], %rd222;
and.b64 %rd71, %rd219, 9223372036854775807;
add.s64 %rd223, %rd69, %rd71;
ld.shared.u64 %rd224, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p84, %rd223, %rd224;
mov.u64 %rd263, %rd64;
mov.u64 %rd265, %rd263;
@%p84 bra BB53_109;

add.s64 %rd225, %rd71, %rd69;
st.u64 [%rd225+8], %rd64;
mov.u64 %rd265, %rd64;

BB53_109:
ld.u64 %rd74, [%rd265];
shr.u64 %rd75, %rd74, 1;
add.s64 %rd76, %rd265, 16;
add.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd226, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p85, %rd77, %rd226;
@%p85 bra BB53_113;

ld.u8 %rs102, [%rd77];
and.b16 %rs103, %rs102, 1;
setp.eq.b16	%p86, %rs103, 1;
@!%p86 bra BB53_116;
bra.uni BB53_111;

BB53_111:
ld.u64 %rd227, [%rd77];
shr.u64 %rd228, %rd227, 1;
add.s64 %rd229, %rd228, %rd75;
add.s64 %rd230, %rd229, 16;
shl.b64 %rd231, %rd230, 1;
and.b64 %rd232, %rd74, 1;
or.b64 %rd233, %rd231, %rd232;
st.u64 [%rd265], %rd233;
and.b64 %rd78, %rd230, 9223372036854775807;
add.s64 %rd234, %rd76, %rd78;
ld.shared.u64 %rd235, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p87, %rd234, %rd235;
@%p87 bra BB53_116;

add.s64 %rd236, %rd78, %rd76;
st.u64 [%rd236+8], %rd265;
bra.uni BB53_116;

BB53_115:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd40;
call.uni 
free, 
(
param0
);


	}

BB53_116:
setp.eq.s32	%p4, %r1, 0;
bar.sync 0;
@!%p4 bra BB53_118;
bra.uni BB53_117;

BB53_117:
cvta.to.global.u64 %rd237, %rd85;
add.s64 %rd238, %rd237, %rd7;
st.global.u8 [%rd238], %rs116;

BB53_118:
ret;

BB53_113:
setp.lt.u64	%p88, %rd77, %rd265;
@%p88 bra BB53_116;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd265;
bra.uni BB53_116;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIaEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIaEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIaEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIaEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIaEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIaEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIaEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIaEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB54_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB54_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB54_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
cvt.u64.u32	%rd17, %r26;
add.s64 %rd19, %rd15, %rd17;
add.s64 %rd18, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;

BB54_4:
ld.global.u8 %rs12, [%rd19];
st.global.u8 [%rd18], %rs12;
add.s64 %rd19, %rd19, %rd3;
add.s64 %rd18, %rd18, %rd3;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB54_4;

BB54_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIaEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIaEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIaEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIaEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIaEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIaEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIaEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIaEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB55_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB55_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd22, %r21;
add.s64 %rd24, %rd1, %rd22;
add.s64 %rd23, %rd2, %rd22;
setp.ge.s64	%p4, %rd22, %rd16;
@%p4 bra BB55_4;

BB55_3:
ld.global.u8 %rs12, [%rd24];
st.global.u8 [%rd23], %rs12;
add.s64 %rd24, %rd24, %rd4;
add.s64 %rd23, %rd23, %rd4;
add.s64 %rd22, %rd22, %rd4;
setp.lt.s64	%p5, %rd22, %rd16;
@%p5 bra BB55_3;

BB55_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIaNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIaENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIaNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIaENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 256, 1, 1
{
.local .align 1 .b8 __local_depot56[3];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<195>;
.reg .b16 %rs<253>;
.reg .b32 %r<258>;
.reg .b64 %rd<403>;


mov.u64 %rd402, __local_depot56;
cvta.local.u64 %SP, %rd402;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIaNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIaENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd145, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIaNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIaENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd146, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIaNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIaENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIaNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIaENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd146;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p24, %r1, 0;
mov.u64 %rd147, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd148, %rd147;
setp.eq.s64	%p25, %rd148, 0;
or.pred %p26, %p24, %p25;
@%p26 bra BB56_2;

cvt.s64.s32	%rd149, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r28;
mov.u64 %rd150, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd151, %rd150;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd151;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd149;

BB56_2:
bar.sync 0;
setp.lt.s64	%p27, %rd145, 1;
@%p27 bra BB56_276;

ld.global.u8 %rs250, [%rd2];
bar.sync 0;
@%p24 bra BB56_5;

st.global.u8 [%rd3], %rs250;

BB56_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB56_26;
bra.uni BB56_6;

BB56_6:
ld.shared.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd348, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd355, %rd348;
setp.eq.s64	%p29, %rd5, %rd355;
mov.u64 %rd353, %rd5;
@%p29 bra BB56_10;

mov.u64 %rd354, %rd353;

BB56_8:
mov.u64 %rd350, %rd355;
mov.u64 %rd353, %rd354;
mov.u64 %rd354, %rd350;
ld.shared.u8 %rs134, [%rd348];
and.b16 %rs135, %rs134, 1;
setp.eq.b16	%p30, %rs135, 1;
not.pred %p31, %p30;
ld.shared.u64 %rd10, [%rd348];
setp.lt.u64	%p32, %rd10, 1536;
or.pred %p33, %p31, %p32;
@!%p33 bra BB56_10;
bra.uni BB56_9;

BB56_9:
shr.u64 %rd154, %rd10, 1;
add.s64 %rd155, %rd348, %rd154;
add.s64 %rd348, %rd155, 16;
add.s64 %rd156, %rd354, %rd154;
add.s64 %rd355, %rd156, 16;
setp.ne.s64	%p34, %rd355, %rd5;
mov.u64 %rd353, %rd354;
@%p34 bra BB56_8;

BB56_10:
setp.eq.s64	%p36, %rd353, %rd5;
mov.pred %p194, 0;
@%p36 bra BB56_12;

ld.u64 %rd158, [%rd353];
shr.u64 %rd159, %rd158, 1;
add.s64 %rd160, %rd353, %rd159;
add.s64 %rd359, %rd160, 16;
setp.ne.s64	%p194, %rd359, %rd5;

BB56_12:
@%p194 bra BB56_18;
bra.uni BB56_13;

BB56_18:
ld.u64 %rd21, [%rd359];
and.b64 %rd175, %rd21, -32;
setp.eq.s64	%p40, %rd175, 1536;
cvt.u16.u64	%rs199, %rd21;
@%p40 bra BB56_21;

add.s64 %rd22, %rd359, 16;
ld.u64 %rd176, [%rd359+784];
and.b64 %rd177, %rd176, 1;
add.s64 %rd178, %rd21, -1568;
and.b64 %rd179, %rd178, -2;
or.b64 %rd180, %rd177, %rd179;
st.u64 [%rd359+784], %rd180;
st.u64 [%rd359+792], %rd359;
cvt.u16.u64	%rs137, %rd178;
or.b16 %rs138, %rs137, 1;
and.b64 %rd181, %rd21, 1;
or.b64 %rd182, %rd181, 1536;
st.u64 [%rd359], %rd182;
st.u8 [%rd359+784], %rs138;
ld.u64 %rd183, [%rd359+784];
shr.u64 %rd23, %rd183, 1;
add.s64 %rd184, %rd23, %rd22;
add.s64 %rd185, %rd184, 784;
ld.shared.u64 %rd186, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p41, %rd185, %rd186;
cvt.u16.u64	%rs139, %rd21;
and.b16 %rs199, %rs139, 1;
@%p41 bra BB56_21;

add.s64 %rd187, %rd22, 768;
st.u64 [%rd184+792], %rd187;
ld.u8 %rs199, [%rd359];

BB56_21:
and.b16 %rs140, %rs199, 254;
st.u8 [%rd359], %rs140;
bra.uni BB56_22;

BB56_13:
mov.u64 %rd162, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd163, %rd162;
sub.s64 %rd164, %rd5, %rd163;
add.s64 %rd165, %rd164, 784;
ld.shared.u64 %rd166, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p37, %rd165, %rd166;
mov.u64 %rd357, -1;
mov.u64 %rd358, %rd5;
@%p37 bra BB56_15;

add.s64 %rd16, %rd5, 784;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd16;
mov.u64 %rd357, %rd16;
mov.u64 %rd358, %rd16;

BB56_15:
mov.u64 %rd17, %rd358;
setp.eq.s64	%p38, %rd357, -1;
@%p38 bra BB56_17;

mov.u64 %rd167, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd168, %rd167;
sub.s64 %rd169, %rd5, %rd168;
add.s64 %rd170, %rd167, %rd169;
ld.shared.u64 %rd171, [%rd170];
and.b64 %rd172, %rd171, 1;
or.b64 %rd173, %rd172, 1536;
st.shared.u64 [%rd170], %rd173;
st.shared.u64 [%rd170+8], %rd353;
mov.u16 %rs136, 0;
st.shared.u8 [%rd170], %rs136;

BB56_17:
mov.u64 %rd359, %rd5;
setp.eq.s64	%p39, %rd5, %rd17;
mov.u64 %rd360, 0;
@%p39 bra BB56_23;

BB56_22:
add.s64 %rd360, %rd359, 16;

BB56_23:
mov.u64 %rd361, %rd360;
setp.ne.s64	%p42, %rd360, 0;
@%p42 bra BB56_25;

mov.u64 %rd189, 768;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd189;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd361, [retval0+0];


	}

BB56_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd361;

BB56_26:
add.s64 %rd30, %rd1, %rd145;
add.s64 %rd392, %rd2, 1;
add.s64 %rd385, %rd1, 1;
add.s64 %rd376, %rd3, 1;
bar.sync 0;
ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p43, %r29, 0;
add.s64 %rd371, %rd145, -1;
add.u64 %rd191, %SP, 0;
cvta.to.local.u64 %rd36, %rd191;
@%p43 bra BB56_143;

setp.lt.s64	%p44, %rd371, 1;
@%p44 bra BB56_259;

mov.u64 %rd192, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd193, %rd192;
sub.s64 %rd194, %rd34, %rd193;
add.s64 %rd195, %rd192, %rd194;
cvt.s64.s32	%rd196, %r1;
add.s64 %rd37, %rd195, %rd196;

BB56_29:
mov.u16 %rs6, %rs250;
mov.u64 %rd387, %rd392;
mov.u64 %rd40, %rd387;
mov.u64 %rd380, %rd385;
mov.u64 %rd39, %rd380;
mov.u64 %rd373, %rd376;
mov.u64 %rd41, %rd373;
mov.u64 %rd38, %rd371;
cvt.u32.u64	%r30, %rd38;
mov.u32 %r31, 768;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p45, %r2, 768;
@%p45 bra BB56_40;
bra.uni BB56_30;

BB56_40:
add.s64 %rd205, %rd40, %rd196;
ld.global.u8 %rs147, [%rd205];
ld.global.u8 %rs148, [%rd205+256];
ld.global.u8 %rs149, [%rd205+512];
st.shared.u8 [%rd37], %rs147;
st.shared.u8 [%rd37+256], %rs148;
st.shared.u8 [%rd37+512], %rs149;
bra.uni BB56_41;

BB56_30:
cvt.s64.s32	%rd362, %r2;
add.s64 %rd43, %rd39, %rd362;
setp.lt.s32	%p46, %r2, 1;
mov.u64 %rd363, %rd195;
mov.u64 %rd384, %rd39;
mov.u64 %rd391, %rd40;
@%p46 bra BB56_41;

BB56_31:
mov.u64 %rd48, %rd391;
mov.u64 %rd47, %rd384;
mov.u64 %rd46, %rd363;
add.s64 %rd49, %rd48, %rd196;
add.s64 %rd50, %rd46, %rd196;
setp.gt.s64	%p47, %rd362, 767;
@%p47 bra BB56_38;
bra.uni BB56_32;

BB56_38:
ld.global.u8 %rs144, [%rd49];
ld.global.u8 %rs145, [%rd49+256];
ld.global.u8 %rs146, [%rd49+512];
st.shared.u8 [%rd50], %rs144;
st.shared.u8 [%rd50+256], %rs145;
st.shared.u8 [%rd50+512], %rs146;
bra.uni BB56_39;

BB56_32:
setp.ge.s64	%p48, %rd196, %rd362;
@%p48 bra BB56_34;

ld.global.u8 %rs141, [%rd49];
st.shared.u8 [%rd50], %rs141;

BB56_34:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd202, %r32;
setp.ge.s64	%p49, %rd202, %rd362;
@%p49 bra BB56_36;

ld.global.u8 %rs142, [%rd49+256];
st.shared.u8 [%rd50+256], %rs142;

BB56_36:
add.s32 %r33, %r1, 512;
cvt.s64.s32	%rd203, %r33;
setp.ge.s64	%p50, %rd203, %rd362;
@%p50 bra BB56_39;

ld.global.u8 %rs143, [%rd49+512];
st.shared.u8 [%rd50+512], %rs143;

BB56_39:
add.s64 %rd51, %rd48, 768;
add.s64 %rd52, %rd46, 768;
add.s64 %rd53, %rd47, 768;
sub.s64 %rd362, %rd43, %rd53;
setp.gt.s64	%p51, %rd362, 0;
mov.u64 %rd363, %rd52;
mov.u64 %rd384, %rd53;
mov.u64 %rd391, %rd51;
@%p51 bra BB56_31;

BB56_41:
bar.sync 0;
mad.lo.s32 %r34, %r1, -3, %r2;
mov.u32 %r35, 3;
min.s32 %r3, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r4, %r3, %r36;
setp.gt.u32	%p52, %r4, 2;
@%p52 bra BB56_48;
bra.uni BB56_42;

BB56_48:
add.s64 %rd230, %rd192, %rd194;
mul.lo.s32 %r40, %r1, 3;
cvt.s64.s32	%rd231, %r40;
add.s64 %rd232, %rd230, %rd231;
ld.shared.u8 %rs153, [%rd232];
cvta.to.local.u64 %rd234, %rd191;
ld.shared.u8 %rs154, [%rd232+1];
ld.shared.u8 %rs155, [%rd232+2];
st.local.u8 [%rd234], %rs153;
st.local.u8 [%rd234+1], %rs154;
st.local.u8 [%rd234+2], %rs155;
bra.uni BB56_49;

BB56_42:
setp.lt.s32	%p53, %r3, 1;
mov.u64 %rd366, %rd36;
@%p53 bra BB56_44;

add.s64 %rd210, %rd192, %rd194;
mul.lo.s32 %r37, %r1, 3;
cvt.s64.s32	%rd211, %r37;
add.s64 %rd212, %rd210, %rd211;
ld.shared.u8 %rs150, [%rd212];
cvta.to.local.u64 %rd214, %rd191;
st.local.u8 [%rd214], %rs150;
add.s64 %rd57, %rd214, 1;
mov.u64 %rd366, %rd57;

BB56_44:
mov.u64 %rd364, %rd366;
mov.u64 %rd365, %rd364;
setp.lt.s32	%p54, %r4, 2;
@%p54 bra BB56_46;

add.s64 %rd218, %rd192, %rd194;
mul.lo.s32 %r38, %r1, 3;
cvt.s64.s32	%rd219, %r38;
add.s64 %rd220, %rd218, %rd219;
ld.shared.u8 %rs151, [%rd220+1];
st.local.u8 [%rd365], %rs151;
add.s64 %rd365, %rd365, 1;

BB56_46:
setp.lt.s32	%p55, %r4, 3;
@%p55 bra BB56_49;

add.s64 %rd224, %rd192, %rd194;
mul.lo.s32 %r39, %r1, 3;
cvt.s64.s32	%rd225, %r39;
add.s64 %rd226, %rd224, %rd225;
ld.shared.u8 %rs152, [%rd226+2];
st.local.u8 [%rd365], %rs152;

BB56_49:
setp.eq.s32	%p56, %r4, 0;
@%p56 bra BB56_54;

cvta.to.local.u64 %rd236, %rd191;
ld.local.u8 %rs202, [%rd236];
add.s32 %r5, %r4, -1;
setp.lt.s32	%p57, %r5, 1;
@%p57 bra BB56_52;

cvt.u32.u16	%r41, %rs202;
and.b32 %r42, %r41, 255;
ld.local.u8 %r43, [%rd236+1];
add.s32 %r44, %r43, %r42;
cvt.u16.u32	%rs202, %r44;

BB56_52:
setp.lt.s32	%p58, %r5, 2;
@%p58 bra BB56_54;

cvt.u32.u16	%r45, %rs202;
and.b32 %r46, %r45, 255;
ld.local.u8 %r47, [%rd236+2];
add.s32 %r48, %r47, %r46;
cvt.u16.u32	%rs202, %r48;

BB56_54:
bar.sync 0;
@%p56 bra BB56_56;

st.shared.u8 [%rd37], %rs202;

BB56_56:
bar.sync 0;
setp.gt.s32	%p60, %r2, 767;
mov.u32 %r256, 256;
@%p60 bra BB56_58;

add.s32 %r50, %r2, 2;
mul.hi.s32 %r51, %r50, 1431655766;
shr.u32 %r52, %r51, 31;
add.s32 %r256, %r51, %r52;

BB56_58:
setp.eq.s32	%p61, %r256, 256;
@%p61 bra BB56_100;
bra.uni BB56_59;

BB56_100:
@%p24 bra BB56_102;

cvt.u32.u16	%r96, %rs6;
add.s64 %rd253, %rd192, %rd194;
ld.shared.u8 %r97, [%rd253];
add.s32 %r98, %r97, %r96;
st.shared.u8 [%rd253], %r98;

BB56_102:
setp.lt.s32	%p12, %r1, 1;
ld.shared.u8 %rs201, [%rd37];
bar.sync 0;
@%p12 bra BB56_104;

cvt.u32.u16	%r99, %rs201;
and.b32 %r100, %r99, 255;
ld.shared.u8 %r101, [%rd37+-1];
add.s32 %r102, %r101, %r100;
cvt.u16.u32	%rs201, %r102;

BB56_104:
bar.sync 0;
st.shared.u8 [%rd37], %rs201;
bar.sync 0;
setp.lt.s32	%p94, %r1, 2;
@%p94 bra BB56_106;

ld.shared.u8 %r103, [%rd37+-2];
cvt.u32.u16	%r104, %rs201;
and.b32 %r105, %r104, 255;
add.s32 %r106, %r103, %r105;
cvt.u16.u32	%rs201, %r106;

BB56_106:
bar.sync 0;
st.shared.u8 [%rd37], %rs201;
bar.sync 0;
setp.lt.s32	%p95, %r1, 4;
@%p95 bra BB56_108;

ld.shared.u8 %r107, [%rd37+-4];
cvt.u32.u16	%r108, %rs201;
and.b32 %r109, %r108, 255;
add.s32 %r110, %r107, %r109;
cvt.u16.u32	%rs201, %r110;

BB56_108:
bar.sync 0;
st.shared.u8 [%rd37], %rs201;
bar.sync 0;
setp.lt.s32	%p96, %r1, 8;
@%p96 bra BB56_110;

ld.shared.u8 %r111, [%rd37+-8];
cvt.u32.u16	%r112, %rs201;
and.b32 %r113, %r112, 255;
add.s32 %r114, %r111, %r113;
cvt.u16.u32	%rs201, %r114;

BB56_110:
bar.sync 0;
st.shared.u8 [%rd37], %rs201;
bar.sync 0;
setp.lt.s32	%p97, %r1, 16;
@%p97 bra BB56_112;

ld.shared.u8 %r115, [%rd37+-16];
cvt.u32.u16	%r116, %rs201;
and.b32 %r117, %r116, 255;
add.s32 %r118, %r115, %r117;
cvt.u16.u32	%rs201, %r118;

BB56_112:
bar.sync 0;
st.shared.u8 [%rd37], %rs201;
bar.sync 0;
setp.lt.s32	%p98, %r1, 32;
@%p98 bra BB56_114;

ld.shared.u8 %r119, [%rd37+-32];
cvt.u32.u16	%r120, %rs201;
and.b32 %r121, %r120, 255;
add.s32 %r122, %r119, %r121;
cvt.u16.u32	%rs201, %r122;

BB56_114:
bar.sync 0;
st.shared.u8 [%rd37], %rs201;
bar.sync 0;
setp.lt.s32	%p99, %r1, 64;
@%p99 bra BB56_116;

ld.shared.u8 %r123, [%rd37+-64];
cvt.u32.u16	%r124, %rs201;
and.b32 %r125, %r124, 255;
add.s32 %r126, %r123, %r125;
cvt.u16.u32	%rs201, %r126;

BB56_116:
bar.sync 0;
st.shared.u8 [%rd37], %rs201;
bar.sync 0;
setp.lt.s32	%p100, %r1, 128;
@%p100 bra BB56_118;

ld.shared.u8 %r127, [%rd37+-128];
cvt.u32.u16	%r128, %rs201;
and.b32 %r129, %r128, 255;
add.s32 %r130, %r127, %r129;
cvt.u16.u32	%rs201, %r130;

BB56_118:
bar.sync 0;
st.shared.u8 [%rd37], %rs201;
bar.sync 0;
add.s64 %rd257, %rd192, %rd194;
ld.shared.u8 %rs251, [%rd257+255];
mov.u16 %rs240, %rs6;
@%p1 bra BB56_120;

ld.shared.u8 %rs240, [%rd37+-1];

BB56_120:
bar.sync 0;
st.shared.u8 [%rd37], %rs240;
bar.sync 0;
bra.uni BB56_121;

BB56_59:
@%p24 bra BB56_61;

cvt.u32.u16	%r53, %rs6;
add.s64 %rd244, %rd192, %rd194;
ld.shared.u8 %r54, [%rd244];
add.s32 %r55, %r54, %r53;
st.shared.u8 [%rd244], %r55;

BB56_61:
setp.ge.s32	%p63, %r1, %r256;
mov.u16 %rs249, %rs6;
@%p63 bra BB56_63;

ld.shared.u8 %rs12, [%rd37];
mov.u16 %rs249, %rs12;

BB56_63:
mov.u16 %rs210, %rs249;
mov.u16 %rs248, %rs210;
bar.sync 0;
setp.le.s32	%p64, %r1, %r256;
setp.gt.s32	%p65, %r1, 0;
and.pred %p66, %p64, %p65;
@!%p66 bra BB56_65;
bra.uni BB56_64;

BB56_64:
ld.shared.u8 %r56, [%rd37+-1];
cvt.u32.u16	%r57, %rs248;
and.b32 %r58, %r57, 255;
add.s32 %r59, %r56, %r58;
cvt.u16.u32	%rs248, %r59;

BB56_65:
mov.u16 %rs247, %rs248;
bar.sync 0;
@%p63 bra BB56_67;

st.shared.u8 [%rd37], %rs247;

BB56_67:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r60, %r1, -2;
setp.lt.s32	%p68, %r60, %r256;
and.pred %p69, %p68, %p4;
@!%p69 bra BB56_69;
bra.uni BB56_68;

BB56_68:
ld.shared.u8 %r61, [%rd37+-2];
cvt.u32.u16	%r62, %rs247;
and.b32 %r63, %r62, 255;
add.s32 %r64, %r61, %r63;
cvt.u16.u32	%rs247, %r64;

BB56_69:
mov.u16 %rs246, %rs247;
bar.sync 0;
@%p63 bra BB56_71;

st.shared.u8 [%rd37], %rs246;

BB56_71:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r65, %r1, -4;
setp.lt.s32	%p71, %r65, %r256;
and.pred %p72, %p71, %p5;
@!%p72 bra BB56_73;
bra.uni BB56_72;

BB56_72:
ld.shared.u8 %r66, [%rd37+-4];
cvt.u32.u16	%r67, %rs246;
and.b32 %r68, %r67, 255;
add.s32 %r69, %r66, %r68;
cvt.u16.u32	%rs246, %r69;

BB56_73:
mov.u16 %rs245, %rs246;
bar.sync 0;
@%p63 bra BB56_75;

st.shared.u8 [%rd37], %rs245;

BB56_75:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r70, %r1, -8;
setp.lt.s32	%p74, %r70, %r256;
and.pred %p75, %p74, %p6;
@!%p75 bra BB56_77;
bra.uni BB56_76;

BB56_76:
ld.shared.u8 %r71, [%rd37+-8];
cvt.u32.u16	%r72, %rs245;
and.b32 %r73, %r72, 255;
add.s32 %r74, %r71, %r73;
cvt.u16.u32	%rs245, %r74;

BB56_77:
mov.u16 %rs244, %rs245;
bar.sync 0;
@%p63 bra BB56_79;

st.shared.u8 [%rd37], %rs244;

BB56_79:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r75, %r1, -16;
setp.lt.s32	%p77, %r75, %r256;
and.pred %p78, %p77, %p7;
@!%p78 bra BB56_81;
bra.uni BB56_80;

BB56_80:
ld.shared.u8 %r76, [%rd37+-16];
cvt.u32.u16	%r77, %rs244;
and.b32 %r78, %r77, 255;
add.s32 %r79, %r76, %r78;
cvt.u16.u32	%rs244, %r79;

BB56_81:
mov.u16 %rs243, %rs244;
bar.sync 0;
@%p63 bra BB56_83;

st.shared.u8 [%rd37], %rs243;

BB56_83:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r80, %r1, -32;
setp.lt.s32	%p80, %r80, %r256;
and.pred %p81, %p80, %p8;
@!%p81 bra BB56_85;
bra.uni BB56_84;

BB56_84:
ld.shared.u8 %r81, [%rd37+-32];
cvt.u32.u16	%r82, %rs243;
and.b32 %r83, %r82, 255;
add.s32 %r84, %r81, %r83;
cvt.u16.u32	%rs243, %r84;

BB56_85:
mov.u16 %rs242, %rs243;
bar.sync 0;
@%p63 bra BB56_87;

st.shared.u8 [%rd37], %rs242;

BB56_87:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r85, %r1, -64;
setp.lt.s32	%p83, %r85, %r256;
and.pred %p84, %p83, %p9;
@!%p84 bra BB56_89;
bra.uni BB56_88;

BB56_88:
ld.shared.u8 %r86, [%rd37+-64];
cvt.u32.u16	%r87, %rs242;
and.b32 %r88, %r87, 255;
add.s32 %r89, %r86, %r88;
cvt.u16.u32	%rs242, %r89;

BB56_89:
mov.u16 %rs241, %rs242;
bar.sync 0;
@%p63 bra BB56_91;

st.shared.u8 [%rd37], %rs241;

BB56_91:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r90, %r1, -128;
setp.lt.s32	%p86, %r90, %r256;
and.pred %p87, %p86, %p10;
@!%p87 bra BB56_93;
bra.uni BB56_92;

BB56_92:
ld.shared.u8 %r91, [%rd37+-128];
cvt.u32.u16	%r92, %rs241;
and.b32 %r93, %r92, 255;
add.s32 %r94, %r91, %r93;
cvt.u16.u32	%rs241, %r94;

BB56_93:
bar.sync 0;
@%p63 bra BB56_95;

st.shared.u8 [%rd37], %rs241;

BB56_95:
setp.lt.s32	%p11, %r1, %r256;
add.s64 %rd61, %rd192, %rd194;
bar.sync 0;
add.s32 %r95, %r256, -1;
cvt.s64.s32	%rd248, %r95;
add.s64 %rd249, %rd61, %rd248;
ld.shared.u8 %rs251, [%rd249];
not.pred %p89, %p11;
or.pred %p91, %p1, %p89;
selp.b16	%rs200, %rs6, %rs241, %p11;
@%p91 bra BB56_97;

ld.shared.u8 %rs200, [%rd37+-1];

BB56_97:
bar.sync 0;
@%p63 bra BB56_99;

st.shared.u8 [%rd37], %rs200;

BB56_99:
bar.sync 0;

BB56_121:
mov.u16 %rs250, %rs251;
@%p56 bra BB56_123;

ld.shared.u8 %rs202, [%rd37];

BB56_123:
cvta.to.local.u64 %rd62, %rd191;
bar.sync 0;
cvt.s64.s32	%rd259, %r4;
add.s64 %rd64, %rd62, %rd259;
setp.ge.u64	%p103, %rd62, %rd64;
@%p103 bra BB56_125;

cvt.u32.u16	%r131, %rs202;
and.b32 %r132, %r131, 255;
ld.local.u8 %r133, [%rd62];
add.s32 %r134, %r133, %r132;
cvt.u16.u32	%rs202, %r134;
add.s64 %rd265, %rd192, %rd194;
mul.lo.s32 %r135, %r1, 3;
cvt.s64.s32	%rd266, %r135;
add.s64 %rd267, %rd265, %rd266;
st.shared.u8 [%rd267], %r134;

BB56_125:
add.s64 %rd270, %rd62, 1;
setp.ge.u64	%p104, %rd270, %rd64;
@%p104 bra BB56_127;

cvt.u32.u16	%r136, %rs202;
and.b32 %r137, %r136, 255;
ld.local.u8 %r138, [%rd62+1];
add.s32 %r139, %r138, %r137;
cvt.u16.u32	%rs202, %r139;
add.s64 %rd276, %rd192, %rd194;
mul.lo.s32 %r140, %r1, 3;
cvt.s64.s32	%rd277, %r140;
add.s64 %rd278, %rd276, %rd277;
st.shared.u8 [%rd278+1], %r139;

BB56_127:
add.s64 %rd281, %rd62, 2;
setp.ge.u64	%p105, %rd281, %rd64;
@%p105 bra BB56_129;

cvt.u32.u16	%r141, %rs202;
ld.local.u8 %r142, [%rd62+2];
add.s32 %r143, %r142, %r141;
add.s64 %rd287, %rd192, %rd194;
mul.lo.s32 %r144, %r1, 3;
cvt.s64.s32	%rd288, %r144;
add.s64 %rd289, %rd287, %rd288;
st.shared.u8 [%rd289+2], %r143;

BB56_129:
bar.sync 0;
@%p45 bra BB56_141;
bra.uni BB56_130;

BB56_141:
add.s64 %rd303, %rd41, %rd196;
ld.shared.u8 %rs163, [%rd37];
ld.shared.u8 %rs164, [%rd37+256];
ld.shared.u8 %rs165, [%rd37+512];
st.global.u8 [%rd303], %rs163;
st.global.u8 [%rd303+256], %rs164;
st.global.u8 [%rd303+512], %rs165;
bra.uni BB56_142;

BB56_130:
add.s64 %rd367, %rd192, %rd194;
cvt.s64.s32	%rd294, %r2;
add.s64 %rd65, %rd367, %rd294;
add.s64 %rd66, %rd34, %rd294;
setp.ge.u64	%p106, %rd367, %rd65;
@%p106 bra BB56_142;

mov.u64 %rd368, %rd34;
mov.u64 %rd375, %rd41;

BB56_132:
mov.u64 %rd71, %rd375;
sub.s64 %rd72, %rd66, %rd368;
setp.gt.s64	%p107, %rd72, 767;
add.s64 %rd73, %rd367, %rd196;
add.s64 %rd74, %rd71, %rd196;
@%p107 bra BB56_139;
bra.uni BB56_133;

BB56_139:
ld.shared.u8 %rs160, [%rd73];
ld.shared.u8 %rs161, [%rd73+256];
ld.shared.u8 %rs162, [%rd73+512];
st.global.u8 [%rd74], %rs160;
st.global.u8 [%rd74+256], %rs161;
st.global.u8 [%rd74+512], %rs162;
bra.uni BB56_140;

BB56_133:
setp.ge.s64	%p108, %rd196, %rd72;
@%p108 bra BB56_135;

ld.shared.u8 %rs157, [%rd73];
st.global.u8 [%rd74], %rs157;

BB56_135:
add.s32 %r145, %r1, 256;
cvt.s64.s32	%rd300, %r145;
setp.ge.s64	%p109, %rd300, %rd72;
@%p109 bra BB56_137;

ld.shared.u8 %rs158, [%rd73+256];
st.global.u8 [%rd74+256], %rs158;

BB56_137:
add.s32 %r146, %r1, 512;
cvt.s64.s32	%rd301, %r146;
setp.ge.s64	%p110, %rd301, %rd72;
@%p110 bra BB56_140;

ld.shared.u8 %rs159, [%rd73+512];
st.global.u8 [%rd74+512], %rs159;

BB56_140:
add.s64 %rd367, %rd367, 768;
add.s64 %rd368, %rd368, 768;
add.s64 %rd77, %rd71, 768;
setp.lt.u64	%p111, %rd367, %rd65;
mov.u64 %rd375, %rd77;
@%p111 bra BB56_132;

BB56_142:
bar.sync 0;
add.s64 %rd392, %rd40, 768;
add.s64 %rd376, %rd41, 768;
add.s64 %rd385, %rd39, 768;
sub.s64 %rd371, %rd30, %rd385;
setp.gt.s64	%p112, %rd371, 0;
@%p112 bra BB56_29;
bra.uni BB56_259;

BB56_143:
setp.lt.s64	%p113, %rd371, 1;
@%p113 bra BB56_259;

cvt.s64.s32	%rd83, %r1;
add.s64 %rd84, %rd34, %rd83;
mul.lo.s32 %r8, %r1, -3;
mul.lo.s32 %r147, %r1, 3;
cvt.s64.s32	%rd304, %r147;
add.s64 %rd85, %rd34, %rd304;
cvta.to.local.u64 %rd306, %rd191;
add.s64 %rd86, %rd306, 1;
add.s32 %r148, %r1, 256;
cvt.s64.s32	%rd87, %r148;
add.s32 %r149, %r1, 512;
cvt.s64.s32	%rd88, %r149;
add.s32 %r9, %r1, -2;
mov.u64 %rd370, %rd371;
mov.u64 %rd374, %rd376;
mov.u64 %rd383, %rd385;
mov.u64 %rd390, %rd392;
mov.u16 %rs238, %rs250;

BB56_145:
mov.u16 %rs61, %rs238;
mov.u64 %rd388, %rd390;
mov.u64 %rd91, %rd388;
mov.u64 %rd381, %rd383;
mov.u64 %rd90, %rd381;
mov.u64 %rd89, %rd370;
cvt.u32.u64	%r150, %rd89;
mov.u32 %r151, 768;
min.s32 %r10, %r150, %r151;
setp.eq.s32	%p114, %r10, 768;
@%p114 bra BB56_156;
bra.uni BB56_146;

BB56_156:
add.s64 %rd307, %rd91, %rd83;
ld.global.u8 %rs172, [%rd307];
st.u8 [%rd84], %rs172;
ld.global.u8 %rs173, [%rd307+256];
st.u8 [%rd84+256], %rs173;
ld.global.u8 %rs174, [%rd307+512];
st.u8 [%rd84+512], %rs174;
bra.uni BB56_157;

BB56_146:
cvt.s64.s32	%rd377, %r10;
add.s64 %rd94, %rd90, %rd377;
setp.lt.s32	%p115, %r10, 1;
mov.u64 %rd378, %rd34;
mov.u64 %rd382, %rd90;
mov.u64 %rd389, %rd91;
@%p115 bra BB56_157;

BB56_147:
mov.u64 %rd98, %rd389;
mov.u64 %rd97, %rd382;
mov.u64 %rd96, %rd378;
add.s64 %rd99, %rd98, %rd83;
add.s64 %rd100, %rd96, %rd83;
setp.gt.s64	%p116, %rd377, 767;
@%p116 bra BB56_154;
bra.uni BB56_148;

BB56_154:
ld.global.u8 %rs169, [%rd99];
st.u8 [%rd100], %rs169;
ld.global.u8 %rs170, [%rd99+256];
st.u8 [%rd100+256], %rs170;
ld.global.u8 %rs171, [%rd99+512];
st.u8 [%rd100+512], %rs171;
bra.uni BB56_155;

BB56_148:
setp.ge.s64	%p117, %rd83, %rd377;
@%p117 bra BB56_150;

ld.global.u8 %rs166, [%rd99];
st.u8 [%rd100], %rs166;

BB56_150:
setp.ge.s64	%p118, %rd87, %rd377;
@%p118 bra BB56_152;

ld.global.u8 %rs167, [%rd99+256];
st.u8 [%rd100+256], %rs167;

BB56_152:
setp.ge.s64	%p119, %rd88, %rd377;
@%p119 bra BB56_155;

ld.global.u8 %rs168, [%rd99+512];
st.u8 [%rd100+512], %rs168;

BB56_155:
add.s64 %rd101, %rd98, 768;
add.s64 %rd102, %rd96, 768;
add.s64 %rd103, %rd97, 768;
sub.s64 %rd377, %rd94, %rd103;
setp.gt.s64	%p120, %rd377, 0;
mov.u64 %rd378, %rd102;
mov.u64 %rd382, %rd103;
mov.u64 %rd389, %rd101;
@%p120 bra BB56_147;

BB56_157:
bar.sync 0;
add.s32 %r152, %r10, %r8;
mov.u32 %r153, 3;
min.s32 %r11, %r152, %r153;
mov.u32 %r154, 0;
max.s32 %r12, %r11, %r154;
setp.gt.u32	%p121, %r12, 2;
@%p121 bra BB56_164;
bra.uni BB56_158;

BB56_164:
ld.u8 %rs178, [%rd85];
st.local.u8 [%rd36], %rs178;
ld.u8 %rs179, [%rd85+1];
st.local.u8 [%rd36+1], %rs179;
ld.u8 %rs180, [%rd85+2];
st.local.u8 [%rd36+2], %rs180;
bra.uni BB56_165;

BB56_158:
setp.lt.s32	%p122, %r11, 1;
mov.u64 %rd395, %rd306;
@%p122 bra BB56_160;

ld.u8 %rs175, [%rd85];
st.local.u8 [%rd36], %rs175;
mov.u64 %rd395, %rd86;

BB56_160:
mov.u64 %rd393, %rd395;
mov.u64 %rd394, %rd393;
setp.lt.s32	%p123, %r12, 2;
@%p123 bra BB56_162;

ld.u8 %rs176, [%rd85+1];
st.local.u8 [%rd394], %rs176;
add.s64 %rd394, %rd394, 1;

BB56_162:
setp.lt.s32	%p124, %r12, 3;
@%p124 bra BB56_165;

ld.u8 %rs177, [%rd85+2];
st.local.u8 [%rd394], %rs177;

BB56_165:
setp.eq.s32	%p125, %r12, 0;
@%p125 bra BB56_170;

ld.local.u8 %rs252, [%rd36];
add.s32 %r13, %r12, -1;
setp.lt.s32	%p126, %r13, 1;
@%p126 bra BB56_168;

cvt.u32.u16	%r155, %rs252;
and.b32 %r156, %r155, 255;
ld.local.u8 %r157, [%rd36+1];
add.s32 %r158, %r157, %r156;
cvt.u16.u32	%rs252, %r158;

BB56_168:
setp.lt.s32	%p127, %r13, 2;
@%p127 bra BB56_170;

cvt.u32.u16	%r159, %rs252;
and.b32 %r160, %r159, 255;
ld.local.u8 %r161, [%rd36+2];
add.s32 %r162, %r161, %r160;
cvt.u16.u32	%rs252, %r162;

BB56_170:
bar.sync 0;
@%p125 bra BB56_172;

st.u8 [%rd84], %rs252;

BB56_172:
bar.sync 0;
setp.gt.s32	%p129, %r10, 767;
mov.u32 %r257, 256;
@%p129 bra BB56_174;

add.s32 %r164, %r10, 2;
mul.hi.s32 %r165, %r164, 1431655766;
shr.u32 %r166, %r165, 31;
add.s32 %r257, %r165, %r166;

BB56_174:
setp.eq.s32	%p130, %r257, 256;
@%p130 bra BB56_216;
bra.uni BB56_175;

BB56_216:
@%p24 bra BB56_218;

cvt.u32.u16	%r209, %rs61;
ld.u8 %r210, [%rd34];
add.s32 %r211, %r210, %r209;
st.u8 [%rd34], %r211;

BB56_218:
setp.lt.s32	%p22, %r1, 1;
ld.u8 %rs204, [%rd84];
bar.sync 0;
@%p22 bra BB56_220;

cvt.u32.u16	%r212, %rs204;
and.b32 %r213, %r212, 255;
ld.u8 %r214, [%rd84+-1];
add.s32 %r215, %r214, %r213;
cvt.u16.u32	%rs204, %r215;

BB56_220:
bar.sync 0;
st.u8 [%rd84], %rs204;
bar.sync 0;
setp.lt.s32	%p163, %r1, 2;
@%p163 bra BB56_222;

ld.u8 %r216, [%rd84+-2];
cvt.u32.u16	%r217, %rs204;
and.b32 %r218, %r217, 255;
add.s32 %r219, %r216, %r218;
cvt.u16.u32	%rs204, %r219;

BB56_222:
bar.sync 0;
st.u8 [%rd84], %rs204;
bar.sync 0;
setp.lt.s32	%p164, %r1, 4;
@%p164 bra BB56_224;

ld.u8 %r220, [%rd84+-4];
cvt.u32.u16	%r221, %rs204;
and.b32 %r222, %r221, 255;
add.s32 %r223, %r220, %r222;
cvt.u16.u32	%rs204, %r223;

BB56_224:
bar.sync 0;
st.u8 [%rd84], %rs204;
bar.sync 0;
setp.lt.s32	%p165, %r1, 8;
@%p165 bra BB56_226;

ld.u8 %r224, [%rd84+-8];
cvt.u32.u16	%r225, %rs204;
and.b32 %r226, %r225, 255;
add.s32 %r227, %r224, %r226;
cvt.u16.u32	%rs204, %r227;

BB56_226:
bar.sync 0;
st.u8 [%rd84], %rs204;
bar.sync 0;
setp.lt.s32	%p166, %r1, 16;
@%p166 bra BB56_228;

ld.u8 %r228, [%rd84+-16];
cvt.u32.u16	%r229, %rs204;
and.b32 %r230, %r229, 255;
add.s32 %r231, %r228, %r230;
cvt.u16.u32	%rs204, %r231;

BB56_228:
bar.sync 0;
st.u8 [%rd84], %rs204;
bar.sync 0;
setp.lt.s32	%p167, %r1, 32;
@%p167 bra BB56_230;

ld.u8 %r232, [%rd84+-32];
cvt.u32.u16	%r233, %rs204;
and.b32 %r234, %r233, 255;
add.s32 %r235, %r232, %r234;
cvt.u16.u32	%rs204, %r235;

BB56_230:
bar.sync 0;
st.u8 [%rd84], %rs204;
bar.sync 0;
setp.lt.s32	%p168, %r1, 64;
@%p168 bra BB56_232;

ld.u8 %r236, [%rd84+-64];
cvt.u32.u16	%r237, %rs204;
and.b32 %r238, %r237, 255;
add.s32 %r239, %r236, %r238;
cvt.u16.u32	%rs204, %r239;

BB56_232:
bar.sync 0;
st.u8 [%rd84], %rs204;
bar.sync 0;
setp.lt.s32	%p169, %r1, 128;
@%p169 bra BB56_234;

ld.u8 %r240, [%rd84+-128];
cvt.u32.u16	%r241, %rs204;
and.b32 %r242, %r241, 255;
add.s32 %r243, %r240, %r242;
cvt.u16.u32	%rs204, %r243;

BB56_234:
bar.sync 0;
st.u8 [%rd84], %rs204;
bar.sync 0;
ld.u8 %rs239, [%rd34+255];
mov.u16 %rs228, %rs61;
@%p1 bra BB56_236;

ld.u8 %rs228, [%rd84+-1];

BB56_236:
bar.sync 0;
st.u8 [%rd84], %rs228;
bar.sync 0;
bra.uni BB56_237;

BB56_175:
@%p24 bra BB56_177;

cvt.u32.u16	%r167, %rs61;
ld.u8 %r168, [%rd34];
add.s32 %r169, %r168, %r167;
st.u8 [%rd34], %r169;

BB56_177:
setp.ge.s32	%p132, %r1, %r257;
mov.u16 %rs237, %rs61;
@%p132 bra BB56_179;

ld.u8 %rs67, [%rd84];
mov.u16 %rs237, %rs67;

BB56_179:
mov.u16 %rs220, %rs237;
mov.u16 %rs236, %rs220;
bar.sync 0;
setp.le.s32	%p133, %r1, %r257;
setp.gt.s32	%p134, %r1, 0;
and.pred %p135, %p133, %p134;
@!%p135 bra BB56_181;
bra.uni BB56_180;

BB56_180:
ld.u8 %r170, [%rd84+-1];
cvt.u32.u16	%r171, %rs236;
and.b32 %r172, %r171, 255;
add.s32 %r173, %r170, %r172;
cvt.u16.u32	%rs236, %r173;

BB56_181:
mov.u16 %rs235, %rs236;
bar.sync 0;
@%p132 bra BB56_183;

st.u8 [%rd84], %rs235;

BB56_183:
setp.gt.s32	%p14, %r1, 1;
bar.sync 0;
setp.lt.s32	%p137, %r9, %r257;
and.pred %p138, %p137, %p14;
@!%p138 bra BB56_185;
bra.uni BB56_184;

BB56_184:
ld.u8 %r174, [%rd84+-2];
cvt.u32.u16	%r175, %rs235;
and.b32 %r176, %r175, 255;
add.s32 %r177, %r174, %r176;
cvt.u16.u32	%rs235, %r177;

BB56_185:
mov.u16 %rs234, %rs235;
bar.sync 0;
@%p132 bra BB56_187;

st.u8 [%rd84], %rs234;

BB56_187:
setp.gt.s32	%p15, %r1, 3;
bar.sync 0;
add.s32 %r178, %r9, -2;
setp.lt.s32	%p140, %r178, %r257;
and.pred %p141, %p140, %p15;
@!%p141 bra BB56_189;
bra.uni BB56_188;

BB56_188:
ld.u8 %r179, [%rd84+-4];
cvt.u32.u16	%r180, %rs234;
and.b32 %r181, %r180, 255;
add.s32 %r182, %r179, %r181;
cvt.u16.u32	%rs234, %r182;

BB56_189:
mov.u16 %rs233, %rs234;
bar.sync 0;
@%p132 bra BB56_191;

st.u8 [%rd84], %rs233;

BB56_191:
setp.gt.s32	%p16, %r1, 7;
bar.sync 0;
add.s32 %r183, %r9, -6;
setp.lt.s32	%p143, %r183, %r257;
and.pred %p144, %p143, %p16;
@!%p144 bra BB56_193;
bra.uni BB56_192;

BB56_192:
ld.u8 %r184, [%rd84+-8];
cvt.u32.u16	%r185, %rs233;
and.b32 %r186, %r185, 255;
add.s32 %r187, %r184, %r186;
cvt.u16.u32	%rs233, %r187;

BB56_193:
mov.u16 %rs232, %rs233;
bar.sync 0;
@%p132 bra BB56_195;

st.u8 [%rd84], %rs232;

BB56_195:
setp.gt.s32	%p17, %r1, 15;
bar.sync 0;
add.s32 %r188, %r9, -14;
setp.lt.s32	%p146, %r188, %r257;
and.pred %p147, %p146, %p17;
@!%p147 bra BB56_197;
bra.uni BB56_196;

BB56_196:
ld.u8 %r189, [%rd84+-16];
cvt.u32.u16	%r190, %rs232;
and.b32 %r191, %r190, 255;
add.s32 %r192, %r189, %r191;
cvt.u16.u32	%rs232, %r192;

BB56_197:
mov.u16 %rs231, %rs232;
bar.sync 0;
@%p132 bra BB56_199;

st.u8 [%rd84], %rs231;

BB56_199:
setp.gt.s32	%p18, %r1, 31;
bar.sync 0;
add.s32 %r193, %r9, -30;
setp.lt.s32	%p149, %r193, %r257;
and.pred %p150, %p149, %p18;
@!%p150 bra BB56_201;
bra.uni BB56_200;

BB56_200:
ld.u8 %r194, [%rd84+-32];
cvt.u32.u16	%r195, %rs231;
and.b32 %r196, %r195, 255;
add.s32 %r197, %r194, %r196;
cvt.u16.u32	%rs231, %r197;

BB56_201:
mov.u16 %rs230, %rs231;
bar.sync 0;
@%p132 bra BB56_203;

st.u8 [%rd84], %rs230;

BB56_203:
setp.gt.s32	%p19, %r1, 63;
bar.sync 0;
add.s32 %r198, %r9, -62;
setp.lt.s32	%p152, %r198, %r257;
and.pred %p153, %p152, %p19;
@!%p153 bra BB56_205;
bra.uni BB56_204;

BB56_204:
ld.u8 %r199, [%rd84+-64];
cvt.u32.u16	%r200, %rs230;
and.b32 %r201, %r200, 255;
add.s32 %r202, %r199, %r201;
cvt.u16.u32	%rs230, %r202;

BB56_205:
mov.u16 %rs229, %rs230;
bar.sync 0;
@%p132 bra BB56_207;

st.u8 [%rd84], %rs229;

BB56_207:
setp.gt.s32	%p20, %r1, 127;
bar.sync 0;
add.s32 %r203, %r9, -126;
setp.lt.s32	%p155, %r203, %r257;
and.pred %p156, %p155, %p20;
@!%p156 bra BB56_209;
bra.uni BB56_208;

BB56_208:
ld.u8 %r204, [%rd84+-128];
cvt.u32.u16	%r205, %rs229;
and.b32 %r206, %r205, 255;
add.s32 %r207, %r204, %r206;
cvt.u16.u32	%rs229, %r207;

BB56_209:
bar.sync 0;
@%p132 bra BB56_211;

st.u8 [%rd84], %rs229;

BB56_211:
setp.lt.s32	%p21, %r1, %r257;
bar.sync 0;
add.s32 %r208, %r257, -1;
cvt.s64.s32	%rd309, %r208;
add.s64 %rd310, %rd34, %rd309;
ld.u8 %rs239, [%rd310];
not.pred %p158, %p21;
or.pred %p160, %p1, %p158;
selp.b16	%rs203, %rs61, %rs229, %p21;
@%p160 bra BB56_213;

ld.u8 %rs203, [%rd84+-1];

BB56_213:
bar.sync 0;
@%p132 bra BB56_215;

st.u8 [%rd84], %rs203;

BB56_215:
bar.sync 0;

BB56_237:
mov.u16 %rs238, %rs239;
@%p125 bra BB56_239;

ld.u8 %rs252, [%rd84];

BB56_239:
cvta.to.local.u64 %rd110, %rd191;
bar.sync 0;
cvt.s64.s32	%rd312, %r12;
add.s64 %rd112, %rd110, %rd312;
setp.ge.u64	%p172, %rd110, %rd112;
@%p172 bra BB56_241;

cvt.u32.u16	%r244, %rs252;
and.b32 %r245, %r244, 255;
ld.local.u8 %r246, [%rd36];
add.s32 %r247, %r246, %r245;
cvt.u16.u32	%rs252, %r247;
st.u8 [%rd85], %r247;

BB56_241:
setp.ge.u64	%p173, %rd86, %rd112;
@%p173 bra BB56_243;

cvt.u32.u16	%r248, %rs252;
and.b32 %r249, %r248, 255;
ld.local.u8 %r250, [%rd36+1];
add.s32 %r251, %r250, %r249;
cvt.u16.u32	%rs252, %r251;
st.u8 [%rd85+1], %r251;

BB56_243:
add.s64 %rd313, %rd86, 1;
setp.ge.u64	%p174, %rd313, %rd112;
@%p174 bra BB56_245;

cvt.u32.u16	%r252, %rs252;
ld.local.u8 %r253, [%rd36+2];
add.s32 %r254, %r253, %r252;
st.u8 [%rd85+2], %r254;

BB56_245:
bar.sync 0;
@%p114 bra BB56_257;
bra.uni BB56_246;

BB56_257:
add.s64 %rd318, %rd374, %rd83;
ld.u8 %rs188, [%rd84];
st.global.u8 [%rd318], %rs188;
ld.u8 %rs189, [%rd84+256];
st.global.u8 [%rd318+256], %rs189;
ld.u8 %rs190, [%rd84+512];
st.global.u8 [%rd318+512], %rs190;
bra.uni BB56_258;

BB56_246:
setp.lt.s32	%p175, %r10, 1;
@%p175 bra BB56_258;

cvt.s64.s32	%rd315, %r10;
add.s64 %rd113, %rd34, %rd315;
mov.u64 %rd396, 0;
mov.u64 %rd397, %rd83;

BB56_248:
mov.u64 %rd115, %rd397;
add.s64 %rd316, %rd34, %rd396;
sub.s64 %rd116, %rd113, %rd316;
setp.gt.s64	%p176, %rd116, 767;
add.s64 %rd117, %rd34, %rd115;
add.s64 %rd118, %rd374, %rd115;
@%p176 bra BB56_255;
bra.uni BB56_249;

BB56_255:
ld.u8 %rs185, [%rd117];
st.global.u8 [%rd118], %rs185;
ld.u8 %rs186, [%rd117+256];
st.global.u8 [%rd118+256], %rs186;
ld.u8 %rs187, [%rd117+512];
st.global.u8 [%rd118+512], %rs187;
bra.uni BB56_256;

BB56_249:
setp.ge.s64	%p177, %rd83, %rd116;
@%p177 bra BB56_251;

ld.u8 %rs182, [%rd117];
st.global.u8 [%rd118], %rs182;

BB56_251:
setp.ge.s64	%p178, %rd87, %rd116;
@%p178 bra BB56_253;

ld.u8 %rs183, [%rd117+256];
st.global.u8 [%rd118+256], %rs183;

BB56_253:
setp.ge.s64	%p179, %rd88, %rd116;
@%p179 bra BB56_256;

ld.u8 %rs184, [%rd117+512];
st.global.u8 [%rd118+512], %rs184;

BB56_256:
add.s64 %rd119, %rd115, 768;
add.s64 %rd396, %rd396, 768;
add.s64 %rd317, %rd34, %rd396;
setp.lt.u64	%p180, %rd317, %rd113;
mov.u64 %rd397, %rd119;
@%p180 bra BB56_248;

BB56_258:
bar.sync 0;
add.s64 %rd390, %rd91, 768;
add.s64 %rd374, %rd374, 768;
add.s64 %rd383, %rd90, 768;
sub.s64 %rd370, %rd30, %rd383;
setp.gt.s64	%p181, %rd370, 0;
@%p181 bra BB56_145;

BB56_259:
@%p24 bra BB56_275;


	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r255, 1, 0, p; 
} 


	setp.eq.s32	%p183, %r255, 0;
@%p183 bra BB56_274;

mov.u64 %rd320, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd321, %rd320;
sub.s64 %rd126, %rd34, %rd321;
setp.eq.s64	%p184, %rd34, 0;
@%p184 bra BB56_275;

add.s64 %rd322, %rd126, -16;
add.s64 %rd324, %rd320, %rd322;
add.s64 %rd128, %rd321, %rd322;
ld.shared.u8 %rs191, [%rd324];
or.b16 %rs192, %rs191, 1;
st.shared.u8 [%rd324], %rs192;
ld.shared.u64 %rd129, [%rd324+8];
setp.eq.s64	%p185, %rd129, 0;
mov.u64 %rd401, %rd128;
@%p185 bra BB56_268;

mov.u64 %rd130, %rd128;
ld.u8 %rs193, [%rd129];
and.b16 %rs194, %rs193, 1;
setp.eq.b16	%p186, %rs194, 1;
mov.u64 %rd401, %rd130;
@!%p186 bra BB56_268;
bra.uni BB56_264;

BB56_264:
ld.u64 %rd132, [%rd129];
shr.u64 %rd133, %rd132, 1;
add.s64 %rd134, %rd129, 16;
add.s64 %rd135, %rd134, %rd133;
ld.shared.u64 %rd326, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p187, %rd135, %rd326;
mov.u64 %rd401, %rd129;
@%p187 bra BB56_268;

ld.u8 %rs195, [%rd135];
and.b16 %rs196, %rs195, 1;
setp.eq.b16	%p188, %rs196, 1;
mov.u64 %rd398, %rd129;
mov.u64 %rd401, %rd398;
@!%p188 bra BB56_268;
bra.uni BB56_266;

BB56_266:
ld.u64 %rd327, [%rd135];
shr.u64 %rd328, %rd327, 1;
add.s64 %rd329, %rd328, %rd133;
add.s64 %rd330, %rd329, 16;
shl.b64 %rd331, %rd330, 1;
and.b64 %rd332, %rd132, 1;
or.b64 %rd333, %rd331, %rd332;
st.u64 [%rd129], %rd333;
and.b64 %rd136, %rd330, 9223372036854775807;
add.s64 %rd334, %rd134, %rd136;
ld.shared.u64 %rd335, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p189, %rd334, %rd335;
mov.u64 %rd399, %rd129;
mov.u64 %rd401, %rd399;
@%p189 bra BB56_268;

add.s64 %rd336, %rd136, %rd134;
st.u64 [%rd336+8], %rd129;
mov.u64 %rd401, %rd129;

BB56_268:
ld.u64 %rd139, [%rd401];
shr.u64 %rd140, %rd139, 1;
add.s64 %rd141, %rd401, 16;
add.s64 %rd142, %rd141, %rd140;
ld.shared.u64 %rd337, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p190, %rd142, %rd337;
@%p190 bra BB56_272;

ld.u8 %rs197, [%rd142];
and.b16 %rs198, %rs197, 1;
setp.eq.b16	%p191, %rs198, 1;
@!%p191 bra BB56_275;
bra.uni BB56_270;

BB56_270:
ld.u64 %rd338, [%rd142];
shr.u64 %rd339, %rd338, 1;
add.s64 %rd340, %rd339, %rd140;
add.s64 %rd341, %rd340, 16;
shl.b64 %rd342, %rd341, 1;
and.b64 %rd343, %rd139, 1;
or.b64 %rd344, %rd342, %rd343;
st.u64 [%rd401], %rd344;
and.b64 %rd143, %rd341, 9223372036854775807;
add.s64 %rd345, %rd141, %rd143;
ld.shared.u64 %rd346, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p192, %rd345, %rd346;
@%p192 bra BB56_275;

add.s64 %rd347, %rd143, %rd141;
st.u64 [%rd347+8], %rd401;
bra.uni BB56_275;

BB56_274:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
call.uni 
free, 
(
param0
);


	}

BB56_275:
bar.sync 0;

BB56_276:
ret;

BB56_272:
setp.lt.u64	%p193, %rd142, %rd401;
@%p193 bra BB56_275;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd401;
bra.uni BB56_275;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPaNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIaEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPaNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIaEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPaNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIaEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPaNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIaEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPaNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIaEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPaNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIaEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPaNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIaEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPaNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIaEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB57_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB57_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB57_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
cvt.u64.u32	%rd17, %r26;
add.s64 %rd19, %rd15, %rd17;
add.s64 %rd18, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;

BB57_4:
ld.global.u8 %rs12, [%rd19];
st.global.u8 [%rd18], %rs12;
add.s64 %rd19, %rd19, %rd3;
add.s64 %rd18, %rd18, %rd3;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB57_4;

BB57_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPaNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIaEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPaNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIaEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPaNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIaEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPaNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIaEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPaNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIaEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPaNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIaEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPaNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIaEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIaNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPaNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIaEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB58_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB58_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd22, %r21;
add.s64 %rd24, %rd1, %rd22;
add.s64 %rd23, %rd2, %rd22;
setp.ge.s64	%p4, %rd22, %rd16;
@%p4 bra BB58_4;

BB58_3:
ld.global.u8 %rs12, [%rd24];
st.global.u8 [%rd23], %rs12;
add.s64 %rd24, %rd24, %rd4;
add.s64 %rd23, %rd23, %rd4;
add.s64 %rd22, %rd22, %rd4;
setp.lt.s64	%p5, %rd22, %rd16;
@%p5 bra BB58_3;

BB58_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
.local .align 1 .b8 __local_depot59[9];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<486>;
.reg .b16 %rs<751>;
.reg .b32 %r<683>;
.reg .b64 %rd<789>;


mov.u64 %rd788, __local_depot59;
cvta.local.u64 %SP, %rd788;
ld.param.v2.u32 {%r41, %r42}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r43, %r44}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd376, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd375, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd374, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd372, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd371, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd378, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+72];
add.u64 %rd379, %SP, 0;
cvta.to.local.u64 %rd1, %rd379;
cvta.to.global.u64 %rd2, %rd378;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p42, %r1, 0;
mov.u64 %rd380, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd381, %rd380;
setp.eq.s64	%p43, %rd381, 0;
or.pred %p44, %p42, %p43;
@%p44 bra BB59_2;

cvt.s64.s32	%rd382, %r43;
mov.u32 %r47, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r47;
mov.u64 %rd383, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd384, %rd383;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd384;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd382;

BB59_2:
bar.sync 0;
mov.u32 %r48, %ctaid.x;
add.s32 %r49, %r48, %r42;
cvt.s64.s32	%rd385, %r49;
mul.lo.s64 %rd386, %rd385, %rd374;
min.s64 %rd8, %rd376, %rd385;
add.s64 %rd387, %rd8, %rd386;
setp.lt.s64	%p45, %rd385, %rd376;
selp.u64	%rd388, 1, 0, %p45;
add.s64 %rd389, %rd388, %rd374;
add.s64 %rd390, %rd389, %rd387;
mul.lo.s64 %rd9, %rd387, %rd375;
mul.lo.s64 %rd391, %rd390, %rd375;
min.s64 %rd392, %rd391, %rd372;
add.s64 %rd10, %rd371, %rd392;
cvta.to.global.u64 %rd393, %rd371;
add.s64 %rd684, %rd393, %rd9;
add.s64 %rd677, %rd371, %rd9;
add.s64 %rd669, %rd2, %rd9;
setp.eq.s32	%p46, %r49, 0;
@%p46 bra BB59_384;

ld.param.u64 %rd625, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
cvta.to.global.u64 %rd394, %rd625;
add.s32 %r52, %r49, -1;
cvt.s64.s32	%rd395, %r52;
add.s64 %rd396, %rd394, %rd395;
ld.global.u8 %rs698, [%rd396];
bar.sync 0;
@%p42 bra BB59_24;

ld.shared.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd628, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd635, %rd628;
setp.eq.s64	%p48, %rd15, %rd635;
mov.u64 %rd633, %rd15;
@%p48 bra BB59_8;

mov.u64 %rd634, %rd633;

BB59_6:
mov.u64 %rd630, %rd635;
mov.u64 %rd633, %rd634;
mov.u64 %rd634, %rd630;
ld.shared.u8 %rs329, [%rd628];
and.b16 %rs330, %rs329, 1;
setp.eq.b16	%p49, %rs330, 1;
not.pred %p50, %p49;
ld.shared.u64 %rd20, [%rd628];
setp.lt.u64	%p51, %rd20, 2304;
or.pred %p52, %p50, %p51;
@!%p52 bra BB59_8;
bra.uni BB59_7;

BB59_7:
shr.u64 %rd399, %rd20, 1;
add.s64 %rd400, %rd628, %rd399;
add.s64 %rd628, %rd400, 16;
add.s64 %rd401, %rd634, %rd399;
add.s64 %rd635, %rd401, 16;
setp.ne.s64	%p53, %rd635, %rd15;
mov.u64 %rd633, %rd634;
@%p53 bra BB59_6;

BB59_8:
setp.eq.s64	%p55, %rd633, %rd15;
mov.pred %p484, 0;
@%p55 bra BB59_10;

ld.u64 %rd403, [%rd633];
shr.u64 %rd404, %rd403, 1;
add.s64 %rd405, %rd633, %rd404;
add.s64 %rd639, %rd405, 16;
setp.ne.s64	%p484, %rd639, %rd15;

BB59_10:
@%p484 bra BB59_16;
bra.uni BB59_11;

BB59_16:
ld.u64 %rd31, [%rd639];
and.b64 %rd420, %rd31, -32;
setp.eq.s64	%p59, %rd420, 2304;
cvt.u16.u64	%rs651, %rd31;
@%p59 bra BB59_19;

add.s64 %rd32, %rd639, 16;
ld.u64 %rd421, [%rd639+1168];
and.b64 %rd422, %rd421, 1;
add.s64 %rd423, %rd31, -2336;
and.b64 %rd424, %rd423, -2;
or.b64 %rd425, %rd422, %rd424;
st.u64 [%rd639+1168], %rd425;
st.u64 [%rd639+1176], %rd639;
cvt.u16.u64	%rs332, %rd423;
or.b16 %rs333, %rs332, 1;
and.b64 %rd426, %rd31, 1;
or.b64 %rd427, %rd426, 2304;
st.u64 [%rd639], %rd427;
st.u8 [%rd639+1168], %rs333;
ld.u64 %rd428, [%rd639+1168];
shr.u64 %rd33, %rd428, 1;
add.s64 %rd429, %rd33, %rd32;
add.s64 %rd430, %rd429, 1168;
ld.shared.u64 %rd431, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p60, %rd430, %rd431;
cvt.u16.u64	%rs334, %rd31;
and.b16 %rs651, %rs334, 1;
@%p60 bra BB59_19;

add.s64 %rd432, %rd32, 1152;
st.u64 [%rd429+1176], %rd432;
ld.u8 %rs651, [%rd639];

BB59_19:
and.b16 %rs335, %rs651, 254;
st.u8 [%rd639], %rs335;
bra.uni BB59_20;

BB59_384:
sub.s64 %rd509, %rd677, %rd10;
setp.gt.s64	%p265, %rd509, -1;
@%p265 bra BB59_768;

ld.global.u8 %rs748, [%rd684];
bar.sync 0;
@%p42 bra BB59_387;

st.global.u8 [%rd669], %rs748;

BB59_387:
setp.eq.s32	%p21, %r1, 0;
bar.sync 0;
@!%p21 bra BB59_408;
bra.uni BB59_388;

BB59_388:
ld.shared.u64 %rd191, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd708, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd715, %rd708;
setp.eq.s64	%p267, %rd191, %rd715;
mov.u64 %rd713, %rd191;
@%p267 bra BB59_392;

mov.u64 %rd714, %rd713;

BB59_390:
mov.u64 %rd710, %rd715;
mov.u64 %rd713, %rd714;
mov.u64 %rd714, %rd710;
ld.shared.u8 %rs490, [%rd708];
and.b16 %rs491, %rs490, 1;
setp.eq.b16	%p268, %rs491, 1;
not.pred %p269, %p268;
ld.shared.u64 %rd196, [%rd708];
setp.lt.u64	%p270, %rd196, 2304;
or.pred %p271, %p269, %p270;
@!%p271 bra BB59_392;
bra.uni BB59_391;

BB59_391:
shr.u64 %rd512, %rd196, 1;
add.s64 %rd513, %rd708, %rd512;
add.s64 %rd708, %rd513, 16;
add.s64 %rd514, %rd714, %rd512;
add.s64 %rd715, %rd514, 16;
setp.ne.s64	%p272, %rd715, %rd191;
mov.u64 %rd713, %rd714;
@%p272 bra BB59_390;

BB59_392:
setp.eq.s64	%p274, %rd713, %rd191;
mov.pred %p485, 0;
@%p274 bra BB59_394;

ld.u64 %rd516, [%rd713];
shr.u64 %rd517, %rd516, 1;
add.s64 %rd518, %rd713, %rd517;
add.s64 %rd719, %rd518, 16;
setp.ne.s64	%p485, %rd719, %rd191;

BB59_394:
@%p485 bra BB59_400;
bra.uni BB59_395;

BB59_400:
ld.u64 %rd207, [%rd719];
and.b64 %rd533, %rd207, -32;
setp.eq.s64	%p278, %rd533, 2304;
cvt.u16.u64	%rs701, %rd207;
@%p278 bra BB59_403;

add.s64 %rd208, %rd719, 16;
ld.u64 %rd534, [%rd719+1168];
and.b64 %rd535, %rd534, 1;
add.s64 %rd536, %rd207, -2336;
and.b64 %rd537, %rd536, -2;
or.b64 %rd538, %rd535, %rd537;
st.u64 [%rd719+1168], %rd538;
st.u64 [%rd719+1176], %rd719;
cvt.u16.u64	%rs493, %rd536;
or.b16 %rs494, %rs493, 1;
and.b64 %rd539, %rd207, 1;
or.b64 %rd540, %rd539, 2304;
st.u64 [%rd719], %rd540;
st.u8 [%rd719+1168], %rs494;
ld.u64 %rd541, [%rd719+1168];
shr.u64 %rd209, %rd541, 1;
add.s64 %rd542, %rd209, %rd208;
add.s64 %rd543, %rd542, 1168;
ld.shared.u64 %rd544, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p279, %rd543, %rd544;
cvt.u16.u64	%rs495, %rd207;
and.b16 %rs701, %rs495, 1;
@%p279 bra BB59_403;

add.s64 %rd545, %rd208, 1152;
st.u64 [%rd542+1176], %rd545;
ld.u8 %rs701, [%rd719];

BB59_403:
and.b16 %rs496, %rs701, 254;
st.u8 [%rd719], %rs496;
bra.uni BB59_404;

BB59_11:
mov.u64 %rd407, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd408, %rd407;
sub.s64 %rd409, %rd15, %rd408;
add.s64 %rd410, %rd409, 1168;
ld.shared.u64 %rd411, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p56, %rd410, %rd411;
mov.u64 %rd637, -1;
mov.u64 %rd638, %rd15;
@%p56 bra BB59_13;

add.s64 %rd26, %rd15, 1168;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd26;
mov.u64 %rd637, %rd26;
mov.u64 %rd638, %rd26;

BB59_13:
mov.u64 %rd27, %rd638;
setp.eq.s64	%p57, %rd637, -1;
@%p57 bra BB59_15;

mov.u64 %rd412, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd413, %rd412;
sub.s64 %rd414, %rd15, %rd413;
add.s64 %rd415, %rd412, %rd414;
ld.shared.u64 %rd416, [%rd415];
and.b64 %rd417, %rd416, 1;
or.b64 %rd418, %rd417, 2304;
st.shared.u64 [%rd415], %rd418;
st.shared.u64 [%rd415+8], %rd633;
mov.u16 %rs331, 0;
st.shared.u8 [%rd415], %rs331;

BB59_15:
mov.u64 %rd639, %rd15;
setp.eq.s64	%p58, %rd15, %rd27;
mov.u64 %rd640, 0;
@%p58 bra BB59_21;

BB59_20:
add.s64 %rd640, %rd639, 16;

BB59_21:
mov.u64 %rd641, %rd640;
setp.ne.s64	%p61, %rd640, 0;
@%p61 bra BB59_23;

mov.u64 %rd434, 1152;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd434;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd641, [retval0+0];


	}

BB59_23:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd641;

BB59_24:
bar.sync 0;
ld.shared.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r53, 1, 0, p; 
} 


	setp.eq.s32	%p62, %r53, 0;
sub.s64 %rd41, %rd677, %rd10;
@%p62 bra BB59_196;

setp.gt.s64	%p63, %rd41, -1;
@%p63 bra BB59_367;

mov.u64 %rd436, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd437, %rd436;
sub.s64 %rd438, %rd40, %rd437;
add.s64 %rd42, %rd436, %rd438;
mov.u64 %rd43, %rd40;
mov.u64 %rd642, %rd677;
cvt.s64.s32	%rd45, %r1;
add.s64 %rd46, %rd42, %rd45;
mul.lo.s32 %r3, %r1, -9;
mul.lo.s32 %r54, %r1, 9;
cvt.s64.s32	%rd439, %r54;
add.s64 %rd47, %rd42, %rd439;
add.s64 %rd48, %rd1, 1;
add.s32 %r55, %r1, 128;
cvt.s64.s32	%rd49, %r55;
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd50, %r56;
add.s32 %r57, %r1, 384;
cvt.s64.s32	%rd51, %r57;
add.s32 %r58, %r1, 512;
cvt.s64.s32	%rd52, %r58;
add.s32 %r59, %r1, 640;
cvt.s64.s32	%rd53, %r59;
add.s32 %r60, %r1, 768;
cvt.s64.s32	%rd54, %r60;
add.s32 %r61, %r1, 896;
cvt.s64.s32	%rd55, %r61;
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd56, %r62;
add.s32 %r4, %r1, -2;

BB59_27:
mov.u16 %rs6, %rs698;
mov.u64 %rd679, %rd684;
mov.u64 %rd59, %rd679;
mov.u64 %rd672, %rd677;
mov.u64 %rd58, %rd672;
mov.u64 %rd666, %rd669;
mov.u64 %rd60, %rd666;
mov.u64 %rd57, %rd642;
sub.s64 %rd440, %rd10, %rd57;
cvt.u32.u64	%r63, %rd440;
mov.u32 %r64, 1152;
min.s32 %r5, %r63, %r64;
setp.eq.s32	%p64, %r5, 1152;
@%p64 bra BB59_51;
bra.uni BB59_28;

BB59_51:
add.s64 %rd443, %rd59, %rd45;
ld.global.u8 %rs354, [%rd443];
ld.global.u8 %rs355, [%rd443+128];
ld.global.u8 %rs356, [%rd443+256];
ld.global.u8 %rs357, [%rd443+384];
ld.global.u8 %rs358, [%rd443+512];
ld.global.u8 %rs359, [%rd443+640];
ld.global.u8 %rs360, [%rd443+768];
ld.global.u8 %rs361, [%rd443+896];
ld.global.u8 %rs362, [%rd443+1024];
st.shared.u8 [%rd46], %rs354;
st.shared.u8 [%rd46+128], %rs355;
st.shared.u8 [%rd46+256], %rs356;
st.shared.u8 [%rd46+384], %rs357;
st.shared.u8 [%rd46+512], %rs358;
st.shared.u8 [%rd46+640], %rs359;
st.shared.u8 [%rd46+768], %rs360;
st.shared.u8 [%rd46+896], %rs361;
st.shared.u8 [%rd46+1024], %rs362;
bra.uni BB59_52;

BB59_28:
setp.lt.s32	%p65, %r5, 1;
@%p65 bra BB59_52;

cvt.s64.s32	%rd441, %r5;
add.s64 %rd61, %rd58, %rd441;
mov.u64 %rd643, %rd58;
mov.u64 %rd661, %rd42;
mov.u64 %rd676, %rd58;
mov.u64 %rd683, %rd59;

BB59_30:
mov.u64 %rd66, %rd683;
mov.u64 %rd65, %rd676;
mov.u64 %rd64, %rd661;
mov.u64 %rd63, %rd643;
sub.s64 %rd67, %rd61, %rd63;
setp.gt.s64	%p66, %rd67, 1151;
add.s64 %rd68, %rd66, %rd45;
add.s64 %rd69, %rd64, %rd45;
@%p66 bra BB59_49;
bra.uni BB59_31;

BB59_49:
ld.global.u8 %rs345, [%rd68];
ld.global.u8 %rs346, [%rd68+128];
ld.global.u8 %rs347, [%rd68+256];
ld.global.u8 %rs348, [%rd68+384];
ld.global.u8 %rs349, [%rd68+512];
ld.global.u8 %rs350, [%rd68+640];
ld.global.u8 %rs351, [%rd68+768];
ld.global.u8 %rs352, [%rd68+896];
ld.global.u8 %rs353, [%rd68+1024];
st.shared.u8 [%rd69], %rs345;
st.shared.u8 [%rd69+128], %rs346;
st.shared.u8 [%rd69+256], %rs347;
st.shared.u8 [%rd69+384], %rs348;
st.shared.u8 [%rd69+512], %rs349;
st.shared.u8 [%rd69+640], %rs350;
st.shared.u8 [%rd69+768], %rs351;
st.shared.u8 [%rd69+896], %rs352;
st.shared.u8 [%rd69+1024], %rs353;
bra.uni BB59_50;

BB59_31:
setp.ge.s64	%p67, %rd45, %rd67;
@%p67 bra BB59_33;

ld.global.u8 %rs336, [%rd68];
st.shared.u8 [%rd69], %rs336;

BB59_33:
setp.ge.s64	%p68, %rd49, %rd67;
@%p68 bra BB59_35;

ld.global.u8 %rs337, [%rd68+128];
st.shared.u8 [%rd69+128], %rs337;

BB59_35:
setp.ge.s64	%p69, %rd50, %rd67;
@%p69 bra BB59_37;

ld.global.u8 %rs338, [%rd68+256];
st.shared.u8 [%rd69+256], %rs338;

BB59_37:
setp.ge.s64	%p70, %rd51, %rd67;
@%p70 bra BB59_39;

ld.global.u8 %rs339, [%rd68+384];
st.shared.u8 [%rd69+384], %rs339;

BB59_39:
setp.ge.s64	%p71, %rd52, %rd67;
@%p71 bra BB59_41;

ld.global.u8 %rs340, [%rd68+512];
st.shared.u8 [%rd69+512], %rs340;

BB59_41:
setp.ge.s64	%p72, %rd53, %rd67;
@%p72 bra BB59_43;

ld.global.u8 %rs341, [%rd68+640];
st.shared.u8 [%rd69+640], %rs341;

BB59_43:
setp.ge.s64	%p73, %rd54, %rd67;
@%p73 bra BB59_45;

ld.global.u8 %rs342, [%rd68+768];
st.shared.u8 [%rd69+768], %rs342;

BB59_45:
setp.ge.s64	%p74, %rd55, %rd67;
@%p74 bra BB59_47;

ld.global.u8 %rs343, [%rd68+896];
st.shared.u8 [%rd69+896], %rs343;

BB59_47:
setp.ge.s64	%p75, %rd56, %rd67;
@%p75 bra BB59_50;

ld.global.u8 %rs344, [%rd68+1024];
st.shared.u8 [%rd69+1024], %rs344;

BB59_50:
add.s64 %rd70, %rd66, 1152;
add.s64 %rd71, %rd64, 1152;
add.s64 %rd643, %rd65, 1152;
mov.u64 %rd72, %rd643;
sub.s64 %rd442, %rd643, %rd61;
setp.lt.s64	%p76, %rd442, 0;
mov.u64 %rd661, %rd71;
mov.u64 %rd676, %rd72;
mov.u64 %rd683, %rd70;
@%p76 bra BB59_30;

BB59_52:
bar.sync 0;
add.s32 %r65, %r5, %r3;
mov.u32 %r66, 9;
min.s32 %r6, %r65, %r66;
mov.u32 %r67, 0;
max.s32 %r7, %r6, %r67;
setp.gt.u32	%p77, %r7, 8;
@%p77 bra BB59_71;
bra.uni BB59_53;

BB59_71:
ld.shared.u8 %rs372, [%rd47];
ld.shared.u8 %rs373, [%rd47+1];
ld.shared.u8 %rs374, [%rd47+2];
ld.shared.u8 %rs375, [%rd47+3];
ld.shared.u8 %rs376, [%rd47+4];
ld.shared.u8 %rs377, [%rd47+5];
ld.shared.u8 %rs378, [%rd47+6];
ld.shared.u8 %rs379, [%rd47+7];
ld.shared.u8 %rs380, [%rd47+8];
st.local.u8 [%rd1], %rs372;
st.local.u8 [%rd1+1], %rs373;
st.local.u8 [%rd1+2], %rs374;
st.local.u8 [%rd1+3], %rs375;
st.local.u8 [%rd1+4], %rs376;
st.local.u8 [%rd1+5], %rs377;
st.local.u8 [%rd1+6], %rs378;
st.local.u8 [%rd1+7], %rs379;
st.local.u8 [%rd1+8], %rs380;
bra.uni BB59_72;

BB59_53:
mov.u64 %rd75, %rd1;
setp.lt.s32	%p78, %r6, 1;
mov.u64 %rd658, %rd75;
@%p78 bra BB59_55;

ld.shared.u8 %rs363, [%rd47];
st.local.u8 [%rd1], %rs363;
mov.u64 %rd658, %rd48;

BB59_55:
mov.u64 %rd644, %rd658;
mov.u64 %rd657, %rd644;
setp.lt.s32	%p79, %r7, 2;
@%p79 bra BB59_57;

ld.shared.u8 %rs364, [%rd47+1];
st.local.u8 [%rd657], %rs364;
add.s64 %rd657, %rd657, 1;

BB59_57:
mov.u64 %rd656, %rd657;
setp.lt.s32	%p80, %r7, 3;
@%p80 bra BB59_59;

ld.shared.u8 %rs365, [%rd47+2];
st.local.u8 [%rd656], %rs365;
add.s64 %rd656, %rd656, 1;

BB59_59:
mov.u64 %rd655, %rd656;
setp.lt.s32	%p81, %r7, 4;
@%p81 bra BB59_61;

ld.shared.u8 %rs366, [%rd47+3];
st.local.u8 [%rd655], %rs366;
add.s64 %rd655, %rd655, 1;

BB59_61:
mov.u64 %rd654, %rd655;
setp.lt.s32	%p82, %r7, 5;
@%p82 bra BB59_63;

ld.shared.u8 %rs367, [%rd47+4];
st.local.u8 [%rd654], %rs367;
add.s64 %rd654, %rd654, 1;

BB59_63:
mov.u64 %rd653, %rd654;
setp.lt.s32	%p83, %r7, 6;
@%p83 bra BB59_65;

ld.shared.u8 %rs368, [%rd47+5];
st.local.u8 [%rd653], %rs368;
add.s64 %rd653, %rd653, 1;

BB59_65:
mov.u64 %rd652, %rd653;
setp.lt.s32	%p84, %r7, 7;
@%p84 bra BB59_67;

ld.shared.u8 %rs369, [%rd47+6];
st.local.u8 [%rd652], %rs369;
add.s64 %rd652, %rd652, 1;

BB59_67:
mov.u64 %rd651, %rd652;
setp.lt.s32	%p85, %r7, 8;
@%p85 bra BB59_69;

ld.shared.u8 %rs370, [%rd47+7];
st.local.u8 [%rd651], %rs370;
add.s64 %rd651, %rd651, 1;

BB59_69:
setp.lt.s32	%p86, %r7, 9;
@%p86 bra BB59_72;

ld.shared.u8 %rs371, [%rd47+8];
st.local.u8 [%rd651], %rs371;

BB59_72:
setp.eq.s32	%p87, %r7, 0;
@%p87 bra BB59_89;

ld.local.u8 %rs654, [%rd1];
add.s32 %r8, %r7, -1;
setp.lt.s32	%p88, %r8, 1;
@%p88 bra BB59_75;

cvt.u32.u16	%r68, %rs654;
and.b32 %r69, %r68, 255;
ld.local.u8 %r70, [%rd1+1];
add.s32 %r71, %r70, %r69;
cvt.u16.u32	%rs654, %r71;

BB59_75:
setp.lt.s32	%p89, %r8, 2;
@%p89 bra BB59_77;

cvt.u32.u16	%r72, %rs654;
and.b32 %r73, %r72, 255;
ld.local.u8 %r74, [%rd1+2];
add.s32 %r75, %r74, %r73;
cvt.u16.u32	%rs654, %r75;

BB59_77:
setp.lt.s32	%p90, %r8, 3;
@%p90 bra BB59_79;

cvt.u32.u16	%r76, %rs654;
and.b32 %r77, %r76, 255;
ld.local.u8 %r78, [%rd1+3];
add.s32 %r79, %r78, %r77;
cvt.u16.u32	%rs654, %r79;

BB59_79:
setp.lt.s32	%p91, %r8, 4;
@%p91 bra BB59_81;

cvt.u32.u16	%r80, %rs654;
and.b32 %r81, %r80, 255;
ld.local.u8 %r82, [%rd1+4];
add.s32 %r83, %r82, %r81;
cvt.u16.u32	%rs654, %r83;

BB59_81:
setp.lt.s32	%p92, %r8, 5;
@%p92 bra BB59_83;

cvt.u32.u16	%r84, %rs654;
and.b32 %r85, %r84, 255;
ld.local.u8 %r86, [%rd1+5];
add.s32 %r87, %r86, %r85;
cvt.u16.u32	%rs654, %r87;

BB59_83:
setp.lt.s32	%p93, %r8, 6;
@%p93 bra BB59_85;

cvt.u32.u16	%r88, %rs654;
and.b32 %r89, %r88, 255;
ld.local.u8 %r90, [%rd1+6];
add.s32 %r91, %r90, %r89;
cvt.u16.u32	%rs654, %r91;

BB59_85:
setp.lt.s32	%p94, %r8, 7;
@%p94 bra BB59_87;

cvt.u32.u16	%r92, %rs654;
and.b32 %r93, %r92, 255;
ld.local.u8 %r94, [%rd1+7];
add.s32 %r95, %r94, %r93;
cvt.u16.u32	%rs654, %r95;

BB59_87:
setp.lt.s32	%p95, %r8, 8;
@%p95 bra BB59_89;

cvt.u32.u16	%r96, %rs654;
and.b32 %r97, %r96, 255;
ld.local.u8 %r98, [%rd1+8];
add.s32 %r99, %r98, %r97;
cvt.u16.u32	%rs654, %r99;

BB59_89:
bar.sync 0;
@%p87 bra BB59_91;

st.shared.u8 [%rd46], %rs654;

BB59_91:
bar.sync 0;
setp.gt.s32	%p97, %r5, 1151;
mov.u32 %r679, 128;
@%p97 bra BB59_93;

add.s32 %r101, %r5, 8;
mul.hi.s32 %r102, %r101, 954437177;
shr.u32 %r103, %r102, 31;
shr.s32 %r104, %r102, 1;
add.s32 %r679, %r104, %r103;

BB59_93:
setp.eq.s32	%p98, %r679, 128;
@%p98 bra BB59_131;
bra.uni BB59_94;

BB59_131:
@%p42 bra BB59_133;

cvt.u32.u16	%r142, %rs6;
ld.shared.u8 %r143, [%rd42];
add.s32 %r144, %r143, %r142;
st.shared.u8 [%rd42], %r144;

BB59_133:
setp.lt.s32	%p10, %r1, 1;
ld.shared.u8 %rs653, [%rd46];
bar.sync 0;
@%p10 bra BB59_135;

cvt.u32.u16	%r145, %rs653;
and.b32 %r146, %r145, 255;
ld.shared.u8 %r147, [%rd46+-1];
add.s32 %r148, %r147, %r146;
cvt.u16.u32	%rs653, %r148;

BB59_135:
bar.sync 0;
st.shared.u8 [%rd46], %rs653;
bar.sync 0;
setp.lt.s32	%p128, %r1, 2;
@%p128 bra BB59_137;

ld.shared.u8 %r149, [%rd46+-2];
cvt.u32.u16	%r150, %rs653;
and.b32 %r151, %r150, 255;
add.s32 %r152, %r149, %r151;
cvt.u16.u32	%rs653, %r152;

BB59_137:
bar.sync 0;
st.shared.u8 [%rd46], %rs653;
bar.sync 0;
setp.lt.s32	%p129, %r1, 4;
@%p129 bra BB59_139;

ld.shared.u8 %r153, [%rd46+-4];
cvt.u32.u16	%r154, %rs653;
and.b32 %r155, %r154, 255;
add.s32 %r156, %r153, %r155;
cvt.u16.u32	%rs653, %r156;

BB59_139:
bar.sync 0;
st.shared.u8 [%rd46], %rs653;
bar.sync 0;
setp.lt.s32	%p130, %r1, 8;
@%p130 bra BB59_141;

ld.shared.u8 %r157, [%rd46+-8];
cvt.u32.u16	%r158, %rs653;
and.b32 %r159, %r158, 255;
add.s32 %r160, %r157, %r159;
cvt.u16.u32	%rs653, %r160;

BB59_141:
bar.sync 0;
st.shared.u8 [%rd46], %rs653;
bar.sync 0;
setp.lt.s32	%p131, %r1, 16;
@%p131 bra BB59_143;

ld.shared.u8 %r161, [%rd46+-16];
cvt.u32.u16	%r162, %rs653;
and.b32 %r163, %r162, 255;
add.s32 %r164, %r161, %r163;
cvt.u16.u32	%rs653, %r164;

BB59_143:
bar.sync 0;
st.shared.u8 [%rd46], %rs653;
bar.sync 0;
setp.lt.s32	%p132, %r1, 32;
@%p132 bra BB59_145;

ld.shared.u8 %r165, [%rd46+-32];
cvt.u32.u16	%r166, %rs653;
and.b32 %r167, %r166, 255;
add.s32 %r168, %r165, %r167;
cvt.u16.u32	%rs653, %r168;

BB59_145:
bar.sync 0;
st.shared.u8 [%rd46], %rs653;
bar.sync 0;
setp.lt.s32	%p133, %r1, 64;
@%p133 bra BB59_147;

ld.shared.u8 %r169, [%rd46+-64];
cvt.u32.u16	%r170, %rs653;
and.b32 %r171, %r170, 255;
add.s32 %r172, %r169, %r171;
cvt.u16.u32	%rs653, %r172;

BB59_147:
bar.sync 0;
st.shared.u8 [%rd46], %rs653;
bar.sync 0;
ld.shared.u8 %rs699, [%rd42+127];
setp.eq.s32	%p134, %r1, 0;
mov.u16 %rs689, %rs6;
@%p134 bra BB59_149;

ld.shared.u8 %rs689, [%rd46+-1];

BB59_149:
bar.sync 0;
st.shared.u8 [%rd46], %rs689;
bar.sync 0;
bra.uni BB59_150;

BB59_94:
@%p42 bra BB59_96;

cvt.u32.u16	%r105, %rs6;
ld.shared.u8 %r106, [%rd42];
add.s32 %r107, %r106, %r105;
st.shared.u8 [%rd42], %r107;

BB59_96:
setp.ge.s32	%p100, %r1, %r679;
mov.u16 %rs697, %rs6;
@%p100 bra BB59_98;

ld.shared.u8 %rs24, [%rd46];
mov.u16 %rs697, %rs24;

BB59_98:
mov.u16 %rs662, %rs697;
mov.u16 %rs696, %rs662;
bar.sync 0;
setp.le.s32	%p101, %r1, %r679;
setp.gt.s32	%p102, %r1, 0;
and.pred %p103, %p101, %p102;
@!%p103 bra BB59_100;
bra.uni BB59_99;

BB59_99:
ld.shared.u8 %r108, [%rd46+-1];
cvt.u32.u16	%r109, %rs696;
and.b32 %r110, %r109, 255;
add.s32 %r111, %r108, %r110;
cvt.u16.u32	%rs696, %r111;

BB59_100:
mov.u16 %rs695, %rs696;
bar.sync 0;
@%p100 bra BB59_102;

st.shared.u8 [%rd46], %rs695;

BB59_102:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
setp.lt.s32	%p105, %r4, %r679;
and.pred %p106, %p105, %p3;
@!%p106 bra BB59_104;
bra.uni BB59_103;

BB59_103:
ld.shared.u8 %r112, [%rd46+-2];
cvt.u32.u16	%r113, %rs695;
and.b32 %r114, %r113, 255;
add.s32 %r115, %r112, %r114;
cvt.u16.u32	%rs695, %r115;

BB59_104:
mov.u16 %rs694, %rs695;
bar.sync 0;
@%p100 bra BB59_106;

st.shared.u8 [%rd46], %rs694;

BB59_106:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r116, %r4, -2;
setp.lt.s32	%p108, %r116, %r679;
and.pred %p109, %p108, %p4;
@!%p109 bra BB59_108;
bra.uni BB59_107;

BB59_107:
ld.shared.u8 %r117, [%rd46+-4];
cvt.u32.u16	%r118, %rs694;
and.b32 %r119, %r118, 255;
add.s32 %r120, %r117, %r119;
cvt.u16.u32	%rs694, %r120;

BB59_108:
mov.u16 %rs693, %rs694;
bar.sync 0;
@%p100 bra BB59_110;

st.shared.u8 [%rd46], %rs693;

BB59_110:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r121, %r4, -6;
setp.lt.s32	%p111, %r121, %r679;
and.pred %p112, %p111, %p5;
@!%p112 bra BB59_112;
bra.uni BB59_111;

BB59_111:
ld.shared.u8 %r122, [%rd46+-8];
cvt.u32.u16	%r123, %rs693;
and.b32 %r124, %r123, 255;
add.s32 %r125, %r122, %r124;
cvt.u16.u32	%rs693, %r125;

BB59_112:
mov.u16 %rs692, %rs693;
bar.sync 0;
@%p100 bra BB59_114;

st.shared.u8 [%rd46], %rs692;

BB59_114:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r126, %r4, -14;
setp.lt.s32	%p114, %r126, %r679;
and.pred %p115, %p114, %p6;
@!%p115 bra BB59_116;
bra.uni BB59_115;

BB59_115:
ld.shared.u8 %r127, [%rd46+-16];
cvt.u32.u16	%r128, %rs692;
and.b32 %r129, %r128, 255;
add.s32 %r130, %r127, %r129;
cvt.u16.u32	%rs692, %r130;

BB59_116:
mov.u16 %rs691, %rs692;
bar.sync 0;
@%p100 bra BB59_118;

st.shared.u8 [%rd46], %rs691;

BB59_118:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r131, %r4, -30;
setp.lt.s32	%p117, %r131, %r679;
and.pred %p118, %p117, %p7;
@!%p118 bra BB59_120;
bra.uni BB59_119;

BB59_119:
ld.shared.u8 %r132, [%rd46+-32];
cvt.u32.u16	%r133, %rs691;
and.b32 %r134, %r133, 255;
add.s32 %r135, %r132, %r134;
cvt.u16.u32	%rs691, %r135;

BB59_120:
mov.u16 %rs690, %rs691;
bar.sync 0;
@%p100 bra BB59_122;

st.shared.u8 [%rd46], %rs690;

BB59_122:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r136, %r4, -62;
setp.lt.s32	%p120, %r136, %r679;
and.pred %p121, %p120, %p8;
@!%p121 bra BB59_124;
bra.uni BB59_123;

BB59_123:
ld.shared.u8 %r137, [%rd46+-64];
cvt.u32.u16	%r138, %rs690;
and.b32 %r139, %r138, 255;
add.s32 %r140, %r137, %r139;
cvt.u16.u32	%rs690, %r140;

BB59_124:
bar.sync 0;
@%p100 bra BB59_126;

st.shared.u8 [%rd46], %rs690;

BB59_126:
setp.lt.s32	%p9, %r1, %r679;
bar.sync 0;
add.s32 %r141, %r679, -1;
cvt.s64.s32	%rd444, %r141;
add.s64 %rd445, %rd42, %rd444;
ld.shared.u8 %rs699, [%rd445];
not.pred %p123, %p9;
setp.eq.s32	%p124, %r1, 0;
or.pred %p125, %p124, %p123;
selp.b16	%rs652, %rs6, %rs690, %p9;
@%p125 bra BB59_128;

ld.shared.u8 %rs652, [%rd46+-1];

BB59_128:
bar.sync 0;
@%p100 bra BB59_130;

st.shared.u8 [%rd46], %rs652;

BB59_130:
bar.sync 0;

BB59_150:
mov.u16 %rs698, %rs699;
@%p87 bra BB59_152;

ld.shared.u8 %rs654, [%rd46];

BB59_152:
bar.sync 0;
cvt.s64.s32	%rd446, %r7;
add.s64 %rd91, %rd1, %rd446;
setp.ge.u64	%p136, %rd1, %rd91;
@%p136 bra BB59_154;

cvt.u32.u16	%r173, %rs654;
and.b32 %r174, %r173, 255;
ld.local.u8 %r175, [%rd1];
add.s32 %r176, %r175, %r174;
cvt.u16.u32	%rs654, %r176;
st.shared.u8 [%rd47], %r176;

BB59_154:
setp.ge.u64	%p137, %rd48, %rd91;
@%p137 bra BB59_156;

cvt.u32.u16	%r177, %rs654;
and.b32 %r178, %r177, 255;
ld.local.u8 %r179, [%rd1+1];
add.s32 %r180, %r179, %r178;
cvt.u16.u32	%rs654, %r180;
st.shared.u8 [%rd47+1], %r180;

BB59_156:
add.s64 %rd447, %rd48, 1;
setp.ge.u64	%p138, %rd447, %rd91;
@%p138 bra BB59_158;

cvt.u32.u16	%r181, %rs654;
and.b32 %r182, %r181, 255;
ld.local.u8 %r183, [%rd1+2];
add.s32 %r184, %r183, %r182;
cvt.u16.u32	%rs654, %r184;
st.shared.u8 [%rd47+2], %r184;

BB59_158:
add.s64 %rd448, %rd48, 2;
setp.ge.u64	%p139, %rd448, %rd91;
@%p139 bra BB59_160;

cvt.u32.u16	%r185, %rs654;
and.b32 %r186, %r185, 255;
ld.local.u8 %r187, [%rd1+3];
add.s32 %r188, %r187, %r186;
cvt.u16.u32	%rs654, %r188;
st.shared.u8 [%rd47+3], %r188;

BB59_160:
add.s64 %rd449, %rd48, 3;
setp.ge.u64	%p140, %rd449, %rd91;
@%p140 bra BB59_162;

cvt.u32.u16	%r189, %rs654;
and.b32 %r190, %r189, 255;
ld.local.u8 %r191, [%rd1+4];
add.s32 %r192, %r191, %r190;
cvt.u16.u32	%rs654, %r192;
st.shared.u8 [%rd47+4], %r192;

BB59_162:
add.s64 %rd450, %rd48, 4;
setp.ge.u64	%p141, %rd450, %rd91;
@%p141 bra BB59_164;

cvt.u32.u16	%r193, %rs654;
and.b32 %r194, %r193, 255;
ld.local.u8 %r195, [%rd1+5];
add.s32 %r196, %r195, %r194;
cvt.u16.u32	%rs654, %r196;
st.shared.u8 [%rd47+5], %r196;

BB59_164:
add.s64 %rd451, %rd48, 5;
setp.ge.u64	%p142, %rd451, %rd91;
@%p142 bra BB59_166;

cvt.u32.u16	%r197, %rs654;
and.b32 %r198, %r197, 255;
ld.local.u8 %r199, [%rd1+6];
add.s32 %r200, %r199, %r198;
cvt.u16.u32	%rs654, %r200;
st.shared.u8 [%rd47+6], %r200;

BB59_166:
add.s64 %rd452, %rd48, 6;
setp.ge.u64	%p143, %rd452, %rd91;
@%p143 bra BB59_168;

cvt.u32.u16	%r201, %rs654;
and.b32 %r202, %r201, 255;
ld.local.u8 %r203, [%rd1+7];
add.s32 %r204, %r203, %r202;
cvt.u16.u32	%rs654, %r204;
st.shared.u8 [%rd47+7], %r204;

BB59_168:
add.s64 %rd453, %rd48, 7;
setp.ge.u64	%p144, %rd453, %rd91;
@%p144 bra BB59_170;

cvt.u32.u16	%r205, %rs654;
ld.local.u8 %r206, [%rd1+8];
add.s32 %r207, %r206, %r205;
st.shared.u8 [%rd47+8], %r207;

BB59_170:
bar.sync 0;
@%p64 bra BB59_194;
bra.uni BB59_171;

BB59_194:
add.s64 %rd454, %rd60, %rd45;
ld.shared.u8 %rs400, [%rd46];
ld.shared.u8 %rs401, [%rd46+128];
ld.shared.u8 %rs402, [%rd46+256];
ld.shared.u8 %rs403, [%rd46+384];
ld.shared.u8 %rs404, [%rd46+512];
ld.shared.u8 %rs405, [%rd46+640];
ld.shared.u8 %rs406, [%rd46+768];
ld.shared.u8 %rs407, [%rd46+896];
ld.shared.u8 %rs408, [%rd46+1024];
st.global.u8 [%rd454], %rs400;
st.global.u8 [%rd454+128], %rs401;
st.global.u8 [%rd454+256], %rs402;
st.global.u8 [%rd454+384], %rs403;
st.global.u8 [%rd454+512], %rs404;
st.global.u8 [%rd454+640], %rs405;
st.global.u8 [%rd454+768], %rs406;
st.global.u8 [%rd454+896], %rs407;
st.global.u8 [%rd454+1024], %rs408;
bra.uni BB59_195;

BB59_171:
cvt.s64.s32	%rd92, %r5;
add.s64 %rd93, %rd42, %rd92;
setp.ge.u64	%p145, %rd42, %rd93;
@%p145 bra BB59_195;

add.s64 %rd94, %rd40, %rd92;
mov.u64 %rd660, %rd42;
mov.u64 %rd662, %rd43;
mov.u64 %rd668, %rd60;

BB59_173:
mov.u64 %rd97, %rd668;
mov.u64 %rd96, %rd662;
sub.s64 %rd98, %rd94, %rd96;
setp.gt.s64	%p146, %rd98, 1151;
add.s64 %rd99, %rd660, %rd45;
add.s64 %rd100, %rd97, %rd45;
@%p146 bra BB59_192;
bra.uni BB59_174;

BB59_192:
ld.shared.u8 %rs391, [%rd99];
ld.shared.u8 %rs392, [%rd99+128];
ld.shared.u8 %rs393, [%rd99+256];
ld.shared.u8 %rs394, [%rd99+384];
ld.shared.u8 %rs395, [%rd99+512];
ld.shared.u8 %rs396, [%rd99+640];
ld.shared.u8 %rs397, [%rd99+768];
ld.shared.u8 %rs398, [%rd99+896];
ld.shared.u8 %rs399, [%rd99+1024];
st.global.u8 [%rd100], %rs391;
st.global.u8 [%rd100+128], %rs392;
st.global.u8 [%rd100+256], %rs393;
st.global.u8 [%rd100+384], %rs394;
st.global.u8 [%rd100+512], %rs395;
st.global.u8 [%rd100+640], %rs396;
st.global.u8 [%rd100+768], %rs397;
st.global.u8 [%rd100+896], %rs398;
st.global.u8 [%rd100+1024], %rs399;
bra.uni BB59_193;

BB59_174:
setp.ge.s64	%p147, %rd45, %rd98;
@%p147 bra BB59_176;

ld.shared.u8 %rs382, [%rd99];
st.global.u8 [%rd100], %rs382;

BB59_176:
setp.ge.s64	%p148, %rd49, %rd98;
@%p148 bra BB59_178;

ld.shared.u8 %rs383, [%rd99+128];
st.global.u8 [%rd100+128], %rs383;

BB59_178:
setp.ge.s64	%p149, %rd50, %rd98;
@%p149 bra BB59_180;

ld.shared.u8 %rs384, [%rd99+256];
st.global.u8 [%rd100+256], %rs384;

BB59_180:
setp.ge.s64	%p150, %rd51, %rd98;
@%p150 bra BB59_182;

ld.shared.u8 %rs385, [%rd99+384];
st.global.u8 [%rd100+384], %rs385;

BB59_182:
setp.ge.s64	%p151, %rd52, %rd98;
@%p151 bra BB59_184;

ld.shared.u8 %rs386, [%rd99+512];
st.global.u8 [%rd100+512], %rs386;

BB59_184:
setp.ge.s64	%p152, %rd53, %rd98;
@%p152 bra BB59_186;

ld.shared.u8 %rs387, [%rd99+640];
st.global.u8 [%rd100+640], %rs387;

BB59_186:
setp.ge.s64	%p153, %rd54, %rd98;
@%p153 bra BB59_188;

ld.shared.u8 %rs388, [%rd99+768];
st.global.u8 [%rd100+768], %rs388;

BB59_188:
setp.ge.s64	%p154, %rd55, %rd98;
@%p154 bra BB59_190;

ld.shared.u8 %rs389, [%rd99+896];
st.global.u8 [%rd100+896], %rs389;

BB59_190:
setp.ge.s64	%p155, %rd56, %rd98;
@%p155 bra BB59_193;

ld.shared.u8 %rs390, [%rd99+1024];
st.global.u8 [%rd100+1024], %rs390;

BB59_193:
add.s64 %rd660, %rd660, 1152;
add.s64 %rd102, %rd96, 1152;
add.s64 %rd103, %rd97, 1152;
setp.lt.u64	%p156, %rd660, %rd93;
mov.u64 %rd662, %rd102;
mov.u64 %rd668, %rd103;
@%p156 bra BB59_173;

BB59_195:
bar.sync 0;
add.s64 %rd684, %rd59, 1152;
add.s64 %rd669, %rd60, 1152;
add.s64 %rd642, %rd58, 1152;
mov.u64 %rd677, %rd642;
sub.s64 %rd455, %rd642, %rd10;
setp.lt.s64	%p157, %rd455, 0;
@%p157 bra BB59_27;
bra.uni BB59_367;

BB59_196:
setp.gt.s64	%p158, %rd41, -1;
@%p158 bra BB59_367;

mov.u32 %r677, %ctaid.x;
mov.u64 %rd664, %rd677;
cvt.s64.s32	%rd110, %r1;
add.s64 %rd111, %rd40, %rd110;
mul.lo.s32 %r11, %r1, -9;
mul.lo.s32 %r208, %r1, 9;
cvt.s64.s32	%rd457, %r208;
add.s64 %rd112, %rd40, %rd457;
add.s64 %rd113, %rd1, 1;
add.s32 %r209, %r1, 128;
cvt.s64.s32	%rd114, %r209;
add.s32 %r210, %r1, 256;
cvt.s64.s32	%rd115, %r210;
add.s32 %r211, %r1, 384;
cvt.s64.s32	%rd116, %r211;
add.s32 %r212, %r1, 512;
cvt.s64.s32	%rd117, %r212;
add.s32 %r213, %r1, 640;
cvt.s64.s32	%rd118, %r213;
add.s32 %r214, %r1, 768;
cvt.s64.s32	%rd119, %r214;
add.s32 %r215, %r1, 896;
cvt.s64.s32	%rd120, %r215;
add.s32 %r216, %r1, 1024;
cvt.s64.s32	%rd121, %r216;
add.s32 %r12, %r1, -2;
add.s32 %r218, %r42, %r677;
cvt.s64.s32	%rd458, %r218;
mul.lo.s64 %rd459, %rd374, %rd458;
add.s64 %rd460, %rd8, %rd459;
mul.lo.s64 %rd461, %rd375, %rd460;
add.s64 %rd122, %rd461, %rd110;
mov.u64 %rd663, 0;
mov.u64 %rd667, %rd669;
mov.u64 %rd675, %rd677;
mov.u64 %rd682, %rd684;
mov.u16 %rs687, %rs698;

BB59_198:
mov.u16 %rs81, %rs687;
mov.u64 %rd680, %rd682;
mov.u64 %rd126, %rd680;
mov.u64 %rd673, %rd675;
mov.u64 %rd125, %rd673;
mov.u64 %rd124, %rd664;
sub.s64 %rd462, %rd10, %rd124;
cvt.u32.u64	%r219, %rd462;
mov.u32 %r220, 1152;
min.s32 %r13, %r219, %r220;
setp.eq.s32	%p159, %r13, 1152;
@%p159 bra BB59_222;
bra.uni BB59_199;

BB59_222:
add.s64 %rd465, %rd126, %rd110;
ld.global.u8 %rs427, [%rd465];
st.u8 [%rd111], %rs427;
ld.global.u8 %rs428, [%rd465+128];
st.u8 [%rd111+128], %rs428;
ld.global.u8 %rs429, [%rd465+256];
st.u8 [%rd111+256], %rs429;
ld.global.u8 %rs430, [%rd465+384];
st.u8 [%rd111+384], %rs430;
ld.global.u8 %rs431, [%rd465+512];
st.u8 [%rd111+512], %rs431;
ld.global.u8 %rs432, [%rd465+640];
st.u8 [%rd111+640], %rs432;
ld.global.u8 %rs433, [%rd465+768];
st.u8 [%rd111+768], %rs433;
ld.global.u8 %rs434, [%rd465+896];
st.u8 [%rd111+896], %rs434;
ld.global.u8 %rs435, [%rd465+1024];
st.u8 [%rd111+1024], %rs435;
bra.uni BB59_223;

BB59_199:
setp.lt.s32	%p160, %r13, 1;
@%p160 bra BB59_223;

cvt.s64.s32	%rd463, %r13;
add.s64 %rd128, %rd125, %rd463;
mov.u64 %rd670, %rd125;
mov.u64 %rd674, %rd125;
mov.u64 %rd681, %rd126;
mov.u64 %rd703, %rd40;

BB59_201:
mov.u64 %rd131, %rd703;
mov.u64 %rd133, %rd681;
mov.u64 %rd132, %rd674;
mov.u64 %rd130, %rd670;
sub.s64 %rd134, %rd128, %rd130;
setp.gt.s64	%p161, %rd134, 1151;
add.s64 %rd135, %rd133, %rd110;
add.s64 %rd136, %rd131, %rd110;
@%p161 bra BB59_220;
bra.uni BB59_202;

BB59_220:
ld.global.u8 %rs418, [%rd135];
st.u8 [%rd136], %rs418;
ld.global.u8 %rs419, [%rd135+128];
st.u8 [%rd136+128], %rs419;
ld.global.u8 %rs420, [%rd135+256];
st.u8 [%rd136+256], %rs420;
ld.global.u8 %rs421, [%rd135+384];
st.u8 [%rd136+384], %rs421;
ld.global.u8 %rs422, [%rd135+512];
st.u8 [%rd136+512], %rs422;
ld.global.u8 %rs423, [%rd135+640];
st.u8 [%rd136+640], %rs423;
ld.global.u8 %rs424, [%rd135+768];
st.u8 [%rd136+768], %rs424;
ld.global.u8 %rs425, [%rd135+896];
st.u8 [%rd136+896], %rs425;
ld.global.u8 %rs426, [%rd135+1024];
st.u8 [%rd136+1024], %rs426;
bra.uni BB59_221;

BB59_202:
setp.ge.s64	%p162, %rd110, %rd134;
@%p162 bra BB59_204;

ld.global.u8 %rs409, [%rd135];
st.u8 [%rd136], %rs409;

BB59_204:
setp.ge.s64	%p163, %rd114, %rd134;
@%p163 bra BB59_206;

ld.global.u8 %rs410, [%rd135+128];
st.u8 [%rd136+128], %rs410;

BB59_206:
setp.ge.s64	%p164, %rd115, %rd134;
@%p164 bra BB59_208;

ld.global.u8 %rs411, [%rd135+256];
st.u8 [%rd136+256], %rs411;

BB59_208:
setp.ge.s64	%p165, %rd116, %rd134;
@%p165 bra BB59_210;

ld.global.u8 %rs412, [%rd135+384];
st.u8 [%rd136+384], %rs412;

BB59_210:
setp.ge.s64	%p166, %rd117, %rd134;
@%p166 bra BB59_212;

ld.global.u8 %rs413, [%rd135+512];
st.u8 [%rd136+512], %rs413;

BB59_212:
setp.ge.s64	%p167, %rd118, %rd134;
@%p167 bra BB59_214;

ld.global.u8 %rs414, [%rd135+640];
st.u8 [%rd136+640], %rs414;

BB59_214:
setp.ge.s64	%p168, %rd119, %rd134;
@%p168 bra BB59_216;

ld.global.u8 %rs415, [%rd135+768];
st.u8 [%rd136+768], %rs415;

BB59_216:
setp.ge.s64	%p169, %rd120, %rd134;
@%p169 bra BB59_218;

ld.global.u8 %rs416, [%rd135+896];
st.u8 [%rd136+896], %rs416;

BB59_218:
setp.ge.s64	%p170, %rd121, %rd134;
@%p170 bra BB59_221;

ld.global.u8 %rs417, [%rd135+1024];
st.u8 [%rd136+1024], %rs417;

BB59_221:
add.s64 %rd137, %rd133, 1152;
add.s64 %rd138, %rd131, 1152;
add.s64 %rd670, %rd132, 1152;
mov.u64 %rd139, %rd670;
sub.s64 %rd464, %rd670, %rd128;
setp.lt.s64	%p171, %rd464, 0;
mov.u64 %rd674, %rd139;
mov.u64 %rd681, %rd137;
mov.u64 %rd703, %rd138;
@%p171 bra BB59_201;

BB59_223:
bar.sync 0;
add.s32 %r221, %r13, %r11;
mov.u32 %r222, 9;
min.s32 %r14, %r221, %r222;
mov.u32 %r223, 0;
max.s32 %r15, %r14, %r223;
setp.gt.u32	%p172, %r15, 8;
@%p172 bra BB59_242;
bra.uni BB59_224;

BB59_242:
ld.u8 %rs445, [%rd112];
st.local.u8 [%rd1], %rs445;
ld.u8 %rs446, [%rd112+1];
st.local.u8 [%rd1+1], %rs446;
ld.u8 %rs447, [%rd112+2];
st.local.u8 [%rd1+2], %rs447;
ld.u8 %rs448, [%rd112+3];
st.local.u8 [%rd1+3], %rs448;
ld.u8 %rs449, [%rd112+4];
st.local.u8 [%rd1+4], %rs449;
ld.u8 %rs450, [%rd112+5];
st.local.u8 [%rd1+5], %rs450;
ld.u8 %rs451, [%rd112+6];
st.local.u8 [%rd1+6], %rs451;
ld.u8 %rs452, [%rd112+7];
st.local.u8 [%rd1+7], %rs452;
ld.u8 %rs453, [%rd112+8];
st.local.u8 [%rd1+8], %rs453;
bra.uni BB59_243;

BB59_224:
mov.u64 %rd142, %rd1;
setp.lt.s32	%p173, %r14, 1;
mov.u64 %rd699, %rd142;
@%p173 bra BB59_226;

ld.u8 %rs436, [%rd112];
st.local.u8 [%rd1], %rs436;
mov.u64 %rd699, %rd113;

BB59_226:
mov.u64 %rd685, %rd699;
mov.u64 %rd698, %rd685;
setp.lt.s32	%p174, %r15, 2;
@%p174 bra BB59_228;

ld.u8 %rs437, [%rd112+1];
st.local.u8 [%rd698], %rs437;
add.s64 %rd698, %rd698, 1;

BB59_228:
mov.u64 %rd697, %rd698;
setp.lt.s32	%p175, %r15, 3;
@%p175 bra BB59_230;

ld.u8 %rs438, [%rd112+2];
st.local.u8 [%rd697], %rs438;
add.s64 %rd697, %rd697, 1;

BB59_230:
mov.u64 %rd696, %rd697;
setp.lt.s32	%p176, %r15, 4;
@%p176 bra BB59_232;

ld.u8 %rs439, [%rd112+3];
st.local.u8 [%rd696], %rs439;
add.s64 %rd696, %rd696, 1;

BB59_232:
mov.u64 %rd695, %rd696;
setp.lt.s32	%p177, %r15, 5;
@%p177 bra BB59_234;

ld.u8 %rs440, [%rd112+4];
st.local.u8 [%rd695], %rs440;
add.s64 %rd695, %rd695, 1;

BB59_234:
mov.u64 %rd694, %rd695;
setp.lt.s32	%p178, %r15, 6;
@%p178 bra BB59_236;

ld.u8 %rs441, [%rd112+5];
st.local.u8 [%rd694], %rs441;
add.s64 %rd694, %rd694, 1;

BB59_236:
mov.u64 %rd693, %rd694;
setp.lt.s32	%p179, %r15, 7;
@%p179 bra BB59_238;

ld.u8 %rs442, [%rd112+6];
st.local.u8 [%rd693], %rs442;
add.s64 %rd693, %rd693, 1;

BB59_238:
mov.u64 %rd692, %rd693;
setp.lt.s32	%p180, %r15, 8;
@%p180 bra BB59_240;

ld.u8 %rs443, [%rd112+7];
st.local.u8 [%rd692], %rs443;
add.s64 %rd692, %rd692, 1;

BB59_240:
setp.lt.s32	%p181, %r15, 9;
@%p181 bra BB59_243;

ld.u8 %rs444, [%rd112+8];
st.local.u8 [%rd692], %rs444;

BB59_243:
setp.eq.s32	%p182, %r15, 0;
@%p182 bra BB59_260;

ld.local.u8 %rs700, [%rd1];
add.s32 %r16, %r15, -1;
setp.lt.s32	%p183, %r16, 1;
@%p183 bra BB59_246;

cvt.u32.u16	%r224, %rs700;
and.b32 %r225, %r224, 255;
ld.local.u8 %r226, [%rd1+1];
add.s32 %r227, %r226, %r225;
cvt.u16.u32	%rs700, %r227;

BB59_246:
setp.lt.s32	%p184, %r16, 2;
@%p184 bra BB59_248;

cvt.u32.u16	%r228, %rs700;
and.b32 %r229, %r228, 255;
ld.local.u8 %r230, [%rd1+2];
add.s32 %r231, %r230, %r229;
cvt.u16.u32	%rs700, %r231;

BB59_248:
setp.lt.s32	%p185, %r16, 3;
@%p185 bra BB59_250;

cvt.u32.u16	%r232, %rs700;
and.b32 %r233, %r232, 255;
ld.local.u8 %r234, [%rd1+3];
add.s32 %r235, %r234, %r233;
cvt.u16.u32	%rs700, %r235;

BB59_250:
setp.lt.s32	%p186, %r16, 4;
@%p186 bra BB59_252;

cvt.u32.u16	%r236, %rs700;
and.b32 %r237, %r236, 255;
ld.local.u8 %r238, [%rd1+4];
add.s32 %r239, %r238, %r237;
cvt.u16.u32	%rs700, %r239;

BB59_252:
setp.lt.s32	%p187, %r16, 5;
@%p187 bra BB59_254;

cvt.u32.u16	%r240, %rs700;
and.b32 %r241, %r240, 255;
ld.local.u8 %r242, [%rd1+5];
add.s32 %r243, %r242, %r241;
cvt.u16.u32	%rs700, %r243;

BB59_254:
setp.lt.s32	%p188, %r16, 6;
@%p188 bra BB59_256;

cvt.u32.u16	%r244, %rs700;
and.b32 %r245, %r244, 255;
ld.local.u8 %r246, [%rd1+6];
add.s32 %r247, %r246, %r245;
cvt.u16.u32	%rs700, %r247;

BB59_256:
setp.lt.s32	%p189, %r16, 7;
@%p189 bra BB59_258;

cvt.u32.u16	%r248, %rs700;
and.b32 %r249, %r248, 255;
ld.local.u8 %r250, [%rd1+7];
add.s32 %r251, %r250, %r249;
cvt.u16.u32	%rs700, %r251;

BB59_258:
setp.lt.s32	%p190, %r16, 8;
@%p190 bra BB59_260;

cvt.u32.u16	%r252, %rs700;
and.b32 %r253, %r252, 255;
ld.local.u8 %r254, [%rd1+8];
add.s32 %r255, %r254, %r253;
cvt.u16.u32	%rs700, %r255;

BB59_260:
bar.sync 0;
@%p182 bra BB59_262;

st.u8 [%rd111], %rs700;

BB59_262:
bar.sync 0;
setp.gt.s32	%p192, %r13, 1151;
mov.u32 %r680, 128;
@%p192 bra BB59_264;

add.s32 %r257, %r13, 8;
mul.hi.s32 %r258, %r257, 954437177;
shr.u32 %r259, %r258, 31;
shr.s32 %r260, %r258, 1;
add.s32 %r680, %r260, %r259;

BB59_264:
setp.eq.s32	%p193, %r680, 128;
@%p193 bra BB59_302;
bra.uni BB59_265;

BB59_302:
@%p42 bra BB59_304;

cvt.u32.u16	%r298, %rs81;
ld.u8 %r299, [%rd40];
add.s32 %r300, %r299, %r298;
st.u8 [%rd40], %r300;

BB59_304:
setp.lt.s32	%p19, %r1, 1;
ld.u8 %rs656, [%rd111];
bar.sync 0;
@%p19 bra BB59_306;

cvt.u32.u16	%r301, %rs656;
and.b32 %r302, %r301, 255;
ld.u8 %r303, [%rd111+-1];
add.s32 %r304, %r303, %r302;
cvt.u16.u32	%rs656, %r304;

BB59_306:
bar.sync 0;
st.u8 [%rd111], %rs656;
bar.sync 0;
setp.lt.s32	%p223, %r1, 2;
@%p223 bra BB59_308;

ld.u8 %r305, [%rd111+-2];
cvt.u32.u16	%r306, %rs656;
and.b32 %r307, %r306, 255;
add.s32 %r308, %r305, %r307;
cvt.u16.u32	%rs656, %r308;

BB59_308:
bar.sync 0;
st.u8 [%rd111], %rs656;
bar.sync 0;
setp.lt.s32	%p224, %r1, 4;
@%p224 bra BB59_310;

ld.u8 %r309, [%rd111+-4];
cvt.u32.u16	%r310, %rs656;
and.b32 %r311, %r310, 255;
add.s32 %r312, %r309, %r311;
cvt.u16.u32	%rs656, %r312;

BB59_310:
bar.sync 0;
st.u8 [%rd111], %rs656;
bar.sync 0;
setp.lt.s32	%p225, %r1, 8;
@%p225 bra BB59_312;

ld.u8 %r313, [%rd111+-8];
cvt.u32.u16	%r314, %rs656;
and.b32 %r315, %r314, 255;
add.s32 %r316, %r313, %r315;
cvt.u16.u32	%rs656, %r316;

BB59_312:
bar.sync 0;
st.u8 [%rd111], %rs656;
bar.sync 0;
setp.lt.s32	%p226, %r1, 16;
@%p226 bra BB59_314;

ld.u8 %r317, [%rd111+-16];
cvt.u32.u16	%r318, %rs656;
and.b32 %r319, %r318, 255;
add.s32 %r320, %r317, %r319;
cvt.u16.u32	%rs656, %r320;

BB59_314:
bar.sync 0;
st.u8 [%rd111], %rs656;
bar.sync 0;
setp.lt.s32	%p227, %r1, 32;
@%p227 bra BB59_316;

ld.u8 %r321, [%rd111+-32];
cvt.u32.u16	%r322, %rs656;
and.b32 %r323, %r322, 255;
add.s32 %r324, %r321, %r323;
cvt.u16.u32	%rs656, %r324;

BB59_316:
bar.sync 0;
st.u8 [%rd111], %rs656;
bar.sync 0;
setp.lt.s32	%p228, %r1, 64;
@%p228 bra BB59_318;

ld.u8 %r325, [%rd111+-64];
cvt.u32.u16	%r326, %rs656;
and.b32 %r327, %r326, 255;
add.s32 %r328, %r325, %r327;
cvt.u16.u32	%rs656, %r328;

BB59_318:
bar.sync 0;
st.u8 [%rd111], %rs656;
bar.sync 0;
ld.u8 %rs688, [%rd40+127];
setp.eq.s32	%p229, %r1, 0;
mov.u16 %rs678, %rs81;
@%p229 bra BB59_320;

ld.u8 %rs678, [%rd111+-1];

BB59_320:
bar.sync 0;
st.u8 [%rd111], %rs678;
bar.sync 0;
bra.uni BB59_321;

BB59_265:
@%p42 bra BB59_267;

cvt.u32.u16	%r261, %rs81;
ld.u8 %r262, [%rd40];
add.s32 %r263, %r262, %r261;
st.u8 [%rd40], %r263;

BB59_267:
setp.ge.s32	%p195, %r1, %r680;
mov.u16 %rs686, %rs81;
@%p195 bra BB59_269;

ld.u8 %rs99, [%rd111];
mov.u16 %rs686, %rs99;

BB59_269:
mov.u16 %rs671, %rs686;
mov.u16 %rs685, %rs671;
bar.sync 0;
setp.le.s32	%p196, %r1, %r680;
setp.gt.s32	%p197, %r1, 0;
and.pred %p198, %p196, %p197;
@!%p198 bra BB59_271;
bra.uni BB59_270;

BB59_270:
ld.u8 %r264, [%rd111+-1];
cvt.u32.u16	%r265, %rs685;
and.b32 %r266, %r265, 255;
add.s32 %r267, %r264, %r266;
cvt.u16.u32	%rs685, %r267;

BB59_271:
mov.u16 %rs684, %rs685;
bar.sync 0;
@%p195 bra BB59_273;

st.u8 [%rd111], %rs684;

BB59_273:
setp.gt.s32	%p12, %r1, 1;
bar.sync 0;
setp.lt.s32	%p200, %r12, %r680;
and.pred %p201, %p200, %p12;
@!%p201 bra BB59_275;
bra.uni BB59_274;

BB59_274:
ld.u8 %r268, [%rd111+-2];
cvt.u32.u16	%r269, %rs684;
and.b32 %r270, %r269, 255;
add.s32 %r271, %r268, %r270;
cvt.u16.u32	%rs684, %r271;

BB59_275:
mov.u16 %rs683, %rs684;
bar.sync 0;
@%p195 bra BB59_277;

st.u8 [%rd111], %rs683;

BB59_277:
setp.gt.s32	%p13, %r1, 3;
bar.sync 0;
add.s32 %r272, %r12, -2;
setp.lt.s32	%p203, %r272, %r680;
and.pred %p204, %p203, %p13;
@!%p204 bra BB59_279;
bra.uni BB59_278;

BB59_278:
ld.u8 %r273, [%rd111+-4];
cvt.u32.u16	%r274, %rs683;
and.b32 %r275, %r274, 255;
add.s32 %r276, %r273, %r275;
cvt.u16.u32	%rs683, %r276;

BB59_279:
mov.u16 %rs682, %rs683;
bar.sync 0;
@%p195 bra BB59_281;

st.u8 [%rd111], %rs682;

BB59_281:
setp.gt.s32	%p14, %r1, 7;
bar.sync 0;
add.s32 %r277, %r12, -6;
setp.lt.s32	%p206, %r277, %r680;
and.pred %p207, %p206, %p14;
@!%p207 bra BB59_283;
bra.uni BB59_282;

BB59_282:
ld.u8 %r278, [%rd111+-8];
cvt.u32.u16	%r279, %rs682;
and.b32 %r280, %r279, 255;
add.s32 %r281, %r278, %r280;
cvt.u16.u32	%rs682, %r281;

BB59_283:
mov.u16 %rs681, %rs682;
bar.sync 0;
@%p195 bra BB59_285;

st.u8 [%rd111], %rs681;

BB59_285:
setp.gt.s32	%p15, %r1, 15;
bar.sync 0;
add.s32 %r282, %r12, -14;
setp.lt.s32	%p209, %r282, %r680;
and.pred %p210, %p209, %p15;
@!%p210 bra BB59_287;
bra.uni BB59_286;

BB59_286:
ld.u8 %r283, [%rd111+-16];
cvt.u32.u16	%r284, %rs681;
and.b32 %r285, %r284, 255;
add.s32 %r286, %r283, %r285;
cvt.u16.u32	%rs681, %r286;

BB59_287:
mov.u16 %rs680, %rs681;
bar.sync 0;
@%p195 bra BB59_289;

st.u8 [%rd111], %rs680;

BB59_289:
setp.gt.s32	%p16, %r1, 31;
bar.sync 0;
add.s32 %r287, %r12, -30;
setp.lt.s32	%p212, %r287, %r680;
and.pred %p213, %p212, %p16;
@!%p213 bra BB59_291;
bra.uni BB59_290;

BB59_290:
ld.u8 %r288, [%rd111+-32];
cvt.u32.u16	%r289, %rs680;
and.b32 %r290, %r289, 255;
add.s32 %r291, %r288, %r290;
cvt.u16.u32	%rs680, %r291;

BB59_291:
mov.u16 %rs679, %rs680;
bar.sync 0;
@%p195 bra BB59_293;

st.u8 [%rd111], %rs679;

BB59_293:
setp.gt.s32	%p17, %r1, 63;
bar.sync 0;
add.s32 %r292, %r12, -62;
setp.lt.s32	%p215, %r292, %r680;
and.pred %p216, %p215, %p17;
@!%p216 bra BB59_295;
bra.uni BB59_294;

BB59_294:
ld.u8 %r293, [%rd111+-64];
cvt.u32.u16	%r294, %rs679;
and.b32 %r295, %r294, 255;
add.s32 %r296, %r293, %r295;
cvt.u16.u32	%rs679, %r296;

BB59_295:
bar.sync 0;
@%p195 bra BB59_297;

st.u8 [%rd111], %rs679;

BB59_297:
setp.lt.s32	%p18, %r1, %r680;
bar.sync 0;
add.s32 %r297, %r680, -1;
cvt.s64.s32	%rd466, %r297;
add.s64 %rd467, %rd40, %rd466;
ld.u8 %rs688, [%rd467];
not.pred %p218, %p18;
setp.eq.s32	%p219, %r1, 0;
or.pred %p220, %p219, %p218;
selp.b16	%rs655, %rs81, %rs679, %p18;
@%p220 bra BB59_299;

ld.u8 %rs655, [%rd111+-1];

BB59_299:
bar.sync 0;
@%p195 bra BB59_301;

st.u8 [%rd111], %rs655;

BB59_301:
bar.sync 0;

BB59_321:
mov.u16 %rs687, %rs688;
@%p182 bra BB59_323;

ld.u8 %rs700, [%rd111];

BB59_323:
bar.sync 0;
cvt.s64.s32	%rd468, %r15;
add.s64 %rd158, %rd1, %rd468;
setp.ge.u64	%p231, %rd1, %rd158;
@%p231 bra BB59_325;

cvt.u32.u16	%r329, %rs700;
and.b32 %r330, %r329, 255;
ld.local.u8 %r331, [%rd1];
add.s32 %r332, %r331, %r330;
cvt.u16.u32	%rs700, %r332;
st.u8 [%rd112], %r332;

BB59_325:
setp.ge.u64	%p232, %rd113, %rd158;
@%p232 bra BB59_327;

cvt.u32.u16	%r333, %rs700;
and.b32 %r334, %r333, 255;
ld.local.u8 %r335, [%rd1+1];
add.s32 %r336, %r335, %r334;
cvt.u16.u32	%rs700, %r336;
st.u8 [%rd112+1], %r336;

BB59_327:
add.s64 %rd469, %rd113, 1;
setp.ge.u64	%p233, %rd469, %rd158;
@%p233 bra BB59_329;

cvt.u32.u16	%r337, %rs700;
and.b32 %r338, %r337, 255;
ld.local.u8 %r339, [%rd1+2];
add.s32 %r340, %r339, %r338;
cvt.u16.u32	%rs700, %r340;
st.u8 [%rd112+2], %r340;

BB59_329:
add.s64 %rd470, %rd113, 2;
setp.ge.u64	%p234, %rd470, %rd158;
@%p234 bra BB59_331;

cvt.u32.u16	%r341, %rs700;
and.b32 %r342, %r341, 255;
ld.local.u8 %r343, [%rd1+3];
add.s32 %r344, %r343, %r342;
cvt.u16.u32	%rs700, %r344;
st.u8 [%rd112+3], %r344;

BB59_331:
add.s64 %rd471, %rd113, 3;
setp.ge.u64	%p235, %rd471, %rd158;
@%p235 bra BB59_333;

cvt.u32.u16	%r345, %rs700;
and.b32 %r346, %r345, 255;
ld.local.u8 %r347, [%rd1+4];
add.s32 %r348, %r347, %r346;
cvt.u16.u32	%rs700, %r348;
st.u8 [%rd112+4], %r348;

BB59_333:
add.s64 %rd472, %rd113, 4;
setp.ge.u64	%p236, %rd472, %rd158;
@%p236 bra BB59_335;

cvt.u32.u16	%r349, %rs700;
and.b32 %r350, %r349, 255;
ld.local.u8 %r351, [%rd1+5];
add.s32 %r352, %r351, %r350;
cvt.u16.u32	%rs700, %r352;
st.u8 [%rd112+5], %r352;

BB59_335:
add.s64 %rd473, %rd113, 5;
setp.ge.u64	%p237, %rd473, %rd158;
@%p237 bra BB59_337;

cvt.u32.u16	%r353, %rs700;
and.b32 %r354, %r353, 255;
ld.local.u8 %r355, [%rd1+6];
add.s32 %r356, %r355, %r354;
cvt.u16.u32	%rs700, %r356;
st.u8 [%rd112+6], %r356;

BB59_337:
add.s64 %rd474, %rd113, 6;
setp.ge.u64	%p238, %rd474, %rd158;
@%p238 bra BB59_339;

cvt.u32.u16	%r357, %rs700;
and.b32 %r358, %r357, 255;
ld.local.u8 %r359, [%rd1+7];
add.s32 %r360, %r359, %r358;
cvt.u16.u32	%rs700, %r360;
st.u8 [%rd112+7], %r360;

BB59_339:
add.s64 %rd475, %rd113, 7;
setp.ge.u64	%p239, %rd475, %rd158;
@%p239 bra BB59_341;

cvt.u32.u16	%r361, %rs700;
ld.local.u8 %r362, [%rd1+8];
add.s32 %r363, %r362, %r361;
st.u8 [%rd112+8], %r363;

BB59_341:
bar.sync 0;
@%p159 bra BB59_365;
bra.uni BB59_342;

BB59_365:
add.s64 %rd478, %rd667, %rd110;
ld.u8 %rs473, [%rd111];
st.global.u8 [%rd478], %rs473;
ld.u8 %rs474, [%rd111+128];
st.global.u8 [%rd478+128], %rs474;
ld.u8 %rs475, [%rd111+256];
st.global.u8 [%rd478+256], %rs475;
ld.u8 %rs476, [%rd111+384];
st.global.u8 [%rd478+384], %rs476;
ld.u8 %rs477, [%rd111+512];
st.global.u8 [%rd478+512], %rs477;
ld.u8 %rs478, [%rd111+640];
st.global.u8 [%rd478+640], %rs478;
ld.u8 %rs479, [%rd111+768];
st.global.u8 [%rd478+768], %rs479;
ld.u8 %rs480, [%rd111+896];
st.global.u8 [%rd478+896], %rs480;
ld.u8 %rs481, [%rd111+1024];
st.global.u8 [%rd478+1024], %rs481;
bra.uni BB59_366;

BB59_342:
setp.lt.s32	%p240, %r13, 1;
@%p240 bra BB59_366;

add.s64 %rd476, %rd122, %rd663;
add.s64 %rd700, %rd2, %rd476;
cvt.s64.s32	%rd477, %r13;
add.s64 %rd160, %rd40, %rd477;
mov.u64 %rd702, %rd40;

BB59_344:
sub.s64 %rd163, %rd160, %rd702;
setp.gt.s64	%p241, %rd163, 1151;
add.s64 %rd164, %rd702, %rd110;
@%p241 bra BB59_363;
bra.uni BB59_345;

BB59_363:
ld.u8 %rs464, [%rd164];
st.global.u8 [%rd700], %rs464;
ld.u8 %rs465, [%rd164+128];
st.global.u8 [%rd700+128], %rs465;
ld.u8 %rs466, [%rd164+256];
st.global.u8 [%rd700+256], %rs466;
ld.u8 %rs467, [%rd164+384];
st.global.u8 [%rd700+384], %rs467;
ld.u8 %rs468, [%rd164+512];
st.global.u8 [%rd700+512], %rs468;
ld.u8 %rs469, [%rd164+640];
st.global.u8 [%rd700+640], %rs469;
ld.u8 %rs470, [%rd164+768];
st.global.u8 [%rd700+768], %rs470;
ld.u8 %rs471, [%rd164+896];
st.global.u8 [%rd700+896], %rs471;
ld.u8 %rs472, [%rd164+1024];
st.global.u8 [%rd700+1024], %rs472;
bra.uni BB59_364;

BB59_345:
setp.ge.s64	%p242, %rd110, %rd163;
@%p242 bra BB59_347;

ld.u8 %rs455, [%rd164];
st.global.u8 [%rd700], %rs455;

BB59_347:
setp.ge.s64	%p243, %rd114, %rd163;
@%p243 bra BB59_349;

ld.u8 %rs456, [%rd164+128];
st.global.u8 [%rd700+128], %rs456;

BB59_349:
setp.ge.s64	%p244, %rd115, %rd163;
@%p244 bra BB59_351;

ld.u8 %rs457, [%rd164+256];
st.global.u8 [%rd700+256], %rs457;

BB59_351:
setp.ge.s64	%p245, %rd116, %rd163;
@%p245 bra BB59_353;

ld.u8 %rs458, [%rd164+384];
st.global.u8 [%rd700+384], %rs458;

BB59_353:
setp.ge.s64	%p246, %rd117, %rd163;
@%p246 bra BB59_355;

ld.u8 %rs459, [%rd164+512];
st.global.u8 [%rd700+512], %rs459;

BB59_355:
setp.ge.s64	%p247, %rd118, %rd163;
@%p247 bra BB59_357;

ld.u8 %rs460, [%rd164+640];
st.global.u8 [%rd700+640], %rs460;

BB59_357:
setp.ge.s64	%p248, %rd119, %rd163;
@%p248 bra BB59_359;

ld.u8 %rs461, [%rd164+768];
st.global.u8 [%rd700+768], %rs461;

BB59_359:
setp.ge.s64	%p249, %rd120, %rd163;
@%p249 bra BB59_361;

ld.u8 %rs462, [%rd164+896];
st.global.u8 [%rd700+896], %rs462;

BB59_361:
setp.ge.s64	%p250, %rd121, %rd163;
@%p250 bra BB59_364;

ld.u8 %rs463, [%rd164+1024];
st.global.u8 [%rd700+1024], %rs463;

BB59_364:
add.s64 %rd702, %rd702, 1152;
add.s64 %rd700, %rd700, 1152;
setp.lt.u64	%p251, %rd702, %rd160;
@%p251 bra BB59_344;

BB59_366:
bar.sync 0;
add.s64 %rd682, %rd126, 1152;
add.s64 %rd667, %rd667, 1152;
add.s64 %rd664, %rd125, 1152;
mov.u64 %rd675, %rd664;
sub.s64 %rd479, %rd664, %rd10;
setp.lt.s64	%p252, %rd479, 0;
add.s64 %rd663, %rd663, 1152;
@%p252 bra BB59_198;

BB59_367:
@%p42 bra BB59_383;


	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r364, 1, 0, p; 
} 


	setp.eq.s32	%p254, %r364, 0;
@%p254 bra BB59_382;

mov.u64 %rd481, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd482, %rd481;
sub.s64 %rd173, %rd40, %rd482;
setp.eq.s64	%p255, %rd40, 0;
@%p255 bra BB59_383;

add.s64 %rd483, %rd173, -16;
add.s64 %rd485, %rd481, %rd483;
add.s64 %rd175, %rd482, %rd483;
ld.shared.u8 %rs482, [%rd485];
or.b16 %rs483, %rs482, 1;
st.shared.u8 [%rd485], %rs483;
ld.shared.u64 %rd176, [%rd485+8];
setp.eq.s64	%p256, %rd176, 0;
mov.u64 %rd707, %rd175;
@%p256 bra BB59_376;

mov.u64 %rd177, %rd175;
ld.u8 %rs484, [%rd176];
and.b16 %rs485, %rs484, 1;
setp.eq.b16	%p257, %rs485, 1;
mov.u64 %rd707, %rd177;
@!%p257 bra BB59_376;
bra.uni BB59_372;

BB59_372:
ld.u64 %rd179, [%rd176];
shr.u64 %rd180, %rd179, 1;
add.s64 %rd181, %rd176, 16;
add.s64 %rd182, %rd181, %rd180;
ld.shared.u64 %rd487, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p258, %rd182, %rd487;
mov.u64 %rd707, %rd176;
@%p258 bra BB59_376;

ld.u8 %rs486, [%rd182];
and.b16 %rs487, %rs486, 1;
setp.eq.b16	%p259, %rs487, 1;
mov.u64 %rd704, %rd176;
mov.u64 %rd707, %rd704;
@!%p259 bra BB59_376;
bra.uni BB59_374;

BB59_374:
ld.u64 %rd488, [%rd182];
shr.u64 %rd489, %rd488, 1;
add.s64 %rd490, %rd489, %rd180;
add.s64 %rd491, %rd490, 16;
shl.b64 %rd492, %rd491, 1;
and.b64 %rd493, %rd179, 1;
or.b64 %rd494, %rd492, %rd493;
st.u64 [%rd176], %rd494;
and.b64 %rd183, %rd491, 9223372036854775807;
add.s64 %rd495, %rd181, %rd183;
ld.shared.u64 %rd496, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p260, %rd495, %rd496;
mov.u64 %rd705, %rd176;
mov.u64 %rd707, %rd705;
@%p260 bra BB59_376;

add.s64 %rd497, %rd183, %rd181;
st.u64 [%rd497+8], %rd176;
mov.u64 %rd707, %rd176;

BB59_376:
ld.u64 %rd186, [%rd707];
shr.u64 %rd187, %rd186, 1;
add.s64 %rd188, %rd707, 16;
add.s64 %rd189, %rd188, %rd187;
ld.shared.u64 %rd498, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p261, %rd189, %rd498;
@%p261 bra BB59_380;

ld.u8 %rs488, [%rd189];
and.b16 %rs489, %rs488, 1;
setp.eq.b16	%p262, %rs489, 1;
@!%p262 bra BB59_383;
bra.uni BB59_378;

BB59_378:
ld.u64 %rd499, [%rd189];
shr.u64 %rd500, %rd499, 1;
add.s64 %rd501, %rd500, %rd187;
add.s64 %rd502, %rd501, 16;
shl.b64 %rd503, %rd502, 1;
and.b64 %rd504, %rd186, 1;
or.b64 %rd505, %rd503, %rd504;
st.u64 [%rd707], %rd505;
and.b64 %rd190, %rd502, 9223372036854775807;
add.s64 %rd506, %rd188, %rd190;
ld.shared.u64 %rd507, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p263, %rd506, %rd507;
@%p263 bra BB59_383;

add.s64 %rd508, %rd190, %rd188;
st.u64 [%rd508+8], %rd707;
bra.uni BB59_383;

BB59_382:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd40;
call.uni 
free, 
(
param0
);


	}

BB59_383:
bar.sync 0;
bra.uni BB59_768;

BB59_380:
setp.lt.u64	%p264, %rd189, %rd707;
@%p264 bra BB59_383;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd707;
bra.uni BB59_383;

BB59_395:
mov.u64 %rd520, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd521, %rd520;
sub.s64 %rd522, %rd191, %rd521;
add.s64 %rd523, %rd522, 1168;
ld.shared.u64 %rd524, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p275, %rd523, %rd524;
mov.u64 %rd717, -1;
mov.u64 %rd718, %rd191;
@%p275 bra BB59_397;

add.s64 %rd202, %rd191, 1168;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd202;
mov.u64 %rd717, %rd202;
mov.u64 %rd718, %rd202;

BB59_397:
mov.u64 %rd203, %rd718;
setp.eq.s64	%p276, %rd717, -1;
@%p276 bra BB59_399;

mov.u64 %rd525, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd526, %rd525;
sub.s64 %rd527, %rd191, %rd526;
add.s64 %rd528, %rd525, %rd527;
ld.shared.u64 %rd529, [%rd528];
and.b64 %rd530, %rd529, 1;
or.b64 %rd531, %rd530, 2304;
st.shared.u64 [%rd528], %rd531;
st.shared.u64 [%rd528+8], %rd713;
mov.u16 %rs492, 0;
st.shared.u8 [%rd528], %rs492;

BB59_399:
mov.u64 %rd719, %rd191;
setp.eq.s64	%p277, %rd191, %rd203;
mov.u64 %rd720, 0;
@%p277 bra BB59_405;

BB59_404:
add.s64 %rd720, %rd719, 16;

BB59_405:
mov.u64 %rd721, %rd720;
setp.ne.s64	%p280, %rd720, 0;
@%p280 bra BB59_407;

mov.u64 %rd547, 1152;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd547;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd721, [retval0+0];


	}

BB59_407:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd721;

BB59_408:
ld.param.u64 %rd627, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd626, %rd627;
add.s64 %rd549, %rd9, 1;
add.s64 %rd764, %rd626, %rd549;
add.s64 %rd757, %rd627, %rd549;
add.s64 %rd749, %rd2, %rd549;
bar.sync 0;
ld.shared.u64 %rd220, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd220; 
selp.u32 %r365, 1, 0, p; 
} 


	setp.eq.s32	%p281, %r365, 0;
sub.s64 %rd221, %rd757, %rd10;
@%p281 bra BB59_580;

setp.gt.s64	%p282, %rd221, -1;
@%p282 bra BB59_751;

mov.u64 %rd551, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd552, %rd551;
sub.s64 %rd553, %rd220, %rd552;
add.s64 %rd222, %rd551, %rd553;
mov.u64 %rd223, %rd220;
mov.u64 %rd722, %rd757;
cvt.s64.s32	%rd225, %r1;
add.s64 %rd226, %rd222, %rd225;
mul.lo.s32 %r19, %r1, -9;
mul.lo.s32 %r366, %r1, 9;
cvt.s64.s32	%rd554, %r366;
add.s64 %rd227, %rd222, %rd554;
add.s64 %rd228, %rd1, 1;
add.s32 %r367, %r1, 128;
cvt.s64.s32	%rd229, %r367;
add.s32 %r368, %r1, 256;
cvt.s64.s32	%rd230, %r368;
add.s32 %r369, %r1, 384;
cvt.s64.s32	%rd231, %r369;
add.s32 %r370, %r1, 512;
cvt.s64.s32	%rd232, %r370;
add.s32 %r371, %r1, 640;
cvt.s64.s32	%rd233, %r371;
add.s32 %r372, %r1, 768;
cvt.s64.s32	%rd234, %r372;
add.s32 %r373, %r1, 896;
cvt.s64.s32	%rd235, %r373;
add.s32 %r374, %r1, 1024;
cvt.s64.s32	%rd236, %r374;
add.s32 %r20, %r1, -2;

BB59_411:
mov.u16 %rs161, %rs748;
mov.u64 %rd759, %rd764;
mov.u64 %rd239, %rd759;
mov.u64 %rd752, %rd757;
mov.u64 %rd238, %rd752;
mov.u64 %rd746, %rd749;
mov.u64 %rd240, %rd746;
mov.u64 %rd237, %rd722;
sub.s64 %rd555, %rd10, %rd237;
cvt.u32.u64	%r375, %rd555;
mov.u32 %r376, 1152;
min.s32 %r21, %r375, %r376;
setp.eq.s32	%p283, %r21, 1152;
@%p283 bra BB59_435;
bra.uni BB59_412;

BB59_435:
add.s64 %rd558, %rd239, %rd225;
ld.global.u8 %rs515, [%rd558];
ld.global.u8 %rs516, [%rd558+128];
ld.global.u8 %rs517, [%rd558+256];
ld.global.u8 %rs518, [%rd558+384];
ld.global.u8 %rs519, [%rd558+512];
ld.global.u8 %rs520, [%rd558+640];
ld.global.u8 %rs521, [%rd558+768];
ld.global.u8 %rs522, [%rd558+896];
ld.global.u8 %rs523, [%rd558+1024];
st.shared.u8 [%rd226], %rs515;
st.shared.u8 [%rd226+128], %rs516;
st.shared.u8 [%rd226+256], %rs517;
st.shared.u8 [%rd226+384], %rs518;
st.shared.u8 [%rd226+512], %rs519;
st.shared.u8 [%rd226+640], %rs520;
st.shared.u8 [%rd226+768], %rs521;
st.shared.u8 [%rd226+896], %rs522;
st.shared.u8 [%rd226+1024], %rs523;
bra.uni BB59_436;

BB59_412:
setp.lt.s32	%p284, %r21, 1;
@%p284 bra BB59_436;

cvt.s64.s32	%rd556, %r21;
add.s64 %rd241, %rd238, %rd556;
mov.u64 %rd723, %rd238;
mov.u64 %rd741, %rd222;
mov.u64 %rd756, %rd238;
mov.u64 %rd763, %rd239;

BB59_414:
mov.u64 %rd246, %rd763;
mov.u64 %rd245, %rd756;
mov.u64 %rd244, %rd741;
mov.u64 %rd243, %rd723;
sub.s64 %rd247, %rd241, %rd243;
setp.gt.s64	%p285, %rd247, 1151;
add.s64 %rd248, %rd246, %rd225;
add.s64 %rd249, %rd244, %rd225;
@%p285 bra BB59_433;
bra.uni BB59_415;

BB59_433:
ld.global.u8 %rs506, [%rd248];
ld.global.u8 %rs507, [%rd248+128];
ld.global.u8 %rs508, [%rd248+256];
ld.global.u8 %rs509, [%rd248+384];
ld.global.u8 %rs510, [%rd248+512];
ld.global.u8 %rs511, [%rd248+640];
ld.global.u8 %rs512, [%rd248+768];
ld.global.u8 %rs513, [%rd248+896];
ld.global.u8 %rs514, [%rd248+1024];
st.shared.u8 [%rd249], %rs506;
st.shared.u8 [%rd249+128], %rs507;
st.shared.u8 [%rd249+256], %rs508;
st.shared.u8 [%rd249+384], %rs509;
st.shared.u8 [%rd249+512], %rs510;
st.shared.u8 [%rd249+640], %rs511;
st.shared.u8 [%rd249+768], %rs512;
st.shared.u8 [%rd249+896], %rs513;
st.shared.u8 [%rd249+1024], %rs514;
bra.uni BB59_434;

BB59_415:
setp.ge.s64	%p286, %rd225, %rd247;
@%p286 bra BB59_417;

ld.global.u8 %rs497, [%rd248];
st.shared.u8 [%rd249], %rs497;

BB59_417:
setp.ge.s64	%p287, %rd229, %rd247;
@%p287 bra BB59_419;

ld.global.u8 %rs498, [%rd248+128];
st.shared.u8 [%rd249+128], %rs498;

BB59_419:
setp.ge.s64	%p288, %rd230, %rd247;
@%p288 bra BB59_421;

ld.global.u8 %rs499, [%rd248+256];
st.shared.u8 [%rd249+256], %rs499;

BB59_421:
setp.ge.s64	%p289, %rd231, %rd247;
@%p289 bra BB59_423;

ld.global.u8 %rs500, [%rd248+384];
st.shared.u8 [%rd249+384], %rs500;

BB59_423:
setp.ge.s64	%p290, %rd232, %rd247;
@%p290 bra BB59_425;

ld.global.u8 %rs501, [%rd248+512];
st.shared.u8 [%rd249+512], %rs501;

BB59_425:
setp.ge.s64	%p291, %rd233, %rd247;
@%p291 bra BB59_427;

ld.global.u8 %rs502, [%rd248+640];
st.shared.u8 [%rd249+640], %rs502;

BB59_427:
setp.ge.s64	%p292, %rd234, %rd247;
@%p292 bra BB59_429;

ld.global.u8 %rs503, [%rd248+768];
st.shared.u8 [%rd249+768], %rs503;

BB59_429:
setp.ge.s64	%p293, %rd235, %rd247;
@%p293 bra BB59_431;

ld.global.u8 %rs504, [%rd248+896];
st.shared.u8 [%rd249+896], %rs504;

BB59_431:
setp.ge.s64	%p294, %rd236, %rd247;
@%p294 bra BB59_434;

ld.global.u8 %rs505, [%rd248+1024];
st.shared.u8 [%rd249+1024], %rs505;

BB59_434:
add.s64 %rd250, %rd246, 1152;
add.s64 %rd251, %rd244, 1152;
add.s64 %rd723, %rd245, 1152;
mov.u64 %rd252, %rd723;
sub.s64 %rd557, %rd723, %rd241;
setp.lt.s64	%p295, %rd557, 0;
mov.u64 %rd741, %rd251;
mov.u64 %rd756, %rd252;
mov.u64 %rd763, %rd250;
@%p295 bra BB59_414;

BB59_436:
bar.sync 0;
add.s32 %r377, %r21, %r19;
mov.u32 %r378, 9;
min.s32 %r22, %r377, %r378;
mov.u32 %r379, 0;
max.s32 %r23, %r22, %r379;
setp.gt.u32	%p296, %r23, 8;
@%p296 bra BB59_455;
bra.uni BB59_437;

BB59_455:
ld.shared.u8 %rs533, [%rd227];
ld.shared.u8 %rs534, [%rd227+1];
ld.shared.u8 %rs535, [%rd227+2];
ld.shared.u8 %rs536, [%rd227+3];
ld.shared.u8 %rs537, [%rd227+4];
ld.shared.u8 %rs538, [%rd227+5];
ld.shared.u8 %rs539, [%rd227+6];
ld.shared.u8 %rs540, [%rd227+7];
ld.shared.u8 %rs541, [%rd227+8];
st.local.u8 [%rd1], %rs533;
st.local.u8 [%rd1+1], %rs534;
st.local.u8 [%rd1+2], %rs535;
st.local.u8 [%rd1+3], %rs536;
st.local.u8 [%rd1+4], %rs537;
st.local.u8 [%rd1+5], %rs538;
st.local.u8 [%rd1+6], %rs539;
st.local.u8 [%rd1+7], %rs540;
st.local.u8 [%rd1+8], %rs541;
bra.uni BB59_456;

BB59_437:
mov.u64 %rd255, %rd1;
setp.lt.s32	%p297, %r22, 1;
mov.u64 %rd738, %rd255;
@%p297 bra BB59_439;

ld.shared.u8 %rs524, [%rd227];
st.local.u8 [%rd1], %rs524;
mov.u64 %rd738, %rd228;

BB59_439:
mov.u64 %rd724, %rd738;
mov.u64 %rd737, %rd724;
setp.lt.s32	%p298, %r23, 2;
@%p298 bra BB59_441;

ld.shared.u8 %rs525, [%rd227+1];
st.local.u8 [%rd737], %rs525;
add.s64 %rd737, %rd737, 1;

BB59_441:
mov.u64 %rd736, %rd737;
setp.lt.s32	%p299, %r23, 3;
@%p299 bra BB59_443;

ld.shared.u8 %rs526, [%rd227+2];
st.local.u8 [%rd736], %rs526;
add.s64 %rd736, %rd736, 1;

BB59_443:
mov.u64 %rd735, %rd736;
setp.lt.s32	%p300, %r23, 4;
@%p300 bra BB59_445;

ld.shared.u8 %rs527, [%rd227+3];
st.local.u8 [%rd735], %rs527;
add.s64 %rd735, %rd735, 1;

BB59_445:
mov.u64 %rd734, %rd735;
setp.lt.s32	%p301, %r23, 5;
@%p301 bra BB59_447;

ld.shared.u8 %rs528, [%rd227+4];
st.local.u8 [%rd734], %rs528;
add.s64 %rd734, %rd734, 1;

BB59_447:
mov.u64 %rd733, %rd734;
setp.lt.s32	%p302, %r23, 6;
@%p302 bra BB59_449;

ld.shared.u8 %rs529, [%rd227+5];
st.local.u8 [%rd733], %rs529;
add.s64 %rd733, %rd733, 1;

BB59_449:
mov.u64 %rd732, %rd733;
setp.lt.s32	%p303, %r23, 7;
@%p303 bra BB59_451;

ld.shared.u8 %rs530, [%rd227+6];
st.local.u8 [%rd732], %rs530;
add.s64 %rd732, %rd732, 1;

BB59_451:
mov.u64 %rd731, %rd732;
setp.lt.s32	%p304, %r23, 8;
@%p304 bra BB59_453;

ld.shared.u8 %rs531, [%rd227+7];
st.local.u8 [%rd731], %rs531;
add.s64 %rd731, %rd731, 1;

BB59_453:
setp.lt.s32	%p305, %r23, 9;
@%p305 bra BB59_456;

ld.shared.u8 %rs532, [%rd227+8];
st.local.u8 [%rd731], %rs532;

BB59_456:
setp.eq.s32	%p306, %r23, 0;
@%p306 bra BB59_473;

ld.local.u8 %rs704, [%rd1];
add.s32 %r24, %r23, -1;
setp.lt.s32	%p307, %r24, 1;
@%p307 bra BB59_459;

cvt.u32.u16	%r380, %rs704;
and.b32 %r381, %r380, 255;
ld.local.u8 %r382, [%rd1+1];
add.s32 %r383, %r382, %r381;
cvt.u16.u32	%rs704, %r383;

BB59_459:
setp.lt.s32	%p308, %r24, 2;
@%p308 bra BB59_461;

cvt.u32.u16	%r384, %rs704;
and.b32 %r385, %r384, 255;
ld.local.u8 %r386, [%rd1+2];
add.s32 %r387, %r386, %r385;
cvt.u16.u32	%rs704, %r387;

BB59_461:
setp.lt.s32	%p309, %r24, 3;
@%p309 bra BB59_463;

cvt.u32.u16	%r388, %rs704;
and.b32 %r389, %r388, 255;
ld.local.u8 %r390, [%rd1+3];
add.s32 %r391, %r390, %r389;
cvt.u16.u32	%rs704, %r391;

BB59_463:
setp.lt.s32	%p310, %r24, 4;
@%p310 bra BB59_465;

cvt.u32.u16	%r392, %rs704;
and.b32 %r393, %r392, 255;
ld.local.u8 %r394, [%rd1+4];
add.s32 %r395, %r394, %r393;
cvt.u16.u32	%rs704, %r395;

BB59_465:
setp.lt.s32	%p311, %r24, 5;
@%p311 bra BB59_467;

cvt.u32.u16	%r396, %rs704;
and.b32 %r397, %r396, 255;
ld.local.u8 %r398, [%rd1+5];
add.s32 %r399, %r398, %r397;
cvt.u16.u32	%rs704, %r399;

BB59_467:
setp.lt.s32	%p312, %r24, 6;
@%p312 bra BB59_469;

cvt.u32.u16	%r400, %rs704;
and.b32 %r401, %r400, 255;
ld.local.u8 %r402, [%rd1+6];
add.s32 %r403, %r402, %r401;
cvt.u16.u32	%rs704, %r403;

BB59_469:
setp.lt.s32	%p313, %r24, 7;
@%p313 bra BB59_471;

cvt.u32.u16	%r404, %rs704;
and.b32 %r405, %r404, 255;
ld.local.u8 %r406, [%rd1+7];
add.s32 %r407, %r406, %r405;
cvt.u16.u32	%rs704, %r407;

BB59_471:
setp.lt.s32	%p314, %r24, 8;
@%p314 bra BB59_473;

cvt.u32.u16	%r408, %rs704;
and.b32 %r409, %r408, 255;
ld.local.u8 %r410, [%rd1+8];
add.s32 %r411, %r410, %r409;
cvt.u16.u32	%rs704, %r411;

BB59_473:
bar.sync 0;
@%p306 bra BB59_475;

st.shared.u8 [%rd226], %rs704;

BB59_475:
bar.sync 0;
setp.gt.s32	%p316, %r21, 1151;
mov.u32 %r681, 128;
@%p316 bra BB59_477;

add.s32 %r413, %r21, 8;
mul.hi.s32 %r414, %r413, 954437177;
shr.u32 %r415, %r414, 31;
shr.s32 %r416, %r414, 1;
add.s32 %r681, %r416, %r415;

BB59_477:
setp.eq.s32	%p317, %r681, 128;
@%p317 bra BB59_515;
bra.uni BB59_478;

BB59_515:
@%p42 bra BB59_517;

cvt.u32.u16	%r454, %rs161;
ld.shared.u8 %r455, [%rd222];
add.s32 %r456, %r455, %r454;
st.shared.u8 [%rd222], %r456;

BB59_517:
setp.lt.s32	%p31, %r1, 1;
ld.shared.u8 %rs703, [%rd226];
bar.sync 0;
@%p31 bra BB59_519;

cvt.u32.u16	%r457, %rs703;
and.b32 %r458, %r457, 255;
ld.shared.u8 %r459, [%rd226+-1];
add.s32 %r460, %r459, %r458;
cvt.u16.u32	%rs703, %r460;

BB59_519:
bar.sync 0;
st.shared.u8 [%rd226], %rs703;
bar.sync 0;
setp.lt.s32	%p347, %r1, 2;
@%p347 bra BB59_521;

ld.shared.u8 %r461, [%rd226+-2];
cvt.u32.u16	%r462, %rs703;
and.b32 %r463, %r462, 255;
add.s32 %r464, %r461, %r463;
cvt.u16.u32	%rs703, %r464;

BB59_521:
bar.sync 0;
st.shared.u8 [%rd226], %rs703;
bar.sync 0;
setp.lt.s32	%p348, %r1, 4;
@%p348 bra BB59_523;

ld.shared.u8 %r465, [%rd226+-4];
cvt.u32.u16	%r466, %rs703;
and.b32 %r467, %r466, 255;
add.s32 %r468, %r465, %r467;
cvt.u16.u32	%rs703, %r468;

BB59_523:
bar.sync 0;
st.shared.u8 [%rd226], %rs703;
bar.sync 0;
setp.lt.s32	%p349, %r1, 8;
@%p349 bra BB59_525;

ld.shared.u8 %r469, [%rd226+-8];
cvt.u32.u16	%r470, %rs703;
and.b32 %r471, %r470, 255;
add.s32 %r472, %r469, %r471;
cvt.u16.u32	%rs703, %r472;

BB59_525:
bar.sync 0;
st.shared.u8 [%rd226], %rs703;
bar.sync 0;
setp.lt.s32	%p350, %r1, 16;
@%p350 bra BB59_527;

ld.shared.u8 %r473, [%rd226+-16];
cvt.u32.u16	%r474, %rs703;
and.b32 %r475, %r474, 255;
add.s32 %r476, %r473, %r475;
cvt.u16.u32	%rs703, %r476;

BB59_527:
bar.sync 0;
st.shared.u8 [%rd226], %rs703;
bar.sync 0;
setp.lt.s32	%p351, %r1, 32;
@%p351 bra BB59_529;

ld.shared.u8 %r477, [%rd226+-32];
cvt.u32.u16	%r478, %rs703;
and.b32 %r479, %r478, 255;
add.s32 %r480, %r477, %r479;
cvt.u16.u32	%rs703, %r480;

BB59_529:
bar.sync 0;
st.shared.u8 [%rd226], %rs703;
bar.sync 0;
setp.lt.s32	%p352, %r1, 64;
@%p352 bra BB59_531;

ld.shared.u8 %r481, [%rd226+-64];
cvt.u32.u16	%r482, %rs703;
and.b32 %r483, %r482, 255;
add.s32 %r484, %r481, %r483;
cvt.u16.u32	%rs703, %r484;

BB59_531:
bar.sync 0;
st.shared.u8 [%rd226], %rs703;
bar.sync 0;
ld.shared.u8 %rs749, [%rd222+127];
mov.u16 %rs739, %rs161;
@%p21 bra BB59_533;

ld.shared.u8 %rs739, [%rd226+-1];

BB59_533:
bar.sync 0;
st.shared.u8 [%rd226], %rs739;
bar.sync 0;
bra.uni BB59_534;

BB59_478:
@%p42 bra BB59_480;

cvt.u32.u16	%r417, %rs161;
ld.shared.u8 %r418, [%rd222];
add.s32 %r419, %r418, %r417;
st.shared.u8 [%rd222], %r419;

BB59_480:
setp.ge.s32	%p319, %r1, %r681;
mov.u16 %rs747, %rs161;
@%p319 bra BB59_482;

ld.shared.u8 %rs179, [%rd226];
mov.u16 %rs747, %rs179;

BB59_482:
mov.u16 %rs712, %rs747;
mov.u16 %rs746, %rs712;
bar.sync 0;
setp.le.s32	%p320, %r1, %r681;
setp.gt.s32	%p321, %r1, 0;
and.pred %p322, %p320, %p321;
@!%p322 bra BB59_484;
bra.uni BB59_483;

BB59_483:
ld.shared.u8 %r420, [%rd226+-1];
cvt.u32.u16	%r421, %rs746;
and.b32 %r422, %r421, 255;
add.s32 %r423, %r420, %r422;
cvt.u16.u32	%rs746, %r423;

BB59_484:
mov.u16 %rs745, %rs746;
bar.sync 0;
@%p319 bra BB59_486;

st.shared.u8 [%rd226], %rs745;

BB59_486:
setp.gt.s32	%p24, %r1, 1;
bar.sync 0;
setp.lt.s32	%p324, %r20, %r681;
and.pred %p325, %p324, %p24;
@!%p325 bra BB59_488;
bra.uni BB59_487;

BB59_487:
ld.shared.u8 %r424, [%rd226+-2];
cvt.u32.u16	%r425, %rs745;
and.b32 %r426, %r425, 255;
add.s32 %r427, %r424, %r426;
cvt.u16.u32	%rs745, %r427;

BB59_488:
mov.u16 %rs744, %rs745;
bar.sync 0;
@%p319 bra BB59_490;

st.shared.u8 [%rd226], %rs744;

BB59_490:
setp.gt.s32	%p25, %r1, 3;
bar.sync 0;
add.s32 %r428, %r20, -2;
setp.lt.s32	%p327, %r428, %r681;
and.pred %p328, %p327, %p25;
@!%p328 bra BB59_492;
bra.uni BB59_491;

BB59_491:
ld.shared.u8 %r429, [%rd226+-4];
cvt.u32.u16	%r430, %rs744;
and.b32 %r431, %r430, 255;
add.s32 %r432, %r429, %r431;
cvt.u16.u32	%rs744, %r432;

BB59_492:
mov.u16 %rs743, %rs744;
bar.sync 0;
@%p319 bra BB59_494;

st.shared.u8 [%rd226], %rs743;

BB59_494:
setp.gt.s32	%p26, %r1, 7;
bar.sync 0;
add.s32 %r433, %r20, -6;
setp.lt.s32	%p330, %r433, %r681;
and.pred %p331, %p330, %p26;
@!%p331 bra BB59_496;
bra.uni BB59_495;

BB59_495:
ld.shared.u8 %r434, [%rd226+-8];
cvt.u32.u16	%r435, %rs743;
and.b32 %r436, %r435, 255;
add.s32 %r437, %r434, %r436;
cvt.u16.u32	%rs743, %r437;

BB59_496:
mov.u16 %rs742, %rs743;
bar.sync 0;
@%p319 bra BB59_498;

st.shared.u8 [%rd226], %rs742;

BB59_498:
setp.gt.s32	%p27, %r1, 15;
bar.sync 0;
add.s32 %r438, %r20, -14;
setp.lt.s32	%p333, %r438, %r681;
and.pred %p334, %p333, %p27;
@!%p334 bra BB59_500;
bra.uni BB59_499;

BB59_499:
ld.shared.u8 %r439, [%rd226+-16];
cvt.u32.u16	%r440, %rs742;
and.b32 %r441, %r440, 255;
add.s32 %r442, %r439, %r441;
cvt.u16.u32	%rs742, %r442;

BB59_500:
mov.u16 %rs741, %rs742;
bar.sync 0;
@%p319 bra BB59_502;

st.shared.u8 [%rd226], %rs741;

BB59_502:
setp.gt.s32	%p28, %r1, 31;
bar.sync 0;
add.s32 %r443, %r20, -30;
setp.lt.s32	%p336, %r443, %r681;
and.pred %p337, %p336, %p28;
@!%p337 bra BB59_504;
bra.uni BB59_503;

BB59_503:
ld.shared.u8 %r444, [%rd226+-32];
cvt.u32.u16	%r445, %rs741;
and.b32 %r446, %r445, 255;
add.s32 %r447, %r444, %r446;
cvt.u16.u32	%rs741, %r447;

BB59_504:
mov.u16 %rs740, %rs741;
bar.sync 0;
@%p319 bra BB59_506;

st.shared.u8 [%rd226], %rs740;

BB59_506:
setp.gt.s32	%p29, %r1, 63;
bar.sync 0;
add.s32 %r448, %r20, -62;
setp.lt.s32	%p339, %r448, %r681;
and.pred %p340, %p339, %p29;
@!%p340 bra BB59_508;
bra.uni BB59_507;

BB59_507:
ld.shared.u8 %r449, [%rd226+-64];
cvt.u32.u16	%r450, %rs740;
and.b32 %r451, %r450, 255;
add.s32 %r452, %r449, %r451;
cvt.u16.u32	%rs740, %r452;

BB59_508:
bar.sync 0;
@%p319 bra BB59_510;

st.shared.u8 [%rd226], %rs740;

BB59_510:
setp.lt.s32	%p30, %r1, %r681;
bar.sync 0;
add.s32 %r453, %r681, -1;
cvt.s64.s32	%rd559, %r453;
add.s64 %rd560, %rd222, %rd559;
ld.shared.u8 %rs749, [%rd560];
not.pred %p342, %p30;
or.pred %p344, %p21, %p342;
selp.b16	%rs702, %rs161, %rs740, %p30;
@%p344 bra BB59_512;

ld.shared.u8 %rs702, [%rd226+-1];

BB59_512:
bar.sync 0;
@%p319 bra BB59_514;

st.shared.u8 [%rd226], %rs702;

BB59_514:
bar.sync 0;

BB59_534:
mov.u16 %rs748, %rs749;
@%p306 bra BB59_536;

ld.shared.u8 %rs704, [%rd226];

BB59_536:
bar.sync 0;
cvt.s64.s32	%rd561, %r23;
add.s64 %rd271, %rd1, %rd561;
setp.ge.u64	%p355, %rd1, %rd271;
@%p355 bra BB59_538;

cvt.u32.u16	%r485, %rs704;
and.b32 %r486, %r485, 255;
ld.local.u8 %r487, [%rd1];
add.s32 %r488, %r487, %r486;
cvt.u16.u32	%rs704, %r488;
st.shared.u8 [%rd227], %r488;

BB59_538:
setp.ge.u64	%p356, %rd228, %rd271;
@%p356 bra BB59_540;

cvt.u32.u16	%r489, %rs704;
and.b32 %r490, %r489, 255;
ld.local.u8 %r491, [%rd1+1];
add.s32 %r492, %r491, %r490;
cvt.u16.u32	%rs704, %r492;
st.shared.u8 [%rd227+1], %r492;

BB59_540:
add.s64 %rd562, %rd228, 1;
setp.ge.u64	%p357, %rd562, %rd271;
@%p357 bra BB59_542;

cvt.u32.u16	%r493, %rs704;
and.b32 %r494, %r493, 255;
ld.local.u8 %r495, [%rd1+2];
add.s32 %r496, %r495, %r494;
cvt.u16.u32	%rs704, %r496;
st.shared.u8 [%rd227+2], %r496;

BB59_542:
add.s64 %rd563, %rd228, 2;
setp.ge.u64	%p358, %rd563, %rd271;
@%p358 bra BB59_544;

cvt.u32.u16	%r497, %rs704;
and.b32 %r498, %r497, 255;
ld.local.u8 %r499, [%rd1+3];
add.s32 %r500, %r499, %r498;
cvt.u16.u32	%rs704, %r500;
st.shared.u8 [%rd227+3], %r500;

BB59_544:
add.s64 %rd564, %rd228, 3;
setp.ge.u64	%p359, %rd564, %rd271;
@%p359 bra BB59_546;

cvt.u32.u16	%r501, %rs704;
and.b32 %r502, %r501, 255;
ld.local.u8 %r503, [%rd1+4];
add.s32 %r504, %r503, %r502;
cvt.u16.u32	%rs704, %r504;
st.shared.u8 [%rd227+4], %r504;

BB59_546:
add.s64 %rd565, %rd228, 4;
setp.ge.u64	%p360, %rd565, %rd271;
@%p360 bra BB59_548;

cvt.u32.u16	%r505, %rs704;
and.b32 %r506, %r505, 255;
ld.local.u8 %r507, [%rd1+5];
add.s32 %r508, %r507, %r506;
cvt.u16.u32	%rs704, %r508;
st.shared.u8 [%rd227+5], %r508;

BB59_548:
add.s64 %rd566, %rd228, 5;
setp.ge.u64	%p361, %rd566, %rd271;
@%p361 bra BB59_550;

cvt.u32.u16	%r509, %rs704;
and.b32 %r510, %r509, 255;
ld.local.u8 %r511, [%rd1+6];
add.s32 %r512, %r511, %r510;
cvt.u16.u32	%rs704, %r512;
st.shared.u8 [%rd227+6], %r512;

BB59_550:
add.s64 %rd567, %rd228, 6;
setp.ge.u64	%p362, %rd567, %rd271;
@%p362 bra BB59_552;

cvt.u32.u16	%r513, %rs704;
and.b32 %r514, %r513, 255;
ld.local.u8 %r515, [%rd1+7];
add.s32 %r516, %r515, %r514;
cvt.u16.u32	%rs704, %r516;
st.shared.u8 [%rd227+7], %r516;

BB59_552:
add.s64 %rd568, %rd228, 7;
setp.ge.u64	%p363, %rd568, %rd271;
@%p363 bra BB59_554;

cvt.u32.u16	%r517, %rs704;
ld.local.u8 %r518, [%rd1+8];
add.s32 %r519, %r518, %r517;
st.shared.u8 [%rd227+8], %r519;

BB59_554:
bar.sync 0;
@%p283 bra BB59_578;
bra.uni BB59_555;

BB59_578:
add.s64 %rd569, %rd240, %rd225;
ld.shared.u8 %rs561, [%rd226];
ld.shared.u8 %rs562, [%rd226+128];
ld.shared.u8 %rs563, [%rd226+256];
ld.shared.u8 %rs564, [%rd226+384];
ld.shared.u8 %rs565, [%rd226+512];
ld.shared.u8 %rs566, [%rd226+640];
ld.shared.u8 %rs567, [%rd226+768];
ld.shared.u8 %rs568, [%rd226+896];
ld.shared.u8 %rs569, [%rd226+1024];
st.global.u8 [%rd569], %rs561;
st.global.u8 [%rd569+128], %rs562;
st.global.u8 [%rd569+256], %rs563;
st.global.u8 [%rd569+384], %rs564;
st.global.u8 [%rd569+512], %rs565;
st.global.u8 [%rd569+640], %rs566;
st.global.u8 [%rd569+768], %rs567;
st.global.u8 [%rd569+896], %rs568;
st.global.u8 [%rd569+1024], %rs569;
bra.uni BB59_579;

BB59_555:
cvt.s64.s32	%rd272, %r21;
add.s64 %rd273, %rd222, %rd272;
setp.ge.u64	%p364, %rd222, %rd273;
@%p364 bra BB59_579;

add.s64 %rd274, %rd220, %rd272;
mov.u64 %rd740, %rd222;
mov.u64 %rd742, %rd223;
mov.u64 %rd748, %rd240;

BB59_557:
mov.u64 %rd277, %rd748;
mov.u64 %rd276, %rd742;
sub.s64 %rd278, %rd274, %rd276;
setp.gt.s64	%p365, %rd278, 1151;
add.s64 %rd279, %rd740, %rd225;
add.s64 %rd280, %rd277, %rd225;
@%p365 bra BB59_576;
bra.uni BB59_558;

BB59_576:
ld.shared.u8 %rs552, [%rd279];
ld.shared.u8 %rs553, [%rd279+128];
ld.shared.u8 %rs554, [%rd279+256];
ld.shared.u8 %rs555, [%rd279+384];
ld.shared.u8 %rs556, [%rd279+512];
ld.shared.u8 %rs557, [%rd279+640];
ld.shared.u8 %rs558, [%rd279+768];
ld.shared.u8 %rs559, [%rd279+896];
ld.shared.u8 %rs560, [%rd279+1024];
st.global.u8 [%rd280], %rs552;
st.global.u8 [%rd280+128], %rs553;
st.global.u8 [%rd280+256], %rs554;
st.global.u8 [%rd280+384], %rs555;
st.global.u8 [%rd280+512], %rs556;
st.global.u8 [%rd280+640], %rs557;
st.global.u8 [%rd280+768], %rs558;
st.global.u8 [%rd280+896], %rs559;
st.global.u8 [%rd280+1024], %rs560;
bra.uni BB59_577;

BB59_558:
setp.ge.s64	%p366, %rd225, %rd278;
@%p366 bra BB59_560;

ld.shared.u8 %rs543, [%rd279];
st.global.u8 [%rd280], %rs543;

BB59_560:
setp.ge.s64	%p367, %rd229, %rd278;
@%p367 bra BB59_562;

ld.shared.u8 %rs544, [%rd279+128];
st.global.u8 [%rd280+128], %rs544;

BB59_562:
setp.ge.s64	%p368, %rd230, %rd278;
@%p368 bra BB59_564;

ld.shared.u8 %rs545, [%rd279+256];
st.global.u8 [%rd280+256], %rs545;

BB59_564:
setp.ge.s64	%p369, %rd231, %rd278;
@%p369 bra BB59_566;

ld.shared.u8 %rs546, [%rd279+384];
st.global.u8 [%rd280+384], %rs546;

BB59_566:
setp.ge.s64	%p370, %rd232, %rd278;
@%p370 bra BB59_568;

ld.shared.u8 %rs547, [%rd279+512];
st.global.u8 [%rd280+512], %rs547;

BB59_568:
setp.ge.s64	%p371, %rd233, %rd278;
@%p371 bra BB59_570;

ld.shared.u8 %rs548, [%rd279+640];
st.global.u8 [%rd280+640], %rs548;

BB59_570:
setp.ge.s64	%p372, %rd234, %rd278;
@%p372 bra BB59_572;

ld.shared.u8 %rs549, [%rd279+768];
st.global.u8 [%rd280+768], %rs549;

BB59_572:
setp.ge.s64	%p373, %rd235, %rd278;
@%p373 bra BB59_574;

ld.shared.u8 %rs550, [%rd279+896];
st.global.u8 [%rd280+896], %rs550;

BB59_574:
setp.ge.s64	%p374, %rd236, %rd278;
@%p374 bra BB59_577;

ld.shared.u8 %rs551, [%rd279+1024];
st.global.u8 [%rd280+1024], %rs551;

BB59_577:
add.s64 %rd740, %rd740, 1152;
add.s64 %rd282, %rd276, 1152;
add.s64 %rd283, %rd277, 1152;
setp.lt.u64	%p375, %rd740, %rd273;
mov.u64 %rd742, %rd282;
mov.u64 %rd748, %rd283;
@%p375 bra BB59_557;

BB59_579:
bar.sync 0;
add.s64 %rd764, %rd239, 1152;
add.s64 %rd749, %rd240, 1152;
add.s64 %rd722, %rd238, 1152;
mov.u64 %rd757, %rd722;
sub.s64 %rd570, %rd722, %rd10;
setp.lt.s64	%p376, %rd570, 0;
@%p376 bra BB59_411;
bra.uni BB59_751;

BB59_580:
setp.gt.s64	%p377, %rd221, -1;
@%p377 bra BB59_751;

mov.u32 %r678, %ctaid.x;
mov.u64 %rd744, %rd757;
cvt.s64.s32	%rd290, %r1;
add.s64 %rd291, %rd220, %rd290;
mul.lo.s32 %r27, %r1, -9;
mul.lo.s32 %r520, %r1, 9;
cvt.s64.s32	%rd572, %r520;
add.s64 %rd292, %rd220, %rd572;
add.s64 %rd293, %rd1, 1;
add.s32 %r521, %r1, 128;
cvt.s64.s32	%rd294, %r521;
add.s32 %r522, %r1, 256;
cvt.s64.s32	%rd295, %r522;
add.s32 %r523, %r1, 384;
cvt.s64.s32	%rd296, %r523;
add.s32 %r524, %r1, 512;
cvt.s64.s32	%rd297, %r524;
add.s32 %r525, %r1, 640;
cvt.s64.s32	%rd298, %r525;
add.s32 %r526, %r1, 768;
cvt.s64.s32	%rd299, %r526;
add.s32 %r527, %r1, 896;
cvt.s64.s32	%rd300, %r527;
add.s32 %r528, %r1, 1024;
cvt.s64.s32	%rd301, %r528;
add.s32 %r28, %r1, -2;
add.s32 %r530, %r42, %r678;
cvt.s64.s32	%rd573, %r530;
mul.lo.s64 %rd574, %rd374, %rd573;
add.s64 %rd575, %rd8, %rd574;
mul.lo.s64 %rd576, %rd375, %rd575;
add.s64 %rd302, %rd576, %rd290;
mov.u64 %rd743, 0;
mov.u64 %rd747, %rd749;
mov.u64 %rd755, %rd757;
mov.u64 %rd762, %rd764;
mov.u16 %rs737, %rs748;

BB59_582:
mov.u16 %rs236, %rs737;
mov.u64 %rd760, %rd762;
mov.u64 %rd306, %rd760;
mov.u64 %rd753, %rd755;
mov.u64 %rd305, %rd753;
mov.u64 %rd304, %rd744;
sub.s64 %rd577, %rd10, %rd304;
cvt.u32.u64	%r531, %rd577;
mov.u32 %r532, 1152;
min.s32 %r29, %r531, %r532;
setp.eq.s32	%p378, %r29, 1152;
@%p378 bra BB59_606;
bra.uni BB59_583;

BB59_606:
add.s64 %rd580, %rd306, %rd290;
ld.global.u8 %rs588, [%rd580];
st.u8 [%rd291], %rs588;
ld.global.u8 %rs589, [%rd580+128];
st.u8 [%rd291+128], %rs589;
ld.global.u8 %rs590, [%rd580+256];
st.u8 [%rd291+256], %rs590;
ld.global.u8 %rs591, [%rd580+384];
st.u8 [%rd291+384], %rs591;
ld.global.u8 %rs592, [%rd580+512];
st.u8 [%rd291+512], %rs592;
ld.global.u8 %rs593, [%rd580+640];
st.u8 [%rd291+640], %rs593;
ld.global.u8 %rs594, [%rd580+768];
st.u8 [%rd291+768], %rs594;
ld.global.u8 %rs595, [%rd580+896];
st.u8 [%rd291+896], %rs595;
ld.global.u8 %rs596, [%rd580+1024];
st.u8 [%rd291+1024], %rs596;
bra.uni BB59_607;

BB59_583:
setp.lt.s32	%p379, %r29, 1;
@%p379 bra BB59_607;

cvt.s64.s32	%rd578, %r29;
add.s64 %rd308, %rd305, %rd578;
mov.u64 %rd750, %rd305;
mov.u64 %rd754, %rd305;
mov.u64 %rd761, %rd306;
mov.u64 %rd783, %rd220;

BB59_585:
mov.u64 %rd311, %rd783;
mov.u64 %rd313, %rd761;
mov.u64 %rd312, %rd754;
mov.u64 %rd310, %rd750;
sub.s64 %rd314, %rd308, %rd310;
setp.gt.s64	%p380, %rd314, 1151;
add.s64 %rd315, %rd313, %rd290;
add.s64 %rd316, %rd311, %rd290;
@%p380 bra BB59_604;
bra.uni BB59_586;

BB59_604:
ld.global.u8 %rs579, [%rd315];
st.u8 [%rd316], %rs579;
ld.global.u8 %rs580, [%rd315+128];
st.u8 [%rd316+128], %rs580;
ld.global.u8 %rs581, [%rd315+256];
st.u8 [%rd316+256], %rs581;
ld.global.u8 %rs582, [%rd315+384];
st.u8 [%rd316+384], %rs582;
ld.global.u8 %rs583, [%rd315+512];
st.u8 [%rd316+512], %rs583;
ld.global.u8 %rs584, [%rd315+640];
st.u8 [%rd316+640], %rs584;
ld.global.u8 %rs585, [%rd315+768];
st.u8 [%rd316+768], %rs585;
ld.global.u8 %rs586, [%rd315+896];
st.u8 [%rd316+896], %rs586;
ld.global.u8 %rs587, [%rd315+1024];
st.u8 [%rd316+1024], %rs587;
bra.uni BB59_605;

BB59_586:
setp.ge.s64	%p381, %rd290, %rd314;
@%p381 bra BB59_588;

ld.global.u8 %rs570, [%rd315];
st.u8 [%rd316], %rs570;

BB59_588:
setp.ge.s64	%p382, %rd294, %rd314;
@%p382 bra BB59_590;

ld.global.u8 %rs571, [%rd315+128];
st.u8 [%rd316+128], %rs571;

BB59_590:
setp.ge.s64	%p383, %rd295, %rd314;
@%p383 bra BB59_592;

ld.global.u8 %rs572, [%rd315+256];
st.u8 [%rd316+256], %rs572;

BB59_592:
setp.ge.s64	%p384, %rd296, %rd314;
@%p384 bra BB59_594;

ld.global.u8 %rs573, [%rd315+384];
st.u8 [%rd316+384], %rs573;

BB59_594:
setp.ge.s64	%p385, %rd297, %rd314;
@%p385 bra BB59_596;

ld.global.u8 %rs574, [%rd315+512];
st.u8 [%rd316+512], %rs574;

BB59_596:
setp.ge.s64	%p386, %rd298, %rd314;
@%p386 bra BB59_598;

ld.global.u8 %rs575, [%rd315+640];
st.u8 [%rd316+640], %rs575;

BB59_598:
setp.ge.s64	%p387, %rd299, %rd314;
@%p387 bra BB59_600;

ld.global.u8 %rs576, [%rd315+768];
st.u8 [%rd316+768], %rs576;

BB59_600:
setp.ge.s64	%p388, %rd300, %rd314;
@%p388 bra BB59_602;

ld.global.u8 %rs577, [%rd315+896];
st.u8 [%rd316+896], %rs577;

BB59_602:
setp.ge.s64	%p389, %rd301, %rd314;
@%p389 bra BB59_605;

ld.global.u8 %rs578, [%rd315+1024];
st.u8 [%rd316+1024], %rs578;

BB59_605:
add.s64 %rd317, %rd313, 1152;
add.s64 %rd318, %rd311, 1152;
add.s64 %rd750, %rd312, 1152;
mov.u64 %rd319, %rd750;
sub.s64 %rd579, %rd750, %rd308;
setp.lt.s64	%p390, %rd579, 0;
mov.u64 %rd754, %rd319;
mov.u64 %rd761, %rd317;
mov.u64 %rd783, %rd318;
@%p390 bra BB59_585;

BB59_607:
bar.sync 0;
add.s32 %r533, %r29, %r27;
mov.u32 %r534, 9;
min.s32 %r30, %r533, %r534;
mov.u32 %r535, 0;
max.s32 %r31, %r30, %r535;
setp.gt.u32	%p391, %r31, 8;
@%p391 bra BB59_626;
bra.uni BB59_608;

BB59_626:
ld.u8 %rs606, [%rd292];
st.local.u8 [%rd1], %rs606;
ld.u8 %rs607, [%rd292+1];
st.local.u8 [%rd1+1], %rs607;
ld.u8 %rs608, [%rd292+2];
st.local.u8 [%rd1+2], %rs608;
ld.u8 %rs609, [%rd292+3];
st.local.u8 [%rd1+3], %rs609;
ld.u8 %rs610, [%rd292+4];
st.local.u8 [%rd1+4], %rs610;
ld.u8 %rs611, [%rd292+5];
st.local.u8 [%rd1+5], %rs611;
ld.u8 %rs612, [%rd292+6];
st.local.u8 [%rd1+6], %rs612;
ld.u8 %rs613, [%rd292+7];
st.local.u8 [%rd1+7], %rs613;
ld.u8 %rs614, [%rd292+8];
st.local.u8 [%rd1+8], %rs614;
bra.uni BB59_627;

BB59_608:
mov.u64 %rd322, %rd1;
setp.lt.s32	%p392, %r30, 1;
mov.u64 %rd779, %rd322;
@%p392 bra BB59_610;

ld.u8 %rs597, [%rd292];
st.local.u8 [%rd1], %rs597;
mov.u64 %rd779, %rd293;

BB59_610:
mov.u64 %rd765, %rd779;
mov.u64 %rd778, %rd765;
setp.lt.s32	%p393, %r31, 2;
@%p393 bra BB59_612;

ld.u8 %rs598, [%rd292+1];
st.local.u8 [%rd778], %rs598;
add.s64 %rd778, %rd778, 1;

BB59_612:
mov.u64 %rd777, %rd778;
setp.lt.s32	%p394, %r31, 3;
@%p394 bra BB59_614;

ld.u8 %rs599, [%rd292+2];
st.local.u8 [%rd777], %rs599;
add.s64 %rd777, %rd777, 1;

BB59_614:
mov.u64 %rd776, %rd777;
setp.lt.s32	%p395, %r31, 4;
@%p395 bra BB59_616;

ld.u8 %rs600, [%rd292+3];
st.local.u8 [%rd776], %rs600;
add.s64 %rd776, %rd776, 1;

BB59_616:
mov.u64 %rd775, %rd776;
setp.lt.s32	%p396, %r31, 5;
@%p396 bra BB59_618;

ld.u8 %rs601, [%rd292+4];
st.local.u8 [%rd775], %rs601;
add.s64 %rd775, %rd775, 1;

BB59_618:
mov.u64 %rd774, %rd775;
setp.lt.s32	%p397, %r31, 6;
@%p397 bra BB59_620;

ld.u8 %rs602, [%rd292+5];
st.local.u8 [%rd774], %rs602;
add.s64 %rd774, %rd774, 1;

BB59_620:
mov.u64 %rd773, %rd774;
setp.lt.s32	%p398, %r31, 7;
@%p398 bra BB59_622;

ld.u8 %rs603, [%rd292+6];
st.local.u8 [%rd773], %rs603;
add.s64 %rd773, %rd773, 1;

BB59_622:
mov.u64 %rd772, %rd773;
setp.lt.s32	%p399, %r31, 8;
@%p399 bra BB59_624;

ld.u8 %rs604, [%rd292+7];
st.local.u8 [%rd772], %rs604;
add.s64 %rd772, %rd772, 1;

BB59_624:
setp.lt.s32	%p400, %r31, 9;
@%p400 bra BB59_627;

ld.u8 %rs605, [%rd292+8];
st.local.u8 [%rd772], %rs605;

BB59_627:
setp.eq.s32	%p401, %r31, 0;
@%p401 bra BB59_644;

ld.local.u8 %rs750, [%rd1];
add.s32 %r32, %r31, -1;
setp.lt.s32	%p402, %r32, 1;
@%p402 bra BB59_630;

cvt.u32.u16	%r536, %rs750;
and.b32 %r537, %r536, 255;
ld.local.u8 %r538, [%rd1+1];
add.s32 %r539, %r538, %r537;
cvt.u16.u32	%rs750, %r539;

BB59_630:
setp.lt.s32	%p403, %r32, 2;
@%p403 bra BB59_632;

cvt.u32.u16	%r540, %rs750;
and.b32 %r541, %r540, 255;
ld.local.u8 %r542, [%rd1+2];
add.s32 %r543, %r542, %r541;
cvt.u16.u32	%rs750, %r543;

BB59_632:
setp.lt.s32	%p404, %r32, 3;
@%p404 bra BB59_634;

cvt.u32.u16	%r544, %rs750;
and.b32 %r545, %r544, 255;
ld.local.u8 %r546, [%rd1+3];
add.s32 %r547, %r546, %r545;
cvt.u16.u32	%rs750, %r547;

BB59_634:
setp.lt.s32	%p405, %r32, 4;
@%p405 bra BB59_636;

cvt.u32.u16	%r548, %rs750;
and.b32 %r549, %r548, 255;
ld.local.u8 %r550, [%rd1+4];
add.s32 %r551, %r550, %r549;
cvt.u16.u32	%rs750, %r551;

BB59_636:
setp.lt.s32	%p406, %r32, 5;
@%p406 bra BB59_638;

cvt.u32.u16	%r552, %rs750;
and.b32 %r553, %r552, 255;
ld.local.u8 %r554, [%rd1+5];
add.s32 %r555, %r554, %r553;
cvt.u16.u32	%rs750, %r555;

BB59_638:
setp.lt.s32	%p407, %r32, 6;
@%p407 bra BB59_640;

cvt.u32.u16	%r556, %rs750;
and.b32 %r557, %r556, 255;
ld.local.u8 %r558, [%rd1+6];
add.s32 %r559, %r558, %r557;
cvt.u16.u32	%rs750, %r559;

BB59_640:
setp.lt.s32	%p408, %r32, 7;
@%p408 bra BB59_642;

cvt.u32.u16	%r560, %rs750;
and.b32 %r561, %r560, 255;
ld.local.u8 %r562, [%rd1+7];
add.s32 %r563, %r562, %r561;
cvt.u16.u32	%rs750, %r563;

BB59_642:
setp.lt.s32	%p409, %r32, 8;
@%p409 bra BB59_644;

cvt.u32.u16	%r564, %rs750;
and.b32 %r565, %r564, 255;
ld.local.u8 %r566, [%rd1+8];
add.s32 %r567, %r566, %r565;
cvt.u16.u32	%rs750, %r567;

BB59_644:
bar.sync 0;
@%p401 bra BB59_646;

st.u8 [%rd291], %rs750;

BB59_646:
bar.sync 0;
setp.gt.s32	%p411, %r29, 1151;
mov.u32 %r682, 128;
@%p411 bra BB59_648;

add.s32 %r569, %r29, 8;
mul.hi.s32 %r570, %r569, 954437177;
shr.u32 %r571, %r570, 31;
shr.s32 %r572, %r570, 1;
add.s32 %r682, %r572, %r571;

BB59_648:
setp.eq.s32	%p412, %r682, 128;
@%p412 bra BB59_686;
bra.uni BB59_649;

BB59_686:
@%p42 bra BB59_688;

cvt.u32.u16	%r610, %rs236;
ld.u8 %r611, [%rd220];
add.s32 %r612, %r611, %r610;
st.u8 [%rd220], %r612;

BB59_688:
setp.lt.s32	%p40, %r1, 1;
ld.u8 %rs706, [%rd291];
bar.sync 0;
@%p40 bra BB59_690;

cvt.u32.u16	%r613, %rs706;
and.b32 %r614, %r613, 255;
ld.u8 %r615, [%rd291+-1];
add.s32 %r616, %r615, %r614;
cvt.u16.u32	%rs706, %r616;

BB59_690:
bar.sync 0;
st.u8 [%rd291], %rs706;
bar.sync 0;
setp.lt.s32	%p442, %r1, 2;
@%p442 bra BB59_692;

ld.u8 %r617, [%rd291+-2];
cvt.u32.u16	%r618, %rs706;
and.b32 %r619, %r618, 255;
add.s32 %r620, %r617, %r619;
cvt.u16.u32	%rs706, %r620;

BB59_692:
bar.sync 0;
st.u8 [%rd291], %rs706;
bar.sync 0;
setp.lt.s32	%p443, %r1, 4;
@%p443 bra BB59_694;

ld.u8 %r621, [%rd291+-4];
cvt.u32.u16	%r622, %rs706;
and.b32 %r623, %r622, 255;
add.s32 %r624, %r621, %r623;
cvt.u16.u32	%rs706, %r624;

BB59_694:
bar.sync 0;
st.u8 [%rd291], %rs706;
bar.sync 0;
setp.lt.s32	%p444, %r1, 8;
@%p444 bra BB59_696;

ld.u8 %r625, [%rd291+-8];
cvt.u32.u16	%r626, %rs706;
and.b32 %r627, %r626, 255;
add.s32 %r628, %r625, %r627;
cvt.u16.u32	%rs706, %r628;

BB59_696:
bar.sync 0;
st.u8 [%rd291], %rs706;
bar.sync 0;
setp.lt.s32	%p445, %r1, 16;
@%p445 bra BB59_698;

ld.u8 %r629, [%rd291+-16];
cvt.u32.u16	%r630, %rs706;
and.b32 %r631, %r630, 255;
add.s32 %r632, %r629, %r631;
cvt.u16.u32	%rs706, %r632;

BB59_698:
bar.sync 0;
st.u8 [%rd291], %rs706;
bar.sync 0;
setp.lt.s32	%p446, %r1, 32;
@%p446 bra BB59_700;

ld.u8 %r633, [%rd291+-32];
cvt.u32.u16	%r634, %rs706;
and.b32 %r635, %r634, 255;
add.s32 %r636, %r633, %r635;
cvt.u16.u32	%rs706, %r636;

BB59_700:
bar.sync 0;
st.u8 [%rd291], %rs706;
bar.sync 0;
setp.lt.s32	%p447, %r1, 64;
@%p447 bra BB59_702;

ld.u8 %r637, [%rd291+-64];
cvt.u32.u16	%r638, %rs706;
and.b32 %r639, %r638, 255;
add.s32 %r640, %r637, %r639;
cvt.u16.u32	%rs706, %r640;

BB59_702:
bar.sync 0;
st.u8 [%rd291], %rs706;
bar.sync 0;
ld.u8 %rs738, [%rd220+127];
mov.u16 %rs728, %rs236;
@%p21 bra BB59_704;

ld.u8 %rs728, [%rd291+-1];

BB59_704:
bar.sync 0;
st.u8 [%rd291], %rs728;
bar.sync 0;
bra.uni BB59_705;

BB59_649:
@%p42 bra BB59_651;

cvt.u32.u16	%r573, %rs236;
ld.u8 %r574, [%rd220];
add.s32 %r575, %r574, %r573;
st.u8 [%rd220], %r575;

BB59_651:
setp.ge.s32	%p414, %r1, %r682;
mov.u16 %rs736, %rs236;
@%p414 bra BB59_653;

ld.u8 %rs254, [%rd291];
mov.u16 %rs736, %rs254;

BB59_653:
mov.u16 %rs721, %rs736;
mov.u16 %rs735, %rs721;
bar.sync 0;
setp.le.s32	%p415, %r1, %r682;
setp.gt.s32	%p416, %r1, 0;
and.pred %p417, %p415, %p416;
@!%p417 bra BB59_655;
bra.uni BB59_654;

BB59_654:
ld.u8 %r576, [%rd291+-1];
cvt.u32.u16	%r577, %rs735;
and.b32 %r578, %r577, 255;
add.s32 %r579, %r576, %r578;
cvt.u16.u32	%rs735, %r579;

BB59_655:
mov.u16 %rs734, %rs735;
bar.sync 0;
@%p414 bra BB59_657;

st.u8 [%rd291], %rs734;

BB59_657:
setp.gt.s32	%p33, %r1, 1;
bar.sync 0;
setp.lt.s32	%p419, %r28, %r682;
and.pred %p420, %p419, %p33;
@!%p420 bra BB59_659;
bra.uni BB59_658;

BB59_658:
ld.u8 %r580, [%rd291+-2];
cvt.u32.u16	%r581, %rs734;
and.b32 %r582, %r581, 255;
add.s32 %r583, %r580, %r582;
cvt.u16.u32	%rs734, %r583;

BB59_659:
mov.u16 %rs733, %rs734;
bar.sync 0;
@%p414 bra BB59_661;

st.u8 [%rd291], %rs733;

BB59_661:
setp.gt.s32	%p34, %r1, 3;
bar.sync 0;
add.s32 %r584, %r28, -2;
setp.lt.s32	%p422, %r584, %r682;
and.pred %p423, %p422, %p34;
@!%p423 bra BB59_663;
bra.uni BB59_662;

BB59_662:
ld.u8 %r585, [%rd291+-4];
cvt.u32.u16	%r586, %rs733;
and.b32 %r587, %r586, 255;
add.s32 %r588, %r585, %r587;
cvt.u16.u32	%rs733, %r588;

BB59_663:
mov.u16 %rs732, %rs733;
bar.sync 0;
@%p414 bra BB59_665;

st.u8 [%rd291], %rs732;

BB59_665:
setp.gt.s32	%p35, %r1, 7;
bar.sync 0;
add.s32 %r589, %r28, -6;
setp.lt.s32	%p425, %r589, %r682;
and.pred %p426, %p425, %p35;
@!%p426 bra BB59_667;
bra.uni BB59_666;

BB59_666:
ld.u8 %r590, [%rd291+-8];
cvt.u32.u16	%r591, %rs732;
and.b32 %r592, %r591, 255;
add.s32 %r593, %r590, %r592;
cvt.u16.u32	%rs732, %r593;

BB59_667:
mov.u16 %rs731, %rs732;
bar.sync 0;
@%p414 bra BB59_669;

st.u8 [%rd291], %rs731;

BB59_669:
setp.gt.s32	%p36, %r1, 15;
bar.sync 0;
add.s32 %r594, %r28, -14;
setp.lt.s32	%p428, %r594, %r682;
and.pred %p429, %p428, %p36;
@!%p429 bra BB59_671;
bra.uni BB59_670;

BB59_670:
ld.u8 %r595, [%rd291+-16];
cvt.u32.u16	%r596, %rs731;
and.b32 %r597, %r596, 255;
add.s32 %r598, %r595, %r597;
cvt.u16.u32	%rs731, %r598;

BB59_671:
mov.u16 %rs730, %rs731;
bar.sync 0;
@%p414 bra BB59_673;

st.u8 [%rd291], %rs730;

BB59_673:
setp.gt.s32	%p37, %r1, 31;
bar.sync 0;
add.s32 %r599, %r28, -30;
setp.lt.s32	%p431, %r599, %r682;
and.pred %p432, %p431, %p37;
@!%p432 bra BB59_675;
bra.uni BB59_674;

BB59_674:
ld.u8 %r600, [%rd291+-32];
cvt.u32.u16	%r601, %rs730;
and.b32 %r602, %r601, 255;
add.s32 %r603, %r600, %r602;
cvt.u16.u32	%rs730, %r603;

BB59_675:
mov.u16 %rs729, %rs730;
bar.sync 0;
@%p414 bra BB59_677;

st.u8 [%rd291], %rs729;

BB59_677:
setp.gt.s32	%p38, %r1, 63;
bar.sync 0;
add.s32 %r604, %r28, -62;
setp.lt.s32	%p434, %r604, %r682;
and.pred %p435, %p434, %p38;
@!%p435 bra BB59_679;
bra.uni BB59_678;

BB59_678:
ld.u8 %r605, [%rd291+-64];
cvt.u32.u16	%r606, %rs729;
and.b32 %r607, %r606, 255;
add.s32 %r608, %r605, %r607;
cvt.u16.u32	%rs729, %r608;

BB59_679:
bar.sync 0;
@%p414 bra BB59_681;

st.u8 [%rd291], %rs729;

BB59_681:
setp.lt.s32	%p39, %r1, %r682;
bar.sync 0;
add.s32 %r609, %r682, -1;
cvt.s64.s32	%rd581, %r609;
add.s64 %rd582, %rd220, %rd581;
ld.u8 %rs738, [%rd582];
not.pred %p437, %p39;
or.pred %p439, %p21, %p437;
selp.b16	%rs705, %rs236, %rs729, %p39;
@%p439 bra BB59_683;

ld.u8 %rs705, [%rd291+-1];

BB59_683:
bar.sync 0;
@%p414 bra BB59_685;

st.u8 [%rd291], %rs705;

BB59_685:
bar.sync 0;

BB59_705:
mov.u16 %rs737, %rs738;
@%p401 bra BB59_707;

ld.u8 %rs750, [%rd291];

BB59_707:
bar.sync 0;
cvt.s64.s32	%rd583, %r31;
add.s64 %rd338, %rd1, %rd583;
setp.ge.u64	%p450, %rd1, %rd338;
@%p450 bra BB59_709;

cvt.u32.u16	%r641, %rs750;
and.b32 %r642, %r641, 255;
ld.local.u8 %r643, [%rd1];
add.s32 %r644, %r643, %r642;
cvt.u16.u32	%rs750, %r644;
st.u8 [%rd292], %r644;

BB59_709:
setp.ge.u64	%p451, %rd293, %rd338;
@%p451 bra BB59_711;

cvt.u32.u16	%r645, %rs750;
and.b32 %r646, %r645, 255;
ld.local.u8 %r647, [%rd1+1];
add.s32 %r648, %r647, %r646;
cvt.u16.u32	%rs750, %r648;
st.u8 [%rd292+1], %r648;

BB59_711:
add.s64 %rd584, %rd293, 1;
setp.ge.u64	%p452, %rd584, %rd338;
@%p452 bra BB59_713;

cvt.u32.u16	%r649, %rs750;
and.b32 %r650, %r649, 255;
ld.local.u8 %r651, [%rd1+2];
add.s32 %r652, %r651, %r650;
cvt.u16.u32	%rs750, %r652;
st.u8 [%rd292+2], %r652;

BB59_713:
add.s64 %rd585, %rd293, 2;
setp.ge.u64	%p453, %rd585, %rd338;
@%p453 bra BB59_715;

cvt.u32.u16	%r653, %rs750;
and.b32 %r654, %r653, 255;
ld.local.u8 %r655, [%rd1+3];
add.s32 %r656, %r655, %r654;
cvt.u16.u32	%rs750, %r656;
st.u8 [%rd292+3], %r656;

BB59_715:
add.s64 %rd586, %rd293, 3;
setp.ge.u64	%p454, %rd586, %rd338;
@%p454 bra BB59_717;

cvt.u32.u16	%r657, %rs750;
and.b32 %r658, %r657, 255;
ld.local.u8 %r659, [%rd1+4];
add.s32 %r660, %r659, %r658;
cvt.u16.u32	%rs750, %r660;
st.u8 [%rd292+4], %r660;

BB59_717:
add.s64 %rd587, %rd293, 4;
setp.ge.u64	%p455, %rd587, %rd338;
@%p455 bra BB59_719;

cvt.u32.u16	%r661, %rs750;
and.b32 %r662, %r661, 255;
ld.local.u8 %r663, [%rd1+5];
add.s32 %r664, %r663, %r662;
cvt.u16.u32	%rs750, %r664;
st.u8 [%rd292+5], %r664;

BB59_719:
add.s64 %rd588, %rd293, 5;
setp.ge.u64	%p456, %rd588, %rd338;
@%p456 bra BB59_721;

cvt.u32.u16	%r665, %rs750;
and.b32 %r666, %r665, 255;
ld.local.u8 %r667, [%rd1+6];
add.s32 %r668, %r667, %r666;
cvt.u16.u32	%rs750, %r668;
st.u8 [%rd292+6], %r668;

BB59_721:
add.s64 %rd589, %rd293, 6;
setp.ge.u64	%p457, %rd589, %rd338;
@%p457 bra BB59_723;

cvt.u32.u16	%r669, %rs750;
and.b32 %r670, %r669, 255;
ld.local.u8 %r671, [%rd1+7];
add.s32 %r672, %r671, %r670;
cvt.u16.u32	%rs750, %r672;
st.u8 [%rd292+7], %r672;

BB59_723:
add.s64 %rd590, %rd293, 7;
setp.ge.u64	%p458, %rd590, %rd338;
@%p458 bra BB59_725;

cvt.u32.u16	%r673, %rs750;
ld.local.u8 %r674, [%rd1+8];
add.s32 %r675, %r674, %r673;
st.u8 [%rd292+8], %r675;

BB59_725:
bar.sync 0;
@%p378 bra BB59_749;
bra.uni BB59_726;

BB59_749:
add.s64 %rd594, %rd747, %rd290;
ld.u8 %rs634, [%rd291];
st.global.u8 [%rd594], %rs634;
ld.u8 %rs635, [%rd291+128];
st.global.u8 [%rd594+128], %rs635;
ld.u8 %rs636, [%rd291+256];
st.global.u8 [%rd594+256], %rs636;
ld.u8 %rs637, [%rd291+384];
st.global.u8 [%rd594+384], %rs637;
ld.u8 %rs638, [%rd291+512];
st.global.u8 [%rd594+512], %rs638;
ld.u8 %rs639, [%rd291+640];
st.global.u8 [%rd594+640], %rs639;
ld.u8 %rs640, [%rd291+768];
st.global.u8 [%rd594+768], %rs640;
ld.u8 %rs641, [%rd291+896];
st.global.u8 [%rd594+896], %rs641;
ld.u8 %rs642, [%rd291+1024];
st.global.u8 [%rd594+1024], %rs642;
bra.uni BB59_750;

BB59_726:
setp.lt.s32	%p459, %r29, 1;
@%p459 bra BB59_750;

mul.lo.s64 %rd591, %rd743, 1152;
add.s64 %rd592, %rd302, %rd591;
add.s64 %rd780, %rd2, %rd592;
cvt.s64.s32	%rd593, %r29;
add.s64 %rd340, %rd220, %rd593;
mov.u64 %rd782, %rd220;

BB59_728:
sub.s64 %rd343, %rd340, %rd782;
setp.gt.s64	%p460, %rd343, 1151;
add.s64 %rd344, %rd782, %rd290;
@%p460 bra BB59_747;
bra.uni BB59_729;

BB59_747:
ld.u8 %rs625, [%rd344];
st.global.u8 [%rd780+1], %rs625;
ld.u8 %rs626, [%rd344+128];
st.global.u8 [%rd780+129], %rs626;
ld.u8 %rs627, [%rd344+256];
st.global.u8 [%rd780+257], %rs627;
ld.u8 %rs628, [%rd344+384];
st.global.u8 [%rd780+385], %rs628;
ld.u8 %rs629, [%rd344+512];
st.global.u8 [%rd780+513], %rs629;
ld.u8 %rs630, [%rd344+640];
st.global.u8 [%rd780+641], %rs630;
ld.u8 %rs631, [%rd344+768];
st.global.u8 [%rd780+769], %rs631;
ld.u8 %rs632, [%rd344+896];
st.global.u8 [%rd780+897], %rs632;
ld.u8 %rs633, [%rd344+1024];
st.global.u8 [%rd780+1025], %rs633;
bra.uni BB59_748;

BB59_729:
setp.ge.s64	%p461, %rd290, %rd343;
@%p461 bra BB59_731;

ld.u8 %rs616, [%rd344];
st.global.u8 [%rd780+1], %rs616;

BB59_731:
setp.ge.s64	%p462, %rd294, %rd343;
@%p462 bra BB59_733;

ld.u8 %rs617, [%rd344+128];
st.global.u8 [%rd780+129], %rs617;

BB59_733:
setp.ge.s64	%p463, %rd295, %rd343;
@%p463 bra BB59_735;

ld.u8 %rs618, [%rd344+256];
st.global.u8 [%rd780+257], %rs618;

BB59_735:
setp.ge.s64	%p464, %rd296, %rd343;
@%p464 bra BB59_737;

ld.u8 %rs619, [%rd344+384];
st.global.u8 [%rd780+385], %rs619;

BB59_737:
setp.ge.s64	%p465, %rd297, %rd343;
@%p465 bra BB59_739;

ld.u8 %rs620, [%rd344+512];
st.global.u8 [%rd780+513], %rs620;

BB59_739:
setp.ge.s64	%p466, %rd298, %rd343;
@%p466 bra BB59_741;

ld.u8 %rs621, [%rd344+640];
st.global.u8 [%rd780+641], %rs621;

BB59_741:
setp.ge.s64	%p467, %rd299, %rd343;
@%p467 bra BB59_743;

ld.u8 %rs622, [%rd344+768];
st.global.u8 [%rd780+769], %rs622;

BB59_743:
setp.ge.s64	%p468, %rd300, %rd343;
@%p468 bra BB59_745;

ld.u8 %rs623, [%rd344+896];
st.global.u8 [%rd780+897], %rs623;

BB59_745:
setp.ge.s64	%p469, %rd301, %rd343;
@%p469 bra BB59_748;

ld.u8 %rs624, [%rd344+1024];
st.global.u8 [%rd780+1025], %rs624;

BB59_748:
add.s64 %rd782, %rd782, 1152;
add.s64 %rd780, %rd780, 1152;
setp.lt.u64	%p470, %rd782, %rd340;
@%p470 bra BB59_728;

BB59_750:
bar.sync 0;
add.s64 %rd762, %rd306, 1152;
add.s64 %rd747, %rd747, 1152;
add.s64 %rd744, %rd305, 1152;
mov.u64 %rd755, %rd744;
sub.s64 %rd595, %rd744, %rd10;
setp.lt.s64	%p471, %rd595, 0;
add.s64 %rd743, %rd743, 1;
@%p471 bra BB59_582;

BB59_751:
@%p42 bra BB59_767;


	{ 
.reg .pred p; 
isspacep.shared p, %rd220; 
selp.u32 %r676, 1, 0, p; 
} 


	setp.eq.s32	%p473, %r676, 0;
@%p473 bra BB59_766;

mov.u64 %rd597, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd598, %rd597;
sub.s64 %rd353, %rd220, %rd598;
setp.eq.s64	%p474, %rd220, 0;
@%p474 bra BB59_767;

add.s64 %rd599, %rd353, -16;
add.s64 %rd601, %rd597, %rd599;
add.s64 %rd355, %rd598, %rd599;
ld.shared.u8 %rs643, [%rd601];
or.b16 %rs644, %rs643, 1;
st.shared.u8 [%rd601], %rs644;
ld.shared.u64 %rd356, [%rd601+8];
setp.eq.s64	%p475, %rd356, 0;
mov.u64 %rd787, %rd355;
@%p475 bra BB59_760;

mov.u64 %rd357, %rd355;
ld.u8 %rs645, [%rd356];
and.b16 %rs646, %rs645, 1;
setp.eq.b16	%p476, %rs646, 1;
mov.u64 %rd787, %rd357;
@!%p476 bra BB59_760;
bra.uni BB59_756;

BB59_756:
ld.u64 %rd359, [%rd356];
shr.u64 %rd360, %rd359, 1;
add.s64 %rd361, %rd356, 16;
add.s64 %rd362, %rd361, %rd360;
ld.shared.u64 %rd603, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p477, %rd362, %rd603;
mov.u64 %rd787, %rd356;
@%p477 bra BB59_760;

ld.u8 %rs647, [%rd362];
and.b16 %rs648, %rs647, 1;
setp.eq.b16	%p478, %rs648, 1;
mov.u64 %rd784, %rd356;
mov.u64 %rd787, %rd784;
@!%p478 bra BB59_760;
bra.uni BB59_758;

BB59_758:
ld.u64 %rd604, [%rd362];
shr.u64 %rd605, %rd604, 1;
add.s64 %rd606, %rd605, %rd360;
add.s64 %rd607, %rd606, 16;
shl.b64 %rd608, %rd607, 1;
and.b64 %rd609, %rd359, 1;
or.b64 %rd610, %rd608, %rd609;
st.u64 [%rd356], %rd610;
and.b64 %rd363, %rd607, 9223372036854775807;
add.s64 %rd611, %rd361, %rd363;
ld.shared.u64 %rd612, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p479, %rd611, %rd612;
mov.u64 %rd785, %rd356;
mov.u64 %rd787, %rd785;
@%p479 bra BB59_760;

add.s64 %rd613, %rd363, %rd361;
st.u64 [%rd613+8], %rd356;
mov.u64 %rd787, %rd356;

BB59_760:
ld.u64 %rd366, [%rd787];
shr.u64 %rd367, %rd366, 1;
add.s64 %rd368, %rd787, 16;
add.s64 %rd369, %rd368, %rd367;
ld.shared.u64 %rd614, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p480, %rd369, %rd614;
@%p480 bra BB59_764;

ld.u8 %rs649, [%rd369];
and.b16 %rs650, %rs649, 1;
setp.eq.b16	%p481, %rs650, 1;
@!%p481 bra BB59_767;
bra.uni BB59_762;

BB59_762:
ld.u64 %rd615, [%rd369];
shr.u64 %rd616, %rd615, 1;
add.s64 %rd617, %rd616, %rd367;
add.s64 %rd618, %rd617, 16;
shl.b64 %rd619, %rd618, 1;
and.b64 %rd620, %rd366, 1;
or.b64 %rd621, %rd619, %rd620;
st.u64 [%rd787], %rd621;
and.b64 %rd370, %rd618, 9223372036854775807;
add.s64 %rd622, %rd368, %rd370;
ld.shared.u64 %rd623, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p482, %rd622, %rd623;
@%p482 bra BB59_767;

add.s64 %rd624, %rd370, %rd368;
st.u64 [%rd624+8], %rd787;
bra.uni BB59_767;

BB59_766:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd220;
call.uni 
free, 
(
param0
);


	}

BB59_767:
bar.sync 0;

BB59_768:
ret;

BB59_764:
setp.lt.u64	%p483, %rd369, %rd787;
@%p483 bra BB59_767;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd787;
bra.uni BB59_767;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEElSK_5MulOpIaENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEElSK_5MulOpIaENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
.maxntid 512, 1, 1
{
.local .align 1 .b8 __local_depot60[3];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<205>;
.reg .b16 %rs<365>;
.reg .b32 %r<132>;
.reg .b64 %rd<413>;


mov.u64 %rd412, __local_depot60;
cvta.local.u64 %SP, %rd412;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEElSK_5MulOpIaENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd148, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEElSK_5MulOpIaENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd149, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEElSK_5MulOpIaENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEElSK_5MulOpIaENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd149;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p26, %r1, 0;
mov.u64 %rd150, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd151, %rd150;
setp.eq.s64	%p27, %rd151, 0;
or.pred %p28, %p26, %p27;
@%p28 bra BB60_2;

cvt.s64.s32	%rd152, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r28;
mov.u64 %rd153, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd154, %rd153;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd154;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd152;

BB60_2:
bar.sync 0;
setp.lt.s64	%p29, %rd148, 1;
@%p29 bra BB60_290;

ld.global.u8 %rs362, [%rd2];
bar.sync 0;
@%p26 bra BB60_5;

st.global.u8 [%rd3], %rs362;

BB60_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB60_26;
bra.uni BB60_6;

BB60_6:
ld.shared.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd359, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd366, %rd359;
setp.eq.s64	%p31, %rd5, %rd366;
mov.u64 %rd364, %rd5;
@%p31 bra BB60_10;

mov.u64 %rd365, %rd364;

BB60_8:
mov.u64 %rd361, %rd366;
mov.u64 %rd364, %rd365;
mov.u64 %rd365, %rd361;
ld.shared.u8 %rs142, [%rd359];
and.b16 %rs143, %rs142, 1;
setp.eq.b16	%p32, %rs143, 1;
not.pred %p33, %p32;
ld.shared.u64 %rd10, [%rd359];
setp.lt.u64	%p34, %rd10, 3072;
or.pred %p35, %p33, %p34;
@!%p35 bra BB60_10;
bra.uni BB60_9;

BB60_9:
shr.u64 %rd157, %rd10, 1;
add.s64 %rd158, %rd359, %rd157;
add.s64 %rd359, %rd158, 16;
add.s64 %rd159, %rd365, %rd157;
add.s64 %rd366, %rd159, 16;
setp.ne.s64	%p36, %rd366, %rd5;
mov.u64 %rd364, %rd365;
@%p36 bra BB60_8;

BB60_10:
setp.eq.s64	%p38, %rd364, %rd5;
mov.pred %p204, 0;
@%p38 bra BB60_12;

ld.u64 %rd161, [%rd364];
shr.u64 %rd162, %rd161, 1;
add.s64 %rd163, %rd364, %rd162;
add.s64 %rd370, %rd163, 16;
setp.ne.s64	%p204, %rd370, %rd5;

BB60_12:
@%p204 bra BB60_18;
bra.uni BB60_13;

BB60_18:
ld.u64 %rd21, [%rd370];
and.b64 %rd178, %rd21, -32;
setp.eq.s64	%p42, %rd178, 3072;
cvt.u16.u64	%rs307, %rd21;
@%p42 bra BB60_21;

add.s64 %rd22, %rd370, 16;
ld.u64 %rd179, [%rd370+1552];
and.b64 %rd180, %rd179, 1;
add.s64 %rd181, %rd21, -3104;
and.b64 %rd182, %rd181, -2;
or.b64 %rd183, %rd180, %rd182;
st.u64 [%rd370+1552], %rd183;
st.u64 [%rd370+1560], %rd370;
cvt.u16.u64	%rs145, %rd181;
or.b16 %rs146, %rs145, 1;
and.b64 %rd184, %rd21, 1;
or.b64 %rd185, %rd184, 3072;
st.u64 [%rd370], %rd185;
st.u8 [%rd370+1552], %rs146;
ld.u64 %rd186, [%rd370+1552];
shr.u64 %rd23, %rd186, 1;
add.s64 %rd187, %rd23, %rd22;
add.s64 %rd188, %rd187, 1552;
ld.shared.u64 %rd189, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p43, %rd188, %rd189;
cvt.u16.u64	%rs147, %rd21;
and.b16 %rs307, %rs147, 1;
@%p43 bra BB60_21;

add.s64 %rd190, %rd22, 1536;
st.u64 [%rd187+1560], %rd190;
ld.u8 %rs307, [%rd370];

BB60_21:
and.b16 %rs148, %rs307, 254;
st.u8 [%rd370], %rs148;
bra.uni BB60_22;

BB60_13:
mov.u64 %rd165, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd166, %rd165;
sub.s64 %rd167, %rd5, %rd166;
add.s64 %rd168, %rd167, 1552;
ld.shared.u64 %rd169, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p39, %rd168, %rd169;
mov.u64 %rd368, -1;
mov.u64 %rd369, %rd5;
@%p39 bra BB60_15;

add.s64 %rd16, %rd5, 1552;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd16;
mov.u64 %rd368, %rd16;
mov.u64 %rd369, %rd16;

BB60_15:
mov.u64 %rd17, %rd369;
setp.eq.s64	%p40, %rd368, -1;
@%p40 bra BB60_17;

mov.u64 %rd170, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd171, %rd170;
sub.s64 %rd172, %rd5, %rd171;
add.s64 %rd173, %rd170, %rd172;
ld.shared.u64 %rd174, [%rd173];
and.b64 %rd175, %rd174, 1;
or.b64 %rd176, %rd175, 3072;
st.shared.u64 [%rd173], %rd176;
st.shared.u64 [%rd173+8], %rd364;
mov.u16 %rs144, 0;
st.shared.u8 [%rd173], %rs144;

BB60_17:
mov.u64 %rd370, %rd5;
setp.eq.s64	%p41, %rd5, %rd17;
mov.u64 %rd371, 0;
@%p41 bra BB60_23;

BB60_22:
add.s64 %rd371, %rd370, 16;

BB60_23:
mov.u64 %rd372, %rd371;
setp.ne.s64	%p44, %rd371, 0;
@%p44 bra BB60_25;

mov.u64 %rd192, 1536;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd192;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd372, [retval0+0];


	}

BB60_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd372;

BB60_26:
add.s64 %rd30, %rd1, %rd148;
add.s64 %rd402, %rd2, 1;
add.s64 %rd395, %rd1, 1;
add.s64 %rd386, %rd3, 1;
bar.sync 0;
ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p45, %r29, 0;
mov.u64 %rd194, 1;
sub.s64 %rd35, %rd194, %rd148;
add.u64 %rd195, %SP, 0;
cvta.to.local.u64 %rd36, %rd195;
@%p45 bra BB60_150;

setp.gt.s64	%p46, %rd35, -1;
@%p46 bra BB60_273;

mov.u64 %rd196, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd197, %rd196;
sub.s64 %rd198, %rd34, %rd197;
add.s64 %rd199, %rd196, %rd198;
mov.u64 %rd373, %rd395;
cvt.s64.s32	%rd200, %r1;
add.s64 %rd39, %rd199, %rd200;

BB60_29:
mov.u16 %rs6, %rs362;
mov.u64 %rd397, %rd402;
mov.u64 %rd42, %rd397;
mov.u64 %rd390, %rd395;
mov.u64 %rd41, %rd390;
mov.u64 %rd383, %rd386;
mov.u64 %rd43, %rd383;
mov.u64 %rd40, %rd373;
sub.s64 %rd201, %rd30, %rd40;
cvt.u32.u64	%r30, %rd201;
mov.u32 %r31, 1536;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p47, %r2, 1536;
@%p47 bra BB60_41;
bra.uni BB60_30;

BB60_41:
add.s64 %rd212, %rd42, %rd200;
ld.global.u8 %rs155, [%rd212];
ld.global.u8 %rs156, [%rd212+512];
ld.global.u8 %rs157, [%rd212+1024];
st.shared.u8 [%rd39], %rs155;
st.shared.u8 [%rd39+512], %rs156;
st.shared.u8 [%rd39+1024], %rs157;
bra.uni BB60_42;

BB60_30:
setp.lt.s32	%p48, %r2, 1;
@%p48 bra BB60_42;

cvt.s64.s32	%rd202, %r2;
add.s64 %rd44, %rd41, %rd202;
mov.u64 %rd374, %rd41;
mov.u64 %rd375, %rd199;
mov.u64 %rd394, %rd41;
mov.u64 %rd401, %rd42;

BB60_32:
mov.u64 %rd50, %rd401;
mov.u64 %rd49, %rd394;
mov.u64 %rd48, %rd375;
mov.u64 %rd47, %rd374;
sub.s64 %rd51, %rd44, %rd47;
setp.gt.s64	%p49, %rd51, 1535;
add.s64 %rd52, %rd50, %rd200;
add.s64 %rd53, %rd48, %rd200;
@%p49 bra BB60_39;
bra.uni BB60_33;

BB60_39:
ld.global.u8 %rs152, [%rd52];
ld.global.u8 %rs153, [%rd52+512];
ld.global.u8 %rs154, [%rd52+1024];
st.shared.u8 [%rd53], %rs152;
st.shared.u8 [%rd53+512], %rs153;
st.shared.u8 [%rd53+1024], %rs154;
bra.uni BB60_40;

BB60_33:
setp.ge.s64	%p50, %rd200, %rd51;
@%p50 bra BB60_35;

ld.global.u8 %rs149, [%rd52];
st.shared.u8 [%rd53], %rs149;

BB60_35:
add.s32 %r32, %r1, 512;
cvt.s64.s32	%rd208, %r32;
setp.ge.s64	%p51, %rd208, %rd51;
@%p51 bra BB60_37;

ld.global.u8 %rs150, [%rd52+512];
st.shared.u8 [%rd53+512], %rs150;

BB60_37:
add.s32 %r33, %r1, 1024;
cvt.s64.s32	%rd209, %r33;
setp.ge.s64	%p52, %rd209, %rd51;
@%p52 bra BB60_40;

ld.global.u8 %rs151, [%rd52+1024];
st.shared.u8 [%rd53+1024], %rs151;

BB60_40:
add.s64 %rd54, %rd50, 1536;
add.s64 %rd55, %rd48, 1536;
add.s64 %rd374, %rd49, 1536;
mov.u64 %rd56, %rd374;
sub.s64 %rd210, %rd374, %rd44;
setp.lt.s64	%p53, %rd210, 0;
mov.u64 %rd375, %rd55;
mov.u64 %rd394, %rd56;
mov.u64 %rd401, %rd54;
@%p53 bra BB60_32;

BB60_42:
bar.sync 0;
mad.lo.s32 %r34, %r1, -3, %r2;
mov.u32 %r35, 3;
min.s32 %r3, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r4, %r3, %r36;
setp.gt.u32	%p54, %r4, 2;
@%p54 bra BB60_49;
bra.uni BB60_43;

BB60_49:
add.s64 %rd237, %rd196, %rd198;
mul.lo.s32 %r40, %r1, 3;
cvt.s64.s32	%rd238, %r40;
add.s64 %rd239, %rd237, %rd238;
ld.shared.u8 %rs161, [%rd239];
cvta.to.local.u64 %rd241, %rd195;
ld.shared.u8 %rs162, [%rd239+1];
ld.shared.u8 %rs163, [%rd239+2];
st.local.u8 [%rd241], %rs161;
st.local.u8 [%rd241+1], %rs162;
st.local.u8 [%rd241+2], %rs163;
bra.uni BB60_50;

BB60_43:
setp.lt.s32	%p55, %r3, 1;
mov.u64 %rd378, %rd36;
@%p55 bra BB60_45;

add.s64 %rd217, %rd196, %rd198;
mul.lo.s32 %r37, %r1, 3;
cvt.s64.s32	%rd218, %r37;
add.s64 %rd219, %rd217, %rd218;
ld.shared.u8 %rs158, [%rd219];
cvta.to.local.u64 %rd221, %rd195;
st.local.u8 [%rd221], %rs158;
add.s64 %rd60, %rd221, 1;
mov.u64 %rd378, %rd60;

BB60_45:
mov.u64 %rd376, %rd378;
mov.u64 %rd377, %rd376;
setp.lt.s32	%p56, %r4, 2;
@%p56 bra BB60_47;

add.s64 %rd225, %rd196, %rd198;
mul.lo.s32 %r38, %r1, 3;
cvt.s64.s32	%rd226, %r38;
add.s64 %rd227, %rd225, %rd226;
ld.shared.u8 %rs159, [%rd227+1];
st.local.u8 [%rd377], %rs159;
add.s64 %rd377, %rd377, 1;

BB60_47:
setp.lt.s32	%p57, %r4, 3;
@%p57 bra BB60_50;

add.s64 %rd231, %rd196, %rd198;
mul.lo.s32 %r39, %r1, 3;
cvt.s64.s32	%rd232, %r39;
add.s64 %rd233, %rd231, %rd232;
ld.shared.u8 %rs160, [%rd233+2];
st.local.u8 [%rd377], %rs160;

BB60_50:
setp.eq.s32	%p58, %r4, 0;
@%p58 bra BB60_55;

cvta.to.local.u64 %rd243, %rd195;
ld.local.u8 %rs310, [%rd243];
add.s32 %r5, %r4, -1;
setp.lt.s32	%p59, %r5, 1;
@%p59 bra BB60_53;

cvt.s16.s8 %rs165, %rs310;
ld.local.s8 %rs166, [%rd243+1];
mul.wide.s16 %r41, %rs166, %rs165;
cvt.u16.u32	%rs310, %r41;

BB60_53:
setp.lt.s32	%p60, %r5, 2;
@%p60 bra BB60_55;

cvt.s16.s8 %rs167, %rs310;
ld.local.s8 %rs168, [%rd243+2];
mul.wide.s16 %r42, %rs168, %rs167;
cvt.u16.u32	%rs310, %r42;

BB60_55:
bar.sync 0;
@%p58 bra BB60_57;

st.shared.u8 [%rd39], %rs310;

BB60_57:
bar.sync 0;
setp.gt.s32	%p62, %r2, 1535;
mov.u32 %r130, 512;
@%p62 bra BB60_59;

add.s32 %r44, %r2, 2;
mul.hi.s32 %r45, %r44, 1431655766;
shr.u32 %r46, %r45, 31;
add.s32 %r130, %r45, %r46;

BB60_59:
setp.eq.s32	%p63, %r130, 512;
@%p63 bra BB60_105;
bra.uni BB60_60;

BB60_105:
@%p26 bra BB60_107;

add.s64 %rd260, %rd196, %rd198;
ld.shared.s8 %rs189, [%rd260];
cvt.s16.s8 %rs190, %rs6;
mul.wide.s16 %r66, %rs189, %rs190;
st.shared.u8 [%rd260], %r66;

BB60_107:
setp.lt.s32	%p13, %r1, 1;
ld.shared.u8 %rs309, [%rd39];
bar.sync 0;
@%p13 bra BB60_109;

cvt.s16.s8 %rs191, %rs309;
ld.shared.s8 %rs192, [%rd39+-1];
mul.wide.s16 %r67, %rs192, %rs191;
cvt.u16.u32	%rs309, %r67;

BB60_109:
bar.sync 0;
st.shared.u8 [%rd39], %rs309;
bar.sync 0;
setp.lt.s32	%p99, %r1, 2;
@%p99 bra BB60_111;

cvt.s16.s8 %rs193, %rs309;
ld.shared.s8 %rs194, [%rd39+-2];
mul.wide.s16 %r68, %rs194, %rs193;
cvt.u16.u32	%rs309, %r68;

BB60_111:
bar.sync 0;
st.shared.u8 [%rd39], %rs309;
bar.sync 0;
setp.lt.s32	%p100, %r1, 4;
@%p100 bra BB60_113;

cvt.s16.s8 %rs195, %rs309;
ld.shared.s8 %rs196, [%rd39+-4];
mul.wide.s16 %r69, %rs196, %rs195;
cvt.u16.u32	%rs309, %r69;

BB60_113:
bar.sync 0;
st.shared.u8 [%rd39], %rs309;
bar.sync 0;
setp.lt.s32	%p101, %r1, 8;
@%p101 bra BB60_115;

cvt.s16.s8 %rs197, %rs309;
ld.shared.s8 %rs198, [%rd39+-8];
mul.wide.s16 %r70, %rs198, %rs197;
cvt.u16.u32	%rs309, %r70;

BB60_115:
bar.sync 0;
st.shared.u8 [%rd39], %rs309;
bar.sync 0;
setp.lt.s32	%p102, %r1, 16;
@%p102 bra BB60_117;

cvt.s16.s8 %rs199, %rs309;
ld.shared.s8 %rs200, [%rd39+-16];
mul.wide.s16 %r71, %rs200, %rs199;
cvt.u16.u32	%rs309, %r71;

BB60_117:
bar.sync 0;
st.shared.u8 [%rd39], %rs309;
bar.sync 0;
setp.lt.s32	%p103, %r1, 32;
@%p103 bra BB60_119;

cvt.s16.s8 %rs201, %rs309;
ld.shared.s8 %rs202, [%rd39+-32];
mul.wide.s16 %r72, %rs202, %rs201;
cvt.u16.u32	%rs309, %r72;

BB60_119:
bar.sync 0;
st.shared.u8 [%rd39], %rs309;
bar.sync 0;
setp.lt.s32	%p104, %r1, 64;
@%p104 bra BB60_121;

cvt.s16.s8 %rs203, %rs309;
ld.shared.s8 %rs204, [%rd39+-64];
mul.wide.s16 %r73, %rs204, %rs203;
cvt.u16.u32	%rs309, %r73;

BB60_121:
bar.sync 0;
st.shared.u8 [%rd39], %rs309;
bar.sync 0;
setp.lt.s32	%p105, %r1, 128;
@%p105 bra BB60_123;

cvt.s16.s8 %rs205, %rs309;
ld.shared.s8 %rs206, [%rd39+-128];
mul.wide.s16 %r74, %rs206, %rs205;
cvt.u16.u32	%rs309, %r74;

BB60_123:
bar.sync 0;
st.shared.u8 [%rd39], %rs309;
bar.sync 0;
setp.lt.s32	%p106, %r1, 256;
@%p106 bra BB60_125;

cvt.s16.s8 %rs207, %rs309;
ld.shared.s8 %rs208, [%rd39+-256];
mul.wide.s16 %r75, %rs208, %rs207;
cvt.u16.u32	%rs309, %r75;

BB60_125:
bar.sync 0;
st.shared.u8 [%rd39], %rs309;
bar.sync 0;
add.s64 %rd264, %rd196, %rd198;
ld.shared.u8 %rs363, [%rd264+511];
mov.u16 %rs351, %rs6;
@%p1 bra BB60_127;

ld.shared.u8 %rs351, [%rd39+-1];

BB60_127:
bar.sync 0;
st.shared.u8 [%rd39], %rs351;
bar.sync 0;
bra.uni BB60_128;

BB60_60:
@%p26 bra BB60_62;

add.s64 %rd251, %rd196, %rd198;
ld.shared.s8 %rs169, [%rd251];
cvt.s16.s8 %rs170, %rs6;
mul.wide.s16 %r47, %rs169, %rs170;
st.shared.u8 [%rd251], %r47;

BB60_62:
setp.ge.s32	%p65, %r1, %r130;
mov.u16 %rs361, %rs6;
@%p65 bra BB60_64;

ld.shared.u8 %rs12, [%rd39];
mov.u16 %rs361, %rs12;

BB60_64:
mov.u16 %rs318, %rs361;
mov.u16 %rs360, %rs318;
bar.sync 0;
setp.le.s32	%p66, %r1, %r130;
setp.gt.s32	%p67, %r1, 0;
and.pred %p68, %p66, %p67;
@!%p68 bra BB60_66;
bra.uni BB60_65;

BB60_65:
cvt.s16.s8 %rs171, %rs360;
ld.shared.s8 %rs172, [%rd39+-1];
mul.wide.s16 %r48, %rs172, %rs171;
cvt.u16.u32	%rs360, %r48;

BB60_66:
mov.u16 %rs359, %rs360;
bar.sync 0;
@%p65 bra BB60_68;

st.shared.u8 [%rd39], %rs359;

BB60_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r49, %r1, -2;
setp.lt.s32	%p70, %r49, %r130;
and.pred %p71, %p70, %p4;
@!%p71 bra BB60_70;
bra.uni BB60_69;

BB60_69:
cvt.s16.s8 %rs173, %rs359;
ld.shared.s8 %rs174, [%rd39+-2];
mul.wide.s16 %r50, %rs174, %rs173;
cvt.u16.u32	%rs359, %r50;

BB60_70:
mov.u16 %rs358, %rs359;
bar.sync 0;
@%p65 bra BB60_72;

st.shared.u8 [%rd39], %rs358;

BB60_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r51, %r1, -4;
setp.lt.s32	%p73, %r51, %r130;
and.pred %p74, %p73, %p5;
@!%p74 bra BB60_74;
bra.uni BB60_73;

BB60_73:
cvt.s16.s8 %rs175, %rs358;
ld.shared.s8 %rs176, [%rd39+-4];
mul.wide.s16 %r52, %rs176, %rs175;
cvt.u16.u32	%rs358, %r52;

BB60_74:
mov.u16 %rs357, %rs358;
bar.sync 0;
@%p65 bra BB60_76;

st.shared.u8 [%rd39], %rs357;

BB60_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r53, %r1, -8;
setp.lt.s32	%p76, %r53, %r130;
and.pred %p77, %p76, %p6;
@!%p77 bra BB60_78;
bra.uni BB60_77;

BB60_77:
cvt.s16.s8 %rs177, %rs357;
ld.shared.s8 %rs178, [%rd39+-8];
mul.wide.s16 %r54, %rs178, %rs177;
cvt.u16.u32	%rs357, %r54;

BB60_78:
mov.u16 %rs356, %rs357;
bar.sync 0;
@%p65 bra BB60_80;

st.shared.u8 [%rd39], %rs356;

BB60_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r55, %r1, -16;
setp.lt.s32	%p79, %r55, %r130;
and.pred %p80, %p79, %p7;
@!%p80 bra BB60_82;
bra.uni BB60_81;

BB60_81:
cvt.s16.s8 %rs179, %rs356;
ld.shared.s8 %rs180, [%rd39+-16];
mul.wide.s16 %r56, %rs180, %rs179;
cvt.u16.u32	%rs356, %r56;

BB60_82:
mov.u16 %rs355, %rs356;
bar.sync 0;
@%p65 bra BB60_84;

st.shared.u8 [%rd39], %rs355;

BB60_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r57, %r1, -32;
setp.lt.s32	%p82, %r57, %r130;
and.pred %p83, %p82, %p8;
@!%p83 bra BB60_86;
bra.uni BB60_85;

BB60_85:
cvt.s16.s8 %rs181, %rs355;
ld.shared.s8 %rs182, [%rd39+-32];
mul.wide.s16 %r58, %rs182, %rs181;
cvt.u16.u32	%rs355, %r58;

BB60_86:
mov.u16 %rs354, %rs355;
bar.sync 0;
@%p65 bra BB60_88;

st.shared.u8 [%rd39], %rs354;

BB60_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r59, %r1, -64;
setp.lt.s32	%p85, %r59, %r130;
and.pred %p86, %p85, %p9;
@!%p86 bra BB60_90;
bra.uni BB60_89;

BB60_89:
cvt.s16.s8 %rs183, %rs354;
ld.shared.s8 %rs184, [%rd39+-64];
mul.wide.s16 %r60, %rs184, %rs183;
cvt.u16.u32	%rs354, %r60;

BB60_90:
mov.u16 %rs353, %rs354;
bar.sync 0;
@%p65 bra BB60_92;

st.shared.u8 [%rd39], %rs353;

BB60_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r61, %r1, -128;
setp.lt.s32	%p88, %r61, %r130;
and.pred %p89, %p88, %p10;
@!%p89 bra BB60_94;
bra.uni BB60_93;

BB60_93:
cvt.s16.s8 %rs185, %rs353;
ld.shared.s8 %rs186, [%rd39+-128];
mul.wide.s16 %r62, %rs186, %rs185;
cvt.u16.u32	%rs353, %r62;

BB60_94:
mov.u16 %rs352, %rs353;
bar.sync 0;
@%p65 bra BB60_96;

st.shared.u8 [%rd39], %rs352;

BB60_96:
setp.gt.s32	%p11, %r1, 255;
bar.sync 0;
add.s32 %r63, %r1, -256;
setp.lt.s32	%p91, %r63, %r130;
and.pred %p92, %p91, %p11;
@!%p92 bra BB60_98;
bra.uni BB60_97;

BB60_97:
cvt.s16.s8 %rs187, %rs352;
ld.shared.s8 %rs188, [%rd39+-256];
mul.wide.s16 %r64, %rs188, %rs187;
cvt.u16.u32	%rs352, %r64;

BB60_98:
bar.sync 0;
@%p65 bra BB60_100;

st.shared.u8 [%rd39], %rs352;

BB60_100:
setp.lt.s32	%p12, %r1, %r130;
add.s64 %rd64, %rd196, %rd198;
bar.sync 0;
add.s32 %r65, %r130, -1;
cvt.s64.s32	%rd255, %r65;
add.s64 %rd256, %rd64, %rd255;
ld.shared.u8 %rs363, [%rd256];
not.pred %p94, %p12;
or.pred %p96, %p1, %p94;
selp.b16	%rs308, %rs6, %rs352, %p12;
@%p96 bra BB60_102;

ld.shared.u8 %rs308, [%rd39+-1];

BB60_102:
bar.sync 0;
@%p65 bra BB60_104;

st.shared.u8 [%rd39], %rs308;

BB60_104:
bar.sync 0;

BB60_128:
mov.u16 %rs362, %rs363;
@%p58 bra BB60_130;

ld.shared.u8 %rs310, [%rd39];

BB60_130:
cvta.to.local.u64 %rd65, %rd195;
bar.sync 0;
cvt.s64.s32	%rd266, %r4;
add.s64 %rd67, %rd65, %rd266;
setp.ge.u64	%p109, %rd65, %rd67;
@%p109 bra BB60_132;

cvt.s16.s8 %rs209, %rs310;
ld.local.s8 %rs210, [%rd65];
mul.wide.s16 %r76, %rs210, %rs209;
cvt.u16.u32	%rs310, %r76;
add.s64 %rd272, %rd196, %rd198;
mul.lo.s32 %r77, %r1, 3;
cvt.s64.s32	%rd273, %r77;
add.s64 %rd274, %rd272, %rd273;
st.shared.u8 [%rd274], %rs310;

BB60_132:
add.s64 %rd277, %rd65, 1;
setp.ge.u64	%p110, %rd277, %rd67;
@%p110 bra BB60_134;

cvt.s16.s8 %rs211, %rs310;
ld.local.s8 %rs212, [%rd65+1];
mul.wide.s16 %r78, %rs212, %rs211;
cvt.u16.u32	%rs310, %r78;
add.s64 %rd283, %rd196, %rd198;
mul.lo.s32 %r79, %r1, 3;
cvt.s64.s32	%rd284, %r79;
add.s64 %rd285, %rd283, %rd284;
st.shared.u8 [%rd285+1], %rs310;

BB60_134:
add.s64 %rd288, %rd65, 2;
setp.ge.u64	%p111, %rd288, %rd67;
@%p111 bra BB60_136;

cvt.s16.s8 %rs213, %rs310;
ld.local.s8 %rs214, [%rd65+2];
mul.wide.s16 %r80, %rs214, %rs213;
add.s64 %rd294, %rd196, %rd198;
mul.lo.s32 %r81, %r1, 3;
cvt.s64.s32	%rd295, %r81;
add.s64 %rd296, %rd294, %rd295;
st.shared.u8 [%rd296+2], %r80;

BB60_136:
bar.sync 0;
@%p47 bra BB60_148;
bra.uni BB60_137;

BB60_148:
add.s64 %rd310, %rd43, %rd200;
ld.shared.u8 %rs221, [%rd39];
ld.shared.u8 %rs222, [%rd39+512];
ld.shared.u8 %rs223, [%rd39+1024];
st.global.u8 [%rd310], %rs221;
st.global.u8 [%rd310+512], %rs222;
st.global.u8 [%rd310+1024], %rs223;
bra.uni BB60_149;

BB60_137:
add.s64 %rd379, %rd196, %rd198;
cvt.s64.s32	%rd301, %r2;
add.s64 %rd68, %rd379, %rd301;
add.s64 %rd69, %rd34, %rd301;
setp.ge.u64	%p112, %rd379, %rd68;
@%p112 bra BB60_149;

mov.u64 %rd380, %rd34;
mov.u64 %rd385, %rd43;

BB60_139:
mov.u64 %rd74, %rd385;
sub.s64 %rd75, %rd69, %rd380;
setp.gt.s64	%p113, %rd75, 1535;
add.s64 %rd76, %rd379, %rd200;
add.s64 %rd77, %rd74, %rd200;
@%p113 bra BB60_146;
bra.uni BB60_140;

BB60_146:
ld.shared.u8 %rs218, [%rd76];
ld.shared.u8 %rs219, [%rd76+512];
ld.shared.u8 %rs220, [%rd76+1024];
st.global.u8 [%rd77], %rs218;
st.global.u8 [%rd77+512], %rs219;
st.global.u8 [%rd77+1024], %rs220;
bra.uni BB60_147;

BB60_140:
setp.ge.s64	%p114, %rd200, %rd75;
@%p114 bra BB60_142;

ld.shared.u8 %rs215, [%rd76];
st.global.u8 [%rd77], %rs215;

BB60_142:
add.s32 %r82, %r1, 512;
cvt.s64.s32	%rd307, %r82;
setp.ge.s64	%p115, %rd307, %rd75;
@%p115 bra BB60_144;

ld.shared.u8 %rs216, [%rd76+512];
st.global.u8 [%rd77+512], %rs216;

BB60_144:
add.s32 %r83, %r1, 1024;
cvt.s64.s32	%rd308, %r83;
setp.ge.s64	%p116, %rd308, %rd75;
@%p116 bra BB60_147;

ld.shared.u8 %rs217, [%rd76+1024];
st.global.u8 [%rd77+1024], %rs217;

BB60_147:
add.s64 %rd379, %rd379, 1536;
add.s64 %rd380, %rd380, 1536;
add.s64 %rd80, %rd74, 1536;
setp.lt.u64	%p117, %rd379, %rd68;
mov.u64 %rd385, %rd80;
@%p117 bra BB60_139;

BB60_149:
bar.sync 0;
add.s64 %rd402, %rd42, 1536;
add.s64 %rd386, %rd43, 1536;
add.s64 %rd373, %rd41, 1536;
mov.u64 %rd395, %rd373;
sub.s64 %rd311, %rd373, %rd30;
setp.lt.s64	%p118, %rd311, 0;
@%p118 bra BB60_29;
bra.uni BB60_273;

BB60_150:
setp.gt.s64	%p119, %rd35, -1;
@%p119 bra BB60_273;

mov.u64 %rd381, %rd395;
cvt.s64.s32	%rd87, %r1;
add.s64 %rd88, %rd34, %rd87;
mul.lo.s32 %r8, %r1, -3;
mul.lo.s32 %r84, %r1, 3;
cvt.s64.s32	%rd312, %r84;
add.s64 %rd89, %rd34, %rd312;
cvta.to.local.u64 %rd314, %rd195;
add.s64 %rd90, %rd314, 1;
add.s32 %r85, %r1, 512;
cvt.s64.s32	%rd91, %r85;
add.s32 %r86, %r1, 1024;
cvt.s64.s32	%rd92, %r86;
add.s32 %r9, %r1, -2;
mov.u64 %rd384, %rd386;
mov.u64 %rd393, %rd395;
mov.u64 %rd400, %rd402;
mov.u16 %rs349, %rs362;

BB60_152:
mov.u16 %rs65, %rs349;
mov.u64 %rd398, %rd400;
mov.u64 %rd95, %rd398;
mov.u64 %rd391, %rd393;
mov.u64 %rd94, %rd391;
mov.u64 %rd93, %rd381;
sub.s64 %rd315, %rd30, %rd93;
cvt.u32.u64	%r87, %rd315;
mov.u32 %r88, 1536;
min.s32 %r10, %r87, %r88;
setp.eq.s32	%p120, %r10, 1536;
@%p120 bra BB60_164;
bra.uni BB60_153;

BB60_164:
add.s64 %rd318, %rd95, %rd87;
ld.global.u8 %rs230, [%rd318];
st.u8 [%rd88], %rs230;
ld.global.u8 %rs231, [%rd318+512];
st.u8 [%rd88+512], %rs231;
ld.global.u8 %rs232, [%rd318+1024];
st.u8 [%rd88+1024], %rs232;
bra.uni BB60_165;

BB60_153:
setp.lt.s32	%p121, %r10, 1;
@%p121 bra BB60_165;

cvt.s64.s32	%rd316, %r10;
add.s64 %rd97, %rd94, %rd316;
mov.u64 %rd387, %rd94;
mov.u64 %rd388, %rd34;
mov.u64 %rd392, %rd94;
mov.u64 %rd399, %rd95;

BB60_155:
mov.u64 %rd102, %rd399;
mov.u64 %rd101, %rd392;
mov.u64 %rd100, %rd388;
mov.u64 %rd99, %rd387;
sub.s64 %rd103, %rd97, %rd99;
setp.gt.s64	%p122, %rd103, 1535;
add.s64 %rd104, %rd102, %rd87;
add.s64 %rd105, %rd100, %rd87;
@%p122 bra BB60_162;
bra.uni BB60_156;

BB60_162:
ld.global.u8 %rs227, [%rd104];
st.u8 [%rd105], %rs227;
ld.global.u8 %rs228, [%rd104+512];
st.u8 [%rd105+512], %rs228;
ld.global.u8 %rs229, [%rd104+1024];
st.u8 [%rd105+1024], %rs229;
bra.uni BB60_163;

BB60_156:
setp.ge.s64	%p123, %rd87, %rd103;
@%p123 bra BB60_158;

ld.global.u8 %rs224, [%rd104];
st.u8 [%rd105], %rs224;

BB60_158:
setp.ge.s64	%p124, %rd91, %rd103;
@%p124 bra BB60_160;

ld.global.u8 %rs225, [%rd104+512];
st.u8 [%rd105+512], %rs225;

BB60_160:
setp.ge.s64	%p125, %rd92, %rd103;
@%p125 bra BB60_163;

ld.global.u8 %rs226, [%rd104+1024];
st.u8 [%rd105+1024], %rs226;

BB60_163:
add.s64 %rd106, %rd102, 1536;
add.s64 %rd107, %rd100, 1536;
add.s64 %rd387, %rd101, 1536;
mov.u64 %rd108, %rd387;
sub.s64 %rd317, %rd387, %rd97;
setp.lt.s64	%p126, %rd317, 0;
mov.u64 %rd388, %rd107;
mov.u64 %rd392, %rd108;
mov.u64 %rd399, %rd106;
@%p126 bra BB60_155;

BB60_165:
bar.sync 0;
add.s32 %r89, %r10, %r8;
mov.u32 %r90, 3;
min.s32 %r11, %r89, %r90;
mov.u32 %r91, 0;
max.s32 %r12, %r11, %r91;
setp.gt.u32	%p127, %r12, 2;
@%p127 bra BB60_172;
bra.uni BB60_166;

BB60_172:
ld.u8 %rs236, [%rd89];
st.local.u8 [%rd36], %rs236;
ld.u8 %rs237, [%rd89+1];
st.local.u8 [%rd36+1], %rs237;
ld.u8 %rs238, [%rd89+2];
st.local.u8 [%rd36+2], %rs238;
bra.uni BB60_173;

BB60_166:
setp.lt.s32	%p128, %r11, 1;
mov.u64 %rd405, %rd314;
@%p128 bra BB60_168;

ld.u8 %rs233, [%rd89];
st.local.u8 [%rd36], %rs233;
mov.u64 %rd405, %rd90;

BB60_168:
mov.u64 %rd403, %rd405;
mov.u64 %rd404, %rd403;
setp.lt.s32	%p129, %r12, 2;
@%p129 bra BB60_170;

ld.u8 %rs234, [%rd89+1];
st.local.u8 [%rd404], %rs234;
add.s64 %rd404, %rd404, 1;

BB60_170:
setp.lt.s32	%p130, %r12, 3;
@%p130 bra BB60_173;

ld.u8 %rs235, [%rd89+2];
st.local.u8 [%rd404], %rs235;

BB60_173:
setp.eq.s32	%p131, %r12, 0;
@%p131 bra BB60_178;

ld.local.u8 %rs364, [%rd36];
add.s32 %r13, %r12, -1;
setp.lt.s32	%p132, %r13, 1;
@%p132 bra BB60_176;

cvt.s16.s8 %rs240, %rs364;
ld.local.s8 %rs241, [%rd36+1];
mul.wide.s16 %r92, %rs241, %rs240;
cvt.u16.u32	%rs364, %r92;

BB60_176:
setp.lt.s32	%p133, %r13, 2;
@%p133 bra BB60_178;

cvt.s16.s8 %rs242, %rs364;
ld.local.s8 %rs243, [%rd36+2];
mul.wide.s16 %r93, %rs243, %rs242;
cvt.u16.u32	%rs364, %r93;

BB60_178:
bar.sync 0;
@%p131 bra BB60_180;

st.u8 [%rd88], %rs364;

BB60_180:
bar.sync 0;
setp.gt.s32	%p135, %r10, 1535;
mov.u32 %r131, 512;
@%p135 bra BB60_182;

add.s32 %r95, %r10, 2;
mul.hi.s32 %r96, %r95, 1431655766;
shr.u32 %r97, %r96, 31;
add.s32 %r131, %r96, %r97;

BB60_182:
setp.eq.s32	%p136, %r131, 512;
@%p136 bra BB60_228;
bra.uni BB60_183;

BB60_228:
@%p26 bra BB60_230;

cvt.s16.s8 %rs264, %rs65;
ld.s8 %rs265, [%rd34];
mul.wide.s16 %r116, %rs265, %rs264;
st.u8 [%rd34], %r116;

BB60_230:
setp.lt.s32	%p24, %r1, 1;
ld.u8 %rs312, [%rd88];
bar.sync 0;
@%p24 bra BB60_232;

cvt.s16.s8 %rs266, %rs312;
ld.s8 %rs267, [%rd88+-1];
mul.wide.s16 %r117, %rs267, %rs266;
cvt.u16.u32	%rs312, %r117;

BB60_232:
bar.sync 0;
st.u8 [%rd88], %rs312;
bar.sync 0;
setp.lt.s32	%p172, %r1, 2;
@%p172 bra BB60_234;

cvt.s16.s8 %rs268, %rs312;
ld.s8 %rs269, [%rd88+-2];
mul.wide.s16 %r118, %rs269, %rs268;
cvt.u16.u32	%rs312, %r118;

BB60_234:
bar.sync 0;
st.u8 [%rd88], %rs312;
bar.sync 0;
setp.lt.s32	%p173, %r1, 4;
@%p173 bra BB60_236;

cvt.s16.s8 %rs270, %rs312;
ld.s8 %rs271, [%rd88+-4];
mul.wide.s16 %r119, %rs271, %rs270;
cvt.u16.u32	%rs312, %r119;

BB60_236:
bar.sync 0;
st.u8 [%rd88], %rs312;
bar.sync 0;
setp.lt.s32	%p174, %r1, 8;
@%p174 bra BB60_238;

cvt.s16.s8 %rs272, %rs312;
ld.s8 %rs273, [%rd88+-8];
mul.wide.s16 %r120, %rs273, %rs272;
cvt.u16.u32	%rs312, %r120;

BB60_238:
bar.sync 0;
st.u8 [%rd88], %rs312;
bar.sync 0;
setp.lt.s32	%p175, %r1, 16;
@%p175 bra BB60_240;

cvt.s16.s8 %rs274, %rs312;
ld.s8 %rs275, [%rd88+-16];
mul.wide.s16 %r121, %rs275, %rs274;
cvt.u16.u32	%rs312, %r121;

BB60_240:
bar.sync 0;
st.u8 [%rd88], %rs312;
bar.sync 0;
setp.lt.s32	%p176, %r1, 32;
@%p176 bra BB60_242;

cvt.s16.s8 %rs276, %rs312;
ld.s8 %rs277, [%rd88+-32];
mul.wide.s16 %r122, %rs277, %rs276;
cvt.u16.u32	%rs312, %r122;

BB60_242:
bar.sync 0;
st.u8 [%rd88], %rs312;
bar.sync 0;
setp.lt.s32	%p177, %r1, 64;
@%p177 bra BB60_244;

cvt.s16.s8 %rs278, %rs312;
ld.s8 %rs279, [%rd88+-64];
mul.wide.s16 %r123, %rs279, %rs278;
cvt.u16.u32	%rs312, %r123;

BB60_244:
bar.sync 0;
st.u8 [%rd88], %rs312;
bar.sync 0;
setp.lt.s32	%p178, %r1, 128;
@%p178 bra BB60_246;

cvt.s16.s8 %rs280, %rs312;
ld.s8 %rs281, [%rd88+-128];
mul.wide.s16 %r124, %rs281, %rs280;
cvt.u16.u32	%rs312, %r124;

BB60_246:
bar.sync 0;
st.u8 [%rd88], %rs312;
bar.sync 0;
setp.lt.s32	%p179, %r1, 256;
@%p179 bra BB60_248;

cvt.s16.s8 %rs282, %rs312;
ld.s8 %rs283, [%rd88+-256];
mul.wide.s16 %r125, %rs283, %rs282;
cvt.u16.u32	%rs312, %r125;

BB60_248:
bar.sync 0;
st.u8 [%rd88], %rs312;
bar.sync 0;
ld.u8 %rs350, [%rd34+511];
mov.u16 %rs338, %rs65;
@%p1 bra BB60_250;

ld.u8 %rs338, [%rd88+-1];

BB60_250:
bar.sync 0;
st.u8 [%rd88], %rs338;
bar.sync 0;
bra.uni BB60_251;

BB60_183:
@%p26 bra BB60_185;

cvt.s16.s8 %rs244, %rs65;
ld.s8 %rs245, [%rd34];
mul.wide.s16 %r98, %rs245, %rs244;
st.u8 [%rd34], %r98;

BB60_185:
setp.ge.s32	%p138, %r1, %r131;
mov.u16 %rs348, %rs65;
@%p138 bra BB60_187;

ld.u8 %rs71, [%rd88];
mov.u16 %rs348, %rs71;

BB60_187:
mov.u16 %rs329, %rs348;
mov.u16 %rs347, %rs329;
bar.sync 0;
setp.le.s32	%p139, %r1, %r131;
setp.gt.s32	%p140, %r1, 0;
and.pred %p141, %p139, %p140;
@!%p141 bra BB60_189;
bra.uni BB60_188;

BB60_188:
cvt.s16.s8 %rs246, %rs347;
ld.s8 %rs247, [%rd88+-1];
mul.wide.s16 %r99, %rs247, %rs246;
cvt.u16.u32	%rs347, %r99;

BB60_189:
mov.u16 %rs346, %rs347;
bar.sync 0;
@%p138 bra BB60_191;

st.u8 [%rd88], %rs346;

BB60_191:
setp.gt.s32	%p15, %r1, 1;
bar.sync 0;
setp.lt.s32	%p143, %r9, %r131;
and.pred %p144, %p143, %p15;
@!%p144 bra BB60_193;
bra.uni BB60_192;

BB60_192:
cvt.s16.s8 %rs248, %rs346;
ld.s8 %rs249, [%rd88+-2];
mul.wide.s16 %r100, %rs249, %rs248;
cvt.u16.u32	%rs346, %r100;

BB60_193:
mov.u16 %rs345, %rs346;
bar.sync 0;
@%p138 bra BB60_195;

st.u8 [%rd88], %rs345;

BB60_195:
setp.gt.s32	%p16, %r1, 3;
bar.sync 0;
add.s32 %r101, %r9, -2;
setp.lt.s32	%p146, %r101, %r131;
and.pred %p147, %p146, %p16;
@!%p147 bra BB60_197;
bra.uni BB60_196;

BB60_196:
cvt.s16.s8 %rs250, %rs345;
ld.s8 %rs251, [%rd88+-4];
mul.wide.s16 %r102, %rs251, %rs250;
cvt.u16.u32	%rs345, %r102;

BB60_197:
mov.u16 %rs344, %rs345;
bar.sync 0;
@%p138 bra BB60_199;

st.u8 [%rd88], %rs344;

BB60_199:
setp.gt.s32	%p17, %r1, 7;
bar.sync 0;
add.s32 %r103, %r9, -6;
setp.lt.s32	%p149, %r103, %r131;
and.pred %p150, %p149, %p17;
@!%p150 bra BB60_201;
bra.uni BB60_200;

BB60_200:
cvt.s16.s8 %rs252, %rs344;
ld.s8 %rs253, [%rd88+-8];
mul.wide.s16 %r104, %rs253, %rs252;
cvt.u16.u32	%rs344, %r104;

BB60_201:
mov.u16 %rs343, %rs344;
bar.sync 0;
@%p138 bra BB60_203;

st.u8 [%rd88], %rs343;

BB60_203:
setp.gt.s32	%p18, %r1, 15;
bar.sync 0;
add.s32 %r105, %r9, -14;
setp.lt.s32	%p152, %r105, %r131;
and.pred %p153, %p152, %p18;
@!%p153 bra BB60_205;
bra.uni BB60_204;

BB60_204:
cvt.s16.s8 %rs254, %rs343;
ld.s8 %rs255, [%rd88+-16];
mul.wide.s16 %r106, %rs255, %rs254;
cvt.u16.u32	%rs343, %r106;

BB60_205:
mov.u16 %rs342, %rs343;
bar.sync 0;
@%p138 bra BB60_207;

st.u8 [%rd88], %rs342;

BB60_207:
setp.gt.s32	%p19, %r1, 31;
bar.sync 0;
add.s32 %r107, %r9, -30;
setp.lt.s32	%p155, %r107, %r131;
and.pred %p156, %p155, %p19;
@!%p156 bra BB60_209;
bra.uni BB60_208;

BB60_208:
cvt.s16.s8 %rs256, %rs342;
ld.s8 %rs257, [%rd88+-32];
mul.wide.s16 %r108, %rs257, %rs256;
cvt.u16.u32	%rs342, %r108;

BB60_209:
mov.u16 %rs341, %rs342;
bar.sync 0;
@%p138 bra BB60_211;

st.u8 [%rd88], %rs341;

BB60_211:
setp.gt.s32	%p20, %r1, 63;
bar.sync 0;
add.s32 %r109, %r9, -62;
setp.lt.s32	%p158, %r109, %r131;
and.pred %p159, %p158, %p20;
@!%p159 bra BB60_213;
bra.uni BB60_212;

BB60_212:
cvt.s16.s8 %rs258, %rs341;
ld.s8 %rs259, [%rd88+-64];
mul.wide.s16 %r110, %rs259, %rs258;
cvt.u16.u32	%rs341, %r110;

BB60_213:
mov.u16 %rs340, %rs341;
bar.sync 0;
@%p138 bra BB60_215;

st.u8 [%rd88], %rs340;

BB60_215:
setp.gt.s32	%p21, %r1, 127;
bar.sync 0;
add.s32 %r111, %r9, -126;
setp.lt.s32	%p161, %r111, %r131;
and.pred %p162, %p161, %p21;
@!%p162 bra BB60_217;
bra.uni BB60_216;

BB60_216:
cvt.s16.s8 %rs260, %rs340;
ld.s8 %rs261, [%rd88+-128];
mul.wide.s16 %r112, %rs261, %rs260;
cvt.u16.u32	%rs340, %r112;

BB60_217:
mov.u16 %rs339, %rs340;
bar.sync 0;
@%p138 bra BB60_219;

st.u8 [%rd88], %rs339;

BB60_219:
setp.gt.s32	%p22, %r1, 255;
bar.sync 0;
add.s32 %r113, %r9, -254;
setp.lt.s32	%p164, %r113, %r131;
and.pred %p165, %p164, %p22;
@!%p165 bra BB60_221;
bra.uni BB60_220;

BB60_220:
cvt.s16.s8 %rs262, %rs339;
ld.s8 %rs263, [%rd88+-256];
mul.wide.s16 %r114, %rs263, %rs262;
cvt.u16.u32	%rs339, %r114;

BB60_221:
bar.sync 0;
@%p138 bra BB60_223;

st.u8 [%rd88], %rs339;

BB60_223:
setp.lt.s32	%p23, %r1, %r131;
bar.sync 0;
add.s32 %r115, %r131, -1;
cvt.s64.s32	%rd320, %r115;
add.s64 %rd321, %rd34, %rd320;
ld.u8 %rs350, [%rd321];
not.pred %p167, %p23;
or.pred %p169, %p1, %p167;
selp.b16	%rs311, %rs65, %rs339, %p23;
@%p169 bra BB60_225;

ld.u8 %rs311, [%rd88+-1];

BB60_225:
bar.sync 0;
@%p138 bra BB60_227;

st.u8 [%rd88], %rs311;

BB60_227:
bar.sync 0;

BB60_251:
mov.u16 %rs349, %rs350;
@%p131 bra BB60_253;

ld.u8 %rs364, [%rd88];

BB60_253:
bar.sync 0;
cvt.s64.s32	%rd322, %r12;
add.s64 %rd115, %rd36, %rd322;
setp.ge.u64	%p182, %rd36, %rd115;
@%p182 bra BB60_255;

cvt.s16.s8 %rs284, %rs364;
ld.local.s8 %rs285, [%rd36];
mul.wide.s16 %r126, %rs285, %rs284;
cvt.u16.u32	%rs364, %r126;
st.u8 [%rd89], %rs364;

BB60_255:
setp.ge.u64	%p183, %rd90, %rd115;
@%p183 bra BB60_257;

cvt.s16.s8 %rs286, %rs364;
ld.local.s8 %rs287, [%rd36+1];
mul.wide.s16 %r127, %rs287, %rs286;
cvt.u16.u32	%rs364, %r127;
st.u8 [%rd89+1], %rs364;

BB60_257:
add.s64 %rd323, %rd90, 1;
setp.ge.u64	%p184, %rd323, %rd115;
@%p184 bra BB60_259;

cvt.s16.s8 %rs288, %rs364;
ld.local.s8 %rs289, [%rd36+2];
mul.wide.s16 %r128, %rs289, %rs288;
st.u8 [%rd89+2], %r128;

BB60_259:
bar.sync 0;
@%p120 bra BB60_271;
bra.uni BB60_260;

BB60_271:
add.s64 %rd328, %rd384, %rd87;
ld.u8 %rs296, [%rd88];
st.global.u8 [%rd328], %rs296;
ld.u8 %rs297, [%rd88+512];
st.global.u8 [%rd328+512], %rs297;
ld.u8 %rs298, [%rd88+1024];
st.global.u8 [%rd328+1024], %rs298;
bra.uni BB60_272;

BB60_260:
setp.lt.s32	%p185, %r10, 1;
@%p185 bra BB60_272;

cvt.s64.s32	%rd325, %r10;
add.s64 %rd116, %rd34, %rd325;
mov.u64 %rd406, 0;
mov.u64 %rd407, %rd87;

BB60_262:
mov.u64 %rd118, %rd407;
add.s64 %rd326, %rd34, %rd406;
sub.s64 %rd119, %rd116, %rd326;
setp.gt.s64	%p186, %rd119, 1535;
add.s64 %rd120, %rd34, %rd118;
add.s64 %rd121, %rd384, %rd118;
@%p186 bra BB60_269;
bra.uni BB60_263;

BB60_269:
ld.u8 %rs293, [%rd120];
st.global.u8 [%rd121], %rs293;
ld.u8 %rs294, [%rd120+512];
st.global.u8 [%rd121+512], %rs294;
ld.u8 %rs295, [%rd120+1024];
st.global.u8 [%rd121+1024], %rs295;
bra.uni BB60_270;

BB60_263:
setp.ge.s64	%p187, %rd87, %rd119;
@%p187 bra BB60_265;

ld.u8 %rs290, [%rd120];
st.global.u8 [%rd121], %rs290;

BB60_265:
setp.ge.s64	%p188, %rd91, %rd119;
@%p188 bra BB60_267;

ld.u8 %rs291, [%rd120+512];
st.global.u8 [%rd121+512], %rs291;

BB60_267:
setp.ge.s64	%p189, %rd92, %rd119;
@%p189 bra BB60_270;

ld.u8 %rs292, [%rd120+1024];
st.global.u8 [%rd121+1024], %rs292;

BB60_270:
add.s64 %rd122, %rd118, 1536;
add.s64 %rd406, %rd406, 1536;
add.s64 %rd327, %rd34, %rd406;
setp.lt.u64	%p190, %rd327, %rd116;
mov.u64 %rd407, %rd122;
@%p190 bra BB60_262;

BB60_272:
bar.sync 0;
add.s64 %rd400, %rd95, 1536;
add.s64 %rd384, %rd384, 1536;
add.s64 %rd381, %rd94, 1536;
mov.u64 %rd393, %rd381;
sub.s64 %rd329, %rd381, %rd30;
setp.lt.s64	%p191, %rd329, 0;
@%p191 bra BB60_152;

BB60_273:
@%p26 bra BB60_289;


	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r129, 1, 0, p; 
} 


	setp.eq.s32	%p193, %r129, 0;
@%p193 bra BB60_288;

mov.u64 %rd331, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd332, %rd331;
sub.s64 %rd129, %rd34, %rd332;
setp.eq.s64	%p194, %rd34, 0;
@%p194 bra BB60_289;

add.s64 %rd333, %rd129, -16;
add.s64 %rd335, %rd331, %rd333;
add.s64 %rd131, %rd332, %rd333;
ld.shared.u8 %rs299, [%rd335];
or.b16 %rs300, %rs299, 1;
st.shared.u8 [%rd335], %rs300;
ld.shared.u64 %rd132, [%rd335+8];
setp.eq.s64	%p195, %rd132, 0;
mov.u64 %rd411, %rd131;
@%p195 bra BB60_282;

mov.u64 %rd133, %rd131;
ld.u8 %rs301, [%rd132];
and.b16 %rs302, %rs301, 1;
setp.eq.b16	%p196, %rs302, 1;
mov.u64 %rd411, %rd133;
@!%p196 bra BB60_282;
bra.uni BB60_278;

BB60_278:
ld.u64 %rd135, [%rd132];
shr.u64 %rd136, %rd135, 1;
add.s64 %rd137, %rd132, 16;
add.s64 %rd138, %rd137, %rd136;
ld.shared.u64 %rd337, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p197, %rd138, %rd337;
mov.u64 %rd411, %rd132;
@%p197 bra BB60_282;

ld.u8 %rs303, [%rd138];
and.b16 %rs304, %rs303, 1;
setp.eq.b16	%p198, %rs304, 1;
mov.u64 %rd408, %rd132;
mov.u64 %rd411, %rd408;
@!%p198 bra BB60_282;
bra.uni BB60_280;

BB60_280:
ld.u64 %rd338, [%rd138];
shr.u64 %rd339, %rd338, 1;
add.s64 %rd340, %rd339, %rd136;
add.s64 %rd341, %rd340, 16;
shl.b64 %rd342, %rd341, 1;
and.b64 %rd343, %rd135, 1;
or.b64 %rd344, %rd342, %rd343;
st.u64 [%rd132], %rd344;
and.b64 %rd139, %rd341, 9223372036854775807;
add.s64 %rd345, %rd137, %rd139;
ld.shared.u64 %rd346, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p199, %rd345, %rd346;
mov.u64 %rd409, %rd132;
mov.u64 %rd411, %rd409;
@%p199 bra BB60_282;

add.s64 %rd347, %rd139, %rd137;
st.u64 [%rd347+8], %rd132;
mov.u64 %rd411, %rd132;

BB60_282:
ld.u64 %rd142, [%rd411];
shr.u64 %rd143, %rd142, 1;
add.s64 %rd144, %rd411, 16;
add.s64 %rd145, %rd144, %rd143;
ld.shared.u64 %rd348, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p200, %rd145, %rd348;
@%p200 bra BB60_286;

ld.u8 %rs305, [%rd145];
and.b16 %rs306, %rs305, 1;
setp.eq.b16	%p201, %rs306, 1;
@!%p201 bra BB60_289;
bra.uni BB60_284;

BB60_284:
ld.u64 %rd349, [%rd145];
shr.u64 %rd350, %rd349, 1;
add.s64 %rd351, %rd350, %rd143;
add.s64 %rd352, %rd351, 16;
shl.b64 %rd353, %rd352, 1;
and.b64 %rd354, %rd142, 1;
or.b64 %rd355, %rd353, %rd354;
st.u64 [%rd411], %rd355;
and.b64 %rd146, %rd352, 9223372036854775807;
add.s64 %rd356, %rd144, %rd146;
ld.shared.u64 %rd357, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p202, %rd356, %rd357;
@%p202 bra BB60_289;

add.s64 %rd358, %rd146, %rd144;
st.u64 [%rd358+8], %rd411;
bra.uni BB60_289;

BB60_288:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
call.uni 
free, 
(
param0
);


	}

BB60_289:
bar.sync 0;

BB60_290:
ret;

BB60_286:
setp.lt.u64	%p203, %rd145, %rd411;
@%p203 bra BB60_289;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd411;
bra.uni BB60_289;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIaENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIaENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0[104]
)
.maxntid 128, 1, 1
{
.reg .pred %p<90>;
.reg .b16 %rs<158>;
.reg .b32 %r<102>;
.reg .b64 %rd<266>;


ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIaENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r16, %r17}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIaENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd85, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIaENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd84, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIaENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd83, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIaENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd82, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIaENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd80, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIaENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd79, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIaENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd86, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd87, %rd86;
setp.eq.s64	%p6, %rd87, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB61_2;

cvt.s64.s32	%rd88, %r16;
mov.u32 %r20, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r20;
mov.u64 %rd89, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd90, %rd89;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd90;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd88;

BB61_2:
cvta.to.global.u64 %rd2, %rd79;
mov.u32 %r21, %ctaid.x;
add.s32 %r2, %r21, %r15;
bar.sync 0;
cvt.s64.s32	%rd7, %r2;
mul.lo.s64 %rd91, %rd7, %rd82;
min.s64 %rd92, %rd84, %rd7;
add.s64 %rd93, %rd92, %rd91;
setp.lt.s64	%p8, %rd7, %rd84;
selp.u64	%rd94, 1, 0, %p8;
add.s64 %rd95, %rd94, %rd82;
add.s64 %rd96, %rd95, %rd93;
mul.lo.s64 %rd8, %rd93, %rd83;
mul.lo.s64 %rd97, %rd96, %rd83;
min.s64 %rd9, %rd97, %rd80;
add.s64 %rd98, %rd2, %rd8;
ld.global.u8 %rs148, [%rd98];
bar.sync 0;
@%p5 bra BB61_23;

ld.shared.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd244, %rd10;
mov.u64 %rd239, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd246, %rd239;
setp.eq.s64	%p10, %rd10, %rd246;
@%p10 bra BB61_7;

mov.u64 %rd245, %rd244;

BB61_5:
mov.u64 %rd241, %rd246;
mov.u64 %rd244, %rd245;
mov.u64 %rd245, %rd241;
ld.shared.u8 %rs61, [%rd239];
and.b16 %rs62, %rs61, 1;
setp.eq.b16	%p11, %rs62, 1;
not.pred %p12, %p11;
ld.shared.u64 %rd15, [%rd239];
setp.lt.u64	%p13, %rd15, 2304;
or.pred %p14, %p12, %p13;
@!%p14 bra BB61_7;
bra.uni BB61_6;

BB61_6:
shr.u64 %rd101, %rd15, 1;
add.s64 %rd102, %rd239, %rd101;
add.s64 %rd239, %rd102, 16;
add.s64 %rd103, %rd245, %rd101;
add.s64 %rd246, %rd103, 16;
setp.ne.s64	%p15, %rd246, %rd10;
mov.u64 %rd244, %rd245;
@%p15 bra BB61_5;

BB61_7:
setp.eq.s64	%p17, %rd244, %rd10;
mov.pred %p89, 0;
@%p17 bra BB61_9;

ld.u64 %rd105, [%rd244];
shr.u64 %rd106, %rd105, 1;
add.s64 %rd107, %rd244, %rd106;
add.s64 %rd250, %rd107, 16;
setp.ne.s64	%p89, %rd250, %rd10;

BB61_9:
@%p89 bra BB61_15;
bra.uni BB61_10;

BB61_15:
ld.u64 %rd26, [%rd250];
and.b64 %rd122, %rd26, -32;
setp.eq.s64	%p21, %rd122, 2304;
cvt.u16.u64	%rs136, %rd26;
@%p21 bra BB61_18;

add.s64 %rd27, %rd250, 16;
ld.u64 %rd123, [%rd250+1168];
and.b64 %rd124, %rd123, 1;
add.s64 %rd125, %rd26, -2336;
and.b64 %rd126, %rd125, -2;
or.b64 %rd127, %rd124, %rd126;
st.u64 [%rd250+1168], %rd127;
st.u64 [%rd250+1176], %rd250;
cvt.u16.u64	%rs64, %rd125;
or.b16 %rs65, %rs64, 1;
and.b64 %rd128, %rd26, 1;
or.b64 %rd129, %rd128, 2304;
st.u64 [%rd250], %rd129;
st.u8 [%rd250+1168], %rs65;
ld.u64 %rd130, [%rd250+1168];
shr.u64 %rd28, %rd130, 1;
add.s64 %rd131, %rd28, %rd27;
add.s64 %rd132, %rd131, 1168;
ld.shared.u64 %rd133, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p22, %rd132, %rd133;
cvt.u16.u64	%rs66, %rd26;
and.b16 %rs136, %rs66, 1;
@%p22 bra BB61_18;

add.s64 %rd134, %rd27, 1152;
st.u64 [%rd131+1176], %rd134;
ld.u8 %rs136, [%rd250];

BB61_18:
and.b16 %rs67, %rs136, 254;
st.u8 [%rd250], %rs67;
bra.uni BB61_19;

BB61_10:
mov.u64 %rd109, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd110, %rd109;
sub.s64 %rd111, %rd10, %rd110;
add.s64 %rd112, %rd111, 1168;
ld.shared.u64 %rd113, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p18, %rd112, %rd113;
mov.u64 %rd248, -1;
mov.u64 %rd249, %rd10;
@%p18 bra BB61_12;

add.s64 %rd21, %rd10, 1168;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
mov.u64 %rd248, %rd21;
mov.u64 %rd249, %rd21;

BB61_12:
mov.u64 %rd22, %rd249;
setp.eq.s64	%p19, %rd248, -1;
@%p19 bra BB61_14;

mov.u64 %rd114, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd115, %rd114;
sub.s64 %rd116, %rd10, %rd115;
add.s64 %rd117, %rd114, %rd116;
ld.shared.u64 %rd118, [%rd117];
and.b64 %rd119, %rd118, 1;
or.b64 %rd120, %rd119, 2304;
st.shared.u64 [%rd117], %rd120;
st.shared.u64 [%rd117+8], %rd244;
mov.u16 %rs63, 0;
st.shared.u8 [%rd117], %rs63;

BB61_14:
mov.u64 %rd250, %rd10;
setp.eq.s64	%p20, %rd10, %rd22;
mov.u64 %rd251, 0;
@%p20 bra BB61_20;

BB61_19:
add.s64 %rd251, %rd250, 16;

BB61_20:
mov.u64 %rd252, %rd251;
setp.ne.s64	%p23, %rd251, 0;
@%p23 bra BB61_22;

mov.u64 %rd136, 1152;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd136;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd252, [retval0+0];


	}

BB61_22:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd252;

BB61_23:
add.s64 %rd35, %rd8, 1;
add.s64 %rd258, %rd79, %rd35;
add.s64 %rd39, %rd79, %rd9;
not.b64 %rd137, %rd8;
add.s64 %rd38, %rd9, %rd137;
bar.sync 0;
ld.shared.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];
sub.s64 %rd138, %rd258, %rd39;
setp.gt.s64	%p24, %rd138, -1;
@%p24 bra BB61_100;

add.s64 %rd261, %rd2, %rd35;
mov.u64 %rd253, %rd258;
cvt.s64.s32	%rd139, %r1;
add.s64 %rd43, %rd40, %rd139;
cvt.u32.u64	%r22, %rd38;
mov.u32 %r23, 128;
min.s32 %r3, %r22, %r23;
mov.u16 %rs157, %rs148;

BB61_25:
mov.u16 %rs7, %rs157;
mov.u64 %rd259, %rd261;
mov.u64 %rd46, %rd259;
mov.u64 %rd256, %rd258;
mov.u64 %rd45, %rd256;
mov.u64 %rd44, %rd253;
sub.s64 %rd140, %rd39, %rd44;
cvt.u32.u64	%r24, %rd140;
mov.u32 %r25, 1152;
min.s32 %r4, %r24, %r25;
setp.eq.s32	%p25, %r4, 1152;
@%p25 bra BB61_49;
bra.uni BB61_26;

BB61_49:
add.s64 %rd186, %rd46, %rd139;
ld.global.u8 %rs87, [%rd186];
st.u8 [%rd43], %rs87;
ld.global.u8 %rs88, [%rd186+128];
st.u8 [%rd43+128], %rs88;
ld.global.u8 %rs89, [%rd186+256];
st.u8 [%rd43+256], %rs89;
ld.global.u8 %rs90, [%rd186+384];
st.u8 [%rd43+384], %rs90;
ld.global.u8 %rs91, [%rd186+512];
st.u8 [%rd43+512], %rs91;
ld.global.u8 %rs92, [%rd186+640];
st.u8 [%rd43+640], %rs92;
ld.global.u8 %rs93, [%rd186+768];
st.u8 [%rd43+768], %rs93;
ld.global.u8 %rs94, [%rd186+896];
st.u8 [%rd43+896], %rs94;
ld.global.u8 %rs95, [%rd186+1024];
st.u8 [%rd43+1024], %rs95;
bra.uni BB61_50;

BB61_26:
setp.lt.s32	%p26, %r4, 1;
@%p26 bra BB61_50;

mov.u64 %rd254, %rd45;
mov.u64 %rd255, %rd40;
mov.u64 %rd257, %rd45;
mov.u64 %rd260, %rd46;

BB61_28:
mov.u64 %rd51, %rd260;
mov.u64 %rd50, %rd257;
mov.u64 %rd49, %rd255;
mov.u64 %rd48, %rd254;
cvt.s64.s32	%rd141, %r4;
add.s64 %rd142, %rd45, %rd141;
sub.s64 %rd52, %rd142, %rd48;
setp.gt.s64	%p27, %rd52, 1151;
@%p27 bra BB61_47;
bra.uni BB61_29;

BB61_47:
add.s64 %rd180, %rd51, %rd139;
ld.global.u8 %rs78, [%rd180];
add.s64 %rd181, %rd49, %rd139;
st.u8 [%rd181], %rs78;
ld.global.u8 %rs79, [%rd180+128];
st.u8 [%rd181+128], %rs79;
ld.global.u8 %rs80, [%rd180+256];
st.u8 [%rd181+256], %rs80;
ld.global.u8 %rs81, [%rd180+384];
st.u8 [%rd181+384], %rs81;
ld.global.u8 %rs82, [%rd180+512];
st.u8 [%rd181+512], %rs82;
ld.global.u8 %rs83, [%rd180+640];
st.u8 [%rd181+640], %rs83;
ld.global.u8 %rs84, [%rd180+768];
st.u8 [%rd181+768], %rs84;
ld.global.u8 %rs85, [%rd180+896];
st.u8 [%rd181+896], %rs85;
ld.global.u8 %rs86, [%rd180+1024];
st.u8 [%rd181+1024], %rs86;
bra.uni BB61_48;

BB61_29:
setp.ge.s64	%p28, %rd139, %rd52;
@%p28 bra BB61_31;

add.s64 %rd145, %rd51, %rd139;
ld.global.u8 %rs69, [%rd145];
add.s64 %rd146, %rd49, %rd139;
st.u8 [%rd146], %rs69;

BB61_31:
add.s32 %r29, %r1, 128;
cvt.s64.s32	%rd147, %r29;
setp.ge.s64	%p29, %rd147, %rd52;
@%p29 bra BB61_33;

add.s64 %rd149, %rd51, %rd139;
ld.global.u8 %rs70, [%rd149+128];
add.s64 %rd150, %rd49, %rd139;
st.u8 [%rd150+128], %rs70;

BB61_33:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd151, %r32;
setp.ge.s64	%p30, %rd151, %rd52;
@%p30 bra BB61_35;

add.s64 %rd153, %rd51, %rd139;
ld.global.u8 %rs71, [%rd153+256];
add.s64 %rd154, %rd49, %rd139;
st.u8 [%rd154+256], %rs71;

BB61_35:
add.s32 %r35, %r1, 384;
cvt.s64.s32	%rd155, %r35;
setp.ge.s64	%p31, %rd155, %rd52;
@%p31 bra BB61_37;

add.s64 %rd157, %rd51, %rd139;
ld.global.u8 %rs72, [%rd157+384];
add.s64 %rd158, %rd49, %rd139;
st.u8 [%rd158+384], %rs72;

BB61_37:
add.s32 %r38, %r1, 512;
cvt.s64.s32	%rd159, %r38;
setp.ge.s64	%p32, %rd159, %rd52;
@%p32 bra BB61_39;

add.s64 %rd161, %rd51, %rd139;
ld.global.u8 %rs73, [%rd161+512];
add.s64 %rd162, %rd49, %rd139;
st.u8 [%rd162+512], %rs73;

BB61_39:
add.s32 %r41, %r1, 640;
cvt.s64.s32	%rd163, %r41;
setp.ge.s64	%p33, %rd163, %rd52;
@%p33 bra BB61_41;

add.s64 %rd165, %rd51, %rd139;
ld.global.u8 %rs74, [%rd165+640];
add.s64 %rd166, %rd49, %rd139;
st.u8 [%rd166+640], %rs74;

BB61_41:
add.s32 %r44, %r1, 768;
cvt.s64.s32	%rd167, %r44;
setp.ge.s64	%p34, %rd167, %rd52;
@%p34 bra BB61_43;

add.s64 %rd169, %rd51, %rd139;
ld.global.u8 %rs75, [%rd169+768];
add.s64 %rd170, %rd49, %rd139;
st.u8 [%rd170+768], %rs75;

BB61_43:
add.s32 %r47, %r1, 896;
cvt.s64.s32	%rd171, %r47;
setp.ge.s64	%p35, %rd171, %rd52;
@%p35 bra BB61_45;

add.s64 %rd173, %rd51, %rd139;
ld.global.u8 %rs76, [%rd173+896];
add.s64 %rd174, %rd49, %rd139;
st.u8 [%rd174+896], %rs76;

BB61_45:
add.s32 %r50, %r1, 1024;
cvt.s64.s32	%rd175, %r50;
setp.ge.s64	%p36, %rd175, %rd52;
@%p36 bra BB61_48;

add.s64 %rd177, %rd51, %rd139;
ld.global.u8 %rs77, [%rd177+1024];
add.s64 %rd178, %rd49, %rd139;
st.u8 [%rd178+1024], %rs77;

BB61_48:
add.s64 %rd53, %rd51, 1152;
add.s64 %rd54, %rd49, 1152;
add.s64 %rd254, %rd50, 1152;
mov.u64 %rd55, %rd254;
sub.s64 %rd184, %rd254, %rd142;
setp.lt.s64	%p37, %rd184, 0;
mov.u64 %rd255, %rd54;
mov.u64 %rd257, %rd55;
mov.u64 %rd260, %rd53;
@%p37 bra BB61_28;

BB61_50:
bar.sync 0;
mad.lo.s32 %r54, %r1, -9, %r4;
mov.u32 %r55, 9;
min.s32 %r56, %r54, %r55;
mov.u32 %r57, 0;
max.s32 %r6, %r56, %r57;
setp.eq.s32	%p38, %r6, 0;
@%p38 bra BB61_67;

mul.lo.s32 %r59, %r1, 9;
cvt.s64.s32	%rd187, %r59;
add.s64 %rd188, %rd40, %rd187;
ld.u8 %rs137, [%rd188];
add.s32 %r7, %r6, -1;
setp.lt.s32	%p39, %r7, 1;
@%p39 bra BB61_53;

ld.s8 %rs96, [%rd188+1];
cvt.s16.s8 %rs97, %rs137;
mul.wide.s16 %r62, %rs96, %rs97;
cvt.u16.u32	%rs137, %r62;

BB61_53:
setp.lt.s32	%p40, %r7, 2;
@%p40 bra BB61_55;

ld.s8 %rs98, [%rd188+2];
cvt.s16.s8 %rs99, %rs137;
mul.wide.s16 %r65, %rs98, %rs99;
cvt.u16.u32	%rs137, %r65;

BB61_55:
setp.lt.s32	%p41, %r7, 3;
@%p41 bra BB61_57;

ld.s8 %rs100, [%rd188+3];
cvt.s16.s8 %rs101, %rs137;
mul.wide.s16 %r68, %rs100, %rs101;
cvt.u16.u32	%rs137, %r68;

BB61_57:
setp.lt.s32	%p42, %r7, 4;
@%p42 bra BB61_59;

ld.s8 %rs102, [%rd188+4];
cvt.s16.s8 %rs103, %rs137;
mul.wide.s16 %r71, %rs102, %rs103;
cvt.u16.u32	%rs137, %r71;

BB61_59:
setp.lt.s32	%p43, %r7, 5;
@%p43 bra BB61_61;

ld.s8 %rs104, [%rd188+5];
cvt.s16.s8 %rs105, %rs137;
mul.wide.s16 %r74, %rs104, %rs105;
cvt.u16.u32	%rs137, %r74;

BB61_61:
setp.lt.s32	%p44, %r7, 6;
@%p44 bra BB61_63;

ld.s8 %rs106, [%rd188+6];
cvt.s16.s8 %rs107, %rs137;
mul.wide.s16 %r77, %rs106, %rs107;
cvt.u16.u32	%rs137, %r77;

BB61_63:
setp.lt.s32	%p45, %r7, 7;
@%p45 bra BB61_65;

ld.s8 %rs108, [%rd188+7];
cvt.s16.s8 %rs109, %rs137;
mul.wide.s16 %r80, %rs108, %rs109;
cvt.u16.u32	%rs137, %r80;

BB61_65:
setp.lt.s32	%p46, %r7, 8;
@%p46 bra BB61_67;

ld.s8 %rs110, [%rd188+8];
cvt.s16.s8 %rs111, %rs137;
mul.wide.s16 %r83, %rs110, %rs111;
cvt.u16.u32	%rs137, %r83;

BB61_67:
bar.sync 0;
@%p38 bra BB61_69;

st.u8 [%rd43], %rs137;

BB61_69:
setp.lt.s32	%p3, %r1, %r3;
bar.sync 0;
mov.u16 %rs156, %rs7;
@!%p3 bra BB61_71;
bra.uni BB61_70;

BB61_70:
ld.u8 %rs25, [%rd43];
mov.u16 %rs156, %rs25;

BB61_71:
mov.u16 %rs141, %rs156;
mov.u16 %rs155, %rs141;
bar.sync 0;
setp.gt.s32	%p48, %r1, 0;
setp.le.s32	%p49, %r1, %r3;
and.pred %p50, %p49, %p48;
@!%p50 bra BB61_73;
bra.uni BB61_72;

BB61_72:
cvt.s16.s8 %rs112, %rs155;
ld.s8 %rs113, [%rd43+-1];
mul.wide.s16 %r84, %rs113, %rs112;
cvt.u16.u32	%rs155, %r84;

BB61_73:
mov.u16 %rs154, %rs155;
bar.sync 0;
setp.ge.s32	%p51, %r1, %r3;
@%p51 bra BB61_75;

st.u8 [%rd43], %rs154;

BB61_75:
bar.sync 0;
add.s32 %r85, %r1, -2;
setp.lt.s32	%p52, %r85, %r3;
setp.gt.s32	%p53, %r1, 1;
and.pred %p54, %p52, %p53;
@!%p54 bra BB61_77;
bra.uni BB61_76;

BB61_76:
cvt.s16.s8 %rs114, %rs154;
ld.s8 %rs115, [%rd43+-2];
mul.wide.s16 %r86, %rs115, %rs114;
cvt.u16.u32	%rs154, %r86;

BB61_77:
mov.u16 %rs153, %rs154;
bar.sync 0;
@%p51 bra BB61_79;

st.u8 [%rd43], %rs153;

BB61_79:
bar.sync 0;
add.s32 %r87, %r1, -4;
setp.lt.s32	%p56, %r87, %r3;
setp.gt.s32	%p57, %r1, 3;
and.pred %p58, %p56, %p57;
@!%p58 bra BB61_81;
bra.uni BB61_80;

BB61_80:
cvt.s16.s8 %rs116, %rs153;
ld.s8 %rs117, [%rd43+-4];
mul.wide.s16 %r88, %rs117, %rs116;
cvt.u16.u32	%rs153, %r88;

BB61_81:
mov.u16 %rs152, %rs153;
bar.sync 0;
@%p51 bra BB61_83;

st.u8 [%rd43], %rs152;

BB61_83:
bar.sync 0;
add.s32 %r89, %r1, -8;
setp.lt.s32	%p60, %r89, %r3;
setp.gt.s32	%p61, %r1, 7;
and.pred %p62, %p60, %p61;
@!%p62 bra BB61_85;
bra.uni BB61_84;

BB61_84:
cvt.s16.s8 %rs118, %rs152;
ld.s8 %rs119, [%rd43+-8];
mul.wide.s16 %r90, %rs119, %rs118;
cvt.u16.u32	%rs152, %r90;

BB61_85:
mov.u16 %rs151, %rs152;
bar.sync 0;
@%p51 bra BB61_87;

st.u8 [%rd43], %rs151;

BB61_87:
bar.sync 0;
add.s32 %r91, %r1, -16;
setp.lt.s32	%p64, %r91, %r3;
setp.gt.s32	%p65, %r1, 15;
and.pred %p66, %p64, %p65;
@!%p66 bra BB61_89;
bra.uni BB61_88;

BB61_88:
cvt.s16.s8 %rs120, %rs151;
ld.s8 %rs121, [%rd43+-16];
mul.wide.s16 %r92, %rs121, %rs120;
cvt.u16.u32	%rs151, %r92;

BB61_89:
mov.u16 %rs150, %rs151;
bar.sync 0;
@%p51 bra BB61_91;

st.u8 [%rd43], %rs150;

BB61_91:
bar.sync 0;
add.s32 %r93, %r1, -32;
setp.lt.s32	%p68, %r93, %r3;
setp.gt.s32	%p69, %r1, 31;
and.pred %p70, %p68, %p69;
@!%p70 bra BB61_93;
bra.uni BB61_92;

BB61_92:
cvt.s16.s8 %rs122, %rs150;
ld.s8 %rs123, [%rd43+-32];
mul.wide.s16 %r94, %rs123, %rs122;
cvt.u16.u32	%rs150, %r94;

BB61_93:
mov.u16 %rs149, %rs150;
bar.sync 0;
@%p51 bra BB61_95;

st.u8 [%rd43], %rs149;

BB61_95:
bar.sync 0;
add.s32 %r95, %r1, -64;
setp.lt.s32	%p72, %r95, %r3;
setp.gt.s32	%p73, %r1, 63;
and.pred %p74, %p72, %p73;
@!%p74 bra BB61_97;
bra.uni BB61_96;

BB61_96:
cvt.s16.s8 %rs124, %rs149;
ld.s8 %rs125, [%rd43+-64];
mul.wide.s16 %r96, %rs125, %rs124;
cvt.u16.u32	%rs149, %r96;

BB61_97:
bar.sync 0;
@%p51 bra BB61_99;

st.u8 [%rd43], %rs149;

BB61_99:
bar.sync 0;
add.s32 %r97, %r3, -1;
cvt.s64.s32	%rd205, %r97;
add.s64 %rd206, %rd40, %rd205;
ld.s8 %rs126, [%rd206];
cvt.s16.s8 %rs127, %rs7;
mul.wide.s16 %r98, %rs126, %rs127;
cvt.u16.u32	%rs157, %r98;
bar.sync 0;
add.s64 %rd261, %rd46, 1152;
add.s64 %rd253, %rd45, 1152;
mov.u64 %rd258, %rd253;
sub.s64 %rd207, %rd253, %rd39;
setp.lt.s64	%p76, %rd207, 0;
mov.u16 %rs148, %rs157;
@%p76 bra BB61_25;

BB61_100:
@%p5 bra BB61_116;


	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r100, 1, 0, p; 
} 


	setp.eq.s32	%p78, %r100, 0;
@%p78 bra BB61_115;

mov.u64 %rd209, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd210, %rd209;
sub.s64 %rd61, %rd40, %rd210;
setp.eq.s64	%p79, %rd40, 0;
@%p79 bra BB61_116;

add.s64 %rd211, %rd61, -16;
add.s64 %rd213, %rd209, %rd211;
add.s64 %rd63, %rd210, %rd211;
ld.shared.u8 %rs128, [%rd213];
or.b16 %rs129, %rs128, 1;
st.shared.u8 [%rd213], %rs129;
ld.shared.u64 %rd64, [%rd213+8];
setp.eq.s64	%p80, %rd64, 0;
mov.u64 %rd265, %rd63;
@%p80 bra BB61_109;

mov.u64 %rd65, %rd63;
ld.u8 %rs130, [%rd64];
and.b16 %rs131, %rs130, 1;
setp.eq.b16	%p81, %rs131, 1;
mov.u64 %rd265, %rd65;
@!%p81 bra BB61_109;
bra.uni BB61_105;

BB61_105:
ld.u64 %rd67, [%rd64];
shr.u64 %rd68, %rd67, 1;
add.s64 %rd69, %rd64, 16;
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd215, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p82, %rd70, %rd215;
mov.u64 %rd265, %rd64;
@%p82 bra BB61_109;

ld.u8 %rs132, [%rd70];
and.b16 %rs133, %rs132, 1;
setp.eq.b16	%p83, %rs133, 1;
mov.u64 %rd262, %rd64;
mov.u64 %rd265, %rd262;
@!%p83 bra BB61_109;
bra.uni BB61_107;

BB61_107:
ld.u64 %rd216, [%rd70];
shr.u64 %rd217, %rd216, 1;
add.s64 %rd218, %rd217, %rd68;
add.s64 %rd219, %rd218, 16;
shl.b64 %rd220, %rd219, 1;
and.b64 %rd221, %rd67, 1;
or.b64 %rd222, %rd220, %rd221;
st.u64 [%rd64], %rd222;
and.b64 %rd71, %rd219, 9223372036854775807;
add.s64 %rd223, %rd69, %rd71;
ld.shared.u64 %rd224, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p84, %rd223, %rd224;
mov.u64 %rd263, %rd64;
mov.u64 %rd265, %rd263;
@%p84 bra BB61_109;

add.s64 %rd225, %rd71, %rd69;
st.u64 [%rd225+8], %rd64;
mov.u64 %rd265, %rd64;

BB61_109:
ld.u64 %rd74, [%rd265];
shr.u64 %rd75, %rd74, 1;
add.s64 %rd76, %rd265, 16;
add.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd226, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p85, %rd77, %rd226;
@%p85 bra BB61_113;

ld.u8 %rs134, [%rd77];
and.b16 %rs135, %rs134, 1;
setp.eq.b16	%p86, %rs135, 1;
@!%p86 bra BB61_116;
bra.uni BB61_111;

BB61_111:
ld.u64 %rd227, [%rd77];
shr.u64 %rd228, %rd227, 1;
add.s64 %rd229, %rd228, %rd75;
add.s64 %rd230, %rd229, 16;
shl.b64 %rd231, %rd230, 1;
and.b64 %rd232, %rd74, 1;
or.b64 %rd233, %rd231, %rd232;
st.u64 [%rd265], %rd233;
and.b64 %rd78, %rd230, 9223372036854775807;
add.s64 %rd234, %rd76, %rd78;
ld.shared.u64 %rd235, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p87, %rd234, %rd235;
@%p87 bra BB61_116;

add.s64 %rd236, %rd78, %rd76;
st.u64 [%rd236+8], %rd265;
bra.uni BB61_116;

BB61_115:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd40;
call.uni 
free, 
(
param0
);


	}

BB61_116:
setp.eq.s32	%p4, %r1, 0;
bar.sync 0;
@!%p4 bra BB61_118;
bra.uni BB61_117;

BB61_117:
cvta.to.global.u64 %rd237, %rd85;
add.s64 %rd238, %rd237, %rd7;
st.global.u8 [%rd238], %rs148;

BB61_118:
ret;

BB61_113:
setp.lt.u64	%p88, %rd77, %rd265;
@%p88 bra BB61_116;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd265;
bra.uni BB61_116;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIaNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIaENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIaNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIaENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 256, 1, 1
{
.local .align 1 .b8 __local_depot62[3];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<195>;
.reg .b16 %rs<345>;
.reg .b32 %r<126>;
.reg .b64 %rd<403>;


mov.u64 %rd402, __local_depot62;
cvta.local.u64 %SP, %rd402;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIaNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIaENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd145, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIaNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIaENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd146, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIaNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIaENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIaNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIaENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd146;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p24, %r1, 0;
mov.u64 %rd147, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd148, %rd147;
setp.eq.s64	%p25, %rd148, 0;
or.pred %p26, %p24, %p25;
@%p26 bra BB62_2;

cvt.s64.s32	%rd149, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r28;
mov.u64 %rd150, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd151, %rd150;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd151;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd149;

BB62_2:
bar.sync 0;
setp.lt.s64	%p27, %rd145, 1;
@%p27 bra BB62_276;

ld.global.u8 %rs342, [%rd2];
bar.sync 0;
@%p24 bra BB62_5;

st.global.u8 [%rd3], %rs342;

BB62_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB62_26;
bra.uni BB62_6;

BB62_6:
ld.shared.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd348, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd355, %rd348;
setp.eq.s64	%p29, %rd5, %rd355;
mov.u64 %rd353, %rd5;
@%p29 bra BB62_10;

mov.u64 %rd354, %rd353;

BB62_8:
mov.u64 %rd350, %rd355;
mov.u64 %rd353, %rd354;
mov.u64 %rd354, %rd350;
ld.shared.u8 %rs134, [%rd348];
and.b16 %rs135, %rs134, 1;
setp.eq.b16	%p30, %rs135, 1;
not.pred %p31, %p30;
ld.shared.u64 %rd10, [%rd348];
setp.lt.u64	%p32, %rd10, 1536;
or.pred %p33, %p31, %p32;
@!%p33 bra BB62_10;
bra.uni BB62_9;

BB62_9:
shr.u64 %rd154, %rd10, 1;
add.s64 %rd155, %rd348, %rd154;
add.s64 %rd348, %rd155, 16;
add.s64 %rd156, %rd354, %rd154;
add.s64 %rd355, %rd156, 16;
setp.ne.s64	%p34, %rd355, %rd5;
mov.u64 %rd353, %rd354;
@%p34 bra BB62_8;

BB62_10:
setp.eq.s64	%p36, %rd353, %rd5;
mov.pred %p194, 0;
@%p36 bra BB62_12;

ld.u64 %rd158, [%rd353];
shr.u64 %rd159, %rd158, 1;
add.s64 %rd160, %rd353, %rd159;
add.s64 %rd359, %rd160, 16;
setp.ne.s64	%p194, %rd359, %rd5;

BB62_12:
@%p194 bra BB62_18;
bra.uni BB62_13;

BB62_18:
ld.u64 %rd21, [%rd359];
and.b64 %rd175, %rd21, -32;
setp.eq.s64	%p40, %rd175, 1536;
cvt.u16.u64	%rs291, %rd21;
@%p40 bra BB62_21;

add.s64 %rd22, %rd359, 16;
ld.u64 %rd176, [%rd359+784];
and.b64 %rd177, %rd176, 1;
add.s64 %rd178, %rd21, -1568;
and.b64 %rd179, %rd178, -2;
or.b64 %rd180, %rd177, %rd179;
st.u64 [%rd359+784], %rd180;
st.u64 [%rd359+792], %rd359;
cvt.u16.u64	%rs137, %rd178;
or.b16 %rs138, %rs137, 1;
and.b64 %rd181, %rd21, 1;
or.b64 %rd182, %rd181, 1536;
st.u64 [%rd359], %rd182;
st.u8 [%rd359+784], %rs138;
ld.u64 %rd183, [%rd359+784];
shr.u64 %rd23, %rd183, 1;
add.s64 %rd184, %rd23, %rd22;
add.s64 %rd185, %rd184, 784;
ld.shared.u64 %rd186, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p41, %rd185, %rd186;
cvt.u16.u64	%rs139, %rd21;
and.b16 %rs291, %rs139, 1;
@%p41 bra BB62_21;

add.s64 %rd187, %rd22, 768;
st.u64 [%rd184+792], %rd187;
ld.u8 %rs291, [%rd359];

BB62_21:
and.b16 %rs140, %rs291, 254;
st.u8 [%rd359], %rs140;
bra.uni BB62_22;

BB62_13:
mov.u64 %rd162, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd163, %rd162;
sub.s64 %rd164, %rd5, %rd163;
add.s64 %rd165, %rd164, 784;
ld.shared.u64 %rd166, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p37, %rd165, %rd166;
mov.u64 %rd357, -1;
mov.u64 %rd358, %rd5;
@%p37 bra BB62_15;

add.s64 %rd16, %rd5, 784;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd16;
mov.u64 %rd357, %rd16;
mov.u64 %rd358, %rd16;

BB62_15:
mov.u64 %rd17, %rd358;
setp.eq.s64	%p38, %rd357, -1;
@%p38 bra BB62_17;

mov.u64 %rd167, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd168, %rd167;
sub.s64 %rd169, %rd5, %rd168;
add.s64 %rd170, %rd167, %rd169;
ld.shared.u64 %rd171, [%rd170];
and.b64 %rd172, %rd171, 1;
or.b64 %rd173, %rd172, 1536;
st.shared.u64 [%rd170], %rd173;
st.shared.u64 [%rd170+8], %rd353;
mov.u16 %rs136, 0;
st.shared.u8 [%rd170], %rs136;

BB62_17:
mov.u64 %rd359, %rd5;
setp.eq.s64	%p39, %rd5, %rd17;
mov.u64 %rd360, 0;
@%p39 bra BB62_23;

BB62_22:
add.s64 %rd360, %rd359, 16;

BB62_23:
mov.u64 %rd361, %rd360;
setp.ne.s64	%p42, %rd360, 0;
@%p42 bra BB62_25;

mov.u64 %rd189, 768;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd189;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd361, [retval0+0];


	}

BB62_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd361;

BB62_26:
add.s64 %rd30, %rd1, %rd145;
add.s64 %rd392, %rd2, 1;
add.s64 %rd385, %rd1, 1;
add.s64 %rd376, %rd3, 1;
bar.sync 0;
ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p43, %r29, 0;
add.s64 %rd371, %rd145, -1;
add.u64 %rd191, %SP, 0;
cvta.to.local.u64 %rd36, %rd191;
@%p43 bra BB62_143;

setp.lt.s64	%p44, %rd371, 1;
@%p44 bra BB62_259;

mov.u64 %rd192, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd193, %rd192;
sub.s64 %rd194, %rd34, %rd193;
add.s64 %rd195, %rd192, %rd194;
cvt.s64.s32	%rd196, %r1;
add.s64 %rd37, %rd195, %rd196;

BB62_29:
mov.u16 %rs6, %rs342;
mov.u64 %rd387, %rd392;
mov.u64 %rd40, %rd387;
mov.u64 %rd380, %rd385;
mov.u64 %rd39, %rd380;
mov.u64 %rd373, %rd376;
mov.u64 %rd41, %rd373;
mov.u64 %rd38, %rd371;
cvt.u32.u64	%r30, %rd38;
mov.u32 %r31, 768;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p45, %r2, 768;
@%p45 bra BB62_40;
bra.uni BB62_30;

BB62_40:
add.s64 %rd205, %rd40, %rd196;
ld.global.u8 %rs147, [%rd205];
ld.global.u8 %rs148, [%rd205+256];
ld.global.u8 %rs149, [%rd205+512];
st.shared.u8 [%rd37], %rs147;
st.shared.u8 [%rd37+256], %rs148;
st.shared.u8 [%rd37+512], %rs149;
bra.uni BB62_41;

BB62_30:
cvt.s64.s32	%rd362, %r2;
add.s64 %rd43, %rd39, %rd362;
setp.lt.s32	%p46, %r2, 1;
mov.u64 %rd363, %rd195;
mov.u64 %rd384, %rd39;
mov.u64 %rd391, %rd40;
@%p46 bra BB62_41;

BB62_31:
mov.u64 %rd48, %rd391;
mov.u64 %rd47, %rd384;
mov.u64 %rd46, %rd363;
add.s64 %rd49, %rd48, %rd196;
add.s64 %rd50, %rd46, %rd196;
setp.gt.s64	%p47, %rd362, 767;
@%p47 bra BB62_38;
bra.uni BB62_32;

BB62_38:
ld.global.u8 %rs144, [%rd49];
ld.global.u8 %rs145, [%rd49+256];
ld.global.u8 %rs146, [%rd49+512];
st.shared.u8 [%rd50], %rs144;
st.shared.u8 [%rd50+256], %rs145;
st.shared.u8 [%rd50+512], %rs146;
bra.uni BB62_39;

BB62_32:
setp.ge.s64	%p48, %rd196, %rd362;
@%p48 bra BB62_34;

ld.global.u8 %rs141, [%rd49];
st.shared.u8 [%rd50], %rs141;

BB62_34:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd202, %r32;
setp.ge.s64	%p49, %rd202, %rd362;
@%p49 bra BB62_36;

ld.global.u8 %rs142, [%rd49+256];
st.shared.u8 [%rd50+256], %rs142;

BB62_36:
add.s32 %r33, %r1, 512;
cvt.s64.s32	%rd203, %r33;
setp.ge.s64	%p50, %rd203, %rd362;
@%p50 bra BB62_39;

ld.global.u8 %rs143, [%rd49+512];
st.shared.u8 [%rd50+512], %rs143;

BB62_39:
add.s64 %rd51, %rd48, 768;
add.s64 %rd52, %rd46, 768;
add.s64 %rd53, %rd47, 768;
sub.s64 %rd362, %rd43, %rd53;
setp.gt.s64	%p51, %rd362, 0;
mov.u64 %rd363, %rd52;
mov.u64 %rd384, %rd53;
mov.u64 %rd391, %rd51;
@%p51 bra BB62_31;

BB62_41:
bar.sync 0;
mad.lo.s32 %r34, %r1, -3, %r2;
mov.u32 %r35, 3;
min.s32 %r3, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r4, %r3, %r36;
setp.gt.u32	%p52, %r4, 2;
@%p52 bra BB62_48;
bra.uni BB62_42;

BB62_48:
add.s64 %rd230, %rd192, %rd194;
mul.lo.s32 %r40, %r1, 3;
cvt.s64.s32	%rd231, %r40;
add.s64 %rd232, %rd230, %rd231;
ld.shared.u8 %rs153, [%rd232];
cvta.to.local.u64 %rd234, %rd191;
ld.shared.u8 %rs154, [%rd232+1];
ld.shared.u8 %rs155, [%rd232+2];
st.local.u8 [%rd234], %rs153;
st.local.u8 [%rd234+1], %rs154;
st.local.u8 [%rd234+2], %rs155;
bra.uni BB62_49;

BB62_42:
setp.lt.s32	%p53, %r3, 1;
mov.u64 %rd366, %rd36;
@%p53 bra BB62_44;

add.s64 %rd210, %rd192, %rd194;
mul.lo.s32 %r37, %r1, 3;
cvt.s64.s32	%rd211, %r37;
add.s64 %rd212, %rd210, %rd211;
ld.shared.u8 %rs150, [%rd212];
cvta.to.local.u64 %rd214, %rd191;
st.local.u8 [%rd214], %rs150;
add.s64 %rd57, %rd214, 1;
mov.u64 %rd366, %rd57;

BB62_44:
mov.u64 %rd364, %rd366;
mov.u64 %rd365, %rd364;
setp.lt.s32	%p54, %r4, 2;
@%p54 bra BB62_46;

add.s64 %rd218, %rd192, %rd194;
mul.lo.s32 %r38, %r1, 3;
cvt.s64.s32	%rd219, %r38;
add.s64 %rd220, %rd218, %rd219;
ld.shared.u8 %rs151, [%rd220+1];
st.local.u8 [%rd365], %rs151;
add.s64 %rd365, %rd365, 1;

BB62_46:
setp.lt.s32	%p55, %r4, 3;
@%p55 bra BB62_49;

add.s64 %rd224, %rd192, %rd194;
mul.lo.s32 %r39, %r1, 3;
cvt.s64.s32	%rd225, %r39;
add.s64 %rd226, %rd224, %rd225;
ld.shared.u8 %rs152, [%rd226+2];
st.local.u8 [%rd365], %rs152;

BB62_49:
setp.eq.s32	%p56, %r4, 0;
@%p56 bra BB62_54;

cvta.to.local.u64 %rd236, %rd191;
ld.local.u8 %rs294, [%rd236];
add.s32 %r5, %r4, -1;
setp.lt.s32	%p57, %r5, 1;
@%p57 bra BB62_52;

cvt.s16.s8 %rs157, %rs294;
ld.local.s8 %rs158, [%rd236+1];
mul.wide.s16 %r41, %rs158, %rs157;
cvt.u16.u32	%rs294, %r41;

BB62_52:
setp.lt.s32	%p58, %r5, 2;
@%p58 bra BB62_54;

cvt.s16.s8 %rs159, %rs294;
ld.local.s8 %rs160, [%rd236+2];
mul.wide.s16 %r42, %rs160, %rs159;
cvt.u16.u32	%rs294, %r42;

BB62_54:
bar.sync 0;
@%p56 bra BB62_56;

st.shared.u8 [%rd37], %rs294;

BB62_56:
bar.sync 0;
setp.gt.s32	%p60, %r2, 767;
mov.u32 %r124, 256;
@%p60 bra BB62_58;

add.s32 %r44, %r2, 2;
mul.hi.s32 %r45, %r44, 1431655766;
shr.u32 %r46, %r45, 31;
add.s32 %r124, %r45, %r46;

BB62_58:
setp.eq.s32	%p61, %r124, 256;
@%p61 bra BB62_100;
bra.uni BB62_59;

BB62_100:
@%p24 bra BB62_102;

add.s64 %rd253, %rd192, %rd194;
ld.shared.s8 %rs179, [%rd253];
cvt.s16.s8 %rs180, %rs6;
mul.wide.s16 %r64, %rs179, %rs180;
st.shared.u8 [%rd253], %r64;

BB62_102:
setp.lt.s32	%p12, %r1, 1;
ld.shared.u8 %rs293, [%rd37];
bar.sync 0;
@%p12 bra BB62_104;

cvt.s16.s8 %rs181, %rs293;
ld.shared.s8 %rs182, [%rd37+-1];
mul.wide.s16 %r65, %rs182, %rs181;
cvt.u16.u32	%rs293, %r65;

BB62_104:
bar.sync 0;
st.shared.u8 [%rd37], %rs293;
bar.sync 0;
setp.lt.s32	%p94, %r1, 2;
@%p94 bra BB62_106;

cvt.s16.s8 %rs183, %rs293;
ld.shared.s8 %rs184, [%rd37+-2];
mul.wide.s16 %r66, %rs184, %rs183;
cvt.u16.u32	%rs293, %r66;

BB62_106:
bar.sync 0;
st.shared.u8 [%rd37], %rs293;
bar.sync 0;
setp.lt.s32	%p95, %r1, 4;
@%p95 bra BB62_108;

cvt.s16.s8 %rs185, %rs293;
ld.shared.s8 %rs186, [%rd37+-4];
mul.wide.s16 %r67, %rs186, %rs185;
cvt.u16.u32	%rs293, %r67;

BB62_108:
bar.sync 0;
st.shared.u8 [%rd37], %rs293;
bar.sync 0;
setp.lt.s32	%p96, %r1, 8;
@%p96 bra BB62_110;

cvt.s16.s8 %rs187, %rs293;
ld.shared.s8 %rs188, [%rd37+-8];
mul.wide.s16 %r68, %rs188, %rs187;
cvt.u16.u32	%rs293, %r68;

BB62_110:
bar.sync 0;
st.shared.u8 [%rd37], %rs293;
bar.sync 0;
setp.lt.s32	%p97, %r1, 16;
@%p97 bra BB62_112;

cvt.s16.s8 %rs189, %rs293;
ld.shared.s8 %rs190, [%rd37+-16];
mul.wide.s16 %r69, %rs190, %rs189;
cvt.u16.u32	%rs293, %r69;

BB62_112:
bar.sync 0;
st.shared.u8 [%rd37], %rs293;
bar.sync 0;
setp.lt.s32	%p98, %r1, 32;
@%p98 bra BB62_114;

cvt.s16.s8 %rs191, %rs293;
ld.shared.s8 %rs192, [%rd37+-32];
mul.wide.s16 %r70, %rs192, %rs191;
cvt.u16.u32	%rs293, %r70;

BB62_114:
bar.sync 0;
st.shared.u8 [%rd37], %rs293;
bar.sync 0;
setp.lt.s32	%p99, %r1, 64;
@%p99 bra BB62_116;

cvt.s16.s8 %rs193, %rs293;
ld.shared.s8 %rs194, [%rd37+-64];
mul.wide.s16 %r71, %rs194, %rs193;
cvt.u16.u32	%rs293, %r71;

BB62_116:
bar.sync 0;
st.shared.u8 [%rd37], %rs293;
bar.sync 0;
setp.lt.s32	%p100, %r1, 128;
@%p100 bra BB62_118;

cvt.s16.s8 %rs195, %rs293;
ld.shared.s8 %rs196, [%rd37+-128];
mul.wide.s16 %r72, %rs196, %rs195;
cvt.u16.u32	%rs293, %r72;

BB62_118:
bar.sync 0;
st.shared.u8 [%rd37], %rs293;
bar.sync 0;
add.s64 %rd257, %rd192, %rd194;
ld.shared.u8 %rs343, [%rd257+255];
mov.u16 %rs332, %rs6;
@%p1 bra BB62_120;

ld.shared.u8 %rs332, [%rd37+-1];

BB62_120:
bar.sync 0;
st.shared.u8 [%rd37], %rs332;
bar.sync 0;
bra.uni BB62_121;

BB62_59:
@%p24 bra BB62_61;

add.s64 %rd244, %rd192, %rd194;
ld.shared.s8 %rs161, [%rd244];
cvt.s16.s8 %rs162, %rs6;
mul.wide.s16 %r47, %rs161, %rs162;
st.shared.u8 [%rd244], %r47;

BB62_61:
setp.ge.s32	%p63, %r1, %r124;
mov.u16 %rs341, %rs6;
@%p63 bra BB62_63;

ld.shared.u8 %rs12, [%rd37];
mov.u16 %rs341, %rs12;

BB62_63:
mov.u16 %rs302, %rs341;
mov.u16 %rs340, %rs302;
bar.sync 0;
setp.le.s32	%p64, %r1, %r124;
setp.gt.s32	%p65, %r1, 0;
and.pred %p66, %p64, %p65;
@!%p66 bra BB62_65;
bra.uni BB62_64;

BB62_64:
cvt.s16.s8 %rs163, %rs340;
ld.shared.s8 %rs164, [%rd37+-1];
mul.wide.s16 %r48, %rs164, %rs163;
cvt.u16.u32	%rs340, %r48;

BB62_65:
mov.u16 %rs339, %rs340;
bar.sync 0;
@%p63 bra BB62_67;

st.shared.u8 [%rd37], %rs339;

BB62_67:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r49, %r1, -2;
setp.lt.s32	%p68, %r49, %r124;
and.pred %p69, %p68, %p4;
@!%p69 bra BB62_69;
bra.uni BB62_68;

BB62_68:
cvt.s16.s8 %rs165, %rs339;
ld.shared.s8 %rs166, [%rd37+-2];
mul.wide.s16 %r50, %rs166, %rs165;
cvt.u16.u32	%rs339, %r50;

BB62_69:
mov.u16 %rs338, %rs339;
bar.sync 0;
@%p63 bra BB62_71;

st.shared.u8 [%rd37], %rs338;

BB62_71:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r51, %r1, -4;
setp.lt.s32	%p71, %r51, %r124;
and.pred %p72, %p71, %p5;
@!%p72 bra BB62_73;
bra.uni BB62_72;

BB62_72:
cvt.s16.s8 %rs167, %rs338;
ld.shared.s8 %rs168, [%rd37+-4];
mul.wide.s16 %r52, %rs168, %rs167;
cvt.u16.u32	%rs338, %r52;

BB62_73:
mov.u16 %rs337, %rs338;
bar.sync 0;
@%p63 bra BB62_75;

st.shared.u8 [%rd37], %rs337;

BB62_75:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r53, %r1, -8;
setp.lt.s32	%p74, %r53, %r124;
and.pred %p75, %p74, %p6;
@!%p75 bra BB62_77;
bra.uni BB62_76;

BB62_76:
cvt.s16.s8 %rs169, %rs337;
ld.shared.s8 %rs170, [%rd37+-8];
mul.wide.s16 %r54, %rs170, %rs169;
cvt.u16.u32	%rs337, %r54;

BB62_77:
mov.u16 %rs336, %rs337;
bar.sync 0;
@%p63 bra BB62_79;

st.shared.u8 [%rd37], %rs336;

BB62_79:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r55, %r1, -16;
setp.lt.s32	%p77, %r55, %r124;
and.pred %p78, %p77, %p7;
@!%p78 bra BB62_81;
bra.uni BB62_80;

BB62_80:
cvt.s16.s8 %rs171, %rs336;
ld.shared.s8 %rs172, [%rd37+-16];
mul.wide.s16 %r56, %rs172, %rs171;
cvt.u16.u32	%rs336, %r56;

BB62_81:
mov.u16 %rs335, %rs336;
bar.sync 0;
@%p63 bra BB62_83;

st.shared.u8 [%rd37], %rs335;

BB62_83:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r57, %r1, -32;
setp.lt.s32	%p80, %r57, %r124;
and.pred %p81, %p80, %p8;
@!%p81 bra BB62_85;
bra.uni BB62_84;

BB62_84:
cvt.s16.s8 %rs173, %rs335;
ld.shared.s8 %rs174, [%rd37+-32];
mul.wide.s16 %r58, %rs174, %rs173;
cvt.u16.u32	%rs335, %r58;

BB62_85:
mov.u16 %rs334, %rs335;
bar.sync 0;
@%p63 bra BB62_87;

st.shared.u8 [%rd37], %rs334;

BB62_87:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r59, %r1, -64;
setp.lt.s32	%p83, %r59, %r124;
and.pred %p84, %p83, %p9;
@!%p84 bra BB62_89;
bra.uni BB62_88;

BB62_88:
cvt.s16.s8 %rs175, %rs334;
ld.shared.s8 %rs176, [%rd37+-64];
mul.wide.s16 %r60, %rs176, %rs175;
cvt.u16.u32	%rs334, %r60;

BB62_89:
mov.u16 %rs333, %rs334;
bar.sync 0;
@%p63 bra BB62_91;

st.shared.u8 [%rd37], %rs333;

BB62_91:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r61, %r1, -128;
setp.lt.s32	%p86, %r61, %r124;
and.pred %p87, %p86, %p10;
@!%p87 bra BB62_93;
bra.uni BB62_92;

BB62_92:
cvt.s16.s8 %rs177, %rs333;
ld.shared.s8 %rs178, [%rd37+-128];
mul.wide.s16 %r62, %rs178, %rs177;
cvt.u16.u32	%rs333, %r62;

BB62_93:
bar.sync 0;
@%p63 bra BB62_95;

st.shared.u8 [%rd37], %rs333;

BB62_95:
setp.lt.s32	%p11, %r1, %r124;
add.s64 %rd61, %rd192, %rd194;
bar.sync 0;
add.s32 %r63, %r124, -1;
cvt.s64.s32	%rd248, %r63;
add.s64 %rd249, %rd61, %rd248;
ld.shared.u8 %rs343, [%rd249];
not.pred %p89, %p11;
or.pred %p91, %p1, %p89;
selp.b16	%rs292, %rs6, %rs333, %p11;
@%p91 bra BB62_97;

ld.shared.u8 %rs292, [%rd37+-1];

BB62_97:
bar.sync 0;
@%p63 bra BB62_99;

st.shared.u8 [%rd37], %rs292;

BB62_99:
bar.sync 0;

BB62_121:
mov.u16 %rs342, %rs343;
@%p56 bra BB62_123;

ld.shared.u8 %rs294, [%rd37];

BB62_123:
cvta.to.local.u64 %rd62, %rd191;
bar.sync 0;
cvt.s64.s32	%rd259, %r4;
add.s64 %rd64, %rd62, %rd259;
setp.ge.u64	%p103, %rd62, %rd64;
@%p103 bra BB62_125;

cvt.s16.s8 %rs197, %rs294;
ld.local.s8 %rs198, [%rd62];
mul.wide.s16 %r73, %rs198, %rs197;
cvt.u16.u32	%rs294, %r73;
add.s64 %rd265, %rd192, %rd194;
mul.lo.s32 %r74, %r1, 3;
cvt.s64.s32	%rd266, %r74;
add.s64 %rd267, %rd265, %rd266;
st.shared.u8 [%rd267], %rs294;

BB62_125:
add.s64 %rd270, %rd62, 1;
setp.ge.u64	%p104, %rd270, %rd64;
@%p104 bra BB62_127;

cvt.s16.s8 %rs199, %rs294;
ld.local.s8 %rs200, [%rd62+1];
mul.wide.s16 %r75, %rs200, %rs199;
cvt.u16.u32	%rs294, %r75;
add.s64 %rd276, %rd192, %rd194;
mul.lo.s32 %r76, %r1, 3;
cvt.s64.s32	%rd277, %r76;
add.s64 %rd278, %rd276, %rd277;
st.shared.u8 [%rd278+1], %rs294;

BB62_127:
add.s64 %rd281, %rd62, 2;
setp.ge.u64	%p105, %rd281, %rd64;
@%p105 bra BB62_129;

cvt.s16.s8 %rs201, %rs294;
ld.local.s8 %rs202, [%rd62+2];
mul.wide.s16 %r77, %rs202, %rs201;
add.s64 %rd287, %rd192, %rd194;
mul.lo.s32 %r78, %r1, 3;
cvt.s64.s32	%rd288, %r78;
add.s64 %rd289, %rd287, %rd288;
st.shared.u8 [%rd289+2], %r77;

BB62_129:
bar.sync 0;
@%p45 bra BB62_141;
bra.uni BB62_130;

BB62_141:
add.s64 %rd303, %rd41, %rd196;
ld.shared.u8 %rs209, [%rd37];
ld.shared.u8 %rs210, [%rd37+256];
ld.shared.u8 %rs211, [%rd37+512];
st.global.u8 [%rd303], %rs209;
st.global.u8 [%rd303+256], %rs210;
st.global.u8 [%rd303+512], %rs211;
bra.uni BB62_142;

BB62_130:
add.s64 %rd367, %rd192, %rd194;
cvt.s64.s32	%rd294, %r2;
add.s64 %rd65, %rd367, %rd294;
add.s64 %rd66, %rd34, %rd294;
setp.ge.u64	%p106, %rd367, %rd65;
@%p106 bra BB62_142;

mov.u64 %rd368, %rd34;
mov.u64 %rd375, %rd41;

BB62_132:
mov.u64 %rd71, %rd375;
sub.s64 %rd72, %rd66, %rd368;
setp.gt.s64	%p107, %rd72, 767;
add.s64 %rd73, %rd367, %rd196;
add.s64 %rd74, %rd71, %rd196;
@%p107 bra BB62_139;
bra.uni BB62_133;

BB62_139:
ld.shared.u8 %rs206, [%rd73];
ld.shared.u8 %rs207, [%rd73+256];
ld.shared.u8 %rs208, [%rd73+512];
st.global.u8 [%rd74], %rs206;
st.global.u8 [%rd74+256], %rs207;
st.global.u8 [%rd74+512], %rs208;
bra.uni BB62_140;

BB62_133:
setp.ge.s64	%p108, %rd196, %rd72;
@%p108 bra BB62_135;

ld.shared.u8 %rs203, [%rd73];
st.global.u8 [%rd74], %rs203;

BB62_135:
add.s32 %r79, %r1, 256;
cvt.s64.s32	%rd300, %r79;
setp.ge.s64	%p109, %rd300, %rd72;
@%p109 bra BB62_137;

ld.shared.u8 %rs204, [%rd73+256];
st.global.u8 [%rd74+256], %rs204;

BB62_137:
add.s32 %r80, %r1, 512;
cvt.s64.s32	%rd301, %r80;
setp.ge.s64	%p110, %rd301, %rd72;
@%p110 bra BB62_140;

ld.shared.u8 %rs205, [%rd73+512];
st.global.u8 [%rd74+512], %rs205;

BB62_140:
add.s64 %rd367, %rd367, 768;
add.s64 %rd368, %rd368, 768;
add.s64 %rd77, %rd71, 768;
setp.lt.u64	%p111, %rd367, %rd65;
mov.u64 %rd375, %rd77;
@%p111 bra BB62_132;

BB62_142:
bar.sync 0;
add.s64 %rd392, %rd40, 768;
add.s64 %rd376, %rd41, 768;
add.s64 %rd385, %rd39, 768;
sub.s64 %rd371, %rd30, %rd385;
setp.gt.s64	%p112, %rd371, 0;
@%p112 bra BB62_29;
bra.uni BB62_259;

BB62_143:
setp.lt.s64	%p113, %rd371, 1;
@%p113 bra BB62_259;

cvt.s64.s32	%rd83, %r1;
add.s64 %rd84, %rd34, %rd83;
mul.lo.s32 %r8, %r1, -3;
mul.lo.s32 %r81, %r1, 3;
cvt.s64.s32	%rd304, %r81;
add.s64 %rd85, %rd34, %rd304;
cvta.to.local.u64 %rd306, %rd191;
add.s64 %rd86, %rd306, 1;
add.s32 %r82, %r1, 256;
cvt.s64.s32	%rd87, %r82;
add.s32 %r83, %r1, 512;
cvt.s64.s32	%rd88, %r83;
add.s32 %r9, %r1, -2;
mov.u64 %rd370, %rd371;
mov.u64 %rd374, %rd376;
mov.u64 %rd383, %rd385;
mov.u64 %rd390, %rd392;
mov.u16 %rs330, %rs342;

BB62_145:
mov.u16 %rs61, %rs330;
mov.u64 %rd388, %rd390;
mov.u64 %rd91, %rd388;
mov.u64 %rd381, %rd383;
mov.u64 %rd90, %rd381;
mov.u64 %rd89, %rd370;
cvt.u32.u64	%r84, %rd89;
mov.u32 %r85, 768;
min.s32 %r10, %r84, %r85;
setp.eq.s32	%p114, %r10, 768;
@%p114 bra BB62_156;
bra.uni BB62_146;

BB62_156:
add.s64 %rd307, %rd91, %rd83;
ld.global.u8 %rs218, [%rd307];
st.u8 [%rd84], %rs218;
ld.global.u8 %rs219, [%rd307+256];
st.u8 [%rd84+256], %rs219;
ld.global.u8 %rs220, [%rd307+512];
st.u8 [%rd84+512], %rs220;
bra.uni BB62_157;

BB62_146:
cvt.s64.s32	%rd377, %r10;
add.s64 %rd94, %rd90, %rd377;
setp.lt.s32	%p115, %r10, 1;
mov.u64 %rd378, %rd34;
mov.u64 %rd382, %rd90;
mov.u64 %rd389, %rd91;
@%p115 bra BB62_157;

BB62_147:
mov.u64 %rd98, %rd389;
mov.u64 %rd97, %rd382;
mov.u64 %rd96, %rd378;
add.s64 %rd99, %rd98, %rd83;
add.s64 %rd100, %rd96, %rd83;
setp.gt.s64	%p116, %rd377, 767;
@%p116 bra BB62_154;
bra.uni BB62_148;

BB62_154:
ld.global.u8 %rs215, [%rd99];
st.u8 [%rd100], %rs215;
ld.global.u8 %rs216, [%rd99+256];
st.u8 [%rd100+256], %rs216;
ld.global.u8 %rs217, [%rd99+512];
st.u8 [%rd100+512], %rs217;
bra.uni BB62_155;

BB62_148:
setp.ge.s64	%p117, %rd83, %rd377;
@%p117 bra BB62_150;

ld.global.u8 %rs212, [%rd99];
st.u8 [%rd100], %rs212;

BB62_150:
setp.ge.s64	%p118, %rd87, %rd377;
@%p118 bra BB62_152;

ld.global.u8 %rs213, [%rd99+256];
st.u8 [%rd100+256], %rs213;

BB62_152:
setp.ge.s64	%p119, %rd88, %rd377;
@%p119 bra BB62_155;

ld.global.u8 %rs214, [%rd99+512];
st.u8 [%rd100+512], %rs214;

BB62_155:
add.s64 %rd101, %rd98, 768;
add.s64 %rd102, %rd96, 768;
add.s64 %rd103, %rd97, 768;
sub.s64 %rd377, %rd94, %rd103;
setp.gt.s64	%p120, %rd377, 0;
mov.u64 %rd378, %rd102;
mov.u64 %rd382, %rd103;
mov.u64 %rd389, %rd101;
@%p120 bra BB62_147;

BB62_157:
bar.sync 0;
add.s32 %r86, %r10, %r8;
mov.u32 %r87, 3;
min.s32 %r11, %r86, %r87;
mov.u32 %r88, 0;
max.s32 %r12, %r11, %r88;
setp.gt.u32	%p121, %r12, 2;
@%p121 bra BB62_164;
bra.uni BB62_158;

BB62_164:
ld.u8 %rs224, [%rd85];
st.local.u8 [%rd36], %rs224;
ld.u8 %rs225, [%rd85+1];
st.local.u8 [%rd36+1], %rs225;
ld.u8 %rs226, [%rd85+2];
st.local.u8 [%rd36+2], %rs226;
bra.uni BB62_165;

BB62_158:
setp.lt.s32	%p122, %r11, 1;
mov.u64 %rd395, %rd306;
@%p122 bra BB62_160;

ld.u8 %rs221, [%rd85];
st.local.u8 [%rd36], %rs221;
mov.u64 %rd395, %rd86;

BB62_160:
mov.u64 %rd393, %rd395;
mov.u64 %rd394, %rd393;
setp.lt.s32	%p123, %r12, 2;
@%p123 bra BB62_162;

ld.u8 %rs222, [%rd85+1];
st.local.u8 [%rd394], %rs222;
add.s64 %rd394, %rd394, 1;

BB62_162:
setp.lt.s32	%p124, %r12, 3;
@%p124 bra BB62_165;

ld.u8 %rs223, [%rd85+2];
st.local.u8 [%rd394], %rs223;

BB62_165:
setp.eq.s32	%p125, %r12, 0;
@%p125 bra BB62_170;

ld.local.u8 %rs344, [%rd36];
add.s32 %r13, %r12, -1;
setp.lt.s32	%p126, %r13, 1;
@%p126 bra BB62_168;

cvt.s16.s8 %rs228, %rs344;
ld.local.s8 %rs229, [%rd36+1];
mul.wide.s16 %r89, %rs229, %rs228;
cvt.u16.u32	%rs344, %r89;

BB62_168:
setp.lt.s32	%p127, %r13, 2;
@%p127 bra BB62_170;

cvt.s16.s8 %rs230, %rs344;
ld.local.s8 %rs231, [%rd36+2];
mul.wide.s16 %r90, %rs231, %rs230;
cvt.u16.u32	%rs344, %r90;

BB62_170:
bar.sync 0;
@%p125 bra BB62_172;

st.u8 [%rd84], %rs344;

BB62_172:
bar.sync 0;
setp.gt.s32	%p129, %r10, 767;
mov.u32 %r125, 256;
@%p129 bra BB62_174;

add.s32 %r92, %r10, 2;
mul.hi.s32 %r93, %r92, 1431655766;
shr.u32 %r94, %r93, 31;
add.s32 %r125, %r93, %r94;

BB62_174:
setp.eq.s32	%p130, %r125, 256;
@%p130 bra BB62_216;
bra.uni BB62_175;

BB62_216:
@%p24 bra BB62_218;

cvt.s16.s8 %rs250, %rs61;
ld.s8 %rs251, [%rd34];
mul.wide.s16 %r111, %rs251, %rs250;
st.u8 [%rd34], %r111;

BB62_218:
setp.lt.s32	%p22, %r1, 1;
ld.u8 %rs296, [%rd84];
bar.sync 0;
@%p22 bra BB62_220;

cvt.s16.s8 %rs252, %rs296;
ld.s8 %rs253, [%rd84+-1];
mul.wide.s16 %r112, %rs253, %rs252;
cvt.u16.u32	%rs296, %r112;

BB62_220:
bar.sync 0;
st.u8 [%rd84], %rs296;
bar.sync 0;
setp.lt.s32	%p163, %r1, 2;
@%p163 bra BB62_222;

cvt.s16.s8 %rs254, %rs296;
ld.s8 %rs255, [%rd84+-2];
mul.wide.s16 %r113, %rs255, %rs254;
cvt.u16.u32	%rs296, %r113;

BB62_222:
bar.sync 0;
st.u8 [%rd84], %rs296;
bar.sync 0;
setp.lt.s32	%p164, %r1, 4;
@%p164 bra BB62_224;

cvt.s16.s8 %rs256, %rs296;
ld.s8 %rs257, [%rd84+-4];
mul.wide.s16 %r114, %rs257, %rs256;
cvt.u16.u32	%rs296, %r114;

BB62_224:
bar.sync 0;
st.u8 [%rd84], %rs296;
bar.sync 0;
setp.lt.s32	%p165, %r1, 8;
@%p165 bra BB62_226;

cvt.s16.s8 %rs258, %rs296;
ld.s8 %rs259, [%rd84+-8];
mul.wide.s16 %r115, %rs259, %rs258;
cvt.u16.u32	%rs296, %r115;

BB62_226:
bar.sync 0;
st.u8 [%rd84], %rs296;
bar.sync 0;
setp.lt.s32	%p166, %r1, 16;
@%p166 bra BB62_228;

cvt.s16.s8 %rs260, %rs296;
ld.s8 %rs261, [%rd84+-16];
mul.wide.s16 %r116, %rs261, %rs260;
cvt.u16.u32	%rs296, %r116;

BB62_228:
bar.sync 0;
st.u8 [%rd84], %rs296;
bar.sync 0;
setp.lt.s32	%p167, %r1, 32;
@%p167 bra BB62_230;

cvt.s16.s8 %rs262, %rs296;
ld.s8 %rs263, [%rd84+-32];
mul.wide.s16 %r117, %rs263, %rs262;
cvt.u16.u32	%rs296, %r117;

BB62_230:
bar.sync 0;
st.u8 [%rd84], %rs296;
bar.sync 0;
setp.lt.s32	%p168, %r1, 64;
@%p168 bra BB62_232;

cvt.s16.s8 %rs264, %rs296;
ld.s8 %rs265, [%rd84+-64];
mul.wide.s16 %r118, %rs265, %rs264;
cvt.u16.u32	%rs296, %r118;

BB62_232:
bar.sync 0;
st.u8 [%rd84], %rs296;
bar.sync 0;
setp.lt.s32	%p169, %r1, 128;
@%p169 bra BB62_234;

cvt.s16.s8 %rs266, %rs296;
ld.s8 %rs267, [%rd84+-128];
mul.wide.s16 %r119, %rs267, %rs266;
cvt.u16.u32	%rs296, %r119;

BB62_234:
bar.sync 0;
st.u8 [%rd84], %rs296;
bar.sync 0;
ld.u8 %rs331, [%rd34+255];
mov.u16 %rs320, %rs61;
@%p1 bra BB62_236;

ld.u8 %rs320, [%rd84+-1];

BB62_236:
bar.sync 0;
st.u8 [%rd84], %rs320;
bar.sync 0;
bra.uni BB62_237;

BB62_175:
@%p24 bra BB62_177;

cvt.s16.s8 %rs232, %rs61;
ld.s8 %rs233, [%rd34];
mul.wide.s16 %r95, %rs233, %rs232;
st.u8 [%rd34], %r95;

BB62_177:
setp.ge.s32	%p132, %r1, %r125;
mov.u16 %rs329, %rs61;
@%p132 bra BB62_179;

ld.u8 %rs67, [%rd84];
mov.u16 %rs329, %rs67;

BB62_179:
mov.u16 %rs312, %rs329;
mov.u16 %rs328, %rs312;
bar.sync 0;
setp.le.s32	%p133, %r1, %r125;
setp.gt.s32	%p134, %r1, 0;
and.pred %p135, %p133, %p134;
@!%p135 bra BB62_181;
bra.uni BB62_180;

BB62_180:
cvt.s16.s8 %rs234, %rs328;
ld.s8 %rs235, [%rd84+-1];
mul.wide.s16 %r96, %rs235, %rs234;
cvt.u16.u32	%rs328, %r96;

BB62_181:
mov.u16 %rs327, %rs328;
bar.sync 0;
@%p132 bra BB62_183;

st.u8 [%rd84], %rs327;

BB62_183:
setp.gt.s32	%p14, %r1, 1;
bar.sync 0;
setp.lt.s32	%p137, %r9, %r125;
and.pred %p138, %p137, %p14;
@!%p138 bra BB62_185;
bra.uni BB62_184;

BB62_184:
cvt.s16.s8 %rs236, %rs327;
ld.s8 %rs237, [%rd84+-2];
mul.wide.s16 %r97, %rs237, %rs236;
cvt.u16.u32	%rs327, %r97;

BB62_185:
mov.u16 %rs326, %rs327;
bar.sync 0;
@%p132 bra BB62_187;

st.u8 [%rd84], %rs326;

BB62_187:
setp.gt.s32	%p15, %r1, 3;
bar.sync 0;
add.s32 %r98, %r9, -2;
setp.lt.s32	%p140, %r98, %r125;
and.pred %p141, %p140, %p15;
@!%p141 bra BB62_189;
bra.uni BB62_188;

BB62_188:
cvt.s16.s8 %rs238, %rs326;
ld.s8 %rs239, [%rd84+-4];
mul.wide.s16 %r99, %rs239, %rs238;
cvt.u16.u32	%rs326, %r99;

BB62_189:
mov.u16 %rs325, %rs326;
bar.sync 0;
@%p132 bra BB62_191;

st.u8 [%rd84], %rs325;

BB62_191:
setp.gt.s32	%p16, %r1, 7;
bar.sync 0;
add.s32 %r100, %r9, -6;
setp.lt.s32	%p143, %r100, %r125;
and.pred %p144, %p143, %p16;
@!%p144 bra BB62_193;
bra.uni BB62_192;

BB62_192:
cvt.s16.s8 %rs240, %rs325;
ld.s8 %rs241, [%rd84+-8];
mul.wide.s16 %r101, %rs241, %rs240;
cvt.u16.u32	%rs325, %r101;

BB62_193:
mov.u16 %rs324, %rs325;
bar.sync 0;
@%p132 bra BB62_195;

st.u8 [%rd84], %rs324;

BB62_195:
setp.gt.s32	%p17, %r1, 15;
bar.sync 0;
add.s32 %r102, %r9, -14;
setp.lt.s32	%p146, %r102, %r125;
and.pred %p147, %p146, %p17;
@!%p147 bra BB62_197;
bra.uni BB62_196;

BB62_196:
cvt.s16.s8 %rs242, %rs324;
ld.s8 %rs243, [%rd84+-16];
mul.wide.s16 %r103, %rs243, %rs242;
cvt.u16.u32	%rs324, %r103;

BB62_197:
mov.u16 %rs323, %rs324;
bar.sync 0;
@%p132 bra BB62_199;

st.u8 [%rd84], %rs323;

BB62_199:
setp.gt.s32	%p18, %r1, 31;
bar.sync 0;
add.s32 %r104, %r9, -30;
setp.lt.s32	%p149, %r104, %r125;
and.pred %p150, %p149, %p18;
@!%p150 bra BB62_201;
bra.uni BB62_200;

BB62_200:
cvt.s16.s8 %rs244, %rs323;
ld.s8 %rs245, [%rd84+-32];
mul.wide.s16 %r105, %rs245, %rs244;
cvt.u16.u32	%rs323, %r105;

BB62_201:
mov.u16 %rs322, %rs323;
bar.sync 0;
@%p132 bra BB62_203;

st.u8 [%rd84], %rs322;

BB62_203:
setp.gt.s32	%p19, %r1, 63;
bar.sync 0;
add.s32 %r106, %r9, -62;
setp.lt.s32	%p152, %r106, %r125;
and.pred %p153, %p152, %p19;
@!%p153 bra BB62_205;
bra.uni BB62_204;

BB62_204:
cvt.s16.s8 %rs246, %rs322;
ld.s8 %rs247, [%rd84+-64];
mul.wide.s16 %r107, %rs247, %rs246;
cvt.u16.u32	%rs322, %r107;

BB62_205:
mov.u16 %rs321, %rs322;
bar.sync 0;
@%p132 bra BB62_207;

st.u8 [%rd84], %rs321;

BB62_207:
setp.gt.s32	%p20, %r1, 127;
bar.sync 0;
add.s32 %r108, %r9, -126;
setp.lt.s32	%p155, %r108, %r125;
and.pred %p156, %p155, %p20;
@!%p156 bra BB62_209;
bra.uni BB62_208;

BB62_208:
cvt.s16.s8 %rs248, %rs321;
ld.s8 %rs249, [%rd84+-128];
mul.wide.s16 %r109, %rs249, %rs248;
cvt.u16.u32	%rs321, %r109;

BB62_209:
bar.sync 0;
@%p132 bra BB62_211;

st.u8 [%rd84], %rs321;

BB62_211:
setp.lt.s32	%p21, %r1, %r125;
bar.sync 0;
add.s32 %r110, %r125, -1;
cvt.s64.s32	%rd309, %r110;
add.s64 %rd310, %rd34, %rd309;
ld.u8 %rs331, [%rd310];
not.pred %p158, %p21;
or.pred %p160, %p1, %p158;
selp.b16	%rs295, %rs61, %rs321, %p21;
@%p160 bra BB62_213;

ld.u8 %rs295, [%rd84+-1];

BB62_213:
bar.sync 0;
@%p132 bra BB62_215;

st.u8 [%rd84], %rs295;

BB62_215:
bar.sync 0;

BB62_237:
mov.u16 %rs330, %rs331;
@%p125 bra BB62_239;

ld.u8 %rs344, [%rd84];

BB62_239:
cvta.to.local.u64 %rd110, %rd191;
bar.sync 0;
cvt.s64.s32	%rd312, %r12;
add.s64 %rd112, %rd110, %rd312;
setp.ge.u64	%p172, %rd110, %rd112;
@%p172 bra BB62_241;

cvt.s16.s8 %rs268, %rs344;
ld.local.s8 %rs269, [%rd36];
mul.wide.s16 %r120, %rs269, %rs268;
cvt.u16.u32	%rs344, %r120;
st.u8 [%rd85], %rs344;

BB62_241:
setp.ge.u64	%p173, %rd86, %rd112;
@%p173 bra BB62_243;

cvt.s16.s8 %rs270, %rs344;
ld.local.s8 %rs271, [%rd36+1];
mul.wide.s16 %r121, %rs271, %rs270;
cvt.u16.u32	%rs344, %r121;
st.u8 [%rd85+1], %rs344;

BB62_243:
add.s64 %rd313, %rd86, 1;
setp.ge.u64	%p174, %rd313, %rd112;
@%p174 bra BB62_245;

cvt.s16.s8 %rs272, %rs344;
ld.local.s8 %rs273, [%rd36+2];
mul.wide.s16 %r122, %rs273, %rs272;
st.u8 [%rd85+2], %r122;

BB62_245:
bar.sync 0;
@%p114 bra BB62_257;
bra.uni BB62_246;

BB62_257:
add.s64 %rd318, %rd374, %rd83;
ld.u8 %rs280, [%rd84];
st.global.u8 [%rd318], %rs280;
ld.u8 %rs281, [%rd84+256];
st.global.u8 [%rd318+256], %rs281;
ld.u8 %rs282, [%rd84+512];
st.global.u8 [%rd318+512], %rs282;
bra.uni BB62_258;

BB62_246:
setp.lt.s32	%p175, %r10, 1;
@%p175 bra BB62_258;

cvt.s64.s32	%rd315, %r10;
add.s64 %rd113, %rd34, %rd315;
mov.u64 %rd396, 0;
mov.u64 %rd397, %rd83;

BB62_248:
mov.u64 %rd115, %rd397;
add.s64 %rd316, %rd34, %rd396;
sub.s64 %rd116, %rd113, %rd316;
setp.gt.s64	%p176, %rd116, 767;
add.s64 %rd117, %rd34, %rd115;
add.s64 %rd118, %rd374, %rd115;
@%p176 bra BB62_255;
bra.uni BB62_249;

BB62_255:
ld.u8 %rs277, [%rd117];
st.global.u8 [%rd118], %rs277;
ld.u8 %rs278, [%rd117+256];
st.global.u8 [%rd118+256], %rs278;
ld.u8 %rs279, [%rd117+512];
st.global.u8 [%rd118+512], %rs279;
bra.uni BB62_256;

BB62_249:
setp.ge.s64	%p177, %rd83, %rd116;
@%p177 bra BB62_251;

ld.u8 %rs274, [%rd117];
st.global.u8 [%rd118], %rs274;

BB62_251:
setp.ge.s64	%p178, %rd87, %rd116;
@%p178 bra BB62_253;

ld.u8 %rs275, [%rd117+256];
st.global.u8 [%rd118+256], %rs275;

BB62_253:
setp.ge.s64	%p179, %rd88, %rd116;
@%p179 bra BB62_256;

ld.u8 %rs276, [%rd117+512];
st.global.u8 [%rd118+512], %rs276;

BB62_256:
add.s64 %rd119, %rd115, 768;
add.s64 %rd396, %rd396, 768;
add.s64 %rd317, %rd34, %rd396;
setp.lt.u64	%p180, %rd317, %rd113;
mov.u64 %rd397, %rd119;
@%p180 bra BB62_248;

BB62_258:
bar.sync 0;
add.s64 %rd390, %rd91, 768;
add.s64 %rd374, %rd374, 768;
add.s64 %rd383, %rd90, 768;
sub.s64 %rd370, %rd30, %rd383;
setp.gt.s64	%p181, %rd370, 0;
@%p181 bra BB62_145;

BB62_259:
@%p24 bra BB62_275;


	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r123, 1, 0, p; 
} 


	setp.eq.s32	%p183, %r123, 0;
@%p183 bra BB62_274;

mov.u64 %rd320, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd321, %rd320;
sub.s64 %rd126, %rd34, %rd321;
setp.eq.s64	%p184, %rd34, 0;
@%p184 bra BB62_275;

add.s64 %rd322, %rd126, -16;
add.s64 %rd324, %rd320, %rd322;
add.s64 %rd128, %rd321, %rd322;
ld.shared.u8 %rs283, [%rd324];
or.b16 %rs284, %rs283, 1;
st.shared.u8 [%rd324], %rs284;
ld.shared.u64 %rd129, [%rd324+8];
setp.eq.s64	%p185, %rd129, 0;
mov.u64 %rd401, %rd128;
@%p185 bra BB62_268;

mov.u64 %rd130, %rd128;
ld.u8 %rs285, [%rd129];
and.b16 %rs286, %rs285, 1;
setp.eq.b16	%p186, %rs286, 1;
mov.u64 %rd401, %rd130;
@!%p186 bra BB62_268;
bra.uni BB62_264;

BB62_264:
ld.u64 %rd132, [%rd129];
shr.u64 %rd133, %rd132, 1;
add.s64 %rd134, %rd129, 16;
add.s64 %rd135, %rd134, %rd133;
ld.shared.u64 %rd326, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p187, %rd135, %rd326;
mov.u64 %rd401, %rd129;
@%p187 bra BB62_268;

ld.u8 %rs287, [%rd135];
and.b16 %rs288, %rs287, 1;
setp.eq.b16	%p188, %rs288, 1;
mov.u64 %rd398, %rd129;
mov.u64 %rd401, %rd398;
@!%p188 bra BB62_268;
bra.uni BB62_266;

BB62_266:
ld.u64 %rd327, [%rd135];
shr.u64 %rd328, %rd327, 1;
add.s64 %rd329, %rd328, %rd133;
add.s64 %rd330, %rd329, 16;
shl.b64 %rd331, %rd330, 1;
and.b64 %rd332, %rd132, 1;
or.b64 %rd333, %rd331, %rd332;
st.u64 [%rd129], %rd333;
and.b64 %rd136, %rd330, 9223372036854775807;
add.s64 %rd334, %rd134, %rd136;
ld.shared.u64 %rd335, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p189, %rd334, %rd335;
mov.u64 %rd399, %rd129;
mov.u64 %rd401, %rd399;
@%p189 bra BB62_268;

add.s64 %rd336, %rd136, %rd134;
st.u64 [%rd336+8], %rd129;
mov.u64 %rd401, %rd129;

BB62_268:
ld.u64 %rd139, [%rd401];
shr.u64 %rd140, %rd139, 1;
add.s64 %rd141, %rd401, 16;
add.s64 %rd142, %rd141, %rd140;
ld.shared.u64 %rd337, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p190, %rd142, %rd337;
@%p190 bra BB62_272;

ld.u8 %rs289, [%rd142];
and.b16 %rs290, %rs289, 1;
setp.eq.b16	%p191, %rs290, 1;
@!%p191 bra BB62_275;
bra.uni BB62_270;

BB62_270:
ld.u64 %rd338, [%rd142];
shr.u64 %rd339, %rd338, 1;
add.s64 %rd340, %rd339, %rd140;
add.s64 %rd341, %rd340, 16;
shl.b64 %rd342, %rd341, 1;
and.b64 %rd343, %rd139, 1;
or.b64 %rd344, %rd342, %rd343;
st.u64 [%rd401], %rd344;
and.b64 %rd143, %rd341, 9223372036854775807;
add.s64 %rd345, %rd141, %rd143;
ld.shared.u64 %rd346, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p192, %rd345, %rd346;
@%p192 bra BB62_275;

add.s64 %rd347, %rd143, %rd141;
st.u64 [%rd347+8], %rd401;
bra.uni BB62_275;

BB62_274:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
call.uni 
free, 
(
param0
);


	}

BB62_275:
bar.sync 0;

BB62_276:
ret;

BB62_272:
setp.lt.u64	%p193, %rd142, %rd401;
@%p193 bra BB62_275;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd401;
bra.uni BB62_275;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
.local .align 1 .b8 __local_depot63[9];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<486>;
.reg .b16 %rs<1015>;
.reg .b32 %r<299>;
.reg .b64 %rd<789>;


mov.u64 %rd788, __local_depot63;
cvta.local.u64 %SP, %rd788;
ld.param.v2.u32 {%r41, %r42}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r43, %r44}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd376, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd375, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd374, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd372, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd371, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd378, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+72];
add.u64 %rd379, %SP, 0;
cvta.to.local.u64 %rd1, %rd379;
cvta.to.global.u64 %rd2, %rd378;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p42, %r1, 0;
mov.u64 %rd380, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd381, %rd380;
setp.eq.s64	%p43, %rd381, 0;
or.pred %p44, %p42, %p43;
@%p44 bra BB63_2;

cvt.s64.s32	%rd382, %r43;
mov.u32 %r47, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r47;
mov.u64 %rd383, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd384, %rd383;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd384;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd382;

BB63_2:
bar.sync 0;
mov.u32 %r48, %ctaid.x;
add.s32 %r49, %r48, %r42;
cvt.s64.s32	%rd385, %r49;
mul.lo.s64 %rd386, %rd385, %rd374;
min.s64 %rd8, %rd376, %rd385;
add.s64 %rd387, %rd8, %rd386;
setp.lt.s64	%p45, %rd385, %rd376;
selp.u64	%rd388, 1, 0, %p45;
add.s64 %rd389, %rd388, %rd374;
add.s64 %rd390, %rd389, %rd387;
mul.lo.s64 %rd9, %rd387, %rd375;
mul.lo.s64 %rd391, %rd390, %rd375;
min.s64 %rd392, %rd391, %rd372;
add.s64 %rd10, %rd371, %rd392;
cvta.to.global.u64 %rd393, %rd371;
add.s64 %rd684, %rd393, %rd9;
add.s64 %rd677, %rd371, %rd9;
add.s64 %rd669, %rd2, %rd9;
setp.eq.s32	%p46, %r49, 0;
@%p46 bra BB63_384;

ld.param.u64 %rd625, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
cvta.to.global.u64 %rd394, %rd625;
add.s32 %r52, %r49, -1;
cvt.s64.s32	%rd395, %r52;
add.s64 %rd396, %rd394, %rd395;
ld.global.u8 %rs962, [%rd396];
bar.sync 0;
@%p42 bra BB63_24;

ld.shared.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd628, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd635, %rd628;
setp.eq.s64	%p48, %rd15, %rd635;
mov.u64 %rd633, %rd15;
@%p48 bra BB63_8;

mov.u64 %rd634, %rd633;

BB63_6:
mov.u64 %rd630, %rd635;
mov.u64 %rd633, %rd634;
mov.u64 %rd634, %rd630;
ld.shared.u8 %rs329, [%rd628];
and.b16 %rs330, %rs329, 1;
setp.eq.b16	%p49, %rs330, 1;
not.pred %p50, %p49;
ld.shared.u64 %rd20, [%rd628];
setp.lt.u64	%p51, %rd20, 2304;
or.pred %p52, %p50, %p51;
@!%p52 bra BB63_8;
bra.uni BB63_7;

BB63_7:
shr.u64 %rd399, %rd20, 1;
add.s64 %rd400, %rd628, %rd399;
add.s64 %rd628, %rd400, 16;
add.s64 %rd401, %rd634, %rd399;
add.s64 %rd635, %rd401, 16;
setp.ne.s64	%p53, %rd635, %rd15;
mov.u64 %rd633, %rd634;
@%p53 bra BB63_6;

BB63_8:
setp.eq.s64	%p55, %rd633, %rd15;
mov.pred %p484, 0;
@%p55 bra BB63_10;

ld.u64 %rd403, [%rd633];
shr.u64 %rd404, %rd403, 1;
add.s64 %rd405, %rd633, %rd404;
add.s64 %rd639, %rd405, 16;
setp.ne.s64	%p484, %rd639, %rd15;

BB63_10:
@%p484 bra BB63_16;
bra.uni BB63_11;

BB63_16:
ld.u64 %rd31, [%rd639];
and.b64 %rd420, %rd31, -32;
setp.eq.s64	%p59, %rd420, 2304;
cvt.u16.u64	%rs915, %rd31;
@%p59 bra BB63_19;

add.s64 %rd32, %rd639, 16;
ld.u64 %rd421, [%rd639+1168];
and.b64 %rd422, %rd421, 1;
add.s64 %rd423, %rd31, -2336;
and.b64 %rd424, %rd423, -2;
or.b64 %rd425, %rd422, %rd424;
st.u64 [%rd639+1168], %rd425;
st.u64 [%rd639+1176], %rd639;
cvt.u16.u64	%rs332, %rd423;
or.b16 %rs333, %rs332, 1;
and.b64 %rd426, %rd31, 1;
or.b64 %rd427, %rd426, 2304;
st.u64 [%rd639], %rd427;
st.u8 [%rd639+1168], %rs333;
ld.u64 %rd428, [%rd639+1168];
shr.u64 %rd33, %rd428, 1;
add.s64 %rd429, %rd33, %rd32;
add.s64 %rd430, %rd429, 1168;
ld.shared.u64 %rd431, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p60, %rd430, %rd431;
cvt.u16.u64	%rs334, %rd31;
and.b16 %rs915, %rs334, 1;
@%p60 bra BB63_19;

add.s64 %rd432, %rd32, 1152;
st.u64 [%rd429+1176], %rd432;
ld.u8 %rs915, [%rd639];

BB63_19:
and.b16 %rs335, %rs915, 254;
st.u8 [%rd639], %rs335;
bra.uni BB63_20;

BB63_384:
sub.s64 %rd509, %rd677, %rd10;
setp.gt.s64	%p265, %rd509, -1;
@%p265 bra BB63_768;

ld.global.u8 %rs1012, [%rd684];
bar.sync 0;
@%p42 bra BB63_387;

st.global.u8 [%rd669], %rs1012;

BB63_387:
setp.eq.s32	%p21, %r1, 0;
bar.sync 0;
@!%p21 bra BB63_408;
bra.uni BB63_388;

BB63_388:
ld.shared.u64 %rd191, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd708, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd715, %rd708;
setp.eq.s64	%p267, %rd191, %rd715;
mov.u64 %rd713, %rd191;
@%p267 bra BB63_392;

mov.u64 %rd714, %rd713;

BB63_390:
mov.u64 %rd710, %rd715;
mov.u64 %rd713, %rd714;
mov.u64 %rd714, %rd710;
ld.shared.u8 %rs622, [%rd708];
and.b16 %rs623, %rs622, 1;
setp.eq.b16	%p268, %rs623, 1;
not.pred %p269, %p268;
ld.shared.u64 %rd196, [%rd708];
setp.lt.u64	%p270, %rd196, 2304;
or.pred %p271, %p269, %p270;
@!%p271 bra BB63_392;
bra.uni BB63_391;

BB63_391:
shr.u64 %rd512, %rd196, 1;
add.s64 %rd513, %rd708, %rd512;
add.s64 %rd708, %rd513, 16;
add.s64 %rd514, %rd714, %rd512;
add.s64 %rd715, %rd514, 16;
setp.ne.s64	%p272, %rd715, %rd191;
mov.u64 %rd713, %rd714;
@%p272 bra BB63_390;

BB63_392:
setp.eq.s64	%p274, %rd713, %rd191;
mov.pred %p485, 0;
@%p274 bra BB63_394;

ld.u64 %rd516, [%rd713];
shr.u64 %rd517, %rd516, 1;
add.s64 %rd518, %rd713, %rd517;
add.s64 %rd719, %rd518, 16;
setp.ne.s64	%p485, %rd719, %rd191;

BB63_394:
@%p485 bra BB63_400;
bra.uni BB63_395;

BB63_400:
ld.u64 %rd207, [%rd719];
and.b64 %rd533, %rd207, -32;
setp.eq.s64	%p278, %rd533, 2304;
cvt.u16.u64	%rs965, %rd207;
@%p278 bra BB63_403;

add.s64 %rd208, %rd719, 16;
ld.u64 %rd534, [%rd719+1168];
and.b64 %rd535, %rd534, 1;
add.s64 %rd536, %rd207, -2336;
and.b64 %rd537, %rd536, -2;
or.b64 %rd538, %rd535, %rd537;
st.u64 [%rd719+1168], %rd538;
st.u64 [%rd719+1176], %rd719;
cvt.u16.u64	%rs625, %rd536;
or.b16 %rs626, %rs625, 1;
and.b64 %rd539, %rd207, 1;
or.b64 %rd540, %rd539, 2304;
st.u64 [%rd719], %rd540;
st.u8 [%rd719+1168], %rs626;
ld.u64 %rd541, [%rd719+1168];
shr.u64 %rd209, %rd541, 1;
add.s64 %rd542, %rd209, %rd208;
add.s64 %rd543, %rd542, 1168;
ld.shared.u64 %rd544, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p279, %rd543, %rd544;
cvt.u16.u64	%rs627, %rd207;
and.b16 %rs965, %rs627, 1;
@%p279 bra BB63_403;

add.s64 %rd545, %rd208, 1152;
st.u64 [%rd542+1176], %rd545;
ld.u8 %rs965, [%rd719];

BB63_403:
and.b16 %rs628, %rs965, 254;
st.u8 [%rd719], %rs628;
bra.uni BB63_404;

BB63_11:
mov.u64 %rd407, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd408, %rd407;
sub.s64 %rd409, %rd15, %rd408;
add.s64 %rd410, %rd409, 1168;
ld.shared.u64 %rd411, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p56, %rd410, %rd411;
mov.u64 %rd637, -1;
mov.u64 %rd638, %rd15;
@%p56 bra BB63_13;

add.s64 %rd26, %rd15, 1168;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd26;
mov.u64 %rd637, %rd26;
mov.u64 %rd638, %rd26;

BB63_13:
mov.u64 %rd27, %rd638;
setp.eq.s64	%p57, %rd637, -1;
@%p57 bra BB63_15;

mov.u64 %rd412, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd413, %rd412;
sub.s64 %rd414, %rd15, %rd413;
add.s64 %rd415, %rd412, %rd414;
ld.shared.u64 %rd416, [%rd415];
and.b64 %rd417, %rd416, 1;
or.b64 %rd418, %rd417, 2304;
st.shared.u64 [%rd415], %rd418;
st.shared.u64 [%rd415+8], %rd633;
mov.u16 %rs331, 0;
st.shared.u8 [%rd415], %rs331;

BB63_15:
mov.u64 %rd639, %rd15;
setp.eq.s64	%p58, %rd15, %rd27;
mov.u64 %rd640, 0;
@%p58 bra BB63_21;

BB63_20:
add.s64 %rd640, %rd639, 16;

BB63_21:
mov.u64 %rd641, %rd640;
setp.ne.s64	%p61, %rd640, 0;
@%p61 bra BB63_23;

mov.u64 %rd434, 1152;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd434;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd641, [retval0+0];


	}

BB63_23:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd641;

BB63_24:
bar.sync 0;
ld.shared.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r53, 1, 0, p; 
} 


	setp.eq.s32	%p62, %r53, 0;
sub.s64 %rd41, %rd677, %rd10;
@%p62 bra BB63_196;

setp.gt.s64	%p63, %rd41, -1;
@%p63 bra BB63_367;

mov.u64 %rd436, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd437, %rd436;
sub.s64 %rd438, %rd40, %rd437;
add.s64 %rd42, %rd436, %rd438;
mov.u64 %rd43, %rd40;
mov.u64 %rd642, %rd677;
cvt.s64.s32	%rd45, %r1;
add.s64 %rd46, %rd42, %rd45;
mul.lo.s32 %r3, %r1, -9;
mul.lo.s32 %r54, %r1, 9;
cvt.s64.s32	%rd439, %r54;
add.s64 %rd47, %rd42, %rd439;
add.s64 %rd48, %rd1, 1;
add.s32 %r55, %r1, 128;
cvt.s64.s32	%rd49, %r55;
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd50, %r56;
add.s32 %r57, %r1, 384;
cvt.s64.s32	%rd51, %r57;
add.s32 %r58, %r1, 512;
cvt.s64.s32	%rd52, %r58;
add.s32 %r59, %r1, 640;
cvt.s64.s32	%rd53, %r59;
add.s32 %r60, %r1, 768;
cvt.s64.s32	%rd54, %r60;
add.s32 %r61, %r1, 896;
cvt.s64.s32	%rd55, %r61;
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd56, %r62;
add.s32 %r4, %r1, -2;

BB63_27:
mov.u16 %rs6, %rs962;
mov.u64 %rd679, %rd684;
mov.u64 %rd59, %rd679;
mov.u64 %rd672, %rd677;
mov.u64 %rd58, %rd672;
mov.u64 %rd666, %rd669;
mov.u64 %rd60, %rd666;
mov.u64 %rd57, %rd642;
sub.s64 %rd440, %rd10, %rd57;
cvt.u32.u64	%r63, %rd440;
mov.u32 %r64, 1152;
min.s32 %r5, %r63, %r64;
setp.eq.s32	%p64, %r5, 1152;
@%p64 bra BB63_51;
bra.uni BB63_28;

BB63_51:
add.s64 %rd443, %rd59, %rd45;
ld.global.u8 %rs354, [%rd443];
ld.global.u8 %rs355, [%rd443+128];
ld.global.u8 %rs356, [%rd443+256];
ld.global.u8 %rs357, [%rd443+384];
ld.global.u8 %rs358, [%rd443+512];
ld.global.u8 %rs359, [%rd443+640];
ld.global.u8 %rs360, [%rd443+768];
ld.global.u8 %rs361, [%rd443+896];
ld.global.u8 %rs362, [%rd443+1024];
st.shared.u8 [%rd46], %rs354;
st.shared.u8 [%rd46+128], %rs355;
st.shared.u8 [%rd46+256], %rs356;
st.shared.u8 [%rd46+384], %rs357;
st.shared.u8 [%rd46+512], %rs358;
st.shared.u8 [%rd46+640], %rs359;
st.shared.u8 [%rd46+768], %rs360;
st.shared.u8 [%rd46+896], %rs361;
st.shared.u8 [%rd46+1024], %rs362;
bra.uni BB63_52;

BB63_28:
setp.lt.s32	%p65, %r5, 1;
@%p65 bra BB63_52;

cvt.s64.s32	%rd441, %r5;
add.s64 %rd61, %rd58, %rd441;
mov.u64 %rd643, %rd58;
mov.u64 %rd661, %rd42;
mov.u64 %rd676, %rd58;
mov.u64 %rd683, %rd59;

BB63_30:
mov.u64 %rd66, %rd683;
mov.u64 %rd65, %rd676;
mov.u64 %rd64, %rd661;
mov.u64 %rd63, %rd643;
sub.s64 %rd67, %rd61, %rd63;
setp.gt.s64	%p66, %rd67, 1151;
add.s64 %rd68, %rd66, %rd45;
add.s64 %rd69, %rd64, %rd45;
@%p66 bra BB63_49;
bra.uni BB63_31;

BB63_49:
ld.global.u8 %rs345, [%rd68];
ld.global.u8 %rs346, [%rd68+128];
ld.global.u8 %rs347, [%rd68+256];
ld.global.u8 %rs348, [%rd68+384];
ld.global.u8 %rs349, [%rd68+512];
ld.global.u8 %rs350, [%rd68+640];
ld.global.u8 %rs351, [%rd68+768];
ld.global.u8 %rs352, [%rd68+896];
ld.global.u8 %rs353, [%rd68+1024];
st.shared.u8 [%rd69], %rs345;
st.shared.u8 [%rd69+128], %rs346;
st.shared.u8 [%rd69+256], %rs347;
st.shared.u8 [%rd69+384], %rs348;
st.shared.u8 [%rd69+512], %rs349;
st.shared.u8 [%rd69+640], %rs350;
st.shared.u8 [%rd69+768], %rs351;
st.shared.u8 [%rd69+896], %rs352;
st.shared.u8 [%rd69+1024], %rs353;
bra.uni BB63_50;

BB63_31:
setp.ge.s64	%p67, %rd45, %rd67;
@%p67 bra BB63_33;

ld.global.u8 %rs336, [%rd68];
st.shared.u8 [%rd69], %rs336;

BB63_33:
setp.ge.s64	%p68, %rd49, %rd67;
@%p68 bra BB63_35;

ld.global.u8 %rs337, [%rd68+128];
st.shared.u8 [%rd69+128], %rs337;

BB63_35:
setp.ge.s64	%p69, %rd50, %rd67;
@%p69 bra BB63_37;

ld.global.u8 %rs338, [%rd68+256];
st.shared.u8 [%rd69+256], %rs338;

BB63_37:
setp.ge.s64	%p70, %rd51, %rd67;
@%p70 bra BB63_39;

ld.global.u8 %rs339, [%rd68+384];
st.shared.u8 [%rd69+384], %rs339;

BB63_39:
setp.ge.s64	%p71, %rd52, %rd67;
@%p71 bra BB63_41;

ld.global.u8 %rs340, [%rd68+512];
st.shared.u8 [%rd69+512], %rs340;

BB63_41:
setp.ge.s64	%p72, %rd53, %rd67;
@%p72 bra BB63_43;

ld.global.u8 %rs341, [%rd68+640];
st.shared.u8 [%rd69+640], %rs341;

BB63_43:
setp.ge.s64	%p73, %rd54, %rd67;
@%p73 bra BB63_45;

ld.global.u8 %rs342, [%rd68+768];
st.shared.u8 [%rd69+768], %rs342;

BB63_45:
setp.ge.s64	%p74, %rd55, %rd67;
@%p74 bra BB63_47;

ld.global.u8 %rs343, [%rd68+896];
st.shared.u8 [%rd69+896], %rs343;

BB63_47:
setp.ge.s64	%p75, %rd56, %rd67;
@%p75 bra BB63_50;

ld.global.u8 %rs344, [%rd68+1024];
st.shared.u8 [%rd69+1024], %rs344;

BB63_50:
add.s64 %rd70, %rd66, 1152;
add.s64 %rd71, %rd64, 1152;
add.s64 %rd643, %rd65, 1152;
mov.u64 %rd72, %rd643;
sub.s64 %rd442, %rd643, %rd61;
setp.lt.s64	%p76, %rd442, 0;
mov.u64 %rd661, %rd71;
mov.u64 %rd676, %rd72;
mov.u64 %rd683, %rd70;
@%p76 bra BB63_30;

BB63_52:
bar.sync 0;
add.s32 %r65, %r5, %r3;
mov.u32 %r66, 9;
min.s32 %r6, %r65, %r66;
mov.u32 %r67, 0;
max.s32 %r7, %r6, %r67;
setp.gt.u32	%p77, %r7, 8;
@%p77 bra BB63_71;
bra.uni BB63_53;

BB63_71:
ld.shared.u8 %rs372, [%rd47];
ld.shared.u8 %rs373, [%rd47+1];
ld.shared.u8 %rs374, [%rd47+2];
ld.shared.u8 %rs375, [%rd47+3];
ld.shared.u8 %rs376, [%rd47+4];
ld.shared.u8 %rs377, [%rd47+5];
ld.shared.u8 %rs378, [%rd47+6];
ld.shared.u8 %rs379, [%rd47+7];
ld.shared.u8 %rs380, [%rd47+8];
st.local.u8 [%rd1], %rs372;
st.local.u8 [%rd1+1], %rs373;
st.local.u8 [%rd1+2], %rs374;
st.local.u8 [%rd1+3], %rs375;
st.local.u8 [%rd1+4], %rs376;
st.local.u8 [%rd1+5], %rs377;
st.local.u8 [%rd1+6], %rs378;
st.local.u8 [%rd1+7], %rs379;
st.local.u8 [%rd1+8], %rs380;
bra.uni BB63_72;

BB63_53:
mov.u64 %rd75, %rd1;
setp.lt.s32	%p78, %r6, 1;
mov.u64 %rd658, %rd75;
@%p78 bra BB63_55;

ld.shared.u8 %rs363, [%rd47];
st.local.u8 [%rd1], %rs363;
mov.u64 %rd658, %rd48;

BB63_55:
mov.u64 %rd644, %rd658;
mov.u64 %rd657, %rd644;
setp.lt.s32	%p79, %r7, 2;
@%p79 bra BB63_57;

ld.shared.u8 %rs364, [%rd47+1];
st.local.u8 [%rd657], %rs364;
add.s64 %rd657, %rd657, 1;

BB63_57:
mov.u64 %rd656, %rd657;
setp.lt.s32	%p80, %r7, 3;
@%p80 bra BB63_59;

ld.shared.u8 %rs365, [%rd47+2];
st.local.u8 [%rd656], %rs365;
add.s64 %rd656, %rd656, 1;

BB63_59:
mov.u64 %rd655, %rd656;
setp.lt.s32	%p81, %r7, 4;
@%p81 bra BB63_61;

ld.shared.u8 %rs366, [%rd47+3];
st.local.u8 [%rd655], %rs366;
add.s64 %rd655, %rd655, 1;

BB63_61:
mov.u64 %rd654, %rd655;
setp.lt.s32	%p82, %r7, 5;
@%p82 bra BB63_63;

ld.shared.u8 %rs367, [%rd47+4];
st.local.u8 [%rd654], %rs367;
add.s64 %rd654, %rd654, 1;

BB63_63:
mov.u64 %rd653, %rd654;
setp.lt.s32	%p83, %r7, 6;
@%p83 bra BB63_65;

ld.shared.u8 %rs368, [%rd47+5];
st.local.u8 [%rd653], %rs368;
add.s64 %rd653, %rd653, 1;

BB63_65:
mov.u64 %rd652, %rd653;
setp.lt.s32	%p84, %r7, 7;
@%p84 bra BB63_67;

ld.shared.u8 %rs369, [%rd47+6];
st.local.u8 [%rd652], %rs369;
add.s64 %rd652, %rd652, 1;

BB63_67:
mov.u64 %rd651, %rd652;
setp.lt.s32	%p85, %r7, 8;
@%p85 bra BB63_69;

ld.shared.u8 %rs370, [%rd47+7];
st.local.u8 [%rd651], %rs370;
add.s64 %rd651, %rd651, 1;

BB63_69:
setp.lt.s32	%p86, %r7, 9;
@%p86 bra BB63_72;

ld.shared.u8 %rs371, [%rd47+8];
st.local.u8 [%rd651], %rs371;

BB63_72:
setp.eq.s32	%p87, %r7, 0;
@%p87 bra BB63_89;

ld.local.u8 %rs918, [%rd1];
add.s32 %r8, %r7, -1;
setp.lt.s32	%p88, %r8, 1;
@%p88 bra BB63_75;

cvt.s16.s8 %rs382, %rs918;
ld.local.s8 %rs383, [%rd1+1];
mul.wide.s16 %r68, %rs383, %rs382;
cvt.u16.u32	%rs918, %r68;

BB63_75:
setp.lt.s32	%p89, %r8, 2;
@%p89 bra BB63_77;

cvt.s16.s8 %rs384, %rs918;
ld.local.s8 %rs385, [%rd1+2];
mul.wide.s16 %r69, %rs385, %rs384;
cvt.u16.u32	%rs918, %r69;

BB63_77:
setp.lt.s32	%p90, %r8, 3;
@%p90 bra BB63_79;

cvt.s16.s8 %rs386, %rs918;
ld.local.s8 %rs387, [%rd1+3];
mul.wide.s16 %r70, %rs387, %rs386;
cvt.u16.u32	%rs918, %r70;

BB63_79:
setp.lt.s32	%p91, %r8, 4;
@%p91 bra BB63_81;

cvt.s16.s8 %rs388, %rs918;
ld.local.s8 %rs389, [%rd1+4];
mul.wide.s16 %r71, %rs389, %rs388;
cvt.u16.u32	%rs918, %r71;

BB63_81:
setp.lt.s32	%p92, %r8, 5;
@%p92 bra BB63_83;

cvt.s16.s8 %rs390, %rs918;
ld.local.s8 %rs391, [%rd1+5];
mul.wide.s16 %r72, %rs391, %rs390;
cvt.u16.u32	%rs918, %r72;

BB63_83:
setp.lt.s32	%p93, %r8, 6;
@%p93 bra BB63_85;

cvt.s16.s8 %rs392, %rs918;
ld.local.s8 %rs393, [%rd1+6];
mul.wide.s16 %r73, %rs393, %rs392;
cvt.u16.u32	%rs918, %r73;

BB63_85:
setp.lt.s32	%p94, %r8, 7;
@%p94 bra BB63_87;

cvt.s16.s8 %rs394, %rs918;
ld.local.s8 %rs395, [%rd1+7];
mul.wide.s16 %r74, %rs395, %rs394;
cvt.u16.u32	%rs918, %r74;

BB63_87:
setp.lt.s32	%p95, %r8, 8;
@%p95 bra BB63_89;

cvt.s16.s8 %rs396, %rs918;
ld.local.s8 %rs397, [%rd1+8];
mul.wide.s16 %r75, %rs397, %rs396;
cvt.u16.u32	%rs918, %r75;

BB63_89:
bar.sync 0;
@%p87 bra BB63_91;

st.shared.u8 [%rd46], %rs918;

BB63_91:
bar.sync 0;
setp.gt.s32	%p97, %r5, 1151;
mov.u32 %r295, 128;
@%p97 bra BB63_93;

add.s32 %r77, %r5, 8;
mul.hi.s32 %r78, %r77, 954437177;
shr.u32 %r79, %r78, 31;
shr.s32 %r80, %r78, 1;
add.s32 %r295, %r80, %r79;

BB63_93:
setp.eq.s32	%p98, %r295, 128;
@%p98 bra BB63_131;
bra.uni BB63_94;

BB63_131:
@%p42 bra BB63_133;

cvt.s16.s8 %rs414, %rs6;
ld.shared.s8 %rs415, [%rd42];
mul.wide.s16 %r95, %rs415, %rs414;
st.shared.u8 [%rd42], %r95;

BB63_133:
setp.lt.s32	%p10, %r1, 1;
ld.shared.u8 %rs917, [%rd46];
bar.sync 0;
@%p10 bra BB63_135;

cvt.s16.s8 %rs416, %rs917;
ld.shared.s8 %rs417, [%rd46+-1];
mul.wide.s16 %r96, %rs417, %rs416;
cvt.u16.u32	%rs917, %r96;

BB63_135:
bar.sync 0;
st.shared.u8 [%rd46], %rs917;
bar.sync 0;
setp.lt.s32	%p128, %r1, 2;
@%p128 bra BB63_137;

cvt.s16.s8 %rs418, %rs917;
ld.shared.s8 %rs419, [%rd46+-2];
mul.wide.s16 %r97, %rs419, %rs418;
cvt.u16.u32	%rs917, %r97;

BB63_137:
bar.sync 0;
st.shared.u8 [%rd46], %rs917;
bar.sync 0;
setp.lt.s32	%p129, %r1, 4;
@%p129 bra BB63_139;

cvt.s16.s8 %rs420, %rs917;
ld.shared.s8 %rs421, [%rd46+-4];
mul.wide.s16 %r98, %rs421, %rs420;
cvt.u16.u32	%rs917, %r98;

BB63_139:
bar.sync 0;
st.shared.u8 [%rd46], %rs917;
bar.sync 0;
setp.lt.s32	%p130, %r1, 8;
@%p130 bra BB63_141;

cvt.s16.s8 %rs422, %rs917;
ld.shared.s8 %rs423, [%rd46+-8];
mul.wide.s16 %r99, %rs423, %rs422;
cvt.u16.u32	%rs917, %r99;

BB63_141:
bar.sync 0;
st.shared.u8 [%rd46], %rs917;
bar.sync 0;
setp.lt.s32	%p131, %r1, 16;
@%p131 bra BB63_143;

cvt.s16.s8 %rs424, %rs917;
ld.shared.s8 %rs425, [%rd46+-16];
mul.wide.s16 %r100, %rs425, %rs424;
cvt.u16.u32	%rs917, %r100;

BB63_143:
bar.sync 0;
st.shared.u8 [%rd46], %rs917;
bar.sync 0;
setp.lt.s32	%p132, %r1, 32;
@%p132 bra BB63_145;

cvt.s16.s8 %rs426, %rs917;
ld.shared.s8 %rs427, [%rd46+-32];
mul.wide.s16 %r101, %rs427, %rs426;
cvt.u16.u32	%rs917, %r101;

BB63_145:
bar.sync 0;
st.shared.u8 [%rd46], %rs917;
bar.sync 0;
setp.lt.s32	%p133, %r1, 64;
@%p133 bra BB63_147;

cvt.s16.s8 %rs428, %rs917;
ld.shared.s8 %rs429, [%rd46+-64];
mul.wide.s16 %r102, %rs429, %rs428;
cvt.u16.u32	%rs917, %r102;

BB63_147:
bar.sync 0;
st.shared.u8 [%rd46], %rs917;
bar.sync 0;
ld.shared.u8 %rs963, [%rd42+127];
setp.eq.s32	%p134, %r1, 0;
mov.u16 %rs953, %rs6;
@%p134 bra BB63_149;

ld.shared.u8 %rs953, [%rd46+-1];

BB63_149:
bar.sync 0;
st.shared.u8 [%rd46], %rs953;
bar.sync 0;
bra.uni BB63_150;

BB63_94:
@%p42 bra BB63_96;

cvt.s16.s8 %rs398, %rs6;
ld.shared.s8 %rs399, [%rd42];
mul.wide.s16 %r81, %rs399, %rs398;
st.shared.u8 [%rd42], %r81;

BB63_96:
setp.ge.s32	%p100, %r1, %r295;
mov.u16 %rs961, %rs6;
@%p100 bra BB63_98;

ld.shared.u8 %rs24, [%rd46];
mov.u16 %rs961, %rs24;

BB63_98:
mov.u16 %rs926, %rs961;
mov.u16 %rs960, %rs926;
bar.sync 0;
setp.le.s32	%p101, %r1, %r295;
setp.gt.s32	%p102, %r1, 0;
and.pred %p103, %p101, %p102;
@!%p103 bra BB63_100;
bra.uni BB63_99;

BB63_99:
cvt.s16.s8 %rs400, %rs960;
ld.shared.s8 %rs401, [%rd46+-1];
mul.wide.s16 %r82, %rs401, %rs400;
cvt.u16.u32	%rs960, %r82;

BB63_100:
mov.u16 %rs959, %rs960;
bar.sync 0;
@%p100 bra BB63_102;

st.shared.u8 [%rd46], %rs959;

BB63_102:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
setp.lt.s32	%p105, %r4, %r295;
and.pred %p106, %p105, %p3;
@!%p106 bra BB63_104;
bra.uni BB63_103;

BB63_103:
cvt.s16.s8 %rs402, %rs959;
ld.shared.s8 %rs403, [%rd46+-2];
mul.wide.s16 %r83, %rs403, %rs402;
cvt.u16.u32	%rs959, %r83;

BB63_104:
mov.u16 %rs958, %rs959;
bar.sync 0;
@%p100 bra BB63_106;

st.shared.u8 [%rd46], %rs958;

BB63_106:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r84, %r4, -2;
setp.lt.s32	%p108, %r84, %r295;
and.pred %p109, %p108, %p4;
@!%p109 bra BB63_108;
bra.uni BB63_107;

BB63_107:
cvt.s16.s8 %rs404, %rs958;
ld.shared.s8 %rs405, [%rd46+-4];
mul.wide.s16 %r85, %rs405, %rs404;
cvt.u16.u32	%rs958, %r85;

BB63_108:
mov.u16 %rs957, %rs958;
bar.sync 0;
@%p100 bra BB63_110;

st.shared.u8 [%rd46], %rs957;

BB63_110:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r86, %r4, -6;
setp.lt.s32	%p111, %r86, %r295;
and.pred %p112, %p111, %p5;
@!%p112 bra BB63_112;
bra.uni BB63_111;

BB63_111:
cvt.s16.s8 %rs406, %rs957;
ld.shared.s8 %rs407, [%rd46+-8];
mul.wide.s16 %r87, %rs407, %rs406;
cvt.u16.u32	%rs957, %r87;

BB63_112:
mov.u16 %rs956, %rs957;
bar.sync 0;
@%p100 bra BB63_114;

st.shared.u8 [%rd46], %rs956;

BB63_114:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r88, %r4, -14;
setp.lt.s32	%p114, %r88, %r295;
and.pred %p115, %p114, %p6;
@!%p115 bra BB63_116;
bra.uni BB63_115;

BB63_115:
cvt.s16.s8 %rs408, %rs956;
ld.shared.s8 %rs409, [%rd46+-16];
mul.wide.s16 %r89, %rs409, %rs408;
cvt.u16.u32	%rs956, %r89;

BB63_116:
mov.u16 %rs955, %rs956;
bar.sync 0;
@%p100 bra BB63_118;

st.shared.u8 [%rd46], %rs955;

BB63_118:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r90, %r4, -30;
setp.lt.s32	%p117, %r90, %r295;
and.pred %p118, %p117, %p7;
@!%p118 bra BB63_120;
bra.uni BB63_119;

BB63_119:
cvt.s16.s8 %rs410, %rs955;
ld.shared.s8 %rs411, [%rd46+-32];
mul.wide.s16 %r91, %rs411, %rs410;
cvt.u16.u32	%rs955, %r91;

BB63_120:
mov.u16 %rs954, %rs955;
bar.sync 0;
@%p100 bra BB63_122;

st.shared.u8 [%rd46], %rs954;

BB63_122:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r92, %r4, -62;
setp.lt.s32	%p120, %r92, %r295;
and.pred %p121, %p120, %p8;
@!%p121 bra BB63_124;
bra.uni BB63_123;

BB63_123:
cvt.s16.s8 %rs412, %rs954;
ld.shared.s8 %rs413, [%rd46+-64];
mul.wide.s16 %r93, %rs413, %rs412;
cvt.u16.u32	%rs954, %r93;

BB63_124:
bar.sync 0;
@%p100 bra BB63_126;

st.shared.u8 [%rd46], %rs954;

BB63_126:
setp.lt.s32	%p9, %r1, %r295;
bar.sync 0;
add.s32 %r94, %r295, -1;
cvt.s64.s32	%rd444, %r94;
add.s64 %rd445, %rd42, %rd444;
ld.shared.u8 %rs963, [%rd445];
not.pred %p123, %p9;
setp.eq.s32	%p124, %r1, 0;
or.pred %p125, %p124, %p123;
selp.b16	%rs916, %rs6, %rs954, %p9;
@%p125 bra BB63_128;

ld.shared.u8 %rs916, [%rd46+-1];

BB63_128:
bar.sync 0;
@%p100 bra BB63_130;

st.shared.u8 [%rd46], %rs916;

BB63_130:
bar.sync 0;

BB63_150:
mov.u16 %rs962, %rs963;
@%p87 bra BB63_152;

ld.shared.u8 %rs918, [%rd46];

BB63_152:
bar.sync 0;
cvt.s64.s32	%rd446, %r7;
add.s64 %rd91, %rd1, %rd446;
setp.ge.u64	%p136, %rd1, %rd91;
@%p136 bra BB63_154;

cvt.s16.s8 %rs430, %rs918;
ld.local.s8 %rs431, [%rd1];
mul.wide.s16 %r103, %rs431, %rs430;
cvt.u16.u32	%rs918, %r103;
st.shared.u8 [%rd47], %rs918;

BB63_154:
setp.ge.u64	%p137, %rd48, %rd91;
@%p137 bra BB63_156;

cvt.s16.s8 %rs432, %rs918;
ld.local.s8 %rs433, [%rd1+1];
mul.wide.s16 %r104, %rs433, %rs432;
cvt.u16.u32	%rs918, %r104;
st.shared.u8 [%rd47+1], %rs918;

BB63_156:
add.s64 %rd447, %rd48, 1;
setp.ge.u64	%p138, %rd447, %rd91;
@%p138 bra BB63_158;

cvt.s16.s8 %rs434, %rs918;
ld.local.s8 %rs435, [%rd1+2];
mul.wide.s16 %r105, %rs435, %rs434;
cvt.u16.u32	%rs918, %r105;
st.shared.u8 [%rd47+2], %rs918;

BB63_158:
add.s64 %rd448, %rd48, 2;
setp.ge.u64	%p139, %rd448, %rd91;
@%p139 bra BB63_160;

cvt.s16.s8 %rs436, %rs918;
ld.local.s8 %rs437, [%rd1+3];
mul.wide.s16 %r106, %rs437, %rs436;
cvt.u16.u32	%rs918, %r106;
st.shared.u8 [%rd47+3], %rs918;

BB63_160:
add.s64 %rd449, %rd48, 3;
setp.ge.u64	%p140, %rd449, %rd91;
@%p140 bra BB63_162;

cvt.s16.s8 %rs438, %rs918;
ld.local.s8 %rs439, [%rd1+4];
mul.wide.s16 %r107, %rs439, %rs438;
cvt.u16.u32	%rs918, %r107;
st.shared.u8 [%rd47+4], %rs918;

BB63_162:
add.s64 %rd450, %rd48, 4;
setp.ge.u64	%p141, %rd450, %rd91;
@%p141 bra BB63_164;

cvt.s16.s8 %rs440, %rs918;
ld.local.s8 %rs441, [%rd1+5];
mul.wide.s16 %r108, %rs441, %rs440;
cvt.u16.u32	%rs918, %r108;
st.shared.u8 [%rd47+5], %rs918;

BB63_164:
add.s64 %rd451, %rd48, 5;
setp.ge.u64	%p142, %rd451, %rd91;
@%p142 bra BB63_166;

cvt.s16.s8 %rs442, %rs918;
ld.local.s8 %rs443, [%rd1+6];
mul.wide.s16 %r109, %rs443, %rs442;
cvt.u16.u32	%rs918, %r109;
st.shared.u8 [%rd47+6], %rs918;

BB63_166:
add.s64 %rd452, %rd48, 6;
setp.ge.u64	%p143, %rd452, %rd91;
@%p143 bra BB63_168;

cvt.s16.s8 %rs444, %rs918;
ld.local.s8 %rs445, [%rd1+7];
mul.wide.s16 %r110, %rs445, %rs444;
cvt.u16.u32	%rs918, %r110;
st.shared.u8 [%rd47+7], %rs918;

BB63_168:
add.s64 %rd453, %rd48, 7;
setp.ge.u64	%p144, %rd453, %rd91;
@%p144 bra BB63_170;

cvt.s16.s8 %rs446, %rs918;
ld.local.s8 %rs447, [%rd1+8];
mul.wide.s16 %r111, %rs447, %rs446;
st.shared.u8 [%rd47+8], %r111;

BB63_170:
bar.sync 0;
@%p64 bra BB63_194;
bra.uni BB63_171;

BB63_194:
add.s64 %rd454, %rd60, %rd45;
ld.shared.u8 %rs466, [%rd46];
ld.shared.u8 %rs467, [%rd46+128];
ld.shared.u8 %rs468, [%rd46+256];
ld.shared.u8 %rs469, [%rd46+384];
ld.shared.u8 %rs470, [%rd46+512];
ld.shared.u8 %rs471, [%rd46+640];
ld.shared.u8 %rs472, [%rd46+768];
ld.shared.u8 %rs473, [%rd46+896];
ld.shared.u8 %rs474, [%rd46+1024];
st.global.u8 [%rd454], %rs466;
st.global.u8 [%rd454+128], %rs467;
st.global.u8 [%rd454+256], %rs468;
st.global.u8 [%rd454+384], %rs469;
st.global.u8 [%rd454+512], %rs470;
st.global.u8 [%rd454+640], %rs471;
st.global.u8 [%rd454+768], %rs472;
st.global.u8 [%rd454+896], %rs473;
st.global.u8 [%rd454+1024], %rs474;
bra.uni BB63_195;

BB63_171:
cvt.s64.s32	%rd92, %r5;
add.s64 %rd93, %rd42, %rd92;
setp.ge.u64	%p145, %rd42, %rd93;
@%p145 bra BB63_195;

add.s64 %rd94, %rd40, %rd92;
mov.u64 %rd660, %rd42;
mov.u64 %rd662, %rd43;
mov.u64 %rd668, %rd60;

BB63_173:
mov.u64 %rd97, %rd668;
mov.u64 %rd96, %rd662;
sub.s64 %rd98, %rd94, %rd96;
setp.gt.s64	%p146, %rd98, 1151;
add.s64 %rd99, %rd660, %rd45;
add.s64 %rd100, %rd97, %rd45;
@%p146 bra BB63_192;
bra.uni BB63_174;

BB63_192:
ld.shared.u8 %rs457, [%rd99];
ld.shared.u8 %rs458, [%rd99+128];
ld.shared.u8 %rs459, [%rd99+256];
ld.shared.u8 %rs460, [%rd99+384];
ld.shared.u8 %rs461, [%rd99+512];
ld.shared.u8 %rs462, [%rd99+640];
ld.shared.u8 %rs463, [%rd99+768];
ld.shared.u8 %rs464, [%rd99+896];
ld.shared.u8 %rs465, [%rd99+1024];
st.global.u8 [%rd100], %rs457;
st.global.u8 [%rd100+128], %rs458;
st.global.u8 [%rd100+256], %rs459;
st.global.u8 [%rd100+384], %rs460;
st.global.u8 [%rd100+512], %rs461;
st.global.u8 [%rd100+640], %rs462;
st.global.u8 [%rd100+768], %rs463;
st.global.u8 [%rd100+896], %rs464;
st.global.u8 [%rd100+1024], %rs465;
bra.uni BB63_193;

BB63_174:
setp.ge.s64	%p147, %rd45, %rd98;
@%p147 bra BB63_176;

ld.shared.u8 %rs448, [%rd99];
st.global.u8 [%rd100], %rs448;

BB63_176:
setp.ge.s64	%p148, %rd49, %rd98;
@%p148 bra BB63_178;

ld.shared.u8 %rs449, [%rd99+128];
st.global.u8 [%rd100+128], %rs449;

BB63_178:
setp.ge.s64	%p149, %rd50, %rd98;
@%p149 bra BB63_180;

ld.shared.u8 %rs450, [%rd99+256];
st.global.u8 [%rd100+256], %rs450;

BB63_180:
setp.ge.s64	%p150, %rd51, %rd98;
@%p150 bra BB63_182;

ld.shared.u8 %rs451, [%rd99+384];
st.global.u8 [%rd100+384], %rs451;

BB63_182:
setp.ge.s64	%p151, %rd52, %rd98;
@%p151 bra BB63_184;

ld.shared.u8 %rs452, [%rd99+512];
st.global.u8 [%rd100+512], %rs452;

BB63_184:
setp.ge.s64	%p152, %rd53, %rd98;
@%p152 bra BB63_186;

ld.shared.u8 %rs453, [%rd99+640];
st.global.u8 [%rd100+640], %rs453;

BB63_186:
setp.ge.s64	%p153, %rd54, %rd98;
@%p153 bra BB63_188;

ld.shared.u8 %rs454, [%rd99+768];
st.global.u8 [%rd100+768], %rs454;

BB63_188:
setp.ge.s64	%p154, %rd55, %rd98;
@%p154 bra BB63_190;

ld.shared.u8 %rs455, [%rd99+896];
st.global.u8 [%rd100+896], %rs455;

BB63_190:
setp.ge.s64	%p155, %rd56, %rd98;
@%p155 bra BB63_193;

ld.shared.u8 %rs456, [%rd99+1024];
st.global.u8 [%rd100+1024], %rs456;

BB63_193:
add.s64 %rd660, %rd660, 1152;
add.s64 %rd102, %rd96, 1152;
add.s64 %rd103, %rd97, 1152;
setp.lt.u64	%p156, %rd660, %rd93;
mov.u64 %rd662, %rd102;
mov.u64 %rd668, %rd103;
@%p156 bra BB63_173;

BB63_195:
bar.sync 0;
add.s64 %rd684, %rd59, 1152;
add.s64 %rd669, %rd60, 1152;
add.s64 %rd642, %rd58, 1152;
mov.u64 %rd677, %rd642;
sub.s64 %rd455, %rd642, %rd10;
setp.lt.s64	%p157, %rd455, 0;
@%p157 bra BB63_27;
bra.uni BB63_367;

BB63_196:
setp.gt.s64	%p158, %rd41, -1;
@%p158 bra BB63_367;

mov.u32 %r293, %ctaid.x;
mov.u64 %rd664, %rd677;
cvt.s64.s32	%rd110, %r1;
add.s64 %rd111, %rd40, %rd110;
mul.lo.s32 %r11, %r1, -9;
mul.lo.s32 %r112, %r1, 9;
cvt.s64.s32	%rd457, %r112;
add.s64 %rd112, %rd40, %rd457;
add.s64 %rd113, %rd1, 1;
add.s32 %r113, %r1, 128;
cvt.s64.s32	%rd114, %r113;
add.s32 %r114, %r1, 256;
cvt.s64.s32	%rd115, %r114;
add.s32 %r115, %r1, 384;
cvt.s64.s32	%rd116, %r115;
add.s32 %r116, %r1, 512;
cvt.s64.s32	%rd117, %r116;
add.s32 %r117, %r1, 640;
cvt.s64.s32	%rd118, %r117;
add.s32 %r118, %r1, 768;
cvt.s64.s32	%rd119, %r118;
add.s32 %r119, %r1, 896;
cvt.s64.s32	%rd120, %r119;
add.s32 %r120, %r1, 1024;
cvt.s64.s32	%rd121, %r120;
add.s32 %r12, %r1, -2;
add.s32 %r122, %r42, %r293;
cvt.s64.s32	%rd458, %r122;
mul.lo.s64 %rd459, %rd374, %rd458;
add.s64 %rd460, %rd8, %rd459;
mul.lo.s64 %rd461, %rd375, %rd460;
add.s64 %rd122, %rd461, %rd110;
mov.u64 %rd663, 0;
mov.u64 %rd667, %rd669;
mov.u64 %rd675, %rd677;
mov.u64 %rd682, %rd684;
mov.u16 %rs951, %rs962;

BB63_198:
mov.u16 %rs81, %rs951;
mov.u64 %rd680, %rd682;
mov.u64 %rd126, %rd680;
mov.u64 %rd673, %rd675;
mov.u64 %rd125, %rd673;
mov.u64 %rd124, %rd664;
sub.s64 %rd462, %rd10, %rd124;
cvt.u32.u64	%r123, %rd462;
mov.u32 %r124, 1152;
min.s32 %r13, %r123, %r124;
setp.eq.s32	%p159, %r13, 1152;
@%p159 bra BB63_222;
bra.uni BB63_199;

BB63_222:
add.s64 %rd465, %rd126, %rd110;
ld.global.u8 %rs493, [%rd465];
st.u8 [%rd111], %rs493;
ld.global.u8 %rs494, [%rd465+128];
st.u8 [%rd111+128], %rs494;
ld.global.u8 %rs495, [%rd465+256];
st.u8 [%rd111+256], %rs495;
ld.global.u8 %rs496, [%rd465+384];
st.u8 [%rd111+384], %rs496;
ld.global.u8 %rs497, [%rd465+512];
st.u8 [%rd111+512], %rs497;
ld.global.u8 %rs498, [%rd465+640];
st.u8 [%rd111+640], %rs498;
ld.global.u8 %rs499, [%rd465+768];
st.u8 [%rd111+768], %rs499;
ld.global.u8 %rs500, [%rd465+896];
st.u8 [%rd111+896], %rs500;
ld.global.u8 %rs501, [%rd465+1024];
st.u8 [%rd111+1024], %rs501;
bra.uni BB63_223;

BB63_199:
setp.lt.s32	%p160, %r13, 1;
@%p160 bra BB63_223;

cvt.s64.s32	%rd463, %r13;
add.s64 %rd128, %rd125, %rd463;
mov.u64 %rd670, %rd125;
mov.u64 %rd674, %rd125;
mov.u64 %rd681, %rd126;
mov.u64 %rd703, %rd40;

BB63_201:
mov.u64 %rd131, %rd703;
mov.u64 %rd133, %rd681;
mov.u64 %rd132, %rd674;
mov.u64 %rd130, %rd670;
sub.s64 %rd134, %rd128, %rd130;
setp.gt.s64	%p161, %rd134, 1151;
add.s64 %rd135, %rd133, %rd110;
add.s64 %rd136, %rd131, %rd110;
@%p161 bra BB63_220;
bra.uni BB63_202;

BB63_220:
ld.global.u8 %rs484, [%rd135];
st.u8 [%rd136], %rs484;
ld.global.u8 %rs485, [%rd135+128];
st.u8 [%rd136+128], %rs485;
ld.global.u8 %rs486, [%rd135+256];
st.u8 [%rd136+256], %rs486;
ld.global.u8 %rs487, [%rd135+384];
st.u8 [%rd136+384], %rs487;
ld.global.u8 %rs488, [%rd135+512];
st.u8 [%rd136+512], %rs488;
ld.global.u8 %rs489, [%rd135+640];
st.u8 [%rd136+640], %rs489;
ld.global.u8 %rs490, [%rd135+768];
st.u8 [%rd136+768], %rs490;
ld.global.u8 %rs491, [%rd135+896];
st.u8 [%rd136+896], %rs491;
ld.global.u8 %rs492, [%rd135+1024];
st.u8 [%rd136+1024], %rs492;
bra.uni BB63_221;

BB63_202:
setp.ge.s64	%p162, %rd110, %rd134;
@%p162 bra BB63_204;

ld.global.u8 %rs475, [%rd135];
st.u8 [%rd136], %rs475;

BB63_204:
setp.ge.s64	%p163, %rd114, %rd134;
@%p163 bra BB63_206;

ld.global.u8 %rs476, [%rd135+128];
st.u8 [%rd136+128], %rs476;

BB63_206:
setp.ge.s64	%p164, %rd115, %rd134;
@%p164 bra BB63_208;

ld.global.u8 %rs477, [%rd135+256];
st.u8 [%rd136+256], %rs477;

BB63_208:
setp.ge.s64	%p165, %rd116, %rd134;
@%p165 bra BB63_210;

ld.global.u8 %rs478, [%rd135+384];
st.u8 [%rd136+384], %rs478;

BB63_210:
setp.ge.s64	%p166, %rd117, %rd134;
@%p166 bra BB63_212;

ld.global.u8 %rs479, [%rd135+512];
st.u8 [%rd136+512], %rs479;

BB63_212:
setp.ge.s64	%p167, %rd118, %rd134;
@%p167 bra BB63_214;

ld.global.u8 %rs480, [%rd135+640];
st.u8 [%rd136+640], %rs480;

BB63_214:
setp.ge.s64	%p168, %rd119, %rd134;
@%p168 bra BB63_216;

ld.global.u8 %rs481, [%rd135+768];
st.u8 [%rd136+768], %rs481;

BB63_216:
setp.ge.s64	%p169, %rd120, %rd134;
@%p169 bra BB63_218;

ld.global.u8 %rs482, [%rd135+896];
st.u8 [%rd136+896], %rs482;

BB63_218:
setp.ge.s64	%p170, %rd121, %rd134;
@%p170 bra BB63_221;

ld.global.u8 %rs483, [%rd135+1024];
st.u8 [%rd136+1024], %rs483;

BB63_221:
add.s64 %rd137, %rd133, 1152;
add.s64 %rd138, %rd131, 1152;
add.s64 %rd670, %rd132, 1152;
mov.u64 %rd139, %rd670;
sub.s64 %rd464, %rd670, %rd128;
setp.lt.s64	%p171, %rd464, 0;
mov.u64 %rd674, %rd139;
mov.u64 %rd681, %rd137;
mov.u64 %rd703, %rd138;
@%p171 bra BB63_201;

BB63_223:
bar.sync 0;
add.s32 %r125, %r13, %r11;
mov.u32 %r126, 9;
min.s32 %r14, %r125, %r126;
mov.u32 %r127, 0;
max.s32 %r15, %r14, %r127;
setp.gt.u32	%p172, %r15, 8;
@%p172 bra BB63_242;
bra.uni BB63_224;

BB63_242:
ld.u8 %rs511, [%rd112];
st.local.u8 [%rd1], %rs511;
ld.u8 %rs512, [%rd112+1];
st.local.u8 [%rd1+1], %rs512;
ld.u8 %rs513, [%rd112+2];
st.local.u8 [%rd1+2], %rs513;
ld.u8 %rs514, [%rd112+3];
st.local.u8 [%rd1+3], %rs514;
ld.u8 %rs515, [%rd112+4];
st.local.u8 [%rd1+4], %rs515;
ld.u8 %rs516, [%rd112+5];
st.local.u8 [%rd1+5], %rs516;
ld.u8 %rs517, [%rd112+6];
st.local.u8 [%rd1+6], %rs517;
ld.u8 %rs518, [%rd112+7];
st.local.u8 [%rd1+7], %rs518;
ld.u8 %rs519, [%rd112+8];
st.local.u8 [%rd1+8], %rs519;
bra.uni BB63_243;

BB63_224:
mov.u64 %rd142, %rd1;
setp.lt.s32	%p173, %r14, 1;
mov.u64 %rd699, %rd142;
@%p173 bra BB63_226;

ld.u8 %rs502, [%rd112];
st.local.u8 [%rd1], %rs502;
mov.u64 %rd699, %rd113;

BB63_226:
mov.u64 %rd685, %rd699;
mov.u64 %rd698, %rd685;
setp.lt.s32	%p174, %r15, 2;
@%p174 bra BB63_228;

ld.u8 %rs503, [%rd112+1];
st.local.u8 [%rd698], %rs503;
add.s64 %rd698, %rd698, 1;

BB63_228:
mov.u64 %rd697, %rd698;
setp.lt.s32	%p175, %r15, 3;
@%p175 bra BB63_230;

ld.u8 %rs504, [%rd112+2];
st.local.u8 [%rd697], %rs504;
add.s64 %rd697, %rd697, 1;

BB63_230:
mov.u64 %rd696, %rd697;
setp.lt.s32	%p176, %r15, 4;
@%p176 bra BB63_232;

ld.u8 %rs505, [%rd112+3];
st.local.u8 [%rd696], %rs505;
add.s64 %rd696, %rd696, 1;

BB63_232:
mov.u64 %rd695, %rd696;
setp.lt.s32	%p177, %r15, 5;
@%p177 bra BB63_234;

ld.u8 %rs506, [%rd112+4];
st.local.u8 [%rd695], %rs506;
add.s64 %rd695, %rd695, 1;

BB63_234:
mov.u64 %rd694, %rd695;
setp.lt.s32	%p178, %r15, 6;
@%p178 bra BB63_236;

ld.u8 %rs507, [%rd112+5];
st.local.u8 [%rd694], %rs507;
add.s64 %rd694, %rd694, 1;

BB63_236:
mov.u64 %rd693, %rd694;
setp.lt.s32	%p179, %r15, 7;
@%p179 bra BB63_238;

ld.u8 %rs508, [%rd112+6];
st.local.u8 [%rd693], %rs508;
add.s64 %rd693, %rd693, 1;

BB63_238:
mov.u64 %rd692, %rd693;
setp.lt.s32	%p180, %r15, 8;
@%p180 bra BB63_240;

ld.u8 %rs509, [%rd112+7];
st.local.u8 [%rd692], %rs509;
add.s64 %rd692, %rd692, 1;

BB63_240:
setp.lt.s32	%p181, %r15, 9;
@%p181 bra BB63_243;

ld.u8 %rs510, [%rd112+8];
st.local.u8 [%rd692], %rs510;

BB63_243:
setp.eq.s32	%p182, %r15, 0;
@%p182 bra BB63_260;

ld.local.u8 %rs964, [%rd1];
add.s32 %r16, %r15, -1;
setp.lt.s32	%p183, %r16, 1;
@%p183 bra BB63_246;

cvt.s16.s8 %rs521, %rs964;
ld.local.s8 %rs522, [%rd1+1];
mul.wide.s16 %r128, %rs522, %rs521;
cvt.u16.u32	%rs964, %r128;

BB63_246:
setp.lt.s32	%p184, %r16, 2;
@%p184 bra BB63_248;

cvt.s16.s8 %rs523, %rs964;
ld.local.s8 %rs524, [%rd1+2];
mul.wide.s16 %r129, %rs524, %rs523;
cvt.u16.u32	%rs964, %r129;

BB63_248:
setp.lt.s32	%p185, %r16, 3;
@%p185 bra BB63_250;

cvt.s16.s8 %rs525, %rs964;
ld.local.s8 %rs526, [%rd1+3];
mul.wide.s16 %r130, %rs526, %rs525;
cvt.u16.u32	%rs964, %r130;

BB63_250:
setp.lt.s32	%p186, %r16, 4;
@%p186 bra BB63_252;

cvt.s16.s8 %rs527, %rs964;
ld.local.s8 %rs528, [%rd1+4];
mul.wide.s16 %r131, %rs528, %rs527;
cvt.u16.u32	%rs964, %r131;

BB63_252:
setp.lt.s32	%p187, %r16, 5;
@%p187 bra BB63_254;

cvt.s16.s8 %rs529, %rs964;
ld.local.s8 %rs530, [%rd1+5];
mul.wide.s16 %r132, %rs530, %rs529;
cvt.u16.u32	%rs964, %r132;

BB63_254:
setp.lt.s32	%p188, %r16, 6;
@%p188 bra BB63_256;

cvt.s16.s8 %rs531, %rs964;
ld.local.s8 %rs532, [%rd1+6];
mul.wide.s16 %r133, %rs532, %rs531;
cvt.u16.u32	%rs964, %r133;

BB63_256:
setp.lt.s32	%p189, %r16, 7;
@%p189 bra BB63_258;

cvt.s16.s8 %rs533, %rs964;
ld.local.s8 %rs534, [%rd1+7];
mul.wide.s16 %r134, %rs534, %rs533;
cvt.u16.u32	%rs964, %r134;

BB63_258:
setp.lt.s32	%p190, %r16, 8;
@%p190 bra BB63_260;

cvt.s16.s8 %rs535, %rs964;
ld.local.s8 %rs536, [%rd1+8];
mul.wide.s16 %r135, %rs536, %rs535;
cvt.u16.u32	%rs964, %r135;

BB63_260:
bar.sync 0;
@%p182 bra BB63_262;

st.u8 [%rd111], %rs964;

BB63_262:
bar.sync 0;
setp.gt.s32	%p192, %r13, 1151;
mov.u32 %r296, 128;
@%p192 bra BB63_264;

add.s32 %r137, %r13, 8;
mul.hi.s32 %r138, %r137, 954437177;
shr.u32 %r139, %r138, 31;
shr.s32 %r140, %r138, 1;
add.s32 %r296, %r140, %r139;

BB63_264:
setp.eq.s32	%p193, %r296, 128;
@%p193 bra BB63_302;
bra.uni BB63_265;

BB63_302:
@%p42 bra BB63_304;

cvt.s16.s8 %rs553, %rs81;
ld.s8 %rs554, [%rd40];
mul.wide.s16 %r155, %rs554, %rs553;
st.u8 [%rd40], %r155;

BB63_304:
setp.lt.s32	%p19, %r1, 1;
ld.u8 %rs920, [%rd111];
bar.sync 0;
@%p19 bra BB63_306;

cvt.s16.s8 %rs555, %rs920;
ld.s8 %rs556, [%rd111+-1];
mul.wide.s16 %r156, %rs556, %rs555;
cvt.u16.u32	%rs920, %r156;

BB63_306:
bar.sync 0;
st.u8 [%rd111], %rs920;
bar.sync 0;
setp.lt.s32	%p223, %r1, 2;
@%p223 bra BB63_308;

cvt.s16.s8 %rs557, %rs920;
ld.s8 %rs558, [%rd111+-2];
mul.wide.s16 %r157, %rs558, %rs557;
cvt.u16.u32	%rs920, %r157;

BB63_308:
bar.sync 0;
st.u8 [%rd111], %rs920;
bar.sync 0;
setp.lt.s32	%p224, %r1, 4;
@%p224 bra BB63_310;

cvt.s16.s8 %rs559, %rs920;
ld.s8 %rs560, [%rd111+-4];
mul.wide.s16 %r158, %rs560, %rs559;
cvt.u16.u32	%rs920, %r158;

BB63_310:
bar.sync 0;
st.u8 [%rd111], %rs920;
bar.sync 0;
setp.lt.s32	%p225, %r1, 8;
@%p225 bra BB63_312;

cvt.s16.s8 %rs561, %rs920;
ld.s8 %rs562, [%rd111+-8];
mul.wide.s16 %r159, %rs562, %rs561;
cvt.u16.u32	%rs920, %r159;

BB63_312:
bar.sync 0;
st.u8 [%rd111], %rs920;
bar.sync 0;
setp.lt.s32	%p226, %r1, 16;
@%p226 bra BB63_314;

cvt.s16.s8 %rs563, %rs920;
ld.s8 %rs564, [%rd111+-16];
mul.wide.s16 %r160, %rs564, %rs563;
cvt.u16.u32	%rs920, %r160;

BB63_314:
bar.sync 0;
st.u8 [%rd111], %rs920;
bar.sync 0;
setp.lt.s32	%p227, %r1, 32;
@%p227 bra BB63_316;

cvt.s16.s8 %rs565, %rs920;
ld.s8 %rs566, [%rd111+-32];
mul.wide.s16 %r161, %rs566, %rs565;
cvt.u16.u32	%rs920, %r161;

BB63_316:
bar.sync 0;
st.u8 [%rd111], %rs920;
bar.sync 0;
setp.lt.s32	%p228, %r1, 64;
@%p228 bra BB63_318;

cvt.s16.s8 %rs567, %rs920;
ld.s8 %rs568, [%rd111+-64];
mul.wide.s16 %r162, %rs568, %rs567;
cvt.u16.u32	%rs920, %r162;

BB63_318:
bar.sync 0;
st.u8 [%rd111], %rs920;
bar.sync 0;
ld.u8 %rs952, [%rd40+127];
setp.eq.s32	%p229, %r1, 0;
mov.u16 %rs942, %rs81;
@%p229 bra BB63_320;

ld.u8 %rs942, [%rd111+-1];

BB63_320:
bar.sync 0;
st.u8 [%rd111], %rs942;
bar.sync 0;
bra.uni BB63_321;

BB63_265:
@%p42 bra BB63_267;

cvt.s16.s8 %rs537, %rs81;
ld.s8 %rs538, [%rd40];
mul.wide.s16 %r141, %rs538, %rs537;
st.u8 [%rd40], %r141;

BB63_267:
setp.ge.s32	%p195, %r1, %r296;
mov.u16 %rs950, %rs81;
@%p195 bra BB63_269;

ld.u8 %rs99, [%rd111];
mov.u16 %rs950, %rs99;

BB63_269:
mov.u16 %rs935, %rs950;
mov.u16 %rs949, %rs935;
bar.sync 0;
setp.le.s32	%p196, %r1, %r296;
setp.gt.s32	%p197, %r1, 0;
and.pred %p198, %p196, %p197;
@!%p198 bra BB63_271;
bra.uni BB63_270;

BB63_270:
cvt.s16.s8 %rs539, %rs949;
ld.s8 %rs540, [%rd111+-1];
mul.wide.s16 %r142, %rs540, %rs539;
cvt.u16.u32	%rs949, %r142;

BB63_271:
mov.u16 %rs948, %rs949;
bar.sync 0;
@%p195 bra BB63_273;

st.u8 [%rd111], %rs948;

BB63_273:
setp.gt.s32	%p12, %r1, 1;
bar.sync 0;
setp.lt.s32	%p200, %r12, %r296;
and.pred %p201, %p200, %p12;
@!%p201 bra BB63_275;
bra.uni BB63_274;

BB63_274:
cvt.s16.s8 %rs541, %rs948;
ld.s8 %rs542, [%rd111+-2];
mul.wide.s16 %r143, %rs542, %rs541;
cvt.u16.u32	%rs948, %r143;

BB63_275:
mov.u16 %rs947, %rs948;
bar.sync 0;
@%p195 bra BB63_277;

st.u8 [%rd111], %rs947;

BB63_277:
setp.gt.s32	%p13, %r1, 3;
bar.sync 0;
add.s32 %r144, %r12, -2;
setp.lt.s32	%p203, %r144, %r296;
and.pred %p204, %p203, %p13;
@!%p204 bra BB63_279;
bra.uni BB63_278;

BB63_278:
cvt.s16.s8 %rs543, %rs947;
ld.s8 %rs544, [%rd111+-4];
mul.wide.s16 %r145, %rs544, %rs543;
cvt.u16.u32	%rs947, %r145;

BB63_279:
mov.u16 %rs946, %rs947;
bar.sync 0;
@%p195 bra BB63_281;

st.u8 [%rd111], %rs946;

BB63_281:
setp.gt.s32	%p14, %r1, 7;
bar.sync 0;
add.s32 %r146, %r12, -6;
setp.lt.s32	%p206, %r146, %r296;
and.pred %p207, %p206, %p14;
@!%p207 bra BB63_283;
bra.uni BB63_282;

BB63_282:
cvt.s16.s8 %rs545, %rs946;
ld.s8 %rs546, [%rd111+-8];
mul.wide.s16 %r147, %rs546, %rs545;
cvt.u16.u32	%rs946, %r147;

BB63_283:
mov.u16 %rs945, %rs946;
bar.sync 0;
@%p195 bra BB63_285;

st.u8 [%rd111], %rs945;

BB63_285:
setp.gt.s32	%p15, %r1, 15;
bar.sync 0;
add.s32 %r148, %r12, -14;
setp.lt.s32	%p209, %r148, %r296;
and.pred %p210, %p209, %p15;
@!%p210 bra BB63_287;
bra.uni BB63_286;

BB63_286:
cvt.s16.s8 %rs547, %rs945;
ld.s8 %rs548, [%rd111+-16];
mul.wide.s16 %r149, %rs548, %rs547;
cvt.u16.u32	%rs945, %r149;

BB63_287:
mov.u16 %rs944, %rs945;
bar.sync 0;
@%p195 bra BB63_289;

st.u8 [%rd111], %rs944;

BB63_289:
setp.gt.s32	%p16, %r1, 31;
bar.sync 0;
add.s32 %r150, %r12, -30;
setp.lt.s32	%p212, %r150, %r296;
and.pred %p213, %p212, %p16;
@!%p213 bra BB63_291;
bra.uni BB63_290;

BB63_290:
cvt.s16.s8 %rs549, %rs944;
ld.s8 %rs550, [%rd111+-32];
mul.wide.s16 %r151, %rs550, %rs549;
cvt.u16.u32	%rs944, %r151;

BB63_291:
mov.u16 %rs943, %rs944;
bar.sync 0;
@%p195 bra BB63_293;

st.u8 [%rd111], %rs943;

BB63_293:
setp.gt.s32	%p17, %r1, 63;
bar.sync 0;
add.s32 %r152, %r12, -62;
setp.lt.s32	%p215, %r152, %r296;
and.pred %p216, %p215, %p17;
@!%p216 bra BB63_295;
bra.uni BB63_294;

BB63_294:
cvt.s16.s8 %rs551, %rs943;
ld.s8 %rs552, [%rd111+-64];
mul.wide.s16 %r153, %rs552, %rs551;
cvt.u16.u32	%rs943, %r153;

BB63_295:
bar.sync 0;
@%p195 bra BB63_297;

st.u8 [%rd111], %rs943;

BB63_297:
setp.lt.s32	%p18, %r1, %r296;
bar.sync 0;
add.s32 %r154, %r296, -1;
cvt.s64.s32	%rd466, %r154;
add.s64 %rd467, %rd40, %rd466;
ld.u8 %rs952, [%rd467];
not.pred %p218, %p18;
setp.eq.s32	%p219, %r1, 0;
or.pred %p220, %p219, %p218;
selp.b16	%rs919, %rs81, %rs943, %p18;
@%p220 bra BB63_299;

ld.u8 %rs919, [%rd111+-1];

BB63_299:
bar.sync 0;
@%p195 bra BB63_301;

st.u8 [%rd111], %rs919;

BB63_301:
bar.sync 0;

BB63_321:
mov.u16 %rs951, %rs952;
@%p182 bra BB63_323;

ld.u8 %rs964, [%rd111];

BB63_323:
bar.sync 0;
cvt.s64.s32	%rd468, %r15;
add.s64 %rd158, %rd1, %rd468;
setp.ge.u64	%p231, %rd1, %rd158;
@%p231 bra BB63_325;

cvt.s16.s8 %rs569, %rs964;
ld.local.s8 %rs570, [%rd1];
mul.wide.s16 %r163, %rs570, %rs569;
cvt.u16.u32	%rs964, %r163;
st.u8 [%rd112], %rs964;

BB63_325:
setp.ge.u64	%p232, %rd113, %rd158;
@%p232 bra BB63_327;

cvt.s16.s8 %rs571, %rs964;
ld.local.s8 %rs572, [%rd1+1];
mul.wide.s16 %r164, %rs572, %rs571;
cvt.u16.u32	%rs964, %r164;
st.u8 [%rd112+1], %rs964;

BB63_327:
add.s64 %rd469, %rd113, 1;
setp.ge.u64	%p233, %rd469, %rd158;
@%p233 bra BB63_329;

cvt.s16.s8 %rs573, %rs964;
ld.local.s8 %rs574, [%rd1+2];
mul.wide.s16 %r165, %rs574, %rs573;
cvt.u16.u32	%rs964, %r165;
st.u8 [%rd112+2], %rs964;

BB63_329:
add.s64 %rd470, %rd113, 2;
setp.ge.u64	%p234, %rd470, %rd158;
@%p234 bra BB63_331;

cvt.s16.s8 %rs575, %rs964;
ld.local.s8 %rs576, [%rd1+3];
mul.wide.s16 %r166, %rs576, %rs575;
cvt.u16.u32	%rs964, %r166;
st.u8 [%rd112+3], %rs964;

BB63_331:
add.s64 %rd471, %rd113, 3;
setp.ge.u64	%p235, %rd471, %rd158;
@%p235 bra BB63_333;

cvt.s16.s8 %rs577, %rs964;
ld.local.s8 %rs578, [%rd1+4];
mul.wide.s16 %r167, %rs578, %rs577;
cvt.u16.u32	%rs964, %r167;
st.u8 [%rd112+4], %rs964;

BB63_333:
add.s64 %rd472, %rd113, 4;
setp.ge.u64	%p236, %rd472, %rd158;
@%p236 bra BB63_335;

cvt.s16.s8 %rs579, %rs964;
ld.local.s8 %rs580, [%rd1+5];
mul.wide.s16 %r168, %rs580, %rs579;
cvt.u16.u32	%rs964, %r168;
st.u8 [%rd112+5], %rs964;

BB63_335:
add.s64 %rd473, %rd113, 5;
setp.ge.u64	%p237, %rd473, %rd158;
@%p237 bra BB63_337;

cvt.s16.s8 %rs581, %rs964;
ld.local.s8 %rs582, [%rd1+6];
mul.wide.s16 %r169, %rs582, %rs581;
cvt.u16.u32	%rs964, %r169;
st.u8 [%rd112+6], %rs964;

BB63_337:
add.s64 %rd474, %rd113, 6;
setp.ge.u64	%p238, %rd474, %rd158;
@%p238 bra BB63_339;

cvt.s16.s8 %rs583, %rs964;
ld.local.s8 %rs584, [%rd1+7];
mul.wide.s16 %r170, %rs584, %rs583;
cvt.u16.u32	%rs964, %r170;
st.u8 [%rd112+7], %rs964;

BB63_339:
add.s64 %rd475, %rd113, 7;
setp.ge.u64	%p239, %rd475, %rd158;
@%p239 bra BB63_341;

cvt.s16.s8 %rs585, %rs964;
ld.local.s8 %rs586, [%rd1+8];
mul.wide.s16 %r171, %rs586, %rs585;
st.u8 [%rd112+8], %r171;

BB63_341:
bar.sync 0;
@%p159 bra BB63_365;
bra.uni BB63_342;

BB63_365:
add.s64 %rd478, %rd667, %rd110;
ld.u8 %rs605, [%rd111];
st.global.u8 [%rd478], %rs605;
ld.u8 %rs606, [%rd111+128];
st.global.u8 [%rd478+128], %rs606;
ld.u8 %rs607, [%rd111+256];
st.global.u8 [%rd478+256], %rs607;
ld.u8 %rs608, [%rd111+384];
st.global.u8 [%rd478+384], %rs608;
ld.u8 %rs609, [%rd111+512];
st.global.u8 [%rd478+512], %rs609;
ld.u8 %rs610, [%rd111+640];
st.global.u8 [%rd478+640], %rs610;
ld.u8 %rs611, [%rd111+768];
st.global.u8 [%rd478+768], %rs611;
ld.u8 %rs612, [%rd111+896];
st.global.u8 [%rd478+896], %rs612;
ld.u8 %rs613, [%rd111+1024];
st.global.u8 [%rd478+1024], %rs613;
bra.uni BB63_366;

BB63_342:
setp.lt.s32	%p240, %r13, 1;
@%p240 bra BB63_366;

add.s64 %rd476, %rd122, %rd663;
add.s64 %rd700, %rd2, %rd476;
cvt.s64.s32	%rd477, %r13;
add.s64 %rd160, %rd40, %rd477;
mov.u64 %rd702, %rd40;

BB63_344:
sub.s64 %rd163, %rd160, %rd702;
setp.gt.s64	%p241, %rd163, 1151;
add.s64 %rd164, %rd702, %rd110;
@%p241 bra BB63_363;
bra.uni BB63_345;

BB63_363:
ld.u8 %rs596, [%rd164];
st.global.u8 [%rd700], %rs596;
ld.u8 %rs597, [%rd164+128];
st.global.u8 [%rd700+128], %rs597;
ld.u8 %rs598, [%rd164+256];
st.global.u8 [%rd700+256], %rs598;
ld.u8 %rs599, [%rd164+384];
st.global.u8 [%rd700+384], %rs599;
ld.u8 %rs600, [%rd164+512];
st.global.u8 [%rd700+512], %rs600;
ld.u8 %rs601, [%rd164+640];
st.global.u8 [%rd700+640], %rs601;
ld.u8 %rs602, [%rd164+768];
st.global.u8 [%rd700+768], %rs602;
ld.u8 %rs603, [%rd164+896];
st.global.u8 [%rd700+896], %rs603;
ld.u8 %rs604, [%rd164+1024];
st.global.u8 [%rd700+1024], %rs604;
bra.uni BB63_364;

BB63_345:
setp.ge.s64	%p242, %rd110, %rd163;
@%p242 bra BB63_347;

ld.u8 %rs587, [%rd164];
st.global.u8 [%rd700], %rs587;

BB63_347:
setp.ge.s64	%p243, %rd114, %rd163;
@%p243 bra BB63_349;

ld.u8 %rs588, [%rd164+128];
st.global.u8 [%rd700+128], %rs588;

BB63_349:
setp.ge.s64	%p244, %rd115, %rd163;
@%p244 bra BB63_351;

ld.u8 %rs589, [%rd164+256];
st.global.u8 [%rd700+256], %rs589;

BB63_351:
setp.ge.s64	%p245, %rd116, %rd163;
@%p245 bra BB63_353;

ld.u8 %rs590, [%rd164+384];
st.global.u8 [%rd700+384], %rs590;

BB63_353:
setp.ge.s64	%p246, %rd117, %rd163;
@%p246 bra BB63_355;

ld.u8 %rs591, [%rd164+512];
st.global.u8 [%rd700+512], %rs591;

BB63_355:
setp.ge.s64	%p247, %rd118, %rd163;
@%p247 bra BB63_357;

ld.u8 %rs592, [%rd164+640];
st.global.u8 [%rd700+640], %rs592;

BB63_357:
setp.ge.s64	%p248, %rd119, %rd163;
@%p248 bra BB63_359;

ld.u8 %rs593, [%rd164+768];
st.global.u8 [%rd700+768], %rs593;

BB63_359:
setp.ge.s64	%p249, %rd120, %rd163;
@%p249 bra BB63_361;

ld.u8 %rs594, [%rd164+896];
st.global.u8 [%rd700+896], %rs594;

BB63_361:
setp.ge.s64	%p250, %rd121, %rd163;
@%p250 bra BB63_364;

ld.u8 %rs595, [%rd164+1024];
st.global.u8 [%rd700+1024], %rs595;

BB63_364:
add.s64 %rd702, %rd702, 1152;
add.s64 %rd700, %rd700, 1152;
setp.lt.u64	%p251, %rd702, %rd160;
@%p251 bra BB63_344;

BB63_366:
bar.sync 0;
add.s64 %rd682, %rd126, 1152;
add.s64 %rd667, %rd667, 1152;
add.s64 %rd664, %rd125, 1152;
mov.u64 %rd675, %rd664;
sub.s64 %rd479, %rd664, %rd10;
setp.lt.s64	%p252, %rd479, 0;
add.s64 %rd663, %rd663, 1152;
@%p252 bra BB63_198;

BB63_367:
@%p42 bra BB63_383;


	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r172, 1, 0, p; 
} 


	setp.eq.s32	%p254, %r172, 0;
@%p254 bra BB63_382;

mov.u64 %rd481, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd482, %rd481;
sub.s64 %rd173, %rd40, %rd482;
setp.eq.s64	%p255, %rd40, 0;
@%p255 bra BB63_383;

add.s64 %rd483, %rd173, -16;
add.s64 %rd485, %rd481, %rd483;
add.s64 %rd175, %rd482, %rd483;
ld.shared.u8 %rs614, [%rd485];
or.b16 %rs615, %rs614, 1;
st.shared.u8 [%rd485], %rs615;
ld.shared.u64 %rd176, [%rd485+8];
setp.eq.s64	%p256, %rd176, 0;
mov.u64 %rd707, %rd175;
@%p256 bra BB63_376;

mov.u64 %rd177, %rd175;
ld.u8 %rs616, [%rd176];
and.b16 %rs617, %rs616, 1;
setp.eq.b16	%p257, %rs617, 1;
mov.u64 %rd707, %rd177;
@!%p257 bra BB63_376;
bra.uni BB63_372;

BB63_372:
ld.u64 %rd179, [%rd176];
shr.u64 %rd180, %rd179, 1;
add.s64 %rd181, %rd176, 16;
add.s64 %rd182, %rd181, %rd180;
ld.shared.u64 %rd487, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p258, %rd182, %rd487;
mov.u64 %rd707, %rd176;
@%p258 bra BB63_376;

ld.u8 %rs618, [%rd182];
and.b16 %rs619, %rs618, 1;
setp.eq.b16	%p259, %rs619, 1;
mov.u64 %rd704, %rd176;
mov.u64 %rd707, %rd704;
@!%p259 bra BB63_376;
bra.uni BB63_374;

BB63_374:
ld.u64 %rd488, [%rd182];
shr.u64 %rd489, %rd488, 1;
add.s64 %rd490, %rd489, %rd180;
add.s64 %rd491, %rd490, 16;
shl.b64 %rd492, %rd491, 1;
and.b64 %rd493, %rd179, 1;
or.b64 %rd494, %rd492, %rd493;
st.u64 [%rd176], %rd494;
and.b64 %rd183, %rd491, 9223372036854775807;
add.s64 %rd495, %rd181, %rd183;
ld.shared.u64 %rd496, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p260, %rd495, %rd496;
mov.u64 %rd705, %rd176;
mov.u64 %rd707, %rd705;
@%p260 bra BB63_376;

add.s64 %rd497, %rd183, %rd181;
st.u64 [%rd497+8], %rd176;
mov.u64 %rd707, %rd176;

BB63_376:
ld.u64 %rd186, [%rd707];
shr.u64 %rd187, %rd186, 1;
add.s64 %rd188, %rd707, 16;
add.s64 %rd189, %rd188, %rd187;
ld.shared.u64 %rd498, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p261, %rd189, %rd498;
@%p261 bra BB63_380;

ld.u8 %rs620, [%rd189];
and.b16 %rs621, %rs620, 1;
setp.eq.b16	%p262, %rs621, 1;
@!%p262 bra BB63_383;
bra.uni BB63_378;

BB63_378:
ld.u64 %rd499, [%rd189];
shr.u64 %rd500, %rd499, 1;
add.s64 %rd501, %rd500, %rd187;
add.s64 %rd502, %rd501, 16;
shl.b64 %rd503, %rd502, 1;
and.b64 %rd504, %rd186, 1;
or.b64 %rd505, %rd503, %rd504;
st.u64 [%rd707], %rd505;
and.b64 %rd190, %rd502, 9223372036854775807;
add.s64 %rd506, %rd188, %rd190;
ld.shared.u64 %rd507, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p263, %rd506, %rd507;
@%p263 bra BB63_383;

add.s64 %rd508, %rd190, %rd188;
st.u64 [%rd508+8], %rd707;
bra.uni BB63_383;

BB63_382:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd40;
call.uni 
free, 
(
param0
);


	}

BB63_383:
bar.sync 0;
bra.uni BB63_768;

BB63_380:
setp.lt.u64	%p264, %rd189, %rd707;
@%p264 bra BB63_383;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd707;
bra.uni BB63_383;

BB63_395:
mov.u64 %rd520, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd521, %rd520;
sub.s64 %rd522, %rd191, %rd521;
add.s64 %rd523, %rd522, 1168;
ld.shared.u64 %rd524, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p275, %rd523, %rd524;
mov.u64 %rd717, -1;
mov.u64 %rd718, %rd191;
@%p275 bra BB63_397;

add.s64 %rd202, %rd191, 1168;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd202;
mov.u64 %rd717, %rd202;
mov.u64 %rd718, %rd202;

BB63_397:
mov.u64 %rd203, %rd718;
setp.eq.s64	%p276, %rd717, -1;
@%p276 bra BB63_399;

mov.u64 %rd525, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd526, %rd525;
sub.s64 %rd527, %rd191, %rd526;
add.s64 %rd528, %rd525, %rd527;
ld.shared.u64 %rd529, [%rd528];
and.b64 %rd530, %rd529, 1;
or.b64 %rd531, %rd530, 2304;
st.shared.u64 [%rd528], %rd531;
st.shared.u64 [%rd528+8], %rd713;
mov.u16 %rs624, 0;
st.shared.u8 [%rd528], %rs624;

BB63_399:
mov.u64 %rd719, %rd191;
setp.eq.s64	%p277, %rd191, %rd203;
mov.u64 %rd720, 0;
@%p277 bra BB63_405;

BB63_404:
add.s64 %rd720, %rd719, 16;

BB63_405:
mov.u64 %rd721, %rd720;
setp.ne.s64	%p280, %rd720, 0;
@%p280 bra BB63_407;

mov.u64 %rd547, 1152;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd547;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd721, [retval0+0];


	}

BB63_407:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd721;

BB63_408:
ld.param.u64 %rd627, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIaEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIaNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIaENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd626, %rd627;
add.s64 %rd549, %rd9, 1;
add.s64 %rd764, %rd626, %rd549;
add.s64 %rd757, %rd627, %rd549;
add.s64 %rd749, %rd2, %rd549;
bar.sync 0;
ld.shared.u64 %rd220, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd220; 
selp.u32 %r173, 1, 0, p; 
} 


	setp.eq.s32	%p281, %r173, 0;
sub.s64 %rd221, %rd757, %rd10;
@%p281 bra BB63_580;

setp.gt.s64	%p282, %rd221, -1;
@%p282 bra BB63_751;

mov.u64 %rd551, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd552, %rd551;
sub.s64 %rd553, %rd220, %rd552;
add.s64 %rd222, %rd551, %rd553;
mov.u64 %rd223, %rd220;
mov.u64 %rd722, %rd757;
cvt.s64.s32	%rd225, %r1;
add.s64 %rd226, %rd222, %rd225;
mul.lo.s32 %r19, %r1, -9;
mul.lo.s32 %r174, %r1, 9;
cvt.s64.s32	%rd554, %r174;
add.s64 %rd227, %rd222, %rd554;
add.s64 %rd228, %rd1, 1;
add.s32 %r175, %r1, 128;
cvt.s64.s32	%rd229, %r175;
add.s32 %r176, %r1, 256;
cvt.s64.s32	%rd230, %r176;
add.s32 %r177, %r1, 384;
cvt.s64.s32	%rd231, %r177;
add.s32 %r178, %r1, 512;
cvt.s64.s32	%rd232, %r178;
add.s32 %r179, %r1, 640;
cvt.s64.s32	%rd233, %r179;
add.s32 %r180, %r1, 768;
cvt.s64.s32	%rd234, %r180;
add.s32 %r181, %r1, 896;
cvt.s64.s32	%rd235, %r181;
add.s32 %r182, %r1, 1024;
cvt.s64.s32	%rd236, %r182;
add.s32 %r20, %r1, -2;

BB63_411:
mov.u16 %rs161, %rs1012;
mov.u64 %rd759, %rd764;
mov.u64 %rd239, %rd759;
mov.u64 %rd752, %rd757;
mov.u64 %rd238, %rd752;
mov.u64 %rd746, %rd749;
mov.u64 %rd240, %rd746;
mov.u64 %rd237, %rd722;
sub.s64 %rd555, %rd10, %rd237;
cvt.u32.u64	%r183, %rd555;
mov.u32 %r184, 1152;
min.s32 %r21, %r183, %r184;
setp.eq.s32	%p283, %r21, 1152;
@%p283 bra BB63_435;
bra.uni BB63_412;

BB63_435:
add.s64 %rd558, %rd239, %rd225;
ld.global.u8 %rs647, [%rd558];
ld.global.u8 %rs648, [%rd558+128];
ld.global.u8 %rs649, [%rd558+256];
ld.global.u8 %rs650, [%rd558+384];
ld.global.u8 %rs651, [%rd558+512];
ld.global.u8 %rs652, [%rd558+640];
ld.global.u8 %rs653, [%rd558+768];
ld.global.u8 %rs654, [%rd558+896];
ld.global.u8 %rs655, [%rd558+1024];
st.shared.u8 [%rd226], %rs647;
st.shared.u8 [%rd226+128], %rs648;
st.shared.u8 [%rd226+256], %rs649;
st.shared.u8 [%rd226+384], %rs650;
st.shared.u8 [%rd226+512], %rs651;
st.shared.u8 [%rd226+640], %rs652;
st.shared.u8 [%rd226+768], %rs653;
st.shared.u8 [%rd226+896], %rs654;
st.shared.u8 [%rd226+1024], %rs655;
bra.uni BB63_436;

BB63_412:
setp.lt.s32	%p284, %r21, 1;
@%p284 bra BB63_436;

cvt.s64.s32	%rd556, %r21;
add.s64 %rd241, %rd238, %rd556;
mov.u64 %rd723, %rd238;
mov.u64 %rd741, %rd222;
mov.u64 %rd756, %rd238;
mov.u64 %rd763, %rd239;

BB63_414:
mov.u64 %rd246, %rd763;
mov.u64 %rd245, %rd756;
mov.u64 %rd244, %rd741;
mov.u64 %rd243, %rd723;
sub.s64 %rd247, %rd241, %rd243;
setp.gt.s64	%p285, %rd247, 1151;
add.s64 %rd248, %rd246, %rd225;
add.s64 %rd249, %rd244, %rd225;
@%p285 bra BB63_433;
bra.uni BB63_415;

BB63_433:
ld.global.u8 %rs638, [%rd248];
ld.global.u8 %rs639, [%rd248+128];
ld.global.u8 %rs640, [%rd248+256];
ld.global.u8 %rs641, [%rd248+384];
ld.global.u8 %rs642, [%rd248+512];
ld.global.u8 %rs643, [%rd248+640];
ld.global.u8 %rs644, [%rd248+768];
ld.global.u8 %rs645, [%rd248+896];
ld.global.u8 %rs646, [%rd248+1024];
st.shared.u8 [%rd249], %rs638;
st.shared.u8 [%rd249+128], %rs639;
st.shared.u8 [%rd249+256], %rs640;
st.shared.u8 [%rd249+384], %rs641;
st.shared.u8 [%rd249+512], %rs642;
st.shared.u8 [%rd249+640], %rs643;
st.shared.u8 [%rd249+768], %rs644;
st.shared.u8 [%rd249+896], %rs645;
st.shared.u8 [%rd249+1024], %rs646;
bra.uni BB63_434;

BB63_415:
setp.ge.s64	%p286, %rd225, %rd247;
@%p286 bra BB63_417;

ld.global.u8 %rs629, [%rd248];
st.shared.u8 [%rd249], %rs629;

BB63_417:
setp.ge.s64	%p287, %rd229, %rd247;
@%p287 bra BB63_419;

ld.global.u8 %rs630, [%rd248+128];
st.shared.u8 [%rd249+128], %rs630;

BB63_419:
setp.ge.s64	%p288, %rd230, %rd247;
@%p288 bra BB63_421;

ld.global.u8 %rs631, [%rd248+256];
st.shared.u8 [%rd249+256], %rs631;

BB63_421:
setp.ge.s64	%p289, %rd231, %rd247;
@%p289 bra BB63_423;

ld.global.u8 %rs632, [%rd248+384];
st.shared.u8 [%rd249+384], %rs632;

BB63_423:
setp.ge.s64	%p290, %rd232, %rd247;
@%p290 bra BB63_425;

ld.global.u8 %rs633, [%rd248+512];
st.shared.u8 [%rd249+512], %rs633;

BB63_425:
setp.ge.s64	%p291, %rd233, %rd247;
@%p291 bra BB63_427;

ld.global.u8 %rs634, [%rd248+640];
st.shared.u8 [%rd249+640], %rs634;

BB63_427:
setp.ge.s64	%p292, %rd234, %rd247;
@%p292 bra BB63_429;

ld.global.u8 %rs635, [%rd248+768];
st.shared.u8 [%rd249+768], %rs635;

BB63_429:
setp.ge.s64	%p293, %rd235, %rd247;
@%p293 bra BB63_431;

ld.global.u8 %rs636, [%rd248+896];
st.shared.u8 [%rd249+896], %rs636;

BB63_431:
setp.ge.s64	%p294, %rd236, %rd247;
@%p294 bra BB63_434;

ld.global.u8 %rs637, [%rd248+1024];
st.shared.u8 [%rd249+1024], %rs637;

BB63_434:
add.s64 %rd250, %rd246, 1152;
add.s64 %rd251, %rd244, 1152;
add.s64 %rd723, %rd245, 1152;
mov.u64 %rd252, %rd723;
sub.s64 %rd557, %rd723, %rd241;
setp.lt.s64	%p295, %rd557, 0;
mov.u64 %rd741, %rd251;
mov.u64 %rd756, %rd252;
mov.u64 %rd763, %rd250;
@%p295 bra BB63_414;

BB63_436:
bar.sync 0;
add.s32 %r185, %r21, %r19;
mov.u32 %r186, 9;
min.s32 %r22, %r185, %r186;
mov.u32 %r187, 0;
max.s32 %r23, %r22, %r187;
setp.gt.u32	%p296, %r23, 8;
@%p296 bra BB63_455;
bra.uni BB63_437;

BB63_455:
ld.shared.u8 %rs665, [%rd227];
ld.shared.u8 %rs666, [%rd227+1];
ld.shared.u8 %rs667, [%rd227+2];
ld.shared.u8 %rs668, [%rd227+3];
ld.shared.u8 %rs669, [%rd227+4];
ld.shared.u8 %rs670, [%rd227+5];
ld.shared.u8 %rs671, [%rd227+6];
ld.shared.u8 %rs672, [%rd227+7];
ld.shared.u8 %rs673, [%rd227+8];
st.local.u8 [%rd1], %rs665;
st.local.u8 [%rd1+1], %rs666;
st.local.u8 [%rd1+2], %rs667;
st.local.u8 [%rd1+3], %rs668;
st.local.u8 [%rd1+4], %rs669;
st.local.u8 [%rd1+5], %rs670;
st.local.u8 [%rd1+6], %rs671;
st.local.u8 [%rd1+7], %rs672;
st.local.u8 [%rd1+8], %rs673;
bra.uni BB63_456;

BB63_437:
mov.u64 %rd255, %rd1;
setp.lt.s32	%p297, %r22, 1;
mov.u64 %rd738, %rd255;
@%p297 bra BB63_439;

ld.shared.u8 %rs656, [%rd227];
st.local.u8 [%rd1], %rs656;
mov.u64 %rd738, %rd228;

BB63_439:
mov.u64 %rd724, %rd738;
mov.u64 %rd737, %rd724;
setp.lt.s32	%p298, %r23, 2;
@%p298 bra BB63_441;

ld.shared.u8 %rs657, [%rd227+1];
st.local.u8 [%rd737], %rs657;
add.s64 %rd737, %rd737, 1;

BB63_441:
mov.u64 %rd736, %rd737;
setp.lt.s32	%p299, %r23, 3;
@%p299 bra BB63_443;

ld.shared.u8 %rs658, [%rd227+2];
st.local.u8 [%rd736], %rs658;
add.s64 %rd736, %rd736, 1;

BB63_443:
mov.u64 %rd735, %rd736;
setp.lt.s32	%p300, %r23, 4;
@%p300 bra BB63_445;

ld.shared.u8 %rs659, [%rd227+3];
st.local.u8 [%rd735], %rs659;
add.s64 %rd735, %rd735, 1;

BB63_445:
mov.u64 %rd734, %rd735;
setp.lt.s32	%p301, %r23, 5;
@%p301 bra BB63_447;

ld.shared.u8 %rs660, [%rd227+4];
st.local.u8 [%rd734], %rs660;
add.s64 %rd734, %rd734, 1;

BB63_447:
mov.u64 %rd733, %rd734;
setp.lt.s32	%p302, %r23, 6;
@%p302 bra BB63_449;

ld.shared.u8 %rs661, [%rd227+5];
st.local.u8 [%rd733], %rs661;
add.s64 %rd733, %rd733, 1;

BB63_449:
mov.u64 %rd732, %rd733;
setp.lt.s32	%p303, %r23, 7;
@%p303 bra BB63_451;

ld.shared.u8 %rs662, [%rd227+6];
st.local.u8 [%rd732], %rs662;
add.s64 %rd732, %rd732, 1;

BB63_451:
mov.u64 %rd731, %rd732;
setp.lt.s32	%p304, %r23, 8;
@%p304 bra BB63_453;

ld.shared.u8 %rs663, [%rd227+7];
st.local.u8 [%rd731], %rs663;
add.s64 %rd731, %rd731, 1;

BB63_453:
setp.lt.s32	%p305, %r23, 9;
@%p305 bra BB63_456;

ld.shared.u8 %rs664, [%rd227+8];
st.local.u8 [%rd731], %rs664;

BB63_456:
setp.eq.s32	%p306, %r23, 0;
@%p306 bra BB63_473;

ld.local.u8 %rs968, [%rd1];
add.s32 %r24, %r23, -1;
setp.lt.s32	%p307, %r24, 1;
@%p307 bra BB63_459;

cvt.s16.s8 %rs675, %rs968;
ld.local.s8 %rs676, [%rd1+1];
mul.wide.s16 %r188, %rs676, %rs675;
cvt.u16.u32	%rs968, %r188;

BB63_459:
setp.lt.s32	%p308, %r24, 2;
@%p308 bra BB63_461;

cvt.s16.s8 %rs677, %rs968;
ld.local.s8 %rs678, [%rd1+2];
mul.wide.s16 %r189, %rs678, %rs677;
cvt.u16.u32	%rs968, %r189;

BB63_461:
setp.lt.s32	%p309, %r24, 3;
@%p309 bra BB63_463;

cvt.s16.s8 %rs679, %rs968;
ld.local.s8 %rs680, [%rd1+3];
mul.wide.s16 %r190, %rs680, %rs679;
cvt.u16.u32	%rs968, %r190;

BB63_463:
setp.lt.s32	%p310, %r24, 4;
@%p310 bra BB63_465;

cvt.s16.s8 %rs681, %rs968;
ld.local.s8 %rs682, [%rd1+4];
mul.wide.s16 %r191, %rs682, %rs681;
cvt.u16.u32	%rs968, %r191;

BB63_465:
setp.lt.s32	%p311, %r24, 5;
@%p311 bra BB63_467;

cvt.s16.s8 %rs683, %rs968;
ld.local.s8 %rs684, [%rd1+5];
mul.wide.s16 %r192, %rs684, %rs683;
cvt.u16.u32	%rs968, %r192;

BB63_467:
setp.lt.s32	%p312, %r24, 6;
@%p312 bra BB63_469;

cvt.s16.s8 %rs685, %rs968;
ld.local.s8 %rs686, [%rd1+6];
mul.wide.s16 %r193, %rs686, %rs685;
cvt.u16.u32	%rs968, %r193;

BB63_469:
setp.lt.s32	%p313, %r24, 7;
@%p313 bra BB63_471;

cvt.s16.s8 %rs687, %rs968;
ld.local.s8 %rs688, [%rd1+7];
mul.wide.s16 %r194, %rs688, %rs687;
cvt.u16.u32	%rs968, %r194;

BB63_471:
setp.lt.s32	%p314, %r24, 8;
@%p314 bra BB63_473;

cvt.s16.s8 %rs689, %rs968;
ld.local.s8 %rs690, [%rd1+8];
mul.wide.s16 %r195, %rs690, %rs689;
cvt.u16.u32	%rs968, %r195;

BB63_473:
bar.sync 0;
@%p306 bra BB63_475;

st.shared.u8 [%rd226], %rs968;

BB63_475:
bar.sync 0;
setp.gt.s32	%p316, %r21, 1151;
mov.u32 %r297, 128;
@%p316 bra BB63_477;

add.s32 %r197, %r21, 8;
mul.hi.s32 %r198, %r197, 954437177;
shr.u32 %r199, %r198, 31;
shr.s32 %r200, %r198, 1;
add.s32 %r297, %r200, %r199;

BB63_477:
setp.eq.s32	%p317, %r297, 128;
@%p317 bra BB63_515;
bra.uni BB63_478;

BB63_515:
@%p42 bra BB63_517;

cvt.s16.s8 %rs707, %rs161;
ld.shared.s8 %rs708, [%rd222];
mul.wide.s16 %r215, %rs708, %rs707;
st.shared.u8 [%rd222], %r215;

BB63_517:
setp.lt.s32	%p31, %r1, 1;
ld.shared.u8 %rs967, [%rd226];
bar.sync 0;
@%p31 bra BB63_519;

cvt.s16.s8 %rs709, %rs967;
ld.shared.s8 %rs710, [%rd226+-1];
mul.wide.s16 %r216, %rs710, %rs709;
cvt.u16.u32	%rs967, %r216;

BB63_519:
bar.sync 0;
st.shared.u8 [%rd226], %rs967;
bar.sync 0;
setp.lt.s32	%p347, %r1, 2;
@%p347 bra BB63_521;

cvt.s16.s8 %rs711, %rs967;
ld.shared.s8 %rs712, [%rd226+-2];
mul.wide.s16 %r217, %rs712, %rs711;
cvt.u16.u32	%rs967, %r217;

BB63_521:
bar.sync 0;
st.shared.u8 [%rd226], %rs967;
bar.sync 0;
setp.lt.s32	%p348, %r1, 4;
@%p348 bra BB63_523;

cvt.s16.s8 %rs713, %rs967;
ld.shared.s8 %rs714, [%rd226+-4];
mul.wide.s16 %r218, %rs714, %rs713;
cvt.u16.u32	%rs967, %r218;

BB63_523:
bar.sync 0;
st.shared.u8 [%rd226], %rs967;
bar.sync 0;
setp.lt.s32	%p349, %r1, 8;
@%p349 bra BB63_525;

cvt.s16.s8 %rs715, %rs967;
ld.shared.s8 %rs716, [%rd226+-8];
mul.wide.s16 %r219, %rs716, %rs715;
cvt.u16.u32	%rs967, %r219;

BB63_525:
bar.sync 0;
st.shared.u8 [%rd226], %rs967;
bar.sync 0;
setp.lt.s32	%p350, %r1, 16;
@%p350 bra BB63_527;

cvt.s16.s8 %rs717, %rs967;
ld.shared.s8 %rs718, [%rd226+-16];
mul.wide.s16 %r220, %rs718, %rs717;
cvt.u16.u32	%rs967, %r220;

BB63_527:
bar.sync 0;
st.shared.u8 [%rd226], %rs967;
bar.sync 0;
setp.lt.s32	%p351, %r1, 32;
@%p351 bra BB63_529;

cvt.s16.s8 %rs719, %rs967;
ld.shared.s8 %rs720, [%rd226+-32];
mul.wide.s16 %r221, %rs720, %rs719;
cvt.u16.u32	%rs967, %r221;

BB63_529:
bar.sync 0;
st.shared.u8 [%rd226], %rs967;
bar.sync 0;
setp.lt.s32	%p352, %r1, 64;
@%p352 bra BB63_531;

cvt.s16.s8 %rs721, %rs967;
ld.shared.s8 %rs722, [%rd226+-64];
mul.wide.s16 %r222, %rs722, %rs721;
cvt.u16.u32	%rs967, %r222;

BB63_531:
bar.sync 0;
st.shared.u8 [%rd226], %rs967;
bar.sync 0;
ld.shared.u8 %rs1013, [%rd222+127];
mov.u16 %rs1003, %rs161;
@%p21 bra BB63_533;

ld.shared.u8 %rs1003, [%rd226+-1];

BB63_533:
bar.sync 0;
st.shared.u8 [%rd226], %rs1003;
bar.sync 0;
bra.uni BB63_534;

BB63_478:
@%p42 bra BB63_480;

cvt.s16.s8 %rs691, %rs161;
ld.shared.s8 %rs692, [%rd222];
mul.wide.s16 %r201, %rs692, %rs691;
st.shared.u8 [%rd222], %r201;

BB63_480:
setp.ge.s32	%p319, %r1, %r297;
mov.u16 %rs1011, %rs161;
@%p319 bra BB63_482;

ld.shared.u8 %rs179, [%rd226];
mov.u16 %rs1011, %rs179;

BB63_482:
mov.u16 %rs976, %rs1011;
mov.u16 %rs1010, %rs976;
bar.sync 0;
setp.le.s32	%p320, %r1, %r297;
setp.gt.s32	%p321, %r1, 0;
and.pred %p322, %p320, %p321;
@!%p322 bra BB63_484;
bra.uni BB63_483;

BB63_483:
cvt.s16.s8 %rs693, %rs1010;
ld.shared.s8 %rs694, [%rd226+-1];
mul.wide.s16 %r202, %rs694, %rs693;
cvt.u16.u32	%rs1010, %r202;

BB63_484:
mov.u16 %rs1009, %rs1010;
bar.sync 0;
@%p319 bra BB63_486;

st.shared.u8 [%rd226], %rs1009;

BB63_486:
setp.gt.s32	%p24, %r1, 1;
bar.sync 0;
setp.lt.s32	%p324, %r20, %r297;
and.pred %p325, %p324, %p24;
@!%p325 bra BB63_488;
bra.uni BB63_487;

BB63_487:
cvt.s16.s8 %rs695, %rs1009;
ld.shared.s8 %rs696, [%rd226+-2];
mul.wide.s16 %r203, %rs696, %rs695;
cvt.u16.u32	%rs1009, %r203;

BB63_488:
mov.u16 %rs1008, %rs1009;
bar.sync 0;
@%p319 bra BB63_490;

st.shared.u8 [%rd226], %rs1008;

BB63_490:
setp.gt.s32	%p25, %r1, 3;
bar.sync 0;
add.s32 %r204, %r20, -2;
setp.lt.s32	%p327, %r204, %r297;
and.pred %p328, %p327, %p25;
@!%p328 bra BB63_492;
bra.uni BB63_491;

BB63_491:
cvt.s16.s8 %rs697, %rs1008;
ld.shared.s8 %rs698, [%rd226+-4];
mul.wide.s16 %r205, %rs698, %rs697;
cvt.u16.u32	%rs1008, %r205;

BB63_492:
mov.u16 %rs1007, %rs1008;
bar.sync 0;
@%p319 bra BB63_494;

st.shared.u8 [%rd226], %rs1007;

BB63_494:
setp.gt.s32	%p26, %r1, 7;
bar.sync 0;
add.s32 %r206, %r20, -6;
setp.lt.s32	%p330, %r206, %r297;
and.pred %p331, %p330, %p26;
@!%p331 bra BB63_496;
bra.uni BB63_495;

BB63_495:
cvt.s16.s8 %rs699, %rs1007;
ld.shared.s8 %rs700, [%rd226+-8];
mul.wide.s16 %r207, %rs700, %rs699;
cvt.u16.u32	%rs1007, %r207;

BB63_496:
mov.u16 %rs1006, %rs1007;
bar.sync 0;
@%p319 bra BB63_498;

st.shared.u8 [%rd226], %rs1006;

BB63_498:
setp.gt.s32	%p27, %r1, 15;
bar.sync 0;
add.s32 %r208, %r20, -14;
setp.lt.s32	%p333, %r208, %r297;
and.pred %p334, %p333, %p27;
@!%p334 bra BB63_500;
bra.uni BB63_499;

BB63_499:
cvt.s16.s8 %rs701, %rs1006;
ld.shared.s8 %rs702, [%rd226+-16];
mul.wide.s16 %r209, %rs702, %rs701;
cvt.u16.u32	%rs1006, %r209;

BB63_500:
mov.u16 %rs1005, %rs1006;
bar.sync 0;
@%p319 bra BB63_502;

st.shared.u8 [%rd226], %rs1005;

BB63_502:
setp.gt.s32	%p28, %r1, 31;
bar.sync 0;
add.s32 %r210, %r20, -30;
setp.lt.s32	%p336, %r210, %r297;
and.pred %p337, %p336, %p28;
@!%p337 bra BB63_504;
bra.uni BB63_503;

BB63_503:
cvt.s16.s8 %rs703, %rs1005;
ld.shared.s8 %rs704, [%rd226+-32];
mul.wide.s16 %r211, %rs704, %rs703;
cvt.u16.u32	%rs1005, %r211;

BB63_504:
mov.u16 %rs1004, %rs1005;
bar.sync 0;
@%p319 bra BB63_506;

st.shared.u8 [%rd226], %rs1004;

BB63_506:
setp.gt.s32	%p29, %r1, 63;
bar.sync 0;
add.s32 %r212, %r20, -62;
setp.lt.s32	%p339, %r212, %r297;
and.pred %p340, %p339, %p29;
@!%p340 bra BB63_508;
bra.uni BB63_507;

BB63_507:
cvt.s16.s8 %rs705, %rs1004;
ld.shared.s8 %rs706, [%rd226+-64];
mul.wide.s16 %r213, %rs706, %rs705;
cvt.u16.u32	%rs1004, %r213;

BB63_508:
bar.sync 0;
@%p319 bra BB63_510;

st.shared.u8 [%rd226], %rs1004;

BB63_510:
setp.lt.s32	%p30, %r1, %r297;
bar.sync 0;
add.s32 %r214, %r297, -1;
cvt.s64.s32	%rd559, %r214;
add.s64 %rd560, %rd222, %rd559;
ld.shared.u8 %rs1013, [%rd560];
not.pred %p342, %p30;
or.pred %p344, %p21, %p342;
selp.b16	%rs966, %rs161, %rs1004, %p30;
@%p344 bra BB63_512;

ld.shared.u8 %rs966, [%rd226+-1];

BB63_512:
bar.sync 0;
@%p319 bra BB63_514;

st.shared.u8 [%rd226], %rs966;

BB63_514:
bar.sync 0;

BB63_534:
mov.u16 %rs1012, %rs1013;
@%p306 bra BB63_536;

ld.shared.u8 %rs968, [%rd226];

BB63_536:
bar.sync 0;
cvt.s64.s32	%rd561, %r23;
add.s64 %rd271, %rd1, %rd561;
setp.ge.u64	%p355, %rd1, %rd271;
@%p355 bra BB63_538;

cvt.s16.s8 %rs723, %rs968;
ld.local.s8 %rs724, [%rd1];
mul.wide.s16 %r223, %rs724, %rs723;
cvt.u16.u32	%rs968, %r223;
st.shared.u8 [%rd227], %rs968;

BB63_538:
setp.ge.u64	%p356, %rd228, %rd271;
@%p356 bra BB63_540;

cvt.s16.s8 %rs725, %rs968;
ld.local.s8 %rs726, [%rd1+1];
mul.wide.s16 %r224, %rs726, %rs725;
cvt.u16.u32	%rs968, %r224;
st.shared.u8 [%rd227+1], %rs968;

BB63_540:
add.s64 %rd562, %rd228, 1;
setp.ge.u64	%p357, %rd562, %rd271;
@%p357 bra BB63_542;

cvt.s16.s8 %rs727, %rs968;
ld.local.s8 %rs728, [%rd1+2];
mul.wide.s16 %r225, %rs728, %rs727;
cvt.u16.u32	%rs968, %r225;
st.shared.u8 [%rd227+2], %rs968;

BB63_542:
add.s64 %rd563, %rd228, 2;
setp.ge.u64	%p358, %rd563, %rd271;
@%p358 bra BB63_544;

cvt.s16.s8 %rs729, %rs968;
ld.local.s8 %rs730, [%rd1+3];
mul.wide.s16 %r226, %rs730, %rs729;
cvt.u16.u32	%rs968, %r226;
st.shared.u8 [%rd227+3], %rs968;

BB63_544:
add.s64 %rd564, %rd228, 3;
setp.ge.u64	%p359, %rd564, %rd271;
@%p359 bra BB63_546;

cvt.s16.s8 %rs731, %rs968;
ld.local.s8 %rs732, [%rd1+4];
mul.wide.s16 %r227, %rs732, %rs731;
cvt.u16.u32	%rs968, %r227;
st.shared.u8 [%rd227+4], %rs968;

BB63_546:
add.s64 %rd565, %rd228, 4;
setp.ge.u64	%p360, %rd565, %rd271;
@%p360 bra BB63_548;

cvt.s16.s8 %rs733, %rs968;
ld.local.s8 %rs734, [%rd1+5];
mul.wide.s16 %r228, %rs734, %rs733;
cvt.u16.u32	%rs968, %r228;
st.shared.u8 [%rd227+5], %rs968;

BB63_548:
add.s64 %rd566, %rd228, 5;
setp.ge.u64	%p361, %rd566, %rd271;
@%p361 bra BB63_550;

cvt.s16.s8 %rs735, %rs968;
ld.local.s8 %rs736, [%rd1+6];
mul.wide.s16 %r229, %rs736, %rs735;
cvt.u16.u32	%rs968, %r229;
st.shared.u8 [%rd227+6], %rs968;

BB63_550:
add.s64 %rd567, %rd228, 6;
setp.ge.u64	%p362, %rd567, %rd271;
@%p362 bra BB63_552;

cvt.s16.s8 %rs737, %rs968;
ld.local.s8 %rs738, [%rd1+7];
mul.wide.s16 %r230, %rs738, %rs737;
cvt.u16.u32	%rs968, %r230;
st.shared.u8 [%rd227+7], %rs968;

BB63_552:
add.s64 %rd568, %rd228, 7;
setp.ge.u64	%p363, %rd568, %rd271;
@%p363 bra BB63_554;

cvt.s16.s8 %rs739, %rs968;
ld.local.s8 %rs740, [%rd1+8];
mul.wide.s16 %r231, %rs740, %rs739;
st.shared.u8 [%rd227+8], %r231;

BB63_554:
bar.sync 0;
@%p283 bra BB63_578;
bra.uni BB63_555;

BB63_578:
add.s64 %rd569, %rd240, %rd225;
ld.shared.u8 %rs759, [%rd226];
ld.shared.u8 %rs760, [%rd226+128];
ld.shared.u8 %rs761, [%rd226+256];
ld.shared.u8 %rs762, [%rd226+384];
ld.shared.u8 %rs763, [%rd226+512];
ld.shared.u8 %rs764, [%rd226+640];
ld.shared.u8 %rs765, [%rd226+768];
ld.shared.u8 %rs766, [%rd226+896];
ld.shared.u8 %rs767, [%rd226+1024];
st.global.u8 [%rd569], %rs759;
st.global.u8 [%rd569+128], %rs760;
st.global.u8 [%rd569+256], %rs761;
st.global.u8 [%rd569+384], %rs762;
st.global.u8 [%rd569+512], %rs763;
st.global.u8 [%rd569+640], %rs764;
st.global.u8 [%rd569+768], %rs765;
st.global.u8 [%rd569+896], %rs766;
st.global.u8 [%rd569+1024], %rs767;
bra.uni BB63_579;

BB63_555:
cvt.s64.s32	%rd272, %r21;
add.s64 %rd273, %rd222, %rd272;
setp.ge.u64	%p364, %rd222, %rd273;
@%p364 bra BB63_579;

add.s64 %rd274, %rd220, %rd272;
mov.u64 %rd740, %rd222;
mov.u64 %rd742, %rd223;
mov.u64 %rd748, %rd240;

BB63_557:
mov.u64 %rd277, %rd748;
mov.u64 %rd276, %rd742;
sub.s64 %rd278, %rd274, %rd276;
setp.gt.s64	%p365, %rd278, 1151;
add.s64 %rd279, %rd740, %rd225;
add.s64 %rd280, %rd277, %rd225;
@%p365 bra BB63_576;
bra.uni BB63_558;

BB63_576:
ld.shared.u8 %rs750, [%rd279];
ld.shared.u8 %rs751, [%rd279+128];
ld.shared.u8 %rs752, [%rd279+256];
ld.shared.u8 %rs753, [%rd279+384];
ld.shared.u8 %rs754, [%rd279+512];
ld.shared.u8 %rs755, [%rd279+640];
ld.shared.u8 %rs756, [%rd279+768];
ld.shared.u8 %rs757, [%rd279+896];
ld.shared.u8 %rs758, [%rd279+1024];
st.global.u8 [%rd280], %rs750;
st.global.u8 [%rd280+128], %rs751;
st.global.u8 [%rd280+256], %rs752;
st.global.u8 [%rd280+384], %rs753;
st.global.u8 [%rd280+512], %rs754;
st.global.u8 [%rd280+640], %rs755;
st.global.u8 [%rd280+768], %rs756;
st.global.u8 [%rd280+896], %rs757;
st.global.u8 [%rd280+1024], %rs758;
bra.uni BB63_577;

BB63_558:
setp.ge.s64	%p366, %rd225, %rd278;
@%p366 bra BB63_560;

ld.shared.u8 %rs741, [%rd279];
st.global.u8 [%rd280], %rs741;

BB63_560:
setp.ge.s64	%p367, %rd229, %rd278;
@%p367 bra BB63_562;

ld.shared.u8 %rs742, [%rd279+128];
st.global.u8 [%rd280+128], %rs742;

BB63_562:
setp.ge.s64	%p368, %rd230, %rd278;
@%p368 bra BB63_564;

ld.shared.u8 %rs743, [%rd279+256];
st.global.u8 [%rd280+256], %rs743;

BB63_564:
setp.ge.s64	%p369, %rd231, %rd278;
@%p369 bra BB63_566;

ld.shared.u8 %rs744, [%rd279+384];
st.global.u8 [%rd280+384], %rs744;

BB63_566:
setp.ge.s64	%p370, %rd232, %rd278;
@%p370 bra BB63_568;

ld.shared.u8 %rs745, [%rd279+512];
st.global.u8 [%rd280+512], %rs745;

BB63_568:
setp.ge.s64	%p371, %rd233, %rd278;
@%p371 bra BB63_570;

ld.shared.u8 %rs746, [%rd279+640];
st.global.u8 [%rd280+640], %rs746;

BB63_570:
setp.ge.s64	%p372, %rd234, %rd278;
@%p372 bra BB63_572;

ld.shared.u8 %rs747, [%rd279+768];
st.global.u8 [%rd280+768], %rs747;

BB63_572:
setp.ge.s64	%p373, %rd235, %rd278;
@%p373 bra BB63_574;

ld.shared.u8 %rs748, [%rd279+896];
st.global.u8 [%rd280+896], %rs748;

BB63_574:
setp.ge.s64	%p374, %rd236, %rd278;
@%p374 bra BB63_577;

ld.shared.u8 %rs749, [%rd279+1024];
st.global.u8 [%rd280+1024], %rs749;

BB63_577:
add.s64 %rd740, %rd740, 1152;
add.s64 %rd282, %rd276, 1152;
add.s64 %rd283, %rd277, 1152;
setp.lt.u64	%p375, %rd740, %rd273;
mov.u64 %rd742, %rd282;
mov.u64 %rd748, %rd283;
@%p375 bra BB63_557;

BB63_579:
bar.sync 0;
add.s64 %rd764, %rd239, 1152;
add.s64 %rd749, %rd240, 1152;
add.s64 %rd722, %rd238, 1152;
mov.u64 %rd757, %rd722;
sub.s64 %rd570, %rd722, %rd10;
setp.lt.s64	%p376, %rd570, 0;
@%p376 bra BB63_411;
bra.uni BB63_751;

BB63_580:
setp.gt.s64	%p377, %rd221, -1;
@%p377 bra BB63_751;

mov.u32 %r294, %ctaid.x;
mov.u64 %rd744, %rd757;
cvt.s64.s32	%rd290, %r1;
add.s64 %rd291, %rd220, %rd290;
mul.lo.s32 %r27, %r1, -9;
mul.lo.s32 %r232, %r1, 9;
cvt.s64.s32	%rd572, %r232;
add.s64 %rd292, %rd220, %rd572;
add.s64 %rd293, %rd1, 1;
add.s32 %r233, %r1, 128;
cvt.s64.s32	%rd294, %r233;
add.s32 %r234, %r1, 256;
cvt.s64.s32	%rd295, %r234;
add.s32 %r235, %r1, 384;
cvt.s64.s32	%rd296, %r235;
add.s32 %r236, %r1, 512;
cvt.s64.s32	%rd297, %r236;
add.s32 %r237, %r1, 640;
cvt.s64.s32	%rd298, %r237;
add.s32 %r238, %r1, 768;
cvt.s64.s32	%rd299, %r238;
add.s32 %r239, %r1, 896;
cvt.s64.s32	%rd300, %r239;
add.s32 %r240, %r1, 1024;
cvt.s64.s32	%rd301, %r240;
add.s32 %r28, %r1, -2;
add.s32 %r242, %r42, %r294;
cvt.s64.s32	%rd573, %r242;
mul.lo.s64 %rd574, %rd374, %rd573;
add.s64 %rd575, %rd8, %rd574;
mul.lo.s64 %rd576, %rd375, %rd575;
add.s64 %rd302, %rd576, %rd290;
mov.u64 %rd743, 0;
mov.u64 %rd747, %rd749;
mov.u64 %rd755, %rd757;
mov.u64 %rd762, %rd764;
mov.u16 %rs1001, %rs1012;

BB63_582:
mov.u16 %rs236, %rs1001;
mov.u64 %rd760, %rd762;
mov.u64 %rd306, %rd760;
mov.u64 %rd753, %rd755;
mov.u64 %rd305, %rd753;
mov.u64 %rd304, %rd744;
sub.s64 %rd577, %rd10, %rd304;
cvt.u32.u64	%r243, %rd577;
mov.u32 %r244, 1152;
min.s32 %r29, %r243, %r244;
setp.eq.s32	%p378, %r29, 1152;
@%p378 bra BB63_606;
bra.uni BB63_583;

BB63_606:
add.s64 %rd580, %rd306, %rd290;
ld.global.u8 %rs786, [%rd580];
st.u8 [%rd291], %rs786;
ld.global.u8 %rs787, [%rd580+128];
st.u8 [%rd291+128], %rs787;
ld.global.u8 %rs788, [%rd580+256];
st.u8 [%rd291+256], %rs788;
ld.global.u8 %rs789, [%rd580+384];
st.u8 [%rd291+384], %rs789;
ld.global.u8 %rs790, [%rd580+512];
st.u8 [%rd291+512], %rs790;
ld.global.u8 %rs791, [%rd580+640];
st.u8 [%rd291+640], %rs791;
ld.global.u8 %rs792, [%rd580+768];
st.u8 [%rd291+768], %rs792;
ld.global.u8 %rs793, [%rd580+896];
st.u8 [%rd291+896], %rs793;
ld.global.u8 %rs794, [%rd580+1024];
st.u8 [%rd291+1024], %rs794;
bra.uni BB63_607;

BB63_583:
setp.lt.s32	%p379, %r29, 1;
@%p379 bra BB63_607;

cvt.s64.s32	%rd578, %r29;
add.s64 %rd308, %rd305, %rd578;
mov.u64 %rd750, %rd305;
mov.u64 %rd754, %rd305;
mov.u64 %rd761, %rd306;
mov.u64 %rd783, %rd220;

BB63_585:
mov.u64 %rd311, %rd783;
mov.u64 %rd313, %rd761;
mov.u64 %rd312, %rd754;
mov.u64 %rd310, %rd750;
sub.s64 %rd314, %rd308, %rd310;
setp.gt.s64	%p380, %rd314, 1151;
add.s64 %rd315, %rd313, %rd290;
add.s64 %rd316, %rd311, %rd290;
@%p380 bra BB63_604;
bra.uni BB63_586;

BB63_604:
ld.global.u8 %rs777, [%rd315];
st.u8 [%rd316], %rs777;
ld.global.u8 %rs778, [%rd315+128];
st.u8 [%rd316+128], %rs778;
ld.global.u8 %rs779, [%rd315+256];
st.u8 [%rd316+256], %rs779;
ld.global.u8 %rs780, [%rd315+384];
st.u8 [%rd316+384], %rs780;
ld.global.u8 %rs781, [%rd315+512];
st.u8 [%rd316+512], %rs781;
ld.global.u8 %rs782, [%rd315+640];
st.u8 [%rd316+640], %rs782;
ld.global.u8 %rs783, [%rd315+768];
st.u8 [%rd316+768], %rs783;
ld.global.u8 %rs784, [%rd315+896];
st.u8 [%rd316+896], %rs784;
ld.global.u8 %rs785, [%rd315+1024];
st.u8 [%rd316+1024], %rs785;
bra.uni BB63_605;

BB63_586:
setp.ge.s64	%p381, %rd290, %rd314;
@%p381 bra BB63_588;

ld.global.u8 %rs768, [%rd315];
st.u8 [%rd316], %rs768;

BB63_588:
setp.ge.s64	%p382, %rd294, %rd314;
@%p382 bra BB63_590;

ld.global.u8 %rs769, [%rd315+128];
st.u8 [%rd316+128], %rs769;

BB63_590:
setp.ge.s64	%p383, %rd295, %rd314;
@%p383 bra BB63_592;

ld.global.u8 %rs770, [%rd315+256];
st.u8 [%rd316+256], %rs770;

BB63_592:
setp.ge.s64	%p384, %rd296, %rd314;
@%p384 bra BB63_594;

ld.global.u8 %rs771, [%rd315+384];
st.u8 [%rd316+384], %rs771;

BB63_594:
setp.ge.s64	%p385, %rd297, %rd314;
@%p385 bra BB63_596;

ld.global.u8 %rs772, [%rd315+512];
st.u8 [%rd316+512], %rs772;

BB63_596:
setp.ge.s64	%p386, %rd298, %rd314;
@%p386 bra BB63_598;

ld.global.u8 %rs773, [%rd315+640];
st.u8 [%rd316+640], %rs773;

BB63_598:
setp.ge.s64	%p387, %rd299, %rd314;
@%p387 bra BB63_600;

ld.global.u8 %rs774, [%rd315+768];
st.u8 [%rd316+768], %rs774;

BB63_600:
setp.ge.s64	%p388, %rd300, %rd314;
@%p388 bra BB63_602;

ld.global.u8 %rs775, [%rd315+896];
st.u8 [%rd316+896], %rs775;

BB63_602:
setp.ge.s64	%p389, %rd301, %rd314;
@%p389 bra BB63_605;

ld.global.u8 %rs776, [%rd315+1024];
st.u8 [%rd316+1024], %rs776;

BB63_605:
add.s64 %rd317, %rd313, 1152;
add.s64 %rd318, %rd311, 1152;
add.s64 %rd750, %rd312, 1152;
mov.u64 %rd319, %rd750;
sub.s64 %rd579, %rd750, %rd308;
setp.lt.s64	%p390, %rd579, 0;
mov.u64 %rd754, %rd319;
mov.u64 %rd761, %rd317;
mov.u64 %rd783, %rd318;
@%p390 bra BB63_585;

BB63_607:
bar.sync 0;
add.s32 %r245, %r29, %r27;
mov.u32 %r246, 9;
min.s32 %r30, %r245, %r246;
mov.u32 %r247, 0;
max.s32 %r31, %r30, %r247;
setp.gt.u32	%p391, %r31, 8;
@%p391 bra BB63_626;
bra.uni BB63_608;

BB63_626:
ld.u8 %rs804, [%rd292];
st.local.u8 [%rd1], %rs804;
ld.u8 %rs805, [%rd292+1];
st.local.u8 [%rd1+1], %rs805;
ld.u8 %rs806, [%rd292+2];
st.local.u8 [%rd1+2], %rs806;
ld.u8 %rs807, [%rd292+3];
st.local.u8 [%rd1+3], %rs807;
ld.u8 %rs808, [%rd292+4];
st.local.u8 [%rd1+4], %rs808;
ld.u8 %rs809, [%rd292+5];
st.local.u8 [%rd1+5], %rs809;
ld.u8 %rs810, [%rd292+6];
st.local.u8 [%rd1+6], %rs810;
ld.u8 %rs811, [%rd292+7];
st.local.u8 [%rd1+7], %rs811;
ld.u8 %rs812, [%rd292+8];
st.local.u8 [%rd1+8], %rs812;
bra.uni BB63_627;

BB63_608:
mov.u64 %rd322, %rd1;
setp.lt.s32	%p392, %r30, 1;
mov.u64 %rd779, %rd322;
@%p392 bra BB63_610;

ld.u8 %rs795, [%rd292];
st.local.u8 [%rd1], %rs795;
mov.u64 %rd779, %rd293;

BB63_610:
mov.u64 %rd765, %rd779;
mov.u64 %rd778, %rd765;
setp.lt.s32	%p393, %r31, 2;
@%p393 bra BB63_612;

ld.u8 %rs796, [%rd292+1];
st.local.u8 [%rd778], %rs796;
add.s64 %rd778, %rd778, 1;

BB63_612:
mov.u64 %rd777, %rd778;
setp.lt.s32	%p394, %r31, 3;
@%p394 bra BB63_614;

ld.u8 %rs797, [%rd292+2];
st.local.u8 [%rd777], %rs797;
add.s64 %rd777, %rd777, 1;

BB63_614:
mov.u64 %rd776, %rd777;
setp.lt.s32	%p395, %r31, 4;
@%p395 bra BB63_616;

ld.u8 %rs798, [%rd292+3];
st.local.u8 [%rd776], %rs798;
add.s64 %rd776, %rd776, 1;

BB63_616:
mov.u64 %rd775, %rd776;
setp.lt.s32	%p396, %r31, 5;
@%p396 bra BB63_618;

ld.u8 %rs799, [%rd292+4];
st.local.u8 [%rd775], %rs799;
add.s64 %rd775, %rd775, 1;

BB63_618:
mov.u64 %rd774, %rd775;
setp.lt.s32	%p397, %r31, 6;
@%p397 bra BB63_620;

ld.u8 %rs800, [%rd292+5];
st.local.u8 [%rd774], %rs800;
add.s64 %rd774, %rd774, 1;

BB63_620:
mov.u64 %rd773, %rd774;
setp.lt.s32	%p398, %r31, 7;
@%p398 bra BB63_622;

ld.u8 %rs801, [%rd292+6];
st.local.u8 [%rd773], %rs801;
add.s64 %rd773, %rd773, 1;

BB63_622:
mov.u64 %rd772, %rd773;
setp.lt.s32	%p399, %r31, 8;
@%p399 bra BB63_624;

ld.u8 %rs802, [%rd292+7];
st.local.u8 [%rd772], %rs802;
add.s64 %rd772, %rd772, 1;

BB63_624:
setp.lt.s32	%p400, %r31, 9;
@%p400 bra BB63_627;

ld.u8 %rs803, [%rd292+8];
st.local.u8 [%rd772], %rs803;

BB63_627:
setp.eq.s32	%p401, %r31, 0;
@%p401 bra BB63_644;

ld.local.u8 %rs1014, [%rd1];
add.s32 %r32, %r31, -1;
setp.lt.s32	%p402, %r32, 1;
@%p402 bra BB63_630;

cvt.s16.s8 %rs814, %rs1014;
ld.local.s8 %rs815, [%rd1+1];
mul.wide.s16 %r248, %rs815, %rs814;
cvt.u16.u32	%rs1014, %r248;

BB63_630:
setp.lt.s32	%p403, %r32, 2;
@%p403 bra BB63_632;

cvt.s16.s8 %rs816, %rs1014;
ld.local.s8 %rs817, [%rd1+2];
mul.wide.s16 %r249, %rs817, %rs816;
cvt.u16.u32	%rs1014, %r249;

BB63_632:
setp.lt.s32	%p404, %r32, 3;
@%p404 bra BB63_634;

cvt.s16.s8 %rs818, %rs1014;
ld.local.s8 %rs819, [%rd1+3];
mul.wide.s16 %r250, %rs819, %rs818;
cvt.u16.u32	%rs1014, %r250;

BB63_634:
setp.lt.s32	%p405, %r32, 4;
@%p405 bra BB63_636;

cvt.s16.s8 %rs820, %rs1014;
ld.local.s8 %rs821, [%rd1+4];
mul.wide.s16 %r251, %rs821, %rs820;
cvt.u16.u32	%rs1014, %r251;

BB63_636:
setp.lt.s32	%p406, %r32, 5;
@%p406 bra BB63_638;

cvt.s16.s8 %rs822, %rs1014;
ld.local.s8 %rs823, [%rd1+5];
mul.wide.s16 %r252, %rs823, %rs822;
cvt.u16.u32	%rs1014, %r252;

BB63_638:
setp.lt.s32	%p407, %r32, 6;
@%p407 bra BB63_640;

cvt.s16.s8 %rs824, %rs1014;
ld.local.s8 %rs825, [%rd1+6];
mul.wide.s16 %r253, %rs825, %rs824;
cvt.u16.u32	%rs1014, %r253;

BB63_640:
setp.lt.s32	%p408, %r32, 7;
@%p408 bra BB63_642;

cvt.s16.s8 %rs826, %rs1014;
ld.local.s8 %rs827, [%rd1+7];
mul.wide.s16 %r254, %rs827, %rs826;
cvt.u16.u32	%rs1014, %r254;

BB63_642:
setp.lt.s32	%p409, %r32, 8;
@%p409 bra BB63_644;

cvt.s16.s8 %rs828, %rs1014;
ld.local.s8 %rs829, [%rd1+8];
mul.wide.s16 %r255, %rs829, %rs828;
cvt.u16.u32	%rs1014, %r255;

BB63_644:
bar.sync 0;
@%p401 bra BB63_646;

st.u8 [%rd291], %rs1014;

BB63_646:
bar.sync 0;
setp.gt.s32	%p411, %r29, 1151;
mov.u32 %r298, 128;
@%p411 bra BB63_648;

add.s32 %r257, %r29, 8;
mul.hi.s32 %r258, %r257, 954437177;
shr.u32 %r259, %r258, 31;
shr.s32 %r260, %r258, 1;
add.s32 %r298, %r260, %r259;

BB63_648:
setp.eq.s32	%p412, %r298, 128;
@%p412 bra BB63_686;
bra.uni BB63_649;

BB63_686:
@%p42 bra BB63_688;

cvt.s16.s8 %rs846, %rs236;
ld.s8 %rs847, [%rd220];
mul.wide.s16 %r275, %rs847, %rs846;
st.u8 [%rd220], %r275;

BB63_688:
setp.lt.s32	%p40, %r1, 1;
ld.u8 %rs970, [%rd291];
bar.sync 0;
@%p40 bra BB63_690;

cvt.s16.s8 %rs848, %rs970;
ld.s8 %rs849, [%rd291+-1];
mul.wide.s16 %r276, %rs849, %rs848;
cvt.u16.u32	%rs970, %r276;

BB63_690:
bar.sync 0;
st.u8 [%rd291], %rs970;
bar.sync 0;
setp.lt.s32	%p442, %r1, 2;
@%p442 bra BB63_692;

cvt.s16.s8 %rs850, %rs970;
ld.s8 %rs851, [%rd291+-2];
mul.wide.s16 %r277, %rs851, %rs850;
cvt.u16.u32	%rs970, %r277;

BB63_692:
bar.sync 0;
st.u8 [%rd291], %rs970;
bar.sync 0;
setp.lt.s32	%p443, %r1, 4;
@%p443 bra BB63_694;

cvt.s16.s8 %rs852, %rs970;
ld.s8 %rs853, [%rd291+-4];
mul.wide.s16 %r278, %rs853, %rs852;
cvt.u16.u32	%rs970, %r278;

BB63_694:
bar.sync 0;
st.u8 [%rd291], %rs970;
bar.sync 0;
setp.lt.s32	%p444, %r1, 8;
@%p444 bra BB63_696;

cvt.s16.s8 %rs854, %rs970;
ld.s8 %rs855, [%rd291+-8];
mul.wide.s16 %r279, %rs855, %rs854;
cvt.u16.u32	%rs970, %r279;

BB63_696:
bar.sync 0;
st.u8 [%rd291], %rs970;
bar.sync 0;
setp.lt.s32	%p445, %r1, 16;
@%p445 bra BB63_698;

cvt.s16.s8 %rs856, %rs970;
ld.s8 %rs857, [%rd291+-16];
mul.wide.s16 %r280, %rs857, %rs856;
cvt.u16.u32	%rs970, %r280;

BB63_698:
bar.sync 0;
st.u8 [%rd291], %rs970;
bar.sync 0;
setp.lt.s32	%p446, %r1, 32;
@%p446 bra BB63_700;

cvt.s16.s8 %rs858, %rs970;
ld.s8 %rs859, [%rd291+-32];
mul.wide.s16 %r281, %rs859, %rs858;
cvt.u16.u32	%rs970, %r281;

BB63_700:
bar.sync 0;
st.u8 [%rd291], %rs970;
bar.sync 0;
setp.lt.s32	%p447, %r1, 64;
@%p447 bra BB63_702;

cvt.s16.s8 %rs860, %rs970;
ld.s8 %rs861, [%rd291+-64];
mul.wide.s16 %r282, %rs861, %rs860;
cvt.u16.u32	%rs970, %r282;

BB63_702:
bar.sync 0;
st.u8 [%rd291], %rs970;
bar.sync 0;
ld.u8 %rs1002, [%rd220+127];
mov.u16 %rs992, %rs236;
@%p21 bra BB63_704;

ld.u8 %rs992, [%rd291+-1];

BB63_704:
bar.sync 0;
st.u8 [%rd291], %rs992;
bar.sync 0;
bra.uni BB63_705;

BB63_649:
@%p42 bra BB63_651;

cvt.s16.s8 %rs830, %rs236;
ld.s8 %rs831, [%rd220];
mul.wide.s16 %r261, %rs831, %rs830;
st.u8 [%rd220], %r261;

BB63_651:
setp.ge.s32	%p414, %r1, %r298;
mov.u16 %rs1000, %rs236;
@%p414 bra BB63_653;

ld.u8 %rs254, [%rd291];
mov.u16 %rs1000, %rs254;

BB63_653:
mov.u16 %rs985, %rs1000;
mov.u16 %rs999, %rs985;
bar.sync 0;
setp.le.s32	%p415, %r1, %r298;
setp.gt.s32	%p416, %r1, 0;
and.pred %p417, %p415, %p416;
@!%p417 bra BB63_655;
bra.uni BB63_654;

BB63_654:
cvt.s16.s8 %rs832, %rs999;
ld.s8 %rs833, [%rd291+-1];
mul.wide.s16 %r262, %rs833, %rs832;
cvt.u16.u32	%rs999, %r262;

BB63_655:
mov.u16 %rs998, %rs999;
bar.sync 0;
@%p414 bra BB63_657;

st.u8 [%rd291], %rs998;

BB63_657:
setp.gt.s32	%p33, %r1, 1;
bar.sync 0;
setp.lt.s32	%p419, %r28, %r298;
and.pred %p420, %p419, %p33;
@!%p420 bra BB63_659;
bra.uni BB63_658;

BB63_658:
cvt.s16.s8 %rs834, %rs998;
ld.s8 %rs835, [%rd291+-2];
mul.wide.s16 %r263, %rs835, %rs834;
cvt.u16.u32	%rs998, %r263;

BB63_659:
mov.u16 %rs997, %rs998;
bar.sync 0;
@%p414 bra BB63_661;

st.u8 [%rd291], %rs997;

BB63_661:
setp.gt.s32	%p34, %r1, 3;
bar.sync 0;
add.s32 %r264, %r28, -2;
setp.lt.s32	%p422, %r264, %r298;
and.pred %p423, %p422, %p34;
@!%p423 bra BB63_663;
bra.uni BB63_662;

BB63_662:
cvt.s16.s8 %rs836, %rs997;
ld.s8 %rs837, [%rd291+-4];
mul.wide.s16 %r265, %rs837, %rs836;
cvt.u16.u32	%rs997, %r265;

BB63_663:
mov.u16 %rs996, %rs997;
bar.sync 0;
@%p414 bra BB63_665;

st.u8 [%rd291], %rs996;

BB63_665:
setp.gt.s32	%p35, %r1, 7;
bar.sync 0;
add.s32 %r266, %r28, -6;
setp.lt.s32	%p425, %r266, %r298;
and.pred %p426, %p425, %p35;
@!%p426 bra BB63_667;
bra.uni BB63_666;

BB63_666:
cvt.s16.s8 %rs838, %rs996;
ld.s8 %rs839, [%rd291+-8];
mul.wide.s16 %r267, %rs839, %rs838;
cvt.u16.u32	%rs996, %r267;

BB63_667:
mov.u16 %rs995, %rs996;
bar.sync 0;
@%p414 bra BB63_669;

st.u8 [%rd291], %rs995;

BB63_669:
setp.gt.s32	%p36, %r1, 15;
bar.sync 0;
add.s32 %r268, %r28, -14;
setp.lt.s32	%p428, %r268, %r298;
and.pred %p429, %p428, %p36;
@!%p429 bra BB63_671;
bra.uni BB63_670;

BB63_670:
cvt.s16.s8 %rs840, %rs995;
ld.s8 %rs841, [%rd291+-16];
mul.wide.s16 %r269, %rs841, %rs840;
cvt.u16.u32	%rs995, %r269;

BB63_671:
mov.u16 %rs994, %rs995;
bar.sync 0;
@%p414 bra BB63_673;

st.u8 [%rd291], %rs994;

BB63_673:
setp.gt.s32	%p37, %r1, 31;
bar.sync 0;
add.s32 %r270, %r28, -30;
setp.lt.s32	%p431, %r270, %r298;
and.pred %p432, %p431, %p37;
@!%p432 bra BB63_675;
bra.uni BB63_674;

BB63_674:
cvt.s16.s8 %rs842, %rs994;
ld.s8 %rs843, [%rd291+-32];
mul.wide.s16 %r271, %rs843, %rs842;
cvt.u16.u32	%rs994, %r271;

BB63_675:
mov.u16 %rs993, %rs994;
bar.sync 0;
@%p414 bra BB63_677;

st.u8 [%rd291], %rs993;

BB63_677:
setp.gt.s32	%p38, %r1, 63;
bar.sync 0;
add.s32 %r272, %r28, -62;
setp.lt.s32	%p434, %r272, %r298;
and.pred %p435, %p434, %p38;
@!%p435 bra BB63_679;
bra.uni BB63_678;

BB63_678:
cvt.s16.s8 %rs844, %rs993;
ld.s8 %rs845, [%rd291+-64];
mul.wide.s16 %r273, %rs845, %rs844;
cvt.u16.u32	%rs993, %r273;

BB63_679:
bar.sync 0;
@%p414 bra BB63_681;

st.u8 [%rd291], %rs993;

BB63_681:
setp.lt.s32	%p39, %r1, %r298;
bar.sync 0;
add.s32 %r274, %r298, -1;
cvt.s64.s32	%rd581, %r274;
add.s64 %rd582, %rd220, %rd581;
ld.u8 %rs1002, [%rd582];
not.pred %p437, %p39;
or.pred %p439, %p21, %p437;
selp.b16	%rs969, %rs236, %rs993, %p39;
@%p439 bra BB63_683;

ld.u8 %rs969, [%rd291+-1];

BB63_683:
bar.sync 0;
@%p414 bra BB63_685;

st.u8 [%rd291], %rs969;

BB63_685:
bar.sync 0;

BB63_705:
mov.u16 %rs1001, %rs1002;
@%p401 bra BB63_707;

ld.u8 %rs1014, [%rd291];

BB63_707:
bar.sync 0;
cvt.s64.s32	%rd583, %r31;
add.s64 %rd338, %rd1, %rd583;
setp.ge.u64	%p450, %rd1, %rd338;
@%p450 bra BB63_709;

cvt.s16.s8 %rs862, %rs1014;
ld.local.s8 %rs863, [%rd1];
mul.wide.s16 %r283, %rs863, %rs862;
cvt.u16.u32	%rs1014, %r283;
st.u8 [%rd292], %rs1014;

BB63_709:
setp.ge.u64	%p451, %rd293, %rd338;
@%p451 bra BB63_711;

cvt.s16.s8 %rs864, %rs1014;
ld.local.s8 %rs865, [%rd1+1];
mul.wide.s16 %r284, %rs865, %rs864;
cvt.u16.u32	%rs1014, %r284;
st.u8 [%rd292+1], %rs1014;

BB63_711:
add.s64 %rd584, %rd293, 1;
setp.ge.u64	%p452, %rd584, %rd338;
@%p452 bra BB63_713;

cvt.s16.s8 %rs866, %rs1014;
ld.local.s8 %rs867, [%rd1+2];
mul.wide.s16 %r285, %rs867, %rs866;
cvt.u16.u32	%rs1014, %r285;
st.u8 [%rd292+2], %rs1014;

BB63_713:
add.s64 %rd585, %rd293, 2;
setp.ge.u64	%p453, %rd585, %rd338;
@%p453 bra BB63_715;

cvt.s16.s8 %rs868, %rs1014;
ld.local.s8 %rs869, [%rd1+3];
mul.wide.s16 %r286, %rs869, %rs868;
cvt.u16.u32	%rs1014, %r286;
st.u8 [%rd292+3], %rs1014;

BB63_715:
add.s64 %rd586, %rd293, 3;
setp.ge.u64	%p454, %rd586, %rd338;
@%p454 bra BB63_717;

cvt.s16.s8 %rs870, %rs1014;
ld.local.s8 %rs871, [%rd1+4];
mul.wide.s16 %r287, %rs871, %rs870;
cvt.u16.u32	%rs1014, %r287;
st.u8 [%rd292+4], %rs1014;

BB63_717:
add.s64 %rd587, %rd293, 4;
setp.ge.u64	%p455, %rd587, %rd338;
@%p455 bra BB63_719;

cvt.s16.s8 %rs872, %rs1014;
ld.local.s8 %rs873, [%rd1+5];
mul.wide.s16 %r288, %rs873, %rs872;
cvt.u16.u32	%rs1014, %r288;
st.u8 [%rd292+5], %rs1014;

BB63_719:
add.s64 %rd588, %rd293, 5;
setp.ge.u64	%p456, %rd588, %rd338;
@%p456 bra BB63_721;

cvt.s16.s8 %rs874, %rs1014;
ld.local.s8 %rs875, [%rd1+6];
mul.wide.s16 %r289, %rs875, %rs874;
cvt.u16.u32	%rs1014, %r289;
st.u8 [%rd292+6], %rs1014;

BB63_721:
add.s64 %rd589, %rd293, 6;
setp.ge.u64	%p457, %rd589, %rd338;
@%p457 bra BB63_723;

cvt.s16.s8 %rs876, %rs1014;
ld.local.s8 %rs877, [%rd1+7];
mul.wide.s16 %r290, %rs877, %rs876;
cvt.u16.u32	%rs1014, %r290;
st.u8 [%rd292+7], %rs1014;

BB63_723:
add.s64 %rd590, %rd293, 7;
setp.ge.u64	%p458, %rd590, %rd338;
@%p458 bra BB63_725;

cvt.s16.s8 %rs878, %rs1014;
ld.local.s8 %rs879, [%rd1+8];
mul.wide.s16 %r291, %rs879, %rs878;
st.u8 [%rd292+8], %r291;

BB63_725:
bar.sync 0;
@%p378 bra BB63_749;
bra.uni BB63_726;

BB63_749:
add.s64 %rd594, %rd747, %rd290;
ld.u8 %rs898, [%rd291];
st.global.u8 [%rd594], %rs898;
ld.u8 %rs899, [%rd291+128];
st.global.u8 [%rd594+128], %rs899;
ld.u8 %rs900, [%rd291+256];
st.global.u8 [%rd594+256], %rs900;
ld.u8 %rs901, [%rd291+384];
st.global.u8 [%rd594+384], %rs901;
ld.u8 %rs902, [%rd291+512];
st.global.u8 [%rd594+512], %rs902;
ld.u8 %rs903, [%rd291+640];
st.global.u8 [%rd594+640], %rs903;
ld.u8 %rs904, [%rd291+768];
st.global.u8 [%rd594+768], %rs904;
ld.u8 %rs905, [%rd291+896];
st.global.u8 [%rd594+896], %rs905;
ld.u8 %rs906, [%rd291+1024];
st.global.u8 [%rd594+1024], %rs906;
bra.uni BB63_750;

BB63_726:
setp.lt.s32	%p459, %r29, 1;
@%p459 bra BB63_750;

mul.lo.s64 %rd591, %rd743, 1152;
add.s64 %rd592, %rd302, %rd591;
add.s64 %rd780, %rd2, %rd592;
cvt.s64.s32	%rd593, %r29;
add.s64 %rd340, %rd220, %rd593;
mov.u64 %rd782, %rd220;

BB63_728:
sub.s64 %rd343, %rd340, %rd782;
setp.gt.s64	%p460, %rd343, 1151;
add.s64 %rd344, %rd782, %rd290;
@%p460 bra BB63_747;
bra.uni BB63_729;

BB63_747:
ld.u8 %rs889, [%rd344];
st.global.u8 [%rd780+1], %rs889;
ld.u8 %rs890, [%rd344+128];
st.global.u8 [%rd780+129], %rs890;
ld.u8 %rs891, [%rd344+256];
st.global.u8 [%rd780+257], %rs891;
ld.u8 %rs892, [%rd344+384];
st.global.u8 [%rd780+385], %rs892;
ld.u8 %rs893, [%rd344+512];
st.global.u8 [%rd780+513], %rs893;
ld.u8 %rs894, [%rd344+640];
st.global.u8 [%rd780+641], %rs894;
ld.u8 %rs895, [%rd344+768];
st.global.u8 [%rd780+769], %rs895;
ld.u8 %rs896, [%rd344+896];
st.global.u8 [%rd780+897], %rs896;
ld.u8 %rs897, [%rd344+1024];
st.global.u8 [%rd780+1025], %rs897;
bra.uni BB63_748;

BB63_729:
setp.ge.s64	%p461, %rd290, %rd343;
@%p461 bra BB63_731;

ld.u8 %rs880, [%rd344];
st.global.u8 [%rd780+1], %rs880;

BB63_731:
setp.ge.s64	%p462, %rd294, %rd343;
@%p462 bra BB63_733;

ld.u8 %rs881, [%rd344+128];
st.global.u8 [%rd780+129], %rs881;

BB63_733:
setp.ge.s64	%p463, %rd295, %rd343;
@%p463 bra BB63_735;

ld.u8 %rs882, [%rd344+256];
st.global.u8 [%rd780+257], %rs882;

BB63_735:
setp.ge.s64	%p464, %rd296, %rd343;
@%p464 bra BB63_737;

ld.u8 %rs883, [%rd344+384];
st.global.u8 [%rd780+385], %rs883;

BB63_737:
setp.ge.s64	%p465, %rd297, %rd343;
@%p465 bra BB63_739;

ld.u8 %rs884, [%rd344+512];
st.global.u8 [%rd780+513], %rs884;

BB63_739:
setp.ge.s64	%p466, %rd298, %rd343;
@%p466 bra BB63_741;

ld.u8 %rs885, [%rd344+640];
st.global.u8 [%rd780+641], %rs885;

BB63_741:
setp.ge.s64	%p467, %rd299, %rd343;
@%p467 bra BB63_743;

ld.u8 %rs886, [%rd344+768];
st.global.u8 [%rd780+769], %rs886;

BB63_743:
setp.ge.s64	%p468, %rd300, %rd343;
@%p468 bra BB63_745;

ld.u8 %rs887, [%rd344+896];
st.global.u8 [%rd780+897], %rs887;

BB63_745:
setp.ge.s64	%p469, %rd301, %rd343;
@%p469 bra BB63_748;

ld.u8 %rs888, [%rd344+1024];
st.global.u8 [%rd780+1025], %rs888;

BB63_748:
add.s64 %rd782, %rd782, 1152;
add.s64 %rd780, %rd780, 1152;
setp.lt.u64	%p470, %rd782, %rd340;
@%p470 bra BB63_728;

BB63_750:
bar.sync 0;
add.s64 %rd762, %rd306, 1152;
add.s64 %rd747, %rd747, 1152;
add.s64 %rd744, %rd305, 1152;
mov.u64 %rd755, %rd744;
sub.s64 %rd595, %rd744, %rd10;
setp.lt.s64	%p471, %rd595, 0;
add.s64 %rd743, %rd743, 1;
@%p471 bra BB63_582;

BB63_751:
@%p42 bra BB63_767;


	{ 
.reg .pred p; 
isspacep.shared p, %rd220; 
selp.u32 %r292, 1, 0, p; 
} 


	setp.eq.s32	%p473, %r292, 0;
@%p473 bra BB63_766;

mov.u64 %rd597, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd598, %rd597;
sub.s64 %rd353, %rd220, %rd598;
setp.eq.s64	%p474, %rd220, 0;
@%p474 bra BB63_767;

add.s64 %rd599, %rd353, -16;
add.s64 %rd601, %rd597, %rd599;
add.s64 %rd355, %rd598, %rd599;
ld.shared.u8 %rs907, [%rd601];
or.b16 %rs908, %rs907, 1;
st.shared.u8 [%rd601], %rs908;
ld.shared.u64 %rd356, [%rd601+8];
setp.eq.s64	%p475, %rd356, 0;
mov.u64 %rd787, %rd355;
@%p475 bra BB63_760;

mov.u64 %rd357, %rd355;
ld.u8 %rs909, [%rd356];
and.b16 %rs910, %rs909, 1;
setp.eq.b16	%p476, %rs910, 1;
mov.u64 %rd787, %rd357;
@!%p476 bra BB63_760;
bra.uni BB63_756;

BB63_756:
ld.u64 %rd359, [%rd356];
shr.u64 %rd360, %rd359, 1;
add.s64 %rd361, %rd356, 16;
add.s64 %rd362, %rd361, %rd360;
ld.shared.u64 %rd603, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p477, %rd362, %rd603;
mov.u64 %rd787, %rd356;
@%p477 bra BB63_760;

ld.u8 %rs911, [%rd362];
and.b16 %rs912, %rs911, 1;
setp.eq.b16	%p478, %rs912, 1;
mov.u64 %rd784, %rd356;
mov.u64 %rd787, %rd784;
@!%p478 bra BB63_760;
bra.uni BB63_758;

BB63_758:
ld.u64 %rd604, [%rd362];
shr.u64 %rd605, %rd604, 1;
add.s64 %rd606, %rd605, %rd360;
add.s64 %rd607, %rd606, 16;
shl.b64 %rd608, %rd607, 1;
and.b64 %rd609, %rd359, 1;
or.b64 %rd610, %rd608, %rd609;
st.u64 [%rd356], %rd610;
and.b64 %rd363, %rd607, 9223372036854775807;
add.s64 %rd611, %rd361, %rd363;
ld.shared.u64 %rd612, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p479, %rd611, %rd612;
mov.u64 %rd785, %rd356;
mov.u64 %rd787, %rd785;
@%p479 bra BB63_760;

add.s64 %rd613, %rd363, %rd361;
st.u64 [%rd613+8], %rd356;
mov.u64 %rd787, %rd356;

BB63_760:
ld.u64 %rd366, [%rd787];
shr.u64 %rd367, %rd366, 1;
add.s64 %rd368, %rd787, 16;
add.s64 %rd369, %rd368, %rd367;
ld.shared.u64 %rd614, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p480, %rd369, %rd614;
@%p480 bra BB63_764;

ld.u8 %rs913, [%rd369];
and.b16 %rs914, %rs913, 1;
setp.eq.b16	%p481, %rs914, 1;
@!%p481 bra BB63_767;
bra.uni BB63_762;

BB63_762:
ld.u64 %rd615, [%rd369];
shr.u64 %rd616, %rd615, 1;
add.s64 %rd617, %rd616, %rd367;
add.s64 %rd618, %rd617, 16;
shl.b64 %rd619, %rd618, 1;
and.b64 %rd620, %rd366, 1;
or.b64 %rd621, %rd619, %rd620;
st.u64 [%rd787], %rd621;
and.b64 %rd370, %rd618, 9223372036854775807;
add.s64 %rd622, %rd368, %rd370;
ld.shared.u64 %rd623, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p482, %rd622, %rd623;
@%p482 bra BB63_767;

add.s64 %rd624, %rd370, %rd368;
st.u64 [%rd624+8], %rd787;
bra.uni BB63_767;

BB63_766:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd220;
call.uni 
free, 
(
param0
);


	}

BB63_767:
bar.sync 0;

BB63_768:
ret;

BB63_764:
setp.lt.u64	%p483, %rd369, %rd787;
@%p483 bra BB63_767;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd787;
bra.uni BB63_767;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEElSK_5AddOpIsENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEElSK_5AddOpIsENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
.maxntid 512, 1, 1
{
.local .align 2 .b8 __local_depot64[6];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<205>;
.reg .b16 %rs<265>;
.reg .b32 %r<241>;
.reg .b64 %rd<490>;


mov.u64 %rd489, __local_depot64;
cvta.local.u64 %SP, %rd489;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEElSK_5AddOpIsENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd154, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEElSK_5AddOpIsENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd155, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEElSK_5AddOpIsENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEElSK_5AddOpIsENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd155;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p26, %r1, 0;
mov.u64 %rd156, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd157, %rd156;
setp.eq.s64	%p27, %rd157, 0;
or.pred %p28, %p26, %p27;
@%p28 bra BB64_2;

cvt.s64.s32	%rd158, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r28;
mov.u64 %rd159, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd160, %rd159;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd160;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd158;

BB64_2:
bar.sync 0;
bfe.s64 %rd161, %rd154, 0, 63;
setp.lt.s64	%p29, %rd161, 1;
@%p29 bra BB64_288;

ld.global.u16 %rs262, [%rd2];
bar.sync 0;
@%p26 bra BB64_5;

st.global.u16 [%rd3], %rs262;

BB64_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB64_26;
bra.uni BB64_6;

BB64_6:
ld.shared.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd438, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd445, %rd438;
setp.eq.s64	%p31, %rd5, %rd445;
mov.u64 %rd443, %rd5;
@%p31 bra BB64_10;

mov.u64 %rd444, %rd443;

BB64_8:
mov.u64 %rd440, %rd445;
mov.u64 %rd443, %rd444;
mov.u64 %rd444, %rd440;
ld.shared.u8 %rs142, [%rd438];
and.b16 %rs143, %rs142, 1;
setp.eq.b16	%p32, %rs143, 1;
not.pred %p33, %p32;
ld.shared.u64 %rd10, [%rd438];
setp.lt.u64	%p34, %rd10, 6144;
or.pred %p35, %p33, %p34;
@!%p35 bra BB64_10;
bra.uni BB64_9;

BB64_9:
shr.u64 %rd164, %rd10, 1;
add.s64 %rd165, %rd438, %rd164;
add.s64 %rd438, %rd165, 16;
add.s64 %rd166, %rd444, %rd164;
add.s64 %rd445, %rd166, 16;
setp.ne.s64	%p36, %rd445, %rd5;
mov.u64 %rd443, %rd444;
@%p36 bra BB64_8;

BB64_10:
setp.eq.s64	%p38, %rd443, %rd5;
mov.pred %p204, 0;
@%p38 bra BB64_12;

ld.u64 %rd168, [%rd443];
shr.u64 %rd169, %rd168, 1;
add.s64 %rd170, %rd443, %rd169;
add.s64 %rd449, %rd170, 16;
setp.ne.s64	%p204, %rd449, %rd5;

BB64_12:
@%p204 bra BB64_18;
bra.uni BB64_13;

BB64_18:
ld.u64 %rd21, [%rd449];
and.b64 %rd185, %rd21, -32;
setp.eq.s64	%p42, %rd185, 6144;
cvt.u16.u64	%rs207, %rd21;
@%p42 bra BB64_21;

add.s64 %rd22, %rd449, 16;
ld.u64 %rd186, [%rd449+3088];
and.b64 %rd187, %rd186, 1;
add.s64 %rd188, %rd21, -6176;
and.b64 %rd189, %rd188, -2;
or.b64 %rd190, %rd187, %rd189;
st.u64 [%rd449+3088], %rd190;
st.u64 [%rd449+3096], %rd449;
cvt.u16.u64	%rs145, %rd188;
or.b16 %rs146, %rs145, 1;
and.b64 %rd191, %rd21, 1;
or.b64 %rd192, %rd191, 6144;
st.u64 [%rd449], %rd192;
st.u8 [%rd449+3088], %rs146;
ld.u64 %rd193, [%rd449+3088];
shr.u64 %rd23, %rd193, 1;
add.s64 %rd194, %rd23, %rd22;
add.s64 %rd195, %rd194, 3088;
ld.shared.u64 %rd196, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p43, %rd195, %rd196;
cvt.u16.u64	%rs147, %rd21;
and.b16 %rs207, %rs147, 1;
@%p43 bra BB64_21;

add.s64 %rd197, %rd22, 3072;
st.u64 [%rd194+3096], %rd197;
ld.u8 %rs207, [%rd449];

BB64_21:
and.b16 %rs148, %rs207, 254;
st.u8 [%rd449], %rs148;
bra.uni BB64_22;

BB64_13:
mov.u64 %rd172, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd173, %rd172;
sub.s64 %rd174, %rd5, %rd173;
add.s64 %rd175, %rd174, 3088;
ld.shared.u64 %rd176, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p39, %rd175, %rd176;
mov.u64 %rd447, -1;
mov.u64 %rd448, %rd5;
@%p39 bra BB64_15;

add.s64 %rd16, %rd5, 3088;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd16;
mov.u64 %rd447, %rd16;
mov.u64 %rd448, %rd16;

BB64_15:
mov.u64 %rd17, %rd448;
setp.eq.s64	%p40, %rd447, -1;
@%p40 bra BB64_17;

mov.u64 %rd177, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd178, %rd177;
sub.s64 %rd179, %rd5, %rd178;
add.s64 %rd180, %rd177, %rd179;
ld.shared.u64 %rd181, [%rd180];
and.b64 %rd182, %rd181, 1;
or.b64 %rd183, %rd182, 6144;
st.shared.u64 [%rd180], %rd183;
st.shared.u64 [%rd180+8], %rd443;
mov.u16 %rs144, 0;
st.shared.u8 [%rd180], %rs144;

BB64_17:
mov.u64 %rd449, %rd5;
setp.eq.s64	%p41, %rd5, %rd17;
mov.u64 %rd450, 0;
@%p41 bra BB64_23;

BB64_22:
add.s64 %rd450, %rd449, 16;

BB64_23:
mov.u64 %rd451, %rd450;
setp.ne.s64	%p44, %rd450, 0;
@%p44 bra BB64_25;

mov.u64 %rd199, 3072;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd199;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd451, [retval0+0];


	}

BB64_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd451;

BB64_26:
shl.b64 %rd200, %rd154, 1;
add.s64 %rd30, %rd1, %rd200;
add.s64 %rd480, %rd2, 2;
add.s64 %rd473, %rd1, 2;
add.s64 %rd464, %rd3, 2;
bar.sync 0;
ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p45, %r29, 0;
add.s64 %rd35, %rd200, -2;
@%p45 bra BB64_149;

setp.lt.s64	%p46, %rd35, 1;
@%p46 bra BB64_271;

mov.u64 %rd203, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd204, %rd203;
sub.s64 %rd205, %rd34, %rd204;
add.s64 %rd206, %rd203, %rd205;
mov.u64 %rd452, %rd473;
mul.wide.s32 %rd207, %r1, 2;
add.s64 %rd37, %rd206, %rd207;

BB64_29:
mov.u16 %rs6, %rs262;
mov.u64 %rd475, %rd480;
mov.u64 %rd40, %rd475;
mov.u64 %rd468, %rd473;
mov.u64 %rd39, %rd468;
mov.u64 %rd461, %rd464;
mov.u64 %rd41, %rd461;
mov.u64 %rd38, %rd452;
sub.s64 %rd208, %rd38, %rd30;
shr.u64 %rd209, %rd208, 1;
neg.s64 %rd210, %rd209;
cvt.u32.u64	%r30, %rd210;
mov.u32 %r31, 1536;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p47, %r2, 1536;
@%p47 bra BB64_41;
bra.uni BB64_30;

BB64_41:
add.s64 %rd238, %rd40, %rd207;
ld.global.u16 %rs155, [%rd238];
ld.global.u16 %rs156, [%rd238+1024];
ld.global.u16 %rs157, [%rd238+2048];
st.shared.u16 [%rd37], %rs155;
st.shared.u16 [%rd37+1024], %rs156;
st.shared.u16 [%rd37+2048], %rs157;
mov.u64 %rd455, 1536;
bra.uni BB64_42;

BB64_30:
cvt.s64.s32	%rd455, %r2;
setp.lt.s32	%p48, %r2, 1;
@%p48 bra BB64_42;

mov.u64 %rd453, %rd39;
mov.u64 %rd454, %rd206;
mov.u64 %rd472, %rd39;
mov.u64 %rd479, %rd40;

BB64_32:
mov.u64 %rd48, %rd479;
mov.u64 %rd47, %rd472;
mov.u64 %rd46, %rd454;
mov.u64 %rd45, %rd453;
mul.wide.s32 %rd214, %r2, 2;
add.s64 %rd215, %rd39, %rd214;
sub.s64 %rd216, %rd45, %rd215;
shr.s64 %rd217, %rd216, 1;
neg.s64 %rd49, %rd217;
setp.gt.s64	%p49, %rd49, 1535;
@%p49 bra BB64_39;
bra.uni BB64_33;

BB64_39:
add.s64 %rd231, %rd48, %rd207;
ld.global.u16 %rs152, [%rd231];
add.s64 %rd232, %rd46, %rd207;
ld.global.u16 %rs153, [%rd231+1024];
ld.global.u16 %rs154, [%rd231+2048];
st.shared.u16 [%rd232], %rs152;
st.shared.u16 [%rd232+1024], %rs153;
st.shared.u16 [%rd232+2048], %rs154;
bra.uni BB64_40;

BB64_33:
cvt.s64.s32	%rd218, %r1;
setp.ge.s64	%p50, %rd218, %rd49;
@%p50 bra BB64_35;

add.s64 %rd220, %rd48, %rd207;
ld.global.u16 %rs149, [%rd220];
add.s64 %rd221, %rd46, %rd207;
st.shared.u16 [%rd221], %rs149;

BB64_35:
add.s32 %r32, %r1, 512;
cvt.s64.s32	%rd222, %r32;
setp.ge.s64	%p51, %rd222, %rd49;
@%p51 bra BB64_37;

add.s64 %rd224, %rd48, %rd207;
ld.global.u16 %rs150, [%rd224+1024];
add.s64 %rd225, %rd46, %rd207;
st.shared.u16 [%rd225+1024], %rs150;

BB64_37:
add.s32 %r33, %r1, 1024;
cvt.s64.s32	%rd226, %r33;
setp.ge.s64	%p52, %rd226, %rd49;
@%p52 bra BB64_40;

add.s64 %rd228, %rd48, %rd207;
ld.global.u16 %rs151, [%rd228+2048];
add.s64 %rd229, %rd46, %rd207;
st.shared.u16 [%rd229+2048], %rs151;

BB64_40:
add.s64 %rd51, %rd48, 3072;
add.s64 %rd52, %rd46, 3072;
add.s64 %rd453, %rd47, 3072;
mov.u64 %rd53, %rd453;
sub.s64 %rd235, %rd215, %rd453;
setp.gt.s64	%p53, %rd235, 0;
mov.u64 %rd454, %rd52;
mov.u64 %rd472, %rd53;
mov.u64 %rd479, %rd51;
@%p53 bra BB64_32;

BB64_42:
bar.sync 0;
shl.b64 %rd241, %rd455, 1;
add.s64 %rd59, %rd34, %rd241;
sub.s64 %rd242, %rd59, %rd34;
shr.u64 %rd243, %rd242, 1;
cvt.u32.u64	%r3, %rd243;
cvt.s64.s32	%rd60, %r1;
mul.wide.s32 %rd244, %r1, -3;
add.s64 %rd245, %rd243, %rd244;
cvt.u32.u64	%r34, %rd245;
mov.u32 %r35, 3;
min.s32 %r4, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r5, %r4, %r36;
setp.gt.u32	%p54, %r5, 2;
@%p54 bra BB64_49;
bra.uni BB64_43;

BB64_49:
add.s64 %rd270, %rd203, %rd205;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd271, %r40, 2;
add.s64 %rd272, %rd270, %rd271;
ld.shared.u16 %rs161, [%rd272];
add.u64 %rd273, %SP, 0;
cvta.to.local.u64 %rd274, %rd273;
ld.shared.u16 %rs162, [%rd272+2];
ld.shared.u16 %rs163, [%rd272+4];
st.local.u16 [%rd274], %rs161;
st.local.u16 [%rd274+2], %rs162;
st.local.u16 [%rd274+4], %rs163;
bra.uni BB64_50;

BB64_43:
add.u64 %rd246, %SP, 0;
cvta.to.local.u64 %rd456, %rd246;
setp.lt.s32	%p55, %r4, 1;
@%p55 bra BB64_45;

add.s64 %rd250, %rd203, %rd205;
mul.lo.s32 %r37, %r1, 3;
mul.wide.s32 %rd251, %r37, 2;
add.s64 %rd252, %rd250, %rd251;
ld.shared.u16 %rs158, [%rd252];
cvta.to.local.u64 %rd254, %rd246;
st.local.u16 [%rd254], %rs158;
add.s64 %rd456, %rd254, 2;

BB64_45:
setp.lt.s32	%p56, %r5, 2;
@%p56 bra BB64_47;

add.s64 %rd258, %rd203, %rd205;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd259, %r38, 2;
add.s64 %rd260, %rd258, %rd259;
ld.shared.u16 %rs159, [%rd260+2];
st.local.u16 [%rd456], %rs159;
add.s64 %rd456, %rd456, 2;

BB64_47:
setp.lt.s32	%p57, %r5, 3;
@%p57 bra BB64_50;

add.s64 %rd264, %rd203, %rd205;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd265, %r39, 2;
add.s64 %rd266, %rd264, %rd265;
ld.shared.u16 %rs160, [%rd266+4];
st.local.u16 [%rd456], %rs160;

BB64_50:
setp.eq.s32	%p58, %r5, 0;
@%p58 bra BB64_55;

add.u64 %rd275, %SP, 0;
cvta.to.local.u64 %rd276, %rd275;
ld.local.u16 %rs210, [%rd276];
mul.wide.u32 %rd277, %r5, 2;
add.s64 %rd278, %rd277, 8589934590;
shr.u64 %rd279, %rd278, 1;
cvt.u32.u64	%r6, %rd279;
setp.lt.s32	%p59, %r6, 1;
@%p59 bra BB64_53;

cvt.u32.u16	%r41, %rs210;
ld.local.u16 %r42, [%rd276+2];
add.s32 %r43, %r42, %r41;
cvt.u16.u32	%rs210, %r43;

BB64_53:
setp.lt.s32	%p60, %r6, 2;
@%p60 bra BB64_55;

cvt.u32.u16	%r44, %rs210;
ld.local.u16 %r45, [%rd276+4];
add.s32 %r46, %r45, %r44;
cvt.u16.u32	%rs210, %r46;

BB64_55:
bar.sync 0;
@%p58 bra BB64_57;

st.shared.u16 [%rd37], %rs210;

BB64_57:
bar.sync 0;
setp.gt.s32	%p62, %r3, 1535;
mov.u32 %r239, 512;
@%p62 bra BB64_59;

add.s32 %r48, %r3, 2;
mul.hi.s32 %r49, %r48, 1431655766;
shr.u32 %r50, %r49, 31;
add.s32 %r239, %r49, %r50;

BB64_59:
add.s64 %rd457, %rd203, %rd205;
add.s64 %rd66, %rd457, %rd241;
setp.eq.s32	%p63, %r239, 512;
@%p63 bra BB64_105;
bra.uni BB64_60;

BB64_105:
@%p26 bra BB64_107;

cvt.u32.u16	%r90, %rs6;
ld.shared.u16 %r91, [%rd457];
add.s32 %r92, %r91, %r90;
st.shared.u16 [%rd457], %r92;

BB64_107:
setp.lt.s32	%p13, %r1, 1;
ld.shared.u16 %rs209, [%rd37];
bar.sync 0;
@%p13 bra BB64_109;

ld.shared.u16 %r93, [%rd37+-2];
cvt.u32.u16	%r94, %rs209;
add.s32 %r95, %r93, %r94;
cvt.u16.u32	%rs209, %r95;

BB64_109:
bar.sync 0;
st.shared.u16 [%rd37], %rs209;
bar.sync 0;
setp.lt.s32	%p99, %r1, 2;
@%p99 bra BB64_111;

ld.shared.u16 %r96, [%rd37+-4];
cvt.u32.u16	%r97, %rs209;
add.s32 %r98, %r96, %r97;
cvt.u16.u32	%rs209, %r98;

BB64_111:
bar.sync 0;
st.shared.u16 [%rd37], %rs209;
bar.sync 0;
setp.lt.s32	%p100, %r1, 4;
@%p100 bra BB64_113;

ld.shared.u16 %r99, [%rd37+-8];
cvt.u32.u16	%r100, %rs209;
add.s32 %r101, %r99, %r100;
cvt.u16.u32	%rs209, %r101;

BB64_113:
bar.sync 0;
st.shared.u16 [%rd37], %rs209;
bar.sync 0;
setp.lt.s32	%p101, %r1, 8;
@%p101 bra BB64_115;

ld.shared.u16 %r102, [%rd37+-16];
cvt.u32.u16	%r103, %rs209;
add.s32 %r104, %r102, %r103;
cvt.u16.u32	%rs209, %r104;

BB64_115:
bar.sync 0;
st.shared.u16 [%rd37], %rs209;
bar.sync 0;
setp.lt.s32	%p102, %r1, 16;
@%p102 bra BB64_117;

ld.shared.u16 %r105, [%rd37+-32];
cvt.u32.u16	%r106, %rs209;
add.s32 %r107, %r105, %r106;
cvt.u16.u32	%rs209, %r107;

BB64_117:
bar.sync 0;
st.shared.u16 [%rd37], %rs209;
bar.sync 0;
setp.lt.s32	%p103, %r1, 32;
@%p103 bra BB64_119;

ld.shared.u16 %r108, [%rd37+-64];
cvt.u32.u16	%r109, %rs209;
add.s32 %r110, %r108, %r109;
cvt.u16.u32	%rs209, %r110;

BB64_119:
bar.sync 0;
st.shared.u16 [%rd37], %rs209;
bar.sync 0;
setp.lt.s32	%p104, %r1, 64;
@%p104 bra BB64_121;

ld.shared.u16 %r111, [%rd37+-128];
cvt.u32.u16	%r112, %rs209;
add.s32 %r113, %r111, %r112;
cvt.u16.u32	%rs209, %r113;

BB64_121:
bar.sync 0;
st.shared.u16 [%rd37], %rs209;
bar.sync 0;
setp.lt.s32	%p105, %r1, 128;
@%p105 bra BB64_123;

ld.shared.u16 %r114, [%rd37+-256];
cvt.u32.u16	%r115, %rs209;
add.s32 %r116, %r114, %r115;
cvt.u16.u32	%rs209, %r116;

BB64_123:
bar.sync 0;
st.shared.u16 [%rd37], %rs209;
bar.sync 0;
setp.lt.s32	%p106, %r1, 256;
@%p106 bra BB64_125;

ld.shared.u16 %r117, [%rd37+-512];
cvt.u32.u16	%r118, %rs209;
add.s32 %r119, %r117, %r118;
cvt.u16.u32	%rs209, %r119;

BB64_125:
bar.sync 0;
st.shared.u16 [%rd37], %rs209;
bar.sync 0;
ld.shared.u16 %rs263, [%rd457+1022];
mov.u16 %rs251, %rs6;
@%p1 bra BB64_127;

ld.shared.u16 %rs251, [%rd37+-2];

BB64_127:
bar.sync 0;
st.shared.u16 [%rd37], %rs251;
bar.sync 0;
bra.uni BB64_128;

BB64_60:
@%p26 bra BB64_62;

cvt.u32.u16	%r51, %rs6;
ld.shared.u16 %r52, [%rd457];
add.s32 %r53, %r52, %r51;
st.shared.u16 [%rd457], %r53;

BB64_62:
setp.ge.s32	%p65, %r1, %r239;
mov.u16 %rs261, %rs6;
@%p65 bra BB64_64;

ld.shared.u16 %rs12, [%rd37];
mov.u16 %rs261, %rs12;

BB64_64:
mov.u16 %rs218, %rs261;
mov.u16 %rs260, %rs218;
bar.sync 0;
setp.le.s32	%p66, %r1, %r239;
setp.gt.s32	%p67, %r1, 0;
and.pred %p68, %p66, %p67;
@!%p68 bra BB64_66;
bra.uni BB64_65;

BB64_65:
ld.shared.u16 %r54, [%rd37+-2];
cvt.u32.u16	%r55, %rs260;
add.s32 %r56, %r54, %r55;
cvt.u16.u32	%rs260, %r56;

BB64_66:
mov.u16 %rs259, %rs260;
bar.sync 0;
@%p65 bra BB64_68;

st.shared.u16 [%rd37], %rs259;

BB64_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r57, %r1, -2;
setp.lt.s32	%p70, %r57, %r239;
and.pred %p71, %p70, %p4;
@!%p71 bra BB64_70;
bra.uni BB64_69;

BB64_69:
ld.shared.u16 %r58, [%rd37+-4];
cvt.u32.u16	%r59, %rs259;
add.s32 %r60, %r58, %r59;
cvt.u16.u32	%rs259, %r60;

BB64_70:
mov.u16 %rs258, %rs259;
bar.sync 0;
@%p65 bra BB64_72;

st.shared.u16 [%rd37], %rs258;

BB64_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r61, %r1, -4;
setp.lt.s32	%p73, %r61, %r239;
and.pred %p74, %p73, %p5;
@!%p74 bra BB64_74;
bra.uni BB64_73;

BB64_73:
ld.shared.u16 %r62, [%rd37+-8];
cvt.u32.u16	%r63, %rs258;
add.s32 %r64, %r62, %r63;
cvt.u16.u32	%rs258, %r64;

BB64_74:
mov.u16 %rs257, %rs258;
bar.sync 0;
@%p65 bra BB64_76;

st.shared.u16 [%rd37], %rs257;

BB64_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r65, %r1, -8;
setp.lt.s32	%p76, %r65, %r239;
and.pred %p77, %p76, %p6;
@!%p77 bra BB64_78;
bra.uni BB64_77;

BB64_77:
ld.shared.u16 %r66, [%rd37+-16];
cvt.u32.u16	%r67, %rs257;
add.s32 %r68, %r66, %r67;
cvt.u16.u32	%rs257, %r68;

BB64_78:
mov.u16 %rs256, %rs257;
bar.sync 0;
@%p65 bra BB64_80;

st.shared.u16 [%rd37], %rs256;

BB64_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r69, %r1, -16;
setp.lt.s32	%p79, %r69, %r239;
and.pred %p80, %p79, %p7;
@!%p80 bra BB64_82;
bra.uni BB64_81;

BB64_81:
ld.shared.u16 %r70, [%rd37+-32];
cvt.u32.u16	%r71, %rs256;
add.s32 %r72, %r70, %r71;
cvt.u16.u32	%rs256, %r72;

BB64_82:
mov.u16 %rs255, %rs256;
bar.sync 0;
@%p65 bra BB64_84;

st.shared.u16 [%rd37], %rs255;

BB64_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r73, %r1, -32;
setp.lt.s32	%p82, %r73, %r239;
and.pred %p83, %p82, %p8;
@!%p83 bra BB64_86;
bra.uni BB64_85;

BB64_85:
ld.shared.u16 %r74, [%rd37+-64];
cvt.u32.u16	%r75, %rs255;
add.s32 %r76, %r74, %r75;
cvt.u16.u32	%rs255, %r76;

BB64_86:
mov.u16 %rs254, %rs255;
bar.sync 0;
@%p65 bra BB64_88;

st.shared.u16 [%rd37], %rs254;

BB64_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r77, %r1, -64;
setp.lt.s32	%p85, %r77, %r239;
and.pred %p86, %p85, %p9;
@!%p86 bra BB64_90;
bra.uni BB64_89;

BB64_89:
ld.shared.u16 %r78, [%rd37+-128];
cvt.u32.u16	%r79, %rs254;
add.s32 %r80, %r78, %r79;
cvt.u16.u32	%rs254, %r80;

BB64_90:
mov.u16 %rs253, %rs254;
bar.sync 0;
@%p65 bra BB64_92;

st.shared.u16 [%rd37], %rs253;

BB64_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r81, %r1, -128;
setp.lt.s32	%p88, %r81, %r239;
and.pred %p89, %p88, %p10;
@!%p89 bra BB64_94;
bra.uni BB64_93;

BB64_93:
ld.shared.u16 %r82, [%rd37+-256];
cvt.u32.u16	%r83, %rs253;
add.s32 %r84, %r82, %r83;
cvt.u16.u32	%rs253, %r84;

BB64_94:
mov.u16 %rs252, %rs253;
bar.sync 0;
@%p65 bra BB64_96;

st.shared.u16 [%rd37], %rs252;

BB64_96:
setp.gt.s32	%p11, %r1, 255;
bar.sync 0;
add.s32 %r85, %r1, -256;
setp.lt.s32	%p91, %r85, %r239;
and.pred %p92, %p91, %p11;
@!%p92 bra BB64_98;
bra.uni BB64_97;

BB64_97:
ld.shared.u16 %r86, [%rd37+-512];
cvt.u32.u16	%r87, %rs252;
add.s32 %r88, %r86, %r87;
cvt.u16.u32	%rs252, %r88;

BB64_98:
bar.sync 0;
@%p65 bra BB64_100;

st.shared.u16 [%rd37], %rs252;

BB64_100:
setp.lt.s32	%p12, %r1, %r239;
bar.sync 0;
add.s32 %r89, %r239, -1;
mul.wide.s32 %rd289, %r89, 2;
add.s64 %rd290, %rd457, %rd289;
ld.shared.u16 %rs263, [%rd290];
not.pred %p94, %p12;
or.pred %p96, %p1, %p94;
selp.b16	%rs208, %rs6, %rs252, %p12;
@%p96 bra BB64_102;

ld.shared.u16 %rs208, [%rd37+-2];

BB64_102:
bar.sync 0;
@%p65 bra BB64_104;

st.shared.u16 [%rd37], %rs208;

BB64_104:
bar.sync 0;

BB64_128:
mov.u16 %rs262, %rs263;
@%p58 bra BB64_130;

ld.shared.u16 %rs210, [%rd37];

BB64_130:
add.u64 %rd291, %SP, 0;
cvta.to.local.u64 %rd69, %rd291;
bar.sync 0;
mul.wide.s32 %rd292, %r5, 2;
add.s64 %rd71, %rd69, %rd292;
setp.ge.u64	%p109, %rd69, %rd71;
@%p109 bra BB64_132;

cvt.u32.u16	%r120, %rs210;
ld.local.u16 %r121, [%rd69];
add.s32 %r122, %r121, %r120;
cvt.u16.u32	%rs210, %r122;
add.s64 %rd298, %rd203, %rd205;
mul.lo.s32 %r123, %r1, 3;
mul.wide.s32 %rd299, %r123, 2;
add.s64 %rd300, %rd298, %rd299;
st.shared.u16 [%rd300], %rs210;

BB64_132:
add.s64 %rd72, %rd69, 2;
setp.ge.u64	%p110, %rd72, %rd71;
@%p110 bra BB64_134;

cvt.u32.u16	%r124, %rs210;
ld.local.u16 %r125, [%rd69+2];
add.s32 %r126, %r125, %r124;
cvt.u16.u32	%rs210, %r126;
add.s64 %rd306, %rd203, %rd205;
mul.lo.s32 %r127, %r1, 3;
mul.wide.s32 %rd307, %r127, 2;
add.s64 %rd308, %rd306, %rd307;
st.shared.u16 [%rd308+2], %rs210;

BB64_134:
add.s64 %rd309, %rd72, 2;
setp.ge.u64	%p111, %rd309, %rd71;
@%p111 bra BB64_136;

cvt.u32.u16	%r128, %rs210;
ld.local.u16 %r129, [%rd69+4];
add.s32 %r130, %r129, %r128;
add.s64 %rd315, %rd203, %rd205;
mul.lo.s32 %r131, %r1, 3;
mul.wide.s32 %rd316, %r131, 2;
add.s64 %rd317, %rd315, %rd316;
st.shared.u16 [%rd317+4], %r130;

BB64_136:
bar.sync 0;
@%p47 bra BB64_147;
bra.uni BB64_137;

BB64_147:
add.s64 %rd326, %rd41, %rd207;
ld.shared.u16 %rs171, [%rd37];
ld.shared.u16 %rs172, [%rd37+1024];
ld.shared.u16 %rs173, [%rd37+2048];
st.global.u16 [%rd326], %rs171;
st.global.u16 [%rd326+1024], %rs172;
st.global.u16 [%rd326+2048], %rs173;
bra.uni BB64_148;

BB64_137:
mov.u64 %rd458, %rd34;
setp.ge.u64	%p112, %rd457, %rd66;
mov.u64 %rd463, %rd41;
@%p112 bra BB64_148;

BB64_138:
mov.u64 %rd77, %rd463;
sub.s64 %rd78, %rd59, %rd458;
setp.gt.s64	%p113, %rd78, 3070;
shl.b64 %rd321, %rd60, 1;
add.s64 %rd79, %rd457, %rd321;
add.s64 %rd80, %rd77, %rd321;
@%p113 bra BB64_145;
bra.uni BB64_139;

BB64_145:
ld.shared.u16 %rs168, [%rd79];
ld.shared.u16 %rs169, [%rd79+1024];
ld.shared.u16 %rs170, [%rd79+2048];
st.global.u16 [%rd80], %rs168;
st.global.u16 [%rd80+1024], %rs169;
st.global.u16 [%rd80+2048], %rs170;
bra.uni BB64_146;

BB64_139:
shr.s64 %rd81, %rd78, 1;
setp.ge.s64	%p114, %rd60, %rd81;
@%p114 bra BB64_141;

ld.shared.u16 %rs165, [%rd79];
st.global.u16 [%rd80], %rs165;

BB64_141:
add.s32 %r132, %r1, 512;
cvt.s64.s32	%rd323, %r132;
setp.ge.s64	%p115, %rd323, %rd81;
@%p115 bra BB64_143;

ld.shared.u16 %rs166, [%rd79+1024];
st.global.u16 [%rd80+1024], %rs166;

BB64_143:
add.s32 %r133, %r1, 1024;
cvt.s64.s32	%rd324, %r133;
setp.ge.s64	%p116, %rd324, %rd81;
@%p116 bra BB64_146;

ld.shared.u16 %rs167, [%rd79+2048];
st.global.u16 [%rd80+2048], %rs167;

BB64_146:
add.s64 %rd457, %rd457, 3072;
add.s64 %rd458, %rd458, 3072;
add.s64 %rd84, %rd77, 3072;
setp.lt.u64	%p117, %rd457, %rd66;
mov.u64 %rd463, %rd84;
@%p117 bra BB64_138;

BB64_148:
bar.sync 0;
add.s64 %rd480, %rd40, 3072;
add.s64 %rd464, %rd41, 3072;
add.s64 %rd452, %rd39, 3072;
mov.u64 %rd473, %rd452;
sub.s64 %rd327, %rd30, %rd452;
setp.gt.s64	%p118, %rd327, 0;
@%p118 bra BB64_29;
bra.uni BB64_271;

BB64_149:
setp.lt.s64	%p119, %rd35, 1;
@%p119 bra BB64_271;

mov.u64 %rd459, %rd473;
mul.wide.s32 %rd328, %r1, 2;
add.s64 %rd91, %rd34, %rd328;
mov.u64 %rd462, %rd464;
mov.u64 %rd471, %rd473;
mov.u64 %rd478, %rd480;
mov.u16 %rs249, %rs262;

BB64_151:
mov.u16 %rs65, %rs249;
mov.u64 %rd476, %rd478;
mov.u64 %rd94, %rd476;
mov.u64 %rd469, %rd471;
mov.u64 %rd93, %rd469;
mov.u64 %rd92, %rd459;
sub.s64 %rd329, %rd92, %rd30;
shr.u64 %rd330, %rd329, 1;
neg.s64 %rd331, %rd330;
cvt.u32.u64	%r134, %rd331;
mov.u32 %r135, 1536;
min.s32 %r9, %r134, %r135;
setp.eq.s32	%p120, %r9, 1536;
@%p120 bra BB64_163;
bra.uni BB64_152;

BB64_163:
mul.wide.s32 %rd355, %r1, 2;
add.s64 %rd356, %rd94, %rd355;
ld.global.u16 %rs180, [%rd356];
st.u16 [%rd91], %rs180;
ld.global.u16 %rs181, [%rd356+1024];
st.u16 [%rd91+1024], %rs181;
ld.global.u16 %rs182, [%rd356+2048];
st.u16 [%rd91+2048], %rs182;
mov.u64 %rd481, 1536;
bra.uni BB64_164;

BB64_152:
cvt.s64.s32	%rd481, %r9;
setp.lt.s32	%p121, %r9, 1;
@%p121 bra BB64_164;

mov.u64 %rd466, %rd34;
mov.u64 %rd465, %rd93;
mov.u64 %rd470, %rd93;
mov.u64 %rd477, %rd94;

BB64_154:
mov.u64 %rd102, %rd477;
mov.u64 %rd101, %rd470;
mov.u64 %rd99, %rd465;
mul.wide.s32 %rd332, %r9, 2;
add.s64 %rd333, %rd93, %rd332;
sub.s64 %rd334, %rd99, %rd333;
shr.s64 %rd335, %rd334, 1;
neg.s64 %rd103, %rd335;
setp.gt.s64	%p122, %rd103, 1535;
@%p122 bra BB64_161;
bra.uni BB64_155;

BB64_161:
add.s64 %rd349, %rd102, %rd328;
ld.global.u16 %rs177, [%rd349];
add.s64 %rd350, %rd466, %rd328;
st.u16 [%rd350], %rs177;
ld.global.u16 %rs178, [%rd349+1024];
st.u16 [%rd350+1024], %rs178;
ld.global.u16 %rs179, [%rd349+2048];
st.u16 [%rd350+2048], %rs179;
bra.uni BB64_162;

BB64_155:
cvt.s64.s32	%rd336, %r1;
setp.ge.s64	%p123, %rd336, %rd103;
@%p123 bra BB64_157;

add.s64 %rd338, %rd102, %rd328;
ld.global.u16 %rs174, [%rd338];
add.s64 %rd339, %rd466, %rd328;
st.u16 [%rd339], %rs174;

BB64_157:
add.s32 %r136, %r1, 512;
cvt.s64.s32	%rd340, %r136;
setp.ge.s64	%p124, %rd340, %rd103;
@%p124 bra BB64_159;

add.s64 %rd342, %rd102, %rd328;
ld.global.u16 %rs175, [%rd342+1024];
add.s64 %rd343, %rd466, %rd328;
st.u16 [%rd343+1024], %rs175;

BB64_159:
add.s32 %r137, %r1, 1024;
cvt.s64.s32	%rd344, %r137;
setp.ge.s64	%p125, %rd344, %rd103;
@%p125 bra BB64_162;

add.s64 %rd346, %rd102, %rd328;
ld.global.u16 %rs176, [%rd346+2048];
add.s64 %rd347, %rd466, %rd328;
st.u16 [%rd347+2048], %rs176;

BB64_162:
add.s64 %rd105, %rd102, 3072;
add.s64 %rd466, %rd466, 3072;
add.s64 %rd465, %rd101, 3072;
mov.u64 %rd107, %rd465;
sub.s64 %rd353, %rd333, %rd465;
setp.gt.s64	%p126, %rd353, 0;
mov.u64 %rd470, %rd107;
mov.u64 %rd477, %rd105;
@%p126 bra BB64_154;

BB64_164:
bar.sync 0;
shl.b64 %rd357, %rd481, 1;
add.s64 %rd110, %rd34, %rd357;
and.b64 %rd358, %rd481, 9223372036854775807;
cvt.u32.u64	%r10, %rd481;
mul.wide.s32 %rd359, %r1, -3;
add.s64 %rd360, %rd358, %rd359;
cvt.u32.u64	%r138, %rd360;
mov.u32 %r139, 3;
min.s32 %r11, %r138, %r139;
mov.u32 %r140, 0;
max.s32 %r12, %r11, %r140;
setp.gt.u32	%p127, %r12, 2;
@%p127 bra BB64_171;
bra.uni BB64_165;

BB64_171:
mul.lo.s32 %r144, %r1, 3;
mul.wide.s32 %rd370, %r144, 2;
add.s64 %rd371, %rd34, %rd370;
ld.u16 %rs186, [%rd371];
add.u64 %rd372, %SP, 0;
cvta.to.local.u64 %rd373, %rd372;
st.local.u16 [%rd373], %rs186;
ld.u16 %rs187, [%rd371+2];
st.local.u16 [%rd373+2], %rs187;
ld.u16 %rs188, [%rd371+4];
st.local.u16 [%rd373+4], %rs188;
bra.uni BB64_172;

BB64_165:
add.u64 %rd361, %SP, 0;
cvta.to.local.u64 %rd482, %rd361;
setp.lt.s32	%p128, %r11, 1;
@%p128 bra BB64_167;

mul.lo.s32 %r141, %r1, 3;
mul.wide.s32 %rd362, %r141, 2;
add.s64 %rd363, %rd34, %rd362;
ld.u16 %rs183, [%rd363];
cvta.to.local.u64 %rd365, %rd361;
st.local.u16 [%rd365], %rs183;
add.s64 %rd482, %rd365, 2;

BB64_167:
setp.lt.s32	%p129, %r12, 2;
@%p129 bra BB64_169;

mul.lo.s32 %r142, %r1, 3;
mul.wide.s32 %rd366, %r142, 2;
add.s64 %rd367, %rd34, %rd366;
ld.u16 %rs184, [%rd367+2];
st.local.u16 [%rd482], %rs184;
add.s64 %rd482, %rd482, 2;

BB64_169:
setp.lt.s32	%p130, %r12, 3;
@%p130 bra BB64_172;

mul.lo.s32 %r143, %r1, 3;
mul.wide.s32 %rd368, %r143, 2;
add.s64 %rd369, %rd34, %rd368;
ld.u16 %rs185, [%rd369+4];
st.local.u16 [%rd482], %rs185;

BB64_172:
setp.eq.s32	%p131, %r12, 0;
@%p131 bra BB64_177;

add.u64 %rd374, %SP, 0;
cvta.to.local.u64 %rd375, %rd374;
ld.local.u16 %rs264, [%rd375];
mul.wide.u32 %rd376, %r12, 2;
add.s64 %rd377, %rd376, 8589934590;
shr.u64 %rd378, %rd377, 1;
cvt.u32.u64	%r13, %rd378;
setp.lt.s32	%p132, %r13, 1;
@%p132 bra BB64_175;

cvt.u32.u16	%r145, %rs264;
ld.local.u16 %r146, [%rd375+2];
add.s32 %r147, %r146, %r145;
cvt.u16.u32	%rs264, %r147;

BB64_175:
setp.lt.s32	%p133, %r13, 2;
@%p133 bra BB64_177;

cvt.u32.u16	%r148, %rs264;
ld.local.u16 %r149, [%rd375+4];
add.s32 %r150, %r149, %r148;
cvt.u16.u32	%rs264, %r150;

BB64_177:
bar.sync 0;
@%p131 bra BB64_179;

st.u16 [%rd91], %rs264;

BB64_179:
bar.sync 0;
setp.gt.s32	%p135, %r10, 1535;
mov.u32 %r240, 512;
@%p135 bra BB64_181;

add.s32 %r152, %r10, 2;
mul.hi.s32 %r153, %r152, 1431655766;
shr.u32 %r154, %r153, 31;
add.s32 %r240, %r153, %r154;

BB64_181:
setp.eq.s32	%p136, %r240, 512;
@%p136 bra BB64_227;
bra.uni BB64_182;

BB64_227:
@%p26 bra BB64_229;

cvt.u32.u16	%r194, %rs65;
ld.u16 %r195, [%rd34];
add.s32 %r196, %r195, %r194;
st.u16 [%rd34], %r196;

BB64_229:
setp.lt.s32	%p24, %r1, 1;
ld.u16 %rs212, [%rd91];
bar.sync 0;
@%p24 bra BB64_231;

ld.u16 %r197, [%rd91+-2];
cvt.u32.u16	%r198, %rs212;
add.s32 %r199, %r197, %r198;
cvt.u16.u32	%rs212, %r199;

BB64_231:
bar.sync 0;
st.u16 [%rd91], %rs212;
bar.sync 0;
setp.lt.s32	%p172, %r1, 2;
@%p172 bra BB64_233;

ld.u16 %r200, [%rd91+-4];
cvt.u32.u16	%r201, %rs212;
add.s32 %r202, %r200, %r201;
cvt.u16.u32	%rs212, %r202;

BB64_233:
bar.sync 0;
st.u16 [%rd91], %rs212;
bar.sync 0;
setp.lt.s32	%p173, %r1, 4;
@%p173 bra BB64_235;

ld.u16 %r203, [%rd91+-8];
cvt.u32.u16	%r204, %rs212;
add.s32 %r205, %r203, %r204;
cvt.u16.u32	%rs212, %r205;

BB64_235:
bar.sync 0;
st.u16 [%rd91], %rs212;
bar.sync 0;
setp.lt.s32	%p174, %r1, 8;
@%p174 bra BB64_237;

ld.u16 %r206, [%rd91+-16];
cvt.u32.u16	%r207, %rs212;
add.s32 %r208, %r206, %r207;
cvt.u16.u32	%rs212, %r208;

BB64_237:
bar.sync 0;
st.u16 [%rd91], %rs212;
bar.sync 0;
setp.lt.s32	%p175, %r1, 16;
@%p175 bra BB64_239;

ld.u16 %r209, [%rd91+-32];
cvt.u32.u16	%r210, %rs212;
add.s32 %r211, %r209, %r210;
cvt.u16.u32	%rs212, %r211;

BB64_239:
bar.sync 0;
st.u16 [%rd91], %rs212;
bar.sync 0;
setp.lt.s32	%p176, %r1, 32;
@%p176 bra BB64_241;

ld.u16 %r212, [%rd91+-64];
cvt.u32.u16	%r213, %rs212;
add.s32 %r214, %r212, %r213;
cvt.u16.u32	%rs212, %r214;

BB64_241:
bar.sync 0;
st.u16 [%rd91], %rs212;
bar.sync 0;
setp.lt.s32	%p177, %r1, 64;
@%p177 bra BB64_243;

ld.u16 %r215, [%rd91+-128];
cvt.u32.u16	%r216, %rs212;
add.s32 %r217, %r215, %r216;
cvt.u16.u32	%rs212, %r217;

BB64_243:
bar.sync 0;
st.u16 [%rd91], %rs212;
bar.sync 0;
setp.lt.s32	%p178, %r1, 128;
@%p178 bra BB64_245;

ld.u16 %r218, [%rd91+-256];
cvt.u32.u16	%r219, %rs212;
add.s32 %r220, %r218, %r219;
cvt.u16.u32	%rs212, %r220;

BB64_245:
bar.sync 0;
st.u16 [%rd91], %rs212;
bar.sync 0;
setp.lt.s32	%p179, %r1, 256;
@%p179 bra BB64_247;

ld.u16 %r221, [%rd91+-512];
cvt.u32.u16	%r222, %rs212;
add.s32 %r223, %r221, %r222;
cvt.u16.u32	%rs212, %r223;

BB64_247:
bar.sync 0;
st.u16 [%rd91], %rs212;
bar.sync 0;
ld.u16 %rs250, [%rd34+1022];
mov.u16 %rs238, %rs65;
@%p1 bra BB64_249;

ld.u16 %rs238, [%rd91+-2];

BB64_249:
bar.sync 0;
st.u16 [%rd91], %rs238;
bar.sync 0;
bra.uni BB64_250;

BB64_182:
@%p26 bra BB64_184;

cvt.u32.u16	%r155, %rs65;
ld.u16 %r156, [%rd34];
add.s32 %r157, %r156, %r155;
st.u16 [%rd34], %r157;

BB64_184:
setp.ge.s32	%p138, %r1, %r240;
mov.u16 %rs248, %rs65;
@%p138 bra BB64_186;

ld.u16 %rs71, [%rd91];
mov.u16 %rs248, %rs71;

BB64_186:
mov.u16 %rs229, %rs248;
mov.u16 %rs247, %rs229;
bar.sync 0;
setp.le.s32	%p139, %r1, %r240;
setp.gt.s32	%p140, %r1, 0;
and.pred %p141, %p139, %p140;
@!%p141 bra BB64_188;
bra.uni BB64_187;

BB64_187:
ld.u16 %r158, [%rd91+-2];
cvt.u32.u16	%r159, %rs247;
add.s32 %r160, %r158, %r159;
cvt.u16.u32	%rs247, %r160;

BB64_188:
mov.u16 %rs246, %rs247;
bar.sync 0;
@%p138 bra BB64_190;

st.u16 [%rd91], %rs246;

BB64_190:
setp.gt.s32	%p15, %r1, 1;
bar.sync 0;
add.s32 %r161, %r1, -2;
setp.lt.s32	%p143, %r161, %r240;
and.pred %p144, %p143, %p15;
@!%p144 bra BB64_192;
bra.uni BB64_191;

BB64_191:
ld.u16 %r162, [%rd91+-4];
cvt.u32.u16	%r163, %rs246;
add.s32 %r164, %r162, %r163;
cvt.u16.u32	%rs246, %r164;

BB64_192:
mov.u16 %rs245, %rs246;
bar.sync 0;
@%p138 bra BB64_194;

st.u16 [%rd91], %rs245;

BB64_194:
setp.gt.s32	%p16, %r1, 3;
bar.sync 0;
add.s32 %r165, %r1, -4;
setp.lt.s32	%p146, %r165, %r240;
and.pred %p147, %p146, %p16;
@!%p147 bra BB64_196;
bra.uni BB64_195;

BB64_195:
ld.u16 %r166, [%rd91+-8];
cvt.u32.u16	%r167, %rs245;
add.s32 %r168, %r166, %r167;
cvt.u16.u32	%rs245, %r168;

BB64_196:
mov.u16 %rs244, %rs245;
bar.sync 0;
@%p138 bra BB64_198;

st.u16 [%rd91], %rs244;

BB64_198:
setp.gt.s32	%p17, %r1, 7;
bar.sync 0;
add.s32 %r169, %r1, -8;
setp.lt.s32	%p149, %r169, %r240;
and.pred %p150, %p149, %p17;
@!%p150 bra BB64_200;
bra.uni BB64_199;

BB64_199:
ld.u16 %r170, [%rd91+-16];
cvt.u32.u16	%r171, %rs244;
add.s32 %r172, %r170, %r171;
cvt.u16.u32	%rs244, %r172;

BB64_200:
mov.u16 %rs243, %rs244;
bar.sync 0;
@%p138 bra BB64_202;

st.u16 [%rd91], %rs243;

BB64_202:
setp.gt.s32	%p18, %r1, 15;
bar.sync 0;
add.s32 %r173, %r1, -16;
setp.lt.s32	%p152, %r173, %r240;
and.pred %p153, %p152, %p18;
@!%p153 bra BB64_204;
bra.uni BB64_203;

BB64_203:
ld.u16 %r174, [%rd91+-32];
cvt.u32.u16	%r175, %rs243;
add.s32 %r176, %r174, %r175;
cvt.u16.u32	%rs243, %r176;

BB64_204:
mov.u16 %rs242, %rs243;
bar.sync 0;
@%p138 bra BB64_206;

st.u16 [%rd91], %rs242;

BB64_206:
setp.gt.s32	%p19, %r1, 31;
bar.sync 0;
add.s32 %r177, %r1, -32;
setp.lt.s32	%p155, %r177, %r240;
and.pred %p156, %p155, %p19;
@!%p156 bra BB64_208;
bra.uni BB64_207;

BB64_207:
ld.u16 %r178, [%rd91+-64];
cvt.u32.u16	%r179, %rs242;
add.s32 %r180, %r178, %r179;
cvt.u16.u32	%rs242, %r180;

BB64_208:
mov.u16 %rs241, %rs242;
bar.sync 0;
@%p138 bra BB64_210;

st.u16 [%rd91], %rs241;

BB64_210:
setp.gt.s32	%p20, %r1, 63;
bar.sync 0;
add.s32 %r181, %r1, -64;
setp.lt.s32	%p158, %r181, %r240;
and.pred %p159, %p158, %p20;
@!%p159 bra BB64_212;
bra.uni BB64_211;

BB64_211:
ld.u16 %r182, [%rd91+-128];
cvt.u32.u16	%r183, %rs241;
add.s32 %r184, %r182, %r183;
cvt.u16.u32	%rs241, %r184;

BB64_212:
mov.u16 %rs240, %rs241;
bar.sync 0;
@%p138 bra BB64_214;

st.u16 [%rd91], %rs240;

BB64_214:
setp.gt.s32	%p21, %r1, 127;
bar.sync 0;
add.s32 %r185, %r1, -128;
setp.lt.s32	%p161, %r185, %r240;
and.pred %p162, %p161, %p21;
@!%p162 bra BB64_216;
bra.uni BB64_215;

BB64_215:
ld.u16 %r186, [%rd91+-256];
cvt.u32.u16	%r187, %rs240;
add.s32 %r188, %r186, %r187;
cvt.u16.u32	%rs240, %r188;

BB64_216:
mov.u16 %rs239, %rs240;
bar.sync 0;
@%p138 bra BB64_218;

st.u16 [%rd91], %rs239;

BB64_218:
setp.gt.s32	%p22, %r1, 255;
bar.sync 0;
add.s32 %r189, %r1, -256;
setp.lt.s32	%p164, %r189, %r240;
and.pred %p165, %p164, %p22;
@!%p165 bra BB64_220;
bra.uni BB64_219;

BB64_219:
ld.u16 %r190, [%rd91+-512];
cvt.u32.u16	%r191, %rs239;
add.s32 %r192, %r190, %r191;
cvt.u16.u32	%rs239, %r192;

BB64_220:
bar.sync 0;
@%p138 bra BB64_222;

st.u16 [%rd91], %rs239;

BB64_222:
setp.lt.s32	%p23, %r1, %r240;
bar.sync 0;
add.s32 %r193, %r240, -1;
mul.wide.s32 %rd383, %r193, 2;
add.s64 %rd384, %rd34, %rd383;
ld.u16 %rs250, [%rd384];
not.pred %p167, %p23;
or.pred %p169, %p1, %p167;
selp.b16	%rs211, %rs65, %rs239, %p23;
@%p169 bra BB64_224;

ld.u16 %rs211, [%rd91+-2];

BB64_224:
bar.sync 0;
@%p138 bra BB64_226;

st.u16 [%rd91], %rs211;

BB64_226:
bar.sync 0;

BB64_250:
mov.u16 %rs249, %rs250;
@%p131 bra BB64_252;

ld.u16 %rs264, [%rd91];

BB64_252:
add.u64 %rd385, %SP, 0;
cvta.to.local.u64 %rd117, %rd385;
bar.sync 0;
mul.wide.s32 %rd386, %r12, 2;
add.s64 %rd119, %rd117, %rd386;
setp.ge.u64	%p182, %rd117, %rd119;
@%p182 bra BB64_254;

cvt.u32.u16	%r224, %rs264;
ld.local.u16 %r225, [%rd117];
add.s32 %r226, %r225, %r224;
cvt.u16.u32	%rs264, %r226;
mul.lo.s32 %r227, %r1, 3;
mul.wide.s32 %rd389, %r227, 2;
add.s64 %rd390, %rd34, %rd389;
st.u16 [%rd390], %rs264;

BB64_254:
add.s64 %rd120, %rd117, 2;
setp.ge.u64	%p183, %rd120, %rd119;
@%p183 bra BB64_256;

cvt.u32.u16	%r228, %rs264;
ld.local.u16 %r229, [%rd117+2];
add.s32 %r230, %r229, %r228;
cvt.u16.u32	%rs264, %r230;
mul.lo.s32 %r231, %r1, 3;
mul.wide.s32 %rd393, %r231, 2;
add.s64 %rd394, %rd34, %rd393;
st.u16 [%rd394+2], %rs264;

BB64_256:
add.s64 %rd395, %rd120, 2;
setp.ge.u64	%p184, %rd395, %rd119;
@%p184 bra BB64_258;

cvt.u32.u16	%r232, %rs264;
ld.local.u16 %r233, [%rd117+4];
add.s32 %r234, %r233, %r232;
mul.lo.s32 %r235, %r1, 3;
mul.wide.s32 %rd398, %r235, 2;
add.s64 %rd399, %rd34, %rd398;
st.u16 [%rd399+4], %r234;

BB64_258:
bar.sync 0;
@%p120 bra BB64_269;
bra.uni BB64_259;

BB64_269:
mul.wide.s32 %rd406, %r1, 2;
add.s64 %rd407, %rd462, %rd406;
ld.u16 %rs196, [%rd91];
st.global.u16 [%rd407], %rs196;
ld.u16 %rs197, [%rd91+1024];
st.global.u16 [%rd407+1024], %rs197;
ld.u16 %rs198, [%rd91+2048];
st.global.u16 [%rd407+2048], %rs198;
bra.uni BB64_270;

BB64_259:
mov.u64 %rd483, 0;
setp.ge.u64	%p185, %rd34, %rd110;
mov.u64 %rd484, %rd328;
@%p185 bra BB64_270;

BB64_260:
mov.u64 %rd123, %rd484;
add.s64 %rd401, %rd34, %rd483;
sub.s64 %rd124, %rd110, %rd401;
setp.gt.s64	%p186, %rd124, 3070;
add.s64 %rd125, %rd34, %rd123;
add.s64 %rd126, %rd462, %rd123;
@%p186 bra BB64_267;
bra.uni BB64_261;

BB64_267:
ld.u16 %rs193, [%rd125];
st.global.u16 [%rd126], %rs193;
ld.u16 %rs194, [%rd125+1024];
st.global.u16 [%rd126+1024], %rs194;
ld.u16 %rs195, [%rd125+2048];
st.global.u16 [%rd126+2048], %rs195;
bra.uni BB64_268;

BB64_261:
shr.s64 %rd127, %rd124, 1;
cvt.s64.s32	%rd402, %r1;
setp.ge.s64	%p187, %rd402, %rd127;
@%p187 bra BB64_263;

ld.u16 %rs190, [%rd125];
st.global.u16 [%rd126], %rs190;

BB64_263:
add.s32 %r236, %r1, 512;
cvt.s64.s32	%rd403, %r236;
setp.ge.s64	%p188, %rd403, %rd127;
@%p188 bra BB64_265;

ld.u16 %rs191, [%rd125+1024];
st.global.u16 [%rd126+1024], %rs191;

BB64_265:
add.s32 %r237, %r1, 1024;
cvt.s64.s32	%rd404, %r237;
setp.ge.s64	%p189, %rd404, %rd127;
@%p189 bra BB64_268;

ld.u16 %rs192, [%rd125+2048];
st.global.u16 [%rd126+2048], %rs192;

BB64_268:
add.s64 %rd128, %rd123, 3072;
add.s64 %rd483, %rd483, 3072;
add.s64 %rd405, %rd34, %rd483;
setp.lt.u64	%p190, %rd405, %rd110;
mov.u64 %rd484, %rd128;
@%p190 bra BB64_260;

BB64_270:
bar.sync 0;
add.s64 %rd478, %rd94, 3072;
add.s64 %rd462, %rd462, 3072;
add.s64 %rd459, %rd93, 3072;
mov.u64 %rd471, %rd459;
sub.s64 %rd408, %rd30, %rd459;
setp.gt.s64	%p191, %rd408, 0;
@%p191 bra BB64_151;

BB64_271:
@%p26 bra BB64_287;


	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r238, 1, 0, p; 
} 


	setp.eq.s32	%p193, %r238, 0;
@%p193 bra BB64_286;

mov.u64 %rd410, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd411, %rd410;
sub.s64 %rd135, %rd34, %rd411;
setp.eq.s64	%p194, %rd34, 0;
@%p194 bra BB64_287;

add.s64 %rd412, %rd135, -16;
add.s64 %rd414, %rd410, %rd412;
add.s64 %rd137, %rd411, %rd412;
ld.shared.u8 %rs199, [%rd414];
or.b16 %rs200, %rs199, 1;
st.shared.u8 [%rd414], %rs200;
ld.shared.u64 %rd138, [%rd414+8];
setp.eq.s64	%p195, %rd138, 0;
mov.u64 %rd488, %rd137;
@%p195 bra BB64_280;

mov.u64 %rd139, %rd137;
ld.u8 %rs201, [%rd138];
and.b16 %rs202, %rs201, 1;
setp.eq.b16	%p196, %rs202, 1;
mov.u64 %rd488, %rd139;
@!%p196 bra BB64_280;
bra.uni BB64_276;

BB64_276:
ld.u64 %rd141, [%rd138];
shr.u64 %rd142, %rd141, 1;
add.s64 %rd143, %rd138, 16;
add.s64 %rd144, %rd143, %rd142;
ld.shared.u64 %rd416, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p197, %rd144, %rd416;
mov.u64 %rd488, %rd138;
@%p197 bra BB64_280;

ld.u8 %rs203, [%rd144];
and.b16 %rs204, %rs203, 1;
setp.eq.b16	%p198, %rs204, 1;
mov.u64 %rd485, %rd138;
mov.u64 %rd488, %rd485;
@!%p198 bra BB64_280;
bra.uni BB64_278;

BB64_278:
ld.u64 %rd417, [%rd144];
shr.u64 %rd418, %rd417, 1;
add.s64 %rd419, %rd418, %rd142;
add.s64 %rd420, %rd419, 16;
shl.b64 %rd421, %rd420, 1;
and.b64 %rd422, %rd141, 1;
or.b64 %rd423, %rd421, %rd422;
st.u64 [%rd138], %rd423;
and.b64 %rd145, %rd420, 9223372036854775807;
add.s64 %rd424, %rd143, %rd145;
ld.shared.u64 %rd425, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p199, %rd424, %rd425;
mov.u64 %rd486, %rd138;
mov.u64 %rd488, %rd486;
@%p199 bra BB64_280;

add.s64 %rd426, %rd145, %rd143;
st.u64 [%rd426+8], %rd138;
mov.u64 %rd488, %rd138;

BB64_280:
ld.u64 %rd148, [%rd488];
shr.u64 %rd149, %rd148, 1;
add.s64 %rd150, %rd488, 16;
add.s64 %rd151, %rd150, %rd149;
ld.shared.u64 %rd427, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p200, %rd151, %rd427;
@%p200 bra BB64_284;

ld.u8 %rs205, [%rd151];
and.b16 %rs206, %rs205, 1;
setp.eq.b16	%p201, %rs206, 1;
@!%p201 bra BB64_287;
bra.uni BB64_282;

BB64_282:
ld.u64 %rd428, [%rd151];
shr.u64 %rd429, %rd428, 1;
add.s64 %rd430, %rd429, %rd149;
add.s64 %rd431, %rd430, 16;
shl.b64 %rd432, %rd431, 1;
and.b64 %rd433, %rd148, 1;
or.b64 %rd434, %rd432, %rd433;
st.u64 [%rd488], %rd434;
and.b64 %rd152, %rd431, 9223372036854775807;
add.s64 %rd435, %rd150, %rd152;
ld.shared.u64 %rd436, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p202, %rd435, %rd436;
@%p202 bra BB64_287;

add.s64 %rd437, %rd152, %rd150;
st.u64 [%rd437+8], %rd488;
bra.uni BB64_287;

BB64_286:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
call.uni 
free, 
(
param0
);


	}

BB64_287:
bar.sync 0;

BB64_288:
ret;

BB64_284:
setp.lt.u64	%p203, %rd151, %rd488;
@%p203 bra BB64_287;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd488;
bra.uni BB64_287;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB65_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB65_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB65_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 2;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 1;

BB65_4:
ld.global.u16 %rs12, [%rd20];
st.global.u16 [%rd19], %rs12;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB65_4;

BB65_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB66_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB66_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 2;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB66_4;

BB66_3:
ld.global.u16 %rs12, [%rd26];
st.global.u16 [%rd25], %rs12;
shl.b64 %rd23, %rd4, 1;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB66_3;

BB66_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB67_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB67_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB67_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 2;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 1;

BB67_4:
ld.global.u16 %rs12, [%rd20];
st.global.u16 [%rd19], %rs12;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB67_4;

BB67_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB68_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB68_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 2;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB68_4;

BB68_3:
ld.global.u16 %rs12, [%rd26];
st.global.u16 [%rd25], %rs12;
shl.b64 %rd23, %rd4, 1;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB68_3;

BB68_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIsENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIsENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0[104]
)
.maxntid 128, 1, 1
{
.reg .pred %p<90>;
.reg .b16 %rs<126>;
.reg .b32 %r<134>;
.reg .b64 %rd<277>;


ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIsENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r16, %r17}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIsENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd84, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIsENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd83, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIsENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd82, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIsENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd81, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIsENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd79, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIsENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd78, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIsENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd85, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd86, %rd85;
setp.eq.s64	%p6, %rd86, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB69_2;

cvt.s64.s32	%rd87, %r16;
mov.u32 %r20, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r20;
mov.u64 %rd88, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd89, %rd88;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd89;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd87;

BB69_2:
cvta.to.global.u64 %rd3, %rd78;
mov.u32 %r21, %ctaid.x;
add.s32 %r2, %r21, %r15;
bar.sync 0;
cvt.s64.s32	%rd7, %r2;
mul.lo.s64 %rd90, %rd7, %rd81;
min.s64 %rd91, %rd83, %rd7;
add.s64 %rd92, %rd91, %rd90;
setp.lt.s64	%p8, %rd7, %rd83;
selp.u64	%rd93, 1, 0, %p8;
add.s64 %rd94, %rd93, %rd81;
add.s64 %rd95, %rd94, %rd92;
mul.lo.s64 %rd8, %rd92, %rd82;
mul.lo.s64 %rd96, %rd95, %rd82;
min.s64 %rd9, %rd96, %rd79;
shl.b64 %rd97, %rd8, 1;
add.s64 %rd98, %rd3, %rd97;
ld.global.u16 %rs116, [%rd98];
bar.sync 0;
@%p5 bra BB69_23;

ld.shared.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd250, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd257, %rd250;
setp.eq.s64	%p10, %rd10, %rd257;
mov.u64 %rd255, %rd10;
@%p10 bra BB69_7;

mov.u64 %rd256, %rd255;

BB69_5:
mov.u64 %rd252, %rd257;
mov.u64 %rd255, %rd256;
mov.u64 %rd256, %rd252;
ld.shared.u8 %rs61, [%rd250];
and.b16 %rs62, %rs61, 1;
setp.eq.b16	%p11, %rs62, 1;
not.pred %p12, %p11;
ld.shared.u64 %rd15, [%rd250];
setp.lt.u64	%p13, %rd15, 4608;
or.pred %p14, %p12, %p13;
@!%p14 bra BB69_7;
bra.uni BB69_6;

BB69_6:
shr.u64 %rd101, %rd15, 1;
add.s64 %rd102, %rd250, %rd101;
add.s64 %rd250, %rd102, 16;
add.s64 %rd103, %rd256, %rd101;
add.s64 %rd257, %rd103, 16;
setp.ne.s64	%p15, %rd257, %rd10;
mov.u64 %rd255, %rd256;
@%p15 bra BB69_5;

BB69_7:
setp.eq.s64	%p17, %rd255, %rd10;
mov.pred %p89, 0;
@%p17 bra BB69_9;

ld.u64 %rd105, [%rd255];
shr.u64 %rd106, %rd105, 1;
add.s64 %rd107, %rd255, %rd106;
add.s64 %rd261, %rd107, 16;
setp.ne.s64	%p89, %rd261, %rd10;

BB69_9:
@%p89 bra BB69_15;
bra.uni BB69_10;

BB69_15:
ld.u64 %rd26, [%rd261];
and.b64 %rd122, %rd26, -32;
setp.eq.s64	%p21, %rd122, 4608;
cvt.u16.u64	%rs104, %rd26;
@%p21 bra BB69_18;

add.s64 %rd27, %rd261, 16;
ld.u64 %rd123, [%rd261+2320];
and.b64 %rd124, %rd123, 1;
add.s64 %rd125, %rd26, -4640;
and.b64 %rd126, %rd125, -2;
or.b64 %rd127, %rd124, %rd126;
st.u64 [%rd261+2320], %rd127;
st.u64 [%rd261+2328], %rd261;
cvt.u16.u64	%rs64, %rd125;
or.b16 %rs65, %rs64, 1;
and.b64 %rd128, %rd26, 1;
or.b64 %rd129, %rd128, 4608;
st.u64 [%rd261], %rd129;
st.u8 [%rd261+2320], %rs65;
ld.u64 %rd130, [%rd261+2320];
shr.u64 %rd28, %rd130, 1;
add.s64 %rd131, %rd28, %rd27;
add.s64 %rd132, %rd131, 2320;
ld.shared.u64 %rd133, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p22, %rd132, %rd133;
cvt.u16.u64	%rs66, %rd26;
and.b16 %rs104, %rs66, 1;
@%p22 bra BB69_18;

add.s64 %rd134, %rd27, 2304;
st.u64 [%rd131+2328], %rd134;
ld.u8 %rs104, [%rd261];

BB69_18:
and.b16 %rs67, %rs104, 254;
st.u8 [%rd261], %rs67;
bra.uni BB69_19;

BB69_10:
mov.u64 %rd109, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd110, %rd109;
sub.s64 %rd111, %rd10, %rd110;
add.s64 %rd112, %rd111, 2320;
ld.shared.u64 %rd113, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p18, %rd112, %rd113;
mov.u64 %rd259, -1;
mov.u64 %rd260, %rd10;
@%p18 bra BB69_12;

add.s64 %rd21, %rd10, 2320;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
mov.u64 %rd259, %rd21;
mov.u64 %rd260, %rd21;

BB69_12:
mov.u64 %rd22, %rd260;
setp.eq.s64	%p19, %rd259, -1;
@%p19 bra BB69_14;

mov.u64 %rd114, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd115, %rd114;
sub.s64 %rd116, %rd10, %rd115;
add.s64 %rd117, %rd114, %rd116;
ld.shared.u64 %rd118, [%rd117];
and.b64 %rd119, %rd118, 1;
or.b64 %rd120, %rd119, 4608;
st.shared.u64 [%rd117], %rd120;
st.shared.u64 [%rd117+8], %rd255;
mov.u16 %rs63, 0;
st.shared.u8 [%rd117], %rs63;

BB69_14:
mov.u64 %rd261, %rd10;
setp.eq.s64	%p20, %rd10, %rd22;
mov.u64 %rd262, 0;
@%p20 bra BB69_20;

BB69_19:
add.s64 %rd262, %rd261, 16;

BB69_20:
mov.u64 %rd263, %rd262;
setp.ne.s64	%p23, %rd262, 0;
@%p23 bra BB69_22;

mov.u64 %rd136, 2304;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd136;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd263, [retval0+0];


	}

BB69_22:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd263;

BB69_23:
add.s64 %rd35, %rd8, 1;
shl.b64 %rd137, %rd9, 1;
add.s64 %rd36, %rd78, %rd137;
bar.sync 0;
ld.shared.u64 %rd37, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];
shl.b64 %rd138, %rd35, 1;
sub.s64 %rd140, %rd137, %rd138;
setp.lt.s64	%p24, %rd140, 1;
@%p24 bra BB69_100;

add.s64 %rd272, %rd3, %rd138;
add.s64 %rd264, %rd78, %rd138;
mov.u64 %rd269, %rd264;
sub.s64 %rd142, %rd264, %rd36;
shr.u64 %rd143, %rd142, 1;
neg.s64 %rd144, %rd143;
mul.wide.s32 %rd145, %r1, 2;
add.s64 %rd41, %rd37, %rd145;
cvt.u32.u64	%r22, %rd144;
mov.u32 %r23, 128;
min.s32 %r3, %r22, %r23;
mov.u16 %rs125, %rs116;

BB69_25:
mov.u16 %rs7, %rs125;
mov.u64 %rd270, %rd272;
mov.u64 %rd44, %rd270;
mov.u64 %rd267, %rd269;
mov.u64 %rd43, %rd267;
mov.u64 %rd42, %rd264;
sub.s64 %rd146, %rd42, %rd36;
shr.u64 %rd147, %rd146, 1;
neg.s64 %rd148, %rd147;
cvt.u32.u64	%r24, %rd148;
mov.u32 %r25, 1152;
min.s32 %r4, %r24, %r25;
setp.eq.s32	%p25, %r4, 1152;
@%p25 bra BB69_49;
bra.uni BB69_26;

BB69_49:
add.s64 %rd196, %rd44, %rd145;
ld.global.u16 %rs87, [%rd196];
st.u16 [%rd41], %rs87;
ld.global.u16 %rs88, [%rd196+256];
st.u16 [%rd41+256], %rs88;
ld.global.u16 %rs89, [%rd196+512];
st.u16 [%rd41+512], %rs89;
ld.global.u16 %rs90, [%rd196+768];
st.u16 [%rd41+768], %rs90;
ld.global.u16 %rs91, [%rd196+1024];
st.u16 [%rd41+1024], %rs91;
ld.global.u16 %rs92, [%rd196+1280];
st.u16 [%rd41+1280], %rs92;
ld.global.u16 %rs93, [%rd196+1536];
st.u16 [%rd41+1536], %rs93;
ld.global.u16 %rs94, [%rd196+1792];
st.u16 [%rd41+1792], %rs94;
ld.global.u16 %rs95, [%rd196+2048];
st.u16 [%rd41+2048], %rs95;
bra.uni BB69_50;

BB69_26:
setp.lt.s32	%p26, %r4, 1;
@%p26 bra BB69_50;

mov.u64 %rd266, %rd37;
mov.u64 %rd265, %rd43;
mov.u64 %rd268, %rd43;
mov.u64 %rd271, %rd44;

BB69_28:
mov.u64 %rd50, %rd271;
mov.u64 %rd49, %rd268;
mov.u64 %rd47, %rd265;
mul.wide.s32 %rd149, %r4, 2;
add.s64 %rd150, %rd43, %rd149;
sub.s64 %rd151, %rd47, %rd150;
shr.s64 %rd152, %rd151, 1;
neg.s64 %rd51, %rd152;
setp.gt.s64	%p27, %rd51, 1151;
@%p27 bra BB69_47;
bra.uni BB69_29;

BB69_47:
add.s64 %rd190, %rd50, %rd145;
ld.global.u16 %rs78, [%rd190];
add.s64 %rd191, %rd266, %rd145;
st.u16 [%rd191], %rs78;
ld.global.u16 %rs79, [%rd190+256];
st.u16 [%rd191+256], %rs79;
ld.global.u16 %rs80, [%rd190+512];
st.u16 [%rd191+512], %rs80;
ld.global.u16 %rs81, [%rd190+768];
st.u16 [%rd191+768], %rs81;
ld.global.u16 %rs82, [%rd190+1024];
st.u16 [%rd191+1024], %rs82;
ld.global.u16 %rs83, [%rd190+1280];
st.u16 [%rd191+1280], %rs83;
ld.global.u16 %rs84, [%rd190+1536];
st.u16 [%rd191+1536], %rs84;
ld.global.u16 %rs85, [%rd190+1792];
st.u16 [%rd191+1792], %rs85;
ld.global.u16 %rs86, [%rd190+2048];
st.u16 [%rd191+2048], %rs86;
bra.uni BB69_48;

BB69_29:
cvt.s64.s32	%rd153, %r1;
setp.ge.s64	%p28, %rd153, %rd51;
@%p28 bra BB69_31;

add.s64 %rd155, %rd50, %rd145;
ld.global.u16 %rs69, [%rd155];
add.s64 %rd156, %rd266, %rd145;
st.u16 [%rd156], %rs69;

BB69_31:
add.s32 %r29, %r1, 128;
cvt.s64.s32	%rd157, %r29;
setp.ge.s64	%p29, %rd157, %rd51;
@%p29 bra BB69_33;

add.s64 %rd159, %rd50, %rd145;
ld.global.u16 %rs70, [%rd159+256];
add.s64 %rd160, %rd266, %rd145;
st.u16 [%rd160+256], %rs70;

BB69_33:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd161, %r32;
setp.ge.s64	%p30, %rd161, %rd51;
@%p30 bra BB69_35;

add.s64 %rd163, %rd50, %rd145;
ld.global.u16 %rs71, [%rd163+512];
add.s64 %rd164, %rd266, %rd145;
st.u16 [%rd164+512], %rs71;

BB69_35:
add.s32 %r35, %r1, 384;
cvt.s64.s32	%rd165, %r35;
setp.ge.s64	%p31, %rd165, %rd51;
@%p31 bra BB69_37;

add.s64 %rd167, %rd50, %rd145;
ld.global.u16 %rs72, [%rd167+768];
add.s64 %rd168, %rd266, %rd145;
st.u16 [%rd168+768], %rs72;

BB69_37:
add.s32 %r38, %r1, 512;
cvt.s64.s32	%rd169, %r38;
setp.ge.s64	%p32, %rd169, %rd51;
@%p32 bra BB69_39;

add.s64 %rd171, %rd50, %rd145;
ld.global.u16 %rs73, [%rd171+1024];
add.s64 %rd172, %rd266, %rd145;
st.u16 [%rd172+1024], %rs73;

BB69_39:
add.s32 %r41, %r1, 640;
cvt.s64.s32	%rd173, %r41;
setp.ge.s64	%p33, %rd173, %rd51;
@%p33 bra BB69_41;

add.s64 %rd175, %rd50, %rd145;
ld.global.u16 %rs74, [%rd175+1280];
add.s64 %rd176, %rd266, %rd145;
st.u16 [%rd176+1280], %rs74;

BB69_41:
add.s32 %r44, %r1, 768;
cvt.s64.s32	%rd177, %r44;
setp.ge.s64	%p34, %rd177, %rd51;
@%p34 bra BB69_43;

add.s64 %rd179, %rd50, %rd145;
ld.global.u16 %rs75, [%rd179+1536];
add.s64 %rd180, %rd266, %rd145;
st.u16 [%rd180+1536], %rs75;

BB69_43:
add.s32 %r47, %r1, 896;
cvt.s64.s32	%rd181, %r47;
setp.ge.s64	%p35, %rd181, %rd51;
@%p35 bra BB69_45;

add.s64 %rd183, %rd50, %rd145;
ld.global.u16 %rs76, [%rd183+1792];
add.s64 %rd184, %rd266, %rd145;
st.u16 [%rd184+1792], %rs76;

BB69_45:
add.s32 %r50, %r1, 1024;
cvt.s64.s32	%rd185, %r50;
setp.ge.s64	%p36, %rd185, %rd51;
@%p36 bra BB69_48;

add.s64 %rd187, %rd50, %rd145;
ld.global.u16 %rs77, [%rd187+2048];
add.s64 %rd188, %rd266, %rd145;
st.u16 [%rd188+2048], %rs77;

BB69_48:
add.s64 %rd52, %rd50, 2304;
add.s64 %rd266, %rd266, 2304;
add.s64 %rd265, %rd49, 2304;
mov.u64 %rd54, %rd265;
sub.s64 %rd194, %rd150, %rd265;
setp.gt.s64	%p37, %rd194, 0;
mov.u64 %rd268, %rd54;
mov.u64 %rd271, %rd52;
@%p37 bra BB69_28;

BB69_50:
bar.sync 0;
mad.lo.s32 %r54, %r1, -9, %r4;
mov.u32 %r55, 9;
min.s32 %r56, %r54, %r55;
mov.u32 %r57, 0;
max.s32 %r6, %r56, %r57;
setp.eq.s32	%p38, %r6, 0;
@%p38 bra BB69_67;

mul.lo.s32 %r59, %r1, 9;
mul.wide.s32 %rd197, %r59, 2;
add.s64 %rd198, %rd37, %rd197;
ld.u16 %rs105, [%rd198];
add.s32 %r7, %r6, -1;
setp.lt.s32	%p39, %r7, 1;
@%p39 bra BB69_53;

cvt.u32.u16	%r60, %rs105;
ld.u16 %r63, [%rd198+2];
add.s32 %r64, %r63, %r60;
cvt.u16.u32	%rs105, %r64;

BB69_53:
setp.lt.s32	%p40, %r7, 2;
@%p40 bra BB69_55;

cvt.u32.u16	%r65, %rs105;
ld.u16 %r68, [%rd198+4];
add.s32 %r69, %r68, %r65;
cvt.u16.u32	%rs105, %r69;

BB69_55:
setp.lt.s32	%p41, %r7, 3;
@%p41 bra BB69_57;

cvt.u32.u16	%r70, %rs105;
ld.u16 %r73, [%rd198+6];
add.s32 %r74, %r73, %r70;
cvt.u16.u32	%rs105, %r74;

BB69_57:
setp.lt.s32	%p42, %r7, 4;
@%p42 bra BB69_59;

cvt.u32.u16	%r75, %rs105;
ld.u16 %r78, [%rd198+8];
add.s32 %r79, %r78, %r75;
cvt.u16.u32	%rs105, %r79;

BB69_59:
setp.lt.s32	%p43, %r7, 5;
@%p43 bra BB69_61;

cvt.u32.u16	%r80, %rs105;
ld.u16 %r83, [%rd198+10];
add.s32 %r84, %r83, %r80;
cvt.u16.u32	%rs105, %r84;

BB69_61:
setp.lt.s32	%p44, %r7, 6;
@%p44 bra BB69_63;

cvt.u32.u16	%r85, %rs105;
ld.u16 %r88, [%rd198+12];
add.s32 %r89, %r88, %r85;
cvt.u16.u32	%rs105, %r89;

BB69_63:
setp.lt.s32	%p45, %r7, 7;
@%p45 bra BB69_65;

cvt.u32.u16	%r90, %rs105;
ld.u16 %r93, [%rd198+14];
add.s32 %r94, %r93, %r90;
cvt.u16.u32	%rs105, %r94;

BB69_65:
setp.lt.s32	%p46, %r7, 8;
@%p46 bra BB69_67;

cvt.u32.u16	%r95, %rs105;
ld.u16 %r98, [%rd198+16];
add.s32 %r99, %r98, %r95;
cvt.u16.u32	%rs105, %r99;

BB69_67:
bar.sync 0;
@%p38 bra BB69_69;

st.u16 [%rd41], %rs105;

BB69_69:
setp.lt.s32	%p3, %r1, %r3;
bar.sync 0;
mov.u16 %rs124, %rs7;
@!%p3 bra BB69_71;
bra.uni BB69_70;

BB69_70:
ld.u16 %rs25, [%rd41];
mov.u16 %rs124, %rs25;

BB69_71:
mov.u16 %rs109, %rs124;
mov.u16 %rs123, %rs109;
bar.sync 0;
setp.gt.s32	%p48, %r1, 0;
setp.le.s32	%p49, %r1, %r3;
and.pred %p50, %p49, %p48;
@!%p50 bra BB69_73;
bra.uni BB69_72;

BB69_72:
ld.u16 %r100, [%rd41+-2];
cvt.u32.u16	%r101, %rs123;
add.s32 %r102, %r100, %r101;
cvt.u16.u32	%rs123, %r102;

BB69_73:
mov.u16 %rs122, %rs123;
bar.sync 0;
setp.ge.s32	%p51, %r1, %r3;
@%p51 bra BB69_75;

st.u16 [%rd41], %rs122;

BB69_75:
bar.sync 0;
add.s32 %r103, %r1, -2;
setp.lt.s32	%p52, %r103, %r3;
setp.gt.s32	%p53, %r1, 1;
and.pred %p54, %p52, %p53;
@!%p54 bra BB69_77;
bra.uni BB69_76;

BB69_76:
ld.u16 %r104, [%rd41+-4];
cvt.u32.u16	%r105, %rs122;
add.s32 %r106, %r104, %r105;
cvt.u16.u32	%rs122, %r106;

BB69_77:
mov.u16 %rs121, %rs122;
bar.sync 0;
@%p51 bra BB69_79;

st.u16 [%rd41], %rs121;

BB69_79:
bar.sync 0;
add.s32 %r107, %r1, -4;
setp.lt.s32	%p56, %r107, %r3;
setp.gt.s32	%p57, %r1, 3;
and.pred %p58, %p56, %p57;
@!%p58 bra BB69_81;
bra.uni BB69_80;

BB69_80:
ld.u16 %r108, [%rd41+-8];
cvt.u32.u16	%r109, %rs121;
add.s32 %r110, %r108, %r109;
cvt.u16.u32	%rs121, %r110;

BB69_81:
mov.u16 %rs120, %rs121;
bar.sync 0;
@%p51 bra BB69_83;

st.u16 [%rd41], %rs120;

BB69_83:
bar.sync 0;
add.s32 %r111, %r1, -8;
setp.lt.s32	%p60, %r111, %r3;
setp.gt.s32	%p61, %r1, 7;
and.pred %p62, %p60, %p61;
@!%p62 bra BB69_85;
bra.uni BB69_84;

BB69_84:
ld.u16 %r112, [%rd41+-16];
cvt.u32.u16	%r113, %rs120;
add.s32 %r114, %r112, %r113;
cvt.u16.u32	%rs120, %r114;

BB69_85:
mov.u16 %rs119, %rs120;
bar.sync 0;
@%p51 bra BB69_87;

st.u16 [%rd41], %rs119;

BB69_87:
bar.sync 0;
add.s32 %r115, %r1, -16;
setp.lt.s32	%p64, %r115, %r3;
setp.gt.s32	%p65, %r1, 15;
and.pred %p66, %p64, %p65;
@!%p66 bra BB69_89;
bra.uni BB69_88;

BB69_88:
ld.u16 %r116, [%rd41+-32];
cvt.u32.u16	%r117, %rs119;
add.s32 %r118, %r116, %r117;
cvt.u16.u32	%rs119, %r118;

BB69_89:
mov.u16 %rs118, %rs119;
bar.sync 0;
@%p51 bra BB69_91;

st.u16 [%rd41], %rs118;

BB69_91:
bar.sync 0;
add.s32 %r119, %r1, -32;
setp.lt.s32	%p68, %r119, %r3;
setp.gt.s32	%p69, %r1, 31;
and.pred %p70, %p68, %p69;
@!%p70 bra BB69_93;
bra.uni BB69_92;

BB69_92:
ld.u16 %r120, [%rd41+-64];
cvt.u32.u16	%r121, %rs118;
add.s32 %r122, %r120, %r121;
cvt.u16.u32	%rs118, %r122;

BB69_93:
mov.u16 %rs117, %rs118;
bar.sync 0;
@%p51 bra BB69_95;

st.u16 [%rd41], %rs117;

BB69_95:
bar.sync 0;
add.s32 %r123, %r1, -64;
setp.lt.s32	%p72, %r123, %r3;
setp.gt.s32	%p73, %r1, 63;
and.pred %p74, %p72, %p73;
@!%p74 bra BB69_97;
bra.uni BB69_96;

BB69_96:
ld.u16 %r124, [%rd41+-128];
cvt.u32.u16	%r125, %rs117;
add.s32 %r126, %r124, %r125;
cvt.u16.u32	%rs117, %r126;

BB69_97:
bar.sync 0;
@%p51 bra BB69_99;

st.u16 [%rd41], %rs117;

BB69_99:
bar.sync 0;
add.s32 %r127, %r3, -1;
mul.wide.s32 %rd215, %r127, 2;
add.s64 %rd216, %rd37, %rd215;
ld.u16 %r128, [%rd216];
cvt.u32.u16	%r129, %rs7;
add.s32 %r130, %r128, %r129;
cvt.u16.u32	%rs125, %r130;
bar.sync 0;
add.s64 %rd272, %rd44, 2304;
add.s64 %rd264, %rd43, 2304;
mov.u64 %rd269, %rd264;
sub.s64 %rd217, %rd36, %rd264;
setp.gt.s64	%p76, %rd217, 0;
mov.u16 %rs116, %rs125;
@%p76 bra BB69_25;

BB69_100:
@%p5 bra BB69_116;


	{ 
.reg .pred p; 
isspacep.shared p, %rd37; 
selp.u32 %r132, 1, 0, p; 
} 


	setp.eq.s32	%p78, %r132, 0;
@%p78 bra BB69_115;

mov.u64 %rd219, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd220, %rd219;
sub.s64 %rd60, %rd37, %rd220;
setp.eq.s64	%p79, %rd37, 0;
@%p79 bra BB69_116;

add.s64 %rd221, %rd60, -16;
add.s64 %rd223, %rd219, %rd221;
add.s64 %rd62, %rd220, %rd221;
ld.shared.u8 %rs96, [%rd223];
or.b16 %rs97, %rs96, 1;
st.shared.u8 [%rd223], %rs97;
ld.shared.u64 %rd63, [%rd223+8];
setp.eq.s64	%p80, %rd63, 0;
mov.u64 %rd276, %rd62;
@%p80 bra BB69_109;

mov.u64 %rd64, %rd62;
ld.u8 %rs98, [%rd63];
and.b16 %rs99, %rs98, 1;
setp.eq.b16	%p81, %rs99, 1;
mov.u64 %rd276, %rd64;
@!%p81 bra BB69_109;
bra.uni BB69_105;

BB69_105:
ld.u64 %rd66, [%rd63];
shr.u64 %rd67, %rd66, 1;
add.s64 %rd68, %rd63, 16;
add.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd225, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p82, %rd69, %rd225;
mov.u64 %rd276, %rd63;
@%p82 bra BB69_109;

ld.u8 %rs100, [%rd69];
and.b16 %rs101, %rs100, 1;
setp.eq.b16	%p83, %rs101, 1;
mov.u64 %rd273, %rd63;
mov.u64 %rd276, %rd273;
@!%p83 bra BB69_109;
bra.uni BB69_107;

BB69_107:
ld.u64 %rd226, [%rd69];
shr.u64 %rd227, %rd226, 1;
add.s64 %rd228, %rd227, %rd67;
add.s64 %rd229, %rd228, 16;
shl.b64 %rd230, %rd229, 1;
and.b64 %rd231, %rd66, 1;
or.b64 %rd232, %rd230, %rd231;
st.u64 [%rd63], %rd232;
and.b64 %rd70, %rd229, 9223372036854775807;
add.s64 %rd233, %rd68, %rd70;
ld.shared.u64 %rd234, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p84, %rd233, %rd234;
mov.u64 %rd274, %rd63;
mov.u64 %rd276, %rd274;
@%p84 bra BB69_109;

add.s64 %rd235, %rd70, %rd68;
st.u64 [%rd235+8], %rd63;
mov.u64 %rd276, %rd63;

BB69_109:
ld.u64 %rd73, [%rd276];
shr.u64 %rd74, %rd73, 1;
add.s64 %rd75, %rd276, 16;
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd236, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p85, %rd76, %rd236;
@%p85 bra BB69_113;

ld.u8 %rs102, [%rd76];
and.b16 %rs103, %rs102, 1;
setp.eq.b16	%p86, %rs103, 1;
@!%p86 bra BB69_116;
bra.uni BB69_111;

BB69_111:
ld.u64 %rd237, [%rd76];
shr.u64 %rd238, %rd237, 1;
add.s64 %rd239, %rd238, %rd74;
add.s64 %rd240, %rd239, 16;
shl.b64 %rd241, %rd240, 1;
and.b64 %rd242, %rd73, 1;
or.b64 %rd243, %rd241, %rd242;
st.u64 [%rd276], %rd243;
and.b64 %rd77, %rd240, 9223372036854775807;
add.s64 %rd244, %rd75, %rd77;
ld.shared.u64 %rd245, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p87, %rd244, %rd245;
@%p87 bra BB69_116;

add.s64 %rd246, %rd77, %rd75;
st.u64 [%rd246+8], %rd276;
bra.uni BB69_116;

BB69_115:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd37;
call.uni 
free, 
(
param0
);


	}

BB69_116:
setp.eq.s32	%p4, %r1, 0;
bar.sync 0;
@!%p4 bra BB69_118;
bra.uni BB69_117;

BB69_117:
cvta.to.global.u64 %rd247, %rd84;
shl.b64 %rd248, %rd7, 1;
add.s64 %rd249, %rd247, %rd248;
st.global.u16 [%rd249], %rs116;

BB69_118:
ret;

BB69_113:
setp.lt.u64	%p88, %rd76, %rd276;
@%p88 bra BB69_116;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd276;
bra.uni BB69_116;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIsEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIsEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIsEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIsEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIsEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIsEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIsEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIsEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB70_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB70_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB70_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 2;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 1;

BB70_4:
ld.global.u16 %rs12, [%rd20];
st.global.u16 [%rd19], %rs12;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB70_4;

BB70_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIsEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIsEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIsEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIsEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIsEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIsEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIsEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIsEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB71_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB71_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 2;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB71_4;

BB71_3:
ld.global.u16 %rs12, [%rd26];
st.global.u16 [%rd25], %rs12;
shl.b64 %rd23, %rd4, 1;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB71_3;

BB71_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIsNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIsENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIsNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIsENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 256, 1, 1
{
.local .align 2 .b8 __local_depot72[6];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<195>;
.reg .b16 %rs<253>;
.reg .b32 %r<227>;
.reg .b64 %rd<487>;


mov.u64 %rd486, __local_depot72;
cvta.local.u64 %SP, %rd486;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIsNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIsENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd156, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIsNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIsENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd157, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIsNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIsENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIsNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIsENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd157;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p24, %r1, 0;
mov.u64 %rd158, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd159, %rd158;
setp.eq.s64	%p25, %rd159, 0;
or.pred %p26, %p24, %p25;
@%p26 bra BB72_2;

cvt.s64.s32	%rd160, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r28;
mov.u64 %rd161, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd162, %rd161;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd162;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd160;

BB72_2:
bar.sync 0;
bfe.s64 %rd163, %rd156, 0, 63;
setp.lt.s64	%p27, %rd163, 1;
@%p27 bra BB72_276;

ld.global.u16 %rs250, [%rd2];
bar.sync 0;
@%p24 bra BB72_5;

st.global.u16 [%rd3], %rs250;

BB72_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB72_26;
bra.uni BB72_6;

BB72_6:
ld.shared.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd435, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd442, %rd435;
setp.eq.s64	%p29, %rd5, %rd442;
mov.u64 %rd440, %rd5;
@%p29 bra BB72_10;

mov.u64 %rd441, %rd440;

BB72_8:
mov.u64 %rd437, %rd442;
mov.u64 %rd440, %rd441;
mov.u64 %rd441, %rd437;
ld.shared.u8 %rs134, [%rd435];
and.b16 %rs135, %rs134, 1;
setp.eq.b16	%p30, %rs135, 1;
not.pred %p31, %p30;
ld.shared.u64 %rd10, [%rd435];
setp.lt.u64	%p32, %rd10, 3072;
or.pred %p33, %p31, %p32;
@!%p33 bra BB72_10;
bra.uni BB72_9;

BB72_9:
shr.u64 %rd166, %rd10, 1;
add.s64 %rd167, %rd435, %rd166;
add.s64 %rd435, %rd167, 16;
add.s64 %rd168, %rd441, %rd166;
add.s64 %rd442, %rd168, 16;
setp.ne.s64	%p34, %rd442, %rd5;
mov.u64 %rd440, %rd441;
@%p34 bra BB72_8;

BB72_10:
setp.eq.s64	%p36, %rd440, %rd5;
mov.pred %p194, 0;
@%p36 bra BB72_12;

ld.u64 %rd170, [%rd440];
shr.u64 %rd171, %rd170, 1;
add.s64 %rd172, %rd440, %rd171;
add.s64 %rd446, %rd172, 16;
setp.ne.s64	%p194, %rd446, %rd5;

BB72_12:
@%p194 bra BB72_18;
bra.uni BB72_13;

BB72_18:
ld.u64 %rd21, [%rd446];
and.b64 %rd187, %rd21, -32;
setp.eq.s64	%p40, %rd187, 3072;
cvt.u16.u64	%rs199, %rd21;
@%p40 bra BB72_21;

add.s64 %rd22, %rd446, 16;
ld.u64 %rd188, [%rd446+1552];
and.b64 %rd189, %rd188, 1;
add.s64 %rd190, %rd21, -3104;
and.b64 %rd191, %rd190, -2;
or.b64 %rd192, %rd189, %rd191;
st.u64 [%rd446+1552], %rd192;
st.u64 [%rd446+1560], %rd446;
cvt.u16.u64	%rs137, %rd190;
or.b16 %rs138, %rs137, 1;
and.b64 %rd193, %rd21, 1;
or.b64 %rd194, %rd193, 3072;
st.u64 [%rd446], %rd194;
st.u8 [%rd446+1552], %rs138;
ld.u64 %rd195, [%rd446+1552];
shr.u64 %rd23, %rd195, 1;
add.s64 %rd196, %rd23, %rd22;
add.s64 %rd197, %rd196, 1552;
ld.shared.u64 %rd198, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p41, %rd197, %rd198;
cvt.u16.u64	%rs139, %rd21;
and.b16 %rs199, %rs139, 1;
@%p41 bra BB72_21;

add.s64 %rd199, %rd22, 1536;
st.u64 [%rd196+1560], %rd199;
ld.u8 %rs199, [%rd446];

BB72_21:
and.b16 %rs140, %rs199, 254;
st.u8 [%rd446], %rs140;
bra.uni BB72_22;

BB72_13:
mov.u64 %rd174, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd175, %rd174;
sub.s64 %rd176, %rd5, %rd175;
add.s64 %rd177, %rd176, 1552;
ld.shared.u64 %rd178, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p37, %rd177, %rd178;
mov.u64 %rd444, -1;
mov.u64 %rd445, %rd5;
@%p37 bra BB72_15;

add.s64 %rd16, %rd5, 1552;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd16;
mov.u64 %rd444, %rd16;
mov.u64 %rd445, %rd16;

BB72_15:
mov.u64 %rd17, %rd445;
setp.eq.s64	%p38, %rd444, -1;
@%p38 bra BB72_17;

mov.u64 %rd179, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd180, %rd179;
sub.s64 %rd181, %rd5, %rd180;
add.s64 %rd182, %rd179, %rd181;
ld.shared.u64 %rd183, [%rd182];
and.b64 %rd184, %rd183, 1;
or.b64 %rd185, %rd184, 3072;
st.shared.u64 [%rd182], %rd185;
st.shared.u64 [%rd182+8], %rd440;
mov.u16 %rs136, 0;
st.shared.u8 [%rd182], %rs136;

BB72_17:
mov.u64 %rd446, %rd5;
setp.eq.s64	%p39, %rd5, %rd17;
mov.u64 %rd447, 0;
@%p39 bra BB72_23;

BB72_22:
add.s64 %rd447, %rd446, 16;

BB72_23:
mov.u64 %rd448, %rd447;
setp.ne.s64	%p42, %rd447, 0;
@%p42 bra BB72_25;

mov.u64 %rd201, 1536;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd201;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd448, [retval0+0];


	}

BB72_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd448;

BB72_26:
shl.b64 %rd202, %rd156, 1;
add.s64 %rd30, %rd1, %rd202;
add.s64 %rd477, %rd2, 2;
add.s64 %rd470, %rd1, 2;
add.s64 %rd461, %rd3, 2;
bar.sync 0;
ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p43, %r29, 0;
mov.u64 %rd205, 2;
sub.s64 %rd35, %rd205, %rd202;
@%p43 bra BB72_143;

setp.gt.s64	%p44, %rd35, -1;
@%p44 bra BB72_259;

mov.u64 %rd206, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd207, %rd206;
sub.s64 %rd208, %rd34, %rd207;
add.s64 %rd209, %rd206, %rd208;
mov.u64 %rd449, %rd470;
mul.wide.s32 %rd210, %r1, 2;
add.s64 %rd37, %rd209, %rd210;

BB72_29:
mov.u16 %rs6, %rs250;
mov.u64 %rd472, %rd477;
mov.u64 %rd40, %rd472;
mov.u64 %rd465, %rd470;
mov.u64 %rd39, %rd465;
mov.u64 %rd458, %rd461;
mov.u64 %rd41, %rd458;
mov.u64 %rd38, %rd449;
sub.s64 %rd211, %rd30, %rd38;
shr.u64 %rd212, %rd211, 1;
cvt.u32.u64	%r30, %rd212;
mov.u32 %r31, 768;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p45, %r2, 768;
@%p45 bra BB72_41;
bra.uni BB72_30;

BB72_41:
add.s64 %rd238, %rd40, %rd210;
ld.global.u16 %rs147, [%rd238];
ld.global.u16 %rs148, [%rd238+512];
ld.global.u16 %rs149, [%rd238+1024];
st.shared.u16 [%rd37], %rs147;
st.shared.u16 [%rd37+512], %rs148;
st.shared.u16 [%rd37+1024], %rs149;
mov.u64 %rd452, 768;
bra.uni BB72_42;

BB72_30:
cvt.s64.s32	%rd452, %r2;
setp.lt.s32	%p46, %r2, 1;
@%p46 bra BB72_42;

mov.u64 %rd450, %rd39;
mov.u64 %rd451, %rd209;
mov.u64 %rd469, %rd39;
mov.u64 %rd476, %rd40;

BB72_32:
mov.u64 %rd48, %rd476;
mov.u64 %rd47, %rd469;
mov.u64 %rd46, %rd451;
mov.u64 %rd45, %rd450;
mul.wide.s32 %rd216, %r2, 2;
add.s64 %rd217, %rd39, %rd216;
sub.s64 %rd49, %rd217, %rd45;
setp.gt.s64	%p47, %rd49, 1534;
@%p47 bra BB72_39;
bra.uni BB72_33;

BB72_39:
add.s64 %rd231, %rd48, %rd210;
ld.global.u16 %rs144, [%rd231];
add.s64 %rd232, %rd46, %rd210;
ld.global.u16 %rs145, [%rd231+512];
ld.global.u16 %rs146, [%rd231+1024];
st.shared.u16 [%rd232], %rs144;
st.shared.u16 [%rd232+512], %rs145;
st.shared.u16 [%rd232+1024], %rs146;
bra.uni BB72_40;

BB72_33:
shr.s64 %rd50, %rd49, 1;
cvt.s64.s32	%rd218, %r1;
setp.ge.s64	%p48, %rd218, %rd50;
@%p48 bra BB72_35;

add.s64 %rd220, %rd48, %rd210;
ld.global.u16 %rs141, [%rd220];
add.s64 %rd221, %rd46, %rd210;
st.shared.u16 [%rd221], %rs141;

BB72_35:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd222, %r32;
setp.ge.s64	%p49, %rd222, %rd50;
@%p49 bra BB72_37;

add.s64 %rd224, %rd48, %rd210;
ld.global.u16 %rs142, [%rd224+512];
add.s64 %rd225, %rd46, %rd210;
st.shared.u16 [%rd225+512], %rs142;

BB72_37:
add.s32 %r33, %r1, 512;
cvt.s64.s32	%rd226, %r33;
setp.ge.s64	%p50, %rd226, %rd50;
@%p50 bra BB72_40;

add.s64 %rd228, %rd48, %rd210;
ld.global.u16 %rs143, [%rd228+1024];
add.s64 %rd229, %rd46, %rd210;
st.shared.u16 [%rd229+1024], %rs143;

BB72_40:
add.s64 %rd52, %rd48, 1536;
add.s64 %rd53, %rd46, 1536;
add.s64 %rd450, %rd47, 1536;
mov.u64 %rd54, %rd450;
sub.s64 %rd235, %rd450, %rd217;
setp.lt.s64	%p51, %rd235, 0;
mov.u64 %rd451, %rd53;
mov.u64 %rd469, %rd54;
mov.u64 %rd476, %rd52;
@%p51 bra BB72_32;

BB72_42:
bar.sync 0;
shl.b64 %rd241, %rd452, 1;
add.s64 %rd60, %rd34, %rd241;
sub.s64 %rd242, %rd60, %rd34;
shr.u64 %rd243, %rd242, 1;
cvt.u32.u64	%r3, %rd243;
cvt.s64.s32	%rd61, %r1;
mul.wide.s32 %rd244, %r1, -3;
add.s64 %rd245, %rd243, %rd244;
cvt.u32.u64	%r34, %rd245;
mov.u32 %r35, 3;
min.s32 %r4, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r5, %r4, %r36;
setp.gt.u32	%p52, %r5, 2;
@%p52 bra BB72_49;
bra.uni BB72_43;

BB72_49:
add.s64 %rd270, %rd206, %rd208;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd271, %r40, 2;
add.s64 %rd272, %rd270, %rd271;
ld.shared.u16 %rs153, [%rd272];
add.u64 %rd273, %SP, 0;
cvta.to.local.u64 %rd274, %rd273;
ld.shared.u16 %rs154, [%rd272+2];
ld.shared.u16 %rs155, [%rd272+4];
st.local.u16 [%rd274], %rs153;
st.local.u16 [%rd274+2], %rs154;
st.local.u16 [%rd274+4], %rs155;
bra.uni BB72_50;

BB72_43:
add.u64 %rd246, %SP, 0;
cvta.to.local.u64 %rd453, %rd246;
setp.lt.s32	%p53, %r4, 1;
@%p53 bra BB72_45;

add.s64 %rd250, %rd206, %rd208;
mul.lo.s32 %r37, %r1, 3;
mul.wide.s32 %rd251, %r37, 2;
add.s64 %rd252, %rd250, %rd251;
ld.shared.u16 %rs150, [%rd252];
cvta.to.local.u64 %rd254, %rd246;
st.local.u16 [%rd254], %rs150;
add.s64 %rd453, %rd254, 2;

BB72_45:
setp.lt.s32	%p54, %r5, 2;
@%p54 bra BB72_47;

add.s64 %rd258, %rd206, %rd208;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd259, %r38, 2;
add.s64 %rd260, %rd258, %rd259;
ld.shared.u16 %rs151, [%rd260+2];
st.local.u16 [%rd453], %rs151;
add.s64 %rd453, %rd453, 2;

BB72_47:
setp.lt.s32	%p55, %r5, 3;
@%p55 bra BB72_50;

add.s64 %rd264, %rd206, %rd208;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd265, %r39, 2;
add.s64 %rd266, %rd264, %rd265;
ld.shared.u16 %rs152, [%rd266+4];
st.local.u16 [%rd453], %rs152;

BB72_50:
setp.eq.s32	%p56, %r5, 0;
@%p56 bra BB72_55;

add.u64 %rd275, %SP, 0;
cvta.to.local.u64 %rd276, %rd275;
ld.local.u16 %rs202, [%rd276];
mul.wide.u32 %rd277, %r5, 2;
add.s64 %rd278, %rd277, 8589934590;
shr.u64 %rd279, %rd278, 1;
cvt.u32.u64	%r6, %rd279;
setp.lt.s32	%p57, %r6, 1;
@%p57 bra BB72_53;

cvt.u32.u16	%r41, %rs202;
ld.local.u16 %r42, [%rd276+2];
add.s32 %r43, %r42, %r41;
cvt.u16.u32	%rs202, %r43;

BB72_53:
setp.lt.s32	%p58, %r6, 2;
@%p58 bra BB72_55;

cvt.u32.u16	%r44, %rs202;
ld.local.u16 %r45, [%rd276+4];
add.s32 %r46, %r45, %r44;
cvt.u16.u32	%rs202, %r46;

BB72_55:
bar.sync 0;
@%p56 bra BB72_57;

st.shared.u16 [%rd37], %rs202;

BB72_57:
bar.sync 0;
setp.gt.s32	%p60, %r3, 767;
mov.u32 %r225, 256;
@%p60 bra BB72_59;

add.s32 %r48, %r3, 2;
mul.hi.s32 %r49, %r48, 1431655766;
shr.u32 %r50, %r49, 31;
add.s32 %r225, %r49, %r50;

BB72_59:
add.s64 %rd454, %rd206, %rd208;
add.s64 %rd67, %rd454, %rd241;
setp.eq.s32	%p61, %r225, 256;
@%p61 bra BB72_101;
bra.uni BB72_60;

BB72_101:
@%p24 bra BB72_103;

cvt.u32.u16	%r86, %rs6;
ld.shared.u16 %r87, [%rd454];
add.s32 %r88, %r87, %r86;
st.shared.u16 [%rd454], %r88;

BB72_103:
setp.lt.s32	%p12, %r1, 1;
ld.shared.u16 %rs201, [%rd37];
bar.sync 0;
@%p12 bra BB72_105;

ld.shared.u16 %r89, [%rd37+-2];
cvt.u32.u16	%r90, %rs201;
add.s32 %r91, %r89, %r90;
cvt.u16.u32	%rs201, %r91;

BB72_105:
bar.sync 0;
st.shared.u16 [%rd37], %rs201;
bar.sync 0;
setp.lt.s32	%p94, %r1, 2;
@%p94 bra BB72_107;

ld.shared.u16 %r92, [%rd37+-4];
cvt.u32.u16	%r93, %rs201;
add.s32 %r94, %r92, %r93;
cvt.u16.u32	%rs201, %r94;

BB72_107:
bar.sync 0;
st.shared.u16 [%rd37], %rs201;
bar.sync 0;
setp.lt.s32	%p95, %r1, 4;
@%p95 bra BB72_109;

ld.shared.u16 %r95, [%rd37+-8];
cvt.u32.u16	%r96, %rs201;
add.s32 %r97, %r95, %r96;
cvt.u16.u32	%rs201, %r97;

BB72_109:
bar.sync 0;
st.shared.u16 [%rd37], %rs201;
bar.sync 0;
setp.lt.s32	%p96, %r1, 8;
@%p96 bra BB72_111;

ld.shared.u16 %r98, [%rd37+-16];
cvt.u32.u16	%r99, %rs201;
add.s32 %r100, %r98, %r99;
cvt.u16.u32	%rs201, %r100;

BB72_111:
bar.sync 0;
st.shared.u16 [%rd37], %rs201;
bar.sync 0;
setp.lt.s32	%p97, %r1, 16;
@%p97 bra BB72_113;

ld.shared.u16 %r101, [%rd37+-32];
cvt.u32.u16	%r102, %rs201;
add.s32 %r103, %r101, %r102;
cvt.u16.u32	%rs201, %r103;

BB72_113:
bar.sync 0;
st.shared.u16 [%rd37], %rs201;
bar.sync 0;
setp.lt.s32	%p98, %r1, 32;
@%p98 bra BB72_115;

ld.shared.u16 %r104, [%rd37+-64];
cvt.u32.u16	%r105, %rs201;
add.s32 %r106, %r104, %r105;
cvt.u16.u32	%rs201, %r106;

BB72_115:
bar.sync 0;
st.shared.u16 [%rd37], %rs201;
bar.sync 0;
setp.lt.s32	%p99, %r1, 64;
@%p99 bra BB72_117;

ld.shared.u16 %r107, [%rd37+-128];
cvt.u32.u16	%r108, %rs201;
add.s32 %r109, %r107, %r108;
cvt.u16.u32	%rs201, %r109;

BB72_117:
bar.sync 0;
st.shared.u16 [%rd37], %rs201;
bar.sync 0;
setp.lt.s32	%p100, %r1, 128;
@%p100 bra BB72_119;

ld.shared.u16 %r110, [%rd37+-256];
cvt.u32.u16	%r111, %rs201;
add.s32 %r112, %r110, %r111;
cvt.u16.u32	%rs201, %r112;

BB72_119:
bar.sync 0;
st.shared.u16 [%rd37], %rs201;
bar.sync 0;
ld.shared.u16 %rs251, [%rd454+510];
mov.u16 %rs240, %rs6;
@%p1 bra BB72_121;

ld.shared.u16 %rs240, [%rd37+-2];

BB72_121:
bar.sync 0;
st.shared.u16 [%rd37], %rs240;
bar.sync 0;
bra.uni BB72_122;

BB72_60:
@%p24 bra BB72_62;

cvt.u32.u16	%r51, %rs6;
ld.shared.u16 %r52, [%rd454];
add.s32 %r53, %r52, %r51;
st.shared.u16 [%rd454], %r53;

BB72_62:
setp.ge.s32	%p63, %r1, %r225;
mov.u16 %rs249, %rs6;
@%p63 bra BB72_64;

ld.shared.u16 %rs12, [%rd37];
mov.u16 %rs249, %rs12;

BB72_64:
mov.u16 %rs210, %rs249;
mov.u16 %rs248, %rs210;
bar.sync 0;
setp.le.s32	%p64, %r1, %r225;
setp.gt.s32	%p65, %r1, 0;
and.pred %p66, %p64, %p65;
@!%p66 bra BB72_66;
bra.uni BB72_65;

BB72_65:
ld.shared.u16 %r54, [%rd37+-2];
cvt.u32.u16	%r55, %rs248;
add.s32 %r56, %r54, %r55;
cvt.u16.u32	%rs248, %r56;

BB72_66:
mov.u16 %rs247, %rs248;
bar.sync 0;
@%p63 bra BB72_68;

st.shared.u16 [%rd37], %rs247;

BB72_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r57, %r1, -2;
setp.lt.s32	%p68, %r57, %r225;
and.pred %p69, %p68, %p4;
@!%p69 bra BB72_70;
bra.uni BB72_69;

BB72_69:
ld.shared.u16 %r58, [%rd37+-4];
cvt.u32.u16	%r59, %rs247;
add.s32 %r60, %r58, %r59;
cvt.u16.u32	%rs247, %r60;

BB72_70:
mov.u16 %rs246, %rs247;
bar.sync 0;
@%p63 bra BB72_72;

st.shared.u16 [%rd37], %rs246;

BB72_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r61, %r1, -4;
setp.lt.s32	%p71, %r61, %r225;
and.pred %p72, %p71, %p5;
@!%p72 bra BB72_74;
bra.uni BB72_73;

BB72_73:
ld.shared.u16 %r62, [%rd37+-8];
cvt.u32.u16	%r63, %rs246;
add.s32 %r64, %r62, %r63;
cvt.u16.u32	%rs246, %r64;

BB72_74:
mov.u16 %rs245, %rs246;
bar.sync 0;
@%p63 bra BB72_76;

st.shared.u16 [%rd37], %rs245;

BB72_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r65, %r1, -8;
setp.lt.s32	%p74, %r65, %r225;
and.pred %p75, %p74, %p6;
@!%p75 bra BB72_78;
bra.uni BB72_77;

BB72_77:
ld.shared.u16 %r66, [%rd37+-16];
cvt.u32.u16	%r67, %rs245;
add.s32 %r68, %r66, %r67;
cvt.u16.u32	%rs245, %r68;

BB72_78:
mov.u16 %rs244, %rs245;
bar.sync 0;
@%p63 bra BB72_80;

st.shared.u16 [%rd37], %rs244;

BB72_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r69, %r1, -16;
setp.lt.s32	%p77, %r69, %r225;
and.pred %p78, %p77, %p7;
@!%p78 bra BB72_82;
bra.uni BB72_81;

BB72_81:
ld.shared.u16 %r70, [%rd37+-32];
cvt.u32.u16	%r71, %rs244;
add.s32 %r72, %r70, %r71;
cvt.u16.u32	%rs244, %r72;

BB72_82:
mov.u16 %rs243, %rs244;
bar.sync 0;
@%p63 bra BB72_84;

st.shared.u16 [%rd37], %rs243;

BB72_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r73, %r1, -32;
setp.lt.s32	%p80, %r73, %r225;
and.pred %p81, %p80, %p8;
@!%p81 bra BB72_86;
bra.uni BB72_85;

BB72_85:
ld.shared.u16 %r74, [%rd37+-64];
cvt.u32.u16	%r75, %rs243;
add.s32 %r76, %r74, %r75;
cvt.u16.u32	%rs243, %r76;

BB72_86:
mov.u16 %rs242, %rs243;
bar.sync 0;
@%p63 bra BB72_88;

st.shared.u16 [%rd37], %rs242;

BB72_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r77, %r1, -64;
setp.lt.s32	%p83, %r77, %r225;
and.pred %p84, %p83, %p9;
@!%p84 bra BB72_90;
bra.uni BB72_89;

BB72_89:
ld.shared.u16 %r78, [%rd37+-128];
cvt.u32.u16	%r79, %rs242;
add.s32 %r80, %r78, %r79;
cvt.u16.u32	%rs242, %r80;

BB72_90:
mov.u16 %rs241, %rs242;
bar.sync 0;
@%p63 bra BB72_92;

st.shared.u16 [%rd37], %rs241;

BB72_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r81, %r1, -128;
setp.lt.s32	%p86, %r81, %r225;
and.pred %p87, %p86, %p10;
@!%p87 bra BB72_94;
bra.uni BB72_93;

BB72_93:
ld.shared.u16 %r82, [%rd37+-256];
cvt.u32.u16	%r83, %rs241;
add.s32 %r84, %r82, %r83;
cvt.u16.u32	%rs241, %r84;

BB72_94:
bar.sync 0;
@%p63 bra BB72_96;

st.shared.u16 [%rd37], %rs241;

BB72_96:
setp.lt.s32	%p11, %r1, %r225;
bar.sync 0;
add.s32 %r85, %r225, -1;
mul.wide.s32 %rd289, %r85, 2;
add.s64 %rd290, %rd454, %rd289;
ld.shared.u16 %rs251, [%rd290];
not.pred %p89, %p11;
or.pred %p91, %p1, %p89;
selp.b16	%rs200, %rs6, %rs241, %p11;
@%p91 bra BB72_98;

ld.shared.u16 %rs200, [%rd37+-2];

BB72_98:
bar.sync 0;
@%p63 bra BB72_100;

st.shared.u16 [%rd37], %rs200;

BB72_100:
bar.sync 0;

BB72_122:
mov.u16 %rs250, %rs251;
@%p56 bra BB72_124;

ld.shared.u16 %rs202, [%rd37];

BB72_124:
add.u64 %rd291, %SP, 0;
cvta.to.local.u64 %rd70, %rd291;
bar.sync 0;
mul.wide.s32 %rd292, %r5, 2;
add.s64 %rd72, %rd70, %rd292;
setp.ge.u64	%p103, %rd70, %rd72;
@%p103 bra BB72_126;

cvt.u32.u16	%r113, %rs202;
ld.local.u16 %r114, [%rd70];
add.s32 %r115, %r114, %r113;
cvt.u16.u32	%rs202, %r115;
add.s64 %rd298, %rd206, %rd208;
mul.lo.s32 %r116, %r1, 3;
mul.wide.s32 %rd299, %r116, 2;
add.s64 %rd300, %rd298, %rd299;
st.shared.u16 [%rd300], %rs202;

BB72_126:
add.s64 %rd73, %rd70, 2;
setp.ge.u64	%p104, %rd73, %rd72;
@%p104 bra BB72_128;

cvt.u32.u16	%r117, %rs202;
ld.local.u16 %r118, [%rd70+2];
add.s32 %r119, %r118, %r117;
cvt.u16.u32	%rs202, %r119;
add.s64 %rd306, %rd206, %rd208;
mul.lo.s32 %r120, %r1, 3;
mul.wide.s32 %rd307, %r120, 2;
add.s64 %rd308, %rd306, %rd307;
st.shared.u16 [%rd308+2], %rs202;

BB72_128:
add.s64 %rd309, %rd73, 2;
setp.ge.u64	%p105, %rd309, %rd72;
@%p105 bra BB72_130;

cvt.u32.u16	%r121, %rs202;
ld.local.u16 %r122, [%rd70+4];
add.s32 %r123, %r122, %r121;
add.s64 %rd315, %rd206, %rd208;
mul.lo.s32 %r124, %r1, 3;
mul.wide.s32 %rd316, %r124, 2;
add.s64 %rd317, %rd315, %rd316;
st.shared.u16 [%rd317+4], %r123;

BB72_130:
bar.sync 0;
@%p45 bra BB72_141;
bra.uni BB72_131;

BB72_141:
add.s64 %rd326, %rd41, %rd210;
ld.shared.u16 %rs163, [%rd37];
ld.shared.u16 %rs164, [%rd37+512];
ld.shared.u16 %rs165, [%rd37+1024];
st.global.u16 [%rd326], %rs163;
st.global.u16 [%rd326+512], %rs164;
st.global.u16 [%rd326+1024], %rs165;
bra.uni BB72_142;

BB72_131:
mov.u64 %rd455, %rd34;
setp.ge.u64	%p106, %rd454, %rd67;
mov.u64 %rd460, %rd41;
@%p106 bra BB72_142;

BB72_132:
mov.u64 %rd78, %rd460;
sub.s64 %rd79, %rd60, %rd455;
setp.gt.s64	%p107, %rd79, 1534;
shl.b64 %rd321, %rd61, 1;
add.s64 %rd80, %rd454, %rd321;
add.s64 %rd81, %rd78, %rd321;
@%p107 bra BB72_139;
bra.uni BB72_133;

BB72_139:
ld.shared.u16 %rs160, [%rd80];
ld.shared.u16 %rs161, [%rd80+512];
ld.shared.u16 %rs162, [%rd80+1024];
st.global.u16 [%rd81], %rs160;
st.global.u16 [%rd81+512], %rs161;
st.global.u16 [%rd81+1024], %rs162;
bra.uni BB72_140;

BB72_133:
shr.s64 %rd82, %rd79, 1;
setp.ge.s64	%p108, %rd61, %rd82;
@%p108 bra BB72_135;

ld.shared.u16 %rs157, [%rd80];
st.global.u16 [%rd81], %rs157;

BB72_135:
add.s32 %r125, %r1, 256;
cvt.s64.s32	%rd323, %r125;
setp.ge.s64	%p109, %rd323, %rd82;
@%p109 bra BB72_137;

ld.shared.u16 %rs158, [%rd80+512];
st.global.u16 [%rd81+512], %rs158;

BB72_137:
add.s32 %r126, %r1, 512;
cvt.s64.s32	%rd324, %r126;
setp.ge.s64	%p110, %rd324, %rd82;
@%p110 bra BB72_140;

ld.shared.u16 %rs159, [%rd80+1024];
st.global.u16 [%rd81+1024], %rs159;

BB72_140:
add.s64 %rd454, %rd454, 1536;
add.s64 %rd455, %rd455, 1536;
add.s64 %rd85, %rd78, 1536;
setp.lt.u64	%p111, %rd454, %rd67;
mov.u64 %rd460, %rd85;
@%p111 bra BB72_132;

BB72_142:
bar.sync 0;
add.s64 %rd477, %rd40, 1536;
add.s64 %rd461, %rd41, 1536;
add.s64 %rd449, %rd39, 1536;
mov.u64 %rd470, %rd449;
sub.s64 %rd327, %rd449, %rd30;
setp.lt.s64	%p112, %rd327, 0;
@%p112 bra BB72_29;
bra.uni BB72_259;

BB72_143:
setp.gt.s64	%p113, %rd35, -1;
@%p113 bra BB72_259;

mov.u64 %rd456, %rd470;
mul.wide.s32 %rd328, %r1, 2;
add.s64 %rd92, %rd34, %rd328;
mov.u64 %rd459, %rd461;
mov.u64 %rd468, %rd470;
mov.u64 %rd475, %rd477;
mov.u16 %rs238, %rs250;

BB72_145:
mov.u16 %rs61, %rs238;
mov.u64 %rd473, %rd475;
mov.u64 %rd95, %rd473;
mov.u64 %rd466, %rd468;
mov.u64 %rd94, %rd466;
mov.u64 %rd93, %rd456;
sub.s64 %rd329, %rd30, %rd93;
shr.u64 %rd330, %rd329, 1;
cvt.u32.u64	%r127, %rd330;
mov.u32 %r128, 768;
min.s32 %r9, %r127, %r128;
setp.eq.s32	%p114, %r9, 768;
@%p114 bra BB72_157;
bra.uni BB72_146;

BB72_157:
mul.wide.s32 %rd352, %r1, 2;
add.s64 %rd353, %rd95, %rd352;
ld.global.u16 %rs172, [%rd353];
st.u16 [%rd92], %rs172;
ld.global.u16 %rs173, [%rd353+512];
st.u16 [%rd92+512], %rs173;
ld.global.u16 %rs174, [%rd353+1024];
st.u16 [%rd92+1024], %rs174;
mov.u64 %rd478, 768;
bra.uni BB72_158;

BB72_146:
cvt.s64.s32	%rd478, %r9;
setp.lt.s32	%p115, %r9, 1;
@%p115 bra BB72_158;

mov.u64 %rd463, %rd34;
mov.u64 %rd462, %rd94;
mov.u64 %rd467, %rd94;
mov.u64 %rd474, %rd95;

BB72_148:
mov.u64 %rd103, %rd474;
mov.u64 %rd102, %rd467;
mov.u64 %rd100, %rd462;
mul.wide.s32 %rd331, %r9, 2;
add.s64 %rd332, %rd94, %rd331;
sub.s64 %rd104, %rd332, %rd100;
setp.gt.s64	%p116, %rd104, 1534;
@%p116 bra BB72_155;
bra.uni BB72_149;

BB72_155:
add.s64 %rd346, %rd103, %rd328;
ld.global.u16 %rs169, [%rd346];
add.s64 %rd347, %rd463, %rd328;
st.u16 [%rd347], %rs169;
ld.global.u16 %rs170, [%rd346+512];
st.u16 [%rd347+512], %rs170;
ld.global.u16 %rs171, [%rd346+1024];
st.u16 [%rd347+1024], %rs171;
bra.uni BB72_156;

BB72_149:
shr.s64 %rd105, %rd104, 1;
cvt.s64.s32	%rd333, %r1;
setp.ge.s64	%p117, %rd333, %rd105;
@%p117 bra BB72_151;

add.s64 %rd335, %rd103, %rd328;
ld.global.u16 %rs166, [%rd335];
add.s64 %rd336, %rd463, %rd328;
st.u16 [%rd336], %rs166;

BB72_151:
add.s32 %r129, %r1, 256;
cvt.s64.s32	%rd337, %r129;
setp.ge.s64	%p118, %rd337, %rd105;
@%p118 bra BB72_153;

add.s64 %rd339, %rd103, %rd328;
ld.global.u16 %rs167, [%rd339+512];
add.s64 %rd340, %rd463, %rd328;
st.u16 [%rd340+512], %rs167;

BB72_153:
add.s32 %r130, %r1, 512;
cvt.s64.s32	%rd341, %r130;
setp.ge.s64	%p119, %rd341, %rd105;
@%p119 bra BB72_156;

add.s64 %rd343, %rd103, %rd328;
ld.global.u16 %rs168, [%rd343+1024];
add.s64 %rd344, %rd463, %rd328;
st.u16 [%rd344+1024], %rs168;

BB72_156:
add.s64 %rd107, %rd103, 1536;
add.s64 %rd463, %rd463, 1536;
add.s64 %rd462, %rd102, 1536;
mov.u64 %rd109, %rd462;
sub.s64 %rd350, %rd462, %rd332;
setp.lt.s64	%p120, %rd350, 0;
mov.u64 %rd467, %rd109;
mov.u64 %rd474, %rd107;
@%p120 bra BB72_148;

BB72_158:
bar.sync 0;
shl.b64 %rd354, %rd478, 1;
add.s64 %rd112, %rd34, %rd354;
and.b64 %rd355, %rd478, 9223372036854775807;
cvt.u32.u64	%r10, %rd478;
mul.wide.s32 %rd356, %r1, -3;
add.s64 %rd357, %rd355, %rd356;
cvt.u32.u64	%r131, %rd357;
mov.u32 %r132, 3;
min.s32 %r11, %r131, %r132;
mov.u32 %r133, 0;
max.s32 %r12, %r11, %r133;
setp.gt.u32	%p121, %r12, 2;
@%p121 bra BB72_165;
bra.uni BB72_159;

BB72_165:
mul.lo.s32 %r137, %r1, 3;
mul.wide.s32 %rd367, %r137, 2;
add.s64 %rd368, %rd34, %rd367;
ld.u16 %rs178, [%rd368];
add.u64 %rd369, %SP, 0;
cvta.to.local.u64 %rd370, %rd369;
st.local.u16 [%rd370], %rs178;
ld.u16 %rs179, [%rd368+2];
st.local.u16 [%rd370+2], %rs179;
ld.u16 %rs180, [%rd368+4];
st.local.u16 [%rd370+4], %rs180;
bra.uni BB72_166;

BB72_159:
add.u64 %rd358, %SP, 0;
cvta.to.local.u64 %rd479, %rd358;
setp.lt.s32	%p122, %r11, 1;
@%p122 bra BB72_161;

mul.lo.s32 %r134, %r1, 3;
mul.wide.s32 %rd359, %r134, 2;
add.s64 %rd360, %rd34, %rd359;
ld.u16 %rs175, [%rd360];
cvta.to.local.u64 %rd362, %rd358;
st.local.u16 [%rd362], %rs175;
add.s64 %rd479, %rd362, 2;

BB72_161:
setp.lt.s32	%p123, %r12, 2;
@%p123 bra BB72_163;

mul.lo.s32 %r135, %r1, 3;
mul.wide.s32 %rd363, %r135, 2;
add.s64 %rd364, %rd34, %rd363;
ld.u16 %rs176, [%rd364+2];
st.local.u16 [%rd479], %rs176;
add.s64 %rd479, %rd479, 2;

BB72_163:
setp.lt.s32	%p124, %r12, 3;
@%p124 bra BB72_166;

mul.lo.s32 %r136, %r1, 3;
mul.wide.s32 %rd365, %r136, 2;
add.s64 %rd366, %rd34, %rd365;
ld.u16 %rs177, [%rd366+4];
st.local.u16 [%rd479], %rs177;

BB72_166:
setp.eq.s32	%p125, %r12, 0;
@%p125 bra BB72_171;

add.u64 %rd371, %SP, 0;
cvta.to.local.u64 %rd372, %rd371;
ld.local.u16 %rs252, [%rd372];
mul.wide.u32 %rd373, %r12, 2;
add.s64 %rd374, %rd373, 8589934590;
shr.u64 %rd375, %rd374, 1;
cvt.u32.u64	%r13, %rd375;
setp.lt.s32	%p126, %r13, 1;
@%p126 bra BB72_169;

cvt.u32.u16	%r138, %rs252;
ld.local.u16 %r139, [%rd372+2];
add.s32 %r140, %r139, %r138;
cvt.u16.u32	%rs252, %r140;

BB72_169:
setp.lt.s32	%p127, %r13, 2;
@%p127 bra BB72_171;

cvt.u32.u16	%r141, %rs252;
ld.local.u16 %r142, [%rd372+4];
add.s32 %r143, %r142, %r141;
cvt.u16.u32	%rs252, %r143;

BB72_171:
bar.sync 0;
@%p125 bra BB72_173;

st.u16 [%rd92], %rs252;

BB72_173:
bar.sync 0;
setp.gt.s32	%p129, %r10, 767;
mov.u32 %r226, 256;
@%p129 bra BB72_175;

add.s32 %r145, %r10, 2;
mul.hi.s32 %r146, %r145, 1431655766;
shr.u32 %r147, %r146, 31;
add.s32 %r226, %r146, %r147;

BB72_175:
setp.eq.s32	%p130, %r226, 256;
@%p130 bra BB72_217;
bra.uni BB72_176;

BB72_217:
@%p24 bra BB72_219;

cvt.u32.u16	%r183, %rs61;
ld.u16 %r184, [%rd34];
add.s32 %r185, %r184, %r183;
st.u16 [%rd34], %r185;

BB72_219:
setp.lt.s32	%p22, %r1, 1;
ld.u16 %rs204, [%rd92];
bar.sync 0;
@%p22 bra BB72_221;

ld.u16 %r186, [%rd92+-2];
cvt.u32.u16	%r187, %rs204;
add.s32 %r188, %r186, %r187;
cvt.u16.u32	%rs204, %r188;

BB72_221:
bar.sync 0;
st.u16 [%rd92], %rs204;
bar.sync 0;
setp.lt.s32	%p163, %r1, 2;
@%p163 bra BB72_223;

ld.u16 %r189, [%rd92+-4];
cvt.u32.u16	%r190, %rs204;
add.s32 %r191, %r189, %r190;
cvt.u16.u32	%rs204, %r191;

BB72_223:
bar.sync 0;
st.u16 [%rd92], %rs204;
bar.sync 0;
setp.lt.s32	%p164, %r1, 4;
@%p164 bra BB72_225;

ld.u16 %r192, [%rd92+-8];
cvt.u32.u16	%r193, %rs204;
add.s32 %r194, %r192, %r193;
cvt.u16.u32	%rs204, %r194;

BB72_225:
bar.sync 0;
st.u16 [%rd92], %rs204;
bar.sync 0;
setp.lt.s32	%p165, %r1, 8;
@%p165 bra BB72_227;

ld.u16 %r195, [%rd92+-16];
cvt.u32.u16	%r196, %rs204;
add.s32 %r197, %r195, %r196;
cvt.u16.u32	%rs204, %r197;

BB72_227:
bar.sync 0;
st.u16 [%rd92], %rs204;
bar.sync 0;
setp.lt.s32	%p166, %r1, 16;
@%p166 bra BB72_229;

ld.u16 %r198, [%rd92+-32];
cvt.u32.u16	%r199, %rs204;
add.s32 %r200, %r198, %r199;
cvt.u16.u32	%rs204, %r200;

BB72_229:
bar.sync 0;
st.u16 [%rd92], %rs204;
bar.sync 0;
setp.lt.s32	%p167, %r1, 32;
@%p167 bra BB72_231;

ld.u16 %r201, [%rd92+-64];
cvt.u32.u16	%r202, %rs204;
add.s32 %r203, %r201, %r202;
cvt.u16.u32	%rs204, %r203;

BB72_231:
bar.sync 0;
st.u16 [%rd92], %rs204;
bar.sync 0;
setp.lt.s32	%p168, %r1, 64;
@%p168 bra BB72_233;

ld.u16 %r204, [%rd92+-128];
cvt.u32.u16	%r205, %rs204;
add.s32 %r206, %r204, %r205;
cvt.u16.u32	%rs204, %r206;

BB72_233:
bar.sync 0;
st.u16 [%rd92], %rs204;
bar.sync 0;
setp.lt.s32	%p169, %r1, 128;
@%p169 bra BB72_235;

ld.u16 %r207, [%rd92+-256];
cvt.u32.u16	%r208, %rs204;
add.s32 %r209, %r207, %r208;
cvt.u16.u32	%rs204, %r209;

BB72_235:
bar.sync 0;
st.u16 [%rd92], %rs204;
bar.sync 0;
ld.u16 %rs239, [%rd34+510];
mov.u16 %rs228, %rs61;
@%p1 bra BB72_237;

ld.u16 %rs228, [%rd92+-2];

BB72_237:
bar.sync 0;
st.u16 [%rd92], %rs228;
bar.sync 0;
bra.uni BB72_238;

BB72_176:
@%p24 bra BB72_178;

cvt.u32.u16	%r148, %rs61;
ld.u16 %r149, [%rd34];
add.s32 %r150, %r149, %r148;
st.u16 [%rd34], %r150;

BB72_178:
setp.ge.s32	%p132, %r1, %r226;
mov.u16 %rs237, %rs61;
@%p132 bra BB72_180;

ld.u16 %rs67, [%rd92];
mov.u16 %rs237, %rs67;

BB72_180:
mov.u16 %rs220, %rs237;
mov.u16 %rs236, %rs220;
bar.sync 0;
setp.le.s32	%p133, %r1, %r226;
setp.gt.s32	%p134, %r1, 0;
and.pred %p135, %p133, %p134;
@!%p135 bra BB72_182;
bra.uni BB72_181;

BB72_181:
ld.u16 %r151, [%rd92+-2];
cvt.u32.u16	%r152, %rs236;
add.s32 %r153, %r151, %r152;
cvt.u16.u32	%rs236, %r153;

BB72_182:
mov.u16 %rs235, %rs236;
bar.sync 0;
@%p132 bra BB72_184;

st.u16 [%rd92], %rs235;

BB72_184:
setp.gt.s32	%p14, %r1, 1;
bar.sync 0;
add.s32 %r154, %r1, -2;
setp.lt.s32	%p137, %r154, %r226;
and.pred %p138, %p137, %p14;
@!%p138 bra BB72_186;
bra.uni BB72_185;

BB72_185:
ld.u16 %r155, [%rd92+-4];
cvt.u32.u16	%r156, %rs235;
add.s32 %r157, %r155, %r156;
cvt.u16.u32	%rs235, %r157;

BB72_186:
mov.u16 %rs234, %rs235;
bar.sync 0;
@%p132 bra BB72_188;

st.u16 [%rd92], %rs234;

BB72_188:
setp.gt.s32	%p15, %r1, 3;
bar.sync 0;
add.s32 %r158, %r1, -4;
setp.lt.s32	%p140, %r158, %r226;
and.pred %p141, %p140, %p15;
@!%p141 bra BB72_190;
bra.uni BB72_189;

BB72_189:
ld.u16 %r159, [%rd92+-8];
cvt.u32.u16	%r160, %rs234;
add.s32 %r161, %r159, %r160;
cvt.u16.u32	%rs234, %r161;

BB72_190:
mov.u16 %rs233, %rs234;
bar.sync 0;
@%p132 bra BB72_192;

st.u16 [%rd92], %rs233;

BB72_192:
setp.gt.s32	%p16, %r1, 7;
bar.sync 0;
add.s32 %r162, %r1, -8;
setp.lt.s32	%p143, %r162, %r226;
and.pred %p144, %p143, %p16;
@!%p144 bra BB72_194;
bra.uni BB72_193;

BB72_193:
ld.u16 %r163, [%rd92+-16];
cvt.u32.u16	%r164, %rs233;
add.s32 %r165, %r163, %r164;
cvt.u16.u32	%rs233, %r165;

BB72_194:
mov.u16 %rs232, %rs233;
bar.sync 0;
@%p132 bra BB72_196;

st.u16 [%rd92], %rs232;

BB72_196:
setp.gt.s32	%p17, %r1, 15;
bar.sync 0;
add.s32 %r166, %r1, -16;
setp.lt.s32	%p146, %r166, %r226;
and.pred %p147, %p146, %p17;
@!%p147 bra BB72_198;
bra.uni BB72_197;

BB72_197:
ld.u16 %r167, [%rd92+-32];
cvt.u32.u16	%r168, %rs232;
add.s32 %r169, %r167, %r168;
cvt.u16.u32	%rs232, %r169;

BB72_198:
mov.u16 %rs231, %rs232;
bar.sync 0;
@%p132 bra BB72_200;

st.u16 [%rd92], %rs231;

BB72_200:
setp.gt.s32	%p18, %r1, 31;
bar.sync 0;
add.s32 %r170, %r1, -32;
setp.lt.s32	%p149, %r170, %r226;
and.pred %p150, %p149, %p18;
@!%p150 bra BB72_202;
bra.uni BB72_201;

BB72_201:
ld.u16 %r171, [%rd92+-64];
cvt.u32.u16	%r172, %rs231;
add.s32 %r173, %r171, %r172;
cvt.u16.u32	%rs231, %r173;

BB72_202:
mov.u16 %rs230, %rs231;
bar.sync 0;
@%p132 bra BB72_204;

st.u16 [%rd92], %rs230;

BB72_204:
setp.gt.s32	%p19, %r1, 63;
bar.sync 0;
add.s32 %r174, %r1, -64;
setp.lt.s32	%p152, %r174, %r226;
and.pred %p153, %p152, %p19;
@!%p153 bra BB72_206;
bra.uni BB72_205;

BB72_205:
ld.u16 %r175, [%rd92+-128];
cvt.u32.u16	%r176, %rs230;
add.s32 %r177, %r175, %r176;
cvt.u16.u32	%rs230, %r177;

BB72_206:
mov.u16 %rs229, %rs230;
bar.sync 0;
@%p132 bra BB72_208;

st.u16 [%rd92], %rs229;

BB72_208:
setp.gt.s32	%p20, %r1, 127;
bar.sync 0;
add.s32 %r178, %r1, -128;
setp.lt.s32	%p155, %r178, %r226;
and.pred %p156, %p155, %p20;
@!%p156 bra BB72_210;
bra.uni BB72_209;

BB72_209:
ld.u16 %r179, [%rd92+-256];
cvt.u32.u16	%r180, %rs229;
add.s32 %r181, %r179, %r180;
cvt.u16.u32	%rs229, %r181;

BB72_210:
bar.sync 0;
@%p132 bra BB72_212;

st.u16 [%rd92], %rs229;

BB72_212:
setp.lt.s32	%p21, %r1, %r226;
bar.sync 0;
add.s32 %r182, %r226, -1;
mul.wide.s32 %rd380, %r182, 2;
add.s64 %rd381, %rd34, %rd380;
ld.u16 %rs239, [%rd381];
not.pred %p158, %p21;
or.pred %p160, %p1, %p158;
selp.b16	%rs203, %rs61, %rs229, %p21;
@%p160 bra BB72_214;

ld.u16 %rs203, [%rd92+-2];

BB72_214:
bar.sync 0;
@%p132 bra BB72_216;

st.u16 [%rd92], %rs203;

BB72_216:
bar.sync 0;

BB72_238:
mov.u16 %rs238, %rs239;
@%p125 bra BB72_240;

ld.u16 %rs252, [%rd92];

BB72_240:
add.u64 %rd382, %SP, 0;
cvta.to.local.u64 %rd119, %rd382;
bar.sync 0;
mul.wide.s32 %rd383, %r12, 2;
add.s64 %rd121, %rd119, %rd383;
setp.ge.u64	%p172, %rd119, %rd121;
@%p172 bra BB72_242;

cvt.u32.u16	%r210, %rs252;
ld.local.u16 %r211, [%rd119];
add.s32 %r212, %r211, %r210;
cvt.u16.u32	%rs252, %r212;
mul.lo.s32 %r213, %r1, 3;
mul.wide.s32 %rd386, %r213, 2;
add.s64 %rd387, %rd34, %rd386;
st.u16 [%rd387], %rs252;

BB72_242:
add.s64 %rd122, %rd119, 2;
setp.ge.u64	%p173, %rd122, %rd121;
@%p173 bra BB72_244;

cvt.u32.u16	%r214, %rs252;
ld.local.u16 %r215, [%rd119+2];
add.s32 %r216, %r215, %r214;
cvt.u16.u32	%rs252, %r216;
mul.lo.s32 %r217, %r1, 3;
mul.wide.s32 %rd390, %r217, 2;
add.s64 %rd391, %rd34, %rd390;
st.u16 [%rd391+2], %rs252;

BB72_244:
add.s64 %rd392, %rd122, 2;
setp.ge.u64	%p174, %rd392, %rd121;
@%p174 bra BB72_246;

cvt.u32.u16	%r218, %rs252;
ld.local.u16 %r219, [%rd119+4];
add.s32 %r220, %r219, %r218;
mul.lo.s32 %r221, %r1, 3;
mul.wide.s32 %rd395, %r221, 2;
add.s64 %rd396, %rd34, %rd395;
st.u16 [%rd396+4], %r220;

BB72_246:
bar.sync 0;
@%p114 bra BB72_257;
bra.uni BB72_247;

BB72_257:
mul.wide.s32 %rd403, %r1, 2;
add.s64 %rd404, %rd459, %rd403;
ld.u16 %rs188, [%rd92];
st.global.u16 [%rd404], %rs188;
ld.u16 %rs189, [%rd92+512];
st.global.u16 [%rd404+512], %rs189;
ld.u16 %rs190, [%rd92+1024];
st.global.u16 [%rd404+1024], %rs190;
bra.uni BB72_258;

BB72_247:
mov.u64 %rd480, 0;
setp.ge.u64	%p175, %rd34, %rd112;
mov.u64 %rd481, %rd328;
@%p175 bra BB72_258;

BB72_248:
mov.u64 %rd125, %rd481;
add.s64 %rd398, %rd34, %rd480;
sub.s64 %rd126, %rd112, %rd398;
setp.gt.s64	%p176, %rd126, 1534;
add.s64 %rd127, %rd34, %rd125;
add.s64 %rd128, %rd459, %rd125;
@%p176 bra BB72_255;
bra.uni BB72_249;

BB72_255:
ld.u16 %rs185, [%rd127];
st.global.u16 [%rd128], %rs185;
ld.u16 %rs186, [%rd127+512];
st.global.u16 [%rd128+512], %rs186;
ld.u16 %rs187, [%rd127+1024];
st.global.u16 [%rd128+1024], %rs187;
bra.uni BB72_256;

BB72_249:
shr.s64 %rd129, %rd126, 1;
cvt.s64.s32	%rd399, %r1;
setp.ge.s64	%p177, %rd399, %rd129;
@%p177 bra BB72_251;

ld.u16 %rs182, [%rd127];
st.global.u16 [%rd128], %rs182;

BB72_251:
add.s32 %r222, %r1, 256;
cvt.s64.s32	%rd400, %r222;
setp.ge.s64	%p178, %rd400, %rd129;
@%p178 bra BB72_253;

ld.u16 %rs183, [%rd127+512];
st.global.u16 [%rd128+512], %rs183;

BB72_253:
add.s32 %r223, %r1, 512;
cvt.s64.s32	%rd401, %r223;
setp.ge.s64	%p179, %rd401, %rd129;
@%p179 bra BB72_256;

ld.u16 %rs184, [%rd127+1024];
st.global.u16 [%rd128+1024], %rs184;

BB72_256:
add.s64 %rd130, %rd125, 1536;
add.s64 %rd480, %rd480, 1536;
add.s64 %rd402, %rd34, %rd480;
setp.lt.u64	%p180, %rd402, %rd112;
mov.u64 %rd481, %rd130;
@%p180 bra BB72_248;

BB72_258:
bar.sync 0;
add.s64 %rd475, %rd95, 1536;
add.s64 %rd459, %rd459, 1536;
add.s64 %rd456, %rd94, 1536;
mov.u64 %rd468, %rd456;
sub.s64 %rd405, %rd456, %rd30;
setp.lt.s64	%p181, %rd405, 0;
@%p181 bra BB72_145;

BB72_259:
@%p24 bra BB72_275;


	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r224, 1, 0, p; 
} 


	setp.eq.s32	%p183, %r224, 0;
@%p183 bra BB72_274;

mov.u64 %rd407, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd408, %rd407;
sub.s64 %rd137, %rd34, %rd408;
setp.eq.s64	%p184, %rd34, 0;
@%p184 bra BB72_275;

add.s64 %rd409, %rd137, -16;
add.s64 %rd411, %rd407, %rd409;
add.s64 %rd139, %rd408, %rd409;
ld.shared.u8 %rs191, [%rd411];
or.b16 %rs192, %rs191, 1;
st.shared.u8 [%rd411], %rs192;
ld.shared.u64 %rd140, [%rd411+8];
setp.eq.s64	%p185, %rd140, 0;
mov.u64 %rd485, %rd139;
@%p185 bra BB72_268;

mov.u64 %rd141, %rd139;
ld.u8 %rs193, [%rd140];
and.b16 %rs194, %rs193, 1;
setp.eq.b16	%p186, %rs194, 1;
mov.u64 %rd485, %rd141;
@!%p186 bra BB72_268;
bra.uni BB72_264;

BB72_264:
ld.u64 %rd143, [%rd140];
shr.u64 %rd144, %rd143, 1;
add.s64 %rd145, %rd140, 16;
add.s64 %rd146, %rd145, %rd144;
ld.shared.u64 %rd413, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p187, %rd146, %rd413;
mov.u64 %rd485, %rd140;
@%p187 bra BB72_268;

ld.u8 %rs195, [%rd146];
and.b16 %rs196, %rs195, 1;
setp.eq.b16	%p188, %rs196, 1;
mov.u64 %rd482, %rd140;
mov.u64 %rd485, %rd482;
@!%p188 bra BB72_268;
bra.uni BB72_266;

BB72_266:
ld.u64 %rd414, [%rd146];
shr.u64 %rd415, %rd414, 1;
add.s64 %rd416, %rd415, %rd144;
add.s64 %rd417, %rd416, 16;
shl.b64 %rd418, %rd417, 1;
and.b64 %rd419, %rd143, 1;
or.b64 %rd420, %rd418, %rd419;
st.u64 [%rd140], %rd420;
and.b64 %rd147, %rd417, 9223372036854775807;
add.s64 %rd421, %rd145, %rd147;
ld.shared.u64 %rd422, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p189, %rd421, %rd422;
mov.u64 %rd483, %rd140;
mov.u64 %rd485, %rd483;
@%p189 bra BB72_268;

add.s64 %rd423, %rd147, %rd145;
st.u64 [%rd423+8], %rd140;
mov.u64 %rd485, %rd140;

BB72_268:
ld.u64 %rd150, [%rd485];
shr.u64 %rd151, %rd150, 1;
add.s64 %rd152, %rd485, 16;
add.s64 %rd153, %rd152, %rd151;
ld.shared.u64 %rd424, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p190, %rd153, %rd424;
@%p190 bra BB72_272;

ld.u8 %rs197, [%rd153];
and.b16 %rs198, %rs197, 1;
setp.eq.b16	%p191, %rs198, 1;
@!%p191 bra BB72_275;
bra.uni BB72_270;

BB72_270:
ld.u64 %rd425, [%rd153];
shr.u64 %rd426, %rd425, 1;
add.s64 %rd427, %rd426, %rd151;
add.s64 %rd428, %rd427, 16;
shl.b64 %rd429, %rd428, 1;
and.b64 %rd430, %rd150, 1;
or.b64 %rd431, %rd429, %rd430;
st.u64 [%rd485], %rd431;
and.b64 %rd154, %rd428, 9223372036854775807;
add.s64 %rd432, %rd152, %rd154;
ld.shared.u64 %rd433, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p192, %rd432, %rd433;
@%p192 bra BB72_275;

add.s64 %rd434, %rd154, %rd152;
st.u64 [%rd434+8], %rd485;
bra.uni BB72_275;

BB72_274:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
call.uni 
free, 
(
param0
);


	}

BB72_275:
bar.sync 0;

BB72_276:
ret;

BB72_272:
setp.lt.u64	%p193, %rd153, %rd485;
@%p193 bra BB72_275;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd485;
bra.uni BB72_275;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPsNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIsEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPsNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIsEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPsNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIsEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPsNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIsEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPsNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIsEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPsNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIsEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPsNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIsEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPsNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIsEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB73_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB73_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB73_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 2;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 1;

BB73_4:
ld.global.u16 %rs12, [%rd20];
st.global.u16 [%rd19], %rs12;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB73_4;

BB73_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPsNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIsEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPsNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIsEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPsNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIsEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPsNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIsEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPsNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIsEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPsNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIsEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPsNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIsEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIsNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPsNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIsEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB74_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB74_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 2;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB74_4;

BB74_3:
ld.global.u16 %rs12, [%rd26];
st.global.u16 [%rd25], %rs12;
shl.b64 %rd23, %rd4, 1;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB74_3;

BB74_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
.local .align 2 .b8 __local_depot75[18];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<486>;
.reg .b16 %rs<751>;
.reg .b32 %r<563>;
.reg .b64 %rd<880>;


mov.u64 %rd879, __local_depot75;
cvta.local.u64 %SP, %rd879;
ld.param.v2.u32 {%r41, %r42}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r43, %r44}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd402, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd401, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd400, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd398, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd397, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd404, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+72];
add.u64 %rd405, %SP, 0;
cvta.to.local.u64 %rd1, %rd405;
cvta.to.global.u64 %rd2, %rd404;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p42, %r1, 0;
mov.u64 %rd406, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd407, %rd406;
setp.eq.s64	%p43, %rd407, 0;
or.pred %p44, %p42, %p43;
@%p44 bra BB75_2;

cvt.s64.s32	%rd408, %r43;
mov.u32 %r47, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r47;
mov.u64 %rd409, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd410, %rd409;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd410;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd408;

BB75_2:
bar.sync 0;
mov.u32 %r48, %ctaid.x;
add.s32 %r49, %r48, %r42;
cvt.s64.s32	%rd411, %r49;
mul.lo.s64 %rd412, %rd411, %rd400;
min.s64 %rd8, %rd402, %rd411;
add.s64 %rd413, %rd8, %rd412;
setp.lt.s64	%p45, %rd411, %rd402;
selp.u64	%rd414, 1, 0, %p45;
add.s64 %rd415, %rd414, %rd400;
add.s64 %rd416, %rd415, %rd413;
mul.lo.s64 %rd9, %rd413, %rd401;
mul.lo.s64 %rd417, %rd416, %rd401;
min.s64 %rd418, %rd417, %rd398;
shl.b64 %rd419, %rd418, 1;
add.s64 %rd10, %rd397, %rd419;
cvta.to.global.u64 %rd420, %rd397;
shl.b64 %rd421, %rd9, 1;
add.s64 %rd776, %rd420, %rd421;
add.s64 %rd769, %rd397, %rd421;
add.s64 %rd760, %rd2, %rd421;
setp.eq.s32	%p46, %r49, 0;
@%p46 bra BB75_382;

ld.param.u64 %rd716, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
cvta.to.global.u64 %rd422, %rd716;
add.s32 %r52, %r49, -1;
mul.wide.s32 %rd423, %r52, 2;
add.s64 %rd424, %rd422, %rd423;
ld.global.u16 %rs698, [%rd424];
bar.sync 0;
@%p42 bra BB75_24;

ld.shared.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd719, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd726, %rd719;
setp.eq.s64	%p48, %rd15, %rd726;
mov.u64 %rd724, %rd15;
@%p48 bra BB75_8;

mov.u64 %rd725, %rd724;

BB75_6:
mov.u64 %rd721, %rd726;
mov.u64 %rd724, %rd725;
mov.u64 %rd725, %rd721;
ld.shared.u8 %rs329, [%rd719];
and.b16 %rs330, %rs329, 1;
setp.eq.b16	%p49, %rs330, 1;
not.pred %p50, %p49;
ld.shared.u64 %rd20, [%rd719];
setp.lt.u64	%p51, %rd20, 4608;
or.pred %p52, %p50, %p51;
@!%p52 bra BB75_8;
bra.uni BB75_7;

BB75_7:
shr.u64 %rd427, %rd20, 1;
add.s64 %rd428, %rd719, %rd427;
add.s64 %rd719, %rd428, 16;
add.s64 %rd429, %rd725, %rd427;
add.s64 %rd726, %rd429, 16;
setp.ne.s64	%p53, %rd726, %rd15;
mov.u64 %rd724, %rd725;
@%p53 bra BB75_6;

BB75_8:
setp.eq.s64	%p55, %rd724, %rd15;
mov.pred %p484, 0;
@%p55 bra BB75_10;

ld.u64 %rd431, [%rd724];
shr.u64 %rd432, %rd431, 1;
add.s64 %rd433, %rd724, %rd432;
add.s64 %rd730, %rd433, 16;
setp.ne.s64	%p484, %rd730, %rd15;

BB75_10:
@%p484 bra BB75_16;
bra.uni BB75_11;

BB75_16:
ld.u64 %rd31, [%rd730];
and.b64 %rd448, %rd31, -32;
setp.eq.s64	%p59, %rd448, 4608;
cvt.u16.u64	%rs651, %rd31;
@%p59 bra BB75_19;

add.s64 %rd32, %rd730, 16;
ld.u64 %rd449, [%rd730+2320];
and.b64 %rd450, %rd449, 1;
add.s64 %rd451, %rd31, -4640;
and.b64 %rd452, %rd451, -2;
or.b64 %rd453, %rd450, %rd452;
st.u64 [%rd730+2320], %rd453;
st.u64 [%rd730+2328], %rd730;
cvt.u16.u64	%rs332, %rd451;
or.b16 %rs333, %rs332, 1;
and.b64 %rd454, %rd31, 1;
or.b64 %rd455, %rd454, 4608;
st.u64 [%rd730], %rd455;
st.u8 [%rd730+2320], %rs333;
ld.u64 %rd456, [%rd730+2320];
shr.u64 %rd33, %rd456, 1;
add.s64 %rd457, %rd33, %rd32;
add.s64 %rd458, %rd457, 2320;
ld.shared.u64 %rd459, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p60, %rd458, %rd459;
cvt.u16.u64	%rs334, %rd31;
and.b16 %rs651, %rs334, 1;
@%p60 bra BB75_19;

add.s64 %rd460, %rd32, 2304;
st.u64 [%rd457+2328], %rd460;
ld.u8 %rs651, [%rd730];

BB75_19:
and.b16 %rs335, %rs651, 254;
st.u8 [%rd730], %rs335;
bra.uni BB75_20;

BB75_382:
sub.s64 %rd568, %rd10, %rd769;
setp.lt.s64	%p265, %rd568, 1;
@%p265 bra BB75_764;

ld.global.u16 %rs748, [%rd776];
bar.sync 0;
@%p42 bra BB75_385;

st.global.u16 [%rd760], %rs748;

BB75_385:
setp.eq.s32	%p21, %r1, 0;
bar.sync 0;
@!%p21 bra BB75_406;
bra.uni BB75_386;

BB75_386:
ld.shared.u64 %rd204, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd799, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd806, %rd799;
setp.eq.s64	%p267, %rd204, %rd806;
mov.u64 %rd804, %rd204;
@%p267 bra BB75_390;

mov.u64 %rd805, %rd804;

BB75_388:
mov.u64 %rd801, %rd806;
mov.u64 %rd804, %rd805;
mov.u64 %rd805, %rd801;
ld.shared.u8 %rs490, [%rd799];
and.b16 %rs491, %rs490, 1;
setp.eq.b16	%p268, %rs491, 1;
not.pred %p269, %p268;
ld.shared.u64 %rd209, [%rd799];
setp.lt.u64	%p270, %rd209, 4608;
or.pred %p271, %p269, %p270;
@!%p271 bra BB75_390;
bra.uni BB75_389;

BB75_389:
shr.u64 %rd571, %rd209, 1;
add.s64 %rd572, %rd799, %rd571;
add.s64 %rd799, %rd572, 16;
add.s64 %rd573, %rd805, %rd571;
add.s64 %rd806, %rd573, 16;
setp.ne.s64	%p272, %rd806, %rd204;
mov.u64 %rd804, %rd805;
@%p272 bra BB75_388;

BB75_390:
setp.eq.s64	%p274, %rd804, %rd204;
mov.pred %p485, 0;
@%p274 bra BB75_392;

ld.u64 %rd575, [%rd804];
shr.u64 %rd576, %rd575, 1;
add.s64 %rd577, %rd804, %rd576;
add.s64 %rd810, %rd577, 16;
setp.ne.s64	%p485, %rd810, %rd204;

BB75_392:
@%p485 bra BB75_398;
bra.uni BB75_393;

BB75_398:
ld.u64 %rd220, [%rd810];
and.b64 %rd592, %rd220, -32;
setp.eq.s64	%p278, %rd592, 4608;
cvt.u16.u64	%rs701, %rd220;
@%p278 bra BB75_401;

add.s64 %rd221, %rd810, 16;
ld.u64 %rd593, [%rd810+2320];
and.b64 %rd594, %rd593, 1;
add.s64 %rd595, %rd220, -4640;
and.b64 %rd596, %rd595, -2;
or.b64 %rd597, %rd594, %rd596;
st.u64 [%rd810+2320], %rd597;
st.u64 [%rd810+2328], %rd810;
cvt.u16.u64	%rs493, %rd595;
or.b16 %rs494, %rs493, 1;
and.b64 %rd598, %rd220, 1;
or.b64 %rd599, %rd598, 4608;
st.u64 [%rd810], %rd599;
st.u8 [%rd810+2320], %rs494;
ld.u64 %rd600, [%rd810+2320];
shr.u64 %rd222, %rd600, 1;
add.s64 %rd601, %rd222, %rd221;
add.s64 %rd602, %rd601, 2320;
ld.shared.u64 %rd603, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p279, %rd602, %rd603;
cvt.u16.u64	%rs495, %rd220;
and.b16 %rs701, %rs495, 1;
@%p279 bra BB75_401;

add.s64 %rd604, %rd221, 2304;
st.u64 [%rd601+2328], %rd604;
ld.u8 %rs701, [%rd810];

BB75_401:
and.b16 %rs496, %rs701, 254;
st.u8 [%rd810], %rs496;
bra.uni BB75_402;

BB75_11:
mov.u64 %rd435, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd436, %rd435;
sub.s64 %rd437, %rd15, %rd436;
add.s64 %rd438, %rd437, 2320;
ld.shared.u64 %rd439, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p56, %rd438, %rd439;
mov.u64 %rd728, -1;
mov.u64 %rd729, %rd15;
@%p56 bra BB75_13;

add.s64 %rd26, %rd15, 2320;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd26;
mov.u64 %rd728, %rd26;
mov.u64 %rd729, %rd26;

BB75_13:
mov.u64 %rd27, %rd729;
setp.eq.s64	%p57, %rd728, -1;
@%p57 bra BB75_15;

mov.u64 %rd440, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd441, %rd440;
sub.s64 %rd442, %rd15, %rd441;
add.s64 %rd443, %rd440, %rd442;
ld.shared.u64 %rd444, [%rd443];
and.b64 %rd445, %rd444, 1;
or.b64 %rd446, %rd445, 4608;
st.shared.u64 [%rd443], %rd446;
st.shared.u64 [%rd443+8], %rd724;
mov.u16 %rs331, 0;
st.shared.u8 [%rd443], %rs331;

BB75_15:
mov.u64 %rd730, %rd15;
setp.eq.s64	%p58, %rd15, %rd27;
mov.u64 %rd731, 0;
@%p58 bra BB75_21;

BB75_20:
add.s64 %rd731, %rd730, 16;

BB75_21:
mov.u64 %rd732, %rd731;
setp.ne.s64	%p61, %rd731, 0;
@%p61 bra BB75_23;

mov.u64 %rd462, 2304;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd462;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd732, [retval0+0];


	}

BB75_23:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd732;

BB75_24:
bar.sync 0;
ld.shared.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r53, 1, 0, p; 
} 


	setp.eq.s32	%p62, %r53, 0;
sub.s64 %rd41, %rd10, %rd769;
@%p62 bra BB75_195;

setp.lt.s64	%p63, %rd41, 1;
@%p63 bra BB75_365;

mov.u64 %rd464, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd465, %rd464;
sub.s64 %rd466, %rd40, %rd465;
add.s64 %rd42, %rd464, %rd466;
mov.u64 %rd733, %rd769;
cvt.s64.s32	%rd45, %r1;
mul.wide.s32 %rd467, %r1, 2;
add.s64 %rd46, %rd42, %rd467;
mul.wide.s32 %rd47, %r1, -9;
mul.lo.s32 %r54, %r1, 9;
mul.wide.s32 %rd468, %r54, 2;
add.s64 %rd48, %rd42, %rd468;
add.s64 %rd49, %rd1, 2;
add.s32 %r55, %r1, 128;
cvt.s64.s32	%rd50, %r55;
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd51, %r56;
add.s32 %r57, %r1, 384;
cvt.s64.s32	%rd52, %r57;
add.s32 %r58, %r1, 512;
cvt.s64.s32	%rd53, %r58;
add.s32 %r59, %r1, 640;
cvt.s64.s32	%rd54, %r59;
add.s32 %r60, %r1, 768;
cvt.s64.s32	%rd55, %r60;
add.s32 %r61, %r1, 896;
cvt.s64.s32	%rd56, %r61;
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd57, %r62;
add.s32 %r3, %r1, -2;

BB75_27:
mov.u16 %rs6, %rs698;
mov.u64 %rd771, %rd776;
mov.u64 %rd60, %rd771;
mov.u64 %rd764, %rd769;
mov.u64 %rd59, %rd764;
mov.u64 %rd757, %rd760;
mov.u64 %rd61, %rd757;
mov.u64 %rd58, %rd733;
sub.s64 %rd469, %rd58, %rd10;
shr.u64 %rd470, %rd469, 1;
neg.s64 %rd471, %rd470;
cvt.u32.u64	%r63, %rd471;
mov.u32 %r64, 1152;
min.s32 %r4, %r63, %r64;
setp.eq.s32	%p64, %r4, 1152;
@%p64 bra BB75_51;
bra.uni BB75_28;

BB75_51:
shl.b64 %rd478, %rd45, 1;
add.s64 %rd479, %rd60, %rd478;
ld.global.u16 %rs354, [%rd479];
ld.global.u16 %rs355, [%rd479+256];
ld.global.u16 %rs356, [%rd479+512];
ld.global.u16 %rs357, [%rd479+768];
ld.global.u16 %rs358, [%rd479+1024];
ld.global.u16 %rs359, [%rd479+1280];
ld.global.u16 %rs360, [%rd479+1536];
ld.global.u16 %rs361, [%rd479+1792];
ld.global.u16 %rs362, [%rd479+2048];
st.shared.u16 [%rd46], %rs354;
st.shared.u16 [%rd46+256], %rs355;
st.shared.u16 [%rd46+512], %rs356;
st.shared.u16 [%rd46+768], %rs357;
st.shared.u16 [%rd46+1024], %rs358;
st.shared.u16 [%rd46+1280], %rs359;
st.shared.u16 [%rd46+1536], %rs360;
st.shared.u16 [%rd46+1792], %rs361;
st.shared.u16 [%rd46+2048], %rs362;
mov.u64 %rd736, 1152;
bra.uni BB75_52;

BB75_28:
cvt.s64.s32	%rd736, %r4;
setp.lt.s32	%p65, %r4, 1;
@%p65 bra BB75_52;

shl.b64 %rd472, %rd736, 1;
add.s64 %rd63, %rd59, %rd472;
mov.u64 %rd735, %rd42;
mov.u64 %rd734, %rd59;
mov.u64 %rd768, %rd59;
mov.u64 %rd775, %rd60;

BB75_30:
mov.u64 %rd69, %rd775;
mov.u64 %rd68, %rd768;
mov.u64 %rd66, %rd734;
sub.s64 %rd473, %rd66, %rd63;
shr.s64 %rd474, %rd473, 1;
neg.s64 %rd70, %rd474;
setp.gt.s64	%p66, %rd70, 1151;
shl.b64 %rd475, %rd45, 1;
add.s64 %rd71, %rd69, %rd475;
add.s64 %rd72, %rd735, %rd475;
@%p66 bra BB75_49;
bra.uni BB75_31;

BB75_49:
ld.global.u16 %rs345, [%rd71];
ld.global.u16 %rs346, [%rd71+256];
ld.global.u16 %rs347, [%rd71+512];
ld.global.u16 %rs348, [%rd71+768];
ld.global.u16 %rs349, [%rd71+1024];
ld.global.u16 %rs350, [%rd71+1280];
ld.global.u16 %rs351, [%rd71+1536];
ld.global.u16 %rs352, [%rd71+1792];
ld.global.u16 %rs353, [%rd71+2048];
st.shared.u16 [%rd72], %rs345;
st.shared.u16 [%rd72+256], %rs346;
st.shared.u16 [%rd72+512], %rs347;
st.shared.u16 [%rd72+768], %rs348;
st.shared.u16 [%rd72+1024], %rs349;
st.shared.u16 [%rd72+1280], %rs350;
st.shared.u16 [%rd72+1536], %rs351;
st.shared.u16 [%rd72+1792], %rs352;
st.shared.u16 [%rd72+2048], %rs353;
bra.uni BB75_50;

BB75_31:
setp.ge.s64	%p67, %rd45, %rd70;
@%p67 bra BB75_33;

ld.global.u16 %rs336, [%rd71];
st.shared.u16 [%rd72], %rs336;

BB75_33:
setp.ge.s64	%p68, %rd50, %rd70;
@%p68 bra BB75_35;

ld.global.u16 %rs337, [%rd71+256];
st.shared.u16 [%rd72+256], %rs337;

BB75_35:
setp.ge.s64	%p69, %rd51, %rd70;
@%p69 bra BB75_37;

ld.global.u16 %rs338, [%rd71+512];
st.shared.u16 [%rd72+512], %rs338;

BB75_37:
setp.ge.s64	%p70, %rd52, %rd70;
@%p70 bra BB75_39;

ld.global.u16 %rs339, [%rd71+768];
st.shared.u16 [%rd72+768], %rs339;

BB75_39:
setp.ge.s64	%p71, %rd53, %rd70;
@%p71 bra BB75_41;

ld.global.u16 %rs340, [%rd71+1024];
st.shared.u16 [%rd72+1024], %rs340;

BB75_41:
setp.ge.s64	%p72, %rd54, %rd70;
@%p72 bra BB75_43;

ld.global.u16 %rs341, [%rd71+1280];
st.shared.u16 [%rd72+1280], %rs341;

BB75_43:
setp.ge.s64	%p73, %rd55, %rd70;
@%p73 bra BB75_45;

ld.global.u16 %rs342, [%rd71+1536];
st.shared.u16 [%rd72+1536], %rs342;

BB75_45:
setp.ge.s64	%p74, %rd56, %rd70;
@%p74 bra BB75_47;

ld.global.u16 %rs343, [%rd71+1792];
st.shared.u16 [%rd72+1792], %rs343;

BB75_47:
setp.ge.s64	%p75, %rd57, %rd70;
@%p75 bra BB75_50;

ld.global.u16 %rs344, [%rd71+2048];
st.shared.u16 [%rd72+2048], %rs344;

BB75_50:
add.s64 %rd73, %rd69, 2304;
add.s64 %rd735, %rd735, 2304;
add.s64 %rd734, %rd68, 2304;
mov.u64 %rd75, %rd734;
sub.s64 %rd476, %rd63, %rd734;
setp.gt.s64	%p76, %rd476, 0;
mov.u64 %rd768, %rd75;
mov.u64 %rd775, %rd73;
@%p76 bra BB75_30;

BB75_52:
bar.sync 0;
shl.b64 %rd480, %rd736, 1;
add.s64 %rd78, %rd40, %rd480;
and.b64 %rd481, %rd736, 9223372036854775807;
cvt.u32.u64	%r5, %rd736;
add.s64 %rd482, %rd481, %rd47;
cvt.u32.u64	%r65, %rd482;
mov.u32 %r66, 9;
min.s32 %r6, %r65, %r66;
mov.u32 %r67, 0;
max.s32 %r7, %r6, %r67;
setp.gt.u32	%p77, %r7, 8;
@%p77 bra BB75_71;
bra.uni BB75_53;

BB75_71:
ld.shared.u16 %rs372, [%rd48];
ld.shared.u16 %rs373, [%rd48+2];
ld.shared.u16 %rs374, [%rd48+4];
ld.shared.u16 %rs375, [%rd48+6];
ld.shared.u16 %rs376, [%rd48+8];
ld.shared.u16 %rs377, [%rd48+10];
ld.shared.u16 %rs378, [%rd48+12];
ld.shared.u16 %rs379, [%rd48+14];
ld.shared.u16 %rs380, [%rd48+16];
st.local.u16 [%rd1], %rs372;
st.local.u16 [%rd1+2], %rs373;
st.local.u16 [%rd1+4], %rs374;
st.local.u16 [%rd1+6], %rs375;
st.local.u16 [%rd1+8], %rs376;
st.local.u16 [%rd1+10], %rs377;
st.local.u16 [%rd1+12], %rs378;
st.local.u16 [%rd1+14], %rs379;
st.local.u16 [%rd1+16], %rs380;
bra.uni BB75_72;

BB75_53:
mov.u64 %rd79, %rd1;
setp.lt.s32	%p78, %r6, 1;
mov.u64 %rd751, %rd79;
@%p78 bra BB75_55;

ld.shared.u16 %rs363, [%rd48];
st.local.u16 [%rd1], %rs363;
mov.u64 %rd751, %rd49;

BB75_55:
mov.u64 %rd737, %rd751;
mov.u64 %rd750, %rd737;
setp.lt.s32	%p79, %r7, 2;
@%p79 bra BB75_57;

ld.shared.u16 %rs364, [%rd48+2];
st.local.u16 [%rd750], %rs364;
add.s64 %rd750, %rd750, 2;

BB75_57:
mov.u64 %rd749, %rd750;
setp.lt.s32	%p80, %r7, 3;
@%p80 bra BB75_59;

ld.shared.u16 %rs365, [%rd48+4];
st.local.u16 [%rd749], %rs365;
add.s64 %rd749, %rd749, 2;

BB75_59:
mov.u64 %rd748, %rd749;
setp.lt.s32	%p81, %r7, 4;
@%p81 bra BB75_61;

ld.shared.u16 %rs366, [%rd48+6];
st.local.u16 [%rd748], %rs366;
add.s64 %rd748, %rd748, 2;

BB75_61:
mov.u64 %rd747, %rd748;
setp.lt.s32	%p82, %r7, 5;
@%p82 bra BB75_63;

ld.shared.u16 %rs367, [%rd48+8];
st.local.u16 [%rd747], %rs367;
add.s64 %rd747, %rd747, 2;

BB75_63:
mov.u64 %rd746, %rd747;
setp.lt.s32	%p83, %r7, 6;
@%p83 bra BB75_65;

ld.shared.u16 %rs368, [%rd48+10];
st.local.u16 [%rd746], %rs368;
add.s64 %rd746, %rd746, 2;

BB75_65:
mov.u64 %rd745, %rd746;
setp.lt.s32	%p84, %r7, 7;
@%p84 bra BB75_67;

ld.shared.u16 %rs369, [%rd48+12];
st.local.u16 [%rd745], %rs369;
add.s64 %rd745, %rd745, 2;

BB75_67:
mov.u64 %rd744, %rd745;
setp.lt.s32	%p85, %r7, 8;
@%p85 bra BB75_69;

ld.shared.u16 %rs370, [%rd48+14];
st.local.u16 [%rd744], %rs370;
add.s64 %rd744, %rd744, 2;

BB75_69:
setp.lt.s32	%p86, %r7, 9;
@%p86 bra BB75_72;

ld.shared.u16 %rs371, [%rd48+16];
st.local.u16 [%rd744], %rs371;

BB75_72:
setp.eq.s32	%p87, %r7, 0;
@%p87 bra BB75_89;

ld.local.u16 %rs654, [%rd1];
mul.wide.u32 %rd483, %r7, 2;
add.s64 %rd484, %rd483, 8589934590;
shr.u64 %rd485, %rd484, 1;
cvt.u32.u64	%r8, %rd485;
setp.lt.s32	%p88, %r8, 1;
@%p88 bra BB75_75;

cvt.u32.u16	%r68, %rs654;
ld.local.u16 %r69, [%rd1+2];
add.s32 %r70, %r69, %r68;
cvt.u16.u32	%rs654, %r70;

BB75_75:
setp.lt.s32	%p89, %r8, 2;
@%p89 bra BB75_77;

cvt.u32.u16	%r71, %rs654;
ld.local.u16 %r72, [%rd1+4];
add.s32 %r73, %r72, %r71;
cvt.u16.u32	%rs654, %r73;

BB75_77:
setp.lt.s32	%p90, %r8, 3;
@%p90 bra BB75_79;

cvt.u32.u16	%r74, %rs654;
ld.local.u16 %r75, [%rd1+6];
add.s32 %r76, %r75, %r74;
cvt.u16.u32	%rs654, %r76;

BB75_79:
setp.lt.s32	%p91, %r8, 4;
@%p91 bra BB75_81;

cvt.u32.u16	%r77, %rs654;
ld.local.u16 %r78, [%rd1+8];
add.s32 %r79, %r78, %r77;
cvt.u16.u32	%rs654, %r79;

BB75_81:
setp.lt.s32	%p92, %r8, 5;
@%p92 bra BB75_83;

cvt.u32.u16	%r80, %rs654;
ld.local.u16 %r81, [%rd1+10];
add.s32 %r82, %r81, %r80;
cvt.u16.u32	%rs654, %r82;

BB75_83:
setp.lt.s32	%p93, %r8, 6;
@%p93 bra BB75_85;

cvt.u32.u16	%r83, %rs654;
ld.local.u16 %r84, [%rd1+12];
add.s32 %r85, %r84, %r83;
cvt.u16.u32	%rs654, %r85;

BB75_85:
setp.lt.s32	%p94, %r8, 7;
@%p94 bra BB75_87;

cvt.u32.u16	%r86, %rs654;
ld.local.u16 %r87, [%rd1+14];
add.s32 %r88, %r87, %r86;
cvt.u16.u32	%rs654, %r88;

BB75_87:
setp.lt.s32	%p95, %r8, 8;
@%p95 bra BB75_89;

cvt.u32.u16	%r89, %rs654;
ld.local.u16 %r90, [%rd1+16];
add.s32 %r91, %r90, %r89;
cvt.u16.u32	%rs654, %r91;

BB75_89:
bar.sync 0;
@%p87 bra BB75_91;

st.shared.u16 [%rd46], %rs654;

BB75_91:
bar.sync 0;
setp.gt.s32	%p97, %r5, 1151;
mov.u32 %r559, 128;
@%p97 bra BB75_93;

add.s32 %r93, %r5, 8;
mul.hi.s32 %r94, %r93, 954437177;
shr.u32 %r95, %r94, 31;
shr.s32 %r96, %r94, 1;
add.s32 %r559, %r96, %r95;

BB75_93:
setp.eq.s32	%p98, %r559, 128;
@%p98 bra BB75_131;
bra.uni BB75_94;

BB75_131:
@%p42 bra BB75_133;

cvt.u32.u16	%r127, %rs6;
ld.shared.u16 %r128, [%rd42];
add.s32 %r129, %r128, %r127;
st.shared.u16 [%rd42], %r129;

BB75_133:
setp.lt.s32	%p10, %r1, 1;
ld.shared.u16 %rs653, [%rd46];
bar.sync 0;
@%p10 bra BB75_135;

ld.shared.u16 %r130, [%rd46+-2];
cvt.u32.u16	%r131, %rs653;
add.s32 %r132, %r130, %r131;
cvt.u16.u32	%rs653, %r132;

BB75_135:
bar.sync 0;
st.shared.u16 [%rd46], %rs653;
bar.sync 0;
setp.lt.s32	%p128, %r1, 2;
@%p128 bra BB75_137;

ld.shared.u16 %r133, [%rd46+-4];
cvt.u32.u16	%r134, %rs653;
add.s32 %r135, %r133, %r134;
cvt.u16.u32	%rs653, %r135;

BB75_137:
bar.sync 0;
st.shared.u16 [%rd46], %rs653;
bar.sync 0;
setp.lt.s32	%p129, %r1, 4;
@%p129 bra BB75_139;

ld.shared.u16 %r136, [%rd46+-8];
cvt.u32.u16	%r137, %rs653;
add.s32 %r138, %r136, %r137;
cvt.u16.u32	%rs653, %r138;

BB75_139:
bar.sync 0;
st.shared.u16 [%rd46], %rs653;
bar.sync 0;
setp.lt.s32	%p130, %r1, 8;
@%p130 bra BB75_141;

ld.shared.u16 %r139, [%rd46+-16];
cvt.u32.u16	%r140, %rs653;
add.s32 %r141, %r139, %r140;
cvt.u16.u32	%rs653, %r141;

BB75_141:
bar.sync 0;
st.shared.u16 [%rd46], %rs653;
bar.sync 0;
setp.lt.s32	%p131, %r1, 16;
@%p131 bra BB75_143;

ld.shared.u16 %r142, [%rd46+-32];
cvt.u32.u16	%r143, %rs653;
add.s32 %r144, %r142, %r143;
cvt.u16.u32	%rs653, %r144;

BB75_143:
bar.sync 0;
st.shared.u16 [%rd46], %rs653;
bar.sync 0;
setp.lt.s32	%p132, %r1, 32;
@%p132 bra BB75_145;

ld.shared.u16 %r145, [%rd46+-64];
cvt.u32.u16	%r146, %rs653;
add.s32 %r147, %r145, %r146;
cvt.u16.u32	%rs653, %r147;

BB75_145:
bar.sync 0;
st.shared.u16 [%rd46], %rs653;
bar.sync 0;
setp.lt.s32	%p133, %r1, 64;
@%p133 bra BB75_147;

ld.shared.u16 %r148, [%rd46+-128];
cvt.u32.u16	%r149, %rs653;
add.s32 %r150, %r148, %r149;
cvt.u16.u32	%rs653, %r150;

BB75_147:
bar.sync 0;
st.shared.u16 [%rd46], %rs653;
bar.sync 0;
ld.shared.u16 %rs699, [%rd42+254];
setp.eq.s32	%p134, %r1, 0;
mov.u16 %rs689, %rs6;
@%p134 bra BB75_149;

ld.shared.u16 %rs689, [%rd46+-2];

BB75_149:
bar.sync 0;
st.shared.u16 [%rd46], %rs689;
bar.sync 0;
bra.uni BB75_150;

BB75_94:
@%p42 bra BB75_96;

cvt.u32.u16	%r97, %rs6;
ld.shared.u16 %r98, [%rd42];
add.s32 %r99, %r98, %r97;
st.shared.u16 [%rd42], %r99;

BB75_96:
setp.ge.s32	%p100, %r1, %r559;
mov.u16 %rs697, %rs6;
@%p100 bra BB75_98;

ld.shared.u16 %rs24, [%rd46];
mov.u16 %rs697, %rs24;

BB75_98:
mov.u16 %rs662, %rs697;
mov.u16 %rs696, %rs662;
bar.sync 0;
setp.le.s32	%p101, %r1, %r559;
setp.gt.s32	%p102, %r1, 0;
and.pred %p103, %p101, %p102;
@!%p103 bra BB75_100;
bra.uni BB75_99;

BB75_99:
ld.shared.u16 %r100, [%rd46+-2];
cvt.u32.u16	%r101, %rs696;
add.s32 %r102, %r100, %r101;
cvt.u16.u32	%rs696, %r102;

BB75_100:
mov.u16 %rs695, %rs696;
bar.sync 0;
@%p100 bra BB75_102;

st.shared.u16 [%rd46], %rs695;

BB75_102:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
setp.lt.s32	%p105, %r3, %r559;
and.pred %p106, %p105, %p3;
@!%p106 bra BB75_104;
bra.uni BB75_103;

BB75_103:
ld.shared.u16 %r103, [%rd46+-4];
cvt.u32.u16	%r104, %rs695;
add.s32 %r105, %r103, %r104;
cvt.u16.u32	%rs695, %r105;

BB75_104:
mov.u16 %rs694, %rs695;
bar.sync 0;
@%p100 bra BB75_106;

st.shared.u16 [%rd46], %rs694;

BB75_106:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r106, %r3, -2;
setp.lt.s32	%p108, %r106, %r559;
and.pred %p109, %p108, %p4;
@!%p109 bra BB75_108;
bra.uni BB75_107;

BB75_107:
ld.shared.u16 %r107, [%rd46+-8];
cvt.u32.u16	%r108, %rs694;
add.s32 %r109, %r107, %r108;
cvt.u16.u32	%rs694, %r109;

BB75_108:
mov.u16 %rs693, %rs694;
bar.sync 0;
@%p100 bra BB75_110;

st.shared.u16 [%rd46], %rs693;

BB75_110:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r110, %r3, -6;
setp.lt.s32	%p111, %r110, %r559;
and.pred %p112, %p111, %p5;
@!%p112 bra BB75_112;
bra.uni BB75_111;

BB75_111:
ld.shared.u16 %r111, [%rd46+-16];
cvt.u32.u16	%r112, %rs693;
add.s32 %r113, %r111, %r112;
cvt.u16.u32	%rs693, %r113;

BB75_112:
mov.u16 %rs692, %rs693;
bar.sync 0;
@%p100 bra BB75_114;

st.shared.u16 [%rd46], %rs692;

BB75_114:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r114, %r3, -14;
setp.lt.s32	%p114, %r114, %r559;
and.pred %p115, %p114, %p6;
@!%p115 bra BB75_116;
bra.uni BB75_115;

BB75_115:
ld.shared.u16 %r115, [%rd46+-32];
cvt.u32.u16	%r116, %rs692;
add.s32 %r117, %r115, %r116;
cvt.u16.u32	%rs692, %r117;

BB75_116:
mov.u16 %rs691, %rs692;
bar.sync 0;
@%p100 bra BB75_118;

st.shared.u16 [%rd46], %rs691;

BB75_118:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r118, %r3, -30;
setp.lt.s32	%p117, %r118, %r559;
and.pred %p118, %p117, %p7;
@!%p118 bra BB75_120;
bra.uni BB75_119;

BB75_119:
ld.shared.u16 %r119, [%rd46+-64];
cvt.u32.u16	%r120, %rs691;
add.s32 %r121, %r119, %r120;
cvt.u16.u32	%rs691, %r121;

BB75_120:
mov.u16 %rs690, %rs691;
bar.sync 0;
@%p100 bra BB75_122;

st.shared.u16 [%rd46], %rs690;

BB75_122:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r122, %r3, -62;
setp.lt.s32	%p120, %r122, %r559;
and.pred %p121, %p120, %p8;
@!%p121 bra BB75_124;
bra.uni BB75_123;

BB75_123:
ld.shared.u16 %r123, [%rd46+-128];
cvt.u32.u16	%r124, %rs690;
add.s32 %r125, %r123, %r124;
cvt.u16.u32	%rs690, %r125;

BB75_124:
bar.sync 0;
@%p100 bra BB75_126;

st.shared.u16 [%rd46], %rs690;

BB75_126:
setp.lt.s32	%p9, %r1, %r559;
bar.sync 0;
add.s32 %r126, %r559, -1;
mul.wide.s32 %rd486, %r126, 2;
add.s64 %rd487, %rd42, %rd486;
ld.shared.u16 %rs699, [%rd487];
not.pred %p123, %p9;
setp.eq.s32	%p124, %r1, 0;
or.pred %p125, %p124, %p123;
selp.b16	%rs652, %rs6, %rs690, %p9;
@%p125 bra BB75_128;

ld.shared.u16 %rs652, [%rd46+-2];

BB75_128:
bar.sync 0;
@%p100 bra BB75_130;

st.shared.u16 [%rd46], %rs652;

BB75_130:
bar.sync 0;

BB75_150:
mov.u16 %rs698, %rs699;
@%p87 bra BB75_152;

ld.shared.u16 %rs654, [%rd46];

BB75_152:
bar.sync 0;
mul.wide.s32 %rd488, %r7, 2;
add.s64 %rd96, %rd1, %rd488;
setp.ge.u64	%p136, %rd1, %rd96;
@%p136 bra BB75_154;

cvt.u32.u16	%r151, %rs654;
ld.local.u16 %r152, [%rd1];
add.s32 %r153, %r152, %r151;
cvt.u16.u32	%rs654, %r153;
st.shared.u16 [%rd48], %rs654;

BB75_154:
setp.ge.u64	%p137, %rd49, %rd96;
@%p137 bra BB75_156;

cvt.u32.u16	%r154, %rs654;
ld.local.u16 %r155, [%rd1+2];
add.s32 %r156, %r155, %r154;
cvt.u16.u32	%rs654, %r156;
st.shared.u16 [%rd48+2], %rs654;

BB75_156:
add.s64 %rd489, %rd49, 2;
setp.ge.u64	%p138, %rd489, %rd96;
@%p138 bra BB75_158;

cvt.u32.u16	%r157, %rs654;
ld.local.u16 %r158, [%rd1+4];
add.s32 %r159, %r158, %r157;
cvt.u16.u32	%rs654, %r159;
st.shared.u16 [%rd48+4], %rs654;

BB75_158:
add.s64 %rd490, %rd49, 4;
setp.ge.u64	%p139, %rd490, %rd96;
@%p139 bra BB75_160;

cvt.u32.u16	%r160, %rs654;
ld.local.u16 %r161, [%rd1+6];
add.s32 %r162, %r161, %r160;
cvt.u16.u32	%rs654, %r162;
st.shared.u16 [%rd48+6], %rs654;

BB75_160:
add.s64 %rd491, %rd49, 6;
setp.ge.u64	%p140, %rd491, %rd96;
@%p140 bra BB75_162;

cvt.u32.u16	%r163, %rs654;
ld.local.u16 %r164, [%rd1+8];
add.s32 %r165, %r164, %r163;
cvt.u16.u32	%rs654, %r165;
st.shared.u16 [%rd48+8], %rs654;

BB75_162:
add.s64 %rd492, %rd49, 8;
setp.ge.u64	%p141, %rd492, %rd96;
@%p141 bra BB75_164;

cvt.u32.u16	%r166, %rs654;
ld.local.u16 %r167, [%rd1+10];
add.s32 %r168, %r167, %r166;
cvt.u16.u32	%rs654, %r168;
st.shared.u16 [%rd48+10], %rs654;

BB75_164:
add.s64 %rd493, %rd49, 10;
setp.ge.u64	%p142, %rd493, %rd96;
@%p142 bra BB75_166;

cvt.u32.u16	%r169, %rs654;
ld.local.u16 %r170, [%rd1+12];
add.s32 %r171, %r170, %r169;
cvt.u16.u32	%rs654, %r171;
st.shared.u16 [%rd48+12], %rs654;

BB75_166:
add.s64 %rd494, %rd49, 12;
setp.ge.u64	%p143, %rd494, %rd96;
@%p143 bra BB75_168;

cvt.u32.u16	%r172, %rs654;
ld.local.u16 %r173, [%rd1+14];
add.s32 %r174, %r173, %r172;
cvt.u16.u32	%rs654, %r174;
st.shared.u16 [%rd48+14], %rs654;

BB75_168:
add.s64 %rd495, %rd49, 14;
setp.ge.u64	%p144, %rd495, %rd96;
@%p144 bra BB75_170;

cvt.u32.u16	%r175, %rs654;
ld.local.u16 %r176, [%rd1+16];
add.s32 %r177, %r176, %r175;
st.shared.u16 [%rd48+16], %r177;

BB75_170:
bar.sync 0;
@%p64 bra BB75_193;
bra.uni BB75_171;

BB75_193:
shl.b64 %rd498, %rd45, 1;
add.s64 %rd499, %rd61, %rd498;
ld.shared.u16 %rs400, [%rd46];
ld.shared.u16 %rs401, [%rd46+256];
ld.shared.u16 %rs402, [%rd46+512];
ld.shared.u16 %rs403, [%rd46+768];
ld.shared.u16 %rs404, [%rd46+1024];
ld.shared.u16 %rs405, [%rd46+1280];
ld.shared.u16 %rs406, [%rd46+1536];
ld.shared.u16 %rs407, [%rd46+1792];
ld.shared.u16 %rs408, [%rd46+2048];
st.global.u16 [%rd499], %rs400;
st.global.u16 [%rd499+256], %rs401;
st.global.u16 [%rd499+512], %rs402;
st.global.u16 [%rd499+768], %rs403;
st.global.u16 [%rd499+1024], %rs404;
st.global.u16 [%rd499+1280], %rs405;
st.global.u16 [%rd499+1536], %rs406;
st.global.u16 [%rd499+1792], %rs407;
st.global.u16 [%rd499+2048], %rs408;
bra.uni BB75_194;

BB75_171:
add.s64 %rd97, %rd42, %rd480;
mov.u64 %rd753, %rd40;
mov.u64 %rd752, %rd42;
setp.ge.u64	%p145, %rd42, %rd97;
mov.u64 %rd759, %rd61;
@%p145 bra BB75_194;

BB75_172:
mov.u64 %rd102, %rd759;
sub.s64 %rd103, %rd78, %rd753;
setp.gt.s64	%p146, %rd103, 2302;
shl.b64 %rd497, %rd45, 1;
add.s64 %rd104, %rd752, %rd497;
add.s64 %rd105, %rd102, %rd497;
@%p146 bra BB75_191;
bra.uni BB75_173;

BB75_191:
ld.shared.u16 %rs391, [%rd104];
ld.shared.u16 %rs392, [%rd104+256];
ld.shared.u16 %rs393, [%rd104+512];
ld.shared.u16 %rs394, [%rd104+768];
ld.shared.u16 %rs395, [%rd104+1024];
ld.shared.u16 %rs396, [%rd104+1280];
ld.shared.u16 %rs397, [%rd104+1536];
ld.shared.u16 %rs398, [%rd104+1792];
ld.shared.u16 %rs399, [%rd104+2048];
st.global.u16 [%rd105], %rs391;
st.global.u16 [%rd105+256], %rs392;
st.global.u16 [%rd105+512], %rs393;
st.global.u16 [%rd105+768], %rs394;
st.global.u16 [%rd105+1024], %rs395;
st.global.u16 [%rd105+1280], %rs396;
st.global.u16 [%rd105+1536], %rs397;
st.global.u16 [%rd105+1792], %rs398;
st.global.u16 [%rd105+2048], %rs399;
bra.uni BB75_192;

BB75_173:
shr.s64 %rd106, %rd103, 1;
setp.ge.s64	%p147, %rd45, %rd106;
@%p147 bra BB75_175;

ld.shared.u16 %rs382, [%rd104];
st.global.u16 [%rd105], %rs382;

BB75_175:
setp.ge.s64	%p148, %rd50, %rd106;
@%p148 bra BB75_177;

ld.shared.u16 %rs383, [%rd104+256];
st.global.u16 [%rd105+256], %rs383;

BB75_177:
setp.ge.s64	%p149, %rd51, %rd106;
@%p149 bra BB75_179;

ld.shared.u16 %rs384, [%rd104+512];
st.global.u16 [%rd105+512], %rs384;

BB75_179:
setp.ge.s64	%p150, %rd52, %rd106;
@%p150 bra BB75_181;

ld.shared.u16 %rs385, [%rd104+768];
st.global.u16 [%rd105+768], %rs385;

BB75_181:
setp.ge.s64	%p151, %rd53, %rd106;
@%p151 bra BB75_183;

ld.shared.u16 %rs386, [%rd104+1024];
st.global.u16 [%rd105+1024], %rs386;

BB75_183:
setp.ge.s64	%p152, %rd54, %rd106;
@%p152 bra BB75_185;

ld.shared.u16 %rs387, [%rd104+1280];
st.global.u16 [%rd105+1280], %rs387;

BB75_185:
setp.ge.s64	%p153, %rd55, %rd106;
@%p153 bra BB75_187;

ld.shared.u16 %rs388, [%rd104+1536];
st.global.u16 [%rd105+1536], %rs388;

BB75_187:
setp.ge.s64	%p154, %rd56, %rd106;
@%p154 bra BB75_189;

ld.shared.u16 %rs389, [%rd104+1792];
st.global.u16 [%rd105+1792], %rs389;

BB75_189:
setp.ge.s64	%p155, %rd57, %rd106;
@%p155 bra BB75_192;

ld.shared.u16 %rs390, [%rd104+2048];
st.global.u16 [%rd105+2048], %rs390;

BB75_192:
add.s64 %rd752, %rd752, 2304;
add.s64 %rd753, %rd753, 2304;
add.s64 %rd109, %rd102, 2304;
setp.lt.u64	%p156, %rd752, %rd97;
mov.u64 %rd759, %rd109;
@%p156 bra BB75_172;

BB75_194:
bar.sync 0;
add.s64 %rd776, %rd60, 2304;
add.s64 %rd760, %rd61, 2304;
add.s64 %rd733, %rd59, 2304;
mov.u64 %rd769, %rd733;
sub.s64 %rd500, %rd10, %rd733;
setp.gt.s64	%p157, %rd500, 0;
@%p157 bra BB75_27;
bra.uni BB75_365;

BB75_195:
setp.lt.s64	%p158, %rd41, 1;
@%p158 bra BB75_365;

mov.u32 %r557, %ctaid.x;
mov.u64 %rd755, %rd769;
cvt.s64.s32	%rd116, %r1;
mul.wide.s32 %rd129, %r1, 2;
add.s64 %rd117, %rd40, %rd129;
mul.wide.s32 %rd118, %r1, -9;
mul.lo.s32 %r178, %r1, 9;
mul.wide.s32 %rd502, %r178, 2;
add.s64 %rd119, %rd40, %rd502;
add.s64 %rd120, %rd1, 2;
add.s32 %r179, %r1, 128;
cvt.s64.s32	%rd121, %r179;
add.s32 %r180, %r1, 256;
cvt.s64.s32	%rd122, %r180;
add.s32 %r181, %r1, 384;
cvt.s64.s32	%rd123, %r181;
add.s32 %r182, %r1, 512;
cvt.s64.s32	%rd124, %r182;
add.s32 %r183, %r1, 640;
cvt.s64.s32	%rd125, %r183;
add.s32 %r184, %r1, 768;
cvt.s64.s32	%rd126, %r184;
add.s32 %r185, %r1, 896;
cvt.s64.s32	%rd127, %r185;
add.s32 %r186, %r1, 1024;
cvt.s64.s32	%rd128, %r186;
add.s32 %r11, %r1, -2;
add.s32 %r188, %r42, %r557;
cvt.s64.s32	%rd503, %r188;
mul.lo.s64 %rd504, %rd400, %rd503;
add.s64 %rd505, %rd8, %rd504;
mul.lo.s64 %rd506, %rd401, %rd505;
add.s64 %rd130, %rd506, %rd116;
mov.u64 %rd754, 0;
mov.u64 %rd758, %rd760;
mov.u64 %rd767, %rd769;
mov.u64 %rd774, %rd776;
mov.u16 %rs687, %rs698;

BB75_197:
mov.u16 %rs81, %rs687;
mov.u64 %rd772, %rd774;
mov.u64 %rd134, %rd772;
mov.u64 %rd765, %rd767;
mov.u64 %rd133, %rd765;
mov.u64 %rd132, %rd755;
sub.s64 %rd507, %rd132, %rd10;
shr.u64 %rd508, %rd507, 1;
neg.s64 %rd509, %rd508;
cvt.u32.u64	%r189, %rd509;
mov.u32 %r190, 1152;
min.s32 %r12, %r189, %r190;
setp.eq.s32	%p159, %r12, 1152;
@%p159 bra BB75_221;
bra.uni BB75_198;

BB75_221:
shl.b64 %rd516, %rd116, 1;
add.s64 %rd517, %rd134, %rd516;
ld.global.u16 %rs427, [%rd517];
st.u16 [%rd117], %rs427;
ld.global.u16 %rs428, [%rd517+256];
st.u16 [%rd117+256], %rs428;
ld.global.u16 %rs429, [%rd517+512];
st.u16 [%rd117+512], %rs429;
ld.global.u16 %rs430, [%rd517+768];
st.u16 [%rd117+768], %rs430;
ld.global.u16 %rs431, [%rd517+1024];
st.u16 [%rd117+1024], %rs431;
ld.global.u16 %rs432, [%rd517+1280];
st.u16 [%rd117+1280], %rs432;
ld.global.u16 %rs433, [%rd517+1536];
st.u16 [%rd117+1536], %rs433;
ld.global.u16 %rs434, [%rd517+1792];
st.u16 [%rd117+1792], %rs434;
ld.global.u16 %rs435, [%rd517+2048];
st.u16 [%rd117+2048], %rs435;
mov.u64 %rd777, 1152;
bra.uni BB75_222;

BB75_198:
cvt.s64.s32	%rd777, %r12;
setp.lt.s32	%p160, %r12, 1;
@%p160 bra BB75_222;

shl.b64 %rd510, %rd777, 1;
add.s64 %rd137, %rd133, %rd510;
mov.u64 %rd762, %rd40;
mov.u64 %rd761, %rd133;
mov.u64 %rd766, %rd133;
mov.u64 %rd773, %rd134;

BB75_200:
mov.u64 %rd143, %rd773;
mov.u64 %rd142, %rd766;
mov.u64 %rd140, %rd761;
sub.s64 %rd511, %rd140, %rd137;
shr.s64 %rd512, %rd511, 1;
neg.s64 %rd144, %rd512;
setp.gt.s64	%p161, %rd144, 1151;
shl.b64 %rd513, %rd116, 1;
add.s64 %rd145, %rd143, %rd513;
add.s64 %rd146, %rd762, %rd513;
@%p161 bra BB75_219;
bra.uni BB75_201;

BB75_219:
ld.global.u16 %rs418, [%rd145];
st.u16 [%rd146], %rs418;
ld.global.u16 %rs419, [%rd145+256];
st.u16 [%rd146+256], %rs419;
ld.global.u16 %rs420, [%rd145+512];
st.u16 [%rd146+512], %rs420;
ld.global.u16 %rs421, [%rd145+768];
st.u16 [%rd146+768], %rs421;
ld.global.u16 %rs422, [%rd145+1024];
st.u16 [%rd146+1024], %rs422;
ld.global.u16 %rs423, [%rd145+1280];
st.u16 [%rd146+1280], %rs423;
ld.global.u16 %rs424, [%rd145+1536];
st.u16 [%rd146+1536], %rs424;
ld.global.u16 %rs425, [%rd145+1792];
st.u16 [%rd146+1792], %rs425;
ld.global.u16 %rs426, [%rd145+2048];
st.u16 [%rd146+2048], %rs426;
bra.uni BB75_220;

BB75_201:
setp.ge.s64	%p162, %rd116, %rd144;
@%p162 bra BB75_203;

ld.global.u16 %rs409, [%rd145];
st.u16 [%rd146], %rs409;

BB75_203:
setp.ge.s64	%p163, %rd121, %rd144;
@%p163 bra BB75_205;

ld.global.u16 %rs410, [%rd145+256];
st.u16 [%rd146+256], %rs410;

BB75_205:
setp.ge.s64	%p164, %rd122, %rd144;
@%p164 bra BB75_207;

ld.global.u16 %rs411, [%rd145+512];
st.u16 [%rd146+512], %rs411;

BB75_207:
setp.ge.s64	%p165, %rd123, %rd144;
@%p165 bra BB75_209;

ld.global.u16 %rs412, [%rd145+768];
st.u16 [%rd146+768], %rs412;

BB75_209:
setp.ge.s64	%p166, %rd124, %rd144;
@%p166 bra BB75_211;

ld.global.u16 %rs413, [%rd145+1024];
st.u16 [%rd146+1024], %rs413;

BB75_211:
setp.ge.s64	%p167, %rd125, %rd144;
@%p167 bra BB75_213;

ld.global.u16 %rs414, [%rd145+1280];
st.u16 [%rd146+1280], %rs414;

BB75_213:
setp.ge.s64	%p168, %rd126, %rd144;
@%p168 bra BB75_215;

ld.global.u16 %rs415, [%rd145+1536];
st.u16 [%rd146+1536], %rs415;

BB75_215:
setp.ge.s64	%p169, %rd127, %rd144;
@%p169 bra BB75_217;

ld.global.u16 %rs416, [%rd145+1792];
st.u16 [%rd146+1792], %rs416;

BB75_217:
setp.ge.s64	%p170, %rd128, %rd144;
@%p170 bra BB75_220;

ld.global.u16 %rs417, [%rd145+2048];
st.u16 [%rd146+2048], %rs417;

BB75_220:
add.s64 %rd147, %rd143, 2304;
add.s64 %rd762, %rd762, 2304;
add.s64 %rd761, %rd142, 2304;
mov.u64 %rd149, %rd761;
sub.s64 %rd514, %rd137, %rd761;
setp.gt.s64	%p171, %rd514, 0;
mov.u64 %rd766, %rd149;
mov.u64 %rd773, %rd147;
@%p171 bra BB75_200;

BB75_222:
bar.sync 0;
shl.b64 %rd518, %rd777, 1;
add.s64 %rd152, %rd40, %rd518;
and.b64 %rd519, %rd777, 9223372036854775807;
cvt.u32.u64	%r13, %rd777;
add.s64 %rd520, %rd519, %rd118;
cvt.u32.u64	%r191, %rd520;
mov.u32 %r192, 9;
min.s32 %r14, %r191, %r192;
mov.u32 %r193, 0;
max.s32 %r15, %r14, %r193;
setp.gt.u32	%p172, %r15, 8;
@%p172 bra BB75_241;
bra.uni BB75_223;

BB75_241:
ld.u16 %rs445, [%rd119];
st.local.u16 [%rd1], %rs445;
ld.u16 %rs446, [%rd119+2];
st.local.u16 [%rd1+2], %rs446;
ld.u16 %rs447, [%rd119+4];
st.local.u16 [%rd1+4], %rs447;
ld.u16 %rs448, [%rd119+6];
st.local.u16 [%rd1+6], %rs448;
ld.u16 %rs449, [%rd119+8];
st.local.u16 [%rd1+8], %rs449;
ld.u16 %rs450, [%rd119+10];
st.local.u16 [%rd1+10], %rs450;
ld.u16 %rs451, [%rd119+12];
st.local.u16 [%rd1+12], %rs451;
ld.u16 %rs452, [%rd119+14];
st.local.u16 [%rd1+14], %rs452;
ld.u16 %rs453, [%rd119+16];
st.local.u16 [%rd1+16], %rs453;
bra.uni BB75_242;

BB75_223:
mov.u64 %rd153, %rd1;
setp.lt.s32	%p173, %r14, 1;
mov.u64 %rd792, %rd153;
@%p173 bra BB75_225;

ld.u16 %rs436, [%rd119];
st.local.u16 [%rd1], %rs436;
mov.u64 %rd792, %rd120;

BB75_225:
mov.u64 %rd778, %rd792;
mov.u64 %rd791, %rd778;
setp.lt.s32	%p174, %r15, 2;
@%p174 bra BB75_227;

ld.u16 %rs437, [%rd119+2];
st.local.u16 [%rd791], %rs437;
add.s64 %rd791, %rd791, 2;

BB75_227:
mov.u64 %rd790, %rd791;
setp.lt.s32	%p175, %r15, 3;
@%p175 bra BB75_229;

ld.u16 %rs438, [%rd119+4];
st.local.u16 [%rd790], %rs438;
add.s64 %rd790, %rd790, 2;

BB75_229:
mov.u64 %rd789, %rd790;
setp.lt.s32	%p176, %r15, 4;
@%p176 bra BB75_231;

ld.u16 %rs439, [%rd119+6];
st.local.u16 [%rd789], %rs439;
add.s64 %rd789, %rd789, 2;

BB75_231:
mov.u64 %rd788, %rd789;
setp.lt.s32	%p177, %r15, 5;
@%p177 bra BB75_233;

ld.u16 %rs440, [%rd119+8];
st.local.u16 [%rd788], %rs440;
add.s64 %rd788, %rd788, 2;

BB75_233:
mov.u64 %rd787, %rd788;
setp.lt.s32	%p178, %r15, 6;
@%p178 bra BB75_235;

ld.u16 %rs441, [%rd119+10];
st.local.u16 [%rd787], %rs441;
add.s64 %rd787, %rd787, 2;

BB75_235:
mov.u64 %rd786, %rd787;
setp.lt.s32	%p179, %r15, 7;
@%p179 bra BB75_237;

ld.u16 %rs442, [%rd119+12];
st.local.u16 [%rd786], %rs442;
add.s64 %rd786, %rd786, 2;

BB75_237:
mov.u64 %rd785, %rd786;
setp.lt.s32	%p180, %r15, 8;
@%p180 bra BB75_239;

ld.u16 %rs443, [%rd119+14];
st.local.u16 [%rd785], %rs443;
add.s64 %rd785, %rd785, 2;

BB75_239:
setp.lt.s32	%p181, %r15, 9;
@%p181 bra BB75_242;

ld.u16 %rs444, [%rd119+16];
st.local.u16 [%rd785], %rs444;

BB75_242:
setp.eq.s32	%p182, %r15, 0;
@%p182 bra BB75_259;

ld.local.u16 %rs700, [%rd1];
mul.wide.u32 %rd521, %r15, 2;
add.s64 %rd522, %rd521, 8589934590;
shr.u64 %rd523, %rd522, 1;
cvt.u32.u64	%r16, %rd523;
setp.lt.s32	%p183, %r16, 1;
@%p183 bra BB75_245;

cvt.u32.u16	%r194, %rs700;
ld.local.u16 %r195, [%rd1+2];
add.s32 %r196, %r195, %r194;
cvt.u16.u32	%rs700, %r196;

BB75_245:
setp.lt.s32	%p184, %r16, 2;
@%p184 bra BB75_247;

cvt.u32.u16	%r197, %rs700;
ld.local.u16 %r198, [%rd1+4];
add.s32 %r199, %r198, %r197;
cvt.u16.u32	%rs700, %r199;

BB75_247:
setp.lt.s32	%p185, %r16, 3;
@%p185 bra BB75_249;

cvt.u32.u16	%r200, %rs700;
ld.local.u16 %r201, [%rd1+6];
add.s32 %r202, %r201, %r200;
cvt.u16.u32	%rs700, %r202;

BB75_249:
setp.lt.s32	%p186, %r16, 4;
@%p186 bra BB75_251;

cvt.u32.u16	%r203, %rs700;
ld.local.u16 %r204, [%rd1+8];
add.s32 %r205, %r204, %r203;
cvt.u16.u32	%rs700, %r205;

BB75_251:
setp.lt.s32	%p187, %r16, 5;
@%p187 bra BB75_253;

cvt.u32.u16	%r206, %rs700;
ld.local.u16 %r207, [%rd1+10];
add.s32 %r208, %r207, %r206;
cvt.u16.u32	%rs700, %r208;

BB75_253:
setp.lt.s32	%p188, %r16, 6;
@%p188 bra BB75_255;

cvt.u32.u16	%r209, %rs700;
ld.local.u16 %r210, [%rd1+12];
add.s32 %r211, %r210, %r209;
cvt.u16.u32	%rs700, %r211;

BB75_255:
setp.lt.s32	%p189, %r16, 7;
@%p189 bra BB75_257;

cvt.u32.u16	%r212, %rs700;
ld.local.u16 %r213, [%rd1+14];
add.s32 %r214, %r213, %r212;
cvt.u16.u32	%rs700, %r214;

BB75_257:
setp.lt.s32	%p190, %r16, 8;
@%p190 bra BB75_259;

cvt.u32.u16	%r215, %rs700;
ld.local.u16 %r216, [%rd1+16];
add.s32 %r217, %r216, %r215;
cvt.u16.u32	%rs700, %r217;

BB75_259:
bar.sync 0;
@%p182 bra BB75_261;

st.u16 [%rd117], %rs700;

BB75_261:
bar.sync 0;
setp.gt.s32	%p192, %r13, 1151;
mov.u32 %r560, 128;
@%p192 bra BB75_263;

add.s32 %r219, %r13, 8;
mul.hi.s32 %r220, %r219, 954437177;
shr.u32 %r221, %r220, 31;
shr.s32 %r222, %r220, 1;
add.s32 %r560, %r222, %r221;

BB75_263:
setp.eq.s32	%p193, %r560, 128;
@%p193 bra BB75_301;
bra.uni BB75_264;

BB75_301:
@%p42 bra BB75_303;

cvt.u32.u16	%r253, %rs81;
ld.u16 %r254, [%rd40];
add.s32 %r255, %r254, %r253;
st.u16 [%rd40], %r255;

BB75_303:
setp.lt.s32	%p19, %r1, 1;
ld.u16 %rs656, [%rd117];
bar.sync 0;
@%p19 bra BB75_305;

ld.u16 %r256, [%rd117+-2];
cvt.u32.u16	%r257, %rs656;
add.s32 %r258, %r256, %r257;
cvt.u16.u32	%rs656, %r258;

BB75_305:
bar.sync 0;
st.u16 [%rd117], %rs656;
bar.sync 0;
setp.lt.s32	%p223, %r1, 2;
@%p223 bra BB75_307;

ld.u16 %r259, [%rd117+-4];
cvt.u32.u16	%r260, %rs656;
add.s32 %r261, %r259, %r260;
cvt.u16.u32	%rs656, %r261;

BB75_307:
bar.sync 0;
st.u16 [%rd117], %rs656;
bar.sync 0;
setp.lt.s32	%p224, %r1, 4;
@%p224 bra BB75_309;

ld.u16 %r262, [%rd117+-8];
cvt.u32.u16	%r263, %rs656;
add.s32 %r264, %r262, %r263;
cvt.u16.u32	%rs656, %r264;

BB75_309:
bar.sync 0;
st.u16 [%rd117], %rs656;
bar.sync 0;
setp.lt.s32	%p225, %r1, 8;
@%p225 bra BB75_311;

ld.u16 %r265, [%rd117+-16];
cvt.u32.u16	%r266, %rs656;
add.s32 %r267, %r265, %r266;
cvt.u16.u32	%rs656, %r267;

BB75_311:
bar.sync 0;
st.u16 [%rd117], %rs656;
bar.sync 0;
setp.lt.s32	%p226, %r1, 16;
@%p226 bra BB75_313;

ld.u16 %r268, [%rd117+-32];
cvt.u32.u16	%r269, %rs656;
add.s32 %r270, %r268, %r269;
cvt.u16.u32	%rs656, %r270;

BB75_313:
bar.sync 0;
st.u16 [%rd117], %rs656;
bar.sync 0;
setp.lt.s32	%p227, %r1, 32;
@%p227 bra BB75_315;

ld.u16 %r271, [%rd117+-64];
cvt.u32.u16	%r272, %rs656;
add.s32 %r273, %r271, %r272;
cvt.u16.u32	%rs656, %r273;

BB75_315:
bar.sync 0;
st.u16 [%rd117], %rs656;
bar.sync 0;
setp.lt.s32	%p228, %r1, 64;
@%p228 bra BB75_317;

ld.u16 %r274, [%rd117+-128];
cvt.u32.u16	%r275, %rs656;
add.s32 %r276, %r274, %r275;
cvt.u16.u32	%rs656, %r276;

BB75_317:
bar.sync 0;
st.u16 [%rd117], %rs656;
bar.sync 0;
ld.u16 %rs688, [%rd40+254];
setp.eq.s32	%p229, %r1, 0;
mov.u16 %rs678, %rs81;
@%p229 bra BB75_319;

ld.u16 %rs678, [%rd117+-2];

BB75_319:
bar.sync 0;
st.u16 [%rd117], %rs678;
bar.sync 0;
bra.uni BB75_320;

BB75_264:
@%p42 bra BB75_266;

cvt.u32.u16	%r223, %rs81;
ld.u16 %r224, [%rd40];
add.s32 %r225, %r224, %r223;
st.u16 [%rd40], %r225;

BB75_266:
setp.ge.s32	%p195, %r1, %r560;
mov.u16 %rs686, %rs81;
@%p195 bra BB75_268;

ld.u16 %rs99, [%rd117];
mov.u16 %rs686, %rs99;

BB75_268:
mov.u16 %rs671, %rs686;
mov.u16 %rs685, %rs671;
bar.sync 0;
setp.le.s32	%p196, %r1, %r560;
setp.gt.s32	%p197, %r1, 0;
and.pred %p198, %p196, %p197;
@!%p198 bra BB75_270;
bra.uni BB75_269;

BB75_269:
ld.u16 %r226, [%rd117+-2];
cvt.u32.u16	%r227, %rs685;
add.s32 %r228, %r226, %r227;
cvt.u16.u32	%rs685, %r228;

BB75_270:
mov.u16 %rs684, %rs685;
bar.sync 0;
@%p195 bra BB75_272;

st.u16 [%rd117], %rs684;

BB75_272:
setp.gt.s32	%p12, %r1, 1;
bar.sync 0;
setp.lt.s32	%p200, %r11, %r560;
and.pred %p201, %p200, %p12;
@!%p201 bra BB75_274;
bra.uni BB75_273;

BB75_273:
ld.u16 %r229, [%rd117+-4];
cvt.u32.u16	%r230, %rs684;
add.s32 %r231, %r229, %r230;
cvt.u16.u32	%rs684, %r231;

BB75_274:
mov.u16 %rs683, %rs684;
bar.sync 0;
@%p195 bra BB75_276;

st.u16 [%rd117], %rs683;

BB75_276:
setp.gt.s32	%p13, %r1, 3;
bar.sync 0;
add.s32 %r232, %r11, -2;
setp.lt.s32	%p203, %r232, %r560;
and.pred %p204, %p203, %p13;
@!%p204 bra BB75_278;
bra.uni BB75_277;

BB75_277:
ld.u16 %r233, [%rd117+-8];
cvt.u32.u16	%r234, %rs683;
add.s32 %r235, %r233, %r234;
cvt.u16.u32	%rs683, %r235;

BB75_278:
mov.u16 %rs682, %rs683;
bar.sync 0;
@%p195 bra BB75_280;

st.u16 [%rd117], %rs682;

BB75_280:
setp.gt.s32	%p14, %r1, 7;
bar.sync 0;
add.s32 %r236, %r11, -6;
setp.lt.s32	%p206, %r236, %r560;
and.pred %p207, %p206, %p14;
@!%p207 bra BB75_282;
bra.uni BB75_281;

BB75_281:
ld.u16 %r237, [%rd117+-16];
cvt.u32.u16	%r238, %rs682;
add.s32 %r239, %r237, %r238;
cvt.u16.u32	%rs682, %r239;

BB75_282:
mov.u16 %rs681, %rs682;
bar.sync 0;
@%p195 bra BB75_284;

st.u16 [%rd117], %rs681;

BB75_284:
setp.gt.s32	%p15, %r1, 15;
bar.sync 0;
add.s32 %r240, %r11, -14;
setp.lt.s32	%p209, %r240, %r560;
and.pred %p210, %p209, %p15;
@!%p210 bra BB75_286;
bra.uni BB75_285;

BB75_285:
ld.u16 %r241, [%rd117+-32];
cvt.u32.u16	%r242, %rs681;
add.s32 %r243, %r241, %r242;
cvt.u16.u32	%rs681, %r243;

BB75_286:
mov.u16 %rs680, %rs681;
bar.sync 0;
@%p195 bra BB75_288;

st.u16 [%rd117], %rs680;

BB75_288:
setp.gt.s32	%p16, %r1, 31;
bar.sync 0;
add.s32 %r244, %r11, -30;
setp.lt.s32	%p212, %r244, %r560;
and.pred %p213, %p212, %p16;
@!%p213 bra BB75_290;
bra.uni BB75_289;

BB75_289:
ld.u16 %r245, [%rd117+-64];
cvt.u32.u16	%r246, %rs680;
add.s32 %r247, %r245, %r246;
cvt.u16.u32	%rs680, %r247;

BB75_290:
mov.u16 %rs679, %rs680;
bar.sync 0;
@%p195 bra BB75_292;

st.u16 [%rd117], %rs679;

BB75_292:
setp.gt.s32	%p17, %r1, 63;
bar.sync 0;
add.s32 %r248, %r11, -62;
setp.lt.s32	%p215, %r248, %r560;
and.pred %p216, %p215, %p17;
@!%p216 bra BB75_294;
bra.uni BB75_293;

BB75_293:
ld.u16 %r249, [%rd117+-128];
cvt.u32.u16	%r250, %rs679;
add.s32 %r251, %r249, %r250;
cvt.u16.u32	%rs679, %r251;

BB75_294:
bar.sync 0;
@%p195 bra BB75_296;

st.u16 [%rd117], %rs679;

BB75_296:
setp.lt.s32	%p18, %r1, %r560;
bar.sync 0;
add.s32 %r252, %r560, -1;
mul.wide.s32 %rd524, %r252, 2;
add.s64 %rd525, %rd40, %rd524;
ld.u16 %rs688, [%rd525];
not.pred %p218, %p18;
setp.eq.s32	%p219, %r1, 0;
or.pred %p220, %p219, %p218;
selp.b16	%rs655, %rs81, %rs679, %p18;
@%p220 bra BB75_298;

ld.u16 %rs655, [%rd117+-2];

BB75_298:
bar.sync 0;
@%p195 bra BB75_300;

st.u16 [%rd117], %rs655;

BB75_300:
bar.sync 0;

BB75_320:
mov.u16 %rs687, %rs688;
@%p182 bra BB75_322;

ld.u16 %rs700, [%rd117];

BB75_322:
bar.sync 0;
mul.wide.s32 %rd526, %r15, 2;
add.s64 %rd170, %rd1, %rd526;
setp.ge.u64	%p231, %rd1, %rd170;
@%p231 bra BB75_324;

cvt.u32.u16	%r277, %rs700;
ld.local.u16 %r278, [%rd1];
add.s32 %r279, %r278, %r277;
cvt.u16.u32	%rs700, %r279;
st.u16 [%rd119], %rs700;

BB75_324:
setp.ge.u64	%p232, %rd120, %rd170;
@%p232 bra BB75_326;

cvt.u32.u16	%r280, %rs700;
ld.local.u16 %r281, [%rd1+2];
add.s32 %r282, %r281, %r280;
cvt.u16.u32	%rs700, %r282;
st.u16 [%rd119+2], %rs700;

BB75_326:
add.s64 %rd527, %rd120, 2;
setp.ge.u64	%p233, %rd527, %rd170;
@%p233 bra BB75_328;

cvt.u32.u16	%r283, %rs700;
ld.local.u16 %r284, [%rd1+4];
add.s32 %r285, %r284, %r283;
cvt.u16.u32	%rs700, %r285;
st.u16 [%rd119+4], %rs700;

BB75_328:
add.s64 %rd528, %rd120, 4;
setp.ge.u64	%p234, %rd528, %rd170;
@%p234 bra BB75_330;

cvt.u32.u16	%r286, %rs700;
ld.local.u16 %r287, [%rd1+6];
add.s32 %r288, %r287, %r286;
cvt.u16.u32	%rs700, %r288;
st.u16 [%rd119+6], %rs700;

BB75_330:
add.s64 %rd529, %rd120, 6;
setp.ge.u64	%p235, %rd529, %rd170;
@%p235 bra BB75_332;

cvt.u32.u16	%r289, %rs700;
ld.local.u16 %r290, [%rd1+8];
add.s32 %r291, %r290, %r289;
cvt.u16.u32	%rs700, %r291;
st.u16 [%rd119+8], %rs700;

BB75_332:
add.s64 %rd530, %rd120, 8;
setp.ge.u64	%p236, %rd530, %rd170;
@%p236 bra BB75_334;

cvt.u32.u16	%r292, %rs700;
ld.local.u16 %r293, [%rd1+10];
add.s32 %r294, %r293, %r292;
cvt.u16.u32	%rs700, %r294;
st.u16 [%rd119+10], %rs700;

BB75_334:
add.s64 %rd531, %rd120, 10;
setp.ge.u64	%p237, %rd531, %rd170;
@%p237 bra BB75_336;

cvt.u32.u16	%r295, %rs700;
ld.local.u16 %r296, [%rd1+12];
add.s32 %r297, %r296, %r295;
cvt.u16.u32	%rs700, %r297;
st.u16 [%rd119+12], %rs700;

BB75_336:
add.s64 %rd532, %rd120, 12;
setp.ge.u64	%p238, %rd532, %rd170;
@%p238 bra BB75_338;

cvt.u32.u16	%r298, %rs700;
ld.local.u16 %r299, [%rd1+14];
add.s32 %r300, %r299, %r298;
cvt.u16.u32	%rs700, %r300;
st.u16 [%rd119+14], %rs700;

BB75_338:
add.s64 %rd533, %rd120, 14;
setp.ge.u64	%p239, %rd533, %rd170;
@%p239 bra BB75_340;

cvt.u32.u16	%r301, %rs700;
ld.local.u16 %r302, [%rd1+16];
add.s32 %r303, %r302, %r301;
st.u16 [%rd119+16], %r303;

BB75_340:
bar.sync 0;
@%p159 bra BB75_363;
bra.uni BB75_341;

BB75_363:
shl.b64 %rd536, %rd116, 1;
add.s64 %rd537, %rd758, %rd536;
ld.u16 %rs473, [%rd117];
st.global.u16 [%rd537], %rs473;
ld.u16 %rs474, [%rd117+256];
st.global.u16 [%rd537+256], %rs474;
ld.u16 %rs475, [%rd117+512];
st.global.u16 [%rd537+512], %rs475;
ld.u16 %rs476, [%rd117+768];
st.global.u16 [%rd537+768], %rs476;
ld.u16 %rs477, [%rd117+1024];
st.global.u16 [%rd537+1024], %rs477;
ld.u16 %rs478, [%rd117+1280];
st.global.u16 [%rd537+1280], %rs478;
ld.u16 %rs479, [%rd117+1536];
st.global.u16 [%rd537+1536], %rs479;
ld.u16 %rs480, [%rd117+1792];
st.global.u16 [%rd537+1792], %rs480;
ld.u16 %rs481, [%rd117+2048];
st.global.u16 [%rd537+2048], %rs481;
bra.uni BB75_364;

BB75_341:
add.s64 %rd534, %rd130, %rd754;
shl.b64 %rd535, %rd534, 1;
add.s64 %rd793, %rd2, %rd535;
mov.u64 %rd794, %rd40;
setp.ge.u64	%p240, %rd40, %rd152;
@%p240 bra BB75_364;

BB75_342:
sub.s64 %rd175, %rd152, %rd794;
setp.gt.s64	%p241, %rd175, 2302;
add.s64 %rd176, %rd794, %rd129;
@%p241 bra BB75_361;
bra.uni BB75_343;

BB75_361:
ld.u16 %rs464, [%rd176];
st.global.u16 [%rd793], %rs464;
ld.u16 %rs465, [%rd176+256];
st.global.u16 [%rd793+256], %rs465;
ld.u16 %rs466, [%rd176+512];
st.global.u16 [%rd793+512], %rs466;
ld.u16 %rs467, [%rd176+768];
st.global.u16 [%rd793+768], %rs467;
ld.u16 %rs468, [%rd176+1024];
st.global.u16 [%rd793+1024], %rs468;
ld.u16 %rs469, [%rd176+1280];
st.global.u16 [%rd793+1280], %rs469;
ld.u16 %rs470, [%rd176+1536];
st.global.u16 [%rd793+1536], %rs470;
ld.u16 %rs471, [%rd176+1792];
st.global.u16 [%rd793+1792], %rs471;
ld.u16 %rs472, [%rd176+2048];
st.global.u16 [%rd793+2048], %rs472;
bra.uni BB75_362;

BB75_343:
shr.s64 %rd177, %rd175, 1;
setp.ge.s64	%p242, %rd116, %rd177;
@%p242 bra BB75_345;

ld.u16 %rs455, [%rd176];
st.global.u16 [%rd793], %rs455;

BB75_345:
setp.ge.s64	%p243, %rd121, %rd177;
@%p243 bra BB75_347;

ld.u16 %rs456, [%rd176+256];
st.global.u16 [%rd793+256], %rs456;

BB75_347:
setp.ge.s64	%p244, %rd122, %rd177;
@%p244 bra BB75_349;

ld.u16 %rs457, [%rd176+512];
st.global.u16 [%rd793+512], %rs457;

BB75_349:
setp.ge.s64	%p245, %rd123, %rd177;
@%p245 bra BB75_351;

ld.u16 %rs458, [%rd176+768];
st.global.u16 [%rd793+768], %rs458;

BB75_351:
setp.ge.s64	%p246, %rd124, %rd177;
@%p246 bra BB75_353;

ld.u16 %rs459, [%rd176+1024];
st.global.u16 [%rd793+1024], %rs459;

BB75_353:
setp.ge.s64	%p247, %rd125, %rd177;
@%p247 bra BB75_355;

ld.u16 %rs460, [%rd176+1280];
st.global.u16 [%rd793+1280], %rs460;

BB75_355:
setp.ge.s64	%p248, %rd126, %rd177;
@%p248 bra BB75_357;

ld.u16 %rs461, [%rd176+1536];
st.global.u16 [%rd793+1536], %rs461;

BB75_357:
setp.ge.s64	%p249, %rd127, %rd177;
@%p249 bra BB75_359;

ld.u16 %rs462, [%rd176+1792];
st.global.u16 [%rd793+1792], %rs462;

BB75_359:
setp.ge.s64	%p250, %rd128, %rd177;
@%p250 bra BB75_362;

ld.u16 %rs463, [%rd176+2048];
st.global.u16 [%rd793+2048], %rs463;

BB75_362:
add.s64 %rd794, %rd794, 2304;
add.s64 %rd793, %rd793, 2304;
setp.lt.u64	%p251, %rd794, %rd152;
@%p251 bra BB75_342;

BB75_364:
bar.sync 0;
add.s64 %rd774, %rd134, 2304;
add.s64 %rd758, %rd758, 2304;
add.s64 %rd755, %rd133, 2304;
mov.u64 %rd767, %rd755;
sub.s64 %rd538, %rd10, %rd755;
setp.gt.s64	%p252, %rd538, 0;
add.s64 %rd754, %rd754, 1152;
@%p252 bra BB75_197;

BB75_365:
@%p42 bra BB75_381;


	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r304, 1, 0, p; 
} 


	setp.eq.s32	%p254, %r304, 0;
@%p254 bra BB75_380;

mov.u64 %rd540, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd541, %rd540;
sub.s64 %rd186, %rd40, %rd541;
setp.eq.s64	%p255, %rd40, 0;
@%p255 bra BB75_381;

add.s64 %rd542, %rd186, -16;
add.s64 %rd544, %rd540, %rd542;
add.s64 %rd188, %rd541, %rd542;
ld.shared.u8 %rs482, [%rd544];
or.b16 %rs483, %rs482, 1;
st.shared.u8 [%rd544], %rs483;
ld.shared.u64 %rd189, [%rd544+8];
setp.eq.s64	%p256, %rd189, 0;
mov.u64 %rd798, %rd188;
@%p256 bra BB75_374;

mov.u64 %rd190, %rd188;
ld.u8 %rs484, [%rd189];
and.b16 %rs485, %rs484, 1;
setp.eq.b16	%p257, %rs485, 1;
mov.u64 %rd798, %rd190;
@!%p257 bra BB75_374;
bra.uni BB75_370;

BB75_370:
ld.u64 %rd192, [%rd189];
shr.u64 %rd193, %rd192, 1;
add.s64 %rd194, %rd189, 16;
add.s64 %rd195, %rd194, %rd193;
ld.shared.u64 %rd546, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p258, %rd195, %rd546;
mov.u64 %rd798, %rd189;
@%p258 bra BB75_374;

ld.u8 %rs486, [%rd195];
and.b16 %rs487, %rs486, 1;
setp.eq.b16	%p259, %rs487, 1;
mov.u64 %rd795, %rd189;
mov.u64 %rd798, %rd795;
@!%p259 bra BB75_374;
bra.uni BB75_372;

BB75_372:
ld.u64 %rd547, [%rd195];
shr.u64 %rd548, %rd547, 1;
add.s64 %rd549, %rd548, %rd193;
add.s64 %rd550, %rd549, 16;
shl.b64 %rd551, %rd550, 1;
and.b64 %rd552, %rd192, 1;
or.b64 %rd553, %rd551, %rd552;
st.u64 [%rd189], %rd553;
and.b64 %rd196, %rd550, 9223372036854775807;
add.s64 %rd554, %rd194, %rd196;
ld.shared.u64 %rd555, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p260, %rd554, %rd555;
mov.u64 %rd796, %rd189;
mov.u64 %rd798, %rd796;
@%p260 bra BB75_374;

add.s64 %rd556, %rd196, %rd194;
st.u64 [%rd556+8], %rd189;
mov.u64 %rd798, %rd189;

BB75_374:
ld.u64 %rd199, [%rd798];
shr.u64 %rd200, %rd199, 1;
add.s64 %rd201, %rd798, 16;
add.s64 %rd202, %rd201, %rd200;
ld.shared.u64 %rd557, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p261, %rd202, %rd557;
@%p261 bra BB75_378;

ld.u8 %rs488, [%rd202];
and.b16 %rs489, %rs488, 1;
setp.eq.b16	%p262, %rs489, 1;
@!%p262 bra BB75_381;
bra.uni BB75_376;

BB75_376:
ld.u64 %rd558, [%rd202];
shr.u64 %rd559, %rd558, 1;
add.s64 %rd560, %rd559, %rd200;
add.s64 %rd561, %rd560, 16;
shl.b64 %rd562, %rd561, 1;
and.b64 %rd563, %rd199, 1;
or.b64 %rd564, %rd562, %rd563;
st.u64 [%rd798], %rd564;
and.b64 %rd203, %rd561, 9223372036854775807;
add.s64 %rd565, %rd201, %rd203;
ld.shared.u64 %rd566, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p263, %rd565, %rd566;
@%p263 bra BB75_381;

add.s64 %rd567, %rd203, %rd201;
st.u64 [%rd567+8], %rd798;
bra.uni BB75_381;

BB75_380:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd40;
call.uni 
free, 
(
param0
);


	}

BB75_381:
bar.sync 0;
bra.uni BB75_764;

BB75_393:
mov.u64 %rd579, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd580, %rd579;
sub.s64 %rd581, %rd204, %rd580;
add.s64 %rd582, %rd581, 2320;
ld.shared.u64 %rd583, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p275, %rd582, %rd583;
mov.u64 %rd808, -1;
mov.u64 %rd809, %rd204;
@%p275 bra BB75_395;

add.s64 %rd215, %rd204, 2320;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd215;
mov.u64 %rd808, %rd215;
mov.u64 %rd809, %rd215;

BB75_395:
mov.u64 %rd216, %rd809;
setp.eq.s64	%p276, %rd808, -1;
@%p276 bra BB75_397;

mov.u64 %rd584, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd585, %rd584;
sub.s64 %rd586, %rd204, %rd585;
add.s64 %rd587, %rd584, %rd586;
ld.shared.u64 %rd588, [%rd587];
and.b64 %rd589, %rd588, 1;
or.b64 %rd590, %rd589, 4608;
st.shared.u64 [%rd587], %rd590;
st.shared.u64 [%rd587+8], %rd804;
mov.u16 %rs492, 0;
st.shared.u8 [%rd587], %rs492;

BB75_397:
mov.u64 %rd810, %rd204;
setp.eq.s64	%p277, %rd204, %rd216;
mov.u64 %rd811, 0;
@%p277 bra BB75_403;

BB75_402:
add.s64 %rd811, %rd810, 16;

BB75_403:
mov.u64 %rd812, %rd811;
setp.ne.s64	%p280, %rd811, 0;
@%p280 bra BB75_405;

mov.u64 %rd606, 2304;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd606;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd812, [retval0+0];


	}

BB75_405:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd812;

BB75_406:
ld.param.u64 %rd718, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd717, %rd718;
add.s64 %rd609, %rd421, 2;
add.s64 %rd856, %rd717, %rd609;
add.s64 %rd849, %rd718, %rd609;
add.s64 %rd840, %rd2, %rd609;
bar.sync 0;
ld.shared.u64 %rd233, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd233; 
selp.u32 %r305, 1, 0, p; 
} 


	setp.eq.s32	%p281, %r305, 0;
sub.s64 %rd234, %rd10, %rd849;
@%p281 bra BB75_577;

setp.lt.s64	%p282, %rd234, 1;
@%p282 bra BB75_747;

mov.u64 %rd611, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd612, %rd611;
sub.s64 %rd613, %rd233, %rd612;
add.s64 %rd235, %rd611, %rd613;
mov.u64 %rd813, %rd849;
cvt.s64.s32	%rd238, %r1;
mul.wide.s32 %rd614, %r1, 2;
add.s64 %rd239, %rd235, %rd614;
mul.wide.s32 %rd240, %r1, -9;
mul.lo.s32 %r306, %r1, 9;
mul.wide.s32 %rd615, %r306, 2;
add.s64 %rd241, %rd235, %rd615;
add.s64 %rd242, %rd1, 2;
add.s32 %r307, %r1, 128;
cvt.s64.s32	%rd243, %r307;
add.s32 %r308, %r1, 256;
cvt.s64.s32	%rd244, %r308;
add.s32 %r309, %r1, 384;
cvt.s64.s32	%rd245, %r309;
add.s32 %r310, %r1, 512;
cvt.s64.s32	%rd246, %r310;
add.s32 %r311, %r1, 640;
cvt.s64.s32	%rd247, %r311;
add.s32 %r312, %r1, 768;
cvt.s64.s32	%rd248, %r312;
add.s32 %r313, %r1, 896;
cvt.s64.s32	%rd249, %r313;
add.s32 %r314, %r1, 1024;
cvt.s64.s32	%rd250, %r314;
add.s32 %r19, %r1, -2;

BB75_409:
mov.u16 %rs161, %rs748;
mov.u64 %rd851, %rd856;
mov.u64 %rd253, %rd851;
mov.u64 %rd844, %rd849;
mov.u64 %rd252, %rd844;
mov.u64 %rd837, %rd840;
mov.u64 %rd254, %rd837;
mov.u64 %rd251, %rd813;
sub.s64 %rd616, %rd251, %rd10;
shr.u64 %rd617, %rd616, 1;
neg.s64 %rd618, %rd617;
cvt.u32.u64	%r315, %rd618;
mov.u32 %r316, 1152;
min.s32 %r20, %r315, %r316;
setp.eq.s32	%p283, %r20, 1152;
@%p283 bra BB75_433;
bra.uni BB75_410;

BB75_433:
shl.b64 %rd625, %rd238, 1;
add.s64 %rd626, %rd253, %rd625;
ld.global.u16 %rs515, [%rd626];
ld.global.u16 %rs516, [%rd626+256];
ld.global.u16 %rs517, [%rd626+512];
ld.global.u16 %rs518, [%rd626+768];
ld.global.u16 %rs519, [%rd626+1024];
ld.global.u16 %rs520, [%rd626+1280];
ld.global.u16 %rs521, [%rd626+1536];
ld.global.u16 %rs522, [%rd626+1792];
ld.global.u16 %rs523, [%rd626+2048];
st.shared.u16 [%rd239], %rs515;
st.shared.u16 [%rd239+256], %rs516;
st.shared.u16 [%rd239+512], %rs517;
st.shared.u16 [%rd239+768], %rs518;
st.shared.u16 [%rd239+1024], %rs519;
st.shared.u16 [%rd239+1280], %rs520;
st.shared.u16 [%rd239+1536], %rs521;
st.shared.u16 [%rd239+1792], %rs522;
st.shared.u16 [%rd239+2048], %rs523;
mov.u64 %rd816, 1152;
bra.uni BB75_434;

BB75_410:
cvt.s64.s32	%rd816, %r20;
setp.lt.s32	%p284, %r20, 1;
@%p284 bra BB75_434;

shl.b64 %rd619, %rd816, 1;
add.s64 %rd256, %rd252, %rd619;
mov.u64 %rd815, %rd235;
mov.u64 %rd814, %rd252;
mov.u64 %rd848, %rd252;
mov.u64 %rd855, %rd253;

BB75_412:
mov.u64 %rd262, %rd855;
mov.u64 %rd261, %rd848;
mov.u64 %rd259, %rd814;
sub.s64 %rd620, %rd259, %rd256;
shr.s64 %rd621, %rd620, 1;
neg.s64 %rd263, %rd621;
setp.gt.s64	%p285, %rd263, 1151;
shl.b64 %rd622, %rd238, 1;
add.s64 %rd264, %rd262, %rd622;
add.s64 %rd265, %rd815, %rd622;
@%p285 bra BB75_431;
bra.uni BB75_413;

BB75_431:
ld.global.u16 %rs506, [%rd264];
ld.global.u16 %rs507, [%rd264+256];
ld.global.u16 %rs508, [%rd264+512];
ld.global.u16 %rs509, [%rd264+768];
ld.global.u16 %rs510, [%rd264+1024];
ld.global.u16 %rs511, [%rd264+1280];
ld.global.u16 %rs512, [%rd264+1536];
ld.global.u16 %rs513, [%rd264+1792];
ld.global.u16 %rs514, [%rd264+2048];
st.shared.u16 [%rd265], %rs506;
st.shared.u16 [%rd265+256], %rs507;
st.shared.u16 [%rd265+512], %rs508;
st.shared.u16 [%rd265+768], %rs509;
st.shared.u16 [%rd265+1024], %rs510;
st.shared.u16 [%rd265+1280], %rs511;
st.shared.u16 [%rd265+1536], %rs512;
st.shared.u16 [%rd265+1792], %rs513;
st.shared.u16 [%rd265+2048], %rs514;
bra.uni BB75_432;

BB75_413:
setp.ge.s64	%p286, %rd238, %rd263;
@%p286 bra BB75_415;

ld.global.u16 %rs497, [%rd264];
st.shared.u16 [%rd265], %rs497;

BB75_415:
setp.ge.s64	%p287, %rd243, %rd263;
@%p287 bra BB75_417;

ld.global.u16 %rs498, [%rd264+256];
st.shared.u16 [%rd265+256], %rs498;

BB75_417:
setp.ge.s64	%p288, %rd244, %rd263;
@%p288 bra BB75_419;

ld.global.u16 %rs499, [%rd264+512];
st.shared.u16 [%rd265+512], %rs499;

BB75_419:
setp.ge.s64	%p289, %rd245, %rd263;
@%p289 bra BB75_421;

ld.global.u16 %rs500, [%rd264+768];
st.shared.u16 [%rd265+768], %rs500;

BB75_421:
setp.ge.s64	%p290, %rd246, %rd263;
@%p290 bra BB75_423;

ld.global.u16 %rs501, [%rd264+1024];
st.shared.u16 [%rd265+1024], %rs501;

BB75_423:
setp.ge.s64	%p291, %rd247, %rd263;
@%p291 bra BB75_425;

ld.global.u16 %rs502, [%rd264+1280];
st.shared.u16 [%rd265+1280], %rs502;

BB75_425:
setp.ge.s64	%p292, %rd248, %rd263;
@%p292 bra BB75_427;

ld.global.u16 %rs503, [%rd264+1536];
st.shared.u16 [%rd265+1536], %rs503;

BB75_427:
setp.ge.s64	%p293, %rd249, %rd263;
@%p293 bra BB75_429;

ld.global.u16 %rs504, [%rd264+1792];
st.shared.u16 [%rd265+1792], %rs504;

BB75_429:
setp.ge.s64	%p294, %rd250, %rd263;
@%p294 bra BB75_432;

ld.global.u16 %rs505, [%rd264+2048];
st.shared.u16 [%rd265+2048], %rs505;

BB75_432:
add.s64 %rd266, %rd262, 2304;
add.s64 %rd815, %rd815, 2304;
add.s64 %rd814, %rd261, 2304;
mov.u64 %rd268, %rd814;
sub.s64 %rd623, %rd256, %rd814;
setp.gt.s64	%p295, %rd623, 0;
mov.u64 %rd848, %rd268;
mov.u64 %rd855, %rd266;
@%p295 bra BB75_412;

BB75_434:
bar.sync 0;
shl.b64 %rd627, %rd816, 1;
add.s64 %rd271, %rd233, %rd627;
and.b64 %rd628, %rd816, 9223372036854775807;
cvt.u32.u64	%r21, %rd816;
add.s64 %rd629, %rd628, %rd240;
cvt.u32.u64	%r317, %rd629;
mov.u32 %r318, 9;
min.s32 %r22, %r317, %r318;
mov.u32 %r319, 0;
max.s32 %r23, %r22, %r319;
setp.gt.u32	%p296, %r23, 8;
@%p296 bra BB75_453;
bra.uni BB75_435;

BB75_453:
ld.shared.u16 %rs533, [%rd241];
ld.shared.u16 %rs534, [%rd241+2];
ld.shared.u16 %rs535, [%rd241+4];
ld.shared.u16 %rs536, [%rd241+6];
ld.shared.u16 %rs537, [%rd241+8];
ld.shared.u16 %rs538, [%rd241+10];
ld.shared.u16 %rs539, [%rd241+12];
ld.shared.u16 %rs540, [%rd241+14];
ld.shared.u16 %rs541, [%rd241+16];
st.local.u16 [%rd1], %rs533;
st.local.u16 [%rd1+2], %rs534;
st.local.u16 [%rd1+4], %rs535;
st.local.u16 [%rd1+6], %rs536;
st.local.u16 [%rd1+8], %rs537;
st.local.u16 [%rd1+10], %rs538;
st.local.u16 [%rd1+12], %rs539;
st.local.u16 [%rd1+14], %rs540;
st.local.u16 [%rd1+16], %rs541;
bra.uni BB75_454;

BB75_435:
mov.u64 %rd272, %rd1;
setp.lt.s32	%p297, %r22, 1;
mov.u64 %rd831, %rd272;
@%p297 bra BB75_437;

ld.shared.u16 %rs524, [%rd241];
st.local.u16 [%rd1], %rs524;
mov.u64 %rd831, %rd242;

BB75_437:
mov.u64 %rd817, %rd831;
mov.u64 %rd830, %rd817;
setp.lt.s32	%p298, %r23, 2;
@%p298 bra BB75_439;

ld.shared.u16 %rs525, [%rd241+2];
st.local.u16 [%rd830], %rs525;
add.s64 %rd830, %rd830, 2;

BB75_439:
mov.u64 %rd829, %rd830;
setp.lt.s32	%p299, %r23, 3;
@%p299 bra BB75_441;

ld.shared.u16 %rs526, [%rd241+4];
st.local.u16 [%rd829], %rs526;
add.s64 %rd829, %rd829, 2;

BB75_441:
mov.u64 %rd828, %rd829;
setp.lt.s32	%p300, %r23, 4;
@%p300 bra BB75_443;

ld.shared.u16 %rs527, [%rd241+6];
st.local.u16 [%rd828], %rs527;
add.s64 %rd828, %rd828, 2;

BB75_443:
mov.u64 %rd827, %rd828;
setp.lt.s32	%p301, %r23, 5;
@%p301 bra BB75_445;

ld.shared.u16 %rs528, [%rd241+8];
st.local.u16 [%rd827], %rs528;
add.s64 %rd827, %rd827, 2;

BB75_445:
mov.u64 %rd826, %rd827;
setp.lt.s32	%p302, %r23, 6;
@%p302 bra BB75_447;

ld.shared.u16 %rs529, [%rd241+10];
st.local.u16 [%rd826], %rs529;
add.s64 %rd826, %rd826, 2;

BB75_447:
mov.u64 %rd825, %rd826;
setp.lt.s32	%p303, %r23, 7;
@%p303 bra BB75_449;

ld.shared.u16 %rs530, [%rd241+12];
st.local.u16 [%rd825], %rs530;
add.s64 %rd825, %rd825, 2;

BB75_449:
mov.u64 %rd824, %rd825;
setp.lt.s32	%p304, %r23, 8;
@%p304 bra BB75_451;

ld.shared.u16 %rs531, [%rd241+14];
st.local.u16 [%rd824], %rs531;
add.s64 %rd824, %rd824, 2;

BB75_451:
setp.lt.s32	%p305, %r23, 9;
@%p305 bra BB75_454;

ld.shared.u16 %rs532, [%rd241+16];
st.local.u16 [%rd824], %rs532;

BB75_454:
setp.eq.s32	%p306, %r23, 0;
@%p306 bra BB75_471;

ld.local.u16 %rs704, [%rd1];
mul.wide.u32 %rd630, %r23, 2;
add.s64 %rd631, %rd630, 8589934590;
shr.u64 %rd632, %rd631, 1;
cvt.u32.u64	%r24, %rd632;
setp.lt.s32	%p307, %r24, 1;
@%p307 bra BB75_457;

cvt.u32.u16	%r320, %rs704;
ld.local.u16 %r321, [%rd1+2];
add.s32 %r322, %r321, %r320;
cvt.u16.u32	%rs704, %r322;

BB75_457:
setp.lt.s32	%p308, %r24, 2;
@%p308 bra BB75_459;

cvt.u32.u16	%r323, %rs704;
ld.local.u16 %r324, [%rd1+4];
add.s32 %r325, %r324, %r323;
cvt.u16.u32	%rs704, %r325;

BB75_459:
setp.lt.s32	%p309, %r24, 3;
@%p309 bra BB75_461;

cvt.u32.u16	%r326, %rs704;
ld.local.u16 %r327, [%rd1+6];
add.s32 %r328, %r327, %r326;
cvt.u16.u32	%rs704, %r328;

BB75_461:
setp.lt.s32	%p310, %r24, 4;
@%p310 bra BB75_463;

cvt.u32.u16	%r329, %rs704;
ld.local.u16 %r330, [%rd1+8];
add.s32 %r331, %r330, %r329;
cvt.u16.u32	%rs704, %r331;

BB75_463:
setp.lt.s32	%p311, %r24, 5;
@%p311 bra BB75_465;

cvt.u32.u16	%r332, %rs704;
ld.local.u16 %r333, [%rd1+10];
add.s32 %r334, %r333, %r332;
cvt.u16.u32	%rs704, %r334;

BB75_465:
setp.lt.s32	%p312, %r24, 6;
@%p312 bra BB75_467;

cvt.u32.u16	%r335, %rs704;
ld.local.u16 %r336, [%rd1+12];
add.s32 %r337, %r336, %r335;
cvt.u16.u32	%rs704, %r337;

BB75_467:
setp.lt.s32	%p313, %r24, 7;
@%p313 bra BB75_469;

cvt.u32.u16	%r338, %rs704;
ld.local.u16 %r339, [%rd1+14];
add.s32 %r340, %r339, %r338;
cvt.u16.u32	%rs704, %r340;

BB75_469:
setp.lt.s32	%p314, %r24, 8;
@%p314 bra BB75_471;

cvt.u32.u16	%r341, %rs704;
ld.local.u16 %r342, [%rd1+16];
add.s32 %r343, %r342, %r341;
cvt.u16.u32	%rs704, %r343;

BB75_471:
bar.sync 0;
@%p306 bra BB75_473;

st.shared.u16 [%rd239], %rs704;

BB75_473:
bar.sync 0;
setp.gt.s32	%p316, %r21, 1151;
mov.u32 %r561, 128;
@%p316 bra BB75_475;

add.s32 %r345, %r21, 8;
mul.hi.s32 %r346, %r345, 954437177;
shr.u32 %r347, %r346, 31;
shr.s32 %r348, %r346, 1;
add.s32 %r561, %r348, %r347;

BB75_475:
setp.eq.s32	%p317, %r561, 128;
@%p317 bra BB75_513;
bra.uni BB75_476;

BB75_513:
@%p42 bra BB75_515;

cvt.u32.u16	%r379, %rs161;
ld.shared.u16 %r380, [%rd235];
add.s32 %r381, %r380, %r379;
st.shared.u16 [%rd235], %r381;

BB75_515:
setp.lt.s32	%p31, %r1, 1;
ld.shared.u16 %rs703, [%rd239];
bar.sync 0;
@%p31 bra BB75_517;

ld.shared.u16 %r382, [%rd239+-2];
cvt.u32.u16	%r383, %rs703;
add.s32 %r384, %r382, %r383;
cvt.u16.u32	%rs703, %r384;

BB75_517:
bar.sync 0;
st.shared.u16 [%rd239], %rs703;
bar.sync 0;
setp.lt.s32	%p347, %r1, 2;
@%p347 bra BB75_519;

ld.shared.u16 %r385, [%rd239+-4];
cvt.u32.u16	%r386, %rs703;
add.s32 %r387, %r385, %r386;
cvt.u16.u32	%rs703, %r387;

BB75_519:
bar.sync 0;
st.shared.u16 [%rd239], %rs703;
bar.sync 0;
setp.lt.s32	%p348, %r1, 4;
@%p348 bra BB75_521;

ld.shared.u16 %r388, [%rd239+-8];
cvt.u32.u16	%r389, %rs703;
add.s32 %r390, %r388, %r389;
cvt.u16.u32	%rs703, %r390;

BB75_521:
bar.sync 0;
st.shared.u16 [%rd239], %rs703;
bar.sync 0;
setp.lt.s32	%p349, %r1, 8;
@%p349 bra BB75_523;

ld.shared.u16 %r391, [%rd239+-16];
cvt.u32.u16	%r392, %rs703;
add.s32 %r393, %r391, %r392;
cvt.u16.u32	%rs703, %r393;

BB75_523:
bar.sync 0;
st.shared.u16 [%rd239], %rs703;
bar.sync 0;
setp.lt.s32	%p350, %r1, 16;
@%p350 bra BB75_525;

ld.shared.u16 %r394, [%rd239+-32];
cvt.u32.u16	%r395, %rs703;
add.s32 %r396, %r394, %r395;
cvt.u16.u32	%rs703, %r396;

BB75_525:
bar.sync 0;
st.shared.u16 [%rd239], %rs703;
bar.sync 0;
setp.lt.s32	%p351, %r1, 32;
@%p351 bra BB75_527;

ld.shared.u16 %r397, [%rd239+-64];
cvt.u32.u16	%r398, %rs703;
add.s32 %r399, %r397, %r398;
cvt.u16.u32	%rs703, %r399;

BB75_527:
bar.sync 0;
st.shared.u16 [%rd239], %rs703;
bar.sync 0;
setp.lt.s32	%p352, %r1, 64;
@%p352 bra BB75_529;

ld.shared.u16 %r400, [%rd239+-128];
cvt.u32.u16	%r401, %rs703;
add.s32 %r402, %r400, %r401;
cvt.u16.u32	%rs703, %r402;

BB75_529:
bar.sync 0;
st.shared.u16 [%rd239], %rs703;
bar.sync 0;
ld.shared.u16 %rs749, [%rd235+254];
mov.u16 %rs739, %rs161;
@%p21 bra BB75_531;

ld.shared.u16 %rs739, [%rd239+-2];

BB75_531:
bar.sync 0;
st.shared.u16 [%rd239], %rs739;
bar.sync 0;
bra.uni BB75_532;

BB75_476:
@%p42 bra BB75_478;

cvt.u32.u16	%r349, %rs161;
ld.shared.u16 %r350, [%rd235];
add.s32 %r351, %r350, %r349;
st.shared.u16 [%rd235], %r351;

BB75_478:
setp.ge.s32	%p319, %r1, %r561;
mov.u16 %rs747, %rs161;
@%p319 bra BB75_480;

ld.shared.u16 %rs179, [%rd239];
mov.u16 %rs747, %rs179;

BB75_480:
mov.u16 %rs712, %rs747;
mov.u16 %rs746, %rs712;
bar.sync 0;
setp.le.s32	%p320, %r1, %r561;
setp.gt.s32	%p321, %r1, 0;
and.pred %p322, %p320, %p321;
@!%p322 bra BB75_482;
bra.uni BB75_481;

BB75_481:
ld.shared.u16 %r352, [%rd239+-2];
cvt.u32.u16	%r353, %rs746;
add.s32 %r354, %r352, %r353;
cvt.u16.u32	%rs746, %r354;

BB75_482:
mov.u16 %rs745, %rs746;
bar.sync 0;
@%p319 bra BB75_484;

st.shared.u16 [%rd239], %rs745;

BB75_484:
setp.gt.s32	%p24, %r1, 1;
bar.sync 0;
setp.lt.s32	%p324, %r19, %r561;
and.pred %p325, %p324, %p24;
@!%p325 bra BB75_486;
bra.uni BB75_485;

BB75_485:
ld.shared.u16 %r355, [%rd239+-4];
cvt.u32.u16	%r356, %rs745;
add.s32 %r357, %r355, %r356;
cvt.u16.u32	%rs745, %r357;

BB75_486:
mov.u16 %rs744, %rs745;
bar.sync 0;
@%p319 bra BB75_488;

st.shared.u16 [%rd239], %rs744;

BB75_488:
setp.gt.s32	%p25, %r1, 3;
bar.sync 0;
add.s32 %r358, %r19, -2;
setp.lt.s32	%p327, %r358, %r561;
and.pred %p328, %p327, %p25;
@!%p328 bra BB75_490;
bra.uni BB75_489;

BB75_489:
ld.shared.u16 %r359, [%rd239+-8];
cvt.u32.u16	%r360, %rs744;
add.s32 %r361, %r359, %r360;
cvt.u16.u32	%rs744, %r361;

BB75_490:
mov.u16 %rs743, %rs744;
bar.sync 0;
@%p319 bra BB75_492;

st.shared.u16 [%rd239], %rs743;

BB75_492:
setp.gt.s32	%p26, %r1, 7;
bar.sync 0;
add.s32 %r362, %r19, -6;
setp.lt.s32	%p330, %r362, %r561;
and.pred %p331, %p330, %p26;
@!%p331 bra BB75_494;
bra.uni BB75_493;

BB75_493:
ld.shared.u16 %r363, [%rd239+-16];
cvt.u32.u16	%r364, %rs743;
add.s32 %r365, %r363, %r364;
cvt.u16.u32	%rs743, %r365;

BB75_494:
mov.u16 %rs742, %rs743;
bar.sync 0;
@%p319 bra BB75_496;

st.shared.u16 [%rd239], %rs742;

BB75_496:
setp.gt.s32	%p27, %r1, 15;
bar.sync 0;
add.s32 %r366, %r19, -14;
setp.lt.s32	%p333, %r366, %r561;
and.pred %p334, %p333, %p27;
@!%p334 bra BB75_498;
bra.uni BB75_497;

BB75_497:
ld.shared.u16 %r367, [%rd239+-32];
cvt.u32.u16	%r368, %rs742;
add.s32 %r369, %r367, %r368;
cvt.u16.u32	%rs742, %r369;

BB75_498:
mov.u16 %rs741, %rs742;
bar.sync 0;
@%p319 bra BB75_500;

st.shared.u16 [%rd239], %rs741;

BB75_500:
setp.gt.s32	%p28, %r1, 31;
bar.sync 0;
add.s32 %r370, %r19, -30;
setp.lt.s32	%p336, %r370, %r561;
and.pred %p337, %p336, %p28;
@!%p337 bra BB75_502;
bra.uni BB75_501;

BB75_501:
ld.shared.u16 %r371, [%rd239+-64];
cvt.u32.u16	%r372, %rs741;
add.s32 %r373, %r371, %r372;
cvt.u16.u32	%rs741, %r373;

BB75_502:
mov.u16 %rs740, %rs741;
bar.sync 0;
@%p319 bra BB75_504;

st.shared.u16 [%rd239], %rs740;

BB75_504:
setp.gt.s32	%p29, %r1, 63;
bar.sync 0;
add.s32 %r374, %r19, -62;
setp.lt.s32	%p339, %r374, %r561;
and.pred %p340, %p339, %p29;
@!%p340 bra BB75_506;
bra.uni BB75_505;

BB75_505:
ld.shared.u16 %r375, [%rd239+-128];
cvt.u32.u16	%r376, %rs740;
add.s32 %r377, %r375, %r376;
cvt.u16.u32	%rs740, %r377;

BB75_506:
bar.sync 0;
@%p319 bra BB75_508;

st.shared.u16 [%rd239], %rs740;

BB75_508:
setp.lt.s32	%p30, %r1, %r561;
bar.sync 0;
add.s32 %r378, %r561, -1;
mul.wide.s32 %rd633, %r378, 2;
add.s64 %rd634, %rd235, %rd633;
ld.shared.u16 %rs749, [%rd634];
not.pred %p342, %p30;
or.pred %p344, %p21, %p342;
selp.b16	%rs702, %rs161, %rs740, %p30;
@%p344 bra BB75_510;

ld.shared.u16 %rs702, [%rd239+-2];

BB75_510:
bar.sync 0;
@%p319 bra BB75_512;

st.shared.u16 [%rd239], %rs702;

BB75_512:
bar.sync 0;

BB75_532:
mov.u16 %rs748, %rs749;
@%p306 bra BB75_534;

ld.shared.u16 %rs704, [%rd239];

BB75_534:
bar.sync 0;
mul.wide.s32 %rd635, %r23, 2;
add.s64 %rd289, %rd1, %rd635;
setp.ge.u64	%p355, %rd1, %rd289;
@%p355 bra BB75_536;

cvt.u32.u16	%r403, %rs704;
ld.local.u16 %r404, [%rd1];
add.s32 %r405, %r404, %r403;
cvt.u16.u32	%rs704, %r405;
st.shared.u16 [%rd241], %rs704;

BB75_536:
setp.ge.u64	%p356, %rd242, %rd289;
@%p356 bra BB75_538;

cvt.u32.u16	%r406, %rs704;
ld.local.u16 %r407, [%rd1+2];
add.s32 %r408, %r407, %r406;
cvt.u16.u32	%rs704, %r408;
st.shared.u16 [%rd241+2], %rs704;

BB75_538:
add.s64 %rd636, %rd242, 2;
setp.ge.u64	%p357, %rd636, %rd289;
@%p357 bra BB75_540;

cvt.u32.u16	%r409, %rs704;
ld.local.u16 %r410, [%rd1+4];
add.s32 %r411, %r410, %r409;
cvt.u16.u32	%rs704, %r411;
st.shared.u16 [%rd241+4], %rs704;

BB75_540:
add.s64 %rd637, %rd242, 4;
setp.ge.u64	%p358, %rd637, %rd289;
@%p358 bra BB75_542;

cvt.u32.u16	%r412, %rs704;
ld.local.u16 %r413, [%rd1+6];
add.s32 %r414, %r413, %r412;
cvt.u16.u32	%rs704, %r414;
st.shared.u16 [%rd241+6], %rs704;

BB75_542:
add.s64 %rd638, %rd242, 6;
setp.ge.u64	%p359, %rd638, %rd289;
@%p359 bra BB75_544;

cvt.u32.u16	%r415, %rs704;
ld.local.u16 %r416, [%rd1+8];
add.s32 %r417, %r416, %r415;
cvt.u16.u32	%rs704, %r417;
st.shared.u16 [%rd241+8], %rs704;

BB75_544:
add.s64 %rd639, %rd242, 8;
setp.ge.u64	%p360, %rd639, %rd289;
@%p360 bra BB75_546;

cvt.u32.u16	%r418, %rs704;
ld.local.u16 %r419, [%rd1+10];
add.s32 %r420, %r419, %r418;
cvt.u16.u32	%rs704, %r420;
st.shared.u16 [%rd241+10], %rs704;

BB75_546:
add.s64 %rd640, %rd242, 10;
setp.ge.u64	%p361, %rd640, %rd289;
@%p361 bra BB75_548;

cvt.u32.u16	%r421, %rs704;
ld.local.u16 %r422, [%rd1+12];
add.s32 %r423, %r422, %r421;
cvt.u16.u32	%rs704, %r423;
st.shared.u16 [%rd241+12], %rs704;

BB75_548:
add.s64 %rd641, %rd242, 12;
setp.ge.u64	%p362, %rd641, %rd289;
@%p362 bra BB75_550;

cvt.u32.u16	%r424, %rs704;
ld.local.u16 %r425, [%rd1+14];
add.s32 %r426, %r425, %r424;
cvt.u16.u32	%rs704, %r426;
st.shared.u16 [%rd241+14], %rs704;

BB75_550:
add.s64 %rd642, %rd242, 14;
setp.ge.u64	%p363, %rd642, %rd289;
@%p363 bra BB75_552;

cvt.u32.u16	%r427, %rs704;
ld.local.u16 %r428, [%rd1+16];
add.s32 %r429, %r428, %r427;
st.shared.u16 [%rd241+16], %r429;

BB75_552:
bar.sync 0;
@%p283 bra BB75_575;
bra.uni BB75_553;

BB75_575:
shl.b64 %rd645, %rd238, 1;
add.s64 %rd646, %rd254, %rd645;
ld.shared.u16 %rs561, [%rd239];
ld.shared.u16 %rs562, [%rd239+256];
ld.shared.u16 %rs563, [%rd239+512];
ld.shared.u16 %rs564, [%rd239+768];
ld.shared.u16 %rs565, [%rd239+1024];
ld.shared.u16 %rs566, [%rd239+1280];
ld.shared.u16 %rs567, [%rd239+1536];
ld.shared.u16 %rs568, [%rd239+1792];
ld.shared.u16 %rs569, [%rd239+2048];
st.global.u16 [%rd646], %rs561;
st.global.u16 [%rd646+256], %rs562;
st.global.u16 [%rd646+512], %rs563;
st.global.u16 [%rd646+768], %rs564;
st.global.u16 [%rd646+1024], %rs565;
st.global.u16 [%rd646+1280], %rs566;
st.global.u16 [%rd646+1536], %rs567;
st.global.u16 [%rd646+1792], %rs568;
st.global.u16 [%rd646+2048], %rs569;
bra.uni BB75_576;

BB75_553:
add.s64 %rd290, %rd235, %rd627;
mov.u64 %rd833, %rd233;
mov.u64 %rd832, %rd235;
setp.ge.u64	%p364, %rd235, %rd290;
mov.u64 %rd839, %rd254;
@%p364 bra BB75_576;

BB75_554:
mov.u64 %rd295, %rd839;
sub.s64 %rd296, %rd271, %rd833;
setp.gt.s64	%p365, %rd296, 2302;
shl.b64 %rd644, %rd238, 1;
add.s64 %rd297, %rd832, %rd644;
add.s64 %rd298, %rd295, %rd644;
@%p365 bra BB75_573;
bra.uni BB75_555;

BB75_573:
ld.shared.u16 %rs552, [%rd297];
ld.shared.u16 %rs553, [%rd297+256];
ld.shared.u16 %rs554, [%rd297+512];
ld.shared.u16 %rs555, [%rd297+768];
ld.shared.u16 %rs556, [%rd297+1024];
ld.shared.u16 %rs557, [%rd297+1280];
ld.shared.u16 %rs558, [%rd297+1536];
ld.shared.u16 %rs559, [%rd297+1792];
ld.shared.u16 %rs560, [%rd297+2048];
st.global.u16 [%rd298], %rs552;
st.global.u16 [%rd298+256], %rs553;
st.global.u16 [%rd298+512], %rs554;
st.global.u16 [%rd298+768], %rs555;
st.global.u16 [%rd298+1024], %rs556;
st.global.u16 [%rd298+1280], %rs557;
st.global.u16 [%rd298+1536], %rs558;
st.global.u16 [%rd298+1792], %rs559;
st.global.u16 [%rd298+2048], %rs560;
bra.uni BB75_574;

BB75_555:
shr.s64 %rd299, %rd296, 1;
setp.ge.s64	%p366, %rd238, %rd299;
@%p366 bra BB75_557;

ld.shared.u16 %rs543, [%rd297];
st.global.u16 [%rd298], %rs543;

BB75_557:
setp.ge.s64	%p367, %rd243, %rd299;
@%p367 bra BB75_559;

ld.shared.u16 %rs544, [%rd297+256];
st.global.u16 [%rd298+256], %rs544;

BB75_559:
setp.ge.s64	%p368, %rd244, %rd299;
@%p368 bra BB75_561;

ld.shared.u16 %rs545, [%rd297+512];
st.global.u16 [%rd298+512], %rs545;

BB75_561:
setp.ge.s64	%p369, %rd245, %rd299;
@%p369 bra BB75_563;

ld.shared.u16 %rs546, [%rd297+768];
st.global.u16 [%rd298+768], %rs546;

BB75_563:
setp.ge.s64	%p370, %rd246, %rd299;
@%p370 bra BB75_565;

ld.shared.u16 %rs547, [%rd297+1024];
st.global.u16 [%rd298+1024], %rs547;

BB75_565:
setp.ge.s64	%p371, %rd247, %rd299;
@%p371 bra BB75_567;

ld.shared.u16 %rs548, [%rd297+1280];
st.global.u16 [%rd298+1280], %rs548;

BB75_567:
setp.ge.s64	%p372, %rd248, %rd299;
@%p372 bra BB75_569;

ld.shared.u16 %rs549, [%rd297+1536];
st.global.u16 [%rd298+1536], %rs549;

BB75_569:
setp.ge.s64	%p373, %rd249, %rd299;
@%p373 bra BB75_571;

ld.shared.u16 %rs550, [%rd297+1792];
st.global.u16 [%rd298+1792], %rs550;

BB75_571:
setp.ge.s64	%p374, %rd250, %rd299;
@%p374 bra BB75_574;

ld.shared.u16 %rs551, [%rd297+2048];
st.global.u16 [%rd298+2048], %rs551;

BB75_574:
add.s64 %rd832, %rd832, 2304;
add.s64 %rd833, %rd833, 2304;
add.s64 %rd302, %rd295, 2304;
setp.lt.u64	%p375, %rd832, %rd290;
mov.u64 %rd839, %rd302;
@%p375 bra BB75_554;

BB75_576:
bar.sync 0;
add.s64 %rd856, %rd253, 2304;
add.s64 %rd840, %rd254, 2304;
add.s64 %rd813, %rd252, 2304;
mov.u64 %rd849, %rd813;
sub.s64 %rd647, %rd10, %rd813;
setp.gt.s64	%p376, %rd647, 0;
@%p376 bra BB75_409;
bra.uni BB75_747;

BB75_577:
setp.lt.s64	%p377, %rd234, 1;
@%p377 bra BB75_747;

mov.u32 %r558, %ctaid.x;
mov.u64 %rd835, %rd849;
cvt.s64.s32	%rd309, %r1;
mul.wide.s32 %rd322, %r1, 2;
add.s64 %rd310, %rd233, %rd322;
mul.wide.s32 %rd311, %r1, -9;
mul.lo.s32 %r430, %r1, 9;
mul.wide.s32 %rd649, %r430, 2;
add.s64 %rd312, %rd233, %rd649;
add.s64 %rd313, %rd1, 2;
add.s32 %r431, %r1, 128;
cvt.s64.s32	%rd314, %r431;
add.s32 %r432, %r1, 256;
cvt.s64.s32	%rd315, %r432;
add.s32 %r433, %r1, 384;
cvt.s64.s32	%rd316, %r433;
add.s32 %r434, %r1, 512;
cvt.s64.s32	%rd317, %r434;
add.s32 %r435, %r1, 640;
cvt.s64.s32	%rd318, %r435;
add.s32 %r436, %r1, 768;
cvt.s64.s32	%rd319, %r436;
add.s32 %r437, %r1, 896;
cvt.s64.s32	%rd320, %r437;
add.s32 %r438, %r1, 1024;
cvt.s64.s32	%rd321, %r438;
add.s32 %r27, %r1, -2;
add.s32 %r440, %r42, %r558;
cvt.s64.s32	%rd650, %r440;
mul.lo.s64 %rd651, %rd400, %rd650;
add.s64 %rd652, %rd8, %rd651;
mul.lo.s64 %rd653, %rd401, %rd652;
add.s64 %rd323, %rd653, %rd309;
mov.u64 %rd834, 0;
mov.u64 %rd838, %rd840;
mov.u64 %rd847, %rd849;
mov.u64 %rd854, %rd856;
mov.u16 %rs737, %rs748;

BB75_579:
mov.u16 %rs236, %rs737;
mov.u64 %rd852, %rd854;
mov.u64 %rd327, %rd852;
mov.u64 %rd845, %rd847;
mov.u64 %rd326, %rd845;
mov.u64 %rd325, %rd835;
sub.s64 %rd654, %rd325, %rd10;
shr.u64 %rd655, %rd654, 1;
neg.s64 %rd656, %rd655;
cvt.u32.u64	%r441, %rd656;
mov.u32 %r442, 1152;
min.s32 %r28, %r441, %r442;
setp.eq.s32	%p378, %r28, 1152;
@%p378 bra BB75_603;
bra.uni BB75_580;

BB75_603:
shl.b64 %rd663, %rd309, 1;
add.s64 %rd664, %rd327, %rd663;
ld.global.u16 %rs588, [%rd664];
st.u16 [%rd310], %rs588;
ld.global.u16 %rs589, [%rd664+256];
st.u16 [%rd310+256], %rs589;
ld.global.u16 %rs590, [%rd664+512];
st.u16 [%rd310+512], %rs590;
ld.global.u16 %rs591, [%rd664+768];
st.u16 [%rd310+768], %rs591;
ld.global.u16 %rs592, [%rd664+1024];
st.u16 [%rd310+1024], %rs592;
ld.global.u16 %rs593, [%rd664+1280];
st.u16 [%rd310+1280], %rs593;
ld.global.u16 %rs594, [%rd664+1536];
st.u16 [%rd310+1536], %rs594;
ld.global.u16 %rs595, [%rd664+1792];
st.u16 [%rd310+1792], %rs595;
ld.global.u16 %rs596, [%rd664+2048];
st.u16 [%rd310+2048], %rs596;
mov.u64 %rd857, 1152;
bra.uni BB75_604;

BB75_580:
cvt.s64.s32	%rd857, %r28;
setp.lt.s32	%p379, %r28, 1;
@%p379 bra BB75_604;

shl.b64 %rd657, %rd857, 1;
add.s64 %rd330, %rd326, %rd657;
mov.u64 %rd842, %rd233;
mov.u64 %rd841, %rd326;
mov.u64 %rd846, %rd326;
mov.u64 %rd853, %rd327;

BB75_582:
mov.u64 %rd336, %rd853;
mov.u64 %rd335, %rd846;
mov.u64 %rd333, %rd841;
sub.s64 %rd658, %rd333, %rd330;
shr.s64 %rd659, %rd658, 1;
neg.s64 %rd337, %rd659;
setp.gt.s64	%p380, %rd337, 1151;
shl.b64 %rd660, %rd309, 1;
add.s64 %rd338, %rd336, %rd660;
add.s64 %rd339, %rd842, %rd660;
@%p380 bra BB75_601;
bra.uni BB75_583;

BB75_601:
ld.global.u16 %rs579, [%rd338];
st.u16 [%rd339], %rs579;
ld.global.u16 %rs580, [%rd338+256];
st.u16 [%rd339+256], %rs580;
ld.global.u16 %rs581, [%rd338+512];
st.u16 [%rd339+512], %rs581;
ld.global.u16 %rs582, [%rd338+768];
st.u16 [%rd339+768], %rs582;
ld.global.u16 %rs583, [%rd338+1024];
st.u16 [%rd339+1024], %rs583;
ld.global.u16 %rs584, [%rd338+1280];
st.u16 [%rd339+1280], %rs584;
ld.global.u16 %rs585, [%rd338+1536];
st.u16 [%rd339+1536], %rs585;
ld.global.u16 %rs586, [%rd338+1792];
st.u16 [%rd339+1792], %rs586;
ld.global.u16 %rs587, [%rd338+2048];
st.u16 [%rd339+2048], %rs587;
bra.uni BB75_602;

BB75_583:
setp.ge.s64	%p381, %rd309, %rd337;
@%p381 bra BB75_585;

ld.global.u16 %rs570, [%rd338];
st.u16 [%rd339], %rs570;

BB75_585:
setp.ge.s64	%p382, %rd314, %rd337;
@%p382 bra BB75_587;

ld.global.u16 %rs571, [%rd338+256];
st.u16 [%rd339+256], %rs571;

BB75_587:
setp.ge.s64	%p383, %rd315, %rd337;
@%p383 bra BB75_589;

ld.global.u16 %rs572, [%rd338+512];
st.u16 [%rd339+512], %rs572;

BB75_589:
setp.ge.s64	%p384, %rd316, %rd337;
@%p384 bra BB75_591;

ld.global.u16 %rs573, [%rd338+768];
st.u16 [%rd339+768], %rs573;

BB75_591:
setp.ge.s64	%p385, %rd317, %rd337;
@%p385 bra BB75_593;

ld.global.u16 %rs574, [%rd338+1024];
st.u16 [%rd339+1024], %rs574;

BB75_593:
setp.ge.s64	%p386, %rd318, %rd337;
@%p386 bra BB75_595;

ld.global.u16 %rs575, [%rd338+1280];
st.u16 [%rd339+1280], %rs575;

BB75_595:
setp.ge.s64	%p387, %rd319, %rd337;
@%p387 bra BB75_597;

ld.global.u16 %rs576, [%rd338+1536];
st.u16 [%rd339+1536], %rs576;

BB75_597:
setp.ge.s64	%p388, %rd320, %rd337;
@%p388 bra BB75_599;

ld.global.u16 %rs577, [%rd338+1792];
st.u16 [%rd339+1792], %rs577;

BB75_599:
setp.ge.s64	%p389, %rd321, %rd337;
@%p389 bra BB75_602;

ld.global.u16 %rs578, [%rd338+2048];
st.u16 [%rd339+2048], %rs578;

BB75_602:
add.s64 %rd340, %rd336, 2304;
add.s64 %rd842, %rd842, 2304;
add.s64 %rd841, %rd335, 2304;
mov.u64 %rd342, %rd841;
sub.s64 %rd661, %rd330, %rd841;
setp.gt.s64	%p390, %rd661, 0;
mov.u64 %rd846, %rd342;
mov.u64 %rd853, %rd340;
@%p390 bra BB75_582;

BB75_604:
bar.sync 0;
shl.b64 %rd665, %rd857, 1;
add.s64 %rd345, %rd233, %rd665;
and.b64 %rd666, %rd857, 9223372036854775807;
cvt.u32.u64	%r29, %rd857;
add.s64 %rd667, %rd666, %rd311;
cvt.u32.u64	%r443, %rd667;
mov.u32 %r444, 9;
min.s32 %r30, %r443, %r444;
mov.u32 %r445, 0;
max.s32 %r31, %r30, %r445;
setp.gt.u32	%p391, %r31, 8;
@%p391 bra BB75_623;
bra.uni BB75_605;

BB75_623:
ld.u16 %rs606, [%rd312];
st.local.u16 [%rd1], %rs606;
ld.u16 %rs607, [%rd312+2];
st.local.u16 [%rd1+2], %rs607;
ld.u16 %rs608, [%rd312+4];
st.local.u16 [%rd1+4], %rs608;
ld.u16 %rs609, [%rd312+6];
st.local.u16 [%rd1+6], %rs609;
ld.u16 %rs610, [%rd312+8];
st.local.u16 [%rd1+8], %rs610;
ld.u16 %rs611, [%rd312+10];
st.local.u16 [%rd1+10], %rs611;
ld.u16 %rs612, [%rd312+12];
st.local.u16 [%rd1+12], %rs612;
ld.u16 %rs613, [%rd312+14];
st.local.u16 [%rd1+14], %rs613;
ld.u16 %rs614, [%rd312+16];
st.local.u16 [%rd1+16], %rs614;
bra.uni BB75_624;

BB75_605:
mov.u64 %rd346, %rd1;
setp.lt.s32	%p392, %r30, 1;
mov.u64 %rd872, %rd346;
@%p392 bra BB75_607;

ld.u16 %rs597, [%rd312];
st.local.u16 [%rd1], %rs597;
mov.u64 %rd872, %rd313;

BB75_607:
mov.u64 %rd858, %rd872;
mov.u64 %rd871, %rd858;
setp.lt.s32	%p393, %r31, 2;
@%p393 bra BB75_609;

ld.u16 %rs598, [%rd312+2];
st.local.u16 [%rd871], %rs598;
add.s64 %rd871, %rd871, 2;

BB75_609:
mov.u64 %rd870, %rd871;
setp.lt.s32	%p394, %r31, 3;
@%p394 bra BB75_611;

ld.u16 %rs599, [%rd312+4];
st.local.u16 [%rd870], %rs599;
add.s64 %rd870, %rd870, 2;

BB75_611:
mov.u64 %rd869, %rd870;
setp.lt.s32	%p395, %r31, 4;
@%p395 bra BB75_613;

ld.u16 %rs600, [%rd312+6];
st.local.u16 [%rd869], %rs600;
add.s64 %rd869, %rd869, 2;

BB75_613:
mov.u64 %rd868, %rd869;
setp.lt.s32	%p396, %r31, 5;
@%p396 bra BB75_615;

ld.u16 %rs601, [%rd312+8];
st.local.u16 [%rd868], %rs601;
add.s64 %rd868, %rd868, 2;

BB75_615:
mov.u64 %rd867, %rd868;
setp.lt.s32	%p397, %r31, 6;
@%p397 bra BB75_617;

ld.u16 %rs602, [%rd312+10];
st.local.u16 [%rd867], %rs602;
add.s64 %rd867, %rd867, 2;

BB75_617:
mov.u64 %rd866, %rd867;
setp.lt.s32	%p398, %r31, 7;
@%p398 bra BB75_619;

ld.u16 %rs603, [%rd312+12];
st.local.u16 [%rd866], %rs603;
add.s64 %rd866, %rd866, 2;

BB75_619:
mov.u64 %rd865, %rd866;
setp.lt.s32	%p399, %r31, 8;
@%p399 bra BB75_621;

ld.u16 %rs604, [%rd312+14];
st.local.u16 [%rd865], %rs604;
add.s64 %rd865, %rd865, 2;

BB75_621:
setp.lt.s32	%p400, %r31, 9;
@%p400 bra BB75_624;

ld.u16 %rs605, [%rd312+16];
st.local.u16 [%rd865], %rs605;

BB75_624:
setp.eq.s32	%p401, %r31, 0;
@%p401 bra BB75_641;

ld.local.u16 %rs750, [%rd1];
mul.wide.u32 %rd668, %r31, 2;
add.s64 %rd669, %rd668, 8589934590;
shr.u64 %rd670, %rd669, 1;
cvt.u32.u64	%r32, %rd670;
setp.lt.s32	%p402, %r32, 1;
@%p402 bra BB75_627;

cvt.u32.u16	%r446, %rs750;
ld.local.u16 %r447, [%rd1+2];
add.s32 %r448, %r447, %r446;
cvt.u16.u32	%rs750, %r448;

BB75_627:
setp.lt.s32	%p403, %r32, 2;
@%p403 bra BB75_629;

cvt.u32.u16	%r449, %rs750;
ld.local.u16 %r450, [%rd1+4];
add.s32 %r451, %r450, %r449;
cvt.u16.u32	%rs750, %r451;

BB75_629:
setp.lt.s32	%p404, %r32, 3;
@%p404 bra BB75_631;

cvt.u32.u16	%r452, %rs750;
ld.local.u16 %r453, [%rd1+6];
add.s32 %r454, %r453, %r452;
cvt.u16.u32	%rs750, %r454;

BB75_631:
setp.lt.s32	%p405, %r32, 4;
@%p405 bra BB75_633;

cvt.u32.u16	%r455, %rs750;
ld.local.u16 %r456, [%rd1+8];
add.s32 %r457, %r456, %r455;
cvt.u16.u32	%rs750, %r457;

BB75_633:
setp.lt.s32	%p406, %r32, 5;
@%p406 bra BB75_635;

cvt.u32.u16	%r458, %rs750;
ld.local.u16 %r459, [%rd1+10];
add.s32 %r460, %r459, %r458;
cvt.u16.u32	%rs750, %r460;

BB75_635:
setp.lt.s32	%p407, %r32, 6;
@%p407 bra BB75_637;

cvt.u32.u16	%r461, %rs750;
ld.local.u16 %r462, [%rd1+12];
add.s32 %r463, %r462, %r461;
cvt.u16.u32	%rs750, %r463;

BB75_637:
setp.lt.s32	%p408, %r32, 7;
@%p408 bra BB75_639;

cvt.u32.u16	%r464, %rs750;
ld.local.u16 %r465, [%rd1+14];
add.s32 %r466, %r465, %r464;
cvt.u16.u32	%rs750, %r466;

BB75_639:
setp.lt.s32	%p409, %r32, 8;
@%p409 bra BB75_641;

cvt.u32.u16	%r467, %rs750;
ld.local.u16 %r468, [%rd1+16];
add.s32 %r469, %r468, %r467;
cvt.u16.u32	%rs750, %r469;

BB75_641:
bar.sync 0;
@%p401 bra BB75_643;

st.u16 [%rd310], %rs750;

BB75_643:
bar.sync 0;
setp.gt.s32	%p411, %r29, 1151;
mov.u32 %r562, 128;
@%p411 bra BB75_645;

add.s32 %r471, %r29, 8;
mul.hi.s32 %r472, %r471, 954437177;
shr.u32 %r473, %r472, 31;
shr.s32 %r474, %r472, 1;
add.s32 %r562, %r474, %r473;

BB75_645:
setp.eq.s32	%p412, %r562, 128;
@%p412 bra BB75_683;
bra.uni BB75_646;

BB75_683:
@%p42 bra BB75_685;

cvt.u32.u16	%r505, %rs236;
ld.u16 %r506, [%rd233];
add.s32 %r507, %r506, %r505;
st.u16 [%rd233], %r507;

BB75_685:
setp.lt.s32	%p40, %r1, 1;
ld.u16 %rs706, [%rd310];
bar.sync 0;
@%p40 bra BB75_687;

ld.u16 %r508, [%rd310+-2];
cvt.u32.u16	%r509, %rs706;
add.s32 %r510, %r508, %r509;
cvt.u16.u32	%rs706, %r510;

BB75_687:
bar.sync 0;
st.u16 [%rd310], %rs706;
bar.sync 0;
setp.lt.s32	%p442, %r1, 2;
@%p442 bra BB75_689;

ld.u16 %r511, [%rd310+-4];
cvt.u32.u16	%r512, %rs706;
add.s32 %r513, %r511, %r512;
cvt.u16.u32	%rs706, %r513;

BB75_689:
bar.sync 0;
st.u16 [%rd310], %rs706;
bar.sync 0;
setp.lt.s32	%p443, %r1, 4;
@%p443 bra BB75_691;

ld.u16 %r514, [%rd310+-8];
cvt.u32.u16	%r515, %rs706;
add.s32 %r516, %r514, %r515;
cvt.u16.u32	%rs706, %r516;

BB75_691:
bar.sync 0;
st.u16 [%rd310], %rs706;
bar.sync 0;
setp.lt.s32	%p444, %r1, 8;
@%p444 bra BB75_693;

ld.u16 %r517, [%rd310+-16];
cvt.u32.u16	%r518, %rs706;
add.s32 %r519, %r517, %r518;
cvt.u16.u32	%rs706, %r519;

BB75_693:
bar.sync 0;
st.u16 [%rd310], %rs706;
bar.sync 0;
setp.lt.s32	%p445, %r1, 16;
@%p445 bra BB75_695;

ld.u16 %r520, [%rd310+-32];
cvt.u32.u16	%r521, %rs706;
add.s32 %r522, %r520, %r521;
cvt.u16.u32	%rs706, %r522;

BB75_695:
bar.sync 0;
st.u16 [%rd310], %rs706;
bar.sync 0;
setp.lt.s32	%p446, %r1, 32;
@%p446 bra BB75_697;

ld.u16 %r523, [%rd310+-64];
cvt.u32.u16	%r524, %rs706;
add.s32 %r525, %r523, %r524;
cvt.u16.u32	%rs706, %r525;

BB75_697:
bar.sync 0;
st.u16 [%rd310], %rs706;
bar.sync 0;
setp.lt.s32	%p447, %r1, 64;
@%p447 bra BB75_699;

ld.u16 %r526, [%rd310+-128];
cvt.u32.u16	%r527, %rs706;
add.s32 %r528, %r526, %r527;
cvt.u16.u32	%rs706, %r528;

BB75_699:
bar.sync 0;
st.u16 [%rd310], %rs706;
bar.sync 0;
ld.u16 %rs738, [%rd233+254];
mov.u16 %rs728, %rs236;
@%p21 bra BB75_701;

ld.u16 %rs728, [%rd310+-2];

BB75_701:
bar.sync 0;
st.u16 [%rd310], %rs728;
bar.sync 0;
bra.uni BB75_702;

BB75_646:
@%p42 bra BB75_648;

cvt.u32.u16	%r475, %rs236;
ld.u16 %r476, [%rd233];
add.s32 %r477, %r476, %r475;
st.u16 [%rd233], %r477;

BB75_648:
setp.ge.s32	%p414, %r1, %r562;
mov.u16 %rs736, %rs236;
@%p414 bra BB75_650;

ld.u16 %rs254, [%rd310];
mov.u16 %rs736, %rs254;

BB75_650:
mov.u16 %rs721, %rs736;
mov.u16 %rs735, %rs721;
bar.sync 0;
setp.le.s32	%p415, %r1, %r562;
setp.gt.s32	%p416, %r1, 0;
and.pred %p417, %p415, %p416;
@!%p417 bra BB75_652;
bra.uni BB75_651;

BB75_651:
ld.u16 %r478, [%rd310+-2];
cvt.u32.u16	%r479, %rs735;
add.s32 %r480, %r478, %r479;
cvt.u16.u32	%rs735, %r480;

BB75_652:
mov.u16 %rs734, %rs735;
bar.sync 0;
@%p414 bra BB75_654;

st.u16 [%rd310], %rs734;

BB75_654:
setp.gt.s32	%p33, %r1, 1;
bar.sync 0;
setp.lt.s32	%p419, %r27, %r562;
and.pred %p420, %p419, %p33;
@!%p420 bra BB75_656;
bra.uni BB75_655;

BB75_655:
ld.u16 %r481, [%rd310+-4];
cvt.u32.u16	%r482, %rs734;
add.s32 %r483, %r481, %r482;
cvt.u16.u32	%rs734, %r483;

BB75_656:
mov.u16 %rs733, %rs734;
bar.sync 0;
@%p414 bra BB75_658;

st.u16 [%rd310], %rs733;

BB75_658:
setp.gt.s32	%p34, %r1, 3;
bar.sync 0;
add.s32 %r484, %r27, -2;
setp.lt.s32	%p422, %r484, %r562;
and.pred %p423, %p422, %p34;
@!%p423 bra BB75_660;
bra.uni BB75_659;

BB75_659:
ld.u16 %r485, [%rd310+-8];
cvt.u32.u16	%r486, %rs733;
add.s32 %r487, %r485, %r486;
cvt.u16.u32	%rs733, %r487;

BB75_660:
mov.u16 %rs732, %rs733;
bar.sync 0;
@%p414 bra BB75_662;

st.u16 [%rd310], %rs732;

BB75_662:
setp.gt.s32	%p35, %r1, 7;
bar.sync 0;
add.s32 %r488, %r27, -6;
setp.lt.s32	%p425, %r488, %r562;
and.pred %p426, %p425, %p35;
@!%p426 bra BB75_664;
bra.uni BB75_663;

BB75_663:
ld.u16 %r489, [%rd310+-16];
cvt.u32.u16	%r490, %rs732;
add.s32 %r491, %r489, %r490;
cvt.u16.u32	%rs732, %r491;

BB75_664:
mov.u16 %rs731, %rs732;
bar.sync 0;
@%p414 bra BB75_666;

st.u16 [%rd310], %rs731;

BB75_666:
setp.gt.s32	%p36, %r1, 15;
bar.sync 0;
add.s32 %r492, %r27, -14;
setp.lt.s32	%p428, %r492, %r562;
and.pred %p429, %p428, %p36;
@!%p429 bra BB75_668;
bra.uni BB75_667;

BB75_667:
ld.u16 %r493, [%rd310+-32];
cvt.u32.u16	%r494, %rs731;
add.s32 %r495, %r493, %r494;
cvt.u16.u32	%rs731, %r495;

BB75_668:
mov.u16 %rs730, %rs731;
bar.sync 0;
@%p414 bra BB75_670;

st.u16 [%rd310], %rs730;

BB75_670:
setp.gt.s32	%p37, %r1, 31;
bar.sync 0;
add.s32 %r496, %r27, -30;
setp.lt.s32	%p431, %r496, %r562;
and.pred %p432, %p431, %p37;
@!%p432 bra BB75_672;
bra.uni BB75_671;

BB75_671:
ld.u16 %r497, [%rd310+-64];
cvt.u32.u16	%r498, %rs730;
add.s32 %r499, %r497, %r498;
cvt.u16.u32	%rs730, %r499;

BB75_672:
mov.u16 %rs729, %rs730;
bar.sync 0;
@%p414 bra BB75_674;

st.u16 [%rd310], %rs729;

BB75_674:
setp.gt.s32	%p38, %r1, 63;
bar.sync 0;
add.s32 %r500, %r27, -62;
setp.lt.s32	%p434, %r500, %r562;
and.pred %p435, %p434, %p38;
@!%p435 bra BB75_676;
bra.uni BB75_675;

BB75_675:
ld.u16 %r501, [%rd310+-128];
cvt.u32.u16	%r502, %rs729;
add.s32 %r503, %r501, %r502;
cvt.u16.u32	%rs729, %r503;

BB75_676:
bar.sync 0;
@%p414 bra BB75_678;

st.u16 [%rd310], %rs729;

BB75_678:
setp.lt.s32	%p39, %r1, %r562;
bar.sync 0;
add.s32 %r504, %r562, -1;
mul.wide.s32 %rd671, %r504, 2;
add.s64 %rd672, %rd233, %rd671;
ld.u16 %rs738, [%rd672];
not.pred %p437, %p39;
or.pred %p439, %p21, %p437;
selp.b16	%rs705, %rs236, %rs729, %p39;
@%p439 bra BB75_680;

ld.u16 %rs705, [%rd310+-2];

BB75_680:
bar.sync 0;
@%p414 bra BB75_682;

st.u16 [%rd310], %rs705;

BB75_682:
bar.sync 0;

BB75_702:
mov.u16 %rs737, %rs738;
@%p401 bra BB75_704;

ld.u16 %rs750, [%rd310];

BB75_704:
bar.sync 0;
mul.wide.s32 %rd673, %r31, 2;
add.s64 %rd363, %rd1, %rd673;
setp.ge.u64	%p450, %rd1, %rd363;
@%p450 bra BB75_706;

cvt.u32.u16	%r529, %rs750;
ld.local.u16 %r530, [%rd1];
add.s32 %r531, %r530, %r529;
cvt.u16.u32	%rs750, %r531;
st.u16 [%rd312], %rs750;

BB75_706:
setp.ge.u64	%p451, %rd313, %rd363;
@%p451 bra BB75_708;

cvt.u32.u16	%r532, %rs750;
ld.local.u16 %r533, [%rd1+2];
add.s32 %r534, %r533, %r532;
cvt.u16.u32	%rs750, %r534;
st.u16 [%rd312+2], %rs750;

BB75_708:
add.s64 %rd674, %rd313, 2;
setp.ge.u64	%p452, %rd674, %rd363;
@%p452 bra BB75_710;

cvt.u32.u16	%r535, %rs750;
ld.local.u16 %r536, [%rd1+4];
add.s32 %r537, %r536, %r535;
cvt.u16.u32	%rs750, %r537;
st.u16 [%rd312+4], %rs750;

BB75_710:
add.s64 %rd675, %rd313, 4;
setp.ge.u64	%p453, %rd675, %rd363;
@%p453 bra BB75_712;

cvt.u32.u16	%r538, %rs750;
ld.local.u16 %r539, [%rd1+6];
add.s32 %r540, %r539, %r538;
cvt.u16.u32	%rs750, %r540;
st.u16 [%rd312+6], %rs750;

BB75_712:
add.s64 %rd676, %rd313, 6;
setp.ge.u64	%p454, %rd676, %rd363;
@%p454 bra BB75_714;

cvt.u32.u16	%r541, %rs750;
ld.local.u16 %r542, [%rd1+8];
add.s32 %r543, %r542, %r541;
cvt.u16.u32	%rs750, %r543;
st.u16 [%rd312+8], %rs750;

BB75_714:
add.s64 %rd677, %rd313, 8;
setp.ge.u64	%p455, %rd677, %rd363;
@%p455 bra BB75_716;

cvt.u32.u16	%r544, %rs750;
ld.local.u16 %r545, [%rd1+10];
add.s32 %r546, %r545, %r544;
cvt.u16.u32	%rs750, %r546;
st.u16 [%rd312+10], %rs750;

BB75_716:
add.s64 %rd678, %rd313, 10;
setp.ge.u64	%p456, %rd678, %rd363;
@%p456 bra BB75_718;

cvt.u32.u16	%r547, %rs750;
ld.local.u16 %r548, [%rd1+12];
add.s32 %r549, %r548, %r547;
cvt.u16.u32	%rs750, %r549;
st.u16 [%rd312+12], %rs750;

BB75_718:
add.s64 %rd679, %rd313, 12;
setp.ge.u64	%p457, %rd679, %rd363;
@%p457 bra BB75_720;

cvt.u32.u16	%r550, %rs750;
ld.local.u16 %r551, [%rd1+14];
add.s32 %r552, %r551, %r550;
cvt.u16.u32	%rs750, %r552;
st.u16 [%rd312+14], %rs750;

BB75_720:
add.s64 %rd680, %rd313, 14;
setp.ge.u64	%p458, %rd680, %rd363;
@%p458 bra BB75_722;

cvt.u32.u16	%r553, %rs750;
ld.local.u16 %r554, [%rd1+16];
add.s32 %r555, %r554, %r553;
st.u16 [%rd312+16], %r555;

BB75_722:
bar.sync 0;
@%p378 bra BB75_745;
bra.uni BB75_723;

BB75_745:
shl.b64 %rd684, %rd309, 1;
add.s64 %rd685, %rd838, %rd684;
ld.u16 %rs634, [%rd310];
st.global.u16 [%rd685], %rs634;
ld.u16 %rs635, [%rd310+256];
st.global.u16 [%rd685+256], %rs635;
ld.u16 %rs636, [%rd310+512];
st.global.u16 [%rd685+512], %rs636;
ld.u16 %rs637, [%rd310+768];
st.global.u16 [%rd685+768], %rs637;
ld.u16 %rs638, [%rd310+1024];
st.global.u16 [%rd685+1024], %rs638;
ld.u16 %rs639, [%rd310+1280];
st.global.u16 [%rd685+1280], %rs639;
ld.u16 %rs640, [%rd310+1536];
st.global.u16 [%rd685+1536], %rs640;
ld.u16 %rs641, [%rd310+1792];
st.global.u16 [%rd685+1792], %rs641;
ld.u16 %rs642, [%rd310+2048];
st.global.u16 [%rd685+2048], %rs642;
bra.uni BB75_746;

BB75_723:
mul.lo.s64 %rd681, %rd834, 1152;
add.s64 %rd682, %rd323, %rd681;
shl.b64 %rd683, %rd682, 1;
add.s64 %rd873, %rd2, %rd683;
mov.u64 %rd874, %rd233;
setp.ge.u64	%p459, %rd233, %rd345;
@%p459 bra BB75_746;

BB75_724:
sub.s64 %rd368, %rd345, %rd874;
setp.gt.s64	%p460, %rd368, 2302;
add.s64 %rd369, %rd874, %rd322;
@%p460 bra BB75_743;
bra.uni BB75_725;

BB75_743:
ld.u16 %rs625, [%rd369];
st.global.u16 [%rd873+2], %rs625;
ld.u16 %rs626, [%rd369+256];
st.global.u16 [%rd873+258], %rs626;
ld.u16 %rs627, [%rd369+512];
st.global.u16 [%rd873+514], %rs627;
ld.u16 %rs628, [%rd369+768];
st.global.u16 [%rd873+770], %rs628;
ld.u16 %rs629, [%rd369+1024];
st.global.u16 [%rd873+1026], %rs629;
ld.u16 %rs630, [%rd369+1280];
st.global.u16 [%rd873+1282], %rs630;
ld.u16 %rs631, [%rd369+1536];
st.global.u16 [%rd873+1538], %rs631;
ld.u16 %rs632, [%rd369+1792];
st.global.u16 [%rd873+1794], %rs632;
ld.u16 %rs633, [%rd369+2048];
st.global.u16 [%rd873+2050], %rs633;
bra.uni BB75_744;

BB75_725:
shr.s64 %rd370, %rd368, 1;
setp.ge.s64	%p461, %rd309, %rd370;
@%p461 bra BB75_727;

ld.u16 %rs616, [%rd369];
st.global.u16 [%rd873+2], %rs616;

BB75_727:
setp.ge.s64	%p462, %rd314, %rd370;
@%p462 bra BB75_729;

ld.u16 %rs617, [%rd369+256];
st.global.u16 [%rd873+258], %rs617;

BB75_729:
setp.ge.s64	%p463, %rd315, %rd370;
@%p463 bra BB75_731;

ld.u16 %rs618, [%rd369+512];
st.global.u16 [%rd873+514], %rs618;

BB75_731:
setp.ge.s64	%p464, %rd316, %rd370;
@%p464 bra BB75_733;

ld.u16 %rs619, [%rd369+768];
st.global.u16 [%rd873+770], %rs619;

BB75_733:
setp.ge.s64	%p465, %rd317, %rd370;
@%p465 bra BB75_735;

ld.u16 %rs620, [%rd369+1024];
st.global.u16 [%rd873+1026], %rs620;

BB75_735:
setp.ge.s64	%p466, %rd318, %rd370;
@%p466 bra BB75_737;

ld.u16 %rs621, [%rd369+1280];
st.global.u16 [%rd873+1282], %rs621;

BB75_737:
setp.ge.s64	%p467, %rd319, %rd370;
@%p467 bra BB75_739;

ld.u16 %rs622, [%rd369+1536];
st.global.u16 [%rd873+1538], %rs622;

BB75_739:
setp.ge.s64	%p468, %rd320, %rd370;
@%p468 bra BB75_741;

ld.u16 %rs623, [%rd369+1792];
st.global.u16 [%rd873+1794], %rs623;

BB75_741:
setp.ge.s64	%p469, %rd321, %rd370;
@%p469 bra BB75_744;

ld.u16 %rs624, [%rd369+2048];
st.global.u16 [%rd873+2050], %rs624;

BB75_744:
add.s64 %rd874, %rd874, 2304;
add.s64 %rd873, %rd873, 2304;
setp.lt.u64	%p470, %rd874, %rd345;
@%p470 bra BB75_724;

BB75_746:
bar.sync 0;
add.s64 %rd854, %rd327, 2304;
add.s64 %rd838, %rd838, 2304;
add.s64 %rd835, %rd326, 2304;
mov.u64 %rd847, %rd835;
sub.s64 %rd686, %rd10, %rd835;
setp.gt.s64	%p471, %rd686, 0;
add.s64 %rd834, %rd834, 1;
@%p471 bra BB75_579;

BB75_747:
@%p42 bra BB75_763;


	{ 
.reg .pred p; 
isspacep.shared p, %rd233; 
selp.u32 %r556, 1, 0, p; 
} 


	setp.eq.s32	%p473, %r556, 0;
@%p473 bra BB75_762;

mov.u64 %rd688, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd689, %rd688;
sub.s64 %rd379, %rd233, %rd689;
setp.eq.s64	%p474, %rd233, 0;
@%p474 bra BB75_763;

add.s64 %rd690, %rd379, -16;
add.s64 %rd692, %rd688, %rd690;
add.s64 %rd381, %rd689, %rd690;
ld.shared.u8 %rs643, [%rd692];
or.b16 %rs644, %rs643, 1;
st.shared.u8 [%rd692], %rs644;
ld.shared.u64 %rd382, [%rd692+8];
setp.eq.s64	%p475, %rd382, 0;
mov.u64 %rd878, %rd381;
@%p475 bra BB75_756;

mov.u64 %rd383, %rd381;
ld.u8 %rs645, [%rd382];
and.b16 %rs646, %rs645, 1;
setp.eq.b16	%p476, %rs646, 1;
mov.u64 %rd878, %rd383;
@!%p476 bra BB75_756;
bra.uni BB75_752;

BB75_752:
ld.u64 %rd385, [%rd382];
shr.u64 %rd386, %rd385, 1;
add.s64 %rd387, %rd382, 16;
add.s64 %rd388, %rd387, %rd386;
ld.shared.u64 %rd694, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p477, %rd388, %rd694;
mov.u64 %rd878, %rd382;
@%p477 bra BB75_756;

ld.u8 %rs647, [%rd388];
and.b16 %rs648, %rs647, 1;
setp.eq.b16	%p478, %rs648, 1;
mov.u64 %rd875, %rd382;
mov.u64 %rd878, %rd875;
@!%p478 bra BB75_756;
bra.uni BB75_754;

BB75_754:
ld.u64 %rd695, [%rd388];
shr.u64 %rd696, %rd695, 1;
add.s64 %rd697, %rd696, %rd386;
add.s64 %rd698, %rd697, 16;
shl.b64 %rd699, %rd698, 1;
and.b64 %rd700, %rd385, 1;
or.b64 %rd701, %rd699, %rd700;
st.u64 [%rd382], %rd701;
and.b64 %rd389, %rd698, 9223372036854775807;
add.s64 %rd702, %rd387, %rd389;
ld.shared.u64 %rd703, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p479, %rd702, %rd703;
mov.u64 %rd876, %rd382;
mov.u64 %rd878, %rd876;
@%p479 bra BB75_756;

add.s64 %rd704, %rd389, %rd387;
st.u64 [%rd704+8], %rd382;
mov.u64 %rd878, %rd382;

BB75_756:
ld.u64 %rd392, [%rd878];
shr.u64 %rd393, %rd392, 1;
add.s64 %rd394, %rd878, 16;
add.s64 %rd395, %rd394, %rd393;
ld.shared.u64 %rd705, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p480, %rd395, %rd705;
@%p480 bra BB75_760;

ld.u8 %rs649, [%rd395];
and.b16 %rs650, %rs649, 1;
setp.eq.b16	%p481, %rs650, 1;
@!%p481 bra BB75_763;
bra.uni BB75_758;

BB75_758:
ld.u64 %rd706, [%rd395];
shr.u64 %rd707, %rd706, 1;
add.s64 %rd708, %rd707, %rd393;
add.s64 %rd709, %rd708, 16;
shl.b64 %rd710, %rd709, 1;
and.b64 %rd711, %rd392, 1;
or.b64 %rd712, %rd710, %rd711;
st.u64 [%rd878], %rd712;
and.b64 %rd396, %rd709, 9223372036854775807;
add.s64 %rd713, %rd394, %rd396;
ld.shared.u64 %rd714, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p482, %rd713, %rd714;
@%p482 bra BB75_763;

add.s64 %rd715, %rd396, %rd394;
st.u64 [%rd715+8], %rd878;
bra.uni BB75_763;

BB75_378:
setp.lt.u64	%p264, %rd202, %rd798;
@%p264 bra BB75_381;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd798;
bra.uni BB75_381;

BB75_762:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd233;
call.uni 
free, 
(
param0
);


	}

BB75_763:
bar.sync 0;

BB75_764:
ret;

BB75_760:
setp.lt.u64	%p483, %rd395, %rd878;
@%p483 bra BB75_763;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd878;
bra.uni BB75_763;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEElSK_5MulOpIsENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEElSK_5MulOpIsENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
.maxntid 512, 1, 1
{
.local .align 2 .b8 __local_depot76[6];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<205>;
.reg .b16 %rs<315>;
.reg .b32 %r<141>;
.reg .b64 %rd<490>;


mov.u64 %rd489, __local_depot76;
cvta.local.u64 %SP, %rd489;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEElSK_5MulOpIsENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd154, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEElSK_5MulOpIsENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd155, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEElSK_5MulOpIsENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEElSK_5MulOpIsENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd155;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p26, %r1, 0;
mov.u64 %rd156, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd157, %rd156;
setp.eq.s64	%p27, %rd157, 0;
or.pred %p28, %p26, %p27;
@%p28 bra BB76_2;

cvt.s64.s32	%rd158, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r28;
mov.u64 %rd159, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd160, %rd159;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd160;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd158;

BB76_2:
bar.sync 0;
bfe.s64 %rd161, %rd154, 0, 63;
setp.lt.s64	%p29, %rd161, 1;
@%p29 bra BB76_288;

ld.global.u16 %rs312, [%rd2];
bar.sync 0;
@%p26 bra BB76_5;

st.global.u16 [%rd3], %rs312;

BB76_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB76_26;
bra.uni BB76_6;

BB76_6:
ld.shared.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd438, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd445, %rd438;
setp.eq.s64	%p31, %rd5, %rd445;
mov.u64 %rd443, %rd5;
@%p31 bra BB76_10;

mov.u64 %rd444, %rd443;

BB76_8:
mov.u64 %rd440, %rd445;
mov.u64 %rd443, %rd444;
mov.u64 %rd444, %rd440;
ld.shared.u8 %rs142, [%rd438];
and.b16 %rs143, %rs142, 1;
setp.eq.b16	%p32, %rs143, 1;
not.pred %p33, %p32;
ld.shared.u64 %rd10, [%rd438];
setp.lt.u64	%p34, %rd10, 6144;
or.pred %p35, %p33, %p34;
@!%p35 bra BB76_10;
bra.uni BB76_9;

BB76_9:
shr.u64 %rd164, %rd10, 1;
add.s64 %rd165, %rd438, %rd164;
add.s64 %rd438, %rd165, 16;
add.s64 %rd166, %rd444, %rd164;
add.s64 %rd445, %rd166, 16;
setp.ne.s64	%p36, %rd445, %rd5;
mov.u64 %rd443, %rd444;
@%p36 bra BB76_8;

BB76_10:
setp.eq.s64	%p38, %rd443, %rd5;
mov.pred %p204, 0;
@%p38 bra BB76_12;

ld.u64 %rd168, [%rd443];
shr.u64 %rd169, %rd168, 1;
add.s64 %rd170, %rd443, %rd169;
add.s64 %rd449, %rd170, 16;
setp.ne.s64	%p204, %rd449, %rd5;

BB76_12:
@%p204 bra BB76_18;
bra.uni BB76_13;

BB76_18:
ld.u64 %rd21, [%rd449];
and.b64 %rd185, %rd21, -32;
setp.eq.s64	%p42, %rd185, 6144;
cvt.u16.u64	%rs257, %rd21;
@%p42 bra BB76_21;

add.s64 %rd22, %rd449, 16;
ld.u64 %rd186, [%rd449+3088];
and.b64 %rd187, %rd186, 1;
add.s64 %rd188, %rd21, -6176;
and.b64 %rd189, %rd188, -2;
or.b64 %rd190, %rd187, %rd189;
st.u64 [%rd449+3088], %rd190;
st.u64 [%rd449+3096], %rd449;
cvt.u16.u64	%rs145, %rd188;
or.b16 %rs146, %rs145, 1;
and.b64 %rd191, %rd21, 1;
or.b64 %rd192, %rd191, 6144;
st.u64 [%rd449], %rd192;
st.u8 [%rd449+3088], %rs146;
ld.u64 %rd193, [%rd449+3088];
shr.u64 %rd23, %rd193, 1;
add.s64 %rd194, %rd23, %rd22;
add.s64 %rd195, %rd194, 3088;
ld.shared.u64 %rd196, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p43, %rd195, %rd196;
cvt.u16.u64	%rs147, %rd21;
and.b16 %rs257, %rs147, 1;
@%p43 bra BB76_21;

add.s64 %rd197, %rd22, 3072;
st.u64 [%rd194+3096], %rd197;
ld.u8 %rs257, [%rd449];

BB76_21:
and.b16 %rs148, %rs257, 254;
st.u8 [%rd449], %rs148;
bra.uni BB76_22;

BB76_13:
mov.u64 %rd172, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd173, %rd172;
sub.s64 %rd174, %rd5, %rd173;
add.s64 %rd175, %rd174, 3088;
ld.shared.u64 %rd176, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p39, %rd175, %rd176;
mov.u64 %rd447, -1;
mov.u64 %rd448, %rd5;
@%p39 bra BB76_15;

add.s64 %rd16, %rd5, 3088;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd16;
mov.u64 %rd447, %rd16;
mov.u64 %rd448, %rd16;

BB76_15:
mov.u64 %rd17, %rd448;
setp.eq.s64	%p40, %rd447, -1;
@%p40 bra BB76_17;

mov.u64 %rd177, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd178, %rd177;
sub.s64 %rd179, %rd5, %rd178;
add.s64 %rd180, %rd177, %rd179;
ld.shared.u64 %rd181, [%rd180];
and.b64 %rd182, %rd181, 1;
or.b64 %rd183, %rd182, 6144;
st.shared.u64 [%rd180], %rd183;
st.shared.u64 [%rd180+8], %rd443;
mov.u16 %rs144, 0;
st.shared.u8 [%rd180], %rs144;

BB76_17:
mov.u64 %rd449, %rd5;
setp.eq.s64	%p41, %rd5, %rd17;
mov.u64 %rd450, 0;
@%p41 bra BB76_23;

BB76_22:
add.s64 %rd450, %rd449, 16;

BB76_23:
mov.u64 %rd451, %rd450;
setp.ne.s64	%p44, %rd450, 0;
@%p44 bra BB76_25;

mov.u64 %rd199, 3072;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd199;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd451, [retval0+0];


	}

BB76_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd451;

BB76_26:
shl.b64 %rd200, %rd154, 1;
add.s64 %rd30, %rd1, %rd200;
add.s64 %rd480, %rd2, 2;
add.s64 %rd473, %rd1, 2;
add.s64 %rd464, %rd3, 2;
bar.sync 0;
ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p45, %r29, 0;
add.s64 %rd35, %rd200, -2;
@%p45 bra BB76_149;

setp.lt.s64	%p46, %rd35, 1;
@%p46 bra BB76_271;

mov.u64 %rd203, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd204, %rd203;
sub.s64 %rd205, %rd34, %rd204;
add.s64 %rd206, %rd203, %rd205;
mov.u64 %rd452, %rd473;
mul.wide.s32 %rd207, %r1, 2;
add.s64 %rd37, %rd206, %rd207;

BB76_29:
mov.u16 %rs6, %rs312;
mov.u64 %rd475, %rd480;
mov.u64 %rd40, %rd475;
mov.u64 %rd468, %rd473;
mov.u64 %rd39, %rd468;
mov.u64 %rd461, %rd464;
mov.u64 %rd41, %rd461;
mov.u64 %rd38, %rd452;
sub.s64 %rd208, %rd38, %rd30;
shr.u64 %rd209, %rd208, 1;
neg.s64 %rd210, %rd209;
cvt.u32.u64	%r30, %rd210;
mov.u32 %r31, 1536;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p47, %r2, 1536;
@%p47 bra BB76_41;
bra.uni BB76_30;

BB76_41:
add.s64 %rd238, %rd40, %rd207;
ld.global.u16 %rs155, [%rd238];
ld.global.u16 %rs156, [%rd238+1024];
ld.global.u16 %rs157, [%rd238+2048];
st.shared.u16 [%rd37], %rs155;
st.shared.u16 [%rd37+1024], %rs156;
st.shared.u16 [%rd37+2048], %rs157;
mov.u64 %rd455, 1536;
bra.uni BB76_42;

BB76_30:
cvt.s64.s32	%rd455, %r2;
setp.lt.s32	%p48, %r2, 1;
@%p48 bra BB76_42;

mov.u64 %rd453, %rd39;
mov.u64 %rd454, %rd206;
mov.u64 %rd472, %rd39;
mov.u64 %rd479, %rd40;

BB76_32:
mov.u64 %rd48, %rd479;
mov.u64 %rd47, %rd472;
mov.u64 %rd46, %rd454;
mov.u64 %rd45, %rd453;
mul.wide.s32 %rd214, %r2, 2;
add.s64 %rd215, %rd39, %rd214;
sub.s64 %rd216, %rd45, %rd215;
shr.s64 %rd217, %rd216, 1;
neg.s64 %rd49, %rd217;
setp.gt.s64	%p49, %rd49, 1535;
@%p49 bra BB76_39;
bra.uni BB76_33;

BB76_39:
add.s64 %rd231, %rd48, %rd207;
ld.global.u16 %rs152, [%rd231];
add.s64 %rd232, %rd46, %rd207;
ld.global.u16 %rs153, [%rd231+1024];
ld.global.u16 %rs154, [%rd231+2048];
st.shared.u16 [%rd232], %rs152;
st.shared.u16 [%rd232+1024], %rs153;
st.shared.u16 [%rd232+2048], %rs154;
bra.uni BB76_40;

BB76_33:
cvt.s64.s32	%rd218, %r1;
setp.ge.s64	%p50, %rd218, %rd49;
@%p50 bra BB76_35;

add.s64 %rd220, %rd48, %rd207;
ld.global.u16 %rs149, [%rd220];
add.s64 %rd221, %rd46, %rd207;
st.shared.u16 [%rd221], %rs149;

BB76_35:
add.s32 %r32, %r1, 512;
cvt.s64.s32	%rd222, %r32;
setp.ge.s64	%p51, %rd222, %rd49;
@%p51 bra BB76_37;

add.s64 %rd224, %rd48, %rd207;
ld.global.u16 %rs150, [%rd224+1024];
add.s64 %rd225, %rd46, %rd207;
st.shared.u16 [%rd225+1024], %rs150;

BB76_37:
add.s32 %r33, %r1, 1024;
cvt.s64.s32	%rd226, %r33;
setp.ge.s64	%p52, %rd226, %rd49;
@%p52 bra BB76_40;

add.s64 %rd228, %rd48, %rd207;
ld.global.u16 %rs151, [%rd228+2048];
add.s64 %rd229, %rd46, %rd207;
st.shared.u16 [%rd229+2048], %rs151;

BB76_40:
add.s64 %rd51, %rd48, 3072;
add.s64 %rd52, %rd46, 3072;
add.s64 %rd453, %rd47, 3072;
mov.u64 %rd53, %rd453;
sub.s64 %rd235, %rd215, %rd453;
setp.gt.s64	%p53, %rd235, 0;
mov.u64 %rd454, %rd52;
mov.u64 %rd472, %rd53;
mov.u64 %rd479, %rd51;
@%p53 bra BB76_32;

BB76_42:
bar.sync 0;
shl.b64 %rd241, %rd455, 1;
add.s64 %rd59, %rd34, %rd241;
sub.s64 %rd242, %rd59, %rd34;
shr.u64 %rd243, %rd242, 1;
cvt.u32.u64	%r3, %rd243;
cvt.s64.s32	%rd60, %r1;
mul.wide.s32 %rd244, %r1, -3;
add.s64 %rd245, %rd243, %rd244;
cvt.u32.u64	%r34, %rd245;
mov.u32 %r35, 3;
min.s32 %r4, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r5, %r4, %r36;
setp.gt.u32	%p54, %r5, 2;
@%p54 bra BB76_49;
bra.uni BB76_43;

BB76_49:
add.s64 %rd270, %rd203, %rd205;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd271, %r40, 2;
add.s64 %rd272, %rd270, %rd271;
ld.shared.u16 %rs161, [%rd272];
add.u64 %rd273, %SP, 0;
cvta.to.local.u64 %rd274, %rd273;
ld.shared.u16 %rs162, [%rd272+2];
ld.shared.u16 %rs163, [%rd272+4];
st.local.u16 [%rd274], %rs161;
st.local.u16 [%rd274+2], %rs162;
st.local.u16 [%rd274+4], %rs163;
bra.uni BB76_50;

BB76_43:
add.u64 %rd246, %SP, 0;
cvta.to.local.u64 %rd456, %rd246;
setp.lt.s32	%p55, %r4, 1;
@%p55 bra BB76_45;

add.s64 %rd250, %rd203, %rd205;
mul.lo.s32 %r37, %r1, 3;
mul.wide.s32 %rd251, %r37, 2;
add.s64 %rd252, %rd250, %rd251;
ld.shared.u16 %rs158, [%rd252];
cvta.to.local.u64 %rd254, %rd246;
st.local.u16 [%rd254], %rs158;
add.s64 %rd456, %rd254, 2;

BB76_45:
setp.lt.s32	%p56, %r5, 2;
@%p56 bra BB76_47;

add.s64 %rd258, %rd203, %rd205;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd259, %r38, 2;
add.s64 %rd260, %rd258, %rd259;
ld.shared.u16 %rs159, [%rd260+2];
st.local.u16 [%rd456], %rs159;
add.s64 %rd456, %rd456, 2;

BB76_47:
setp.lt.s32	%p57, %r5, 3;
@%p57 bra BB76_50;

add.s64 %rd264, %rd203, %rd205;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd265, %r39, 2;
add.s64 %rd266, %rd264, %rd265;
ld.shared.u16 %rs160, [%rd266+4];
st.local.u16 [%rd456], %rs160;

BB76_50:
setp.eq.s32	%p58, %r5, 0;
@%p58 bra BB76_55;

add.u64 %rd275, %SP, 0;
cvta.to.local.u64 %rd276, %rd275;
ld.local.u16 %rs260, [%rd276];
mul.wide.u32 %rd277, %r5, 2;
add.s64 %rd278, %rd277, 8589934590;
shr.u64 %rd279, %rd278, 1;
cvt.u32.u64	%r6, %rd279;
setp.lt.s32	%p59, %r6, 1;
@%p59 bra BB76_53;

ld.local.u16 %rs165, [%rd276+2];
mul.wide.s16 %r41, %rs165, %rs260;
cvt.u16.u32	%rs260, %r41;

BB76_53:
setp.lt.s32	%p60, %r6, 2;
@%p60 bra BB76_55;

ld.local.u16 %rs166, [%rd276+4];
mul.wide.s16 %r42, %rs166, %rs260;
cvt.u16.u32	%rs260, %r42;

BB76_55:
bar.sync 0;
@%p58 bra BB76_57;

st.shared.u16 [%rd37], %rs260;

BB76_57:
bar.sync 0;
setp.gt.s32	%p62, %r3, 1535;
mov.u32 %r139, 512;
@%p62 bra BB76_59;

add.s32 %r44, %r3, 2;
mul.hi.s32 %r45, %r44, 1431655766;
shr.u32 %r46, %r45, 31;
add.s32 %r139, %r45, %r46;

BB76_59:
add.s64 %rd457, %rd203, %rd205;
add.s64 %rd66, %rd457, %rd241;
setp.eq.s32	%p63, %r139, 512;
@%p63 bra BB76_105;
bra.uni BB76_60;

BB76_105:
@%p26 bra BB76_107;

ld.shared.u16 %rs177, [%rd457];
mul.wide.s16 %r66, %rs177, %rs6;
st.shared.u16 [%rd457], %r66;

BB76_107:
setp.lt.s32	%p13, %r1, 1;
ld.shared.u16 %rs259, [%rd37];
bar.sync 0;
@%p13 bra BB76_109;

ld.shared.u16 %rs178, [%rd37+-2];
mul.wide.s16 %r67, %rs178, %rs259;
cvt.u16.u32	%rs259, %r67;

BB76_109:
bar.sync 0;
st.shared.u16 [%rd37], %rs259;
bar.sync 0;
setp.lt.s32	%p99, %r1, 2;
@%p99 bra BB76_111;

ld.shared.u16 %rs179, [%rd37+-4];
mul.wide.s16 %r68, %rs179, %rs259;
cvt.u16.u32	%rs259, %r68;

BB76_111:
bar.sync 0;
st.shared.u16 [%rd37], %rs259;
bar.sync 0;
setp.lt.s32	%p100, %r1, 4;
@%p100 bra BB76_113;

ld.shared.u16 %rs180, [%rd37+-8];
mul.wide.s16 %r69, %rs180, %rs259;
cvt.u16.u32	%rs259, %r69;

BB76_113:
bar.sync 0;
st.shared.u16 [%rd37], %rs259;
bar.sync 0;
setp.lt.s32	%p101, %r1, 8;
@%p101 bra BB76_115;

ld.shared.u16 %rs181, [%rd37+-16];
mul.wide.s16 %r70, %rs181, %rs259;
cvt.u16.u32	%rs259, %r70;

BB76_115:
bar.sync 0;
st.shared.u16 [%rd37], %rs259;
bar.sync 0;
setp.lt.s32	%p102, %r1, 16;
@%p102 bra BB76_117;

ld.shared.u16 %rs182, [%rd37+-32];
mul.wide.s16 %r71, %rs182, %rs259;
cvt.u16.u32	%rs259, %r71;

BB76_117:
bar.sync 0;
st.shared.u16 [%rd37], %rs259;
bar.sync 0;
setp.lt.s32	%p103, %r1, 32;
@%p103 bra BB76_119;

ld.shared.u16 %rs183, [%rd37+-64];
mul.wide.s16 %r72, %rs183, %rs259;
cvt.u16.u32	%rs259, %r72;

BB76_119:
bar.sync 0;
st.shared.u16 [%rd37], %rs259;
bar.sync 0;
setp.lt.s32	%p104, %r1, 64;
@%p104 bra BB76_121;

ld.shared.u16 %rs184, [%rd37+-128];
mul.wide.s16 %r73, %rs184, %rs259;
cvt.u16.u32	%rs259, %r73;

BB76_121:
bar.sync 0;
st.shared.u16 [%rd37], %rs259;
bar.sync 0;
setp.lt.s32	%p105, %r1, 128;
@%p105 bra BB76_123;

ld.shared.u16 %rs185, [%rd37+-256];
mul.wide.s16 %r74, %rs185, %rs259;
cvt.u16.u32	%rs259, %r74;

BB76_123:
bar.sync 0;
st.shared.u16 [%rd37], %rs259;
bar.sync 0;
setp.lt.s32	%p106, %r1, 256;
@%p106 bra BB76_125;

ld.shared.u16 %rs186, [%rd37+-512];
mul.wide.s16 %r75, %rs186, %rs259;
cvt.u16.u32	%rs259, %r75;

BB76_125:
bar.sync 0;
st.shared.u16 [%rd37], %rs259;
bar.sync 0;
ld.shared.u16 %rs313, [%rd457+1022];
mov.u16 %rs301, %rs6;
@%p1 bra BB76_127;

ld.shared.u16 %rs301, [%rd37+-2];

BB76_127:
bar.sync 0;
st.shared.u16 [%rd37], %rs301;
bar.sync 0;
bra.uni BB76_128;

BB76_60:
@%p26 bra BB76_62;

ld.shared.u16 %rs167, [%rd457];
mul.wide.s16 %r47, %rs167, %rs6;
st.shared.u16 [%rd457], %r47;

BB76_62:
setp.ge.s32	%p65, %r1, %r139;
mov.u16 %rs311, %rs6;
@%p65 bra BB76_64;

ld.shared.u16 %rs12, [%rd37];
mov.u16 %rs311, %rs12;

BB76_64:
mov.u16 %rs268, %rs311;
mov.u16 %rs310, %rs268;
bar.sync 0;
setp.le.s32	%p66, %r1, %r139;
setp.gt.s32	%p67, %r1, 0;
and.pred %p68, %p66, %p67;
@!%p68 bra BB76_66;
bra.uni BB76_65;

BB76_65:
ld.shared.u16 %rs168, [%rd37+-2];
mul.wide.s16 %r48, %rs168, %rs310;
cvt.u16.u32	%rs310, %r48;

BB76_66:
mov.u16 %rs309, %rs310;
bar.sync 0;
@%p65 bra BB76_68;

st.shared.u16 [%rd37], %rs309;

BB76_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r49, %r1, -2;
setp.lt.s32	%p70, %r49, %r139;
and.pred %p71, %p70, %p4;
@!%p71 bra BB76_70;
bra.uni BB76_69;

BB76_69:
ld.shared.u16 %rs169, [%rd37+-4];
mul.wide.s16 %r50, %rs169, %rs309;
cvt.u16.u32	%rs309, %r50;

BB76_70:
mov.u16 %rs308, %rs309;
bar.sync 0;
@%p65 bra BB76_72;

st.shared.u16 [%rd37], %rs308;

BB76_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r51, %r1, -4;
setp.lt.s32	%p73, %r51, %r139;
and.pred %p74, %p73, %p5;
@!%p74 bra BB76_74;
bra.uni BB76_73;

BB76_73:
ld.shared.u16 %rs170, [%rd37+-8];
mul.wide.s16 %r52, %rs170, %rs308;
cvt.u16.u32	%rs308, %r52;

BB76_74:
mov.u16 %rs307, %rs308;
bar.sync 0;
@%p65 bra BB76_76;

st.shared.u16 [%rd37], %rs307;

BB76_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r53, %r1, -8;
setp.lt.s32	%p76, %r53, %r139;
and.pred %p77, %p76, %p6;
@!%p77 bra BB76_78;
bra.uni BB76_77;

BB76_77:
ld.shared.u16 %rs171, [%rd37+-16];
mul.wide.s16 %r54, %rs171, %rs307;
cvt.u16.u32	%rs307, %r54;

BB76_78:
mov.u16 %rs306, %rs307;
bar.sync 0;
@%p65 bra BB76_80;

st.shared.u16 [%rd37], %rs306;

BB76_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r55, %r1, -16;
setp.lt.s32	%p79, %r55, %r139;
and.pred %p80, %p79, %p7;
@!%p80 bra BB76_82;
bra.uni BB76_81;

BB76_81:
ld.shared.u16 %rs172, [%rd37+-32];
mul.wide.s16 %r56, %rs172, %rs306;
cvt.u16.u32	%rs306, %r56;

BB76_82:
mov.u16 %rs305, %rs306;
bar.sync 0;
@%p65 bra BB76_84;

st.shared.u16 [%rd37], %rs305;

BB76_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r57, %r1, -32;
setp.lt.s32	%p82, %r57, %r139;
and.pred %p83, %p82, %p8;
@!%p83 bra BB76_86;
bra.uni BB76_85;

BB76_85:
ld.shared.u16 %rs173, [%rd37+-64];
mul.wide.s16 %r58, %rs173, %rs305;
cvt.u16.u32	%rs305, %r58;

BB76_86:
mov.u16 %rs304, %rs305;
bar.sync 0;
@%p65 bra BB76_88;

st.shared.u16 [%rd37], %rs304;

BB76_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r59, %r1, -64;
setp.lt.s32	%p85, %r59, %r139;
and.pred %p86, %p85, %p9;
@!%p86 bra BB76_90;
bra.uni BB76_89;

BB76_89:
ld.shared.u16 %rs174, [%rd37+-128];
mul.wide.s16 %r60, %rs174, %rs304;
cvt.u16.u32	%rs304, %r60;

BB76_90:
mov.u16 %rs303, %rs304;
bar.sync 0;
@%p65 bra BB76_92;

st.shared.u16 [%rd37], %rs303;

BB76_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r61, %r1, -128;
setp.lt.s32	%p88, %r61, %r139;
and.pred %p89, %p88, %p10;
@!%p89 bra BB76_94;
bra.uni BB76_93;

BB76_93:
ld.shared.u16 %rs175, [%rd37+-256];
mul.wide.s16 %r62, %rs175, %rs303;
cvt.u16.u32	%rs303, %r62;

BB76_94:
mov.u16 %rs302, %rs303;
bar.sync 0;
@%p65 bra BB76_96;

st.shared.u16 [%rd37], %rs302;

BB76_96:
setp.gt.s32	%p11, %r1, 255;
bar.sync 0;
add.s32 %r63, %r1, -256;
setp.lt.s32	%p91, %r63, %r139;
and.pred %p92, %p91, %p11;
@!%p92 bra BB76_98;
bra.uni BB76_97;

BB76_97:
ld.shared.u16 %rs176, [%rd37+-512];
mul.wide.s16 %r64, %rs176, %rs302;
cvt.u16.u32	%rs302, %r64;

BB76_98:
bar.sync 0;
@%p65 bra BB76_100;

st.shared.u16 [%rd37], %rs302;

BB76_100:
setp.lt.s32	%p12, %r1, %r139;
bar.sync 0;
add.s32 %r65, %r139, -1;
mul.wide.s32 %rd289, %r65, 2;
add.s64 %rd290, %rd457, %rd289;
ld.shared.u16 %rs313, [%rd290];
not.pred %p94, %p12;
or.pred %p96, %p1, %p94;
selp.b16	%rs258, %rs6, %rs302, %p12;
@%p96 bra BB76_102;

ld.shared.u16 %rs258, [%rd37+-2];

BB76_102:
bar.sync 0;
@%p65 bra BB76_104;

st.shared.u16 [%rd37], %rs258;

BB76_104:
bar.sync 0;

BB76_128:
mov.u16 %rs312, %rs313;
@%p58 bra BB76_130;

ld.shared.u16 %rs260, [%rd37];

BB76_130:
add.u64 %rd291, %SP, 0;
cvta.to.local.u64 %rd69, %rd291;
bar.sync 0;
mul.wide.s32 %rd292, %r5, 2;
add.s64 %rd71, %rd69, %rd292;
setp.ge.u64	%p109, %rd69, %rd71;
@%p109 bra BB76_132;

ld.local.u16 %rs187, [%rd69];
mul.wide.s16 %r76, %rs187, %rs260;
cvt.u16.u32	%rs260, %r76;
add.s64 %rd298, %rd203, %rd205;
mul.lo.s32 %r77, %r1, 3;
mul.wide.s32 %rd299, %r77, 2;
add.s64 %rd300, %rd298, %rd299;
st.shared.u16 [%rd300], %rs260;

BB76_132:
add.s64 %rd72, %rd69, 2;
setp.ge.u64	%p110, %rd72, %rd71;
@%p110 bra BB76_134;

ld.local.u16 %rs188, [%rd69+2];
mul.wide.s16 %r78, %rs188, %rs260;
cvt.u16.u32	%rs260, %r78;
add.s64 %rd306, %rd203, %rd205;
mul.lo.s32 %r79, %r1, 3;
mul.wide.s32 %rd307, %r79, 2;
add.s64 %rd308, %rd306, %rd307;
st.shared.u16 [%rd308+2], %rs260;

BB76_134:
add.s64 %rd309, %rd72, 2;
setp.ge.u64	%p111, %rd309, %rd71;
@%p111 bra BB76_136;

ld.local.u16 %rs189, [%rd69+4];
mul.wide.s16 %r80, %rs189, %rs260;
add.s64 %rd315, %rd203, %rd205;
mul.lo.s32 %r81, %r1, 3;
mul.wide.s32 %rd316, %r81, 2;
add.s64 %rd317, %rd315, %rd316;
st.shared.u16 [%rd317+4], %r80;

BB76_136:
bar.sync 0;
@%p47 bra BB76_147;
bra.uni BB76_137;

BB76_147:
add.s64 %rd326, %rd41, %rd207;
ld.shared.u16 %rs196, [%rd37];
ld.shared.u16 %rs197, [%rd37+1024];
ld.shared.u16 %rs198, [%rd37+2048];
st.global.u16 [%rd326], %rs196;
st.global.u16 [%rd326+1024], %rs197;
st.global.u16 [%rd326+2048], %rs198;
bra.uni BB76_148;

BB76_137:
mov.u64 %rd458, %rd34;
setp.ge.u64	%p112, %rd457, %rd66;
mov.u64 %rd463, %rd41;
@%p112 bra BB76_148;

BB76_138:
mov.u64 %rd77, %rd463;
sub.s64 %rd78, %rd59, %rd458;
setp.gt.s64	%p113, %rd78, 3070;
shl.b64 %rd321, %rd60, 1;
add.s64 %rd79, %rd457, %rd321;
add.s64 %rd80, %rd77, %rd321;
@%p113 bra BB76_145;
bra.uni BB76_139;

BB76_145:
ld.shared.u16 %rs193, [%rd79];
ld.shared.u16 %rs194, [%rd79+1024];
ld.shared.u16 %rs195, [%rd79+2048];
st.global.u16 [%rd80], %rs193;
st.global.u16 [%rd80+1024], %rs194;
st.global.u16 [%rd80+2048], %rs195;
bra.uni BB76_146;

BB76_139:
shr.s64 %rd81, %rd78, 1;
setp.ge.s64	%p114, %rd60, %rd81;
@%p114 bra BB76_141;

ld.shared.u16 %rs190, [%rd79];
st.global.u16 [%rd80], %rs190;

BB76_141:
add.s32 %r82, %r1, 512;
cvt.s64.s32	%rd323, %r82;
setp.ge.s64	%p115, %rd323, %rd81;
@%p115 bra BB76_143;

ld.shared.u16 %rs191, [%rd79+1024];
st.global.u16 [%rd80+1024], %rs191;

BB76_143:
add.s32 %r83, %r1, 1024;
cvt.s64.s32	%rd324, %r83;
setp.ge.s64	%p116, %rd324, %rd81;
@%p116 bra BB76_146;

ld.shared.u16 %rs192, [%rd79+2048];
st.global.u16 [%rd80+2048], %rs192;

BB76_146:
add.s64 %rd457, %rd457, 3072;
add.s64 %rd458, %rd458, 3072;
add.s64 %rd84, %rd77, 3072;
setp.lt.u64	%p117, %rd457, %rd66;
mov.u64 %rd463, %rd84;
@%p117 bra BB76_138;

BB76_148:
bar.sync 0;
add.s64 %rd480, %rd40, 3072;
add.s64 %rd464, %rd41, 3072;
add.s64 %rd452, %rd39, 3072;
mov.u64 %rd473, %rd452;
sub.s64 %rd327, %rd30, %rd452;
setp.gt.s64	%p118, %rd327, 0;
@%p118 bra BB76_29;
bra.uni BB76_271;

BB76_149:
setp.lt.s64	%p119, %rd35, 1;
@%p119 bra BB76_271;

mov.u64 %rd459, %rd473;
mul.wide.s32 %rd328, %r1, 2;
add.s64 %rd91, %rd34, %rd328;
mov.u64 %rd462, %rd464;
mov.u64 %rd471, %rd473;
mov.u64 %rd478, %rd480;
mov.u16 %rs299, %rs312;

BB76_151:
mov.u16 %rs65, %rs299;
mov.u64 %rd476, %rd478;
mov.u64 %rd94, %rd476;
mov.u64 %rd469, %rd471;
mov.u64 %rd93, %rd469;
mov.u64 %rd92, %rd459;
sub.s64 %rd329, %rd92, %rd30;
shr.u64 %rd330, %rd329, 1;
neg.s64 %rd331, %rd330;
cvt.u32.u64	%r84, %rd331;
mov.u32 %r85, 1536;
min.s32 %r9, %r84, %r85;
setp.eq.s32	%p120, %r9, 1536;
@%p120 bra BB76_163;
bra.uni BB76_152;

BB76_163:
mul.wide.s32 %rd355, %r1, 2;
add.s64 %rd356, %rd94, %rd355;
ld.global.u16 %rs205, [%rd356];
st.u16 [%rd91], %rs205;
ld.global.u16 %rs206, [%rd356+1024];
st.u16 [%rd91+1024], %rs206;
ld.global.u16 %rs207, [%rd356+2048];
st.u16 [%rd91+2048], %rs207;
mov.u64 %rd481, 1536;
bra.uni BB76_164;

BB76_152:
cvt.s64.s32	%rd481, %r9;
setp.lt.s32	%p121, %r9, 1;
@%p121 bra BB76_164;

mov.u64 %rd466, %rd34;
mov.u64 %rd465, %rd93;
mov.u64 %rd470, %rd93;
mov.u64 %rd477, %rd94;

BB76_154:
mov.u64 %rd102, %rd477;
mov.u64 %rd101, %rd470;
mov.u64 %rd99, %rd465;
mul.wide.s32 %rd332, %r9, 2;
add.s64 %rd333, %rd93, %rd332;
sub.s64 %rd334, %rd99, %rd333;
shr.s64 %rd335, %rd334, 1;
neg.s64 %rd103, %rd335;
setp.gt.s64	%p122, %rd103, 1535;
@%p122 bra BB76_161;
bra.uni BB76_155;

BB76_161:
add.s64 %rd349, %rd102, %rd328;
ld.global.u16 %rs202, [%rd349];
add.s64 %rd350, %rd466, %rd328;
st.u16 [%rd350], %rs202;
ld.global.u16 %rs203, [%rd349+1024];
st.u16 [%rd350+1024], %rs203;
ld.global.u16 %rs204, [%rd349+2048];
st.u16 [%rd350+2048], %rs204;
bra.uni BB76_162;

BB76_155:
cvt.s64.s32	%rd336, %r1;
setp.ge.s64	%p123, %rd336, %rd103;
@%p123 bra BB76_157;

add.s64 %rd338, %rd102, %rd328;
ld.global.u16 %rs199, [%rd338];
add.s64 %rd339, %rd466, %rd328;
st.u16 [%rd339], %rs199;

BB76_157:
add.s32 %r86, %r1, 512;
cvt.s64.s32	%rd340, %r86;
setp.ge.s64	%p124, %rd340, %rd103;
@%p124 bra BB76_159;

add.s64 %rd342, %rd102, %rd328;
ld.global.u16 %rs200, [%rd342+1024];
add.s64 %rd343, %rd466, %rd328;
st.u16 [%rd343+1024], %rs200;

BB76_159:
add.s32 %r87, %r1, 1024;
cvt.s64.s32	%rd344, %r87;
setp.ge.s64	%p125, %rd344, %rd103;
@%p125 bra BB76_162;

add.s64 %rd346, %rd102, %rd328;
ld.global.u16 %rs201, [%rd346+2048];
add.s64 %rd347, %rd466, %rd328;
st.u16 [%rd347+2048], %rs201;

BB76_162:
add.s64 %rd105, %rd102, 3072;
add.s64 %rd466, %rd466, 3072;
add.s64 %rd465, %rd101, 3072;
mov.u64 %rd107, %rd465;
sub.s64 %rd353, %rd333, %rd465;
setp.gt.s64	%p126, %rd353, 0;
mov.u64 %rd470, %rd107;
mov.u64 %rd477, %rd105;
@%p126 bra BB76_154;

BB76_164:
bar.sync 0;
shl.b64 %rd357, %rd481, 1;
add.s64 %rd110, %rd34, %rd357;
and.b64 %rd358, %rd481, 9223372036854775807;
cvt.u32.u64	%r10, %rd481;
mul.wide.s32 %rd359, %r1, -3;
add.s64 %rd360, %rd358, %rd359;
cvt.u32.u64	%r88, %rd360;
mov.u32 %r89, 3;
min.s32 %r11, %r88, %r89;
mov.u32 %r90, 0;
max.s32 %r12, %r11, %r90;
setp.gt.u32	%p127, %r12, 2;
@%p127 bra BB76_171;
bra.uni BB76_165;

BB76_171:
mul.lo.s32 %r94, %r1, 3;
mul.wide.s32 %rd370, %r94, 2;
add.s64 %rd371, %rd34, %rd370;
ld.u16 %rs211, [%rd371];
add.u64 %rd372, %SP, 0;
cvta.to.local.u64 %rd373, %rd372;
st.local.u16 [%rd373], %rs211;
ld.u16 %rs212, [%rd371+2];
st.local.u16 [%rd373+2], %rs212;
ld.u16 %rs213, [%rd371+4];
st.local.u16 [%rd373+4], %rs213;
bra.uni BB76_172;

BB76_165:
add.u64 %rd361, %SP, 0;
cvta.to.local.u64 %rd482, %rd361;
setp.lt.s32	%p128, %r11, 1;
@%p128 bra BB76_167;

mul.lo.s32 %r91, %r1, 3;
mul.wide.s32 %rd362, %r91, 2;
add.s64 %rd363, %rd34, %rd362;
ld.u16 %rs208, [%rd363];
cvta.to.local.u64 %rd365, %rd361;
st.local.u16 [%rd365], %rs208;
add.s64 %rd482, %rd365, 2;

BB76_167:
setp.lt.s32	%p129, %r12, 2;
@%p129 bra BB76_169;

mul.lo.s32 %r92, %r1, 3;
mul.wide.s32 %rd366, %r92, 2;
add.s64 %rd367, %rd34, %rd366;
ld.u16 %rs209, [%rd367+2];
st.local.u16 [%rd482], %rs209;
add.s64 %rd482, %rd482, 2;

BB76_169:
setp.lt.s32	%p130, %r12, 3;
@%p130 bra BB76_172;

mul.lo.s32 %r93, %r1, 3;
mul.wide.s32 %rd368, %r93, 2;
add.s64 %rd369, %rd34, %rd368;
ld.u16 %rs210, [%rd369+4];
st.local.u16 [%rd482], %rs210;

BB76_172:
setp.eq.s32	%p131, %r12, 0;
@%p131 bra BB76_177;

add.u64 %rd374, %SP, 0;
cvta.to.local.u64 %rd375, %rd374;
ld.local.u16 %rs314, [%rd375];
mul.wide.u32 %rd376, %r12, 2;
add.s64 %rd377, %rd376, 8589934590;
shr.u64 %rd378, %rd377, 1;
cvt.u32.u64	%r13, %rd378;
setp.lt.s32	%p132, %r13, 1;
@%p132 bra BB76_175;

ld.local.u16 %rs215, [%rd375+2];
mul.wide.s16 %r95, %rs215, %rs314;
cvt.u16.u32	%rs314, %r95;

BB76_175:
setp.lt.s32	%p133, %r13, 2;
@%p133 bra BB76_177;

ld.local.u16 %rs216, [%rd375+4];
mul.wide.s16 %r96, %rs216, %rs314;
cvt.u16.u32	%rs314, %r96;

BB76_177:
bar.sync 0;
@%p131 bra BB76_179;

st.u16 [%rd91], %rs314;

BB76_179:
bar.sync 0;
setp.gt.s32	%p135, %r10, 1535;
mov.u32 %r140, 512;
@%p135 bra BB76_181;

add.s32 %r98, %r10, 2;
mul.hi.s32 %r99, %r98, 1431655766;
shr.u32 %r100, %r99, 31;
add.s32 %r140, %r99, %r100;

BB76_181:
setp.eq.s32	%p136, %r140, 512;
@%p136 bra BB76_227;
bra.uni BB76_182;

BB76_227:
@%p26 bra BB76_229;

ld.u16 %rs227, [%rd34];
mul.wide.s16 %r120, %rs227, %rs65;
st.u16 [%rd34], %r120;

BB76_229:
setp.lt.s32	%p24, %r1, 1;
ld.u16 %rs262, [%rd91];
bar.sync 0;
@%p24 bra BB76_231;

ld.u16 %rs228, [%rd91+-2];
mul.wide.s16 %r121, %rs228, %rs262;
cvt.u16.u32	%rs262, %r121;

BB76_231:
bar.sync 0;
st.u16 [%rd91], %rs262;
bar.sync 0;
setp.lt.s32	%p172, %r1, 2;
@%p172 bra BB76_233;

ld.u16 %rs229, [%rd91+-4];
mul.wide.s16 %r122, %rs229, %rs262;
cvt.u16.u32	%rs262, %r122;

BB76_233:
bar.sync 0;
st.u16 [%rd91], %rs262;
bar.sync 0;
setp.lt.s32	%p173, %r1, 4;
@%p173 bra BB76_235;

ld.u16 %rs230, [%rd91+-8];
mul.wide.s16 %r123, %rs230, %rs262;
cvt.u16.u32	%rs262, %r123;

BB76_235:
bar.sync 0;
st.u16 [%rd91], %rs262;
bar.sync 0;
setp.lt.s32	%p174, %r1, 8;
@%p174 bra BB76_237;

ld.u16 %rs231, [%rd91+-16];
mul.wide.s16 %r124, %rs231, %rs262;
cvt.u16.u32	%rs262, %r124;

BB76_237:
bar.sync 0;
st.u16 [%rd91], %rs262;
bar.sync 0;
setp.lt.s32	%p175, %r1, 16;
@%p175 bra BB76_239;

ld.u16 %rs232, [%rd91+-32];
mul.wide.s16 %r125, %rs232, %rs262;
cvt.u16.u32	%rs262, %r125;

BB76_239:
bar.sync 0;
st.u16 [%rd91], %rs262;
bar.sync 0;
setp.lt.s32	%p176, %r1, 32;
@%p176 bra BB76_241;

ld.u16 %rs233, [%rd91+-64];
mul.wide.s16 %r126, %rs233, %rs262;
cvt.u16.u32	%rs262, %r126;

BB76_241:
bar.sync 0;
st.u16 [%rd91], %rs262;
bar.sync 0;
setp.lt.s32	%p177, %r1, 64;
@%p177 bra BB76_243;

ld.u16 %rs234, [%rd91+-128];
mul.wide.s16 %r127, %rs234, %rs262;
cvt.u16.u32	%rs262, %r127;

BB76_243:
bar.sync 0;
st.u16 [%rd91], %rs262;
bar.sync 0;
setp.lt.s32	%p178, %r1, 128;
@%p178 bra BB76_245;

ld.u16 %rs235, [%rd91+-256];
mul.wide.s16 %r128, %rs235, %rs262;
cvt.u16.u32	%rs262, %r128;

BB76_245:
bar.sync 0;
st.u16 [%rd91], %rs262;
bar.sync 0;
setp.lt.s32	%p179, %r1, 256;
@%p179 bra BB76_247;

ld.u16 %rs236, [%rd91+-512];
mul.wide.s16 %r129, %rs236, %rs262;
cvt.u16.u32	%rs262, %r129;

BB76_247:
bar.sync 0;
st.u16 [%rd91], %rs262;
bar.sync 0;
ld.u16 %rs300, [%rd34+1022];
mov.u16 %rs288, %rs65;
@%p1 bra BB76_249;

ld.u16 %rs288, [%rd91+-2];

BB76_249:
bar.sync 0;
st.u16 [%rd91], %rs288;
bar.sync 0;
bra.uni BB76_250;

BB76_182:
@%p26 bra BB76_184;

ld.u16 %rs217, [%rd34];
mul.wide.s16 %r101, %rs217, %rs65;
st.u16 [%rd34], %r101;

BB76_184:
setp.ge.s32	%p138, %r1, %r140;
mov.u16 %rs298, %rs65;
@%p138 bra BB76_186;

ld.u16 %rs71, [%rd91];
mov.u16 %rs298, %rs71;

BB76_186:
mov.u16 %rs279, %rs298;
mov.u16 %rs297, %rs279;
bar.sync 0;
setp.le.s32	%p139, %r1, %r140;
setp.gt.s32	%p140, %r1, 0;
and.pred %p141, %p139, %p140;
@!%p141 bra BB76_188;
bra.uni BB76_187;

BB76_187:
ld.u16 %rs218, [%rd91+-2];
mul.wide.s16 %r102, %rs218, %rs297;
cvt.u16.u32	%rs297, %r102;

BB76_188:
mov.u16 %rs296, %rs297;
bar.sync 0;
@%p138 bra BB76_190;

st.u16 [%rd91], %rs296;

BB76_190:
setp.gt.s32	%p15, %r1, 1;
bar.sync 0;
add.s32 %r103, %r1, -2;
setp.lt.s32	%p143, %r103, %r140;
and.pred %p144, %p143, %p15;
@!%p144 bra BB76_192;
bra.uni BB76_191;

BB76_191:
ld.u16 %rs219, [%rd91+-4];
mul.wide.s16 %r104, %rs219, %rs296;
cvt.u16.u32	%rs296, %r104;

BB76_192:
mov.u16 %rs295, %rs296;
bar.sync 0;
@%p138 bra BB76_194;

st.u16 [%rd91], %rs295;

BB76_194:
setp.gt.s32	%p16, %r1, 3;
bar.sync 0;
add.s32 %r105, %r1, -4;
setp.lt.s32	%p146, %r105, %r140;
and.pred %p147, %p146, %p16;
@!%p147 bra BB76_196;
bra.uni BB76_195;

BB76_195:
ld.u16 %rs220, [%rd91+-8];
mul.wide.s16 %r106, %rs220, %rs295;
cvt.u16.u32	%rs295, %r106;

BB76_196:
mov.u16 %rs294, %rs295;
bar.sync 0;
@%p138 bra BB76_198;

st.u16 [%rd91], %rs294;

BB76_198:
setp.gt.s32	%p17, %r1, 7;
bar.sync 0;
add.s32 %r107, %r1, -8;
setp.lt.s32	%p149, %r107, %r140;
and.pred %p150, %p149, %p17;
@!%p150 bra BB76_200;
bra.uni BB76_199;

BB76_199:
ld.u16 %rs221, [%rd91+-16];
mul.wide.s16 %r108, %rs221, %rs294;
cvt.u16.u32	%rs294, %r108;

BB76_200:
mov.u16 %rs293, %rs294;
bar.sync 0;
@%p138 bra BB76_202;

st.u16 [%rd91], %rs293;

BB76_202:
setp.gt.s32	%p18, %r1, 15;
bar.sync 0;
add.s32 %r109, %r1, -16;
setp.lt.s32	%p152, %r109, %r140;
and.pred %p153, %p152, %p18;
@!%p153 bra BB76_204;
bra.uni BB76_203;

BB76_203:
ld.u16 %rs222, [%rd91+-32];
mul.wide.s16 %r110, %rs222, %rs293;
cvt.u16.u32	%rs293, %r110;

BB76_204:
mov.u16 %rs292, %rs293;
bar.sync 0;
@%p138 bra BB76_206;

st.u16 [%rd91], %rs292;

BB76_206:
setp.gt.s32	%p19, %r1, 31;
bar.sync 0;
add.s32 %r111, %r1, -32;
setp.lt.s32	%p155, %r111, %r140;
and.pred %p156, %p155, %p19;
@!%p156 bra BB76_208;
bra.uni BB76_207;

BB76_207:
ld.u16 %rs223, [%rd91+-64];
mul.wide.s16 %r112, %rs223, %rs292;
cvt.u16.u32	%rs292, %r112;

BB76_208:
mov.u16 %rs291, %rs292;
bar.sync 0;
@%p138 bra BB76_210;

st.u16 [%rd91], %rs291;

BB76_210:
setp.gt.s32	%p20, %r1, 63;
bar.sync 0;
add.s32 %r113, %r1, -64;
setp.lt.s32	%p158, %r113, %r140;
and.pred %p159, %p158, %p20;
@!%p159 bra BB76_212;
bra.uni BB76_211;

BB76_211:
ld.u16 %rs224, [%rd91+-128];
mul.wide.s16 %r114, %rs224, %rs291;
cvt.u16.u32	%rs291, %r114;

BB76_212:
mov.u16 %rs290, %rs291;
bar.sync 0;
@%p138 bra BB76_214;

st.u16 [%rd91], %rs290;

BB76_214:
setp.gt.s32	%p21, %r1, 127;
bar.sync 0;
add.s32 %r115, %r1, -128;
setp.lt.s32	%p161, %r115, %r140;
and.pred %p162, %p161, %p21;
@!%p162 bra BB76_216;
bra.uni BB76_215;

BB76_215:
ld.u16 %rs225, [%rd91+-256];
mul.wide.s16 %r116, %rs225, %rs290;
cvt.u16.u32	%rs290, %r116;

BB76_216:
mov.u16 %rs289, %rs290;
bar.sync 0;
@%p138 bra BB76_218;

st.u16 [%rd91], %rs289;

BB76_218:
setp.gt.s32	%p22, %r1, 255;
bar.sync 0;
add.s32 %r117, %r1, -256;
setp.lt.s32	%p164, %r117, %r140;
and.pred %p165, %p164, %p22;
@!%p165 bra BB76_220;
bra.uni BB76_219;

BB76_219:
ld.u16 %rs226, [%rd91+-512];
mul.wide.s16 %r118, %rs226, %rs289;
cvt.u16.u32	%rs289, %r118;

BB76_220:
bar.sync 0;
@%p138 bra BB76_222;

st.u16 [%rd91], %rs289;

BB76_222:
setp.lt.s32	%p23, %r1, %r140;
bar.sync 0;
add.s32 %r119, %r140, -1;
mul.wide.s32 %rd383, %r119, 2;
add.s64 %rd384, %rd34, %rd383;
ld.u16 %rs300, [%rd384];
not.pred %p167, %p23;
or.pred %p169, %p1, %p167;
selp.b16	%rs261, %rs65, %rs289, %p23;
@%p169 bra BB76_224;

ld.u16 %rs261, [%rd91+-2];

BB76_224:
bar.sync 0;
@%p138 bra BB76_226;

st.u16 [%rd91], %rs261;

BB76_226:
bar.sync 0;

BB76_250:
mov.u16 %rs299, %rs300;
@%p131 bra BB76_252;

ld.u16 %rs314, [%rd91];

BB76_252:
add.u64 %rd385, %SP, 0;
cvta.to.local.u64 %rd117, %rd385;
bar.sync 0;
mul.wide.s32 %rd386, %r12, 2;
add.s64 %rd119, %rd117, %rd386;
setp.ge.u64	%p182, %rd117, %rd119;
@%p182 bra BB76_254;

ld.local.u16 %rs237, [%rd117];
mul.wide.s16 %r130, %rs237, %rs314;
cvt.u16.u32	%rs314, %r130;
mul.lo.s32 %r131, %r1, 3;
mul.wide.s32 %rd389, %r131, 2;
add.s64 %rd390, %rd34, %rd389;
st.u16 [%rd390], %rs314;

BB76_254:
add.s64 %rd120, %rd117, 2;
setp.ge.u64	%p183, %rd120, %rd119;
@%p183 bra BB76_256;

ld.local.u16 %rs238, [%rd117+2];
mul.wide.s16 %r132, %rs238, %rs314;
cvt.u16.u32	%rs314, %r132;
mul.lo.s32 %r133, %r1, 3;
mul.wide.s32 %rd393, %r133, 2;
add.s64 %rd394, %rd34, %rd393;
st.u16 [%rd394+2], %rs314;

BB76_256:
add.s64 %rd395, %rd120, 2;
setp.ge.u64	%p184, %rd395, %rd119;
@%p184 bra BB76_258;

ld.local.u16 %rs239, [%rd117+4];
mul.wide.s16 %r134, %rs239, %rs314;
mul.lo.s32 %r135, %r1, 3;
mul.wide.s32 %rd398, %r135, 2;
add.s64 %rd399, %rd34, %rd398;
st.u16 [%rd399+4], %r134;

BB76_258:
bar.sync 0;
@%p120 bra BB76_269;
bra.uni BB76_259;

BB76_269:
mul.wide.s32 %rd406, %r1, 2;
add.s64 %rd407, %rd462, %rd406;
ld.u16 %rs246, [%rd91];
st.global.u16 [%rd407], %rs246;
ld.u16 %rs247, [%rd91+1024];
st.global.u16 [%rd407+1024], %rs247;
ld.u16 %rs248, [%rd91+2048];
st.global.u16 [%rd407+2048], %rs248;
bra.uni BB76_270;

BB76_259:
mov.u64 %rd483, 0;
setp.ge.u64	%p185, %rd34, %rd110;
mov.u64 %rd484, %rd328;
@%p185 bra BB76_270;

BB76_260:
mov.u64 %rd123, %rd484;
add.s64 %rd401, %rd34, %rd483;
sub.s64 %rd124, %rd110, %rd401;
setp.gt.s64	%p186, %rd124, 3070;
add.s64 %rd125, %rd34, %rd123;
add.s64 %rd126, %rd462, %rd123;
@%p186 bra BB76_267;
bra.uni BB76_261;

BB76_267:
ld.u16 %rs243, [%rd125];
st.global.u16 [%rd126], %rs243;
ld.u16 %rs244, [%rd125+1024];
st.global.u16 [%rd126+1024], %rs244;
ld.u16 %rs245, [%rd125+2048];
st.global.u16 [%rd126+2048], %rs245;
bra.uni BB76_268;

BB76_261:
shr.s64 %rd127, %rd124, 1;
cvt.s64.s32	%rd402, %r1;
setp.ge.s64	%p187, %rd402, %rd127;
@%p187 bra BB76_263;

ld.u16 %rs240, [%rd125];
st.global.u16 [%rd126], %rs240;

BB76_263:
add.s32 %r136, %r1, 512;
cvt.s64.s32	%rd403, %r136;
setp.ge.s64	%p188, %rd403, %rd127;
@%p188 bra BB76_265;

ld.u16 %rs241, [%rd125+1024];
st.global.u16 [%rd126+1024], %rs241;

BB76_265:
add.s32 %r137, %r1, 1024;
cvt.s64.s32	%rd404, %r137;
setp.ge.s64	%p189, %rd404, %rd127;
@%p189 bra BB76_268;

ld.u16 %rs242, [%rd125+2048];
st.global.u16 [%rd126+2048], %rs242;

BB76_268:
add.s64 %rd128, %rd123, 3072;
add.s64 %rd483, %rd483, 3072;
add.s64 %rd405, %rd34, %rd483;
setp.lt.u64	%p190, %rd405, %rd110;
mov.u64 %rd484, %rd128;
@%p190 bra BB76_260;

BB76_270:
bar.sync 0;
add.s64 %rd478, %rd94, 3072;
add.s64 %rd462, %rd462, 3072;
add.s64 %rd459, %rd93, 3072;
mov.u64 %rd471, %rd459;
sub.s64 %rd408, %rd30, %rd459;
setp.gt.s64	%p191, %rd408, 0;
@%p191 bra BB76_151;

BB76_271:
@%p26 bra BB76_287;


	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r138, 1, 0, p; 
} 


	setp.eq.s32	%p193, %r138, 0;
@%p193 bra BB76_286;

mov.u64 %rd410, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd411, %rd410;
sub.s64 %rd135, %rd34, %rd411;
setp.eq.s64	%p194, %rd34, 0;
@%p194 bra BB76_287;

add.s64 %rd412, %rd135, -16;
add.s64 %rd414, %rd410, %rd412;
add.s64 %rd137, %rd411, %rd412;
ld.shared.u8 %rs249, [%rd414];
or.b16 %rs250, %rs249, 1;
st.shared.u8 [%rd414], %rs250;
ld.shared.u64 %rd138, [%rd414+8];
setp.eq.s64	%p195, %rd138, 0;
mov.u64 %rd488, %rd137;
@%p195 bra BB76_280;

mov.u64 %rd139, %rd137;
ld.u8 %rs251, [%rd138];
and.b16 %rs252, %rs251, 1;
setp.eq.b16	%p196, %rs252, 1;
mov.u64 %rd488, %rd139;
@!%p196 bra BB76_280;
bra.uni BB76_276;

BB76_276:
ld.u64 %rd141, [%rd138];
shr.u64 %rd142, %rd141, 1;
add.s64 %rd143, %rd138, 16;
add.s64 %rd144, %rd143, %rd142;
ld.shared.u64 %rd416, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p197, %rd144, %rd416;
mov.u64 %rd488, %rd138;
@%p197 bra BB76_280;

ld.u8 %rs253, [%rd144];
and.b16 %rs254, %rs253, 1;
setp.eq.b16	%p198, %rs254, 1;
mov.u64 %rd485, %rd138;
mov.u64 %rd488, %rd485;
@!%p198 bra BB76_280;
bra.uni BB76_278;

BB76_278:
ld.u64 %rd417, [%rd144];
shr.u64 %rd418, %rd417, 1;
add.s64 %rd419, %rd418, %rd142;
add.s64 %rd420, %rd419, 16;
shl.b64 %rd421, %rd420, 1;
and.b64 %rd422, %rd141, 1;
or.b64 %rd423, %rd421, %rd422;
st.u64 [%rd138], %rd423;
and.b64 %rd145, %rd420, 9223372036854775807;
add.s64 %rd424, %rd143, %rd145;
ld.shared.u64 %rd425, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p199, %rd424, %rd425;
mov.u64 %rd486, %rd138;
mov.u64 %rd488, %rd486;
@%p199 bra BB76_280;

add.s64 %rd426, %rd145, %rd143;
st.u64 [%rd426+8], %rd138;
mov.u64 %rd488, %rd138;

BB76_280:
ld.u64 %rd148, [%rd488];
shr.u64 %rd149, %rd148, 1;
add.s64 %rd150, %rd488, 16;
add.s64 %rd151, %rd150, %rd149;
ld.shared.u64 %rd427, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p200, %rd151, %rd427;
@%p200 bra BB76_284;

ld.u8 %rs255, [%rd151];
and.b16 %rs256, %rs255, 1;
setp.eq.b16	%p201, %rs256, 1;
@!%p201 bra BB76_287;
bra.uni BB76_282;

BB76_282:
ld.u64 %rd428, [%rd151];
shr.u64 %rd429, %rd428, 1;
add.s64 %rd430, %rd429, %rd149;
add.s64 %rd431, %rd430, 16;
shl.b64 %rd432, %rd431, 1;
and.b64 %rd433, %rd148, 1;
or.b64 %rd434, %rd432, %rd433;
st.u64 [%rd488], %rd434;
and.b64 %rd152, %rd431, 9223372036854775807;
add.s64 %rd435, %rd150, %rd152;
ld.shared.u64 %rd436, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p202, %rd435, %rd436;
@%p202 bra BB76_287;

add.s64 %rd437, %rd152, %rd150;
st.u64 [%rd437+8], %rd488;
bra.uni BB76_287;

BB76_286:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
call.uni 
free, 
(
param0
);


	}

BB76_287:
bar.sync 0;

BB76_288:
ret;

BB76_284:
setp.lt.u64	%p203, %rd151, %rd488;
@%p203 bra BB76_287;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd488;
bra.uni BB76_287;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIsENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIsENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0[104]
)
.maxntid 128, 1, 1
{
.reg .pred %p<90>;
.reg .b16 %rs<142>;
.reg .b32 %r<102>;
.reg .b64 %rd<277>;


ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIsENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r16, %r17}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIsENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd84, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIsENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd83, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIsENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd82, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIsENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd81, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIsENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd79, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIsENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd78, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIsENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd85, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd86, %rd85;
setp.eq.s64	%p6, %rd86, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB77_2;

cvt.s64.s32	%rd87, %r16;
mov.u32 %r20, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r20;
mov.u64 %rd88, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd89, %rd88;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd89;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd87;

BB77_2:
cvta.to.global.u64 %rd3, %rd78;
mov.u32 %r21, %ctaid.x;
add.s32 %r2, %r21, %r15;
bar.sync 0;
cvt.s64.s32	%rd7, %r2;
mul.lo.s64 %rd90, %rd7, %rd81;
min.s64 %rd91, %rd83, %rd7;
add.s64 %rd92, %rd91, %rd90;
setp.lt.s64	%p8, %rd7, %rd83;
selp.u64	%rd93, 1, 0, %p8;
add.s64 %rd94, %rd93, %rd81;
add.s64 %rd95, %rd94, %rd92;
mul.lo.s64 %rd8, %rd92, %rd82;
mul.lo.s64 %rd96, %rd95, %rd82;
min.s64 %rd9, %rd96, %rd79;
shl.b64 %rd97, %rd8, 1;
add.s64 %rd98, %rd3, %rd97;
ld.global.u16 %rs132, [%rd98];
bar.sync 0;
@%p5 bra BB77_23;

ld.shared.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd250, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd257, %rd250;
setp.eq.s64	%p10, %rd10, %rd257;
mov.u64 %rd255, %rd10;
@%p10 bra BB77_7;

mov.u64 %rd256, %rd255;

BB77_5:
mov.u64 %rd252, %rd257;
mov.u64 %rd255, %rd256;
mov.u64 %rd256, %rd252;
ld.shared.u8 %rs61, [%rd250];
and.b16 %rs62, %rs61, 1;
setp.eq.b16	%p11, %rs62, 1;
not.pred %p12, %p11;
ld.shared.u64 %rd15, [%rd250];
setp.lt.u64	%p13, %rd15, 4608;
or.pred %p14, %p12, %p13;
@!%p14 bra BB77_7;
bra.uni BB77_6;

BB77_6:
shr.u64 %rd101, %rd15, 1;
add.s64 %rd102, %rd250, %rd101;
add.s64 %rd250, %rd102, 16;
add.s64 %rd103, %rd256, %rd101;
add.s64 %rd257, %rd103, 16;
setp.ne.s64	%p15, %rd257, %rd10;
mov.u64 %rd255, %rd256;
@%p15 bra BB77_5;

BB77_7:
setp.eq.s64	%p17, %rd255, %rd10;
mov.pred %p89, 0;
@%p17 bra BB77_9;

ld.u64 %rd105, [%rd255];
shr.u64 %rd106, %rd105, 1;
add.s64 %rd107, %rd255, %rd106;
add.s64 %rd261, %rd107, 16;
setp.ne.s64	%p89, %rd261, %rd10;

BB77_9:
@%p89 bra BB77_15;
bra.uni BB77_10;

BB77_15:
ld.u64 %rd26, [%rd261];
and.b64 %rd122, %rd26, -32;
setp.eq.s64	%p21, %rd122, 4608;
cvt.u16.u64	%rs120, %rd26;
@%p21 bra BB77_18;

add.s64 %rd27, %rd261, 16;
ld.u64 %rd123, [%rd261+2320];
and.b64 %rd124, %rd123, 1;
add.s64 %rd125, %rd26, -4640;
and.b64 %rd126, %rd125, -2;
or.b64 %rd127, %rd124, %rd126;
st.u64 [%rd261+2320], %rd127;
st.u64 [%rd261+2328], %rd261;
cvt.u16.u64	%rs64, %rd125;
or.b16 %rs65, %rs64, 1;
and.b64 %rd128, %rd26, 1;
or.b64 %rd129, %rd128, 4608;
st.u64 [%rd261], %rd129;
st.u8 [%rd261+2320], %rs65;
ld.u64 %rd130, [%rd261+2320];
shr.u64 %rd28, %rd130, 1;
add.s64 %rd131, %rd28, %rd27;
add.s64 %rd132, %rd131, 2320;
ld.shared.u64 %rd133, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p22, %rd132, %rd133;
cvt.u16.u64	%rs66, %rd26;
and.b16 %rs120, %rs66, 1;
@%p22 bra BB77_18;

add.s64 %rd134, %rd27, 2304;
st.u64 [%rd131+2328], %rd134;
ld.u8 %rs120, [%rd261];

BB77_18:
and.b16 %rs67, %rs120, 254;
st.u8 [%rd261], %rs67;
bra.uni BB77_19;

BB77_10:
mov.u64 %rd109, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd110, %rd109;
sub.s64 %rd111, %rd10, %rd110;
add.s64 %rd112, %rd111, 2320;
ld.shared.u64 %rd113, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p18, %rd112, %rd113;
mov.u64 %rd259, -1;
mov.u64 %rd260, %rd10;
@%p18 bra BB77_12;

add.s64 %rd21, %rd10, 2320;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
mov.u64 %rd259, %rd21;
mov.u64 %rd260, %rd21;

BB77_12:
mov.u64 %rd22, %rd260;
setp.eq.s64	%p19, %rd259, -1;
@%p19 bra BB77_14;

mov.u64 %rd114, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd115, %rd114;
sub.s64 %rd116, %rd10, %rd115;
add.s64 %rd117, %rd114, %rd116;
ld.shared.u64 %rd118, [%rd117];
and.b64 %rd119, %rd118, 1;
or.b64 %rd120, %rd119, 4608;
st.shared.u64 [%rd117], %rd120;
st.shared.u64 [%rd117+8], %rd255;
mov.u16 %rs63, 0;
st.shared.u8 [%rd117], %rs63;

BB77_14:
mov.u64 %rd261, %rd10;
setp.eq.s64	%p20, %rd10, %rd22;
mov.u64 %rd262, 0;
@%p20 bra BB77_20;

BB77_19:
add.s64 %rd262, %rd261, 16;

BB77_20:
mov.u64 %rd263, %rd262;
setp.ne.s64	%p23, %rd262, 0;
@%p23 bra BB77_22;

mov.u64 %rd136, 2304;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd136;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd263, [retval0+0];


	}

BB77_22:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd263;

BB77_23:
add.s64 %rd35, %rd8, 1;
shl.b64 %rd137, %rd9, 1;
add.s64 %rd36, %rd78, %rd137;
bar.sync 0;
ld.shared.u64 %rd37, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];
shl.b64 %rd138, %rd35, 1;
sub.s64 %rd140, %rd137, %rd138;
setp.lt.s64	%p24, %rd140, 1;
@%p24 bra BB77_100;

add.s64 %rd272, %rd3, %rd138;
add.s64 %rd264, %rd78, %rd138;
mov.u64 %rd269, %rd264;
sub.s64 %rd142, %rd264, %rd36;
shr.u64 %rd143, %rd142, 1;
neg.s64 %rd144, %rd143;
mul.wide.s32 %rd145, %r1, 2;
add.s64 %rd41, %rd37, %rd145;
cvt.u32.u64	%r22, %rd144;
mov.u32 %r23, 128;
min.s32 %r3, %r22, %r23;
mov.u16 %rs141, %rs132;

BB77_25:
mov.u16 %rs7, %rs141;
mov.u64 %rd270, %rd272;
mov.u64 %rd44, %rd270;
mov.u64 %rd267, %rd269;
mov.u64 %rd43, %rd267;
mov.u64 %rd42, %rd264;
sub.s64 %rd146, %rd42, %rd36;
shr.u64 %rd147, %rd146, 1;
neg.s64 %rd148, %rd147;
cvt.u32.u64	%r24, %rd148;
mov.u32 %r25, 1152;
min.s32 %r4, %r24, %r25;
setp.eq.s32	%p25, %r4, 1152;
@%p25 bra BB77_49;
bra.uni BB77_26;

BB77_49:
add.s64 %rd196, %rd44, %rd145;
ld.global.u16 %rs87, [%rd196];
st.u16 [%rd41], %rs87;
ld.global.u16 %rs88, [%rd196+256];
st.u16 [%rd41+256], %rs88;
ld.global.u16 %rs89, [%rd196+512];
st.u16 [%rd41+512], %rs89;
ld.global.u16 %rs90, [%rd196+768];
st.u16 [%rd41+768], %rs90;
ld.global.u16 %rs91, [%rd196+1024];
st.u16 [%rd41+1024], %rs91;
ld.global.u16 %rs92, [%rd196+1280];
st.u16 [%rd41+1280], %rs92;
ld.global.u16 %rs93, [%rd196+1536];
st.u16 [%rd41+1536], %rs93;
ld.global.u16 %rs94, [%rd196+1792];
st.u16 [%rd41+1792], %rs94;
ld.global.u16 %rs95, [%rd196+2048];
st.u16 [%rd41+2048], %rs95;
bra.uni BB77_50;

BB77_26:
setp.lt.s32	%p26, %r4, 1;
@%p26 bra BB77_50;

mov.u64 %rd266, %rd37;
mov.u64 %rd265, %rd43;
mov.u64 %rd268, %rd43;
mov.u64 %rd271, %rd44;

BB77_28:
mov.u64 %rd50, %rd271;
mov.u64 %rd49, %rd268;
mov.u64 %rd47, %rd265;
mul.wide.s32 %rd149, %r4, 2;
add.s64 %rd150, %rd43, %rd149;
sub.s64 %rd151, %rd47, %rd150;
shr.s64 %rd152, %rd151, 1;
neg.s64 %rd51, %rd152;
setp.gt.s64	%p27, %rd51, 1151;
@%p27 bra BB77_47;
bra.uni BB77_29;

BB77_47:
add.s64 %rd190, %rd50, %rd145;
ld.global.u16 %rs78, [%rd190];
add.s64 %rd191, %rd266, %rd145;
st.u16 [%rd191], %rs78;
ld.global.u16 %rs79, [%rd190+256];
st.u16 [%rd191+256], %rs79;
ld.global.u16 %rs80, [%rd190+512];
st.u16 [%rd191+512], %rs80;
ld.global.u16 %rs81, [%rd190+768];
st.u16 [%rd191+768], %rs81;
ld.global.u16 %rs82, [%rd190+1024];
st.u16 [%rd191+1024], %rs82;
ld.global.u16 %rs83, [%rd190+1280];
st.u16 [%rd191+1280], %rs83;
ld.global.u16 %rs84, [%rd190+1536];
st.u16 [%rd191+1536], %rs84;
ld.global.u16 %rs85, [%rd190+1792];
st.u16 [%rd191+1792], %rs85;
ld.global.u16 %rs86, [%rd190+2048];
st.u16 [%rd191+2048], %rs86;
bra.uni BB77_48;

BB77_29:
cvt.s64.s32	%rd153, %r1;
setp.ge.s64	%p28, %rd153, %rd51;
@%p28 bra BB77_31;

add.s64 %rd155, %rd50, %rd145;
ld.global.u16 %rs69, [%rd155];
add.s64 %rd156, %rd266, %rd145;
st.u16 [%rd156], %rs69;

BB77_31:
add.s32 %r29, %r1, 128;
cvt.s64.s32	%rd157, %r29;
setp.ge.s64	%p29, %rd157, %rd51;
@%p29 bra BB77_33;

add.s64 %rd159, %rd50, %rd145;
ld.global.u16 %rs70, [%rd159+256];
add.s64 %rd160, %rd266, %rd145;
st.u16 [%rd160+256], %rs70;

BB77_33:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd161, %r32;
setp.ge.s64	%p30, %rd161, %rd51;
@%p30 bra BB77_35;

add.s64 %rd163, %rd50, %rd145;
ld.global.u16 %rs71, [%rd163+512];
add.s64 %rd164, %rd266, %rd145;
st.u16 [%rd164+512], %rs71;

BB77_35:
add.s32 %r35, %r1, 384;
cvt.s64.s32	%rd165, %r35;
setp.ge.s64	%p31, %rd165, %rd51;
@%p31 bra BB77_37;

add.s64 %rd167, %rd50, %rd145;
ld.global.u16 %rs72, [%rd167+768];
add.s64 %rd168, %rd266, %rd145;
st.u16 [%rd168+768], %rs72;

BB77_37:
add.s32 %r38, %r1, 512;
cvt.s64.s32	%rd169, %r38;
setp.ge.s64	%p32, %rd169, %rd51;
@%p32 bra BB77_39;

add.s64 %rd171, %rd50, %rd145;
ld.global.u16 %rs73, [%rd171+1024];
add.s64 %rd172, %rd266, %rd145;
st.u16 [%rd172+1024], %rs73;

BB77_39:
add.s32 %r41, %r1, 640;
cvt.s64.s32	%rd173, %r41;
setp.ge.s64	%p33, %rd173, %rd51;
@%p33 bra BB77_41;

add.s64 %rd175, %rd50, %rd145;
ld.global.u16 %rs74, [%rd175+1280];
add.s64 %rd176, %rd266, %rd145;
st.u16 [%rd176+1280], %rs74;

BB77_41:
add.s32 %r44, %r1, 768;
cvt.s64.s32	%rd177, %r44;
setp.ge.s64	%p34, %rd177, %rd51;
@%p34 bra BB77_43;

add.s64 %rd179, %rd50, %rd145;
ld.global.u16 %rs75, [%rd179+1536];
add.s64 %rd180, %rd266, %rd145;
st.u16 [%rd180+1536], %rs75;

BB77_43:
add.s32 %r47, %r1, 896;
cvt.s64.s32	%rd181, %r47;
setp.ge.s64	%p35, %rd181, %rd51;
@%p35 bra BB77_45;

add.s64 %rd183, %rd50, %rd145;
ld.global.u16 %rs76, [%rd183+1792];
add.s64 %rd184, %rd266, %rd145;
st.u16 [%rd184+1792], %rs76;

BB77_45:
add.s32 %r50, %r1, 1024;
cvt.s64.s32	%rd185, %r50;
setp.ge.s64	%p36, %rd185, %rd51;
@%p36 bra BB77_48;

add.s64 %rd187, %rd50, %rd145;
ld.global.u16 %rs77, [%rd187+2048];
add.s64 %rd188, %rd266, %rd145;
st.u16 [%rd188+2048], %rs77;

BB77_48:
add.s64 %rd52, %rd50, 2304;
add.s64 %rd266, %rd266, 2304;
add.s64 %rd265, %rd49, 2304;
mov.u64 %rd54, %rd265;
sub.s64 %rd194, %rd150, %rd265;
setp.gt.s64	%p37, %rd194, 0;
mov.u64 %rd268, %rd54;
mov.u64 %rd271, %rd52;
@%p37 bra BB77_28;

BB77_50:
bar.sync 0;
mad.lo.s32 %r54, %r1, -9, %r4;
mov.u32 %r55, 9;
min.s32 %r56, %r54, %r55;
mov.u32 %r57, 0;
max.s32 %r6, %r56, %r57;
setp.eq.s32	%p38, %r6, 0;
@%p38 bra BB77_67;

mul.lo.s32 %r59, %r1, 9;
mul.wide.s32 %rd197, %r59, 2;
add.s64 %rd198, %rd37, %rd197;
ld.u16 %rs121, [%rd198];
add.s32 %r7, %r6, -1;
setp.lt.s32	%p39, %r7, 1;
@%p39 bra BB77_53;

ld.u16 %rs96, [%rd198+2];
mul.wide.s16 %r62, %rs96, %rs121;
cvt.u16.u32	%rs121, %r62;

BB77_53:
setp.lt.s32	%p40, %r7, 2;
@%p40 bra BB77_55;

ld.u16 %rs97, [%rd198+4];
mul.wide.s16 %r65, %rs97, %rs121;
cvt.u16.u32	%rs121, %r65;

BB77_55:
setp.lt.s32	%p41, %r7, 3;
@%p41 bra BB77_57;

ld.u16 %rs98, [%rd198+6];
mul.wide.s16 %r68, %rs98, %rs121;
cvt.u16.u32	%rs121, %r68;

BB77_57:
setp.lt.s32	%p42, %r7, 4;
@%p42 bra BB77_59;

ld.u16 %rs99, [%rd198+8];
mul.wide.s16 %r71, %rs99, %rs121;
cvt.u16.u32	%rs121, %r71;

BB77_59:
setp.lt.s32	%p43, %r7, 5;
@%p43 bra BB77_61;

ld.u16 %rs100, [%rd198+10];
mul.wide.s16 %r74, %rs100, %rs121;
cvt.u16.u32	%rs121, %r74;

BB77_61:
setp.lt.s32	%p44, %r7, 6;
@%p44 bra BB77_63;

ld.u16 %rs101, [%rd198+12];
mul.wide.s16 %r77, %rs101, %rs121;
cvt.u16.u32	%rs121, %r77;

BB77_63:
setp.lt.s32	%p45, %r7, 7;
@%p45 bra BB77_65;

ld.u16 %rs102, [%rd198+14];
mul.wide.s16 %r80, %rs102, %rs121;
cvt.u16.u32	%rs121, %r80;

BB77_65:
setp.lt.s32	%p46, %r7, 8;
@%p46 bra BB77_67;

ld.u16 %rs103, [%rd198+16];
mul.wide.s16 %r83, %rs103, %rs121;
cvt.u16.u32	%rs121, %r83;

BB77_67:
bar.sync 0;
@%p38 bra BB77_69;

st.u16 [%rd41], %rs121;

BB77_69:
setp.lt.s32	%p3, %r1, %r3;
bar.sync 0;
mov.u16 %rs140, %rs7;
@!%p3 bra BB77_71;
bra.uni BB77_70;

BB77_70:
ld.u16 %rs25, [%rd41];
mov.u16 %rs140, %rs25;

BB77_71:
mov.u16 %rs125, %rs140;
mov.u16 %rs139, %rs125;
bar.sync 0;
setp.gt.s32	%p48, %r1, 0;
setp.le.s32	%p49, %r1, %r3;
and.pred %p50, %p49, %p48;
@!%p50 bra BB77_73;
bra.uni BB77_72;

BB77_72:
ld.u16 %rs104, [%rd41+-2];
mul.wide.s16 %r84, %rs104, %rs139;
cvt.u16.u32	%rs139, %r84;

BB77_73:
mov.u16 %rs138, %rs139;
bar.sync 0;
setp.ge.s32	%p51, %r1, %r3;
@%p51 bra BB77_75;

st.u16 [%rd41], %rs138;

BB77_75:
bar.sync 0;
add.s32 %r85, %r1, -2;
setp.lt.s32	%p52, %r85, %r3;
setp.gt.s32	%p53, %r1, 1;
and.pred %p54, %p52, %p53;
@!%p54 bra BB77_77;
bra.uni BB77_76;

BB77_76:
ld.u16 %rs105, [%rd41+-4];
mul.wide.s16 %r86, %rs105, %rs138;
cvt.u16.u32	%rs138, %r86;

BB77_77:
mov.u16 %rs137, %rs138;
bar.sync 0;
@%p51 bra BB77_79;

st.u16 [%rd41], %rs137;

BB77_79:
bar.sync 0;
add.s32 %r87, %r1, -4;
setp.lt.s32	%p56, %r87, %r3;
setp.gt.s32	%p57, %r1, 3;
and.pred %p58, %p56, %p57;
@!%p58 bra BB77_81;
bra.uni BB77_80;

BB77_80:
ld.u16 %rs106, [%rd41+-8];
mul.wide.s16 %r88, %rs106, %rs137;
cvt.u16.u32	%rs137, %r88;

BB77_81:
mov.u16 %rs136, %rs137;
bar.sync 0;
@%p51 bra BB77_83;

st.u16 [%rd41], %rs136;

BB77_83:
bar.sync 0;
add.s32 %r89, %r1, -8;
setp.lt.s32	%p60, %r89, %r3;
setp.gt.s32	%p61, %r1, 7;
and.pred %p62, %p60, %p61;
@!%p62 bra BB77_85;
bra.uni BB77_84;

BB77_84:
ld.u16 %rs107, [%rd41+-16];
mul.wide.s16 %r90, %rs107, %rs136;
cvt.u16.u32	%rs136, %r90;

BB77_85:
mov.u16 %rs135, %rs136;
bar.sync 0;
@%p51 bra BB77_87;

st.u16 [%rd41], %rs135;

BB77_87:
bar.sync 0;
add.s32 %r91, %r1, -16;
setp.lt.s32	%p64, %r91, %r3;
setp.gt.s32	%p65, %r1, 15;
and.pred %p66, %p64, %p65;
@!%p66 bra BB77_89;
bra.uni BB77_88;

BB77_88:
ld.u16 %rs108, [%rd41+-32];
mul.wide.s16 %r92, %rs108, %rs135;
cvt.u16.u32	%rs135, %r92;

BB77_89:
mov.u16 %rs134, %rs135;
bar.sync 0;
@%p51 bra BB77_91;

st.u16 [%rd41], %rs134;

BB77_91:
bar.sync 0;
add.s32 %r93, %r1, -32;
setp.lt.s32	%p68, %r93, %r3;
setp.gt.s32	%p69, %r1, 31;
and.pred %p70, %p68, %p69;
@!%p70 bra BB77_93;
bra.uni BB77_92;

BB77_92:
ld.u16 %rs109, [%rd41+-64];
mul.wide.s16 %r94, %rs109, %rs134;
cvt.u16.u32	%rs134, %r94;

BB77_93:
mov.u16 %rs133, %rs134;
bar.sync 0;
@%p51 bra BB77_95;

st.u16 [%rd41], %rs133;

BB77_95:
bar.sync 0;
add.s32 %r95, %r1, -64;
setp.lt.s32	%p72, %r95, %r3;
setp.gt.s32	%p73, %r1, 63;
and.pred %p74, %p72, %p73;
@!%p74 bra BB77_97;
bra.uni BB77_96;

BB77_96:
ld.u16 %rs110, [%rd41+-128];
mul.wide.s16 %r96, %rs110, %rs133;
cvt.u16.u32	%rs133, %r96;

BB77_97:
bar.sync 0;
@%p51 bra BB77_99;

st.u16 [%rd41], %rs133;

BB77_99:
bar.sync 0;
add.s32 %r97, %r3, -1;
mul.wide.s32 %rd215, %r97, 2;
add.s64 %rd216, %rd37, %rd215;
ld.u16 %rs111, [%rd216];
mul.wide.s16 %r98, %rs111, %rs7;
cvt.u16.u32	%rs141, %r98;
bar.sync 0;
add.s64 %rd272, %rd44, 2304;
add.s64 %rd264, %rd43, 2304;
mov.u64 %rd269, %rd264;
sub.s64 %rd217, %rd36, %rd264;
setp.gt.s64	%p76, %rd217, 0;
mov.u16 %rs132, %rs141;
@%p76 bra BB77_25;

BB77_100:
@%p5 bra BB77_116;


	{ 
.reg .pred p; 
isspacep.shared p, %rd37; 
selp.u32 %r100, 1, 0, p; 
} 


	setp.eq.s32	%p78, %r100, 0;
@%p78 bra BB77_115;

mov.u64 %rd219, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd220, %rd219;
sub.s64 %rd60, %rd37, %rd220;
setp.eq.s64	%p79, %rd37, 0;
@%p79 bra BB77_116;

add.s64 %rd221, %rd60, -16;
add.s64 %rd223, %rd219, %rd221;
add.s64 %rd62, %rd220, %rd221;
ld.shared.u8 %rs112, [%rd223];
or.b16 %rs113, %rs112, 1;
st.shared.u8 [%rd223], %rs113;
ld.shared.u64 %rd63, [%rd223+8];
setp.eq.s64	%p80, %rd63, 0;
mov.u64 %rd276, %rd62;
@%p80 bra BB77_109;

mov.u64 %rd64, %rd62;
ld.u8 %rs114, [%rd63];
and.b16 %rs115, %rs114, 1;
setp.eq.b16	%p81, %rs115, 1;
mov.u64 %rd276, %rd64;
@!%p81 bra BB77_109;
bra.uni BB77_105;

BB77_105:
ld.u64 %rd66, [%rd63];
shr.u64 %rd67, %rd66, 1;
add.s64 %rd68, %rd63, 16;
add.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd225, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p82, %rd69, %rd225;
mov.u64 %rd276, %rd63;
@%p82 bra BB77_109;

ld.u8 %rs116, [%rd69];
and.b16 %rs117, %rs116, 1;
setp.eq.b16	%p83, %rs117, 1;
mov.u64 %rd273, %rd63;
mov.u64 %rd276, %rd273;
@!%p83 bra BB77_109;
bra.uni BB77_107;

BB77_107:
ld.u64 %rd226, [%rd69];
shr.u64 %rd227, %rd226, 1;
add.s64 %rd228, %rd227, %rd67;
add.s64 %rd229, %rd228, 16;
shl.b64 %rd230, %rd229, 1;
and.b64 %rd231, %rd66, 1;
or.b64 %rd232, %rd230, %rd231;
st.u64 [%rd63], %rd232;
and.b64 %rd70, %rd229, 9223372036854775807;
add.s64 %rd233, %rd68, %rd70;
ld.shared.u64 %rd234, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p84, %rd233, %rd234;
mov.u64 %rd274, %rd63;
mov.u64 %rd276, %rd274;
@%p84 bra BB77_109;

add.s64 %rd235, %rd70, %rd68;
st.u64 [%rd235+8], %rd63;
mov.u64 %rd276, %rd63;

BB77_109:
ld.u64 %rd73, [%rd276];
shr.u64 %rd74, %rd73, 1;
add.s64 %rd75, %rd276, 16;
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd236, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p85, %rd76, %rd236;
@%p85 bra BB77_113;

ld.u8 %rs118, [%rd76];
and.b16 %rs119, %rs118, 1;
setp.eq.b16	%p86, %rs119, 1;
@!%p86 bra BB77_116;
bra.uni BB77_111;

BB77_111:
ld.u64 %rd237, [%rd76];
shr.u64 %rd238, %rd237, 1;
add.s64 %rd239, %rd238, %rd74;
add.s64 %rd240, %rd239, 16;
shl.b64 %rd241, %rd240, 1;
and.b64 %rd242, %rd73, 1;
or.b64 %rd243, %rd241, %rd242;
st.u64 [%rd276], %rd243;
and.b64 %rd77, %rd240, 9223372036854775807;
add.s64 %rd244, %rd75, %rd77;
ld.shared.u64 %rd245, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p87, %rd244, %rd245;
@%p87 bra BB77_116;

add.s64 %rd246, %rd77, %rd75;
st.u64 [%rd246+8], %rd276;
bra.uni BB77_116;

BB77_115:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd37;
call.uni 
free, 
(
param0
);


	}

BB77_116:
setp.eq.s32	%p4, %r1, 0;
bar.sync 0;
@!%p4 bra BB77_118;
bra.uni BB77_117;

BB77_117:
cvta.to.global.u64 %rd247, %rd84;
shl.b64 %rd248, %rd7, 1;
add.s64 %rd249, %rd247, %rd248;
st.global.u16 [%rd249], %rs132;

BB77_118:
ret;

BB77_113:
setp.lt.u64	%p88, %rd76, %rd276;
@%p88 bra BB77_116;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd276;
bra.uni BB77_116;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIsNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIsENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIsNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIsENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 256, 1, 1
{
.local .align 2 .b8 __local_depot78[6];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<195>;
.reg .b16 %rs<299>;
.reg .b32 %r<135>;
.reg .b64 %rd<487>;


mov.u64 %rd486, __local_depot78;
cvta.local.u64 %SP, %rd486;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIsNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIsENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd156, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIsNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIsENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd157, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIsNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIsENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIsNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIsENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd157;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p24, %r1, 0;
mov.u64 %rd158, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd159, %rd158;
setp.eq.s64	%p25, %rd159, 0;
or.pred %p26, %p24, %p25;
@%p26 bra BB78_2;

cvt.s64.s32	%rd160, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r28;
mov.u64 %rd161, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd162, %rd161;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd162;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd160;

BB78_2:
bar.sync 0;
bfe.s64 %rd163, %rd156, 0, 63;
setp.lt.s64	%p27, %rd163, 1;
@%p27 bra BB78_276;

ld.global.u16 %rs296, [%rd2];
bar.sync 0;
@%p24 bra BB78_5;

st.global.u16 [%rd3], %rs296;

BB78_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB78_26;
bra.uni BB78_6;

BB78_6:
ld.shared.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd435, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd442, %rd435;
setp.eq.s64	%p29, %rd5, %rd442;
mov.u64 %rd440, %rd5;
@%p29 bra BB78_10;

mov.u64 %rd441, %rd440;

BB78_8:
mov.u64 %rd437, %rd442;
mov.u64 %rd440, %rd441;
mov.u64 %rd441, %rd437;
ld.shared.u8 %rs134, [%rd435];
and.b16 %rs135, %rs134, 1;
setp.eq.b16	%p30, %rs135, 1;
not.pred %p31, %p30;
ld.shared.u64 %rd10, [%rd435];
setp.lt.u64	%p32, %rd10, 3072;
or.pred %p33, %p31, %p32;
@!%p33 bra BB78_10;
bra.uni BB78_9;

BB78_9:
shr.u64 %rd166, %rd10, 1;
add.s64 %rd167, %rd435, %rd166;
add.s64 %rd435, %rd167, 16;
add.s64 %rd168, %rd441, %rd166;
add.s64 %rd442, %rd168, 16;
setp.ne.s64	%p34, %rd442, %rd5;
mov.u64 %rd440, %rd441;
@%p34 bra BB78_8;

BB78_10:
setp.eq.s64	%p36, %rd440, %rd5;
mov.pred %p194, 0;
@%p36 bra BB78_12;

ld.u64 %rd170, [%rd440];
shr.u64 %rd171, %rd170, 1;
add.s64 %rd172, %rd440, %rd171;
add.s64 %rd446, %rd172, 16;
setp.ne.s64	%p194, %rd446, %rd5;

BB78_12:
@%p194 bra BB78_18;
bra.uni BB78_13;

BB78_18:
ld.u64 %rd21, [%rd446];
and.b64 %rd187, %rd21, -32;
setp.eq.s64	%p40, %rd187, 3072;
cvt.u16.u64	%rs245, %rd21;
@%p40 bra BB78_21;

add.s64 %rd22, %rd446, 16;
ld.u64 %rd188, [%rd446+1552];
and.b64 %rd189, %rd188, 1;
add.s64 %rd190, %rd21, -3104;
and.b64 %rd191, %rd190, -2;
or.b64 %rd192, %rd189, %rd191;
st.u64 [%rd446+1552], %rd192;
st.u64 [%rd446+1560], %rd446;
cvt.u16.u64	%rs137, %rd190;
or.b16 %rs138, %rs137, 1;
and.b64 %rd193, %rd21, 1;
or.b64 %rd194, %rd193, 3072;
st.u64 [%rd446], %rd194;
st.u8 [%rd446+1552], %rs138;
ld.u64 %rd195, [%rd446+1552];
shr.u64 %rd23, %rd195, 1;
add.s64 %rd196, %rd23, %rd22;
add.s64 %rd197, %rd196, 1552;
ld.shared.u64 %rd198, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p41, %rd197, %rd198;
cvt.u16.u64	%rs139, %rd21;
and.b16 %rs245, %rs139, 1;
@%p41 bra BB78_21;

add.s64 %rd199, %rd22, 1536;
st.u64 [%rd196+1560], %rd199;
ld.u8 %rs245, [%rd446];

BB78_21:
and.b16 %rs140, %rs245, 254;
st.u8 [%rd446], %rs140;
bra.uni BB78_22;

BB78_13:
mov.u64 %rd174, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd175, %rd174;
sub.s64 %rd176, %rd5, %rd175;
add.s64 %rd177, %rd176, 1552;
ld.shared.u64 %rd178, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p37, %rd177, %rd178;
mov.u64 %rd444, -1;
mov.u64 %rd445, %rd5;
@%p37 bra BB78_15;

add.s64 %rd16, %rd5, 1552;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd16;
mov.u64 %rd444, %rd16;
mov.u64 %rd445, %rd16;

BB78_15:
mov.u64 %rd17, %rd445;
setp.eq.s64	%p38, %rd444, -1;
@%p38 bra BB78_17;

mov.u64 %rd179, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd180, %rd179;
sub.s64 %rd181, %rd5, %rd180;
add.s64 %rd182, %rd179, %rd181;
ld.shared.u64 %rd183, [%rd182];
and.b64 %rd184, %rd183, 1;
or.b64 %rd185, %rd184, 3072;
st.shared.u64 [%rd182], %rd185;
st.shared.u64 [%rd182+8], %rd440;
mov.u16 %rs136, 0;
st.shared.u8 [%rd182], %rs136;

BB78_17:
mov.u64 %rd446, %rd5;
setp.eq.s64	%p39, %rd5, %rd17;
mov.u64 %rd447, 0;
@%p39 bra BB78_23;

BB78_22:
add.s64 %rd447, %rd446, 16;

BB78_23:
mov.u64 %rd448, %rd447;
setp.ne.s64	%p42, %rd447, 0;
@%p42 bra BB78_25;

mov.u64 %rd201, 1536;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd201;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd448, [retval0+0];


	}

BB78_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd448;

BB78_26:
shl.b64 %rd202, %rd156, 1;
add.s64 %rd30, %rd1, %rd202;
add.s64 %rd477, %rd2, 2;
add.s64 %rd470, %rd1, 2;
add.s64 %rd461, %rd3, 2;
bar.sync 0;
ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p43, %r29, 0;
mov.u64 %rd205, 2;
sub.s64 %rd35, %rd205, %rd202;
@%p43 bra BB78_143;

setp.gt.s64	%p44, %rd35, -1;
@%p44 bra BB78_259;

mov.u64 %rd206, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd207, %rd206;
sub.s64 %rd208, %rd34, %rd207;
add.s64 %rd209, %rd206, %rd208;
mov.u64 %rd449, %rd470;
mul.wide.s32 %rd210, %r1, 2;
add.s64 %rd37, %rd209, %rd210;

BB78_29:
mov.u16 %rs6, %rs296;
mov.u64 %rd472, %rd477;
mov.u64 %rd40, %rd472;
mov.u64 %rd465, %rd470;
mov.u64 %rd39, %rd465;
mov.u64 %rd458, %rd461;
mov.u64 %rd41, %rd458;
mov.u64 %rd38, %rd449;
sub.s64 %rd211, %rd30, %rd38;
shr.u64 %rd212, %rd211, 1;
cvt.u32.u64	%r30, %rd212;
mov.u32 %r31, 768;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p45, %r2, 768;
@%p45 bra BB78_41;
bra.uni BB78_30;

BB78_41:
add.s64 %rd238, %rd40, %rd210;
ld.global.u16 %rs147, [%rd238];
ld.global.u16 %rs148, [%rd238+512];
ld.global.u16 %rs149, [%rd238+1024];
st.shared.u16 [%rd37], %rs147;
st.shared.u16 [%rd37+512], %rs148;
st.shared.u16 [%rd37+1024], %rs149;
mov.u64 %rd452, 768;
bra.uni BB78_42;

BB78_30:
cvt.s64.s32	%rd452, %r2;
setp.lt.s32	%p46, %r2, 1;
@%p46 bra BB78_42;

mov.u64 %rd450, %rd39;
mov.u64 %rd451, %rd209;
mov.u64 %rd469, %rd39;
mov.u64 %rd476, %rd40;

BB78_32:
mov.u64 %rd48, %rd476;
mov.u64 %rd47, %rd469;
mov.u64 %rd46, %rd451;
mov.u64 %rd45, %rd450;
mul.wide.s32 %rd216, %r2, 2;
add.s64 %rd217, %rd39, %rd216;
sub.s64 %rd49, %rd217, %rd45;
setp.gt.s64	%p47, %rd49, 1534;
@%p47 bra BB78_39;
bra.uni BB78_33;

BB78_39:
add.s64 %rd231, %rd48, %rd210;
ld.global.u16 %rs144, [%rd231];
add.s64 %rd232, %rd46, %rd210;
ld.global.u16 %rs145, [%rd231+512];
ld.global.u16 %rs146, [%rd231+1024];
st.shared.u16 [%rd232], %rs144;
st.shared.u16 [%rd232+512], %rs145;
st.shared.u16 [%rd232+1024], %rs146;
bra.uni BB78_40;

BB78_33:
shr.s64 %rd50, %rd49, 1;
cvt.s64.s32	%rd218, %r1;
setp.ge.s64	%p48, %rd218, %rd50;
@%p48 bra BB78_35;

add.s64 %rd220, %rd48, %rd210;
ld.global.u16 %rs141, [%rd220];
add.s64 %rd221, %rd46, %rd210;
st.shared.u16 [%rd221], %rs141;

BB78_35:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd222, %r32;
setp.ge.s64	%p49, %rd222, %rd50;
@%p49 bra BB78_37;

add.s64 %rd224, %rd48, %rd210;
ld.global.u16 %rs142, [%rd224+512];
add.s64 %rd225, %rd46, %rd210;
st.shared.u16 [%rd225+512], %rs142;

BB78_37:
add.s32 %r33, %r1, 512;
cvt.s64.s32	%rd226, %r33;
setp.ge.s64	%p50, %rd226, %rd50;
@%p50 bra BB78_40;

add.s64 %rd228, %rd48, %rd210;
ld.global.u16 %rs143, [%rd228+1024];
add.s64 %rd229, %rd46, %rd210;
st.shared.u16 [%rd229+1024], %rs143;

BB78_40:
add.s64 %rd52, %rd48, 1536;
add.s64 %rd53, %rd46, 1536;
add.s64 %rd450, %rd47, 1536;
mov.u64 %rd54, %rd450;
sub.s64 %rd235, %rd450, %rd217;
setp.lt.s64	%p51, %rd235, 0;
mov.u64 %rd451, %rd53;
mov.u64 %rd469, %rd54;
mov.u64 %rd476, %rd52;
@%p51 bra BB78_32;

BB78_42:
bar.sync 0;
shl.b64 %rd241, %rd452, 1;
add.s64 %rd60, %rd34, %rd241;
sub.s64 %rd242, %rd60, %rd34;
shr.u64 %rd243, %rd242, 1;
cvt.u32.u64	%r3, %rd243;
cvt.s64.s32	%rd61, %r1;
mul.wide.s32 %rd244, %r1, -3;
add.s64 %rd245, %rd243, %rd244;
cvt.u32.u64	%r34, %rd245;
mov.u32 %r35, 3;
min.s32 %r4, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r5, %r4, %r36;
setp.gt.u32	%p52, %r5, 2;
@%p52 bra BB78_49;
bra.uni BB78_43;

BB78_49:
add.s64 %rd270, %rd206, %rd208;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd271, %r40, 2;
add.s64 %rd272, %rd270, %rd271;
ld.shared.u16 %rs153, [%rd272];
add.u64 %rd273, %SP, 0;
cvta.to.local.u64 %rd274, %rd273;
ld.shared.u16 %rs154, [%rd272+2];
ld.shared.u16 %rs155, [%rd272+4];
st.local.u16 [%rd274], %rs153;
st.local.u16 [%rd274+2], %rs154;
st.local.u16 [%rd274+4], %rs155;
bra.uni BB78_50;

BB78_43:
add.u64 %rd246, %SP, 0;
cvta.to.local.u64 %rd453, %rd246;
setp.lt.s32	%p53, %r4, 1;
@%p53 bra BB78_45;

add.s64 %rd250, %rd206, %rd208;
mul.lo.s32 %r37, %r1, 3;
mul.wide.s32 %rd251, %r37, 2;
add.s64 %rd252, %rd250, %rd251;
ld.shared.u16 %rs150, [%rd252];
cvta.to.local.u64 %rd254, %rd246;
st.local.u16 [%rd254], %rs150;
add.s64 %rd453, %rd254, 2;

BB78_45:
setp.lt.s32	%p54, %r5, 2;
@%p54 bra BB78_47;

add.s64 %rd258, %rd206, %rd208;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd259, %r38, 2;
add.s64 %rd260, %rd258, %rd259;
ld.shared.u16 %rs151, [%rd260+2];
st.local.u16 [%rd453], %rs151;
add.s64 %rd453, %rd453, 2;

BB78_47:
setp.lt.s32	%p55, %r5, 3;
@%p55 bra BB78_50;

add.s64 %rd264, %rd206, %rd208;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd265, %r39, 2;
add.s64 %rd266, %rd264, %rd265;
ld.shared.u16 %rs152, [%rd266+4];
st.local.u16 [%rd453], %rs152;

BB78_50:
setp.eq.s32	%p56, %r5, 0;
@%p56 bra BB78_55;

add.u64 %rd275, %SP, 0;
cvta.to.local.u64 %rd276, %rd275;
ld.local.u16 %rs248, [%rd276];
mul.wide.u32 %rd277, %r5, 2;
add.s64 %rd278, %rd277, 8589934590;
shr.u64 %rd279, %rd278, 1;
cvt.u32.u64	%r6, %rd279;
setp.lt.s32	%p57, %r6, 1;
@%p57 bra BB78_53;

ld.local.u16 %rs157, [%rd276+2];
mul.wide.s16 %r41, %rs157, %rs248;
cvt.u16.u32	%rs248, %r41;

BB78_53:
setp.lt.s32	%p58, %r6, 2;
@%p58 bra BB78_55;

ld.local.u16 %rs158, [%rd276+4];
mul.wide.s16 %r42, %rs158, %rs248;
cvt.u16.u32	%rs248, %r42;

BB78_55:
bar.sync 0;
@%p56 bra BB78_57;

st.shared.u16 [%rd37], %rs248;

BB78_57:
bar.sync 0;
setp.gt.s32	%p60, %r3, 767;
mov.u32 %r133, 256;
@%p60 bra BB78_59;

add.s32 %r44, %r3, 2;
mul.hi.s32 %r45, %r44, 1431655766;
shr.u32 %r46, %r45, 31;
add.s32 %r133, %r45, %r46;

BB78_59:
add.s64 %rd454, %rd206, %rd208;
add.s64 %rd67, %rd454, %rd241;
setp.eq.s32	%p61, %r133, 256;
@%p61 bra BB78_101;
bra.uni BB78_60;

BB78_101:
@%p24 bra BB78_103;

ld.shared.u16 %rs168, [%rd454];
mul.wide.s16 %r64, %rs168, %rs6;
st.shared.u16 [%rd454], %r64;

BB78_103:
setp.lt.s32	%p12, %r1, 1;
ld.shared.u16 %rs247, [%rd37];
bar.sync 0;
@%p12 bra BB78_105;

ld.shared.u16 %rs169, [%rd37+-2];
mul.wide.s16 %r65, %rs169, %rs247;
cvt.u16.u32	%rs247, %r65;

BB78_105:
bar.sync 0;
st.shared.u16 [%rd37], %rs247;
bar.sync 0;
setp.lt.s32	%p94, %r1, 2;
@%p94 bra BB78_107;

ld.shared.u16 %rs170, [%rd37+-4];
mul.wide.s16 %r66, %rs170, %rs247;
cvt.u16.u32	%rs247, %r66;

BB78_107:
bar.sync 0;
st.shared.u16 [%rd37], %rs247;
bar.sync 0;
setp.lt.s32	%p95, %r1, 4;
@%p95 bra BB78_109;

ld.shared.u16 %rs171, [%rd37+-8];
mul.wide.s16 %r67, %rs171, %rs247;
cvt.u16.u32	%rs247, %r67;

BB78_109:
bar.sync 0;
st.shared.u16 [%rd37], %rs247;
bar.sync 0;
setp.lt.s32	%p96, %r1, 8;
@%p96 bra BB78_111;

ld.shared.u16 %rs172, [%rd37+-16];
mul.wide.s16 %r68, %rs172, %rs247;
cvt.u16.u32	%rs247, %r68;

BB78_111:
bar.sync 0;
st.shared.u16 [%rd37], %rs247;
bar.sync 0;
setp.lt.s32	%p97, %r1, 16;
@%p97 bra BB78_113;

ld.shared.u16 %rs173, [%rd37+-32];
mul.wide.s16 %r69, %rs173, %rs247;
cvt.u16.u32	%rs247, %r69;

BB78_113:
bar.sync 0;
st.shared.u16 [%rd37], %rs247;
bar.sync 0;
setp.lt.s32	%p98, %r1, 32;
@%p98 bra BB78_115;

ld.shared.u16 %rs174, [%rd37+-64];
mul.wide.s16 %r70, %rs174, %rs247;
cvt.u16.u32	%rs247, %r70;

BB78_115:
bar.sync 0;
st.shared.u16 [%rd37], %rs247;
bar.sync 0;
setp.lt.s32	%p99, %r1, 64;
@%p99 bra BB78_117;

ld.shared.u16 %rs175, [%rd37+-128];
mul.wide.s16 %r71, %rs175, %rs247;
cvt.u16.u32	%rs247, %r71;

BB78_117:
bar.sync 0;
st.shared.u16 [%rd37], %rs247;
bar.sync 0;
setp.lt.s32	%p100, %r1, 128;
@%p100 bra BB78_119;

ld.shared.u16 %rs176, [%rd37+-256];
mul.wide.s16 %r72, %rs176, %rs247;
cvt.u16.u32	%rs247, %r72;

BB78_119:
bar.sync 0;
st.shared.u16 [%rd37], %rs247;
bar.sync 0;
ld.shared.u16 %rs297, [%rd454+510];
mov.u16 %rs286, %rs6;
@%p1 bra BB78_121;

ld.shared.u16 %rs286, [%rd37+-2];

BB78_121:
bar.sync 0;
st.shared.u16 [%rd37], %rs286;
bar.sync 0;
bra.uni BB78_122;

BB78_60:
@%p24 bra BB78_62;

ld.shared.u16 %rs159, [%rd454];
mul.wide.s16 %r47, %rs159, %rs6;
st.shared.u16 [%rd454], %r47;

BB78_62:
setp.ge.s32	%p63, %r1, %r133;
mov.u16 %rs295, %rs6;
@%p63 bra BB78_64;

ld.shared.u16 %rs12, [%rd37];
mov.u16 %rs295, %rs12;

BB78_64:
mov.u16 %rs256, %rs295;
mov.u16 %rs294, %rs256;
bar.sync 0;
setp.le.s32	%p64, %r1, %r133;
setp.gt.s32	%p65, %r1, 0;
and.pred %p66, %p64, %p65;
@!%p66 bra BB78_66;
bra.uni BB78_65;

BB78_65:
ld.shared.u16 %rs160, [%rd37+-2];
mul.wide.s16 %r48, %rs160, %rs294;
cvt.u16.u32	%rs294, %r48;

BB78_66:
mov.u16 %rs293, %rs294;
bar.sync 0;
@%p63 bra BB78_68;

st.shared.u16 [%rd37], %rs293;

BB78_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r49, %r1, -2;
setp.lt.s32	%p68, %r49, %r133;
and.pred %p69, %p68, %p4;
@!%p69 bra BB78_70;
bra.uni BB78_69;

BB78_69:
ld.shared.u16 %rs161, [%rd37+-4];
mul.wide.s16 %r50, %rs161, %rs293;
cvt.u16.u32	%rs293, %r50;

BB78_70:
mov.u16 %rs292, %rs293;
bar.sync 0;
@%p63 bra BB78_72;

st.shared.u16 [%rd37], %rs292;

BB78_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r51, %r1, -4;
setp.lt.s32	%p71, %r51, %r133;
and.pred %p72, %p71, %p5;
@!%p72 bra BB78_74;
bra.uni BB78_73;

BB78_73:
ld.shared.u16 %rs162, [%rd37+-8];
mul.wide.s16 %r52, %rs162, %rs292;
cvt.u16.u32	%rs292, %r52;

BB78_74:
mov.u16 %rs291, %rs292;
bar.sync 0;
@%p63 bra BB78_76;

st.shared.u16 [%rd37], %rs291;

BB78_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r53, %r1, -8;
setp.lt.s32	%p74, %r53, %r133;
and.pred %p75, %p74, %p6;
@!%p75 bra BB78_78;
bra.uni BB78_77;

BB78_77:
ld.shared.u16 %rs163, [%rd37+-16];
mul.wide.s16 %r54, %rs163, %rs291;
cvt.u16.u32	%rs291, %r54;

BB78_78:
mov.u16 %rs290, %rs291;
bar.sync 0;
@%p63 bra BB78_80;

st.shared.u16 [%rd37], %rs290;

BB78_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r55, %r1, -16;
setp.lt.s32	%p77, %r55, %r133;
and.pred %p78, %p77, %p7;
@!%p78 bra BB78_82;
bra.uni BB78_81;

BB78_81:
ld.shared.u16 %rs164, [%rd37+-32];
mul.wide.s16 %r56, %rs164, %rs290;
cvt.u16.u32	%rs290, %r56;

BB78_82:
mov.u16 %rs289, %rs290;
bar.sync 0;
@%p63 bra BB78_84;

st.shared.u16 [%rd37], %rs289;

BB78_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r57, %r1, -32;
setp.lt.s32	%p80, %r57, %r133;
and.pred %p81, %p80, %p8;
@!%p81 bra BB78_86;
bra.uni BB78_85;

BB78_85:
ld.shared.u16 %rs165, [%rd37+-64];
mul.wide.s16 %r58, %rs165, %rs289;
cvt.u16.u32	%rs289, %r58;

BB78_86:
mov.u16 %rs288, %rs289;
bar.sync 0;
@%p63 bra BB78_88;

st.shared.u16 [%rd37], %rs288;

BB78_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r59, %r1, -64;
setp.lt.s32	%p83, %r59, %r133;
and.pred %p84, %p83, %p9;
@!%p84 bra BB78_90;
bra.uni BB78_89;

BB78_89:
ld.shared.u16 %rs166, [%rd37+-128];
mul.wide.s16 %r60, %rs166, %rs288;
cvt.u16.u32	%rs288, %r60;

BB78_90:
mov.u16 %rs287, %rs288;
bar.sync 0;
@%p63 bra BB78_92;

st.shared.u16 [%rd37], %rs287;

BB78_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r61, %r1, -128;
setp.lt.s32	%p86, %r61, %r133;
and.pred %p87, %p86, %p10;
@!%p87 bra BB78_94;
bra.uni BB78_93;

BB78_93:
ld.shared.u16 %rs167, [%rd37+-256];
mul.wide.s16 %r62, %rs167, %rs287;
cvt.u16.u32	%rs287, %r62;

BB78_94:
bar.sync 0;
@%p63 bra BB78_96;

st.shared.u16 [%rd37], %rs287;

BB78_96:
setp.lt.s32	%p11, %r1, %r133;
bar.sync 0;
add.s32 %r63, %r133, -1;
mul.wide.s32 %rd289, %r63, 2;
add.s64 %rd290, %rd454, %rd289;
ld.shared.u16 %rs297, [%rd290];
not.pred %p89, %p11;
or.pred %p91, %p1, %p89;
selp.b16	%rs246, %rs6, %rs287, %p11;
@%p91 bra BB78_98;

ld.shared.u16 %rs246, [%rd37+-2];

BB78_98:
bar.sync 0;
@%p63 bra BB78_100;

st.shared.u16 [%rd37], %rs246;

BB78_100:
bar.sync 0;

BB78_122:
mov.u16 %rs296, %rs297;
@%p56 bra BB78_124;

ld.shared.u16 %rs248, [%rd37];

BB78_124:
add.u64 %rd291, %SP, 0;
cvta.to.local.u64 %rd70, %rd291;
bar.sync 0;
mul.wide.s32 %rd292, %r5, 2;
add.s64 %rd72, %rd70, %rd292;
setp.ge.u64	%p103, %rd70, %rd72;
@%p103 bra BB78_126;

ld.local.u16 %rs177, [%rd70];
mul.wide.s16 %r73, %rs177, %rs248;
cvt.u16.u32	%rs248, %r73;
add.s64 %rd298, %rd206, %rd208;
mul.lo.s32 %r74, %r1, 3;
mul.wide.s32 %rd299, %r74, 2;
add.s64 %rd300, %rd298, %rd299;
st.shared.u16 [%rd300], %rs248;

BB78_126:
add.s64 %rd73, %rd70, 2;
setp.ge.u64	%p104, %rd73, %rd72;
@%p104 bra BB78_128;

ld.local.u16 %rs178, [%rd70+2];
mul.wide.s16 %r75, %rs178, %rs248;
cvt.u16.u32	%rs248, %r75;
add.s64 %rd306, %rd206, %rd208;
mul.lo.s32 %r76, %r1, 3;
mul.wide.s32 %rd307, %r76, 2;
add.s64 %rd308, %rd306, %rd307;
st.shared.u16 [%rd308+2], %rs248;

BB78_128:
add.s64 %rd309, %rd73, 2;
setp.ge.u64	%p105, %rd309, %rd72;
@%p105 bra BB78_130;

ld.local.u16 %rs179, [%rd70+4];
mul.wide.s16 %r77, %rs179, %rs248;
add.s64 %rd315, %rd206, %rd208;
mul.lo.s32 %r78, %r1, 3;
mul.wide.s32 %rd316, %r78, 2;
add.s64 %rd317, %rd315, %rd316;
st.shared.u16 [%rd317+4], %r77;

BB78_130:
bar.sync 0;
@%p45 bra BB78_141;
bra.uni BB78_131;

BB78_141:
add.s64 %rd326, %rd41, %rd210;
ld.shared.u16 %rs186, [%rd37];
ld.shared.u16 %rs187, [%rd37+512];
ld.shared.u16 %rs188, [%rd37+1024];
st.global.u16 [%rd326], %rs186;
st.global.u16 [%rd326+512], %rs187;
st.global.u16 [%rd326+1024], %rs188;
bra.uni BB78_142;

BB78_131:
mov.u64 %rd455, %rd34;
setp.ge.u64	%p106, %rd454, %rd67;
mov.u64 %rd460, %rd41;
@%p106 bra BB78_142;

BB78_132:
mov.u64 %rd78, %rd460;
sub.s64 %rd79, %rd60, %rd455;
setp.gt.s64	%p107, %rd79, 1534;
shl.b64 %rd321, %rd61, 1;
add.s64 %rd80, %rd454, %rd321;
add.s64 %rd81, %rd78, %rd321;
@%p107 bra BB78_139;
bra.uni BB78_133;

BB78_139:
ld.shared.u16 %rs183, [%rd80];
ld.shared.u16 %rs184, [%rd80+512];
ld.shared.u16 %rs185, [%rd80+1024];
st.global.u16 [%rd81], %rs183;
st.global.u16 [%rd81+512], %rs184;
st.global.u16 [%rd81+1024], %rs185;
bra.uni BB78_140;

BB78_133:
shr.s64 %rd82, %rd79, 1;
setp.ge.s64	%p108, %rd61, %rd82;
@%p108 bra BB78_135;

ld.shared.u16 %rs180, [%rd80];
st.global.u16 [%rd81], %rs180;

BB78_135:
add.s32 %r79, %r1, 256;
cvt.s64.s32	%rd323, %r79;
setp.ge.s64	%p109, %rd323, %rd82;
@%p109 bra BB78_137;

ld.shared.u16 %rs181, [%rd80+512];
st.global.u16 [%rd81+512], %rs181;

BB78_137:
add.s32 %r80, %r1, 512;
cvt.s64.s32	%rd324, %r80;
setp.ge.s64	%p110, %rd324, %rd82;
@%p110 bra BB78_140;

ld.shared.u16 %rs182, [%rd80+1024];
st.global.u16 [%rd81+1024], %rs182;

BB78_140:
add.s64 %rd454, %rd454, 1536;
add.s64 %rd455, %rd455, 1536;
add.s64 %rd85, %rd78, 1536;
setp.lt.u64	%p111, %rd454, %rd67;
mov.u64 %rd460, %rd85;
@%p111 bra BB78_132;

BB78_142:
bar.sync 0;
add.s64 %rd477, %rd40, 1536;
add.s64 %rd461, %rd41, 1536;
add.s64 %rd449, %rd39, 1536;
mov.u64 %rd470, %rd449;
sub.s64 %rd327, %rd449, %rd30;
setp.lt.s64	%p112, %rd327, 0;
@%p112 bra BB78_29;
bra.uni BB78_259;

BB78_143:
setp.gt.s64	%p113, %rd35, -1;
@%p113 bra BB78_259;

mov.u64 %rd456, %rd470;
mul.wide.s32 %rd328, %r1, 2;
add.s64 %rd92, %rd34, %rd328;
mov.u64 %rd459, %rd461;
mov.u64 %rd468, %rd470;
mov.u64 %rd475, %rd477;
mov.u16 %rs284, %rs296;

BB78_145:
mov.u16 %rs61, %rs284;
mov.u64 %rd473, %rd475;
mov.u64 %rd95, %rd473;
mov.u64 %rd466, %rd468;
mov.u64 %rd94, %rd466;
mov.u64 %rd93, %rd456;
sub.s64 %rd329, %rd30, %rd93;
shr.u64 %rd330, %rd329, 1;
cvt.u32.u64	%r81, %rd330;
mov.u32 %r82, 768;
min.s32 %r9, %r81, %r82;
setp.eq.s32	%p114, %r9, 768;
@%p114 bra BB78_157;
bra.uni BB78_146;

BB78_157:
mul.wide.s32 %rd352, %r1, 2;
add.s64 %rd353, %rd95, %rd352;
ld.global.u16 %rs195, [%rd353];
st.u16 [%rd92], %rs195;
ld.global.u16 %rs196, [%rd353+512];
st.u16 [%rd92+512], %rs196;
ld.global.u16 %rs197, [%rd353+1024];
st.u16 [%rd92+1024], %rs197;
mov.u64 %rd478, 768;
bra.uni BB78_158;

BB78_146:
cvt.s64.s32	%rd478, %r9;
setp.lt.s32	%p115, %r9, 1;
@%p115 bra BB78_158;

mov.u64 %rd463, %rd34;
mov.u64 %rd462, %rd94;
mov.u64 %rd467, %rd94;
mov.u64 %rd474, %rd95;

BB78_148:
mov.u64 %rd103, %rd474;
mov.u64 %rd102, %rd467;
mov.u64 %rd100, %rd462;
mul.wide.s32 %rd331, %r9, 2;
add.s64 %rd332, %rd94, %rd331;
sub.s64 %rd104, %rd332, %rd100;
setp.gt.s64	%p116, %rd104, 1534;
@%p116 bra BB78_155;
bra.uni BB78_149;

BB78_155:
add.s64 %rd346, %rd103, %rd328;
ld.global.u16 %rs192, [%rd346];
add.s64 %rd347, %rd463, %rd328;
st.u16 [%rd347], %rs192;
ld.global.u16 %rs193, [%rd346+512];
st.u16 [%rd347+512], %rs193;
ld.global.u16 %rs194, [%rd346+1024];
st.u16 [%rd347+1024], %rs194;
bra.uni BB78_156;

BB78_149:
shr.s64 %rd105, %rd104, 1;
cvt.s64.s32	%rd333, %r1;
setp.ge.s64	%p117, %rd333, %rd105;
@%p117 bra BB78_151;

add.s64 %rd335, %rd103, %rd328;
ld.global.u16 %rs189, [%rd335];
add.s64 %rd336, %rd463, %rd328;
st.u16 [%rd336], %rs189;

BB78_151:
add.s32 %r83, %r1, 256;
cvt.s64.s32	%rd337, %r83;
setp.ge.s64	%p118, %rd337, %rd105;
@%p118 bra BB78_153;

add.s64 %rd339, %rd103, %rd328;
ld.global.u16 %rs190, [%rd339+512];
add.s64 %rd340, %rd463, %rd328;
st.u16 [%rd340+512], %rs190;

BB78_153:
add.s32 %r84, %r1, 512;
cvt.s64.s32	%rd341, %r84;
setp.ge.s64	%p119, %rd341, %rd105;
@%p119 bra BB78_156;

add.s64 %rd343, %rd103, %rd328;
ld.global.u16 %rs191, [%rd343+1024];
add.s64 %rd344, %rd463, %rd328;
st.u16 [%rd344+1024], %rs191;

BB78_156:
add.s64 %rd107, %rd103, 1536;
add.s64 %rd463, %rd463, 1536;
add.s64 %rd462, %rd102, 1536;
mov.u64 %rd109, %rd462;
sub.s64 %rd350, %rd462, %rd332;
setp.lt.s64	%p120, %rd350, 0;
mov.u64 %rd467, %rd109;
mov.u64 %rd474, %rd107;
@%p120 bra BB78_148;

BB78_158:
bar.sync 0;
shl.b64 %rd354, %rd478, 1;
add.s64 %rd112, %rd34, %rd354;
and.b64 %rd355, %rd478, 9223372036854775807;
cvt.u32.u64	%r10, %rd478;
mul.wide.s32 %rd356, %r1, -3;
add.s64 %rd357, %rd355, %rd356;
cvt.u32.u64	%r85, %rd357;
mov.u32 %r86, 3;
min.s32 %r11, %r85, %r86;
mov.u32 %r87, 0;
max.s32 %r12, %r11, %r87;
setp.gt.u32	%p121, %r12, 2;
@%p121 bra BB78_165;
bra.uni BB78_159;

BB78_165:
mul.lo.s32 %r91, %r1, 3;
mul.wide.s32 %rd367, %r91, 2;
add.s64 %rd368, %rd34, %rd367;
ld.u16 %rs201, [%rd368];
add.u64 %rd369, %SP, 0;
cvta.to.local.u64 %rd370, %rd369;
st.local.u16 [%rd370], %rs201;
ld.u16 %rs202, [%rd368+2];
st.local.u16 [%rd370+2], %rs202;
ld.u16 %rs203, [%rd368+4];
st.local.u16 [%rd370+4], %rs203;
bra.uni BB78_166;

BB78_159:
add.u64 %rd358, %SP, 0;
cvta.to.local.u64 %rd479, %rd358;
setp.lt.s32	%p122, %r11, 1;
@%p122 bra BB78_161;

mul.lo.s32 %r88, %r1, 3;
mul.wide.s32 %rd359, %r88, 2;
add.s64 %rd360, %rd34, %rd359;
ld.u16 %rs198, [%rd360];
cvta.to.local.u64 %rd362, %rd358;
st.local.u16 [%rd362], %rs198;
add.s64 %rd479, %rd362, 2;

BB78_161:
setp.lt.s32	%p123, %r12, 2;
@%p123 bra BB78_163;

mul.lo.s32 %r89, %r1, 3;
mul.wide.s32 %rd363, %r89, 2;
add.s64 %rd364, %rd34, %rd363;
ld.u16 %rs199, [%rd364+2];
st.local.u16 [%rd479], %rs199;
add.s64 %rd479, %rd479, 2;

BB78_163:
setp.lt.s32	%p124, %r12, 3;
@%p124 bra BB78_166;

mul.lo.s32 %r90, %r1, 3;
mul.wide.s32 %rd365, %r90, 2;
add.s64 %rd366, %rd34, %rd365;
ld.u16 %rs200, [%rd366+4];
st.local.u16 [%rd479], %rs200;

BB78_166:
setp.eq.s32	%p125, %r12, 0;
@%p125 bra BB78_171;

add.u64 %rd371, %SP, 0;
cvta.to.local.u64 %rd372, %rd371;
ld.local.u16 %rs298, [%rd372];
mul.wide.u32 %rd373, %r12, 2;
add.s64 %rd374, %rd373, 8589934590;
shr.u64 %rd375, %rd374, 1;
cvt.u32.u64	%r13, %rd375;
setp.lt.s32	%p126, %r13, 1;
@%p126 bra BB78_169;

ld.local.u16 %rs205, [%rd372+2];
mul.wide.s16 %r92, %rs205, %rs298;
cvt.u16.u32	%rs298, %r92;

BB78_169:
setp.lt.s32	%p127, %r13, 2;
@%p127 bra BB78_171;

ld.local.u16 %rs206, [%rd372+4];
mul.wide.s16 %r93, %rs206, %rs298;
cvt.u16.u32	%rs298, %r93;

BB78_171:
bar.sync 0;
@%p125 bra BB78_173;

st.u16 [%rd92], %rs298;

BB78_173:
bar.sync 0;
setp.gt.s32	%p129, %r10, 767;
mov.u32 %r134, 256;
@%p129 bra BB78_175;

add.s32 %r95, %r10, 2;
mul.hi.s32 %r96, %r95, 1431655766;
shr.u32 %r97, %r96, 31;
add.s32 %r134, %r96, %r97;

BB78_175:
setp.eq.s32	%p130, %r134, 256;
@%p130 bra BB78_217;
bra.uni BB78_176;

BB78_217:
@%p24 bra BB78_219;

ld.u16 %rs216, [%rd34];
mul.wide.s16 %r115, %rs216, %rs61;
st.u16 [%rd34], %r115;

BB78_219:
setp.lt.s32	%p22, %r1, 1;
ld.u16 %rs250, [%rd92];
bar.sync 0;
@%p22 bra BB78_221;

ld.u16 %rs217, [%rd92+-2];
mul.wide.s16 %r116, %rs217, %rs250;
cvt.u16.u32	%rs250, %r116;

BB78_221:
bar.sync 0;
st.u16 [%rd92], %rs250;
bar.sync 0;
setp.lt.s32	%p163, %r1, 2;
@%p163 bra BB78_223;

ld.u16 %rs218, [%rd92+-4];
mul.wide.s16 %r117, %rs218, %rs250;
cvt.u16.u32	%rs250, %r117;

BB78_223:
bar.sync 0;
st.u16 [%rd92], %rs250;
bar.sync 0;
setp.lt.s32	%p164, %r1, 4;
@%p164 bra BB78_225;

ld.u16 %rs219, [%rd92+-8];
mul.wide.s16 %r118, %rs219, %rs250;
cvt.u16.u32	%rs250, %r118;

BB78_225:
bar.sync 0;
st.u16 [%rd92], %rs250;
bar.sync 0;
setp.lt.s32	%p165, %r1, 8;
@%p165 bra BB78_227;

ld.u16 %rs220, [%rd92+-16];
mul.wide.s16 %r119, %rs220, %rs250;
cvt.u16.u32	%rs250, %r119;

BB78_227:
bar.sync 0;
st.u16 [%rd92], %rs250;
bar.sync 0;
setp.lt.s32	%p166, %r1, 16;
@%p166 bra BB78_229;

ld.u16 %rs221, [%rd92+-32];
mul.wide.s16 %r120, %rs221, %rs250;
cvt.u16.u32	%rs250, %r120;

BB78_229:
bar.sync 0;
st.u16 [%rd92], %rs250;
bar.sync 0;
setp.lt.s32	%p167, %r1, 32;
@%p167 bra BB78_231;

ld.u16 %rs222, [%rd92+-64];
mul.wide.s16 %r121, %rs222, %rs250;
cvt.u16.u32	%rs250, %r121;

BB78_231:
bar.sync 0;
st.u16 [%rd92], %rs250;
bar.sync 0;
setp.lt.s32	%p168, %r1, 64;
@%p168 bra BB78_233;

ld.u16 %rs223, [%rd92+-128];
mul.wide.s16 %r122, %rs223, %rs250;
cvt.u16.u32	%rs250, %r122;

BB78_233:
bar.sync 0;
st.u16 [%rd92], %rs250;
bar.sync 0;
setp.lt.s32	%p169, %r1, 128;
@%p169 bra BB78_235;

ld.u16 %rs224, [%rd92+-256];
mul.wide.s16 %r123, %rs224, %rs250;
cvt.u16.u32	%rs250, %r123;

BB78_235:
bar.sync 0;
st.u16 [%rd92], %rs250;
bar.sync 0;
ld.u16 %rs285, [%rd34+510];
mov.u16 %rs274, %rs61;
@%p1 bra BB78_237;

ld.u16 %rs274, [%rd92+-2];

BB78_237:
bar.sync 0;
st.u16 [%rd92], %rs274;
bar.sync 0;
bra.uni BB78_238;

BB78_176:
@%p24 bra BB78_178;

ld.u16 %rs207, [%rd34];
mul.wide.s16 %r98, %rs207, %rs61;
st.u16 [%rd34], %r98;

BB78_178:
setp.ge.s32	%p132, %r1, %r134;
mov.u16 %rs283, %rs61;
@%p132 bra BB78_180;

ld.u16 %rs67, [%rd92];
mov.u16 %rs283, %rs67;

BB78_180:
mov.u16 %rs266, %rs283;
mov.u16 %rs282, %rs266;
bar.sync 0;
setp.le.s32	%p133, %r1, %r134;
setp.gt.s32	%p134, %r1, 0;
and.pred %p135, %p133, %p134;
@!%p135 bra BB78_182;
bra.uni BB78_181;

BB78_181:
ld.u16 %rs208, [%rd92+-2];
mul.wide.s16 %r99, %rs208, %rs282;
cvt.u16.u32	%rs282, %r99;

BB78_182:
mov.u16 %rs281, %rs282;
bar.sync 0;
@%p132 bra BB78_184;

st.u16 [%rd92], %rs281;

BB78_184:
setp.gt.s32	%p14, %r1, 1;
bar.sync 0;
add.s32 %r100, %r1, -2;
setp.lt.s32	%p137, %r100, %r134;
and.pred %p138, %p137, %p14;
@!%p138 bra BB78_186;
bra.uni BB78_185;

BB78_185:
ld.u16 %rs209, [%rd92+-4];
mul.wide.s16 %r101, %rs209, %rs281;
cvt.u16.u32	%rs281, %r101;

BB78_186:
mov.u16 %rs280, %rs281;
bar.sync 0;
@%p132 bra BB78_188;

st.u16 [%rd92], %rs280;

BB78_188:
setp.gt.s32	%p15, %r1, 3;
bar.sync 0;
add.s32 %r102, %r1, -4;
setp.lt.s32	%p140, %r102, %r134;
and.pred %p141, %p140, %p15;
@!%p141 bra BB78_190;
bra.uni BB78_189;

BB78_189:
ld.u16 %rs210, [%rd92+-8];
mul.wide.s16 %r103, %rs210, %rs280;
cvt.u16.u32	%rs280, %r103;

BB78_190:
mov.u16 %rs279, %rs280;
bar.sync 0;
@%p132 bra BB78_192;

st.u16 [%rd92], %rs279;

BB78_192:
setp.gt.s32	%p16, %r1, 7;
bar.sync 0;
add.s32 %r104, %r1, -8;
setp.lt.s32	%p143, %r104, %r134;
and.pred %p144, %p143, %p16;
@!%p144 bra BB78_194;
bra.uni BB78_193;

BB78_193:
ld.u16 %rs211, [%rd92+-16];
mul.wide.s16 %r105, %rs211, %rs279;
cvt.u16.u32	%rs279, %r105;

BB78_194:
mov.u16 %rs278, %rs279;
bar.sync 0;
@%p132 bra BB78_196;

st.u16 [%rd92], %rs278;

BB78_196:
setp.gt.s32	%p17, %r1, 15;
bar.sync 0;
add.s32 %r106, %r1, -16;
setp.lt.s32	%p146, %r106, %r134;
and.pred %p147, %p146, %p17;
@!%p147 bra BB78_198;
bra.uni BB78_197;

BB78_197:
ld.u16 %rs212, [%rd92+-32];
mul.wide.s16 %r107, %rs212, %rs278;
cvt.u16.u32	%rs278, %r107;

BB78_198:
mov.u16 %rs277, %rs278;
bar.sync 0;
@%p132 bra BB78_200;

st.u16 [%rd92], %rs277;

BB78_200:
setp.gt.s32	%p18, %r1, 31;
bar.sync 0;
add.s32 %r108, %r1, -32;
setp.lt.s32	%p149, %r108, %r134;
and.pred %p150, %p149, %p18;
@!%p150 bra BB78_202;
bra.uni BB78_201;

BB78_201:
ld.u16 %rs213, [%rd92+-64];
mul.wide.s16 %r109, %rs213, %rs277;
cvt.u16.u32	%rs277, %r109;

BB78_202:
mov.u16 %rs276, %rs277;
bar.sync 0;
@%p132 bra BB78_204;

st.u16 [%rd92], %rs276;

BB78_204:
setp.gt.s32	%p19, %r1, 63;
bar.sync 0;
add.s32 %r110, %r1, -64;
setp.lt.s32	%p152, %r110, %r134;
and.pred %p153, %p152, %p19;
@!%p153 bra BB78_206;
bra.uni BB78_205;

BB78_205:
ld.u16 %rs214, [%rd92+-128];
mul.wide.s16 %r111, %rs214, %rs276;
cvt.u16.u32	%rs276, %r111;

BB78_206:
mov.u16 %rs275, %rs276;
bar.sync 0;
@%p132 bra BB78_208;

st.u16 [%rd92], %rs275;

BB78_208:
setp.gt.s32	%p20, %r1, 127;
bar.sync 0;
add.s32 %r112, %r1, -128;
setp.lt.s32	%p155, %r112, %r134;
and.pred %p156, %p155, %p20;
@!%p156 bra BB78_210;
bra.uni BB78_209;

BB78_209:
ld.u16 %rs215, [%rd92+-256];
mul.wide.s16 %r113, %rs215, %rs275;
cvt.u16.u32	%rs275, %r113;

BB78_210:
bar.sync 0;
@%p132 bra BB78_212;

st.u16 [%rd92], %rs275;

BB78_212:
setp.lt.s32	%p21, %r1, %r134;
bar.sync 0;
add.s32 %r114, %r134, -1;
mul.wide.s32 %rd380, %r114, 2;
add.s64 %rd381, %rd34, %rd380;
ld.u16 %rs285, [%rd381];
not.pred %p158, %p21;
or.pred %p160, %p1, %p158;
selp.b16	%rs249, %rs61, %rs275, %p21;
@%p160 bra BB78_214;

ld.u16 %rs249, [%rd92+-2];

BB78_214:
bar.sync 0;
@%p132 bra BB78_216;

st.u16 [%rd92], %rs249;

BB78_216:
bar.sync 0;

BB78_238:
mov.u16 %rs284, %rs285;
@%p125 bra BB78_240;

ld.u16 %rs298, [%rd92];

BB78_240:
add.u64 %rd382, %SP, 0;
cvta.to.local.u64 %rd119, %rd382;
bar.sync 0;
mul.wide.s32 %rd383, %r12, 2;
add.s64 %rd121, %rd119, %rd383;
setp.ge.u64	%p172, %rd119, %rd121;
@%p172 bra BB78_242;

ld.local.u16 %rs225, [%rd119];
mul.wide.s16 %r124, %rs225, %rs298;
cvt.u16.u32	%rs298, %r124;
mul.lo.s32 %r125, %r1, 3;
mul.wide.s32 %rd386, %r125, 2;
add.s64 %rd387, %rd34, %rd386;
st.u16 [%rd387], %rs298;

BB78_242:
add.s64 %rd122, %rd119, 2;
setp.ge.u64	%p173, %rd122, %rd121;
@%p173 bra BB78_244;

ld.local.u16 %rs226, [%rd119+2];
mul.wide.s16 %r126, %rs226, %rs298;
cvt.u16.u32	%rs298, %r126;
mul.lo.s32 %r127, %r1, 3;
mul.wide.s32 %rd390, %r127, 2;
add.s64 %rd391, %rd34, %rd390;
st.u16 [%rd391+2], %rs298;

BB78_244:
add.s64 %rd392, %rd122, 2;
setp.ge.u64	%p174, %rd392, %rd121;
@%p174 bra BB78_246;

ld.local.u16 %rs227, [%rd119+4];
mul.wide.s16 %r128, %rs227, %rs298;
mul.lo.s32 %r129, %r1, 3;
mul.wide.s32 %rd395, %r129, 2;
add.s64 %rd396, %rd34, %rd395;
st.u16 [%rd396+4], %r128;

BB78_246:
bar.sync 0;
@%p114 bra BB78_257;
bra.uni BB78_247;

BB78_257:
mul.wide.s32 %rd403, %r1, 2;
add.s64 %rd404, %rd459, %rd403;
ld.u16 %rs234, [%rd92];
st.global.u16 [%rd404], %rs234;
ld.u16 %rs235, [%rd92+512];
st.global.u16 [%rd404+512], %rs235;
ld.u16 %rs236, [%rd92+1024];
st.global.u16 [%rd404+1024], %rs236;
bra.uni BB78_258;

BB78_247:
mov.u64 %rd480, 0;
setp.ge.u64	%p175, %rd34, %rd112;
mov.u64 %rd481, %rd328;
@%p175 bra BB78_258;

BB78_248:
mov.u64 %rd125, %rd481;
add.s64 %rd398, %rd34, %rd480;
sub.s64 %rd126, %rd112, %rd398;
setp.gt.s64	%p176, %rd126, 1534;
add.s64 %rd127, %rd34, %rd125;
add.s64 %rd128, %rd459, %rd125;
@%p176 bra BB78_255;
bra.uni BB78_249;

BB78_255:
ld.u16 %rs231, [%rd127];
st.global.u16 [%rd128], %rs231;
ld.u16 %rs232, [%rd127+512];
st.global.u16 [%rd128+512], %rs232;
ld.u16 %rs233, [%rd127+1024];
st.global.u16 [%rd128+1024], %rs233;
bra.uni BB78_256;

BB78_249:
shr.s64 %rd129, %rd126, 1;
cvt.s64.s32	%rd399, %r1;
setp.ge.s64	%p177, %rd399, %rd129;
@%p177 bra BB78_251;

ld.u16 %rs228, [%rd127];
st.global.u16 [%rd128], %rs228;

BB78_251:
add.s32 %r130, %r1, 256;
cvt.s64.s32	%rd400, %r130;
setp.ge.s64	%p178, %rd400, %rd129;
@%p178 bra BB78_253;

ld.u16 %rs229, [%rd127+512];
st.global.u16 [%rd128+512], %rs229;

BB78_253:
add.s32 %r131, %r1, 512;
cvt.s64.s32	%rd401, %r131;
setp.ge.s64	%p179, %rd401, %rd129;
@%p179 bra BB78_256;

ld.u16 %rs230, [%rd127+1024];
st.global.u16 [%rd128+1024], %rs230;

BB78_256:
add.s64 %rd130, %rd125, 1536;
add.s64 %rd480, %rd480, 1536;
add.s64 %rd402, %rd34, %rd480;
setp.lt.u64	%p180, %rd402, %rd112;
mov.u64 %rd481, %rd130;
@%p180 bra BB78_248;

BB78_258:
bar.sync 0;
add.s64 %rd475, %rd95, 1536;
add.s64 %rd459, %rd459, 1536;
add.s64 %rd456, %rd94, 1536;
mov.u64 %rd468, %rd456;
sub.s64 %rd405, %rd456, %rd30;
setp.lt.s64	%p181, %rd405, 0;
@%p181 bra BB78_145;

BB78_259:
@%p24 bra BB78_275;


	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r132, 1, 0, p; 
} 


	setp.eq.s32	%p183, %r132, 0;
@%p183 bra BB78_274;

mov.u64 %rd407, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd408, %rd407;
sub.s64 %rd137, %rd34, %rd408;
setp.eq.s64	%p184, %rd34, 0;
@%p184 bra BB78_275;

add.s64 %rd409, %rd137, -16;
add.s64 %rd411, %rd407, %rd409;
add.s64 %rd139, %rd408, %rd409;
ld.shared.u8 %rs237, [%rd411];
or.b16 %rs238, %rs237, 1;
st.shared.u8 [%rd411], %rs238;
ld.shared.u64 %rd140, [%rd411+8];
setp.eq.s64	%p185, %rd140, 0;
mov.u64 %rd485, %rd139;
@%p185 bra BB78_268;

mov.u64 %rd141, %rd139;
ld.u8 %rs239, [%rd140];
and.b16 %rs240, %rs239, 1;
setp.eq.b16	%p186, %rs240, 1;
mov.u64 %rd485, %rd141;
@!%p186 bra BB78_268;
bra.uni BB78_264;

BB78_264:
ld.u64 %rd143, [%rd140];
shr.u64 %rd144, %rd143, 1;
add.s64 %rd145, %rd140, 16;
add.s64 %rd146, %rd145, %rd144;
ld.shared.u64 %rd413, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p187, %rd146, %rd413;
mov.u64 %rd485, %rd140;
@%p187 bra BB78_268;

ld.u8 %rs241, [%rd146];
and.b16 %rs242, %rs241, 1;
setp.eq.b16	%p188, %rs242, 1;
mov.u64 %rd482, %rd140;
mov.u64 %rd485, %rd482;
@!%p188 bra BB78_268;
bra.uni BB78_266;

BB78_266:
ld.u64 %rd414, [%rd146];
shr.u64 %rd415, %rd414, 1;
add.s64 %rd416, %rd415, %rd144;
add.s64 %rd417, %rd416, 16;
shl.b64 %rd418, %rd417, 1;
and.b64 %rd419, %rd143, 1;
or.b64 %rd420, %rd418, %rd419;
st.u64 [%rd140], %rd420;
and.b64 %rd147, %rd417, 9223372036854775807;
add.s64 %rd421, %rd145, %rd147;
ld.shared.u64 %rd422, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p189, %rd421, %rd422;
mov.u64 %rd483, %rd140;
mov.u64 %rd485, %rd483;
@%p189 bra BB78_268;

add.s64 %rd423, %rd147, %rd145;
st.u64 [%rd423+8], %rd140;
mov.u64 %rd485, %rd140;

BB78_268:
ld.u64 %rd150, [%rd485];
shr.u64 %rd151, %rd150, 1;
add.s64 %rd152, %rd485, 16;
add.s64 %rd153, %rd152, %rd151;
ld.shared.u64 %rd424, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p190, %rd153, %rd424;
@%p190 bra BB78_272;

ld.u8 %rs243, [%rd153];
and.b16 %rs244, %rs243, 1;
setp.eq.b16	%p191, %rs244, 1;
@!%p191 bra BB78_275;
bra.uni BB78_270;

BB78_270:
ld.u64 %rd425, [%rd153];
shr.u64 %rd426, %rd425, 1;
add.s64 %rd427, %rd426, %rd151;
add.s64 %rd428, %rd427, 16;
shl.b64 %rd429, %rd428, 1;
and.b64 %rd430, %rd150, 1;
or.b64 %rd431, %rd429, %rd430;
st.u64 [%rd485], %rd431;
and.b64 %rd154, %rd428, 9223372036854775807;
add.s64 %rd432, %rd152, %rd154;
ld.shared.u64 %rd433, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p192, %rd432, %rd433;
@%p192 bra BB78_275;

add.s64 %rd434, %rd154, %rd152;
st.u64 [%rd434+8], %rd485;
bra.uni BB78_275;

BB78_274:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
call.uni 
free, 
(
param0
);


	}

BB78_275:
bar.sync 0;

BB78_276:
ret;

BB78_272:
setp.lt.u64	%p193, %rd153, %rd485;
@%p193 bra BB78_275;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd485;
bra.uni BB78_275;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
.local .align 2 .b8 __local_depot79[18];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<486>;
.reg .b16 %rs<883>;
.reg .b32 %r<299>;
.reg .b64 %rd<880>;


mov.u64 %rd879, __local_depot79;
cvta.local.u64 %SP, %rd879;
ld.param.v2.u32 {%r41, %r42}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r43, %r44}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd402, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd401, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd400, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd398, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd397, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd404, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+72];
add.u64 %rd405, %SP, 0;
cvta.to.local.u64 %rd1, %rd405;
cvta.to.global.u64 %rd2, %rd404;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p42, %r1, 0;
mov.u64 %rd406, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd407, %rd406;
setp.eq.s64	%p43, %rd407, 0;
or.pred %p44, %p42, %p43;
@%p44 bra BB79_2;

cvt.s64.s32	%rd408, %r43;
mov.u32 %r47, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r47;
mov.u64 %rd409, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd410, %rd409;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd410;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd408;

BB79_2:
bar.sync 0;
mov.u32 %r48, %ctaid.x;
add.s32 %r49, %r48, %r42;
cvt.s64.s32	%rd411, %r49;
mul.lo.s64 %rd412, %rd411, %rd400;
min.s64 %rd8, %rd402, %rd411;
add.s64 %rd413, %rd8, %rd412;
setp.lt.s64	%p45, %rd411, %rd402;
selp.u64	%rd414, 1, 0, %p45;
add.s64 %rd415, %rd414, %rd400;
add.s64 %rd416, %rd415, %rd413;
mul.lo.s64 %rd9, %rd413, %rd401;
mul.lo.s64 %rd417, %rd416, %rd401;
min.s64 %rd418, %rd417, %rd398;
shl.b64 %rd419, %rd418, 1;
add.s64 %rd10, %rd397, %rd419;
cvta.to.global.u64 %rd420, %rd397;
shl.b64 %rd421, %rd9, 1;
add.s64 %rd776, %rd420, %rd421;
add.s64 %rd769, %rd397, %rd421;
add.s64 %rd760, %rd2, %rd421;
setp.eq.s32	%p46, %r49, 0;
@%p46 bra BB79_382;

ld.param.u64 %rd716, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
cvta.to.global.u64 %rd422, %rd716;
add.s32 %r52, %r49, -1;
mul.wide.s32 %rd423, %r52, 2;
add.s64 %rd424, %rd422, %rd423;
ld.global.u16 %rs830, [%rd424];
bar.sync 0;
@%p42 bra BB79_24;

ld.shared.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd719, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd726, %rd719;
setp.eq.s64	%p48, %rd15, %rd726;
mov.u64 %rd724, %rd15;
@%p48 bra BB79_8;

mov.u64 %rd725, %rd724;

BB79_6:
mov.u64 %rd721, %rd726;
mov.u64 %rd724, %rd725;
mov.u64 %rd725, %rd721;
ld.shared.u8 %rs329, [%rd719];
and.b16 %rs330, %rs329, 1;
setp.eq.b16	%p49, %rs330, 1;
not.pred %p50, %p49;
ld.shared.u64 %rd20, [%rd719];
setp.lt.u64	%p51, %rd20, 4608;
or.pred %p52, %p50, %p51;
@!%p52 bra BB79_8;
bra.uni BB79_7;

BB79_7:
shr.u64 %rd427, %rd20, 1;
add.s64 %rd428, %rd719, %rd427;
add.s64 %rd719, %rd428, 16;
add.s64 %rd429, %rd725, %rd427;
add.s64 %rd726, %rd429, 16;
setp.ne.s64	%p53, %rd726, %rd15;
mov.u64 %rd724, %rd725;
@%p53 bra BB79_6;

BB79_8:
setp.eq.s64	%p55, %rd724, %rd15;
mov.pred %p484, 0;
@%p55 bra BB79_10;

ld.u64 %rd431, [%rd724];
shr.u64 %rd432, %rd431, 1;
add.s64 %rd433, %rd724, %rd432;
add.s64 %rd730, %rd433, 16;
setp.ne.s64	%p484, %rd730, %rd15;

BB79_10:
@%p484 bra BB79_16;
bra.uni BB79_11;

BB79_16:
ld.u64 %rd31, [%rd730];
and.b64 %rd448, %rd31, -32;
setp.eq.s64	%p59, %rd448, 4608;
cvt.u16.u64	%rs783, %rd31;
@%p59 bra BB79_19;

add.s64 %rd32, %rd730, 16;
ld.u64 %rd449, [%rd730+2320];
and.b64 %rd450, %rd449, 1;
add.s64 %rd451, %rd31, -4640;
and.b64 %rd452, %rd451, -2;
or.b64 %rd453, %rd450, %rd452;
st.u64 [%rd730+2320], %rd453;
st.u64 [%rd730+2328], %rd730;
cvt.u16.u64	%rs332, %rd451;
or.b16 %rs333, %rs332, 1;
and.b64 %rd454, %rd31, 1;
or.b64 %rd455, %rd454, 4608;
st.u64 [%rd730], %rd455;
st.u8 [%rd730+2320], %rs333;
ld.u64 %rd456, [%rd730+2320];
shr.u64 %rd33, %rd456, 1;
add.s64 %rd457, %rd33, %rd32;
add.s64 %rd458, %rd457, 2320;
ld.shared.u64 %rd459, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p60, %rd458, %rd459;
cvt.u16.u64	%rs334, %rd31;
and.b16 %rs783, %rs334, 1;
@%p60 bra BB79_19;

add.s64 %rd460, %rd32, 2304;
st.u64 [%rd457+2328], %rd460;
ld.u8 %rs783, [%rd730];

BB79_19:
and.b16 %rs335, %rs783, 254;
st.u8 [%rd730], %rs335;
bra.uni BB79_20;

BB79_382:
sub.s64 %rd568, %rd10, %rd769;
setp.lt.s64	%p265, %rd568, 1;
@%p265 bra BB79_764;

ld.global.u16 %rs880, [%rd776];
bar.sync 0;
@%p42 bra BB79_385;

st.global.u16 [%rd760], %rs880;

BB79_385:
setp.eq.s32	%p21, %r1, 0;
bar.sync 0;
@!%p21 bra BB79_406;
bra.uni BB79_386;

BB79_386:
ld.shared.u64 %rd204, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd799, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd806, %rd799;
setp.eq.s64	%p267, %rd204, %rd806;
mov.u64 %rd804, %rd204;
@%p267 bra BB79_390;

mov.u64 %rd805, %rd804;

BB79_388:
mov.u64 %rd801, %rd806;
mov.u64 %rd804, %rd805;
mov.u64 %rd805, %rd801;
ld.shared.u8 %rs556, [%rd799];
and.b16 %rs557, %rs556, 1;
setp.eq.b16	%p268, %rs557, 1;
not.pred %p269, %p268;
ld.shared.u64 %rd209, [%rd799];
setp.lt.u64	%p270, %rd209, 4608;
or.pred %p271, %p269, %p270;
@!%p271 bra BB79_390;
bra.uni BB79_389;

BB79_389:
shr.u64 %rd571, %rd209, 1;
add.s64 %rd572, %rd799, %rd571;
add.s64 %rd799, %rd572, 16;
add.s64 %rd573, %rd805, %rd571;
add.s64 %rd806, %rd573, 16;
setp.ne.s64	%p272, %rd806, %rd204;
mov.u64 %rd804, %rd805;
@%p272 bra BB79_388;

BB79_390:
setp.eq.s64	%p274, %rd804, %rd204;
mov.pred %p485, 0;
@%p274 bra BB79_392;

ld.u64 %rd575, [%rd804];
shr.u64 %rd576, %rd575, 1;
add.s64 %rd577, %rd804, %rd576;
add.s64 %rd810, %rd577, 16;
setp.ne.s64	%p485, %rd810, %rd204;

BB79_392:
@%p485 bra BB79_398;
bra.uni BB79_393;

BB79_398:
ld.u64 %rd220, [%rd810];
and.b64 %rd592, %rd220, -32;
setp.eq.s64	%p278, %rd592, 4608;
cvt.u16.u64	%rs833, %rd220;
@%p278 bra BB79_401;

add.s64 %rd221, %rd810, 16;
ld.u64 %rd593, [%rd810+2320];
and.b64 %rd594, %rd593, 1;
add.s64 %rd595, %rd220, -4640;
and.b64 %rd596, %rd595, -2;
or.b64 %rd597, %rd594, %rd596;
st.u64 [%rd810+2320], %rd597;
st.u64 [%rd810+2328], %rd810;
cvt.u16.u64	%rs559, %rd595;
or.b16 %rs560, %rs559, 1;
and.b64 %rd598, %rd220, 1;
or.b64 %rd599, %rd598, 4608;
st.u64 [%rd810], %rd599;
st.u8 [%rd810+2320], %rs560;
ld.u64 %rd600, [%rd810+2320];
shr.u64 %rd222, %rd600, 1;
add.s64 %rd601, %rd222, %rd221;
add.s64 %rd602, %rd601, 2320;
ld.shared.u64 %rd603, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p279, %rd602, %rd603;
cvt.u16.u64	%rs561, %rd220;
and.b16 %rs833, %rs561, 1;
@%p279 bra BB79_401;

add.s64 %rd604, %rd221, 2304;
st.u64 [%rd601+2328], %rd604;
ld.u8 %rs833, [%rd810];

BB79_401:
and.b16 %rs562, %rs833, 254;
st.u8 [%rd810], %rs562;
bra.uni BB79_402;

BB79_11:
mov.u64 %rd435, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd436, %rd435;
sub.s64 %rd437, %rd15, %rd436;
add.s64 %rd438, %rd437, 2320;
ld.shared.u64 %rd439, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p56, %rd438, %rd439;
mov.u64 %rd728, -1;
mov.u64 %rd729, %rd15;
@%p56 bra BB79_13;

add.s64 %rd26, %rd15, 2320;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd26;
mov.u64 %rd728, %rd26;
mov.u64 %rd729, %rd26;

BB79_13:
mov.u64 %rd27, %rd729;
setp.eq.s64	%p57, %rd728, -1;
@%p57 bra BB79_15;

mov.u64 %rd440, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd441, %rd440;
sub.s64 %rd442, %rd15, %rd441;
add.s64 %rd443, %rd440, %rd442;
ld.shared.u64 %rd444, [%rd443];
and.b64 %rd445, %rd444, 1;
or.b64 %rd446, %rd445, 4608;
st.shared.u64 [%rd443], %rd446;
st.shared.u64 [%rd443+8], %rd724;
mov.u16 %rs331, 0;
st.shared.u8 [%rd443], %rs331;

BB79_15:
mov.u64 %rd730, %rd15;
setp.eq.s64	%p58, %rd15, %rd27;
mov.u64 %rd731, 0;
@%p58 bra BB79_21;

BB79_20:
add.s64 %rd731, %rd730, 16;

BB79_21:
mov.u64 %rd732, %rd731;
setp.ne.s64	%p61, %rd731, 0;
@%p61 bra BB79_23;

mov.u64 %rd462, 2304;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd462;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd732, [retval0+0];


	}

BB79_23:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd732;

BB79_24:
bar.sync 0;
ld.shared.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r53, 1, 0, p; 
} 


	setp.eq.s32	%p62, %r53, 0;
sub.s64 %rd41, %rd10, %rd769;
@%p62 bra BB79_195;

setp.lt.s64	%p63, %rd41, 1;
@%p63 bra BB79_365;

mov.u64 %rd464, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd465, %rd464;
sub.s64 %rd466, %rd40, %rd465;
add.s64 %rd42, %rd464, %rd466;
mov.u64 %rd733, %rd769;
cvt.s64.s32	%rd45, %r1;
mul.wide.s32 %rd467, %r1, 2;
add.s64 %rd46, %rd42, %rd467;
mul.wide.s32 %rd47, %r1, -9;
mul.lo.s32 %r54, %r1, 9;
mul.wide.s32 %rd468, %r54, 2;
add.s64 %rd48, %rd42, %rd468;
add.s64 %rd49, %rd1, 2;
add.s32 %r55, %r1, 128;
cvt.s64.s32	%rd50, %r55;
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd51, %r56;
add.s32 %r57, %r1, 384;
cvt.s64.s32	%rd52, %r57;
add.s32 %r58, %r1, 512;
cvt.s64.s32	%rd53, %r58;
add.s32 %r59, %r1, 640;
cvt.s64.s32	%rd54, %r59;
add.s32 %r60, %r1, 768;
cvt.s64.s32	%rd55, %r60;
add.s32 %r61, %r1, 896;
cvt.s64.s32	%rd56, %r61;
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd57, %r62;
add.s32 %r3, %r1, -2;

BB79_27:
mov.u16 %rs6, %rs830;
mov.u64 %rd771, %rd776;
mov.u64 %rd60, %rd771;
mov.u64 %rd764, %rd769;
mov.u64 %rd59, %rd764;
mov.u64 %rd757, %rd760;
mov.u64 %rd61, %rd757;
mov.u64 %rd58, %rd733;
sub.s64 %rd469, %rd58, %rd10;
shr.u64 %rd470, %rd469, 1;
neg.s64 %rd471, %rd470;
cvt.u32.u64	%r63, %rd471;
mov.u32 %r64, 1152;
min.s32 %r4, %r63, %r64;
setp.eq.s32	%p64, %r4, 1152;
@%p64 bra BB79_51;
bra.uni BB79_28;

BB79_51:
shl.b64 %rd478, %rd45, 1;
add.s64 %rd479, %rd60, %rd478;
ld.global.u16 %rs354, [%rd479];
ld.global.u16 %rs355, [%rd479+256];
ld.global.u16 %rs356, [%rd479+512];
ld.global.u16 %rs357, [%rd479+768];
ld.global.u16 %rs358, [%rd479+1024];
ld.global.u16 %rs359, [%rd479+1280];
ld.global.u16 %rs360, [%rd479+1536];
ld.global.u16 %rs361, [%rd479+1792];
ld.global.u16 %rs362, [%rd479+2048];
st.shared.u16 [%rd46], %rs354;
st.shared.u16 [%rd46+256], %rs355;
st.shared.u16 [%rd46+512], %rs356;
st.shared.u16 [%rd46+768], %rs357;
st.shared.u16 [%rd46+1024], %rs358;
st.shared.u16 [%rd46+1280], %rs359;
st.shared.u16 [%rd46+1536], %rs360;
st.shared.u16 [%rd46+1792], %rs361;
st.shared.u16 [%rd46+2048], %rs362;
mov.u64 %rd736, 1152;
bra.uni BB79_52;

BB79_28:
cvt.s64.s32	%rd736, %r4;
setp.lt.s32	%p65, %r4, 1;
@%p65 bra BB79_52;

shl.b64 %rd472, %rd736, 1;
add.s64 %rd63, %rd59, %rd472;
mov.u64 %rd735, %rd42;
mov.u64 %rd734, %rd59;
mov.u64 %rd768, %rd59;
mov.u64 %rd775, %rd60;

BB79_30:
mov.u64 %rd69, %rd775;
mov.u64 %rd68, %rd768;
mov.u64 %rd66, %rd734;
sub.s64 %rd473, %rd66, %rd63;
shr.s64 %rd474, %rd473, 1;
neg.s64 %rd70, %rd474;
setp.gt.s64	%p66, %rd70, 1151;
shl.b64 %rd475, %rd45, 1;
add.s64 %rd71, %rd69, %rd475;
add.s64 %rd72, %rd735, %rd475;
@%p66 bra BB79_49;
bra.uni BB79_31;

BB79_49:
ld.global.u16 %rs345, [%rd71];
ld.global.u16 %rs346, [%rd71+256];
ld.global.u16 %rs347, [%rd71+512];
ld.global.u16 %rs348, [%rd71+768];
ld.global.u16 %rs349, [%rd71+1024];
ld.global.u16 %rs350, [%rd71+1280];
ld.global.u16 %rs351, [%rd71+1536];
ld.global.u16 %rs352, [%rd71+1792];
ld.global.u16 %rs353, [%rd71+2048];
st.shared.u16 [%rd72], %rs345;
st.shared.u16 [%rd72+256], %rs346;
st.shared.u16 [%rd72+512], %rs347;
st.shared.u16 [%rd72+768], %rs348;
st.shared.u16 [%rd72+1024], %rs349;
st.shared.u16 [%rd72+1280], %rs350;
st.shared.u16 [%rd72+1536], %rs351;
st.shared.u16 [%rd72+1792], %rs352;
st.shared.u16 [%rd72+2048], %rs353;
bra.uni BB79_50;

BB79_31:
setp.ge.s64	%p67, %rd45, %rd70;
@%p67 bra BB79_33;

ld.global.u16 %rs336, [%rd71];
st.shared.u16 [%rd72], %rs336;

BB79_33:
setp.ge.s64	%p68, %rd50, %rd70;
@%p68 bra BB79_35;

ld.global.u16 %rs337, [%rd71+256];
st.shared.u16 [%rd72+256], %rs337;

BB79_35:
setp.ge.s64	%p69, %rd51, %rd70;
@%p69 bra BB79_37;

ld.global.u16 %rs338, [%rd71+512];
st.shared.u16 [%rd72+512], %rs338;

BB79_37:
setp.ge.s64	%p70, %rd52, %rd70;
@%p70 bra BB79_39;

ld.global.u16 %rs339, [%rd71+768];
st.shared.u16 [%rd72+768], %rs339;

BB79_39:
setp.ge.s64	%p71, %rd53, %rd70;
@%p71 bra BB79_41;

ld.global.u16 %rs340, [%rd71+1024];
st.shared.u16 [%rd72+1024], %rs340;

BB79_41:
setp.ge.s64	%p72, %rd54, %rd70;
@%p72 bra BB79_43;

ld.global.u16 %rs341, [%rd71+1280];
st.shared.u16 [%rd72+1280], %rs341;

BB79_43:
setp.ge.s64	%p73, %rd55, %rd70;
@%p73 bra BB79_45;

ld.global.u16 %rs342, [%rd71+1536];
st.shared.u16 [%rd72+1536], %rs342;

BB79_45:
setp.ge.s64	%p74, %rd56, %rd70;
@%p74 bra BB79_47;

ld.global.u16 %rs343, [%rd71+1792];
st.shared.u16 [%rd72+1792], %rs343;

BB79_47:
setp.ge.s64	%p75, %rd57, %rd70;
@%p75 bra BB79_50;

ld.global.u16 %rs344, [%rd71+2048];
st.shared.u16 [%rd72+2048], %rs344;

BB79_50:
add.s64 %rd73, %rd69, 2304;
add.s64 %rd735, %rd735, 2304;
add.s64 %rd734, %rd68, 2304;
mov.u64 %rd75, %rd734;
sub.s64 %rd476, %rd63, %rd734;
setp.gt.s64	%p76, %rd476, 0;
mov.u64 %rd768, %rd75;
mov.u64 %rd775, %rd73;
@%p76 bra BB79_30;

BB79_52:
bar.sync 0;
shl.b64 %rd480, %rd736, 1;
add.s64 %rd78, %rd40, %rd480;
and.b64 %rd481, %rd736, 9223372036854775807;
cvt.u32.u64	%r5, %rd736;
add.s64 %rd482, %rd481, %rd47;
cvt.u32.u64	%r65, %rd482;
mov.u32 %r66, 9;
min.s32 %r6, %r65, %r66;
mov.u32 %r67, 0;
max.s32 %r7, %r6, %r67;
setp.gt.u32	%p77, %r7, 8;
@%p77 bra BB79_71;
bra.uni BB79_53;

BB79_71:
ld.shared.u16 %rs372, [%rd48];
ld.shared.u16 %rs373, [%rd48+2];
ld.shared.u16 %rs374, [%rd48+4];
ld.shared.u16 %rs375, [%rd48+6];
ld.shared.u16 %rs376, [%rd48+8];
ld.shared.u16 %rs377, [%rd48+10];
ld.shared.u16 %rs378, [%rd48+12];
ld.shared.u16 %rs379, [%rd48+14];
ld.shared.u16 %rs380, [%rd48+16];
st.local.u16 [%rd1], %rs372;
st.local.u16 [%rd1+2], %rs373;
st.local.u16 [%rd1+4], %rs374;
st.local.u16 [%rd1+6], %rs375;
st.local.u16 [%rd1+8], %rs376;
st.local.u16 [%rd1+10], %rs377;
st.local.u16 [%rd1+12], %rs378;
st.local.u16 [%rd1+14], %rs379;
st.local.u16 [%rd1+16], %rs380;
bra.uni BB79_72;

BB79_53:
mov.u64 %rd79, %rd1;
setp.lt.s32	%p78, %r6, 1;
mov.u64 %rd751, %rd79;
@%p78 bra BB79_55;

ld.shared.u16 %rs363, [%rd48];
st.local.u16 [%rd1], %rs363;
mov.u64 %rd751, %rd49;

BB79_55:
mov.u64 %rd737, %rd751;
mov.u64 %rd750, %rd737;
setp.lt.s32	%p79, %r7, 2;
@%p79 bra BB79_57;

ld.shared.u16 %rs364, [%rd48+2];
st.local.u16 [%rd750], %rs364;
add.s64 %rd750, %rd750, 2;

BB79_57:
mov.u64 %rd749, %rd750;
setp.lt.s32	%p80, %r7, 3;
@%p80 bra BB79_59;

ld.shared.u16 %rs365, [%rd48+4];
st.local.u16 [%rd749], %rs365;
add.s64 %rd749, %rd749, 2;

BB79_59:
mov.u64 %rd748, %rd749;
setp.lt.s32	%p81, %r7, 4;
@%p81 bra BB79_61;

ld.shared.u16 %rs366, [%rd48+6];
st.local.u16 [%rd748], %rs366;
add.s64 %rd748, %rd748, 2;

BB79_61:
mov.u64 %rd747, %rd748;
setp.lt.s32	%p82, %r7, 5;
@%p82 bra BB79_63;

ld.shared.u16 %rs367, [%rd48+8];
st.local.u16 [%rd747], %rs367;
add.s64 %rd747, %rd747, 2;

BB79_63:
mov.u64 %rd746, %rd747;
setp.lt.s32	%p83, %r7, 6;
@%p83 bra BB79_65;

ld.shared.u16 %rs368, [%rd48+10];
st.local.u16 [%rd746], %rs368;
add.s64 %rd746, %rd746, 2;

BB79_65:
mov.u64 %rd745, %rd746;
setp.lt.s32	%p84, %r7, 7;
@%p84 bra BB79_67;

ld.shared.u16 %rs369, [%rd48+12];
st.local.u16 [%rd745], %rs369;
add.s64 %rd745, %rd745, 2;

BB79_67:
mov.u64 %rd744, %rd745;
setp.lt.s32	%p85, %r7, 8;
@%p85 bra BB79_69;

ld.shared.u16 %rs370, [%rd48+14];
st.local.u16 [%rd744], %rs370;
add.s64 %rd744, %rd744, 2;

BB79_69:
setp.lt.s32	%p86, %r7, 9;
@%p86 bra BB79_72;

ld.shared.u16 %rs371, [%rd48+16];
st.local.u16 [%rd744], %rs371;

BB79_72:
setp.eq.s32	%p87, %r7, 0;
@%p87 bra BB79_89;

ld.local.u16 %rs786, [%rd1];
mul.wide.u32 %rd483, %r7, 2;
add.s64 %rd484, %rd483, 8589934590;
shr.u64 %rd485, %rd484, 1;
cvt.u32.u64	%r8, %rd485;
setp.lt.s32	%p88, %r8, 1;
@%p88 bra BB79_75;

ld.local.u16 %rs382, [%rd1+2];
mul.wide.s16 %r68, %rs382, %rs786;
cvt.u16.u32	%rs786, %r68;

BB79_75:
setp.lt.s32	%p89, %r8, 2;
@%p89 bra BB79_77;

ld.local.u16 %rs383, [%rd1+4];
mul.wide.s16 %r69, %rs383, %rs786;
cvt.u16.u32	%rs786, %r69;

BB79_77:
setp.lt.s32	%p90, %r8, 3;
@%p90 bra BB79_79;

ld.local.u16 %rs384, [%rd1+6];
mul.wide.s16 %r70, %rs384, %rs786;
cvt.u16.u32	%rs786, %r70;

BB79_79:
setp.lt.s32	%p91, %r8, 4;
@%p91 bra BB79_81;

ld.local.u16 %rs385, [%rd1+8];
mul.wide.s16 %r71, %rs385, %rs786;
cvt.u16.u32	%rs786, %r71;

BB79_81:
setp.lt.s32	%p92, %r8, 5;
@%p92 bra BB79_83;

ld.local.u16 %rs386, [%rd1+10];
mul.wide.s16 %r72, %rs386, %rs786;
cvt.u16.u32	%rs786, %r72;

BB79_83:
setp.lt.s32	%p93, %r8, 6;
@%p93 bra BB79_85;

ld.local.u16 %rs387, [%rd1+12];
mul.wide.s16 %r73, %rs387, %rs786;
cvt.u16.u32	%rs786, %r73;

BB79_85:
setp.lt.s32	%p94, %r8, 7;
@%p94 bra BB79_87;

ld.local.u16 %rs388, [%rd1+14];
mul.wide.s16 %r74, %rs388, %rs786;
cvt.u16.u32	%rs786, %r74;

BB79_87:
setp.lt.s32	%p95, %r8, 8;
@%p95 bra BB79_89;

ld.local.u16 %rs389, [%rd1+16];
mul.wide.s16 %r75, %rs389, %rs786;
cvt.u16.u32	%rs786, %r75;

BB79_89:
bar.sync 0;
@%p87 bra BB79_91;

st.shared.u16 [%rd46], %rs786;

BB79_91:
bar.sync 0;
setp.gt.s32	%p97, %r5, 1151;
mov.u32 %r295, 128;
@%p97 bra BB79_93;

add.s32 %r77, %r5, 8;
mul.hi.s32 %r78, %r77, 954437177;
shr.u32 %r79, %r78, 31;
shr.s32 %r80, %r78, 1;
add.s32 %r295, %r80, %r79;

BB79_93:
setp.eq.s32	%p98, %r295, 128;
@%p98 bra BB79_131;
bra.uni BB79_94;

BB79_131:
@%p42 bra BB79_133;

ld.shared.u16 %rs398, [%rd42];
mul.wide.s16 %r95, %rs398, %rs6;
st.shared.u16 [%rd42], %r95;

BB79_133:
setp.lt.s32	%p10, %r1, 1;
ld.shared.u16 %rs785, [%rd46];
bar.sync 0;
@%p10 bra BB79_135;

ld.shared.u16 %rs399, [%rd46+-2];
mul.wide.s16 %r96, %rs399, %rs785;
cvt.u16.u32	%rs785, %r96;

BB79_135:
bar.sync 0;
st.shared.u16 [%rd46], %rs785;
bar.sync 0;
setp.lt.s32	%p128, %r1, 2;
@%p128 bra BB79_137;

ld.shared.u16 %rs400, [%rd46+-4];
mul.wide.s16 %r97, %rs400, %rs785;
cvt.u16.u32	%rs785, %r97;

BB79_137:
bar.sync 0;
st.shared.u16 [%rd46], %rs785;
bar.sync 0;
setp.lt.s32	%p129, %r1, 4;
@%p129 bra BB79_139;

ld.shared.u16 %rs401, [%rd46+-8];
mul.wide.s16 %r98, %rs401, %rs785;
cvt.u16.u32	%rs785, %r98;

BB79_139:
bar.sync 0;
st.shared.u16 [%rd46], %rs785;
bar.sync 0;
setp.lt.s32	%p130, %r1, 8;
@%p130 bra BB79_141;

ld.shared.u16 %rs402, [%rd46+-16];
mul.wide.s16 %r99, %rs402, %rs785;
cvt.u16.u32	%rs785, %r99;

BB79_141:
bar.sync 0;
st.shared.u16 [%rd46], %rs785;
bar.sync 0;
setp.lt.s32	%p131, %r1, 16;
@%p131 bra BB79_143;

ld.shared.u16 %rs403, [%rd46+-32];
mul.wide.s16 %r100, %rs403, %rs785;
cvt.u16.u32	%rs785, %r100;

BB79_143:
bar.sync 0;
st.shared.u16 [%rd46], %rs785;
bar.sync 0;
setp.lt.s32	%p132, %r1, 32;
@%p132 bra BB79_145;

ld.shared.u16 %rs404, [%rd46+-64];
mul.wide.s16 %r101, %rs404, %rs785;
cvt.u16.u32	%rs785, %r101;

BB79_145:
bar.sync 0;
st.shared.u16 [%rd46], %rs785;
bar.sync 0;
setp.lt.s32	%p133, %r1, 64;
@%p133 bra BB79_147;

ld.shared.u16 %rs405, [%rd46+-128];
mul.wide.s16 %r102, %rs405, %rs785;
cvt.u16.u32	%rs785, %r102;

BB79_147:
bar.sync 0;
st.shared.u16 [%rd46], %rs785;
bar.sync 0;
ld.shared.u16 %rs831, [%rd42+254];
setp.eq.s32	%p134, %r1, 0;
mov.u16 %rs821, %rs6;
@%p134 bra BB79_149;

ld.shared.u16 %rs821, [%rd46+-2];

BB79_149:
bar.sync 0;
st.shared.u16 [%rd46], %rs821;
bar.sync 0;
bra.uni BB79_150;

BB79_94:
@%p42 bra BB79_96;

ld.shared.u16 %rs390, [%rd42];
mul.wide.s16 %r81, %rs390, %rs6;
st.shared.u16 [%rd42], %r81;

BB79_96:
setp.ge.s32	%p100, %r1, %r295;
mov.u16 %rs829, %rs6;
@%p100 bra BB79_98;

ld.shared.u16 %rs24, [%rd46];
mov.u16 %rs829, %rs24;

BB79_98:
mov.u16 %rs794, %rs829;
mov.u16 %rs828, %rs794;
bar.sync 0;
setp.le.s32	%p101, %r1, %r295;
setp.gt.s32	%p102, %r1, 0;
and.pred %p103, %p101, %p102;
@!%p103 bra BB79_100;
bra.uni BB79_99;

BB79_99:
ld.shared.u16 %rs391, [%rd46+-2];
mul.wide.s16 %r82, %rs391, %rs828;
cvt.u16.u32	%rs828, %r82;

BB79_100:
mov.u16 %rs827, %rs828;
bar.sync 0;
@%p100 bra BB79_102;

st.shared.u16 [%rd46], %rs827;

BB79_102:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
setp.lt.s32	%p105, %r3, %r295;
and.pred %p106, %p105, %p3;
@!%p106 bra BB79_104;
bra.uni BB79_103;

BB79_103:
ld.shared.u16 %rs392, [%rd46+-4];
mul.wide.s16 %r83, %rs392, %rs827;
cvt.u16.u32	%rs827, %r83;

BB79_104:
mov.u16 %rs826, %rs827;
bar.sync 0;
@%p100 bra BB79_106;

st.shared.u16 [%rd46], %rs826;

BB79_106:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r84, %r3, -2;
setp.lt.s32	%p108, %r84, %r295;
and.pred %p109, %p108, %p4;
@!%p109 bra BB79_108;
bra.uni BB79_107;

BB79_107:
ld.shared.u16 %rs393, [%rd46+-8];
mul.wide.s16 %r85, %rs393, %rs826;
cvt.u16.u32	%rs826, %r85;

BB79_108:
mov.u16 %rs825, %rs826;
bar.sync 0;
@%p100 bra BB79_110;

st.shared.u16 [%rd46], %rs825;

BB79_110:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r86, %r3, -6;
setp.lt.s32	%p111, %r86, %r295;
and.pred %p112, %p111, %p5;
@!%p112 bra BB79_112;
bra.uni BB79_111;

BB79_111:
ld.shared.u16 %rs394, [%rd46+-16];
mul.wide.s16 %r87, %rs394, %rs825;
cvt.u16.u32	%rs825, %r87;

BB79_112:
mov.u16 %rs824, %rs825;
bar.sync 0;
@%p100 bra BB79_114;

st.shared.u16 [%rd46], %rs824;

BB79_114:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r88, %r3, -14;
setp.lt.s32	%p114, %r88, %r295;
and.pred %p115, %p114, %p6;
@!%p115 bra BB79_116;
bra.uni BB79_115;

BB79_115:
ld.shared.u16 %rs395, [%rd46+-32];
mul.wide.s16 %r89, %rs395, %rs824;
cvt.u16.u32	%rs824, %r89;

BB79_116:
mov.u16 %rs823, %rs824;
bar.sync 0;
@%p100 bra BB79_118;

st.shared.u16 [%rd46], %rs823;

BB79_118:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r90, %r3, -30;
setp.lt.s32	%p117, %r90, %r295;
and.pred %p118, %p117, %p7;
@!%p118 bra BB79_120;
bra.uni BB79_119;

BB79_119:
ld.shared.u16 %rs396, [%rd46+-64];
mul.wide.s16 %r91, %rs396, %rs823;
cvt.u16.u32	%rs823, %r91;

BB79_120:
mov.u16 %rs822, %rs823;
bar.sync 0;
@%p100 bra BB79_122;

st.shared.u16 [%rd46], %rs822;

BB79_122:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r92, %r3, -62;
setp.lt.s32	%p120, %r92, %r295;
and.pred %p121, %p120, %p8;
@!%p121 bra BB79_124;
bra.uni BB79_123;

BB79_123:
ld.shared.u16 %rs397, [%rd46+-128];
mul.wide.s16 %r93, %rs397, %rs822;
cvt.u16.u32	%rs822, %r93;

BB79_124:
bar.sync 0;
@%p100 bra BB79_126;

st.shared.u16 [%rd46], %rs822;

BB79_126:
setp.lt.s32	%p9, %r1, %r295;
bar.sync 0;
add.s32 %r94, %r295, -1;
mul.wide.s32 %rd486, %r94, 2;
add.s64 %rd487, %rd42, %rd486;
ld.shared.u16 %rs831, [%rd487];
not.pred %p123, %p9;
setp.eq.s32	%p124, %r1, 0;
or.pred %p125, %p124, %p123;
selp.b16	%rs784, %rs6, %rs822, %p9;
@%p125 bra BB79_128;

ld.shared.u16 %rs784, [%rd46+-2];

BB79_128:
bar.sync 0;
@%p100 bra BB79_130;

st.shared.u16 [%rd46], %rs784;

BB79_130:
bar.sync 0;

BB79_150:
mov.u16 %rs830, %rs831;
@%p87 bra BB79_152;

ld.shared.u16 %rs786, [%rd46];

BB79_152:
bar.sync 0;
mul.wide.s32 %rd488, %r7, 2;
add.s64 %rd96, %rd1, %rd488;
setp.ge.u64	%p136, %rd1, %rd96;
@%p136 bra BB79_154;

ld.local.u16 %rs406, [%rd1];
mul.wide.s16 %r103, %rs406, %rs786;
cvt.u16.u32	%rs786, %r103;
st.shared.u16 [%rd48], %rs786;

BB79_154:
setp.ge.u64	%p137, %rd49, %rd96;
@%p137 bra BB79_156;

ld.local.u16 %rs407, [%rd1+2];
mul.wide.s16 %r104, %rs407, %rs786;
cvt.u16.u32	%rs786, %r104;
st.shared.u16 [%rd48+2], %rs786;

BB79_156:
add.s64 %rd489, %rd49, 2;
setp.ge.u64	%p138, %rd489, %rd96;
@%p138 bra BB79_158;

ld.local.u16 %rs408, [%rd1+4];
mul.wide.s16 %r105, %rs408, %rs786;
cvt.u16.u32	%rs786, %r105;
st.shared.u16 [%rd48+4], %rs786;

BB79_158:
add.s64 %rd490, %rd49, 4;
setp.ge.u64	%p139, %rd490, %rd96;
@%p139 bra BB79_160;

ld.local.u16 %rs409, [%rd1+6];
mul.wide.s16 %r106, %rs409, %rs786;
cvt.u16.u32	%rs786, %r106;
st.shared.u16 [%rd48+6], %rs786;

BB79_160:
add.s64 %rd491, %rd49, 6;
setp.ge.u64	%p140, %rd491, %rd96;
@%p140 bra BB79_162;

ld.local.u16 %rs410, [%rd1+8];
mul.wide.s16 %r107, %rs410, %rs786;
cvt.u16.u32	%rs786, %r107;
st.shared.u16 [%rd48+8], %rs786;

BB79_162:
add.s64 %rd492, %rd49, 8;
setp.ge.u64	%p141, %rd492, %rd96;
@%p141 bra BB79_164;

ld.local.u16 %rs411, [%rd1+10];
mul.wide.s16 %r108, %rs411, %rs786;
cvt.u16.u32	%rs786, %r108;
st.shared.u16 [%rd48+10], %rs786;

BB79_164:
add.s64 %rd493, %rd49, 10;
setp.ge.u64	%p142, %rd493, %rd96;
@%p142 bra BB79_166;

ld.local.u16 %rs412, [%rd1+12];
mul.wide.s16 %r109, %rs412, %rs786;
cvt.u16.u32	%rs786, %r109;
st.shared.u16 [%rd48+12], %rs786;

BB79_166:
add.s64 %rd494, %rd49, 12;
setp.ge.u64	%p143, %rd494, %rd96;
@%p143 bra BB79_168;

ld.local.u16 %rs413, [%rd1+14];
mul.wide.s16 %r110, %rs413, %rs786;
cvt.u16.u32	%rs786, %r110;
st.shared.u16 [%rd48+14], %rs786;

BB79_168:
add.s64 %rd495, %rd49, 14;
setp.ge.u64	%p144, %rd495, %rd96;
@%p144 bra BB79_170;

ld.local.u16 %rs414, [%rd1+16];
mul.wide.s16 %r111, %rs414, %rs786;
st.shared.u16 [%rd48+16], %r111;

BB79_170:
bar.sync 0;
@%p64 bra BB79_193;
bra.uni BB79_171;

BB79_193:
shl.b64 %rd498, %rd45, 1;
add.s64 %rd499, %rd61, %rd498;
ld.shared.u16 %rs433, [%rd46];
ld.shared.u16 %rs434, [%rd46+256];
ld.shared.u16 %rs435, [%rd46+512];
ld.shared.u16 %rs436, [%rd46+768];
ld.shared.u16 %rs437, [%rd46+1024];
ld.shared.u16 %rs438, [%rd46+1280];
ld.shared.u16 %rs439, [%rd46+1536];
ld.shared.u16 %rs440, [%rd46+1792];
ld.shared.u16 %rs441, [%rd46+2048];
st.global.u16 [%rd499], %rs433;
st.global.u16 [%rd499+256], %rs434;
st.global.u16 [%rd499+512], %rs435;
st.global.u16 [%rd499+768], %rs436;
st.global.u16 [%rd499+1024], %rs437;
st.global.u16 [%rd499+1280], %rs438;
st.global.u16 [%rd499+1536], %rs439;
st.global.u16 [%rd499+1792], %rs440;
st.global.u16 [%rd499+2048], %rs441;
bra.uni BB79_194;

BB79_171:
add.s64 %rd97, %rd42, %rd480;
mov.u64 %rd753, %rd40;
mov.u64 %rd752, %rd42;
setp.ge.u64	%p145, %rd42, %rd97;
mov.u64 %rd759, %rd61;
@%p145 bra BB79_194;

BB79_172:
mov.u64 %rd102, %rd759;
sub.s64 %rd103, %rd78, %rd753;
setp.gt.s64	%p146, %rd103, 2302;
shl.b64 %rd497, %rd45, 1;
add.s64 %rd104, %rd752, %rd497;
add.s64 %rd105, %rd102, %rd497;
@%p146 bra BB79_191;
bra.uni BB79_173;

BB79_191:
ld.shared.u16 %rs424, [%rd104];
ld.shared.u16 %rs425, [%rd104+256];
ld.shared.u16 %rs426, [%rd104+512];
ld.shared.u16 %rs427, [%rd104+768];
ld.shared.u16 %rs428, [%rd104+1024];
ld.shared.u16 %rs429, [%rd104+1280];
ld.shared.u16 %rs430, [%rd104+1536];
ld.shared.u16 %rs431, [%rd104+1792];
ld.shared.u16 %rs432, [%rd104+2048];
st.global.u16 [%rd105], %rs424;
st.global.u16 [%rd105+256], %rs425;
st.global.u16 [%rd105+512], %rs426;
st.global.u16 [%rd105+768], %rs427;
st.global.u16 [%rd105+1024], %rs428;
st.global.u16 [%rd105+1280], %rs429;
st.global.u16 [%rd105+1536], %rs430;
st.global.u16 [%rd105+1792], %rs431;
st.global.u16 [%rd105+2048], %rs432;
bra.uni BB79_192;

BB79_173:
shr.s64 %rd106, %rd103, 1;
setp.ge.s64	%p147, %rd45, %rd106;
@%p147 bra BB79_175;

ld.shared.u16 %rs415, [%rd104];
st.global.u16 [%rd105], %rs415;

BB79_175:
setp.ge.s64	%p148, %rd50, %rd106;
@%p148 bra BB79_177;

ld.shared.u16 %rs416, [%rd104+256];
st.global.u16 [%rd105+256], %rs416;

BB79_177:
setp.ge.s64	%p149, %rd51, %rd106;
@%p149 bra BB79_179;

ld.shared.u16 %rs417, [%rd104+512];
st.global.u16 [%rd105+512], %rs417;

BB79_179:
setp.ge.s64	%p150, %rd52, %rd106;
@%p150 bra BB79_181;

ld.shared.u16 %rs418, [%rd104+768];
st.global.u16 [%rd105+768], %rs418;

BB79_181:
setp.ge.s64	%p151, %rd53, %rd106;
@%p151 bra BB79_183;

ld.shared.u16 %rs419, [%rd104+1024];
st.global.u16 [%rd105+1024], %rs419;

BB79_183:
setp.ge.s64	%p152, %rd54, %rd106;
@%p152 bra BB79_185;

ld.shared.u16 %rs420, [%rd104+1280];
st.global.u16 [%rd105+1280], %rs420;

BB79_185:
setp.ge.s64	%p153, %rd55, %rd106;
@%p153 bra BB79_187;

ld.shared.u16 %rs421, [%rd104+1536];
st.global.u16 [%rd105+1536], %rs421;

BB79_187:
setp.ge.s64	%p154, %rd56, %rd106;
@%p154 bra BB79_189;

ld.shared.u16 %rs422, [%rd104+1792];
st.global.u16 [%rd105+1792], %rs422;

BB79_189:
setp.ge.s64	%p155, %rd57, %rd106;
@%p155 bra BB79_192;

ld.shared.u16 %rs423, [%rd104+2048];
st.global.u16 [%rd105+2048], %rs423;

BB79_192:
add.s64 %rd752, %rd752, 2304;
add.s64 %rd753, %rd753, 2304;
add.s64 %rd109, %rd102, 2304;
setp.lt.u64	%p156, %rd752, %rd97;
mov.u64 %rd759, %rd109;
@%p156 bra BB79_172;

BB79_194:
bar.sync 0;
add.s64 %rd776, %rd60, 2304;
add.s64 %rd760, %rd61, 2304;
add.s64 %rd733, %rd59, 2304;
mov.u64 %rd769, %rd733;
sub.s64 %rd500, %rd10, %rd733;
setp.gt.s64	%p157, %rd500, 0;
@%p157 bra BB79_27;
bra.uni BB79_365;

BB79_195:
setp.lt.s64	%p158, %rd41, 1;
@%p158 bra BB79_365;

mov.u32 %r293, %ctaid.x;
mov.u64 %rd755, %rd769;
cvt.s64.s32	%rd116, %r1;
mul.wide.s32 %rd129, %r1, 2;
add.s64 %rd117, %rd40, %rd129;
mul.wide.s32 %rd118, %r1, -9;
mul.lo.s32 %r112, %r1, 9;
mul.wide.s32 %rd502, %r112, 2;
add.s64 %rd119, %rd40, %rd502;
add.s64 %rd120, %rd1, 2;
add.s32 %r113, %r1, 128;
cvt.s64.s32	%rd121, %r113;
add.s32 %r114, %r1, 256;
cvt.s64.s32	%rd122, %r114;
add.s32 %r115, %r1, 384;
cvt.s64.s32	%rd123, %r115;
add.s32 %r116, %r1, 512;
cvt.s64.s32	%rd124, %r116;
add.s32 %r117, %r1, 640;
cvt.s64.s32	%rd125, %r117;
add.s32 %r118, %r1, 768;
cvt.s64.s32	%rd126, %r118;
add.s32 %r119, %r1, 896;
cvt.s64.s32	%rd127, %r119;
add.s32 %r120, %r1, 1024;
cvt.s64.s32	%rd128, %r120;
add.s32 %r11, %r1, -2;
add.s32 %r122, %r42, %r293;
cvt.s64.s32	%rd503, %r122;
mul.lo.s64 %rd504, %rd400, %rd503;
add.s64 %rd505, %rd8, %rd504;
mul.lo.s64 %rd506, %rd401, %rd505;
add.s64 %rd130, %rd506, %rd116;
mov.u64 %rd754, 0;
mov.u64 %rd758, %rd760;
mov.u64 %rd767, %rd769;
mov.u64 %rd774, %rd776;
mov.u16 %rs819, %rs830;

BB79_197:
mov.u16 %rs81, %rs819;
mov.u64 %rd772, %rd774;
mov.u64 %rd134, %rd772;
mov.u64 %rd765, %rd767;
mov.u64 %rd133, %rd765;
mov.u64 %rd132, %rd755;
sub.s64 %rd507, %rd132, %rd10;
shr.u64 %rd508, %rd507, 1;
neg.s64 %rd509, %rd508;
cvt.u32.u64	%r123, %rd509;
mov.u32 %r124, 1152;
min.s32 %r12, %r123, %r124;
setp.eq.s32	%p159, %r12, 1152;
@%p159 bra BB79_221;
bra.uni BB79_198;

BB79_221:
shl.b64 %rd516, %rd116, 1;
add.s64 %rd517, %rd134, %rd516;
ld.global.u16 %rs460, [%rd517];
st.u16 [%rd117], %rs460;
ld.global.u16 %rs461, [%rd517+256];
st.u16 [%rd117+256], %rs461;
ld.global.u16 %rs462, [%rd517+512];
st.u16 [%rd117+512], %rs462;
ld.global.u16 %rs463, [%rd517+768];
st.u16 [%rd117+768], %rs463;
ld.global.u16 %rs464, [%rd517+1024];
st.u16 [%rd117+1024], %rs464;
ld.global.u16 %rs465, [%rd517+1280];
st.u16 [%rd117+1280], %rs465;
ld.global.u16 %rs466, [%rd517+1536];
st.u16 [%rd117+1536], %rs466;
ld.global.u16 %rs467, [%rd517+1792];
st.u16 [%rd117+1792], %rs467;
ld.global.u16 %rs468, [%rd517+2048];
st.u16 [%rd117+2048], %rs468;
mov.u64 %rd777, 1152;
bra.uni BB79_222;

BB79_198:
cvt.s64.s32	%rd777, %r12;
setp.lt.s32	%p160, %r12, 1;
@%p160 bra BB79_222;

shl.b64 %rd510, %rd777, 1;
add.s64 %rd137, %rd133, %rd510;
mov.u64 %rd762, %rd40;
mov.u64 %rd761, %rd133;
mov.u64 %rd766, %rd133;
mov.u64 %rd773, %rd134;

BB79_200:
mov.u64 %rd143, %rd773;
mov.u64 %rd142, %rd766;
mov.u64 %rd140, %rd761;
sub.s64 %rd511, %rd140, %rd137;
shr.s64 %rd512, %rd511, 1;
neg.s64 %rd144, %rd512;
setp.gt.s64	%p161, %rd144, 1151;
shl.b64 %rd513, %rd116, 1;
add.s64 %rd145, %rd143, %rd513;
add.s64 %rd146, %rd762, %rd513;
@%p161 bra BB79_219;
bra.uni BB79_201;

BB79_219:
ld.global.u16 %rs451, [%rd145];
st.u16 [%rd146], %rs451;
ld.global.u16 %rs452, [%rd145+256];
st.u16 [%rd146+256], %rs452;
ld.global.u16 %rs453, [%rd145+512];
st.u16 [%rd146+512], %rs453;
ld.global.u16 %rs454, [%rd145+768];
st.u16 [%rd146+768], %rs454;
ld.global.u16 %rs455, [%rd145+1024];
st.u16 [%rd146+1024], %rs455;
ld.global.u16 %rs456, [%rd145+1280];
st.u16 [%rd146+1280], %rs456;
ld.global.u16 %rs457, [%rd145+1536];
st.u16 [%rd146+1536], %rs457;
ld.global.u16 %rs458, [%rd145+1792];
st.u16 [%rd146+1792], %rs458;
ld.global.u16 %rs459, [%rd145+2048];
st.u16 [%rd146+2048], %rs459;
bra.uni BB79_220;

BB79_201:
setp.ge.s64	%p162, %rd116, %rd144;
@%p162 bra BB79_203;

ld.global.u16 %rs442, [%rd145];
st.u16 [%rd146], %rs442;

BB79_203:
setp.ge.s64	%p163, %rd121, %rd144;
@%p163 bra BB79_205;

ld.global.u16 %rs443, [%rd145+256];
st.u16 [%rd146+256], %rs443;

BB79_205:
setp.ge.s64	%p164, %rd122, %rd144;
@%p164 bra BB79_207;

ld.global.u16 %rs444, [%rd145+512];
st.u16 [%rd146+512], %rs444;

BB79_207:
setp.ge.s64	%p165, %rd123, %rd144;
@%p165 bra BB79_209;

ld.global.u16 %rs445, [%rd145+768];
st.u16 [%rd146+768], %rs445;

BB79_209:
setp.ge.s64	%p166, %rd124, %rd144;
@%p166 bra BB79_211;

ld.global.u16 %rs446, [%rd145+1024];
st.u16 [%rd146+1024], %rs446;

BB79_211:
setp.ge.s64	%p167, %rd125, %rd144;
@%p167 bra BB79_213;

ld.global.u16 %rs447, [%rd145+1280];
st.u16 [%rd146+1280], %rs447;

BB79_213:
setp.ge.s64	%p168, %rd126, %rd144;
@%p168 bra BB79_215;

ld.global.u16 %rs448, [%rd145+1536];
st.u16 [%rd146+1536], %rs448;

BB79_215:
setp.ge.s64	%p169, %rd127, %rd144;
@%p169 bra BB79_217;

ld.global.u16 %rs449, [%rd145+1792];
st.u16 [%rd146+1792], %rs449;

BB79_217:
setp.ge.s64	%p170, %rd128, %rd144;
@%p170 bra BB79_220;

ld.global.u16 %rs450, [%rd145+2048];
st.u16 [%rd146+2048], %rs450;

BB79_220:
add.s64 %rd147, %rd143, 2304;
add.s64 %rd762, %rd762, 2304;
add.s64 %rd761, %rd142, 2304;
mov.u64 %rd149, %rd761;
sub.s64 %rd514, %rd137, %rd761;
setp.gt.s64	%p171, %rd514, 0;
mov.u64 %rd766, %rd149;
mov.u64 %rd773, %rd147;
@%p171 bra BB79_200;

BB79_222:
bar.sync 0;
shl.b64 %rd518, %rd777, 1;
add.s64 %rd152, %rd40, %rd518;
and.b64 %rd519, %rd777, 9223372036854775807;
cvt.u32.u64	%r13, %rd777;
add.s64 %rd520, %rd519, %rd118;
cvt.u32.u64	%r125, %rd520;
mov.u32 %r126, 9;
min.s32 %r14, %r125, %r126;
mov.u32 %r127, 0;
max.s32 %r15, %r14, %r127;
setp.gt.u32	%p172, %r15, 8;
@%p172 bra BB79_241;
bra.uni BB79_223;

BB79_241:
ld.u16 %rs478, [%rd119];
st.local.u16 [%rd1], %rs478;
ld.u16 %rs479, [%rd119+2];
st.local.u16 [%rd1+2], %rs479;
ld.u16 %rs480, [%rd119+4];
st.local.u16 [%rd1+4], %rs480;
ld.u16 %rs481, [%rd119+6];
st.local.u16 [%rd1+6], %rs481;
ld.u16 %rs482, [%rd119+8];
st.local.u16 [%rd1+8], %rs482;
ld.u16 %rs483, [%rd119+10];
st.local.u16 [%rd1+10], %rs483;
ld.u16 %rs484, [%rd119+12];
st.local.u16 [%rd1+12], %rs484;
ld.u16 %rs485, [%rd119+14];
st.local.u16 [%rd1+14], %rs485;
ld.u16 %rs486, [%rd119+16];
st.local.u16 [%rd1+16], %rs486;
bra.uni BB79_242;

BB79_223:
mov.u64 %rd153, %rd1;
setp.lt.s32	%p173, %r14, 1;
mov.u64 %rd792, %rd153;
@%p173 bra BB79_225;

ld.u16 %rs469, [%rd119];
st.local.u16 [%rd1], %rs469;
mov.u64 %rd792, %rd120;

BB79_225:
mov.u64 %rd778, %rd792;
mov.u64 %rd791, %rd778;
setp.lt.s32	%p174, %r15, 2;
@%p174 bra BB79_227;

ld.u16 %rs470, [%rd119+2];
st.local.u16 [%rd791], %rs470;
add.s64 %rd791, %rd791, 2;

BB79_227:
mov.u64 %rd790, %rd791;
setp.lt.s32	%p175, %r15, 3;
@%p175 bra BB79_229;

ld.u16 %rs471, [%rd119+4];
st.local.u16 [%rd790], %rs471;
add.s64 %rd790, %rd790, 2;

BB79_229:
mov.u64 %rd789, %rd790;
setp.lt.s32	%p176, %r15, 4;
@%p176 bra BB79_231;

ld.u16 %rs472, [%rd119+6];
st.local.u16 [%rd789], %rs472;
add.s64 %rd789, %rd789, 2;

BB79_231:
mov.u64 %rd788, %rd789;
setp.lt.s32	%p177, %r15, 5;
@%p177 bra BB79_233;

ld.u16 %rs473, [%rd119+8];
st.local.u16 [%rd788], %rs473;
add.s64 %rd788, %rd788, 2;

BB79_233:
mov.u64 %rd787, %rd788;
setp.lt.s32	%p178, %r15, 6;
@%p178 bra BB79_235;

ld.u16 %rs474, [%rd119+10];
st.local.u16 [%rd787], %rs474;
add.s64 %rd787, %rd787, 2;

BB79_235:
mov.u64 %rd786, %rd787;
setp.lt.s32	%p179, %r15, 7;
@%p179 bra BB79_237;

ld.u16 %rs475, [%rd119+12];
st.local.u16 [%rd786], %rs475;
add.s64 %rd786, %rd786, 2;

BB79_237:
mov.u64 %rd785, %rd786;
setp.lt.s32	%p180, %r15, 8;
@%p180 bra BB79_239;

ld.u16 %rs476, [%rd119+14];
st.local.u16 [%rd785], %rs476;
add.s64 %rd785, %rd785, 2;

BB79_239:
setp.lt.s32	%p181, %r15, 9;
@%p181 bra BB79_242;

ld.u16 %rs477, [%rd119+16];
st.local.u16 [%rd785], %rs477;

BB79_242:
setp.eq.s32	%p182, %r15, 0;
@%p182 bra BB79_259;

ld.local.u16 %rs832, [%rd1];
mul.wide.u32 %rd521, %r15, 2;
add.s64 %rd522, %rd521, 8589934590;
shr.u64 %rd523, %rd522, 1;
cvt.u32.u64	%r16, %rd523;
setp.lt.s32	%p183, %r16, 1;
@%p183 bra BB79_245;

ld.local.u16 %rs488, [%rd1+2];
mul.wide.s16 %r128, %rs488, %rs832;
cvt.u16.u32	%rs832, %r128;

BB79_245:
setp.lt.s32	%p184, %r16, 2;
@%p184 bra BB79_247;

ld.local.u16 %rs489, [%rd1+4];
mul.wide.s16 %r129, %rs489, %rs832;
cvt.u16.u32	%rs832, %r129;

BB79_247:
setp.lt.s32	%p185, %r16, 3;
@%p185 bra BB79_249;

ld.local.u16 %rs490, [%rd1+6];
mul.wide.s16 %r130, %rs490, %rs832;
cvt.u16.u32	%rs832, %r130;

BB79_249:
setp.lt.s32	%p186, %r16, 4;
@%p186 bra BB79_251;

ld.local.u16 %rs491, [%rd1+8];
mul.wide.s16 %r131, %rs491, %rs832;
cvt.u16.u32	%rs832, %r131;

BB79_251:
setp.lt.s32	%p187, %r16, 5;
@%p187 bra BB79_253;

ld.local.u16 %rs492, [%rd1+10];
mul.wide.s16 %r132, %rs492, %rs832;
cvt.u16.u32	%rs832, %r132;

BB79_253:
setp.lt.s32	%p188, %r16, 6;
@%p188 bra BB79_255;

ld.local.u16 %rs493, [%rd1+12];
mul.wide.s16 %r133, %rs493, %rs832;
cvt.u16.u32	%rs832, %r133;

BB79_255:
setp.lt.s32	%p189, %r16, 7;
@%p189 bra BB79_257;

ld.local.u16 %rs494, [%rd1+14];
mul.wide.s16 %r134, %rs494, %rs832;
cvt.u16.u32	%rs832, %r134;

BB79_257:
setp.lt.s32	%p190, %r16, 8;
@%p190 bra BB79_259;

ld.local.u16 %rs495, [%rd1+16];
mul.wide.s16 %r135, %rs495, %rs832;
cvt.u16.u32	%rs832, %r135;

BB79_259:
bar.sync 0;
@%p182 bra BB79_261;

st.u16 [%rd117], %rs832;

BB79_261:
bar.sync 0;
setp.gt.s32	%p192, %r13, 1151;
mov.u32 %r296, 128;
@%p192 bra BB79_263;

add.s32 %r137, %r13, 8;
mul.hi.s32 %r138, %r137, 954437177;
shr.u32 %r139, %r138, 31;
shr.s32 %r140, %r138, 1;
add.s32 %r296, %r140, %r139;

BB79_263:
setp.eq.s32	%p193, %r296, 128;
@%p193 bra BB79_301;
bra.uni BB79_264;

BB79_301:
@%p42 bra BB79_303;

ld.u16 %rs504, [%rd40];
mul.wide.s16 %r155, %rs504, %rs81;
st.u16 [%rd40], %r155;

BB79_303:
setp.lt.s32	%p19, %r1, 1;
ld.u16 %rs788, [%rd117];
bar.sync 0;
@%p19 bra BB79_305;

ld.u16 %rs505, [%rd117+-2];
mul.wide.s16 %r156, %rs505, %rs788;
cvt.u16.u32	%rs788, %r156;

BB79_305:
bar.sync 0;
st.u16 [%rd117], %rs788;
bar.sync 0;
setp.lt.s32	%p223, %r1, 2;
@%p223 bra BB79_307;

ld.u16 %rs506, [%rd117+-4];
mul.wide.s16 %r157, %rs506, %rs788;
cvt.u16.u32	%rs788, %r157;

BB79_307:
bar.sync 0;
st.u16 [%rd117], %rs788;
bar.sync 0;
setp.lt.s32	%p224, %r1, 4;
@%p224 bra BB79_309;

ld.u16 %rs507, [%rd117+-8];
mul.wide.s16 %r158, %rs507, %rs788;
cvt.u16.u32	%rs788, %r158;

BB79_309:
bar.sync 0;
st.u16 [%rd117], %rs788;
bar.sync 0;
setp.lt.s32	%p225, %r1, 8;
@%p225 bra BB79_311;

ld.u16 %rs508, [%rd117+-16];
mul.wide.s16 %r159, %rs508, %rs788;
cvt.u16.u32	%rs788, %r159;

BB79_311:
bar.sync 0;
st.u16 [%rd117], %rs788;
bar.sync 0;
setp.lt.s32	%p226, %r1, 16;
@%p226 bra BB79_313;

ld.u16 %rs509, [%rd117+-32];
mul.wide.s16 %r160, %rs509, %rs788;
cvt.u16.u32	%rs788, %r160;

BB79_313:
bar.sync 0;
st.u16 [%rd117], %rs788;
bar.sync 0;
setp.lt.s32	%p227, %r1, 32;
@%p227 bra BB79_315;

ld.u16 %rs510, [%rd117+-64];
mul.wide.s16 %r161, %rs510, %rs788;
cvt.u16.u32	%rs788, %r161;

BB79_315:
bar.sync 0;
st.u16 [%rd117], %rs788;
bar.sync 0;
setp.lt.s32	%p228, %r1, 64;
@%p228 bra BB79_317;

ld.u16 %rs511, [%rd117+-128];
mul.wide.s16 %r162, %rs511, %rs788;
cvt.u16.u32	%rs788, %r162;

BB79_317:
bar.sync 0;
st.u16 [%rd117], %rs788;
bar.sync 0;
ld.u16 %rs820, [%rd40+254];
setp.eq.s32	%p229, %r1, 0;
mov.u16 %rs810, %rs81;
@%p229 bra BB79_319;

ld.u16 %rs810, [%rd117+-2];

BB79_319:
bar.sync 0;
st.u16 [%rd117], %rs810;
bar.sync 0;
bra.uni BB79_320;

BB79_264:
@%p42 bra BB79_266;

ld.u16 %rs496, [%rd40];
mul.wide.s16 %r141, %rs496, %rs81;
st.u16 [%rd40], %r141;

BB79_266:
setp.ge.s32	%p195, %r1, %r296;
mov.u16 %rs818, %rs81;
@%p195 bra BB79_268;

ld.u16 %rs99, [%rd117];
mov.u16 %rs818, %rs99;

BB79_268:
mov.u16 %rs803, %rs818;
mov.u16 %rs817, %rs803;
bar.sync 0;
setp.le.s32	%p196, %r1, %r296;
setp.gt.s32	%p197, %r1, 0;
and.pred %p198, %p196, %p197;
@!%p198 bra BB79_270;
bra.uni BB79_269;

BB79_269:
ld.u16 %rs497, [%rd117+-2];
mul.wide.s16 %r142, %rs497, %rs817;
cvt.u16.u32	%rs817, %r142;

BB79_270:
mov.u16 %rs816, %rs817;
bar.sync 0;
@%p195 bra BB79_272;

st.u16 [%rd117], %rs816;

BB79_272:
setp.gt.s32	%p12, %r1, 1;
bar.sync 0;
setp.lt.s32	%p200, %r11, %r296;
and.pred %p201, %p200, %p12;
@!%p201 bra BB79_274;
bra.uni BB79_273;

BB79_273:
ld.u16 %rs498, [%rd117+-4];
mul.wide.s16 %r143, %rs498, %rs816;
cvt.u16.u32	%rs816, %r143;

BB79_274:
mov.u16 %rs815, %rs816;
bar.sync 0;
@%p195 bra BB79_276;

st.u16 [%rd117], %rs815;

BB79_276:
setp.gt.s32	%p13, %r1, 3;
bar.sync 0;
add.s32 %r144, %r11, -2;
setp.lt.s32	%p203, %r144, %r296;
and.pred %p204, %p203, %p13;
@!%p204 bra BB79_278;
bra.uni BB79_277;

BB79_277:
ld.u16 %rs499, [%rd117+-8];
mul.wide.s16 %r145, %rs499, %rs815;
cvt.u16.u32	%rs815, %r145;

BB79_278:
mov.u16 %rs814, %rs815;
bar.sync 0;
@%p195 bra BB79_280;

st.u16 [%rd117], %rs814;

BB79_280:
setp.gt.s32	%p14, %r1, 7;
bar.sync 0;
add.s32 %r146, %r11, -6;
setp.lt.s32	%p206, %r146, %r296;
and.pred %p207, %p206, %p14;
@!%p207 bra BB79_282;
bra.uni BB79_281;

BB79_281:
ld.u16 %rs500, [%rd117+-16];
mul.wide.s16 %r147, %rs500, %rs814;
cvt.u16.u32	%rs814, %r147;

BB79_282:
mov.u16 %rs813, %rs814;
bar.sync 0;
@%p195 bra BB79_284;

st.u16 [%rd117], %rs813;

BB79_284:
setp.gt.s32	%p15, %r1, 15;
bar.sync 0;
add.s32 %r148, %r11, -14;
setp.lt.s32	%p209, %r148, %r296;
and.pred %p210, %p209, %p15;
@!%p210 bra BB79_286;
bra.uni BB79_285;

BB79_285:
ld.u16 %rs501, [%rd117+-32];
mul.wide.s16 %r149, %rs501, %rs813;
cvt.u16.u32	%rs813, %r149;

BB79_286:
mov.u16 %rs812, %rs813;
bar.sync 0;
@%p195 bra BB79_288;

st.u16 [%rd117], %rs812;

BB79_288:
setp.gt.s32	%p16, %r1, 31;
bar.sync 0;
add.s32 %r150, %r11, -30;
setp.lt.s32	%p212, %r150, %r296;
and.pred %p213, %p212, %p16;
@!%p213 bra BB79_290;
bra.uni BB79_289;

BB79_289:
ld.u16 %rs502, [%rd117+-64];
mul.wide.s16 %r151, %rs502, %rs812;
cvt.u16.u32	%rs812, %r151;

BB79_290:
mov.u16 %rs811, %rs812;
bar.sync 0;
@%p195 bra BB79_292;

st.u16 [%rd117], %rs811;

BB79_292:
setp.gt.s32	%p17, %r1, 63;
bar.sync 0;
add.s32 %r152, %r11, -62;
setp.lt.s32	%p215, %r152, %r296;
and.pred %p216, %p215, %p17;
@!%p216 bra BB79_294;
bra.uni BB79_293;

BB79_293:
ld.u16 %rs503, [%rd117+-128];
mul.wide.s16 %r153, %rs503, %rs811;
cvt.u16.u32	%rs811, %r153;

BB79_294:
bar.sync 0;
@%p195 bra BB79_296;

st.u16 [%rd117], %rs811;

BB79_296:
setp.lt.s32	%p18, %r1, %r296;
bar.sync 0;
add.s32 %r154, %r296, -1;
mul.wide.s32 %rd524, %r154, 2;
add.s64 %rd525, %rd40, %rd524;
ld.u16 %rs820, [%rd525];
not.pred %p218, %p18;
setp.eq.s32	%p219, %r1, 0;
or.pred %p220, %p219, %p218;
selp.b16	%rs787, %rs81, %rs811, %p18;
@%p220 bra BB79_298;

ld.u16 %rs787, [%rd117+-2];

BB79_298:
bar.sync 0;
@%p195 bra BB79_300;

st.u16 [%rd117], %rs787;

BB79_300:
bar.sync 0;

BB79_320:
mov.u16 %rs819, %rs820;
@%p182 bra BB79_322;

ld.u16 %rs832, [%rd117];

BB79_322:
bar.sync 0;
mul.wide.s32 %rd526, %r15, 2;
add.s64 %rd170, %rd1, %rd526;
setp.ge.u64	%p231, %rd1, %rd170;
@%p231 bra BB79_324;

ld.local.u16 %rs512, [%rd1];
mul.wide.s16 %r163, %rs512, %rs832;
cvt.u16.u32	%rs832, %r163;
st.u16 [%rd119], %rs832;

BB79_324:
setp.ge.u64	%p232, %rd120, %rd170;
@%p232 bra BB79_326;

ld.local.u16 %rs513, [%rd1+2];
mul.wide.s16 %r164, %rs513, %rs832;
cvt.u16.u32	%rs832, %r164;
st.u16 [%rd119+2], %rs832;

BB79_326:
add.s64 %rd527, %rd120, 2;
setp.ge.u64	%p233, %rd527, %rd170;
@%p233 bra BB79_328;

ld.local.u16 %rs514, [%rd1+4];
mul.wide.s16 %r165, %rs514, %rs832;
cvt.u16.u32	%rs832, %r165;
st.u16 [%rd119+4], %rs832;

BB79_328:
add.s64 %rd528, %rd120, 4;
setp.ge.u64	%p234, %rd528, %rd170;
@%p234 bra BB79_330;

ld.local.u16 %rs515, [%rd1+6];
mul.wide.s16 %r166, %rs515, %rs832;
cvt.u16.u32	%rs832, %r166;
st.u16 [%rd119+6], %rs832;

BB79_330:
add.s64 %rd529, %rd120, 6;
setp.ge.u64	%p235, %rd529, %rd170;
@%p235 bra BB79_332;

ld.local.u16 %rs516, [%rd1+8];
mul.wide.s16 %r167, %rs516, %rs832;
cvt.u16.u32	%rs832, %r167;
st.u16 [%rd119+8], %rs832;

BB79_332:
add.s64 %rd530, %rd120, 8;
setp.ge.u64	%p236, %rd530, %rd170;
@%p236 bra BB79_334;

ld.local.u16 %rs517, [%rd1+10];
mul.wide.s16 %r168, %rs517, %rs832;
cvt.u16.u32	%rs832, %r168;
st.u16 [%rd119+10], %rs832;

BB79_334:
add.s64 %rd531, %rd120, 10;
setp.ge.u64	%p237, %rd531, %rd170;
@%p237 bra BB79_336;

ld.local.u16 %rs518, [%rd1+12];
mul.wide.s16 %r169, %rs518, %rs832;
cvt.u16.u32	%rs832, %r169;
st.u16 [%rd119+12], %rs832;

BB79_336:
add.s64 %rd532, %rd120, 12;
setp.ge.u64	%p238, %rd532, %rd170;
@%p238 bra BB79_338;

ld.local.u16 %rs519, [%rd1+14];
mul.wide.s16 %r170, %rs519, %rs832;
cvt.u16.u32	%rs832, %r170;
st.u16 [%rd119+14], %rs832;

BB79_338:
add.s64 %rd533, %rd120, 14;
setp.ge.u64	%p239, %rd533, %rd170;
@%p239 bra BB79_340;

ld.local.u16 %rs520, [%rd1+16];
mul.wide.s16 %r171, %rs520, %rs832;
st.u16 [%rd119+16], %r171;

BB79_340:
bar.sync 0;
@%p159 bra BB79_363;
bra.uni BB79_341;

BB79_363:
shl.b64 %rd536, %rd116, 1;
add.s64 %rd537, %rd758, %rd536;
ld.u16 %rs539, [%rd117];
st.global.u16 [%rd537], %rs539;
ld.u16 %rs540, [%rd117+256];
st.global.u16 [%rd537+256], %rs540;
ld.u16 %rs541, [%rd117+512];
st.global.u16 [%rd537+512], %rs541;
ld.u16 %rs542, [%rd117+768];
st.global.u16 [%rd537+768], %rs542;
ld.u16 %rs543, [%rd117+1024];
st.global.u16 [%rd537+1024], %rs543;
ld.u16 %rs544, [%rd117+1280];
st.global.u16 [%rd537+1280], %rs544;
ld.u16 %rs545, [%rd117+1536];
st.global.u16 [%rd537+1536], %rs545;
ld.u16 %rs546, [%rd117+1792];
st.global.u16 [%rd537+1792], %rs546;
ld.u16 %rs547, [%rd117+2048];
st.global.u16 [%rd537+2048], %rs547;
bra.uni BB79_364;

BB79_341:
add.s64 %rd534, %rd130, %rd754;
shl.b64 %rd535, %rd534, 1;
add.s64 %rd793, %rd2, %rd535;
mov.u64 %rd794, %rd40;
setp.ge.u64	%p240, %rd40, %rd152;
@%p240 bra BB79_364;

BB79_342:
sub.s64 %rd175, %rd152, %rd794;
setp.gt.s64	%p241, %rd175, 2302;
add.s64 %rd176, %rd794, %rd129;
@%p241 bra BB79_361;
bra.uni BB79_343;

BB79_361:
ld.u16 %rs530, [%rd176];
st.global.u16 [%rd793], %rs530;
ld.u16 %rs531, [%rd176+256];
st.global.u16 [%rd793+256], %rs531;
ld.u16 %rs532, [%rd176+512];
st.global.u16 [%rd793+512], %rs532;
ld.u16 %rs533, [%rd176+768];
st.global.u16 [%rd793+768], %rs533;
ld.u16 %rs534, [%rd176+1024];
st.global.u16 [%rd793+1024], %rs534;
ld.u16 %rs535, [%rd176+1280];
st.global.u16 [%rd793+1280], %rs535;
ld.u16 %rs536, [%rd176+1536];
st.global.u16 [%rd793+1536], %rs536;
ld.u16 %rs537, [%rd176+1792];
st.global.u16 [%rd793+1792], %rs537;
ld.u16 %rs538, [%rd176+2048];
st.global.u16 [%rd793+2048], %rs538;
bra.uni BB79_362;

BB79_343:
shr.s64 %rd177, %rd175, 1;
setp.ge.s64	%p242, %rd116, %rd177;
@%p242 bra BB79_345;

ld.u16 %rs521, [%rd176];
st.global.u16 [%rd793], %rs521;

BB79_345:
setp.ge.s64	%p243, %rd121, %rd177;
@%p243 bra BB79_347;

ld.u16 %rs522, [%rd176+256];
st.global.u16 [%rd793+256], %rs522;

BB79_347:
setp.ge.s64	%p244, %rd122, %rd177;
@%p244 bra BB79_349;

ld.u16 %rs523, [%rd176+512];
st.global.u16 [%rd793+512], %rs523;

BB79_349:
setp.ge.s64	%p245, %rd123, %rd177;
@%p245 bra BB79_351;

ld.u16 %rs524, [%rd176+768];
st.global.u16 [%rd793+768], %rs524;

BB79_351:
setp.ge.s64	%p246, %rd124, %rd177;
@%p246 bra BB79_353;

ld.u16 %rs525, [%rd176+1024];
st.global.u16 [%rd793+1024], %rs525;

BB79_353:
setp.ge.s64	%p247, %rd125, %rd177;
@%p247 bra BB79_355;

ld.u16 %rs526, [%rd176+1280];
st.global.u16 [%rd793+1280], %rs526;

BB79_355:
setp.ge.s64	%p248, %rd126, %rd177;
@%p248 bra BB79_357;

ld.u16 %rs527, [%rd176+1536];
st.global.u16 [%rd793+1536], %rs527;

BB79_357:
setp.ge.s64	%p249, %rd127, %rd177;
@%p249 bra BB79_359;

ld.u16 %rs528, [%rd176+1792];
st.global.u16 [%rd793+1792], %rs528;

BB79_359:
setp.ge.s64	%p250, %rd128, %rd177;
@%p250 bra BB79_362;

ld.u16 %rs529, [%rd176+2048];
st.global.u16 [%rd793+2048], %rs529;

BB79_362:
add.s64 %rd794, %rd794, 2304;
add.s64 %rd793, %rd793, 2304;
setp.lt.u64	%p251, %rd794, %rd152;
@%p251 bra BB79_342;

BB79_364:
bar.sync 0;
add.s64 %rd774, %rd134, 2304;
add.s64 %rd758, %rd758, 2304;
add.s64 %rd755, %rd133, 2304;
mov.u64 %rd767, %rd755;
sub.s64 %rd538, %rd10, %rd755;
setp.gt.s64	%p252, %rd538, 0;
add.s64 %rd754, %rd754, 1152;
@%p252 bra BB79_197;

BB79_365:
@%p42 bra BB79_381;


	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r172, 1, 0, p; 
} 


	setp.eq.s32	%p254, %r172, 0;
@%p254 bra BB79_380;

mov.u64 %rd540, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd541, %rd540;
sub.s64 %rd186, %rd40, %rd541;
setp.eq.s64	%p255, %rd40, 0;
@%p255 bra BB79_381;

add.s64 %rd542, %rd186, -16;
add.s64 %rd544, %rd540, %rd542;
add.s64 %rd188, %rd541, %rd542;
ld.shared.u8 %rs548, [%rd544];
or.b16 %rs549, %rs548, 1;
st.shared.u8 [%rd544], %rs549;
ld.shared.u64 %rd189, [%rd544+8];
setp.eq.s64	%p256, %rd189, 0;
mov.u64 %rd798, %rd188;
@%p256 bra BB79_374;

mov.u64 %rd190, %rd188;
ld.u8 %rs550, [%rd189];
and.b16 %rs551, %rs550, 1;
setp.eq.b16	%p257, %rs551, 1;
mov.u64 %rd798, %rd190;
@!%p257 bra BB79_374;
bra.uni BB79_370;

BB79_370:
ld.u64 %rd192, [%rd189];
shr.u64 %rd193, %rd192, 1;
add.s64 %rd194, %rd189, 16;
add.s64 %rd195, %rd194, %rd193;
ld.shared.u64 %rd546, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p258, %rd195, %rd546;
mov.u64 %rd798, %rd189;
@%p258 bra BB79_374;

ld.u8 %rs552, [%rd195];
and.b16 %rs553, %rs552, 1;
setp.eq.b16	%p259, %rs553, 1;
mov.u64 %rd795, %rd189;
mov.u64 %rd798, %rd795;
@!%p259 bra BB79_374;
bra.uni BB79_372;

BB79_372:
ld.u64 %rd547, [%rd195];
shr.u64 %rd548, %rd547, 1;
add.s64 %rd549, %rd548, %rd193;
add.s64 %rd550, %rd549, 16;
shl.b64 %rd551, %rd550, 1;
and.b64 %rd552, %rd192, 1;
or.b64 %rd553, %rd551, %rd552;
st.u64 [%rd189], %rd553;
and.b64 %rd196, %rd550, 9223372036854775807;
add.s64 %rd554, %rd194, %rd196;
ld.shared.u64 %rd555, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p260, %rd554, %rd555;
mov.u64 %rd796, %rd189;
mov.u64 %rd798, %rd796;
@%p260 bra BB79_374;

add.s64 %rd556, %rd196, %rd194;
st.u64 [%rd556+8], %rd189;
mov.u64 %rd798, %rd189;

BB79_374:
ld.u64 %rd199, [%rd798];
shr.u64 %rd200, %rd199, 1;
add.s64 %rd201, %rd798, 16;
add.s64 %rd202, %rd201, %rd200;
ld.shared.u64 %rd557, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p261, %rd202, %rd557;
@%p261 bra BB79_378;

ld.u8 %rs554, [%rd202];
and.b16 %rs555, %rs554, 1;
setp.eq.b16	%p262, %rs555, 1;
@!%p262 bra BB79_381;
bra.uni BB79_376;

BB79_376:
ld.u64 %rd558, [%rd202];
shr.u64 %rd559, %rd558, 1;
add.s64 %rd560, %rd559, %rd200;
add.s64 %rd561, %rd560, 16;
shl.b64 %rd562, %rd561, 1;
and.b64 %rd563, %rd199, 1;
or.b64 %rd564, %rd562, %rd563;
st.u64 [%rd798], %rd564;
and.b64 %rd203, %rd561, 9223372036854775807;
add.s64 %rd565, %rd201, %rd203;
ld.shared.u64 %rd566, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p263, %rd565, %rd566;
@%p263 bra BB79_381;

add.s64 %rd567, %rd203, %rd201;
st.u64 [%rd567+8], %rd798;
bra.uni BB79_381;

BB79_380:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd40;
call.uni 
free, 
(
param0
);


	}

BB79_381:
bar.sync 0;
bra.uni BB79_764;

BB79_393:
mov.u64 %rd579, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd580, %rd579;
sub.s64 %rd581, %rd204, %rd580;
add.s64 %rd582, %rd581, 2320;
ld.shared.u64 %rd583, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p275, %rd582, %rd583;
mov.u64 %rd808, -1;
mov.u64 %rd809, %rd204;
@%p275 bra BB79_395;

add.s64 %rd215, %rd204, 2320;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd215;
mov.u64 %rd808, %rd215;
mov.u64 %rd809, %rd215;

BB79_395:
mov.u64 %rd216, %rd809;
setp.eq.s64	%p276, %rd808, -1;
@%p276 bra BB79_397;

mov.u64 %rd584, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd585, %rd584;
sub.s64 %rd586, %rd204, %rd585;
add.s64 %rd587, %rd584, %rd586;
ld.shared.u64 %rd588, [%rd587];
and.b64 %rd589, %rd588, 1;
or.b64 %rd590, %rd589, 4608;
st.shared.u64 [%rd587], %rd590;
st.shared.u64 [%rd587+8], %rd804;
mov.u16 %rs558, 0;
st.shared.u8 [%rd587], %rs558;

BB79_397:
mov.u64 %rd810, %rd204;
setp.eq.s64	%p277, %rd204, %rd216;
mov.u64 %rd811, 0;
@%p277 bra BB79_403;

BB79_402:
add.s64 %rd811, %rd810, 16;

BB79_403:
mov.u64 %rd812, %rd811;
setp.ne.s64	%p280, %rd811, 0;
@%p280 bra BB79_405;

mov.u64 %rd606, 2304;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd606;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd812, [retval0+0];


	}

BB79_405:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd812;

BB79_406:
ld.param.u64 %rd718, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIsEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIsNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIsENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd717, %rd718;
add.s64 %rd609, %rd421, 2;
add.s64 %rd856, %rd717, %rd609;
add.s64 %rd849, %rd718, %rd609;
add.s64 %rd840, %rd2, %rd609;
bar.sync 0;
ld.shared.u64 %rd233, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd233; 
selp.u32 %r173, 1, 0, p; 
} 


	setp.eq.s32	%p281, %r173, 0;
sub.s64 %rd234, %rd10, %rd849;
@%p281 bra BB79_577;

setp.lt.s64	%p282, %rd234, 1;
@%p282 bra BB79_747;

mov.u64 %rd611, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd612, %rd611;
sub.s64 %rd613, %rd233, %rd612;
add.s64 %rd235, %rd611, %rd613;
mov.u64 %rd813, %rd849;
cvt.s64.s32	%rd238, %r1;
mul.wide.s32 %rd614, %r1, 2;
add.s64 %rd239, %rd235, %rd614;
mul.wide.s32 %rd240, %r1, -9;
mul.lo.s32 %r174, %r1, 9;
mul.wide.s32 %rd615, %r174, 2;
add.s64 %rd241, %rd235, %rd615;
add.s64 %rd242, %rd1, 2;
add.s32 %r175, %r1, 128;
cvt.s64.s32	%rd243, %r175;
add.s32 %r176, %r1, 256;
cvt.s64.s32	%rd244, %r176;
add.s32 %r177, %r1, 384;
cvt.s64.s32	%rd245, %r177;
add.s32 %r178, %r1, 512;
cvt.s64.s32	%rd246, %r178;
add.s32 %r179, %r1, 640;
cvt.s64.s32	%rd247, %r179;
add.s32 %r180, %r1, 768;
cvt.s64.s32	%rd248, %r180;
add.s32 %r181, %r1, 896;
cvt.s64.s32	%rd249, %r181;
add.s32 %r182, %r1, 1024;
cvt.s64.s32	%rd250, %r182;
add.s32 %r19, %r1, -2;

BB79_409:
mov.u16 %rs161, %rs880;
mov.u64 %rd851, %rd856;
mov.u64 %rd253, %rd851;
mov.u64 %rd844, %rd849;
mov.u64 %rd252, %rd844;
mov.u64 %rd837, %rd840;
mov.u64 %rd254, %rd837;
mov.u64 %rd251, %rd813;
sub.s64 %rd616, %rd251, %rd10;
shr.u64 %rd617, %rd616, 1;
neg.s64 %rd618, %rd617;
cvt.u32.u64	%r183, %rd618;
mov.u32 %r184, 1152;
min.s32 %r20, %r183, %r184;
setp.eq.s32	%p283, %r20, 1152;
@%p283 bra BB79_433;
bra.uni BB79_410;

BB79_433:
shl.b64 %rd625, %rd238, 1;
add.s64 %rd626, %rd253, %rd625;
ld.global.u16 %rs581, [%rd626];
ld.global.u16 %rs582, [%rd626+256];
ld.global.u16 %rs583, [%rd626+512];
ld.global.u16 %rs584, [%rd626+768];
ld.global.u16 %rs585, [%rd626+1024];
ld.global.u16 %rs586, [%rd626+1280];
ld.global.u16 %rs587, [%rd626+1536];
ld.global.u16 %rs588, [%rd626+1792];
ld.global.u16 %rs589, [%rd626+2048];
st.shared.u16 [%rd239], %rs581;
st.shared.u16 [%rd239+256], %rs582;
st.shared.u16 [%rd239+512], %rs583;
st.shared.u16 [%rd239+768], %rs584;
st.shared.u16 [%rd239+1024], %rs585;
st.shared.u16 [%rd239+1280], %rs586;
st.shared.u16 [%rd239+1536], %rs587;
st.shared.u16 [%rd239+1792], %rs588;
st.shared.u16 [%rd239+2048], %rs589;
mov.u64 %rd816, 1152;
bra.uni BB79_434;

BB79_410:
cvt.s64.s32	%rd816, %r20;
setp.lt.s32	%p284, %r20, 1;
@%p284 bra BB79_434;

shl.b64 %rd619, %rd816, 1;
add.s64 %rd256, %rd252, %rd619;
mov.u64 %rd815, %rd235;
mov.u64 %rd814, %rd252;
mov.u64 %rd848, %rd252;
mov.u64 %rd855, %rd253;

BB79_412:
mov.u64 %rd262, %rd855;
mov.u64 %rd261, %rd848;
mov.u64 %rd259, %rd814;
sub.s64 %rd620, %rd259, %rd256;
shr.s64 %rd621, %rd620, 1;
neg.s64 %rd263, %rd621;
setp.gt.s64	%p285, %rd263, 1151;
shl.b64 %rd622, %rd238, 1;
add.s64 %rd264, %rd262, %rd622;
add.s64 %rd265, %rd815, %rd622;
@%p285 bra BB79_431;
bra.uni BB79_413;

BB79_431:
ld.global.u16 %rs572, [%rd264];
ld.global.u16 %rs573, [%rd264+256];
ld.global.u16 %rs574, [%rd264+512];
ld.global.u16 %rs575, [%rd264+768];
ld.global.u16 %rs576, [%rd264+1024];
ld.global.u16 %rs577, [%rd264+1280];
ld.global.u16 %rs578, [%rd264+1536];
ld.global.u16 %rs579, [%rd264+1792];
ld.global.u16 %rs580, [%rd264+2048];
st.shared.u16 [%rd265], %rs572;
st.shared.u16 [%rd265+256], %rs573;
st.shared.u16 [%rd265+512], %rs574;
st.shared.u16 [%rd265+768], %rs575;
st.shared.u16 [%rd265+1024], %rs576;
st.shared.u16 [%rd265+1280], %rs577;
st.shared.u16 [%rd265+1536], %rs578;
st.shared.u16 [%rd265+1792], %rs579;
st.shared.u16 [%rd265+2048], %rs580;
bra.uni BB79_432;

BB79_413:
setp.ge.s64	%p286, %rd238, %rd263;
@%p286 bra BB79_415;

ld.global.u16 %rs563, [%rd264];
st.shared.u16 [%rd265], %rs563;

BB79_415:
setp.ge.s64	%p287, %rd243, %rd263;
@%p287 bra BB79_417;

ld.global.u16 %rs564, [%rd264+256];
st.shared.u16 [%rd265+256], %rs564;

BB79_417:
setp.ge.s64	%p288, %rd244, %rd263;
@%p288 bra BB79_419;

ld.global.u16 %rs565, [%rd264+512];
st.shared.u16 [%rd265+512], %rs565;

BB79_419:
setp.ge.s64	%p289, %rd245, %rd263;
@%p289 bra BB79_421;

ld.global.u16 %rs566, [%rd264+768];
st.shared.u16 [%rd265+768], %rs566;

BB79_421:
setp.ge.s64	%p290, %rd246, %rd263;
@%p290 bra BB79_423;

ld.global.u16 %rs567, [%rd264+1024];
st.shared.u16 [%rd265+1024], %rs567;

BB79_423:
setp.ge.s64	%p291, %rd247, %rd263;
@%p291 bra BB79_425;

ld.global.u16 %rs568, [%rd264+1280];
st.shared.u16 [%rd265+1280], %rs568;

BB79_425:
setp.ge.s64	%p292, %rd248, %rd263;
@%p292 bra BB79_427;

ld.global.u16 %rs569, [%rd264+1536];
st.shared.u16 [%rd265+1536], %rs569;

BB79_427:
setp.ge.s64	%p293, %rd249, %rd263;
@%p293 bra BB79_429;

ld.global.u16 %rs570, [%rd264+1792];
st.shared.u16 [%rd265+1792], %rs570;

BB79_429:
setp.ge.s64	%p294, %rd250, %rd263;
@%p294 bra BB79_432;

ld.global.u16 %rs571, [%rd264+2048];
st.shared.u16 [%rd265+2048], %rs571;

BB79_432:
add.s64 %rd266, %rd262, 2304;
add.s64 %rd815, %rd815, 2304;
add.s64 %rd814, %rd261, 2304;
mov.u64 %rd268, %rd814;
sub.s64 %rd623, %rd256, %rd814;
setp.gt.s64	%p295, %rd623, 0;
mov.u64 %rd848, %rd268;
mov.u64 %rd855, %rd266;
@%p295 bra BB79_412;

BB79_434:
bar.sync 0;
shl.b64 %rd627, %rd816, 1;
add.s64 %rd271, %rd233, %rd627;
and.b64 %rd628, %rd816, 9223372036854775807;
cvt.u32.u64	%r21, %rd816;
add.s64 %rd629, %rd628, %rd240;
cvt.u32.u64	%r185, %rd629;
mov.u32 %r186, 9;
min.s32 %r22, %r185, %r186;
mov.u32 %r187, 0;
max.s32 %r23, %r22, %r187;
setp.gt.u32	%p296, %r23, 8;
@%p296 bra BB79_453;
bra.uni BB79_435;

BB79_453:
ld.shared.u16 %rs599, [%rd241];
ld.shared.u16 %rs600, [%rd241+2];
ld.shared.u16 %rs601, [%rd241+4];
ld.shared.u16 %rs602, [%rd241+6];
ld.shared.u16 %rs603, [%rd241+8];
ld.shared.u16 %rs604, [%rd241+10];
ld.shared.u16 %rs605, [%rd241+12];
ld.shared.u16 %rs606, [%rd241+14];
ld.shared.u16 %rs607, [%rd241+16];
st.local.u16 [%rd1], %rs599;
st.local.u16 [%rd1+2], %rs600;
st.local.u16 [%rd1+4], %rs601;
st.local.u16 [%rd1+6], %rs602;
st.local.u16 [%rd1+8], %rs603;
st.local.u16 [%rd1+10], %rs604;
st.local.u16 [%rd1+12], %rs605;
st.local.u16 [%rd1+14], %rs606;
st.local.u16 [%rd1+16], %rs607;
bra.uni BB79_454;

BB79_435:
mov.u64 %rd272, %rd1;
setp.lt.s32	%p297, %r22, 1;
mov.u64 %rd831, %rd272;
@%p297 bra BB79_437;

ld.shared.u16 %rs590, [%rd241];
st.local.u16 [%rd1], %rs590;
mov.u64 %rd831, %rd242;

BB79_437:
mov.u64 %rd817, %rd831;
mov.u64 %rd830, %rd817;
setp.lt.s32	%p298, %r23, 2;
@%p298 bra BB79_439;

ld.shared.u16 %rs591, [%rd241+2];
st.local.u16 [%rd830], %rs591;
add.s64 %rd830, %rd830, 2;

BB79_439:
mov.u64 %rd829, %rd830;
setp.lt.s32	%p299, %r23, 3;
@%p299 bra BB79_441;

ld.shared.u16 %rs592, [%rd241+4];
st.local.u16 [%rd829], %rs592;
add.s64 %rd829, %rd829, 2;

BB79_441:
mov.u64 %rd828, %rd829;
setp.lt.s32	%p300, %r23, 4;
@%p300 bra BB79_443;

ld.shared.u16 %rs593, [%rd241+6];
st.local.u16 [%rd828], %rs593;
add.s64 %rd828, %rd828, 2;

BB79_443:
mov.u64 %rd827, %rd828;
setp.lt.s32	%p301, %r23, 5;
@%p301 bra BB79_445;

ld.shared.u16 %rs594, [%rd241+8];
st.local.u16 [%rd827], %rs594;
add.s64 %rd827, %rd827, 2;

BB79_445:
mov.u64 %rd826, %rd827;
setp.lt.s32	%p302, %r23, 6;
@%p302 bra BB79_447;

ld.shared.u16 %rs595, [%rd241+10];
st.local.u16 [%rd826], %rs595;
add.s64 %rd826, %rd826, 2;

BB79_447:
mov.u64 %rd825, %rd826;
setp.lt.s32	%p303, %r23, 7;
@%p303 bra BB79_449;

ld.shared.u16 %rs596, [%rd241+12];
st.local.u16 [%rd825], %rs596;
add.s64 %rd825, %rd825, 2;

BB79_449:
mov.u64 %rd824, %rd825;
setp.lt.s32	%p304, %r23, 8;
@%p304 bra BB79_451;

ld.shared.u16 %rs597, [%rd241+14];
st.local.u16 [%rd824], %rs597;
add.s64 %rd824, %rd824, 2;

BB79_451:
setp.lt.s32	%p305, %r23, 9;
@%p305 bra BB79_454;

ld.shared.u16 %rs598, [%rd241+16];
st.local.u16 [%rd824], %rs598;

BB79_454:
setp.eq.s32	%p306, %r23, 0;
@%p306 bra BB79_471;

ld.local.u16 %rs836, [%rd1];
mul.wide.u32 %rd630, %r23, 2;
add.s64 %rd631, %rd630, 8589934590;
shr.u64 %rd632, %rd631, 1;
cvt.u32.u64	%r24, %rd632;
setp.lt.s32	%p307, %r24, 1;
@%p307 bra BB79_457;

ld.local.u16 %rs609, [%rd1+2];
mul.wide.s16 %r188, %rs609, %rs836;
cvt.u16.u32	%rs836, %r188;

BB79_457:
setp.lt.s32	%p308, %r24, 2;
@%p308 bra BB79_459;

ld.local.u16 %rs610, [%rd1+4];
mul.wide.s16 %r189, %rs610, %rs836;
cvt.u16.u32	%rs836, %r189;

BB79_459:
setp.lt.s32	%p309, %r24, 3;
@%p309 bra BB79_461;

ld.local.u16 %rs611, [%rd1+6];
mul.wide.s16 %r190, %rs611, %rs836;
cvt.u16.u32	%rs836, %r190;

BB79_461:
setp.lt.s32	%p310, %r24, 4;
@%p310 bra BB79_463;

ld.local.u16 %rs612, [%rd1+8];
mul.wide.s16 %r191, %rs612, %rs836;
cvt.u16.u32	%rs836, %r191;

BB79_463:
setp.lt.s32	%p311, %r24, 5;
@%p311 bra BB79_465;

ld.local.u16 %rs613, [%rd1+10];
mul.wide.s16 %r192, %rs613, %rs836;
cvt.u16.u32	%rs836, %r192;

BB79_465:
setp.lt.s32	%p312, %r24, 6;
@%p312 bra BB79_467;

ld.local.u16 %rs614, [%rd1+12];
mul.wide.s16 %r193, %rs614, %rs836;
cvt.u16.u32	%rs836, %r193;

BB79_467:
setp.lt.s32	%p313, %r24, 7;
@%p313 bra BB79_469;

ld.local.u16 %rs615, [%rd1+14];
mul.wide.s16 %r194, %rs615, %rs836;
cvt.u16.u32	%rs836, %r194;

BB79_469:
setp.lt.s32	%p314, %r24, 8;
@%p314 bra BB79_471;

ld.local.u16 %rs616, [%rd1+16];
mul.wide.s16 %r195, %rs616, %rs836;
cvt.u16.u32	%rs836, %r195;

BB79_471:
bar.sync 0;
@%p306 bra BB79_473;

st.shared.u16 [%rd239], %rs836;

BB79_473:
bar.sync 0;
setp.gt.s32	%p316, %r21, 1151;
mov.u32 %r297, 128;
@%p316 bra BB79_475;

add.s32 %r197, %r21, 8;
mul.hi.s32 %r198, %r197, 954437177;
shr.u32 %r199, %r198, 31;
shr.s32 %r200, %r198, 1;
add.s32 %r297, %r200, %r199;

BB79_475:
setp.eq.s32	%p317, %r297, 128;
@%p317 bra BB79_513;
bra.uni BB79_476;

BB79_513:
@%p42 bra BB79_515;

ld.shared.u16 %rs625, [%rd235];
mul.wide.s16 %r215, %rs625, %rs161;
st.shared.u16 [%rd235], %r215;

BB79_515:
setp.lt.s32	%p31, %r1, 1;
ld.shared.u16 %rs835, [%rd239];
bar.sync 0;
@%p31 bra BB79_517;

ld.shared.u16 %rs626, [%rd239+-2];
mul.wide.s16 %r216, %rs626, %rs835;
cvt.u16.u32	%rs835, %r216;

BB79_517:
bar.sync 0;
st.shared.u16 [%rd239], %rs835;
bar.sync 0;
setp.lt.s32	%p347, %r1, 2;
@%p347 bra BB79_519;

ld.shared.u16 %rs627, [%rd239+-4];
mul.wide.s16 %r217, %rs627, %rs835;
cvt.u16.u32	%rs835, %r217;

BB79_519:
bar.sync 0;
st.shared.u16 [%rd239], %rs835;
bar.sync 0;
setp.lt.s32	%p348, %r1, 4;
@%p348 bra BB79_521;

ld.shared.u16 %rs628, [%rd239+-8];
mul.wide.s16 %r218, %rs628, %rs835;
cvt.u16.u32	%rs835, %r218;

BB79_521:
bar.sync 0;
st.shared.u16 [%rd239], %rs835;
bar.sync 0;
setp.lt.s32	%p349, %r1, 8;
@%p349 bra BB79_523;

ld.shared.u16 %rs629, [%rd239+-16];
mul.wide.s16 %r219, %rs629, %rs835;
cvt.u16.u32	%rs835, %r219;

BB79_523:
bar.sync 0;
st.shared.u16 [%rd239], %rs835;
bar.sync 0;
setp.lt.s32	%p350, %r1, 16;
@%p350 bra BB79_525;

ld.shared.u16 %rs630, [%rd239+-32];
mul.wide.s16 %r220, %rs630, %rs835;
cvt.u16.u32	%rs835, %r220;

BB79_525:
bar.sync 0;
st.shared.u16 [%rd239], %rs835;
bar.sync 0;
setp.lt.s32	%p351, %r1, 32;
@%p351 bra BB79_527;

ld.shared.u16 %rs631, [%rd239+-64];
mul.wide.s16 %r221, %rs631, %rs835;
cvt.u16.u32	%rs835, %r221;

BB79_527:
bar.sync 0;
st.shared.u16 [%rd239], %rs835;
bar.sync 0;
setp.lt.s32	%p352, %r1, 64;
@%p352 bra BB79_529;

ld.shared.u16 %rs632, [%rd239+-128];
mul.wide.s16 %r222, %rs632, %rs835;
cvt.u16.u32	%rs835, %r222;

BB79_529:
bar.sync 0;
st.shared.u16 [%rd239], %rs835;
bar.sync 0;
ld.shared.u16 %rs881, [%rd235+254];
mov.u16 %rs871, %rs161;
@%p21 bra BB79_531;

ld.shared.u16 %rs871, [%rd239+-2];

BB79_531:
bar.sync 0;
st.shared.u16 [%rd239], %rs871;
bar.sync 0;
bra.uni BB79_532;

BB79_476:
@%p42 bra BB79_478;

ld.shared.u16 %rs617, [%rd235];
mul.wide.s16 %r201, %rs617, %rs161;
st.shared.u16 [%rd235], %r201;

BB79_478:
setp.ge.s32	%p319, %r1, %r297;
mov.u16 %rs879, %rs161;
@%p319 bra BB79_480;

ld.shared.u16 %rs179, [%rd239];
mov.u16 %rs879, %rs179;

BB79_480:
mov.u16 %rs844, %rs879;
mov.u16 %rs878, %rs844;
bar.sync 0;
setp.le.s32	%p320, %r1, %r297;
setp.gt.s32	%p321, %r1, 0;
and.pred %p322, %p320, %p321;
@!%p322 bra BB79_482;
bra.uni BB79_481;

BB79_481:
ld.shared.u16 %rs618, [%rd239+-2];
mul.wide.s16 %r202, %rs618, %rs878;
cvt.u16.u32	%rs878, %r202;

BB79_482:
mov.u16 %rs877, %rs878;
bar.sync 0;
@%p319 bra BB79_484;

st.shared.u16 [%rd239], %rs877;

BB79_484:
setp.gt.s32	%p24, %r1, 1;
bar.sync 0;
setp.lt.s32	%p324, %r19, %r297;
and.pred %p325, %p324, %p24;
@!%p325 bra BB79_486;
bra.uni BB79_485;

BB79_485:
ld.shared.u16 %rs619, [%rd239+-4];
mul.wide.s16 %r203, %rs619, %rs877;
cvt.u16.u32	%rs877, %r203;

BB79_486:
mov.u16 %rs876, %rs877;
bar.sync 0;
@%p319 bra BB79_488;

st.shared.u16 [%rd239], %rs876;

BB79_488:
setp.gt.s32	%p25, %r1, 3;
bar.sync 0;
add.s32 %r204, %r19, -2;
setp.lt.s32	%p327, %r204, %r297;
and.pred %p328, %p327, %p25;
@!%p328 bra BB79_490;
bra.uni BB79_489;

BB79_489:
ld.shared.u16 %rs620, [%rd239+-8];
mul.wide.s16 %r205, %rs620, %rs876;
cvt.u16.u32	%rs876, %r205;

BB79_490:
mov.u16 %rs875, %rs876;
bar.sync 0;
@%p319 bra BB79_492;

st.shared.u16 [%rd239], %rs875;

BB79_492:
setp.gt.s32	%p26, %r1, 7;
bar.sync 0;
add.s32 %r206, %r19, -6;
setp.lt.s32	%p330, %r206, %r297;
and.pred %p331, %p330, %p26;
@!%p331 bra BB79_494;
bra.uni BB79_493;

BB79_493:
ld.shared.u16 %rs621, [%rd239+-16];
mul.wide.s16 %r207, %rs621, %rs875;
cvt.u16.u32	%rs875, %r207;

BB79_494:
mov.u16 %rs874, %rs875;
bar.sync 0;
@%p319 bra BB79_496;

st.shared.u16 [%rd239], %rs874;

BB79_496:
setp.gt.s32	%p27, %r1, 15;
bar.sync 0;
add.s32 %r208, %r19, -14;
setp.lt.s32	%p333, %r208, %r297;
and.pred %p334, %p333, %p27;
@!%p334 bra BB79_498;
bra.uni BB79_497;

BB79_497:
ld.shared.u16 %rs622, [%rd239+-32];
mul.wide.s16 %r209, %rs622, %rs874;
cvt.u16.u32	%rs874, %r209;

BB79_498:
mov.u16 %rs873, %rs874;
bar.sync 0;
@%p319 bra BB79_500;

st.shared.u16 [%rd239], %rs873;

BB79_500:
setp.gt.s32	%p28, %r1, 31;
bar.sync 0;
add.s32 %r210, %r19, -30;
setp.lt.s32	%p336, %r210, %r297;
and.pred %p337, %p336, %p28;
@!%p337 bra BB79_502;
bra.uni BB79_501;

BB79_501:
ld.shared.u16 %rs623, [%rd239+-64];
mul.wide.s16 %r211, %rs623, %rs873;
cvt.u16.u32	%rs873, %r211;

BB79_502:
mov.u16 %rs872, %rs873;
bar.sync 0;
@%p319 bra BB79_504;

st.shared.u16 [%rd239], %rs872;

BB79_504:
setp.gt.s32	%p29, %r1, 63;
bar.sync 0;
add.s32 %r212, %r19, -62;
setp.lt.s32	%p339, %r212, %r297;
and.pred %p340, %p339, %p29;
@!%p340 bra BB79_506;
bra.uni BB79_505;

BB79_505:
ld.shared.u16 %rs624, [%rd239+-128];
mul.wide.s16 %r213, %rs624, %rs872;
cvt.u16.u32	%rs872, %r213;

BB79_506:
bar.sync 0;
@%p319 bra BB79_508;

st.shared.u16 [%rd239], %rs872;

BB79_508:
setp.lt.s32	%p30, %r1, %r297;
bar.sync 0;
add.s32 %r214, %r297, -1;
mul.wide.s32 %rd633, %r214, 2;
add.s64 %rd634, %rd235, %rd633;
ld.shared.u16 %rs881, [%rd634];
not.pred %p342, %p30;
or.pred %p344, %p21, %p342;
selp.b16	%rs834, %rs161, %rs872, %p30;
@%p344 bra BB79_510;

ld.shared.u16 %rs834, [%rd239+-2];

BB79_510:
bar.sync 0;
@%p319 bra BB79_512;

st.shared.u16 [%rd239], %rs834;

BB79_512:
bar.sync 0;

BB79_532:
mov.u16 %rs880, %rs881;
@%p306 bra BB79_534;

ld.shared.u16 %rs836, [%rd239];

BB79_534:
bar.sync 0;
mul.wide.s32 %rd635, %r23, 2;
add.s64 %rd289, %rd1, %rd635;
setp.ge.u64	%p355, %rd1, %rd289;
@%p355 bra BB79_536;

ld.local.u16 %rs633, [%rd1];
mul.wide.s16 %r223, %rs633, %rs836;
cvt.u16.u32	%rs836, %r223;
st.shared.u16 [%rd241], %rs836;

BB79_536:
setp.ge.u64	%p356, %rd242, %rd289;
@%p356 bra BB79_538;

ld.local.u16 %rs634, [%rd1+2];
mul.wide.s16 %r224, %rs634, %rs836;
cvt.u16.u32	%rs836, %r224;
st.shared.u16 [%rd241+2], %rs836;

BB79_538:
add.s64 %rd636, %rd242, 2;
setp.ge.u64	%p357, %rd636, %rd289;
@%p357 bra BB79_540;

ld.local.u16 %rs635, [%rd1+4];
mul.wide.s16 %r225, %rs635, %rs836;
cvt.u16.u32	%rs836, %r225;
st.shared.u16 [%rd241+4], %rs836;

BB79_540:
add.s64 %rd637, %rd242, 4;
setp.ge.u64	%p358, %rd637, %rd289;
@%p358 bra BB79_542;

ld.local.u16 %rs636, [%rd1+6];
mul.wide.s16 %r226, %rs636, %rs836;
cvt.u16.u32	%rs836, %r226;
st.shared.u16 [%rd241+6], %rs836;

BB79_542:
add.s64 %rd638, %rd242, 6;
setp.ge.u64	%p359, %rd638, %rd289;
@%p359 bra BB79_544;

ld.local.u16 %rs637, [%rd1+8];
mul.wide.s16 %r227, %rs637, %rs836;
cvt.u16.u32	%rs836, %r227;
st.shared.u16 [%rd241+8], %rs836;

BB79_544:
add.s64 %rd639, %rd242, 8;
setp.ge.u64	%p360, %rd639, %rd289;
@%p360 bra BB79_546;

ld.local.u16 %rs638, [%rd1+10];
mul.wide.s16 %r228, %rs638, %rs836;
cvt.u16.u32	%rs836, %r228;
st.shared.u16 [%rd241+10], %rs836;

BB79_546:
add.s64 %rd640, %rd242, 10;
setp.ge.u64	%p361, %rd640, %rd289;
@%p361 bra BB79_548;

ld.local.u16 %rs639, [%rd1+12];
mul.wide.s16 %r229, %rs639, %rs836;
cvt.u16.u32	%rs836, %r229;
st.shared.u16 [%rd241+12], %rs836;

BB79_548:
add.s64 %rd641, %rd242, 12;
setp.ge.u64	%p362, %rd641, %rd289;
@%p362 bra BB79_550;

ld.local.u16 %rs640, [%rd1+14];
mul.wide.s16 %r230, %rs640, %rs836;
cvt.u16.u32	%rs836, %r230;
st.shared.u16 [%rd241+14], %rs836;

BB79_550:
add.s64 %rd642, %rd242, 14;
setp.ge.u64	%p363, %rd642, %rd289;
@%p363 bra BB79_552;

ld.local.u16 %rs641, [%rd1+16];
mul.wide.s16 %r231, %rs641, %rs836;
st.shared.u16 [%rd241+16], %r231;

BB79_552:
bar.sync 0;
@%p283 bra BB79_575;
bra.uni BB79_553;

BB79_575:
shl.b64 %rd645, %rd238, 1;
add.s64 %rd646, %rd254, %rd645;
ld.shared.u16 %rs660, [%rd239];
ld.shared.u16 %rs661, [%rd239+256];
ld.shared.u16 %rs662, [%rd239+512];
ld.shared.u16 %rs663, [%rd239+768];
ld.shared.u16 %rs664, [%rd239+1024];
ld.shared.u16 %rs665, [%rd239+1280];
ld.shared.u16 %rs666, [%rd239+1536];
ld.shared.u16 %rs667, [%rd239+1792];
ld.shared.u16 %rs668, [%rd239+2048];
st.global.u16 [%rd646], %rs660;
st.global.u16 [%rd646+256], %rs661;
st.global.u16 [%rd646+512], %rs662;
st.global.u16 [%rd646+768], %rs663;
st.global.u16 [%rd646+1024], %rs664;
st.global.u16 [%rd646+1280], %rs665;
st.global.u16 [%rd646+1536], %rs666;
st.global.u16 [%rd646+1792], %rs667;
st.global.u16 [%rd646+2048], %rs668;
bra.uni BB79_576;

BB79_553:
add.s64 %rd290, %rd235, %rd627;
mov.u64 %rd833, %rd233;
mov.u64 %rd832, %rd235;
setp.ge.u64	%p364, %rd235, %rd290;
mov.u64 %rd839, %rd254;
@%p364 bra BB79_576;

BB79_554:
mov.u64 %rd295, %rd839;
sub.s64 %rd296, %rd271, %rd833;
setp.gt.s64	%p365, %rd296, 2302;
shl.b64 %rd644, %rd238, 1;
add.s64 %rd297, %rd832, %rd644;
add.s64 %rd298, %rd295, %rd644;
@%p365 bra BB79_573;
bra.uni BB79_555;

BB79_573:
ld.shared.u16 %rs651, [%rd297];
ld.shared.u16 %rs652, [%rd297+256];
ld.shared.u16 %rs653, [%rd297+512];
ld.shared.u16 %rs654, [%rd297+768];
ld.shared.u16 %rs655, [%rd297+1024];
ld.shared.u16 %rs656, [%rd297+1280];
ld.shared.u16 %rs657, [%rd297+1536];
ld.shared.u16 %rs658, [%rd297+1792];
ld.shared.u16 %rs659, [%rd297+2048];
st.global.u16 [%rd298], %rs651;
st.global.u16 [%rd298+256], %rs652;
st.global.u16 [%rd298+512], %rs653;
st.global.u16 [%rd298+768], %rs654;
st.global.u16 [%rd298+1024], %rs655;
st.global.u16 [%rd298+1280], %rs656;
st.global.u16 [%rd298+1536], %rs657;
st.global.u16 [%rd298+1792], %rs658;
st.global.u16 [%rd298+2048], %rs659;
bra.uni BB79_574;

BB79_555:
shr.s64 %rd299, %rd296, 1;
setp.ge.s64	%p366, %rd238, %rd299;
@%p366 bra BB79_557;

ld.shared.u16 %rs642, [%rd297];
st.global.u16 [%rd298], %rs642;

BB79_557:
setp.ge.s64	%p367, %rd243, %rd299;
@%p367 bra BB79_559;

ld.shared.u16 %rs643, [%rd297+256];
st.global.u16 [%rd298+256], %rs643;

BB79_559:
setp.ge.s64	%p368, %rd244, %rd299;
@%p368 bra BB79_561;

ld.shared.u16 %rs644, [%rd297+512];
st.global.u16 [%rd298+512], %rs644;

BB79_561:
setp.ge.s64	%p369, %rd245, %rd299;
@%p369 bra BB79_563;

ld.shared.u16 %rs645, [%rd297+768];
st.global.u16 [%rd298+768], %rs645;

BB79_563:
setp.ge.s64	%p370, %rd246, %rd299;
@%p370 bra BB79_565;

ld.shared.u16 %rs646, [%rd297+1024];
st.global.u16 [%rd298+1024], %rs646;

BB79_565:
setp.ge.s64	%p371, %rd247, %rd299;
@%p371 bra BB79_567;

ld.shared.u16 %rs647, [%rd297+1280];
st.global.u16 [%rd298+1280], %rs647;

BB79_567:
setp.ge.s64	%p372, %rd248, %rd299;
@%p372 bra BB79_569;

ld.shared.u16 %rs648, [%rd297+1536];
st.global.u16 [%rd298+1536], %rs648;

BB79_569:
setp.ge.s64	%p373, %rd249, %rd299;
@%p373 bra BB79_571;

ld.shared.u16 %rs649, [%rd297+1792];
st.global.u16 [%rd298+1792], %rs649;

BB79_571:
setp.ge.s64	%p374, %rd250, %rd299;
@%p374 bra BB79_574;

ld.shared.u16 %rs650, [%rd297+2048];
st.global.u16 [%rd298+2048], %rs650;

BB79_574:
add.s64 %rd832, %rd832, 2304;
add.s64 %rd833, %rd833, 2304;
add.s64 %rd302, %rd295, 2304;
setp.lt.u64	%p375, %rd832, %rd290;
mov.u64 %rd839, %rd302;
@%p375 bra BB79_554;

BB79_576:
bar.sync 0;
add.s64 %rd856, %rd253, 2304;
add.s64 %rd840, %rd254, 2304;
add.s64 %rd813, %rd252, 2304;
mov.u64 %rd849, %rd813;
sub.s64 %rd647, %rd10, %rd813;
setp.gt.s64	%p376, %rd647, 0;
@%p376 bra BB79_409;
bra.uni BB79_747;

BB79_577:
setp.lt.s64	%p377, %rd234, 1;
@%p377 bra BB79_747;

mov.u32 %r294, %ctaid.x;
mov.u64 %rd835, %rd849;
cvt.s64.s32	%rd309, %r1;
mul.wide.s32 %rd322, %r1, 2;
add.s64 %rd310, %rd233, %rd322;
mul.wide.s32 %rd311, %r1, -9;
mul.lo.s32 %r232, %r1, 9;
mul.wide.s32 %rd649, %r232, 2;
add.s64 %rd312, %rd233, %rd649;
add.s64 %rd313, %rd1, 2;
add.s32 %r233, %r1, 128;
cvt.s64.s32	%rd314, %r233;
add.s32 %r234, %r1, 256;
cvt.s64.s32	%rd315, %r234;
add.s32 %r235, %r1, 384;
cvt.s64.s32	%rd316, %r235;
add.s32 %r236, %r1, 512;
cvt.s64.s32	%rd317, %r236;
add.s32 %r237, %r1, 640;
cvt.s64.s32	%rd318, %r237;
add.s32 %r238, %r1, 768;
cvt.s64.s32	%rd319, %r238;
add.s32 %r239, %r1, 896;
cvt.s64.s32	%rd320, %r239;
add.s32 %r240, %r1, 1024;
cvt.s64.s32	%rd321, %r240;
add.s32 %r27, %r1, -2;
add.s32 %r242, %r42, %r294;
cvt.s64.s32	%rd650, %r242;
mul.lo.s64 %rd651, %rd400, %rd650;
add.s64 %rd652, %rd8, %rd651;
mul.lo.s64 %rd653, %rd401, %rd652;
add.s64 %rd323, %rd653, %rd309;
mov.u64 %rd834, 0;
mov.u64 %rd838, %rd840;
mov.u64 %rd847, %rd849;
mov.u64 %rd854, %rd856;
mov.u16 %rs869, %rs880;

BB79_579:
mov.u16 %rs236, %rs869;
mov.u64 %rd852, %rd854;
mov.u64 %rd327, %rd852;
mov.u64 %rd845, %rd847;
mov.u64 %rd326, %rd845;
mov.u64 %rd325, %rd835;
sub.s64 %rd654, %rd325, %rd10;
shr.u64 %rd655, %rd654, 1;
neg.s64 %rd656, %rd655;
cvt.u32.u64	%r243, %rd656;
mov.u32 %r244, 1152;
min.s32 %r28, %r243, %r244;
setp.eq.s32	%p378, %r28, 1152;
@%p378 bra BB79_603;
bra.uni BB79_580;

BB79_603:
shl.b64 %rd663, %rd309, 1;
add.s64 %rd664, %rd327, %rd663;
ld.global.u16 %rs687, [%rd664];
st.u16 [%rd310], %rs687;
ld.global.u16 %rs688, [%rd664+256];
st.u16 [%rd310+256], %rs688;
ld.global.u16 %rs689, [%rd664+512];
st.u16 [%rd310+512], %rs689;
ld.global.u16 %rs690, [%rd664+768];
st.u16 [%rd310+768], %rs690;
ld.global.u16 %rs691, [%rd664+1024];
st.u16 [%rd310+1024], %rs691;
ld.global.u16 %rs692, [%rd664+1280];
st.u16 [%rd310+1280], %rs692;
ld.global.u16 %rs693, [%rd664+1536];
st.u16 [%rd310+1536], %rs693;
ld.global.u16 %rs694, [%rd664+1792];
st.u16 [%rd310+1792], %rs694;
ld.global.u16 %rs695, [%rd664+2048];
st.u16 [%rd310+2048], %rs695;
mov.u64 %rd857, 1152;
bra.uni BB79_604;

BB79_580:
cvt.s64.s32	%rd857, %r28;
setp.lt.s32	%p379, %r28, 1;
@%p379 bra BB79_604;

shl.b64 %rd657, %rd857, 1;
add.s64 %rd330, %rd326, %rd657;
mov.u64 %rd842, %rd233;
mov.u64 %rd841, %rd326;
mov.u64 %rd846, %rd326;
mov.u64 %rd853, %rd327;

BB79_582:
mov.u64 %rd336, %rd853;
mov.u64 %rd335, %rd846;
mov.u64 %rd333, %rd841;
sub.s64 %rd658, %rd333, %rd330;
shr.s64 %rd659, %rd658, 1;
neg.s64 %rd337, %rd659;
setp.gt.s64	%p380, %rd337, 1151;
shl.b64 %rd660, %rd309, 1;
add.s64 %rd338, %rd336, %rd660;
add.s64 %rd339, %rd842, %rd660;
@%p380 bra BB79_601;
bra.uni BB79_583;

BB79_601:
ld.global.u16 %rs678, [%rd338];
st.u16 [%rd339], %rs678;
ld.global.u16 %rs679, [%rd338+256];
st.u16 [%rd339+256], %rs679;
ld.global.u16 %rs680, [%rd338+512];
st.u16 [%rd339+512], %rs680;
ld.global.u16 %rs681, [%rd338+768];
st.u16 [%rd339+768], %rs681;
ld.global.u16 %rs682, [%rd338+1024];
st.u16 [%rd339+1024], %rs682;
ld.global.u16 %rs683, [%rd338+1280];
st.u16 [%rd339+1280], %rs683;
ld.global.u16 %rs684, [%rd338+1536];
st.u16 [%rd339+1536], %rs684;
ld.global.u16 %rs685, [%rd338+1792];
st.u16 [%rd339+1792], %rs685;
ld.global.u16 %rs686, [%rd338+2048];
st.u16 [%rd339+2048], %rs686;
bra.uni BB79_602;

BB79_583:
setp.ge.s64	%p381, %rd309, %rd337;
@%p381 bra BB79_585;

ld.global.u16 %rs669, [%rd338];
st.u16 [%rd339], %rs669;

BB79_585:
setp.ge.s64	%p382, %rd314, %rd337;
@%p382 bra BB79_587;

ld.global.u16 %rs670, [%rd338+256];
st.u16 [%rd339+256], %rs670;

BB79_587:
setp.ge.s64	%p383, %rd315, %rd337;
@%p383 bra BB79_589;

ld.global.u16 %rs671, [%rd338+512];
st.u16 [%rd339+512], %rs671;

BB79_589:
setp.ge.s64	%p384, %rd316, %rd337;
@%p384 bra BB79_591;

ld.global.u16 %rs672, [%rd338+768];
st.u16 [%rd339+768], %rs672;

BB79_591:
setp.ge.s64	%p385, %rd317, %rd337;
@%p385 bra BB79_593;

ld.global.u16 %rs673, [%rd338+1024];
st.u16 [%rd339+1024], %rs673;

BB79_593:
setp.ge.s64	%p386, %rd318, %rd337;
@%p386 bra BB79_595;

ld.global.u16 %rs674, [%rd338+1280];
st.u16 [%rd339+1280], %rs674;

BB79_595:
setp.ge.s64	%p387, %rd319, %rd337;
@%p387 bra BB79_597;

ld.global.u16 %rs675, [%rd338+1536];
st.u16 [%rd339+1536], %rs675;

BB79_597:
setp.ge.s64	%p388, %rd320, %rd337;
@%p388 bra BB79_599;

ld.global.u16 %rs676, [%rd338+1792];
st.u16 [%rd339+1792], %rs676;

BB79_599:
setp.ge.s64	%p389, %rd321, %rd337;
@%p389 bra BB79_602;

ld.global.u16 %rs677, [%rd338+2048];
st.u16 [%rd339+2048], %rs677;

BB79_602:
add.s64 %rd340, %rd336, 2304;
add.s64 %rd842, %rd842, 2304;
add.s64 %rd841, %rd335, 2304;
mov.u64 %rd342, %rd841;
sub.s64 %rd661, %rd330, %rd841;
setp.gt.s64	%p390, %rd661, 0;
mov.u64 %rd846, %rd342;
mov.u64 %rd853, %rd340;
@%p390 bra BB79_582;

BB79_604:
bar.sync 0;
shl.b64 %rd665, %rd857, 1;
add.s64 %rd345, %rd233, %rd665;
and.b64 %rd666, %rd857, 9223372036854775807;
cvt.u32.u64	%r29, %rd857;
add.s64 %rd667, %rd666, %rd311;
cvt.u32.u64	%r245, %rd667;
mov.u32 %r246, 9;
min.s32 %r30, %r245, %r246;
mov.u32 %r247, 0;
max.s32 %r31, %r30, %r247;
setp.gt.u32	%p391, %r31, 8;
@%p391 bra BB79_623;
bra.uni BB79_605;

BB79_623:
ld.u16 %rs705, [%rd312];
st.local.u16 [%rd1], %rs705;
ld.u16 %rs706, [%rd312+2];
st.local.u16 [%rd1+2], %rs706;
ld.u16 %rs707, [%rd312+4];
st.local.u16 [%rd1+4], %rs707;
ld.u16 %rs708, [%rd312+6];
st.local.u16 [%rd1+6], %rs708;
ld.u16 %rs709, [%rd312+8];
st.local.u16 [%rd1+8], %rs709;
ld.u16 %rs710, [%rd312+10];
st.local.u16 [%rd1+10], %rs710;
ld.u16 %rs711, [%rd312+12];
st.local.u16 [%rd1+12], %rs711;
ld.u16 %rs712, [%rd312+14];
st.local.u16 [%rd1+14], %rs712;
ld.u16 %rs713, [%rd312+16];
st.local.u16 [%rd1+16], %rs713;
bra.uni BB79_624;

BB79_605:
mov.u64 %rd346, %rd1;
setp.lt.s32	%p392, %r30, 1;
mov.u64 %rd872, %rd346;
@%p392 bra BB79_607;

ld.u16 %rs696, [%rd312];
st.local.u16 [%rd1], %rs696;
mov.u64 %rd872, %rd313;

BB79_607:
mov.u64 %rd858, %rd872;
mov.u64 %rd871, %rd858;
setp.lt.s32	%p393, %r31, 2;
@%p393 bra BB79_609;

ld.u16 %rs697, [%rd312+2];
st.local.u16 [%rd871], %rs697;
add.s64 %rd871, %rd871, 2;

BB79_609:
mov.u64 %rd870, %rd871;
setp.lt.s32	%p394, %r31, 3;
@%p394 bra BB79_611;

ld.u16 %rs698, [%rd312+4];
st.local.u16 [%rd870], %rs698;
add.s64 %rd870, %rd870, 2;

BB79_611:
mov.u64 %rd869, %rd870;
setp.lt.s32	%p395, %r31, 4;
@%p395 bra BB79_613;

ld.u16 %rs699, [%rd312+6];
st.local.u16 [%rd869], %rs699;
add.s64 %rd869, %rd869, 2;

BB79_613:
mov.u64 %rd868, %rd869;
setp.lt.s32	%p396, %r31, 5;
@%p396 bra BB79_615;

ld.u16 %rs700, [%rd312+8];
st.local.u16 [%rd868], %rs700;
add.s64 %rd868, %rd868, 2;

BB79_615:
mov.u64 %rd867, %rd868;
setp.lt.s32	%p397, %r31, 6;
@%p397 bra BB79_617;

ld.u16 %rs701, [%rd312+10];
st.local.u16 [%rd867], %rs701;
add.s64 %rd867, %rd867, 2;

BB79_617:
mov.u64 %rd866, %rd867;
setp.lt.s32	%p398, %r31, 7;
@%p398 bra BB79_619;

ld.u16 %rs702, [%rd312+12];
st.local.u16 [%rd866], %rs702;
add.s64 %rd866, %rd866, 2;

BB79_619:
mov.u64 %rd865, %rd866;
setp.lt.s32	%p399, %r31, 8;
@%p399 bra BB79_621;

ld.u16 %rs703, [%rd312+14];
st.local.u16 [%rd865], %rs703;
add.s64 %rd865, %rd865, 2;

BB79_621:
setp.lt.s32	%p400, %r31, 9;
@%p400 bra BB79_624;

ld.u16 %rs704, [%rd312+16];
st.local.u16 [%rd865], %rs704;

BB79_624:
setp.eq.s32	%p401, %r31, 0;
@%p401 bra BB79_641;

ld.local.u16 %rs882, [%rd1];
mul.wide.u32 %rd668, %r31, 2;
add.s64 %rd669, %rd668, 8589934590;
shr.u64 %rd670, %rd669, 1;
cvt.u32.u64	%r32, %rd670;
setp.lt.s32	%p402, %r32, 1;
@%p402 bra BB79_627;

ld.local.u16 %rs715, [%rd1+2];
mul.wide.s16 %r248, %rs715, %rs882;
cvt.u16.u32	%rs882, %r248;

BB79_627:
setp.lt.s32	%p403, %r32, 2;
@%p403 bra BB79_629;

ld.local.u16 %rs716, [%rd1+4];
mul.wide.s16 %r249, %rs716, %rs882;
cvt.u16.u32	%rs882, %r249;

BB79_629:
setp.lt.s32	%p404, %r32, 3;
@%p404 bra BB79_631;

ld.local.u16 %rs717, [%rd1+6];
mul.wide.s16 %r250, %rs717, %rs882;
cvt.u16.u32	%rs882, %r250;

BB79_631:
setp.lt.s32	%p405, %r32, 4;
@%p405 bra BB79_633;

ld.local.u16 %rs718, [%rd1+8];
mul.wide.s16 %r251, %rs718, %rs882;
cvt.u16.u32	%rs882, %r251;

BB79_633:
setp.lt.s32	%p406, %r32, 5;
@%p406 bra BB79_635;

ld.local.u16 %rs719, [%rd1+10];
mul.wide.s16 %r252, %rs719, %rs882;
cvt.u16.u32	%rs882, %r252;

BB79_635:
setp.lt.s32	%p407, %r32, 6;
@%p407 bra BB79_637;

ld.local.u16 %rs720, [%rd1+12];
mul.wide.s16 %r253, %rs720, %rs882;
cvt.u16.u32	%rs882, %r253;

BB79_637:
setp.lt.s32	%p408, %r32, 7;
@%p408 bra BB79_639;

ld.local.u16 %rs721, [%rd1+14];
mul.wide.s16 %r254, %rs721, %rs882;
cvt.u16.u32	%rs882, %r254;

BB79_639:
setp.lt.s32	%p409, %r32, 8;
@%p409 bra BB79_641;

ld.local.u16 %rs722, [%rd1+16];
mul.wide.s16 %r255, %rs722, %rs882;
cvt.u16.u32	%rs882, %r255;

BB79_641:
bar.sync 0;
@%p401 bra BB79_643;

st.u16 [%rd310], %rs882;

BB79_643:
bar.sync 0;
setp.gt.s32	%p411, %r29, 1151;
mov.u32 %r298, 128;
@%p411 bra BB79_645;

add.s32 %r257, %r29, 8;
mul.hi.s32 %r258, %r257, 954437177;
shr.u32 %r259, %r258, 31;
shr.s32 %r260, %r258, 1;
add.s32 %r298, %r260, %r259;

BB79_645:
setp.eq.s32	%p412, %r298, 128;
@%p412 bra BB79_683;
bra.uni BB79_646;

BB79_683:
@%p42 bra BB79_685;

ld.u16 %rs731, [%rd233];
mul.wide.s16 %r275, %rs731, %rs236;
st.u16 [%rd233], %r275;

BB79_685:
setp.lt.s32	%p40, %r1, 1;
ld.u16 %rs838, [%rd310];
bar.sync 0;
@%p40 bra BB79_687;

ld.u16 %rs732, [%rd310+-2];
mul.wide.s16 %r276, %rs732, %rs838;
cvt.u16.u32	%rs838, %r276;

BB79_687:
bar.sync 0;
st.u16 [%rd310], %rs838;
bar.sync 0;
setp.lt.s32	%p442, %r1, 2;
@%p442 bra BB79_689;

ld.u16 %rs733, [%rd310+-4];
mul.wide.s16 %r277, %rs733, %rs838;
cvt.u16.u32	%rs838, %r277;

BB79_689:
bar.sync 0;
st.u16 [%rd310], %rs838;
bar.sync 0;
setp.lt.s32	%p443, %r1, 4;
@%p443 bra BB79_691;

ld.u16 %rs734, [%rd310+-8];
mul.wide.s16 %r278, %rs734, %rs838;
cvt.u16.u32	%rs838, %r278;

BB79_691:
bar.sync 0;
st.u16 [%rd310], %rs838;
bar.sync 0;
setp.lt.s32	%p444, %r1, 8;
@%p444 bra BB79_693;

ld.u16 %rs735, [%rd310+-16];
mul.wide.s16 %r279, %rs735, %rs838;
cvt.u16.u32	%rs838, %r279;

BB79_693:
bar.sync 0;
st.u16 [%rd310], %rs838;
bar.sync 0;
setp.lt.s32	%p445, %r1, 16;
@%p445 bra BB79_695;

ld.u16 %rs736, [%rd310+-32];
mul.wide.s16 %r280, %rs736, %rs838;
cvt.u16.u32	%rs838, %r280;

BB79_695:
bar.sync 0;
st.u16 [%rd310], %rs838;
bar.sync 0;
setp.lt.s32	%p446, %r1, 32;
@%p446 bra BB79_697;

ld.u16 %rs737, [%rd310+-64];
mul.wide.s16 %r281, %rs737, %rs838;
cvt.u16.u32	%rs838, %r281;

BB79_697:
bar.sync 0;
st.u16 [%rd310], %rs838;
bar.sync 0;
setp.lt.s32	%p447, %r1, 64;
@%p447 bra BB79_699;

ld.u16 %rs738, [%rd310+-128];
mul.wide.s16 %r282, %rs738, %rs838;
cvt.u16.u32	%rs838, %r282;

BB79_699:
bar.sync 0;
st.u16 [%rd310], %rs838;
bar.sync 0;
ld.u16 %rs870, [%rd233+254];
mov.u16 %rs860, %rs236;
@%p21 bra BB79_701;

ld.u16 %rs860, [%rd310+-2];

BB79_701:
bar.sync 0;
st.u16 [%rd310], %rs860;
bar.sync 0;
bra.uni BB79_702;

BB79_646:
@%p42 bra BB79_648;

ld.u16 %rs723, [%rd233];
mul.wide.s16 %r261, %rs723, %rs236;
st.u16 [%rd233], %r261;

BB79_648:
setp.ge.s32	%p414, %r1, %r298;
mov.u16 %rs868, %rs236;
@%p414 bra BB79_650;

ld.u16 %rs254, [%rd310];
mov.u16 %rs868, %rs254;

BB79_650:
mov.u16 %rs853, %rs868;
mov.u16 %rs867, %rs853;
bar.sync 0;
setp.le.s32	%p415, %r1, %r298;
setp.gt.s32	%p416, %r1, 0;
and.pred %p417, %p415, %p416;
@!%p417 bra BB79_652;
bra.uni BB79_651;

BB79_651:
ld.u16 %rs724, [%rd310+-2];
mul.wide.s16 %r262, %rs724, %rs867;
cvt.u16.u32	%rs867, %r262;

BB79_652:
mov.u16 %rs866, %rs867;
bar.sync 0;
@%p414 bra BB79_654;

st.u16 [%rd310], %rs866;

BB79_654:
setp.gt.s32	%p33, %r1, 1;
bar.sync 0;
setp.lt.s32	%p419, %r27, %r298;
and.pred %p420, %p419, %p33;
@!%p420 bra BB79_656;
bra.uni BB79_655;

BB79_655:
ld.u16 %rs725, [%rd310+-4];
mul.wide.s16 %r263, %rs725, %rs866;
cvt.u16.u32	%rs866, %r263;

BB79_656:
mov.u16 %rs865, %rs866;
bar.sync 0;
@%p414 bra BB79_658;

st.u16 [%rd310], %rs865;

BB79_658:
setp.gt.s32	%p34, %r1, 3;
bar.sync 0;
add.s32 %r264, %r27, -2;
setp.lt.s32	%p422, %r264, %r298;
and.pred %p423, %p422, %p34;
@!%p423 bra BB79_660;
bra.uni BB79_659;

BB79_659:
ld.u16 %rs726, [%rd310+-8];
mul.wide.s16 %r265, %rs726, %rs865;
cvt.u16.u32	%rs865, %r265;

BB79_660:
mov.u16 %rs864, %rs865;
bar.sync 0;
@%p414 bra BB79_662;

st.u16 [%rd310], %rs864;

BB79_662:
setp.gt.s32	%p35, %r1, 7;
bar.sync 0;
add.s32 %r266, %r27, -6;
setp.lt.s32	%p425, %r266, %r298;
and.pred %p426, %p425, %p35;
@!%p426 bra BB79_664;
bra.uni BB79_663;

BB79_663:
ld.u16 %rs727, [%rd310+-16];
mul.wide.s16 %r267, %rs727, %rs864;
cvt.u16.u32	%rs864, %r267;

BB79_664:
mov.u16 %rs863, %rs864;
bar.sync 0;
@%p414 bra BB79_666;

st.u16 [%rd310], %rs863;

BB79_666:
setp.gt.s32	%p36, %r1, 15;
bar.sync 0;
add.s32 %r268, %r27, -14;
setp.lt.s32	%p428, %r268, %r298;
and.pred %p429, %p428, %p36;
@!%p429 bra BB79_668;
bra.uni BB79_667;

BB79_667:
ld.u16 %rs728, [%rd310+-32];
mul.wide.s16 %r269, %rs728, %rs863;
cvt.u16.u32	%rs863, %r269;

BB79_668:
mov.u16 %rs862, %rs863;
bar.sync 0;
@%p414 bra BB79_670;

st.u16 [%rd310], %rs862;

BB79_670:
setp.gt.s32	%p37, %r1, 31;
bar.sync 0;
add.s32 %r270, %r27, -30;
setp.lt.s32	%p431, %r270, %r298;
and.pred %p432, %p431, %p37;
@!%p432 bra BB79_672;
bra.uni BB79_671;

BB79_671:
ld.u16 %rs729, [%rd310+-64];
mul.wide.s16 %r271, %rs729, %rs862;
cvt.u16.u32	%rs862, %r271;

BB79_672:
mov.u16 %rs861, %rs862;
bar.sync 0;
@%p414 bra BB79_674;

st.u16 [%rd310], %rs861;

BB79_674:
setp.gt.s32	%p38, %r1, 63;
bar.sync 0;
add.s32 %r272, %r27, -62;
setp.lt.s32	%p434, %r272, %r298;
and.pred %p435, %p434, %p38;
@!%p435 bra BB79_676;
bra.uni BB79_675;

BB79_675:
ld.u16 %rs730, [%rd310+-128];
mul.wide.s16 %r273, %rs730, %rs861;
cvt.u16.u32	%rs861, %r273;

BB79_676:
bar.sync 0;
@%p414 bra BB79_678;

st.u16 [%rd310], %rs861;

BB79_678:
setp.lt.s32	%p39, %r1, %r298;
bar.sync 0;
add.s32 %r274, %r298, -1;
mul.wide.s32 %rd671, %r274, 2;
add.s64 %rd672, %rd233, %rd671;
ld.u16 %rs870, [%rd672];
not.pred %p437, %p39;
or.pred %p439, %p21, %p437;
selp.b16	%rs837, %rs236, %rs861, %p39;
@%p439 bra BB79_680;

ld.u16 %rs837, [%rd310+-2];

BB79_680:
bar.sync 0;
@%p414 bra BB79_682;

st.u16 [%rd310], %rs837;

BB79_682:
bar.sync 0;

BB79_702:
mov.u16 %rs869, %rs870;
@%p401 bra BB79_704;

ld.u16 %rs882, [%rd310];

BB79_704:
bar.sync 0;
mul.wide.s32 %rd673, %r31, 2;
add.s64 %rd363, %rd1, %rd673;
setp.ge.u64	%p450, %rd1, %rd363;
@%p450 bra BB79_706;

ld.local.u16 %rs739, [%rd1];
mul.wide.s16 %r283, %rs739, %rs882;
cvt.u16.u32	%rs882, %r283;
st.u16 [%rd312], %rs882;

BB79_706:
setp.ge.u64	%p451, %rd313, %rd363;
@%p451 bra BB79_708;

ld.local.u16 %rs740, [%rd1+2];
mul.wide.s16 %r284, %rs740, %rs882;
cvt.u16.u32	%rs882, %r284;
st.u16 [%rd312+2], %rs882;

BB79_708:
add.s64 %rd674, %rd313, 2;
setp.ge.u64	%p452, %rd674, %rd363;
@%p452 bra BB79_710;

ld.local.u16 %rs741, [%rd1+4];
mul.wide.s16 %r285, %rs741, %rs882;
cvt.u16.u32	%rs882, %r285;
st.u16 [%rd312+4], %rs882;

BB79_710:
add.s64 %rd675, %rd313, 4;
setp.ge.u64	%p453, %rd675, %rd363;
@%p453 bra BB79_712;

ld.local.u16 %rs742, [%rd1+6];
mul.wide.s16 %r286, %rs742, %rs882;
cvt.u16.u32	%rs882, %r286;
st.u16 [%rd312+6], %rs882;

BB79_712:
add.s64 %rd676, %rd313, 6;
setp.ge.u64	%p454, %rd676, %rd363;
@%p454 bra BB79_714;

ld.local.u16 %rs743, [%rd1+8];
mul.wide.s16 %r287, %rs743, %rs882;
cvt.u16.u32	%rs882, %r287;
st.u16 [%rd312+8], %rs882;

BB79_714:
add.s64 %rd677, %rd313, 8;
setp.ge.u64	%p455, %rd677, %rd363;
@%p455 bra BB79_716;

ld.local.u16 %rs744, [%rd1+10];
mul.wide.s16 %r288, %rs744, %rs882;
cvt.u16.u32	%rs882, %r288;
st.u16 [%rd312+10], %rs882;

BB79_716:
add.s64 %rd678, %rd313, 10;
setp.ge.u64	%p456, %rd678, %rd363;
@%p456 bra BB79_718;

ld.local.u16 %rs745, [%rd1+12];
mul.wide.s16 %r289, %rs745, %rs882;
cvt.u16.u32	%rs882, %r289;
st.u16 [%rd312+12], %rs882;

BB79_718:
add.s64 %rd679, %rd313, 12;
setp.ge.u64	%p457, %rd679, %rd363;
@%p457 bra BB79_720;

ld.local.u16 %rs746, [%rd1+14];
mul.wide.s16 %r290, %rs746, %rs882;
cvt.u16.u32	%rs882, %r290;
st.u16 [%rd312+14], %rs882;

BB79_720:
add.s64 %rd680, %rd313, 14;
setp.ge.u64	%p458, %rd680, %rd363;
@%p458 bra BB79_722;

ld.local.u16 %rs747, [%rd1+16];
mul.wide.s16 %r291, %rs747, %rs882;
st.u16 [%rd312+16], %r291;

BB79_722:
bar.sync 0;
@%p378 bra BB79_745;
bra.uni BB79_723;

BB79_745:
shl.b64 %rd684, %rd309, 1;
add.s64 %rd685, %rd838, %rd684;
ld.u16 %rs766, [%rd310];
st.global.u16 [%rd685], %rs766;
ld.u16 %rs767, [%rd310+256];
st.global.u16 [%rd685+256], %rs767;
ld.u16 %rs768, [%rd310+512];
st.global.u16 [%rd685+512], %rs768;
ld.u16 %rs769, [%rd310+768];
st.global.u16 [%rd685+768], %rs769;
ld.u16 %rs770, [%rd310+1024];
st.global.u16 [%rd685+1024], %rs770;
ld.u16 %rs771, [%rd310+1280];
st.global.u16 [%rd685+1280], %rs771;
ld.u16 %rs772, [%rd310+1536];
st.global.u16 [%rd685+1536], %rs772;
ld.u16 %rs773, [%rd310+1792];
st.global.u16 [%rd685+1792], %rs773;
ld.u16 %rs774, [%rd310+2048];
st.global.u16 [%rd685+2048], %rs774;
bra.uni BB79_746;

BB79_723:
mul.lo.s64 %rd681, %rd834, 1152;
add.s64 %rd682, %rd323, %rd681;
shl.b64 %rd683, %rd682, 1;
add.s64 %rd873, %rd2, %rd683;
mov.u64 %rd874, %rd233;
setp.ge.u64	%p459, %rd233, %rd345;
@%p459 bra BB79_746;

BB79_724:
sub.s64 %rd368, %rd345, %rd874;
setp.gt.s64	%p460, %rd368, 2302;
add.s64 %rd369, %rd874, %rd322;
@%p460 bra BB79_743;
bra.uni BB79_725;

BB79_743:
ld.u16 %rs757, [%rd369];
st.global.u16 [%rd873+2], %rs757;
ld.u16 %rs758, [%rd369+256];
st.global.u16 [%rd873+258], %rs758;
ld.u16 %rs759, [%rd369+512];
st.global.u16 [%rd873+514], %rs759;
ld.u16 %rs760, [%rd369+768];
st.global.u16 [%rd873+770], %rs760;
ld.u16 %rs761, [%rd369+1024];
st.global.u16 [%rd873+1026], %rs761;
ld.u16 %rs762, [%rd369+1280];
st.global.u16 [%rd873+1282], %rs762;
ld.u16 %rs763, [%rd369+1536];
st.global.u16 [%rd873+1538], %rs763;
ld.u16 %rs764, [%rd369+1792];
st.global.u16 [%rd873+1794], %rs764;
ld.u16 %rs765, [%rd369+2048];
st.global.u16 [%rd873+2050], %rs765;
bra.uni BB79_744;

BB79_725:
shr.s64 %rd370, %rd368, 1;
setp.ge.s64	%p461, %rd309, %rd370;
@%p461 bra BB79_727;

ld.u16 %rs748, [%rd369];
st.global.u16 [%rd873+2], %rs748;

BB79_727:
setp.ge.s64	%p462, %rd314, %rd370;
@%p462 bra BB79_729;

ld.u16 %rs749, [%rd369+256];
st.global.u16 [%rd873+258], %rs749;

BB79_729:
setp.ge.s64	%p463, %rd315, %rd370;
@%p463 bra BB79_731;

ld.u16 %rs750, [%rd369+512];
st.global.u16 [%rd873+514], %rs750;

BB79_731:
setp.ge.s64	%p464, %rd316, %rd370;
@%p464 bra BB79_733;

ld.u16 %rs751, [%rd369+768];
st.global.u16 [%rd873+770], %rs751;

BB79_733:
setp.ge.s64	%p465, %rd317, %rd370;
@%p465 bra BB79_735;

ld.u16 %rs752, [%rd369+1024];
st.global.u16 [%rd873+1026], %rs752;

BB79_735:
setp.ge.s64	%p466, %rd318, %rd370;
@%p466 bra BB79_737;

ld.u16 %rs753, [%rd369+1280];
st.global.u16 [%rd873+1282], %rs753;

BB79_737:
setp.ge.s64	%p467, %rd319, %rd370;
@%p467 bra BB79_739;

ld.u16 %rs754, [%rd369+1536];
st.global.u16 [%rd873+1538], %rs754;

BB79_739:
setp.ge.s64	%p468, %rd320, %rd370;
@%p468 bra BB79_741;

ld.u16 %rs755, [%rd369+1792];
st.global.u16 [%rd873+1794], %rs755;

BB79_741:
setp.ge.s64	%p469, %rd321, %rd370;
@%p469 bra BB79_744;

ld.u16 %rs756, [%rd369+2048];
st.global.u16 [%rd873+2050], %rs756;

BB79_744:
add.s64 %rd874, %rd874, 2304;
add.s64 %rd873, %rd873, 2304;
setp.lt.u64	%p470, %rd874, %rd345;
@%p470 bra BB79_724;

BB79_746:
bar.sync 0;
add.s64 %rd854, %rd327, 2304;
add.s64 %rd838, %rd838, 2304;
add.s64 %rd835, %rd326, 2304;
mov.u64 %rd847, %rd835;
sub.s64 %rd686, %rd10, %rd835;
setp.gt.s64	%p471, %rd686, 0;
add.s64 %rd834, %rd834, 1;
@%p471 bra BB79_579;

BB79_747:
@%p42 bra BB79_763;


	{ 
.reg .pred p; 
isspacep.shared p, %rd233; 
selp.u32 %r292, 1, 0, p; 
} 


	setp.eq.s32	%p473, %r292, 0;
@%p473 bra BB79_762;

mov.u64 %rd688, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd689, %rd688;
sub.s64 %rd379, %rd233, %rd689;
setp.eq.s64	%p474, %rd233, 0;
@%p474 bra BB79_763;

add.s64 %rd690, %rd379, -16;
add.s64 %rd692, %rd688, %rd690;
add.s64 %rd381, %rd689, %rd690;
ld.shared.u8 %rs775, [%rd692];
or.b16 %rs776, %rs775, 1;
st.shared.u8 [%rd692], %rs776;
ld.shared.u64 %rd382, [%rd692+8];
setp.eq.s64	%p475, %rd382, 0;
mov.u64 %rd878, %rd381;
@%p475 bra BB79_756;

mov.u64 %rd383, %rd381;
ld.u8 %rs777, [%rd382];
and.b16 %rs778, %rs777, 1;
setp.eq.b16	%p476, %rs778, 1;
mov.u64 %rd878, %rd383;
@!%p476 bra BB79_756;
bra.uni BB79_752;

BB79_752:
ld.u64 %rd385, [%rd382];
shr.u64 %rd386, %rd385, 1;
add.s64 %rd387, %rd382, 16;
add.s64 %rd388, %rd387, %rd386;
ld.shared.u64 %rd694, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p477, %rd388, %rd694;
mov.u64 %rd878, %rd382;
@%p477 bra BB79_756;

ld.u8 %rs779, [%rd388];
and.b16 %rs780, %rs779, 1;
setp.eq.b16	%p478, %rs780, 1;
mov.u64 %rd875, %rd382;
mov.u64 %rd878, %rd875;
@!%p478 bra BB79_756;
bra.uni BB79_754;

BB79_754:
ld.u64 %rd695, [%rd388];
shr.u64 %rd696, %rd695, 1;
add.s64 %rd697, %rd696, %rd386;
add.s64 %rd698, %rd697, 16;
shl.b64 %rd699, %rd698, 1;
and.b64 %rd700, %rd385, 1;
or.b64 %rd701, %rd699, %rd700;
st.u64 [%rd382], %rd701;
and.b64 %rd389, %rd698, 9223372036854775807;
add.s64 %rd702, %rd387, %rd389;
ld.shared.u64 %rd703, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p479, %rd702, %rd703;
mov.u64 %rd876, %rd382;
mov.u64 %rd878, %rd876;
@%p479 bra BB79_756;

add.s64 %rd704, %rd389, %rd387;
st.u64 [%rd704+8], %rd382;
mov.u64 %rd878, %rd382;

BB79_756:
ld.u64 %rd392, [%rd878];
shr.u64 %rd393, %rd392, 1;
add.s64 %rd394, %rd878, 16;
add.s64 %rd395, %rd394, %rd393;
ld.shared.u64 %rd705, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p480, %rd395, %rd705;
@%p480 bra BB79_760;

ld.u8 %rs781, [%rd395];
and.b16 %rs782, %rs781, 1;
setp.eq.b16	%p481, %rs782, 1;
@!%p481 bra BB79_763;
bra.uni BB79_758;

BB79_758:
ld.u64 %rd706, [%rd395];
shr.u64 %rd707, %rd706, 1;
add.s64 %rd708, %rd707, %rd393;
add.s64 %rd709, %rd708, 16;
shl.b64 %rd710, %rd709, 1;
and.b64 %rd711, %rd392, 1;
or.b64 %rd712, %rd710, %rd711;
st.u64 [%rd878], %rd712;
and.b64 %rd396, %rd709, 9223372036854775807;
add.s64 %rd713, %rd394, %rd396;
ld.shared.u64 %rd714, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p482, %rd713, %rd714;
@%p482 bra BB79_763;

add.s64 %rd715, %rd396, %rd394;
st.u64 [%rd715+8], %rd878;
bra.uni BB79_763;

BB79_378:
setp.lt.u64	%p264, %rd202, %rd798;
@%p264 bra BB79_381;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd798;
bra.uni BB79_381;

BB79_762:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd233;
call.uni 
free, 
(
param0
);


	}

BB79_763:
bar.sync 0;

BB79_764:
ret;

BB79_760:
setp.lt.u64	%p483, %rd395, %rd878;
@%p483 bra BB79_763;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd878;
bra.uni BB79_763;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEElSK_5AddOpIiENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEElSK_5AddOpIiENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
.maxntid 512, 1, 1
{
.local .align 4 .b8 __local_depot80[12];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<205>;
.reg .b16 %rs<39>;
.reg .b32 %r<373>;
.reg .b64 %rd<490>;


mov.u64 %rd489, __local_depot80;
cvta.local.u64 %SP, %rd489;
ld.param.v2.u32 {%r143, %r144}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEElSK_5AddOpIiENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd154, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEElSK_5AddOpIiENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd155, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEElSK_5AddOpIiENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEElSK_5AddOpIiENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd155;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p26, %r1, 0;
mov.u64 %rd156, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd157, %rd156;
setp.eq.s64	%p27, %rd157, 0;
or.pred %p28, %p26, %p27;
@%p28 bra BB80_2;

cvt.s64.s32	%rd158, %r143;
mov.u32 %r147, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r147;
mov.u64 %rd159, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd160, %rd159;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd160;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd158;

BB80_2:
bar.sync 0;
bfe.s64 %rd161, %rd154, 0, 62;
setp.lt.s64	%p29, %rd161, 1;
@%p29 bra BB80_288;

ld.global.u32 %r370, [%rd2];
bar.sync 0;
@%p26 bra BB80_5;

st.global.u32 [%rd3], %r370;

BB80_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB80_26;
bra.uni BB80_6;

BB80_6:
ld.shared.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd438, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd445, %rd438;
setp.eq.s64	%p31, %rd5, %rd445;
mov.u64 %rd443, %rd5;
@%p31 bra BB80_10;

mov.u64 %rd444, %rd443;

BB80_8:
mov.u64 %rd440, %rd445;
mov.u64 %rd443, %rd444;
mov.u64 %rd444, %rd440;
ld.shared.u8 %rs23, [%rd438];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p32, %rs24, 1;
not.pred %p33, %p32;
ld.shared.u64 %rd10, [%rd438];
setp.lt.u64	%p34, %rd10, 12288;
or.pred %p35, %p33, %p34;
@!%p35 bra BB80_10;
bra.uni BB80_9;

BB80_9:
shr.u64 %rd164, %rd10, 1;
add.s64 %rd165, %rd438, %rd164;
add.s64 %rd438, %rd165, 16;
add.s64 %rd166, %rd444, %rd164;
add.s64 %rd445, %rd166, 16;
setp.ne.s64	%p36, %rd445, %rd5;
mov.u64 %rd443, %rd444;
@%p36 bra BB80_8;

BB80_10:
setp.eq.s64	%p38, %rd443, %rd5;
mov.pred %p204, 0;
@%p38 bra BB80_12;

ld.u64 %rd168, [%rd443];
shr.u64 %rd169, %rd168, 1;
add.s64 %rd170, %rd443, %rd169;
add.s64 %rd449, %rd170, 16;
setp.ne.s64	%p204, %rd449, %rd5;

BB80_12:
@%p204 bra BB80_18;
bra.uni BB80_13;

BB80_18:
ld.u64 %rd21, [%rd449];
and.b64 %rd185, %rd21, -32;
setp.eq.s64	%p42, %rd185, 12288;
cvt.u16.u64	%rs38, %rd21;
@%p42 bra BB80_21;

add.s64 %rd22, %rd449, 16;
ld.u64 %rd186, [%rd449+6160];
and.b64 %rd187, %rd186, 1;
add.s64 %rd188, %rd21, -12320;
and.b64 %rd189, %rd188, -2;
or.b64 %rd190, %rd187, %rd189;
st.u64 [%rd449+6160], %rd190;
st.u64 [%rd449+6168], %rd449;
cvt.u16.u64	%rs26, %rd188;
or.b16 %rs27, %rs26, 1;
and.b64 %rd191, %rd21, 1;
or.b64 %rd192, %rd191, 12288;
st.u64 [%rd449], %rd192;
st.u8 [%rd449+6160], %rs27;
ld.u64 %rd193, [%rd449+6160];
shr.u64 %rd23, %rd193, 1;
add.s64 %rd194, %rd23, %rd22;
add.s64 %rd195, %rd194, 6160;
ld.shared.u64 %rd196, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p43, %rd195, %rd196;
cvt.u16.u64	%rs28, %rd21;
and.b16 %rs38, %rs28, 1;
@%p43 bra BB80_21;

add.s64 %rd197, %rd22, 6144;
st.u64 [%rd194+6168], %rd197;
ld.u8 %rs38, [%rd449];

BB80_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd449], %rs29;
bra.uni BB80_22;

BB80_13:
mov.u64 %rd172, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd173, %rd172;
sub.s64 %rd174, %rd5, %rd173;
add.s64 %rd175, %rd174, 6160;
ld.shared.u64 %rd176, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p39, %rd175, %rd176;
mov.u64 %rd447, -1;
mov.u64 %rd448, %rd5;
@%p39 bra BB80_15;

add.s64 %rd16, %rd5, 6160;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd16;
mov.u64 %rd447, %rd16;
mov.u64 %rd448, %rd16;

BB80_15:
mov.u64 %rd17, %rd448;
setp.eq.s64	%p40, %rd447, -1;
@%p40 bra BB80_17;

mov.u64 %rd177, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd178, %rd177;
sub.s64 %rd179, %rd5, %rd178;
add.s64 %rd180, %rd177, %rd179;
ld.shared.u64 %rd181, [%rd180];
and.b64 %rd182, %rd181, 1;
or.b64 %rd183, %rd182, 12288;
st.shared.u64 [%rd180], %rd183;
st.shared.u64 [%rd180+8], %rd443;
mov.u16 %rs25, 0;
st.shared.u8 [%rd180], %rs25;

BB80_17:
mov.u64 %rd449, %rd5;
setp.eq.s64	%p41, %rd5, %rd17;
mov.u64 %rd450, 0;
@%p41 bra BB80_23;

BB80_22:
add.s64 %rd450, %rd449, 16;

BB80_23:
mov.u64 %rd451, %rd450;
setp.ne.s64	%p44, %rd450, 0;
@%p44 bra BB80_25;

mov.u64 %rd199, 6144;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd199;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd451, [retval0+0];


	}

BB80_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd451;

BB80_26:
shl.b64 %rd200, %rd154, 2;
add.s64 %rd30, %rd1, %rd200;
add.s64 %rd480, %rd2, 4;
add.s64 %rd473, %rd1, 4;
add.s64 %rd464, %rd3, 4;
bar.sync 0;
ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r148, 1, 0, p; 
} 


	setp.eq.s32	%p45, %r148, 0;
add.s64 %rd35, %rd200, -4;
@%p45 bra BB80_149;

setp.lt.s64	%p46, %rd35, 1;
@%p46 bra BB80_271;

mov.u64 %rd203, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd204, %rd203;
sub.s64 %rd205, %rd34, %rd204;
add.s64 %rd206, %rd203, %rd205;
mov.u64 %rd452, %rd473;
mul.wide.s32 %rd207, %r1, 4;
add.s64 %rd37, %rd206, %rd207;

BB80_29:
mov.u32 %r3, %r370;
mov.u64 %rd475, %rd480;
mov.u64 %rd40, %rd475;
mov.u64 %rd468, %rd473;
mov.u64 %rd39, %rd468;
mov.u64 %rd461, %rd464;
mov.u64 %rd41, %rd461;
mov.u64 %rd38, %rd452;
sub.s64 %rd208, %rd38, %rd30;
shr.u64 %rd209, %rd208, 2;
neg.s64 %rd210, %rd209;
cvt.u32.u64	%r149, %rd210;
mov.u32 %r150, 1536;
min.s32 %r4, %r149, %r150;
setp.eq.s32	%p47, %r4, 1536;
@%p47 bra BB80_41;
bra.uni BB80_30;

BB80_41:
add.s64 %rd238, %rd40, %rd207;
ld.global.u32 %r159, [%rd238];
ld.global.u32 %r160, [%rd238+2048];
ld.global.u32 %r161, [%rd238+4096];
st.shared.u32 [%rd37], %r159;
st.shared.u32 [%rd37+2048], %r160;
st.shared.u32 [%rd37+4096], %r161;
mov.u64 %rd455, 1536;
bra.uni BB80_42;

BB80_30:
cvt.s64.s32	%rd455, %r4;
setp.lt.s32	%p48, %r4, 1;
@%p48 bra BB80_42;

mov.u64 %rd453, %rd39;
mov.u64 %rd454, %rd206;
mov.u64 %rd472, %rd39;
mov.u64 %rd479, %rd40;

BB80_32:
mov.u64 %rd48, %rd479;
mov.u64 %rd47, %rd472;
mov.u64 %rd46, %rd454;
mov.u64 %rd45, %rd453;
mul.wide.s32 %rd214, %r4, 4;
add.s64 %rd215, %rd39, %rd214;
sub.s64 %rd216, %rd45, %rd215;
shr.s64 %rd217, %rd216, 2;
neg.s64 %rd49, %rd217;
setp.gt.s64	%p49, %rd49, 1535;
@%p49 bra BB80_39;
bra.uni BB80_33;

BB80_39:
add.s64 %rd231, %rd48, %rd207;
ld.global.u32 %r156, [%rd231];
add.s64 %rd232, %rd46, %rd207;
ld.global.u32 %r157, [%rd231+2048];
ld.global.u32 %r158, [%rd231+4096];
st.shared.u32 [%rd232], %r156;
st.shared.u32 [%rd232+2048], %r157;
st.shared.u32 [%rd232+4096], %r158;
bra.uni BB80_40;

BB80_33:
cvt.s64.s32	%rd218, %r1;
setp.ge.s64	%p50, %rd218, %rd49;
@%p50 bra BB80_35;

add.s64 %rd220, %rd48, %rd207;
ld.global.u32 %r151, [%rd220];
add.s64 %rd221, %rd46, %rd207;
st.shared.u32 [%rd221], %r151;

BB80_35:
add.s32 %r152, %r1, 512;
cvt.s64.s32	%rd222, %r152;
setp.ge.s64	%p51, %rd222, %rd49;
@%p51 bra BB80_37;

add.s64 %rd224, %rd48, %rd207;
ld.global.u32 %r153, [%rd224+2048];
add.s64 %rd225, %rd46, %rd207;
st.shared.u32 [%rd225+2048], %r153;

BB80_37:
add.s32 %r154, %r1, 1024;
cvt.s64.s32	%rd226, %r154;
setp.ge.s64	%p52, %rd226, %rd49;
@%p52 bra BB80_40;

add.s64 %rd228, %rd48, %rd207;
ld.global.u32 %r155, [%rd228+4096];
add.s64 %rd229, %rd46, %rd207;
st.shared.u32 [%rd229+4096], %r155;

BB80_40:
add.s64 %rd51, %rd48, 6144;
add.s64 %rd52, %rd46, 6144;
add.s64 %rd453, %rd47, 6144;
mov.u64 %rd53, %rd453;
sub.s64 %rd235, %rd215, %rd453;
setp.gt.s64	%p53, %rd235, 0;
mov.u64 %rd454, %rd52;
mov.u64 %rd472, %rd53;
mov.u64 %rd479, %rd51;
@%p53 bra BB80_32;

BB80_42:
bar.sync 0;
shl.b64 %rd241, %rd455, 2;
add.s64 %rd59, %rd34, %rd241;
sub.s64 %rd242, %rd59, %rd34;
shr.u64 %rd243, %rd242, 2;
cvt.u32.u64	%r5, %rd243;
cvt.s64.s32	%rd60, %r1;
mul.wide.s32 %rd244, %r1, -3;
add.s64 %rd245, %rd243, %rd244;
cvt.u32.u64	%r162, %rd245;
mov.u32 %r163, 3;
min.s32 %r6, %r162, %r163;
mov.u32 %r164, 0;
max.s32 %r7, %r6, %r164;
setp.gt.u32	%p54, %r7, 2;
@%p54 bra BB80_49;
bra.uni BB80_43;

BB80_49:
add.s64 %rd270, %rd203, %rd205;
mul.lo.s32 %r171, %r1, 3;
mul.wide.s32 %rd271, %r171, 4;
add.s64 %rd272, %rd270, %rd271;
ld.shared.u32 %r172, [%rd272];
add.u64 %rd273, %SP, 0;
cvta.to.local.u64 %rd274, %rd273;
ld.shared.u32 %r173, [%rd272+4];
ld.shared.u32 %r174, [%rd272+8];
st.local.u32 [%rd274], %r172;
st.local.u32 [%rd274+4], %r173;
st.local.u32 [%rd274+8], %r174;
bra.uni BB80_50;

BB80_43:
add.u64 %rd246, %SP, 0;
cvta.to.local.u64 %rd456, %rd246;
setp.lt.s32	%p55, %r6, 1;
@%p55 bra BB80_45;

add.s64 %rd250, %rd203, %rd205;
mul.lo.s32 %r165, %r1, 3;
mul.wide.s32 %rd251, %r165, 4;
add.s64 %rd252, %rd250, %rd251;
ld.shared.u32 %r166, [%rd252];
cvta.to.local.u64 %rd254, %rd246;
st.local.u32 [%rd254], %r166;
add.s64 %rd456, %rd254, 4;

BB80_45:
setp.lt.s32	%p56, %r7, 2;
@%p56 bra BB80_47;

add.s64 %rd258, %rd203, %rd205;
mul.lo.s32 %r167, %r1, 3;
mul.wide.s32 %rd259, %r167, 4;
add.s64 %rd260, %rd258, %rd259;
ld.shared.u32 %r168, [%rd260+4];
st.local.u32 [%rd456], %r168;
add.s64 %rd456, %rd456, 4;

BB80_47:
setp.lt.s32	%p57, %r7, 3;
@%p57 bra BB80_50;

add.s64 %rd264, %rd203, %rd205;
mul.lo.s32 %r169, %r1, 3;
mul.wide.s32 %rd265, %r169, 4;
add.s64 %rd266, %rd264, %rd265;
ld.shared.u32 %r170, [%rd266+8];
st.local.u32 [%rd456], %r170;

BB80_50:
setp.eq.s32	%p58, %r7, 0;
@%p58 bra BB80_55;

add.u64 %rd275, %SP, 0;
cvta.to.local.u64 %rd276, %rd275;
ld.local.u32 %r317, [%rd276];
mul.wide.u32 %rd277, %r7, 4;
add.s64 %rd278, %rd277, 17179869180;
shr.u64 %rd279, %rd278, 2;
cvt.u32.u64	%r9, %rd279;
setp.lt.s32	%p59, %r9, 1;
@%p59 bra BB80_53;

ld.local.u32 %r176, [%rd276+4];
add.s32 %r317, %r176, %r317;

BB80_53:
setp.lt.s32	%p60, %r9, 2;
@%p60 bra BB80_55;

ld.local.u32 %r177, [%rd276+8];
add.s32 %r317, %r177, %r317;

BB80_55:
bar.sync 0;
@%p58 bra BB80_57;

st.shared.u32 [%rd37], %r317;

BB80_57:
bar.sync 0;
setp.gt.s32	%p62, %r5, 1535;
mov.u32 %r314, 512;
@%p62 bra BB80_59;

add.s32 %r179, %r5, 2;
mul.hi.s32 %r180, %r179, 1431655766;
shr.u32 %r181, %r180, 31;
add.s32 %r314, %r180, %r181;

BB80_59:
add.s64 %rd457, %rd203, %rd205;
add.s64 %rd66, %rd457, %rd241;
setp.eq.s32	%p63, %r314, 512;
@%p63 bra BB80_105;
bra.uni BB80_60;

BB80_105:
@%p26 bra BB80_107;

ld.shared.u32 %r202, [%rd457];
add.s32 %r203, %r202, %r3;
st.shared.u32 [%rd457], %r203;

BB80_107:
setp.lt.s32	%p13, %r1, 1;
ld.shared.u32 %r316, [%rd37];
bar.sync 0;
@%p13 bra BB80_109;

ld.shared.u32 %r204, [%rd37+-4];
add.s32 %r316, %r204, %r316;

BB80_109:
bar.sync 0;
st.shared.u32 [%rd37], %r316;
bar.sync 0;
setp.lt.s32	%p99, %r1, 2;
@%p99 bra BB80_111;

ld.shared.u32 %r205, [%rd37+-8];
add.s32 %r316, %r205, %r316;

BB80_111:
bar.sync 0;
st.shared.u32 [%rd37], %r316;
bar.sync 0;
setp.lt.s32	%p100, %r1, 4;
@%p100 bra BB80_113;

ld.shared.u32 %r206, [%rd37+-16];
add.s32 %r316, %r206, %r316;

BB80_113:
bar.sync 0;
st.shared.u32 [%rd37], %r316;
bar.sync 0;
setp.lt.s32	%p101, %r1, 8;
@%p101 bra BB80_115;

ld.shared.u32 %r207, [%rd37+-32];
add.s32 %r316, %r207, %r316;

BB80_115:
bar.sync 0;
st.shared.u32 [%rd37], %r316;
bar.sync 0;
setp.lt.s32	%p102, %r1, 16;
@%p102 bra BB80_117;

ld.shared.u32 %r208, [%rd37+-64];
add.s32 %r316, %r208, %r316;

BB80_117:
bar.sync 0;
st.shared.u32 [%rd37], %r316;
bar.sync 0;
setp.lt.s32	%p103, %r1, 32;
@%p103 bra BB80_119;

ld.shared.u32 %r209, [%rd37+-128];
add.s32 %r316, %r209, %r316;

BB80_119:
bar.sync 0;
st.shared.u32 [%rd37], %r316;
bar.sync 0;
setp.lt.s32	%p104, %r1, 64;
@%p104 bra BB80_121;

ld.shared.u32 %r210, [%rd37+-256];
add.s32 %r316, %r210, %r316;

BB80_121:
bar.sync 0;
st.shared.u32 [%rd37], %r316;
bar.sync 0;
setp.lt.s32	%p105, %r1, 128;
@%p105 bra BB80_123;

ld.shared.u32 %r211, [%rd37+-512];
add.s32 %r316, %r211, %r316;

BB80_123:
bar.sync 0;
st.shared.u32 [%rd37], %r316;
bar.sync 0;
setp.lt.s32	%p106, %r1, 256;
@%p106 bra BB80_125;

ld.shared.u32 %r212, [%rd37+-1024];
add.s32 %r316, %r212, %r316;

BB80_125:
bar.sync 0;
st.shared.u32 [%rd37], %r316;
bar.sync 0;
ld.shared.u32 %r371, [%rd457+2044];
mov.u32 %r359, %r3;
@%p1 bra BB80_127;

ld.shared.u32 %r359, [%rd37+-4];

BB80_127:
bar.sync 0;
st.shared.u32 [%rd37], %r359;
bar.sync 0;
bra.uni BB80_128;

BB80_60:
@%p26 bra BB80_62;

ld.shared.u32 %r182, [%rd457];
add.s32 %r183, %r182, %r3;
st.shared.u32 [%rd457], %r183;

BB80_62:
setp.ge.s32	%p65, %r1, %r314;
mov.u32 %r369, %r3;
@%p65 bra BB80_64;

ld.shared.u32 %r16, [%rd37];
mov.u32 %r369, %r16;

BB80_64:
mov.u32 %r326, %r369;
mov.u32 %r368, %r326;
bar.sync 0;
setp.le.s32	%p66, %r1, %r314;
setp.gt.s32	%p67, %r1, 0;
and.pred %p68, %p66, %p67;
@!%p68 bra BB80_66;
bra.uni BB80_65;

BB80_65:
ld.shared.u32 %r184, [%rd37+-4];
add.s32 %r368, %r184, %r368;

BB80_66:
mov.u32 %r367, %r368;
bar.sync 0;
@%p65 bra BB80_68;

st.shared.u32 [%rd37], %r367;

BB80_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r185, %r1, -2;
setp.lt.s32	%p70, %r185, %r314;
and.pred %p71, %p70, %p4;
@!%p71 bra BB80_70;
bra.uni BB80_69;

BB80_69:
ld.shared.u32 %r186, [%rd37+-8];
add.s32 %r367, %r186, %r367;

BB80_70:
mov.u32 %r366, %r367;
bar.sync 0;
@%p65 bra BB80_72;

st.shared.u32 [%rd37], %r366;

BB80_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r187, %r1, -4;
setp.lt.s32	%p73, %r187, %r314;
and.pred %p74, %p73, %p5;
@!%p74 bra BB80_74;
bra.uni BB80_73;

BB80_73:
ld.shared.u32 %r188, [%rd37+-16];
add.s32 %r366, %r188, %r366;

BB80_74:
mov.u32 %r365, %r366;
bar.sync 0;
@%p65 bra BB80_76;

st.shared.u32 [%rd37], %r365;

BB80_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r189, %r1, -8;
setp.lt.s32	%p76, %r189, %r314;
and.pred %p77, %p76, %p6;
@!%p77 bra BB80_78;
bra.uni BB80_77;

BB80_77:
ld.shared.u32 %r190, [%rd37+-32];
add.s32 %r365, %r190, %r365;

BB80_78:
mov.u32 %r364, %r365;
bar.sync 0;
@%p65 bra BB80_80;

st.shared.u32 [%rd37], %r364;

BB80_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r191, %r1, -16;
setp.lt.s32	%p79, %r191, %r314;
and.pred %p80, %p79, %p7;
@!%p80 bra BB80_82;
bra.uni BB80_81;

BB80_81:
ld.shared.u32 %r192, [%rd37+-64];
add.s32 %r364, %r192, %r364;

BB80_82:
mov.u32 %r363, %r364;
bar.sync 0;
@%p65 bra BB80_84;

st.shared.u32 [%rd37], %r363;

BB80_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r193, %r1, -32;
setp.lt.s32	%p82, %r193, %r314;
and.pred %p83, %p82, %p8;
@!%p83 bra BB80_86;
bra.uni BB80_85;

BB80_85:
ld.shared.u32 %r194, [%rd37+-128];
add.s32 %r363, %r194, %r363;

BB80_86:
mov.u32 %r362, %r363;
bar.sync 0;
@%p65 bra BB80_88;

st.shared.u32 [%rd37], %r362;

BB80_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r195, %r1, -64;
setp.lt.s32	%p85, %r195, %r314;
and.pred %p86, %p85, %p9;
@!%p86 bra BB80_90;
bra.uni BB80_89;

BB80_89:
ld.shared.u32 %r196, [%rd37+-256];
add.s32 %r362, %r196, %r362;

BB80_90:
mov.u32 %r361, %r362;
bar.sync 0;
@%p65 bra BB80_92;

st.shared.u32 [%rd37], %r361;

BB80_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r197, %r1, -128;
setp.lt.s32	%p88, %r197, %r314;
and.pred %p89, %p88, %p10;
@!%p89 bra BB80_94;
bra.uni BB80_93;

BB80_93:
ld.shared.u32 %r198, [%rd37+-512];
add.s32 %r361, %r198, %r361;

BB80_94:
mov.u32 %r360, %r361;
bar.sync 0;
@%p65 bra BB80_96;

st.shared.u32 [%rd37], %r360;

BB80_96:
setp.gt.s32	%p11, %r1, 255;
bar.sync 0;
add.s32 %r199, %r1, -256;
setp.lt.s32	%p91, %r199, %r314;
and.pred %p92, %p91, %p11;
@!%p92 bra BB80_98;
bra.uni BB80_97;

BB80_97:
ld.shared.u32 %r200, [%rd37+-1024];
add.s32 %r360, %r200, %r360;

BB80_98:
bar.sync 0;
@%p65 bra BB80_100;

st.shared.u32 [%rd37], %r360;

BB80_100:
setp.lt.s32	%p12, %r1, %r314;
bar.sync 0;
add.s32 %r201, %r314, -1;
mul.wide.s32 %rd289, %r201, 4;
add.s64 %rd290, %rd457, %rd289;
ld.shared.u32 %r371, [%rd290];
not.pred %p94, %p12;
or.pred %p96, %p1, %p94;
selp.b32	%r315, %r3, %r360, %p12;
@%p96 bra BB80_102;

ld.shared.u32 %r315, [%rd37+-4];

BB80_102:
bar.sync 0;
@%p65 bra BB80_104;

st.shared.u32 [%rd37], %r315;

BB80_104:
bar.sync 0;

BB80_128:
mov.u32 %r370, %r371;
@%p58 bra BB80_130;

ld.shared.u32 %r317, [%rd37];

BB80_130:
add.u64 %rd291, %SP, 0;
cvta.to.local.u64 %rd69, %rd291;
bar.sync 0;
mul.wide.s32 %rd292, %r7, 4;
add.s64 %rd71, %rd69, %rd292;
setp.ge.u64	%p109, %rd69, %rd71;
@%p109 bra BB80_132;

ld.local.u32 %r213, [%rd69];
add.s32 %r317, %r213, %r317;
add.s64 %rd298, %rd203, %rd205;
mul.lo.s32 %r214, %r1, 3;
mul.wide.s32 %rd299, %r214, 4;
add.s64 %rd300, %rd298, %rd299;
st.shared.u32 [%rd300], %r317;

BB80_132:
add.s64 %rd72, %rd69, 4;
setp.ge.u64	%p110, %rd72, %rd71;
@%p110 bra BB80_134;

ld.local.u32 %r215, [%rd69+4];
add.s32 %r317, %r215, %r317;
add.s64 %rd306, %rd203, %rd205;
mul.lo.s32 %r216, %r1, 3;
mul.wide.s32 %rd307, %r216, 4;
add.s64 %rd308, %rd306, %rd307;
st.shared.u32 [%rd308+4], %r317;

BB80_134:
add.s64 %rd309, %rd72, 4;
setp.ge.u64	%p111, %rd309, %rd71;
@%p111 bra BB80_136;

ld.local.u32 %r217, [%rd69+8];
add.s32 %r218, %r217, %r317;
add.s64 %rd315, %rd203, %rd205;
mul.lo.s32 %r219, %r1, 3;
mul.wide.s32 %rd316, %r219, 4;
add.s64 %rd317, %rd315, %rd316;
st.shared.u32 [%rd317+8], %r218;

BB80_136:
bar.sync 0;
@%p47 bra BB80_147;
bra.uni BB80_137;

BB80_147:
add.s64 %rd326, %rd41, %rd207;
ld.shared.u32 %r228, [%rd37];
ld.shared.u32 %r229, [%rd37+2048];
ld.shared.u32 %r230, [%rd37+4096];
st.global.u32 [%rd326], %r228;
st.global.u32 [%rd326+2048], %r229;
st.global.u32 [%rd326+4096], %r230;
bra.uni BB80_148;

BB80_137:
mov.u64 %rd458, %rd34;
setp.ge.u64	%p112, %rd457, %rd66;
mov.u64 %rd463, %rd41;
@%p112 bra BB80_148;

BB80_138:
mov.u64 %rd77, %rd463;
sub.s64 %rd78, %rd59, %rd458;
setp.gt.s64	%p113, %rd78, 6140;
shl.b64 %rd321, %rd60, 2;
add.s64 %rd79, %rd457, %rd321;
add.s64 %rd80, %rd77, %rd321;
@%p113 bra BB80_145;
bra.uni BB80_139;

BB80_145:
ld.shared.u32 %r225, [%rd79];
ld.shared.u32 %r226, [%rd79+2048];
ld.shared.u32 %r227, [%rd79+4096];
st.global.u32 [%rd80], %r225;
st.global.u32 [%rd80+2048], %r226;
st.global.u32 [%rd80+4096], %r227;
bra.uni BB80_146;

BB80_139:
shr.s64 %rd81, %rd78, 2;
setp.ge.s64	%p114, %rd60, %rd81;
@%p114 bra BB80_141;

ld.shared.u32 %r220, [%rd79];
st.global.u32 [%rd80], %r220;

BB80_141:
add.s32 %r221, %r1, 512;
cvt.s64.s32	%rd323, %r221;
setp.ge.s64	%p115, %rd323, %rd81;
@%p115 bra BB80_143;

ld.shared.u32 %r222, [%rd79+2048];
st.global.u32 [%rd80+2048], %r222;

BB80_143:
add.s32 %r223, %r1, 1024;
cvt.s64.s32	%rd324, %r223;
setp.ge.s64	%p116, %rd324, %rd81;
@%p116 bra BB80_146;

ld.shared.u32 %r224, [%rd79+4096];
st.global.u32 [%rd80+4096], %r224;

BB80_146:
add.s64 %rd457, %rd457, 6144;
add.s64 %rd458, %rd458, 6144;
add.s64 %rd84, %rd77, 6144;
setp.lt.u64	%p117, %rd457, %rd66;
mov.u64 %rd463, %rd84;
@%p117 bra BB80_138;

BB80_148:
bar.sync 0;
add.s64 %rd480, %rd40, 6144;
add.s64 %rd464, %rd41, 6144;
add.s64 %rd452, %rd39, 6144;
mov.u64 %rd473, %rd452;
sub.s64 %rd327, %rd30, %rd452;
setp.gt.s64	%p118, %rd327, 0;
@%p118 bra BB80_29;
bra.uni BB80_271;

BB80_149:
setp.lt.s64	%p119, %rd35, 1;
@%p119 bra BB80_271;

mov.u64 %rd459, %rd473;
mul.wide.s32 %rd328, %r1, 4;
add.s64 %rd91, %rd34, %rd328;
mov.u64 %rd462, %rd464;
mov.u64 %rd471, %rd473;
mov.u64 %rd478, %rd480;
mov.u32 %r357, %r370;

BB80_151:
mov.u32 %r69, %r357;
mov.u64 %rd476, %rd478;
mov.u64 %rd94, %rd476;
mov.u64 %rd469, %rd471;
mov.u64 %rd93, %rd469;
mov.u64 %rd92, %rd459;
sub.s64 %rd329, %rd92, %rd30;
shr.u64 %rd330, %rd329, 2;
neg.s64 %rd331, %rd330;
cvt.u32.u64	%r231, %rd331;
mov.u32 %r232, 1536;
min.s32 %r70, %r231, %r232;
setp.eq.s32	%p120, %r70, 1536;
@%p120 bra BB80_163;
bra.uni BB80_152;

BB80_163:
mul.wide.s32 %rd355, %r1, 4;
add.s64 %rd356, %rd94, %rd355;
ld.global.u32 %r241, [%rd356];
st.u32 [%rd91], %r241;
ld.global.u32 %r242, [%rd356+2048];
st.u32 [%rd91+2048], %r242;
ld.global.u32 %r243, [%rd356+4096];
st.u32 [%rd91+4096], %r243;
mov.u64 %rd481, 1536;
bra.uni BB80_164;

BB80_152:
cvt.s64.s32	%rd481, %r70;
setp.lt.s32	%p121, %r70, 1;
@%p121 bra BB80_164;

mov.u64 %rd466, %rd34;
mov.u64 %rd465, %rd93;
mov.u64 %rd470, %rd93;
mov.u64 %rd477, %rd94;

BB80_154:
mov.u64 %rd102, %rd477;
mov.u64 %rd101, %rd470;
mov.u64 %rd99, %rd465;
mul.wide.s32 %rd332, %r70, 4;
add.s64 %rd333, %rd93, %rd332;
sub.s64 %rd334, %rd99, %rd333;
shr.s64 %rd335, %rd334, 2;
neg.s64 %rd103, %rd335;
setp.gt.s64	%p122, %rd103, 1535;
@%p122 bra BB80_161;
bra.uni BB80_155;

BB80_161:
add.s64 %rd349, %rd102, %rd328;
ld.global.u32 %r238, [%rd349];
add.s64 %rd350, %rd466, %rd328;
st.u32 [%rd350], %r238;
ld.global.u32 %r239, [%rd349+2048];
st.u32 [%rd350+2048], %r239;
ld.global.u32 %r240, [%rd349+4096];
st.u32 [%rd350+4096], %r240;
bra.uni BB80_162;

BB80_155:
cvt.s64.s32	%rd336, %r1;
setp.ge.s64	%p123, %rd336, %rd103;
@%p123 bra BB80_157;

add.s64 %rd338, %rd102, %rd328;
ld.global.u32 %r233, [%rd338];
add.s64 %rd339, %rd466, %rd328;
st.u32 [%rd339], %r233;

BB80_157:
add.s32 %r234, %r1, 512;
cvt.s64.s32	%rd340, %r234;
setp.ge.s64	%p124, %rd340, %rd103;
@%p124 bra BB80_159;

add.s64 %rd342, %rd102, %rd328;
ld.global.u32 %r235, [%rd342+2048];
add.s64 %rd343, %rd466, %rd328;
st.u32 [%rd343+2048], %r235;

BB80_159:
add.s32 %r236, %r1, 1024;
cvt.s64.s32	%rd344, %r236;
setp.ge.s64	%p125, %rd344, %rd103;
@%p125 bra BB80_162;

add.s64 %rd346, %rd102, %rd328;
ld.global.u32 %r237, [%rd346+4096];
add.s64 %rd347, %rd466, %rd328;
st.u32 [%rd347+4096], %r237;

BB80_162:
add.s64 %rd105, %rd102, 6144;
add.s64 %rd466, %rd466, 6144;
add.s64 %rd465, %rd101, 6144;
mov.u64 %rd107, %rd465;
sub.s64 %rd353, %rd333, %rd465;
setp.gt.s64	%p126, %rd353, 0;
mov.u64 %rd470, %rd107;
mov.u64 %rd477, %rd105;
@%p126 bra BB80_154;

BB80_164:
bar.sync 0;
shl.b64 %rd357, %rd481, 2;
add.s64 %rd110, %rd34, %rd357;
and.b64 %rd358, %rd481, 4611686018427387903;
cvt.u32.u64	%r71, %rd481;
mul.wide.s32 %rd359, %r1, -3;
add.s64 %rd360, %rd358, %rd359;
cvt.u32.u64	%r244, %rd360;
mov.u32 %r245, 3;
min.s32 %r72, %r244, %r245;
mov.u32 %r246, 0;
max.s32 %r73, %r72, %r246;
setp.gt.u32	%p127, %r73, 2;
@%p127 bra BB80_171;
bra.uni BB80_165;

BB80_171:
mul.lo.s32 %r253, %r1, 3;
mul.wide.s32 %rd370, %r253, 4;
add.s64 %rd371, %rd34, %rd370;
ld.u32 %r254, [%rd371];
add.u64 %rd372, %SP, 0;
cvta.to.local.u64 %rd373, %rd372;
st.local.u32 [%rd373], %r254;
ld.u32 %r255, [%rd371+4];
st.local.u32 [%rd373+4], %r255;
ld.u32 %r256, [%rd371+8];
st.local.u32 [%rd373+8], %r256;
bra.uni BB80_172;

BB80_165:
add.u64 %rd361, %SP, 0;
cvta.to.local.u64 %rd482, %rd361;
setp.lt.s32	%p128, %r72, 1;
@%p128 bra BB80_167;

mul.lo.s32 %r247, %r1, 3;
mul.wide.s32 %rd362, %r247, 4;
add.s64 %rd363, %rd34, %rd362;
ld.u32 %r248, [%rd363];
cvta.to.local.u64 %rd365, %rd361;
st.local.u32 [%rd365], %r248;
add.s64 %rd482, %rd365, 4;

BB80_167:
setp.lt.s32	%p129, %r73, 2;
@%p129 bra BB80_169;

mul.lo.s32 %r249, %r1, 3;
mul.wide.s32 %rd366, %r249, 4;
add.s64 %rd367, %rd34, %rd366;
ld.u32 %r250, [%rd367+4];
st.local.u32 [%rd482], %r250;
add.s64 %rd482, %rd482, 4;

BB80_169:
setp.lt.s32	%p130, %r73, 3;
@%p130 bra BB80_172;

mul.lo.s32 %r251, %r1, 3;
mul.wide.s32 %rd368, %r251, 4;
add.s64 %rd369, %rd34, %rd368;
ld.u32 %r252, [%rd369+8];
st.local.u32 [%rd482], %r252;

BB80_172:
setp.eq.s32	%p131, %r73, 0;
@%p131 bra BB80_177;

add.u64 %rd374, %SP, 0;
cvta.to.local.u64 %rd375, %rd374;
ld.local.u32 %r372, [%rd375];
mul.wide.u32 %rd376, %r73, 4;
add.s64 %rd377, %rd376, 17179869180;
shr.u64 %rd378, %rd377, 2;
cvt.u32.u64	%r75, %rd378;
setp.lt.s32	%p132, %r75, 1;
@%p132 bra BB80_175;

ld.local.u32 %r258, [%rd375+4];
add.s32 %r372, %r258, %r372;

BB80_175:
setp.lt.s32	%p133, %r75, 2;
@%p133 bra BB80_177;

ld.local.u32 %r259, [%rd375+8];
add.s32 %r372, %r259, %r372;

BB80_177:
bar.sync 0;
@%p131 bra BB80_179;

st.u32 [%rd91], %r372;

BB80_179:
bar.sync 0;
setp.gt.s32	%p135, %r71, 1535;
mov.u32 %r318, 512;
@%p135 bra BB80_181;

add.s32 %r261, %r71, 2;
mul.hi.s32 %r262, %r261, 1431655766;
shr.u32 %r263, %r262, 31;
add.s32 %r318, %r262, %r263;

BB80_181:
setp.eq.s32	%p136, %r318, 512;
@%p136 bra BB80_227;
bra.uni BB80_182;

BB80_227:
@%p26 bra BB80_229;

ld.u32 %r284, [%rd34];
add.s32 %r285, %r284, %r69;
st.u32 [%rd34], %r285;

BB80_229:
setp.lt.s32	%p24, %r1, 1;
ld.u32 %r320, [%rd91];
bar.sync 0;
@%p24 bra BB80_231;

ld.u32 %r286, [%rd91+-4];
add.s32 %r320, %r286, %r320;

BB80_231:
bar.sync 0;
st.u32 [%rd91], %r320;
bar.sync 0;
setp.lt.s32	%p172, %r1, 2;
@%p172 bra BB80_233;

ld.u32 %r287, [%rd91+-8];
add.s32 %r320, %r287, %r320;

BB80_233:
bar.sync 0;
st.u32 [%rd91], %r320;
bar.sync 0;
setp.lt.s32	%p173, %r1, 4;
@%p173 bra BB80_235;

ld.u32 %r288, [%rd91+-16];
add.s32 %r320, %r288, %r320;

BB80_235:
bar.sync 0;
st.u32 [%rd91], %r320;
bar.sync 0;
setp.lt.s32	%p174, %r1, 8;
@%p174 bra BB80_237;

ld.u32 %r289, [%rd91+-32];
add.s32 %r320, %r289, %r320;

BB80_237:
bar.sync 0;
st.u32 [%rd91], %r320;
bar.sync 0;
setp.lt.s32	%p175, %r1, 16;
@%p175 bra BB80_239;

ld.u32 %r290, [%rd91+-64];
add.s32 %r320, %r290, %r320;

BB80_239:
bar.sync 0;
st.u32 [%rd91], %r320;
bar.sync 0;
setp.lt.s32	%p176, %r1, 32;
@%p176 bra BB80_241;

ld.u32 %r291, [%rd91+-128];
add.s32 %r320, %r291, %r320;

BB80_241:
bar.sync 0;
st.u32 [%rd91], %r320;
bar.sync 0;
setp.lt.s32	%p177, %r1, 64;
@%p177 bra BB80_243;

ld.u32 %r292, [%rd91+-256];
add.s32 %r320, %r292, %r320;

BB80_243:
bar.sync 0;
st.u32 [%rd91], %r320;
bar.sync 0;
setp.lt.s32	%p178, %r1, 128;
@%p178 bra BB80_245;

ld.u32 %r293, [%rd91+-512];
add.s32 %r320, %r293, %r320;

BB80_245:
bar.sync 0;
st.u32 [%rd91], %r320;
bar.sync 0;
setp.lt.s32	%p179, %r1, 256;
@%p179 bra BB80_247;

ld.u32 %r294, [%rd91+-1024];
add.s32 %r320, %r294, %r320;

BB80_247:
bar.sync 0;
st.u32 [%rd91], %r320;
bar.sync 0;
ld.u32 %r358, [%rd34+2044];
mov.u32 %r346, %r69;
@%p1 bra BB80_249;

ld.u32 %r346, [%rd91+-4];

BB80_249:
bar.sync 0;
st.u32 [%rd91], %r346;
bar.sync 0;
bra.uni BB80_250;

BB80_182:
@%p26 bra BB80_184;

ld.u32 %r264, [%rd34];
add.s32 %r265, %r264, %r69;
st.u32 [%rd34], %r265;

BB80_184:
setp.ge.s32	%p138, %r1, %r318;
mov.u32 %r356, %r69;
@%p138 bra BB80_186;

ld.u32 %r82, [%rd91];
mov.u32 %r356, %r82;

BB80_186:
mov.u32 %r337, %r356;
mov.u32 %r355, %r337;
bar.sync 0;
setp.le.s32	%p139, %r1, %r318;
setp.gt.s32	%p140, %r1, 0;
and.pred %p141, %p139, %p140;
@!%p141 bra BB80_188;
bra.uni BB80_187;

BB80_187:
ld.u32 %r266, [%rd91+-4];
add.s32 %r355, %r266, %r355;

BB80_188:
mov.u32 %r354, %r355;
bar.sync 0;
@%p138 bra BB80_190;

st.u32 [%rd91], %r354;

BB80_190:
setp.gt.s32	%p15, %r1, 1;
bar.sync 0;
add.s32 %r267, %r1, -2;
setp.lt.s32	%p143, %r267, %r318;
and.pred %p144, %p143, %p15;
@!%p144 bra BB80_192;
bra.uni BB80_191;

BB80_191:
ld.u32 %r268, [%rd91+-8];
add.s32 %r354, %r268, %r354;

BB80_192:
mov.u32 %r353, %r354;
bar.sync 0;
@%p138 bra BB80_194;

st.u32 [%rd91], %r353;

BB80_194:
setp.gt.s32	%p16, %r1, 3;
bar.sync 0;
add.s32 %r269, %r1, -4;
setp.lt.s32	%p146, %r269, %r318;
and.pred %p147, %p146, %p16;
@!%p147 bra BB80_196;
bra.uni BB80_195;

BB80_195:
ld.u32 %r270, [%rd91+-16];
add.s32 %r353, %r270, %r353;

BB80_196:
mov.u32 %r352, %r353;
bar.sync 0;
@%p138 bra BB80_198;

st.u32 [%rd91], %r352;

BB80_198:
setp.gt.s32	%p17, %r1, 7;
bar.sync 0;
add.s32 %r271, %r1, -8;
setp.lt.s32	%p149, %r271, %r318;
and.pred %p150, %p149, %p17;
@!%p150 bra BB80_200;
bra.uni BB80_199;

BB80_199:
ld.u32 %r272, [%rd91+-32];
add.s32 %r352, %r272, %r352;

BB80_200:
mov.u32 %r351, %r352;
bar.sync 0;
@%p138 bra BB80_202;

st.u32 [%rd91], %r351;

BB80_202:
setp.gt.s32	%p18, %r1, 15;
bar.sync 0;
add.s32 %r273, %r1, -16;
setp.lt.s32	%p152, %r273, %r318;
and.pred %p153, %p152, %p18;
@!%p153 bra BB80_204;
bra.uni BB80_203;

BB80_203:
ld.u32 %r274, [%rd91+-64];
add.s32 %r351, %r274, %r351;

BB80_204:
mov.u32 %r350, %r351;
bar.sync 0;
@%p138 bra BB80_206;

st.u32 [%rd91], %r350;

BB80_206:
setp.gt.s32	%p19, %r1, 31;
bar.sync 0;
add.s32 %r275, %r1, -32;
setp.lt.s32	%p155, %r275, %r318;
and.pred %p156, %p155, %p19;
@!%p156 bra BB80_208;
bra.uni BB80_207;

BB80_207:
ld.u32 %r276, [%rd91+-128];
add.s32 %r350, %r276, %r350;

BB80_208:
mov.u32 %r349, %r350;
bar.sync 0;
@%p138 bra BB80_210;

st.u32 [%rd91], %r349;

BB80_210:
setp.gt.s32	%p20, %r1, 63;
bar.sync 0;
add.s32 %r277, %r1, -64;
setp.lt.s32	%p158, %r277, %r318;
and.pred %p159, %p158, %p20;
@!%p159 bra BB80_212;
bra.uni BB80_211;

BB80_211:
ld.u32 %r278, [%rd91+-256];
add.s32 %r349, %r278, %r349;

BB80_212:
mov.u32 %r348, %r349;
bar.sync 0;
@%p138 bra BB80_214;

st.u32 [%rd91], %r348;

BB80_214:
setp.gt.s32	%p21, %r1, 127;
bar.sync 0;
add.s32 %r279, %r1, -128;
setp.lt.s32	%p161, %r279, %r318;
and.pred %p162, %p161, %p21;
@!%p162 bra BB80_216;
bra.uni BB80_215;

BB80_215:
ld.u32 %r280, [%rd91+-512];
add.s32 %r348, %r280, %r348;

BB80_216:
mov.u32 %r347, %r348;
bar.sync 0;
@%p138 bra BB80_218;

st.u32 [%rd91], %r347;

BB80_218:
setp.gt.s32	%p22, %r1, 255;
bar.sync 0;
add.s32 %r281, %r1, -256;
setp.lt.s32	%p164, %r281, %r318;
and.pred %p165, %p164, %p22;
@!%p165 bra BB80_220;
bra.uni BB80_219;

BB80_219:
ld.u32 %r282, [%rd91+-1024];
add.s32 %r347, %r282, %r347;

BB80_220:
bar.sync 0;
@%p138 bra BB80_222;

st.u32 [%rd91], %r347;

BB80_222:
setp.lt.s32	%p23, %r1, %r318;
bar.sync 0;
add.s32 %r283, %r318, -1;
mul.wide.s32 %rd383, %r283, 4;
add.s64 %rd384, %rd34, %rd383;
ld.u32 %r358, [%rd384];
not.pred %p167, %p23;
or.pred %p169, %p1, %p167;
selp.b32	%r319, %r69, %r347, %p23;
@%p169 bra BB80_224;

ld.u32 %r319, [%rd91+-4];

BB80_224:
bar.sync 0;
@%p138 bra BB80_226;

st.u32 [%rd91], %r319;

BB80_226:
bar.sync 0;

BB80_250:
mov.u32 %r357, %r358;
@%p131 bra BB80_252;

ld.u32 %r372, [%rd91];

BB80_252:
add.u64 %rd385, %SP, 0;
cvta.to.local.u64 %rd117, %rd385;
bar.sync 0;
mul.wide.s32 %rd386, %r73, 4;
add.s64 %rd119, %rd117, %rd386;
setp.ge.u64	%p182, %rd117, %rd119;
@%p182 bra BB80_254;

ld.local.u32 %r295, [%rd117];
add.s32 %r372, %r295, %r372;
mul.lo.s32 %r296, %r1, 3;
mul.wide.s32 %rd389, %r296, 4;
add.s64 %rd390, %rd34, %rd389;
st.u32 [%rd390], %r372;

BB80_254:
add.s64 %rd120, %rd117, 4;
setp.ge.u64	%p183, %rd120, %rd119;
@%p183 bra BB80_256;

ld.local.u32 %r297, [%rd117+4];
add.s32 %r372, %r297, %r372;
mul.lo.s32 %r298, %r1, 3;
mul.wide.s32 %rd393, %r298, 4;
add.s64 %rd394, %rd34, %rd393;
st.u32 [%rd394+4], %r372;

BB80_256:
add.s64 %rd395, %rd120, 4;
setp.ge.u64	%p184, %rd395, %rd119;
@%p184 bra BB80_258;

ld.local.u32 %r299, [%rd117+8];
add.s32 %r300, %r299, %r372;
mul.lo.s32 %r301, %r1, 3;
mul.wide.s32 %rd398, %r301, 4;
add.s64 %rd399, %rd34, %rd398;
st.u32 [%rd399+8], %r300;

BB80_258:
bar.sync 0;
@%p120 bra BB80_269;
bra.uni BB80_259;

BB80_269:
mul.wide.s32 %rd406, %r1, 4;
add.s64 %rd407, %rd462, %rd406;
ld.u32 %r310, [%rd91];
st.global.u32 [%rd407], %r310;
ld.u32 %r311, [%rd91+2048];
st.global.u32 [%rd407+2048], %r311;
ld.u32 %r312, [%rd91+4096];
st.global.u32 [%rd407+4096], %r312;
bra.uni BB80_270;

BB80_259:
mov.u64 %rd483, 0;
setp.ge.u64	%p185, %rd34, %rd110;
mov.u64 %rd484, %rd328;
@%p185 bra BB80_270;

BB80_260:
mov.u64 %rd123, %rd484;
add.s64 %rd401, %rd34, %rd483;
sub.s64 %rd124, %rd110, %rd401;
setp.gt.s64	%p186, %rd124, 6140;
add.s64 %rd125, %rd34, %rd123;
add.s64 %rd126, %rd462, %rd123;
@%p186 bra BB80_267;
bra.uni BB80_261;

BB80_267:
ld.u32 %r307, [%rd125];
st.global.u32 [%rd126], %r307;
ld.u32 %r308, [%rd125+2048];
st.global.u32 [%rd126+2048], %r308;
ld.u32 %r309, [%rd125+4096];
st.global.u32 [%rd126+4096], %r309;
bra.uni BB80_268;

BB80_261:
shr.s64 %rd127, %rd124, 2;
cvt.s64.s32	%rd402, %r1;
setp.ge.s64	%p187, %rd402, %rd127;
@%p187 bra BB80_263;

ld.u32 %r302, [%rd125];
st.global.u32 [%rd126], %r302;

BB80_263:
add.s32 %r303, %r1, 512;
cvt.s64.s32	%rd403, %r303;
setp.ge.s64	%p188, %rd403, %rd127;
@%p188 bra BB80_265;

ld.u32 %r304, [%rd125+2048];
st.global.u32 [%rd126+2048], %r304;

BB80_265:
add.s32 %r305, %r1, 1024;
cvt.s64.s32	%rd404, %r305;
setp.ge.s64	%p189, %rd404, %rd127;
@%p189 bra BB80_268;

ld.u32 %r306, [%rd125+4096];
st.global.u32 [%rd126+4096], %r306;

BB80_268:
add.s64 %rd128, %rd123, 6144;
add.s64 %rd483, %rd483, 6144;
add.s64 %rd405, %rd34, %rd483;
setp.lt.u64	%p190, %rd405, %rd110;
mov.u64 %rd484, %rd128;
@%p190 bra BB80_260;

BB80_270:
bar.sync 0;
add.s64 %rd478, %rd94, 6144;
add.s64 %rd462, %rd462, 6144;
add.s64 %rd459, %rd93, 6144;
mov.u64 %rd471, %rd459;
sub.s64 %rd408, %rd30, %rd459;
setp.gt.s64	%p191, %rd408, 0;
@%p191 bra BB80_151;

BB80_271:
@%p26 bra BB80_287;


	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r313, 1, 0, p; 
} 


	setp.eq.s32	%p193, %r313, 0;
@%p193 bra BB80_286;

mov.u64 %rd410, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd411, %rd410;
sub.s64 %rd135, %rd34, %rd411;
setp.eq.s64	%p194, %rd34, 0;
@%p194 bra BB80_287;

add.s64 %rd412, %rd135, -16;
add.s64 %rd414, %rd410, %rd412;
add.s64 %rd137, %rd411, %rd412;
ld.shared.u8 %rs30, [%rd414];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd414], %rs31;
ld.shared.u64 %rd138, [%rd414+8];
setp.eq.s64	%p195, %rd138, 0;
mov.u64 %rd488, %rd137;
@%p195 bra BB80_280;

mov.u64 %rd139, %rd137;
ld.u8 %rs32, [%rd138];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p196, %rs33, 1;
mov.u64 %rd488, %rd139;
@!%p196 bra BB80_280;
bra.uni BB80_276;

BB80_276:
ld.u64 %rd141, [%rd138];
shr.u64 %rd142, %rd141, 1;
add.s64 %rd143, %rd138, 16;
add.s64 %rd144, %rd143, %rd142;
ld.shared.u64 %rd416, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p197, %rd144, %rd416;
mov.u64 %rd488, %rd138;
@%p197 bra BB80_280;

ld.u8 %rs34, [%rd144];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p198, %rs35, 1;
mov.u64 %rd485, %rd138;
mov.u64 %rd488, %rd485;
@!%p198 bra BB80_280;
bra.uni BB80_278;

BB80_278:
ld.u64 %rd417, [%rd144];
shr.u64 %rd418, %rd417, 1;
add.s64 %rd419, %rd418, %rd142;
add.s64 %rd420, %rd419, 16;
shl.b64 %rd421, %rd420, 1;
and.b64 %rd422, %rd141, 1;
or.b64 %rd423, %rd421, %rd422;
st.u64 [%rd138], %rd423;
and.b64 %rd145, %rd420, 9223372036854775807;
add.s64 %rd424, %rd143, %rd145;
ld.shared.u64 %rd425, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p199, %rd424, %rd425;
mov.u64 %rd486, %rd138;
mov.u64 %rd488, %rd486;
@%p199 bra BB80_280;

add.s64 %rd426, %rd145, %rd143;
st.u64 [%rd426+8], %rd138;
mov.u64 %rd488, %rd138;

BB80_280:
ld.u64 %rd148, [%rd488];
shr.u64 %rd149, %rd148, 1;
add.s64 %rd150, %rd488, 16;
add.s64 %rd151, %rd150, %rd149;
ld.shared.u64 %rd427, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p200, %rd151, %rd427;
@%p200 bra BB80_284;

ld.u8 %rs36, [%rd151];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p201, %rs37, 1;
@!%p201 bra BB80_287;
bra.uni BB80_282;

BB80_282:
ld.u64 %rd428, [%rd151];
shr.u64 %rd429, %rd428, 1;
add.s64 %rd430, %rd429, %rd149;
add.s64 %rd431, %rd430, 16;
shl.b64 %rd432, %rd431, 1;
and.b64 %rd433, %rd148, 1;
or.b64 %rd434, %rd432, %rd433;
st.u64 [%rd488], %rd434;
and.b64 %rd152, %rd431, 9223372036854775807;
add.s64 %rd435, %rd150, %rd152;
ld.shared.u64 %rd436, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p202, %rd435, %rd436;
@%p202 bra BB80_287;

add.s64 %rd437, %rd152, %rd150;
st.u64 [%rd437+8], %rd488;
bra.uni BB80_287;

BB80_286:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
call.uni 
free, 
(
param0
);


	}

BB80_287:
bar.sync 0;

BB80_288:
ret;

BB80_284:
setp.lt.u64	%p203, %rd151, %rd488;
@%p203 bra BB80_287;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd488;
bra.uni BB80_287;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB81_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB81_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB81_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB81_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB81_4;

BB81_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB82_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB82_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB82_4;

BB82_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB82_3;

BB82_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB83_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB83_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB83_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB83_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB83_4;

BB83_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB84_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB84_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB84_4;

BB84_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB84_3;

BB84_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIiENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIiENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0[104]
)
.maxntid 128, 1, 1
{
.reg .pred %p<90>;
.reg .b16 %rs<39>;
.reg .b32 %r<189>;
.reg .b64 %rd<277>;


ld.param.v2.u32 {%r52, %r53}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIiENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r54, %r55}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIiENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd84, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIiENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd83, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIiENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd82, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIiENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd81, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIiENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd79, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIiENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd78, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIiENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd85, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd86, %rd85;
setp.eq.s64	%p6, %rd86, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB85_2;

cvt.s64.s32	%rd87, %r54;
mov.u32 %r58, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r58;
mov.u64 %rd88, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd89, %rd88;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd89;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd87;

BB85_2:
cvta.to.global.u64 %rd3, %rd78;
mov.u32 %r59, %ctaid.x;
add.s32 %r2, %r59, %r53;
bar.sync 0;
cvt.s64.s32	%rd7, %r2;
mul.lo.s64 %rd90, %rd7, %rd81;
min.s64 %rd91, %rd83, %rd7;
add.s64 %rd92, %rd91, %rd90;
setp.lt.s64	%p8, %rd7, %rd83;
selp.u64	%rd93, 1, 0, %p8;
add.s64 %rd94, %rd93, %rd81;
add.s64 %rd95, %rd94, %rd92;
mul.lo.s64 %rd8, %rd92, %rd82;
mul.lo.s64 %rd96, %rd95, %rd82;
min.s64 %rd9, %rd96, %rd79;
shl.b64 %rd97, %rd8, 2;
add.s64 %rd98, %rd3, %rd97;
ld.global.u32 %r179, [%rd98];
bar.sync 0;
@%p5 bra BB85_23;

ld.shared.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd250, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd257, %rd250;
setp.eq.s64	%p10, %rd10, %rd257;
mov.u64 %rd255, %rd10;
@%p10 bra BB85_7;

mov.u64 %rd256, %rd255;

BB85_5:
mov.u64 %rd252, %rd257;
mov.u64 %rd255, %rd256;
mov.u64 %rd256, %rd252;
ld.shared.u8 %rs23, [%rd250];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p11, %rs24, 1;
not.pred %p12, %p11;
ld.shared.u64 %rd15, [%rd250];
setp.lt.u64	%p13, %rd15, 9216;
or.pred %p14, %p12, %p13;
@!%p14 bra BB85_7;
bra.uni BB85_6;

BB85_6:
shr.u64 %rd101, %rd15, 1;
add.s64 %rd102, %rd250, %rd101;
add.s64 %rd250, %rd102, 16;
add.s64 %rd103, %rd256, %rd101;
add.s64 %rd257, %rd103, 16;
setp.ne.s64	%p15, %rd257, %rd10;
mov.u64 %rd255, %rd256;
@%p15 bra BB85_5;

BB85_7:
setp.eq.s64	%p17, %rd255, %rd10;
mov.pred %p89, 0;
@%p17 bra BB85_9;

ld.u64 %rd105, [%rd255];
shr.u64 %rd106, %rd105, 1;
add.s64 %rd107, %rd255, %rd106;
add.s64 %rd261, %rd107, 16;
setp.ne.s64	%p89, %rd261, %rd10;

BB85_9:
@%p89 bra BB85_15;
bra.uni BB85_10;

BB85_15:
ld.u64 %rd26, [%rd261];
and.b64 %rd122, %rd26, -32;
setp.eq.s64	%p21, %rd122, 9216;
cvt.u16.u64	%rs38, %rd26;
@%p21 bra BB85_18;

add.s64 %rd27, %rd261, 16;
ld.u64 %rd123, [%rd261+4624];
and.b64 %rd124, %rd123, 1;
add.s64 %rd125, %rd26, -9248;
and.b64 %rd126, %rd125, -2;
or.b64 %rd127, %rd124, %rd126;
st.u64 [%rd261+4624], %rd127;
st.u64 [%rd261+4632], %rd261;
cvt.u16.u64	%rs26, %rd125;
or.b16 %rs27, %rs26, 1;
and.b64 %rd128, %rd26, 1;
or.b64 %rd129, %rd128, 9216;
st.u64 [%rd261], %rd129;
st.u8 [%rd261+4624], %rs27;
ld.u64 %rd130, [%rd261+4624];
shr.u64 %rd28, %rd130, 1;
add.s64 %rd131, %rd28, %rd27;
add.s64 %rd132, %rd131, 4624;
ld.shared.u64 %rd133, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p22, %rd132, %rd133;
cvt.u16.u64	%rs28, %rd26;
and.b16 %rs38, %rs28, 1;
@%p22 bra BB85_18;

add.s64 %rd134, %rd27, 4608;
st.u64 [%rd131+4632], %rd134;
ld.u8 %rs38, [%rd261];

BB85_18:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd261], %rs29;
bra.uni BB85_19;

BB85_10:
mov.u64 %rd109, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd110, %rd109;
sub.s64 %rd111, %rd10, %rd110;
add.s64 %rd112, %rd111, 4624;
ld.shared.u64 %rd113, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p18, %rd112, %rd113;
mov.u64 %rd259, -1;
mov.u64 %rd260, %rd10;
@%p18 bra BB85_12;

add.s64 %rd21, %rd10, 4624;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
mov.u64 %rd259, %rd21;
mov.u64 %rd260, %rd21;

BB85_12:
mov.u64 %rd22, %rd260;
setp.eq.s64	%p19, %rd259, -1;
@%p19 bra BB85_14;

mov.u64 %rd114, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd115, %rd114;
sub.s64 %rd116, %rd10, %rd115;
add.s64 %rd117, %rd114, %rd116;
ld.shared.u64 %rd118, [%rd117];
and.b64 %rd119, %rd118, 1;
or.b64 %rd120, %rd119, 9216;
st.shared.u64 [%rd117], %rd120;
st.shared.u64 [%rd117+8], %rd255;
mov.u16 %rs25, 0;
st.shared.u8 [%rd117], %rs25;

BB85_14:
mov.u64 %rd261, %rd10;
setp.eq.s64	%p20, %rd10, %rd22;
mov.u64 %rd262, 0;
@%p20 bra BB85_20;

BB85_19:
add.s64 %rd262, %rd261, 16;

BB85_20:
mov.u64 %rd263, %rd262;
setp.ne.s64	%p23, %rd262, 0;
@%p23 bra BB85_22;

mov.u64 %rd136, 4608;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd136;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd263, [retval0+0];


	}

BB85_22:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd263;

BB85_23:
add.s64 %rd35, %rd8, 1;
shl.b64 %rd137, %rd9, 2;
add.s64 %rd36, %rd78, %rd137;
bar.sync 0;
ld.shared.u64 %rd37, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];
shl.b64 %rd138, %rd35, 2;
sub.s64 %rd140, %rd137, %rd138;
setp.lt.s64	%p24, %rd140, 1;
@%p24 bra BB85_100;

add.s64 %rd272, %rd3, %rd138;
add.s64 %rd264, %rd78, %rd138;
mov.u64 %rd269, %rd264;
sub.s64 %rd142, %rd264, %rd36;
shr.u64 %rd143, %rd142, 2;
neg.s64 %rd144, %rd143;
cvt.u32.u64	%r61, %rd144;
mov.u32 %r62, 128;
min.s32 %r4, %r61, %r62;
mul.wide.s32 %rd145, %r1, 4;
add.s64 %rd41, %rd37, %rd145;
mov.u32 %r188, %r179;

BB85_25:
mov.u32 %r6, %r188;
mov.u64 %rd270, %rd272;
mov.u64 %rd44, %rd270;
mov.u64 %rd267, %rd269;
mov.u64 %rd43, %rd267;
mov.u64 %rd42, %rd264;
sub.s64 %rd146, %rd42, %rd36;
shr.u64 %rd147, %rd146, 2;
neg.s64 %rd148, %rd147;
cvt.u32.u64	%r63, %rd148;
mov.u32 %r64, 1152;
min.s32 %r7, %r63, %r64;
setp.eq.s32	%p25, %r7, 1152;
@%p25 bra BB85_49;
bra.uni BB85_26;

BB85_49:
add.s64 %rd196, %rd44, %rd145;
ld.global.u32 %r111, [%rd196];
st.u32 [%rd41], %r111;
ld.global.u32 %r112, [%rd196+512];
st.u32 [%rd41+512], %r112;
ld.global.u32 %r113, [%rd196+1024];
st.u32 [%rd41+1024], %r113;
ld.global.u32 %r114, [%rd196+1536];
st.u32 [%rd41+1536], %r114;
ld.global.u32 %r115, [%rd196+2048];
st.u32 [%rd41+2048], %r115;
ld.global.u32 %r116, [%rd196+2560];
st.u32 [%rd41+2560], %r116;
ld.global.u32 %r117, [%rd196+3072];
st.u32 [%rd41+3072], %r117;
ld.global.u32 %r118, [%rd196+3584];
st.u32 [%rd41+3584], %r118;
ld.global.u32 %r119, [%rd196+4096];
st.u32 [%rd41+4096], %r119;
bra.uni BB85_50;

BB85_26:
setp.lt.s32	%p26, %r7, 1;
@%p26 bra BB85_50;

mov.u64 %rd266, %rd37;
mov.u64 %rd265, %rd43;
mov.u64 %rd268, %rd43;
mov.u64 %rd271, %rd44;

BB85_28:
mov.u64 %rd50, %rd271;
mov.u64 %rd49, %rd268;
mov.u64 %rd47, %rd265;
mul.wide.s32 %rd149, %r7, 4;
add.s64 %rd150, %rd43, %rd149;
sub.s64 %rd151, %rd47, %rd150;
shr.s64 %rd152, %rd151, 2;
neg.s64 %rd51, %rd152;
setp.gt.s64	%p27, %rd51, 1151;
@%p27 bra BB85_47;
bra.uni BB85_29;

BB85_47:
add.s64 %rd190, %rd50, %rd145;
ld.global.u32 %r101, [%rd190];
add.s64 %rd191, %rd266, %rd145;
st.u32 [%rd191], %r101;
ld.global.u32 %r102, [%rd190+512];
st.u32 [%rd191+512], %r102;
ld.global.u32 %r103, [%rd190+1024];
st.u32 [%rd191+1024], %r103;
ld.global.u32 %r104, [%rd190+1536];
st.u32 [%rd191+1536], %r104;
ld.global.u32 %r105, [%rd190+2048];
st.u32 [%rd191+2048], %r105;
ld.global.u32 %r106, [%rd190+2560];
st.u32 [%rd191+2560], %r106;
ld.global.u32 %r107, [%rd190+3072];
st.u32 [%rd191+3072], %r107;
ld.global.u32 %r108, [%rd190+3584];
st.u32 [%rd191+3584], %r108;
ld.global.u32 %r109, [%rd190+4096];
st.u32 [%rd191+4096], %r109;
bra.uni BB85_48;

BB85_29:
cvt.s64.s32	%rd153, %r1;
setp.ge.s64	%p28, %rd153, %rd51;
@%p28 bra BB85_31;

add.s64 %rd155, %rd50, %rd145;
ld.global.u32 %r67, [%rd155];
add.s64 %rd156, %rd266, %rd145;
st.u32 [%rd156], %r67;

BB85_31:
add.s32 %r69, %r1, 128;
cvt.s64.s32	%rd157, %r69;
setp.ge.s64	%p29, %rd157, %rd51;
@%p29 bra BB85_33;

add.s64 %rd159, %rd50, %rd145;
ld.global.u32 %r71, [%rd159+512];
add.s64 %rd160, %rd266, %rd145;
st.u32 [%rd160+512], %r71;

BB85_33:
add.s32 %r73, %r1, 256;
cvt.s64.s32	%rd161, %r73;
setp.ge.s64	%p30, %rd161, %rd51;
@%p30 bra BB85_35;

add.s64 %rd163, %rd50, %rd145;
ld.global.u32 %r75, [%rd163+1024];
add.s64 %rd164, %rd266, %rd145;
st.u32 [%rd164+1024], %r75;

BB85_35:
add.s32 %r77, %r1, 384;
cvt.s64.s32	%rd165, %r77;
setp.ge.s64	%p31, %rd165, %rd51;
@%p31 bra BB85_37;

add.s64 %rd167, %rd50, %rd145;
ld.global.u32 %r79, [%rd167+1536];
add.s64 %rd168, %rd266, %rd145;
st.u32 [%rd168+1536], %r79;

BB85_37:
add.s32 %r81, %r1, 512;
cvt.s64.s32	%rd169, %r81;
setp.ge.s64	%p32, %rd169, %rd51;
@%p32 bra BB85_39;

add.s64 %rd171, %rd50, %rd145;
ld.global.u32 %r83, [%rd171+2048];
add.s64 %rd172, %rd266, %rd145;
st.u32 [%rd172+2048], %r83;

BB85_39:
add.s32 %r85, %r1, 640;
cvt.s64.s32	%rd173, %r85;
setp.ge.s64	%p33, %rd173, %rd51;
@%p33 bra BB85_41;

add.s64 %rd175, %rd50, %rd145;
ld.global.u32 %r87, [%rd175+2560];
add.s64 %rd176, %rd266, %rd145;
st.u32 [%rd176+2560], %r87;

BB85_41:
add.s32 %r89, %r1, 768;
cvt.s64.s32	%rd177, %r89;
setp.ge.s64	%p34, %rd177, %rd51;
@%p34 bra BB85_43;

add.s64 %rd179, %rd50, %rd145;
ld.global.u32 %r91, [%rd179+3072];
add.s64 %rd180, %rd266, %rd145;
st.u32 [%rd180+3072], %r91;

BB85_43:
add.s32 %r93, %r1, 896;
cvt.s64.s32	%rd181, %r93;
setp.ge.s64	%p35, %rd181, %rd51;
@%p35 bra BB85_45;

add.s64 %rd183, %rd50, %rd145;
ld.global.u32 %r95, [%rd183+3584];
add.s64 %rd184, %rd266, %rd145;
st.u32 [%rd184+3584], %r95;

BB85_45:
add.s32 %r97, %r1, 1024;
cvt.s64.s32	%rd185, %r97;
setp.ge.s64	%p36, %rd185, %rd51;
@%p36 bra BB85_48;

add.s64 %rd187, %rd50, %rd145;
ld.global.u32 %r99, [%rd187+4096];
add.s64 %rd188, %rd266, %rd145;
st.u32 [%rd188+4096], %r99;

BB85_48:
add.s64 %rd52, %rd50, 4608;
add.s64 %rd266, %rd266, 4608;
add.s64 %rd265, %rd49, 4608;
mov.u64 %rd54, %rd265;
sub.s64 %rd194, %rd150, %rd265;
setp.gt.s64	%p37, %rd194, 0;
mov.u64 %rd268, %rd54;
mov.u64 %rd271, %rd52;
@%p37 bra BB85_28;

BB85_50:
bar.sync 0;
mad.lo.s32 %r120, %r1, -9, %r7;
mov.u32 %r121, 9;
min.s32 %r122, %r120, %r121;
mov.u32 %r123, 0;
max.s32 %r9, %r122, %r123;
setp.eq.s32	%p38, %r9, 0;
@%p38 bra BB85_67;

mul.lo.s32 %r125, %r1, 9;
mul.wide.s32 %rd197, %r125, 4;
add.s64 %rd198, %rd37, %rd197;
ld.u32 %r168, [%rd198];
add.s32 %r11, %r9, -1;
setp.lt.s32	%p39, %r11, 1;
@%p39 bra BB85_53;

ld.u32 %r128, [%rd198+4];
add.s32 %r168, %r128, %r168;

BB85_53:
setp.lt.s32	%p40, %r11, 2;
@%p40 bra BB85_55;

ld.u32 %r131, [%rd198+8];
add.s32 %r168, %r131, %r168;

BB85_55:
setp.lt.s32	%p41, %r11, 3;
@%p41 bra BB85_57;

ld.u32 %r134, [%rd198+12];
add.s32 %r168, %r134, %r168;

BB85_57:
setp.lt.s32	%p42, %r11, 4;
@%p42 bra BB85_59;

ld.u32 %r137, [%rd198+16];
add.s32 %r168, %r137, %r168;

BB85_59:
setp.lt.s32	%p43, %r11, 5;
@%p43 bra BB85_61;

ld.u32 %r140, [%rd198+20];
add.s32 %r168, %r140, %r168;

BB85_61:
setp.lt.s32	%p44, %r11, 6;
@%p44 bra BB85_63;

ld.u32 %r143, [%rd198+24];
add.s32 %r168, %r143, %r168;

BB85_63:
setp.lt.s32	%p45, %r11, 7;
@%p45 bra BB85_65;

ld.u32 %r146, [%rd198+28];
add.s32 %r168, %r146, %r168;

BB85_65:
setp.lt.s32	%p46, %r11, 8;
@%p46 bra BB85_67;

ld.u32 %r149, [%rd198+32];
add.s32 %r168, %r149, %r168;

BB85_67:
bar.sync 0;
@%p38 bra BB85_69;

st.u32 [%rd41], %r168;

BB85_69:
setp.lt.s32	%p3, %r1, %r4;
bar.sync 0;
mov.u32 %r187, %r6;
@!%p3 bra BB85_71;
bra.uni BB85_70;

BB85_70:
ld.u32 %r28, [%rd41];
mov.u32 %r187, %r28;

BB85_71:
mov.u32 %r172, %r187;
mov.u32 %r186, %r172;
bar.sync 0;
setp.gt.s32	%p48, %r1, 0;
setp.le.s32	%p49, %r1, %r4;
and.pred %p50, %p49, %p48;
@!%p50 bra BB85_73;
bra.uni BB85_72;

BB85_72:
ld.u32 %r150, [%rd41+-4];
add.s32 %r186, %r150, %r186;

BB85_73:
mov.u32 %r185, %r186;
bar.sync 0;
setp.ge.s32	%p51, %r1, %r4;
@%p51 bra BB85_75;

st.u32 [%rd41], %r185;

BB85_75:
bar.sync 0;
add.s32 %r151, %r1, -2;
setp.lt.s32	%p52, %r151, %r4;
setp.gt.s32	%p53, %r1, 1;
and.pred %p54, %p52, %p53;
@!%p54 bra BB85_77;
bra.uni BB85_76;

BB85_76:
ld.u32 %r152, [%rd41+-8];
add.s32 %r185, %r152, %r185;

BB85_77:
mov.u32 %r184, %r185;
bar.sync 0;
@%p51 bra BB85_79;

st.u32 [%rd41], %r184;

BB85_79:
bar.sync 0;
add.s32 %r153, %r1, -4;
setp.lt.s32	%p56, %r153, %r4;
setp.gt.s32	%p57, %r1, 3;
and.pred %p58, %p56, %p57;
@!%p58 bra BB85_81;
bra.uni BB85_80;

BB85_80:
ld.u32 %r154, [%rd41+-16];
add.s32 %r184, %r154, %r184;

BB85_81:
mov.u32 %r183, %r184;
bar.sync 0;
@%p51 bra BB85_83;

st.u32 [%rd41], %r183;

BB85_83:
bar.sync 0;
add.s32 %r155, %r1, -8;
setp.lt.s32	%p60, %r155, %r4;
setp.gt.s32	%p61, %r1, 7;
and.pred %p62, %p60, %p61;
@!%p62 bra BB85_85;
bra.uni BB85_84;

BB85_84:
ld.u32 %r156, [%rd41+-32];
add.s32 %r183, %r156, %r183;

BB85_85:
mov.u32 %r182, %r183;
bar.sync 0;
@%p51 bra BB85_87;

st.u32 [%rd41], %r182;

BB85_87:
bar.sync 0;
add.s32 %r157, %r1, -16;
setp.lt.s32	%p64, %r157, %r4;
setp.gt.s32	%p65, %r1, 15;
and.pred %p66, %p64, %p65;
@!%p66 bra BB85_89;
bra.uni BB85_88;

BB85_88:
ld.u32 %r158, [%rd41+-64];
add.s32 %r182, %r158, %r182;

BB85_89:
mov.u32 %r181, %r182;
bar.sync 0;
@%p51 bra BB85_91;

st.u32 [%rd41], %r181;

BB85_91:
bar.sync 0;
add.s32 %r159, %r1, -32;
setp.lt.s32	%p68, %r159, %r4;
setp.gt.s32	%p69, %r1, 31;
and.pred %p70, %p68, %p69;
@!%p70 bra BB85_93;
bra.uni BB85_92;

BB85_92:
ld.u32 %r160, [%rd41+-128];
add.s32 %r181, %r160, %r181;

BB85_93:
mov.u32 %r180, %r181;
bar.sync 0;
@%p51 bra BB85_95;

st.u32 [%rd41], %r180;

BB85_95:
bar.sync 0;
add.s32 %r161, %r1, -64;
setp.lt.s32	%p72, %r161, %r4;
setp.gt.s32	%p73, %r1, 63;
and.pred %p74, %p72, %p73;
@!%p74 bra BB85_97;
bra.uni BB85_96;

BB85_96:
ld.u32 %r162, [%rd41+-256];
add.s32 %r180, %r162, %r180;

BB85_97:
bar.sync 0;
@%p51 bra BB85_99;

st.u32 [%rd41], %r180;

BB85_99:
bar.sync 0;
add.s32 %r163, %r4, -1;
mul.wide.s32 %rd215, %r163, 4;
add.s64 %rd216, %rd37, %rd215;
ld.u32 %r164, [%rd216];
add.s32 %r188, %r164, %r6;
bar.sync 0;
add.s64 %rd272, %rd44, 4608;
add.s64 %rd264, %rd43, 4608;
mov.u64 %rd269, %rd264;
sub.s64 %rd217, %rd36, %rd264;
setp.gt.s64	%p76, %rd217, 0;
mov.u32 %r179, %r188;
@%p76 bra BB85_25;

BB85_100:
@%p5 bra BB85_116;


	{ 
.reg .pred p; 
isspacep.shared p, %rd37; 
selp.u32 %r166, 1, 0, p; 
} 


	setp.eq.s32	%p78, %r166, 0;
@%p78 bra BB85_115;

mov.u64 %rd219, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd220, %rd219;
sub.s64 %rd60, %rd37, %rd220;
setp.eq.s64	%p79, %rd37, 0;
@%p79 bra BB85_116;

add.s64 %rd221, %rd60, -16;
add.s64 %rd223, %rd219, %rd221;
add.s64 %rd62, %rd220, %rd221;
ld.shared.u8 %rs30, [%rd223];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd223], %rs31;
ld.shared.u64 %rd63, [%rd223+8];
setp.eq.s64	%p80, %rd63, 0;
mov.u64 %rd276, %rd62;
@%p80 bra BB85_109;

mov.u64 %rd64, %rd62;
ld.u8 %rs32, [%rd63];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p81, %rs33, 1;
mov.u64 %rd276, %rd64;
@!%p81 bra BB85_109;
bra.uni BB85_105;

BB85_105:
ld.u64 %rd66, [%rd63];
shr.u64 %rd67, %rd66, 1;
add.s64 %rd68, %rd63, 16;
add.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd225, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p82, %rd69, %rd225;
mov.u64 %rd276, %rd63;
@%p82 bra BB85_109;

ld.u8 %rs34, [%rd69];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p83, %rs35, 1;
mov.u64 %rd273, %rd63;
mov.u64 %rd276, %rd273;
@!%p83 bra BB85_109;
bra.uni BB85_107;

BB85_107:
ld.u64 %rd226, [%rd69];
shr.u64 %rd227, %rd226, 1;
add.s64 %rd228, %rd227, %rd67;
add.s64 %rd229, %rd228, 16;
shl.b64 %rd230, %rd229, 1;
and.b64 %rd231, %rd66, 1;
or.b64 %rd232, %rd230, %rd231;
st.u64 [%rd63], %rd232;
and.b64 %rd70, %rd229, 9223372036854775807;
add.s64 %rd233, %rd68, %rd70;
ld.shared.u64 %rd234, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p84, %rd233, %rd234;
mov.u64 %rd274, %rd63;
mov.u64 %rd276, %rd274;
@%p84 bra BB85_109;

add.s64 %rd235, %rd70, %rd68;
st.u64 [%rd235+8], %rd63;
mov.u64 %rd276, %rd63;

BB85_109:
ld.u64 %rd73, [%rd276];
shr.u64 %rd74, %rd73, 1;
add.s64 %rd75, %rd276, 16;
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd236, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p85, %rd76, %rd236;
@%p85 bra BB85_113;

ld.u8 %rs36, [%rd76];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p86, %rs37, 1;
@!%p86 bra BB85_116;
bra.uni BB85_111;

BB85_111:
ld.u64 %rd237, [%rd76];
shr.u64 %rd238, %rd237, 1;
add.s64 %rd239, %rd238, %rd74;
add.s64 %rd240, %rd239, 16;
shl.b64 %rd241, %rd240, 1;
and.b64 %rd242, %rd73, 1;
or.b64 %rd243, %rd241, %rd242;
st.u64 [%rd276], %rd243;
and.b64 %rd77, %rd240, 9223372036854775807;
add.s64 %rd244, %rd75, %rd77;
ld.shared.u64 %rd245, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p87, %rd244, %rd245;
@%p87 bra BB85_116;

add.s64 %rd246, %rd77, %rd75;
st.u64 [%rd246+8], %rd276;
bra.uni BB85_116;

BB85_115:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd37;
call.uni 
free, 
(
param0
);


	}

BB85_116:
setp.eq.s32	%p4, %r1, 0;
bar.sync 0;
@!%p4 bra BB85_118;
bra.uni BB85_117;

BB85_117:
cvta.to.global.u64 %rd247, %rd84;
shl.b64 %rd248, %rd7, 2;
add.s64 %rd249, %rd247, %rd248;
st.global.u32 [%rd249], %r179;

BB85_118:
ret;

BB85_113:
setp.lt.u64	%p88, %rd76, %rd276;
@%p88 bra BB85_116;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd276;
bra.uni BB85_116;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB86_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB86_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB86_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB86_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB86_4;

BB86_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB87_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB87_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB87_4;

BB87_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB87_3;

BB87_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIiNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIiENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIiNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIiENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 256, 1, 1
{
.local .align 4 .b8 __local_depot88[12];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<195>;
.reg .b16 %rs<39>;
.reg .b32 %r<355>;
.reg .b64 %rd<487>;


mov.u64 %rd486, __local_depot88;
cvta.local.u64 %SP, %rd486;
ld.param.v2.u32 {%r135, %r136}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIiNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIiENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd156, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIiNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIiENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd157, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIiNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIiENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIiNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIiENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd157;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p24, %r1, 0;
mov.u64 %rd158, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd159, %rd158;
setp.eq.s64	%p25, %rd159, 0;
or.pred %p26, %p24, %p25;
@%p26 bra BB88_2;

cvt.s64.s32	%rd160, %r135;
mov.u32 %r139, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r139;
mov.u64 %rd161, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd162, %rd161;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd162;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd160;

BB88_2:
bar.sync 0;
bfe.s64 %rd163, %rd156, 0, 62;
setp.lt.s64	%p27, %rd163, 1;
@%p27 bra BB88_276;

ld.global.u32 %r352, [%rd2];
bar.sync 0;
@%p24 bra BB88_5;

st.global.u32 [%rd3], %r352;

BB88_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB88_26;
bra.uni BB88_6;

BB88_6:
ld.shared.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd435, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd442, %rd435;
setp.eq.s64	%p29, %rd5, %rd442;
mov.u64 %rd440, %rd5;
@%p29 bra BB88_10;

mov.u64 %rd441, %rd440;

BB88_8:
mov.u64 %rd437, %rd442;
mov.u64 %rd440, %rd441;
mov.u64 %rd441, %rd437;
ld.shared.u8 %rs23, [%rd435];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p30, %rs24, 1;
not.pred %p31, %p30;
ld.shared.u64 %rd10, [%rd435];
setp.lt.u64	%p32, %rd10, 6144;
or.pred %p33, %p31, %p32;
@!%p33 bra BB88_10;
bra.uni BB88_9;

BB88_9:
shr.u64 %rd166, %rd10, 1;
add.s64 %rd167, %rd435, %rd166;
add.s64 %rd435, %rd167, 16;
add.s64 %rd168, %rd441, %rd166;
add.s64 %rd442, %rd168, 16;
setp.ne.s64	%p34, %rd442, %rd5;
mov.u64 %rd440, %rd441;
@%p34 bra BB88_8;

BB88_10:
setp.eq.s64	%p36, %rd440, %rd5;
mov.pred %p194, 0;
@%p36 bra BB88_12;

ld.u64 %rd170, [%rd440];
shr.u64 %rd171, %rd170, 1;
add.s64 %rd172, %rd440, %rd171;
add.s64 %rd446, %rd172, 16;
setp.ne.s64	%p194, %rd446, %rd5;

BB88_12:
@%p194 bra BB88_18;
bra.uni BB88_13;

BB88_18:
ld.u64 %rd21, [%rd446];
and.b64 %rd187, %rd21, -32;
setp.eq.s64	%p40, %rd187, 6144;
cvt.u16.u64	%rs38, %rd21;
@%p40 bra BB88_21;

add.s64 %rd22, %rd446, 16;
ld.u64 %rd188, [%rd446+3088];
and.b64 %rd189, %rd188, 1;
add.s64 %rd190, %rd21, -6176;
and.b64 %rd191, %rd190, -2;
or.b64 %rd192, %rd189, %rd191;
st.u64 [%rd446+3088], %rd192;
st.u64 [%rd446+3096], %rd446;
cvt.u16.u64	%rs26, %rd190;
or.b16 %rs27, %rs26, 1;
and.b64 %rd193, %rd21, 1;
or.b64 %rd194, %rd193, 6144;
st.u64 [%rd446], %rd194;
st.u8 [%rd446+3088], %rs27;
ld.u64 %rd195, [%rd446+3088];
shr.u64 %rd23, %rd195, 1;
add.s64 %rd196, %rd23, %rd22;
add.s64 %rd197, %rd196, 3088;
ld.shared.u64 %rd198, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p41, %rd197, %rd198;
cvt.u16.u64	%rs28, %rd21;
and.b16 %rs38, %rs28, 1;
@%p41 bra BB88_21;

add.s64 %rd199, %rd22, 3072;
st.u64 [%rd196+3096], %rd199;
ld.u8 %rs38, [%rd446];

BB88_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd446], %rs29;
bra.uni BB88_22;

BB88_13:
mov.u64 %rd174, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd175, %rd174;
sub.s64 %rd176, %rd5, %rd175;
add.s64 %rd177, %rd176, 3088;
ld.shared.u64 %rd178, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p37, %rd177, %rd178;
mov.u64 %rd444, -1;
mov.u64 %rd445, %rd5;
@%p37 bra BB88_15;

add.s64 %rd16, %rd5, 3088;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd16;
mov.u64 %rd444, %rd16;
mov.u64 %rd445, %rd16;

BB88_15:
mov.u64 %rd17, %rd445;
setp.eq.s64	%p38, %rd444, -1;
@%p38 bra BB88_17;

mov.u64 %rd179, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd180, %rd179;
sub.s64 %rd181, %rd5, %rd180;
add.s64 %rd182, %rd179, %rd181;
ld.shared.u64 %rd183, [%rd182];
and.b64 %rd184, %rd183, 1;
or.b64 %rd185, %rd184, 6144;
st.shared.u64 [%rd182], %rd185;
st.shared.u64 [%rd182+8], %rd440;
mov.u16 %rs25, 0;
st.shared.u8 [%rd182], %rs25;

BB88_17:
mov.u64 %rd446, %rd5;
setp.eq.s64	%p39, %rd5, %rd17;
mov.u64 %rd447, 0;
@%p39 bra BB88_23;

BB88_22:
add.s64 %rd447, %rd446, 16;

BB88_23:
mov.u64 %rd448, %rd447;
setp.ne.s64	%p42, %rd447, 0;
@%p42 bra BB88_25;

mov.u64 %rd201, 3072;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd201;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd448, [retval0+0];


	}

BB88_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd448;

BB88_26:
shl.b64 %rd202, %rd156, 2;
add.s64 %rd30, %rd1, %rd202;
add.s64 %rd477, %rd2, 4;
add.s64 %rd470, %rd1, 4;
add.s64 %rd461, %rd3, 4;
bar.sync 0;
ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r140, 1, 0, p; 
} 


	setp.eq.s32	%p43, %r140, 0;
mov.u64 %rd205, 4;
sub.s64 %rd35, %rd205, %rd202;
@%p43 bra BB88_143;

setp.gt.s64	%p44, %rd35, -1;
@%p44 bra BB88_259;

mov.u64 %rd206, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd207, %rd206;
sub.s64 %rd208, %rd34, %rd207;
add.s64 %rd209, %rd206, %rd208;
mov.u64 %rd449, %rd470;
mul.wide.s32 %rd210, %r1, 4;
add.s64 %rd37, %rd209, %rd210;

BB88_29:
mov.u32 %r3, %r352;
mov.u64 %rd472, %rd477;
mov.u64 %rd40, %rd472;
mov.u64 %rd465, %rd470;
mov.u64 %rd39, %rd465;
mov.u64 %rd458, %rd461;
mov.u64 %rd41, %rd458;
mov.u64 %rd38, %rd449;
sub.s64 %rd211, %rd30, %rd38;
shr.u64 %rd212, %rd211, 2;
cvt.u32.u64	%r141, %rd212;
mov.u32 %r142, 768;
min.s32 %r4, %r141, %r142;
setp.eq.s32	%p45, %r4, 768;
@%p45 bra BB88_41;
bra.uni BB88_30;

BB88_41:
add.s64 %rd238, %rd40, %rd210;
ld.global.u32 %r151, [%rd238];
ld.global.u32 %r152, [%rd238+1024];
ld.global.u32 %r153, [%rd238+2048];
st.shared.u32 [%rd37], %r151;
st.shared.u32 [%rd37+1024], %r152;
st.shared.u32 [%rd37+2048], %r153;
mov.u64 %rd452, 768;
bra.uni BB88_42;

BB88_30:
cvt.s64.s32	%rd452, %r4;
setp.lt.s32	%p46, %r4, 1;
@%p46 bra BB88_42;

mov.u64 %rd450, %rd39;
mov.u64 %rd451, %rd209;
mov.u64 %rd469, %rd39;
mov.u64 %rd476, %rd40;

BB88_32:
mov.u64 %rd48, %rd476;
mov.u64 %rd47, %rd469;
mov.u64 %rd46, %rd451;
mov.u64 %rd45, %rd450;
mul.wide.s32 %rd216, %r4, 4;
add.s64 %rd217, %rd39, %rd216;
sub.s64 %rd49, %rd217, %rd45;
setp.gt.s64	%p47, %rd49, 3068;
@%p47 bra BB88_39;
bra.uni BB88_33;

BB88_39:
add.s64 %rd231, %rd48, %rd210;
ld.global.u32 %r148, [%rd231];
add.s64 %rd232, %rd46, %rd210;
ld.global.u32 %r149, [%rd231+1024];
ld.global.u32 %r150, [%rd231+2048];
st.shared.u32 [%rd232], %r148;
st.shared.u32 [%rd232+1024], %r149;
st.shared.u32 [%rd232+2048], %r150;
bra.uni BB88_40;

BB88_33:
shr.s64 %rd50, %rd49, 2;
cvt.s64.s32	%rd218, %r1;
setp.ge.s64	%p48, %rd218, %rd50;
@%p48 bra BB88_35;

add.s64 %rd220, %rd48, %rd210;
ld.global.u32 %r143, [%rd220];
add.s64 %rd221, %rd46, %rd210;
st.shared.u32 [%rd221], %r143;

BB88_35:
add.s32 %r144, %r1, 256;
cvt.s64.s32	%rd222, %r144;
setp.ge.s64	%p49, %rd222, %rd50;
@%p49 bra BB88_37;

add.s64 %rd224, %rd48, %rd210;
ld.global.u32 %r145, [%rd224+1024];
add.s64 %rd225, %rd46, %rd210;
st.shared.u32 [%rd225+1024], %r145;

BB88_37:
add.s32 %r146, %r1, 512;
cvt.s64.s32	%rd226, %r146;
setp.ge.s64	%p50, %rd226, %rd50;
@%p50 bra BB88_40;

add.s64 %rd228, %rd48, %rd210;
ld.global.u32 %r147, [%rd228+2048];
add.s64 %rd229, %rd46, %rd210;
st.shared.u32 [%rd229+2048], %r147;

BB88_40:
add.s64 %rd52, %rd48, 3072;
add.s64 %rd53, %rd46, 3072;
add.s64 %rd450, %rd47, 3072;
mov.u64 %rd54, %rd450;
sub.s64 %rd235, %rd450, %rd217;
setp.lt.s64	%p51, %rd235, 0;
mov.u64 %rd451, %rd53;
mov.u64 %rd469, %rd54;
mov.u64 %rd476, %rd52;
@%p51 bra BB88_32;

BB88_42:
bar.sync 0;
shl.b64 %rd241, %rd452, 2;
add.s64 %rd60, %rd34, %rd241;
sub.s64 %rd242, %rd60, %rd34;
shr.u64 %rd243, %rd242, 2;
cvt.u32.u64	%r5, %rd243;
cvt.s64.s32	%rd61, %r1;
mul.wide.s32 %rd244, %r1, -3;
add.s64 %rd245, %rd243, %rd244;
cvt.u32.u64	%r154, %rd245;
mov.u32 %r155, 3;
min.s32 %r6, %r154, %r155;
mov.u32 %r156, 0;
max.s32 %r7, %r6, %r156;
setp.gt.u32	%p52, %r7, 2;
@%p52 bra BB88_49;
bra.uni BB88_43;

BB88_49:
add.s64 %rd270, %rd206, %rd208;
mul.lo.s32 %r163, %r1, 3;
mul.wide.s32 %rd271, %r163, 4;
add.s64 %rd272, %rd270, %rd271;
ld.shared.u32 %r164, [%rd272];
add.u64 %rd273, %SP, 0;
cvta.to.local.u64 %rd274, %rd273;
ld.shared.u32 %r165, [%rd272+4];
ld.shared.u32 %r166, [%rd272+8];
st.local.u32 [%rd274], %r164;
st.local.u32 [%rd274+4], %r165;
st.local.u32 [%rd274+8], %r166;
bra.uni BB88_50;

BB88_43:
add.u64 %rd246, %SP, 0;
cvta.to.local.u64 %rd453, %rd246;
setp.lt.s32	%p53, %r6, 1;
@%p53 bra BB88_45;

add.s64 %rd250, %rd206, %rd208;
mul.lo.s32 %r157, %r1, 3;
mul.wide.s32 %rd251, %r157, 4;
add.s64 %rd252, %rd250, %rd251;
ld.shared.u32 %r158, [%rd252];
cvta.to.local.u64 %rd254, %rd246;
st.local.u32 [%rd254], %r158;
add.s64 %rd453, %rd254, 4;

BB88_45:
setp.lt.s32	%p54, %r7, 2;
@%p54 bra BB88_47;

add.s64 %rd258, %rd206, %rd208;
mul.lo.s32 %r159, %r1, 3;
mul.wide.s32 %rd259, %r159, 4;
add.s64 %rd260, %rd258, %rd259;
ld.shared.u32 %r160, [%rd260+4];
st.local.u32 [%rd453], %r160;
add.s64 %rd453, %rd453, 4;

BB88_47:
setp.lt.s32	%p55, %r7, 3;
@%p55 bra BB88_50;

add.s64 %rd264, %rd206, %rd208;
mul.lo.s32 %r161, %r1, 3;
mul.wide.s32 %rd265, %r161, 4;
add.s64 %rd266, %rd264, %rd265;
ld.shared.u32 %r162, [%rd266+8];
st.local.u32 [%rd453], %r162;

BB88_50:
setp.eq.s32	%p56, %r7, 0;
@%p56 bra BB88_55;

add.u64 %rd275, %SP, 0;
cvta.to.local.u64 %rd276, %rd275;
ld.local.u32 %r303, [%rd276];
mul.wide.u32 %rd277, %r7, 4;
add.s64 %rd278, %rd277, 17179869180;
shr.u64 %rd279, %rd278, 2;
cvt.u32.u64	%r9, %rd279;
setp.lt.s32	%p57, %r9, 1;
@%p57 bra BB88_53;

ld.local.u32 %r168, [%rd276+4];
add.s32 %r303, %r168, %r303;

BB88_53:
setp.lt.s32	%p58, %r9, 2;
@%p58 bra BB88_55;

ld.local.u32 %r169, [%rd276+8];
add.s32 %r303, %r169, %r303;

BB88_55:
bar.sync 0;
@%p56 bra BB88_57;

st.shared.u32 [%rd37], %r303;

BB88_57:
bar.sync 0;
setp.gt.s32	%p60, %r5, 767;
mov.u32 %r300, 256;
@%p60 bra BB88_59;

add.s32 %r171, %r5, 2;
mul.hi.s32 %r172, %r171, 1431655766;
shr.u32 %r173, %r172, 31;
add.s32 %r300, %r172, %r173;

BB88_59:
add.s64 %rd454, %rd206, %rd208;
add.s64 %rd67, %rd454, %rd241;
setp.eq.s32	%p61, %r300, 256;
@%p61 bra BB88_101;
bra.uni BB88_60;

BB88_101:
@%p24 bra BB88_103;

ld.shared.u32 %r192, [%rd454];
add.s32 %r193, %r192, %r3;
st.shared.u32 [%rd454], %r193;

BB88_103:
setp.lt.s32	%p12, %r1, 1;
ld.shared.u32 %r302, [%rd37];
bar.sync 0;
@%p12 bra BB88_105;

ld.shared.u32 %r194, [%rd37+-4];
add.s32 %r302, %r194, %r302;

BB88_105:
bar.sync 0;
st.shared.u32 [%rd37], %r302;
bar.sync 0;
setp.lt.s32	%p94, %r1, 2;
@%p94 bra BB88_107;

ld.shared.u32 %r195, [%rd37+-8];
add.s32 %r302, %r195, %r302;

BB88_107:
bar.sync 0;
st.shared.u32 [%rd37], %r302;
bar.sync 0;
setp.lt.s32	%p95, %r1, 4;
@%p95 bra BB88_109;

ld.shared.u32 %r196, [%rd37+-16];
add.s32 %r302, %r196, %r302;

BB88_109:
bar.sync 0;
st.shared.u32 [%rd37], %r302;
bar.sync 0;
setp.lt.s32	%p96, %r1, 8;
@%p96 bra BB88_111;

ld.shared.u32 %r197, [%rd37+-32];
add.s32 %r302, %r197, %r302;

BB88_111:
bar.sync 0;
st.shared.u32 [%rd37], %r302;
bar.sync 0;
setp.lt.s32	%p97, %r1, 16;
@%p97 bra BB88_113;

ld.shared.u32 %r198, [%rd37+-64];
add.s32 %r302, %r198, %r302;

BB88_113:
bar.sync 0;
st.shared.u32 [%rd37], %r302;
bar.sync 0;
setp.lt.s32	%p98, %r1, 32;
@%p98 bra BB88_115;

ld.shared.u32 %r199, [%rd37+-128];
add.s32 %r302, %r199, %r302;

BB88_115:
bar.sync 0;
st.shared.u32 [%rd37], %r302;
bar.sync 0;
setp.lt.s32	%p99, %r1, 64;
@%p99 bra BB88_117;

ld.shared.u32 %r200, [%rd37+-256];
add.s32 %r302, %r200, %r302;

BB88_117:
bar.sync 0;
st.shared.u32 [%rd37], %r302;
bar.sync 0;
setp.lt.s32	%p100, %r1, 128;
@%p100 bra BB88_119;

ld.shared.u32 %r201, [%rd37+-512];
add.s32 %r302, %r201, %r302;

BB88_119:
bar.sync 0;
st.shared.u32 [%rd37], %r302;
bar.sync 0;
ld.shared.u32 %r353, [%rd454+1020];
mov.u32 %r342, %r3;
@%p1 bra BB88_121;

ld.shared.u32 %r342, [%rd37+-4];

BB88_121:
bar.sync 0;
st.shared.u32 [%rd37], %r342;
bar.sync 0;
bra.uni BB88_122;

BB88_60:
@%p24 bra BB88_62;

ld.shared.u32 %r174, [%rd454];
add.s32 %r175, %r174, %r3;
st.shared.u32 [%rd454], %r175;

BB88_62:
setp.ge.s32	%p63, %r1, %r300;
mov.u32 %r351, %r3;
@%p63 bra BB88_64;

ld.shared.u32 %r16, [%rd37];
mov.u32 %r351, %r16;

BB88_64:
mov.u32 %r312, %r351;
mov.u32 %r350, %r312;
bar.sync 0;
setp.le.s32	%p64, %r1, %r300;
setp.gt.s32	%p65, %r1, 0;
and.pred %p66, %p64, %p65;
@!%p66 bra BB88_66;
bra.uni BB88_65;

BB88_65:
ld.shared.u32 %r176, [%rd37+-4];
add.s32 %r350, %r176, %r350;

BB88_66:
mov.u32 %r349, %r350;
bar.sync 0;
@%p63 bra BB88_68;

st.shared.u32 [%rd37], %r349;

BB88_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r177, %r1, -2;
setp.lt.s32	%p68, %r177, %r300;
and.pred %p69, %p68, %p4;
@!%p69 bra BB88_70;
bra.uni BB88_69;

BB88_69:
ld.shared.u32 %r178, [%rd37+-8];
add.s32 %r349, %r178, %r349;

BB88_70:
mov.u32 %r348, %r349;
bar.sync 0;
@%p63 bra BB88_72;

st.shared.u32 [%rd37], %r348;

BB88_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r179, %r1, -4;
setp.lt.s32	%p71, %r179, %r300;
and.pred %p72, %p71, %p5;
@!%p72 bra BB88_74;
bra.uni BB88_73;

BB88_73:
ld.shared.u32 %r180, [%rd37+-16];
add.s32 %r348, %r180, %r348;

BB88_74:
mov.u32 %r347, %r348;
bar.sync 0;
@%p63 bra BB88_76;

st.shared.u32 [%rd37], %r347;

BB88_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r181, %r1, -8;
setp.lt.s32	%p74, %r181, %r300;
and.pred %p75, %p74, %p6;
@!%p75 bra BB88_78;
bra.uni BB88_77;

BB88_77:
ld.shared.u32 %r182, [%rd37+-32];
add.s32 %r347, %r182, %r347;

BB88_78:
mov.u32 %r346, %r347;
bar.sync 0;
@%p63 bra BB88_80;

st.shared.u32 [%rd37], %r346;

BB88_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r183, %r1, -16;
setp.lt.s32	%p77, %r183, %r300;
and.pred %p78, %p77, %p7;
@!%p78 bra BB88_82;
bra.uni BB88_81;

BB88_81:
ld.shared.u32 %r184, [%rd37+-64];
add.s32 %r346, %r184, %r346;

BB88_82:
mov.u32 %r345, %r346;
bar.sync 0;
@%p63 bra BB88_84;

st.shared.u32 [%rd37], %r345;

BB88_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r185, %r1, -32;
setp.lt.s32	%p80, %r185, %r300;
and.pred %p81, %p80, %p8;
@!%p81 bra BB88_86;
bra.uni BB88_85;

BB88_85:
ld.shared.u32 %r186, [%rd37+-128];
add.s32 %r345, %r186, %r345;

BB88_86:
mov.u32 %r344, %r345;
bar.sync 0;
@%p63 bra BB88_88;

st.shared.u32 [%rd37], %r344;

BB88_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r187, %r1, -64;
setp.lt.s32	%p83, %r187, %r300;
and.pred %p84, %p83, %p9;
@!%p84 bra BB88_90;
bra.uni BB88_89;

BB88_89:
ld.shared.u32 %r188, [%rd37+-256];
add.s32 %r344, %r188, %r344;

BB88_90:
mov.u32 %r343, %r344;
bar.sync 0;
@%p63 bra BB88_92;

st.shared.u32 [%rd37], %r343;

BB88_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r189, %r1, -128;
setp.lt.s32	%p86, %r189, %r300;
and.pred %p87, %p86, %p10;
@!%p87 bra BB88_94;
bra.uni BB88_93;

BB88_93:
ld.shared.u32 %r190, [%rd37+-512];
add.s32 %r343, %r190, %r343;

BB88_94:
bar.sync 0;
@%p63 bra BB88_96;

st.shared.u32 [%rd37], %r343;

BB88_96:
setp.lt.s32	%p11, %r1, %r300;
bar.sync 0;
add.s32 %r191, %r300, -1;
mul.wide.s32 %rd289, %r191, 4;
add.s64 %rd290, %rd454, %rd289;
ld.shared.u32 %r353, [%rd290];
not.pred %p89, %p11;
or.pred %p91, %p1, %p89;
selp.b32	%r301, %r3, %r343, %p11;
@%p91 bra BB88_98;

ld.shared.u32 %r301, [%rd37+-4];

BB88_98:
bar.sync 0;
@%p63 bra BB88_100;

st.shared.u32 [%rd37], %r301;

BB88_100:
bar.sync 0;

BB88_122:
mov.u32 %r352, %r353;
@%p56 bra BB88_124;

ld.shared.u32 %r303, [%rd37];

BB88_124:
add.u64 %rd291, %SP, 0;
cvta.to.local.u64 %rd70, %rd291;
bar.sync 0;
mul.wide.s32 %rd292, %r7, 4;
add.s64 %rd72, %rd70, %rd292;
setp.ge.u64	%p103, %rd70, %rd72;
@%p103 bra BB88_126;

ld.local.u32 %r202, [%rd70];
add.s32 %r303, %r202, %r303;
add.s64 %rd298, %rd206, %rd208;
mul.lo.s32 %r203, %r1, 3;
mul.wide.s32 %rd299, %r203, 4;
add.s64 %rd300, %rd298, %rd299;
st.shared.u32 [%rd300], %r303;

BB88_126:
add.s64 %rd73, %rd70, 4;
setp.ge.u64	%p104, %rd73, %rd72;
@%p104 bra BB88_128;

ld.local.u32 %r204, [%rd70+4];
add.s32 %r303, %r204, %r303;
add.s64 %rd306, %rd206, %rd208;
mul.lo.s32 %r205, %r1, 3;
mul.wide.s32 %rd307, %r205, 4;
add.s64 %rd308, %rd306, %rd307;
st.shared.u32 [%rd308+4], %r303;

BB88_128:
add.s64 %rd309, %rd73, 4;
setp.ge.u64	%p105, %rd309, %rd72;
@%p105 bra BB88_130;

ld.local.u32 %r206, [%rd70+8];
add.s32 %r207, %r206, %r303;
add.s64 %rd315, %rd206, %rd208;
mul.lo.s32 %r208, %r1, 3;
mul.wide.s32 %rd316, %r208, 4;
add.s64 %rd317, %rd315, %rd316;
st.shared.u32 [%rd317+8], %r207;

BB88_130:
bar.sync 0;
@%p45 bra BB88_141;
bra.uni BB88_131;

BB88_141:
add.s64 %rd326, %rd41, %rd210;
ld.shared.u32 %r217, [%rd37];
ld.shared.u32 %r218, [%rd37+1024];
ld.shared.u32 %r219, [%rd37+2048];
st.global.u32 [%rd326], %r217;
st.global.u32 [%rd326+1024], %r218;
st.global.u32 [%rd326+2048], %r219;
bra.uni BB88_142;

BB88_131:
mov.u64 %rd455, %rd34;
setp.ge.u64	%p106, %rd454, %rd67;
mov.u64 %rd460, %rd41;
@%p106 bra BB88_142;

BB88_132:
mov.u64 %rd78, %rd460;
sub.s64 %rd79, %rd60, %rd455;
setp.gt.s64	%p107, %rd79, 3068;
shl.b64 %rd321, %rd61, 2;
add.s64 %rd80, %rd454, %rd321;
add.s64 %rd81, %rd78, %rd321;
@%p107 bra BB88_139;
bra.uni BB88_133;

BB88_139:
ld.shared.u32 %r214, [%rd80];
ld.shared.u32 %r215, [%rd80+1024];
ld.shared.u32 %r216, [%rd80+2048];
st.global.u32 [%rd81], %r214;
st.global.u32 [%rd81+1024], %r215;
st.global.u32 [%rd81+2048], %r216;
bra.uni BB88_140;

BB88_133:
shr.s64 %rd82, %rd79, 2;
setp.ge.s64	%p108, %rd61, %rd82;
@%p108 bra BB88_135;

ld.shared.u32 %r209, [%rd80];
st.global.u32 [%rd81], %r209;

BB88_135:
add.s32 %r210, %r1, 256;
cvt.s64.s32	%rd323, %r210;
setp.ge.s64	%p109, %rd323, %rd82;
@%p109 bra BB88_137;

ld.shared.u32 %r211, [%rd80+1024];
st.global.u32 [%rd81+1024], %r211;

BB88_137:
add.s32 %r212, %r1, 512;
cvt.s64.s32	%rd324, %r212;
setp.ge.s64	%p110, %rd324, %rd82;
@%p110 bra BB88_140;

ld.shared.u32 %r213, [%rd80+2048];
st.global.u32 [%rd81+2048], %r213;

BB88_140:
add.s64 %rd454, %rd454, 3072;
add.s64 %rd455, %rd455, 3072;
add.s64 %rd85, %rd78, 3072;
setp.lt.u64	%p111, %rd454, %rd67;
mov.u64 %rd460, %rd85;
@%p111 bra BB88_132;

BB88_142:
bar.sync 0;
add.s64 %rd477, %rd40, 3072;
add.s64 %rd461, %rd41, 3072;
add.s64 %rd449, %rd39, 3072;
mov.u64 %rd470, %rd449;
sub.s64 %rd327, %rd449, %rd30;
setp.lt.s64	%p112, %rd327, 0;
@%p112 bra BB88_29;
bra.uni BB88_259;

BB88_143:
setp.gt.s64	%p113, %rd35, -1;
@%p113 bra BB88_259;

mov.u64 %rd456, %rd470;
mul.wide.s32 %rd328, %r1, 4;
add.s64 %rd92, %rd34, %rd328;
mov.u64 %rd459, %rd461;
mov.u64 %rd468, %rd470;
mov.u64 %rd475, %rd477;
mov.u32 %r340, %r352;

BB88_145:
mov.u32 %r65, %r340;
mov.u64 %rd473, %rd475;
mov.u64 %rd95, %rd473;
mov.u64 %rd466, %rd468;
mov.u64 %rd94, %rd466;
mov.u64 %rd93, %rd456;
sub.s64 %rd329, %rd30, %rd93;
shr.u64 %rd330, %rd329, 2;
cvt.u32.u64	%r220, %rd330;
mov.u32 %r221, 768;
min.s32 %r66, %r220, %r221;
setp.eq.s32	%p114, %r66, 768;
@%p114 bra BB88_157;
bra.uni BB88_146;

BB88_157:
mul.wide.s32 %rd352, %r1, 4;
add.s64 %rd353, %rd95, %rd352;
ld.global.u32 %r230, [%rd353];
st.u32 [%rd92], %r230;
ld.global.u32 %r231, [%rd353+1024];
st.u32 [%rd92+1024], %r231;
ld.global.u32 %r232, [%rd353+2048];
st.u32 [%rd92+2048], %r232;
mov.u64 %rd478, 768;
bra.uni BB88_158;

BB88_146:
cvt.s64.s32	%rd478, %r66;
setp.lt.s32	%p115, %r66, 1;
@%p115 bra BB88_158;

mov.u64 %rd463, %rd34;
mov.u64 %rd462, %rd94;
mov.u64 %rd467, %rd94;
mov.u64 %rd474, %rd95;

BB88_148:
mov.u64 %rd103, %rd474;
mov.u64 %rd102, %rd467;
mov.u64 %rd100, %rd462;
mul.wide.s32 %rd331, %r66, 4;
add.s64 %rd332, %rd94, %rd331;
sub.s64 %rd104, %rd332, %rd100;
setp.gt.s64	%p116, %rd104, 3068;
@%p116 bra BB88_155;
bra.uni BB88_149;

BB88_155:
add.s64 %rd346, %rd103, %rd328;
ld.global.u32 %r227, [%rd346];
add.s64 %rd347, %rd463, %rd328;
st.u32 [%rd347], %r227;
ld.global.u32 %r228, [%rd346+1024];
st.u32 [%rd347+1024], %r228;
ld.global.u32 %r229, [%rd346+2048];
st.u32 [%rd347+2048], %r229;
bra.uni BB88_156;

BB88_149:
shr.s64 %rd105, %rd104, 2;
cvt.s64.s32	%rd333, %r1;
setp.ge.s64	%p117, %rd333, %rd105;
@%p117 bra BB88_151;

add.s64 %rd335, %rd103, %rd328;
ld.global.u32 %r222, [%rd335];
add.s64 %rd336, %rd463, %rd328;
st.u32 [%rd336], %r222;

BB88_151:
add.s32 %r223, %r1, 256;
cvt.s64.s32	%rd337, %r223;
setp.ge.s64	%p118, %rd337, %rd105;
@%p118 bra BB88_153;

add.s64 %rd339, %rd103, %rd328;
ld.global.u32 %r224, [%rd339+1024];
add.s64 %rd340, %rd463, %rd328;
st.u32 [%rd340+1024], %r224;

BB88_153:
add.s32 %r225, %r1, 512;
cvt.s64.s32	%rd341, %r225;
setp.ge.s64	%p119, %rd341, %rd105;
@%p119 bra BB88_156;

add.s64 %rd343, %rd103, %rd328;
ld.global.u32 %r226, [%rd343+2048];
add.s64 %rd344, %rd463, %rd328;
st.u32 [%rd344+2048], %r226;

BB88_156:
add.s64 %rd107, %rd103, 3072;
add.s64 %rd463, %rd463, 3072;
add.s64 %rd462, %rd102, 3072;
mov.u64 %rd109, %rd462;
sub.s64 %rd350, %rd462, %rd332;
setp.lt.s64	%p120, %rd350, 0;
mov.u64 %rd467, %rd109;
mov.u64 %rd474, %rd107;
@%p120 bra BB88_148;

BB88_158:
bar.sync 0;
shl.b64 %rd354, %rd478, 2;
add.s64 %rd112, %rd34, %rd354;
and.b64 %rd355, %rd478, 4611686018427387903;
cvt.u32.u64	%r67, %rd478;
mul.wide.s32 %rd356, %r1, -3;
add.s64 %rd357, %rd355, %rd356;
cvt.u32.u64	%r233, %rd357;
mov.u32 %r234, 3;
min.s32 %r68, %r233, %r234;
mov.u32 %r235, 0;
max.s32 %r69, %r68, %r235;
setp.gt.u32	%p121, %r69, 2;
@%p121 bra BB88_165;
bra.uni BB88_159;

BB88_165:
mul.lo.s32 %r242, %r1, 3;
mul.wide.s32 %rd367, %r242, 4;
add.s64 %rd368, %rd34, %rd367;
ld.u32 %r243, [%rd368];
add.u64 %rd369, %SP, 0;
cvta.to.local.u64 %rd370, %rd369;
st.local.u32 [%rd370], %r243;
ld.u32 %r244, [%rd368+4];
st.local.u32 [%rd370+4], %r244;
ld.u32 %r245, [%rd368+8];
st.local.u32 [%rd370+8], %r245;
bra.uni BB88_166;

BB88_159:
add.u64 %rd358, %SP, 0;
cvta.to.local.u64 %rd479, %rd358;
setp.lt.s32	%p122, %r68, 1;
@%p122 bra BB88_161;

mul.lo.s32 %r236, %r1, 3;
mul.wide.s32 %rd359, %r236, 4;
add.s64 %rd360, %rd34, %rd359;
ld.u32 %r237, [%rd360];
cvta.to.local.u64 %rd362, %rd358;
st.local.u32 [%rd362], %r237;
add.s64 %rd479, %rd362, 4;

BB88_161:
setp.lt.s32	%p123, %r69, 2;
@%p123 bra BB88_163;

mul.lo.s32 %r238, %r1, 3;
mul.wide.s32 %rd363, %r238, 4;
add.s64 %rd364, %rd34, %rd363;
ld.u32 %r239, [%rd364+4];
st.local.u32 [%rd479], %r239;
add.s64 %rd479, %rd479, 4;

BB88_163:
setp.lt.s32	%p124, %r69, 3;
@%p124 bra BB88_166;

mul.lo.s32 %r240, %r1, 3;
mul.wide.s32 %rd365, %r240, 4;
add.s64 %rd366, %rd34, %rd365;
ld.u32 %r241, [%rd366+8];
st.local.u32 [%rd479], %r241;

BB88_166:
setp.eq.s32	%p125, %r69, 0;
@%p125 bra BB88_171;

add.u64 %rd371, %SP, 0;
cvta.to.local.u64 %rd372, %rd371;
ld.local.u32 %r354, [%rd372];
mul.wide.u32 %rd373, %r69, 4;
add.s64 %rd374, %rd373, 17179869180;
shr.u64 %rd375, %rd374, 2;
cvt.u32.u64	%r71, %rd375;
setp.lt.s32	%p126, %r71, 1;
@%p126 bra BB88_169;

ld.local.u32 %r247, [%rd372+4];
add.s32 %r354, %r247, %r354;

BB88_169:
setp.lt.s32	%p127, %r71, 2;
@%p127 bra BB88_171;

ld.local.u32 %r248, [%rd372+8];
add.s32 %r354, %r248, %r354;

BB88_171:
bar.sync 0;
@%p125 bra BB88_173;

st.u32 [%rd92], %r354;

BB88_173:
bar.sync 0;
setp.gt.s32	%p129, %r67, 767;
mov.u32 %r304, 256;
@%p129 bra BB88_175;

add.s32 %r250, %r67, 2;
mul.hi.s32 %r251, %r250, 1431655766;
shr.u32 %r252, %r251, 31;
add.s32 %r304, %r251, %r252;

BB88_175:
setp.eq.s32	%p130, %r304, 256;
@%p130 bra BB88_217;
bra.uni BB88_176;

BB88_217:
@%p24 bra BB88_219;

ld.u32 %r271, [%rd34];
add.s32 %r272, %r271, %r65;
st.u32 [%rd34], %r272;

BB88_219:
setp.lt.s32	%p22, %r1, 1;
ld.u32 %r306, [%rd92];
bar.sync 0;
@%p22 bra BB88_221;

ld.u32 %r273, [%rd92+-4];
add.s32 %r306, %r273, %r306;

BB88_221:
bar.sync 0;
st.u32 [%rd92], %r306;
bar.sync 0;
setp.lt.s32	%p163, %r1, 2;
@%p163 bra BB88_223;

ld.u32 %r274, [%rd92+-8];
add.s32 %r306, %r274, %r306;

BB88_223:
bar.sync 0;
st.u32 [%rd92], %r306;
bar.sync 0;
setp.lt.s32	%p164, %r1, 4;
@%p164 bra BB88_225;

ld.u32 %r275, [%rd92+-16];
add.s32 %r306, %r275, %r306;

BB88_225:
bar.sync 0;
st.u32 [%rd92], %r306;
bar.sync 0;
setp.lt.s32	%p165, %r1, 8;
@%p165 bra BB88_227;

ld.u32 %r276, [%rd92+-32];
add.s32 %r306, %r276, %r306;

BB88_227:
bar.sync 0;
st.u32 [%rd92], %r306;
bar.sync 0;
setp.lt.s32	%p166, %r1, 16;
@%p166 bra BB88_229;

ld.u32 %r277, [%rd92+-64];
add.s32 %r306, %r277, %r306;

BB88_229:
bar.sync 0;
st.u32 [%rd92], %r306;
bar.sync 0;
setp.lt.s32	%p167, %r1, 32;
@%p167 bra BB88_231;

ld.u32 %r278, [%rd92+-128];
add.s32 %r306, %r278, %r306;

BB88_231:
bar.sync 0;
st.u32 [%rd92], %r306;
bar.sync 0;
setp.lt.s32	%p168, %r1, 64;
@%p168 bra BB88_233;

ld.u32 %r279, [%rd92+-256];
add.s32 %r306, %r279, %r306;

BB88_233:
bar.sync 0;
st.u32 [%rd92], %r306;
bar.sync 0;
setp.lt.s32	%p169, %r1, 128;
@%p169 bra BB88_235;

ld.u32 %r280, [%rd92+-512];
add.s32 %r306, %r280, %r306;

BB88_235:
bar.sync 0;
st.u32 [%rd92], %r306;
bar.sync 0;
ld.u32 %r341, [%rd34+1020];
mov.u32 %r330, %r65;
@%p1 bra BB88_237;

ld.u32 %r330, [%rd92+-4];

BB88_237:
bar.sync 0;
st.u32 [%rd92], %r330;
bar.sync 0;
bra.uni BB88_238;

BB88_176:
@%p24 bra BB88_178;

ld.u32 %r253, [%rd34];
add.s32 %r254, %r253, %r65;
st.u32 [%rd34], %r254;

BB88_178:
setp.ge.s32	%p132, %r1, %r304;
mov.u32 %r339, %r65;
@%p132 bra BB88_180;

ld.u32 %r78, [%rd92];
mov.u32 %r339, %r78;

BB88_180:
mov.u32 %r322, %r339;
mov.u32 %r338, %r322;
bar.sync 0;
setp.le.s32	%p133, %r1, %r304;
setp.gt.s32	%p134, %r1, 0;
and.pred %p135, %p133, %p134;
@!%p135 bra BB88_182;
bra.uni BB88_181;

BB88_181:
ld.u32 %r255, [%rd92+-4];
add.s32 %r338, %r255, %r338;

BB88_182:
mov.u32 %r337, %r338;
bar.sync 0;
@%p132 bra BB88_184;

st.u32 [%rd92], %r337;

BB88_184:
setp.gt.s32	%p14, %r1, 1;
bar.sync 0;
add.s32 %r256, %r1, -2;
setp.lt.s32	%p137, %r256, %r304;
and.pred %p138, %p137, %p14;
@!%p138 bra BB88_186;
bra.uni BB88_185;

BB88_185:
ld.u32 %r257, [%rd92+-8];
add.s32 %r337, %r257, %r337;

BB88_186:
mov.u32 %r336, %r337;
bar.sync 0;
@%p132 bra BB88_188;

st.u32 [%rd92], %r336;

BB88_188:
setp.gt.s32	%p15, %r1, 3;
bar.sync 0;
add.s32 %r258, %r1, -4;
setp.lt.s32	%p140, %r258, %r304;
and.pred %p141, %p140, %p15;
@!%p141 bra BB88_190;
bra.uni BB88_189;

BB88_189:
ld.u32 %r259, [%rd92+-16];
add.s32 %r336, %r259, %r336;

BB88_190:
mov.u32 %r335, %r336;
bar.sync 0;
@%p132 bra BB88_192;

st.u32 [%rd92], %r335;

BB88_192:
setp.gt.s32	%p16, %r1, 7;
bar.sync 0;
add.s32 %r260, %r1, -8;
setp.lt.s32	%p143, %r260, %r304;
and.pred %p144, %p143, %p16;
@!%p144 bra BB88_194;
bra.uni BB88_193;

BB88_193:
ld.u32 %r261, [%rd92+-32];
add.s32 %r335, %r261, %r335;

BB88_194:
mov.u32 %r334, %r335;
bar.sync 0;
@%p132 bra BB88_196;

st.u32 [%rd92], %r334;

BB88_196:
setp.gt.s32	%p17, %r1, 15;
bar.sync 0;
add.s32 %r262, %r1, -16;
setp.lt.s32	%p146, %r262, %r304;
and.pred %p147, %p146, %p17;
@!%p147 bra BB88_198;
bra.uni BB88_197;

BB88_197:
ld.u32 %r263, [%rd92+-64];
add.s32 %r334, %r263, %r334;

BB88_198:
mov.u32 %r333, %r334;
bar.sync 0;
@%p132 bra BB88_200;

st.u32 [%rd92], %r333;

BB88_200:
setp.gt.s32	%p18, %r1, 31;
bar.sync 0;
add.s32 %r264, %r1, -32;
setp.lt.s32	%p149, %r264, %r304;
and.pred %p150, %p149, %p18;
@!%p150 bra BB88_202;
bra.uni BB88_201;

BB88_201:
ld.u32 %r265, [%rd92+-128];
add.s32 %r333, %r265, %r333;

BB88_202:
mov.u32 %r332, %r333;
bar.sync 0;
@%p132 bra BB88_204;

st.u32 [%rd92], %r332;

BB88_204:
setp.gt.s32	%p19, %r1, 63;
bar.sync 0;
add.s32 %r266, %r1, -64;
setp.lt.s32	%p152, %r266, %r304;
and.pred %p153, %p152, %p19;
@!%p153 bra BB88_206;
bra.uni BB88_205;

BB88_205:
ld.u32 %r267, [%rd92+-256];
add.s32 %r332, %r267, %r332;

BB88_206:
mov.u32 %r331, %r332;
bar.sync 0;
@%p132 bra BB88_208;

st.u32 [%rd92], %r331;

BB88_208:
setp.gt.s32	%p20, %r1, 127;
bar.sync 0;
add.s32 %r268, %r1, -128;
setp.lt.s32	%p155, %r268, %r304;
and.pred %p156, %p155, %p20;
@!%p156 bra BB88_210;
bra.uni BB88_209;

BB88_209:
ld.u32 %r269, [%rd92+-512];
add.s32 %r331, %r269, %r331;

BB88_210:
bar.sync 0;
@%p132 bra BB88_212;

st.u32 [%rd92], %r331;

BB88_212:
setp.lt.s32	%p21, %r1, %r304;
bar.sync 0;
add.s32 %r270, %r304, -1;
mul.wide.s32 %rd380, %r270, 4;
add.s64 %rd381, %rd34, %rd380;
ld.u32 %r341, [%rd381];
not.pred %p158, %p21;
or.pred %p160, %p1, %p158;
selp.b32	%r305, %r65, %r331, %p21;
@%p160 bra BB88_214;

ld.u32 %r305, [%rd92+-4];

BB88_214:
bar.sync 0;
@%p132 bra BB88_216;

st.u32 [%rd92], %r305;

BB88_216:
bar.sync 0;

BB88_238:
mov.u32 %r340, %r341;
@%p125 bra BB88_240;

ld.u32 %r354, [%rd92];

BB88_240:
add.u64 %rd382, %SP, 0;
cvta.to.local.u64 %rd119, %rd382;
bar.sync 0;
mul.wide.s32 %rd383, %r69, 4;
add.s64 %rd121, %rd119, %rd383;
setp.ge.u64	%p172, %rd119, %rd121;
@%p172 bra BB88_242;

ld.local.u32 %r281, [%rd119];
add.s32 %r354, %r281, %r354;
mul.lo.s32 %r282, %r1, 3;
mul.wide.s32 %rd386, %r282, 4;
add.s64 %rd387, %rd34, %rd386;
st.u32 [%rd387], %r354;

BB88_242:
add.s64 %rd122, %rd119, 4;
setp.ge.u64	%p173, %rd122, %rd121;
@%p173 bra BB88_244;

ld.local.u32 %r283, [%rd119+4];
add.s32 %r354, %r283, %r354;
mul.lo.s32 %r284, %r1, 3;
mul.wide.s32 %rd390, %r284, 4;
add.s64 %rd391, %rd34, %rd390;
st.u32 [%rd391+4], %r354;

BB88_244:
add.s64 %rd392, %rd122, 4;
setp.ge.u64	%p174, %rd392, %rd121;
@%p174 bra BB88_246;

ld.local.u32 %r285, [%rd119+8];
add.s32 %r286, %r285, %r354;
mul.lo.s32 %r287, %r1, 3;
mul.wide.s32 %rd395, %r287, 4;
add.s64 %rd396, %rd34, %rd395;
st.u32 [%rd396+8], %r286;

BB88_246:
bar.sync 0;
@%p114 bra BB88_257;
bra.uni BB88_247;

BB88_257:
mul.wide.s32 %rd403, %r1, 4;
add.s64 %rd404, %rd459, %rd403;
ld.u32 %r296, [%rd92];
st.global.u32 [%rd404], %r296;
ld.u32 %r297, [%rd92+1024];
st.global.u32 [%rd404+1024], %r297;
ld.u32 %r298, [%rd92+2048];
st.global.u32 [%rd404+2048], %r298;
bra.uni BB88_258;

BB88_247:
mov.u64 %rd480, 0;
setp.ge.u64	%p175, %rd34, %rd112;
mov.u64 %rd481, %rd328;
@%p175 bra BB88_258;

BB88_248:
mov.u64 %rd125, %rd481;
add.s64 %rd398, %rd34, %rd480;
sub.s64 %rd126, %rd112, %rd398;
setp.gt.s64	%p176, %rd126, 3068;
add.s64 %rd127, %rd34, %rd125;
add.s64 %rd128, %rd459, %rd125;
@%p176 bra BB88_255;
bra.uni BB88_249;

BB88_255:
ld.u32 %r293, [%rd127];
st.global.u32 [%rd128], %r293;
ld.u32 %r294, [%rd127+1024];
st.global.u32 [%rd128+1024], %r294;
ld.u32 %r295, [%rd127+2048];
st.global.u32 [%rd128+2048], %r295;
bra.uni BB88_256;

BB88_249:
shr.s64 %rd129, %rd126, 2;
cvt.s64.s32	%rd399, %r1;
setp.ge.s64	%p177, %rd399, %rd129;
@%p177 bra BB88_251;

ld.u32 %r288, [%rd127];
st.global.u32 [%rd128], %r288;

BB88_251:
add.s32 %r289, %r1, 256;
cvt.s64.s32	%rd400, %r289;
setp.ge.s64	%p178, %rd400, %rd129;
@%p178 bra BB88_253;

ld.u32 %r290, [%rd127+1024];
st.global.u32 [%rd128+1024], %r290;

BB88_253:
add.s32 %r291, %r1, 512;
cvt.s64.s32	%rd401, %r291;
setp.ge.s64	%p179, %rd401, %rd129;
@%p179 bra BB88_256;

ld.u32 %r292, [%rd127+2048];
st.global.u32 [%rd128+2048], %r292;

BB88_256:
add.s64 %rd130, %rd125, 3072;
add.s64 %rd480, %rd480, 3072;
add.s64 %rd402, %rd34, %rd480;
setp.lt.u64	%p180, %rd402, %rd112;
mov.u64 %rd481, %rd130;
@%p180 bra BB88_248;

BB88_258:
bar.sync 0;
add.s64 %rd475, %rd95, 3072;
add.s64 %rd459, %rd459, 3072;
add.s64 %rd456, %rd94, 3072;
mov.u64 %rd468, %rd456;
sub.s64 %rd405, %rd456, %rd30;
setp.lt.s64	%p181, %rd405, 0;
@%p181 bra BB88_145;

BB88_259:
@%p24 bra BB88_275;


	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r299, 1, 0, p; 
} 


	setp.eq.s32	%p183, %r299, 0;
@%p183 bra BB88_274;

mov.u64 %rd407, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd408, %rd407;
sub.s64 %rd137, %rd34, %rd408;
setp.eq.s64	%p184, %rd34, 0;
@%p184 bra BB88_275;

add.s64 %rd409, %rd137, -16;
add.s64 %rd411, %rd407, %rd409;
add.s64 %rd139, %rd408, %rd409;
ld.shared.u8 %rs30, [%rd411];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd411], %rs31;
ld.shared.u64 %rd140, [%rd411+8];
setp.eq.s64	%p185, %rd140, 0;
mov.u64 %rd485, %rd139;
@%p185 bra BB88_268;

mov.u64 %rd141, %rd139;
ld.u8 %rs32, [%rd140];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p186, %rs33, 1;
mov.u64 %rd485, %rd141;
@!%p186 bra BB88_268;
bra.uni BB88_264;

BB88_264:
ld.u64 %rd143, [%rd140];
shr.u64 %rd144, %rd143, 1;
add.s64 %rd145, %rd140, 16;
add.s64 %rd146, %rd145, %rd144;
ld.shared.u64 %rd413, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p187, %rd146, %rd413;
mov.u64 %rd485, %rd140;
@%p187 bra BB88_268;

ld.u8 %rs34, [%rd146];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p188, %rs35, 1;
mov.u64 %rd482, %rd140;
mov.u64 %rd485, %rd482;
@!%p188 bra BB88_268;
bra.uni BB88_266;

BB88_266:
ld.u64 %rd414, [%rd146];
shr.u64 %rd415, %rd414, 1;
add.s64 %rd416, %rd415, %rd144;
add.s64 %rd417, %rd416, 16;
shl.b64 %rd418, %rd417, 1;
and.b64 %rd419, %rd143, 1;
or.b64 %rd420, %rd418, %rd419;
st.u64 [%rd140], %rd420;
and.b64 %rd147, %rd417, 9223372036854775807;
add.s64 %rd421, %rd145, %rd147;
ld.shared.u64 %rd422, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p189, %rd421, %rd422;
mov.u64 %rd483, %rd140;
mov.u64 %rd485, %rd483;
@%p189 bra BB88_268;

add.s64 %rd423, %rd147, %rd145;
st.u64 [%rd423+8], %rd140;
mov.u64 %rd485, %rd140;

BB88_268:
ld.u64 %rd150, [%rd485];
shr.u64 %rd151, %rd150, 1;
add.s64 %rd152, %rd485, 16;
add.s64 %rd153, %rd152, %rd151;
ld.shared.u64 %rd424, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p190, %rd153, %rd424;
@%p190 bra BB88_272;

ld.u8 %rs36, [%rd153];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p191, %rs37, 1;
@!%p191 bra BB88_275;
bra.uni BB88_270;

BB88_270:
ld.u64 %rd425, [%rd153];
shr.u64 %rd426, %rd425, 1;
add.s64 %rd427, %rd426, %rd151;
add.s64 %rd428, %rd427, 16;
shl.b64 %rd429, %rd428, 1;
and.b64 %rd430, %rd150, 1;
or.b64 %rd431, %rd429, %rd430;
st.u64 [%rd485], %rd431;
and.b64 %rd154, %rd428, 9223372036854775807;
add.s64 %rd432, %rd152, %rd154;
ld.shared.u64 %rd433, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p192, %rd432, %rd433;
@%p192 bra BB88_275;

add.s64 %rd434, %rd154, %rd152;
st.u64 [%rd434+8], %rd485;
bra.uni BB88_275;

BB88_274:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
call.uni 
free, 
(
param0
);


	}

BB88_275:
bar.sync 0;

BB88_276:
ret;

BB88_272:
setp.lt.u64	%p193, %rd153, %rd485;
@%p193 bra BB88_275;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd485;
bra.uni BB88_275;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB89_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB89_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB89_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB89_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB89_4;

BB89_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB90_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB90_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB90_4;

BB90_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB90_3;

BB90_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
.local .align 4 .b8 __local_depot91[36];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<486>;
.reg .b16 %rs<59>;
.reg .b32 %r<1003>;
.reg .b64 %rd<880>;


mov.u64 %rd879, __local_depot91;
cvta.local.u64 %SP, %rd879;
ld.param.v2.u32 {%r343, %r344}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r345, %r346}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd402, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd401, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd400, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd398, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd397, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd404, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+72];
add.u64 %rd405, %SP, 0;
cvta.to.local.u64 %rd1, %rd405;
cvta.to.global.u64 %rd2, %rd404;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p42, %r1, 0;
mov.u64 %rd406, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd407, %rd406;
setp.eq.s64	%p43, %rd407, 0;
or.pred %p44, %p42, %p43;
@%p44 bra BB91_2;

cvt.s64.s32	%rd408, %r345;
mov.u32 %r349, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r349;
mov.u64 %rd409, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd410, %rd409;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd410;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd408;

BB91_2:
bar.sync 0;
mov.u32 %r350, %ctaid.x;
add.s32 %r351, %r350, %r344;
cvt.s64.s32	%rd411, %r351;
mul.lo.s64 %rd412, %rd411, %rd400;
min.s64 %rd8, %rd402, %rd411;
add.s64 %rd413, %rd8, %rd412;
setp.lt.s64	%p45, %rd411, %rd402;
selp.u64	%rd414, 1, 0, %p45;
add.s64 %rd415, %rd414, %rd400;
add.s64 %rd416, %rd415, %rd413;
mul.lo.s64 %rd9, %rd413, %rd401;
mul.lo.s64 %rd417, %rd416, %rd401;
min.s64 %rd418, %rd417, %rd398;
shl.b64 %rd419, %rd418, 2;
add.s64 %rd10, %rd397, %rd419;
cvta.to.global.u64 %rd420, %rd397;
shl.b64 %rd421, %rd9, 2;
add.s64 %rd776, %rd420, %rd421;
add.s64 %rd769, %rd397, %rd421;
add.s64 %rd760, %rd2, %rd421;
setp.eq.s32	%p46, %r351, 0;
@%p46 bra BB91_382;

ld.param.u64 %rd716, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
cvta.to.global.u64 %rd422, %rd716;
add.s32 %r354, %r351, -1;
mul.wide.s32 %rd423, %r354, 4;
add.s64 %rd424, %rd422, %rd423;
ld.global.u32 %r949, [%rd424];
bar.sync 0;
@%p42 bra BB91_24;

ld.shared.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd719, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd726, %rd719;
setp.eq.s64	%p48, %rd15, %rd726;
mov.u64 %rd724, %rd15;
@%p48 bra BB91_8;

mov.u64 %rd725, %rd724;

BB91_6:
mov.u64 %rd721, %rd726;
mov.u64 %rd724, %rd725;
mov.u64 %rd725, %rd721;
ld.shared.u8 %rs27, [%rd719];
and.b16 %rs28, %rs27, 1;
setp.eq.b16	%p49, %rs28, 1;
not.pred %p50, %p49;
ld.shared.u64 %rd20, [%rd719];
setp.lt.u64	%p51, %rd20, 9216;
or.pred %p52, %p50, %p51;
@!%p52 bra BB91_8;
bra.uni BB91_7;

BB91_7:
shr.u64 %rd427, %rd20, 1;
add.s64 %rd428, %rd719, %rd427;
add.s64 %rd719, %rd428, 16;
add.s64 %rd429, %rd725, %rd427;
add.s64 %rd726, %rd429, 16;
setp.ne.s64	%p53, %rd726, %rd15;
mov.u64 %rd724, %rd725;
@%p53 bra BB91_6;

BB91_8:
setp.eq.s64	%p55, %rd724, %rd15;
mov.pred %p484, 0;
@%p55 bra BB91_10;

ld.u64 %rd431, [%rd724];
shr.u64 %rd432, %rd431, 1;
add.s64 %rd433, %rd724, %rd432;
add.s64 %rd730, %rd433, 16;
setp.ne.s64	%p484, %rd730, %rd15;

BB91_10:
@%p484 bra BB91_16;
bra.uni BB91_11;

BB91_16:
ld.u64 %rd31, [%rd730];
and.b64 %rd448, %rd31, -32;
setp.eq.s64	%p59, %rd448, 9216;
cvt.u16.u64	%rs57, %rd31;
@%p59 bra BB91_19;

add.s64 %rd32, %rd730, 16;
ld.u64 %rd449, [%rd730+4624];
and.b64 %rd450, %rd449, 1;
add.s64 %rd451, %rd31, -9248;
and.b64 %rd452, %rd451, -2;
or.b64 %rd453, %rd450, %rd452;
st.u64 [%rd730+4624], %rd453;
st.u64 [%rd730+4632], %rd730;
cvt.u16.u64	%rs30, %rd451;
or.b16 %rs31, %rs30, 1;
and.b64 %rd454, %rd31, 1;
or.b64 %rd455, %rd454, 9216;
st.u64 [%rd730], %rd455;
st.u8 [%rd730+4624], %rs31;
ld.u64 %rd456, [%rd730+4624];
shr.u64 %rd33, %rd456, 1;
add.s64 %rd457, %rd33, %rd32;
add.s64 %rd458, %rd457, 4624;
ld.shared.u64 %rd459, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p60, %rd458, %rd459;
cvt.u16.u64	%rs32, %rd31;
and.b16 %rs57, %rs32, 1;
@%p60 bra BB91_19;

add.s64 %rd460, %rd32, 4608;
st.u64 [%rd457+4632], %rd460;
ld.u8 %rs57, [%rd730];

BB91_19:
and.b16 %rs33, %rs57, 254;
st.u8 [%rd730], %rs33;
bra.uni BB91_20;

BB91_382:
sub.s64 %rd568, %rd10, %rd769;
setp.lt.s64	%p265, %rd568, 1;
@%p265 bra BB91_764;

ld.global.u32 %r1000, [%rd776];
bar.sync 0;
@%p42 bra BB91_385;

st.global.u32 [%rd760], %r1000;

BB91_385:
setp.eq.s32	%p21, %r1, 0;
bar.sync 0;
@!%p21 bra BB91_406;
bra.uni BB91_386;

BB91_386:
ld.shared.u64 %rd204, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd799, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd806, %rd799;
setp.eq.s64	%p267, %rd204, %rd806;
mov.u64 %rd804, %rd204;
@%p267 bra BB91_390;

mov.u64 %rd805, %rd804;

BB91_388:
mov.u64 %rd801, %rd806;
mov.u64 %rd804, %rd805;
mov.u64 %rd805, %rd801;
ld.shared.u8 %rs42, [%rd799];
and.b16 %rs43, %rs42, 1;
setp.eq.b16	%p268, %rs43, 1;
not.pred %p269, %p268;
ld.shared.u64 %rd209, [%rd799];
setp.lt.u64	%p270, %rd209, 9216;
or.pred %p271, %p269, %p270;
@!%p271 bra BB91_390;
bra.uni BB91_389;

BB91_389:
shr.u64 %rd571, %rd209, 1;
add.s64 %rd572, %rd799, %rd571;
add.s64 %rd799, %rd572, 16;
add.s64 %rd573, %rd805, %rd571;
add.s64 %rd806, %rd573, 16;
setp.ne.s64	%p272, %rd806, %rd204;
mov.u64 %rd804, %rd805;
@%p272 bra BB91_388;

BB91_390:
setp.eq.s64	%p274, %rd804, %rd204;
mov.pred %p485, 0;
@%p274 bra BB91_392;

ld.u64 %rd575, [%rd804];
shr.u64 %rd576, %rd575, 1;
add.s64 %rd577, %rd804, %rd576;
add.s64 %rd810, %rd577, 16;
setp.ne.s64	%p485, %rd810, %rd204;

BB91_392:
@%p485 bra BB91_398;
bra.uni BB91_393;

BB91_398:
ld.u64 %rd220, [%rd810];
and.b64 %rd592, %rd220, -32;
setp.eq.s64	%p278, %rd592, 9216;
cvt.u16.u64	%rs58, %rd220;
@%p278 bra BB91_401;

add.s64 %rd221, %rd810, 16;
ld.u64 %rd593, [%rd810+4624];
and.b64 %rd594, %rd593, 1;
add.s64 %rd595, %rd220, -9248;
and.b64 %rd596, %rd595, -2;
or.b64 %rd597, %rd594, %rd596;
st.u64 [%rd810+4624], %rd597;
st.u64 [%rd810+4632], %rd810;
cvt.u16.u64	%rs45, %rd595;
or.b16 %rs46, %rs45, 1;
and.b64 %rd598, %rd220, 1;
or.b64 %rd599, %rd598, 9216;
st.u64 [%rd810], %rd599;
st.u8 [%rd810+4624], %rs46;
ld.u64 %rd600, [%rd810+4624];
shr.u64 %rd222, %rd600, 1;
add.s64 %rd601, %rd222, %rd221;
add.s64 %rd602, %rd601, 4624;
ld.shared.u64 %rd603, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p279, %rd602, %rd603;
cvt.u16.u64	%rs47, %rd220;
and.b16 %rs58, %rs47, 1;
@%p279 bra BB91_401;

add.s64 %rd604, %rd221, 4608;
st.u64 [%rd601+4632], %rd604;
ld.u8 %rs58, [%rd810];

BB91_401:
and.b16 %rs48, %rs58, 254;
st.u8 [%rd810], %rs48;
bra.uni BB91_402;

BB91_11:
mov.u64 %rd435, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd436, %rd435;
sub.s64 %rd437, %rd15, %rd436;
add.s64 %rd438, %rd437, 4624;
ld.shared.u64 %rd439, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p56, %rd438, %rd439;
mov.u64 %rd728, -1;
mov.u64 %rd729, %rd15;
@%p56 bra BB91_13;

add.s64 %rd26, %rd15, 4624;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd26;
mov.u64 %rd728, %rd26;
mov.u64 %rd729, %rd26;

BB91_13:
mov.u64 %rd27, %rd729;
setp.eq.s64	%p57, %rd728, -1;
@%p57 bra BB91_15;

mov.u64 %rd440, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd441, %rd440;
sub.s64 %rd442, %rd15, %rd441;
add.s64 %rd443, %rd440, %rd442;
ld.shared.u64 %rd444, [%rd443];
and.b64 %rd445, %rd444, 1;
or.b64 %rd446, %rd445, 9216;
st.shared.u64 [%rd443], %rd446;
st.shared.u64 [%rd443+8], %rd724;
mov.u16 %rs29, 0;
st.shared.u8 [%rd443], %rs29;

BB91_15:
mov.u64 %rd730, %rd15;
setp.eq.s64	%p58, %rd15, %rd27;
mov.u64 %rd731, 0;
@%p58 bra BB91_21;

BB91_20:
add.s64 %rd731, %rd730, 16;

BB91_21:
mov.u64 %rd732, %rd731;
setp.ne.s64	%p61, %rd731, 0;
@%p61 bra BB91_23;

mov.u64 %rd462, 4608;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd462;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd732, [retval0+0];


	}

BB91_23:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd732;

BB91_24:
bar.sync 0;
ld.shared.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r355, 1, 0, p; 
} 


	setp.eq.s32	%p62, %r355, 0;
sub.s64 %rd41, %rd10, %rd769;
@%p62 bra BB91_195;

setp.lt.s64	%p63, %rd41, 1;
@%p63 bra BB91_365;

mov.u64 %rd464, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd465, %rd464;
sub.s64 %rd466, %rd40, %rd465;
add.s64 %rd42, %rd464, %rd466;
mov.u64 %rd733, %rd769;
cvt.s64.s32	%rd45, %r1;
mul.wide.s32 %rd467, %r1, 4;
add.s64 %rd46, %rd42, %rd467;
mul.wide.s32 %rd47, %r1, -9;
mul.lo.s32 %r356, %r1, 9;
mul.wide.s32 %rd468, %r356, 4;
add.s64 %rd48, %rd42, %rd468;
add.s64 %rd49, %rd1, 4;
add.s32 %r357, %r1, 128;
cvt.s64.s32	%rd50, %r357;
add.s32 %r358, %r1, 256;
cvt.s64.s32	%rd51, %r358;
add.s32 %r359, %r1, 384;
cvt.s64.s32	%rd52, %r359;
add.s32 %r360, %r1, 512;
cvt.s64.s32	%rd53, %r360;
add.s32 %r361, %r1, 640;
cvt.s64.s32	%rd54, %r361;
add.s32 %r362, %r1, 768;
cvt.s64.s32	%rd55, %r362;
add.s32 %r363, %r1, 896;
cvt.s64.s32	%rd56, %r363;
add.s32 %r364, %r1, 1024;
cvt.s64.s32	%rd57, %r364;
add.s32 %r4, %r1, -2;

BB91_27:
mov.u32 %r5, %r949;
mov.u64 %rd771, %rd776;
mov.u64 %rd60, %rd771;
mov.u64 %rd764, %rd769;
mov.u64 %rd59, %rd764;
mov.u64 %rd757, %rd760;
mov.u64 %rd61, %rd757;
mov.u64 %rd58, %rd733;
sub.s64 %rd469, %rd58, %rd10;
shr.u64 %rd470, %rd469, 2;
neg.s64 %rd471, %rd470;
cvt.u32.u64	%r365, %rd471;
mov.u32 %r366, 1152;
min.s32 %r6, %r365, %r366;
setp.eq.s32	%p64, %r6, 1152;
@%p64 bra BB91_51;
bra.uni BB91_28;

BB91_51:
shl.b64 %rd478, %rd45, 2;
add.s64 %rd479, %rd60, %rd478;
ld.global.u32 %r385, [%rd479];
ld.global.u32 %r386, [%rd479+512];
ld.global.u32 %r387, [%rd479+1024];
ld.global.u32 %r388, [%rd479+1536];
ld.global.u32 %r389, [%rd479+2048];
ld.global.u32 %r390, [%rd479+2560];
ld.global.u32 %r391, [%rd479+3072];
ld.global.u32 %r392, [%rd479+3584];
ld.global.u32 %r393, [%rd479+4096];
st.shared.u32 [%rd46], %r385;
st.shared.u32 [%rd46+512], %r386;
st.shared.u32 [%rd46+1024], %r387;
st.shared.u32 [%rd46+1536], %r388;
st.shared.u32 [%rd46+2048], %r389;
st.shared.u32 [%rd46+2560], %r390;
st.shared.u32 [%rd46+3072], %r391;
st.shared.u32 [%rd46+3584], %r392;
st.shared.u32 [%rd46+4096], %r393;
mov.u64 %rd736, 1152;
bra.uni BB91_52;

BB91_28:
cvt.s64.s32	%rd736, %r6;
setp.lt.s32	%p65, %r6, 1;
@%p65 bra BB91_52;

shl.b64 %rd472, %rd736, 2;
add.s64 %rd63, %rd59, %rd472;
mov.u64 %rd735, %rd42;
mov.u64 %rd734, %rd59;
mov.u64 %rd768, %rd59;
mov.u64 %rd775, %rd60;

BB91_30:
mov.u64 %rd69, %rd775;
mov.u64 %rd68, %rd768;
mov.u64 %rd66, %rd734;
sub.s64 %rd473, %rd66, %rd63;
shr.s64 %rd474, %rd473, 2;
neg.s64 %rd70, %rd474;
setp.gt.s64	%p66, %rd70, 1151;
shl.b64 %rd475, %rd45, 2;
add.s64 %rd71, %rd69, %rd475;
add.s64 %rd72, %rd735, %rd475;
@%p66 bra BB91_49;
bra.uni BB91_31;

BB91_49:
ld.global.u32 %r376, [%rd71];
ld.global.u32 %r377, [%rd71+512];
ld.global.u32 %r378, [%rd71+1024];
ld.global.u32 %r379, [%rd71+1536];
ld.global.u32 %r380, [%rd71+2048];
ld.global.u32 %r381, [%rd71+2560];
ld.global.u32 %r382, [%rd71+3072];
ld.global.u32 %r383, [%rd71+3584];
ld.global.u32 %r384, [%rd71+4096];
st.shared.u32 [%rd72], %r376;
st.shared.u32 [%rd72+512], %r377;
st.shared.u32 [%rd72+1024], %r378;
st.shared.u32 [%rd72+1536], %r379;
st.shared.u32 [%rd72+2048], %r380;
st.shared.u32 [%rd72+2560], %r381;
st.shared.u32 [%rd72+3072], %r382;
st.shared.u32 [%rd72+3584], %r383;
st.shared.u32 [%rd72+4096], %r384;
bra.uni BB91_50;

BB91_31:
setp.ge.s64	%p67, %rd45, %rd70;
@%p67 bra BB91_33;

ld.global.u32 %r367, [%rd71];
st.shared.u32 [%rd72], %r367;

BB91_33:
setp.ge.s64	%p68, %rd50, %rd70;
@%p68 bra BB91_35;

ld.global.u32 %r368, [%rd71+512];
st.shared.u32 [%rd72+512], %r368;

BB91_35:
setp.ge.s64	%p69, %rd51, %rd70;
@%p69 bra BB91_37;

ld.global.u32 %r369, [%rd71+1024];
st.shared.u32 [%rd72+1024], %r369;

BB91_37:
setp.ge.s64	%p70, %rd52, %rd70;
@%p70 bra BB91_39;

ld.global.u32 %r370, [%rd71+1536];
st.shared.u32 [%rd72+1536], %r370;

BB91_39:
setp.ge.s64	%p71, %rd53, %rd70;
@%p71 bra BB91_41;

ld.global.u32 %r371, [%rd71+2048];
st.shared.u32 [%rd72+2048], %r371;

BB91_41:
setp.ge.s64	%p72, %rd54, %rd70;
@%p72 bra BB91_43;

ld.global.u32 %r372, [%rd71+2560];
st.shared.u32 [%rd72+2560], %r372;

BB91_43:
setp.ge.s64	%p73, %rd55, %rd70;
@%p73 bra BB91_45;

ld.global.u32 %r373, [%rd71+3072];
st.shared.u32 [%rd72+3072], %r373;

BB91_45:
setp.ge.s64	%p74, %rd56, %rd70;
@%p74 bra BB91_47;

ld.global.u32 %r374, [%rd71+3584];
st.shared.u32 [%rd72+3584], %r374;

BB91_47:
setp.ge.s64	%p75, %rd57, %rd70;
@%p75 bra BB91_50;

ld.global.u32 %r375, [%rd71+4096];
st.shared.u32 [%rd72+4096], %r375;

BB91_50:
add.s64 %rd73, %rd69, 4608;
add.s64 %rd735, %rd735, 4608;
add.s64 %rd734, %rd68, 4608;
mov.u64 %rd75, %rd734;
sub.s64 %rd476, %rd63, %rd734;
setp.gt.s64	%p76, %rd476, 0;
mov.u64 %rd768, %rd75;
mov.u64 %rd775, %rd73;
@%p76 bra BB91_30;

BB91_52:
bar.sync 0;
shl.b64 %rd480, %rd736, 2;
add.s64 %rd78, %rd40, %rd480;
and.b64 %rd481, %rd736, 4611686018427387903;
cvt.u32.u64	%r7, %rd736;
add.s64 %rd482, %rd481, %rd47;
cvt.u32.u64	%r394, %rd482;
mov.u32 %r395, 9;
min.s32 %r8, %r394, %r395;
mov.u32 %r396, 0;
max.s32 %r9, %r8, %r396;
setp.gt.u32	%p77, %r9, 8;
@%p77 bra BB91_71;
bra.uni BB91_53;

BB91_71:
ld.shared.u32 %r406, [%rd48];
ld.shared.u32 %r407, [%rd48+4];
ld.shared.u32 %r408, [%rd48+8];
ld.shared.u32 %r409, [%rd48+12];
ld.shared.u32 %r410, [%rd48+16];
ld.shared.u32 %r411, [%rd48+20];
ld.shared.u32 %r412, [%rd48+24];
ld.shared.u32 %r413, [%rd48+28];
ld.shared.u32 %r414, [%rd48+32];
st.local.u32 [%rd1], %r406;
st.local.u32 [%rd1+4], %r407;
st.local.u32 [%rd1+8], %r408;
st.local.u32 [%rd1+12], %r409;
st.local.u32 [%rd1+16], %r410;
st.local.u32 [%rd1+20], %r411;
st.local.u32 [%rd1+24], %r412;
st.local.u32 [%rd1+28], %r413;
st.local.u32 [%rd1+32], %r414;
bra.uni BB91_72;

BB91_53:
mov.u64 %rd79, %rd1;
setp.lt.s32	%p78, %r8, 1;
mov.u64 %rd751, %rd79;
@%p78 bra BB91_55;

ld.shared.u32 %r397, [%rd48];
st.local.u32 [%rd1], %r397;
mov.u64 %rd751, %rd49;

BB91_55:
mov.u64 %rd737, %rd751;
mov.u64 %rd750, %rd737;
setp.lt.s32	%p79, %r9, 2;
@%p79 bra BB91_57;

ld.shared.u32 %r398, [%rd48+4];
st.local.u32 [%rd750], %r398;
add.s64 %rd750, %rd750, 4;

BB91_57:
mov.u64 %rd749, %rd750;
setp.lt.s32	%p80, %r9, 3;
@%p80 bra BB91_59;

ld.shared.u32 %r399, [%rd48+8];
st.local.u32 [%rd749], %r399;
add.s64 %rd749, %rd749, 4;

BB91_59:
mov.u64 %rd748, %rd749;
setp.lt.s32	%p81, %r9, 4;
@%p81 bra BB91_61;

ld.shared.u32 %r400, [%rd48+12];
st.local.u32 [%rd748], %r400;
add.s64 %rd748, %rd748, 4;

BB91_61:
mov.u64 %rd747, %rd748;
setp.lt.s32	%p82, %r9, 5;
@%p82 bra BB91_63;

ld.shared.u32 %r401, [%rd48+16];
st.local.u32 [%rd747], %r401;
add.s64 %rd747, %rd747, 4;

BB91_63:
mov.u64 %rd746, %rd747;
setp.lt.s32	%p83, %r9, 6;
@%p83 bra BB91_65;

ld.shared.u32 %r402, [%rd48+20];
st.local.u32 [%rd746], %r402;
add.s64 %rd746, %rd746, 4;

BB91_65:
mov.u64 %rd745, %rd746;
setp.lt.s32	%p84, %r9, 7;
@%p84 bra BB91_67;

ld.shared.u32 %r403, [%rd48+24];
st.local.u32 [%rd745], %r403;
add.s64 %rd745, %rd745, 4;

BB91_67:
mov.u64 %rd744, %rd745;
setp.lt.s32	%p85, %r9, 8;
@%p85 bra BB91_69;

ld.shared.u32 %r404, [%rd48+28];
st.local.u32 [%rd744], %r404;
add.s64 %rd744, %rd744, 4;

BB91_69:
setp.lt.s32	%p86, %r9, 9;
@%p86 bra BB91_72;

ld.shared.u32 %r405, [%rd48+32];
st.local.u32 [%rd744], %r405;

BB91_72:
setp.eq.s32	%p87, %r9, 0;
@%p87 bra BB91_89;

ld.local.u32 %r904, [%rd1];
mul.wide.u32 %rd483, %r9, 4;
add.s64 %rd484, %rd483, 17179869180;
shr.u64 %rd485, %rd484, 2;
cvt.u32.u64	%r11, %rd485;
setp.lt.s32	%p88, %r11, 1;
@%p88 bra BB91_75;

ld.local.u32 %r416, [%rd1+4];
add.s32 %r904, %r416, %r904;

BB91_75:
setp.lt.s32	%p89, %r11, 2;
@%p89 bra BB91_77;

ld.local.u32 %r417, [%rd1+8];
add.s32 %r904, %r417, %r904;

BB91_77:
setp.lt.s32	%p90, %r11, 3;
@%p90 bra BB91_79;

ld.local.u32 %r418, [%rd1+12];
add.s32 %r904, %r418, %r904;

BB91_79:
setp.lt.s32	%p91, %r11, 4;
@%p91 bra BB91_81;

ld.local.u32 %r419, [%rd1+16];
add.s32 %r904, %r419, %r904;

BB91_81:
setp.lt.s32	%p92, %r11, 5;
@%p92 bra BB91_83;

ld.local.u32 %r420, [%rd1+20];
add.s32 %r904, %r420, %r904;

BB91_83:
setp.lt.s32	%p93, %r11, 6;
@%p93 bra BB91_85;

ld.local.u32 %r421, [%rd1+24];
add.s32 %r904, %r421, %r904;

BB91_85:
setp.lt.s32	%p94, %r11, 7;
@%p94 bra BB91_87;

ld.local.u32 %r422, [%rd1+28];
add.s32 %r904, %r422, %r904;

BB91_87:
setp.lt.s32	%p95, %r11, 8;
@%p95 bra BB91_89;

ld.local.u32 %r423, [%rd1+32];
add.s32 %r904, %r423, %r904;

BB91_89:
bar.sync 0;
@%p87 bra BB91_91;

st.shared.u32 [%rd46], %r904;

BB91_91:
bar.sync 0;
setp.gt.s32	%p97, %r7, 1151;
mov.u32 %r901, 128;
@%p97 bra BB91_93;

add.s32 %r425, %r7, 8;
mul.hi.s32 %r426, %r425, 954437177;
shr.u32 %r427, %r426, 31;
shr.s32 %r428, %r426, 1;
add.s32 %r901, %r428, %r427;

BB91_93:
setp.eq.s32	%p98, %r901, 128;
@%p98 bra BB91_131;
bra.uni BB91_94;

BB91_131:
@%p42 bra BB91_133;

ld.shared.u32 %r444, [%rd42];
add.s32 %r445, %r444, %r5;
st.shared.u32 [%rd42], %r445;

BB91_133:
setp.lt.s32	%p10, %r1, 1;
ld.shared.u32 %r903, [%rd46];
bar.sync 0;
@%p10 bra BB91_135;

ld.shared.u32 %r446, [%rd46+-4];
add.s32 %r903, %r446, %r903;

BB91_135:
bar.sync 0;
st.shared.u32 [%rd46], %r903;
bar.sync 0;
setp.lt.s32	%p128, %r1, 2;
@%p128 bra BB91_137;

ld.shared.u32 %r447, [%rd46+-8];
add.s32 %r903, %r447, %r903;

BB91_137:
bar.sync 0;
st.shared.u32 [%rd46], %r903;
bar.sync 0;
setp.lt.s32	%p129, %r1, 4;
@%p129 bra BB91_139;

ld.shared.u32 %r448, [%rd46+-16];
add.s32 %r903, %r448, %r903;

BB91_139:
bar.sync 0;
st.shared.u32 [%rd46], %r903;
bar.sync 0;
setp.lt.s32	%p130, %r1, 8;
@%p130 bra BB91_141;

ld.shared.u32 %r449, [%rd46+-32];
add.s32 %r903, %r449, %r903;

BB91_141:
bar.sync 0;
st.shared.u32 [%rd46], %r903;
bar.sync 0;
setp.lt.s32	%p131, %r1, 16;
@%p131 bra BB91_143;

ld.shared.u32 %r450, [%rd46+-64];
add.s32 %r903, %r450, %r903;

BB91_143:
bar.sync 0;
st.shared.u32 [%rd46], %r903;
bar.sync 0;
setp.lt.s32	%p132, %r1, 32;
@%p132 bra BB91_145;

ld.shared.u32 %r451, [%rd46+-128];
add.s32 %r903, %r451, %r903;

BB91_145:
bar.sync 0;
st.shared.u32 [%rd46], %r903;
bar.sync 0;
setp.lt.s32	%p133, %r1, 64;
@%p133 bra BB91_147;

ld.shared.u32 %r452, [%rd46+-256];
add.s32 %r903, %r452, %r903;

BB91_147:
bar.sync 0;
st.shared.u32 [%rd46], %r903;
bar.sync 0;
ld.shared.u32 %r950, [%rd42+508];
setp.eq.s32	%p134, %r1, 0;
mov.u32 %r940, %r5;
@%p134 bra BB91_149;

ld.shared.u32 %r940, [%rd46+-4];

BB91_149:
bar.sync 0;
st.shared.u32 [%rd46], %r940;
bar.sync 0;
bra.uni BB91_150;

BB91_94:
@%p42 bra BB91_96;

ld.shared.u32 %r429, [%rd42];
add.s32 %r430, %r429, %r5;
st.shared.u32 [%rd42], %r430;

BB91_96:
setp.ge.s32	%p100, %r1, %r901;
mov.u32 %r948, %r5;
@%p100 bra BB91_98;

ld.shared.u32 %r30, [%rd46];
mov.u32 %r948, %r30;

BB91_98:
mov.u32 %r913, %r948;
mov.u32 %r947, %r913;
bar.sync 0;
setp.le.s32	%p101, %r1, %r901;
setp.gt.s32	%p102, %r1, 0;
and.pred %p103, %p101, %p102;
@!%p103 bra BB91_100;
bra.uni BB91_99;

BB91_99:
ld.shared.u32 %r431, [%rd46+-4];
add.s32 %r947, %r431, %r947;

BB91_100:
mov.u32 %r946, %r947;
bar.sync 0;
@%p100 bra BB91_102;

st.shared.u32 [%rd46], %r946;

BB91_102:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
setp.lt.s32	%p105, %r4, %r901;
and.pred %p106, %p105, %p3;
@!%p106 bra BB91_104;
bra.uni BB91_103;

BB91_103:
ld.shared.u32 %r432, [%rd46+-8];
add.s32 %r946, %r432, %r946;

BB91_104:
mov.u32 %r945, %r946;
bar.sync 0;
@%p100 bra BB91_106;

st.shared.u32 [%rd46], %r945;

BB91_106:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r433, %r4, -2;
setp.lt.s32	%p108, %r433, %r901;
and.pred %p109, %p108, %p4;
@!%p109 bra BB91_108;
bra.uni BB91_107;

BB91_107:
ld.shared.u32 %r434, [%rd46+-16];
add.s32 %r945, %r434, %r945;

BB91_108:
mov.u32 %r944, %r945;
bar.sync 0;
@%p100 bra BB91_110;

st.shared.u32 [%rd46], %r944;

BB91_110:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r435, %r4, -6;
setp.lt.s32	%p111, %r435, %r901;
and.pred %p112, %p111, %p5;
@!%p112 bra BB91_112;
bra.uni BB91_111;

BB91_111:
ld.shared.u32 %r436, [%rd46+-32];
add.s32 %r944, %r436, %r944;

BB91_112:
mov.u32 %r943, %r944;
bar.sync 0;
@%p100 bra BB91_114;

st.shared.u32 [%rd46], %r943;

BB91_114:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r437, %r4, -14;
setp.lt.s32	%p114, %r437, %r901;
and.pred %p115, %p114, %p6;
@!%p115 bra BB91_116;
bra.uni BB91_115;

BB91_115:
ld.shared.u32 %r438, [%rd46+-64];
add.s32 %r943, %r438, %r943;

BB91_116:
mov.u32 %r942, %r943;
bar.sync 0;
@%p100 bra BB91_118;

st.shared.u32 [%rd46], %r942;

BB91_118:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r439, %r4, -30;
setp.lt.s32	%p117, %r439, %r901;
and.pred %p118, %p117, %p7;
@!%p118 bra BB91_120;
bra.uni BB91_119;

BB91_119:
ld.shared.u32 %r440, [%rd46+-128];
add.s32 %r942, %r440, %r942;

BB91_120:
mov.u32 %r941, %r942;
bar.sync 0;
@%p100 bra BB91_122;

st.shared.u32 [%rd46], %r941;

BB91_122:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r441, %r4, -62;
setp.lt.s32	%p120, %r441, %r901;
and.pred %p121, %p120, %p8;
@!%p121 bra BB91_124;
bra.uni BB91_123;

BB91_123:
ld.shared.u32 %r442, [%rd46+-256];
add.s32 %r941, %r442, %r941;

BB91_124:
bar.sync 0;
@%p100 bra BB91_126;

st.shared.u32 [%rd46], %r941;

BB91_126:
setp.lt.s32	%p9, %r1, %r901;
bar.sync 0;
add.s32 %r443, %r901, -1;
mul.wide.s32 %rd486, %r443, 4;
add.s64 %rd487, %rd42, %rd486;
ld.shared.u32 %r950, [%rd487];
not.pred %p123, %p9;
setp.eq.s32	%p124, %r1, 0;
or.pred %p125, %p124, %p123;
selp.b32	%r902, %r5, %r941, %p9;
@%p125 bra BB91_128;

ld.shared.u32 %r902, [%rd46+-4];

BB91_128:
bar.sync 0;
@%p100 bra BB91_130;

st.shared.u32 [%rd46], %r902;

BB91_130:
bar.sync 0;

BB91_150:
mov.u32 %r949, %r950;
@%p87 bra BB91_152;

ld.shared.u32 %r904, [%rd46];

BB91_152:
bar.sync 0;
mul.wide.s32 %rd488, %r9, 4;
add.s64 %rd96, %rd1, %rd488;
setp.ge.u64	%p136, %rd1, %rd96;
@%p136 bra BB91_154;

ld.local.u32 %r453, [%rd1];
add.s32 %r904, %r453, %r904;
st.shared.u32 [%rd48], %r904;

BB91_154:
setp.ge.u64	%p137, %rd49, %rd96;
@%p137 bra BB91_156;

ld.local.u32 %r454, [%rd1+4];
add.s32 %r904, %r454, %r904;
st.shared.u32 [%rd48+4], %r904;

BB91_156:
add.s64 %rd489, %rd49, 4;
setp.ge.u64	%p138, %rd489, %rd96;
@%p138 bra BB91_158;

ld.local.u32 %r455, [%rd1+8];
add.s32 %r904, %r455, %r904;
st.shared.u32 [%rd48+8], %r904;

BB91_158:
add.s64 %rd490, %rd49, 8;
setp.ge.u64	%p139, %rd490, %rd96;
@%p139 bra BB91_160;

ld.local.u32 %r456, [%rd1+12];
add.s32 %r904, %r456, %r904;
st.shared.u32 [%rd48+12], %r904;

BB91_160:
add.s64 %rd491, %rd49, 12;
setp.ge.u64	%p140, %rd491, %rd96;
@%p140 bra BB91_162;

ld.local.u32 %r457, [%rd1+16];
add.s32 %r904, %r457, %r904;
st.shared.u32 [%rd48+16], %r904;

BB91_162:
add.s64 %rd492, %rd49, 16;
setp.ge.u64	%p141, %rd492, %rd96;
@%p141 bra BB91_164;

ld.local.u32 %r458, [%rd1+20];
add.s32 %r904, %r458, %r904;
st.shared.u32 [%rd48+20], %r904;

BB91_164:
add.s64 %rd493, %rd49, 20;
setp.ge.u64	%p142, %rd493, %rd96;
@%p142 bra BB91_166;

ld.local.u32 %r459, [%rd1+24];
add.s32 %r904, %r459, %r904;
st.shared.u32 [%rd48+24], %r904;

BB91_166:
add.s64 %rd494, %rd49, 24;
setp.ge.u64	%p143, %rd494, %rd96;
@%p143 bra BB91_168;

ld.local.u32 %r460, [%rd1+28];
add.s32 %r904, %r460, %r904;
st.shared.u32 [%rd48+28], %r904;

BB91_168:
add.s64 %rd495, %rd49, 28;
setp.ge.u64	%p144, %rd495, %rd96;
@%p144 bra BB91_170;

ld.local.u32 %r461, [%rd1+32];
add.s32 %r462, %r461, %r904;
st.shared.u32 [%rd48+32], %r462;

BB91_170:
bar.sync 0;
@%p64 bra BB91_193;
bra.uni BB91_171;

BB91_193:
shl.b64 %rd498, %rd45, 2;
add.s64 %rd499, %rd61, %rd498;
ld.shared.u32 %r481, [%rd46];
ld.shared.u32 %r482, [%rd46+512];
ld.shared.u32 %r483, [%rd46+1024];
ld.shared.u32 %r484, [%rd46+1536];
ld.shared.u32 %r485, [%rd46+2048];
ld.shared.u32 %r486, [%rd46+2560];
ld.shared.u32 %r487, [%rd46+3072];
ld.shared.u32 %r488, [%rd46+3584];
ld.shared.u32 %r489, [%rd46+4096];
st.global.u32 [%rd499], %r481;
st.global.u32 [%rd499+512], %r482;
st.global.u32 [%rd499+1024], %r483;
st.global.u32 [%rd499+1536], %r484;
st.global.u32 [%rd499+2048], %r485;
st.global.u32 [%rd499+2560], %r486;
st.global.u32 [%rd499+3072], %r487;
st.global.u32 [%rd499+3584], %r488;
st.global.u32 [%rd499+4096], %r489;
bra.uni BB91_194;

BB91_171:
add.s64 %rd97, %rd42, %rd480;
mov.u64 %rd753, %rd40;
mov.u64 %rd752, %rd42;
setp.ge.u64	%p145, %rd42, %rd97;
mov.u64 %rd759, %rd61;
@%p145 bra BB91_194;

BB91_172:
mov.u64 %rd102, %rd759;
sub.s64 %rd103, %rd78, %rd753;
setp.gt.s64	%p146, %rd103, 4604;
shl.b64 %rd497, %rd45, 2;
add.s64 %rd104, %rd752, %rd497;
add.s64 %rd105, %rd102, %rd497;
@%p146 bra BB91_191;
bra.uni BB91_173;

BB91_191:
ld.shared.u32 %r472, [%rd104];
ld.shared.u32 %r473, [%rd104+512];
ld.shared.u32 %r474, [%rd104+1024];
ld.shared.u32 %r475, [%rd104+1536];
ld.shared.u32 %r476, [%rd104+2048];
ld.shared.u32 %r477, [%rd104+2560];
ld.shared.u32 %r478, [%rd104+3072];
ld.shared.u32 %r479, [%rd104+3584];
ld.shared.u32 %r480, [%rd104+4096];
st.global.u32 [%rd105], %r472;
st.global.u32 [%rd105+512], %r473;
st.global.u32 [%rd105+1024], %r474;
st.global.u32 [%rd105+1536], %r475;
st.global.u32 [%rd105+2048], %r476;
st.global.u32 [%rd105+2560], %r477;
st.global.u32 [%rd105+3072], %r478;
st.global.u32 [%rd105+3584], %r479;
st.global.u32 [%rd105+4096], %r480;
bra.uni BB91_192;

BB91_173:
shr.s64 %rd106, %rd103, 2;
setp.ge.s64	%p147, %rd45, %rd106;
@%p147 bra BB91_175;

ld.shared.u32 %r463, [%rd104];
st.global.u32 [%rd105], %r463;

BB91_175:
setp.ge.s64	%p148, %rd50, %rd106;
@%p148 bra BB91_177;

ld.shared.u32 %r464, [%rd104+512];
st.global.u32 [%rd105+512], %r464;

BB91_177:
setp.ge.s64	%p149, %rd51, %rd106;
@%p149 bra BB91_179;

ld.shared.u32 %r465, [%rd104+1024];
st.global.u32 [%rd105+1024], %r465;

BB91_179:
setp.ge.s64	%p150, %rd52, %rd106;
@%p150 bra BB91_181;

ld.shared.u32 %r466, [%rd104+1536];
st.global.u32 [%rd105+1536], %r466;

BB91_181:
setp.ge.s64	%p151, %rd53, %rd106;
@%p151 bra BB91_183;

ld.shared.u32 %r467, [%rd104+2048];
st.global.u32 [%rd105+2048], %r467;

BB91_183:
setp.ge.s64	%p152, %rd54, %rd106;
@%p152 bra BB91_185;

ld.shared.u32 %r468, [%rd104+2560];
st.global.u32 [%rd105+2560], %r468;

BB91_185:
setp.ge.s64	%p153, %rd55, %rd106;
@%p153 bra BB91_187;

ld.shared.u32 %r469, [%rd104+3072];
st.global.u32 [%rd105+3072], %r469;

BB91_187:
setp.ge.s64	%p154, %rd56, %rd106;
@%p154 bra BB91_189;

ld.shared.u32 %r470, [%rd104+3584];
st.global.u32 [%rd105+3584], %r470;

BB91_189:
setp.ge.s64	%p155, %rd57, %rd106;
@%p155 bra BB91_192;

ld.shared.u32 %r471, [%rd104+4096];
st.global.u32 [%rd105+4096], %r471;

BB91_192:
add.s64 %rd752, %rd752, 4608;
add.s64 %rd753, %rd753, 4608;
add.s64 %rd109, %rd102, 4608;
setp.lt.u64	%p156, %rd752, %rd97;
mov.u64 %rd759, %rd109;
@%p156 bra BB91_172;

BB91_194:
bar.sync 0;
add.s64 %rd776, %rd60, 4608;
add.s64 %rd760, %rd61, 4608;
add.s64 %rd733, %rd59, 4608;
mov.u64 %rd769, %rd733;
sub.s64 %rd500, %rd10, %rd733;
setp.gt.s64	%p157, %rd500, 0;
@%p157 bra BB91_27;
bra.uni BB91_365;

BB91_195:
setp.lt.s64	%p158, %rd41, 1;
@%p158 bra BB91_365;

mov.u32 %r899, %ctaid.x;
mov.u64 %rd755, %rd769;
cvt.s64.s32	%rd116, %r1;
mul.wide.s32 %rd129, %r1, 4;
add.s64 %rd117, %rd40, %rd129;
mul.wide.s32 %rd118, %r1, -9;
mul.lo.s32 %r490, %r1, 9;
mul.wide.s32 %rd502, %r490, 4;
add.s64 %rd119, %rd40, %rd502;
add.s64 %rd120, %rd1, 4;
add.s32 %r491, %r1, 128;
cvt.s64.s32	%rd121, %r491;
add.s32 %r492, %r1, 256;
cvt.s64.s32	%rd122, %r492;
add.s32 %r493, %r1, 384;
cvt.s64.s32	%rd123, %r493;
add.s32 %r494, %r1, 512;
cvt.s64.s32	%rd124, %r494;
add.s32 %r495, %r1, 640;
cvt.s64.s32	%rd125, %r495;
add.s32 %r496, %r1, 768;
cvt.s64.s32	%rd126, %r496;
add.s32 %r497, %r1, 896;
cvt.s64.s32	%rd127, %r497;
add.s32 %r498, %r1, 1024;
cvt.s64.s32	%rd128, %r498;
add.s32 %r87, %r1, -2;
add.s32 %r500, %r344, %r899;
cvt.s64.s32	%rd503, %r500;
mul.lo.s64 %rd504, %rd400, %rd503;
add.s64 %rd505, %rd8, %rd504;
mul.lo.s64 %rd506, %rd401, %rd505;
add.s64 %rd130, %rd506, %rd116;
mov.u64 %rd754, 0;
mov.u64 %rd758, %rd760;
mov.u64 %rd767, %rd769;
mov.u64 %rd774, %rd776;
mov.u32 %r938, %r949;

BB91_197:
mov.u32 %r88, %r938;
mov.u64 %rd772, %rd774;
mov.u64 %rd134, %rd772;
mov.u64 %rd765, %rd767;
mov.u64 %rd133, %rd765;
mov.u64 %rd132, %rd755;
sub.s64 %rd507, %rd132, %rd10;
shr.u64 %rd508, %rd507, 2;
neg.s64 %rd509, %rd508;
cvt.u32.u64	%r501, %rd509;
mov.u32 %r502, 1152;
min.s32 %r89, %r501, %r502;
setp.eq.s32	%p159, %r89, 1152;
@%p159 bra BB91_221;
bra.uni BB91_198;

BB91_221:
shl.b64 %rd516, %rd116, 2;
add.s64 %rd517, %rd134, %rd516;
ld.global.u32 %r521, [%rd517];
st.u32 [%rd117], %r521;
ld.global.u32 %r522, [%rd517+512];
st.u32 [%rd117+512], %r522;
ld.global.u32 %r523, [%rd517+1024];
st.u32 [%rd117+1024], %r523;
ld.global.u32 %r524, [%rd517+1536];
st.u32 [%rd117+1536], %r524;
ld.global.u32 %r525, [%rd517+2048];
st.u32 [%rd117+2048], %r525;
ld.global.u32 %r526, [%rd517+2560];
st.u32 [%rd117+2560], %r526;
ld.global.u32 %r527, [%rd517+3072];
st.u32 [%rd117+3072], %r527;
ld.global.u32 %r528, [%rd517+3584];
st.u32 [%rd117+3584], %r528;
ld.global.u32 %r529, [%rd517+4096];
st.u32 [%rd117+4096], %r529;
mov.u64 %rd777, 1152;
bra.uni BB91_222;

BB91_198:
cvt.s64.s32	%rd777, %r89;
setp.lt.s32	%p160, %r89, 1;
@%p160 bra BB91_222;

shl.b64 %rd510, %rd777, 2;
add.s64 %rd137, %rd133, %rd510;
mov.u64 %rd762, %rd40;
mov.u64 %rd761, %rd133;
mov.u64 %rd766, %rd133;
mov.u64 %rd773, %rd134;

BB91_200:
mov.u64 %rd143, %rd773;
mov.u64 %rd142, %rd766;
mov.u64 %rd140, %rd761;
sub.s64 %rd511, %rd140, %rd137;
shr.s64 %rd512, %rd511, 2;
neg.s64 %rd144, %rd512;
setp.gt.s64	%p161, %rd144, 1151;
shl.b64 %rd513, %rd116, 2;
add.s64 %rd145, %rd143, %rd513;
add.s64 %rd146, %rd762, %rd513;
@%p161 bra BB91_219;
bra.uni BB91_201;

BB91_219:
ld.global.u32 %r512, [%rd145];
st.u32 [%rd146], %r512;
ld.global.u32 %r513, [%rd145+512];
st.u32 [%rd146+512], %r513;
ld.global.u32 %r514, [%rd145+1024];
st.u32 [%rd146+1024], %r514;
ld.global.u32 %r515, [%rd145+1536];
st.u32 [%rd146+1536], %r515;
ld.global.u32 %r516, [%rd145+2048];
st.u32 [%rd146+2048], %r516;
ld.global.u32 %r517, [%rd145+2560];
st.u32 [%rd146+2560], %r517;
ld.global.u32 %r518, [%rd145+3072];
st.u32 [%rd146+3072], %r518;
ld.global.u32 %r519, [%rd145+3584];
st.u32 [%rd146+3584], %r519;
ld.global.u32 %r520, [%rd145+4096];
st.u32 [%rd146+4096], %r520;
bra.uni BB91_220;

BB91_201:
setp.ge.s64	%p162, %rd116, %rd144;
@%p162 bra BB91_203;

ld.global.u32 %r503, [%rd145];
st.u32 [%rd146], %r503;

BB91_203:
setp.ge.s64	%p163, %rd121, %rd144;
@%p163 bra BB91_205;

ld.global.u32 %r504, [%rd145+512];
st.u32 [%rd146+512], %r504;

BB91_205:
setp.ge.s64	%p164, %rd122, %rd144;
@%p164 bra BB91_207;

ld.global.u32 %r505, [%rd145+1024];
st.u32 [%rd146+1024], %r505;

BB91_207:
setp.ge.s64	%p165, %rd123, %rd144;
@%p165 bra BB91_209;

ld.global.u32 %r506, [%rd145+1536];
st.u32 [%rd146+1536], %r506;

BB91_209:
setp.ge.s64	%p166, %rd124, %rd144;
@%p166 bra BB91_211;

ld.global.u32 %r507, [%rd145+2048];
st.u32 [%rd146+2048], %r507;

BB91_211:
setp.ge.s64	%p167, %rd125, %rd144;
@%p167 bra BB91_213;

ld.global.u32 %r508, [%rd145+2560];
st.u32 [%rd146+2560], %r508;

BB91_213:
setp.ge.s64	%p168, %rd126, %rd144;
@%p168 bra BB91_215;

ld.global.u32 %r509, [%rd145+3072];
st.u32 [%rd146+3072], %r509;

BB91_215:
setp.ge.s64	%p169, %rd127, %rd144;
@%p169 bra BB91_217;

ld.global.u32 %r510, [%rd145+3584];
st.u32 [%rd146+3584], %r510;

BB91_217:
setp.ge.s64	%p170, %rd128, %rd144;
@%p170 bra BB91_220;

ld.global.u32 %r511, [%rd145+4096];
st.u32 [%rd146+4096], %r511;

BB91_220:
add.s64 %rd147, %rd143, 4608;
add.s64 %rd762, %rd762, 4608;
add.s64 %rd761, %rd142, 4608;
mov.u64 %rd149, %rd761;
sub.s64 %rd514, %rd137, %rd761;
setp.gt.s64	%p171, %rd514, 0;
mov.u64 %rd766, %rd149;
mov.u64 %rd773, %rd147;
@%p171 bra BB91_200;

BB91_222:
bar.sync 0;
shl.b64 %rd518, %rd777, 2;
add.s64 %rd152, %rd40, %rd518;
and.b64 %rd519, %rd777, 4611686018427387903;
cvt.u32.u64	%r90, %rd777;
add.s64 %rd520, %rd519, %rd118;
cvt.u32.u64	%r530, %rd520;
mov.u32 %r531, 9;
min.s32 %r91, %r530, %r531;
mov.u32 %r532, 0;
max.s32 %r92, %r91, %r532;
setp.gt.u32	%p172, %r92, 8;
@%p172 bra BB91_241;
bra.uni BB91_223;

BB91_241:
ld.u32 %r542, [%rd119];
st.local.u32 [%rd1], %r542;
ld.u32 %r543, [%rd119+4];
st.local.u32 [%rd1+4], %r543;
ld.u32 %r544, [%rd119+8];
st.local.u32 [%rd1+8], %r544;
ld.u32 %r545, [%rd119+12];
st.local.u32 [%rd1+12], %r545;
ld.u32 %r546, [%rd119+16];
st.local.u32 [%rd1+16], %r546;
ld.u32 %r547, [%rd119+20];
st.local.u32 [%rd1+20], %r547;
ld.u32 %r548, [%rd119+24];
st.local.u32 [%rd1+24], %r548;
ld.u32 %r549, [%rd119+28];
st.local.u32 [%rd1+28], %r549;
ld.u32 %r550, [%rd119+32];
st.local.u32 [%rd1+32], %r550;
bra.uni BB91_242;

BB91_223:
mov.u64 %rd153, %rd1;
setp.lt.s32	%p173, %r91, 1;
mov.u64 %rd792, %rd153;
@%p173 bra BB91_225;

ld.u32 %r533, [%rd119];
st.local.u32 [%rd1], %r533;
mov.u64 %rd792, %rd120;

BB91_225:
mov.u64 %rd778, %rd792;
mov.u64 %rd791, %rd778;
setp.lt.s32	%p174, %r92, 2;
@%p174 bra BB91_227;

ld.u32 %r534, [%rd119+4];
st.local.u32 [%rd791], %r534;
add.s64 %rd791, %rd791, 4;

BB91_227:
mov.u64 %rd790, %rd791;
setp.lt.s32	%p175, %r92, 3;
@%p175 bra BB91_229;

ld.u32 %r535, [%rd119+8];
st.local.u32 [%rd790], %r535;
add.s64 %rd790, %rd790, 4;

BB91_229:
mov.u64 %rd789, %rd790;
setp.lt.s32	%p176, %r92, 4;
@%p176 bra BB91_231;

ld.u32 %r536, [%rd119+12];
st.local.u32 [%rd789], %r536;
add.s64 %rd789, %rd789, 4;

BB91_231:
mov.u64 %rd788, %rd789;
setp.lt.s32	%p177, %r92, 5;
@%p177 bra BB91_233;

ld.u32 %r537, [%rd119+16];
st.local.u32 [%rd788], %r537;
add.s64 %rd788, %rd788, 4;

BB91_233:
mov.u64 %rd787, %rd788;
setp.lt.s32	%p178, %r92, 6;
@%p178 bra BB91_235;

ld.u32 %r538, [%rd119+20];
st.local.u32 [%rd787], %r538;
add.s64 %rd787, %rd787, 4;

BB91_235:
mov.u64 %rd786, %rd787;
setp.lt.s32	%p179, %r92, 7;
@%p179 bra BB91_237;

ld.u32 %r539, [%rd119+24];
st.local.u32 [%rd786], %r539;
add.s64 %rd786, %rd786, 4;

BB91_237:
mov.u64 %rd785, %rd786;
setp.lt.s32	%p180, %r92, 8;
@%p180 bra BB91_239;

ld.u32 %r540, [%rd119+28];
st.local.u32 [%rd785], %r540;
add.s64 %rd785, %rd785, 4;

BB91_239:
setp.lt.s32	%p181, %r92, 9;
@%p181 bra BB91_242;

ld.u32 %r541, [%rd119+32];
st.local.u32 [%rd785], %r541;

BB91_242:
setp.eq.s32	%p182, %r92, 0;
@%p182 bra BB91_259;

ld.local.u32 %r951, [%rd1];
mul.wide.u32 %rd521, %r92, 4;
add.s64 %rd522, %rd521, 17179869180;
shr.u64 %rd523, %rd522, 2;
cvt.u32.u64	%r94, %rd523;
setp.lt.s32	%p183, %r94, 1;
@%p183 bra BB91_245;

ld.local.u32 %r552, [%rd1+4];
add.s32 %r951, %r552, %r951;

BB91_245:
setp.lt.s32	%p184, %r94, 2;
@%p184 bra BB91_247;

ld.local.u32 %r553, [%rd1+8];
add.s32 %r951, %r553, %r951;

BB91_247:
setp.lt.s32	%p185, %r94, 3;
@%p185 bra BB91_249;

ld.local.u32 %r554, [%rd1+12];
add.s32 %r951, %r554, %r951;

BB91_249:
setp.lt.s32	%p186, %r94, 4;
@%p186 bra BB91_251;

ld.local.u32 %r555, [%rd1+16];
add.s32 %r951, %r555, %r951;

BB91_251:
setp.lt.s32	%p187, %r94, 5;
@%p187 bra BB91_253;

ld.local.u32 %r556, [%rd1+20];
add.s32 %r951, %r556, %r951;

BB91_253:
setp.lt.s32	%p188, %r94, 6;
@%p188 bra BB91_255;

ld.local.u32 %r557, [%rd1+24];
add.s32 %r951, %r557, %r951;

BB91_255:
setp.lt.s32	%p189, %r94, 7;
@%p189 bra BB91_257;

ld.local.u32 %r558, [%rd1+28];
add.s32 %r951, %r558, %r951;

BB91_257:
setp.lt.s32	%p190, %r94, 8;
@%p190 bra BB91_259;

ld.local.u32 %r559, [%rd1+32];
add.s32 %r951, %r559, %r951;

BB91_259:
bar.sync 0;
@%p182 bra BB91_261;

st.u32 [%rd117], %r951;

BB91_261:
bar.sync 0;
setp.gt.s32	%p192, %r90, 1151;
mov.u32 %r905, 128;
@%p192 bra BB91_263;

add.s32 %r561, %r90, 8;
mul.hi.s32 %r562, %r561, 954437177;
shr.u32 %r563, %r562, 31;
shr.s32 %r564, %r562, 1;
add.s32 %r905, %r564, %r563;

BB91_263:
setp.eq.s32	%p193, %r905, 128;
@%p193 bra BB91_301;
bra.uni BB91_264;

BB91_301:
@%p42 bra BB91_303;

ld.u32 %r580, [%rd40];
add.s32 %r581, %r580, %r88;
st.u32 [%rd40], %r581;

BB91_303:
setp.lt.s32	%p19, %r1, 1;
ld.u32 %r907, [%rd117];
bar.sync 0;
@%p19 bra BB91_305;

ld.u32 %r582, [%rd117+-4];
add.s32 %r907, %r582, %r907;

BB91_305:
bar.sync 0;
st.u32 [%rd117], %r907;
bar.sync 0;
setp.lt.s32	%p223, %r1, 2;
@%p223 bra BB91_307;

ld.u32 %r583, [%rd117+-8];
add.s32 %r907, %r583, %r907;

BB91_307:
bar.sync 0;
st.u32 [%rd117], %r907;
bar.sync 0;
setp.lt.s32	%p224, %r1, 4;
@%p224 bra BB91_309;

ld.u32 %r584, [%rd117+-16];
add.s32 %r907, %r584, %r907;

BB91_309:
bar.sync 0;
st.u32 [%rd117], %r907;
bar.sync 0;
setp.lt.s32	%p225, %r1, 8;
@%p225 bra BB91_311;

ld.u32 %r585, [%rd117+-32];
add.s32 %r907, %r585, %r907;

BB91_311:
bar.sync 0;
st.u32 [%rd117], %r907;
bar.sync 0;
setp.lt.s32	%p226, %r1, 16;
@%p226 bra BB91_313;

ld.u32 %r586, [%rd117+-64];
add.s32 %r907, %r586, %r907;

BB91_313:
bar.sync 0;
st.u32 [%rd117], %r907;
bar.sync 0;
setp.lt.s32	%p227, %r1, 32;
@%p227 bra BB91_315;

ld.u32 %r587, [%rd117+-128];
add.s32 %r907, %r587, %r907;

BB91_315:
bar.sync 0;
st.u32 [%rd117], %r907;
bar.sync 0;
setp.lt.s32	%p228, %r1, 64;
@%p228 bra BB91_317;

ld.u32 %r588, [%rd117+-256];
add.s32 %r907, %r588, %r907;

BB91_317:
bar.sync 0;
st.u32 [%rd117], %r907;
bar.sync 0;
ld.u32 %r939, [%rd40+508];
setp.eq.s32	%p229, %r1, 0;
mov.u32 %r929, %r88;
@%p229 bra BB91_319;

ld.u32 %r929, [%rd117+-4];

BB91_319:
bar.sync 0;
st.u32 [%rd117], %r929;
bar.sync 0;
bra.uni BB91_320;

BB91_264:
@%p42 bra BB91_266;

ld.u32 %r565, [%rd40];
add.s32 %r566, %r565, %r88;
st.u32 [%rd40], %r566;

BB91_266:
setp.ge.s32	%p195, %r1, %r905;
mov.u32 %r937, %r88;
@%p195 bra BB91_268;

ld.u32 %r113, [%rd117];
mov.u32 %r937, %r113;

BB91_268:
mov.u32 %r922, %r937;
mov.u32 %r936, %r922;
bar.sync 0;
setp.le.s32	%p196, %r1, %r905;
setp.gt.s32	%p197, %r1, 0;
and.pred %p198, %p196, %p197;
@!%p198 bra BB91_270;
bra.uni BB91_269;

BB91_269:
ld.u32 %r567, [%rd117+-4];
add.s32 %r936, %r567, %r936;

BB91_270:
mov.u32 %r935, %r936;
bar.sync 0;
@%p195 bra BB91_272;

st.u32 [%rd117], %r935;

BB91_272:
setp.gt.s32	%p12, %r1, 1;
bar.sync 0;
setp.lt.s32	%p200, %r87, %r905;
and.pred %p201, %p200, %p12;
@!%p201 bra BB91_274;
bra.uni BB91_273;

BB91_273:
ld.u32 %r568, [%rd117+-8];
add.s32 %r935, %r568, %r935;

BB91_274:
mov.u32 %r934, %r935;
bar.sync 0;
@%p195 bra BB91_276;

st.u32 [%rd117], %r934;

BB91_276:
setp.gt.s32	%p13, %r1, 3;
bar.sync 0;
add.s32 %r569, %r87, -2;
setp.lt.s32	%p203, %r569, %r905;
and.pred %p204, %p203, %p13;
@!%p204 bra BB91_278;
bra.uni BB91_277;

BB91_277:
ld.u32 %r570, [%rd117+-16];
add.s32 %r934, %r570, %r934;

BB91_278:
mov.u32 %r933, %r934;
bar.sync 0;
@%p195 bra BB91_280;

st.u32 [%rd117], %r933;

BB91_280:
setp.gt.s32	%p14, %r1, 7;
bar.sync 0;
add.s32 %r571, %r87, -6;
setp.lt.s32	%p206, %r571, %r905;
and.pred %p207, %p206, %p14;
@!%p207 bra BB91_282;
bra.uni BB91_281;

BB91_281:
ld.u32 %r572, [%rd117+-32];
add.s32 %r933, %r572, %r933;

BB91_282:
mov.u32 %r932, %r933;
bar.sync 0;
@%p195 bra BB91_284;

st.u32 [%rd117], %r932;

BB91_284:
setp.gt.s32	%p15, %r1, 15;
bar.sync 0;
add.s32 %r573, %r87, -14;
setp.lt.s32	%p209, %r573, %r905;
and.pred %p210, %p209, %p15;
@!%p210 bra BB91_286;
bra.uni BB91_285;

BB91_285:
ld.u32 %r574, [%rd117+-64];
add.s32 %r932, %r574, %r932;

BB91_286:
mov.u32 %r931, %r932;
bar.sync 0;
@%p195 bra BB91_288;

st.u32 [%rd117], %r931;

BB91_288:
setp.gt.s32	%p16, %r1, 31;
bar.sync 0;
add.s32 %r575, %r87, -30;
setp.lt.s32	%p212, %r575, %r905;
and.pred %p213, %p212, %p16;
@!%p213 bra BB91_290;
bra.uni BB91_289;

BB91_289:
ld.u32 %r576, [%rd117+-128];
add.s32 %r931, %r576, %r931;

BB91_290:
mov.u32 %r930, %r931;
bar.sync 0;
@%p195 bra BB91_292;

st.u32 [%rd117], %r930;

BB91_292:
setp.gt.s32	%p17, %r1, 63;
bar.sync 0;
add.s32 %r577, %r87, -62;
setp.lt.s32	%p215, %r577, %r905;
and.pred %p216, %p215, %p17;
@!%p216 bra BB91_294;
bra.uni BB91_293;

BB91_293:
ld.u32 %r578, [%rd117+-256];
add.s32 %r930, %r578, %r930;

BB91_294:
bar.sync 0;
@%p195 bra BB91_296;

st.u32 [%rd117], %r930;

BB91_296:
setp.lt.s32	%p18, %r1, %r905;
bar.sync 0;
add.s32 %r579, %r905, -1;
mul.wide.s32 %rd524, %r579, 4;
add.s64 %rd525, %rd40, %rd524;
ld.u32 %r939, [%rd525];
not.pred %p218, %p18;
setp.eq.s32	%p219, %r1, 0;
or.pred %p220, %p219, %p218;
selp.b32	%r906, %r88, %r930, %p18;
@%p220 bra BB91_298;

ld.u32 %r906, [%rd117+-4];

BB91_298:
bar.sync 0;
@%p195 bra BB91_300;

st.u32 [%rd117], %r906;

BB91_300:
bar.sync 0;

BB91_320:
mov.u32 %r938, %r939;
@%p182 bra BB91_322;

ld.u32 %r951, [%rd117];

BB91_322:
bar.sync 0;
mul.wide.s32 %rd526, %r92, 4;
add.s64 %rd170, %rd1, %rd526;
setp.ge.u64	%p231, %rd1, %rd170;
@%p231 bra BB91_324;

ld.local.u32 %r589, [%rd1];
add.s32 %r951, %r589, %r951;
st.u32 [%rd119], %r951;

BB91_324:
setp.ge.u64	%p232, %rd120, %rd170;
@%p232 bra BB91_326;

ld.local.u32 %r590, [%rd1+4];
add.s32 %r951, %r590, %r951;
st.u32 [%rd119+4], %r951;

BB91_326:
add.s64 %rd527, %rd120, 4;
setp.ge.u64	%p233, %rd527, %rd170;
@%p233 bra BB91_328;

ld.local.u32 %r591, [%rd1+8];
add.s32 %r951, %r591, %r951;
st.u32 [%rd119+8], %r951;

BB91_328:
add.s64 %rd528, %rd120, 8;
setp.ge.u64	%p234, %rd528, %rd170;
@%p234 bra BB91_330;

ld.local.u32 %r592, [%rd1+12];
add.s32 %r951, %r592, %r951;
st.u32 [%rd119+12], %r951;

BB91_330:
add.s64 %rd529, %rd120, 12;
setp.ge.u64	%p235, %rd529, %rd170;
@%p235 bra BB91_332;

ld.local.u32 %r593, [%rd1+16];
add.s32 %r951, %r593, %r951;
st.u32 [%rd119+16], %r951;

BB91_332:
add.s64 %rd530, %rd120, 16;
setp.ge.u64	%p236, %rd530, %rd170;
@%p236 bra BB91_334;

ld.local.u32 %r594, [%rd1+20];
add.s32 %r951, %r594, %r951;
st.u32 [%rd119+20], %r951;

BB91_334:
add.s64 %rd531, %rd120, 20;
setp.ge.u64	%p237, %rd531, %rd170;
@%p237 bra BB91_336;

ld.local.u32 %r595, [%rd1+24];
add.s32 %r951, %r595, %r951;
st.u32 [%rd119+24], %r951;

BB91_336:
add.s64 %rd532, %rd120, 24;
setp.ge.u64	%p238, %rd532, %rd170;
@%p238 bra BB91_338;

ld.local.u32 %r596, [%rd1+28];
add.s32 %r951, %r596, %r951;
st.u32 [%rd119+28], %r951;

BB91_338:
add.s64 %rd533, %rd120, 28;
setp.ge.u64	%p239, %rd533, %rd170;
@%p239 bra BB91_340;

ld.local.u32 %r597, [%rd1+32];
add.s32 %r598, %r597, %r951;
st.u32 [%rd119+32], %r598;

BB91_340:
bar.sync 0;
@%p159 bra BB91_363;
bra.uni BB91_341;

BB91_363:
shl.b64 %rd536, %rd116, 2;
add.s64 %rd537, %rd758, %rd536;
ld.u32 %r617, [%rd117];
st.global.u32 [%rd537], %r617;
ld.u32 %r618, [%rd117+512];
st.global.u32 [%rd537+512], %r618;
ld.u32 %r619, [%rd117+1024];
st.global.u32 [%rd537+1024], %r619;
ld.u32 %r620, [%rd117+1536];
st.global.u32 [%rd537+1536], %r620;
ld.u32 %r621, [%rd117+2048];
st.global.u32 [%rd537+2048], %r621;
ld.u32 %r622, [%rd117+2560];
st.global.u32 [%rd537+2560], %r622;
ld.u32 %r623, [%rd117+3072];
st.global.u32 [%rd537+3072], %r623;
ld.u32 %r624, [%rd117+3584];
st.global.u32 [%rd537+3584], %r624;
ld.u32 %r625, [%rd117+4096];
st.global.u32 [%rd537+4096], %r625;
bra.uni BB91_364;

BB91_341:
add.s64 %rd534, %rd130, %rd754;
shl.b64 %rd535, %rd534, 2;
add.s64 %rd793, %rd2, %rd535;
mov.u64 %rd794, %rd40;
setp.ge.u64	%p240, %rd40, %rd152;
@%p240 bra BB91_364;

BB91_342:
sub.s64 %rd175, %rd152, %rd794;
setp.gt.s64	%p241, %rd175, 4604;
add.s64 %rd176, %rd794, %rd129;
@%p241 bra BB91_361;
bra.uni BB91_343;

BB91_361:
ld.u32 %r608, [%rd176];
st.global.u32 [%rd793], %r608;
ld.u32 %r609, [%rd176+512];
st.global.u32 [%rd793+512], %r609;
ld.u32 %r610, [%rd176+1024];
st.global.u32 [%rd793+1024], %r610;
ld.u32 %r611, [%rd176+1536];
st.global.u32 [%rd793+1536], %r611;
ld.u32 %r612, [%rd176+2048];
st.global.u32 [%rd793+2048], %r612;
ld.u32 %r613, [%rd176+2560];
st.global.u32 [%rd793+2560], %r613;
ld.u32 %r614, [%rd176+3072];
st.global.u32 [%rd793+3072], %r614;
ld.u32 %r615, [%rd176+3584];
st.global.u32 [%rd793+3584], %r615;
ld.u32 %r616, [%rd176+4096];
st.global.u32 [%rd793+4096], %r616;
bra.uni BB91_362;

BB91_343:
shr.s64 %rd177, %rd175, 2;
setp.ge.s64	%p242, %rd116, %rd177;
@%p242 bra BB91_345;

ld.u32 %r599, [%rd176];
st.global.u32 [%rd793], %r599;

BB91_345:
setp.ge.s64	%p243, %rd121, %rd177;
@%p243 bra BB91_347;

ld.u32 %r600, [%rd176+512];
st.global.u32 [%rd793+512], %r600;

BB91_347:
setp.ge.s64	%p244, %rd122, %rd177;
@%p244 bra BB91_349;

ld.u32 %r601, [%rd176+1024];
st.global.u32 [%rd793+1024], %r601;

BB91_349:
setp.ge.s64	%p245, %rd123, %rd177;
@%p245 bra BB91_351;

ld.u32 %r602, [%rd176+1536];
st.global.u32 [%rd793+1536], %r602;

BB91_351:
setp.ge.s64	%p246, %rd124, %rd177;
@%p246 bra BB91_353;

ld.u32 %r603, [%rd176+2048];
st.global.u32 [%rd793+2048], %r603;

BB91_353:
setp.ge.s64	%p247, %rd125, %rd177;
@%p247 bra BB91_355;

ld.u32 %r604, [%rd176+2560];
st.global.u32 [%rd793+2560], %r604;

BB91_355:
setp.ge.s64	%p248, %rd126, %rd177;
@%p248 bra BB91_357;

ld.u32 %r605, [%rd176+3072];
st.global.u32 [%rd793+3072], %r605;

BB91_357:
setp.ge.s64	%p249, %rd127, %rd177;
@%p249 bra BB91_359;

ld.u32 %r606, [%rd176+3584];
st.global.u32 [%rd793+3584], %r606;

BB91_359:
setp.ge.s64	%p250, %rd128, %rd177;
@%p250 bra BB91_362;

ld.u32 %r607, [%rd176+4096];
st.global.u32 [%rd793+4096], %r607;

BB91_362:
add.s64 %rd794, %rd794, 4608;
add.s64 %rd793, %rd793, 4608;
setp.lt.u64	%p251, %rd794, %rd152;
@%p251 bra BB91_342;

BB91_364:
bar.sync 0;
add.s64 %rd774, %rd134, 4608;
add.s64 %rd758, %rd758, 4608;
add.s64 %rd755, %rd133, 4608;
mov.u64 %rd767, %rd755;
sub.s64 %rd538, %rd10, %rd755;
setp.gt.s64	%p252, %rd538, 0;
add.s64 %rd754, %rd754, 1152;
@%p252 bra BB91_197;

BB91_365:
@%p42 bra BB91_381;


	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r626, 1, 0, p; 
} 


	setp.eq.s32	%p254, %r626, 0;
@%p254 bra BB91_380;

mov.u64 %rd540, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd541, %rd540;
sub.s64 %rd186, %rd40, %rd541;
setp.eq.s64	%p255, %rd40, 0;
@%p255 bra BB91_381;

add.s64 %rd542, %rd186, -16;
add.s64 %rd544, %rd540, %rd542;
add.s64 %rd188, %rd541, %rd542;
ld.shared.u8 %rs34, [%rd544];
or.b16 %rs35, %rs34, 1;
st.shared.u8 [%rd544], %rs35;
ld.shared.u64 %rd189, [%rd544+8];
setp.eq.s64	%p256, %rd189, 0;
mov.u64 %rd798, %rd188;
@%p256 bra BB91_374;

mov.u64 %rd190, %rd188;
ld.u8 %rs36, [%rd189];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p257, %rs37, 1;
mov.u64 %rd798, %rd190;
@!%p257 bra BB91_374;
bra.uni BB91_370;

BB91_370:
ld.u64 %rd192, [%rd189];
shr.u64 %rd193, %rd192, 1;
add.s64 %rd194, %rd189, 16;
add.s64 %rd195, %rd194, %rd193;
ld.shared.u64 %rd546, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p258, %rd195, %rd546;
mov.u64 %rd798, %rd189;
@%p258 bra BB91_374;

ld.u8 %rs38, [%rd195];
and.b16 %rs39, %rs38, 1;
setp.eq.b16	%p259, %rs39, 1;
mov.u64 %rd795, %rd189;
mov.u64 %rd798, %rd795;
@!%p259 bra BB91_374;
bra.uni BB91_372;

BB91_372:
ld.u64 %rd547, [%rd195];
shr.u64 %rd548, %rd547, 1;
add.s64 %rd549, %rd548, %rd193;
add.s64 %rd550, %rd549, 16;
shl.b64 %rd551, %rd550, 1;
and.b64 %rd552, %rd192, 1;
or.b64 %rd553, %rd551, %rd552;
st.u64 [%rd189], %rd553;
and.b64 %rd196, %rd550, 9223372036854775807;
add.s64 %rd554, %rd194, %rd196;
ld.shared.u64 %rd555, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p260, %rd554, %rd555;
mov.u64 %rd796, %rd189;
mov.u64 %rd798, %rd796;
@%p260 bra BB91_374;

add.s64 %rd556, %rd196, %rd194;
st.u64 [%rd556+8], %rd189;
mov.u64 %rd798, %rd189;

BB91_374:
ld.u64 %rd199, [%rd798];
shr.u64 %rd200, %rd199, 1;
add.s64 %rd201, %rd798, 16;
add.s64 %rd202, %rd201, %rd200;
ld.shared.u64 %rd557, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p261, %rd202, %rd557;
@%p261 bra BB91_378;

ld.u8 %rs40, [%rd202];
and.b16 %rs41, %rs40, 1;
setp.eq.b16	%p262, %rs41, 1;
@!%p262 bra BB91_381;
bra.uni BB91_376;

BB91_376:
ld.u64 %rd558, [%rd202];
shr.u64 %rd559, %rd558, 1;
add.s64 %rd560, %rd559, %rd200;
add.s64 %rd561, %rd560, 16;
shl.b64 %rd562, %rd561, 1;
and.b64 %rd563, %rd199, 1;
or.b64 %rd564, %rd562, %rd563;
st.u64 [%rd798], %rd564;
and.b64 %rd203, %rd561, 9223372036854775807;
add.s64 %rd565, %rd201, %rd203;
ld.shared.u64 %rd566, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p263, %rd565, %rd566;
@%p263 bra BB91_381;

add.s64 %rd567, %rd203, %rd201;
st.u64 [%rd567+8], %rd798;
bra.uni BB91_381;

BB91_380:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd40;
call.uni 
free, 
(
param0
);


	}

BB91_381:
bar.sync 0;
bra.uni BB91_764;

BB91_393:
mov.u64 %rd579, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd580, %rd579;
sub.s64 %rd581, %rd204, %rd580;
add.s64 %rd582, %rd581, 4624;
ld.shared.u64 %rd583, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p275, %rd582, %rd583;
mov.u64 %rd808, -1;
mov.u64 %rd809, %rd204;
@%p275 bra BB91_395;

add.s64 %rd215, %rd204, 4624;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd215;
mov.u64 %rd808, %rd215;
mov.u64 %rd809, %rd215;

BB91_395:
mov.u64 %rd216, %rd809;
setp.eq.s64	%p276, %rd808, -1;
@%p276 bra BB91_397;

mov.u64 %rd584, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd585, %rd584;
sub.s64 %rd586, %rd204, %rd585;
add.s64 %rd587, %rd584, %rd586;
ld.shared.u64 %rd588, [%rd587];
and.b64 %rd589, %rd588, 1;
or.b64 %rd590, %rd589, 9216;
st.shared.u64 [%rd587], %rd590;
st.shared.u64 [%rd587+8], %rd804;
mov.u16 %rs44, 0;
st.shared.u8 [%rd587], %rs44;

BB91_397:
mov.u64 %rd810, %rd204;
setp.eq.s64	%p277, %rd204, %rd216;
mov.u64 %rd811, 0;
@%p277 bra BB91_403;

BB91_402:
add.s64 %rd811, %rd810, 16;

BB91_403:
mov.u64 %rd812, %rd811;
setp.ne.s64	%p280, %rd811, 0;
@%p280 bra BB91_405;

mov.u64 %rd606, 4608;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd606;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd812, [retval0+0];


	}

BB91_405:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd812;

BB91_406:
ld.param.u64 %rd718, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd717, %rd718;
add.s64 %rd609, %rd421, 4;
add.s64 %rd856, %rd717, %rd609;
add.s64 %rd849, %rd718, %rd609;
add.s64 %rd840, %rd2, %rd609;
bar.sync 0;
ld.shared.u64 %rd233, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd233; 
selp.u32 %r627, 1, 0, p; 
} 


	setp.eq.s32	%p281, %r627, 0;
sub.s64 %rd234, %rd10, %rd849;
@%p281 bra BB91_577;

setp.lt.s64	%p282, %rd234, 1;
@%p282 bra BB91_747;

mov.u64 %rd611, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd612, %rd611;
sub.s64 %rd613, %rd233, %rd612;
add.s64 %rd235, %rd611, %rd613;
mov.u64 %rd813, %rd849;
cvt.s64.s32	%rd238, %r1;
mul.wide.s32 %rd614, %r1, 4;
add.s64 %rd239, %rd235, %rd614;
mul.wide.s32 %rd240, %r1, -9;
mul.lo.s32 %r628, %r1, 9;
mul.wide.s32 %rd615, %r628, 4;
add.s64 %rd241, %rd235, %rd615;
add.s64 %rd242, %rd1, 4;
add.s32 %r629, %r1, 128;
cvt.s64.s32	%rd243, %r629;
add.s32 %r630, %r1, 256;
cvt.s64.s32	%rd244, %r630;
add.s32 %r631, %r1, 384;
cvt.s64.s32	%rd245, %r631;
add.s32 %r632, %r1, 512;
cvt.s64.s32	%rd246, %r632;
add.s32 %r633, %r1, 640;
cvt.s64.s32	%rd247, %r633;
add.s32 %r634, %r1, 768;
cvt.s64.s32	%rd248, %r634;
add.s32 %r635, %r1, 896;
cvt.s64.s32	%rd249, %r635;
add.s32 %r636, %r1, 1024;
cvt.s64.s32	%rd250, %r636;
add.s32 %r171, %r1, -2;

BB91_409:
mov.u32 %r172, %r1000;
mov.u64 %rd851, %rd856;
mov.u64 %rd253, %rd851;
mov.u64 %rd844, %rd849;
mov.u64 %rd252, %rd844;
mov.u64 %rd837, %rd840;
mov.u64 %rd254, %rd837;
mov.u64 %rd251, %rd813;
sub.s64 %rd616, %rd251, %rd10;
shr.u64 %rd617, %rd616, 2;
neg.s64 %rd618, %rd617;
cvt.u32.u64	%r637, %rd618;
mov.u32 %r638, 1152;
min.s32 %r173, %r637, %r638;
setp.eq.s32	%p283, %r173, 1152;
@%p283 bra BB91_433;
bra.uni BB91_410;

BB91_433:
shl.b64 %rd625, %rd238, 2;
add.s64 %rd626, %rd253, %rd625;
ld.global.u32 %r657, [%rd626];
ld.global.u32 %r658, [%rd626+512];
ld.global.u32 %r659, [%rd626+1024];
ld.global.u32 %r660, [%rd626+1536];
ld.global.u32 %r661, [%rd626+2048];
ld.global.u32 %r662, [%rd626+2560];
ld.global.u32 %r663, [%rd626+3072];
ld.global.u32 %r664, [%rd626+3584];
ld.global.u32 %r665, [%rd626+4096];
st.shared.u32 [%rd239], %r657;
st.shared.u32 [%rd239+512], %r658;
st.shared.u32 [%rd239+1024], %r659;
st.shared.u32 [%rd239+1536], %r660;
st.shared.u32 [%rd239+2048], %r661;
st.shared.u32 [%rd239+2560], %r662;
st.shared.u32 [%rd239+3072], %r663;
st.shared.u32 [%rd239+3584], %r664;
st.shared.u32 [%rd239+4096], %r665;
mov.u64 %rd816, 1152;
bra.uni BB91_434;

BB91_410:
cvt.s64.s32	%rd816, %r173;
setp.lt.s32	%p284, %r173, 1;
@%p284 bra BB91_434;

shl.b64 %rd619, %rd816, 2;
add.s64 %rd256, %rd252, %rd619;
mov.u64 %rd815, %rd235;
mov.u64 %rd814, %rd252;
mov.u64 %rd848, %rd252;
mov.u64 %rd855, %rd253;

BB91_412:
mov.u64 %rd262, %rd855;
mov.u64 %rd261, %rd848;
mov.u64 %rd259, %rd814;
sub.s64 %rd620, %rd259, %rd256;
shr.s64 %rd621, %rd620, 2;
neg.s64 %rd263, %rd621;
setp.gt.s64	%p285, %rd263, 1151;
shl.b64 %rd622, %rd238, 2;
add.s64 %rd264, %rd262, %rd622;
add.s64 %rd265, %rd815, %rd622;
@%p285 bra BB91_431;
bra.uni BB91_413;

BB91_431:
ld.global.u32 %r648, [%rd264];
ld.global.u32 %r649, [%rd264+512];
ld.global.u32 %r650, [%rd264+1024];
ld.global.u32 %r651, [%rd264+1536];
ld.global.u32 %r652, [%rd264+2048];
ld.global.u32 %r653, [%rd264+2560];
ld.global.u32 %r654, [%rd264+3072];
ld.global.u32 %r655, [%rd264+3584];
ld.global.u32 %r656, [%rd264+4096];
st.shared.u32 [%rd265], %r648;
st.shared.u32 [%rd265+512], %r649;
st.shared.u32 [%rd265+1024], %r650;
st.shared.u32 [%rd265+1536], %r651;
st.shared.u32 [%rd265+2048], %r652;
st.shared.u32 [%rd265+2560], %r653;
st.shared.u32 [%rd265+3072], %r654;
st.shared.u32 [%rd265+3584], %r655;
st.shared.u32 [%rd265+4096], %r656;
bra.uni BB91_432;

BB91_413:
setp.ge.s64	%p286, %rd238, %rd263;
@%p286 bra BB91_415;

ld.global.u32 %r639, [%rd264];
st.shared.u32 [%rd265], %r639;

BB91_415:
setp.ge.s64	%p287, %rd243, %rd263;
@%p287 bra BB91_417;

ld.global.u32 %r640, [%rd264+512];
st.shared.u32 [%rd265+512], %r640;

BB91_417:
setp.ge.s64	%p288, %rd244, %rd263;
@%p288 bra BB91_419;

ld.global.u32 %r641, [%rd264+1024];
st.shared.u32 [%rd265+1024], %r641;

BB91_419:
setp.ge.s64	%p289, %rd245, %rd263;
@%p289 bra BB91_421;

ld.global.u32 %r642, [%rd264+1536];
st.shared.u32 [%rd265+1536], %r642;

BB91_421:
setp.ge.s64	%p290, %rd246, %rd263;
@%p290 bra BB91_423;

ld.global.u32 %r643, [%rd264+2048];
st.shared.u32 [%rd265+2048], %r643;

BB91_423:
setp.ge.s64	%p291, %rd247, %rd263;
@%p291 bra BB91_425;

ld.global.u32 %r644, [%rd264+2560];
st.shared.u32 [%rd265+2560], %r644;

BB91_425:
setp.ge.s64	%p292, %rd248, %rd263;
@%p292 bra BB91_427;

ld.global.u32 %r645, [%rd264+3072];
st.shared.u32 [%rd265+3072], %r645;

BB91_427:
setp.ge.s64	%p293, %rd249, %rd263;
@%p293 bra BB91_429;

ld.global.u32 %r646, [%rd264+3584];
st.shared.u32 [%rd265+3584], %r646;

BB91_429:
setp.ge.s64	%p294, %rd250, %rd263;
@%p294 bra BB91_432;

ld.global.u32 %r647, [%rd264+4096];
st.shared.u32 [%rd265+4096], %r647;

BB91_432:
add.s64 %rd266, %rd262, 4608;
add.s64 %rd815, %rd815, 4608;
add.s64 %rd814, %rd261, 4608;
mov.u64 %rd268, %rd814;
sub.s64 %rd623, %rd256, %rd814;
setp.gt.s64	%p295, %rd623, 0;
mov.u64 %rd848, %rd268;
mov.u64 %rd855, %rd266;
@%p295 bra BB91_412;

BB91_434:
bar.sync 0;
shl.b64 %rd627, %rd816, 2;
add.s64 %rd271, %rd233, %rd627;
and.b64 %rd628, %rd816, 4611686018427387903;
cvt.u32.u64	%r174, %rd816;
add.s64 %rd629, %rd628, %rd240;
cvt.u32.u64	%r666, %rd629;
mov.u32 %r667, 9;
min.s32 %r175, %r666, %r667;
mov.u32 %r668, 0;
max.s32 %r176, %r175, %r668;
setp.gt.u32	%p296, %r176, 8;
@%p296 bra BB91_453;
bra.uni BB91_435;

BB91_453:
ld.shared.u32 %r678, [%rd241];
ld.shared.u32 %r679, [%rd241+4];
ld.shared.u32 %r680, [%rd241+8];
ld.shared.u32 %r681, [%rd241+12];
ld.shared.u32 %r682, [%rd241+16];
ld.shared.u32 %r683, [%rd241+20];
ld.shared.u32 %r684, [%rd241+24];
ld.shared.u32 %r685, [%rd241+28];
ld.shared.u32 %r686, [%rd241+32];
st.local.u32 [%rd1], %r678;
st.local.u32 [%rd1+4], %r679;
st.local.u32 [%rd1+8], %r680;
st.local.u32 [%rd1+12], %r681;
st.local.u32 [%rd1+16], %r682;
st.local.u32 [%rd1+20], %r683;
st.local.u32 [%rd1+24], %r684;
st.local.u32 [%rd1+28], %r685;
st.local.u32 [%rd1+32], %r686;
bra.uni BB91_454;

BB91_435:
mov.u64 %rd272, %rd1;
setp.lt.s32	%p297, %r175, 1;
mov.u64 %rd831, %rd272;
@%p297 bra BB91_437;

ld.shared.u32 %r669, [%rd241];
st.local.u32 [%rd1], %r669;
mov.u64 %rd831, %rd242;

BB91_437:
mov.u64 %rd817, %rd831;
mov.u64 %rd830, %rd817;
setp.lt.s32	%p298, %r176, 2;
@%p298 bra BB91_439;

ld.shared.u32 %r670, [%rd241+4];
st.local.u32 [%rd830], %r670;
add.s64 %rd830, %rd830, 4;

BB91_439:
mov.u64 %rd829, %rd830;
setp.lt.s32	%p299, %r176, 3;
@%p299 bra BB91_441;

ld.shared.u32 %r671, [%rd241+8];
st.local.u32 [%rd829], %r671;
add.s64 %rd829, %rd829, 4;

BB91_441:
mov.u64 %rd828, %rd829;
setp.lt.s32	%p300, %r176, 4;
@%p300 bra BB91_443;

ld.shared.u32 %r672, [%rd241+12];
st.local.u32 [%rd828], %r672;
add.s64 %rd828, %rd828, 4;

BB91_443:
mov.u64 %rd827, %rd828;
setp.lt.s32	%p301, %r176, 5;
@%p301 bra BB91_445;

ld.shared.u32 %r673, [%rd241+16];
st.local.u32 [%rd827], %r673;
add.s64 %rd827, %rd827, 4;

BB91_445:
mov.u64 %rd826, %rd827;
setp.lt.s32	%p302, %r176, 6;
@%p302 bra BB91_447;

ld.shared.u32 %r674, [%rd241+20];
st.local.u32 [%rd826], %r674;
add.s64 %rd826, %rd826, 4;

BB91_447:
mov.u64 %rd825, %rd826;
setp.lt.s32	%p303, %r176, 7;
@%p303 bra BB91_449;

ld.shared.u32 %r675, [%rd241+24];
st.local.u32 [%rd825], %r675;
add.s64 %rd825, %rd825, 4;

BB91_449:
mov.u64 %rd824, %rd825;
setp.lt.s32	%p304, %r176, 8;
@%p304 bra BB91_451;

ld.shared.u32 %r676, [%rd241+28];
st.local.u32 [%rd824], %r676;
add.s64 %rd824, %rd824, 4;

BB91_451:
setp.lt.s32	%p305, %r176, 9;
@%p305 bra BB91_454;

ld.shared.u32 %r677, [%rd241+32];
st.local.u32 [%rd824], %r677;

BB91_454:
setp.eq.s32	%p306, %r176, 0;
@%p306 bra BB91_471;

ld.local.u32 %r955, [%rd1];
mul.wide.u32 %rd630, %r176, 4;
add.s64 %rd631, %rd630, 17179869180;
shr.u64 %rd632, %rd631, 2;
cvt.u32.u64	%r178, %rd632;
setp.lt.s32	%p307, %r178, 1;
@%p307 bra BB91_457;

ld.local.u32 %r688, [%rd1+4];
add.s32 %r955, %r688, %r955;

BB91_457:
setp.lt.s32	%p308, %r178, 2;
@%p308 bra BB91_459;

ld.local.u32 %r689, [%rd1+8];
add.s32 %r955, %r689, %r955;

BB91_459:
setp.lt.s32	%p309, %r178, 3;
@%p309 bra BB91_461;

ld.local.u32 %r690, [%rd1+12];
add.s32 %r955, %r690, %r955;

BB91_461:
setp.lt.s32	%p310, %r178, 4;
@%p310 bra BB91_463;

ld.local.u32 %r691, [%rd1+16];
add.s32 %r955, %r691, %r955;

BB91_463:
setp.lt.s32	%p311, %r178, 5;
@%p311 bra BB91_465;

ld.local.u32 %r692, [%rd1+20];
add.s32 %r955, %r692, %r955;

BB91_465:
setp.lt.s32	%p312, %r178, 6;
@%p312 bra BB91_467;

ld.local.u32 %r693, [%rd1+24];
add.s32 %r955, %r693, %r955;

BB91_467:
setp.lt.s32	%p313, %r178, 7;
@%p313 bra BB91_469;

ld.local.u32 %r694, [%rd1+28];
add.s32 %r955, %r694, %r955;

BB91_469:
setp.lt.s32	%p314, %r178, 8;
@%p314 bra BB91_471;

ld.local.u32 %r695, [%rd1+32];
add.s32 %r955, %r695, %r955;

BB91_471:
bar.sync 0;
@%p306 bra BB91_473;

st.shared.u32 [%rd239], %r955;

BB91_473:
bar.sync 0;
setp.gt.s32	%p316, %r174, 1151;
mov.u32 %r952, 128;
@%p316 bra BB91_475;

add.s32 %r697, %r174, 8;
mul.hi.s32 %r698, %r697, 954437177;
shr.u32 %r699, %r698, 31;
shr.s32 %r700, %r698, 1;
add.s32 %r952, %r700, %r699;

BB91_475:
setp.eq.s32	%p317, %r952, 128;
@%p317 bra BB91_513;
bra.uni BB91_476;

BB91_513:
@%p42 bra BB91_515;

ld.shared.u32 %r716, [%rd235];
add.s32 %r717, %r716, %r172;
st.shared.u32 [%rd235], %r717;

BB91_515:
setp.lt.s32	%p31, %r1, 1;
ld.shared.u32 %r954, [%rd239];
bar.sync 0;
@%p31 bra BB91_517;

ld.shared.u32 %r718, [%rd239+-4];
add.s32 %r954, %r718, %r954;

BB91_517:
bar.sync 0;
st.shared.u32 [%rd239], %r954;
bar.sync 0;
setp.lt.s32	%p347, %r1, 2;
@%p347 bra BB91_519;

ld.shared.u32 %r719, [%rd239+-8];
add.s32 %r954, %r719, %r954;

BB91_519:
bar.sync 0;
st.shared.u32 [%rd239], %r954;
bar.sync 0;
setp.lt.s32	%p348, %r1, 4;
@%p348 bra BB91_521;

ld.shared.u32 %r720, [%rd239+-16];
add.s32 %r954, %r720, %r954;

BB91_521:
bar.sync 0;
st.shared.u32 [%rd239], %r954;
bar.sync 0;
setp.lt.s32	%p349, %r1, 8;
@%p349 bra BB91_523;

ld.shared.u32 %r721, [%rd239+-32];
add.s32 %r954, %r721, %r954;

BB91_523:
bar.sync 0;
st.shared.u32 [%rd239], %r954;
bar.sync 0;
setp.lt.s32	%p350, %r1, 16;
@%p350 bra BB91_525;

ld.shared.u32 %r722, [%rd239+-64];
add.s32 %r954, %r722, %r954;

BB91_525:
bar.sync 0;
st.shared.u32 [%rd239], %r954;
bar.sync 0;
setp.lt.s32	%p351, %r1, 32;
@%p351 bra BB91_527;

ld.shared.u32 %r723, [%rd239+-128];
add.s32 %r954, %r723, %r954;

BB91_527:
bar.sync 0;
st.shared.u32 [%rd239], %r954;
bar.sync 0;
setp.lt.s32	%p352, %r1, 64;
@%p352 bra BB91_529;

ld.shared.u32 %r724, [%rd239+-256];
add.s32 %r954, %r724, %r954;

BB91_529:
bar.sync 0;
st.shared.u32 [%rd239], %r954;
bar.sync 0;
ld.shared.u32 %r1001, [%rd235+508];
mov.u32 %r991, %r172;
@%p21 bra BB91_531;

ld.shared.u32 %r991, [%rd239+-4];

BB91_531:
bar.sync 0;
st.shared.u32 [%rd239], %r991;
bar.sync 0;
bra.uni BB91_532;

BB91_476:
@%p42 bra BB91_478;

ld.shared.u32 %r701, [%rd235];
add.s32 %r702, %r701, %r172;
st.shared.u32 [%rd235], %r702;

BB91_478:
setp.ge.s32	%p319, %r1, %r952;
mov.u32 %r999, %r172;
@%p319 bra BB91_480;

ld.shared.u32 %r197, [%rd239];
mov.u32 %r999, %r197;

BB91_480:
mov.u32 %r964, %r999;
mov.u32 %r998, %r964;
bar.sync 0;
setp.le.s32	%p320, %r1, %r952;
setp.gt.s32	%p321, %r1, 0;
and.pred %p322, %p320, %p321;
@!%p322 bra BB91_482;
bra.uni BB91_481;

BB91_481:
ld.shared.u32 %r703, [%rd239+-4];
add.s32 %r998, %r703, %r998;

BB91_482:
mov.u32 %r997, %r998;
bar.sync 0;
@%p319 bra BB91_484;

st.shared.u32 [%rd239], %r997;

BB91_484:
setp.gt.s32	%p24, %r1, 1;
bar.sync 0;
setp.lt.s32	%p324, %r171, %r952;
and.pred %p325, %p324, %p24;
@!%p325 bra BB91_486;
bra.uni BB91_485;

BB91_485:
ld.shared.u32 %r704, [%rd239+-8];
add.s32 %r997, %r704, %r997;

BB91_486:
mov.u32 %r996, %r997;
bar.sync 0;
@%p319 bra BB91_488;

st.shared.u32 [%rd239], %r996;

BB91_488:
setp.gt.s32	%p25, %r1, 3;
bar.sync 0;
add.s32 %r705, %r171, -2;
setp.lt.s32	%p327, %r705, %r952;
and.pred %p328, %p327, %p25;
@!%p328 bra BB91_490;
bra.uni BB91_489;

BB91_489:
ld.shared.u32 %r706, [%rd239+-16];
add.s32 %r996, %r706, %r996;

BB91_490:
mov.u32 %r995, %r996;
bar.sync 0;
@%p319 bra BB91_492;

st.shared.u32 [%rd239], %r995;

BB91_492:
setp.gt.s32	%p26, %r1, 7;
bar.sync 0;
add.s32 %r707, %r171, -6;
setp.lt.s32	%p330, %r707, %r952;
and.pred %p331, %p330, %p26;
@!%p331 bra BB91_494;
bra.uni BB91_493;

BB91_493:
ld.shared.u32 %r708, [%rd239+-32];
add.s32 %r995, %r708, %r995;

BB91_494:
mov.u32 %r994, %r995;
bar.sync 0;
@%p319 bra BB91_496;

st.shared.u32 [%rd239], %r994;

BB91_496:
setp.gt.s32	%p27, %r1, 15;
bar.sync 0;
add.s32 %r709, %r171, -14;
setp.lt.s32	%p333, %r709, %r952;
and.pred %p334, %p333, %p27;
@!%p334 bra BB91_498;
bra.uni BB91_497;

BB91_497:
ld.shared.u32 %r710, [%rd239+-64];
add.s32 %r994, %r710, %r994;

BB91_498:
mov.u32 %r993, %r994;
bar.sync 0;
@%p319 bra BB91_500;

st.shared.u32 [%rd239], %r993;

BB91_500:
setp.gt.s32	%p28, %r1, 31;
bar.sync 0;
add.s32 %r711, %r171, -30;
setp.lt.s32	%p336, %r711, %r952;
and.pred %p337, %p336, %p28;
@!%p337 bra BB91_502;
bra.uni BB91_501;

BB91_501:
ld.shared.u32 %r712, [%rd239+-128];
add.s32 %r993, %r712, %r993;

BB91_502:
mov.u32 %r992, %r993;
bar.sync 0;
@%p319 bra BB91_504;

st.shared.u32 [%rd239], %r992;

BB91_504:
setp.gt.s32	%p29, %r1, 63;
bar.sync 0;
add.s32 %r713, %r171, -62;
setp.lt.s32	%p339, %r713, %r952;
and.pred %p340, %p339, %p29;
@!%p340 bra BB91_506;
bra.uni BB91_505;

BB91_505:
ld.shared.u32 %r714, [%rd239+-256];
add.s32 %r992, %r714, %r992;

BB91_506:
bar.sync 0;
@%p319 bra BB91_508;

st.shared.u32 [%rd239], %r992;

BB91_508:
setp.lt.s32	%p30, %r1, %r952;
bar.sync 0;
add.s32 %r715, %r952, -1;
mul.wide.s32 %rd633, %r715, 4;
add.s64 %rd634, %rd235, %rd633;
ld.shared.u32 %r1001, [%rd634];
not.pred %p342, %p30;
or.pred %p344, %p21, %p342;
selp.b32	%r953, %r172, %r992, %p30;
@%p344 bra BB91_510;

ld.shared.u32 %r953, [%rd239+-4];

BB91_510:
bar.sync 0;
@%p319 bra BB91_512;

st.shared.u32 [%rd239], %r953;

BB91_512:
bar.sync 0;

BB91_532:
mov.u32 %r1000, %r1001;
@%p306 bra BB91_534;

ld.shared.u32 %r955, [%rd239];

BB91_534:
bar.sync 0;
mul.wide.s32 %rd635, %r176, 4;
add.s64 %rd289, %rd1, %rd635;
setp.ge.u64	%p355, %rd1, %rd289;
@%p355 bra BB91_536;

ld.local.u32 %r725, [%rd1];
add.s32 %r955, %r725, %r955;
st.shared.u32 [%rd241], %r955;

BB91_536:
setp.ge.u64	%p356, %rd242, %rd289;
@%p356 bra BB91_538;

ld.local.u32 %r726, [%rd1+4];
add.s32 %r955, %r726, %r955;
st.shared.u32 [%rd241+4], %r955;

BB91_538:
add.s64 %rd636, %rd242, 4;
setp.ge.u64	%p357, %rd636, %rd289;
@%p357 bra BB91_540;

ld.local.u32 %r727, [%rd1+8];
add.s32 %r955, %r727, %r955;
st.shared.u32 [%rd241+8], %r955;

BB91_540:
add.s64 %rd637, %rd242, 8;
setp.ge.u64	%p358, %rd637, %rd289;
@%p358 bra BB91_542;

ld.local.u32 %r728, [%rd1+12];
add.s32 %r955, %r728, %r955;
st.shared.u32 [%rd241+12], %r955;

BB91_542:
add.s64 %rd638, %rd242, 12;
setp.ge.u64	%p359, %rd638, %rd289;
@%p359 bra BB91_544;

ld.local.u32 %r729, [%rd1+16];
add.s32 %r955, %r729, %r955;
st.shared.u32 [%rd241+16], %r955;

BB91_544:
add.s64 %rd639, %rd242, 16;
setp.ge.u64	%p360, %rd639, %rd289;
@%p360 bra BB91_546;

ld.local.u32 %r730, [%rd1+20];
add.s32 %r955, %r730, %r955;
st.shared.u32 [%rd241+20], %r955;

BB91_546:
add.s64 %rd640, %rd242, 20;
setp.ge.u64	%p361, %rd640, %rd289;
@%p361 bra BB91_548;

ld.local.u32 %r731, [%rd1+24];
add.s32 %r955, %r731, %r955;
st.shared.u32 [%rd241+24], %r955;

BB91_548:
add.s64 %rd641, %rd242, 24;
setp.ge.u64	%p362, %rd641, %rd289;
@%p362 bra BB91_550;

ld.local.u32 %r732, [%rd1+28];
add.s32 %r955, %r732, %r955;
st.shared.u32 [%rd241+28], %r955;

BB91_550:
add.s64 %rd642, %rd242, 28;
setp.ge.u64	%p363, %rd642, %rd289;
@%p363 bra BB91_552;

ld.local.u32 %r733, [%rd1+32];
add.s32 %r734, %r733, %r955;
st.shared.u32 [%rd241+32], %r734;

BB91_552:
bar.sync 0;
@%p283 bra BB91_575;
bra.uni BB91_553;

BB91_575:
shl.b64 %rd645, %rd238, 2;
add.s64 %rd646, %rd254, %rd645;
ld.shared.u32 %r753, [%rd239];
ld.shared.u32 %r754, [%rd239+512];
ld.shared.u32 %r755, [%rd239+1024];
ld.shared.u32 %r756, [%rd239+1536];
ld.shared.u32 %r757, [%rd239+2048];
ld.shared.u32 %r758, [%rd239+2560];
ld.shared.u32 %r759, [%rd239+3072];
ld.shared.u32 %r760, [%rd239+3584];
ld.shared.u32 %r761, [%rd239+4096];
st.global.u32 [%rd646], %r753;
st.global.u32 [%rd646+512], %r754;
st.global.u32 [%rd646+1024], %r755;
st.global.u32 [%rd646+1536], %r756;
st.global.u32 [%rd646+2048], %r757;
st.global.u32 [%rd646+2560], %r758;
st.global.u32 [%rd646+3072], %r759;
st.global.u32 [%rd646+3584], %r760;
st.global.u32 [%rd646+4096], %r761;
bra.uni BB91_576;

BB91_553:
add.s64 %rd290, %rd235, %rd627;
mov.u64 %rd833, %rd233;
mov.u64 %rd832, %rd235;
setp.ge.u64	%p364, %rd235, %rd290;
mov.u64 %rd839, %rd254;
@%p364 bra BB91_576;

BB91_554:
mov.u64 %rd295, %rd839;
sub.s64 %rd296, %rd271, %rd833;
setp.gt.s64	%p365, %rd296, 4604;
shl.b64 %rd644, %rd238, 2;
add.s64 %rd297, %rd832, %rd644;
add.s64 %rd298, %rd295, %rd644;
@%p365 bra BB91_573;
bra.uni BB91_555;

BB91_573:
ld.shared.u32 %r744, [%rd297];
ld.shared.u32 %r745, [%rd297+512];
ld.shared.u32 %r746, [%rd297+1024];
ld.shared.u32 %r747, [%rd297+1536];
ld.shared.u32 %r748, [%rd297+2048];
ld.shared.u32 %r749, [%rd297+2560];
ld.shared.u32 %r750, [%rd297+3072];
ld.shared.u32 %r751, [%rd297+3584];
ld.shared.u32 %r752, [%rd297+4096];
st.global.u32 [%rd298], %r744;
st.global.u32 [%rd298+512], %r745;
st.global.u32 [%rd298+1024], %r746;
st.global.u32 [%rd298+1536], %r747;
st.global.u32 [%rd298+2048], %r748;
st.global.u32 [%rd298+2560], %r749;
st.global.u32 [%rd298+3072], %r750;
st.global.u32 [%rd298+3584], %r751;
st.global.u32 [%rd298+4096], %r752;
bra.uni BB91_574;

BB91_555:
shr.s64 %rd299, %rd296, 2;
setp.ge.s64	%p366, %rd238, %rd299;
@%p366 bra BB91_557;

ld.shared.u32 %r735, [%rd297];
st.global.u32 [%rd298], %r735;

BB91_557:
setp.ge.s64	%p367, %rd243, %rd299;
@%p367 bra BB91_559;

ld.shared.u32 %r736, [%rd297+512];
st.global.u32 [%rd298+512], %r736;

BB91_559:
setp.ge.s64	%p368, %rd244, %rd299;
@%p368 bra BB91_561;

ld.shared.u32 %r737, [%rd297+1024];
st.global.u32 [%rd298+1024], %r737;

BB91_561:
setp.ge.s64	%p369, %rd245, %rd299;
@%p369 bra BB91_563;

ld.shared.u32 %r738, [%rd297+1536];
st.global.u32 [%rd298+1536], %r738;

BB91_563:
setp.ge.s64	%p370, %rd246, %rd299;
@%p370 bra BB91_565;

ld.shared.u32 %r739, [%rd297+2048];
st.global.u32 [%rd298+2048], %r739;

BB91_565:
setp.ge.s64	%p371, %rd247, %rd299;
@%p371 bra BB91_567;

ld.shared.u32 %r740, [%rd297+2560];
st.global.u32 [%rd298+2560], %r740;

BB91_567:
setp.ge.s64	%p372, %rd248, %rd299;
@%p372 bra BB91_569;

ld.shared.u32 %r741, [%rd297+3072];
st.global.u32 [%rd298+3072], %r741;

BB91_569:
setp.ge.s64	%p373, %rd249, %rd299;
@%p373 bra BB91_571;

ld.shared.u32 %r742, [%rd297+3584];
st.global.u32 [%rd298+3584], %r742;

BB91_571:
setp.ge.s64	%p374, %rd250, %rd299;
@%p374 bra BB91_574;

ld.shared.u32 %r743, [%rd297+4096];
st.global.u32 [%rd298+4096], %r743;

BB91_574:
add.s64 %rd832, %rd832, 4608;
add.s64 %rd833, %rd833, 4608;
add.s64 %rd302, %rd295, 4608;
setp.lt.u64	%p375, %rd832, %rd290;
mov.u64 %rd839, %rd302;
@%p375 bra BB91_554;

BB91_576:
bar.sync 0;
add.s64 %rd856, %rd253, 4608;
add.s64 %rd840, %rd254, 4608;
add.s64 %rd813, %rd252, 4608;
mov.u64 %rd849, %rd813;
sub.s64 %rd647, %rd10, %rd813;
setp.gt.s64	%p376, %rd647, 0;
@%p376 bra BB91_409;
bra.uni BB91_747;

BB91_577:
setp.lt.s64	%p377, %rd234, 1;
@%p377 bra BB91_747;

mov.u32 %r900, %ctaid.x;
mov.u64 %rd835, %rd849;
cvt.s64.s32	%rd309, %r1;
mul.wide.s32 %rd322, %r1, 4;
add.s64 %rd310, %rd233, %rd322;
mul.wide.s32 %rd311, %r1, -9;
mul.lo.s32 %r762, %r1, 9;
mul.wide.s32 %rd649, %r762, 4;
add.s64 %rd312, %rd233, %rd649;
add.s64 %rd313, %rd1, 4;
add.s32 %r763, %r1, 128;
cvt.s64.s32	%rd314, %r763;
add.s32 %r764, %r1, 256;
cvt.s64.s32	%rd315, %r764;
add.s32 %r765, %r1, 384;
cvt.s64.s32	%rd316, %r765;
add.s32 %r766, %r1, 512;
cvt.s64.s32	%rd317, %r766;
add.s32 %r767, %r1, 640;
cvt.s64.s32	%rd318, %r767;
add.s32 %r768, %r1, 768;
cvt.s64.s32	%rd319, %r768;
add.s32 %r769, %r1, 896;
cvt.s64.s32	%rd320, %r769;
add.s32 %r770, %r1, 1024;
cvt.s64.s32	%rd321, %r770;
add.s32 %r254, %r1, -2;
add.s32 %r772, %r344, %r900;
cvt.s64.s32	%rd650, %r772;
mul.lo.s64 %rd651, %rd400, %rd650;
add.s64 %rd652, %rd8, %rd651;
mul.lo.s64 %rd653, %rd401, %rd652;
add.s64 %rd323, %rd653, %rd309;
mov.u64 %rd834, 0;
mov.u64 %rd838, %rd840;
mov.u64 %rd847, %rd849;
mov.u64 %rd854, %rd856;
mov.u32 %r989, %r1000;

BB91_579:
mov.u32 %r255, %r989;
mov.u64 %rd852, %rd854;
mov.u64 %rd327, %rd852;
mov.u64 %rd845, %rd847;
mov.u64 %rd326, %rd845;
mov.u64 %rd325, %rd835;
sub.s64 %rd654, %rd325, %rd10;
shr.u64 %rd655, %rd654, 2;
neg.s64 %rd656, %rd655;
cvt.u32.u64	%r773, %rd656;
mov.u32 %r774, 1152;
min.s32 %r256, %r773, %r774;
setp.eq.s32	%p378, %r256, 1152;
@%p378 bra BB91_603;
bra.uni BB91_580;

BB91_603:
shl.b64 %rd663, %rd309, 2;
add.s64 %rd664, %rd327, %rd663;
ld.global.u32 %r793, [%rd664];
st.u32 [%rd310], %r793;
ld.global.u32 %r794, [%rd664+512];
st.u32 [%rd310+512], %r794;
ld.global.u32 %r795, [%rd664+1024];
st.u32 [%rd310+1024], %r795;
ld.global.u32 %r796, [%rd664+1536];
st.u32 [%rd310+1536], %r796;
ld.global.u32 %r797, [%rd664+2048];
st.u32 [%rd310+2048], %r797;
ld.global.u32 %r798, [%rd664+2560];
st.u32 [%rd310+2560], %r798;
ld.global.u32 %r799, [%rd664+3072];
st.u32 [%rd310+3072], %r799;
ld.global.u32 %r800, [%rd664+3584];
st.u32 [%rd310+3584], %r800;
ld.global.u32 %r801, [%rd664+4096];
st.u32 [%rd310+4096], %r801;
mov.u64 %rd857, 1152;
bra.uni BB91_604;

BB91_580:
cvt.s64.s32	%rd857, %r256;
setp.lt.s32	%p379, %r256, 1;
@%p379 bra BB91_604;

shl.b64 %rd657, %rd857, 2;
add.s64 %rd330, %rd326, %rd657;
mov.u64 %rd842, %rd233;
mov.u64 %rd841, %rd326;
mov.u64 %rd846, %rd326;
mov.u64 %rd853, %rd327;

BB91_582:
mov.u64 %rd336, %rd853;
mov.u64 %rd335, %rd846;
mov.u64 %rd333, %rd841;
sub.s64 %rd658, %rd333, %rd330;
shr.s64 %rd659, %rd658, 2;
neg.s64 %rd337, %rd659;
setp.gt.s64	%p380, %rd337, 1151;
shl.b64 %rd660, %rd309, 2;
add.s64 %rd338, %rd336, %rd660;
add.s64 %rd339, %rd842, %rd660;
@%p380 bra BB91_601;
bra.uni BB91_583;

BB91_601:
ld.global.u32 %r784, [%rd338];
st.u32 [%rd339], %r784;
ld.global.u32 %r785, [%rd338+512];
st.u32 [%rd339+512], %r785;
ld.global.u32 %r786, [%rd338+1024];
st.u32 [%rd339+1024], %r786;
ld.global.u32 %r787, [%rd338+1536];
st.u32 [%rd339+1536], %r787;
ld.global.u32 %r788, [%rd338+2048];
st.u32 [%rd339+2048], %r788;
ld.global.u32 %r789, [%rd338+2560];
st.u32 [%rd339+2560], %r789;
ld.global.u32 %r790, [%rd338+3072];
st.u32 [%rd339+3072], %r790;
ld.global.u32 %r791, [%rd338+3584];
st.u32 [%rd339+3584], %r791;
ld.global.u32 %r792, [%rd338+4096];
st.u32 [%rd339+4096], %r792;
bra.uni BB91_602;

BB91_583:
setp.ge.s64	%p381, %rd309, %rd337;
@%p381 bra BB91_585;

ld.global.u32 %r775, [%rd338];
st.u32 [%rd339], %r775;

BB91_585:
setp.ge.s64	%p382, %rd314, %rd337;
@%p382 bra BB91_587;

ld.global.u32 %r776, [%rd338+512];
st.u32 [%rd339+512], %r776;

BB91_587:
setp.ge.s64	%p383, %rd315, %rd337;
@%p383 bra BB91_589;

ld.global.u32 %r777, [%rd338+1024];
st.u32 [%rd339+1024], %r777;

BB91_589:
setp.ge.s64	%p384, %rd316, %rd337;
@%p384 bra BB91_591;

ld.global.u32 %r778, [%rd338+1536];
st.u32 [%rd339+1536], %r778;

BB91_591:
setp.ge.s64	%p385, %rd317, %rd337;
@%p385 bra BB91_593;

ld.global.u32 %r779, [%rd338+2048];
st.u32 [%rd339+2048], %r779;

BB91_593:
setp.ge.s64	%p386, %rd318, %rd337;
@%p386 bra BB91_595;

ld.global.u32 %r780, [%rd338+2560];
st.u32 [%rd339+2560], %r780;

BB91_595:
setp.ge.s64	%p387, %rd319, %rd337;
@%p387 bra BB91_597;

ld.global.u32 %r781, [%rd338+3072];
st.u32 [%rd339+3072], %r781;

BB91_597:
setp.ge.s64	%p388, %rd320, %rd337;
@%p388 bra BB91_599;

ld.global.u32 %r782, [%rd338+3584];
st.u32 [%rd339+3584], %r782;

BB91_599:
setp.ge.s64	%p389, %rd321, %rd337;
@%p389 bra BB91_602;

ld.global.u32 %r783, [%rd338+4096];
st.u32 [%rd339+4096], %r783;

BB91_602:
add.s64 %rd340, %rd336, 4608;
add.s64 %rd842, %rd842, 4608;
add.s64 %rd841, %rd335, 4608;
mov.u64 %rd342, %rd841;
sub.s64 %rd661, %rd330, %rd841;
setp.gt.s64	%p390, %rd661, 0;
mov.u64 %rd846, %rd342;
mov.u64 %rd853, %rd340;
@%p390 bra BB91_582;

BB91_604:
bar.sync 0;
shl.b64 %rd665, %rd857, 2;
add.s64 %rd345, %rd233, %rd665;
and.b64 %rd666, %rd857, 4611686018427387903;
cvt.u32.u64	%r257, %rd857;
add.s64 %rd667, %rd666, %rd311;
cvt.u32.u64	%r802, %rd667;
mov.u32 %r803, 9;
min.s32 %r258, %r802, %r803;
mov.u32 %r804, 0;
max.s32 %r259, %r258, %r804;
setp.gt.u32	%p391, %r259, 8;
@%p391 bra BB91_623;
bra.uni BB91_605;

BB91_623:
ld.u32 %r814, [%rd312];
st.local.u32 [%rd1], %r814;
ld.u32 %r815, [%rd312+4];
st.local.u32 [%rd1+4], %r815;
ld.u32 %r816, [%rd312+8];
st.local.u32 [%rd1+8], %r816;
ld.u32 %r817, [%rd312+12];
st.local.u32 [%rd1+12], %r817;
ld.u32 %r818, [%rd312+16];
st.local.u32 [%rd1+16], %r818;
ld.u32 %r819, [%rd312+20];
st.local.u32 [%rd1+20], %r819;
ld.u32 %r820, [%rd312+24];
st.local.u32 [%rd1+24], %r820;
ld.u32 %r821, [%rd312+28];
st.local.u32 [%rd1+28], %r821;
ld.u32 %r822, [%rd312+32];
st.local.u32 [%rd1+32], %r822;
bra.uni BB91_624;

BB91_605:
mov.u64 %rd346, %rd1;
setp.lt.s32	%p392, %r258, 1;
mov.u64 %rd872, %rd346;
@%p392 bra BB91_607;

ld.u32 %r805, [%rd312];
st.local.u32 [%rd1], %r805;
mov.u64 %rd872, %rd313;

BB91_607:
mov.u64 %rd858, %rd872;
mov.u64 %rd871, %rd858;
setp.lt.s32	%p393, %r259, 2;
@%p393 bra BB91_609;

ld.u32 %r806, [%rd312+4];
st.local.u32 [%rd871], %r806;
add.s64 %rd871, %rd871, 4;

BB91_609:
mov.u64 %rd870, %rd871;
setp.lt.s32	%p394, %r259, 3;
@%p394 bra BB91_611;

ld.u32 %r807, [%rd312+8];
st.local.u32 [%rd870], %r807;
add.s64 %rd870, %rd870, 4;

BB91_611:
mov.u64 %rd869, %rd870;
setp.lt.s32	%p395, %r259, 4;
@%p395 bra BB91_613;

ld.u32 %r808, [%rd312+12];
st.local.u32 [%rd869], %r808;
add.s64 %rd869, %rd869, 4;

BB91_613:
mov.u64 %rd868, %rd869;
setp.lt.s32	%p396, %r259, 5;
@%p396 bra BB91_615;

ld.u32 %r809, [%rd312+16];
st.local.u32 [%rd868], %r809;
add.s64 %rd868, %rd868, 4;

BB91_615:
mov.u64 %rd867, %rd868;
setp.lt.s32	%p397, %r259, 6;
@%p397 bra BB91_617;

ld.u32 %r810, [%rd312+20];
st.local.u32 [%rd867], %r810;
add.s64 %rd867, %rd867, 4;

BB91_617:
mov.u64 %rd866, %rd867;
setp.lt.s32	%p398, %r259, 7;
@%p398 bra BB91_619;

ld.u32 %r811, [%rd312+24];
st.local.u32 [%rd866], %r811;
add.s64 %rd866, %rd866, 4;

BB91_619:
mov.u64 %rd865, %rd866;
setp.lt.s32	%p399, %r259, 8;
@%p399 bra BB91_621;

ld.u32 %r812, [%rd312+28];
st.local.u32 [%rd865], %r812;
add.s64 %rd865, %rd865, 4;

BB91_621:
setp.lt.s32	%p400, %r259, 9;
@%p400 bra BB91_624;

ld.u32 %r813, [%rd312+32];
st.local.u32 [%rd865], %r813;

BB91_624:
setp.eq.s32	%p401, %r259, 0;
@%p401 bra BB91_641;

ld.local.u32 %r1002, [%rd1];
mul.wide.u32 %rd668, %r259, 4;
add.s64 %rd669, %rd668, 17179869180;
shr.u64 %rd670, %rd669, 2;
cvt.u32.u64	%r261, %rd670;
setp.lt.s32	%p402, %r261, 1;
@%p402 bra BB91_627;

ld.local.u32 %r824, [%rd1+4];
add.s32 %r1002, %r824, %r1002;

BB91_627:
setp.lt.s32	%p403, %r261, 2;
@%p403 bra BB91_629;

ld.local.u32 %r825, [%rd1+8];
add.s32 %r1002, %r825, %r1002;

BB91_629:
setp.lt.s32	%p404, %r261, 3;
@%p404 bra BB91_631;

ld.local.u32 %r826, [%rd1+12];
add.s32 %r1002, %r826, %r1002;

BB91_631:
setp.lt.s32	%p405, %r261, 4;
@%p405 bra BB91_633;

ld.local.u32 %r827, [%rd1+16];
add.s32 %r1002, %r827, %r1002;

BB91_633:
setp.lt.s32	%p406, %r261, 5;
@%p406 bra BB91_635;

ld.local.u32 %r828, [%rd1+20];
add.s32 %r1002, %r828, %r1002;

BB91_635:
setp.lt.s32	%p407, %r261, 6;
@%p407 bra BB91_637;

ld.local.u32 %r829, [%rd1+24];
add.s32 %r1002, %r829, %r1002;

BB91_637:
setp.lt.s32	%p408, %r261, 7;
@%p408 bra BB91_639;

ld.local.u32 %r830, [%rd1+28];
add.s32 %r1002, %r830, %r1002;

BB91_639:
setp.lt.s32	%p409, %r261, 8;
@%p409 bra BB91_641;

ld.local.u32 %r831, [%rd1+32];
add.s32 %r1002, %r831, %r1002;

BB91_641:
bar.sync 0;
@%p401 bra BB91_643;

st.u32 [%rd310], %r1002;

BB91_643:
bar.sync 0;
setp.gt.s32	%p411, %r257, 1151;
mov.u32 %r956, 128;
@%p411 bra BB91_645;

add.s32 %r833, %r257, 8;
mul.hi.s32 %r834, %r833, 954437177;
shr.u32 %r835, %r834, 31;
shr.s32 %r836, %r834, 1;
add.s32 %r956, %r836, %r835;

BB91_645:
setp.eq.s32	%p412, %r956, 128;
@%p412 bra BB91_683;
bra.uni BB91_646;

BB91_683:
@%p42 bra BB91_685;

ld.u32 %r852, [%rd233];
add.s32 %r853, %r852, %r255;
st.u32 [%rd233], %r853;

BB91_685:
setp.lt.s32	%p40, %r1, 1;
ld.u32 %r958, [%rd310];
bar.sync 0;
@%p40 bra BB91_687;

ld.u32 %r854, [%rd310+-4];
add.s32 %r958, %r854, %r958;

BB91_687:
bar.sync 0;
st.u32 [%rd310], %r958;
bar.sync 0;
setp.lt.s32	%p442, %r1, 2;
@%p442 bra BB91_689;

ld.u32 %r855, [%rd310+-8];
add.s32 %r958, %r855, %r958;

BB91_689:
bar.sync 0;
st.u32 [%rd310], %r958;
bar.sync 0;
setp.lt.s32	%p443, %r1, 4;
@%p443 bra BB91_691;

ld.u32 %r856, [%rd310+-16];
add.s32 %r958, %r856, %r958;

BB91_691:
bar.sync 0;
st.u32 [%rd310], %r958;
bar.sync 0;
setp.lt.s32	%p444, %r1, 8;
@%p444 bra BB91_693;

ld.u32 %r857, [%rd310+-32];
add.s32 %r958, %r857, %r958;

BB91_693:
bar.sync 0;
st.u32 [%rd310], %r958;
bar.sync 0;
setp.lt.s32	%p445, %r1, 16;
@%p445 bra BB91_695;

ld.u32 %r858, [%rd310+-64];
add.s32 %r958, %r858, %r958;

BB91_695:
bar.sync 0;
st.u32 [%rd310], %r958;
bar.sync 0;
setp.lt.s32	%p446, %r1, 32;
@%p446 bra BB91_697;

ld.u32 %r859, [%rd310+-128];
add.s32 %r958, %r859, %r958;

BB91_697:
bar.sync 0;
st.u32 [%rd310], %r958;
bar.sync 0;
setp.lt.s32	%p447, %r1, 64;
@%p447 bra BB91_699;

ld.u32 %r860, [%rd310+-256];
add.s32 %r958, %r860, %r958;

BB91_699:
bar.sync 0;
st.u32 [%rd310], %r958;
bar.sync 0;
ld.u32 %r990, [%rd233+508];
mov.u32 %r980, %r255;
@%p21 bra BB91_701;

ld.u32 %r980, [%rd310+-4];

BB91_701:
bar.sync 0;
st.u32 [%rd310], %r980;
bar.sync 0;
bra.uni BB91_702;

BB91_646:
@%p42 bra BB91_648;

ld.u32 %r837, [%rd233];
add.s32 %r838, %r837, %r255;
st.u32 [%rd233], %r838;

BB91_648:
setp.ge.s32	%p414, %r1, %r956;
mov.u32 %r988, %r255;
@%p414 bra BB91_650;

ld.u32 %r280, [%rd310];
mov.u32 %r988, %r280;

BB91_650:
mov.u32 %r973, %r988;
mov.u32 %r987, %r973;
bar.sync 0;
setp.le.s32	%p415, %r1, %r956;
setp.gt.s32	%p416, %r1, 0;
and.pred %p417, %p415, %p416;
@!%p417 bra BB91_652;
bra.uni BB91_651;

BB91_651:
ld.u32 %r839, [%rd310+-4];
add.s32 %r987, %r839, %r987;

BB91_652:
mov.u32 %r986, %r987;
bar.sync 0;
@%p414 bra BB91_654;

st.u32 [%rd310], %r986;

BB91_654:
setp.gt.s32	%p33, %r1, 1;
bar.sync 0;
setp.lt.s32	%p419, %r254, %r956;
and.pred %p420, %p419, %p33;
@!%p420 bra BB91_656;
bra.uni BB91_655;

BB91_655:
ld.u32 %r840, [%rd310+-8];
add.s32 %r986, %r840, %r986;

BB91_656:
mov.u32 %r985, %r986;
bar.sync 0;
@%p414 bra BB91_658;

st.u32 [%rd310], %r985;

BB91_658:
setp.gt.s32	%p34, %r1, 3;
bar.sync 0;
add.s32 %r841, %r254, -2;
setp.lt.s32	%p422, %r841, %r956;
and.pred %p423, %p422, %p34;
@!%p423 bra BB91_660;
bra.uni BB91_659;

BB91_659:
ld.u32 %r842, [%rd310+-16];
add.s32 %r985, %r842, %r985;

BB91_660:
mov.u32 %r984, %r985;
bar.sync 0;
@%p414 bra BB91_662;

st.u32 [%rd310], %r984;

BB91_662:
setp.gt.s32	%p35, %r1, 7;
bar.sync 0;
add.s32 %r843, %r254, -6;
setp.lt.s32	%p425, %r843, %r956;
and.pred %p426, %p425, %p35;
@!%p426 bra BB91_664;
bra.uni BB91_663;

BB91_663:
ld.u32 %r844, [%rd310+-32];
add.s32 %r984, %r844, %r984;

BB91_664:
mov.u32 %r983, %r984;
bar.sync 0;
@%p414 bra BB91_666;

st.u32 [%rd310], %r983;

BB91_666:
setp.gt.s32	%p36, %r1, 15;
bar.sync 0;
add.s32 %r845, %r254, -14;
setp.lt.s32	%p428, %r845, %r956;
and.pred %p429, %p428, %p36;
@!%p429 bra BB91_668;
bra.uni BB91_667;

BB91_667:
ld.u32 %r846, [%rd310+-64];
add.s32 %r983, %r846, %r983;

BB91_668:
mov.u32 %r982, %r983;
bar.sync 0;
@%p414 bra BB91_670;

st.u32 [%rd310], %r982;

BB91_670:
setp.gt.s32	%p37, %r1, 31;
bar.sync 0;
add.s32 %r847, %r254, -30;
setp.lt.s32	%p431, %r847, %r956;
and.pred %p432, %p431, %p37;
@!%p432 bra BB91_672;
bra.uni BB91_671;

BB91_671:
ld.u32 %r848, [%rd310+-128];
add.s32 %r982, %r848, %r982;

BB91_672:
mov.u32 %r981, %r982;
bar.sync 0;
@%p414 bra BB91_674;

st.u32 [%rd310], %r981;

BB91_674:
setp.gt.s32	%p38, %r1, 63;
bar.sync 0;
add.s32 %r849, %r254, -62;
setp.lt.s32	%p434, %r849, %r956;
and.pred %p435, %p434, %p38;
@!%p435 bra BB91_676;
bra.uni BB91_675;

BB91_675:
ld.u32 %r850, [%rd310+-256];
add.s32 %r981, %r850, %r981;

BB91_676:
bar.sync 0;
@%p414 bra BB91_678;

st.u32 [%rd310], %r981;

BB91_678:
setp.lt.s32	%p39, %r1, %r956;
bar.sync 0;
add.s32 %r851, %r956, -1;
mul.wide.s32 %rd671, %r851, 4;
add.s64 %rd672, %rd233, %rd671;
ld.u32 %r990, [%rd672];
not.pred %p437, %p39;
or.pred %p439, %p21, %p437;
selp.b32	%r957, %r255, %r981, %p39;
@%p439 bra BB91_680;

ld.u32 %r957, [%rd310+-4];

BB91_680:
bar.sync 0;
@%p414 bra BB91_682;

st.u32 [%rd310], %r957;

BB91_682:
bar.sync 0;

BB91_702:
mov.u32 %r989, %r990;
@%p401 bra BB91_704;

ld.u32 %r1002, [%rd310];

BB91_704:
bar.sync 0;
mul.wide.s32 %rd673, %r259, 4;
add.s64 %rd363, %rd1, %rd673;
setp.ge.u64	%p450, %rd1, %rd363;
@%p450 bra BB91_706;

ld.local.u32 %r861, [%rd1];
add.s32 %r1002, %r861, %r1002;
st.u32 [%rd312], %r1002;

BB91_706:
setp.ge.u64	%p451, %rd313, %rd363;
@%p451 bra BB91_708;

ld.local.u32 %r862, [%rd1+4];
add.s32 %r1002, %r862, %r1002;
st.u32 [%rd312+4], %r1002;

BB91_708:
add.s64 %rd674, %rd313, 4;
setp.ge.u64	%p452, %rd674, %rd363;
@%p452 bra BB91_710;

ld.local.u32 %r863, [%rd1+8];
add.s32 %r1002, %r863, %r1002;
st.u32 [%rd312+8], %r1002;

BB91_710:
add.s64 %rd675, %rd313, 8;
setp.ge.u64	%p453, %rd675, %rd363;
@%p453 bra BB91_712;

ld.local.u32 %r864, [%rd1+12];
add.s32 %r1002, %r864, %r1002;
st.u32 [%rd312+12], %r1002;

BB91_712:
add.s64 %rd676, %rd313, 12;
setp.ge.u64	%p454, %rd676, %rd363;
@%p454 bra BB91_714;

ld.local.u32 %r865, [%rd1+16];
add.s32 %r1002, %r865, %r1002;
st.u32 [%rd312+16], %r1002;

BB91_714:
add.s64 %rd677, %rd313, 16;
setp.ge.u64	%p455, %rd677, %rd363;
@%p455 bra BB91_716;

ld.local.u32 %r866, [%rd1+20];
add.s32 %r1002, %r866, %r1002;
st.u32 [%rd312+20], %r1002;

BB91_716:
add.s64 %rd678, %rd313, 20;
setp.ge.u64	%p456, %rd678, %rd363;
@%p456 bra BB91_718;

ld.local.u32 %r867, [%rd1+24];
add.s32 %r1002, %r867, %r1002;
st.u32 [%rd312+24], %r1002;

BB91_718:
add.s64 %rd679, %rd313, 24;
setp.ge.u64	%p457, %rd679, %rd363;
@%p457 bra BB91_720;

ld.local.u32 %r868, [%rd1+28];
add.s32 %r1002, %r868, %r1002;
st.u32 [%rd312+28], %r1002;

BB91_720:
add.s64 %rd680, %rd313, 28;
setp.ge.u64	%p458, %rd680, %rd363;
@%p458 bra BB91_722;

ld.local.u32 %r869, [%rd1+32];
add.s32 %r870, %r869, %r1002;
st.u32 [%rd312+32], %r870;

BB91_722:
bar.sync 0;
@%p378 bra BB91_745;
bra.uni BB91_723;

BB91_745:
shl.b64 %rd684, %rd309, 2;
add.s64 %rd685, %rd838, %rd684;
ld.u32 %r889, [%rd310];
st.global.u32 [%rd685], %r889;
ld.u32 %r890, [%rd310+512];
st.global.u32 [%rd685+512], %r890;
ld.u32 %r891, [%rd310+1024];
st.global.u32 [%rd685+1024], %r891;
ld.u32 %r892, [%rd310+1536];
st.global.u32 [%rd685+1536], %r892;
ld.u32 %r893, [%rd310+2048];
st.global.u32 [%rd685+2048], %r893;
ld.u32 %r894, [%rd310+2560];
st.global.u32 [%rd685+2560], %r894;
ld.u32 %r895, [%rd310+3072];
st.global.u32 [%rd685+3072], %r895;
ld.u32 %r896, [%rd310+3584];
st.global.u32 [%rd685+3584], %r896;
ld.u32 %r897, [%rd310+4096];
st.global.u32 [%rd685+4096], %r897;
bra.uni BB91_746;

BB91_723:
mul.lo.s64 %rd681, %rd834, 1152;
add.s64 %rd682, %rd323, %rd681;
shl.b64 %rd683, %rd682, 2;
add.s64 %rd873, %rd2, %rd683;
mov.u64 %rd874, %rd233;
setp.ge.u64	%p459, %rd233, %rd345;
@%p459 bra BB91_746;

BB91_724:
sub.s64 %rd368, %rd345, %rd874;
setp.gt.s64	%p460, %rd368, 4604;
add.s64 %rd369, %rd874, %rd322;
@%p460 bra BB91_743;
bra.uni BB91_725;

BB91_743:
ld.u32 %r880, [%rd369];
st.global.u32 [%rd873+4], %r880;
ld.u32 %r881, [%rd369+512];
st.global.u32 [%rd873+516], %r881;
ld.u32 %r882, [%rd369+1024];
st.global.u32 [%rd873+1028], %r882;
ld.u32 %r883, [%rd369+1536];
st.global.u32 [%rd873+1540], %r883;
ld.u32 %r884, [%rd369+2048];
st.global.u32 [%rd873+2052], %r884;
ld.u32 %r885, [%rd369+2560];
st.global.u32 [%rd873+2564], %r885;
ld.u32 %r886, [%rd369+3072];
st.global.u32 [%rd873+3076], %r886;
ld.u32 %r887, [%rd369+3584];
st.global.u32 [%rd873+3588], %r887;
ld.u32 %r888, [%rd369+4096];
st.global.u32 [%rd873+4100], %r888;
bra.uni BB91_744;

BB91_725:
shr.s64 %rd370, %rd368, 2;
setp.ge.s64	%p461, %rd309, %rd370;
@%p461 bra BB91_727;

ld.u32 %r871, [%rd369];
st.global.u32 [%rd873+4], %r871;

BB91_727:
setp.ge.s64	%p462, %rd314, %rd370;
@%p462 bra BB91_729;

ld.u32 %r872, [%rd369+512];
st.global.u32 [%rd873+516], %r872;

BB91_729:
setp.ge.s64	%p463, %rd315, %rd370;
@%p463 bra BB91_731;

ld.u32 %r873, [%rd369+1024];
st.global.u32 [%rd873+1028], %r873;

BB91_731:
setp.ge.s64	%p464, %rd316, %rd370;
@%p464 bra BB91_733;

ld.u32 %r874, [%rd369+1536];
st.global.u32 [%rd873+1540], %r874;

BB91_733:
setp.ge.s64	%p465, %rd317, %rd370;
@%p465 bra BB91_735;

ld.u32 %r875, [%rd369+2048];
st.global.u32 [%rd873+2052], %r875;

BB91_735:
setp.ge.s64	%p466, %rd318, %rd370;
@%p466 bra BB91_737;

ld.u32 %r876, [%rd369+2560];
st.global.u32 [%rd873+2564], %r876;

BB91_737:
setp.ge.s64	%p467, %rd319, %rd370;
@%p467 bra BB91_739;

ld.u32 %r877, [%rd369+3072];
st.global.u32 [%rd873+3076], %r877;

BB91_739:
setp.ge.s64	%p468, %rd320, %rd370;
@%p468 bra BB91_741;

ld.u32 %r878, [%rd369+3584];
st.global.u32 [%rd873+3588], %r878;

BB91_741:
setp.ge.s64	%p469, %rd321, %rd370;
@%p469 bra BB91_744;

ld.u32 %r879, [%rd369+4096];
st.global.u32 [%rd873+4100], %r879;

BB91_744:
add.s64 %rd874, %rd874, 4608;
add.s64 %rd873, %rd873, 4608;
setp.lt.u64	%p470, %rd874, %rd345;
@%p470 bra BB91_724;

BB91_746:
bar.sync 0;
add.s64 %rd854, %rd327, 4608;
add.s64 %rd838, %rd838, 4608;
add.s64 %rd835, %rd326, 4608;
mov.u64 %rd847, %rd835;
sub.s64 %rd686, %rd10, %rd835;
setp.gt.s64	%p471, %rd686, 0;
add.s64 %rd834, %rd834, 1;
@%p471 bra BB91_579;

BB91_747:
@%p42 bra BB91_763;


	{ 
.reg .pred p; 
isspacep.shared p, %rd233; 
selp.u32 %r898, 1, 0, p; 
} 


	setp.eq.s32	%p473, %r898, 0;
@%p473 bra BB91_762;

mov.u64 %rd688, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd689, %rd688;
sub.s64 %rd379, %rd233, %rd689;
setp.eq.s64	%p474, %rd233, 0;
@%p474 bra BB91_763;

add.s64 %rd690, %rd379, -16;
add.s64 %rd692, %rd688, %rd690;
add.s64 %rd381, %rd689, %rd690;
ld.shared.u8 %rs49, [%rd692];
or.b16 %rs50, %rs49, 1;
st.shared.u8 [%rd692], %rs50;
ld.shared.u64 %rd382, [%rd692+8];
setp.eq.s64	%p475, %rd382, 0;
mov.u64 %rd878, %rd381;
@%p475 bra BB91_756;

mov.u64 %rd383, %rd381;
ld.u8 %rs51, [%rd382];
and.b16 %rs52, %rs51, 1;
setp.eq.b16	%p476, %rs52, 1;
mov.u64 %rd878, %rd383;
@!%p476 bra BB91_756;
bra.uni BB91_752;

BB91_752:
ld.u64 %rd385, [%rd382];
shr.u64 %rd386, %rd385, 1;
add.s64 %rd387, %rd382, 16;
add.s64 %rd388, %rd387, %rd386;
ld.shared.u64 %rd694, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p477, %rd388, %rd694;
mov.u64 %rd878, %rd382;
@%p477 bra BB91_756;

ld.u8 %rs53, [%rd388];
and.b16 %rs54, %rs53, 1;
setp.eq.b16	%p478, %rs54, 1;
mov.u64 %rd875, %rd382;
mov.u64 %rd878, %rd875;
@!%p478 bra BB91_756;
bra.uni BB91_754;

BB91_754:
ld.u64 %rd695, [%rd388];
shr.u64 %rd696, %rd695, 1;
add.s64 %rd697, %rd696, %rd386;
add.s64 %rd698, %rd697, 16;
shl.b64 %rd699, %rd698, 1;
and.b64 %rd700, %rd385, 1;
or.b64 %rd701, %rd699, %rd700;
st.u64 [%rd382], %rd701;
and.b64 %rd389, %rd698, 9223372036854775807;
add.s64 %rd702, %rd387, %rd389;
ld.shared.u64 %rd703, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p479, %rd702, %rd703;
mov.u64 %rd876, %rd382;
mov.u64 %rd878, %rd876;
@%p479 bra BB91_756;

add.s64 %rd704, %rd389, %rd387;
st.u64 [%rd704+8], %rd382;
mov.u64 %rd878, %rd382;

BB91_756:
ld.u64 %rd392, [%rd878];
shr.u64 %rd393, %rd392, 1;
add.s64 %rd394, %rd878, 16;
add.s64 %rd395, %rd394, %rd393;
ld.shared.u64 %rd705, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p480, %rd395, %rd705;
@%p480 bra BB91_760;

ld.u8 %rs55, [%rd395];
and.b16 %rs56, %rs55, 1;
setp.eq.b16	%p481, %rs56, 1;
@!%p481 bra BB91_763;
bra.uni BB91_758;

BB91_758:
ld.u64 %rd706, [%rd395];
shr.u64 %rd707, %rd706, 1;
add.s64 %rd708, %rd707, %rd393;
add.s64 %rd709, %rd708, 16;
shl.b64 %rd710, %rd709, 1;
and.b64 %rd711, %rd392, 1;
or.b64 %rd712, %rd710, %rd711;
st.u64 [%rd878], %rd712;
and.b64 %rd396, %rd709, 9223372036854775807;
add.s64 %rd713, %rd394, %rd396;
ld.shared.u64 %rd714, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p482, %rd713, %rd714;
@%p482 bra BB91_763;

add.s64 %rd715, %rd396, %rd394;
st.u64 [%rd715+8], %rd878;
bra.uni BB91_763;

BB91_378:
setp.lt.u64	%p264, %rd202, %rd798;
@%p264 bra BB91_381;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd798;
bra.uni BB91_381;

BB91_762:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd233;
call.uni 
free, 
(
param0
);


	}

BB91_763:
bar.sync 0;

BB91_764:
ret;

BB91_760:
setp.lt.u64	%p483, %rd395, %rd878;
@%p483 bra BB91_763;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd878;
bra.uni BB91_763;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEElSK_5MulOpIiENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEElSK_5MulOpIiENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
.maxntid 512, 1, 1
{
.local .align 4 .b8 __local_depot92[12];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<205>;
.reg .b16 %rs<39>;
.reg .b32 %r<373>;
.reg .b64 %rd<490>;


mov.u64 %rd489, __local_depot92;
cvta.local.u64 %SP, %rd489;
ld.param.v2.u32 {%r143, %r144}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEElSK_5MulOpIiENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd154, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEElSK_5MulOpIiENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd155, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEElSK_5MulOpIiENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEElSK_5MulOpIiENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd155;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p26, %r1, 0;
mov.u64 %rd156, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd157, %rd156;
setp.eq.s64	%p27, %rd157, 0;
or.pred %p28, %p26, %p27;
@%p28 bra BB92_2;

cvt.s64.s32	%rd158, %r143;
mov.u32 %r147, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r147;
mov.u64 %rd159, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd160, %rd159;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd160;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd158;

BB92_2:
bar.sync 0;
bfe.s64 %rd161, %rd154, 0, 62;
setp.lt.s64	%p29, %rd161, 1;
@%p29 bra BB92_288;

ld.global.u32 %r370, [%rd2];
bar.sync 0;
@%p26 bra BB92_5;

st.global.u32 [%rd3], %r370;

BB92_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB92_26;
bra.uni BB92_6;

BB92_6:
ld.shared.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd438, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd445, %rd438;
setp.eq.s64	%p31, %rd5, %rd445;
mov.u64 %rd443, %rd5;
@%p31 bra BB92_10;

mov.u64 %rd444, %rd443;

BB92_8:
mov.u64 %rd440, %rd445;
mov.u64 %rd443, %rd444;
mov.u64 %rd444, %rd440;
ld.shared.u8 %rs23, [%rd438];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p32, %rs24, 1;
not.pred %p33, %p32;
ld.shared.u64 %rd10, [%rd438];
setp.lt.u64	%p34, %rd10, 12288;
or.pred %p35, %p33, %p34;
@!%p35 bra BB92_10;
bra.uni BB92_9;

BB92_9:
shr.u64 %rd164, %rd10, 1;
add.s64 %rd165, %rd438, %rd164;
add.s64 %rd438, %rd165, 16;
add.s64 %rd166, %rd444, %rd164;
add.s64 %rd445, %rd166, 16;
setp.ne.s64	%p36, %rd445, %rd5;
mov.u64 %rd443, %rd444;
@%p36 bra BB92_8;

BB92_10:
setp.eq.s64	%p38, %rd443, %rd5;
mov.pred %p204, 0;
@%p38 bra BB92_12;

ld.u64 %rd168, [%rd443];
shr.u64 %rd169, %rd168, 1;
add.s64 %rd170, %rd443, %rd169;
add.s64 %rd449, %rd170, 16;
setp.ne.s64	%p204, %rd449, %rd5;

BB92_12:
@%p204 bra BB92_18;
bra.uni BB92_13;

BB92_18:
ld.u64 %rd21, [%rd449];
and.b64 %rd185, %rd21, -32;
setp.eq.s64	%p42, %rd185, 12288;
cvt.u16.u64	%rs38, %rd21;
@%p42 bra BB92_21;

add.s64 %rd22, %rd449, 16;
ld.u64 %rd186, [%rd449+6160];
and.b64 %rd187, %rd186, 1;
add.s64 %rd188, %rd21, -12320;
and.b64 %rd189, %rd188, -2;
or.b64 %rd190, %rd187, %rd189;
st.u64 [%rd449+6160], %rd190;
st.u64 [%rd449+6168], %rd449;
cvt.u16.u64	%rs26, %rd188;
or.b16 %rs27, %rs26, 1;
and.b64 %rd191, %rd21, 1;
or.b64 %rd192, %rd191, 12288;
st.u64 [%rd449], %rd192;
st.u8 [%rd449+6160], %rs27;
ld.u64 %rd193, [%rd449+6160];
shr.u64 %rd23, %rd193, 1;
add.s64 %rd194, %rd23, %rd22;
add.s64 %rd195, %rd194, 6160;
ld.shared.u64 %rd196, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p43, %rd195, %rd196;
cvt.u16.u64	%rs28, %rd21;
and.b16 %rs38, %rs28, 1;
@%p43 bra BB92_21;

add.s64 %rd197, %rd22, 6144;
st.u64 [%rd194+6168], %rd197;
ld.u8 %rs38, [%rd449];

BB92_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd449], %rs29;
bra.uni BB92_22;

BB92_13:
mov.u64 %rd172, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd173, %rd172;
sub.s64 %rd174, %rd5, %rd173;
add.s64 %rd175, %rd174, 6160;
ld.shared.u64 %rd176, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p39, %rd175, %rd176;
mov.u64 %rd447, -1;
mov.u64 %rd448, %rd5;
@%p39 bra BB92_15;

add.s64 %rd16, %rd5, 6160;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd16;
mov.u64 %rd447, %rd16;
mov.u64 %rd448, %rd16;

BB92_15:
mov.u64 %rd17, %rd448;
setp.eq.s64	%p40, %rd447, -1;
@%p40 bra BB92_17;

mov.u64 %rd177, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd178, %rd177;
sub.s64 %rd179, %rd5, %rd178;
add.s64 %rd180, %rd177, %rd179;
ld.shared.u64 %rd181, [%rd180];
and.b64 %rd182, %rd181, 1;
or.b64 %rd183, %rd182, 12288;
st.shared.u64 [%rd180], %rd183;
st.shared.u64 [%rd180+8], %rd443;
mov.u16 %rs25, 0;
st.shared.u8 [%rd180], %rs25;

BB92_17:
mov.u64 %rd449, %rd5;
setp.eq.s64	%p41, %rd5, %rd17;
mov.u64 %rd450, 0;
@%p41 bra BB92_23;

BB92_22:
add.s64 %rd450, %rd449, 16;

BB92_23:
mov.u64 %rd451, %rd450;
setp.ne.s64	%p44, %rd450, 0;
@%p44 bra BB92_25;

mov.u64 %rd199, 6144;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd199;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd451, [retval0+0];


	}

BB92_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd451;

BB92_26:
shl.b64 %rd200, %rd154, 2;
add.s64 %rd30, %rd1, %rd200;
add.s64 %rd480, %rd2, 4;
add.s64 %rd473, %rd1, 4;
add.s64 %rd464, %rd3, 4;
bar.sync 0;
ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r148, 1, 0, p; 
} 


	setp.eq.s32	%p45, %r148, 0;
add.s64 %rd35, %rd200, -4;
@%p45 bra BB92_149;

setp.lt.s64	%p46, %rd35, 1;
@%p46 bra BB92_271;

mov.u64 %rd203, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd204, %rd203;
sub.s64 %rd205, %rd34, %rd204;
add.s64 %rd206, %rd203, %rd205;
mov.u64 %rd452, %rd473;
mul.wide.s32 %rd207, %r1, 4;
add.s64 %rd37, %rd206, %rd207;

BB92_29:
mov.u32 %r3, %r370;
mov.u64 %rd475, %rd480;
mov.u64 %rd40, %rd475;
mov.u64 %rd468, %rd473;
mov.u64 %rd39, %rd468;
mov.u64 %rd461, %rd464;
mov.u64 %rd41, %rd461;
mov.u64 %rd38, %rd452;
sub.s64 %rd208, %rd38, %rd30;
shr.u64 %rd209, %rd208, 2;
neg.s64 %rd210, %rd209;
cvt.u32.u64	%r149, %rd210;
mov.u32 %r150, 1536;
min.s32 %r4, %r149, %r150;
setp.eq.s32	%p47, %r4, 1536;
@%p47 bra BB92_41;
bra.uni BB92_30;

BB92_41:
add.s64 %rd238, %rd40, %rd207;
ld.global.u32 %r159, [%rd238];
ld.global.u32 %r160, [%rd238+2048];
ld.global.u32 %r161, [%rd238+4096];
st.shared.u32 [%rd37], %r159;
st.shared.u32 [%rd37+2048], %r160;
st.shared.u32 [%rd37+4096], %r161;
mov.u64 %rd455, 1536;
bra.uni BB92_42;

BB92_30:
cvt.s64.s32	%rd455, %r4;
setp.lt.s32	%p48, %r4, 1;
@%p48 bra BB92_42;

mov.u64 %rd453, %rd39;
mov.u64 %rd454, %rd206;
mov.u64 %rd472, %rd39;
mov.u64 %rd479, %rd40;

BB92_32:
mov.u64 %rd48, %rd479;
mov.u64 %rd47, %rd472;
mov.u64 %rd46, %rd454;
mov.u64 %rd45, %rd453;
mul.wide.s32 %rd214, %r4, 4;
add.s64 %rd215, %rd39, %rd214;
sub.s64 %rd216, %rd45, %rd215;
shr.s64 %rd217, %rd216, 2;
neg.s64 %rd49, %rd217;
setp.gt.s64	%p49, %rd49, 1535;
@%p49 bra BB92_39;
bra.uni BB92_33;

BB92_39:
add.s64 %rd231, %rd48, %rd207;
ld.global.u32 %r156, [%rd231];
add.s64 %rd232, %rd46, %rd207;
ld.global.u32 %r157, [%rd231+2048];
ld.global.u32 %r158, [%rd231+4096];
st.shared.u32 [%rd232], %r156;
st.shared.u32 [%rd232+2048], %r157;
st.shared.u32 [%rd232+4096], %r158;
bra.uni BB92_40;

BB92_33:
cvt.s64.s32	%rd218, %r1;
setp.ge.s64	%p50, %rd218, %rd49;
@%p50 bra BB92_35;

add.s64 %rd220, %rd48, %rd207;
ld.global.u32 %r151, [%rd220];
add.s64 %rd221, %rd46, %rd207;
st.shared.u32 [%rd221], %r151;

BB92_35:
add.s32 %r152, %r1, 512;
cvt.s64.s32	%rd222, %r152;
setp.ge.s64	%p51, %rd222, %rd49;
@%p51 bra BB92_37;

add.s64 %rd224, %rd48, %rd207;
ld.global.u32 %r153, [%rd224+2048];
add.s64 %rd225, %rd46, %rd207;
st.shared.u32 [%rd225+2048], %r153;

BB92_37:
add.s32 %r154, %r1, 1024;
cvt.s64.s32	%rd226, %r154;
setp.ge.s64	%p52, %rd226, %rd49;
@%p52 bra BB92_40;

add.s64 %rd228, %rd48, %rd207;
ld.global.u32 %r155, [%rd228+4096];
add.s64 %rd229, %rd46, %rd207;
st.shared.u32 [%rd229+4096], %r155;

BB92_40:
add.s64 %rd51, %rd48, 6144;
add.s64 %rd52, %rd46, 6144;
add.s64 %rd453, %rd47, 6144;
mov.u64 %rd53, %rd453;
sub.s64 %rd235, %rd215, %rd453;
setp.gt.s64	%p53, %rd235, 0;
mov.u64 %rd454, %rd52;
mov.u64 %rd472, %rd53;
mov.u64 %rd479, %rd51;
@%p53 bra BB92_32;

BB92_42:
bar.sync 0;
shl.b64 %rd241, %rd455, 2;
add.s64 %rd59, %rd34, %rd241;
sub.s64 %rd242, %rd59, %rd34;
shr.u64 %rd243, %rd242, 2;
cvt.u32.u64	%r5, %rd243;
cvt.s64.s32	%rd60, %r1;
mul.wide.s32 %rd244, %r1, -3;
add.s64 %rd245, %rd243, %rd244;
cvt.u32.u64	%r162, %rd245;
mov.u32 %r163, 3;
min.s32 %r6, %r162, %r163;
mov.u32 %r164, 0;
max.s32 %r7, %r6, %r164;
setp.gt.u32	%p54, %r7, 2;
@%p54 bra BB92_49;
bra.uni BB92_43;

BB92_49:
add.s64 %rd270, %rd203, %rd205;
mul.lo.s32 %r171, %r1, 3;
mul.wide.s32 %rd271, %r171, 4;
add.s64 %rd272, %rd270, %rd271;
ld.shared.u32 %r172, [%rd272];
add.u64 %rd273, %SP, 0;
cvta.to.local.u64 %rd274, %rd273;
ld.shared.u32 %r173, [%rd272+4];
ld.shared.u32 %r174, [%rd272+8];
st.local.u32 [%rd274], %r172;
st.local.u32 [%rd274+4], %r173;
st.local.u32 [%rd274+8], %r174;
bra.uni BB92_50;

BB92_43:
add.u64 %rd246, %SP, 0;
cvta.to.local.u64 %rd456, %rd246;
setp.lt.s32	%p55, %r6, 1;
@%p55 bra BB92_45;

add.s64 %rd250, %rd203, %rd205;
mul.lo.s32 %r165, %r1, 3;
mul.wide.s32 %rd251, %r165, 4;
add.s64 %rd252, %rd250, %rd251;
ld.shared.u32 %r166, [%rd252];
cvta.to.local.u64 %rd254, %rd246;
st.local.u32 [%rd254], %r166;
add.s64 %rd456, %rd254, 4;

BB92_45:
setp.lt.s32	%p56, %r7, 2;
@%p56 bra BB92_47;

add.s64 %rd258, %rd203, %rd205;
mul.lo.s32 %r167, %r1, 3;
mul.wide.s32 %rd259, %r167, 4;
add.s64 %rd260, %rd258, %rd259;
ld.shared.u32 %r168, [%rd260+4];
st.local.u32 [%rd456], %r168;
add.s64 %rd456, %rd456, 4;

BB92_47:
setp.lt.s32	%p57, %r7, 3;
@%p57 bra BB92_50;

add.s64 %rd264, %rd203, %rd205;
mul.lo.s32 %r169, %r1, 3;
mul.wide.s32 %rd265, %r169, 4;
add.s64 %rd266, %rd264, %rd265;
ld.shared.u32 %r170, [%rd266+8];
st.local.u32 [%rd456], %r170;

BB92_50:
setp.eq.s32	%p58, %r7, 0;
@%p58 bra BB92_55;

add.u64 %rd275, %SP, 0;
cvta.to.local.u64 %rd276, %rd275;
ld.local.u32 %r317, [%rd276];
mul.wide.u32 %rd277, %r7, 4;
add.s64 %rd278, %rd277, 17179869180;
shr.u64 %rd279, %rd278, 2;
cvt.u32.u64	%r9, %rd279;
setp.lt.s32	%p59, %r9, 1;
@%p59 bra BB92_53;

ld.local.u32 %r176, [%rd276+4];
mul.lo.s32 %r317, %r176, %r317;

BB92_53:
setp.lt.s32	%p60, %r9, 2;
@%p60 bra BB92_55;

ld.local.u32 %r177, [%rd276+8];
mul.lo.s32 %r317, %r177, %r317;

BB92_55:
bar.sync 0;
@%p58 bra BB92_57;

st.shared.u32 [%rd37], %r317;

BB92_57:
bar.sync 0;
setp.gt.s32	%p62, %r5, 1535;
mov.u32 %r314, 512;
@%p62 bra BB92_59;

add.s32 %r179, %r5, 2;
mul.hi.s32 %r180, %r179, 1431655766;
shr.u32 %r181, %r180, 31;
add.s32 %r314, %r180, %r181;

BB92_59:
add.s64 %rd457, %rd203, %rd205;
add.s64 %rd66, %rd457, %rd241;
setp.eq.s32	%p63, %r314, 512;
@%p63 bra BB92_105;
bra.uni BB92_60;

BB92_105:
@%p26 bra BB92_107;

ld.shared.u32 %r202, [%rd457];
mul.lo.s32 %r203, %r202, %r3;
st.shared.u32 [%rd457], %r203;

BB92_107:
setp.lt.s32	%p13, %r1, 1;
ld.shared.u32 %r316, [%rd37];
bar.sync 0;
@%p13 bra BB92_109;

ld.shared.u32 %r204, [%rd37+-4];
mul.lo.s32 %r316, %r204, %r316;

BB92_109:
bar.sync 0;
st.shared.u32 [%rd37], %r316;
bar.sync 0;
setp.lt.s32	%p99, %r1, 2;
@%p99 bra BB92_111;

ld.shared.u32 %r205, [%rd37+-8];
mul.lo.s32 %r316, %r205, %r316;

BB92_111:
bar.sync 0;
st.shared.u32 [%rd37], %r316;
bar.sync 0;
setp.lt.s32	%p100, %r1, 4;
@%p100 bra BB92_113;

ld.shared.u32 %r206, [%rd37+-16];
mul.lo.s32 %r316, %r206, %r316;

BB92_113:
bar.sync 0;
st.shared.u32 [%rd37], %r316;
bar.sync 0;
setp.lt.s32	%p101, %r1, 8;
@%p101 bra BB92_115;

ld.shared.u32 %r207, [%rd37+-32];
mul.lo.s32 %r316, %r207, %r316;

BB92_115:
bar.sync 0;
st.shared.u32 [%rd37], %r316;
bar.sync 0;
setp.lt.s32	%p102, %r1, 16;
@%p102 bra BB92_117;

ld.shared.u32 %r208, [%rd37+-64];
mul.lo.s32 %r316, %r208, %r316;

BB92_117:
bar.sync 0;
st.shared.u32 [%rd37], %r316;
bar.sync 0;
setp.lt.s32	%p103, %r1, 32;
@%p103 bra BB92_119;

ld.shared.u32 %r209, [%rd37+-128];
mul.lo.s32 %r316, %r209, %r316;

BB92_119:
bar.sync 0;
st.shared.u32 [%rd37], %r316;
bar.sync 0;
setp.lt.s32	%p104, %r1, 64;
@%p104 bra BB92_121;

ld.shared.u32 %r210, [%rd37+-256];
mul.lo.s32 %r316, %r210, %r316;

BB92_121:
bar.sync 0;
st.shared.u32 [%rd37], %r316;
bar.sync 0;
setp.lt.s32	%p105, %r1, 128;
@%p105 bra BB92_123;

ld.shared.u32 %r211, [%rd37+-512];
mul.lo.s32 %r316, %r211, %r316;

BB92_123:
bar.sync 0;
st.shared.u32 [%rd37], %r316;
bar.sync 0;
setp.lt.s32	%p106, %r1, 256;
@%p106 bra BB92_125;

ld.shared.u32 %r212, [%rd37+-1024];
mul.lo.s32 %r316, %r212, %r316;

BB92_125:
bar.sync 0;
st.shared.u32 [%rd37], %r316;
bar.sync 0;
ld.shared.u32 %r371, [%rd457+2044];
mov.u32 %r359, %r3;
@%p1 bra BB92_127;

ld.shared.u32 %r359, [%rd37+-4];

BB92_127:
bar.sync 0;
st.shared.u32 [%rd37], %r359;
bar.sync 0;
bra.uni BB92_128;

BB92_60:
@%p26 bra BB92_62;

ld.shared.u32 %r182, [%rd457];
mul.lo.s32 %r183, %r182, %r3;
st.shared.u32 [%rd457], %r183;

BB92_62:
setp.ge.s32	%p65, %r1, %r314;
mov.u32 %r369, %r3;
@%p65 bra BB92_64;

ld.shared.u32 %r16, [%rd37];
mov.u32 %r369, %r16;

BB92_64:
mov.u32 %r326, %r369;
mov.u32 %r368, %r326;
bar.sync 0;
setp.le.s32	%p66, %r1, %r314;
setp.gt.s32	%p67, %r1, 0;
and.pred %p68, %p66, %p67;
@!%p68 bra BB92_66;
bra.uni BB92_65;

BB92_65:
ld.shared.u32 %r184, [%rd37+-4];
mul.lo.s32 %r368, %r184, %r368;

BB92_66:
mov.u32 %r367, %r368;
bar.sync 0;
@%p65 bra BB92_68;

st.shared.u32 [%rd37], %r367;

BB92_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r185, %r1, -2;
setp.lt.s32	%p70, %r185, %r314;
and.pred %p71, %p70, %p4;
@!%p71 bra BB92_70;
bra.uni BB92_69;

BB92_69:
ld.shared.u32 %r186, [%rd37+-8];
mul.lo.s32 %r367, %r186, %r367;

BB92_70:
mov.u32 %r366, %r367;
bar.sync 0;
@%p65 bra BB92_72;

st.shared.u32 [%rd37], %r366;

BB92_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r187, %r1, -4;
setp.lt.s32	%p73, %r187, %r314;
and.pred %p74, %p73, %p5;
@!%p74 bra BB92_74;
bra.uni BB92_73;

BB92_73:
ld.shared.u32 %r188, [%rd37+-16];
mul.lo.s32 %r366, %r188, %r366;

BB92_74:
mov.u32 %r365, %r366;
bar.sync 0;
@%p65 bra BB92_76;

st.shared.u32 [%rd37], %r365;

BB92_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r189, %r1, -8;
setp.lt.s32	%p76, %r189, %r314;
and.pred %p77, %p76, %p6;
@!%p77 bra BB92_78;
bra.uni BB92_77;

BB92_77:
ld.shared.u32 %r190, [%rd37+-32];
mul.lo.s32 %r365, %r190, %r365;

BB92_78:
mov.u32 %r364, %r365;
bar.sync 0;
@%p65 bra BB92_80;

st.shared.u32 [%rd37], %r364;

BB92_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r191, %r1, -16;
setp.lt.s32	%p79, %r191, %r314;
and.pred %p80, %p79, %p7;
@!%p80 bra BB92_82;
bra.uni BB92_81;

BB92_81:
ld.shared.u32 %r192, [%rd37+-64];
mul.lo.s32 %r364, %r192, %r364;

BB92_82:
mov.u32 %r363, %r364;
bar.sync 0;
@%p65 bra BB92_84;

st.shared.u32 [%rd37], %r363;

BB92_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r193, %r1, -32;
setp.lt.s32	%p82, %r193, %r314;
and.pred %p83, %p82, %p8;
@!%p83 bra BB92_86;
bra.uni BB92_85;

BB92_85:
ld.shared.u32 %r194, [%rd37+-128];
mul.lo.s32 %r363, %r194, %r363;

BB92_86:
mov.u32 %r362, %r363;
bar.sync 0;
@%p65 bra BB92_88;

st.shared.u32 [%rd37], %r362;

BB92_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r195, %r1, -64;
setp.lt.s32	%p85, %r195, %r314;
and.pred %p86, %p85, %p9;
@!%p86 bra BB92_90;
bra.uni BB92_89;

BB92_89:
ld.shared.u32 %r196, [%rd37+-256];
mul.lo.s32 %r362, %r196, %r362;

BB92_90:
mov.u32 %r361, %r362;
bar.sync 0;
@%p65 bra BB92_92;

st.shared.u32 [%rd37], %r361;

BB92_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r197, %r1, -128;
setp.lt.s32	%p88, %r197, %r314;
and.pred %p89, %p88, %p10;
@!%p89 bra BB92_94;
bra.uni BB92_93;

BB92_93:
ld.shared.u32 %r198, [%rd37+-512];
mul.lo.s32 %r361, %r198, %r361;

BB92_94:
mov.u32 %r360, %r361;
bar.sync 0;
@%p65 bra BB92_96;

st.shared.u32 [%rd37], %r360;

BB92_96:
setp.gt.s32	%p11, %r1, 255;
bar.sync 0;
add.s32 %r199, %r1, -256;
setp.lt.s32	%p91, %r199, %r314;
and.pred %p92, %p91, %p11;
@!%p92 bra BB92_98;
bra.uni BB92_97;

BB92_97:
ld.shared.u32 %r200, [%rd37+-1024];
mul.lo.s32 %r360, %r200, %r360;

BB92_98:
bar.sync 0;
@%p65 bra BB92_100;

st.shared.u32 [%rd37], %r360;

BB92_100:
setp.lt.s32	%p12, %r1, %r314;
bar.sync 0;
add.s32 %r201, %r314, -1;
mul.wide.s32 %rd289, %r201, 4;
add.s64 %rd290, %rd457, %rd289;
ld.shared.u32 %r371, [%rd290];
not.pred %p94, %p12;
or.pred %p96, %p1, %p94;
selp.b32	%r315, %r3, %r360, %p12;
@%p96 bra BB92_102;

ld.shared.u32 %r315, [%rd37+-4];

BB92_102:
bar.sync 0;
@%p65 bra BB92_104;

st.shared.u32 [%rd37], %r315;

BB92_104:
bar.sync 0;

BB92_128:
mov.u32 %r370, %r371;
@%p58 bra BB92_130;

ld.shared.u32 %r317, [%rd37];

BB92_130:
add.u64 %rd291, %SP, 0;
cvta.to.local.u64 %rd69, %rd291;
bar.sync 0;
mul.wide.s32 %rd292, %r7, 4;
add.s64 %rd71, %rd69, %rd292;
setp.ge.u64	%p109, %rd69, %rd71;
@%p109 bra BB92_132;

ld.local.u32 %r213, [%rd69];
mul.lo.s32 %r317, %r213, %r317;
add.s64 %rd298, %rd203, %rd205;
mul.lo.s32 %r214, %r1, 3;
mul.wide.s32 %rd299, %r214, 4;
add.s64 %rd300, %rd298, %rd299;
st.shared.u32 [%rd300], %r317;

BB92_132:
add.s64 %rd72, %rd69, 4;
setp.ge.u64	%p110, %rd72, %rd71;
@%p110 bra BB92_134;

ld.local.u32 %r215, [%rd69+4];
mul.lo.s32 %r317, %r215, %r317;
add.s64 %rd306, %rd203, %rd205;
mul.lo.s32 %r216, %r1, 3;
mul.wide.s32 %rd307, %r216, 4;
add.s64 %rd308, %rd306, %rd307;
st.shared.u32 [%rd308+4], %r317;

BB92_134:
add.s64 %rd309, %rd72, 4;
setp.ge.u64	%p111, %rd309, %rd71;
@%p111 bra BB92_136;

ld.local.u32 %r217, [%rd69+8];
mul.lo.s32 %r218, %r217, %r317;
add.s64 %rd315, %rd203, %rd205;
mul.lo.s32 %r219, %r1, 3;
mul.wide.s32 %rd316, %r219, 4;
add.s64 %rd317, %rd315, %rd316;
st.shared.u32 [%rd317+8], %r218;

BB92_136:
bar.sync 0;
@%p47 bra BB92_147;
bra.uni BB92_137;

BB92_147:
add.s64 %rd326, %rd41, %rd207;
ld.shared.u32 %r228, [%rd37];
ld.shared.u32 %r229, [%rd37+2048];
ld.shared.u32 %r230, [%rd37+4096];
st.global.u32 [%rd326], %r228;
st.global.u32 [%rd326+2048], %r229;
st.global.u32 [%rd326+4096], %r230;
bra.uni BB92_148;

BB92_137:
mov.u64 %rd458, %rd34;
setp.ge.u64	%p112, %rd457, %rd66;
mov.u64 %rd463, %rd41;
@%p112 bra BB92_148;

BB92_138:
mov.u64 %rd77, %rd463;
sub.s64 %rd78, %rd59, %rd458;
setp.gt.s64	%p113, %rd78, 6140;
shl.b64 %rd321, %rd60, 2;
add.s64 %rd79, %rd457, %rd321;
add.s64 %rd80, %rd77, %rd321;
@%p113 bra BB92_145;
bra.uni BB92_139;

BB92_145:
ld.shared.u32 %r225, [%rd79];
ld.shared.u32 %r226, [%rd79+2048];
ld.shared.u32 %r227, [%rd79+4096];
st.global.u32 [%rd80], %r225;
st.global.u32 [%rd80+2048], %r226;
st.global.u32 [%rd80+4096], %r227;
bra.uni BB92_146;

BB92_139:
shr.s64 %rd81, %rd78, 2;
setp.ge.s64	%p114, %rd60, %rd81;
@%p114 bra BB92_141;

ld.shared.u32 %r220, [%rd79];
st.global.u32 [%rd80], %r220;

BB92_141:
add.s32 %r221, %r1, 512;
cvt.s64.s32	%rd323, %r221;
setp.ge.s64	%p115, %rd323, %rd81;
@%p115 bra BB92_143;

ld.shared.u32 %r222, [%rd79+2048];
st.global.u32 [%rd80+2048], %r222;

BB92_143:
add.s32 %r223, %r1, 1024;
cvt.s64.s32	%rd324, %r223;
setp.ge.s64	%p116, %rd324, %rd81;
@%p116 bra BB92_146;

ld.shared.u32 %r224, [%rd79+4096];
st.global.u32 [%rd80+4096], %r224;

BB92_146:
add.s64 %rd457, %rd457, 6144;
add.s64 %rd458, %rd458, 6144;
add.s64 %rd84, %rd77, 6144;
setp.lt.u64	%p117, %rd457, %rd66;
mov.u64 %rd463, %rd84;
@%p117 bra BB92_138;

BB92_148:
bar.sync 0;
add.s64 %rd480, %rd40, 6144;
add.s64 %rd464, %rd41, 6144;
add.s64 %rd452, %rd39, 6144;
mov.u64 %rd473, %rd452;
sub.s64 %rd327, %rd30, %rd452;
setp.gt.s64	%p118, %rd327, 0;
@%p118 bra BB92_29;
bra.uni BB92_271;

BB92_149:
setp.lt.s64	%p119, %rd35, 1;
@%p119 bra BB92_271;

mov.u64 %rd459, %rd473;
mul.wide.s32 %rd328, %r1, 4;
add.s64 %rd91, %rd34, %rd328;
mov.u64 %rd462, %rd464;
mov.u64 %rd471, %rd473;
mov.u64 %rd478, %rd480;
mov.u32 %r357, %r370;

BB92_151:
mov.u32 %r69, %r357;
mov.u64 %rd476, %rd478;
mov.u64 %rd94, %rd476;
mov.u64 %rd469, %rd471;
mov.u64 %rd93, %rd469;
mov.u64 %rd92, %rd459;
sub.s64 %rd329, %rd92, %rd30;
shr.u64 %rd330, %rd329, 2;
neg.s64 %rd331, %rd330;
cvt.u32.u64	%r231, %rd331;
mov.u32 %r232, 1536;
min.s32 %r70, %r231, %r232;
setp.eq.s32	%p120, %r70, 1536;
@%p120 bra BB92_163;
bra.uni BB92_152;

BB92_163:
mul.wide.s32 %rd355, %r1, 4;
add.s64 %rd356, %rd94, %rd355;
ld.global.u32 %r241, [%rd356];
st.u32 [%rd91], %r241;
ld.global.u32 %r242, [%rd356+2048];
st.u32 [%rd91+2048], %r242;
ld.global.u32 %r243, [%rd356+4096];
st.u32 [%rd91+4096], %r243;
mov.u64 %rd481, 1536;
bra.uni BB92_164;

BB92_152:
cvt.s64.s32	%rd481, %r70;
setp.lt.s32	%p121, %r70, 1;
@%p121 bra BB92_164;

mov.u64 %rd466, %rd34;
mov.u64 %rd465, %rd93;
mov.u64 %rd470, %rd93;
mov.u64 %rd477, %rd94;

BB92_154:
mov.u64 %rd102, %rd477;
mov.u64 %rd101, %rd470;
mov.u64 %rd99, %rd465;
mul.wide.s32 %rd332, %r70, 4;
add.s64 %rd333, %rd93, %rd332;
sub.s64 %rd334, %rd99, %rd333;
shr.s64 %rd335, %rd334, 2;
neg.s64 %rd103, %rd335;
setp.gt.s64	%p122, %rd103, 1535;
@%p122 bra BB92_161;
bra.uni BB92_155;

BB92_161:
add.s64 %rd349, %rd102, %rd328;
ld.global.u32 %r238, [%rd349];
add.s64 %rd350, %rd466, %rd328;
st.u32 [%rd350], %r238;
ld.global.u32 %r239, [%rd349+2048];
st.u32 [%rd350+2048], %r239;
ld.global.u32 %r240, [%rd349+4096];
st.u32 [%rd350+4096], %r240;
bra.uni BB92_162;

BB92_155:
cvt.s64.s32	%rd336, %r1;
setp.ge.s64	%p123, %rd336, %rd103;
@%p123 bra BB92_157;

add.s64 %rd338, %rd102, %rd328;
ld.global.u32 %r233, [%rd338];
add.s64 %rd339, %rd466, %rd328;
st.u32 [%rd339], %r233;

BB92_157:
add.s32 %r234, %r1, 512;
cvt.s64.s32	%rd340, %r234;
setp.ge.s64	%p124, %rd340, %rd103;
@%p124 bra BB92_159;

add.s64 %rd342, %rd102, %rd328;
ld.global.u32 %r235, [%rd342+2048];
add.s64 %rd343, %rd466, %rd328;
st.u32 [%rd343+2048], %r235;

BB92_159:
add.s32 %r236, %r1, 1024;
cvt.s64.s32	%rd344, %r236;
setp.ge.s64	%p125, %rd344, %rd103;
@%p125 bra BB92_162;

add.s64 %rd346, %rd102, %rd328;
ld.global.u32 %r237, [%rd346+4096];
add.s64 %rd347, %rd466, %rd328;
st.u32 [%rd347+4096], %r237;

BB92_162:
add.s64 %rd105, %rd102, 6144;
add.s64 %rd466, %rd466, 6144;
add.s64 %rd465, %rd101, 6144;
mov.u64 %rd107, %rd465;
sub.s64 %rd353, %rd333, %rd465;
setp.gt.s64	%p126, %rd353, 0;
mov.u64 %rd470, %rd107;
mov.u64 %rd477, %rd105;
@%p126 bra BB92_154;

BB92_164:
bar.sync 0;
shl.b64 %rd357, %rd481, 2;
add.s64 %rd110, %rd34, %rd357;
and.b64 %rd358, %rd481, 4611686018427387903;
cvt.u32.u64	%r71, %rd481;
mul.wide.s32 %rd359, %r1, -3;
add.s64 %rd360, %rd358, %rd359;
cvt.u32.u64	%r244, %rd360;
mov.u32 %r245, 3;
min.s32 %r72, %r244, %r245;
mov.u32 %r246, 0;
max.s32 %r73, %r72, %r246;
setp.gt.u32	%p127, %r73, 2;
@%p127 bra BB92_171;
bra.uni BB92_165;

BB92_171:
mul.lo.s32 %r253, %r1, 3;
mul.wide.s32 %rd370, %r253, 4;
add.s64 %rd371, %rd34, %rd370;
ld.u32 %r254, [%rd371];
add.u64 %rd372, %SP, 0;
cvta.to.local.u64 %rd373, %rd372;
st.local.u32 [%rd373], %r254;
ld.u32 %r255, [%rd371+4];
st.local.u32 [%rd373+4], %r255;
ld.u32 %r256, [%rd371+8];
st.local.u32 [%rd373+8], %r256;
bra.uni BB92_172;

BB92_165:
add.u64 %rd361, %SP, 0;
cvta.to.local.u64 %rd482, %rd361;
setp.lt.s32	%p128, %r72, 1;
@%p128 bra BB92_167;

mul.lo.s32 %r247, %r1, 3;
mul.wide.s32 %rd362, %r247, 4;
add.s64 %rd363, %rd34, %rd362;
ld.u32 %r248, [%rd363];
cvta.to.local.u64 %rd365, %rd361;
st.local.u32 [%rd365], %r248;
add.s64 %rd482, %rd365, 4;

BB92_167:
setp.lt.s32	%p129, %r73, 2;
@%p129 bra BB92_169;

mul.lo.s32 %r249, %r1, 3;
mul.wide.s32 %rd366, %r249, 4;
add.s64 %rd367, %rd34, %rd366;
ld.u32 %r250, [%rd367+4];
st.local.u32 [%rd482], %r250;
add.s64 %rd482, %rd482, 4;

BB92_169:
setp.lt.s32	%p130, %r73, 3;
@%p130 bra BB92_172;

mul.lo.s32 %r251, %r1, 3;
mul.wide.s32 %rd368, %r251, 4;
add.s64 %rd369, %rd34, %rd368;
ld.u32 %r252, [%rd369+8];
st.local.u32 [%rd482], %r252;

BB92_172:
setp.eq.s32	%p131, %r73, 0;
@%p131 bra BB92_177;

add.u64 %rd374, %SP, 0;
cvta.to.local.u64 %rd375, %rd374;
ld.local.u32 %r372, [%rd375];
mul.wide.u32 %rd376, %r73, 4;
add.s64 %rd377, %rd376, 17179869180;
shr.u64 %rd378, %rd377, 2;
cvt.u32.u64	%r75, %rd378;
setp.lt.s32	%p132, %r75, 1;
@%p132 bra BB92_175;

ld.local.u32 %r258, [%rd375+4];
mul.lo.s32 %r372, %r258, %r372;

BB92_175:
setp.lt.s32	%p133, %r75, 2;
@%p133 bra BB92_177;

ld.local.u32 %r259, [%rd375+8];
mul.lo.s32 %r372, %r259, %r372;

BB92_177:
bar.sync 0;
@%p131 bra BB92_179;

st.u32 [%rd91], %r372;

BB92_179:
bar.sync 0;
setp.gt.s32	%p135, %r71, 1535;
mov.u32 %r318, 512;
@%p135 bra BB92_181;

add.s32 %r261, %r71, 2;
mul.hi.s32 %r262, %r261, 1431655766;
shr.u32 %r263, %r262, 31;
add.s32 %r318, %r262, %r263;

BB92_181:
setp.eq.s32	%p136, %r318, 512;
@%p136 bra BB92_227;
bra.uni BB92_182;

BB92_227:
@%p26 bra BB92_229;

ld.u32 %r284, [%rd34];
mul.lo.s32 %r285, %r284, %r69;
st.u32 [%rd34], %r285;

BB92_229:
setp.lt.s32	%p24, %r1, 1;
ld.u32 %r320, [%rd91];
bar.sync 0;
@%p24 bra BB92_231;

ld.u32 %r286, [%rd91+-4];
mul.lo.s32 %r320, %r286, %r320;

BB92_231:
bar.sync 0;
st.u32 [%rd91], %r320;
bar.sync 0;
setp.lt.s32	%p172, %r1, 2;
@%p172 bra BB92_233;

ld.u32 %r287, [%rd91+-8];
mul.lo.s32 %r320, %r287, %r320;

BB92_233:
bar.sync 0;
st.u32 [%rd91], %r320;
bar.sync 0;
setp.lt.s32	%p173, %r1, 4;
@%p173 bra BB92_235;

ld.u32 %r288, [%rd91+-16];
mul.lo.s32 %r320, %r288, %r320;

BB92_235:
bar.sync 0;
st.u32 [%rd91], %r320;
bar.sync 0;
setp.lt.s32	%p174, %r1, 8;
@%p174 bra BB92_237;

ld.u32 %r289, [%rd91+-32];
mul.lo.s32 %r320, %r289, %r320;

BB92_237:
bar.sync 0;
st.u32 [%rd91], %r320;
bar.sync 0;
setp.lt.s32	%p175, %r1, 16;
@%p175 bra BB92_239;

ld.u32 %r290, [%rd91+-64];
mul.lo.s32 %r320, %r290, %r320;

BB92_239:
bar.sync 0;
st.u32 [%rd91], %r320;
bar.sync 0;
setp.lt.s32	%p176, %r1, 32;
@%p176 bra BB92_241;

ld.u32 %r291, [%rd91+-128];
mul.lo.s32 %r320, %r291, %r320;

BB92_241:
bar.sync 0;
st.u32 [%rd91], %r320;
bar.sync 0;
setp.lt.s32	%p177, %r1, 64;
@%p177 bra BB92_243;

ld.u32 %r292, [%rd91+-256];
mul.lo.s32 %r320, %r292, %r320;

BB92_243:
bar.sync 0;
st.u32 [%rd91], %r320;
bar.sync 0;
setp.lt.s32	%p178, %r1, 128;
@%p178 bra BB92_245;

ld.u32 %r293, [%rd91+-512];
mul.lo.s32 %r320, %r293, %r320;

BB92_245:
bar.sync 0;
st.u32 [%rd91], %r320;
bar.sync 0;
setp.lt.s32	%p179, %r1, 256;
@%p179 bra BB92_247;

ld.u32 %r294, [%rd91+-1024];
mul.lo.s32 %r320, %r294, %r320;

BB92_247:
bar.sync 0;
st.u32 [%rd91], %r320;
bar.sync 0;
ld.u32 %r358, [%rd34+2044];
mov.u32 %r346, %r69;
@%p1 bra BB92_249;

ld.u32 %r346, [%rd91+-4];

BB92_249:
bar.sync 0;
st.u32 [%rd91], %r346;
bar.sync 0;
bra.uni BB92_250;

BB92_182:
@%p26 bra BB92_184;

ld.u32 %r264, [%rd34];
mul.lo.s32 %r265, %r264, %r69;
st.u32 [%rd34], %r265;

BB92_184:
setp.ge.s32	%p138, %r1, %r318;
mov.u32 %r356, %r69;
@%p138 bra BB92_186;

ld.u32 %r82, [%rd91];
mov.u32 %r356, %r82;

BB92_186:
mov.u32 %r337, %r356;
mov.u32 %r355, %r337;
bar.sync 0;
setp.le.s32	%p139, %r1, %r318;
setp.gt.s32	%p140, %r1, 0;
and.pred %p141, %p139, %p140;
@!%p141 bra BB92_188;
bra.uni BB92_187;

BB92_187:
ld.u32 %r266, [%rd91+-4];
mul.lo.s32 %r355, %r266, %r355;

BB92_188:
mov.u32 %r354, %r355;
bar.sync 0;
@%p138 bra BB92_190;

st.u32 [%rd91], %r354;

BB92_190:
setp.gt.s32	%p15, %r1, 1;
bar.sync 0;
add.s32 %r267, %r1, -2;
setp.lt.s32	%p143, %r267, %r318;
and.pred %p144, %p143, %p15;
@!%p144 bra BB92_192;
bra.uni BB92_191;

BB92_191:
ld.u32 %r268, [%rd91+-8];
mul.lo.s32 %r354, %r268, %r354;

BB92_192:
mov.u32 %r353, %r354;
bar.sync 0;
@%p138 bra BB92_194;

st.u32 [%rd91], %r353;

BB92_194:
setp.gt.s32	%p16, %r1, 3;
bar.sync 0;
add.s32 %r269, %r1, -4;
setp.lt.s32	%p146, %r269, %r318;
and.pred %p147, %p146, %p16;
@!%p147 bra BB92_196;
bra.uni BB92_195;

BB92_195:
ld.u32 %r270, [%rd91+-16];
mul.lo.s32 %r353, %r270, %r353;

BB92_196:
mov.u32 %r352, %r353;
bar.sync 0;
@%p138 bra BB92_198;

st.u32 [%rd91], %r352;

BB92_198:
setp.gt.s32	%p17, %r1, 7;
bar.sync 0;
add.s32 %r271, %r1, -8;
setp.lt.s32	%p149, %r271, %r318;
and.pred %p150, %p149, %p17;
@!%p150 bra BB92_200;
bra.uni BB92_199;

BB92_199:
ld.u32 %r272, [%rd91+-32];
mul.lo.s32 %r352, %r272, %r352;

BB92_200:
mov.u32 %r351, %r352;
bar.sync 0;
@%p138 bra BB92_202;

st.u32 [%rd91], %r351;

BB92_202:
setp.gt.s32	%p18, %r1, 15;
bar.sync 0;
add.s32 %r273, %r1, -16;
setp.lt.s32	%p152, %r273, %r318;
and.pred %p153, %p152, %p18;
@!%p153 bra BB92_204;
bra.uni BB92_203;

BB92_203:
ld.u32 %r274, [%rd91+-64];
mul.lo.s32 %r351, %r274, %r351;

BB92_204:
mov.u32 %r350, %r351;
bar.sync 0;
@%p138 bra BB92_206;

st.u32 [%rd91], %r350;

BB92_206:
setp.gt.s32	%p19, %r1, 31;
bar.sync 0;
add.s32 %r275, %r1, -32;
setp.lt.s32	%p155, %r275, %r318;
and.pred %p156, %p155, %p19;
@!%p156 bra BB92_208;
bra.uni BB92_207;

BB92_207:
ld.u32 %r276, [%rd91+-128];
mul.lo.s32 %r350, %r276, %r350;

BB92_208:
mov.u32 %r349, %r350;
bar.sync 0;
@%p138 bra BB92_210;

st.u32 [%rd91], %r349;

BB92_210:
setp.gt.s32	%p20, %r1, 63;
bar.sync 0;
add.s32 %r277, %r1, -64;
setp.lt.s32	%p158, %r277, %r318;
and.pred %p159, %p158, %p20;
@!%p159 bra BB92_212;
bra.uni BB92_211;

BB92_211:
ld.u32 %r278, [%rd91+-256];
mul.lo.s32 %r349, %r278, %r349;

BB92_212:
mov.u32 %r348, %r349;
bar.sync 0;
@%p138 bra BB92_214;

st.u32 [%rd91], %r348;

BB92_214:
setp.gt.s32	%p21, %r1, 127;
bar.sync 0;
add.s32 %r279, %r1, -128;
setp.lt.s32	%p161, %r279, %r318;
and.pred %p162, %p161, %p21;
@!%p162 bra BB92_216;
bra.uni BB92_215;

BB92_215:
ld.u32 %r280, [%rd91+-512];
mul.lo.s32 %r348, %r280, %r348;

BB92_216:
mov.u32 %r347, %r348;
bar.sync 0;
@%p138 bra BB92_218;

st.u32 [%rd91], %r347;

BB92_218:
setp.gt.s32	%p22, %r1, 255;
bar.sync 0;
add.s32 %r281, %r1, -256;
setp.lt.s32	%p164, %r281, %r318;
and.pred %p165, %p164, %p22;
@!%p165 bra BB92_220;
bra.uni BB92_219;

BB92_219:
ld.u32 %r282, [%rd91+-1024];
mul.lo.s32 %r347, %r282, %r347;

BB92_220:
bar.sync 0;
@%p138 bra BB92_222;

st.u32 [%rd91], %r347;

BB92_222:
setp.lt.s32	%p23, %r1, %r318;
bar.sync 0;
add.s32 %r283, %r318, -1;
mul.wide.s32 %rd383, %r283, 4;
add.s64 %rd384, %rd34, %rd383;
ld.u32 %r358, [%rd384];
not.pred %p167, %p23;
or.pred %p169, %p1, %p167;
selp.b32	%r319, %r69, %r347, %p23;
@%p169 bra BB92_224;

ld.u32 %r319, [%rd91+-4];

BB92_224:
bar.sync 0;
@%p138 bra BB92_226;

st.u32 [%rd91], %r319;

BB92_226:
bar.sync 0;

BB92_250:
mov.u32 %r357, %r358;
@%p131 bra BB92_252;

ld.u32 %r372, [%rd91];

BB92_252:
add.u64 %rd385, %SP, 0;
cvta.to.local.u64 %rd117, %rd385;
bar.sync 0;
mul.wide.s32 %rd386, %r73, 4;
add.s64 %rd119, %rd117, %rd386;
setp.ge.u64	%p182, %rd117, %rd119;
@%p182 bra BB92_254;

ld.local.u32 %r295, [%rd117];
mul.lo.s32 %r372, %r295, %r372;
mul.lo.s32 %r296, %r1, 3;
mul.wide.s32 %rd389, %r296, 4;
add.s64 %rd390, %rd34, %rd389;
st.u32 [%rd390], %r372;

BB92_254:
add.s64 %rd120, %rd117, 4;
setp.ge.u64	%p183, %rd120, %rd119;
@%p183 bra BB92_256;

ld.local.u32 %r297, [%rd117+4];
mul.lo.s32 %r372, %r297, %r372;
mul.lo.s32 %r298, %r1, 3;
mul.wide.s32 %rd393, %r298, 4;
add.s64 %rd394, %rd34, %rd393;
st.u32 [%rd394+4], %r372;

BB92_256:
add.s64 %rd395, %rd120, 4;
setp.ge.u64	%p184, %rd395, %rd119;
@%p184 bra BB92_258;

ld.local.u32 %r299, [%rd117+8];
mul.lo.s32 %r300, %r299, %r372;
mul.lo.s32 %r301, %r1, 3;
mul.wide.s32 %rd398, %r301, 4;
add.s64 %rd399, %rd34, %rd398;
st.u32 [%rd399+8], %r300;

BB92_258:
bar.sync 0;
@%p120 bra BB92_269;
bra.uni BB92_259;

BB92_269:
mul.wide.s32 %rd406, %r1, 4;
add.s64 %rd407, %rd462, %rd406;
ld.u32 %r310, [%rd91];
st.global.u32 [%rd407], %r310;
ld.u32 %r311, [%rd91+2048];
st.global.u32 [%rd407+2048], %r311;
ld.u32 %r312, [%rd91+4096];
st.global.u32 [%rd407+4096], %r312;
bra.uni BB92_270;

BB92_259:
mov.u64 %rd483, 0;
setp.ge.u64	%p185, %rd34, %rd110;
mov.u64 %rd484, %rd328;
@%p185 bra BB92_270;

BB92_260:
mov.u64 %rd123, %rd484;
add.s64 %rd401, %rd34, %rd483;
sub.s64 %rd124, %rd110, %rd401;
setp.gt.s64	%p186, %rd124, 6140;
add.s64 %rd125, %rd34, %rd123;
add.s64 %rd126, %rd462, %rd123;
@%p186 bra BB92_267;
bra.uni BB92_261;

BB92_267:
ld.u32 %r307, [%rd125];
st.global.u32 [%rd126], %r307;
ld.u32 %r308, [%rd125+2048];
st.global.u32 [%rd126+2048], %r308;
ld.u32 %r309, [%rd125+4096];
st.global.u32 [%rd126+4096], %r309;
bra.uni BB92_268;

BB92_261:
shr.s64 %rd127, %rd124, 2;
cvt.s64.s32	%rd402, %r1;
setp.ge.s64	%p187, %rd402, %rd127;
@%p187 bra BB92_263;

ld.u32 %r302, [%rd125];
st.global.u32 [%rd126], %r302;

BB92_263:
add.s32 %r303, %r1, 512;
cvt.s64.s32	%rd403, %r303;
setp.ge.s64	%p188, %rd403, %rd127;
@%p188 bra BB92_265;

ld.u32 %r304, [%rd125+2048];
st.global.u32 [%rd126+2048], %r304;

BB92_265:
add.s32 %r305, %r1, 1024;
cvt.s64.s32	%rd404, %r305;
setp.ge.s64	%p189, %rd404, %rd127;
@%p189 bra BB92_268;

ld.u32 %r306, [%rd125+4096];
st.global.u32 [%rd126+4096], %r306;

BB92_268:
add.s64 %rd128, %rd123, 6144;
add.s64 %rd483, %rd483, 6144;
add.s64 %rd405, %rd34, %rd483;
setp.lt.u64	%p190, %rd405, %rd110;
mov.u64 %rd484, %rd128;
@%p190 bra BB92_260;

BB92_270:
bar.sync 0;
add.s64 %rd478, %rd94, 6144;
add.s64 %rd462, %rd462, 6144;
add.s64 %rd459, %rd93, 6144;
mov.u64 %rd471, %rd459;
sub.s64 %rd408, %rd30, %rd459;
setp.gt.s64	%p191, %rd408, 0;
@%p191 bra BB92_151;

BB92_271:
@%p26 bra BB92_287;


	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r313, 1, 0, p; 
} 


	setp.eq.s32	%p193, %r313, 0;
@%p193 bra BB92_286;

mov.u64 %rd410, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd411, %rd410;
sub.s64 %rd135, %rd34, %rd411;
setp.eq.s64	%p194, %rd34, 0;
@%p194 bra BB92_287;

add.s64 %rd412, %rd135, -16;
add.s64 %rd414, %rd410, %rd412;
add.s64 %rd137, %rd411, %rd412;
ld.shared.u8 %rs30, [%rd414];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd414], %rs31;
ld.shared.u64 %rd138, [%rd414+8];
setp.eq.s64	%p195, %rd138, 0;
mov.u64 %rd488, %rd137;
@%p195 bra BB92_280;

mov.u64 %rd139, %rd137;
ld.u8 %rs32, [%rd138];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p196, %rs33, 1;
mov.u64 %rd488, %rd139;
@!%p196 bra BB92_280;
bra.uni BB92_276;

BB92_276:
ld.u64 %rd141, [%rd138];
shr.u64 %rd142, %rd141, 1;
add.s64 %rd143, %rd138, 16;
add.s64 %rd144, %rd143, %rd142;
ld.shared.u64 %rd416, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p197, %rd144, %rd416;
mov.u64 %rd488, %rd138;
@%p197 bra BB92_280;

ld.u8 %rs34, [%rd144];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p198, %rs35, 1;
mov.u64 %rd485, %rd138;
mov.u64 %rd488, %rd485;
@!%p198 bra BB92_280;
bra.uni BB92_278;

BB92_278:
ld.u64 %rd417, [%rd144];
shr.u64 %rd418, %rd417, 1;
add.s64 %rd419, %rd418, %rd142;
add.s64 %rd420, %rd419, 16;
shl.b64 %rd421, %rd420, 1;
and.b64 %rd422, %rd141, 1;
or.b64 %rd423, %rd421, %rd422;
st.u64 [%rd138], %rd423;
and.b64 %rd145, %rd420, 9223372036854775807;
add.s64 %rd424, %rd143, %rd145;
ld.shared.u64 %rd425, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p199, %rd424, %rd425;
mov.u64 %rd486, %rd138;
mov.u64 %rd488, %rd486;
@%p199 bra BB92_280;

add.s64 %rd426, %rd145, %rd143;
st.u64 [%rd426+8], %rd138;
mov.u64 %rd488, %rd138;

BB92_280:
ld.u64 %rd148, [%rd488];
shr.u64 %rd149, %rd148, 1;
add.s64 %rd150, %rd488, 16;
add.s64 %rd151, %rd150, %rd149;
ld.shared.u64 %rd427, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p200, %rd151, %rd427;
@%p200 bra BB92_284;

ld.u8 %rs36, [%rd151];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p201, %rs37, 1;
@!%p201 bra BB92_287;
bra.uni BB92_282;

BB92_282:
ld.u64 %rd428, [%rd151];
shr.u64 %rd429, %rd428, 1;
add.s64 %rd430, %rd429, %rd149;
add.s64 %rd431, %rd430, 16;
shl.b64 %rd432, %rd431, 1;
and.b64 %rd433, %rd148, 1;
or.b64 %rd434, %rd432, %rd433;
st.u64 [%rd488], %rd434;
and.b64 %rd152, %rd431, 9223372036854775807;
add.s64 %rd435, %rd150, %rd152;
ld.shared.u64 %rd436, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p202, %rd435, %rd436;
@%p202 bra BB92_287;

add.s64 %rd437, %rd152, %rd150;
st.u64 [%rd437+8], %rd488;
bra.uni BB92_287;

BB92_286:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
call.uni 
free, 
(
param0
);


	}

BB92_287:
bar.sync 0;

BB92_288:
ret;

BB92_284:
setp.lt.u64	%p203, %rd151, %rd488;
@%p203 bra BB92_287;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd488;
bra.uni BB92_287;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIiENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIiENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0[104]
)
.maxntid 128, 1, 1
{
.reg .pred %p<90>;
.reg .b16 %rs<39>;
.reg .b32 %r<189>;
.reg .b64 %rd<277>;


ld.param.v2.u32 {%r52, %r53}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIiENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r54, %r55}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIiENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd84, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIiENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd83, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIiENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd82, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIiENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd81, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIiENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd79, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIiENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd78, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIiENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd85, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd86, %rd85;
setp.eq.s64	%p6, %rd86, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB93_2;

cvt.s64.s32	%rd87, %r54;
mov.u32 %r58, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r58;
mov.u64 %rd88, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd89, %rd88;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd89;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd87;

BB93_2:
cvta.to.global.u64 %rd3, %rd78;
mov.u32 %r59, %ctaid.x;
add.s32 %r2, %r59, %r53;
bar.sync 0;
cvt.s64.s32	%rd7, %r2;
mul.lo.s64 %rd90, %rd7, %rd81;
min.s64 %rd91, %rd83, %rd7;
add.s64 %rd92, %rd91, %rd90;
setp.lt.s64	%p8, %rd7, %rd83;
selp.u64	%rd93, 1, 0, %p8;
add.s64 %rd94, %rd93, %rd81;
add.s64 %rd95, %rd94, %rd92;
mul.lo.s64 %rd8, %rd92, %rd82;
mul.lo.s64 %rd96, %rd95, %rd82;
min.s64 %rd9, %rd96, %rd79;
shl.b64 %rd97, %rd8, 2;
add.s64 %rd98, %rd3, %rd97;
ld.global.u32 %r179, [%rd98];
bar.sync 0;
@%p5 bra BB93_23;

ld.shared.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd250, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd257, %rd250;
setp.eq.s64	%p10, %rd10, %rd257;
mov.u64 %rd255, %rd10;
@%p10 bra BB93_7;

mov.u64 %rd256, %rd255;

BB93_5:
mov.u64 %rd252, %rd257;
mov.u64 %rd255, %rd256;
mov.u64 %rd256, %rd252;
ld.shared.u8 %rs23, [%rd250];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p11, %rs24, 1;
not.pred %p12, %p11;
ld.shared.u64 %rd15, [%rd250];
setp.lt.u64	%p13, %rd15, 9216;
or.pred %p14, %p12, %p13;
@!%p14 bra BB93_7;
bra.uni BB93_6;

BB93_6:
shr.u64 %rd101, %rd15, 1;
add.s64 %rd102, %rd250, %rd101;
add.s64 %rd250, %rd102, 16;
add.s64 %rd103, %rd256, %rd101;
add.s64 %rd257, %rd103, 16;
setp.ne.s64	%p15, %rd257, %rd10;
mov.u64 %rd255, %rd256;
@%p15 bra BB93_5;

BB93_7:
setp.eq.s64	%p17, %rd255, %rd10;
mov.pred %p89, 0;
@%p17 bra BB93_9;

ld.u64 %rd105, [%rd255];
shr.u64 %rd106, %rd105, 1;
add.s64 %rd107, %rd255, %rd106;
add.s64 %rd261, %rd107, 16;
setp.ne.s64	%p89, %rd261, %rd10;

BB93_9:
@%p89 bra BB93_15;
bra.uni BB93_10;

BB93_15:
ld.u64 %rd26, [%rd261];
and.b64 %rd122, %rd26, -32;
setp.eq.s64	%p21, %rd122, 9216;
cvt.u16.u64	%rs38, %rd26;
@%p21 bra BB93_18;

add.s64 %rd27, %rd261, 16;
ld.u64 %rd123, [%rd261+4624];
and.b64 %rd124, %rd123, 1;
add.s64 %rd125, %rd26, -9248;
and.b64 %rd126, %rd125, -2;
or.b64 %rd127, %rd124, %rd126;
st.u64 [%rd261+4624], %rd127;
st.u64 [%rd261+4632], %rd261;
cvt.u16.u64	%rs26, %rd125;
or.b16 %rs27, %rs26, 1;
and.b64 %rd128, %rd26, 1;
or.b64 %rd129, %rd128, 9216;
st.u64 [%rd261], %rd129;
st.u8 [%rd261+4624], %rs27;
ld.u64 %rd130, [%rd261+4624];
shr.u64 %rd28, %rd130, 1;
add.s64 %rd131, %rd28, %rd27;
add.s64 %rd132, %rd131, 4624;
ld.shared.u64 %rd133, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p22, %rd132, %rd133;
cvt.u16.u64	%rs28, %rd26;
and.b16 %rs38, %rs28, 1;
@%p22 bra BB93_18;

add.s64 %rd134, %rd27, 4608;
st.u64 [%rd131+4632], %rd134;
ld.u8 %rs38, [%rd261];

BB93_18:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd261], %rs29;
bra.uni BB93_19;

BB93_10:
mov.u64 %rd109, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd110, %rd109;
sub.s64 %rd111, %rd10, %rd110;
add.s64 %rd112, %rd111, 4624;
ld.shared.u64 %rd113, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p18, %rd112, %rd113;
mov.u64 %rd259, -1;
mov.u64 %rd260, %rd10;
@%p18 bra BB93_12;

add.s64 %rd21, %rd10, 4624;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
mov.u64 %rd259, %rd21;
mov.u64 %rd260, %rd21;

BB93_12:
mov.u64 %rd22, %rd260;
setp.eq.s64	%p19, %rd259, -1;
@%p19 bra BB93_14;

mov.u64 %rd114, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd115, %rd114;
sub.s64 %rd116, %rd10, %rd115;
add.s64 %rd117, %rd114, %rd116;
ld.shared.u64 %rd118, [%rd117];
and.b64 %rd119, %rd118, 1;
or.b64 %rd120, %rd119, 9216;
st.shared.u64 [%rd117], %rd120;
st.shared.u64 [%rd117+8], %rd255;
mov.u16 %rs25, 0;
st.shared.u8 [%rd117], %rs25;

BB93_14:
mov.u64 %rd261, %rd10;
setp.eq.s64	%p20, %rd10, %rd22;
mov.u64 %rd262, 0;
@%p20 bra BB93_20;

BB93_19:
add.s64 %rd262, %rd261, 16;

BB93_20:
mov.u64 %rd263, %rd262;
setp.ne.s64	%p23, %rd262, 0;
@%p23 bra BB93_22;

mov.u64 %rd136, 4608;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd136;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd263, [retval0+0];


	}

BB93_22:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd263;

BB93_23:
add.s64 %rd35, %rd8, 1;
shl.b64 %rd137, %rd9, 2;
add.s64 %rd36, %rd78, %rd137;
bar.sync 0;
ld.shared.u64 %rd37, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];
shl.b64 %rd138, %rd35, 2;
sub.s64 %rd140, %rd137, %rd138;
setp.lt.s64	%p24, %rd140, 1;
@%p24 bra BB93_100;

add.s64 %rd272, %rd3, %rd138;
add.s64 %rd264, %rd78, %rd138;
mov.u64 %rd269, %rd264;
sub.s64 %rd142, %rd264, %rd36;
shr.u64 %rd143, %rd142, 2;
neg.s64 %rd144, %rd143;
cvt.u32.u64	%r61, %rd144;
mov.u32 %r62, 128;
min.s32 %r4, %r61, %r62;
mul.wide.s32 %rd145, %r1, 4;
add.s64 %rd41, %rd37, %rd145;
mov.u32 %r188, %r179;

BB93_25:
mov.u32 %r6, %r188;
mov.u64 %rd270, %rd272;
mov.u64 %rd44, %rd270;
mov.u64 %rd267, %rd269;
mov.u64 %rd43, %rd267;
mov.u64 %rd42, %rd264;
sub.s64 %rd146, %rd42, %rd36;
shr.u64 %rd147, %rd146, 2;
neg.s64 %rd148, %rd147;
cvt.u32.u64	%r63, %rd148;
mov.u32 %r64, 1152;
min.s32 %r7, %r63, %r64;
setp.eq.s32	%p25, %r7, 1152;
@%p25 bra BB93_49;
bra.uni BB93_26;

BB93_49:
add.s64 %rd196, %rd44, %rd145;
ld.global.u32 %r111, [%rd196];
st.u32 [%rd41], %r111;
ld.global.u32 %r112, [%rd196+512];
st.u32 [%rd41+512], %r112;
ld.global.u32 %r113, [%rd196+1024];
st.u32 [%rd41+1024], %r113;
ld.global.u32 %r114, [%rd196+1536];
st.u32 [%rd41+1536], %r114;
ld.global.u32 %r115, [%rd196+2048];
st.u32 [%rd41+2048], %r115;
ld.global.u32 %r116, [%rd196+2560];
st.u32 [%rd41+2560], %r116;
ld.global.u32 %r117, [%rd196+3072];
st.u32 [%rd41+3072], %r117;
ld.global.u32 %r118, [%rd196+3584];
st.u32 [%rd41+3584], %r118;
ld.global.u32 %r119, [%rd196+4096];
st.u32 [%rd41+4096], %r119;
bra.uni BB93_50;

BB93_26:
setp.lt.s32	%p26, %r7, 1;
@%p26 bra BB93_50;

mov.u64 %rd266, %rd37;
mov.u64 %rd265, %rd43;
mov.u64 %rd268, %rd43;
mov.u64 %rd271, %rd44;

BB93_28:
mov.u64 %rd50, %rd271;
mov.u64 %rd49, %rd268;
mov.u64 %rd47, %rd265;
mul.wide.s32 %rd149, %r7, 4;
add.s64 %rd150, %rd43, %rd149;
sub.s64 %rd151, %rd47, %rd150;
shr.s64 %rd152, %rd151, 2;
neg.s64 %rd51, %rd152;
setp.gt.s64	%p27, %rd51, 1151;
@%p27 bra BB93_47;
bra.uni BB93_29;

BB93_47:
add.s64 %rd190, %rd50, %rd145;
ld.global.u32 %r101, [%rd190];
add.s64 %rd191, %rd266, %rd145;
st.u32 [%rd191], %r101;
ld.global.u32 %r102, [%rd190+512];
st.u32 [%rd191+512], %r102;
ld.global.u32 %r103, [%rd190+1024];
st.u32 [%rd191+1024], %r103;
ld.global.u32 %r104, [%rd190+1536];
st.u32 [%rd191+1536], %r104;
ld.global.u32 %r105, [%rd190+2048];
st.u32 [%rd191+2048], %r105;
ld.global.u32 %r106, [%rd190+2560];
st.u32 [%rd191+2560], %r106;
ld.global.u32 %r107, [%rd190+3072];
st.u32 [%rd191+3072], %r107;
ld.global.u32 %r108, [%rd190+3584];
st.u32 [%rd191+3584], %r108;
ld.global.u32 %r109, [%rd190+4096];
st.u32 [%rd191+4096], %r109;
bra.uni BB93_48;

BB93_29:
cvt.s64.s32	%rd153, %r1;
setp.ge.s64	%p28, %rd153, %rd51;
@%p28 bra BB93_31;

add.s64 %rd155, %rd50, %rd145;
ld.global.u32 %r67, [%rd155];
add.s64 %rd156, %rd266, %rd145;
st.u32 [%rd156], %r67;

BB93_31:
add.s32 %r69, %r1, 128;
cvt.s64.s32	%rd157, %r69;
setp.ge.s64	%p29, %rd157, %rd51;
@%p29 bra BB93_33;

add.s64 %rd159, %rd50, %rd145;
ld.global.u32 %r71, [%rd159+512];
add.s64 %rd160, %rd266, %rd145;
st.u32 [%rd160+512], %r71;

BB93_33:
add.s32 %r73, %r1, 256;
cvt.s64.s32	%rd161, %r73;
setp.ge.s64	%p30, %rd161, %rd51;
@%p30 bra BB93_35;

add.s64 %rd163, %rd50, %rd145;
ld.global.u32 %r75, [%rd163+1024];
add.s64 %rd164, %rd266, %rd145;
st.u32 [%rd164+1024], %r75;

BB93_35:
add.s32 %r77, %r1, 384;
cvt.s64.s32	%rd165, %r77;
setp.ge.s64	%p31, %rd165, %rd51;
@%p31 bra BB93_37;

add.s64 %rd167, %rd50, %rd145;
ld.global.u32 %r79, [%rd167+1536];
add.s64 %rd168, %rd266, %rd145;
st.u32 [%rd168+1536], %r79;

BB93_37:
add.s32 %r81, %r1, 512;
cvt.s64.s32	%rd169, %r81;
setp.ge.s64	%p32, %rd169, %rd51;
@%p32 bra BB93_39;

add.s64 %rd171, %rd50, %rd145;
ld.global.u32 %r83, [%rd171+2048];
add.s64 %rd172, %rd266, %rd145;
st.u32 [%rd172+2048], %r83;

BB93_39:
add.s32 %r85, %r1, 640;
cvt.s64.s32	%rd173, %r85;
setp.ge.s64	%p33, %rd173, %rd51;
@%p33 bra BB93_41;

add.s64 %rd175, %rd50, %rd145;
ld.global.u32 %r87, [%rd175+2560];
add.s64 %rd176, %rd266, %rd145;
st.u32 [%rd176+2560], %r87;

BB93_41:
add.s32 %r89, %r1, 768;
cvt.s64.s32	%rd177, %r89;
setp.ge.s64	%p34, %rd177, %rd51;
@%p34 bra BB93_43;

add.s64 %rd179, %rd50, %rd145;
ld.global.u32 %r91, [%rd179+3072];
add.s64 %rd180, %rd266, %rd145;
st.u32 [%rd180+3072], %r91;

BB93_43:
add.s32 %r93, %r1, 896;
cvt.s64.s32	%rd181, %r93;
setp.ge.s64	%p35, %rd181, %rd51;
@%p35 bra BB93_45;

add.s64 %rd183, %rd50, %rd145;
ld.global.u32 %r95, [%rd183+3584];
add.s64 %rd184, %rd266, %rd145;
st.u32 [%rd184+3584], %r95;

BB93_45:
add.s32 %r97, %r1, 1024;
cvt.s64.s32	%rd185, %r97;
setp.ge.s64	%p36, %rd185, %rd51;
@%p36 bra BB93_48;

add.s64 %rd187, %rd50, %rd145;
ld.global.u32 %r99, [%rd187+4096];
add.s64 %rd188, %rd266, %rd145;
st.u32 [%rd188+4096], %r99;

BB93_48:
add.s64 %rd52, %rd50, 4608;
add.s64 %rd266, %rd266, 4608;
add.s64 %rd265, %rd49, 4608;
mov.u64 %rd54, %rd265;
sub.s64 %rd194, %rd150, %rd265;
setp.gt.s64	%p37, %rd194, 0;
mov.u64 %rd268, %rd54;
mov.u64 %rd271, %rd52;
@%p37 bra BB93_28;

BB93_50:
bar.sync 0;
mad.lo.s32 %r120, %r1, -9, %r7;
mov.u32 %r121, 9;
min.s32 %r122, %r120, %r121;
mov.u32 %r123, 0;
max.s32 %r9, %r122, %r123;
setp.eq.s32	%p38, %r9, 0;
@%p38 bra BB93_67;

mul.lo.s32 %r125, %r1, 9;
mul.wide.s32 %rd197, %r125, 4;
add.s64 %rd198, %rd37, %rd197;
ld.u32 %r168, [%rd198];
add.s32 %r11, %r9, -1;
setp.lt.s32	%p39, %r11, 1;
@%p39 bra BB93_53;

ld.u32 %r128, [%rd198+4];
mul.lo.s32 %r168, %r128, %r168;

BB93_53:
setp.lt.s32	%p40, %r11, 2;
@%p40 bra BB93_55;

ld.u32 %r131, [%rd198+8];
mul.lo.s32 %r168, %r131, %r168;

BB93_55:
setp.lt.s32	%p41, %r11, 3;
@%p41 bra BB93_57;

ld.u32 %r134, [%rd198+12];
mul.lo.s32 %r168, %r134, %r168;

BB93_57:
setp.lt.s32	%p42, %r11, 4;
@%p42 bra BB93_59;

ld.u32 %r137, [%rd198+16];
mul.lo.s32 %r168, %r137, %r168;

BB93_59:
setp.lt.s32	%p43, %r11, 5;
@%p43 bra BB93_61;

ld.u32 %r140, [%rd198+20];
mul.lo.s32 %r168, %r140, %r168;

BB93_61:
setp.lt.s32	%p44, %r11, 6;
@%p44 bra BB93_63;

ld.u32 %r143, [%rd198+24];
mul.lo.s32 %r168, %r143, %r168;

BB93_63:
setp.lt.s32	%p45, %r11, 7;
@%p45 bra BB93_65;

ld.u32 %r146, [%rd198+28];
mul.lo.s32 %r168, %r146, %r168;

BB93_65:
setp.lt.s32	%p46, %r11, 8;
@%p46 bra BB93_67;

ld.u32 %r149, [%rd198+32];
mul.lo.s32 %r168, %r149, %r168;

BB93_67:
bar.sync 0;
@%p38 bra BB93_69;

st.u32 [%rd41], %r168;

BB93_69:
setp.lt.s32	%p3, %r1, %r4;
bar.sync 0;
mov.u32 %r187, %r6;
@!%p3 bra BB93_71;
bra.uni BB93_70;

BB93_70:
ld.u32 %r28, [%rd41];
mov.u32 %r187, %r28;

BB93_71:
mov.u32 %r172, %r187;
mov.u32 %r186, %r172;
bar.sync 0;
setp.gt.s32	%p48, %r1, 0;
setp.le.s32	%p49, %r1, %r4;
and.pred %p50, %p49, %p48;
@!%p50 bra BB93_73;
bra.uni BB93_72;

BB93_72:
ld.u32 %r150, [%rd41+-4];
mul.lo.s32 %r186, %r150, %r186;

BB93_73:
mov.u32 %r185, %r186;
bar.sync 0;
setp.ge.s32	%p51, %r1, %r4;
@%p51 bra BB93_75;

st.u32 [%rd41], %r185;

BB93_75:
bar.sync 0;
add.s32 %r151, %r1, -2;
setp.lt.s32	%p52, %r151, %r4;
setp.gt.s32	%p53, %r1, 1;
and.pred %p54, %p52, %p53;
@!%p54 bra BB93_77;
bra.uni BB93_76;

BB93_76:
ld.u32 %r152, [%rd41+-8];
mul.lo.s32 %r185, %r152, %r185;

BB93_77:
mov.u32 %r184, %r185;
bar.sync 0;
@%p51 bra BB93_79;

st.u32 [%rd41], %r184;

BB93_79:
bar.sync 0;
add.s32 %r153, %r1, -4;
setp.lt.s32	%p56, %r153, %r4;
setp.gt.s32	%p57, %r1, 3;
and.pred %p58, %p56, %p57;
@!%p58 bra BB93_81;
bra.uni BB93_80;

BB93_80:
ld.u32 %r154, [%rd41+-16];
mul.lo.s32 %r184, %r154, %r184;

BB93_81:
mov.u32 %r183, %r184;
bar.sync 0;
@%p51 bra BB93_83;

st.u32 [%rd41], %r183;

BB93_83:
bar.sync 0;
add.s32 %r155, %r1, -8;
setp.lt.s32	%p60, %r155, %r4;
setp.gt.s32	%p61, %r1, 7;
and.pred %p62, %p60, %p61;
@!%p62 bra BB93_85;
bra.uni BB93_84;

BB93_84:
ld.u32 %r156, [%rd41+-32];
mul.lo.s32 %r183, %r156, %r183;

BB93_85:
mov.u32 %r182, %r183;
bar.sync 0;
@%p51 bra BB93_87;

st.u32 [%rd41], %r182;

BB93_87:
bar.sync 0;
add.s32 %r157, %r1, -16;
setp.lt.s32	%p64, %r157, %r4;
setp.gt.s32	%p65, %r1, 15;
and.pred %p66, %p64, %p65;
@!%p66 bra BB93_89;
bra.uni BB93_88;

BB93_88:
ld.u32 %r158, [%rd41+-64];
mul.lo.s32 %r182, %r158, %r182;

BB93_89:
mov.u32 %r181, %r182;
bar.sync 0;
@%p51 bra BB93_91;

st.u32 [%rd41], %r181;

BB93_91:
bar.sync 0;
add.s32 %r159, %r1, -32;
setp.lt.s32	%p68, %r159, %r4;
setp.gt.s32	%p69, %r1, 31;
and.pred %p70, %p68, %p69;
@!%p70 bra BB93_93;
bra.uni BB93_92;

BB93_92:
ld.u32 %r160, [%rd41+-128];
mul.lo.s32 %r181, %r160, %r181;

BB93_93:
mov.u32 %r180, %r181;
bar.sync 0;
@%p51 bra BB93_95;

st.u32 [%rd41], %r180;

BB93_95:
bar.sync 0;
add.s32 %r161, %r1, -64;
setp.lt.s32	%p72, %r161, %r4;
setp.gt.s32	%p73, %r1, 63;
and.pred %p74, %p72, %p73;
@!%p74 bra BB93_97;
bra.uni BB93_96;

BB93_96:
ld.u32 %r162, [%rd41+-256];
mul.lo.s32 %r180, %r162, %r180;

BB93_97:
bar.sync 0;
@%p51 bra BB93_99;

st.u32 [%rd41], %r180;

BB93_99:
bar.sync 0;
add.s32 %r163, %r4, -1;
mul.wide.s32 %rd215, %r163, 4;
add.s64 %rd216, %rd37, %rd215;
ld.u32 %r164, [%rd216];
mul.lo.s32 %r188, %r164, %r6;
bar.sync 0;
add.s64 %rd272, %rd44, 4608;
add.s64 %rd264, %rd43, 4608;
mov.u64 %rd269, %rd264;
sub.s64 %rd217, %rd36, %rd264;
setp.gt.s64	%p76, %rd217, 0;
mov.u32 %r179, %r188;
@%p76 bra BB93_25;

BB93_100:
@%p5 bra BB93_116;


	{ 
.reg .pred p; 
isspacep.shared p, %rd37; 
selp.u32 %r166, 1, 0, p; 
} 


	setp.eq.s32	%p78, %r166, 0;
@%p78 bra BB93_115;

mov.u64 %rd219, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd220, %rd219;
sub.s64 %rd60, %rd37, %rd220;
setp.eq.s64	%p79, %rd37, 0;
@%p79 bra BB93_116;

add.s64 %rd221, %rd60, -16;
add.s64 %rd223, %rd219, %rd221;
add.s64 %rd62, %rd220, %rd221;
ld.shared.u8 %rs30, [%rd223];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd223], %rs31;
ld.shared.u64 %rd63, [%rd223+8];
setp.eq.s64	%p80, %rd63, 0;
mov.u64 %rd276, %rd62;
@%p80 bra BB93_109;

mov.u64 %rd64, %rd62;
ld.u8 %rs32, [%rd63];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p81, %rs33, 1;
mov.u64 %rd276, %rd64;
@!%p81 bra BB93_109;
bra.uni BB93_105;

BB93_105:
ld.u64 %rd66, [%rd63];
shr.u64 %rd67, %rd66, 1;
add.s64 %rd68, %rd63, 16;
add.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd225, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p82, %rd69, %rd225;
mov.u64 %rd276, %rd63;
@%p82 bra BB93_109;

ld.u8 %rs34, [%rd69];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p83, %rs35, 1;
mov.u64 %rd273, %rd63;
mov.u64 %rd276, %rd273;
@!%p83 bra BB93_109;
bra.uni BB93_107;

BB93_107:
ld.u64 %rd226, [%rd69];
shr.u64 %rd227, %rd226, 1;
add.s64 %rd228, %rd227, %rd67;
add.s64 %rd229, %rd228, 16;
shl.b64 %rd230, %rd229, 1;
and.b64 %rd231, %rd66, 1;
or.b64 %rd232, %rd230, %rd231;
st.u64 [%rd63], %rd232;
and.b64 %rd70, %rd229, 9223372036854775807;
add.s64 %rd233, %rd68, %rd70;
ld.shared.u64 %rd234, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p84, %rd233, %rd234;
mov.u64 %rd274, %rd63;
mov.u64 %rd276, %rd274;
@%p84 bra BB93_109;

add.s64 %rd235, %rd70, %rd68;
st.u64 [%rd235+8], %rd63;
mov.u64 %rd276, %rd63;

BB93_109:
ld.u64 %rd73, [%rd276];
shr.u64 %rd74, %rd73, 1;
add.s64 %rd75, %rd276, 16;
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd236, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p85, %rd76, %rd236;
@%p85 bra BB93_113;

ld.u8 %rs36, [%rd76];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p86, %rs37, 1;
@!%p86 bra BB93_116;
bra.uni BB93_111;

BB93_111:
ld.u64 %rd237, [%rd76];
shr.u64 %rd238, %rd237, 1;
add.s64 %rd239, %rd238, %rd74;
add.s64 %rd240, %rd239, 16;
shl.b64 %rd241, %rd240, 1;
and.b64 %rd242, %rd73, 1;
or.b64 %rd243, %rd241, %rd242;
st.u64 [%rd276], %rd243;
and.b64 %rd77, %rd240, 9223372036854775807;
add.s64 %rd244, %rd75, %rd77;
ld.shared.u64 %rd245, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p87, %rd244, %rd245;
@%p87 bra BB93_116;

add.s64 %rd246, %rd77, %rd75;
st.u64 [%rd246+8], %rd276;
bra.uni BB93_116;

BB93_115:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd37;
call.uni 
free, 
(
param0
);


	}

BB93_116:
setp.eq.s32	%p4, %r1, 0;
bar.sync 0;
@!%p4 bra BB93_118;
bra.uni BB93_117;

BB93_117:
cvta.to.global.u64 %rd247, %rd84;
shl.b64 %rd248, %rd7, 2;
add.s64 %rd249, %rd247, %rd248;
st.global.u32 [%rd249], %r179;

BB93_118:
ret;

BB93_113:
setp.lt.u64	%p88, %rd76, %rd276;
@%p88 bra BB93_116;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd276;
bra.uni BB93_116;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIiNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIiENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIiNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIiENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 256, 1, 1
{
.local .align 4 .b8 __local_depot94[12];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<195>;
.reg .b16 %rs<39>;
.reg .b32 %r<355>;
.reg .b64 %rd<487>;


mov.u64 %rd486, __local_depot94;
cvta.local.u64 %SP, %rd486;
ld.param.v2.u32 {%r135, %r136}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIiNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIiENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd156, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIiNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIiENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd157, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIiNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIiENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIiNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIiENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd157;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p24, %r1, 0;
mov.u64 %rd158, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd159, %rd158;
setp.eq.s64	%p25, %rd159, 0;
or.pred %p26, %p24, %p25;
@%p26 bra BB94_2;

cvt.s64.s32	%rd160, %r135;
mov.u32 %r139, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r139;
mov.u64 %rd161, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd162, %rd161;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd162;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd160;

BB94_2:
bar.sync 0;
bfe.s64 %rd163, %rd156, 0, 62;
setp.lt.s64	%p27, %rd163, 1;
@%p27 bra BB94_276;

ld.global.u32 %r352, [%rd2];
bar.sync 0;
@%p24 bra BB94_5;

st.global.u32 [%rd3], %r352;

BB94_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB94_26;
bra.uni BB94_6;

BB94_6:
ld.shared.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd435, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd442, %rd435;
setp.eq.s64	%p29, %rd5, %rd442;
mov.u64 %rd440, %rd5;
@%p29 bra BB94_10;

mov.u64 %rd441, %rd440;

BB94_8:
mov.u64 %rd437, %rd442;
mov.u64 %rd440, %rd441;
mov.u64 %rd441, %rd437;
ld.shared.u8 %rs23, [%rd435];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p30, %rs24, 1;
not.pred %p31, %p30;
ld.shared.u64 %rd10, [%rd435];
setp.lt.u64	%p32, %rd10, 6144;
or.pred %p33, %p31, %p32;
@!%p33 bra BB94_10;
bra.uni BB94_9;

BB94_9:
shr.u64 %rd166, %rd10, 1;
add.s64 %rd167, %rd435, %rd166;
add.s64 %rd435, %rd167, 16;
add.s64 %rd168, %rd441, %rd166;
add.s64 %rd442, %rd168, 16;
setp.ne.s64	%p34, %rd442, %rd5;
mov.u64 %rd440, %rd441;
@%p34 bra BB94_8;

BB94_10:
setp.eq.s64	%p36, %rd440, %rd5;
mov.pred %p194, 0;
@%p36 bra BB94_12;

ld.u64 %rd170, [%rd440];
shr.u64 %rd171, %rd170, 1;
add.s64 %rd172, %rd440, %rd171;
add.s64 %rd446, %rd172, 16;
setp.ne.s64	%p194, %rd446, %rd5;

BB94_12:
@%p194 bra BB94_18;
bra.uni BB94_13;

BB94_18:
ld.u64 %rd21, [%rd446];
and.b64 %rd187, %rd21, -32;
setp.eq.s64	%p40, %rd187, 6144;
cvt.u16.u64	%rs38, %rd21;
@%p40 bra BB94_21;

add.s64 %rd22, %rd446, 16;
ld.u64 %rd188, [%rd446+3088];
and.b64 %rd189, %rd188, 1;
add.s64 %rd190, %rd21, -6176;
and.b64 %rd191, %rd190, -2;
or.b64 %rd192, %rd189, %rd191;
st.u64 [%rd446+3088], %rd192;
st.u64 [%rd446+3096], %rd446;
cvt.u16.u64	%rs26, %rd190;
or.b16 %rs27, %rs26, 1;
and.b64 %rd193, %rd21, 1;
or.b64 %rd194, %rd193, 6144;
st.u64 [%rd446], %rd194;
st.u8 [%rd446+3088], %rs27;
ld.u64 %rd195, [%rd446+3088];
shr.u64 %rd23, %rd195, 1;
add.s64 %rd196, %rd23, %rd22;
add.s64 %rd197, %rd196, 3088;
ld.shared.u64 %rd198, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p41, %rd197, %rd198;
cvt.u16.u64	%rs28, %rd21;
and.b16 %rs38, %rs28, 1;
@%p41 bra BB94_21;

add.s64 %rd199, %rd22, 3072;
st.u64 [%rd196+3096], %rd199;
ld.u8 %rs38, [%rd446];

BB94_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd446], %rs29;
bra.uni BB94_22;

BB94_13:
mov.u64 %rd174, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd175, %rd174;
sub.s64 %rd176, %rd5, %rd175;
add.s64 %rd177, %rd176, 3088;
ld.shared.u64 %rd178, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p37, %rd177, %rd178;
mov.u64 %rd444, -1;
mov.u64 %rd445, %rd5;
@%p37 bra BB94_15;

add.s64 %rd16, %rd5, 3088;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd16;
mov.u64 %rd444, %rd16;
mov.u64 %rd445, %rd16;

BB94_15:
mov.u64 %rd17, %rd445;
setp.eq.s64	%p38, %rd444, -1;
@%p38 bra BB94_17;

mov.u64 %rd179, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd180, %rd179;
sub.s64 %rd181, %rd5, %rd180;
add.s64 %rd182, %rd179, %rd181;
ld.shared.u64 %rd183, [%rd182];
and.b64 %rd184, %rd183, 1;
or.b64 %rd185, %rd184, 6144;
st.shared.u64 [%rd182], %rd185;
st.shared.u64 [%rd182+8], %rd440;
mov.u16 %rs25, 0;
st.shared.u8 [%rd182], %rs25;

BB94_17:
mov.u64 %rd446, %rd5;
setp.eq.s64	%p39, %rd5, %rd17;
mov.u64 %rd447, 0;
@%p39 bra BB94_23;

BB94_22:
add.s64 %rd447, %rd446, 16;

BB94_23:
mov.u64 %rd448, %rd447;
setp.ne.s64	%p42, %rd447, 0;
@%p42 bra BB94_25;

mov.u64 %rd201, 3072;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd201;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd448, [retval0+0];


	}

BB94_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd448;

BB94_26:
shl.b64 %rd202, %rd156, 2;
add.s64 %rd30, %rd1, %rd202;
add.s64 %rd477, %rd2, 4;
add.s64 %rd470, %rd1, 4;
add.s64 %rd461, %rd3, 4;
bar.sync 0;
ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r140, 1, 0, p; 
} 


	setp.eq.s32	%p43, %r140, 0;
mov.u64 %rd205, 4;
sub.s64 %rd35, %rd205, %rd202;
@%p43 bra BB94_143;

setp.gt.s64	%p44, %rd35, -1;
@%p44 bra BB94_259;

mov.u64 %rd206, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd207, %rd206;
sub.s64 %rd208, %rd34, %rd207;
add.s64 %rd209, %rd206, %rd208;
mov.u64 %rd449, %rd470;
mul.wide.s32 %rd210, %r1, 4;
add.s64 %rd37, %rd209, %rd210;

BB94_29:
mov.u32 %r3, %r352;
mov.u64 %rd472, %rd477;
mov.u64 %rd40, %rd472;
mov.u64 %rd465, %rd470;
mov.u64 %rd39, %rd465;
mov.u64 %rd458, %rd461;
mov.u64 %rd41, %rd458;
mov.u64 %rd38, %rd449;
sub.s64 %rd211, %rd30, %rd38;
shr.u64 %rd212, %rd211, 2;
cvt.u32.u64	%r141, %rd212;
mov.u32 %r142, 768;
min.s32 %r4, %r141, %r142;
setp.eq.s32	%p45, %r4, 768;
@%p45 bra BB94_41;
bra.uni BB94_30;

BB94_41:
add.s64 %rd238, %rd40, %rd210;
ld.global.u32 %r151, [%rd238];
ld.global.u32 %r152, [%rd238+1024];
ld.global.u32 %r153, [%rd238+2048];
st.shared.u32 [%rd37], %r151;
st.shared.u32 [%rd37+1024], %r152;
st.shared.u32 [%rd37+2048], %r153;
mov.u64 %rd452, 768;
bra.uni BB94_42;

BB94_30:
cvt.s64.s32	%rd452, %r4;
setp.lt.s32	%p46, %r4, 1;
@%p46 bra BB94_42;

mov.u64 %rd450, %rd39;
mov.u64 %rd451, %rd209;
mov.u64 %rd469, %rd39;
mov.u64 %rd476, %rd40;

BB94_32:
mov.u64 %rd48, %rd476;
mov.u64 %rd47, %rd469;
mov.u64 %rd46, %rd451;
mov.u64 %rd45, %rd450;
mul.wide.s32 %rd216, %r4, 4;
add.s64 %rd217, %rd39, %rd216;
sub.s64 %rd49, %rd217, %rd45;
setp.gt.s64	%p47, %rd49, 3068;
@%p47 bra BB94_39;
bra.uni BB94_33;

BB94_39:
add.s64 %rd231, %rd48, %rd210;
ld.global.u32 %r148, [%rd231];
add.s64 %rd232, %rd46, %rd210;
ld.global.u32 %r149, [%rd231+1024];
ld.global.u32 %r150, [%rd231+2048];
st.shared.u32 [%rd232], %r148;
st.shared.u32 [%rd232+1024], %r149;
st.shared.u32 [%rd232+2048], %r150;
bra.uni BB94_40;

BB94_33:
shr.s64 %rd50, %rd49, 2;
cvt.s64.s32	%rd218, %r1;
setp.ge.s64	%p48, %rd218, %rd50;
@%p48 bra BB94_35;

add.s64 %rd220, %rd48, %rd210;
ld.global.u32 %r143, [%rd220];
add.s64 %rd221, %rd46, %rd210;
st.shared.u32 [%rd221], %r143;

BB94_35:
add.s32 %r144, %r1, 256;
cvt.s64.s32	%rd222, %r144;
setp.ge.s64	%p49, %rd222, %rd50;
@%p49 bra BB94_37;

add.s64 %rd224, %rd48, %rd210;
ld.global.u32 %r145, [%rd224+1024];
add.s64 %rd225, %rd46, %rd210;
st.shared.u32 [%rd225+1024], %r145;

BB94_37:
add.s32 %r146, %r1, 512;
cvt.s64.s32	%rd226, %r146;
setp.ge.s64	%p50, %rd226, %rd50;
@%p50 bra BB94_40;

add.s64 %rd228, %rd48, %rd210;
ld.global.u32 %r147, [%rd228+2048];
add.s64 %rd229, %rd46, %rd210;
st.shared.u32 [%rd229+2048], %r147;

BB94_40:
add.s64 %rd52, %rd48, 3072;
add.s64 %rd53, %rd46, 3072;
add.s64 %rd450, %rd47, 3072;
mov.u64 %rd54, %rd450;
sub.s64 %rd235, %rd450, %rd217;
setp.lt.s64	%p51, %rd235, 0;
mov.u64 %rd451, %rd53;
mov.u64 %rd469, %rd54;
mov.u64 %rd476, %rd52;
@%p51 bra BB94_32;

BB94_42:
bar.sync 0;
shl.b64 %rd241, %rd452, 2;
add.s64 %rd60, %rd34, %rd241;
sub.s64 %rd242, %rd60, %rd34;
shr.u64 %rd243, %rd242, 2;
cvt.u32.u64	%r5, %rd243;
cvt.s64.s32	%rd61, %r1;
mul.wide.s32 %rd244, %r1, -3;
add.s64 %rd245, %rd243, %rd244;
cvt.u32.u64	%r154, %rd245;
mov.u32 %r155, 3;
min.s32 %r6, %r154, %r155;
mov.u32 %r156, 0;
max.s32 %r7, %r6, %r156;
setp.gt.u32	%p52, %r7, 2;
@%p52 bra BB94_49;
bra.uni BB94_43;

BB94_49:
add.s64 %rd270, %rd206, %rd208;
mul.lo.s32 %r163, %r1, 3;
mul.wide.s32 %rd271, %r163, 4;
add.s64 %rd272, %rd270, %rd271;
ld.shared.u32 %r164, [%rd272];
add.u64 %rd273, %SP, 0;
cvta.to.local.u64 %rd274, %rd273;
ld.shared.u32 %r165, [%rd272+4];
ld.shared.u32 %r166, [%rd272+8];
st.local.u32 [%rd274], %r164;
st.local.u32 [%rd274+4], %r165;
st.local.u32 [%rd274+8], %r166;
bra.uni BB94_50;

BB94_43:
add.u64 %rd246, %SP, 0;
cvta.to.local.u64 %rd453, %rd246;
setp.lt.s32	%p53, %r6, 1;
@%p53 bra BB94_45;

add.s64 %rd250, %rd206, %rd208;
mul.lo.s32 %r157, %r1, 3;
mul.wide.s32 %rd251, %r157, 4;
add.s64 %rd252, %rd250, %rd251;
ld.shared.u32 %r158, [%rd252];
cvta.to.local.u64 %rd254, %rd246;
st.local.u32 [%rd254], %r158;
add.s64 %rd453, %rd254, 4;

BB94_45:
setp.lt.s32	%p54, %r7, 2;
@%p54 bra BB94_47;

add.s64 %rd258, %rd206, %rd208;
mul.lo.s32 %r159, %r1, 3;
mul.wide.s32 %rd259, %r159, 4;
add.s64 %rd260, %rd258, %rd259;
ld.shared.u32 %r160, [%rd260+4];
st.local.u32 [%rd453], %r160;
add.s64 %rd453, %rd453, 4;

BB94_47:
setp.lt.s32	%p55, %r7, 3;
@%p55 bra BB94_50;

add.s64 %rd264, %rd206, %rd208;
mul.lo.s32 %r161, %r1, 3;
mul.wide.s32 %rd265, %r161, 4;
add.s64 %rd266, %rd264, %rd265;
ld.shared.u32 %r162, [%rd266+8];
st.local.u32 [%rd453], %r162;

BB94_50:
setp.eq.s32	%p56, %r7, 0;
@%p56 bra BB94_55;

add.u64 %rd275, %SP, 0;
cvta.to.local.u64 %rd276, %rd275;
ld.local.u32 %r303, [%rd276];
mul.wide.u32 %rd277, %r7, 4;
add.s64 %rd278, %rd277, 17179869180;
shr.u64 %rd279, %rd278, 2;
cvt.u32.u64	%r9, %rd279;
setp.lt.s32	%p57, %r9, 1;
@%p57 bra BB94_53;

ld.local.u32 %r168, [%rd276+4];
mul.lo.s32 %r303, %r168, %r303;

BB94_53:
setp.lt.s32	%p58, %r9, 2;
@%p58 bra BB94_55;

ld.local.u32 %r169, [%rd276+8];
mul.lo.s32 %r303, %r169, %r303;

BB94_55:
bar.sync 0;
@%p56 bra BB94_57;

st.shared.u32 [%rd37], %r303;

BB94_57:
bar.sync 0;
setp.gt.s32	%p60, %r5, 767;
mov.u32 %r300, 256;
@%p60 bra BB94_59;

add.s32 %r171, %r5, 2;
mul.hi.s32 %r172, %r171, 1431655766;
shr.u32 %r173, %r172, 31;
add.s32 %r300, %r172, %r173;

BB94_59:
add.s64 %rd454, %rd206, %rd208;
add.s64 %rd67, %rd454, %rd241;
setp.eq.s32	%p61, %r300, 256;
@%p61 bra BB94_101;
bra.uni BB94_60;

BB94_101:
@%p24 bra BB94_103;

ld.shared.u32 %r192, [%rd454];
mul.lo.s32 %r193, %r192, %r3;
st.shared.u32 [%rd454], %r193;

BB94_103:
setp.lt.s32	%p12, %r1, 1;
ld.shared.u32 %r302, [%rd37];
bar.sync 0;
@%p12 bra BB94_105;

ld.shared.u32 %r194, [%rd37+-4];
mul.lo.s32 %r302, %r194, %r302;

BB94_105:
bar.sync 0;
st.shared.u32 [%rd37], %r302;
bar.sync 0;
setp.lt.s32	%p94, %r1, 2;
@%p94 bra BB94_107;

ld.shared.u32 %r195, [%rd37+-8];
mul.lo.s32 %r302, %r195, %r302;

BB94_107:
bar.sync 0;
st.shared.u32 [%rd37], %r302;
bar.sync 0;
setp.lt.s32	%p95, %r1, 4;
@%p95 bra BB94_109;

ld.shared.u32 %r196, [%rd37+-16];
mul.lo.s32 %r302, %r196, %r302;

BB94_109:
bar.sync 0;
st.shared.u32 [%rd37], %r302;
bar.sync 0;
setp.lt.s32	%p96, %r1, 8;
@%p96 bra BB94_111;

ld.shared.u32 %r197, [%rd37+-32];
mul.lo.s32 %r302, %r197, %r302;

BB94_111:
bar.sync 0;
st.shared.u32 [%rd37], %r302;
bar.sync 0;
setp.lt.s32	%p97, %r1, 16;
@%p97 bra BB94_113;

ld.shared.u32 %r198, [%rd37+-64];
mul.lo.s32 %r302, %r198, %r302;

BB94_113:
bar.sync 0;
st.shared.u32 [%rd37], %r302;
bar.sync 0;
setp.lt.s32	%p98, %r1, 32;
@%p98 bra BB94_115;

ld.shared.u32 %r199, [%rd37+-128];
mul.lo.s32 %r302, %r199, %r302;

BB94_115:
bar.sync 0;
st.shared.u32 [%rd37], %r302;
bar.sync 0;
setp.lt.s32	%p99, %r1, 64;
@%p99 bra BB94_117;

ld.shared.u32 %r200, [%rd37+-256];
mul.lo.s32 %r302, %r200, %r302;

BB94_117:
bar.sync 0;
st.shared.u32 [%rd37], %r302;
bar.sync 0;
setp.lt.s32	%p100, %r1, 128;
@%p100 bra BB94_119;

ld.shared.u32 %r201, [%rd37+-512];
mul.lo.s32 %r302, %r201, %r302;

BB94_119:
bar.sync 0;
st.shared.u32 [%rd37], %r302;
bar.sync 0;
ld.shared.u32 %r353, [%rd454+1020];
mov.u32 %r342, %r3;
@%p1 bra BB94_121;

ld.shared.u32 %r342, [%rd37+-4];

BB94_121:
bar.sync 0;
st.shared.u32 [%rd37], %r342;
bar.sync 0;
bra.uni BB94_122;

BB94_60:
@%p24 bra BB94_62;

ld.shared.u32 %r174, [%rd454];
mul.lo.s32 %r175, %r174, %r3;
st.shared.u32 [%rd454], %r175;

BB94_62:
setp.ge.s32	%p63, %r1, %r300;
mov.u32 %r351, %r3;
@%p63 bra BB94_64;

ld.shared.u32 %r16, [%rd37];
mov.u32 %r351, %r16;

BB94_64:
mov.u32 %r312, %r351;
mov.u32 %r350, %r312;
bar.sync 0;
setp.le.s32	%p64, %r1, %r300;
setp.gt.s32	%p65, %r1, 0;
and.pred %p66, %p64, %p65;
@!%p66 bra BB94_66;
bra.uni BB94_65;

BB94_65:
ld.shared.u32 %r176, [%rd37+-4];
mul.lo.s32 %r350, %r176, %r350;

BB94_66:
mov.u32 %r349, %r350;
bar.sync 0;
@%p63 bra BB94_68;

st.shared.u32 [%rd37], %r349;

BB94_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r177, %r1, -2;
setp.lt.s32	%p68, %r177, %r300;
and.pred %p69, %p68, %p4;
@!%p69 bra BB94_70;
bra.uni BB94_69;

BB94_69:
ld.shared.u32 %r178, [%rd37+-8];
mul.lo.s32 %r349, %r178, %r349;

BB94_70:
mov.u32 %r348, %r349;
bar.sync 0;
@%p63 bra BB94_72;

st.shared.u32 [%rd37], %r348;

BB94_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r179, %r1, -4;
setp.lt.s32	%p71, %r179, %r300;
and.pred %p72, %p71, %p5;
@!%p72 bra BB94_74;
bra.uni BB94_73;

BB94_73:
ld.shared.u32 %r180, [%rd37+-16];
mul.lo.s32 %r348, %r180, %r348;

BB94_74:
mov.u32 %r347, %r348;
bar.sync 0;
@%p63 bra BB94_76;

st.shared.u32 [%rd37], %r347;

BB94_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r181, %r1, -8;
setp.lt.s32	%p74, %r181, %r300;
and.pred %p75, %p74, %p6;
@!%p75 bra BB94_78;
bra.uni BB94_77;

BB94_77:
ld.shared.u32 %r182, [%rd37+-32];
mul.lo.s32 %r347, %r182, %r347;

BB94_78:
mov.u32 %r346, %r347;
bar.sync 0;
@%p63 bra BB94_80;

st.shared.u32 [%rd37], %r346;

BB94_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r183, %r1, -16;
setp.lt.s32	%p77, %r183, %r300;
and.pred %p78, %p77, %p7;
@!%p78 bra BB94_82;
bra.uni BB94_81;

BB94_81:
ld.shared.u32 %r184, [%rd37+-64];
mul.lo.s32 %r346, %r184, %r346;

BB94_82:
mov.u32 %r345, %r346;
bar.sync 0;
@%p63 bra BB94_84;

st.shared.u32 [%rd37], %r345;

BB94_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r185, %r1, -32;
setp.lt.s32	%p80, %r185, %r300;
and.pred %p81, %p80, %p8;
@!%p81 bra BB94_86;
bra.uni BB94_85;

BB94_85:
ld.shared.u32 %r186, [%rd37+-128];
mul.lo.s32 %r345, %r186, %r345;

BB94_86:
mov.u32 %r344, %r345;
bar.sync 0;
@%p63 bra BB94_88;

st.shared.u32 [%rd37], %r344;

BB94_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r187, %r1, -64;
setp.lt.s32	%p83, %r187, %r300;
and.pred %p84, %p83, %p9;
@!%p84 bra BB94_90;
bra.uni BB94_89;

BB94_89:
ld.shared.u32 %r188, [%rd37+-256];
mul.lo.s32 %r344, %r188, %r344;

BB94_90:
mov.u32 %r343, %r344;
bar.sync 0;
@%p63 bra BB94_92;

st.shared.u32 [%rd37], %r343;

BB94_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r189, %r1, -128;
setp.lt.s32	%p86, %r189, %r300;
and.pred %p87, %p86, %p10;
@!%p87 bra BB94_94;
bra.uni BB94_93;

BB94_93:
ld.shared.u32 %r190, [%rd37+-512];
mul.lo.s32 %r343, %r190, %r343;

BB94_94:
bar.sync 0;
@%p63 bra BB94_96;

st.shared.u32 [%rd37], %r343;

BB94_96:
setp.lt.s32	%p11, %r1, %r300;
bar.sync 0;
add.s32 %r191, %r300, -1;
mul.wide.s32 %rd289, %r191, 4;
add.s64 %rd290, %rd454, %rd289;
ld.shared.u32 %r353, [%rd290];
not.pred %p89, %p11;
or.pred %p91, %p1, %p89;
selp.b32	%r301, %r3, %r343, %p11;
@%p91 bra BB94_98;

ld.shared.u32 %r301, [%rd37+-4];

BB94_98:
bar.sync 0;
@%p63 bra BB94_100;

st.shared.u32 [%rd37], %r301;

BB94_100:
bar.sync 0;

BB94_122:
mov.u32 %r352, %r353;
@%p56 bra BB94_124;

ld.shared.u32 %r303, [%rd37];

BB94_124:
add.u64 %rd291, %SP, 0;
cvta.to.local.u64 %rd70, %rd291;
bar.sync 0;
mul.wide.s32 %rd292, %r7, 4;
add.s64 %rd72, %rd70, %rd292;
setp.ge.u64	%p103, %rd70, %rd72;
@%p103 bra BB94_126;

ld.local.u32 %r202, [%rd70];
mul.lo.s32 %r303, %r202, %r303;
add.s64 %rd298, %rd206, %rd208;
mul.lo.s32 %r203, %r1, 3;
mul.wide.s32 %rd299, %r203, 4;
add.s64 %rd300, %rd298, %rd299;
st.shared.u32 [%rd300], %r303;

BB94_126:
add.s64 %rd73, %rd70, 4;
setp.ge.u64	%p104, %rd73, %rd72;
@%p104 bra BB94_128;

ld.local.u32 %r204, [%rd70+4];
mul.lo.s32 %r303, %r204, %r303;
add.s64 %rd306, %rd206, %rd208;
mul.lo.s32 %r205, %r1, 3;
mul.wide.s32 %rd307, %r205, 4;
add.s64 %rd308, %rd306, %rd307;
st.shared.u32 [%rd308+4], %r303;

BB94_128:
add.s64 %rd309, %rd73, 4;
setp.ge.u64	%p105, %rd309, %rd72;
@%p105 bra BB94_130;

ld.local.u32 %r206, [%rd70+8];
mul.lo.s32 %r207, %r206, %r303;
add.s64 %rd315, %rd206, %rd208;
mul.lo.s32 %r208, %r1, 3;
mul.wide.s32 %rd316, %r208, 4;
add.s64 %rd317, %rd315, %rd316;
st.shared.u32 [%rd317+8], %r207;

BB94_130:
bar.sync 0;
@%p45 bra BB94_141;
bra.uni BB94_131;

BB94_141:
add.s64 %rd326, %rd41, %rd210;
ld.shared.u32 %r217, [%rd37];
ld.shared.u32 %r218, [%rd37+1024];
ld.shared.u32 %r219, [%rd37+2048];
st.global.u32 [%rd326], %r217;
st.global.u32 [%rd326+1024], %r218;
st.global.u32 [%rd326+2048], %r219;
bra.uni BB94_142;

BB94_131:
mov.u64 %rd455, %rd34;
setp.ge.u64	%p106, %rd454, %rd67;
mov.u64 %rd460, %rd41;
@%p106 bra BB94_142;

BB94_132:
mov.u64 %rd78, %rd460;
sub.s64 %rd79, %rd60, %rd455;
setp.gt.s64	%p107, %rd79, 3068;
shl.b64 %rd321, %rd61, 2;
add.s64 %rd80, %rd454, %rd321;
add.s64 %rd81, %rd78, %rd321;
@%p107 bra BB94_139;
bra.uni BB94_133;

BB94_139:
ld.shared.u32 %r214, [%rd80];
ld.shared.u32 %r215, [%rd80+1024];
ld.shared.u32 %r216, [%rd80+2048];
st.global.u32 [%rd81], %r214;
st.global.u32 [%rd81+1024], %r215;
st.global.u32 [%rd81+2048], %r216;
bra.uni BB94_140;

BB94_133:
shr.s64 %rd82, %rd79, 2;
setp.ge.s64	%p108, %rd61, %rd82;
@%p108 bra BB94_135;

ld.shared.u32 %r209, [%rd80];
st.global.u32 [%rd81], %r209;

BB94_135:
add.s32 %r210, %r1, 256;
cvt.s64.s32	%rd323, %r210;
setp.ge.s64	%p109, %rd323, %rd82;
@%p109 bra BB94_137;

ld.shared.u32 %r211, [%rd80+1024];
st.global.u32 [%rd81+1024], %r211;

BB94_137:
add.s32 %r212, %r1, 512;
cvt.s64.s32	%rd324, %r212;
setp.ge.s64	%p110, %rd324, %rd82;
@%p110 bra BB94_140;

ld.shared.u32 %r213, [%rd80+2048];
st.global.u32 [%rd81+2048], %r213;

BB94_140:
add.s64 %rd454, %rd454, 3072;
add.s64 %rd455, %rd455, 3072;
add.s64 %rd85, %rd78, 3072;
setp.lt.u64	%p111, %rd454, %rd67;
mov.u64 %rd460, %rd85;
@%p111 bra BB94_132;

BB94_142:
bar.sync 0;
add.s64 %rd477, %rd40, 3072;
add.s64 %rd461, %rd41, 3072;
add.s64 %rd449, %rd39, 3072;
mov.u64 %rd470, %rd449;
sub.s64 %rd327, %rd449, %rd30;
setp.lt.s64	%p112, %rd327, 0;
@%p112 bra BB94_29;
bra.uni BB94_259;

BB94_143:
setp.gt.s64	%p113, %rd35, -1;
@%p113 bra BB94_259;

mov.u64 %rd456, %rd470;
mul.wide.s32 %rd328, %r1, 4;
add.s64 %rd92, %rd34, %rd328;
mov.u64 %rd459, %rd461;
mov.u64 %rd468, %rd470;
mov.u64 %rd475, %rd477;
mov.u32 %r340, %r352;

BB94_145:
mov.u32 %r65, %r340;
mov.u64 %rd473, %rd475;
mov.u64 %rd95, %rd473;
mov.u64 %rd466, %rd468;
mov.u64 %rd94, %rd466;
mov.u64 %rd93, %rd456;
sub.s64 %rd329, %rd30, %rd93;
shr.u64 %rd330, %rd329, 2;
cvt.u32.u64	%r220, %rd330;
mov.u32 %r221, 768;
min.s32 %r66, %r220, %r221;
setp.eq.s32	%p114, %r66, 768;
@%p114 bra BB94_157;
bra.uni BB94_146;

BB94_157:
mul.wide.s32 %rd352, %r1, 4;
add.s64 %rd353, %rd95, %rd352;
ld.global.u32 %r230, [%rd353];
st.u32 [%rd92], %r230;
ld.global.u32 %r231, [%rd353+1024];
st.u32 [%rd92+1024], %r231;
ld.global.u32 %r232, [%rd353+2048];
st.u32 [%rd92+2048], %r232;
mov.u64 %rd478, 768;
bra.uni BB94_158;

BB94_146:
cvt.s64.s32	%rd478, %r66;
setp.lt.s32	%p115, %r66, 1;
@%p115 bra BB94_158;

mov.u64 %rd463, %rd34;
mov.u64 %rd462, %rd94;
mov.u64 %rd467, %rd94;
mov.u64 %rd474, %rd95;

BB94_148:
mov.u64 %rd103, %rd474;
mov.u64 %rd102, %rd467;
mov.u64 %rd100, %rd462;
mul.wide.s32 %rd331, %r66, 4;
add.s64 %rd332, %rd94, %rd331;
sub.s64 %rd104, %rd332, %rd100;
setp.gt.s64	%p116, %rd104, 3068;
@%p116 bra BB94_155;
bra.uni BB94_149;

BB94_155:
add.s64 %rd346, %rd103, %rd328;
ld.global.u32 %r227, [%rd346];
add.s64 %rd347, %rd463, %rd328;
st.u32 [%rd347], %r227;
ld.global.u32 %r228, [%rd346+1024];
st.u32 [%rd347+1024], %r228;
ld.global.u32 %r229, [%rd346+2048];
st.u32 [%rd347+2048], %r229;
bra.uni BB94_156;

BB94_149:
shr.s64 %rd105, %rd104, 2;
cvt.s64.s32	%rd333, %r1;
setp.ge.s64	%p117, %rd333, %rd105;
@%p117 bra BB94_151;

add.s64 %rd335, %rd103, %rd328;
ld.global.u32 %r222, [%rd335];
add.s64 %rd336, %rd463, %rd328;
st.u32 [%rd336], %r222;

BB94_151:
add.s32 %r223, %r1, 256;
cvt.s64.s32	%rd337, %r223;
setp.ge.s64	%p118, %rd337, %rd105;
@%p118 bra BB94_153;

add.s64 %rd339, %rd103, %rd328;
ld.global.u32 %r224, [%rd339+1024];
add.s64 %rd340, %rd463, %rd328;
st.u32 [%rd340+1024], %r224;

BB94_153:
add.s32 %r225, %r1, 512;
cvt.s64.s32	%rd341, %r225;
setp.ge.s64	%p119, %rd341, %rd105;
@%p119 bra BB94_156;

add.s64 %rd343, %rd103, %rd328;
ld.global.u32 %r226, [%rd343+2048];
add.s64 %rd344, %rd463, %rd328;
st.u32 [%rd344+2048], %r226;

BB94_156:
add.s64 %rd107, %rd103, 3072;
add.s64 %rd463, %rd463, 3072;
add.s64 %rd462, %rd102, 3072;
mov.u64 %rd109, %rd462;
sub.s64 %rd350, %rd462, %rd332;
setp.lt.s64	%p120, %rd350, 0;
mov.u64 %rd467, %rd109;
mov.u64 %rd474, %rd107;
@%p120 bra BB94_148;

BB94_158:
bar.sync 0;
shl.b64 %rd354, %rd478, 2;
add.s64 %rd112, %rd34, %rd354;
and.b64 %rd355, %rd478, 4611686018427387903;
cvt.u32.u64	%r67, %rd478;
mul.wide.s32 %rd356, %r1, -3;
add.s64 %rd357, %rd355, %rd356;
cvt.u32.u64	%r233, %rd357;
mov.u32 %r234, 3;
min.s32 %r68, %r233, %r234;
mov.u32 %r235, 0;
max.s32 %r69, %r68, %r235;
setp.gt.u32	%p121, %r69, 2;
@%p121 bra BB94_165;
bra.uni BB94_159;

BB94_165:
mul.lo.s32 %r242, %r1, 3;
mul.wide.s32 %rd367, %r242, 4;
add.s64 %rd368, %rd34, %rd367;
ld.u32 %r243, [%rd368];
add.u64 %rd369, %SP, 0;
cvta.to.local.u64 %rd370, %rd369;
st.local.u32 [%rd370], %r243;
ld.u32 %r244, [%rd368+4];
st.local.u32 [%rd370+4], %r244;
ld.u32 %r245, [%rd368+8];
st.local.u32 [%rd370+8], %r245;
bra.uni BB94_166;

BB94_159:
add.u64 %rd358, %SP, 0;
cvta.to.local.u64 %rd479, %rd358;
setp.lt.s32	%p122, %r68, 1;
@%p122 bra BB94_161;

mul.lo.s32 %r236, %r1, 3;
mul.wide.s32 %rd359, %r236, 4;
add.s64 %rd360, %rd34, %rd359;
ld.u32 %r237, [%rd360];
cvta.to.local.u64 %rd362, %rd358;
st.local.u32 [%rd362], %r237;
add.s64 %rd479, %rd362, 4;

BB94_161:
setp.lt.s32	%p123, %r69, 2;
@%p123 bra BB94_163;

mul.lo.s32 %r238, %r1, 3;
mul.wide.s32 %rd363, %r238, 4;
add.s64 %rd364, %rd34, %rd363;
ld.u32 %r239, [%rd364+4];
st.local.u32 [%rd479], %r239;
add.s64 %rd479, %rd479, 4;

BB94_163:
setp.lt.s32	%p124, %r69, 3;
@%p124 bra BB94_166;

mul.lo.s32 %r240, %r1, 3;
mul.wide.s32 %rd365, %r240, 4;
add.s64 %rd366, %rd34, %rd365;
ld.u32 %r241, [%rd366+8];
st.local.u32 [%rd479], %r241;

BB94_166:
setp.eq.s32	%p125, %r69, 0;
@%p125 bra BB94_171;

add.u64 %rd371, %SP, 0;
cvta.to.local.u64 %rd372, %rd371;
ld.local.u32 %r354, [%rd372];
mul.wide.u32 %rd373, %r69, 4;
add.s64 %rd374, %rd373, 17179869180;
shr.u64 %rd375, %rd374, 2;
cvt.u32.u64	%r71, %rd375;
setp.lt.s32	%p126, %r71, 1;
@%p126 bra BB94_169;

ld.local.u32 %r247, [%rd372+4];
mul.lo.s32 %r354, %r247, %r354;

BB94_169:
setp.lt.s32	%p127, %r71, 2;
@%p127 bra BB94_171;

ld.local.u32 %r248, [%rd372+8];
mul.lo.s32 %r354, %r248, %r354;

BB94_171:
bar.sync 0;
@%p125 bra BB94_173;

st.u32 [%rd92], %r354;

BB94_173:
bar.sync 0;
setp.gt.s32	%p129, %r67, 767;
mov.u32 %r304, 256;
@%p129 bra BB94_175;

add.s32 %r250, %r67, 2;
mul.hi.s32 %r251, %r250, 1431655766;
shr.u32 %r252, %r251, 31;
add.s32 %r304, %r251, %r252;

BB94_175:
setp.eq.s32	%p130, %r304, 256;
@%p130 bra BB94_217;
bra.uni BB94_176;

BB94_217:
@%p24 bra BB94_219;

ld.u32 %r271, [%rd34];
mul.lo.s32 %r272, %r271, %r65;
st.u32 [%rd34], %r272;

BB94_219:
setp.lt.s32	%p22, %r1, 1;
ld.u32 %r306, [%rd92];
bar.sync 0;
@%p22 bra BB94_221;

ld.u32 %r273, [%rd92+-4];
mul.lo.s32 %r306, %r273, %r306;

BB94_221:
bar.sync 0;
st.u32 [%rd92], %r306;
bar.sync 0;
setp.lt.s32	%p163, %r1, 2;
@%p163 bra BB94_223;

ld.u32 %r274, [%rd92+-8];
mul.lo.s32 %r306, %r274, %r306;

BB94_223:
bar.sync 0;
st.u32 [%rd92], %r306;
bar.sync 0;
setp.lt.s32	%p164, %r1, 4;
@%p164 bra BB94_225;

ld.u32 %r275, [%rd92+-16];
mul.lo.s32 %r306, %r275, %r306;

BB94_225:
bar.sync 0;
st.u32 [%rd92], %r306;
bar.sync 0;
setp.lt.s32	%p165, %r1, 8;
@%p165 bra BB94_227;

ld.u32 %r276, [%rd92+-32];
mul.lo.s32 %r306, %r276, %r306;

BB94_227:
bar.sync 0;
st.u32 [%rd92], %r306;
bar.sync 0;
setp.lt.s32	%p166, %r1, 16;
@%p166 bra BB94_229;

ld.u32 %r277, [%rd92+-64];
mul.lo.s32 %r306, %r277, %r306;

BB94_229:
bar.sync 0;
st.u32 [%rd92], %r306;
bar.sync 0;
setp.lt.s32	%p167, %r1, 32;
@%p167 bra BB94_231;

ld.u32 %r278, [%rd92+-128];
mul.lo.s32 %r306, %r278, %r306;

BB94_231:
bar.sync 0;
st.u32 [%rd92], %r306;
bar.sync 0;
setp.lt.s32	%p168, %r1, 64;
@%p168 bra BB94_233;

ld.u32 %r279, [%rd92+-256];
mul.lo.s32 %r306, %r279, %r306;

BB94_233:
bar.sync 0;
st.u32 [%rd92], %r306;
bar.sync 0;
setp.lt.s32	%p169, %r1, 128;
@%p169 bra BB94_235;

ld.u32 %r280, [%rd92+-512];
mul.lo.s32 %r306, %r280, %r306;

BB94_235:
bar.sync 0;
st.u32 [%rd92], %r306;
bar.sync 0;
ld.u32 %r341, [%rd34+1020];
mov.u32 %r330, %r65;
@%p1 bra BB94_237;

ld.u32 %r330, [%rd92+-4];

BB94_237:
bar.sync 0;
st.u32 [%rd92], %r330;
bar.sync 0;
bra.uni BB94_238;

BB94_176:
@%p24 bra BB94_178;

ld.u32 %r253, [%rd34];
mul.lo.s32 %r254, %r253, %r65;
st.u32 [%rd34], %r254;

BB94_178:
setp.ge.s32	%p132, %r1, %r304;
mov.u32 %r339, %r65;
@%p132 bra BB94_180;

ld.u32 %r78, [%rd92];
mov.u32 %r339, %r78;

BB94_180:
mov.u32 %r322, %r339;
mov.u32 %r338, %r322;
bar.sync 0;
setp.le.s32	%p133, %r1, %r304;
setp.gt.s32	%p134, %r1, 0;
and.pred %p135, %p133, %p134;
@!%p135 bra BB94_182;
bra.uni BB94_181;

BB94_181:
ld.u32 %r255, [%rd92+-4];
mul.lo.s32 %r338, %r255, %r338;

BB94_182:
mov.u32 %r337, %r338;
bar.sync 0;
@%p132 bra BB94_184;

st.u32 [%rd92], %r337;

BB94_184:
setp.gt.s32	%p14, %r1, 1;
bar.sync 0;
add.s32 %r256, %r1, -2;
setp.lt.s32	%p137, %r256, %r304;
and.pred %p138, %p137, %p14;
@!%p138 bra BB94_186;
bra.uni BB94_185;

BB94_185:
ld.u32 %r257, [%rd92+-8];
mul.lo.s32 %r337, %r257, %r337;

BB94_186:
mov.u32 %r336, %r337;
bar.sync 0;
@%p132 bra BB94_188;

st.u32 [%rd92], %r336;

BB94_188:
setp.gt.s32	%p15, %r1, 3;
bar.sync 0;
add.s32 %r258, %r1, -4;
setp.lt.s32	%p140, %r258, %r304;
and.pred %p141, %p140, %p15;
@!%p141 bra BB94_190;
bra.uni BB94_189;

BB94_189:
ld.u32 %r259, [%rd92+-16];
mul.lo.s32 %r336, %r259, %r336;

BB94_190:
mov.u32 %r335, %r336;
bar.sync 0;
@%p132 bra BB94_192;

st.u32 [%rd92], %r335;

BB94_192:
setp.gt.s32	%p16, %r1, 7;
bar.sync 0;
add.s32 %r260, %r1, -8;
setp.lt.s32	%p143, %r260, %r304;
and.pred %p144, %p143, %p16;
@!%p144 bra BB94_194;
bra.uni BB94_193;

BB94_193:
ld.u32 %r261, [%rd92+-32];
mul.lo.s32 %r335, %r261, %r335;

BB94_194:
mov.u32 %r334, %r335;
bar.sync 0;
@%p132 bra BB94_196;

st.u32 [%rd92], %r334;

BB94_196:
setp.gt.s32	%p17, %r1, 15;
bar.sync 0;
add.s32 %r262, %r1, -16;
setp.lt.s32	%p146, %r262, %r304;
and.pred %p147, %p146, %p17;
@!%p147 bra BB94_198;
bra.uni BB94_197;

BB94_197:
ld.u32 %r263, [%rd92+-64];
mul.lo.s32 %r334, %r263, %r334;

BB94_198:
mov.u32 %r333, %r334;
bar.sync 0;
@%p132 bra BB94_200;

st.u32 [%rd92], %r333;

BB94_200:
setp.gt.s32	%p18, %r1, 31;
bar.sync 0;
add.s32 %r264, %r1, -32;
setp.lt.s32	%p149, %r264, %r304;
and.pred %p150, %p149, %p18;
@!%p150 bra BB94_202;
bra.uni BB94_201;

BB94_201:
ld.u32 %r265, [%rd92+-128];
mul.lo.s32 %r333, %r265, %r333;

BB94_202:
mov.u32 %r332, %r333;
bar.sync 0;
@%p132 bra BB94_204;

st.u32 [%rd92], %r332;

BB94_204:
setp.gt.s32	%p19, %r1, 63;
bar.sync 0;
add.s32 %r266, %r1, -64;
setp.lt.s32	%p152, %r266, %r304;
and.pred %p153, %p152, %p19;
@!%p153 bra BB94_206;
bra.uni BB94_205;

BB94_205:
ld.u32 %r267, [%rd92+-256];
mul.lo.s32 %r332, %r267, %r332;

BB94_206:
mov.u32 %r331, %r332;
bar.sync 0;
@%p132 bra BB94_208;

st.u32 [%rd92], %r331;

BB94_208:
setp.gt.s32	%p20, %r1, 127;
bar.sync 0;
add.s32 %r268, %r1, -128;
setp.lt.s32	%p155, %r268, %r304;
and.pred %p156, %p155, %p20;
@!%p156 bra BB94_210;
bra.uni BB94_209;

BB94_209:
ld.u32 %r269, [%rd92+-512];
mul.lo.s32 %r331, %r269, %r331;

BB94_210:
bar.sync 0;
@%p132 bra BB94_212;

st.u32 [%rd92], %r331;

BB94_212:
setp.lt.s32	%p21, %r1, %r304;
bar.sync 0;
add.s32 %r270, %r304, -1;
mul.wide.s32 %rd380, %r270, 4;
add.s64 %rd381, %rd34, %rd380;
ld.u32 %r341, [%rd381];
not.pred %p158, %p21;
or.pred %p160, %p1, %p158;
selp.b32	%r305, %r65, %r331, %p21;
@%p160 bra BB94_214;

ld.u32 %r305, [%rd92+-4];

BB94_214:
bar.sync 0;
@%p132 bra BB94_216;

st.u32 [%rd92], %r305;

BB94_216:
bar.sync 0;

BB94_238:
mov.u32 %r340, %r341;
@%p125 bra BB94_240;

ld.u32 %r354, [%rd92];

BB94_240:
add.u64 %rd382, %SP, 0;
cvta.to.local.u64 %rd119, %rd382;
bar.sync 0;
mul.wide.s32 %rd383, %r69, 4;
add.s64 %rd121, %rd119, %rd383;
setp.ge.u64	%p172, %rd119, %rd121;
@%p172 bra BB94_242;

ld.local.u32 %r281, [%rd119];
mul.lo.s32 %r354, %r281, %r354;
mul.lo.s32 %r282, %r1, 3;
mul.wide.s32 %rd386, %r282, 4;
add.s64 %rd387, %rd34, %rd386;
st.u32 [%rd387], %r354;

BB94_242:
add.s64 %rd122, %rd119, 4;
setp.ge.u64	%p173, %rd122, %rd121;
@%p173 bra BB94_244;

ld.local.u32 %r283, [%rd119+4];
mul.lo.s32 %r354, %r283, %r354;
mul.lo.s32 %r284, %r1, 3;
mul.wide.s32 %rd390, %r284, 4;
add.s64 %rd391, %rd34, %rd390;
st.u32 [%rd391+4], %r354;

BB94_244:
add.s64 %rd392, %rd122, 4;
setp.ge.u64	%p174, %rd392, %rd121;
@%p174 bra BB94_246;

ld.local.u32 %r285, [%rd119+8];
mul.lo.s32 %r286, %r285, %r354;
mul.lo.s32 %r287, %r1, 3;
mul.wide.s32 %rd395, %r287, 4;
add.s64 %rd396, %rd34, %rd395;
st.u32 [%rd396+8], %r286;

BB94_246:
bar.sync 0;
@%p114 bra BB94_257;
bra.uni BB94_247;

BB94_257:
mul.wide.s32 %rd403, %r1, 4;
add.s64 %rd404, %rd459, %rd403;
ld.u32 %r296, [%rd92];
st.global.u32 [%rd404], %r296;
ld.u32 %r297, [%rd92+1024];
st.global.u32 [%rd404+1024], %r297;
ld.u32 %r298, [%rd92+2048];
st.global.u32 [%rd404+2048], %r298;
bra.uni BB94_258;

BB94_247:
mov.u64 %rd480, 0;
setp.ge.u64	%p175, %rd34, %rd112;
mov.u64 %rd481, %rd328;
@%p175 bra BB94_258;

BB94_248:
mov.u64 %rd125, %rd481;
add.s64 %rd398, %rd34, %rd480;
sub.s64 %rd126, %rd112, %rd398;
setp.gt.s64	%p176, %rd126, 3068;
add.s64 %rd127, %rd34, %rd125;
add.s64 %rd128, %rd459, %rd125;
@%p176 bra BB94_255;
bra.uni BB94_249;

BB94_255:
ld.u32 %r293, [%rd127];
st.global.u32 [%rd128], %r293;
ld.u32 %r294, [%rd127+1024];
st.global.u32 [%rd128+1024], %r294;
ld.u32 %r295, [%rd127+2048];
st.global.u32 [%rd128+2048], %r295;
bra.uni BB94_256;

BB94_249:
shr.s64 %rd129, %rd126, 2;
cvt.s64.s32	%rd399, %r1;
setp.ge.s64	%p177, %rd399, %rd129;
@%p177 bra BB94_251;

ld.u32 %r288, [%rd127];
st.global.u32 [%rd128], %r288;

BB94_251:
add.s32 %r289, %r1, 256;
cvt.s64.s32	%rd400, %r289;
setp.ge.s64	%p178, %rd400, %rd129;
@%p178 bra BB94_253;

ld.u32 %r290, [%rd127+1024];
st.global.u32 [%rd128+1024], %r290;

BB94_253:
add.s32 %r291, %r1, 512;
cvt.s64.s32	%rd401, %r291;
setp.ge.s64	%p179, %rd401, %rd129;
@%p179 bra BB94_256;

ld.u32 %r292, [%rd127+2048];
st.global.u32 [%rd128+2048], %r292;

BB94_256:
add.s64 %rd130, %rd125, 3072;
add.s64 %rd480, %rd480, 3072;
add.s64 %rd402, %rd34, %rd480;
setp.lt.u64	%p180, %rd402, %rd112;
mov.u64 %rd481, %rd130;
@%p180 bra BB94_248;

BB94_258:
bar.sync 0;
add.s64 %rd475, %rd95, 3072;
add.s64 %rd459, %rd459, 3072;
add.s64 %rd456, %rd94, 3072;
mov.u64 %rd468, %rd456;
sub.s64 %rd405, %rd456, %rd30;
setp.lt.s64	%p181, %rd405, 0;
@%p181 bra BB94_145;

BB94_259:
@%p24 bra BB94_275;


	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r299, 1, 0, p; 
} 


	setp.eq.s32	%p183, %r299, 0;
@%p183 bra BB94_274;

mov.u64 %rd407, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd408, %rd407;
sub.s64 %rd137, %rd34, %rd408;
setp.eq.s64	%p184, %rd34, 0;
@%p184 bra BB94_275;

add.s64 %rd409, %rd137, -16;
add.s64 %rd411, %rd407, %rd409;
add.s64 %rd139, %rd408, %rd409;
ld.shared.u8 %rs30, [%rd411];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd411], %rs31;
ld.shared.u64 %rd140, [%rd411+8];
setp.eq.s64	%p185, %rd140, 0;
mov.u64 %rd485, %rd139;
@%p185 bra BB94_268;

mov.u64 %rd141, %rd139;
ld.u8 %rs32, [%rd140];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p186, %rs33, 1;
mov.u64 %rd485, %rd141;
@!%p186 bra BB94_268;
bra.uni BB94_264;

BB94_264:
ld.u64 %rd143, [%rd140];
shr.u64 %rd144, %rd143, 1;
add.s64 %rd145, %rd140, 16;
add.s64 %rd146, %rd145, %rd144;
ld.shared.u64 %rd413, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p187, %rd146, %rd413;
mov.u64 %rd485, %rd140;
@%p187 bra BB94_268;

ld.u8 %rs34, [%rd146];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p188, %rs35, 1;
mov.u64 %rd482, %rd140;
mov.u64 %rd485, %rd482;
@!%p188 bra BB94_268;
bra.uni BB94_266;

BB94_266:
ld.u64 %rd414, [%rd146];
shr.u64 %rd415, %rd414, 1;
add.s64 %rd416, %rd415, %rd144;
add.s64 %rd417, %rd416, 16;
shl.b64 %rd418, %rd417, 1;
and.b64 %rd419, %rd143, 1;
or.b64 %rd420, %rd418, %rd419;
st.u64 [%rd140], %rd420;
and.b64 %rd147, %rd417, 9223372036854775807;
add.s64 %rd421, %rd145, %rd147;
ld.shared.u64 %rd422, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p189, %rd421, %rd422;
mov.u64 %rd483, %rd140;
mov.u64 %rd485, %rd483;
@%p189 bra BB94_268;

add.s64 %rd423, %rd147, %rd145;
st.u64 [%rd423+8], %rd140;
mov.u64 %rd485, %rd140;

BB94_268:
ld.u64 %rd150, [%rd485];
shr.u64 %rd151, %rd150, 1;
add.s64 %rd152, %rd485, 16;
add.s64 %rd153, %rd152, %rd151;
ld.shared.u64 %rd424, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p190, %rd153, %rd424;
@%p190 bra BB94_272;

ld.u8 %rs36, [%rd153];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p191, %rs37, 1;
@!%p191 bra BB94_275;
bra.uni BB94_270;

BB94_270:
ld.u64 %rd425, [%rd153];
shr.u64 %rd426, %rd425, 1;
add.s64 %rd427, %rd426, %rd151;
add.s64 %rd428, %rd427, 16;
shl.b64 %rd429, %rd428, 1;
and.b64 %rd430, %rd150, 1;
or.b64 %rd431, %rd429, %rd430;
st.u64 [%rd485], %rd431;
and.b64 %rd154, %rd428, 9223372036854775807;
add.s64 %rd432, %rd152, %rd154;
ld.shared.u64 %rd433, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p192, %rd432, %rd433;
@%p192 bra BB94_275;

add.s64 %rd434, %rd154, %rd152;
st.u64 [%rd434+8], %rd485;
bra.uni BB94_275;

BB94_274:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
call.uni 
free, 
(
param0
);


	}

BB94_275:
bar.sync 0;

BB94_276:
ret;

BB94_272:
setp.lt.u64	%p193, %rd153, %rd485;
@%p193 bra BB94_275;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd485;
bra.uni BB94_275;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
.local .align 4 .b8 __local_depot95[36];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<486>;
.reg .b16 %rs<59>;
.reg .b32 %r<1003>;
.reg .b64 %rd<880>;


mov.u64 %rd879, __local_depot95;
cvta.local.u64 %SP, %rd879;
ld.param.v2.u32 {%r343, %r344}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r345, %r346}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd402, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd401, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd400, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd398, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd397, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd404, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+72];
add.u64 %rd405, %SP, 0;
cvta.to.local.u64 %rd1, %rd405;
cvta.to.global.u64 %rd2, %rd404;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p42, %r1, 0;
mov.u64 %rd406, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd407, %rd406;
setp.eq.s64	%p43, %rd407, 0;
or.pred %p44, %p42, %p43;
@%p44 bra BB95_2;

cvt.s64.s32	%rd408, %r345;
mov.u32 %r349, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r349;
mov.u64 %rd409, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd410, %rd409;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd410;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd408;

BB95_2:
bar.sync 0;
mov.u32 %r350, %ctaid.x;
add.s32 %r351, %r350, %r344;
cvt.s64.s32	%rd411, %r351;
mul.lo.s64 %rd412, %rd411, %rd400;
min.s64 %rd8, %rd402, %rd411;
add.s64 %rd413, %rd8, %rd412;
setp.lt.s64	%p45, %rd411, %rd402;
selp.u64	%rd414, 1, 0, %p45;
add.s64 %rd415, %rd414, %rd400;
add.s64 %rd416, %rd415, %rd413;
mul.lo.s64 %rd9, %rd413, %rd401;
mul.lo.s64 %rd417, %rd416, %rd401;
min.s64 %rd418, %rd417, %rd398;
shl.b64 %rd419, %rd418, 2;
add.s64 %rd10, %rd397, %rd419;
cvta.to.global.u64 %rd420, %rd397;
shl.b64 %rd421, %rd9, 2;
add.s64 %rd776, %rd420, %rd421;
add.s64 %rd769, %rd397, %rd421;
add.s64 %rd760, %rd2, %rd421;
setp.eq.s32	%p46, %r351, 0;
@%p46 bra BB95_382;

ld.param.u64 %rd716, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
cvta.to.global.u64 %rd422, %rd716;
add.s32 %r354, %r351, -1;
mul.wide.s32 %rd423, %r354, 4;
add.s64 %rd424, %rd422, %rd423;
ld.global.u32 %r949, [%rd424];
bar.sync 0;
@%p42 bra BB95_24;

ld.shared.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd719, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd726, %rd719;
setp.eq.s64	%p48, %rd15, %rd726;
mov.u64 %rd724, %rd15;
@%p48 bra BB95_8;

mov.u64 %rd725, %rd724;

BB95_6:
mov.u64 %rd721, %rd726;
mov.u64 %rd724, %rd725;
mov.u64 %rd725, %rd721;
ld.shared.u8 %rs27, [%rd719];
and.b16 %rs28, %rs27, 1;
setp.eq.b16	%p49, %rs28, 1;
not.pred %p50, %p49;
ld.shared.u64 %rd20, [%rd719];
setp.lt.u64	%p51, %rd20, 9216;
or.pred %p52, %p50, %p51;
@!%p52 bra BB95_8;
bra.uni BB95_7;

BB95_7:
shr.u64 %rd427, %rd20, 1;
add.s64 %rd428, %rd719, %rd427;
add.s64 %rd719, %rd428, 16;
add.s64 %rd429, %rd725, %rd427;
add.s64 %rd726, %rd429, 16;
setp.ne.s64	%p53, %rd726, %rd15;
mov.u64 %rd724, %rd725;
@%p53 bra BB95_6;

BB95_8:
setp.eq.s64	%p55, %rd724, %rd15;
mov.pred %p484, 0;
@%p55 bra BB95_10;

ld.u64 %rd431, [%rd724];
shr.u64 %rd432, %rd431, 1;
add.s64 %rd433, %rd724, %rd432;
add.s64 %rd730, %rd433, 16;
setp.ne.s64	%p484, %rd730, %rd15;

BB95_10:
@%p484 bra BB95_16;
bra.uni BB95_11;

BB95_16:
ld.u64 %rd31, [%rd730];
and.b64 %rd448, %rd31, -32;
setp.eq.s64	%p59, %rd448, 9216;
cvt.u16.u64	%rs57, %rd31;
@%p59 bra BB95_19;

add.s64 %rd32, %rd730, 16;
ld.u64 %rd449, [%rd730+4624];
and.b64 %rd450, %rd449, 1;
add.s64 %rd451, %rd31, -9248;
and.b64 %rd452, %rd451, -2;
or.b64 %rd453, %rd450, %rd452;
st.u64 [%rd730+4624], %rd453;
st.u64 [%rd730+4632], %rd730;
cvt.u16.u64	%rs30, %rd451;
or.b16 %rs31, %rs30, 1;
and.b64 %rd454, %rd31, 1;
or.b64 %rd455, %rd454, 9216;
st.u64 [%rd730], %rd455;
st.u8 [%rd730+4624], %rs31;
ld.u64 %rd456, [%rd730+4624];
shr.u64 %rd33, %rd456, 1;
add.s64 %rd457, %rd33, %rd32;
add.s64 %rd458, %rd457, 4624;
ld.shared.u64 %rd459, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p60, %rd458, %rd459;
cvt.u16.u64	%rs32, %rd31;
and.b16 %rs57, %rs32, 1;
@%p60 bra BB95_19;

add.s64 %rd460, %rd32, 4608;
st.u64 [%rd457+4632], %rd460;
ld.u8 %rs57, [%rd730];

BB95_19:
and.b16 %rs33, %rs57, 254;
st.u8 [%rd730], %rs33;
bra.uni BB95_20;

BB95_382:
sub.s64 %rd568, %rd10, %rd769;
setp.lt.s64	%p265, %rd568, 1;
@%p265 bra BB95_764;

ld.global.u32 %r1000, [%rd776];
bar.sync 0;
@%p42 bra BB95_385;

st.global.u32 [%rd760], %r1000;

BB95_385:
setp.eq.s32	%p21, %r1, 0;
bar.sync 0;
@!%p21 bra BB95_406;
bra.uni BB95_386;

BB95_386:
ld.shared.u64 %rd204, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd799, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd806, %rd799;
setp.eq.s64	%p267, %rd204, %rd806;
mov.u64 %rd804, %rd204;
@%p267 bra BB95_390;

mov.u64 %rd805, %rd804;

BB95_388:
mov.u64 %rd801, %rd806;
mov.u64 %rd804, %rd805;
mov.u64 %rd805, %rd801;
ld.shared.u8 %rs42, [%rd799];
and.b16 %rs43, %rs42, 1;
setp.eq.b16	%p268, %rs43, 1;
not.pred %p269, %p268;
ld.shared.u64 %rd209, [%rd799];
setp.lt.u64	%p270, %rd209, 9216;
or.pred %p271, %p269, %p270;
@!%p271 bra BB95_390;
bra.uni BB95_389;

BB95_389:
shr.u64 %rd571, %rd209, 1;
add.s64 %rd572, %rd799, %rd571;
add.s64 %rd799, %rd572, 16;
add.s64 %rd573, %rd805, %rd571;
add.s64 %rd806, %rd573, 16;
setp.ne.s64	%p272, %rd806, %rd204;
mov.u64 %rd804, %rd805;
@%p272 bra BB95_388;

BB95_390:
setp.eq.s64	%p274, %rd804, %rd204;
mov.pred %p485, 0;
@%p274 bra BB95_392;

ld.u64 %rd575, [%rd804];
shr.u64 %rd576, %rd575, 1;
add.s64 %rd577, %rd804, %rd576;
add.s64 %rd810, %rd577, 16;
setp.ne.s64	%p485, %rd810, %rd204;

BB95_392:
@%p485 bra BB95_398;
bra.uni BB95_393;

BB95_398:
ld.u64 %rd220, [%rd810];
and.b64 %rd592, %rd220, -32;
setp.eq.s64	%p278, %rd592, 9216;
cvt.u16.u64	%rs58, %rd220;
@%p278 bra BB95_401;

add.s64 %rd221, %rd810, 16;
ld.u64 %rd593, [%rd810+4624];
and.b64 %rd594, %rd593, 1;
add.s64 %rd595, %rd220, -9248;
and.b64 %rd596, %rd595, -2;
or.b64 %rd597, %rd594, %rd596;
st.u64 [%rd810+4624], %rd597;
st.u64 [%rd810+4632], %rd810;
cvt.u16.u64	%rs45, %rd595;
or.b16 %rs46, %rs45, 1;
and.b64 %rd598, %rd220, 1;
or.b64 %rd599, %rd598, 9216;
st.u64 [%rd810], %rd599;
st.u8 [%rd810+4624], %rs46;
ld.u64 %rd600, [%rd810+4624];
shr.u64 %rd222, %rd600, 1;
add.s64 %rd601, %rd222, %rd221;
add.s64 %rd602, %rd601, 4624;
ld.shared.u64 %rd603, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p279, %rd602, %rd603;
cvt.u16.u64	%rs47, %rd220;
and.b16 %rs58, %rs47, 1;
@%p279 bra BB95_401;

add.s64 %rd604, %rd221, 4608;
st.u64 [%rd601+4632], %rd604;
ld.u8 %rs58, [%rd810];

BB95_401:
and.b16 %rs48, %rs58, 254;
st.u8 [%rd810], %rs48;
bra.uni BB95_402;

BB95_11:
mov.u64 %rd435, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd436, %rd435;
sub.s64 %rd437, %rd15, %rd436;
add.s64 %rd438, %rd437, 4624;
ld.shared.u64 %rd439, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p56, %rd438, %rd439;
mov.u64 %rd728, -1;
mov.u64 %rd729, %rd15;
@%p56 bra BB95_13;

add.s64 %rd26, %rd15, 4624;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd26;
mov.u64 %rd728, %rd26;
mov.u64 %rd729, %rd26;

BB95_13:
mov.u64 %rd27, %rd729;
setp.eq.s64	%p57, %rd728, -1;
@%p57 bra BB95_15;

mov.u64 %rd440, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd441, %rd440;
sub.s64 %rd442, %rd15, %rd441;
add.s64 %rd443, %rd440, %rd442;
ld.shared.u64 %rd444, [%rd443];
and.b64 %rd445, %rd444, 1;
or.b64 %rd446, %rd445, 9216;
st.shared.u64 [%rd443], %rd446;
st.shared.u64 [%rd443+8], %rd724;
mov.u16 %rs29, 0;
st.shared.u8 [%rd443], %rs29;

BB95_15:
mov.u64 %rd730, %rd15;
setp.eq.s64	%p58, %rd15, %rd27;
mov.u64 %rd731, 0;
@%p58 bra BB95_21;

BB95_20:
add.s64 %rd731, %rd730, 16;

BB95_21:
mov.u64 %rd732, %rd731;
setp.ne.s64	%p61, %rd731, 0;
@%p61 bra BB95_23;

mov.u64 %rd462, 4608;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd462;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd732, [retval0+0];


	}

BB95_23:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd732;

BB95_24:
bar.sync 0;
ld.shared.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r355, 1, 0, p; 
} 


	setp.eq.s32	%p62, %r355, 0;
sub.s64 %rd41, %rd10, %rd769;
@%p62 bra BB95_195;

setp.lt.s64	%p63, %rd41, 1;
@%p63 bra BB95_365;

mov.u64 %rd464, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd465, %rd464;
sub.s64 %rd466, %rd40, %rd465;
add.s64 %rd42, %rd464, %rd466;
mov.u64 %rd733, %rd769;
cvt.s64.s32	%rd45, %r1;
mul.wide.s32 %rd467, %r1, 4;
add.s64 %rd46, %rd42, %rd467;
mul.wide.s32 %rd47, %r1, -9;
mul.lo.s32 %r356, %r1, 9;
mul.wide.s32 %rd468, %r356, 4;
add.s64 %rd48, %rd42, %rd468;
add.s64 %rd49, %rd1, 4;
add.s32 %r357, %r1, 128;
cvt.s64.s32	%rd50, %r357;
add.s32 %r358, %r1, 256;
cvt.s64.s32	%rd51, %r358;
add.s32 %r359, %r1, 384;
cvt.s64.s32	%rd52, %r359;
add.s32 %r360, %r1, 512;
cvt.s64.s32	%rd53, %r360;
add.s32 %r361, %r1, 640;
cvt.s64.s32	%rd54, %r361;
add.s32 %r362, %r1, 768;
cvt.s64.s32	%rd55, %r362;
add.s32 %r363, %r1, 896;
cvt.s64.s32	%rd56, %r363;
add.s32 %r364, %r1, 1024;
cvt.s64.s32	%rd57, %r364;
add.s32 %r4, %r1, -2;

BB95_27:
mov.u32 %r5, %r949;
mov.u64 %rd771, %rd776;
mov.u64 %rd60, %rd771;
mov.u64 %rd764, %rd769;
mov.u64 %rd59, %rd764;
mov.u64 %rd757, %rd760;
mov.u64 %rd61, %rd757;
mov.u64 %rd58, %rd733;
sub.s64 %rd469, %rd58, %rd10;
shr.u64 %rd470, %rd469, 2;
neg.s64 %rd471, %rd470;
cvt.u32.u64	%r365, %rd471;
mov.u32 %r366, 1152;
min.s32 %r6, %r365, %r366;
setp.eq.s32	%p64, %r6, 1152;
@%p64 bra BB95_51;
bra.uni BB95_28;

BB95_51:
shl.b64 %rd478, %rd45, 2;
add.s64 %rd479, %rd60, %rd478;
ld.global.u32 %r385, [%rd479];
ld.global.u32 %r386, [%rd479+512];
ld.global.u32 %r387, [%rd479+1024];
ld.global.u32 %r388, [%rd479+1536];
ld.global.u32 %r389, [%rd479+2048];
ld.global.u32 %r390, [%rd479+2560];
ld.global.u32 %r391, [%rd479+3072];
ld.global.u32 %r392, [%rd479+3584];
ld.global.u32 %r393, [%rd479+4096];
st.shared.u32 [%rd46], %r385;
st.shared.u32 [%rd46+512], %r386;
st.shared.u32 [%rd46+1024], %r387;
st.shared.u32 [%rd46+1536], %r388;
st.shared.u32 [%rd46+2048], %r389;
st.shared.u32 [%rd46+2560], %r390;
st.shared.u32 [%rd46+3072], %r391;
st.shared.u32 [%rd46+3584], %r392;
st.shared.u32 [%rd46+4096], %r393;
mov.u64 %rd736, 1152;
bra.uni BB95_52;

BB95_28:
cvt.s64.s32	%rd736, %r6;
setp.lt.s32	%p65, %r6, 1;
@%p65 bra BB95_52;

shl.b64 %rd472, %rd736, 2;
add.s64 %rd63, %rd59, %rd472;
mov.u64 %rd735, %rd42;
mov.u64 %rd734, %rd59;
mov.u64 %rd768, %rd59;
mov.u64 %rd775, %rd60;

BB95_30:
mov.u64 %rd69, %rd775;
mov.u64 %rd68, %rd768;
mov.u64 %rd66, %rd734;
sub.s64 %rd473, %rd66, %rd63;
shr.s64 %rd474, %rd473, 2;
neg.s64 %rd70, %rd474;
setp.gt.s64	%p66, %rd70, 1151;
shl.b64 %rd475, %rd45, 2;
add.s64 %rd71, %rd69, %rd475;
add.s64 %rd72, %rd735, %rd475;
@%p66 bra BB95_49;
bra.uni BB95_31;

BB95_49:
ld.global.u32 %r376, [%rd71];
ld.global.u32 %r377, [%rd71+512];
ld.global.u32 %r378, [%rd71+1024];
ld.global.u32 %r379, [%rd71+1536];
ld.global.u32 %r380, [%rd71+2048];
ld.global.u32 %r381, [%rd71+2560];
ld.global.u32 %r382, [%rd71+3072];
ld.global.u32 %r383, [%rd71+3584];
ld.global.u32 %r384, [%rd71+4096];
st.shared.u32 [%rd72], %r376;
st.shared.u32 [%rd72+512], %r377;
st.shared.u32 [%rd72+1024], %r378;
st.shared.u32 [%rd72+1536], %r379;
st.shared.u32 [%rd72+2048], %r380;
st.shared.u32 [%rd72+2560], %r381;
st.shared.u32 [%rd72+3072], %r382;
st.shared.u32 [%rd72+3584], %r383;
st.shared.u32 [%rd72+4096], %r384;
bra.uni BB95_50;

BB95_31:
setp.ge.s64	%p67, %rd45, %rd70;
@%p67 bra BB95_33;

ld.global.u32 %r367, [%rd71];
st.shared.u32 [%rd72], %r367;

BB95_33:
setp.ge.s64	%p68, %rd50, %rd70;
@%p68 bra BB95_35;

ld.global.u32 %r368, [%rd71+512];
st.shared.u32 [%rd72+512], %r368;

BB95_35:
setp.ge.s64	%p69, %rd51, %rd70;
@%p69 bra BB95_37;

ld.global.u32 %r369, [%rd71+1024];
st.shared.u32 [%rd72+1024], %r369;

BB95_37:
setp.ge.s64	%p70, %rd52, %rd70;
@%p70 bra BB95_39;

ld.global.u32 %r370, [%rd71+1536];
st.shared.u32 [%rd72+1536], %r370;

BB95_39:
setp.ge.s64	%p71, %rd53, %rd70;
@%p71 bra BB95_41;

ld.global.u32 %r371, [%rd71+2048];
st.shared.u32 [%rd72+2048], %r371;

BB95_41:
setp.ge.s64	%p72, %rd54, %rd70;
@%p72 bra BB95_43;

ld.global.u32 %r372, [%rd71+2560];
st.shared.u32 [%rd72+2560], %r372;

BB95_43:
setp.ge.s64	%p73, %rd55, %rd70;
@%p73 bra BB95_45;

ld.global.u32 %r373, [%rd71+3072];
st.shared.u32 [%rd72+3072], %r373;

BB95_45:
setp.ge.s64	%p74, %rd56, %rd70;
@%p74 bra BB95_47;

ld.global.u32 %r374, [%rd71+3584];
st.shared.u32 [%rd72+3584], %r374;

BB95_47:
setp.ge.s64	%p75, %rd57, %rd70;
@%p75 bra BB95_50;

ld.global.u32 %r375, [%rd71+4096];
st.shared.u32 [%rd72+4096], %r375;

BB95_50:
add.s64 %rd73, %rd69, 4608;
add.s64 %rd735, %rd735, 4608;
add.s64 %rd734, %rd68, 4608;
mov.u64 %rd75, %rd734;
sub.s64 %rd476, %rd63, %rd734;
setp.gt.s64	%p76, %rd476, 0;
mov.u64 %rd768, %rd75;
mov.u64 %rd775, %rd73;
@%p76 bra BB95_30;

BB95_52:
bar.sync 0;
shl.b64 %rd480, %rd736, 2;
add.s64 %rd78, %rd40, %rd480;
and.b64 %rd481, %rd736, 4611686018427387903;
cvt.u32.u64	%r7, %rd736;
add.s64 %rd482, %rd481, %rd47;
cvt.u32.u64	%r394, %rd482;
mov.u32 %r395, 9;
min.s32 %r8, %r394, %r395;
mov.u32 %r396, 0;
max.s32 %r9, %r8, %r396;
setp.gt.u32	%p77, %r9, 8;
@%p77 bra BB95_71;
bra.uni BB95_53;

BB95_71:
ld.shared.u32 %r406, [%rd48];
ld.shared.u32 %r407, [%rd48+4];
ld.shared.u32 %r408, [%rd48+8];
ld.shared.u32 %r409, [%rd48+12];
ld.shared.u32 %r410, [%rd48+16];
ld.shared.u32 %r411, [%rd48+20];
ld.shared.u32 %r412, [%rd48+24];
ld.shared.u32 %r413, [%rd48+28];
ld.shared.u32 %r414, [%rd48+32];
st.local.u32 [%rd1], %r406;
st.local.u32 [%rd1+4], %r407;
st.local.u32 [%rd1+8], %r408;
st.local.u32 [%rd1+12], %r409;
st.local.u32 [%rd1+16], %r410;
st.local.u32 [%rd1+20], %r411;
st.local.u32 [%rd1+24], %r412;
st.local.u32 [%rd1+28], %r413;
st.local.u32 [%rd1+32], %r414;
bra.uni BB95_72;

BB95_53:
mov.u64 %rd79, %rd1;
setp.lt.s32	%p78, %r8, 1;
mov.u64 %rd751, %rd79;
@%p78 bra BB95_55;

ld.shared.u32 %r397, [%rd48];
st.local.u32 [%rd1], %r397;
mov.u64 %rd751, %rd49;

BB95_55:
mov.u64 %rd737, %rd751;
mov.u64 %rd750, %rd737;
setp.lt.s32	%p79, %r9, 2;
@%p79 bra BB95_57;

ld.shared.u32 %r398, [%rd48+4];
st.local.u32 [%rd750], %r398;
add.s64 %rd750, %rd750, 4;

BB95_57:
mov.u64 %rd749, %rd750;
setp.lt.s32	%p80, %r9, 3;
@%p80 bra BB95_59;

ld.shared.u32 %r399, [%rd48+8];
st.local.u32 [%rd749], %r399;
add.s64 %rd749, %rd749, 4;

BB95_59:
mov.u64 %rd748, %rd749;
setp.lt.s32	%p81, %r9, 4;
@%p81 bra BB95_61;

ld.shared.u32 %r400, [%rd48+12];
st.local.u32 [%rd748], %r400;
add.s64 %rd748, %rd748, 4;

BB95_61:
mov.u64 %rd747, %rd748;
setp.lt.s32	%p82, %r9, 5;
@%p82 bra BB95_63;

ld.shared.u32 %r401, [%rd48+16];
st.local.u32 [%rd747], %r401;
add.s64 %rd747, %rd747, 4;

BB95_63:
mov.u64 %rd746, %rd747;
setp.lt.s32	%p83, %r9, 6;
@%p83 bra BB95_65;

ld.shared.u32 %r402, [%rd48+20];
st.local.u32 [%rd746], %r402;
add.s64 %rd746, %rd746, 4;

BB95_65:
mov.u64 %rd745, %rd746;
setp.lt.s32	%p84, %r9, 7;
@%p84 bra BB95_67;

ld.shared.u32 %r403, [%rd48+24];
st.local.u32 [%rd745], %r403;
add.s64 %rd745, %rd745, 4;

BB95_67:
mov.u64 %rd744, %rd745;
setp.lt.s32	%p85, %r9, 8;
@%p85 bra BB95_69;

ld.shared.u32 %r404, [%rd48+28];
st.local.u32 [%rd744], %r404;
add.s64 %rd744, %rd744, 4;

BB95_69:
setp.lt.s32	%p86, %r9, 9;
@%p86 bra BB95_72;

ld.shared.u32 %r405, [%rd48+32];
st.local.u32 [%rd744], %r405;

BB95_72:
setp.eq.s32	%p87, %r9, 0;
@%p87 bra BB95_89;

ld.local.u32 %r904, [%rd1];
mul.wide.u32 %rd483, %r9, 4;
add.s64 %rd484, %rd483, 17179869180;
shr.u64 %rd485, %rd484, 2;
cvt.u32.u64	%r11, %rd485;
setp.lt.s32	%p88, %r11, 1;
@%p88 bra BB95_75;

ld.local.u32 %r416, [%rd1+4];
mul.lo.s32 %r904, %r416, %r904;

BB95_75:
setp.lt.s32	%p89, %r11, 2;
@%p89 bra BB95_77;

ld.local.u32 %r417, [%rd1+8];
mul.lo.s32 %r904, %r417, %r904;

BB95_77:
setp.lt.s32	%p90, %r11, 3;
@%p90 bra BB95_79;

ld.local.u32 %r418, [%rd1+12];
mul.lo.s32 %r904, %r418, %r904;

BB95_79:
setp.lt.s32	%p91, %r11, 4;
@%p91 bra BB95_81;

ld.local.u32 %r419, [%rd1+16];
mul.lo.s32 %r904, %r419, %r904;

BB95_81:
setp.lt.s32	%p92, %r11, 5;
@%p92 bra BB95_83;

ld.local.u32 %r420, [%rd1+20];
mul.lo.s32 %r904, %r420, %r904;

BB95_83:
setp.lt.s32	%p93, %r11, 6;
@%p93 bra BB95_85;

ld.local.u32 %r421, [%rd1+24];
mul.lo.s32 %r904, %r421, %r904;

BB95_85:
setp.lt.s32	%p94, %r11, 7;
@%p94 bra BB95_87;

ld.local.u32 %r422, [%rd1+28];
mul.lo.s32 %r904, %r422, %r904;

BB95_87:
setp.lt.s32	%p95, %r11, 8;
@%p95 bra BB95_89;

ld.local.u32 %r423, [%rd1+32];
mul.lo.s32 %r904, %r423, %r904;

BB95_89:
bar.sync 0;
@%p87 bra BB95_91;

st.shared.u32 [%rd46], %r904;

BB95_91:
bar.sync 0;
setp.gt.s32	%p97, %r7, 1151;
mov.u32 %r901, 128;
@%p97 bra BB95_93;

add.s32 %r425, %r7, 8;
mul.hi.s32 %r426, %r425, 954437177;
shr.u32 %r427, %r426, 31;
shr.s32 %r428, %r426, 1;
add.s32 %r901, %r428, %r427;

BB95_93:
setp.eq.s32	%p98, %r901, 128;
@%p98 bra BB95_131;
bra.uni BB95_94;

BB95_131:
@%p42 bra BB95_133;

ld.shared.u32 %r444, [%rd42];
mul.lo.s32 %r445, %r444, %r5;
st.shared.u32 [%rd42], %r445;

BB95_133:
setp.lt.s32	%p10, %r1, 1;
ld.shared.u32 %r903, [%rd46];
bar.sync 0;
@%p10 bra BB95_135;

ld.shared.u32 %r446, [%rd46+-4];
mul.lo.s32 %r903, %r446, %r903;

BB95_135:
bar.sync 0;
st.shared.u32 [%rd46], %r903;
bar.sync 0;
setp.lt.s32	%p128, %r1, 2;
@%p128 bra BB95_137;

ld.shared.u32 %r447, [%rd46+-8];
mul.lo.s32 %r903, %r447, %r903;

BB95_137:
bar.sync 0;
st.shared.u32 [%rd46], %r903;
bar.sync 0;
setp.lt.s32	%p129, %r1, 4;
@%p129 bra BB95_139;

ld.shared.u32 %r448, [%rd46+-16];
mul.lo.s32 %r903, %r448, %r903;

BB95_139:
bar.sync 0;
st.shared.u32 [%rd46], %r903;
bar.sync 0;
setp.lt.s32	%p130, %r1, 8;
@%p130 bra BB95_141;

ld.shared.u32 %r449, [%rd46+-32];
mul.lo.s32 %r903, %r449, %r903;

BB95_141:
bar.sync 0;
st.shared.u32 [%rd46], %r903;
bar.sync 0;
setp.lt.s32	%p131, %r1, 16;
@%p131 bra BB95_143;

ld.shared.u32 %r450, [%rd46+-64];
mul.lo.s32 %r903, %r450, %r903;

BB95_143:
bar.sync 0;
st.shared.u32 [%rd46], %r903;
bar.sync 0;
setp.lt.s32	%p132, %r1, 32;
@%p132 bra BB95_145;

ld.shared.u32 %r451, [%rd46+-128];
mul.lo.s32 %r903, %r451, %r903;

BB95_145:
bar.sync 0;
st.shared.u32 [%rd46], %r903;
bar.sync 0;
setp.lt.s32	%p133, %r1, 64;
@%p133 bra BB95_147;

ld.shared.u32 %r452, [%rd46+-256];
mul.lo.s32 %r903, %r452, %r903;

BB95_147:
bar.sync 0;
st.shared.u32 [%rd46], %r903;
bar.sync 0;
ld.shared.u32 %r950, [%rd42+508];
setp.eq.s32	%p134, %r1, 0;
mov.u32 %r940, %r5;
@%p134 bra BB95_149;

ld.shared.u32 %r940, [%rd46+-4];

BB95_149:
bar.sync 0;
st.shared.u32 [%rd46], %r940;
bar.sync 0;
bra.uni BB95_150;

BB95_94:
@%p42 bra BB95_96;

ld.shared.u32 %r429, [%rd42];
mul.lo.s32 %r430, %r429, %r5;
st.shared.u32 [%rd42], %r430;

BB95_96:
setp.ge.s32	%p100, %r1, %r901;
mov.u32 %r948, %r5;
@%p100 bra BB95_98;

ld.shared.u32 %r30, [%rd46];
mov.u32 %r948, %r30;

BB95_98:
mov.u32 %r913, %r948;
mov.u32 %r947, %r913;
bar.sync 0;
setp.le.s32	%p101, %r1, %r901;
setp.gt.s32	%p102, %r1, 0;
and.pred %p103, %p101, %p102;
@!%p103 bra BB95_100;
bra.uni BB95_99;

BB95_99:
ld.shared.u32 %r431, [%rd46+-4];
mul.lo.s32 %r947, %r431, %r947;

BB95_100:
mov.u32 %r946, %r947;
bar.sync 0;
@%p100 bra BB95_102;

st.shared.u32 [%rd46], %r946;

BB95_102:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
setp.lt.s32	%p105, %r4, %r901;
and.pred %p106, %p105, %p3;
@!%p106 bra BB95_104;
bra.uni BB95_103;

BB95_103:
ld.shared.u32 %r432, [%rd46+-8];
mul.lo.s32 %r946, %r432, %r946;

BB95_104:
mov.u32 %r945, %r946;
bar.sync 0;
@%p100 bra BB95_106;

st.shared.u32 [%rd46], %r945;

BB95_106:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r433, %r4, -2;
setp.lt.s32	%p108, %r433, %r901;
and.pred %p109, %p108, %p4;
@!%p109 bra BB95_108;
bra.uni BB95_107;

BB95_107:
ld.shared.u32 %r434, [%rd46+-16];
mul.lo.s32 %r945, %r434, %r945;

BB95_108:
mov.u32 %r944, %r945;
bar.sync 0;
@%p100 bra BB95_110;

st.shared.u32 [%rd46], %r944;

BB95_110:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r435, %r4, -6;
setp.lt.s32	%p111, %r435, %r901;
and.pred %p112, %p111, %p5;
@!%p112 bra BB95_112;
bra.uni BB95_111;

BB95_111:
ld.shared.u32 %r436, [%rd46+-32];
mul.lo.s32 %r944, %r436, %r944;

BB95_112:
mov.u32 %r943, %r944;
bar.sync 0;
@%p100 bra BB95_114;

st.shared.u32 [%rd46], %r943;

BB95_114:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r437, %r4, -14;
setp.lt.s32	%p114, %r437, %r901;
and.pred %p115, %p114, %p6;
@!%p115 bra BB95_116;
bra.uni BB95_115;

BB95_115:
ld.shared.u32 %r438, [%rd46+-64];
mul.lo.s32 %r943, %r438, %r943;

BB95_116:
mov.u32 %r942, %r943;
bar.sync 0;
@%p100 bra BB95_118;

st.shared.u32 [%rd46], %r942;

BB95_118:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r439, %r4, -30;
setp.lt.s32	%p117, %r439, %r901;
and.pred %p118, %p117, %p7;
@!%p118 bra BB95_120;
bra.uni BB95_119;

BB95_119:
ld.shared.u32 %r440, [%rd46+-128];
mul.lo.s32 %r942, %r440, %r942;

BB95_120:
mov.u32 %r941, %r942;
bar.sync 0;
@%p100 bra BB95_122;

st.shared.u32 [%rd46], %r941;

BB95_122:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r441, %r4, -62;
setp.lt.s32	%p120, %r441, %r901;
and.pred %p121, %p120, %p8;
@!%p121 bra BB95_124;
bra.uni BB95_123;

BB95_123:
ld.shared.u32 %r442, [%rd46+-256];
mul.lo.s32 %r941, %r442, %r941;

BB95_124:
bar.sync 0;
@%p100 bra BB95_126;

st.shared.u32 [%rd46], %r941;

BB95_126:
setp.lt.s32	%p9, %r1, %r901;
bar.sync 0;
add.s32 %r443, %r901, -1;
mul.wide.s32 %rd486, %r443, 4;
add.s64 %rd487, %rd42, %rd486;
ld.shared.u32 %r950, [%rd487];
not.pred %p123, %p9;
setp.eq.s32	%p124, %r1, 0;
or.pred %p125, %p124, %p123;
selp.b32	%r902, %r5, %r941, %p9;
@%p125 bra BB95_128;

ld.shared.u32 %r902, [%rd46+-4];

BB95_128:
bar.sync 0;
@%p100 bra BB95_130;

st.shared.u32 [%rd46], %r902;

BB95_130:
bar.sync 0;

BB95_150:
mov.u32 %r949, %r950;
@%p87 bra BB95_152;

ld.shared.u32 %r904, [%rd46];

BB95_152:
bar.sync 0;
mul.wide.s32 %rd488, %r9, 4;
add.s64 %rd96, %rd1, %rd488;
setp.ge.u64	%p136, %rd1, %rd96;
@%p136 bra BB95_154;

ld.local.u32 %r453, [%rd1];
mul.lo.s32 %r904, %r453, %r904;
st.shared.u32 [%rd48], %r904;

BB95_154:
setp.ge.u64	%p137, %rd49, %rd96;
@%p137 bra BB95_156;

ld.local.u32 %r454, [%rd1+4];
mul.lo.s32 %r904, %r454, %r904;
st.shared.u32 [%rd48+4], %r904;

BB95_156:
add.s64 %rd489, %rd49, 4;
setp.ge.u64	%p138, %rd489, %rd96;
@%p138 bra BB95_158;

ld.local.u32 %r455, [%rd1+8];
mul.lo.s32 %r904, %r455, %r904;
st.shared.u32 [%rd48+8], %r904;

BB95_158:
add.s64 %rd490, %rd49, 8;
setp.ge.u64	%p139, %rd490, %rd96;
@%p139 bra BB95_160;

ld.local.u32 %r456, [%rd1+12];
mul.lo.s32 %r904, %r456, %r904;
st.shared.u32 [%rd48+12], %r904;

BB95_160:
add.s64 %rd491, %rd49, 12;
setp.ge.u64	%p140, %rd491, %rd96;
@%p140 bra BB95_162;

ld.local.u32 %r457, [%rd1+16];
mul.lo.s32 %r904, %r457, %r904;
st.shared.u32 [%rd48+16], %r904;

BB95_162:
add.s64 %rd492, %rd49, 16;
setp.ge.u64	%p141, %rd492, %rd96;
@%p141 bra BB95_164;

ld.local.u32 %r458, [%rd1+20];
mul.lo.s32 %r904, %r458, %r904;
st.shared.u32 [%rd48+20], %r904;

BB95_164:
add.s64 %rd493, %rd49, 20;
setp.ge.u64	%p142, %rd493, %rd96;
@%p142 bra BB95_166;

ld.local.u32 %r459, [%rd1+24];
mul.lo.s32 %r904, %r459, %r904;
st.shared.u32 [%rd48+24], %r904;

BB95_166:
add.s64 %rd494, %rd49, 24;
setp.ge.u64	%p143, %rd494, %rd96;
@%p143 bra BB95_168;

ld.local.u32 %r460, [%rd1+28];
mul.lo.s32 %r904, %r460, %r904;
st.shared.u32 [%rd48+28], %r904;

BB95_168:
add.s64 %rd495, %rd49, 28;
setp.ge.u64	%p144, %rd495, %rd96;
@%p144 bra BB95_170;

ld.local.u32 %r461, [%rd1+32];
mul.lo.s32 %r462, %r461, %r904;
st.shared.u32 [%rd48+32], %r462;

BB95_170:
bar.sync 0;
@%p64 bra BB95_193;
bra.uni BB95_171;

BB95_193:
shl.b64 %rd498, %rd45, 2;
add.s64 %rd499, %rd61, %rd498;
ld.shared.u32 %r481, [%rd46];
ld.shared.u32 %r482, [%rd46+512];
ld.shared.u32 %r483, [%rd46+1024];
ld.shared.u32 %r484, [%rd46+1536];
ld.shared.u32 %r485, [%rd46+2048];
ld.shared.u32 %r486, [%rd46+2560];
ld.shared.u32 %r487, [%rd46+3072];
ld.shared.u32 %r488, [%rd46+3584];
ld.shared.u32 %r489, [%rd46+4096];
st.global.u32 [%rd499], %r481;
st.global.u32 [%rd499+512], %r482;
st.global.u32 [%rd499+1024], %r483;
st.global.u32 [%rd499+1536], %r484;
st.global.u32 [%rd499+2048], %r485;
st.global.u32 [%rd499+2560], %r486;
st.global.u32 [%rd499+3072], %r487;
st.global.u32 [%rd499+3584], %r488;
st.global.u32 [%rd499+4096], %r489;
bra.uni BB95_194;

BB95_171:
add.s64 %rd97, %rd42, %rd480;
mov.u64 %rd753, %rd40;
mov.u64 %rd752, %rd42;
setp.ge.u64	%p145, %rd42, %rd97;
mov.u64 %rd759, %rd61;
@%p145 bra BB95_194;

BB95_172:
mov.u64 %rd102, %rd759;
sub.s64 %rd103, %rd78, %rd753;
setp.gt.s64	%p146, %rd103, 4604;
shl.b64 %rd497, %rd45, 2;
add.s64 %rd104, %rd752, %rd497;
add.s64 %rd105, %rd102, %rd497;
@%p146 bra BB95_191;
bra.uni BB95_173;

BB95_191:
ld.shared.u32 %r472, [%rd104];
ld.shared.u32 %r473, [%rd104+512];
ld.shared.u32 %r474, [%rd104+1024];
ld.shared.u32 %r475, [%rd104+1536];
ld.shared.u32 %r476, [%rd104+2048];
ld.shared.u32 %r477, [%rd104+2560];
ld.shared.u32 %r478, [%rd104+3072];
ld.shared.u32 %r479, [%rd104+3584];
ld.shared.u32 %r480, [%rd104+4096];
st.global.u32 [%rd105], %r472;
st.global.u32 [%rd105+512], %r473;
st.global.u32 [%rd105+1024], %r474;
st.global.u32 [%rd105+1536], %r475;
st.global.u32 [%rd105+2048], %r476;
st.global.u32 [%rd105+2560], %r477;
st.global.u32 [%rd105+3072], %r478;
st.global.u32 [%rd105+3584], %r479;
st.global.u32 [%rd105+4096], %r480;
bra.uni BB95_192;

BB95_173:
shr.s64 %rd106, %rd103, 2;
setp.ge.s64	%p147, %rd45, %rd106;
@%p147 bra BB95_175;

ld.shared.u32 %r463, [%rd104];
st.global.u32 [%rd105], %r463;

BB95_175:
setp.ge.s64	%p148, %rd50, %rd106;
@%p148 bra BB95_177;

ld.shared.u32 %r464, [%rd104+512];
st.global.u32 [%rd105+512], %r464;

BB95_177:
setp.ge.s64	%p149, %rd51, %rd106;
@%p149 bra BB95_179;

ld.shared.u32 %r465, [%rd104+1024];
st.global.u32 [%rd105+1024], %r465;

BB95_179:
setp.ge.s64	%p150, %rd52, %rd106;
@%p150 bra BB95_181;

ld.shared.u32 %r466, [%rd104+1536];
st.global.u32 [%rd105+1536], %r466;

BB95_181:
setp.ge.s64	%p151, %rd53, %rd106;
@%p151 bra BB95_183;

ld.shared.u32 %r467, [%rd104+2048];
st.global.u32 [%rd105+2048], %r467;

BB95_183:
setp.ge.s64	%p152, %rd54, %rd106;
@%p152 bra BB95_185;

ld.shared.u32 %r468, [%rd104+2560];
st.global.u32 [%rd105+2560], %r468;

BB95_185:
setp.ge.s64	%p153, %rd55, %rd106;
@%p153 bra BB95_187;

ld.shared.u32 %r469, [%rd104+3072];
st.global.u32 [%rd105+3072], %r469;

BB95_187:
setp.ge.s64	%p154, %rd56, %rd106;
@%p154 bra BB95_189;

ld.shared.u32 %r470, [%rd104+3584];
st.global.u32 [%rd105+3584], %r470;

BB95_189:
setp.ge.s64	%p155, %rd57, %rd106;
@%p155 bra BB95_192;

ld.shared.u32 %r471, [%rd104+4096];
st.global.u32 [%rd105+4096], %r471;

BB95_192:
add.s64 %rd752, %rd752, 4608;
add.s64 %rd753, %rd753, 4608;
add.s64 %rd109, %rd102, 4608;
setp.lt.u64	%p156, %rd752, %rd97;
mov.u64 %rd759, %rd109;
@%p156 bra BB95_172;

BB95_194:
bar.sync 0;
add.s64 %rd776, %rd60, 4608;
add.s64 %rd760, %rd61, 4608;
add.s64 %rd733, %rd59, 4608;
mov.u64 %rd769, %rd733;
sub.s64 %rd500, %rd10, %rd733;
setp.gt.s64	%p157, %rd500, 0;
@%p157 bra BB95_27;
bra.uni BB95_365;

BB95_195:
setp.lt.s64	%p158, %rd41, 1;
@%p158 bra BB95_365;

mov.u32 %r899, %ctaid.x;
mov.u64 %rd755, %rd769;
cvt.s64.s32	%rd116, %r1;
mul.wide.s32 %rd129, %r1, 4;
add.s64 %rd117, %rd40, %rd129;
mul.wide.s32 %rd118, %r1, -9;
mul.lo.s32 %r490, %r1, 9;
mul.wide.s32 %rd502, %r490, 4;
add.s64 %rd119, %rd40, %rd502;
add.s64 %rd120, %rd1, 4;
add.s32 %r491, %r1, 128;
cvt.s64.s32	%rd121, %r491;
add.s32 %r492, %r1, 256;
cvt.s64.s32	%rd122, %r492;
add.s32 %r493, %r1, 384;
cvt.s64.s32	%rd123, %r493;
add.s32 %r494, %r1, 512;
cvt.s64.s32	%rd124, %r494;
add.s32 %r495, %r1, 640;
cvt.s64.s32	%rd125, %r495;
add.s32 %r496, %r1, 768;
cvt.s64.s32	%rd126, %r496;
add.s32 %r497, %r1, 896;
cvt.s64.s32	%rd127, %r497;
add.s32 %r498, %r1, 1024;
cvt.s64.s32	%rd128, %r498;
add.s32 %r87, %r1, -2;
add.s32 %r500, %r344, %r899;
cvt.s64.s32	%rd503, %r500;
mul.lo.s64 %rd504, %rd400, %rd503;
add.s64 %rd505, %rd8, %rd504;
mul.lo.s64 %rd506, %rd401, %rd505;
add.s64 %rd130, %rd506, %rd116;
mov.u64 %rd754, 0;
mov.u64 %rd758, %rd760;
mov.u64 %rd767, %rd769;
mov.u64 %rd774, %rd776;
mov.u32 %r938, %r949;

BB95_197:
mov.u32 %r88, %r938;
mov.u64 %rd772, %rd774;
mov.u64 %rd134, %rd772;
mov.u64 %rd765, %rd767;
mov.u64 %rd133, %rd765;
mov.u64 %rd132, %rd755;
sub.s64 %rd507, %rd132, %rd10;
shr.u64 %rd508, %rd507, 2;
neg.s64 %rd509, %rd508;
cvt.u32.u64	%r501, %rd509;
mov.u32 %r502, 1152;
min.s32 %r89, %r501, %r502;
setp.eq.s32	%p159, %r89, 1152;
@%p159 bra BB95_221;
bra.uni BB95_198;

BB95_221:
shl.b64 %rd516, %rd116, 2;
add.s64 %rd517, %rd134, %rd516;
ld.global.u32 %r521, [%rd517];
st.u32 [%rd117], %r521;
ld.global.u32 %r522, [%rd517+512];
st.u32 [%rd117+512], %r522;
ld.global.u32 %r523, [%rd517+1024];
st.u32 [%rd117+1024], %r523;
ld.global.u32 %r524, [%rd517+1536];
st.u32 [%rd117+1536], %r524;
ld.global.u32 %r525, [%rd517+2048];
st.u32 [%rd117+2048], %r525;
ld.global.u32 %r526, [%rd517+2560];
st.u32 [%rd117+2560], %r526;
ld.global.u32 %r527, [%rd517+3072];
st.u32 [%rd117+3072], %r527;
ld.global.u32 %r528, [%rd517+3584];
st.u32 [%rd117+3584], %r528;
ld.global.u32 %r529, [%rd517+4096];
st.u32 [%rd117+4096], %r529;
mov.u64 %rd777, 1152;
bra.uni BB95_222;

BB95_198:
cvt.s64.s32	%rd777, %r89;
setp.lt.s32	%p160, %r89, 1;
@%p160 bra BB95_222;

shl.b64 %rd510, %rd777, 2;
add.s64 %rd137, %rd133, %rd510;
mov.u64 %rd762, %rd40;
mov.u64 %rd761, %rd133;
mov.u64 %rd766, %rd133;
mov.u64 %rd773, %rd134;

BB95_200:
mov.u64 %rd143, %rd773;
mov.u64 %rd142, %rd766;
mov.u64 %rd140, %rd761;
sub.s64 %rd511, %rd140, %rd137;
shr.s64 %rd512, %rd511, 2;
neg.s64 %rd144, %rd512;
setp.gt.s64	%p161, %rd144, 1151;
shl.b64 %rd513, %rd116, 2;
add.s64 %rd145, %rd143, %rd513;
add.s64 %rd146, %rd762, %rd513;
@%p161 bra BB95_219;
bra.uni BB95_201;

BB95_219:
ld.global.u32 %r512, [%rd145];
st.u32 [%rd146], %r512;
ld.global.u32 %r513, [%rd145+512];
st.u32 [%rd146+512], %r513;
ld.global.u32 %r514, [%rd145+1024];
st.u32 [%rd146+1024], %r514;
ld.global.u32 %r515, [%rd145+1536];
st.u32 [%rd146+1536], %r515;
ld.global.u32 %r516, [%rd145+2048];
st.u32 [%rd146+2048], %r516;
ld.global.u32 %r517, [%rd145+2560];
st.u32 [%rd146+2560], %r517;
ld.global.u32 %r518, [%rd145+3072];
st.u32 [%rd146+3072], %r518;
ld.global.u32 %r519, [%rd145+3584];
st.u32 [%rd146+3584], %r519;
ld.global.u32 %r520, [%rd145+4096];
st.u32 [%rd146+4096], %r520;
bra.uni BB95_220;

BB95_201:
setp.ge.s64	%p162, %rd116, %rd144;
@%p162 bra BB95_203;

ld.global.u32 %r503, [%rd145];
st.u32 [%rd146], %r503;

BB95_203:
setp.ge.s64	%p163, %rd121, %rd144;
@%p163 bra BB95_205;

ld.global.u32 %r504, [%rd145+512];
st.u32 [%rd146+512], %r504;

BB95_205:
setp.ge.s64	%p164, %rd122, %rd144;
@%p164 bra BB95_207;

ld.global.u32 %r505, [%rd145+1024];
st.u32 [%rd146+1024], %r505;

BB95_207:
setp.ge.s64	%p165, %rd123, %rd144;
@%p165 bra BB95_209;

ld.global.u32 %r506, [%rd145+1536];
st.u32 [%rd146+1536], %r506;

BB95_209:
setp.ge.s64	%p166, %rd124, %rd144;
@%p166 bra BB95_211;

ld.global.u32 %r507, [%rd145+2048];
st.u32 [%rd146+2048], %r507;

BB95_211:
setp.ge.s64	%p167, %rd125, %rd144;
@%p167 bra BB95_213;

ld.global.u32 %r508, [%rd145+2560];
st.u32 [%rd146+2560], %r508;

BB95_213:
setp.ge.s64	%p168, %rd126, %rd144;
@%p168 bra BB95_215;

ld.global.u32 %r509, [%rd145+3072];
st.u32 [%rd146+3072], %r509;

BB95_215:
setp.ge.s64	%p169, %rd127, %rd144;
@%p169 bra BB95_217;

ld.global.u32 %r510, [%rd145+3584];
st.u32 [%rd146+3584], %r510;

BB95_217:
setp.ge.s64	%p170, %rd128, %rd144;
@%p170 bra BB95_220;

ld.global.u32 %r511, [%rd145+4096];
st.u32 [%rd146+4096], %r511;

BB95_220:
add.s64 %rd147, %rd143, 4608;
add.s64 %rd762, %rd762, 4608;
add.s64 %rd761, %rd142, 4608;
mov.u64 %rd149, %rd761;
sub.s64 %rd514, %rd137, %rd761;
setp.gt.s64	%p171, %rd514, 0;
mov.u64 %rd766, %rd149;
mov.u64 %rd773, %rd147;
@%p171 bra BB95_200;

BB95_222:
bar.sync 0;
shl.b64 %rd518, %rd777, 2;
add.s64 %rd152, %rd40, %rd518;
and.b64 %rd519, %rd777, 4611686018427387903;
cvt.u32.u64	%r90, %rd777;
add.s64 %rd520, %rd519, %rd118;
cvt.u32.u64	%r530, %rd520;
mov.u32 %r531, 9;
min.s32 %r91, %r530, %r531;
mov.u32 %r532, 0;
max.s32 %r92, %r91, %r532;
setp.gt.u32	%p172, %r92, 8;
@%p172 bra BB95_241;
bra.uni BB95_223;

BB95_241:
ld.u32 %r542, [%rd119];
st.local.u32 [%rd1], %r542;
ld.u32 %r543, [%rd119+4];
st.local.u32 [%rd1+4], %r543;
ld.u32 %r544, [%rd119+8];
st.local.u32 [%rd1+8], %r544;
ld.u32 %r545, [%rd119+12];
st.local.u32 [%rd1+12], %r545;
ld.u32 %r546, [%rd119+16];
st.local.u32 [%rd1+16], %r546;
ld.u32 %r547, [%rd119+20];
st.local.u32 [%rd1+20], %r547;
ld.u32 %r548, [%rd119+24];
st.local.u32 [%rd1+24], %r548;
ld.u32 %r549, [%rd119+28];
st.local.u32 [%rd1+28], %r549;
ld.u32 %r550, [%rd119+32];
st.local.u32 [%rd1+32], %r550;
bra.uni BB95_242;

BB95_223:
mov.u64 %rd153, %rd1;
setp.lt.s32	%p173, %r91, 1;
mov.u64 %rd792, %rd153;
@%p173 bra BB95_225;

ld.u32 %r533, [%rd119];
st.local.u32 [%rd1], %r533;
mov.u64 %rd792, %rd120;

BB95_225:
mov.u64 %rd778, %rd792;
mov.u64 %rd791, %rd778;
setp.lt.s32	%p174, %r92, 2;
@%p174 bra BB95_227;

ld.u32 %r534, [%rd119+4];
st.local.u32 [%rd791], %r534;
add.s64 %rd791, %rd791, 4;

BB95_227:
mov.u64 %rd790, %rd791;
setp.lt.s32	%p175, %r92, 3;
@%p175 bra BB95_229;

ld.u32 %r535, [%rd119+8];
st.local.u32 [%rd790], %r535;
add.s64 %rd790, %rd790, 4;

BB95_229:
mov.u64 %rd789, %rd790;
setp.lt.s32	%p176, %r92, 4;
@%p176 bra BB95_231;

ld.u32 %r536, [%rd119+12];
st.local.u32 [%rd789], %r536;
add.s64 %rd789, %rd789, 4;

BB95_231:
mov.u64 %rd788, %rd789;
setp.lt.s32	%p177, %r92, 5;
@%p177 bra BB95_233;

ld.u32 %r537, [%rd119+16];
st.local.u32 [%rd788], %r537;
add.s64 %rd788, %rd788, 4;

BB95_233:
mov.u64 %rd787, %rd788;
setp.lt.s32	%p178, %r92, 6;
@%p178 bra BB95_235;

ld.u32 %r538, [%rd119+20];
st.local.u32 [%rd787], %r538;
add.s64 %rd787, %rd787, 4;

BB95_235:
mov.u64 %rd786, %rd787;
setp.lt.s32	%p179, %r92, 7;
@%p179 bra BB95_237;

ld.u32 %r539, [%rd119+24];
st.local.u32 [%rd786], %r539;
add.s64 %rd786, %rd786, 4;

BB95_237:
mov.u64 %rd785, %rd786;
setp.lt.s32	%p180, %r92, 8;
@%p180 bra BB95_239;

ld.u32 %r540, [%rd119+28];
st.local.u32 [%rd785], %r540;
add.s64 %rd785, %rd785, 4;

BB95_239:
setp.lt.s32	%p181, %r92, 9;
@%p181 bra BB95_242;

ld.u32 %r541, [%rd119+32];
st.local.u32 [%rd785], %r541;

BB95_242:
setp.eq.s32	%p182, %r92, 0;
@%p182 bra BB95_259;

ld.local.u32 %r951, [%rd1];
mul.wide.u32 %rd521, %r92, 4;
add.s64 %rd522, %rd521, 17179869180;
shr.u64 %rd523, %rd522, 2;
cvt.u32.u64	%r94, %rd523;
setp.lt.s32	%p183, %r94, 1;
@%p183 bra BB95_245;

ld.local.u32 %r552, [%rd1+4];
mul.lo.s32 %r951, %r552, %r951;

BB95_245:
setp.lt.s32	%p184, %r94, 2;
@%p184 bra BB95_247;

ld.local.u32 %r553, [%rd1+8];
mul.lo.s32 %r951, %r553, %r951;

BB95_247:
setp.lt.s32	%p185, %r94, 3;
@%p185 bra BB95_249;

ld.local.u32 %r554, [%rd1+12];
mul.lo.s32 %r951, %r554, %r951;

BB95_249:
setp.lt.s32	%p186, %r94, 4;
@%p186 bra BB95_251;

ld.local.u32 %r555, [%rd1+16];
mul.lo.s32 %r951, %r555, %r951;

BB95_251:
setp.lt.s32	%p187, %r94, 5;
@%p187 bra BB95_253;

ld.local.u32 %r556, [%rd1+20];
mul.lo.s32 %r951, %r556, %r951;

BB95_253:
setp.lt.s32	%p188, %r94, 6;
@%p188 bra BB95_255;

ld.local.u32 %r557, [%rd1+24];
mul.lo.s32 %r951, %r557, %r951;

BB95_255:
setp.lt.s32	%p189, %r94, 7;
@%p189 bra BB95_257;

ld.local.u32 %r558, [%rd1+28];
mul.lo.s32 %r951, %r558, %r951;

BB95_257:
setp.lt.s32	%p190, %r94, 8;
@%p190 bra BB95_259;

ld.local.u32 %r559, [%rd1+32];
mul.lo.s32 %r951, %r559, %r951;

BB95_259:
bar.sync 0;
@%p182 bra BB95_261;

st.u32 [%rd117], %r951;

BB95_261:
bar.sync 0;
setp.gt.s32	%p192, %r90, 1151;
mov.u32 %r905, 128;
@%p192 bra BB95_263;

add.s32 %r561, %r90, 8;
mul.hi.s32 %r562, %r561, 954437177;
shr.u32 %r563, %r562, 31;
shr.s32 %r564, %r562, 1;
add.s32 %r905, %r564, %r563;

BB95_263:
setp.eq.s32	%p193, %r905, 128;
@%p193 bra BB95_301;
bra.uni BB95_264;

BB95_301:
@%p42 bra BB95_303;

ld.u32 %r580, [%rd40];
mul.lo.s32 %r581, %r580, %r88;
st.u32 [%rd40], %r581;

BB95_303:
setp.lt.s32	%p19, %r1, 1;
ld.u32 %r907, [%rd117];
bar.sync 0;
@%p19 bra BB95_305;

ld.u32 %r582, [%rd117+-4];
mul.lo.s32 %r907, %r582, %r907;

BB95_305:
bar.sync 0;
st.u32 [%rd117], %r907;
bar.sync 0;
setp.lt.s32	%p223, %r1, 2;
@%p223 bra BB95_307;

ld.u32 %r583, [%rd117+-8];
mul.lo.s32 %r907, %r583, %r907;

BB95_307:
bar.sync 0;
st.u32 [%rd117], %r907;
bar.sync 0;
setp.lt.s32	%p224, %r1, 4;
@%p224 bra BB95_309;

ld.u32 %r584, [%rd117+-16];
mul.lo.s32 %r907, %r584, %r907;

BB95_309:
bar.sync 0;
st.u32 [%rd117], %r907;
bar.sync 0;
setp.lt.s32	%p225, %r1, 8;
@%p225 bra BB95_311;

ld.u32 %r585, [%rd117+-32];
mul.lo.s32 %r907, %r585, %r907;

BB95_311:
bar.sync 0;
st.u32 [%rd117], %r907;
bar.sync 0;
setp.lt.s32	%p226, %r1, 16;
@%p226 bra BB95_313;

ld.u32 %r586, [%rd117+-64];
mul.lo.s32 %r907, %r586, %r907;

BB95_313:
bar.sync 0;
st.u32 [%rd117], %r907;
bar.sync 0;
setp.lt.s32	%p227, %r1, 32;
@%p227 bra BB95_315;

ld.u32 %r587, [%rd117+-128];
mul.lo.s32 %r907, %r587, %r907;

BB95_315:
bar.sync 0;
st.u32 [%rd117], %r907;
bar.sync 0;
setp.lt.s32	%p228, %r1, 64;
@%p228 bra BB95_317;

ld.u32 %r588, [%rd117+-256];
mul.lo.s32 %r907, %r588, %r907;

BB95_317:
bar.sync 0;
st.u32 [%rd117], %r907;
bar.sync 0;
ld.u32 %r939, [%rd40+508];
setp.eq.s32	%p229, %r1, 0;
mov.u32 %r929, %r88;
@%p229 bra BB95_319;

ld.u32 %r929, [%rd117+-4];

BB95_319:
bar.sync 0;
st.u32 [%rd117], %r929;
bar.sync 0;
bra.uni BB95_320;

BB95_264:
@%p42 bra BB95_266;

ld.u32 %r565, [%rd40];
mul.lo.s32 %r566, %r565, %r88;
st.u32 [%rd40], %r566;

BB95_266:
setp.ge.s32	%p195, %r1, %r905;
mov.u32 %r937, %r88;
@%p195 bra BB95_268;

ld.u32 %r113, [%rd117];
mov.u32 %r937, %r113;

BB95_268:
mov.u32 %r922, %r937;
mov.u32 %r936, %r922;
bar.sync 0;
setp.le.s32	%p196, %r1, %r905;
setp.gt.s32	%p197, %r1, 0;
and.pred %p198, %p196, %p197;
@!%p198 bra BB95_270;
bra.uni BB95_269;

BB95_269:
ld.u32 %r567, [%rd117+-4];
mul.lo.s32 %r936, %r567, %r936;

BB95_270:
mov.u32 %r935, %r936;
bar.sync 0;
@%p195 bra BB95_272;

st.u32 [%rd117], %r935;

BB95_272:
setp.gt.s32	%p12, %r1, 1;
bar.sync 0;
setp.lt.s32	%p200, %r87, %r905;
and.pred %p201, %p200, %p12;
@!%p201 bra BB95_274;
bra.uni BB95_273;

BB95_273:
ld.u32 %r568, [%rd117+-8];
mul.lo.s32 %r935, %r568, %r935;

BB95_274:
mov.u32 %r934, %r935;
bar.sync 0;
@%p195 bra BB95_276;

st.u32 [%rd117], %r934;

BB95_276:
setp.gt.s32	%p13, %r1, 3;
bar.sync 0;
add.s32 %r569, %r87, -2;
setp.lt.s32	%p203, %r569, %r905;
and.pred %p204, %p203, %p13;
@!%p204 bra BB95_278;
bra.uni BB95_277;

BB95_277:
ld.u32 %r570, [%rd117+-16];
mul.lo.s32 %r934, %r570, %r934;

BB95_278:
mov.u32 %r933, %r934;
bar.sync 0;
@%p195 bra BB95_280;

st.u32 [%rd117], %r933;

BB95_280:
setp.gt.s32	%p14, %r1, 7;
bar.sync 0;
add.s32 %r571, %r87, -6;
setp.lt.s32	%p206, %r571, %r905;
and.pred %p207, %p206, %p14;
@!%p207 bra BB95_282;
bra.uni BB95_281;

BB95_281:
ld.u32 %r572, [%rd117+-32];
mul.lo.s32 %r933, %r572, %r933;

BB95_282:
mov.u32 %r932, %r933;
bar.sync 0;
@%p195 bra BB95_284;

st.u32 [%rd117], %r932;

BB95_284:
setp.gt.s32	%p15, %r1, 15;
bar.sync 0;
add.s32 %r573, %r87, -14;
setp.lt.s32	%p209, %r573, %r905;
and.pred %p210, %p209, %p15;
@!%p210 bra BB95_286;
bra.uni BB95_285;

BB95_285:
ld.u32 %r574, [%rd117+-64];
mul.lo.s32 %r932, %r574, %r932;

BB95_286:
mov.u32 %r931, %r932;
bar.sync 0;
@%p195 bra BB95_288;

st.u32 [%rd117], %r931;

BB95_288:
setp.gt.s32	%p16, %r1, 31;
bar.sync 0;
add.s32 %r575, %r87, -30;
setp.lt.s32	%p212, %r575, %r905;
and.pred %p213, %p212, %p16;
@!%p213 bra BB95_290;
bra.uni BB95_289;

BB95_289:
ld.u32 %r576, [%rd117+-128];
mul.lo.s32 %r931, %r576, %r931;

BB95_290:
mov.u32 %r930, %r931;
bar.sync 0;
@%p195 bra BB95_292;

st.u32 [%rd117], %r930;

BB95_292:
setp.gt.s32	%p17, %r1, 63;
bar.sync 0;
add.s32 %r577, %r87, -62;
setp.lt.s32	%p215, %r577, %r905;
and.pred %p216, %p215, %p17;
@!%p216 bra BB95_294;
bra.uni BB95_293;

BB95_293:
ld.u32 %r578, [%rd117+-256];
mul.lo.s32 %r930, %r578, %r930;

BB95_294:
bar.sync 0;
@%p195 bra BB95_296;

st.u32 [%rd117], %r930;

BB95_296:
setp.lt.s32	%p18, %r1, %r905;
bar.sync 0;
add.s32 %r579, %r905, -1;
mul.wide.s32 %rd524, %r579, 4;
add.s64 %rd525, %rd40, %rd524;
ld.u32 %r939, [%rd525];
not.pred %p218, %p18;
setp.eq.s32	%p219, %r1, 0;
or.pred %p220, %p219, %p218;
selp.b32	%r906, %r88, %r930, %p18;
@%p220 bra BB95_298;

ld.u32 %r906, [%rd117+-4];

BB95_298:
bar.sync 0;
@%p195 bra BB95_300;

st.u32 [%rd117], %r906;

BB95_300:
bar.sync 0;

BB95_320:
mov.u32 %r938, %r939;
@%p182 bra BB95_322;

ld.u32 %r951, [%rd117];

BB95_322:
bar.sync 0;
mul.wide.s32 %rd526, %r92, 4;
add.s64 %rd170, %rd1, %rd526;
setp.ge.u64	%p231, %rd1, %rd170;
@%p231 bra BB95_324;

ld.local.u32 %r589, [%rd1];
mul.lo.s32 %r951, %r589, %r951;
st.u32 [%rd119], %r951;

BB95_324:
setp.ge.u64	%p232, %rd120, %rd170;
@%p232 bra BB95_326;

ld.local.u32 %r590, [%rd1+4];
mul.lo.s32 %r951, %r590, %r951;
st.u32 [%rd119+4], %r951;

BB95_326:
add.s64 %rd527, %rd120, 4;
setp.ge.u64	%p233, %rd527, %rd170;
@%p233 bra BB95_328;

ld.local.u32 %r591, [%rd1+8];
mul.lo.s32 %r951, %r591, %r951;
st.u32 [%rd119+8], %r951;

BB95_328:
add.s64 %rd528, %rd120, 8;
setp.ge.u64	%p234, %rd528, %rd170;
@%p234 bra BB95_330;

ld.local.u32 %r592, [%rd1+12];
mul.lo.s32 %r951, %r592, %r951;
st.u32 [%rd119+12], %r951;

BB95_330:
add.s64 %rd529, %rd120, 12;
setp.ge.u64	%p235, %rd529, %rd170;
@%p235 bra BB95_332;

ld.local.u32 %r593, [%rd1+16];
mul.lo.s32 %r951, %r593, %r951;
st.u32 [%rd119+16], %r951;

BB95_332:
add.s64 %rd530, %rd120, 16;
setp.ge.u64	%p236, %rd530, %rd170;
@%p236 bra BB95_334;

ld.local.u32 %r594, [%rd1+20];
mul.lo.s32 %r951, %r594, %r951;
st.u32 [%rd119+20], %r951;

BB95_334:
add.s64 %rd531, %rd120, 20;
setp.ge.u64	%p237, %rd531, %rd170;
@%p237 bra BB95_336;

ld.local.u32 %r595, [%rd1+24];
mul.lo.s32 %r951, %r595, %r951;
st.u32 [%rd119+24], %r951;

BB95_336:
add.s64 %rd532, %rd120, 24;
setp.ge.u64	%p238, %rd532, %rd170;
@%p238 bra BB95_338;

ld.local.u32 %r596, [%rd1+28];
mul.lo.s32 %r951, %r596, %r951;
st.u32 [%rd119+28], %r951;

BB95_338:
add.s64 %rd533, %rd120, 28;
setp.ge.u64	%p239, %rd533, %rd170;
@%p239 bra BB95_340;

ld.local.u32 %r597, [%rd1+32];
mul.lo.s32 %r598, %r597, %r951;
st.u32 [%rd119+32], %r598;

BB95_340:
bar.sync 0;
@%p159 bra BB95_363;
bra.uni BB95_341;

BB95_363:
shl.b64 %rd536, %rd116, 2;
add.s64 %rd537, %rd758, %rd536;
ld.u32 %r617, [%rd117];
st.global.u32 [%rd537], %r617;
ld.u32 %r618, [%rd117+512];
st.global.u32 [%rd537+512], %r618;
ld.u32 %r619, [%rd117+1024];
st.global.u32 [%rd537+1024], %r619;
ld.u32 %r620, [%rd117+1536];
st.global.u32 [%rd537+1536], %r620;
ld.u32 %r621, [%rd117+2048];
st.global.u32 [%rd537+2048], %r621;
ld.u32 %r622, [%rd117+2560];
st.global.u32 [%rd537+2560], %r622;
ld.u32 %r623, [%rd117+3072];
st.global.u32 [%rd537+3072], %r623;
ld.u32 %r624, [%rd117+3584];
st.global.u32 [%rd537+3584], %r624;
ld.u32 %r625, [%rd117+4096];
st.global.u32 [%rd537+4096], %r625;
bra.uni BB95_364;

BB95_341:
add.s64 %rd534, %rd130, %rd754;
shl.b64 %rd535, %rd534, 2;
add.s64 %rd793, %rd2, %rd535;
mov.u64 %rd794, %rd40;
setp.ge.u64	%p240, %rd40, %rd152;
@%p240 bra BB95_364;

BB95_342:
sub.s64 %rd175, %rd152, %rd794;
setp.gt.s64	%p241, %rd175, 4604;
add.s64 %rd176, %rd794, %rd129;
@%p241 bra BB95_361;
bra.uni BB95_343;

BB95_361:
ld.u32 %r608, [%rd176];
st.global.u32 [%rd793], %r608;
ld.u32 %r609, [%rd176+512];
st.global.u32 [%rd793+512], %r609;
ld.u32 %r610, [%rd176+1024];
st.global.u32 [%rd793+1024], %r610;
ld.u32 %r611, [%rd176+1536];
st.global.u32 [%rd793+1536], %r611;
ld.u32 %r612, [%rd176+2048];
st.global.u32 [%rd793+2048], %r612;
ld.u32 %r613, [%rd176+2560];
st.global.u32 [%rd793+2560], %r613;
ld.u32 %r614, [%rd176+3072];
st.global.u32 [%rd793+3072], %r614;
ld.u32 %r615, [%rd176+3584];
st.global.u32 [%rd793+3584], %r615;
ld.u32 %r616, [%rd176+4096];
st.global.u32 [%rd793+4096], %r616;
bra.uni BB95_362;

BB95_343:
shr.s64 %rd177, %rd175, 2;
setp.ge.s64	%p242, %rd116, %rd177;
@%p242 bra BB95_345;

ld.u32 %r599, [%rd176];
st.global.u32 [%rd793], %r599;

BB95_345:
setp.ge.s64	%p243, %rd121, %rd177;
@%p243 bra BB95_347;

ld.u32 %r600, [%rd176+512];
st.global.u32 [%rd793+512], %r600;

BB95_347:
setp.ge.s64	%p244, %rd122, %rd177;
@%p244 bra BB95_349;

ld.u32 %r601, [%rd176+1024];
st.global.u32 [%rd793+1024], %r601;

BB95_349:
setp.ge.s64	%p245, %rd123, %rd177;
@%p245 bra BB95_351;

ld.u32 %r602, [%rd176+1536];
st.global.u32 [%rd793+1536], %r602;

BB95_351:
setp.ge.s64	%p246, %rd124, %rd177;
@%p246 bra BB95_353;

ld.u32 %r603, [%rd176+2048];
st.global.u32 [%rd793+2048], %r603;

BB95_353:
setp.ge.s64	%p247, %rd125, %rd177;
@%p247 bra BB95_355;

ld.u32 %r604, [%rd176+2560];
st.global.u32 [%rd793+2560], %r604;

BB95_355:
setp.ge.s64	%p248, %rd126, %rd177;
@%p248 bra BB95_357;

ld.u32 %r605, [%rd176+3072];
st.global.u32 [%rd793+3072], %r605;

BB95_357:
setp.ge.s64	%p249, %rd127, %rd177;
@%p249 bra BB95_359;

ld.u32 %r606, [%rd176+3584];
st.global.u32 [%rd793+3584], %r606;

BB95_359:
setp.ge.s64	%p250, %rd128, %rd177;
@%p250 bra BB95_362;

ld.u32 %r607, [%rd176+4096];
st.global.u32 [%rd793+4096], %r607;

BB95_362:
add.s64 %rd794, %rd794, 4608;
add.s64 %rd793, %rd793, 4608;
setp.lt.u64	%p251, %rd794, %rd152;
@%p251 bra BB95_342;

BB95_364:
bar.sync 0;
add.s64 %rd774, %rd134, 4608;
add.s64 %rd758, %rd758, 4608;
add.s64 %rd755, %rd133, 4608;
mov.u64 %rd767, %rd755;
sub.s64 %rd538, %rd10, %rd755;
setp.gt.s64	%p252, %rd538, 0;
add.s64 %rd754, %rd754, 1152;
@%p252 bra BB95_197;

BB95_365:
@%p42 bra BB95_381;


	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r626, 1, 0, p; 
} 


	setp.eq.s32	%p254, %r626, 0;
@%p254 bra BB95_380;

mov.u64 %rd540, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd541, %rd540;
sub.s64 %rd186, %rd40, %rd541;
setp.eq.s64	%p255, %rd40, 0;
@%p255 bra BB95_381;

add.s64 %rd542, %rd186, -16;
add.s64 %rd544, %rd540, %rd542;
add.s64 %rd188, %rd541, %rd542;
ld.shared.u8 %rs34, [%rd544];
or.b16 %rs35, %rs34, 1;
st.shared.u8 [%rd544], %rs35;
ld.shared.u64 %rd189, [%rd544+8];
setp.eq.s64	%p256, %rd189, 0;
mov.u64 %rd798, %rd188;
@%p256 bra BB95_374;

mov.u64 %rd190, %rd188;
ld.u8 %rs36, [%rd189];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p257, %rs37, 1;
mov.u64 %rd798, %rd190;
@!%p257 bra BB95_374;
bra.uni BB95_370;

BB95_370:
ld.u64 %rd192, [%rd189];
shr.u64 %rd193, %rd192, 1;
add.s64 %rd194, %rd189, 16;
add.s64 %rd195, %rd194, %rd193;
ld.shared.u64 %rd546, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p258, %rd195, %rd546;
mov.u64 %rd798, %rd189;
@%p258 bra BB95_374;

ld.u8 %rs38, [%rd195];
and.b16 %rs39, %rs38, 1;
setp.eq.b16	%p259, %rs39, 1;
mov.u64 %rd795, %rd189;
mov.u64 %rd798, %rd795;
@!%p259 bra BB95_374;
bra.uni BB95_372;

BB95_372:
ld.u64 %rd547, [%rd195];
shr.u64 %rd548, %rd547, 1;
add.s64 %rd549, %rd548, %rd193;
add.s64 %rd550, %rd549, 16;
shl.b64 %rd551, %rd550, 1;
and.b64 %rd552, %rd192, 1;
or.b64 %rd553, %rd551, %rd552;
st.u64 [%rd189], %rd553;
and.b64 %rd196, %rd550, 9223372036854775807;
add.s64 %rd554, %rd194, %rd196;
ld.shared.u64 %rd555, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p260, %rd554, %rd555;
mov.u64 %rd796, %rd189;
mov.u64 %rd798, %rd796;
@%p260 bra BB95_374;

add.s64 %rd556, %rd196, %rd194;
st.u64 [%rd556+8], %rd189;
mov.u64 %rd798, %rd189;

BB95_374:
ld.u64 %rd199, [%rd798];
shr.u64 %rd200, %rd199, 1;
add.s64 %rd201, %rd798, 16;
add.s64 %rd202, %rd201, %rd200;
ld.shared.u64 %rd557, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p261, %rd202, %rd557;
@%p261 bra BB95_378;

ld.u8 %rs40, [%rd202];
and.b16 %rs41, %rs40, 1;
setp.eq.b16	%p262, %rs41, 1;
@!%p262 bra BB95_381;
bra.uni BB95_376;

BB95_376:
ld.u64 %rd558, [%rd202];
shr.u64 %rd559, %rd558, 1;
add.s64 %rd560, %rd559, %rd200;
add.s64 %rd561, %rd560, 16;
shl.b64 %rd562, %rd561, 1;
and.b64 %rd563, %rd199, 1;
or.b64 %rd564, %rd562, %rd563;
st.u64 [%rd798], %rd564;
and.b64 %rd203, %rd561, 9223372036854775807;
add.s64 %rd565, %rd201, %rd203;
ld.shared.u64 %rd566, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p263, %rd565, %rd566;
@%p263 bra BB95_381;

add.s64 %rd567, %rd203, %rd201;
st.u64 [%rd567+8], %rd798;
bra.uni BB95_381;

BB95_380:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd40;
call.uni 
free, 
(
param0
);


	}

BB95_381:
bar.sync 0;
bra.uni BB95_764;

BB95_393:
mov.u64 %rd579, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd580, %rd579;
sub.s64 %rd581, %rd204, %rd580;
add.s64 %rd582, %rd581, 4624;
ld.shared.u64 %rd583, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p275, %rd582, %rd583;
mov.u64 %rd808, -1;
mov.u64 %rd809, %rd204;
@%p275 bra BB95_395;

add.s64 %rd215, %rd204, 4624;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd215;
mov.u64 %rd808, %rd215;
mov.u64 %rd809, %rd215;

BB95_395:
mov.u64 %rd216, %rd809;
setp.eq.s64	%p276, %rd808, -1;
@%p276 bra BB95_397;

mov.u64 %rd584, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd585, %rd584;
sub.s64 %rd586, %rd204, %rd585;
add.s64 %rd587, %rd584, %rd586;
ld.shared.u64 %rd588, [%rd587];
and.b64 %rd589, %rd588, 1;
or.b64 %rd590, %rd589, 9216;
st.shared.u64 [%rd587], %rd590;
st.shared.u64 [%rd587+8], %rd804;
mov.u16 %rs44, 0;
st.shared.u8 [%rd587], %rs44;

BB95_397:
mov.u64 %rd810, %rd204;
setp.eq.s64	%p277, %rd204, %rd216;
mov.u64 %rd811, 0;
@%p277 bra BB95_403;

BB95_402:
add.s64 %rd811, %rd810, 16;

BB95_403:
mov.u64 %rd812, %rd811;
setp.ne.s64	%p280, %rd811, 0;
@%p280 bra BB95_405;

mov.u64 %rd606, 4608;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd606;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd812, [retval0+0];


	}

BB95_405:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd812;

BB95_406:
ld.param.u64 %rd718, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIiEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIiNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIiENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd717, %rd718;
add.s64 %rd609, %rd421, 4;
add.s64 %rd856, %rd717, %rd609;
add.s64 %rd849, %rd718, %rd609;
add.s64 %rd840, %rd2, %rd609;
bar.sync 0;
ld.shared.u64 %rd233, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd233; 
selp.u32 %r627, 1, 0, p; 
} 


	setp.eq.s32	%p281, %r627, 0;
sub.s64 %rd234, %rd10, %rd849;
@%p281 bra BB95_577;

setp.lt.s64	%p282, %rd234, 1;
@%p282 bra BB95_747;

mov.u64 %rd611, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd612, %rd611;
sub.s64 %rd613, %rd233, %rd612;
add.s64 %rd235, %rd611, %rd613;
mov.u64 %rd813, %rd849;
cvt.s64.s32	%rd238, %r1;
mul.wide.s32 %rd614, %r1, 4;
add.s64 %rd239, %rd235, %rd614;
mul.wide.s32 %rd240, %r1, -9;
mul.lo.s32 %r628, %r1, 9;
mul.wide.s32 %rd615, %r628, 4;
add.s64 %rd241, %rd235, %rd615;
add.s64 %rd242, %rd1, 4;
add.s32 %r629, %r1, 128;
cvt.s64.s32	%rd243, %r629;
add.s32 %r630, %r1, 256;
cvt.s64.s32	%rd244, %r630;
add.s32 %r631, %r1, 384;
cvt.s64.s32	%rd245, %r631;
add.s32 %r632, %r1, 512;
cvt.s64.s32	%rd246, %r632;
add.s32 %r633, %r1, 640;
cvt.s64.s32	%rd247, %r633;
add.s32 %r634, %r1, 768;
cvt.s64.s32	%rd248, %r634;
add.s32 %r635, %r1, 896;
cvt.s64.s32	%rd249, %r635;
add.s32 %r636, %r1, 1024;
cvt.s64.s32	%rd250, %r636;
add.s32 %r171, %r1, -2;

BB95_409:
mov.u32 %r172, %r1000;
mov.u64 %rd851, %rd856;
mov.u64 %rd253, %rd851;
mov.u64 %rd844, %rd849;
mov.u64 %rd252, %rd844;
mov.u64 %rd837, %rd840;
mov.u64 %rd254, %rd837;
mov.u64 %rd251, %rd813;
sub.s64 %rd616, %rd251, %rd10;
shr.u64 %rd617, %rd616, 2;
neg.s64 %rd618, %rd617;
cvt.u32.u64	%r637, %rd618;
mov.u32 %r638, 1152;
min.s32 %r173, %r637, %r638;
setp.eq.s32	%p283, %r173, 1152;
@%p283 bra BB95_433;
bra.uni BB95_410;

BB95_433:
shl.b64 %rd625, %rd238, 2;
add.s64 %rd626, %rd253, %rd625;
ld.global.u32 %r657, [%rd626];
ld.global.u32 %r658, [%rd626+512];
ld.global.u32 %r659, [%rd626+1024];
ld.global.u32 %r660, [%rd626+1536];
ld.global.u32 %r661, [%rd626+2048];
ld.global.u32 %r662, [%rd626+2560];
ld.global.u32 %r663, [%rd626+3072];
ld.global.u32 %r664, [%rd626+3584];
ld.global.u32 %r665, [%rd626+4096];
st.shared.u32 [%rd239], %r657;
st.shared.u32 [%rd239+512], %r658;
st.shared.u32 [%rd239+1024], %r659;
st.shared.u32 [%rd239+1536], %r660;
st.shared.u32 [%rd239+2048], %r661;
st.shared.u32 [%rd239+2560], %r662;
st.shared.u32 [%rd239+3072], %r663;
st.shared.u32 [%rd239+3584], %r664;
st.shared.u32 [%rd239+4096], %r665;
mov.u64 %rd816, 1152;
bra.uni BB95_434;

BB95_410:
cvt.s64.s32	%rd816, %r173;
setp.lt.s32	%p284, %r173, 1;
@%p284 bra BB95_434;

shl.b64 %rd619, %rd816, 2;
add.s64 %rd256, %rd252, %rd619;
mov.u64 %rd815, %rd235;
mov.u64 %rd814, %rd252;
mov.u64 %rd848, %rd252;
mov.u64 %rd855, %rd253;

BB95_412:
mov.u64 %rd262, %rd855;
mov.u64 %rd261, %rd848;
mov.u64 %rd259, %rd814;
sub.s64 %rd620, %rd259, %rd256;
shr.s64 %rd621, %rd620, 2;
neg.s64 %rd263, %rd621;
setp.gt.s64	%p285, %rd263, 1151;
shl.b64 %rd622, %rd238, 2;
add.s64 %rd264, %rd262, %rd622;
add.s64 %rd265, %rd815, %rd622;
@%p285 bra BB95_431;
bra.uni BB95_413;

BB95_431:
ld.global.u32 %r648, [%rd264];
ld.global.u32 %r649, [%rd264+512];
ld.global.u32 %r650, [%rd264+1024];
ld.global.u32 %r651, [%rd264+1536];
ld.global.u32 %r652, [%rd264+2048];
ld.global.u32 %r653, [%rd264+2560];
ld.global.u32 %r654, [%rd264+3072];
ld.global.u32 %r655, [%rd264+3584];
ld.global.u32 %r656, [%rd264+4096];
st.shared.u32 [%rd265], %r648;
st.shared.u32 [%rd265+512], %r649;
st.shared.u32 [%rd265+1024], %r650;
st.shared.u32 [%rd265+1536], %r651;
st.shared.u32 [%rd265+2048], %r652;
st.shared.u32 [%rd265+2560], %r653;
st.shared.u32 [%rd265+3072], %r654;
st.shared.u32 [%rd265+3584], %r655;
st.shared.u32 [%rd265+4096], %r656;
bra.uni BB95_432;

BB95_413:
setp.ge.s64	%p286, %rd238, %rd263;
@%p286 bra BB95_415;

ld.global.u32 %r639, [%rd264];
st.shared.u32 [%rd265], %r639;

BB95_415:
setp.ge.s64	%p287, %rd243, %rd263;
@%p287 bra BB95_417;

ld.global.u32 %r640, [%rd264+512];
st.shared.u32 [%rd265+512], %r640;

BB95_417:
setp.ge.s64	%p288, %rd244, %rd263;
@%p288 bra BB95_419;

ld.global.u32 %r641, [%rd264+1024];
st.shared.u32 [%rd265+1024], %r641;

BB95_419:
setp.ge.s64	%p289, %rd245, %rd263;
@%p289 bra BB95_421;

ld.global.u32 %r642, [%rd264+1536];
st.shared.u32 [%rd265+1536], %r642;

BB95_421:
setp.ge.s64	%p290, %rd246, %rd263;
@%p290 bra BB95_423;

ld.global.u32 %r643, [%rd264+2048];
st.shared.u32 [%rd265+2048], %r643;

BB95_423:
setp.ge.s64	%p291, %rd247, %rd263;
@%p291 bra BB95_425;

ld.global.u32 %r644, [%rd264+2560];
st.shared.u32 [%rd265+2560], %r644;

BB95_425:
setp.ge.s64	%p292, %rd248, %rd263;
@%p292 bra BB95_427;

ld.global.u32 %r645, [%rd264+3072];
st.shared.u32 [%rd265+3072], %r645;

BB95_427:
setp.ge.s64	%p293, %rd249, %rd263;
@%p293 bra BB95_429;

ld.global.u32 %r646, [%rd264+3584];
st.shared.u32 [%rd265+3584], %r646;

BB95_429:
setp.ge.s64	%p294, %rd250, %rd263;
@%p294 bra BB95_432;

ld.global.u32 %r647, [%rd264+4096];
st.shared.u32 [%rd265+4096], %r647;

BB95_432:
add.s64 %rd266, %rd262, 4608;
add.s64 %rd815, %rd815, 4608;
add.s64 %rd814, %rd261, 4608;
mov.u64 %rd268, %rd814;
sub.s64 %rd623, %rd256, %rd814;
setp.gt.s64	%p295, %rd623, 0;
mov.u64 %rd848, %rd268;
mov.u64 %rd855, %rd266;
@%p295 bra BB95_412;

BB95_434:
bar.sync 0;
shl.b64 %rd627, %rd816, 2;
add.s64 %rd271, %rd233, %rd627;
and.b64 %rd628, %rd816, 4611686018427387903;
cvt.u32.u64	%r174, %rd816;
add.s64 %rd629, %rd628, %rd240;
cvt.u32.u64	%r666, %rd629;
mov.u32 %r667, 9;
min.s32 %r175, %r666, %r667;
mov.u32 %r668, 0;
max.s32 %r176, %r175, %r668;
setp.gt.u32	%p296, %r176, 8;
@%p296 bra BB95_453;
bra.uni BB95_435;

BB95_453:
ld.shared.u32 %r678, [%rd241];
ld.shared.u32 %r679, [%rd241+4];
ld.shared.u32 %r680, [%rd241+8];
ld.shared.u32 %r681, [%rd241+12];
ld.shared.u32 %r682, [%rd241+16];
ld.shared.u32 %r683, [%rd241+20];
ld.shared.u32 %r684, [%rd241+24];
ld.shared.u32 %r685, [%rd241+28];
ld.shared.u32 %r686, [%rd241+32];
st.local.u32 [%rd1], %r678;
st.local.u32 [%rd1+4], %r679;
st.local.u32 [%rd1+8], %r680;
st.local.u32 [%rd1+12], %r681;
st.local.u32 [%rd1+16], %r682;
st.local.u32 [%rd1+20], %r683;
st.local.u32 [%rd1+24], %r684;
st.local.u32 [%rd1+28], %r685;
st.local.u32 [%rd1+32], %r686;
bra.uni BB95_454;

BB95_435:
mov.u64 %rd272, %rd1;
setp.lt.s32	%p297, %r175, 1;
mov.u64 %rd831, %rd272;
@%p297 bra BB95_437;

ld.shared.u32 %r669, [%rd241];
st.local.u32 [%rd1], %r669;
mov.u64 %rd831, %rd242;

BB95_437:
mov.u64 %rd817, %rd831;
mov.u64 %rd830, %rd817;
setp.lt.s32	%p298, %r176, 2;
@%p298 bra BB95_439;

ld.shared.u32 %r670, [%rd241+4];
st.local.u32 [%rd830], %r670;
add.s64 %rd830, %rd830, 4;

BB95_439:
mov.u64 %rd829, %rd830;
setp.lt.s32	%p299, %r176, 3;
@%p299 bra BB95_441;

ld.shared.u32 %r671, [%rd241+8];
st.local.u32 [%rd829], %r671;
add.s64 %rd829, %rd829, 4;

BB95_441:
mov.u64 %rd828, %rd829;
setp.lt.s32	%p300, %r176, 4;
@%p300 bra BB95_443;

ld.shared.u32 %r672, [%rd241+12];
st.local.u32 [%rd828], %r672;
add.s64 %rd828, %rd828, 4;

BB95_443:
mov.u64 %rd827, %rd828;
setp.lt.s32	%p301, %r176, 5;
@%p301 bra BB95_445;

ld.shared.u32 %r673, [%rd241+16];
st.local.u32 [%rd827], %r673;
add.s64 %rd827, %rd827, 4;

BB95_445:
mov.u64 %rd826, %rd827;
setp.lt.s32	%p302, %r176, 6;
@%p302 bra BB95_447;

ld.shared.u32 %r674, [%rd241+20];
st.local.u32 [%rd826], %r674;
add.s64 %rd826, %rd826, 4;

BB95_447:
mov.u64 %rd825, %rd826;
setp.lt.s32	%p303, %r176, 7;
@%p303 bra BB95_449;

ld.shared.u32 %r675, [%rd241+24];
st.local.u32 [%rd825], %r675;
add.s64 %rd825, %rd825, 4;

BB95_449:
mov.u64 %rd824, %rd825;
setp.lt.s32	%p304, %r176, 8;
@%p304 bra BB95_451;

ld.shared.u32 %r676, [%rd241+28];
st.local.u32 [%rd824], %r676;
add.s64 %rd824, %rd824, 4;

BB95_451:
setp.lt.s32	%p305, %r176, 9;
@%p305 bra BB95_454;

ld.shared.u32 %r677, [%rd241+32];
st.local.u32 [%rd824], %r677;

BB95_454:
setp.eq.s32	%p306, %r176, 0;
@%p306 bra BB95_471;

ld.local.u32 %r955, [%rd1];
mul.wide.u32 %rd630, %r176, 4;
add.s64 %rd631, %rd630, 17179869180;
shr.u64 %rd632, %rd631, 2;
cvt.u32.u64	%r178, %rd632;
setp.lt.s32	%p307, %r178, 1;
@%p307 bra BB95_457;

ld.local.u32 %r688, [%rd1+4];
mul.lo.s32 %r955, %r688, %r955;

BB95_457:
setp.lt.s32	%p308, %r178, 2;
@%p308 bra BB95_459;

ld.local.u32 %r689, [%rd1+8];
mul.lo.s32 %r955, %r689, %r955;

BB95_459:
setp.lt.s32	%p309, %r178, 3;
@%p309 bra BB95_461;

ld.local.u32 %r690, [%rd1+12];
mul.lo.s32 %r955, %r690, %r955;

BB95_461:
setp.lt.s32	%p310, %r178, 4;
@%p310 bra BB95_463;

ld.local.u32 %r691, [%rd1+16];
mul.lo.s32 %r955, %r691, %r955;

BB95_463:
setp.lt.s32	%p311, %r178, 5;
@%p311 bra BB95_465;

ld.local.u32 %r692, [%rd1+20];
mul.lo.s32 %r955, %r692, %r955;

BB95_465:
setp.lt.s32	%p312, %r178, 6;
@%p312 bra BB95_467;

ld.local.u32 %r693, [%rd1+24];
mul.lo.s32 %r955, %r693, %r955;

BB95_467:
setp.lt.s32	%p313, %r178, 7;
@%p313 bra BB95_469;

ld.local.u32 %r694, [%rd1+28];
mul.lo.s32 %r955, %r694, %r955;

BB95_469:
setp.lt.s32	%p314, %r178, 8;
@%p314 bra BB95_471;

ld.local.u32 %r695, [%rd1+32];
mul.lo.s32 %r955, %r695, %r955;

BB95_471:
bar.sync 0;
@%p306 bra BB95_473;

st.shared.u32 [%rd239], %r955;

BB95_473:
bar.sync 0;
setp.gt.s32	%p316, %r174, 1151;
mov.u32 %r952, 128;
@%p316 bra BB95_475;

add.s32 %r697, %r174, 8;
mul.hi.s32 %r698, %r697, 954437177;
shr.u32 %r699, %r698, 31;
shr.s32 %r700, %r698, 1;
add.s32 %r952, %r700, %r699;

BB95_475:
setp.eq.s32	%p317, %r952, 128;
@%p317 bra BB95_513;
bra.uni BB95_476;

BB95_513:
@%p42 bra BB95_515;

ld.shared.u32 %r716, [%rd235];
mul.lo.s32 %r717, %r716, %r172;
st.shared.u32 [%rd235], %r717;

BB95_515:
setp.lt.s32	%p31, %r1, 1;
ld.shared.u32 %r954, [%rd239];
bar.sync 0;
@%p31 bra BB95_517;

ld.shared.u32 %r718, [%rd239+-4];
mul.lo.s32 %r954, %r718, %r954;

BB95_517:
bar.sync 0;
st.shared.u32 [%rd239], %r954;
bar.sync 0;
setp.lt.s32	%p347, %r1, 2;
@%p347 bra BB95_519;

ld.shared.u32 %r719, [%rd239+-8];
mul.lo.s32 %r954, %r719, %r954;

BB95_519:
bar.sync 0;
st.shared.u32 [%rd239], %r954;
bar.sync 0;
setp.lt.s32	%p348, %r1, 4;
@%p348 bra BB95_521;

ld.shared.u32 %r720, [%rd239+-16];
mul.lo.s32 %r954, %r720, %r954;

BB95_521:
bar.sync 0;
st.shared.u32 [%rd239], %r954;
bar.sync 0;
setp.lt.s32	%p349, %r1, 8;
@%p349 bra BB95_523;

ld.shared.u32 %r721, [%rd239+-32];
mul.lo.s32 %r954, %r721, %r954;

BB95_523:
bar.sync 0;
st.shared.u32 [%rd239], %r954;
bar.sync 0;
setp.lt.s32	%p350, %r1, 16;
@%p350 bra BB95_525;

ld.shared.u32 %r722, [%rd239+-64];
mul.lo.s32 %r954, %r722, %r954;

BB95_525:
bar.sync 0;
st.shared.u32 [%rd239], %r954;
bar.sync 0;
setp.lt.s32	%p351, %r1, 32;
@%p351 bra BB95_527;

ld.shared.u32 %r723, [%rd239+-128];
mul.lo.s32 %r954, %r723, %r954;

BB95_527:
bar.sync 0;
st.shared.u32 [%rd239], %r954;
bar.sync 0;
setp.lt.s32	%p352, %r1, 64;
@%p352 bra BB95_529;

ld.shared.u32 %r724, [%rd239+-256];
mul.lo.s32 %r954, %r724, %r954;

BB95_529:
bar.sync 0;
st.shared.u32 [%rd239], %r954;
bar.sync 0;
ld.shared.u32 %r1001, [%rd235+508];
mov.u32 %r991, %r172;
@%p21 bra BB95_531;

ld.shared.u32 %r991, [%rd239+-4];

BB95_531:
bar.sync 0;
st.shared.u32 [%rd239], %r991;
bar.sync 0;
bra.uni BB95_532;

BB95_476:
@%p42 bra BB95_478;

ld.shared.u32 %r701, [%rd235];
mul.lo.s32 %r702, %r701, %r172;
st.shared.u32 [%rd235], %r702;

BB95_478:
setp.ge.s32	%p319, %r1, %r952;
mov.u32 %r999, %r172;
@%p319 bra BB95_480;

ld.shared.u32 %r197, [%rd239];
mov.u32 %r999, %r197;

BB95_480:
mov.u32 %r964, %r999;
mov.u32 %r998, %r964;
bar.sync 0;
setp.le.s32	%p320, %r1, %r952;
setp.gt.s32	%p321, %r1, 0;
and.pred %p322, %p320, %p321;
@!%p322 bra BB95_482;
bra.uni BB95_481;

BB95_481:
ld.shared.u32 %r703, [%rd239+-4];
mul.lo.s32 %r998, %r703, %r998;

BB95_482:
mov.u32 %r997, %r998;
bar.sync 0;
@%p319 bra BB95_484;

st.shared.u32 [%rd239], %r997;

BB95_484:
setp.gt.s32	%p24, %r1, 1;
bar.sync 0;
setp.lt.s32	%p324, %r171, %r952;
and.pred %p325, %p324, %p24;
@!%p325 bra BB95_486;
bra.uni BB95_485;

BB95_485:
ld.shared.u32 %r704, [%rd239+-8];
mul.lo.s32 %r997, %r704, %r997;

BB95_486:
mov.u32 %r996, %r997;
bar.sync 0;
@%p319 bra BB95_488;

st.shared.u32 [%rd239], %r996;

BB95_488:
setp.gt.s32	%p25, %r1, 3;
bar.sync 0;
add.s32 %r705, %r171, -2;
setp.lt.s32	%p327, %r705, %r952;
and.pred %p328, %p327, %p25;
@!%p328 bra BB95_490;
bra.uni BB95_489;

BB95_489:
ld.shared.u32 %r706, [%rd239+-16];
mul.lo.s32 %r996, %r706, %r996;

BB95_490:
mov.u32 %r995, %r996;
bar.sync 0;
@%p319 bra BB95_492;

st.shared.u32 [%rd239], %r995;

BB95_492:
setp.gt.s32	%p26, %r1, 7;
bar.sync 0;
add.s32 %r707, %r171, -6;
setp.lt.s32	%p330, %r707, %r952;
and.pred %p331, %p330, %p26;
@!%p331 bra BB95_494;
bra.uni BB95_493;

BB95_493:
ld.shared.u32 %r708, [%rd239+-32];
mul.lo.s32 %r995, %r708, %r995;

BB95_494:
mov.u32 %r994, %r995;
bar.sync 0;
@%p319 bra BB95_496;

st.shared.u32 [%rd239], %r994;

BB95_496:
setp.gt.s32	%p27, %r1, 15;
bar.sync 0;
add.s32 %r709, %r171, -14;
setp.lt.s32	%p333, %r709, %r952;
and.pred %p334, %p333, %p27;
@!%p334 bra BB95_498;
bra.uni BB95_497;

BB95_497:
ld.shared.u32 %r710, [%rd239+-64];
mul.lo.s32 %r994, %r710, %r994;

BB95_498:
mov.u32 %r993, %r994;
bar.sync 0;
@%p319 bra BB95_500;

st.shared.u32 [%rd239], %r993;

BB95_500:
setp.gt.s32	%p28, %r1, 31;
bar.sync 0;
add.s32 %r711, %r171, -30;
setp.lt.s32	%p336, %r711, %r952;
and.pred %p337, %p336, %p28;
@!%p337 bra BB95_502;
bra.uni BB95_501;

BB95_501:
ld.shared.u32 %r712, [%rd239+-128];
mul.lo.s32 %r993, %r712, %r993;

BB95_502:
mov.u32 %r992, %r993;
bar.sync 0;
@%p319 bra BB95_504;

st.shared.u32 [%rd239], %r992;

BB95_504:
setp.gt.s32	%p29, %r1, 63;
bar.sync 0;
add.s32 %r713, %r171, -62;
setp.lt.s32	%p339, %r713, %r952;
and.pred %p340, %p339, %p29;
@!%p340 bra BB95_506;
bra.uni BB95_505;

BB95_505:
ld.shared.u32 %r714, [%rd239+-256];
mul.lo.s32 %r992, %r714, %r992;

BB95_506:
bar.sync 0;
@%p319 bra BB95_508;

st.shared.u32 [%rd239], %r992;

BB95_508:
setp.lt.s32	%p30, %r1, %r952;
bar.sync 0;
add.s32 %r715, %r952, -1;
mul.wide.s32 %rd633, %r715, 4;
add.s64 %rd634, %rd235, %rd633;
ld.shared.u32 %r1001, [%rd634];
not.pred %p342, %p30;
or.pred %p344, %p21, %p342;
selp.b32	%r953, %r172, %r992, %p30;
@%p344 bra BB95_510;

ld.shared.u32 %r953, [%rd239+-4];

BB95_510:
bar.sync 0;
@%p319 bra BB95_512;

st.shared.u32 [%rd239], %r953;

BB95_512:
bar.sync 0;

BB95_532:
mov.u32 %r1000, %r1001;
@%p306 bra BB95_534;

ld.shared.u32 %r955, [%rd239];

BB95_534:
bar.sync 0;
mul.wide.s32 %rd635, %r176, 4;
add.s64 %rd289, %rd1, %rd635;
setp.ge.u64	%p355, %rd1, %rd289;
@%p355 bra BB95_536;

ld.local.u32 %r725, [%rd1];
mul.lo.s32 %r955, %r725, %r955;
st.shared.u32 [%rd241], %r955;

BB95_536:
setp.ge.u64	%p356, %rd242, %rd289;
@%p356 bra BB95_538;

ld.local.u32 %r726, [%rd1+4];
mul.lo.s32 %r955, %r726, %r955;
st.shared.u32 [%rd241+4], %r955;

BB95_538:
add.s64 %rd636, %rd242, 4;
setp.ge.u64	%p357, %rd636, %rd289;
@%p357 bra BB95_540;

ld.local.u32 %r727, [%rd1+8];
mul.lo.s32 %r955, %r727, %r955;
st.shared.u32 [%rd241+8], %r955;

BB95_540:
add.s64 %rd637, %rd242, 8;
setp.ge.u64	%p358, %rd637, %rd289;
@%p358 bra BB95_542;

ld.local.u32 %r728, [%rd1+12];
mul.lo.s32 %r955, %r728, %r955;
st.shared.u32 [%rd241+12], %r955;

BB95_542:
add.s64 %rd638, %rd242, 12;
setp.ge.u64	%p359, %rd638, %rd289;
@%p359 bra BB95_544;

ld.local.u32 %r729, [%rd1+16];
mul.lo.s32 %r955, %r729, %r955;
st.shared.u32 [%rd241+16], %r955;

BB95_544:
add.s64 %rd639, %rd242, 16;
setp.ge.u64	%p360, %rd639, %rd289;
@%p360 bra BB95_546;

ld.local.u32 %r730, [%rd1+20];
mul.lo.s32 %r955, %r730, %r955;
st.shared.u32 [%rd241+20], %r955;

BB95_546:
add.s64 %rd640, %rd242, 20;
setp.ge.u64	%p361, %rd640, %rd289;
@%p361 bra BB95_548;

ld.local.u32 %r731, [%rd1+24];
mul.lo.s32 %r955, %r731, %r955;
st.shared.u32 [%rd241+24], %r955;

BB95_548:
add.s64 %rd641, %rd242, 24;
setp.ge.u64	%p362, %rd641, %rd289;
@%p362 bra BB95_550;

ld.local.u32 %r732, [%rd1+28];
mul.lo.s32 %r955, %r732, %r955;
st.shared.u32 [%rd241+28], %r955;

BB95_550:
add.s64 %rd642, %rd242, 28;
setp.ge.u64	%p363, %rd642, %rd289;
@%p363 bra BB95_552;

ld.local.u32 %r733, [%rd1+32];
mul.lo.s32 %r734, %r733, %r955;
st.shared.u32 [%rd241+32], %r734;

BB95_552:
bar.sync 0;
@%p283 bra BB95_575;
bra.uni BB95_553;

BB95_575:
shl.b64 %rd645, %rd238, 2;
add.s64 %rd646, %rd254, %rd645;
ld.shared.u32 %r753, [%rd239];
ld.shared.u32 %r754, [%rd239+512];
ld.shared.u32 %r755, [%rd239+1024];
ld.shared.u32 %r756, [%rd239+1536];
ld.shared.u32 %r757, [%rd239+2048];
ld.shared.u32 %r758, [%rd239+2560];
ld.shared.u32 %r759, [%rd239+3072];
ld.shared.u32 %r760, [%rd239+3584];
ld.shared.u32 %r761, [%rd239+4096];
st.global.u32 [%rd646], %r753;
st.global.u32 [%rd646+512], %r754;
st.global.u32 [%rd646+1024], %r755;
st.global.u32 [%rd646+1536], %r756;
st.global.u32 [%rd646+2048], %r757;
st.global.u32 [%rd646+2560], %r758;
st.global.u32 [%rd646+3072], %r759;
st.global.u32 [%rd646+3584], %r760;
st.global.u32 [%rd646+4096], %r761;
bra.uni BB95_576;

BB95_553:
add.s64 %rd290, %rd235, %rd627;
mov.u64 %rd833, %rd233;
mov.u64 %rd832, %rd235;
setp.ge.u64	%p364, %rd235, %rd290;
mov.u64 %rd839, %rd254;
@%p364 bra BB95_576;

BB95_554:
mov.u64 %rd295, %rd839;
sub.s64 %rd296, %rd271, %rd833;
setp.gt.s64	%p365, %rd296, 4604;
shl.b64 %rd644, %rd238, 2;
add.s64 %rd297, %rd832, %rd644;
add.s64 %rd298, %rd295, %rd644;
@%p365 bra BB95_573;
bra.uni BB95_555;

BB95_573:
ld.shared.u32 %r744, [%rd297];
ld.shared.u32 %r745, [%rd297+512];
ld.shared.u32 %r746, [%rd297+1024];
ld.shared.u32 %r747, [%rd297+1536];
ld.shared.u32 %r748, [%rd297+2048];
ld.shared.u32 %r749, [%rd297+2560];
ld.shared.u32 %r750, [%rd297+3072];
ld.shared.u32 %r751, [%rd297+3584];
ld.shared.u32 %r752, [%rd297+4096];
st.global.u32 [%rd298], %r744;
st.global.u32 [%rd298+512], %r745;
st.global.u32 [%rd298+1024], %r746;
st.global.u32 [%rd298+1536], %r747;
st.global.u32 [%rd298+2048], %r748;
st.global.u32 [%rd298+2560], %r749;
st.global.u32 [%rd298+3072], %r750;
st.global.u32 [%rd298+3584], %r751;
st.global.u32 [%rd298+4096], %r752;
bra.uni BB95_574;

BB95_555:
shr.s64 %rd299, %rd296, 2;
setp.ge.s64	%p366, %rd238, %rd299;
@%p366 bra BB95_557;

ld.shared.u32 %r735, [%rd297];
st.global.u32 [%rd298], %r735;

BB95_557:
setp.ge.s64	%p367, %rd243, %rd299;
@%p367 bra BB95_559;

ld.shared.u32 %r736, [%rd297+512];
st.global.u32 [%rd298+512], %r736;

BB95_559:
setp.ge.s64	%p368, %rd244, %rd299;
@%p368 bra BB95_561;

ld.shared.u32 %r737, [%rd297+1024];
st.global.u32 [%rd298+1024], %r737;

BB95_561:
setp.ge.s64	%p369, %rd245, %rd299;
@%p369 bra BB95_563;

ld.shared.u32 %r738, [%rd297+1536];
st.global.u32 [%rd298+1536], %r738;

BB95_563:
setp.ge.s64	%p370, %rd246, %rd299;
@%p370 bra BB95_565;

ld.shared.u32 %r739, [%rd297+2048];
st.global.u32 [%rd298+2048], %r739;

BB95_565:
setp.ge.s64	%p371, %rd247, %rd299;
@%p371 bra BB95_567;

ld.shared.u32 %r740, [%rd297+2560];
st.global.u32 [%rd298+2560], %r740;

BB95_567:
setp.ge.s64	%p372, %rd248, %rd299;
@%p372 bra BB95_569;

ld.shared.u32 %r741, [%rd297+3072];
st.global.u32 [%rd298+3072], %r741;

BB95_569:
setp.ge.s64	%p373, %rd249, %rd299;
@%p373 bra BB95_571;

ld.shared.u32 %r742, [%rd297+3584];
st.global.u32 [%rd298+3584], %r742;

BB95_571:
setp.ge.s64	%p374, %rd250, %rd299;
@%p374 bra BB95_574;

ld.shared.u32 %r743, [%rd297+4096];
st.global.u32 [%rd298+4096], %r743;

BB95_574:
add.s64 %rd832, %rd832, 4608;
add.s64 %rd833, %rd833, 4608;
add.s64 %rd302, %rd295, 4608;
setp.lt.u64	%p375, %rd832, %rd290;
mov.u64 %rd839, %rd302;
@%p375 bra BB95_554;

BB95_576:
bar.sync 0;
add.s64 %rd856, %rd253, 4608;
add.s64 %rd840, %rd254, 4608;
add.s64 %rd813, %rd252, 4608;
mov.u64 %rd849, %rd813;
sub.s64 %rd647, %rd10, %rd813;
setp.gt.s64	%p376, %rd647, 0;
@%p376 bra BB95_409;
bra.uni BB95_747;

BB95_577:
setp.lt.s64	%p377, %rd234, 1;
@%p377 bra BB95_747;

mov.u32 %r900, %ctaid.x;
mov.u64 %rd835, %rd849;
cvt.s64.s32	%rd309, %r1;
mul.wide.s32 %rd322, %r1, 4;
add.s64 %rd310, %rd233, %rd322;
mul.wide.s32 %rd311, %r1, -9;
mul.lo.s32 %r762, %r1, 9;
mul.wide.s32 %rd649, %r762, 4;
add.s64 %rd312, %rd233, %rd649;
add.s64 %rd313, %rd1, 4;
add.s32 %r763, %r1, 128;
cvt.s64.s32	%rd314, %r763;
add.s32 %r764, %r1, 256;
cvt.s64.s32	%rd315, %r764;
add.s32 %r765, %r1, 384;
cvt.s64.s32	%rd316, %r765;
add.s32 %r766, %r1, 512;
cvt.s64.s32	%rd317, %r766;
add.s32 %r767, %r1, 640;
cvt.s64.s32	%rd318, %r767;
add.s32 %r768, %r1, 768;
cvt.s64.s32	%rd319, %r768;
add.s32 %r769, %r1, 896;
cvt.s64.s32	%rd320, %r769;
add.s32 %r770, %r1, 1024;
cvt.s64.s32	%rd321, %r770;
add.s32 %r254, %r1, -2;
add.s32 %r772, %r344, %r900;
cvt.s64.s32	%rd650, %r772;
mul.lo.s64 %rd651, %rd400, %rd650;
add.s64 %rd652, %rd8, %rd651;
mul.lo.s64 %rd653, %rd401, %rd652;
add.s64 %rd323, %rd653, %rd309;
mov.u64 %rd834, 0;
mov.u64 %rd838, %rd840;
mov.u64 %rd847, %rd849;
mov.u64 %rd854, %rd856;
mov.u32 %r989, %r1000;

BB95_579:
mov.u32 %r255, %r989;
mov.u64 %rd852, %rd854;
mov.u64 %rd327, %rd852;
mov.u64 %rd845, %rd847;
mov.u64 %rd326, %rd845;
mov.u64 %rd325, %rd835;
sub.s64 %rd654, %rd325, %rd10;
shr.u64 %rd655, %rd654, 2;
neg.s64 %rd656, %rd655;
cvt.u32.u64	%r773, %rd656;
mov.u32 %r774, 1152;
min.s32 %r256, %r773, %r774;
setp.eq.s32	%p378, %r256, 1152;
@%p378 bra BB95_603;
bra.uni BB95_580;

BB95_603:
shl.b64 %rd663, %rd309, 2;
add.s64 %rd664, %rd327, %rd663;
ld.global.u32 %r793, [%rd664];
st.u32 [%rd310], %r793;
ld.global.u32 %r794, [%rd664+512];
st.u32 [%rd310+512], %r794;
ld.global.u32 %r795, [%rd664+1024];
st.u32 [%rd310+1024], %r795;
ld.global.u32 %r796, [%rd664+1536];
st.u32 [%rd310+1536], %r796;
ld.global.u32 %r797, [%rd664+2048];
st.u32 [%rd310+2048], %r797;
ld.global.u32 %r798, [%rd664+2560];
st.u32 [%rd310+2560], %r798;
ld.global.u32 %r799, [%rd664+3072];
st.u32 [%rd310+3072], %r799;
ld.global.u32 %r800, [%rd664+3584];
st.u32 [%rd310+3584], %r800;
ld.global.u32 %r801, [%rd664+4096];
st.u32 [%rd310+4096], %r801;
mov.u64 %rd857, 1152;
bra.uni BB95_604;

BB95_580:
cvt.s64.s32	%rd857, %r256;
setp.lt.s32	%p379, %r256, 1;
@%p379 bra BB95_604;

shl.b64 %rd657, %rd857, 2;
add.s64 %rd330, %rd326, %rd657;
mov.u64 %rd842, %rd233;
mov.u64 %rd841, %rd326;
mov.u64 %rd846, %rd326;
mov.u64 %rd853, %rd327;

BB95_582:
mov.u64 %rd336, %rd853;
mov.u64 %rd335, %rd846;
mov.u64 %rd333, %rd841;
sub.s64 %rd658, %rd333, %rd330;
shr.s64 %rd659, %rd658, 2;
neg.s64 %rd337, %rd659;
setp.gt.s64	%p380, %rd337, 1151;
shl.b64 %rd660, %rd309, 2;
add.s64 %rd338, %rd336, %rd660;
add.s64 %rd339, %rd842, %rd660;
@%p380 bra BB95_601;
bra.uni BB95_583;

BB95_601:
ld.global.u32 %r784, [%rd338];
st.u32 [%rd339], %r784;
ld.global.u32 %r785, [%rd338+512];
st.u32 [%rd339+512], %r785;
ld.global.u32 %r786, [%rd338+1024];
st.u32 [%rd339+1024], %r786;
ld.global.u32 %r787, [%rd338+1536];
st.u32 [%rd339+1536], %r787;
ld.global.u32 %r788, [%rd338+2048];
st.u32 [%rd339+2048], %r788;
ld.global.u32 %r789, [%rd338+2560];
st.u32 [%rd339+2560], %r789;
ld.global.u32 %r790, [%rd338+3072];
st.u32 [%rd339+3072], %r790;
ld.global.u32 %r791, [%rd338+3584];
st.u32 [%rd339+3584], %r791;
ld.global.u32 %r792, [%rd338+4096];
st.u32 [%rd339+4096], %r792;
bra.uni BB95_602;

BB95_583:
setp.ge.s64	%p381, %rd309, %rd337;
@%p381 bra BB95_585;

ld.global.u32 %r775, [%rd338];
st.u32 [%rd339], %r775;

BB95_585:
setp.ge.s64	%p382, %rd314, %rd337;
@%p382 bra BB95_587;

ld.global.u32 %r776, [%rd338+512];
st.u32 [%rd339+512], %r776;

BB95_587:
setp.ge.s64	%p383, %rd315, %rd337;
@%p383 bra BB95_589;

ld.global.u32 %r777, [%rd338+1024];
st.u32 [%rd339+1024], %r777;

BB95_589:
setp.ge.s64	%p384, %rd316, %rd337;
@%p384 bra BB95_591;

ld.global.u32 %r778, [%rd338+1536];
st.u32 [%rd339+1536], %r778;

BB95_591:
setp.ge.s64	%p385, %rd317, %rd337;
@%p385 bra BB95_593;

ld.global.u32 %r779, [%rd338+2048];
st.u32 [%rd339+2048], %r779;

BB95_593:
setp.ge.s64	%p386, %rd318, %rd337;
@%p386 bra BB95_595;

ld.global.u32 %r780, [%rd338+2560];
st.u32 [%rd339+2560], %r780;

BB95_595:
setp.ge.s64	%p387, %rd319, %rd337;
@%p387 bra BB95_597;

ld.global.u32 %r781, [%rd338+3072];
st.u32 [%rd339+3072], %r781;

BB95_597:
setp.ge.s64	%p388, %rd320, %rd337;
@%p388 bra BB95_599;

ld.global.u32 %r782, [%rd338+3584];
st.u32 [%rd339+3584], %r782;

BB95_599:
setp.ge.s64	%p389, %rd321, %rd337;
@%p389 bra BB95_602;

ld.global.u32 %r783, [%rd338+4096];
st.u32 [%rd339+4096], %r783;

BB95_602:
add.s64 %rd340, %rd336, 4608;
add.s64 %rd842, %rd842, 4608;
add.s64 %rd841, %rd335, 4608;
mov.u64 %rd342, %rd841;
sub.s64 %rd661, %rd330, %rd841;
setp.gt.s64	%p390, %rd661, 0;
mov.u64 %rd846, %rd342;
mov.u64 %rd853, %rd340;
@%p390 bra BB95_582;

BB95_604:
bar.sync 0;
shl.b64 %rd665, %rd857, 2;
add.s64 %rd345, %rd233, %rd665;
and.b64 %rd666, %rd857, 4611686018427387903;
cvt.u32.u64	%r257, %rd857;
add.s64 %rd667, %rd666, %rd311;
cvt.u32.u64	%r802, %rd667;
mov.u32 %r803, 9;
min.s32 %r258, %r802, %r803;
mov.u32 %r804, 0;
max.s32 %r259, %r258, %r804;
setp.gt.u32	%p391, %r259, 8;
@%p391 bra BB95_623;
bra.uni BB95_605;

BB95_623:
ld.u32 %r814, [%rd312];
st.local.u32 [%rd1], %r814;
ld.u32 %r815, [%rd312+4];
st.local.u32 [%rd1+4], %r815;
ld.u32 %r816, [%rd312+8];
st.local.u32 [%rd1+8], %r816;
ld.u32 %r817, [%rd312+12];
st.local.u32 [%rd1+12], %r817;
ld.u32 %r818, [%rd312+16];
st.local.u32 [%rd1+16], %r818;
ld.u32 %r819, [%rd312+20];
st.local.u32 [%rd1+20], %r819;
ld.u32 %r820, [%rd312+24];
st.local.u32 [%rd1+24], %r820;
ld.u32 %r821, [%rd312+28];
st.local.u32 [%rd1+28], %r821;
ld.u32 %r822, [%rd312+32];
st.local.u32 [%rd1+32], %r822;
bra.uni BB95_624;

BB95_605:
mov.u64 %rd346, %rd1;
setp.lt.s32	%p392, %r258, 1;
mov.u64 %rd872, %rd346;
@%p392 bra BB95_607;

ld.u32 %r805, [%rd312];
st.local.u32 [%rd1], %r805;
mov.u64 %rd872, %rd313;

BB95_607:
mov.u64 %rd858, %rd872;
mov.u64 %rd871, %rd858;
setp.lt.s32	%p393, %r259, 2;
@%p393 bra BB95_609;

ld.u32 %r806, [%rd312+4];
st.local.u32 [%rd871], %r806;
add.s64 %rd871, %rd871, 4;

BB95_609:
mov.u64 %rd870, %rd871;
setp.lt.s32	%p394, %r259, 3;
@%p394 bra BB95_611;

ld.u32 %r807, [%rd312+8];
st.local.u32 [%rd870], %r807;
add.s64 %rd870, %rd870, 4;

BB95_611:
mov.u64 %rd869, %rd870;
setp.lt.s32	%p395, %r259, 4;
@%p395 bra BB95_613;

ld.u32 %r808, [%rd312+12];
st.local.u32 [%rd869], %r808;
add.s64 %rd869, %rd869, 4;

BB95_613:
mov.u64 %rd868, %rd869;
setp.lt.s32	%p396, %r259, 5;
@%p396 bra BB95_615;

ld.u32 %r809, [%rd312+16];
st.local.u32 [%rd868], %r809;
add.s64 %rd868, %rd868, 4;

BB95_615:
mov.u64 %rd867, %rd868;
setp.lt.s32	%p397, %r259, 6;
@%p397 bra BB95_617;

ld.u32 %r810, [%rd312+20];
st.local.u32 [%rd867], %r810;
add.s64 %rd867, %rd867, 4;

BB95_617:
mov.u64 %rd866, %rd867;
setp.lt.s32	%p398, %r259, 7;
@%p398 bra BB95_619;

ld.u32 %r811, [%rd312+24];
st.local.u32 [%rd866], %r811;
add.s64 %rd866, %rd866, 4;

BB95_619:
mov.u64 %rd865, %rd866;
setp.lt.s32	%p399, %r259, 8;
@%p399 bra BB95_621;

ld.u32 %r812, [%rd312+28];
st.local.u32 [%rd865], %r812;
add.s64 %rd865, %rd865, 4;

BB95_621:
setp.lt.s32	%p400, %r259, 9;
@%p400 bra BB95_624;

ld.u32 %r813, [%rd312+32];
st.local.u32 [%rd865], %r813;

BB95_624:
setp.eq.s32	%p401, %r259, 0;
@%p401 bra BB95_641;

ld.local.u32 %r1002, [%rd1];
mul.wide.u32 %rd668, %r259, 4;
add.s64 %rd669, %rd668, 17179869180;
shr.u64 %rd670, %rd669, 2;
cvt.u32.u64	%r261, %rd670;
setp.lt.s32	%p402, %r261, 1;
@%p402 bra BB95_627;

ld.local.u32 %r824, [%rd1+4];
mul.lo.s32 %r1002, %r824, %r1002;

BB95_627:
setp.lt.s32	%p403, %r261, 2;
@%p403 bra BB95_629;

ld.local.u32 %r825, [%rd1+8];
mul.lo.s32 %r1002, %r825, %r1002;

BB95_629:
setp.lt.s32	%p404, %r261, 3;
@%p404 bra BB95_631;

ld.local.u32 %r826, [%rd1+12];
mul.lo.s32 %r1002, %r826, %r1002;

BB95_631:
setp.lt.s32	%p405, %r261, 4;
@%p405 bra BB95_633;

ld.local.u32 %r827, [%rd1+16];
mul.lo.s32 %r1002, %r827, %r1002;

BB95_633:
setp.lt.s32	%p406, %r261, 5;
@%p406 bra BB95_635;

ld.local.u32 %r828, [%rd1+20];
mul.lo.s32 %r1002, %r828, %r1002;

BB95_635:
setp.lt.s32	%p407, %r261, 6;
@%p407 bra BB95_637;

ld.local.u32 %r829, [%rd1+24];
mul.lo.s32 %r1002, %r829, %r1002;

BB95_637:
setp.lt.s32	%p408, %r261, 7;
@%p408 bra BB95_639;

ld.local.u32 %r830, [%rd1+28];
mul.lo.s32 %r1002, %r830, %r1002;

BB95_639:
setp.lt.s32	%p409, %r261, 8;
@%p409 bra BB95_641;

ld.local.u32 %r831, [%rd1+32];
mul.lo.s32 %r1002, %r831, %r1002;

BB95_641:
bar.sync 0;
@%p401 bra BB95_643;

st.u32 [%rd310], %r1002;

BB95_643:
bar.sync 0;
setp.gt.s32	%p411, %r257, 1151;
mov.u32 %r956, 128;
@%p411 bra BB95_645;

add.s32 %r833, %r257, 8;
mul.hi.s32 %r834, %r833, 954437177;
shr.u32 %r835, %r834, 31;
shr.s32 %r836, %r834, 1;
add.s32 %r956, %r836, %r835;

BB95_645:
setp.eq.s32	%p412, %r956, 128;
@%p412 bra BB95_683;
bra.uni BB95_646;

BB95_683:
@%p42 bra BB95_685;

ld.u32 %r852, [%rd233];
mul.lo.s32 %r853, %r852, %r255;
st.u32 [%rd233], %r853;

BB95_685:
setp.lt.s32	%p40, %r1, 1;
ld.u32 %r958, [%rd310];
bar.sync 0;
@%p40 bra BB95_687;

ld.u32 %r854, [%rd310+-4];
mul.lo.s32 %r958, %r854, %r958;

BB95_687:
bar.sync 0;
st.u32 [%rd310], %r958;
bar.sync 0;
setp.lt.s32	%p442, %r1, 2;
@%p442 bra BB95_689;

ld.u32 %r855, [%rd310+-8];
mul.lo.s32 %r958, %r855, %r958;

BB95_689:
bar.sync 0;
st.u32 [%rd310], %r958;
bar.sync 0;
setp.lt.s32	%p443, %r1, 4;
@%p443 bra BB95_691;

ld.u32 %r856, [%rd310+-16];
mul.lo.s32 %r958, %r856, %r958;

BB95_691:
bar.sync 0;
st.u32 [%rd310], %r958;
bar.sync 0;
setp.lt.s32	%p444, %r1, 8;
@%p444 bra BB95_693;

ld.u32 %r857, [%rd310+-32];
mul.lo.s32 %r958, %r857, %r958;

BB95_693:
bar.sync 0;
st.u32 [%rd310], %r958;
bar.sync 0;
setp.lt.s32	%p445, %r1, 16;
@%p445 bra BB95_695;

ld.u32 %r858, [%rd310+-64];
mul.lo.s32 %r958, %r858, %r958;

BB95_695:
bar.sync 0;
st.u32 [%rd310], %r958;
bar.sync 0;
setp.lt.s32	%p446, %r1, 32;
@%p446 bra BB95_697;

ld.u32 %r859, [%rd310+-128];
mul.lo.s32 %r958, %r859, %r958;

BB95_697:
bar.sync 0;
st.u32 [%rd310], %r958;
bar.sync 0;
setp.lt.s32	%p447, %r1, 64;
@%p447 bra BB95_699;

ld.u32 %r860, [%rd310+-256];
mul.lo.s32 %r958, %r860, %r958;

BB95_699:
bar.sync 0;
st.u32 [%rd310], %r958;
bar.sync 0;
ld.u32 %r990, [%rd233+508];
mov.u32 %r980, %r255;
@%p21 bra BB95_701;

ld.u32 %r980, [%rd310+-4];

BB95_701:
bar.sync 0;
st.u32 [%rd310], %r980;
bar.sync 0;
bra.uni BB95_702;

BB95_646:
@%p42 bra BB95_648;

ld.u32 %r837, [%rd233];
mul.lo.s32 %r838, %r837, %r255;
st.u32 [%rd233], %r838;

BB95_648:
setp.ge.s32	%p414, %r1, %r956;
mov.u32 %r988, %r255;
@%p414 bra BB95_650;

ld.u32 %r280, [%rd310];
mov.u32 %r988, %r280;

BB95_650:
mov.u32 %r973, %r988;
mov.u32 %r987, %r973;
bar.sync 0;
setp.le.s32	%p415, %r1, %r956;
setp.gt.s32	%p416, %r1, 0;
and.pred %p417, %p415, %p416;
@!%p417 bra BB95_652;
bra.uni BB95_651;

BB95_651:
ld.u32 %r839, [%rd310+-4];
mul.lo.s32 %r987, %r839, %r987;

BB95_652:
mov.u32 %r986, %r987;
bar.sync 0;
@%p414 bra BB95_654;

st.u32 [%rd310], %r986;

BB95_654:
setp.gt.s32	%p33, %r1, 1;
bar.sync 0;
setp.lt.s32	%p419, %r254, %r956;
and.pred %p420, %p419, %p33;
@!%p420 bra BB95_656;
bra.uni BB95_655;

BB95_655:
ld.u32 %r840, [%rd310+-8];
mul.lo.s32 %r986, %r840, %r986;

BB95_656:
mov.u32 %r985, %r986;
bar.sync 0;
@%p414 bra BB95_658;

st.u32 [%rd310], %r985;

BB95_658:
setp.gt.s32	%p34, %r1, 3;
bar.sync 0;
add.s32 %r841, %r254, -2;
setp.lt.s32	%p422, %r841, %r956;
and.pred %p423, %p422, %p34;
@!%p423 bra BB95_660;
bra.uni BB95_659;

BB95_659:
ld.u32 %r842, [%rd310+-16];
mul.lo.s32 %r985, %r842, %r985;

BB95_660:
mov.u32 %r984, %r985;
bar.sync 0;
@%p414 bra BB95_662;

st.u32 [%rd310], %r984;

BB95_662:
setp.gt.s32	%p35, %r1, 7;
bar.sync 0;
add.s32 %r843, %r254, -6;
setp.lt.s32	%p425, %r843, %r956;
and.pred %p426, %p425, %p35;
@!%p426 bra BB95_664;
bra.uni BB95_663;

BB95_663:
ld.u32 %r844, [%rd310+-32];
mul.lo.s32 %r984, %r844, %r984;

BB95_664:
mov.u32 %r983, %r984;
bar.sync 0;
@%p414 bra BB95_666;

st.u32 [%rd310], %r983;

BB95_666:
setp.gt.s32	%p36, %r1, 15;
bar.sync 0;
add.s32 %r845, %r254, -14;
setp.lt.s32	%p428, %r845, %r956;
and.pred %p429, %p428, %p36;
@!%p429 bra BB95_668;
bra.uni BB95_667;

BB95_667:
ld.u32 %r846, [%rd310+-64];
mul.lo.s32 %r983, %r846, %r983;

BB95_668:
mov.u32 %r982, %r983;
bar.sync 0;
@%p414 bra BB95_670;

st.u32 [%rd310], %r982;

BB95_670:
setp.gt.s32	%p37, %r1, 31;
bar.sync 0;
add.s32 %r847, %r254, -30;
setp.lt.s32	%p431, %r847, %r956;
and.pred %p432, %p431, %p37;
@!%p432 bra BB95_672;
bra.uni BB95_671;

BB95_671:
ld.u32 %r848, [%rd310+-128];
mul.lo.s32 %r982, %r848, %r982;

BB95_672:
mov.u32 %r981, %r982;
bar.sync 0;
@%p414 bra BB95_674;

st.u32 [%rd310], %r981;

BB95_674:
setp.gt.s32	%p38, %r1, 63;
bar.sync 0;
add.s32 %r849, %r254, -62;
setp.lt.s32	%p434, %r849, %r956;
and.pred %p435, %p434, %p38;
@!%p435 bra BB95_676;
bra.uni BB95_675;

BB95_675:
ld.u32 %r850, [%rd310+-256];
mul.lo.s32 %r981, %r850, %r981;

BB95_676:
bar.sync 0;
@%p414 bra BB95_678;

st.u32 [%rd310], %r981;

BB95_678:
setp.lt.s32	%p39, %r1, %r956;
bar.sync 0;
add.s32 %r851, %r956, -1;
mul.wide.s32 %rd671, %r851, 4;
add.s64 %rd672, %rd233, %rd671;
ld.u32 %r990, [%rd672];
not.pred %p437, %p39;
or.pred %p439, %p21, %p437;
selp.b32	%r957, %r255, %r981, %p39;
@%p439 bra BB95_680;

ld.u32 %r957, [%rd310+-4];

BB95_680:
bar.sync 0;
@%p414 bra BB95_682;

st.u32 [%rd310], %r957;

BB95_682:
bar.sync 0;

BB95_702:
mov.u32 %r989, %r990;
@%p401 bra BB95_704;

ld.u32 %r1002, [%rd310];

BB95_704:
bar.sync 0;
mul.wide.s32 %rd673, %r259, 4;
add.s64 %rd363, %rd1, %rd673;
setp.ge.u64	%p450, %rd1, %rd363;
@%p450 bra BB95_706;

ld.local.u32 %r861, [%rd1];
mul.lo.s32 %r1002, %r861, %r1002;
st.u32 [%rd312], %r1002;

BB95_706:
setp.ge.u64	%p451, %rd313, %rd363;
@%p451 bra BB95_708;

ld.local.u32 %r862, [%rd1+4];
mul.lo.s32 %r1002, %r862, %r1002;
st.u32 [%rd312+4], %r1002;

BB95_708:
add.s64 %rd674, %rd313, 4;
setp.ge.u64	%p452, %rd674, %rd363;
@%p452 bra BB95_710;

ld.local.u32 %r863, [%rd1+8];
mul.lo.s32 %r1002, %r863, %r1002;
st.u32 [%rd312+8], %r1002;

BB95_710:
add.s64 %rd675, %rd313, 8;
setp.ge.u64	%p453, %rd675, %rd363;
@%p453 bra BB95_712;

ld.local.u32 %r864, [%rd1+12];
mul.lo.s32 %r1002, %r864, %r1002;
st.u32 [%rd312+12], %r1002;

BB95_712:
add.s64 %rd676, %rd313, 12;
setp.ge.u64	%p454, %rd676, %rd363;
@%p454 bra BB95_714;

ld.local.u32 %r865, [%rd1+16];
mul.lo.s32 %r1002, %r865, %r1002;
st.u32 [%rd312+16], %r1002;

BB95_714:
add.s64 %rd677, %rd313, 16;
setp.ge.u64	%p455, %rd677, %rd363;
@%p455 bra BB95_716;

ld.local.u32 %r866, [%rd1+20];
mul.lo.s32 %r1002, %r866, %r1002;
st.u32 [%rd312+20], %r1002;

BB95_716:
add.s64 %rd678, %rd313, 20;
setp.ge.u64	%p456, %rd678, %rd363;
@%p456 bra BB95_718;

ld.local.u32 %r867, [%rd1+24];
mul.lo.s32 %r1002, %r867, %r1002;
st.u32 [%rd312+24], %r1002;

BB95_718:
add.s64 %rd679, %rd313, 24;
setp.ge.u64	%p457, %rd679, %rd363;
@%p457 bra BB95_720;

ld.local.u32 %r868, [%rd1+28];
mul.lo.s32 %r1002, %r868, %r1002;
st.u32 [%rd312+28], %r1002;

BB95_720:
add.s64 %rd680, %rd313, 28;
setp.ge.u64	%p458, %rd680, %rd363;
@%p458 bra BB95_722;

ld.local.u32 %r869, [%rd1+32];
mul.lo.s32 %r870, %r869, %r1002;
st.u32 [%rd312+32], %r870;

BB95_722:
bar.sync 0;
@%p378 bra BB95_745;
bra.uni BB95_723;

BB95_745:
shl.b64 %rd684, %rd309, 2;
add.s64 %rd685, %rd838, %rd684;
ld.u32 %r889, [%rd310];
st.global.u32 [%rd685], %r889;
ld.u32 %r890, [%rd310+512];
st.global.u32 [%rd685+512], %r890;
ld.u32 %r891, [%rd310+1024];
st.global.u32 [%rd685+1024], %r891;
ld.u32 %r892, [%rd310+1536];
st.global.u32 [%rd685+1536], %r892;
ld.u32 %r893, [%rd310+2048];
st.global.u32 [%rd685+2048], %r893;
ld.u32 %r894, [%rd310+2560];
st.global.u32 [%rd685+2560], %r894;
ld.u32 %r895, [%rd310+3072];
st.global.u32 [%rd685+3072], %r895;
ld.u32 %r896, [%rd310+3584];
st.global.u32 [%rd685+3584], %r896;
ld.u32 %r897, [%rd310+4096];
st.global.u32 [%rd685+4096], %r897;
bra.uni BB95_746;

BB95_723:
mul.lo.s64 %rd681, %rd834, 1152;
add.s64 %rd682, %rd323, %rd681;
shl.b64 %rd683, %rd682, 2;
add.s64 %rd873, %rd2, %rd683;
mov.u64 %rd874, %rd233;
setp.ge.u64	%p459, %rd233, %rd345;
@%p459 bra BB95_746;

BB95_724:
sub.s64 %rd368, %rd345, %rd874;
setp.gt.s64	%p460, %rd368, 4604;
add.s64 %rd369, %rd874, %rd322;
@%p460 bra BB95_743;
bra.uni BB95_725;

BB95_743:
ld.u32 %r880, [%rd369];
st.global.u32 [%rd873+4], %r880;
ld.u32 %r881, [%rd369+512];
st.global.u32 [%rd873+516], %r881;
ld.u32 %r882, [%rd369+1024];
st.global.u32 [%rd873+1028], %r882;
ld.u32 %r883, [%rd369+1536];
st.global.u32 [%rd873+1540], %r883;
ld.u32 %r884, [%rd369+2048];
st.global.u32 [%rd873+2052], %r884;
ld.u32 %r885, [%rd369+2560];
st.global.u32 [%rd873+2564], %r885;
ld.u32 %r886, [%rd369+3072];
st.global.u32 [%rd873+3076], %r886;
ld.u32 %r887, [%rd369+3584];
st.global.u32 [%rd873+3588], %r887;
ld.u32 %r888, [%rd369+4096];
st.global.u32 [%rd873+4100], %r888;
bra.uni BB95_744;

BB95_725:
shr.s64 %rd370, %rd368, 2;
setp.ge.s64	%p461, %rd309, %rd370;
@%p461 bra BB95_727;

ld.u32 %r871, [%rd369];
st.global.u32 [%rd873+4], %r871;

BB95_727:
setp.ge.s64	%p462, %rd314, %rd370;
@%p462 bra BB95_729;

ld.u32 %r872, [%rd369+512];
st.global.u32 [%rd873+516], %r872;

BB95_729:
setp.ge.s64	%p463, %rd315, %rd370;
@%p463 bra BB95_731;

ld.u32 %r873, [%rd369+1024];
st.global.u32 [%rd873+1028], %r873;

BB95_731:
setp.ge.s64	%p464, %rd316, %rd370;
@%p464 bra BB95_733;

ld.u32 %r874, [%rd369+1536];
st.global.u32 [%rd873+1540], %r874;

BB95_733:
setp.ge.s64	%p465, %rd317, %rd370;
@%p465 bra BB95_735;

ld.u32 %r875, [%rd369+2048];
st.global.u32 [%rd873+2052], %r875;

BB95_735:
setp.ge.s64	%p466, %rd318, %rd370;
@%p466 bra BB95_737;

ld.u32 %r876, [%rd369+2560];
st.global.u32 [%rd873+2564], %r876;

BB95_737:
setp.ge.s64	%p467, %rd319, %rd370;
@%p467 bra BB95_739;

ld.u32 %r877, [%rd369+3072];
st.global.u32 [%rd873+3076], %r877;

BB95_739:
setp.ge.s64	%p468, %rd320, %rd370;
@%p468 bra BB95_741;

ld.u32 %r878, [%rd369+3584];
st.global.u32 [%rd873+3588], %r878;

BB95_741:
setp.ge.s64	%p469, %rd321, %rd370;
@%p469 bra BB95_744;

ld.u32 %r879, [%rd369+4096];
st.global.u32 [%rd873+4100], %r879;

BB95_744:
add.s64 %rd874, %rd874, 4608;
add.s64 %rd873, %rd873, 4608;
setp.lt.u64	%p470, %rd874, %rd345;
@%p470 bra BB95_724;

BB95_746:
bar.sync 0;
add.s64 %rd854, %rd327, 4608;
add.s64 %rd838, %rd838, 4608;
add.s64 %rd835, %rd326, 4608;
mov.u64 %rd847, %rd835;
sub.s64 %rd686, %rd10, %rd835;
setp.gt.s64	%p471, %rd686, 0;
add.s64 %rd834, %rd834, 1;
@%p471 bra BB95_579;

BB95_747:
@%p42 bra BB95_763;


	{ 
.reg .pred p; 
isspacep.shared p, %rd233; 
selp.u32 %r898, 1, 0, p; 
} 


	setp.eq.s32	%p473, %r898, 0;
@%p473 bra BB95_762;

mov.u64 %rd688, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd689, %rd688;
sub.s64 %rd379, %rd233, %rd689;
setp.eq.s64	%p474, %rd233, 0;
@%p474 bra BB95_763;

add.s64 %rd690, %rd379, -16;
add.s64 %rd692, %rd688, %rd690;
add.s64 %rd381, %rd689, %rd690;
ld.shared.u8 %rs49, [%rd692];
or.b16 %rs50, %rs49, 1;
st.shared.u8 [%rd692], %rs50;
ld.shared.u64 %rd382, [%rd692+8];
setp.eq.s64	%p475, %rd382, 0;
mov.u64 %rd878, %rd381;
@%p475 bra BB95_756;

mov.u64 %rd383, %rd381;
ld.u8 %rs51, [%rd382];
and.b16 %rs52, %rs51, 1;
setp.eq.b16	%p476, %rs52, 1;
mov.u64 %rd878, %rd383;
@!%p476 bra BB95_756;
bra.uni BB95_752;

BB95_752:
ld.u64 %rd385, [%rd382];
shr.u64 %rd386, %rd385, 1;
add.s64 %rd387, %rd382, 16;
add.s64 %rd388, %rd387, %rd386;
ld.shared.u64 %rd694, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p477, %rd388, %rd694;
mov.u64 %rd878, %rd382;
@%p477 bra BB95_756;

ld.u8 %rs53, [%rd388];
and.b16 %rs54, %rs53, 1;
setp.eq.b16	%p478, %rs54, 1;
mov.u64 %rd875, %rd382;
mov.u64 %rd878, %rd875;
@!%p478 bra BB95_756;
bra.uni BB95_754;

BB95_754:
ld.u64 %rd695, [%rd388];
shr.u64 %rd696, %rd695, 1;
add.s64 %rd697, %rd696, %rd386;
add.s64 %rd698, %rd697, 16;
shl.b64 %rd699, %rd698, 1;
and.b64 %rd700, %rd385, 1;
or.b64 %rd701, %rd699, %rd700;
st.u64 [%rd382], %rd701;
and.b64 %rd389, %rd698, 9223372036854775807;
add.s64 %rd702, %rd387, %rd389;
ld.shared.u64 %rd703, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p479, %rd702, %rd703;
mov.u64 %rd876, %rd382;
mov.u64 %rd878, %rd876;
@%p479 bra BB95_756;

add.s64 %rd704, %rd389, %rd387;
st.u64 [%rd704+8], %rd382;
mov.u64 %rd878, %rd382;

BB95_756:
ld.u64 %rd392, [%rd878];
shr.u64 %rd393, %rd392, 1;
add.s64 %rd394, %rd878, 16;
add.s64 %rd395, %rd394, %rd393;
ld.shared.u64 %rd705, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p480, %rd395, %rd705;
@%p480 bra BB95_760;

ld.u8 %rs55, [%rd395];
and.b16 %rs56, %rs55, 1;
setp.eq.b16	%p481, %rs56, 1;
@!%p481 bra BB95_763;
bra.uni BB95_758;

BB95_758:
ld.u64 %rd706, [%rd395];
shr.u64 %rd707, %rd706, 1;
add.s64 %rd708, %rd707, %rd393;
add.s64 %rd709, %rd708, 16;
shl.b64 %rd710, %rd709, 1;
and.b64 %rd711, %rd392, 1;
or.b64 %rd712, %rd710, %rd711;
st.u64 [%rd878], %rd712;
and.b64 %rd396, %rd709, 9223372036854775807;
add.s64 %rd713, %rd394, %rd396;
ld.shared.u64 %rd714, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p482, %rd713, %rd714;
@%p482 bra BB95_763;

add.s64 %rd715, %rd396, %rd394;
st.u64 [%rd715+8], %rd878;
bra.uni BB95_763;

BB95_378:
setp.lt.u64	%p264, %rd202, %rd798;
@%p264 bra BB95_381;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd798;
bra.uni BB95_381;

BB95_762:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd233;
call.uni 
free, 
(
param0
);


	}

BB95_763:
bar.sync 0;

BB95_764:
ret;

BB95_760:
setp.lt.u64	%p483, %rd395, %rd878;
@%p483 bra BB95_763;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd878;
bra.uni BB95_763;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEElSK_5AddOpIlENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEElSK_5AddOpIlENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
.maxntid 512, 1, 1
{
.local .align 8 .b8 __local_depot96[24];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<205>;
.reg .b16 %rs<39>;
.reg .b32 %r<91>;
.reg .b64 %rd<772>;


mov.u64 %rd771, __local_depot96;
cvta.local.u64 %SP, %rd771;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEElSK_5AddOpIlENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd273, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEElSK_5AddOpIlENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd274, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEElSK_5AddOpIlENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEElSK_5AddOpIlENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd274;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p26, %r1, 0;
mov.u64 %rd275, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd276, %rd275;
setp.eq.s64	%p27, %rd276, 0;
or.pred %p28, %p26, %p27;
@%p28 bra BB96_2;

cvt.s64.s32	%rd277, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r28;
mov.u64 %rd278, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd279, %rd278;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd279;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd277;

BB96_2:
bar.sync 0;
bfe.s64 %rd280, %rd273, 0, 61;
setp.lt.s64	%p29, %rd280, 1;
@%p29 bra BB96_288;

ld.global.u64 %rd762, [%rd2];
bar.sync 0;
@%p26 bra BB96_5;

st.global.u64 [%rd3], %rd762;

BB96_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB96_26;
bra.uni BB96_6;

BB96_6:
ld.shared.u64 %rd6, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd663, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd670, %rd663;
setp.eq.s64	%p31, %rd6, %rd670;
mov.u64 %rd668, %rd6;
@%p31 bra BB96_10;

mov.u64 %rd669, %rd668;

BB96_8:
mov.u64 %rd665, %rd670;
mov.u64 %rd668, %rd669;
mov.u64 %rd669, %rd665;
ld.shared.u8 %rs23, [%rd663];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p32, %rs24, 1;
not.pred %p33, %p32;
ld.shared.u64 %rd11, [%rd663];
setp.lt.u64	%p34, %rd11, 24576;
or.pred %p35, %p33, %p34;
@!%p35 bra BB96_10;
bra.uni BB96_9;

BB96_9:
shr.u64 %rd283, %rd11, 1;
add.s64 %rd284, %rd663, %rd283;
add.s64 %rd663, %rd284, 16;
add.s64 %rd285, %rd669, %rd283;
add.s64 %rd670, %rd285, 16;
setp.ne.s64	%p36, %rd670, %rd6;
mov.u64 %rd668, %rd669;
@%p36 bra BB96_8;

BB96_10:
setp.eq.s64	%p38, %rd668, %rd6;
mov.pred %p204, 0;
@%p38 bra BB96_12;

ld.u64 %rd287, [%rd668];
shr.u64 %rd288, %rd287, 1;
add.s64 %rd289, %rd668, %rd288;
add.s64 %rd674, %rd289, 16;
setp.ne.s64	%p204, %rd674, %rd6;

BB96_12:
@%p204 bra BB96_18;
bra.uni BB96_13;

BB96_18:
ld.u64 %rd22, [%rd674];
and.b64 %rd304, %rd22, -32;
setp.eq.s64	%p42, %rd304, 24576;
cvt.u16.u64	%rs38, %rd22;
@%p42 bra BB96_21;

add.s64 %rd23, %rd674, 16;
ld.u64 %rd305, [%rd674+12304];
and.b64 %rd306, %rd305, 1;
add.s64 %rd307, %rd22, -24608;
and.b64 %rd308, %rd307, -2;
or.b64 %rd309, %rd306, %rd308;
st.u64 [%rd674+12304], %rd309;
st.u64 [%rd674+12312], %rd674;
cvt.u16.u64	%rs26, %rd307;
or.b16 %rs27, %rs26, 1;
and.b64 %rd310, %rd22, 1;
or.b64 %rd311, %rd310, 24576;
st.u64 [%rd674], %rd311;
st.u8 [%rd674+12304], %rs27;
ld.u64 %rd312, [%rd674+12304];
shr.u64 %rd24, %rd312, 1;
add.s64 %rd313, %rd24, %rd23;
add.s64 %rd314, %rd313, 12304;
ld.shared.u64 %rd315, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p43, %rd314, %rd315;
cvt.u16.u64	%rs28, %rd22;
and.b16 %rs38, %rs28, 1;
@%p43 bra BB96_21;

add.s64 %rd316, %rd23, 12288;
st.u64 [%rd313+12312], %rd316;
ld.u8 %rs38, [%rd674];

BB96_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd674], %rs29;
bra.uni BB96_22;

BB96_13:
mov.u64 %rd291, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd292, %rd291;
sub.s64 %rd293, %rd6, %rd292;
add.s64 %rd294, %rd293, 12304;
ld.shared.u64 %rd295, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p39, %rd294, %rd295;
mov.u64 %rd672, -1;
mov.u64 %rd673, %rd6;
@%p39 bra BB96_15;

add.s64 %rd17, %rd6, 12304;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd17;
mov.u64 %rd672, %rd17;
mov.u64 %rd673, %rd17;

BB96_15:
mov.u64 %rd18, %rd673;
setp.eq.s64	%p40, %rd672, -1;
@%p40 bra BB96_17;

mov.u64 %rd296, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd297, %rd296;
sub.s64 %rd298, %rd6, %rd297;
add.s64 %rd299, %rd296, %rd298;
ld.shared.u64 %rd300, [%rd299];
and.b64 %rd301, %rd300, 1;
or.b64 %rd302, %rd301, 24576;
st.shared.u64 [%rd299], %rd302;
st.shared.u64 [%rd299+8], %rd668;
mov.u16 %rs25, 0;
st.shared.u8 [%rd299], %rs25;

BB96_17:
mov.u64 %rd674, %rd6;
setp.eq.s64	%p41, %rd6, %rd18;
mov.u64 %rd675, 0;
@%p41 bra BB96_23;

BB96_22:
add.s64 %rd675, %rd674, 16;

BB96_23:
mov.u64 %rd676, %rd675;
setp.ne.s64	%p44, %rd675, 0;
@%p44 bra BB96_25;

mov.u64 %rd318, 12288;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd318;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd676, [retval0+0];


	}

BB96_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd676;

BB96_26:
shl.b64 %rd319, %rd273, 3;
add.s64 %rd31, %rd1, %rd319;
add.s64 %rd708, %rd2, 8;
add.s64 %rd701, %rd1, 8;
add.s64 %rd692, %rd3, 8;
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p45, %r29, 0;
add.s64 %rd36, %rd319, -8;
@%p45 bra BB96_149;

setp.lt.s64	%p46, %rd36, 1;
@%p46 bra BB96_271;

mov.u64 %rd322, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd323, %rd322;
sub.s64 %rd324, %rd35, %rd323;
add.s64 %rd325, %rd322, %rd324;
mov.u64 %rd677, %rd701;
mul.wide.s32 %rd326, %r1, 8;
add.s64 %rd38, %rd325, %rd326;

BB96_29:
mov.u64 %rd40, %rd762;
mov.u64 %rd703, %rd708;
mov.u64 %rd42, %rd703;
mov.u64 %rd696, %rd701;
mov.u64 %rd41, %rd696;
mov.u64 %rd689, %rd692;
mov.u64 %rd43, %rd689;
mov.u64 %rd39, %rd677;
sub.s64 %rd327, %rd39, %rd31;
shr.u64 %rd328, %rd327, 3;
neg.s64 %rd329, %rd328;
cvt.u32.u64	%r30, %rd329;
mov.u32 %r31, 1536;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p47, %r2, 1536;
@%p47 bra BB96_41;
bra.uni BB96_30;

BB96_41:
add.s64 %rd363, %rd42, %rd326;
ld.global.u64 %rd364, [%rd363];
ld.global.u64 %rd365, [%rd363+4096];
ld.global.u64 %rd366, [%rd363+8192];
st.shared.u64 [%rd38], %rd364;
st.shared.u64 [%rd38+4096], %rd365;
st.shared.u64 [%rd38+8192], %rd366;
mov.u64 %rd680, 1536;
bra.uni BB96_42;

BB96_30:
cvt.s64.s32	%rd680, %r2;
setp.lt.s32	%p48, %r2, 1;
@%p48 bra BB96_42;

mov.u64 %rd678, %rd41;
mov.u64 %rd679, %rd325;
mov.u64 %rd700, %rd41;
mov.u64 %rd707, %rd42;

BB96_32:
mov.u64 %rd50, %rd707;
mov.u64 %rd49, %rd700;
mov.u64 %rd48, %rd679;
mov.u64 %rd47, %rd678;
mul.wide.s32 %rd333, %r2, 8;
add.s64 %rd334, %rd41, %rd333;
sub.s64 %rd335, %rd47, %rd334;
shr.s64 %rd336, %rd335, 3;
neg.s64 %rd51, %rd336;
setp.gt.s64	%p49, %rd51, 1535;
@%p49 bra BB96_39;
bra.uni BB96_33;

BB96_39:
add.s64 %rd353, %rd50, %rd326;
ld.global.u64 %rd354, [%rd353];
add.s64 %rd355, %rd48, %rd326;
ld.global.u64 %rd356, [%rd353+4096];
ld.global.u64 %rd357, [%rd353+8192];
st.shared.u64 [%rd355], %rd354;
st.shared.u64 [%rd355+4096], %rd356;
st.shared.u64 [%rd355+8192], %rd357;
bra.uni BB96_40;

BB96_33:
cvt.s64.s32	%rd337, %r1;
setp.ge.s64	%p50, %rd337, %rd51;
@%p50 bra BB96_35;

add.s64 %rd339, %rd50, %rd326;
ld.global.u64 %rd340, [%rd339];
add.s64 %rd341, %rd48, %rd326;
st.shared.u64 [%rd341], %rd340;

BB96_35:
add.s32 %r32, %r1, 512;
cvt.s64.s32	%rd342, %r32;
setp.ge.s64	%p51, %rd342, %rd51;
@%p51 bra BB96_37;

add.s64 %rd344, %rd50, %rd326;
ld.global.u64 %rd345, [%rd344+4096];
add.s64 %rd346, %rd48, %rd326;
st.shared.u64 [%rd346+4096], %rd345;

BB96_37:
add.s32 %r33, %r1, 1024;
cvt.s64.s32	%rd347, %r33;
setp.ge.s64	%p52, %rd347, %rd51;
@%p52 bra BB96_40;

add.s64 %rd349, %rd50, %rd326;
ld.global.u64 %rd350, [%rd349+8192];
add.s64 %rd351, %rd48, %rd326;
st.shared.u64 [%rd351+8192], %rd350;

BB96_40:
add.s64 %rd53, %rd50, 12288;
add.s64 %rd54, %rd48, 12288;
add.s64 %rd678, %rd49, 12288;
mov.u64 %rd55, %rd678;
sub.s64 %rd360, %rd334, %rd678;
setp.gt.s64	%p53, %rd360, 0;
mov.u64 %rd679, %rd54;
mov.u64 %rd700, %rd55;
mov.u64 %rd707, %rd53;
@%p53 bra BB96_32;

BB96_42:
bar.sync 0;
shl.b64 %rd369, %rd680, 3;
add.s64 %rd61, %rd35, %rd369;
sub.s64 %rd370, %rd61, %rd35;
shr.u64 %rd371, %rd370, 3;
cvt.u32.u64	%r3, %rd371;
cvt.s64.s32	%rd62, %r1;
mul.wide.s32 %rd372, %r1, -3;
add.s64 %rd373, %rd371, %rd372;
cvt.u32.u64	%r34, %rd373;
mov.u32 %r35, 3;
min.s32 %r4, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r5, %r4, %r36;
setp.gt.u32	%p54, %r5, 2;
@%p54 bra BB96_49;
bra.uni BB96_43;

BB96_49:
add.s64 %rd401, %rd322, %rd324;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd402, %r40, 8;
add.s64 %rd403, %rd401, %rd402;
ld.shared.u64 %rd404, [%rd403];
add.u64 %rd405, %SP, 0;
cvta.to.local.u64 %rd406, %rd405;
ld.shared.u64 %rd407, [%rd403+8];
ld.shared.u64 %rd408, [%rd403+16];
st.local.u64 [%rd406], %rd404;
st.local.u64 [%rd406+8], %rd407;
st.local.u64 [%rd406+16], %rd408;
bra.uni BB96_50;

BB96_43:
add.u64 %rd374, %SP, 0;
cvta.to.local.u64 %rd681, %rd374;
setp.lt.s32	%p55, %r4, 1;
@%p55 bra BB96_45;

add.s64 %rd378, %rd322, %rd324;
mul.lo.s32 %r37, %r1, 3;
mul.wide.s32 %rd379, %r37, 8;
add.s64 %rd380, %rd378, %rd379;
ld.shared.u64 %rd381, [%rd380];
cvta.to.local.u64 %rd383, %rd374;
st.local.u64 [%rd383], %rd381;
add.s64 %rd681, %rd383, 8;

BB96_45:
setp.lt.s32	%p56, %r5, 2;
@%p56 bra BB96_47;

add.s64 %rd387, %rd322, %rd324;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd388, %r38, 8;
add.s64 %rd389, %rd387, %rd388;
ld.shared.u64 %rd390, [%rd389+8];
st.local.u64 [%rd681], %rd390;
add.s64 %rd681, %rd681, 8;

BB96_47:
setp.lt.s32	%p57, %r5, 3;
@%p57 bra BB96_50;

add.s64 %rd394, %rd322, %rd324;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd395, %r39, 8;
add.s64 %rd396, %rd394, %rd395;
ld.shared.u64 %rd397, [%rd396+16];
st.local.u64 [%rd681], %rd397;

BB96_50:
setp.eq.s32	%p58, %r5, 0;
@%p58 bra BB96_55;

add.u64 %rd410, %SP, 0;
cvta.to.local.u64 %rd411, %rd410;
ld.local.u64 %rd684, [%rd411];
mul.wide.u32 %rd412, %r5, 8;
add.s64 %rd413, %rd412, 34359738360;
shr.u64 %rd414, %rd413, 3;
cvt.u32.u64	%r6, %rd414;
setp.lt.s32	%p59, %r6, 1;
@%p59 bra BB96_53;

ld.local.u64 %rd417, [%rd411+8];
add.s64 %rd684, %rd417, %rd684;

BB96_53:
setp.lt.s32	%p60, %r6, 2;
@%p60 bra BB96_55;

ld.local.u64 %rd420, [%rd411+16];
add.s64 %rd684, %rd420, %rd684;

BB96_55:
bar.sync 0;
@%p58 bra BB96_57;

st.shared.u64 [%rd38], %rd684;

BB96_57:
bar.sync 0;
setp.gt.s32	%p62, %r3, 1535;
mov.u32 %r89, 512;
@%p62 bra BB96_59;

add.s32 %r42, %r3, 2;
mul.hi.s32 %r43, %r42, 1431655766;
shr.u32 %r44, %r43, 31;
add.s32 %r89, %r43, %r44;

BB96_59:
add.s64 %rd685, %rd322, %rd324;
add.s64 %rd73, %rd685, %rd369;
setp.eq.s32	%p63, %r89, 512;
@%p63 bra BB96_105;
bra.uni BB96_60;

BB96_105:
@%p26 bra BB96_107;

ld.shared.u64 %rd439, [%rd685];
add.s64 %rd440, %rd439, %rd40;
st.shared.u64 [%rd685], %rd440;

BB96_107:
setp.lt.s32	%p13, %r1, 1;
ld.shared.u64 %rd683, [%rd38];
bar.sync 0;
@%p13 bra BB96_109;

ld.shared.u64 %rd441, [%rd38+-8];
add.s64 %rd683, %rd441, %rd683;

BB96_109:
bar.sync 0;
st.shared.u64 [%rd38], %rd683;
bar.sync 0;
setp.lt.s32	%p99, %r1, 2;
@%p99 bra BB96_111;

ld.shared.u64 %rd442, [%rd38+-16];
add.s64 %rd683, %rd442, %rd683;

BB96_111:
bar.sync 0;
st.shared.u64 [%rd38], %rd683;
bar.sync 0;
setp.lt.s32	%p100, %r1, 4;
@%p100 bra BB96_113;

ld.shared.u64 %rd443, [%rd38+-32];
add.s64 %rd683, %rd443, %rd683;

BB96_113:
bar.sync 0;
st.shared.u64 [%rd38], %rd683;
bar.sync 0;
setp.lt.s32	%p101, %r1, 8;
@%p101 bra BB96_115;

ld.shared.u64 %rd444, [%rd38+-64];
add.s64 %rd683, %rd444, %rd683;

BB96_115:
bar.sync 0;
st.shared.u64 [%rd38], %rd683;
bar.sync 0;
setp.lt.s32	%p102, %r1, 16;
@%p102 bra BB96_117;

ld.shared.u64 %rd445, [%rd38+-128];
add.s64 %rd683, %rd445, %rd683;

BB96_117:
bar.sync 0;
st.shared.u64 [%rd38], %rd683;
bar.sync 0;
setp.lt.s32	%p103, %r1, 32;
@%p103 bra BB96_119;

ld.shared.u64 %rd446, [%rd38+-256];
add.s64 %rd683, %rd446, %rd683;

BB96_119:
bar.sync 0;
st.shared.u64 [%rd38], %rd683;
bar.sync 0;
setp.lt.s32	%p104, %r1, 64;
@%p104 bra BB96_121;

ld.shared.u64 %rd447, [%rd38+-512];
add.s64 %rd683, %rd447, %rd683;

BB96_121:
bar.sync 0;
st.shared.u64 [%rd38], %rd683;
bar.sync 0;
setp.lt.s32	%p105, %r1, 128;
@%p105 bra BB96_123;

ld.shared.u64 %rd448, [%rd38+-1024];
add.s64 %rd683, %rd448, %rd683;

BB96_123:
bar.sync 0;
st.shared.u64 [%rd38], %rd683;
bar.sync 0;
setp.lt.s32	%p106, %r1, 256;
@%p106 bra BB96_125;

ld.shared.u64 %rd449, [%rd38+-2048];
add.s64 %rd683, %rd449, %rd683;

BB96_125:
bar.sync 0;
st.shared.u64 [%rd38], %rd683;
bar.sync 0;
ld.shared.u64 %rd763, [%rd685+4088];
mov.u64 %rd751, %rd40;
@%p1 bra BB96_127;

ld.shared.u64 %rd751, [%rd38+-8];

BB96_127:
bar.sync 0;
st.shared.u64 [%rd38], %rd751;
bar.sync 0;
bra.uni BB96_128;

BB96_60:
@%p26 bra BB96_62;

ld.shared.u64 %rd423, [%rd685];
add.s64 %rd424, %rd423, %rd40;
st.shared.u64 [%rd685], %rd424;

BB96_62:
setp.ge.s32	%p65, %r1, %r89;
mov.u64 %rd761, %rd40;
@%p65 bra BB96_64;

ld.shared.u64 %rd75, [%rd38];
mov.u64 %rd761, %rd75;

BB96_64:
mov.u64 %rd718, %rd761;
mov.u64 %rd760, %rd718;
bar.sync 0;
setp.le.s32	%p66, %r1, %r89;
setp.gt.s32	%p67, %r1, 0;
and.pred %p68, %p66, %p67;
@!%p68 bra BB96_66;
bra.uni BB96_65;

BB96_65:
ld.shared.u64 %rd425, [%rd38+-8];
add.s64 %rd760, %rd425, %rd760;

BB96_66:
mov.u64 %rd759, %rd760;
bar.sync 0;
@%p65 bra BB96_68;

st.shared.u64 [%rd38], %rd759;

BB96_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r45, %r1, -2;
setp.lt.s32	%p70, %r45, %r89;
and.pred %p71, %p70, %p4;
@!%p71 bra BB96_70;
bra.uni BB96_69;

BB96_69:
ld.shared.u64 %rd426, [%rd38+-16];
add.s64 %rd759, %rd426, %rd759;

BB96_70:
mov.u64 %rd758, %rd759;
bar.sync 0;
@%p65 bra BB96_72;

st.shared.u64 [%rd38], %rd758;

BB96_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r46, %r1, -4;
setp.lt.s32	%p73, %r46, %r89;
and.pred %p74, %p73, %p5;
@!%p74 bra BB96_74;
bra.uni BB96_73;

BB96_73:
ld.shared.u64 %rd427, [%rd38+-32];
add.s64 %rd758, %rd427, %rd758;

BB96_74:
mov.u64 %rd757, %rd758;
bar.sync 0;
@%p65 bra BB96_76;

st.shared.u64 [%rd38], %rd757;

BB96_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r47, %r1, -8;
setp.lt.s32	%p76, %r47, %r89;
and.pred %p77, %p76, %p6;
@!%p77 bra BB96_78;
bra.uni BB96_77;

BB96_77:
ld.shared.u64 %rd428, [%rd38+-64];
add.s64 %rd757, %rd428, %rd757;

BB96_78:
mov.u64 %rd756, %rd757;
bar.sync 0;
@%p65 bra BB96_80;

st.shared.u64 [%rd38], %rd756;

BB96_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r48, %r1, -16;
setp.lt.s32	%p79, %r48, %r89;
and.pred %p80, %p79, %p7;
@!%p80 bra BB96_82;
bra.uni BB96_81;

BB96_81:
ld.shared.u64 %rd429, [%rd38+-128];
add.s64 %rd756, %rd429, %rd756;

BB96_82:
mov.u64 %rd755, %rd756;
bar.sync 0;
@%p65 bra BB96_84;

st.shared.u64 [%rd38], %rd755;

BB96_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r49, %r1, -32;
setp.lt.s32	%p82, %r49, %r89;
and.pred %p83, %p82, %p8;
@!%p83 bra BB96_86;
bra.uni BB96_85;

BB96_85:
ld.shared.u64 %rd430, [%rd38+-256];
add.s64 %rd755, %rd430, %rd755;

BB96_86:
mov.u64 %rd754, %rd755;
bar.sync 0;
@%p65 bra BB96_88;

st.shared.u64 [%rd38], %rd754;

BB96_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r50, %r1, -64;
setp.lt.s32	%p85, %r50, %r89;
and.pred %p86, %p85, %p9;
@!%p86 bra BB96_90;
bra.uni BB96_89;

BB96_89:
ld.shared.u64 %rd431, [%rd38+-512];
add.s64 %rd754, %rd431, %rd754;

BB96_90:
mov.u64 %rd753, %rd754;
bar.sync 0;
@%p65 bra BB96_92;

st.shared.u64 [%rd38], %rd753;

BB96_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r51, %r1, -128;
setp.lt.s32	%p88, %r51, %r89;
and.pred %p89, %p88, %p10;
@!%p89 bra BB96_94;
bra.uni BB96_93;

BB96_93:
ld.shared.u64 %rd432, [%rd38+-1024];
add.s64 %rd753, %rd432, %rd753;

BB96_94:
mov.u64 %rd752, %rd753;
bar.sync 0;
@%p65 bra BB96_96;

st.shared.u64 [%rd38], %rd752;

BB96_96:
setp.gt.s32	%p11, %r1, 255;
bar.sync 0;
add.s32 %r52, %r1, -256;
setp.lt.s32	%p91, %r52, %r89;
and.pred %p92, %p91, %p11;
@!%p92 bra BB96_98;
bra.uni BB96_97;

BB96_97:
ld.shared.u64 %rd433, [%rd38+-2048];
add.s64 %rd752, %rd433, %rd752;

BB96_98:
bar.sync 0;
@%p65 bra BB96_100;

st.shared.u64 [%rd38], %rd752;

BB96_100:
setp.lt.s32	%p12, %r1, %r89;
bar.sync 0;
add.s32 %r53, %r89, -1;
mul.wide.s32 %rd437, %r53, 8;
add.s64 %rd438, %rd685, %rd437;
ld.shared.u64 %rd763, [%rd438];
not.pred %p94, %p12;
or.pred %p96, %p1, %p94;
selp.b64	%rd682, %rd40, %rd752, %p12;
@%p96 bra BB96_102;

ld.shared.u64 %rd682, [%rd38+-8];

BB96_102:
bar.sync 0;
@%p65 bra BB96_104;

st.shared.u64 [%rd38], %rd682;

BB96_104:
bar.sync 0;

BB96_128:
mov.u64 %rd762, %rd763;
@%p58 bra BB96_130;

ld.shared.u64 %rd684, [%rd38];

BB96_130:
add.u64 %rd450, %SP, 0;
cvta.to.local.u64 %rd125, %rd450;
bar.sync 0;
mul.wide.s32 %rd451, %r5, 8;
add.s64 %rd127, %rd125, %rd451;
setp.ge.u64	%p109, %rd125, %rd127;
@%p109 bra BB96_132;

ld.local.u64 %rd454, [%rd125];
add.s64 %rd684, %rd454, %rd684;
add.s64 %rd458, %rd322, %rd324;
mul.lo.s32 %r54, %r1, 3;
mul.wide.s32 %rd459, %r54, 8;
add.s64 %rd460, %rd458, %rd459;
st.shared.u64 [%rd460], %rd684;

BB96_132:
add.s64 %rd130, %rd125, 8;
setp.ge.u64	%p110, %rd130, %rd127;
@%p110 bra BB96_134;

ld.local.u64 %rd463, [%rd125+8];
add.s64 %rd684, %rd463, %rd684;
add.s64 %rd467, %rd322, %rd324;
mul.lo.s32 %r55, %r1, 3;
mul.wide.s32 %rd468, %r55, 8;
add.s64 %rd469, %rd467, %rd468;
st.shared.u64 [%rd469+8], %rd684;

BB96_134:
add.s64 %rd470, %rd130, 8;
setp.ge.u64	%p111, %rd470, %rd127;
@%p111 bra BB96_136;

ld.local.u64 %rd473, [%rd125+16];
add.s64 %rd474, %rd473, %rd684;
add.s64 %rd478, %rd322, %rd324;
mul.lo.s32 %r56, %r1, 3;
mul.wide.s32 %rd479, %r56, 8;
add.s64 %rd480, %rd478, %rd479;
st.shared.u64 [%rd480+16], %rd474;

BB96_136:
bar.sync 0;
@%p47 bra BB96_147;
bra.uni BB96_137;

BB96_147:
add.s64 %rd495, %rd43, %rd326;
ld.shared.u64 %rd496, [%rd38];
ld.shared.u64 %rd497, [%rd38+4096];
ld.shared.u64 %rd498, [%rd38+8192];
st.global.u64 [%rd495], %rd496;
st.global.u64 [%rd495+4096], %rd497;
st.global.u64 [%rd495+8192], %rd498;
bra.uni BB96_148;

BB96_137:
mov.u64 %rd686, %rd35;
setp.ge.u64	%p112, %rd685, %rd73;
mov.u64 %rd691, %rd43;
@%p112 bra BB96_148;

BB96_138:
mov.u64 %rd137, %rd691;
sub.s64 %rd138, %rd61, %rd686;
setp.gt.s64	%p113, %rd138, 12280;
shl.b64 %rd484, %rd62, 3;
add.s64 %rd139, %rd685, %rd484;
add.s64 %rd140, %rd137, %rd484;
@%p113 bra BB96_145;
bra.uni BB96_139;

BB96_145:
ld.shared.u64 %rd491, [%rd139];
ld.shared.u64 %rd492, [%rd139+4096];
ld.shared.u64 %rd493, [%rd139+8192];
st.global.u64 [%rd140], %rd491;
st.global.u64 [%rd140+4096], %rd492;
st.global.u64 [%rd140+8192], %rd493;
bra.uni BB96_146;

BB96_139:
shr.s64 %rd141, %rd138, 3;
setp.ge.s64	%p114, %rd62, %rd141;
@%p114 bra BB96_141;

ld.shared.u64 %rd486, [%rd139];
st.global.u64 [%rd140], %rd486;

BB96_141:
add.s32 %r57, %r1, 512;
cvt.s64.s32	%rd487, %r57;
setp.ge.s64	%p115, %rd487, %rd141;
@%p115 bra BB96_143;

ld.shared.u64 %rd488, [%rd139+4096];
st.global.u64 [%rd140+4096], %rd488;

BB96_143:
add.s32 %r58, %r1, 1024;
cvt.s64.s32	%rd489, %r58;
setp.ge.s64	%p116, %rd489, %rd141;
@%p116 bra BB96_146;

ld.shared.u64 %rd490, [%rd139+8192];
st.global.u64 [%rd140+8192], %rd490;

BB96_146:
add.s64 %rd685, %rd685, 12288;
add.s64 %rd686, %rd686, 12288;
add.s64 %rd144, %rd137, 12288;
setp.lt.u64	%p117, %rd685, %rd73;
mov.u64 %rd691, %rd144;
@%p117 bra BB96_138;

BB96_148:
bar.sync 0;
add.s64 %rd708, %rd42, 12288;
add.s64 %rd692, %rd43, 12288;
add.s64 %rd677, %rd41, 12288;
mov.u64 %rd701, %rd677;
sub.s64 %rd499, %rd31, %rd677;
setp.gt.s64	%p118, %rd499, 0;
@%p118 bra BB96_29;
bra.uni BB96_271;

BB96_149:
setp.lt.s64	%p119, %rd36, 1;
@%p119 bra BB96_271;

mov.u64 %rd687, %rd701;
mul.wide.s32 %rd500, %r1, 8;
add.s64 %rd151, %rd35, %rd500;
mov.u64 %rd690, %rd692;
mov.u64 %rd699, %rd701;
mov.u64 %rd706, %rd708;
mov.u64 %rd749, %rd762;

BB96_151:
mov.u64 %rd153, %rd749;
mov.u64 %rd704, %rd706;
mov.u64 %rd155, %rd704;
mov.u64 %rd697, %rd699;
mov.u64 %rd154, %rd697;
mov.u64 %rd152, %rd687;
sub.s64 %rd501, %rd152, %rd31;
shr.u64 %rd502, %rd501, 3;
neg.s64 %rd503, %rd502;
cvt.u32.u64	%r59, %rd503;
mov.u32 %r60, 1536;
min.s32 %r9, %r59, %r60;
setp.eq.s32	%p120, %r9, 1536;
@%p120 bra BB96_163;
bra.uni BB96_152;

BB96_163:
mul.wide.s32 %rd533, %r1, 8;
add.s64 %rd534, %rd155, %rd533;
ld.global.u64 %rd535, [%rd534];
st.u64 [%rd151], %rd535;
ld.global.u64 %rd536, [%rd534+4096];
st.u64 [%rd151+4096], %rd536;
ld.global.u64 %rd537, [%rd534+8192];
st.u64 [%rd151+8192], %rd537;
mov.u64 %rd709, 1536;
bra.uni BB96_164;

BB96_152:
cvt.s64.s32	%rd709, %r9;
setp.lt.s32	%p121, %r9, 1;
@%p121 bra BB96_164;

mov.u64 %rd694, %rd35;
mov.u64 %rd693, %rd154;
mov.u64 %rd698, %rd154;
mov.u64 %rd705, %rd155;

BB96_154:
mov.u64 %rd163, %rd705;
mov.u64 %rd162, %rd698;
mov.u64 %rd160, %rd693;
mul.wide.s32 %rd504, %r9, 8;
add.s64 %rd505, %rd154, %rd504;
sub.s64 %rd506, %rd160, %rd505;
shr.s64 %rd507, %rd506, 3;
neg.s64 %rd164, %rd507;
setp.gt.s64	%p122, %rd164, 1535;
@%p122 bra BB96_161;
bra.uni BB96_155;

BB96_161:
add.s64 %rd524, %rd163, %rd500;
ld.global.u64 %rd525, [%rd524];
add.s64 %rd526, %rd694, %rd500;
st.u64 [%rd526], %rd525;
ld.global.u64 %rd527, [%rd524+4096];
st.u64 [%rd526+4096], %rd527;
ld.global.u64 %rd528, [%rd524+8192];
st.u64 [%rd526+8192], %rd528;
bra.uni BB96_162;

BB96_155:
cvt.s64.s32	%rd508, %r1;
setp.ge.s64	%p123, %rd508, %rd164;
@%p123 bra BB96_157;

add.s64 %rd510, %rd163, %rd500;
ld.global.u64 %rd511, [%rd510];
add.s64 %rd512, %rd694, %rd500;
st.u64 [%rd512], %rd511;

BB96_157:
add.s32 %r61, %r1, 512;
cvt.s64.s32	%rd513, %r61;
setp.ge.s64	%p124, %rd513, %rd164;
@%p124 bra BB96_159;

add.s64 %rd515, %rd163, %rd500;
ld.global.u64 %rd516, [%rd515+4096];
add.s64 %rd517, %rd694, %rd500;
st.u64 [%rd517+4096], %rd516;

BB96_159:
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd518, %r62;
setp.ge.s64	%p125, %rd518, %rd164;
@%p125 bra BB96_162;

add.s64 %rd520, %rd163, %rd500;
ld.global.u64 %rd521, [%rd520+8192];
add.s64 %rd522, %rd694, %rd500;
st.u64 [%rd522+8192], %rd521;

BB96_162:
add.s64 %rd166, %rd163, 12288;
add.s64 %rd694, %rd694, 12288;
add.s64 %rd693, %rd162, 12288;
mov.u64 %rd168, %rd693;
sub.s64 %rd531, %rd505, %rd693;
setp.gt.s64	%p126, %rd531, 0;
mov.u64 %rd698, %rd168;
mov.u64 %rd705, %rd166;
@%p126 bra BB96_154;

BB96_164:
bar.sync 0;
shl.b64 %rd538, %rd709, 3;
add.s64 %rd171, %rd35, %rd538;
and.b64 %rd539, %rd709, 2305843009213693951;
cvt.u32.u64	%r10, %rd709;
mul.wide.s32 %rd540, %r1, -3;
add.s64 %rd541, %rd539, %rd540;
cvt.u32.u64	%r63, %rd541;
mov.u32 %r64, 3;
min.s32 %r11, %r63, %r64;
mov.u32 %r65, 0;
max.s32 %r12, %r11, %r65;
setp.gt.u32	%p127, %r12, 2;
@%p127 bra BB96_171;
bra.uni BB96_165;

BB96_171:
mul.lo.s32 %r69, %r1, 3;
mul.wide.s32 %rd554, %r69, 8;
add.s64 %rd555, %rd35, %rd554;
ld.u64 %rd556, [%rd555];
add.u64 %rd557, %SP, 0;
cvta.to.local.u64 %rd558, %rd557;
st.local.u64 [%rd558], %rd556;
ld.u64 %rd559, [%rd555+8];
st.local.u64 [%rd558+8], %rd559;
ld.u64 %rd560, [%rd555+16];
st.local.u64 [%rd558+16], %rd560;
bra.uni BB96_172;

BB96_165:
add.u64 %rd542, %SP, 0;
cvta.to.local.u64 %rd710, %rd542;
setp.lt.s32	%p128, %r11, 1;
@%p128 bra BB96_167;

mul.lo.s32 %r66, %r1, 3;
mul.wide.s32 %rd543, %r66, 8;
add.s64 %rd544, %rd35, %rd543;
ld.u64 %rd545, [%rd544];
cvta.to.local.u64 %rd547, %rd542;
st.local.u64 [%rd547], %rd545;
add.s64 %rd710, %rd547, 8;

BB96_167:
setp.lt.s32	%p129, %r12, 2;
@%p129 bra BB96_169;

mul.lo.s32 %r67, %r1, 3;
mul.wide.s32 %rd548, %r67, 8;
add.s64 %rd549, %rd35, %rd548;
ld.u64 %rd550, [%rd549+8];
st.local.u64 [%rd710], %rd550;
add.s64 %rd710, %rd710, 8;

BB96_169:
setp.lt.s32	%p130, %r12, 3;
@%p130 bra BB96_172;

mul.lo.s32 %r68, %r1, 3;
mul.wide.s32 %rd551, %r68, 8;
add.s64 %rd552, %rd35, %rd551;
ld.u64 %rd553, [%rd552+16];
st.local.u64 [%rd710], %rd553;

BB96_172:
setp.eq.s32	%p131, %r12, 0;
@%p131 bra BB96_177;

add.u64 %rd562, %SP, 0;
cvta.to.local.u64 %rd563, %rd562;
ld.local.u64 %rd764, [%rd563];
mul.wide.u32 %rd564, %r12, 8;
add.s64 %rd565, %rd564, 34359738360;
shr.u64 %rd566, %rd565, 3;
cvt.u32.u64	%r13, %rd566;
setp.lt.s32	%p132, %r13, 1;
@%p132 bra BB96_175;

ld.local.u64 %rd569, [%rd563+8];
add.s64 %rd764, %rd569, %rd764;

BB96_175:
setp.lt.s32	%p133, %r13, 2;
@%p133 bra BB96_177;

ld.local.u64 %rd572, [%rd563+16];
add.s64 %rd764, %rd572, %rd764;

BB96_177:
bar.sync 0;
@%p131 bra BB96_179;

st.u64 [%rd151], %rd764;

BB96_179:
bar.sync 0;
setp.gt.s32	%p135, %r10, 1535;
mov.u32 %r90, 512;
@%p135 bra BB96_181;

add.s32 %r71, %r10, 2;
mul.hi.s32 %r72, %r71, 1431655766;
shr.u32 %r73, %r72, 31;
add.s32 %r90, %r72, %r73;

BB96_181:
setp.eq.s32	%p136, %r90, 512;
@%p136 bra BB96_227;
bra.uni BB96_182;

BB96_227:
@%p26 bra BB96_229;

ld.u64 %rd586, [%rd35];
add.s64 %rd587, %rd586, %rd153;
st.u64 [%rd35], %rd587;

BB96_229:
setp.lt.s32	%p24, %r1, 1;
ld.u64 %rd712, [%rd151];
bar.sync 0;
@%p24 bra BB96_231;

ld.u64 %rd588, [%rd151+-8];
add.s64 %rd712, %rd588, %rd712;

BB96_231:
bar.sync 0;
st.u64 [%rd151], %rd712;
bar.sync 0;
setp.lt.s32	%p172, %r1, 2;
@%p172 bra BB96_233;

ld.u64 %rd589, [%rd151+-16];
add.s64 %rd712, %rd589, %rd712;

BB96_233:
bar.sync 0;
st.u64 [%rd151], %rd712;
bar.sync 0;
setp.lt.s32	%p173, %r1, 4;
@%p173 bra BB96_235;

ld.u64 %rd590, [%rd151+-32];
add.s64 %rd712, %rd590, %rd712;

BB96_235:
bar.sync 0;
st.u64 [%rd151], %rd712;
bar.sync 0;
setp.lt.s32	%p174, %r1, 8;
@%p174 bra BB96_237;

ld.u64 %rd591, [%rd151+-64];
add.s64 %rd712, %rd591, %rd712;

BB96_237:
bar.sync 0;
st.u64 [%rd151], %rd712;
bar.sync 0;
setp.lt.s32	%p175, %r1, 16;
@%p175 bra BB96_239;

ld.u64 %rd592, [%rd151+-128];
add.s64 %rd712, %rd592, %rd712;

BB96_239:
bar.sync 0;
st.u64 [%rd151], %rd712;
bar.sync 0;
setp.lt.s32	%p176, %r1, 32;
@%p176 bra BB96_241;

ld.u64 %rd593, [%rd151+-256];
add.s64 %rd712, %rd593, %rd712;

BB96_241:
bar.sync 0;
st.u64 [%rd151], %rd712;
bar.sync 0;
setp.lt.s32	%p177, %r1, 64;
@%p177 bra BB96_243;

ld.u64 %rd594, [%rd151+-512];
add.s64 %rd712, %rd594, %rd712;

BB96_243:
bar.sync 0;
st.u64 [%rd151], %rd712;
bar.sync 0;
setp.lt.s32	%p178, %r1, 128;
@%p178 bra BB96_245;

ld.u64 %rd595, [%rd151+-1024];
add.s64 %rd712, %rd595, %rd712;

BB96_245:
bar.sync 0;
st.u64 [%rd151], %rd712;
bar.sync 0;
setp.lt.s32	%p179, %r1, 256;
@%p179 bra BB96_247;

ld.u64 %rd596, [%rd151+-2048];
add.s64 %rd712, %rd596, %rd712;

BB96_247:
bar.sync 0;
st.u64 [%rd151], %rd712;
bar.sync 0;
ld.u64 %rd750, [%rd35+4088];
mov.u64 %rd738, %rd153;
@%p1 bra BB96_249;

ld.u64 %rd738, [%rd151+-8];

BB96_249:
bar.sync 0;
st.u64 [%rd151], %rd738;
bar.sync 0;
bra.uni BB96_250;

BB96_182:
@%p26 bra BB96_184;

ld.u64 %rd573, [%rd35];
add.s64 %rd574, %rd573, %rd153;
st.u64 [%rd35], %rd574;

BB96_184:
setp.ge.s32	%p138, %r1, %r90;
mov.u64 %rd748, %rd153;
@%p138 bra BB96_186;

ld.u64 %rd183, [%rd151];
mov.u64 %rd748, %rd183;

BB96_186:
mov.u64 %rd729, %rd748;
mov.u64 %rd747, %rd729;
bar.sync 0;
setp.le.s32	%p139, %r1, %r90;
setp.gt.s32	%p140, %r1, 0;
and.pred %p141, %p139, %p140;
@!%p141 bra BB96_188;
bra.uni BB96_187;

BB96_187:
ld.u64 %rd575, [%rd151+-8];
add.s64 %rd747, %rd575, %rd747;

BB96_188:
mov.u64 %rd746, %rd747;
bar.sync 0;
@%p138 bra BB96_190;

st.u64 [%rd151], %rd746;

BB96_190:
setp.gt.s32	%p15, %r1, 1;
bar.sync 0;
add.s32 %r74, %r1, -2;
setp.lt.s32	%p143, %r74, %r90;
and.pred %p144, %p143, %p15;
@!%p144 bra BB96_192;
bra.uni BB96_191;

BB96_191:
ld.u64 %rd576, [%rd151+-16];
add.s64 %rd746, %rd576, %rd746;

BB96_192:
mov.u64 %rd745, %rd746;
bar.sync 0;
@%p138 bra BB96_194;

st.u64 [%rd151], %rd745;

BB96_194:
setp.gt.s32	%p16, %r1, 3;
bar.sync 0;
add.s32 %r75, %r1, -4;
setp.lt.s32	%p146, %r75, %r90;
and.pred %p147, %p146, %p16;
@!%p147 bra BB96_196;
bra.uni BB96_195;

BB96_195:
ld.u64 %rd577, [%rd151+-32];
add.s64 %rd745, %rd577, %rd745;

BB96_196:
mov.u64 %rd744, %rd745;
bar.sync 0;
@%p138 bra BB96_198;

st.u64 [%rd151], %rd744;

BB96_198:
setp.gt.s32	%p17, %r1, 7;
bar.sync 0;
add.s32 %r76, %r1, -8;
setp.lt.s32	%p149, %r76, %r90;
and.pred %p150, %p149, %p17;
@!%p150 bra BB96_200;
bra.uni BB96_199;

BB96_199:
ld.u64 %rd578, [%rd151+-64];
add.s64 %rd744, %rd578, %rd744;

BB96_200:
mov.u64 %rd743, %rd744;
bar.sync 0;
@%p138 bra BB96_202;

st.u64 [%rd151], %rd743;

BB96_202:
setp.gt.s32	%p18, %r1, 15;
bar.sync 0;
add.s32 %r77, %r1, -16;
setp.lt.s32	%p152, %r77, %r90;
and.pred %p153, %p152, %p18;
@!%p153 bra BB96_204;
bra.uni BB96_203;

BB96_203:
ld.u64 %rd579, [%rd151+-128];
add.s64 %rd743, %rd579, %rd743;

BB96_204:
mov.u64 %rd742, %rd743;
bar.sync 0;
@%p138 bra BB96_206;

st.u64 [%rd151], %rd742;

BB96_206:
setp.gt.s32	%p19, %r1, 31;
bar.sync 0;
add.s32 %r78, %r1, -32;
setp.lt.s32	%p155, %r78, %r90;
and.pred %p156, %p155, %p19;
@!%p156 bra BB96_208;
bra.uni BB96_207;

BB96_207:
ld.u64 %rd580, [%rd151+-256];
add.s64 %rd742, %rd580, %rd742;

BB96_208:
mov.u64 %rd741, %rd742;
bar.sync 0;
@%p138 bra BB96_210;

st.u64 [%rd151], %rd741;

BB96_210:
setp.gt.s32	%p20, %r1, 63;
bar.sync 0;
add.s32 %r79, %r1, -64;
setp.lt.s32	%p158, %r79, %r90;
and.pred %p159, %p158, %p20;
@!%p159 bra BB96_212;
bra.uni BB96_211;

BB96_211:
ld.u64 %rd581, [%rd151+-512];
add.s64 %rd741, %rd581, %rd741;

BB96_212:
mov.u64 %rd740, %rd741;
bar.sync 0;
@%p138 bra BB96_214;

st.u64 [%rd151], %rd740;

BB96_214:
setp.gt.s32	%p21, %r1, 127;
bar.sync 0;
add.s32 %r80, %r1, -128;
setp.lt.s32	%p161, %r80, %r90;
and.pred %p162, %p161, %p21;
@!%p162 bra BB96_216;
bra.uni BB96_215;

BB96_215:
ld.u64 %rd582, [%rd151+-1024];
add.s64 %rd740, %rd582, %rd740;

BB96_216:
mov.u64 %rd739, %rd740;
bar.sync 0;
@%p138 bra BB96_218;

st.u64 [%rd151], %rd739;

BB96_218:
setp.gt.s32	%p22, %r1, 255;
bar.sync 0;
add.s32 %r81, %r1, -256;
setp.lt.s32	%p164, %r81, %r90;
and.pred %p165, %p164, %p22;
@!%p165 bra BB96_220;
bra.uni BB96_219;

BB96_219:
ld.u64 %rd583, [%rd151+-2048];
add.s64 %rd739, %rd583, %rd739;

BB96_220:
bar.sync 0;
@%p138 bra BB96_222;

st.u64 [%rd151], %rd739;

BB96_222:
setp.lt.s32	%p23, %r1, %r90;
bar.sync 0;
add.s32 %r82, %r90, -1;
mul.wide.s32 %rd584, %r82, 8;
add.s64 %rd585, %rd35, %rd584;
ld.u64 %rd750, [%rd585];
not.pred %p167, %p23;
or.pred %p169, %p1, %p167;
selp.b64	%rd711, %rd153, %rd739, %p23;
@%p169 bra BB96_224;

ld.u64 %rd711, [%rd151+-8];

BB96_224:
bar.sync 0;
@%p138 bra BB96_226;

st.u64 [%rd151], %rd711;

BB96_226:
bar.sync 0;

BB96_250:
mov.u64 %rd749, %rd750;
@%p131 bra BB96_252;

ld.u64 %rd764, [%rd151];

BB96_252:
add.u64 %rd597, %SP, 0;
cvta.to.local.u64 %rd232, %rd597;
bar.sync 0;
mul.wide.s32 %rd598, %r12, 8;
add.s64 %rd234, %rd232, %rd598;
setp.ge.u64	%p182, %rd232, %rd234;
@%p182 bra BB96_254;

ld.local.u64 %rd601, [%rd232];
add.s64 %rd764, %rd601, %rd764;
mul.lo.s32 %r83, %r1, 3;
mul.wide.s32 %rd602, %r83, 8;
add.s64 %rd603, %rd35, %rd602;
st.u64 [%rd603], %rd764;

BB96_254:
add.s64 %rd237, %rd232, 8;
setp.ge.u64	%p183, %rd237, %rd234;
@%p183 bra BB96_256;

ld.local.u64 %rd606, [%rd232+8];
add.s64 %rd764, %rd606, %rd764;
mul.lo.s32 %r84, %r1, 3;
mul.wide.s32 %rd607, %r84, 8;
add.s64 %rd608, %rd35, %rd607;
st.u64 [%rd608+8], %rd764;

BB96_256:
add.s64 %rd609, %rd237, 8;
setp.ge.u64	%p184, %rd609, %rd234;
@%p184 bra BB96_258;

ld.local.u64 %rd612, [%rd232+16];
add.s64 %rd613, %rd612, %rd764;
mul.lo.s32 %r85, %r1, 3;
mul.wide.s32 %rd614, %r85, 8;
add.s64 %rd615, %rd35, %rd614;
st.u64 [%rd615+16], %rd613;

BB96_258:
bar.sync 0;
@%p120 bra BB96_269;
bra.uni BB96_259;

BB96_269:
mul.wide.s32 %rd628, %r1, 8;
add.s64 %rd629, %rd690, %rd628;
ld.u64 %rd630, [%rd151];
st.global.u64 [%rd629], %rd630;
ld.u64 %rd631, [%rd151+4096];
st.global.u64 [%rd629+4096], %rd631;
ld.u64 %rd632, [%rd151+8192];
st.global.u64 [%rd629+8192], %rd632;
bra.uni BB96_270;

BB96_259:
mov.u64 %rd765, 0;
setp.ge.u64	%p185, %rd35, %rd171;
mov.u64 %rd766, %rd500;
@%p185 bra BB96_270;

BB96_260:
mov.u64 %rd242, %rd766;
add.s64 %rd617, %rd35, %rd765;
sub.s64 %rd243, %rd171, %rd617;
setp.gt.s64	%p186, %rd243, 12280;
add.s64 %rd244, %rd35, %rd242;
add.s64 %rd245, %rd690, %rd242;
@%p186 bra BB96_267;
bra.uni BB96_261;

BB96_267:
ld.u64 %rd624, [%rd244];
st.global.u64 [%rd245], %rd624;
ld.u64 %rd625, [%rd244+4096];
st.global.u64 [%rd245+4096], %rd625;
ld.u64 %rd626, [%rd244+8192];
st.global.u64 [%rd245+8192], %rd626;
bra.uni BB96_268;

BB96_261:
shr.s64 %rd246, %rd243, 3;
cvt.s64.s32	%rd618, %r1;
setp.ge.s64	%p187, %rd618, %rd246;
@%p187 bra BB96_263;

ld.u64 %rd619, [%rd244];
st.global.u64 [%rd245], %rd619;

BB96_263:
add.s32 %r86, %r1, 512;
cvt.s64.s32	%rd620, %r86;
setp.ge.s64	%p188, %rd620, %rd246;
@%p188 bra BB96_265;

ld.u64 %rd621, [%rd244+4096];
st.global.u64 [%rd245+4096], %rd621;

BB96_265:
add.s32 %r87, %r1, 1024;
cvt.s64.s32	%rd622, %r87;
setp.ge.s64	%p189, %rd622, %rd246;
@%p189 bra BB96_268;

ld.u64 %rd623, [%rd244+8192];
st.global.u64 [%rd245+8192], %rd623;

BB96_268:
add.s64 %rd247, %rd242, 12288;
add.s64 %rd765, %rd765, 12288;
add.s64 %rd627, %rd35, %rd765;
setp.lt.u64	%p190, %rd627, %rd171;
mov.u64 %rd766, %rd247;
@%p190 bra BB96_260;

BB96_270:
bar.sync 0;
add.s64 %rd706, %rd155, 12288;
add.s64 %rd690, %rd690, 12288;
add.s64 %rd687, %rd154, 12288;
mov.u64 %rd699, %rd687;
sub.s64 %rd633, %rd31, %rd687;
setp.gt.s64	%p191, %rd633, 0;
@%p191 bra BB96_151;

BB96_271:
@%p26 bra BB96_287;


	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r88, 1, 0, p; 
} 


	setp.eq.s32	%p193, %r88, 0;
@%p193 bra BB96_286;

mov.u64 %rd635, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd636, %rd635;
sub.s64 %rd254, %rd35, %rd636;
setp.eq.s64	%p194, %rd35, 0;
@%p194 bra BB96_287;

add.s64 %rd637, %rd254, -16;
add.s64 %rd639, %rd635, %rd637;
add.s64 %rd256, %rd636, %rd637;
ld.shared.u8 %rs30, [%rd639];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd639], %rs31;
ld.shared.u64 %rd257, [%rd639+8];
setp.eq.s64	%p195, %rd257, 0;
mov.u64 %rd770, %rd256;
@%p195 bra BB96_280;

mov.u64 %rd258, %rd256;
ld.u8 %rs32, [%rd257];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p196, %rs33, 1;
mov.u64 %rd770, %rd258;
@!%p196 bra BB96_280;
bra.uni BB96_276;

BB96_276:
ld.u64 %rd260, [%rd257];
shr.u64 %rd261, %rd260, 1;
add.s64 %rd262, %rd257, 16;
add.s64 %rd263, %rd262, %rd261;
ld.shared.u64 %rd641, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p197, %rd263, %rd641;
mov.u64 %rd770, %rd257;
@%p197 bra BB96_280;

ld.u8 %rs34, [%rd263];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p198, %rs35, 1;
mov.u64 %rd767, %rd257;
mov.u64 %rd770, %rd767;
@!%p198 bra BB96_280;
bra.uni BB96_278;

BB96_278:
ld.u64 %rd642, [%rd263];
shr.u64 %rd643, %rd642, 1;
add.s64 %rd644, %rd643, %rd261;
add.s64 %rd645, %rd644, 16;
shl.b64 %rd646, %rd645, 1;
and.b64 %rd647, %rd260, 1;
or.b64 %rd648, %rd646, %rd647;
st.u64 [%rd257], %rd648;
and.b64 %rd264, %rd645, 9223372036854775807;
add.s64 %rd649, %rd262, %rd264;
ld.shared.u64 %rd650, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p199, %rd649, %rd650;
mov.u64 %rd768, %rd257;
mov.u64 %rd770, %rd768;
@%p199 bra BB96_280;

add.s64 %rd651, %rd264, %rd262;
st.u64 [%rd651+8], %rd257;
mov.u64 %rd770, %rd257;

BB96_280:
ld.u64 %rd267, [%rd770];
shr.u64 %rd268, %rd267, 1;
add.s64 %rd269, %rd770, 16;
add.s64 %rd270, %rd269, %rd268;
ld.shared.u64 %rd652, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p200, %rd270, %rd652;
@%p200 bra BB96_284;

ld.u8 %rs36, [%rd270];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p201, %rs37, 1;
@!%p201 bra BB96_287;
bra.uni BB96_282;

BB96_282:
ld.u64 %rd653, [%rd270];
shr.u64 %rd654, %rd653, 1;
add.s64 %rd655, %rd654, %rd268;
add.s64 %rd656, %rd655, 16;
shl.b64 %rd657, %rd656, 1;
and.b64 %rd658, %rd267, 1;
or.b64 %rd659, %rd657, %rd658;
st.u64 [%rd770], %rd659;
and.b64 %rd271, %rd656, 9223372036854775807;
add.s64 %rd660, %rd269, %rd271;
ld.shared.u64 %rd661, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p202, %rd660, %rd661;
@%p202 bra BB96_287;

add.s64 %rd662, %rd271, %rd269;
st.u64 [%rd662+8], %rd770;
bra.uni BB96_287;

BB96_286:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB96_287:
bar.sync 0;

BB96_288:
ret;

BB96_284:
setp.lt.u64	%p203, %rd270, %rd770;
@%p203 bra BB96_287;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd770;
bra.uni BB96_287;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB97_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB97_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB97_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB97_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB97_4;

BB97_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB98_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB98_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB98_4;

BB98_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB98_3;

BB98_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB99_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB99_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB99_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB99_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB99_4;

BB99_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB100_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB100_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB100_4;

BB100_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB100_3;

BB100_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIlENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIlENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0[104]
)
.maxntid 128, 1, 1
{
.reg .pred %p<90>;
.reg .b16 %rs<39>;
.reg .b32 %r<86>;
.reg .b64 %rd<380>;


ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIlENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r16, %r17}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIlENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd122, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIlENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd121, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIlENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd120, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIlENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd119, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIlENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd117, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIlENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd116, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIlENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd123, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd124, %rd123;
setp.eq.s64	%p6, %rd124, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB101_2;

cvt.s64.s32	%rd125, %r16;
mov.u32 %r20, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r20;
mov.u64 %rd126, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd127, %rd126;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd127;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd125;

BB101_2:
cvta.to.global.u64 %rd3, %rd116;
mov.u32 %r21, %ctaid.x;
add.s32 %r2, %r21, %r15;
bar.sync 0;
cvt.s64.s32	%rd7, %r2;
mul.lo.s64 %rd128, %rd7, %rd119;
min.s64 %rd129, %rd121, %rd7;
add.s64 %rd130, %rd129, %rd128;
setp.lt.s64	%p8, %rd7, %rd121;
selp.u64	%rd131, 1, 0, %p8;
add.s64 %rd132, %rd131, %rd119;
add.s64 %rd133, %rd132, %rd130;
mul.lo.s64 %rd8, %rd130, %rd120;
mul.lo.s64 %rd134, %rd133, %rd120;
min.s64 %rd9, %rd134, %rd117;
shl.b64 %rd135, %rd8, 3;
add.s64 %rd136, %rd3, %rd135;
ld.global.u64 %rd366, [%rd136];
bar.sync 0;
@%p5 bra BB101_23;

ld.shared.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd332, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd339, %rd332;
setp.eq.s64	%p10, %rd11, %rd339;
mov.u64 %rd337, %rd11;
@%p10 bra BB101_7;

mov.u64 %rd338, %rd337;

BB101_5:
mov.u64 %rd334, %rd339;
mov.u64 %rd337, %rd338;
mov.u64 %rd338, %rd334;
ld.shared.u8 %rs23, [%rd332];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p11, %rs24, 1;
not.pred %p12, %p11;
ld.shared.u64 %rd16, [%rd332];
setp.lt.u64	%p13, %rd16, 18432;
or.pred %p14, %p12, %p13;
@!%p14 bra BB101_7;
bra.uni BB101_6;

BB101_6:
shr.u64 %rd139, %rd16, 1;
add.s64 %rd140, %rd332, %rd139;
add.s64 %rd332, %rd140, 16;
add.s64 %rd141, %rd338, %rd139;
add.s64 %rd339, %rd141, 16;
setp.ne.s64	%p15, %rd339, %rd11;
mov.u64 %rd337, %rd338;
@%p15 bra BB101_5;

BB101_7:
setp.eq.s64	%p17, %rd337, %rd11;
mov.pred %p89, 0;
@%p17 bra BB101_9;

ld.u64 %rd143, [%rd337];
shr.u64 %rd144, %rd143, 1;
add.s64 %rd145, %rd337, %rd144;
add.s64 %rd343, %rd145, 16;
setp.ne.s64	%p89, %rd343, %rd11;

BB101_9:
@%p89 bra BB101_15;
bra.uni BB101_10;

BB101_15:
ld.u64 %rd27, [%rd343];
and.b64 %rd160, %rd27, -32;
setp.eq.s64	%p21, %rd160, 18432;
cvt.u16.u64	%rs38, %rd27;
@%p21 bra BB101_18;

add.s64 %rd28, %rd343, 16;
ld.u64 %rd161, [%rd343+9232];
and.b64 %rd162, %rd161, 1;
add.s64 %rd163, %rd27, -18464;
and.b64 %rd164, %rd163, -2;
or.b64 %rd165, %rd162, %rd164;
st.u64 [%rd343+9232], %rd165;
st.u64 [%rd343+9240], %rd343;
cvt.u16.u64	%rs26, %rd163;
or.b16 %rs27, %rs26, 1;
and.b64 %rd166, %rd27, 1;
or.b64 %rd167, %rd166, 18432;
st.u64 [%rd343], %rd167;
st.u8 [%rd343+9232], %rs27;
ld.u64 %rd168, [%rd343+9232];
shr.u64 %rd29, %rd168, 1;
add.s64 %rd169, %rd29, %rd28;
add.s64 %rd170, %rd169, 9232;
ld.shared.u64 %rd171, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p22, %rd170, %rd171;
cvt.u16.u64	%rs28, %rd27;
and.b16 %rs38, %rs28, 1;
@%p22 bra BB101_18;

add.s64 %rd172, %rd28, 9216;
st.u64 [%rd169+9240], %rd172;
ld.u8 %rs38, [%rd343];

BB101_18:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd343], %rs29;
bra.uni BB101_19;

BB101_10:
mov.u64 %rd147, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd148, %rd147;
sub.s64 %rd149, %rd11, %rd148;
add.s64 %rd150, %rd149, 9232;
ld.shared.u64 %rd151, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p18, %rd150, %rd151;
mov.u64 %rd341, -1;
mov.u64 %rd342, %rd11;
@%p18 bra BB101_12;

add.s64 %rd22, %rd11, 9232;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd22;
mov.u64 %rd341, %rd22;
mov.u64 %rd342, %rd22;

BB101_12:
mov.u64 %rd23, %rd342;
setp.eq.s64	%p19, %rd341, -1;
@%p19 bra BB101_14;

mov.u64 %rd152, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd153, %rd152;
sub.s64 %rd154, %rd11, %rd153;
add.s64 %rd155, %rd152, %rd154;
ld.shared.u64 %rd156, [%rd155];
and.b64 %rd157, %rd156, 1;
or.b64 %rd158, %rd157, 18432;
st.shared.u64 [%rd155], %rd158;
st.shared.u64 [%rd155+8], %rd337;
mov.u16 %rs25, 0;
st.shared.u8 [%rd155], %rs25;

BB101_14:
mov.u64 %rd343, %rd11;
setp.eq.s64	%p20, %rd11, %rd23;
mov.u64 %rd344, 0;
@%p20 bra BB101_20;

BB101_19:
add.s64 %rd344, %rd343, 16;

BB101_20:
mov.u64 %rd345, %rd344;
setp.ne.s64	%p23, %rd344, 0;
@%p23 bra BB101_22;

mov.u64 %rd174, 9216;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd174;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd345, [retval0+0];


	}

BB101_22:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd345;

BB101_23:
add.s64 %rd36, %rd8, 1;
shl.b64 %rd175, %rd9, 3;
add.s64 %rd37, %rd116, %rd175;
bar.sync 0;
ld.shared.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];
shl.b64 %rd176, %rd36, 3;
sub.s64 %rd178, %rd175, %rd176;
setp.lt.s64	%p24, %rd178, 1;
@%p24 bra BB101_100;

add.s64 %rd355, %rd3, %rd176;
add.s64 %rd346, %rd116, %rd176;
mov.u64 %rd352, %rd346;
sub.s64 %rd181, %rd346, %rd37;
shr.u64 %rd182, %rd181, 3;
neg.s64 %rd183, %rd182;
cvt.u32.u64	%r22, %rd183;
mov.u32 %r23, 128;
min.s32 %r3, %r22, %r23;
mul.wide.s32 %rd184, %r1, 8;
add.s64 %rd42, %rd38, %rd184;
mov.u64 %rd375, %rd366;

BB101_25:
mov.u64 %rd45, %rd375;
mov.u64 %rd353, %rd355;
mov.u64 %rd47, %rd353;
mov.u64 %rd350, %rd352;
mov.u64 %rd46, %rd350;
mov.u64 %rd43, %rd346;
sub.s64 %rd185, %rd43, %rd37;
shr.u64 %rd186, %rd185, 3;
neg.s64 %rd187, %rd186;
cvt.u32.u64	%r24, %rd187;
mov.u32 %r25, 1152;
min.s32 %r4, %r24, %r25;
setp.eq.s32	%p25, %r4, 1152;
@%p25 bra BB101_49;
bra.uni BB101_26;

BB101_49:
add.s64 %rd253, %rd47, %rd184;
ld.global.u64 %rd254, [%rd253];
st.u64 [%rd42], %rd254;
ld.global.u64 %rd255, [%rd253+1024];
st.u64 [%rd42+1024], %rd255;
ld.global.u64 %rd256, [%rd253+2048];
st.u64 [%rd42+2048], %rd256;
ld.global.u64 %rd257, [%rd253+3072];
st.u64 [%rd42+3072], %rd257;
ld.global.u64 %rd258, [%rd253+4096];
st.u64 [%rd42+4096], %rd258;
ld.global.u64 %rd259, [%rd253+5120];
st.u64 [%rd42+5120], %rd259;
ld.global.u64 %rd260, [%rd253+6144];
st.u64 [%rd42+6144], %rd260;
ld.global.u64 %rd261, [%rd253+7168];
st.u64 [%rd42+7168], %rd261;
ld.global.u64 %rd262, [%rd253+8192];
st.u64 [%rd42+8192], %rd262;
bra.uni BB101_50;

BB101_26:
setp.lt.s32	%p26, %r4, 1;
@%p26 bra BB101_50;

mov.u64 %rd349, %rd38;
mov.u64 %rd348, %rd46;
mov.u64 %rd351, %rd46;
mov.u64 %rd354, %rd47;

BB101_28:
mov.u64 %rd53, %rd354;
mov.u64 %rd52, %rd351;
mov.u64 %rd50, %rd348;
mul.wide.s32 %rd188, %r4, 8;
add.s64 %rd189, %rd46, %rd188;
sub.s64 %rd190, %rd50, %rd189;
shr.s64 %rd191, %rd190, 3;
neg.s64 %rd54, %rd191;
setp.gt.s64	%p27, %rd54, 1151;
@%p27 bra BB101_47;
bra.uni BB101_29;

BB101_47:
add.s64 %rd238, %rd53, %rd184;
ld.global.u64 %rd239, [%rd238];
add.s64 %rd240, %rd349, %rd184;
st.u64 [%rd240], %rd239;
ld.global.u64 %rd241, [%rd238+1024];
st.u64 [%rd240+1024], %rd241;
ld.global.u64 %rd242, [%rd238+2048];
st.u64 [%rd240+2048], %rd242;
ld.global.u64 %rd243, [%rd238+3072];
st.u64 [%rd240+3072], %rd243;
ld.global.u64 %rd244, [%rd238+4096];
st.u64 [%rd240+4096], %rd244;
ld.global.u64 %rd245, [%rd238+5120];
st.u64 [%rd240+5120], %rd245;
ld.global.u64 %rd246, [%rd238+6144];
st.u64 [%rd240+6144], %rd246;
ld.global.u64 %rd247, [%rd238+7168];
st.u64 [%rd240+7168], %rd247;
ld.global.u64 %rd248, [%rd238+8192];
st.u64 [%rd240+8192], %rd248;
bra.uni BB101_48;

BB101_29:
cvt.s64.s32	%rd192, %r1;
setp.ge.s64	%p28, %rd192, %rd54;
@%p28 bra BB101_31;

add.s64 %rd194, %rd53, %rd184;
ld.global.u64 %rd195, [%rd194];
add.s64 %rd196, %rd349, %rd184;
st.u64 [%rd196], %rd195;

BB101_31:
add.s32 %r29, %r1, 128;
cvt.s64.s32	%rd197, %r29;
setp.ge.s64	%p29, %rd197, %rd54;
@%p29 bra BB101_33;

add.s64 %rd199, %rd53, %rd184;
ld.global.u64 %rd200, [%rd199+1024];
add.s64 %rd201, %rd349, %rd184;
st.u64 [%rd201+1024], %rd200;

BB101_33:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd202, %r32;
setp.ge.s64	%p30, %rd202, %rd54;
@%p30 bra BB101_35;

add.s64 %rd204, %rd53, %rd184;
ld.global.u64 %rd205, [%rd204+2048];
add.s64 %rd206, %rd349, %rd184;
st.u64 [%rd206+2048], %rd205;

BB101_35:
add.s32 %r35, %r1, 384;
cvt.s64.s32	%rd207, %r35;
setp.ge.s64	%p31, %rd207, %rd54;
@%p31 bra BB101_37;

add.s64 %rd209, %rd53, %rd184;
ld.global.u64 %rd210, [%rd209+3072];
add.s64 %rd211, %rd349, %rd184;
st.u64 [%rd211+3072], %rd210;

BB101_37:
add.s32 %r38, %r1, 512;
cvt.s64.s32	%rd212, %r38;
setp.ge.s64	%p32, %rd212, %rd54;
@%p32 bra BB101_39;

add.s64 %rd214, %rd53, %rd184;
ld.global.u64 %rd215, [%rd214+4096];
add.s64 %rd216, %rd349, %rd184;
st.u64 [%rd216+4096], %rd215;

BB101_39:
add.s32 %r41, %r1, 640;
cvt.s64.s32	%rd217, %r41;
setp.ge.s64	%p33, %rd217, %rd54;
@%p33 bra BB101_41;

add.s64 %rd219, %rd53, %rd184;
ld.global.u64 %rd220, [%rd219+5120];
add.s64 %rd221, %rd349, %rd184;
st.u64 [%rd221+5120], %rd220;

BB101_41:
add.s32 %r44, %r1, 768;
cvt.s64.s32	%rd222, %r44;
setp.ge.s64	%p34, %rd222, %rd54;
@%p34 bra BB101_43;

add.s64 %rd224, %rd53, %rd184;
ld.global.u64 %rd225, [%rd224+6144];
add.s64 %rd226, %rd349, %rd184;
st.u64 [%rd226+6144], %rd225;

BB101_43:
add.s32 %r47, %r1, 896;
cvt.s64.s32	%rd227, %r47;
setp.ge.s64	%p35, %rd227, %rd54;
@%p35 bra BB101_45;

add.s64 %rd229, %rd53, %rd184;
ld.global.u64 %rd230, [%rd229+7168];
add.s64 %rd231, %rd349, %rd184;
st.u64 [%rd231+7168], %rd230;

BB101_45:
add.s32 %r50, %r1, 1024;
cvt.s64.s32	%rd232, %r50;
setp.ge.s64	%p36, %rd232, %rd54;
@%p36 bra BB101_48;

add.s64 %rd234, %rd53, %rd184;
ld.global.u64 %rd235, [%rd234+8192];
add.s64 %rd236, %rd349, %rd184;
st.u64 [%rd236+8192], %rd235;

BB101_48:
add.s64 %rd55, %rd53, 9216;
add.s64 %rd349, %rd349, 9216;
add.s64 %rd348, %rd52, 9216;
mov.u64 %rd57, %rd348;
sub.s64 %rd251, %rd189, %rd348;
setp.gt.s64	%p37, %rd251, 0;
mov.u64 %rd351, %rd57;
mov.u64 %rd354, %rd55;
@%p37 bra BB101_28;

BB101_50:
bar.sync 0;
mad.lo.s32 %r54, %r1, -9, %r4;
mov.u32 %r55, 9;
min.s32 %r56, %r54, %r55;
mov.u32 %r57, 0;
max.s32 %r6, %r56, %r57;
setp.eq.s32	%p38, %r6, 0;
@%p38 bra BB101_67;

mul.lo.s32 %r59, %r1, 9;
mul.wide.s32 %rd263, %r59, 8;
add.s64 %rd264, %rd38, %rd263;
ld.u64 %rd347, [%rd264];
add.s32 %r7, %r6, -1;
setp.lt.s32	%p39, %r7, 1;
@%p39 bra BB101_53;

ld.u64 %rd267, [%rd264+8];
add.s64 %rd347, %rd267, %rd347;

BB101_53:
setp.lt.s32	%p40, %r7, 2;
@%p40 bra BB101_55;

ld.u64 %rd270, [%rd264+16];
add.s64 %rd347, %rd270, %rd347;

BB101_55:
setp.lt.s32	%p41, %r7, 3;
@%p41 bra BB101_57;

ld.u64 %rd273, [%rd264+24];
add.s64 %rd347, %rd273, %rd347;

BB101_57:
setp.lt.s32	%p42, %r7, 4;
@%p42 bra BB101_59;

ld.u64 %rd276, [%rd264+32];
add.s64 %rd347, %rd276, %rd347;

BB101_59:
setp.lt.s32	%p43, %r7, 5;
@%p43 bra BB101_61;

ld.u64 %rd279, [%rd264+40];
add.s64 %rd347, %rd279, %rd347;

BB101_61:
setp.lt.s32	%p44, %r7, 6;
@%p44 bra BB101_63;

ld.u64 %rd282, [%rd264+48];
add.s64 %rd347, %rd282, %rd347;

BB101_63:
setp.lt.s32	%p45, %r7, 7;
@%p45 bra BB101_65;

ld.u64 %rd285, [%rd264+56];
add.s64 %rd347, %rd285, %rd347;

BB101_65:
setp.lt.s32	%p46, %r7, 8;
@%p46 bra BB101_67;

ld.u64 %rd288, [%rd264+64];
add.s64 %rd347, %rd288, %rd347;

BB101_67:
bar.sync 0;
@%p38 bra BB101_69;

st.u64 [%rd42], %rd347;

BB101_69:
setp.lt.s32	%p3, %r1, %r3;
bar.sync 0;
mov.u64 %rd374, %rd45;
@!%p3 bra BB101_71;
bra.uni BB101_70;

BB101_70:
ld.u64 %rd76, [%rd42];
mov.u64 %rd374, %rd76;

BB101_71:
mov.u64 %rd359, %rd374;
mov.u64 %rd373, %rd359;
bar.sync 0;
setp.gt.s32	%p48, %r1, 0;
setp.le.s32	%p49, %r1, %r3;
and.pred %p50, %p49, %p48;
@!%p50 bra BB101_73;
bra.uni BB101_72;

BB101_72:
ld.u64 %rd289, [%rd42+-8];
add.s64 %rd373, %rd289, %rd373;

BB101_73:
mov.u64 %rd372, %rd373;
bar.sync 0;
setp.ge.s32	%p51, %r1, %r3;
@%p51 bra BB101_75;

st.u64 [%rd42], %rd372;

BB101_75:
bar.sync 0;
add.s32 %r76, %r1, -2;
setp.lt.s32	%p52, %r76, %r3;
setp.gt.s32	%p53, %r1, 1;
and.pred %p54, %p52, %p53;
@!%p54 bra BB101_77;
bra.uni BB101_76;

BB101_76:
ld.u64 %rd290, [%rd42+-16];
add.s64 %rd372, %rd290, %rd372;

BB101_77:
mov.u64 %rd371, %rd372;
bar.sync 0;
@%p51 bra BB101_79;

st.u64 [%rd42], %rd371;

BB101_79:
bar.sync 0;
add.s32 %r77, %r1, -4;
setp.lt.s32	%p56, %r77, %r3;
setp.gt.s32	%p57, %r1, 3;
and.pred %p58, %p56, %p57;
@!%p58 bra BB101_81;
bra.uni BB101_80;

BB101_80:
ld.u64 %rd291, [%rd42+-32];
add.s64 %rd371, %rd291, %rd371;

BB101_81:
mov.u64 %rd370, %rd371;
bar.sync 0;
@%p51 bra BB101_83;

st.u64 [%rd42], %rd370;

BB101_83:
bar.sync 0;
add.s32 %r78, %r1, -8;
setp.lt.s32	%p60, %r78, %r3;
setp.gt.s32	%p61, %r1, 7;
and.pred %p62, %p60, %p61;
@!%p62 bra BB101_85;
bra.uni BB101_84;

BB101_84:
ld.u64 %rd292, [%rd42+-64];
add.s64 %rd370, %rd292, %rd370;

BB101_85:
mov.u64 %rd369, %rd370;
bar.sync 0;
@%p51 bra BB101_87;

st.u64 [%rd42], %rd369;

BB101_87:
bar.sync 0;
add.s32 %r79, %r1, -16;
setp.lt.s32	%p64, %r79, %r3;
setp.gt.s32	%p65, %r1, 15;
and.pred %p66, %p64, %p65;
@!%p66 bra BB101_89;
bra.uni BB101_88;

BB101_88:
ld.u64 %rd293, [%rd42+-128];
add.s64 %rd369, %rd293, %rd369;

BB101_89:
mov.u64 %rd368, %rd369;
bar.sync 0;
@%p51 bra BB101_91;

st.u64 [%rd42], %rd368;

BB101_91:
bar.sync 0;
add.s32 %r80, %r1, -32;
setp.lt.s32	%p68, %r80, %r3;
setp.gt.s32	%p69, %r1, 31;
and.pred %p70, %p68, %p69;
@!%p70 bra BB101_93;
bra.uni BB101_92;

BB101_92:
ld.u64 %rd294, [%rd42+-256];
add.s64 %rd368, %rd294, %rd368;

BB101_93:
mov.u64 %rd367, %rd368;
bar.sync 0;
@%p51 bra BB101_95;

st.u64 [%rd42], %rd367;

BB101_95:
bar.sync 0;
add.s32 %r81, %r1, -64;
setp.lt.s32	%p72, %r81, %r3;
setp.gt.s32	%p73, %r1, 63;
and.pred %p74, %p72, %p73;
@!%p74 bra BB101_97;
bra.uni BB101_96;

BB101_96:
ld.u64 %rd295, [%rd42+-512];
add.s64 %rd367, %rd295, %rd367;

BB101_97:
bar.sync 0;
@%p51 bra BB101_99;

st.u64 [%rd42], %rd367;

BB101_99:
bar.sync 0;
add.s32 %r82, %r3, -1;
mul.wide.s32 %rd296, %r82, 8;
add.s64 %rd297, %rd38, %rd296;
ld.u64 %rd298, [%rd297];
add.s64 %rd375, %rd298, %rd45;
bar.sync 0;
add.s64 %rd355, %rd47, 9216;
add.s64 %rd346, %rd46, 9216;
mov.u64 %rd352, %rd346;
sub.s64 %rd299, %rd37, %rd346;
setp.gt.s64	%p76, %rd299, 0;
mov.u64 %rd366, %rd375;
@%p76 bra BB101_25;

BB101_100:
@%p5 bra BB101_116;


	{ 
.reg .pred p; 
isspacep.shared p, %rd38; 
selp.u32 %r84, 1, 0, p; 
} 


	setp.eq.s32	%p78, %r84, 0;
@%p78 bra BB101_115;

mov.u64 %rd301, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd302, %rd301;
sub.s64 %rd98, %rd38, %rd302;
setp.eq.s64	%p79, %rd38, 0;
@%p79 bra BB101_116;

add.s64 %rd303, %rd98, -16;
add.s64 %rd305, %rd301, %rd303;
add.s64 %rd100, %rd302, %rd303;
ld.shared.u8 %rs30, [%rd305];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd305], %rs31;
ld.shared.u64 %rd101, [%rd305+8];
setp.eq.s64	%p80, %rd101, 0;
mov.u64 %rd379, %rd100;
@%p80 bra BB101_109;

mov.u64 %rd102, %rd100;
ld.u8 %rs32, [%rd101];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p81, %rs33, 1;
mov.u64 %rd379, %rd102;
@!%p81 bra BB101_109;
bra.uni BB101_105;

BB101_105:
ld.u64 %rd104, [%rd101];
shr.u64 %rd105, %rd104, 1;
add.s64 %rd106, %rd101, 16;
add.s64 %rd107, %rd106, %rd105;
ld.shared.u64 %rd307, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p82, %rd107, %rd307;
mov.u64 %rd379, %rd101;
@%p82 bra BB101_109;

ld.u8 %rs34, [%rd107];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p83, %rs35, 1;
mov.u64 %rd376, %rd101;
mov.u64 %rd379, %rd376;
@!%p83 bra BB101_109;
bra.uni BB101_107;

BB101_107:
ld.u64 %rd308, [%rd107];
shr.u64 %rd309, %rd308, 1;
add.s64 %rd310, %rd309, %rd105;
add.s64 %rd311, %rd310, 16;
shl.b64 %rd312, %rd311, 1;
and.b64 %rd313, %rd104, 1;
or.b64 %rd314, %rd312, %rd313;
st.u64 [%rd101], %rd314;
and.b64 %rd108, %rd311, 9223372036854775807;
add.s64 %rd315, %rd106, %rd108;
ld.shared.u64 %rd316, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p84, %rd315, %rd316;
mov.u64 %rd377, %rd101;
mov.u64 %rd379, %rd377;
@%p84 bra BB101_109;

add.s64 %rd317, %rd108, %rd106;
st.u64 [%rd317+8], %rd101;
mov.u64 %rd379, %rd101;

BB101_109:
ld.u64 %rd111, [%rd379];
shr.u64 %rd112, %rd111, 1;
add.s64 %rd113, %rd379, 16;
add.s64 %rd114, %rd113, %rd112;
ld.shared.u64 %rd318, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p85, %rd114, %rd318;
@%p85 bra BB101_113;

ld.u8 %rs36, [%rd114];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p86, %rs37, 1;
@!%p86 bra BB101_116;
bra.uni BB101_111;

BB101_111:
ld.u64 %rd319, [%rd114];
shr.u64 %rd320, %rd319, 1;
add.s64 %rd321, %rd320, %rd112;
add.s64 %rd322, %rd321, 16;
shl.b64 %rd323, %rd322, 1;
and.b64 %rd324, %rd111, 1;
or.b64 %rd325, %rd323, %rd324;
st.u64 [%rd379], %rd325;
and.b64 %rd115, %rd322, 9223372036854775807;
add.s64 %rd326, %rd113, %rd115;
ld.shared.u64 %rd327, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p87, %rd326, %rd327;
@%p87 bra BB101_116;

add.s64 %rd328, %rd115, %rd113;
st.u64 [%rd328+8], %rd379;
bra.uni BB101_116;

BB101_115:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd38;
call.uni 
free, 
(
param0
);


	}

BB101_116:
setp.eq.s32	%p4, %r1, 0;
bar.sync 0;
@!%p4 bra BB101_118;
bra.uni BB101_117;

BB101_117:
cvta.to.global.u64 %rd329, %rd122;
shl.b64 %rd330, %rd7, 3;
add.s64 %rd331, %rd329, %rd330;
st.global.u64 [%rd331], %rd366;

BB101_118:
ret;

BB101_113:
setp.lt.u64	%p88, %rd114, %rd379;
@%p88 bra BB101_116;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd379;
bra.uni BB101_116;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB102_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB102_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB102_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB102_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB102_4;

BB102_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB103_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB103_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB103_4;

BB103_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB103_3;

BB103_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIlENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIlENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 256, 1, 1
{
.local .align 8 .b8 __local_depot104[24];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<195>;
.reg .b16 %rs<39>;
.reg .b32 %r<89>;
.reg .b64 %rd<753>;


mov.u64 %rd752, __local_depot104;
cvta.local.u64 %SP, %rd752;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIlENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd267, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIlENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd268, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIlENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIlENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd268;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p24, %r1, 0;
mov.u64 %rd269, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd270, %rd269;
setp.eq.s64	%p25, %rd270, 0;
or.pred %p26, %p24, %p25;
@%p26 bra BB104_2;

cvt.s64.s32	%rd271, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r28;
mov.u64 %rd272, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd273, %rd272;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd273;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd271;

BB104_2:
bar.sync 0;
bfe.s64 %rd274, %rd267, 0, 61;
setp.lt.s64	%p27, %rd274, 1;
@%p27 bra BB104_276;

ld.global.u64 %rd743, [%rd2];
bar.sync 0;
@%p24 bra BB104_5;

st.global.u64 [%rd3], %rd743;

BB104_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB104_26;
bra.uni BB104_6;

BB104_6:
ld.shared.u64 %rd6, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd648, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd655, %rd648;
setp.eq.s64	%p29, %rd6, %rd655;
mov.u64 %rd653, %rd6;
@%p29 bra BB104_10;

mov.u64 %rd654, %rd653;

BB104_8:
mov.u64 %rd650, %rd655;
mov.u64 %rd653, %rd654;
mov.u64 %rd654, %rd650;
ld.shared.u8 %rs23, [%rd648];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p30, %rs24, 1;
not.pred %p31, %p30;
ld.shared.u64 %rd11, [%rd648];
setp.lt.u64	%p32, %rd11, 12288;
or.pred %p33, %p31, %p32;
@!%p33 bra BB104_10;
bra.uni BB104_9;

BB104_9:
shr.u64 %rd277, %rd11, 1;
add.s64 %rd278, %rd648, %rd277;
add.s64 %rd648, %rd278, 16;
add.s64 %rd279, %rd654, %rd277;
add.s64 %rd655, %rd279, 16;
setp.ne.s64	%p34, %rd655, %rd6;
mov.u64 %rd653, %rd654;
@%p34 bra BB104_8;

BB104_10:
setp.eq.s64	%p36, %rd653, %rd6;
mov.pred %p194, 0;
@%p36 bra BB104_12;

ld.u64 %rd281, [%rd653];
shr.u64 %rd282, %rd281, 1;
add.s64 %rd283, %rd653, %rd282;
add.s64 %rd659, %rd283, 16;
setp.ne.s64	%p194, %rd659, %rd6;

BB104_12:
@%p194 bra BB104_18;
bra.uni BB104_13;

BB104_18:
ld.u64 %rd22, [%rd659];
and.b64 %rd298, %rd22, -32;
setp.eq.s64	%p40, %rd298, 12288;
cvt.u16.u64	%rs38, %rd22;
@%p40 bra BB104_21;

add.s64 %rd23, %rd659, 16;
ld.u64 %rd299, [%rd659+6160];
and.b64 %rd300, %rd299, 1;
add.s64 %rd301, %rd22, -12320;
and.b64 %rd302, %rd301, -2;
or.b64 %rd303, %rd300, %rd302;
st.u64 [%rd659+6160], %rd303;
st.u64 [%rd659+6168], %rd659;
cvt.u16.u64	%rs26, %rd301;
or.b16 %rs27, %rs26, 1;
and.b64 %rd304, %rd22, 1;
or.b64 %rd305, %rd304, 12288;
st.u64 [%rd659], %rd305;
st.u8 [%rd659+6160], %rs27;
ld.u64 %rd306, [%rd659+6160];
shr.u64 %rd24, %rd306, 1;
add.s64 %rd307, %rd24, %rd23;
add.s64 %rd308, %rd307, 6160;
ld.shared.u64 %rd309, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p41, %rd308, %rd309;
cvt.u16.u64	%rs28, %rd22;
and.b16 %rs38, %rs28, 1;
@%p41 bra BB104_21;

add.s64 %rd310, %rd23, 6144;
st.u64 [%rd307+6168], %rd310;
ld.u8 %rs38, [%rd659];

BB104_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd659], %rs29;
bra.uni BB104_22;

BB104_13:
mov.u64 %rd285, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd286, %rd285;
sub.s64 %rd287, %rd6, %rd286;
add.s64 %rd288, %rd287, 6160;
ld.shared.u64 %rd289, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p37, %rd288, %rd289;
mov.u64 %rd657, -1;
mov.u64 %rd658, %rd6;
@%p37 bra BB104_15;

add.s64 %rd17, %rd6, 6160;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd17;
mov.u64 %rd657, %rd17;
mov.u64 %rd658, %rd17;

BB104_15:
mov.u64 %rd18, %rd658;
setp.eq.s64	%p38, %rd657, -1;
@%p38 bra BB104_17;

mov.u64 %rd290, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd291, %rd290;
sub.s64 %rd292, %rd6, %rd291;
add.s64 %rd293, %rd290, %rd292;
ld.shared.u64 %rd294, [%rd293];
and.b64 %rd295, %rd294, 1;
or.b64 %rd296, %rd295, 12288;
st.shared.u64 [%rd293], %rd296;
st.shared.u64 [%rd293+8], %rd653;
mov.u16 %rs25, 0;
st.shared.u8 [%rd293], %rs25;

BB104_17:
mov.u64 %rd659, %rd6;
setp.eq.s64	%p39, %rd6, %rd18;
mov.u64 %rd660, 0;
@%p39 bra BB104_23;

BB104_22:
add.s64 %rd660, %rd659, 16;

BB104_23:
mov.u64 %rd661, %rd660;
setp.ne.s64	%p42, %rd660, 0;
@%p42 bra BB104_25;

mov.u64 %rd312, 6144;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd312;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd661, [retval0+0];


	}

BB104_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd661;

BB104_26:
shl.b64 %rd313, %rd267, 3;
add.s64 %rd31, %rd1, %rd313;
add.s64 %rd693, %rd2, 8;
add.s64 %rd686, %rd1, 8;
add.s64 %rd677, %rd3, 8;
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p43, %r29, 0;
mov.u64 %rd316, 8;
sub.s64 %rd36, %rd316, %rd313;
@%p43 bra BB104_143;

setp.gt.s64	%p44, %rd36, -1;
@%p44 bra BB104_259;

mov.u64 %rd317, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd318, %rd317;
sub.s64 %rd319, %rd35, %rd318;
add.s64 %rd320, %rd317, %rd319;
mov.u64 %rd662, %rd686;
mul.wide.s32 %rd321, %r1, 8;
add.s64 %rd38, %rd320, %rd321;

BB104_29:
mov.u64 %rd40, %rd743;
mov.u64 %rd688, %rd693;
mov.u64 %rd42, %rd688;
mov.u64 %rd681, %rd686;
mov.u64 %rd41, %rd681;
mov.u64 %rd674, %rd677;
mov.u64 %rd43, %rd674;
mov.u64 %rd39, %rd662;
sub.s64 %rd322, %rd31, %rd39;
shr.u64 %rd323, %rd322, 3;
cvt.u32.u64	%r30, %rd323;
mov.u32 %r31, 768;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p45, %r2, 768;
@%p45 bra BB104_41;
bra.uni BB104_30;

BB104_41:
add.s64 %rd355, %rd42, %rd321;
ld.global.u64 %rd356, [%rd355];
ld.global.u64 %rd357, [%rd355+2048];
ld.global.u64 %rd358, [%rd355+4096];
st.shared.u64 [%rd38], %rd356;
st.shared.u64 [%rd38+2048], %rd357;
st.shared.u64 [%rd38+4096], %rd358;
mov.u64 %rd665, 768;
bra.uni BB104_42;

BB104_30:
cvt.s64.s32	%rd665, %r2;
setp.lt.s32	%p46, %r2, 1;
@%p46 bra BB104_42;

mov.u64 %rd663, %rd41;
mov.u64 %rd664, %rd320;
mov.u64 %rd685, %rd41;
mov.u64 %rd692, %rd42;

BB104_32:
mov.u64 %rd50, %rd692;
mov.u64 %rd49, %rd685;
mov.u64 %rd48, %rd664;
mov.u64 %rd47, %rd663;
mul.wide.s32 %rd327, %r2, 8;
add.s64 %rd328, %rd41, %rd327;
sub.s64 %rd51, %rd328, %rd47;
setp.gt.s64	%p47, %rd51, 6136;
@%p47 bra BB104_39;
bra.uni BB104_33;

BB104_39:
add.s64 %rd345, %rd50, %rd321;
ld.global.u64 %rd346, [%rd345];
add.s64 %rd347, %rd48, %rd321;
ld.global.u64 %rd348, [%rd345+2048];
ld.global.u64 %rd349, [%rd345+4096];
st.shared.u64 [%rd347], %rd346;
st.shared.u64 [%rd347+2048], %rd348;
st.shared.u64 [%rd347+4096], %rd349;
bra.uni BB104_40;

BB104_33:
shr.s64 %rd52, %rd51, 3;
cvt.s64.s32	%rd329, %r1;
setp.ge.s64	%p48, %rd329, %rd52;
@%p48 bra BB104_35;

add.s64 %rd331, %rd50, %rd321;
ld.global.u64 %rd332, [%rd331];
add.s64 %rd333, %rd48, %rd321;
st.shared.u64 [%rd333], %rd332;

BB104_35:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd334, %r32;
setp.ge.s64	%p49, %rd334, %rd52;
@%p49 bra BB104_37;

add.s64 %rd336, %rd50, %rd321;
ld.global.u64 %rd337, [%rd336+2048];
add.s64 %rd338, %rd48, %rd321;
st.shared.u64 [%rd338+2048], %rd337;

BB104_37:
add.s32 %r33, %r1, 512;
cvt.s64.s32	%rd339, %r33;
setp.ge.s64	%p50, %rd339, %rd52;
@%p50 bra BB104_40;

add.s64 %rd341, %rd50, %rd321;
ld.global.u64 %rd342, [%rd341+4096];
add.s64 %rd343, %rd48, %rd321;
st.shared.u64 [%rd343+4096], %rd342;

BB104_40:
add.s64 %rd54, %rd50, 6144;
add.s64 %rd55, %rd48, 6144;
add.s64 %rd663, %rd49, 6144;
mov.u64 %rd56, %rd663;
sub.s64 %rd352, %rd663, %rd328;
setp.lt.s64	%p51, %rd352, 0;
mov.u64 %rd664, %rd55;
mov.u64 %rd685, %rd56;
mov.u64 %rd692, %rd54;
@%p51 bra BB104_32;

BB104_42:
bar.sync 0;
shl.b64 %rd361, %rd665, 3;
add.s64 %rd62, %rd35, %rd361;
sub.s64 %rd362, %rd62, %rd35;
shr.u64 %rd363, %rd362, 3;
cvt.u32.u64	%r3, %rd363;
cvt.s64.s32	%rd63, %r1;
mul.wide.s32 %rd364, %r1, -3;
add.s64 %rd365, %rd363, %rd364;
cvt.u32.u64	%r34, %rd365;
mov.u32 %r35, 3;
min.s32 %r4, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r5, %r4, %r36;
setp.gt.u32	%p52, %r5, 2;
@%p52 bra BB104_49;
bra.uni BB104_43;

BB104_49:
add.s64 %rd393, %rd317, %rd319;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd394, %r40, 8;
add.s64 %rd395, %rd393, %rd394;
ld.shared.u64 %rd396, [%rd395];
add.u64 %rd397, %SP, 0;
cvta.to.local.u64 %rd398, %rd397;
ld.shared.u64 %rd399, [%rd395+8];
ld.shared.u64 %rd400, [%rd395+16];
st.local.u64 [%rd398], %rd396;
st.local.u64 [%rd398+8], %rd399;
st.local.u64 [%rd398+16], %rd400;
bra.uni BB104_50;

BB104_43:
add.u64 %rd366, %SP, 0;
cvta.to.local.u64 %rd666, %rd366;
setp.lt.s32	%p53, %r4, 1;
@%p53 bra BB104_45;

add.s64 %rd370, %rd317, %rd319;
mul.lo.s32 %r37, %r1, 3;
mul.wide.s32 %rd371, %r37, 8;
add.s64 %rd372, %rd370, %rd371;
ld.shared.u64 %rd373, [%rd372];
cvta.to.local.u64 %rd375, %rd366;
st.local.u64 [%rd375], %rd373;
add.s64 %rd666, %rd375, 8;

BB104_45:
setp.lt.s32	%p54, %r5, 2;
@%p54 bra BB104_47;

add.s64 %rd379, %rd317, %rd319;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd380, %r38, 8;
add.s64 %rd381, %rd379, %rd380;
ld.shared.u64 %rd382, [%rd381+8];
st.local.u64 [%rd666], %rd382;
add.s64 %rd666, %rd666, 8;

BB104_47:
setp.lt.s32	%p55, %r5, 3;
@%p55 bra BB104_50;

add.s64 %rd386, %rd317, %rd319;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd387, %r39, 8;
add.s64 %rd388, %rd386, %rd387;
ld.shared.u64 %rd389, [%rd388+16];
st.local.u64 [%rd666], %rd389;

BB104_50:
setp.eq.s32	%p56, %r5, 0;
@%p56 bra BB104_55;

add.u64 %rd402, %SP, 0;
cvta.to.local.u64 %rd403, %rd402;
ld.local.u64 %rd669, [%rd403];
mul.wide.u32 %rd404, %r5, 8;
add.s64 %rd405, %rd404, 34359738360;
shr.u64 %rd406, %rd405, 3;
cvt.u32.u64	%r6, %rd406;
setp.lt.s32	%p57, %r6, 1;
@%p57 bra BB104_53;

ld.local.u64 %rd409, [%rd403+8];
add.s64 %rd669, %rd409, %rd669;

BB104_53:
setp.lt.s32	%p58, %r6, 2;
@%p58 bra BB104_55;

ld.local.u64 %rd412, [%rd403+16];
add.s64 %rd669, %rd412, %rd669;

BB104_55:
bar.sync 0;
@%p56 bra BB104_57;

st.shared.u64 [%rd38], %rd669;

BB104_57:
bar.sync 0;
setp.gt.s32	%p60, %r3, 767;
mov.u32 %r87, 256;
@%p60 bra BB104_59;

add.s32 %r42, %r3, 2;
mul.hi.s32 %r43, %r42, 1431655766;
shr.u32 %r44, %r43, 31;
add.s32 %r87, %r43, %r44;

BB104_59:
add.s64 %rd670, %rd317, %rd319;
add.s64 %rd74, %rd670, %rd361;
setp.eq.s32	%p61, %r87, 256;
@%p61 bra BB104_101;
bra.uni BB104_60;

BB104_101:
@%p24 bra BB104_103;

ld.shared.u64 %rd430, [%rd670];
add.s64 %rd431, %rd430, %rd40;
st.shared.u64 [%rd670], %rd431;

BB104_103:
setp.lt.s32	%p12, %r1, 1;
ld.shared.u64 %rd668, [%rd38];
bar.sync 0;
@%p12 bra BB104_105;

ld.shared.u64 %rd432, [%rd38+-8];
add.s64 %rd668, %rd432, %rd668;

BB104_105:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p94, %r1, 2;
@%p94 bra BB104_107;

ld.shared.u64 %rd433, [%rd38+-16];
add.s64 %rd668, %rd433, %rd668;

BB104_107:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p95, %r1, 4;
@%p95 bra BB104_109;

ld.shared.u64 %rd434, [%rd38+-32];
add.s64 %rd668, %rd434, %rd668;

BB104_109:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p96, %r1, 8;
@%p96 bra BB104_111;

ld.shared.u64 %rd435, [%rd38+-64];
add.s64 %rd668, %rd435, %rd668;

BB104_111:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p97, %r1, 16;
@%p97 bra BB104_113;

ld.shared.u64 %rd436, [%rd38+-128];
add.s64 %rd668, %rd436, %rd668;

BB104_113:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p98, %r1, 32;
@%p98 bra BB104_115;

ld.shared.u64 %rd437, [%rd38+-256];
add.s64 %rd668, %rd437, %rd668;

BB104_115:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p99, %r1, 64;
@%p99 bra BB104_117;

ld.shared.u64 %rd438, [%rd38+-512];
add.s64 %rd668, %rd438, %rd668;

BB104_117:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p100, %r1, 128;
@%p100 bra BB104_119;

ld.shared.u64 %rd439, [%rd38+-1024];
add.s64 %rd668, %rd439, %rd668;

BB104_119:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
ld.shared.u64 %rd744, [%rd670+2040];
mov.u64 %rd733, %rd40;
@%p1 bra BB104_121;

ld.shared.u64 %rd733, [%rd38+-8];

BB104_121:
bar.sync 0;
st.shared.u64 [%rd38], %rd733;
bar.sync 0;
bra.uni BB104_122;

BB104_60:
@%p24 bra BB104_62;

ld.shared.u64 %rd415, [%rd670];
add.s64 %rd416, %rd415, %rd40;
st.shared.u64 [%rd670], %rd416;

BB104_62:
setp.ge.s32	%p63, %r1, %r87;
mov.u64 %rd742, %rd40;
@%p63 bra BB104_64;

ld.shared.u64 %rd76, [%rd38];
mov.u64 %rd742, %rd76;

BB104_64:
mov.u64 %rd703, %rd742;
mov.u64 %rd741, %rd703;
bar.sync 0;
setp.le.s32	%p64, %r1, %r87;
setp.gt.s32	%p65, %r1, 0;
and.pred %p66, %p64, %p65;
@!%p66 bra BB104_66;
bra.uni BB104_65;

BB104_65:
ld.shared.u64 %rd417, [%rd38+-8];
add.s64 %rd741, %rd417, %rd741;

BB104_66:
mov.u64 %rd740, %rd741;
bar.sync 0;
@%p63 bra BB104_68;

st.shared.u64 [%rd38], %rd740;

BB104_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r45, %r1, -2;
setp.lt.s32	%p68, %r45, %r87;
and.pred %p69, %p68, %p4;
@!%p69 bra BB104_70;
bra.uni BB104_69;

BB104_69:
ld.shared.u64 %rd418, [%rd38+-16];
add.s64 %rd740, %rd418, %rd740;

BB104_70:
mov.u64 %rd739, %rd740;
bar.sync 0;
@%p63 bra BB104_72;

st.shared.u64 [%rd38], %rd739;

BB104_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r46, %r1, -4;
setp.lt.s32	%p71, %r46, %r87;
and.pred %p72, %p71, %p5;
@!%p72 bra BB104_74;
bra.uni BB104_73;

BB104_73:
ld.shared.u64 %rd419, [%rd38+-32];
add.s64 %rd739, %rd419, %rd739;

BB104_74:
mov.u64 %rd738, %rd739;
bar.sync 0;
@%p63 bra BB104_76;

st.shared.u64 [%rd38], %rd738;

BB104_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r47, %r1, -8;
setp.lt.s32	%p74, %r47, %r87;
and.pred %p75, %p74, %p6;
@!%p75 bra BB104_78;
bra.uni BB104_77;

BB104_77:
ld.shared.u64 %rd420, [%rd38+-64];
add.s64 %rd738, %rd420, %rd738;

BB104_78:
mov.u64 %rd737, %rd738;
bar.sync 0;
@%p63 bra BB104_80;

st.shared.u64 [%rd38], %rd737;

BB104_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r48, %r1, -16;
setp.lt.s32	%p77, %r48, %r87;
and.pred %p78, %p77, %p7;
@!%p78 bra BB104_82;
bra.uni BB104_81;

BB104_81:
ld.shared.u64 %rd421, [%rd38+-128];
add.s64 %rd737, %rd421, %rd737;

BB104_82:
mov.u64 %rd736, %rd737;
bar.sync 0;
@%p63 bra BB104_84;

st.shared.u64 [%rd38], %rd736;

BB104_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r49, %r1, -32;
setp.lt.s32	%p80, %r49, %r87;
and.pred %p81, %p80, %p8;
@!%p81 bra BB104_86;
bra.uni BB104_85;

BB104_85:
ld.shared.u64 %rd422, [%rd38+-256];
add.s64 %rd736, %rd422, %rd736;

BB104_86:
mov.u64 %rd735, %rd736;
bar.sync 0;
@%p63 bra BB104_88;

st.shared.u64 [%rd38], %rd735;

BB104_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r50, %r1, -64;
setp.lt.s32	%p83, %r50, %r87;
and.pred %p84, %p83, %p9;
@!%p84 bra BB104_90;
bra.uni BB104_89;

BB104_89:
ld.shared.u64 %rd423, [%rd38+-512];
add.s64 %rd735, %rd423, %rd735;

BB104_90:
mov.u64 %rd734, %rd735;
bar.sync 0;
@%p63 bra BB104_92;

st.shared.u64 [%rd38], %rd734;

BB104_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r51, %r1, -128;
setp.lt.s32	%p86, %r51, %r87;
and.pred %p87, %p86, %p10;
@!%p87 bra BB104_94;
bra.uni BB104_93;

BB104_93:
ld.shared.u64 %rd424, [%rd38+-1024];
add.s64 %rd734, %rd424, %rd734;

BB104_94:
bar.sync 0;
@%p63 bra BB104_96;

st.shared.u64 [%rd38], %rd734;

BB104_96:
setp.lt.s32	%p11, %r1, %r87;
bar.sync 0;
add.s32 %r52, %r87, -1;
mul.wide.s32 %rd428, %r52, 8;
add.s64 %rd429, %rd670, %rd428;
ld.shared.u64 %rd744, [%rd429];
not.pred %p89, %p11;
or.pred %p91, %p1, %p89;
selp.b64	%rd667, %rd40, %rd734, %p11;
@%p91 bra BB104_98;

ld.shared.u64 %rd667, [%rd38+-8];

BB104_98:
bar.sync 0;
@%p63 bra BB104_100;

st.shared.u64 [%rd38], %rd667;

BB104_100:
bar.sync 0;

BB104_122:
mov.u64 %rd743, %rd744;
@%p56 bra BB104_124;

ld.shared.u64 %rd669, [%rd38];

BB104_124:
add.u64 %rd440, %SP, 0;
cvta.to.local.u64 %rd122, %rd440;
bar.sync 0;
mul.wide.s32 %rd441, %r5, 8;
add.s64 %rd124, %rd122, %rd441;
setp.ge.u64	%p103, %rd122, %rd124;
@%p103 bra BB104_126;

ld.local.u64 %rd444, [%rd122];
add.s64 %rd669, %rd444, %rd669;
add.s64 %rd448, %rd317, %rd319;
mul.lo.s32 %r53, %r1, 3;
mul.wide.s32 %rd449, %r53, 8;
add.s64 %rd450, %rd448, %rd449;
st.shared.u64 [%rd450], %rd669;

BB104_126:
add.s64 %rd127, %rd122, 8;
setp.ge.u64	%p104, %rd127, %rd124;
@%p104 bra BB104_128;

ld.local.u64 %rd453, [%rd122+8];
add.s64 %rd669, %rd453, %rd669;
add.s64 %rd457, %rd317, %rd319;
mul.lo.s32 %r54, %r1, 3;
mul.wide.s32 %rd458, %r54, 8;
add.s64 %rd459, %rd457, %rd458;
st.shared.u64 [%rd459+8], %rd669;

BB104_128:
add.s64 %rd460, %rd127, 8;
setp.ge.u64	%p105, %rd460, %rd124;
@%p105 bra BB104_130;

ld.local.u64 %rd463, [%rd122+16];
add.s64 %rd464, %rd463, %rd669;
add.s64 %rd468, %rd317, %rd319;
mul.lo.s32 %r55, %r1, 3;
mul.wide.s32 %rd469, %r55, 8;
add.s64 %rd470, %rd468, %rd469;
st.shared.u64 [%rd470+16], %rd464;

BB104_130:
bar.sync 0;
@%p45 bra BB104_141;
bra.uni BB104_131;

BB104_141:
add.s64 %rd485, %rd43, %rd321;
ld.shared.u64 %rd486, [%rd38];
ld.shared.u64 %rd487, [%rd38+2048];
ld.shared.u64 %rd488, [%rd38+4096];
st.global.u64 [%rd485], %rd486;
st.global.u64 [%rd485+2048], %rd487;
st.global.u64 [%rd485+4096], %rd488;
bra.uni BB104_142;

BB104_131:
mov.u64 %rd671, %rd35;
setp.ge.u64	%p106, %rd670, %rd74;
mov.u64 %rd676, %rd43;
@%p106 bra BB104_142;

BB104_132:
mov.u64 %rd134, %rd676;
sub.s64 %rd135, %rd62, %rd671;
setp.gt.s64	%p107, %rd135, 6136;
shl.b64 %rd474, %rd63, 3;
add.s64 %rd136, %rd670, %rd474;
add.s64 %rd137, %rd134, %rd474;
@%p107 bra BB104_139;
bra.uni BB104_133;

BB104_139:
ld.shared.u64 %rd481, [%rd136];
ld.shared.u64 %rd482, [%rd136+2048];
ld.shared.u64 %rd483, [%rd136+4096];
st.global.u64 [%rd137], %rd481;
st.global.u64 [%rd137+2048], %rd482;
st.global.u64 [%rd137+4096], %rd483;
bra.uni BB104_140;

BB104_133:
shr.s64 %rd138, %rd135, 3;
setp.ge.s64	%p108, %rd63, %rd138;
@%p108 bra BB104_135;

ld.shared.u64 %rd476, [%rd136];
st.global.u64 [%rd137], %rd476;

BB104_135:
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd477, %r56;
setp.ge.s64	%p109, %rd477, %rd138;
@%p109 bra BB104_137;

ld.shared.u64 %rd478, [%rd136+2048];
st.global.u64 [%rd137+2048], %rd478;

BB104_137:
add.s32 %r57, %r1, 512;
cvt.s64.s32	%rd479, %r57;
setp.ge.s64	%p110, %rd479, %rd138;
@%p110 bra BB104_140;

ld.shared.u64 %rd480, [%rd136+4096];
st.global.u64 [%rd137+4096], %rd480;

BB104_140:
add.s64 %rd670, %rd670, 6144;
add.s64 %rd671, %rd671, 6144;
add.s64 %rd141, %rd134, 6144;
setp.lt.u64	%p111, %rd670, %rd74;
mov.u64 %rd676, %rd141;
@%p111 bra BB104_132;

BB104_142:
bar.sync 0;
add.s64 %rd693, %rd42, 6144;
add.s64 %rd677, %rd43, 6144;
add.s64 %rd662, %rd41, 6144;
mov.u64 %rd686, %rd662;
sub.s64 %rd489, %rd662, %rd31;
setp.lt.s64	%p112, %rd489, 0;
@%p112 bra BB104_29;
bra.uni BB104_259;

BB104_143:
setp.gt.s64	%p113, %rd36, -1;
@%p113 bra BB104_259;

mov.u64 %rd672, %rd686;
mul.wide.s32 %rd490, %r1, 8;
add.s64 %rd148, %rd35, %rd490;
mov.u64 %rd675, %rd677;
mov.u64 %rd684, %rd686;
mov.u64 %rd691, %rd693;
mov.u64 %rd731, %rd743;

BB104_145:
mov.u64 %rd150, %rd731;
mov.u64 %rd689, %rd691;
mov.u64 %rd152, %rd689;
mov.u64 %rd682, %rd684;
mov.u64 %rd151, %rd682;
mov.u64 %rd149, %rd672;
sub.s64 %rd491, %rd31, %rd149;
shr.u64 %rd492, %rd491, 3;
cvt.u32.u64	%r58, %rd492;
mov.u32 %r59, 768;
min.s32 %r9, %r58, %r59;
setp.eq.s32	%p114, %r9, 768;
@%p114 bra BB104_157;
bra.uni BB104_146;

BB104_157:
mul.wide.s32 %rd520, %r1, 8;
add.s64 %rd521, %rd152, %rd520;
ld.global.u64 %rd522, [%rd521];
st.u64 [%rd148], %rd522;
ld.global.u64 %rd523, [%rd521+2048];
st.u64 [%rd148+2048], %rd523;
ld.global.u64 %rd524, [%rd521+4096];
st.u64 [%rd148+4096], %rd524;
mov.u64 %rd694, 768;
bra.uni BB104_158;

BB104_146:
cvt.s64.s32	%rd694, %r9;
setp.lt.s32	%p115, %r9, 1;
@%p115 bra BB104_158;

mov.u64 %rd679, %rd35;
mov.u64 %rd678, %rd151;
mov.u64 %rd683, %rd151;
mov.u64 %rd690, %rd152;

BB104_148:
mov.u64 %rd160, %rd690;
mov.u64 %rd159, %rd683;
mov.u64 %rd157, %rd678;
mul.wide.s32 %rd493, %r9, 8;
add.s64 %rd494, %rd151, %rd493;
sub.s64 %rd161, %rd494, %rd157;
setp.gt.s64	%p116, %rd161, 6136;
@%p116 bra BB104_155;
bra.uni BB104_149;

BB104_155:
add.s64 %rd511, %rd160, %rd490;
ld.global.u64 %rd512, [%rd511];
add.s64 %rd513, %rd679, %rd490;
st.u64 [%rd513], %rd512;
ld.global.u64 %rd514, [%rd511+2048];
st.u64 [%rd513+2048], %rd514;
ld.global.u64 %rd515, [%rd511+4096];
st.u64 [%rd513+4096], %rd515;
bra.uni BB104_156;

BB104_149:
shr.s64 %rd162, %rd161, 3;
cvt.s64.s32	%rd495, %r1;
setp.ge.s64	%p117, %rd495, %rd162;
@%p117 bra BB104_151;

add.s64 %rd497, %rd160, %rd490;
ld.global.u64 %rd498, [%rd497];
add.s64 %rd499, %rd679, %rd490;
st.u64 [%rd499], %rd498;

BB104_151:
add.s32 %r60, %r1, 256;
cvt.s64.s32	%rd500, %r60;
setp.ge.s64	%p118, %rd500, %rd162;
@%p118 bra BB104_153;

add.s64 %rd502, %rd160, %rd490;
ld.global.u64 %rd503, [%rd502+2048];
add.s64 %rd504, %rd679, %rd490;
st.u64 [%rd504+2048], %rd503;

BB104_153:
add.s32 %r61, %r1, 512;
cvt.s64.s32	%rd505, %r61;
setp.ge.s64	%p119, %rd505, %rd162;
@%p119 bra BB104_156;

add.s64 %rd507, %rd160, %rd490;
ld.global.u64 %rd508, [%rd507+4096];
add.s64 %rd509, %rd679, %rd490;
st.u64 [%rd509+4096], %rd508;

BB104_156:
add.s64 %rd164, %rd160, 6144;
add.s64 %rd679, %rd679, 6144;
add.s64 %rd678, %rd159, 6144;
mov.u64 %rd166, %rd678;
sub.s64 %rd518, %rd678, %rd494;
setp.lt.s64	%p120, %rd518, 0;
mov.u64 %rd683, %rd166;
mov.u64 %rd690, %rd164;
@%p120 bra BB104_148;

BB104_158:
bar.sync 0;
shl.b64 %rd525, %rd694, 3;
add.s64 %rd169, %rd35, %rd525;
and.b64 %rd526, %rd694, 2305843009213693951;
cvt.u32.u64	%r10, %rd694;
mul.wide.s32 %rd527, %r1, -3;
add.s64 %rd528, %rd526, %rd527;
cvt.u32.u64	%r62, %rd528;
mov.u32 %r63, 3;
min.s32 %r11, %r62, %r63;
mov.u32 %r64, 0;
max.s32 %r12, %r11, %r64;
setp.gt.u32	%p121, %r12, 2;
@%p121 bra BB104_165;
bra.uni BB104_159;

BB104_165:
mul.lo.s32 %r68, %r1, 3;
mul.wide.s32 %rd541, %r68, 8;
add.s64 %rd542, %rd35, %rd541;
ld.u64 %rd543, [%rd542];
add.u64 %rd544, %SP, 0;
cvta.to.local.u64 %rd545, %rd544;
st.local.u64 [%rd545], %rd543;
ld.u64 %rd546, [%rd542+8];
st.local.u64 [%rd545+8], %rd546;
ld.u64 %rd547, [%rd542+16];
st.local.u64 [%rd545+16], %rd547;
bra.uni BB104_166;

BB104_159:
add.u64 %rd529, %SP, 0;
cvta.to.local.u64 %rd695, %rd529;
setp.lt.s32	%p122, %r11, 1;
@%p122 bra BB104_161;

mul.lo.s32 %r65, %r1, 3;
mul.wide.s32 %rd530, %r65, 8;
add.s64 %rd531, %rd35, %rd530;
ld.u64 %rd532, [%rd531];
cvta.to.local.u64 %rd534, %rd529;
st.local.u64 [%rd534], %rd532;
add.s64 %rd695, %rd534, 8;

BB104_161:
setp.lt.s32	%p123, %r12, 2;
@%p123 bra BB104_163;

mul.lo.s32 %r66, %r1, 3;
mul.wide.s32 %rd535, %r66, 8;
add.s64 %rd536, %rd35, %rd535;
ld.u64 %rd537, [%rd536+8];
st.local.u64 [%rd695], %rd537;
add.s64 %rd695, %rd695, 8;

BB104_163:
setp.lt.s32	%p124, %r12, 3;
@%p124 bra BB104_166;

mul.lo.s32 %r67, %r1, 3;
mul.wide.s32 %rd538, %r67, 8;
add.s64 %rd539, %rd35, %rd538;
ld.u64 %rd540, [%rd539+16];
st.local.u64 [%rd695], %rd540;

BB104_166:
setp.eq.s32	%p125, %r12, 0;
@%p125 bra BB104_171;

add.u64 %rd549, %SP, 0;
cvta.to.local.u64 %rd550, %rd549;
ld.local.u64 %rd745, [%rd550];
mul.wide.u32 %rd551, %r12, 8;
add.s64 %rd552, %rd551, 34359738360;
shr.u64 %rd553, %rd552, 3;
cvt.u32.u64	%r13, %rd553;
setp.lt.s32	%p126, %r13, 1;
@%p126 bra BB104_169;

ld.local.u64 %rd556, [%rd550+8];
add.s64 %rd745, %rd556, %rd745;

BB104_169:
setp.lt.s32	%p127, %r13, 2;
@%p127 bra BB104_171;

ld.local.u64 %rd559, [%rd550+16];
add.s64 %rd745, %rd559, %rd745;

BB104_171:
bar.sync 0;
@%p125 bra BB104_173;

st.u64 [%rd148], %rd745;

BB104_173:
bar.sync 0;
setp.gt.s32	%p129, %r10, 767;
mov.u32 %r88, 256;
@%p129 bra BB104_175;

add.s32 %r70, %r10, 2;
mul.hi.s32 %r71, %r70, 1431655766;
shr.u32 %r72, %r71, 31;
add.s32 %r88, %r71, %r72;

BB104_175:
setp.eq.s32	%p130, %r88, 256;
@%p130 bra BB104_217;
bra.uni BB104_176;

BB104_217:
@%p24 bra BB104_219;

ld.u64 %rd572, [%rd35];
add.s64 %rd573, %rd572, %rd150;
st.u64 [%rd35], %rd573;

BB104_219:
setp.lt.s32	%p22, %r1, 1;
ld.u64 %rd697, [%rd148];
bar.sync 0;
@%p22 bra BB104_221;

ld.u64 %rd574, [%rd148+-8];
add.s64 %rd697, %rd574, %rd697;

BB104_221:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p163, %r1, 2;
@%p163 bra BB104_223;

ld.u64 %rd575, [%rd148+-16];
add.s64 %rd697, %rd575, %rd697;

BB104_223:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p164, %r1, 4;
@%p164 bra BB104_225;

ld.u64 %rd576, [%rd148+-32];
add.s64 %rd697, %rd576, %rd697;

BB104_225:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p165, %r1, 8;
@%p165 bra BB104_227;

ld.u64 %rd577, [%rd148+-64];
add.s64 %rd697, %rd577, %rd697;

BB104_227:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p166, %r1, 16;
@%p166 bra BB104_229;

ld.u64 %rd578, [%rd148+-128];
add.s64 %rd697, %rd578, %rd697;

BB104_229:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p167, %r1, 32;
@%p167 bra BB104_231;

ld.u64 %rd579, [%rd148+-256];
add.s64 %rd697, %rd579, %rd697;

BB104_231:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p168, %r1, 64;
@%p168 bra BB104_233;

ld.u64 %rd580, [%rd148+-512];
add.s64 %rd697, %rd580, %rd697;

BB104_233:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p169, %r1, 128;
@%p169 bra BB104_235;

ld.u64 %rd581, [%rd148+-1024];
add.s64 %rd697, %rd581, %rd697;

BB104_235:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
ld.u64 %rd732, [%rd35+2040];
mov.u64 %rd721, %rd150;
@%p1 bra BB104_237;

ld.u64 %rd721, [%rd148+-8];

BB104_237:
bar.sync 0;
st.u64 [%rd148], %rd721;
bar.sync 0;
bra.uni BB104_238;

BB104_176:
@%p24 bra BB104_178;

ld.u64 %rd560, [%rd35];
add.s64 %rd561, %rd560, %rd150;
st.u64 [%rd35], %rd561;

BB104_178:
setp.ge.s32	%p132, %r1, %r88;
mov.u64 %rd730, %rd150;
@%p132 bra BB104_180;

ld.u64 %rd181, [%rd148];
mov.u64 %rd730, %rd181;

BB104_180:
mov.u64 %rd713, %rd730;
mov.u64 %rd729, %rd713;
bar.sync 0;
setp.le.s32	%p133, %r1, %r88;
setp.gt.s32	%p134, %r1, 0;
and.pred %p135, %p133, %p134;
@!%p135 bra BB104_182;
bra.uni BB104_181;

BB104_181:
ld.u64 %rd562, [%rd148+-8];
add.s64 %rd729, %rd562, %rd729;

BB104_182:
mov.u64 %rd728, %rd729;
bar.sync 0;
@%p132 bra BB104_184;

st.u64 [%rd148], %rd728;

BB104_184:
setp.gt.s32	%p14, %r1, 1;
bar.sync 0;
add.s32 %r73, %r1, -2;
setp.lt.s32	%p137, %r73, %r88;
and.pred %p138, %p137, %p14;
@!%p138 bra BB104_186;
bra.uni BB104_185;

BB104_185:
ld.u64 %rd563, [%rd148+-16];
add.s64 %rd728, %rd563, %rd728;

BB104_186:
mov.u64 %rd727, %rd728;
bar.sync 0;
@%p132 bra BB104_188;

st.u64 [%rd148], %rd727;

BB104_188:
setp.gt.s32	%p15, %r1, 3;
bar.sync 0;
add.s32 %r74, %r1, -4;
setp.lt.s32	%p140, %r74, %r88;
and.pred %p141, %p140, %p15;
@!%p141 bra BB104_190;
bra.uni BB104_189;

BB104_189:
ld.u64 %rd564, [%rd148+-32];
add.s64 %rd727, %rd564, %rd727;

BB104_190:
mov.u64 %rd726, %rd727;
bar.sync 0;
@%p132 bra BB104_192;

st.u64 [%rd148], %rd726;

BB104_192:
setp.gt.s32	%p16, %r1, 7;
bar.sync 0;
add.s32 %r75, %r1, -8;
setp.lt.s32	%p143, %r75, %r88;
and.pred %p144, %p143, %p16;
@!%p144 bra BB104_194;
bra.uni BB104_193;

BB104_193:
ld.u64 %rd565, [%rd148+-64];
add.s64 %rd726, %rd565, %rd726;

BB104_194:
mov.u64 %rd725, %rd726;
bar.sync 0;
@%p132 bra BB104_196;

st.u64 [%rd148], %rd725;

BB104_196:
setp.gt.s32	%p17, %r1, 15;
bar.sync 0;
add.s32 %r76, %r1, -16;
setp.lt.s32	%p146, %r76, %r88;
and.pred %p147, %p146, %p17;
@!%p147 bra BB104_198;
bra.uni BB104_197;

BB104_197:
ld.u64 %rd566, [%rd148+-128];
add.s64 %rd725, %rd566, %rd725;

BB104_198:
mov.u64 %rd724, %rd725;
bar.sync 0;
@%p132 bra BB104_200;

st.u64 [%rd148], %rd724;

BB104_200:
setp.gt.s32	%p18, %r1, 31;
bar.sync 0;
add.s32 %r77, %r1, -32;
setp.lt.s32	%p149, %r77, %r88;
and.pred %p150, %p149, %p18;
@!%p150 bra BB104_202;
bra.uni BB104_201;

BB104_201:
ld.u64 %rd567, [%rd148+-256];
add.s64 %rd724, %rd567, %rd724;

BB104_202:
mov.u64 %rd723, %rd724;
bar.sync 0;
@%p132 bra BB104_204;

st.u64 [%rd148], %rd723;

BB104_204:
setp.gt.s32	%p19, %r1, 63;
bar.sync 0;
add.s32 %r78, %r1, -64;
setp.lt.s32	%p152, %r78, %r88;
and.pred %p153, %p152, %p19;
@!%p153 bra BB104_206;
bra.uni BB104_205;

BB104_205:
ld.u64 %rd568, [%rd148+-512];
add.s64 %rd723, %rd568, %rd723;

BB104_206:
mov.u64 %rd722, %rd723;
bar.sync 0;
@%p132 bra BB104_208;

st.u64 [%rd148], %rd722;

BB104_208:
setp.gt.s32	%p20, %r1, 127;
bar.sync 0;
add.s32 %r79, %r1, -128;
setp.lt.s32	%p155, %r79, %r88;
and.pred %p156, %p155, %p20;
@!%p156 bra BB104_210;
bra.uni BB104_209;

BB104_209:
ld.u64 %rd569, [%rd148+-1024];
add.s64 %rd722, %rd569, %rd722;

BB104_210:
bar.sync 0;
@%p132 bra BB104_212;

st.u64 [%rd148], %rd722;

BB104_212:
setp.lt.s32	%p21, %r1, %r88;
bar.sync 0;
add.s32 %r80, %r88, -1;
mul.wide.s32 %rd570, %r80, 8;
add.s64 %rd571, %rd35, %rd570;
ld.u64 %rd732, [%rd571];
not.pred %p158, %p21;
or.pred %p160, %p1, %p158;
selp.b64	%rd696, %rd150, %rd722, %p21;
@%p160 bra BB104_214;

ld.u64 %rd696, [%rd148+-8];

BB104_214:
bar.sync 0;
@%p132 bra BB104_216;

st.u64 [%rd148], %rd696;

BB104_216:
bar.sync 0;

BB104_238:
mov.u64 %rd731, %rd732;
@%p125 bra BB104_240;

ld.u64 %rd745, [%rd148];

BB104_240:
add.u64 %rd582, %SP, 0;
cvta.to.local.u64 %rd226, %rd582;
bar.sync 0;
mul.wide.s32 %rd583, %r12, 8;
add.s64 %rd228, %rd226, %rd583;
setp.ge.u64	%p172, %rd226, %rd228;
@%p172 bra BB104_242;

ld.local.u64 %rd586, [%rd226];
add.s64 %rd745, %rd586, %rd745;
mul.lo.s32 %r81, %r1, 3;
mul.wide.s32 %rd587, %r81, 8;
add.s64 %rd588, %rd35, %rd587;
st.u64 [%rd588], %rd745;

BB104_242:
add.s64 %rd231, %rd226, 8;
setp.ge.u64	%p173, %rd231, %rd228;
@%p173 bra BB104_244;

ld.local.u64 %rd591, [%rd226+8];
add.s64 %rd745, %rd591, %rd745;
mul.lo.s32 %r82, %r1, 3;
mul.wide.s32 %rd592, %r82, 8;
add.s64 %rd593, %rd35, %rd592;
st.u64 [%rd593+8], %rd745;

BB104_244:
add.s64 %rd594, %rd231, 8;
setp.ge.u64	%p174, %rd594, %rd228;
@%p174 bra BB104_246;

ld.local.u64 %rd597, [%rd226+16];
add.s64 %rd598, %rd597, %rd745;
mul.lo.s32 %r83, %r1, 3;
mul.wide.s32 %rd599, %r83, 8;
add.s64 %rd600, %rd35, %rd599;
st.u64 [%rd600+16], %rd598;

BB104_246:
bar.sync 0;
@%p114 bra BB104_257;
bra.uni BB104_247;

BB104_257:
mul.wide.s32 %rd613, %r1, 8;
add.s64 %rd614, %rd675, %rd613;
ld.u64 %rd615, [%rd148];
st.global.u64 [%rd614], %rd615;
ld.u64 %rd616, [%rd148+2048];
st.global.u64 [%rd614+2048], %rd616;
ld.u64 %rd617, [%rd148+4096];
st.global.u64 [%rd614+4096], %rd617;
bra.uni BB104_258;

BB104_247:
mov.u64 %rd746, 0;
setp.ge.u64	%p175, %rd35, %rd169;
mov.u64 %rd747, %rd490;
@%p175 bra BB104_258;

BB104_248:
mov.u64 %rd236, %rd747;
add.s64 %rd602, %rd35, %rd746;
sub.s64 %rd237, %rd169, %rd602;
setp.gt.s64	%p176, %rd237, 6136;
add.s64 %rd238, %rd35, %rd236;
add.s64 %rd239, %rd675, %rd236;
@%p176 bra BB104_255;
bra.uni BB104_249;

BB104_255:
ld.u64 %rd609, [%rd238];
st.global.u64 [%rd239], %rd609;
ld.u64 %rd610, [%rd238+2048];
st.global.u64 [%rd239+2048], %rd610;
ld.u64 %rd611, [%rd238+4096];
st.global.u64 [%rd239+4096], %rd611;
bra.uni BB104_256;

BB104_249:
shr.s64 %rd240, %rd237, 3;
cvt.s64.s32	%rd603, %r1;
setp.ge.s64	%p177, %rd603, %rd240;
@%p177 bra BB104_251;

ld.u64 %rd604, [%rd238];
st.global.u64 [%rd239], %rd604;

BB104_251:
add.s32 %r84, %r1, 256;
cvt.s64.s32	%rd605, %r84;
setp.ge.s64	%p178, %rd605, %rd240;
@%p178 bra BB104_253;

ld.u64 %rd606, [%rd238+2048];
st.global.u64 [%rd239+2048], %rd606;

BB104_253:
add.s32 %r85, %r1, 512;
cvt.s64.s32	%rd607, %r85;
setp.ge.s64	%p179, %rd607, %rd240;
@%p179 bra BB104_256;

ld.u64 %rd608, [%rd238+4096];
st.global.u64 [%rd239+4096], %rd608;

BB104_256:
add.s64 %rd241, %rd236, 6144;
add.s64 %rd746, %rd746, 6144;
add.s64 %rd612, %rd35, %rd746;
setp.lt.u64	%p180, %rd612, %rd169;
mov.u64 %rd747, %rd241;
@%p180 bra BB104_248;

BB104_258:
bar.sync 0;
add.s64 %rd691, %rd152, 6144;
add.s64 %rd675, %rd675, 6144;
add.s64 %rd672, %rd151, 6144;
mov.u64 %rd684, %rd672;
sub.s64 %rd618, %rd672, %rd31;
setp.lt.s64	%p181, %rd618, 0;
@%p181 bra BB104_145;

BB104_259:
@%p24 bra BB104_275;


	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r86, 1, 0, p; 
} 


	setp.eq.s32	%p183, %r86, 0;
@%p183 bra BB104_274;

mov.u64 %rd620, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd621, %rd620;
sub.s64 %rd248, %rd35, %rd621;
setp.eq.s64	%p184, %rd35, 0;
@%p184 bra BB104_275;

add.s64 %rd622, %rd248, -16;
add.s64 %rd624, %rd620, %rd622;
add.s64 %rd250, %rd621, %rd622;
ld.shared.u8 %rs30, [%rd624];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd624], %rs31;
ld.shared.u64 %rd251, [%rd624+8];
setp.eq.s64	%p185, %rd251, 0;
mov.u64 %rd751, %rd250;
@%p185 bra BB104_268;

mov.u64 %rd252, %rd250;
ld.u8 %rs32, [%rd251];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p186, %rs33, 1;
mov.u64 %rd751, %rd252;
@!%p186 bra BB104_268;
bra.uni BB104_264;

BB104_264:
ld.u64 %rd254, [%rd251];
shr.u64 %rd255, %rd254, 1;
add.s64 %rd256, %rd251, 16;
add.s64 %rd257, %rd256, %rd255;
ld.shared.u64 %rd626, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p187, %rd257, %rd626;
mov.u64 %rd751, %rd251;
@%p187 bra BB104_268;

ld.u8 %rs34, [%rd257];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p188, %rs35, 1;
mov.u64 %rd748, %rd251;
mov.u64 %rd751, %rd748;
@!%p188 bra BB104_268;
bra.uni BB104_266;

BB104_266:
ld.u64 %rd627, [%rd257];
shr.u64 %rd628, %rd627, 1;
add.s64 %rd629, %rd628, %rd255;
add.s64 %rd630, %rd629, 16;
shl.b64 %rd631, %rd630, 1;
and.b64 %rd632, %rd254, 1;
or.b64 %rd633, %rd631, %rd632;
st.u64 [%rd251], %rd633;
and.b64 %rd258, %rd630, 9223372036854775807;
add.s64 %rd634, %rd256, %rd258;
ld.shared.u64 %rd635, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p189, %rd634, %rd635;
mov.u64 %rd749, %rd251;
mov.u64 %rd751, %rd749;
@%p189 bra BB104_268;

add.s64 %rd636, %rd258, %rd256;
st.u64 [%rd636+8], %rd251;
mov.u64 %rd751, %rd251;

BB104_268:
ld.u64 %rd261, [%rd751];
shr.u64 %rd262, %rd261, 1;
add.s64 %rd263, %rd751, 16;
add.s64 %rd264, %rd263, %rd262;
ld.shared.u64 %rd637, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p190, %rd264, %rd637;
@%p190 bra BB104_272;

ld.u8 %rs36, [%rd264];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p191, %rs37, 1;
@!%p191 bra BB104_275;
bra.uni BB104_270;

BB104_270:
ld.u64 %rd638, [%rd264];
shr.u64 %rd639, %rd638, 1;
add.s64 %rd640, %rd639, %rd262;
add.s64 %rd641, %rd640, 16;
shl.b64 %rd642, %rd641, 1;
and.b64 %rd643, %rd261, 1;
or.b64 %rd644, %rd642, %rd643;
st.u64 [%rd751], %rd644;
and.b64 %rd265, %rd641, 9223372036854775807;
add.s64 %rd645, %rd263, %rd265;
ld.shared.u64 %rd646, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p192, %rd645, %rd646;
@%p192 bra BB104_275;

add.s64 %rd647, %rd265, %rd263;
st.u64 [%rd647+8], %rd751;
bra.uni BB104_275;

BB104_274:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB104_275:
bar.sync 0;

BB104_276:
ret;

BB104_272:
setp.lt.u64	%p193, %rd264, %rd751;
@%p193 bra BB104_275;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd751;
bra.uni BB104_275;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB105_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB105_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB105_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB105_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB105_4;

BB105_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB106_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB106_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB106_4;

BB106_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB106_3;

BB106_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
.local .align 8 .b8 __local_depot107[72];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<486>;
.reg .b16 %rs<59>;
.reg .b32 %r<167>;
.reg .b64 %rd<1716>;


mov.u64 %rd1715, __local_depot107;
cvta.local.u64 %SP, %rd1715;
ld.param.v2.u32 {%r41, %r42}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r43, %r44}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd704, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd703, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd702, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd700, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd699, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd706, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+72];
add.u64 %rd707, %SP, 0;
cvta.to.local.u64 %rd1, %rd707;
cvta.to.global.u64 %rd2, %rd706;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p42, %r1, 0;
mov.u64 %rd708, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd709, %rd708;
setp.eq.s64	%p43, %rd709, 0;
or.pred %p44, %p42, %p43;
@%p44 bra BB107_2;

cvt.s64.s32	%rd710, %r43;
mov.u32 %r47, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r47;
mov.u64 %rd711, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd712, %rd711;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd712;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd710;

BB107_2:
bar.sync 0;
mov.u32 %r48, %ctaid.x;
add.s32 %r49, %r48, %r42;
cvt.s64.s32	%rd713, %r49;
mul.lo.s64 %rd714, %rd713, %rd702;
min.s64 %rd8, %rd704, %rd713;
add.s64 %rd715, %rd8, %rd714;
setp.lt.s64	%p45, %rd713, %rd704;
selp.u64	%rd716, 1, 0, %p45;
add.s64 %rd717, %rd716, %rd702;
add.s64 %rd718, %rd717, %rd715;
mul.lo.s64 %rd9, %rd715, %rd703;
mul.lo.s64 %rd719, %rd718, %rd703;
min.s64 %rd720, %rd719, %rd700;
shl.b64 %rd721, %rd720, 3;
add.s64 %rd10, %rd699, %rd721;
cvta.to.global.u64 %rd722, %rd699;
shl.b64 %rd723, %rd9, 3;
add.s64 %rd1517, %rd722, %rd723;
add.s64 %rd1510, %rd699, %rd723;
add.s64 %rd1501, %rd2, %rd723;
setp.eq.s32	%p46, %r49, 0;
@%p46 bra BB107_382;

ld.param.u64 %rd1454, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
cvta.to.global.u64 %rd724, %rd1454;
add.s32 %r52, %r49, -1;
mul.wide.s32 %rd725, %r52, 8;
add.s64 %rd726, %rd724, %rd725;
ld.global.u64 %rd1577, [%rd726];
bar.sync 0;
@%p42 bra BB107_24;

ld.shared.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd1457, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1464, %rd1457;
setp.eq.s64	%p48, %rd16, %rd1464;
mov.u64 %rd1462, %rd16;
@%p48 bra BB107_8;

mov.u64 %rd1463, %rd1462;

BB107_6:
mov.u64 %rd1459, %rd1464;
mov.u64 %rd1462, %rd1463;
mov.u64 %rd1463, %rd1459;
ld.shared.u8 %rs27, [%rd1457];
and.b16 %rs28, %rs27, 1;
setp.eq.b16	%p49, %rs28, 1;
not.pred %p50, %p49;
ld.shared.u64 %rd21, [%rd1457];
setp.lt.u64	%p51, %rd21, 18432;
or.pred %p52, %p50, %p51;
@!%p52 bra BB107_8;
bra.uni BB107_7;

BB107_7:
shr.u64 %rd729, %rd21, 1;
add.s64 %rd730, %rd1457, %rd729;
add.s64 %rd1457, %rd730, 16;
add.s64 %rd731, %rd1463, %rd729;
add.s64 %rd1464, %rd731, 16;
setp.ne.s64	%p53, %rd1464, %rd16;
mov.u64 %rd1462, %rd1463;
@%p53 bra BB107_6;

BB107_8:
setp.eq.s64	%p55, %rd1462, %rd16;
mov.pred %p484, 0;
@%p55 bra BB107_10;

ld.u64 %rd733, [%rd1462];
shr.u64 %rd734, %rd733, 1;
add.s64 %rd735, %rd1462, %rd734;
add.s64 %rd1468, %rd735, 16;
setp.ne.s64	%p484, %rd1468, %rd16;

BB107_10:
@%p484 bra BB107_16;
bra.uni BB107_11;

BB107_16:
ld.u64 %rd32, [%rd1468];
and.b64 %rd750, %rd32, -32;
setp.eq.s64	%p59, %rd750, 18432;
cvt.u16.u64	%rs57, %rd32;
@%p59 bra BB107_19;

add.s64 %rd33, %rd1468, 16;
ld.u64 %rd751, [%rd1468+9232];
and.b64 %rd752, %rd751, 1;
add.s64 %rd753, %rd32, -18464;
and.b64 %rd754, %rd753, -2;
or.b64 %rd755, %rd752, %rd754;
st.u64 [%rd1468+9232], %rd755;
st.u64 [%rd1468+9240], %rd1468;
cvt.u16.u64	%rs30, %rd753;
or.b16 %rs31, %rs30, 1;
and.b64 %rd756, %rd32, 1;
or.b64 %rd757, %rd756, 18432;
st.u64 [%rd1468], %rd757;
st.u8 [%rd1468+9232], %rs31;
ld.u64 %rd758, [%rd1468+9232];
shr.u64 %rd34, %rd758, 1;
add.s64 %rd759, %rd34, %rd33;
add.s64 %rd760, %rd759, 9232;
ld.shared.u64 %rd761, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p60, %rd760, %rd761;
cvt.u16.u64	%rs32, %rd32;
and.b16 %rs57, %rs32, 1;
@%p60 bra BB107_19;

add.s64 %rd762, %rd33, 9216;
st.u64 [%rd759+9240], %rd762;
ld.u8 %rs57, [%rd1468];

BB107_19:
and.b16 %rs33, %rs57, 254;
st.u8 [%rd1468], %rs33;
bra.uni BB107_20;

BB107_382:
sub.s64 %rd1088, %rd10, %rd1510;
setp.lt.s64	%p265, %rd1088, 1;
@%p265 bra BB107_764;

ld.global.u64 %rd1706, [%rd1517];
bar.sync 0;
@%p42 bra BB107_385;

st.global.u64 [%rd1501], %rd1706;

BB107_385:
setp.eq.s32	%p21, %r1, 0;
bar.sync 0;
@!%p21 bra BB107_406;
bra.uni BB107_386;

BB107_386:
ld.shared.u64 %rd356, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd1586, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1593, %rd1586;
setp.eq.s64	%p267, %rd356, %rd1593;
mov.u64 %rd1591, %rd356;
@%p267 bra BB107_390;

mov.u64 %rd1592, %rd1591;

BB107_388:
mov.u64 %rd1588, %rd1593;
mov.u64 %rd1591, %rd1592;
mov.u64 %rd1592, %rd1588;
ld.shared.u8 %rs42, [%rd1586];
and.b16 %rs43, %rs42, 1;
setp.eq.b16	%p268, %rs43, 1;
not.pred %p269, %p268;
ld.shared.u64 %rd361, [%rd1586];
setp.lt.u64	%p270, %rd361, 18432;
or.pred %p271, %p269, %p270;
@!%p271 bra BB107_390;
bra.uni BB107_389;

BB107_389:
shr.u64 %rd1091, %rd361, 1;
add.s64 %rd1092, %rd1586, %rd1091;
add.s64 %rd1586, %rd1092, 16;
add.s64 %rd1093, %rd1592, %rd1091;
add.s64 %rd1593, %rd1093, 16;
setp.ne.s64	%p272, %rd1593, %rd356;
mov.u64 %rd1591, %rd1592;
@%p272 bra BB107_388;

BB107_390:
setp.eq.s64	%p274, %rd1591, %rd356;
mov.pred %p485, 0;
@%p274 bra BB107_392;

ld.u64 %rd1095, [%rd1591];
shr.u64 %rd1096, %rd1095, 1;
add.s64 %rd1097, %rd1591, %rd1096;
add.s64 %rd1597, %rd1097, 16;
setp.ne.s64	%p485, %rd1597, %rd356;

BB107_392:
@%p485 bra BB107_398;
bra.uni BB107_393;

BB107_398:
ld.u64 %rd372, [%rd1597];
and.b64 %rd1112, %rd372, -32;
setp.eq.s64	%p278, %rd1112, 18432;
cvt.u16.u64	%rs58, %rd372;
@%p278 bra BB107_401;

add.s64 %rd373, %rd1597, 16;
ld.u64 %rd1113, [%rd1597+9232];
and.b64 %rd1114, %rd1113, 1;
add.s64 %rd1115, %rd372, -18464;
and.b64 %rd1116, %rd1115, -2;
or.b64 %rd1117, %rd1114, %rd1116;
st.u64 [%rd1597+9232], %rd1117;
st.u64 [%rd1597+9240], %rd1597;
cvt.u16.u64	%rs45, %rd1115;
or.b16 %rs46, %rs45, 1;
and.b64 %rd1118, %rd372, 1;
or.b64 %rd1119, %rd1118, 18432;
st.u64 [%rd1597], %rd1119;
st.u8 [%rd1597+9232], %rs46;
ld.u64 %rd1120, [%rd1597+9232];
shr.u64 %rd374, %rd1120, 1;
add.s64 %rd1121, %rd374, %rd373;
add.s64 %rd1122, %rd1121, 9232;
ld.shared.u64 %rd1123, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p279, %rd1122, %rd1123;
cvt.u16.u64	%rs47, %rd372;
and.b16 %rs58, %rs47, 1;
@%p279 bra BB107_401;

add.s64 %rd1124, %rd373, 9216;
st.u64 [%rd1121+9240], %rd1124;
ld.u8 %rs58, [%rd1597];

BB107_401:
and.b16 %rs48, %rs58, 254;
st.u8 [%rd1597], %rs48;
bra.uni BB107_402;

BB107_11:
mov.u64 %rd737, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd738, %rd737;
sub.s64 %rd739, %rd16, %rd738;
add.s64 %rd740, %rd739, 9232;
ld.shared.u64 %rd741, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p56, %rd740, %rd741;
mov.u64 %rd1466, -1;
mov.u64 %rd1467, %rd16;
@%p56 bra BB107_13;

add.s64 %rd27, %rd16, 9232;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd27;
mov.u64 %rd1466, %rd27;
mov.u64 %rd1467, %rd27;

BB107_13:
mov.u64 %rd28, %rd1467;
setp.eq.s64	%p57, %rd1466, -1;
@%p57 bra BB107_15;

mov.u64 %rd742, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd743, %rd742;
sub.s64 %rd744, %rd16, %rd743;
add.s64 %rd745, %rd742, %rd744;
ld.shared.u64 %rd746, [%rd745];
and.b64 %rd747, %rd746, 1;
or.b64 %rd748, %rd747, 18432;
st.shared.u64 [%rd745], %rd748;
st.shared.u64 [%rd745+8], %rd1462;
mov.u16 %rs29, 0;
st.shared.u8 [%rd745], %rs29;

BB107_15:
mov.u64 %rd1468, %rd16;
setp.eq.s64	%p58, %rd16, %rd28;
mov.u64 %rd1469, 0;
@%p58 bra BB107_21;

BB107_20:
add.s64 %rd1469, %rd1468, 16;

BB107_21:
mov.u64 %rd1470, %rd1469;
setp.ne.s64	%p61, %rd1469, 0;
@%p61 bra BB107_23;

mov.u64 %rd764, 9216;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd764;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd1470, [retval0+0];


	}

BB107_23:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd1470;

BB107_24:
bar.sync 0;
ld.shared.u64 %rd41, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd41; 
selp.u32 %r53, 1, 0, p; 
} 


	setp.eq.s32	%p62, %r53, 0;
sub.s64 %rd42, %rd10, %rd1510;
@%p62 bra BB107_195;

setp.lt.s64	%p63, %rd42, 1;
@%p63 bra BB107_365;

mov.u64 %rd766, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd767, %rd766;
sub.s64 %rd768, %rd41, %rd767;
add.s64 %rd43, %rd766, %rd768;
mov.u64 %rd1471, %rd1510;
cvt.s64.s32	%rd46, %r1;
mul.wide.s32 %rd769, %r1, 8;
add.s64 %rd47, %rd43, %rd769;
mul.wide.s32 %rd48, %r1, -9;
mul.lo.s32 %r54, %r1, 9;
mul.wide.s32 %rd770, %r54, 8;
add.s64 %rd49, %rd43, %rd770;
add.s64 %rd50, %rd1, 8;
add.s32 %r55, %r1, 128;
cvt.s64.s32	%rd51, %r55;
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd52, %r56;
add.s32 %r57, %r1, 384;
cvt.s64.s32	%rd53, %r57;
add.s32 %r58, %r1, 512;
cvt.s64.s32	%rd54, %r58;
add.s32 %r59, %r1, 640;
cvt.s64.s32	%rd55, %r59;
add.s32 %r60, %r1, 768;
cvt.s64.s32	%rd56, %r60;
add.s32 %r61, %r1, 896;
cvt.s64.s32	%rd57, %r61;
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd58, %r62;
add.s32 %r3, %r1, -2;

BB107_27:
mov.u64 %rd60, %rd1577;
mov.u64 %rd1512, %rd1517;
mov.u64 %rd62, %rd1512;
mov.u64 %rd1505, %rd1510;
mov.u64 %rd61, %rd1505;
mov.u64 %rd1498, %rd1501;
mov.u64 %rd63, %rd1498;
mov.u64 %rd59, %rd1471;
sub.s64 %rd771, %rd59, %rd10;
shr.u64 %rd772, %rd771, 3;
neg.s64 %rd773, %rd772;
cvt.u32.u64	%r63, %rd773;
mov.u32 %r64, 1152;
min.s32 %r4, %r63, %r64;
setp.eq.s32	%p64, %r4, 1152;
@%p64 bra BB107_51;
bra.uni BB107_28;

BB107_51:
shl.b64 %rd798, %rd46, 3;
add.s64 %rd799, %rd62, %rd798;
ld.global.u64 %rd800, [%rd799];
ld.global.u64 %rd801, [%rd799+1024];
ld.global.u64 %rd802, [%rd799+2048];
ld.global.u64 %rd803, [%rd799+3072];
ld.global.u64 %rd804, [%rd799+4096];
ld.global.u64 %rd805, [%rd799+5120];
ld.global.u64 %rd806, [%rd799+6144];
ld.global.u64 %rd807, [%rd799+7168];
ld.global.u64 %rd808, [%rd799+8192];
st.shared.u64 [%rd47], %rd800;
st.shared.u64 [%rd47+1024], %rd801;
st.shared.u64 [%rd47+2048], %rd802;
st.shared.u64 [%rd47+3072], %rd803;
st.shared.u64 [%rd47+4096], %rd804;
st.shared.u64 [%rd47+5120], %rd805;
st.shared.u64 [%rd47+6144], %rd806;
st.shared.u64 [%rd47+7168], %rd807;
st.shared.u64 [%rd47+8192], %rd808;
mov.u64 %rd1474, 1152;
bra.uni BB107_52;

BB107_28:
cvt.s64.s32	%rd1474, %r4;
setp.lt.s32	%p65, %r4, 1;
@%p65 bra BB107_52;

shl.b64 %rd774, %rd1474, 3;
add.s64 %rd65, %rd61, %rd774;
mov.u64 %rd1473, %rd43;
mov.u64 %rd1472, %rd61;
mov.u64 %rd1509, %rd61;
mov.u64 %rd1516, %rd62;

BB107_30:
mov.u64 %rd71, %rd1516;
mov.u64 %rd70, %rd1509;
mov.u64 %rd68, %rd1472;
sub.s64 %rd775, %rd68, %rd65;
shr.s64 %rd776, %rd775, 3;
neg.s64 %rd72, %rd776;
setp.gt.s64	%p66, %rd72, 1151;
shl.b64 %rd777, %rd46, 3;
add.s64 %rd73, %rd71, %rd777;
add.s64 %rd74, %rd1473, %rd777;
@%p66 bra BB107_49;
bra.uni BB107_31;

BB107_49:
ld.global.u64 %rd787, [%rd73];
ld.global.u64 %rd788, [%rd73+1024];
ld.global.u64 %rd789, [%rd73+2048];
ld.global.u64 %rd790, [%rd73+3072];
ld.global.u64 %rd791, [%rd73+4096];
ld.global.u64 %rd792, [%rd73+5120];
ld.global.u64 %rd793, [%rd73+6144];
ld.global.u64 %rd794, [%rd73+7168];
ld.global.u64 %rd795, [%rd73+8192];
st.shared.u64 [%rd74], %rd787;
st.shared.u64 [%rd74+1024], %rd788;
st.shared.u64 [%rd74+2048], %rd789;
st.shared.u64 [%rd74+3072], %rd790;
st.shared.u64 [%rd74+4096], %rd791;
st.shared.u64 [%rd74+5120], %rd792;
st.shared.u64 [%rd74+6144], %rd793;
st.shared.u64 [%rd74+7168], %rd794;
st.shared.u64 [%rd74+8192], %rd795;
bra.uni BB107_50;

BB107_31:
setp.ge.s64	%p67, %rd46, %rd72;
@%p67 bra BB107_33;

ld.global.u64 %rd778, [%rd73];
st.shared.u64 [%rd74], %rd778;

BB107_33:
setp.ge.s64	%p68, %rd51, %rd72;
@%p68 bra BB107_35;

ld.global.u64 %rd779, [%rd73+1024];
st.shared.u64 [%rd74+1024], %rd779;

BB107_35:
setp.ge.s64	%p69, %rd52, %rd72;
@%p69 bra BB107_37;

ld.global.u64 %rd780, [%rd73+2048];
st.shared.u64 [%rd74+2048], %rd780;

BB107_37:
setp.ge.s64	%p70, %rd53, %rd72;
@%p70 bra BB107_39;

ld.global.u64 %rd781, [%rd73+3072];
st.shared.u64 [%rd74+3072], %rd781;

BB107_39:
setp.ge.s64	%p71, %rd54, %rd72;
@%p71 bra BB107_41;

ld.global.u64 %rd782, [%rd73+4096];
st.shared.u64 [%rd74+4096], %rd782;

BB107_41:
setp.ge.s64	%p72, %rd55, %rd72;
@%p72 bra BB107_43;

ld.global.u64 %rd783, [%rd73+5120];
st.shared.u64 [%rd74+5120], %rd783;

BB107_43:
setp.ge.s64	%p73, %rd56, %rd72;
@%p73 bra BB107_45;

ld.global.u64 %rd784, [%rd73+6144];
st.shared.u64 [%rd74+6144], %rd784;

BB107_45:
setp.ge.s64	%p74, %rd57, %rd72;
@%p74 bra BB107_47;

ld.global.u64 %rd785, [%rd73+7168];
st.shared.u64 [%rd74+7168], %rd785;

BB107_47:
setp.ge.s64	%p75, %rd58, %rd72;
@%p75 bra BB107_50;

ld.global.u64 %rd786, [%rd73+8192];
st.shared.u64 [%rd74+8192], %rd786;

BB107_50:
add.s64 %rd75, %rd71, 9216;
add.s64 %rd1473, %rd1473, 9216;
add.s64 %rd1472, %rd70, 9216;
mov.u64 %rd77, %rd1472;
sub.s64 %rd796, %rd65, %rd1472;
setp.gt.s64	%p76, %rd796, 0;
mov.u64 %rd1509, %rd77;
mov.u64 %rd1516, %rd75;
@%p76 bra BB107_30;

BB107_52:
bar.sync 0;
shl.b64 %rd809, %rd1474, 3;
add.s64 %rd80, %rd41, %rd809;
and.b64 %rd810, %rd1474, 2305843009213693951;
cvt.u32.u64	%r5, %rd1474;
add.s64 %rd811, %rd810, %rd48;
cvt.u32.u64	%r65, %rd811;
mov.u32 %r66, 9;
min.s32 %r6, %r65, %r66;
mov.u32 %r67, 0;
max.s32 %r7, %r6, %r67;
setp.gt.u32	%p77, %r7, 8;
@%p77 bra BB107_71;
bra.uni BB107_53;

BB107_71:
ld.shared.u64 %rd821, [%rd49];
ld.shared.u64 %rd822, [%rd49+8];
ld.shared.u64 %rd823, [%rd49+16];
ld.shared.u64 %rd824, [%rd49+24];
ld.shared.u64 %rd825, [%rd49+32];
ld.shared.u64 %rd826, [%rd49+40];
ld.shared.u64 %rd827, [%rd49+48];
ld.shared.u64 %rd828, [%rd49+56];
ld.shared.u64 %rd829, [%rd49+64];
st.local.u64 [%rd1], %rd821;
st.local.u64 [%rd1+8], %rd822;
st.local.u64 [%rd1+16], %rd823;
st.local.u64 [%rd1+24], %rd824;
st.local.u64 [%rd1+32], %rd825;
st.local.u64 [%rd1+40], %rd826;
st.local.u64 [%rd1+48], %rd827;
st.local.u64 [%rd1+56], %rd828;
st.local.u64 [%rd1+64], %rd829;
bra.uni BB107_72;

BB107_53:
mov.u64 %rd81, %rd1;
setp.lt.s32	%p78, %r6, 1;
mov.u64 %rd1489, %rd81;
@%p78 bra BB107_55;

ld.shared.u64 %rd812, [%rd49];
st.local.u64 [%rd1], %rd812;
mov.u64 %rd1489, %rd50;

BB107_55:
mov.u64 %rd1475, %rd1489;
mov.u64 %rd1488, %rd1475;
setp.lt.s32	%p79, %r7, 2;
@%p79 bra BB107_57;

ld.shared.u64 %rd813, [%rd49+8];
st.local.u64 [%rd1488], %rd813;
add.s64 %rd1488, %rd1488, 8;

BB107_57:
mov.u64 %rd1487, %rd1488;
setp.lt.s32	%p80, %r7, 3;
@%p80 bra BB107_59;

ld.shared.u64 %rd814, [%rd49+16];
st.local.u64 [%rd1487], %rd814;
add.s64 %rd1487, %rd1487, 8;

BB107_59:
mov.u64 %rd1486, %rd1487;
setp.lt.s32	%p81, %r7, 4;
@%p81 bra BB107_61;

ld.shared.u64 %rd815, [%rd49+24];
st.local.u64 [%rd1486], %rd815;
add.s64 %rd1486, %rd1486, 8;

BB107_61:
mov.u64 %rd1485, %rd1486;
setp.lt.s32	%p82, %r7, 5;
@%p82 bra BB107_63;

ld.shared.u64 %rd816, [%rd49+32];
st.local.u64 [%rd1485], %rd816;
add.s64 %rd1485, %rd1485, 8;

BB107_63:
mov.u64 %rd1484, %rd1485;
setp.lt.s32	%p83, %r7, 6;
@%p83 bra BB107_65;

ld.shared.u64 %rd817, [%rd49+40];
st.local.u64 [%rd1484], %rd817;
add.s64 %rd1484, %rd1484, 8;

BB107_65:
mov.u64 %rd1483, %rd1484;
setp.lt.s32	%p84, %r7, 7;
@%p84 bra BB107_67;

ld.shared.u64 %rd818, [%rd49+48];
st.local.u64 [%rd1483], %rd818;
add.s64 %rd1483, %rd1483, 8;

BB107_67:
mov.u64 %rd1482, %rd1483;
setp.lt.s32	%p85, %r7, 8;
@%p85 bra BB107_69;

ld.shared.u64 %rd819, [%rd49+56];
st.local.u64 [%rd1482], %rd819;
add.s64 %rd1482, %rd1482, 8;

BB107_69:
setp.lt.s32	%p86, %r7, 9;
@%p86 bra BB107_72;

ld.shared.u64 %rd820, [%rd49+64];
st.local.u64 [%rd1482], %rd820;

BB107_72:
setp.eq.s32	%p87, %r7, 0;
@%p87 bra BB107_89;

ld.local.u64 %rd1492, [%rd1];
mul.wide.u32 %rd831, %r7, 8;
add.s64 %rd832, %rd831, 34359738360;
shr.u64 %rd833, %rd832, 3;
cvt.u32.u64	%r8, %rd833;
setp.lt.s32	%p88, %r8, 1;
@%p88 bra BB107_75;

ld.local.u64 %rd834, [%rd1+8];
add.s64 %rd1492, %rd834, %rd1492;

BB107_75:
setp.lt.s32	%p89, %r8, 2;
@%p89 bra BB107_77;

ld.local.u64 %rd835, [%rd1+16];
add.s64 %rd1492, %rd835, %rd1492;

BB107_77:
setp.lt.s32	%p90, %r8, 3;
@%p90 bra BB107_79;

ld.local.u64 %rd836, [%rd1+24];
add.s64 %rd1492, %rd836, %rd1492;

BB107_79:
setp.lt.s32	%p91, %r8, 4;
@%p91 bra BB107_81;

ld.local.u64 %rd837, [%rd1+32];
add.s64 %rd1492, %rd837, %rd1492;

BB107_81:
setp.lt.s32	%p92, %r8, 5;
@%p92 bra BB107_83;

ld.local.u64 %rd838, [%rd1+40];
add.s64 %rd1492, %rd838, %rd1492;

BB107_83:
setp.lt.s32	%p93, %r8, 6;
@%p93 bra BB107_85;

ld.local.u64 %rd839, [%rd1+48];
add.s64 %rd1492, %rd839, %rd1492;

BB107_85:
setp.lt.s32	%p94, %r8, 7;
@%p94 bra BB107_87;

ld.local.u64 %rd840, [%rd1+56];
add.s64 %rd1492, %rd840, %rd1492;

BB107_87:
setp.lt.s32	%p95, %r8, 8;
@%p95 bra BB107_89;

ld.local.u64 %rd841, [%rd1+64];
add.s64 %rd1492, %rd841, %rd1492;

BB107_89:
bar.sync 0;
@%p87 bra BB107_91;

st.shared.u64 [%rd47], %rd1492;

BB107_91:
bar.sync 0;
setp.gt.s32	%p97, %r5, 1151;
mov.u32 %r163, 128;
@%p97 bra BB107_93;

add.s32 %r69, %r5, 8;
mul.hi.s32 %r70, %r69, 954437177;
shr.u32 %r71, %r70, 31;
shr.s32 %r72, %r70, 1;
add.s32 %r163, %r72, %r71;

BB107_93:
setp.eq.s32	%p98, %r163, 128;
@%p98 bra BB107_131;
bra.uni BB107_94;

BB107_131:
@%p42 bra BB107_133;

ld.shared.u64 %rd853, [%rd43];
add.s64 %rd854, %rd853, %rd60;
st.shared.u64 [%rd43], %rd854;

BB107_133:
setp.lt.s32	%p10, %r1, 1;
ld.shared.u64 %rd1491, [%rd47];
bar.sync 0;
@%p10 bra BB107_135;

ld.shared.u64 %rd855, [%rd47+-8];
add.s64 %rd1491, %rd855, %rd1491;

BB107_135:
bar.sync 0;
st.shared.u64 [%rd47], %rd1491;
bar.sync 0;
setp.lt.s32	%p128, %r1, 2;
@%p128 bra BB107_137;

ld.shared.u64 %rd856, [%rd47+-16];
add.s64 %rd1491, %rd856, %rd1491;

BB107_137:
bar.sync 0;
st.shared.u64 [%rd47], %rd1491;
bar.sync 0;
setp.lt.s32	%p129, %r1, 4;
@%p129 bra BB107_139;

ld.shared.u64 %rd857, [%rd47+-32];
add.s64 %rd1491, %rd857, %rd1491;

BB107_139:
bar.sync 0;
st.shared.u64 [%rd47], %rd1491;
bar.sync 0;
setp.lt.s32	%p130, %r1, 8;
@%p130 bra BB107_141;

ld.shared.u64 %rd858, [%rd47+-64];
add.s64 %rd1491, %rd858, %rd1491;

BB107_141:
bar.sync 0;
st.shared.u64 [%rd47], %rd1491;
bar.sync 0;
setp.lt.s32	%p131, %r1, 16;
@%p131 bra BB107_143;

ld.shared.u64 %rd859, [%rd47+-128];
add.s64 %rd1491, %rd859, %rd1491;

BB107_143:
bar.sync 0;
st.shared.u64 [%rd47], %rd1491;
bar.sync 0;
setp.lt.s32	%p132, %r1, 32;
@%p132 bra BB107_145;

ld.shared.u64 %rd860, [%rd47+-256];
add.s64 %rd1491, %rd860, %rd1491;

BB107_145:
bar.sync 0;
st.shared.u64 [%rd47], %rd1491;
bar.sync 0;
setp.lt.s32	%p133, %r1, 64;
@%p133 bra BB107_147;

ld.shared.u64 %rd861, [%rd47+-512];
add.s64 %rd1491, %rd861, %rd1491;

BB107_147:
bar.sync 0;
st.shared.u64 [%rd47], %rd1491;
bar.sync 0;
ld.shared.u64 %rd1578, [%rd43+1016];
setp.eq.s32	%p134, %r1, 0;
mov.u64 %rd1568, %rd60;
@%p134 bra BB107_149;

ld.shared.u64 %rd1568, [%rd47+-8];

BB107_149:
bar.sync 0;
st.shared.u64 [%rd47], %rd1568;
bar.sync 0;
bra.uni BB107_150;

BB107_94:
@%p42 bra BB107_96;

ld.shared.u64 %rd842, [%rd43];
add.s64 %rd843, %rd842, %rd60;
st.shared.u64 [%rd43], %rd843;

BB107_96:
setp.ge.s32	%p100, %r1, %r163;
mov.u64 %rd1576, %rd60;
@%p100 bra BB107_98;

ld.shared.u64 %rd115, [%rd47];
mov.u64 %rd1576, %rd115;

BB107_98:
mov.u64 %rd1541, %rd1576;
mov.u64 %rd1575, %rd1541;
bar.sync 0;
setp.le.s32	%p101, %r1, %r163;
setp.gt.s32	%p102, %r1, 0;
and.pred %p103, %p101, %p102;
@!%p103 bra BB107_100;
bra.uni BB107_99;

BB107_99:
ld.shared.u64 %rd844, [%rd47+-8];
add.s64 %rd1575, %rd844, %rd1575;

BB107_100:
mov.u64 %rd1574, %rd1575;
bar.sync 0;
@%p100 bra BB107_102;

st.shared.u64 [%rd47], %rd1574;

BB107_102:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
setp.lt.s32	%p105, %r3, %r163;
and.pred %p106, %p105, %p3;
@!%p106 bra BB107_104;
bra.uni BB107_103;

BB107_103:
ld.shared.u64 %rd845, [%rd47+-16];
add.s64 %rd1574, %rd845, %rd1574;

BB107_104:
mov.u64 %rd1573, %rd1574;
bar.sync 0;
@%p100 bra BB107_106;

st.shared.u64 [%rd47], %rd1573;

BB107_106:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r73, %r3, -2;
setp.lt.s32	%p108, %r73, %r163;
and.pred %p109, %p108, %p4;
@!%p109 bra BB107_108;
bra.uni BB107_107;

BB107_107:
ld.shared.u64 %rd846, [%rd47+-32];
add.s64 %rd1573, %rd846, %rd1573;

BB107_108:
mov.u64 %rd1572, %rd1573;
bar.sync 0;
@%p100 bra BB107_110;

st.shared.u64 [%rd47], %rd1572;

BB107_110:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r74, %r3, -6;
setp.lt.s32	%p111, %r74, %r163;
and.pred %p112, %p111, %p5;
@!%p112 bra BB107_112;
bra.uni BB107_111;

BB107_111:
ld.shared.u64 %rd847, [%rd47+-64];
add.s64 %rd1572, %rd847, %rd1572;

BB107_112:
mov.u64 %rd1571, %rd1572;
bar.sync 0;
@%p100 bra BB107_114;

st.shared.u64 [%rd47], %rd1571;

BB107_114:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r75, %r3, -14;
setp.lt.s32	%p114, %r75, %r163;
and.pred %p115, %p114, %p6;
@!%p115 bra BB107_116;
bra.uni BB107_115;

BB107_115:
ld.shared.u64 %rd848, [%rd47+-128];
add.s64 %rd1571, %rd848, %rd1571;

BB107_116:
mov.u64 %rd1570, %rd1571;
bar.sync 0;
@%p100 bra BB107_118;

st.shared.u64 [%rd47], %rd1570;

BB107_118:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r76, %r3, -30;
setp.lt.s32	%p117, %r76, %r163;
and.pred %p118, %p117, %p7;
@!%p118 bra BB107_120;
bra.uni BB107_119;

BB107_119:
ld.shared.u64 %rd849, [%rd47+-256];
add.s64 %rd1570, %rd849, %rd1570;

BB107_120:
mov.u64 %rd1569, %rd1570;
bar.sync 0;
@%p100 bra BB107_122;

st.shared.u64 [%rd47], %rd1569;

BB107_122:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r77, %r3, -62;
setp.lt.s32	%p120, %r77, %r163;
and.pred %p121, %p120, %p8;
@!%p121 bra BB107_124;
bra.uni BB107_123;

BB107_123:
ld.shared.u64 %rd850, [%rd47+-512];
add.s64 %rd1569, %rd850, %rd1569;

BB107_124:
bar.sync 0;
@%p100 bra BB107_126;

st.shared.u64 [%rd47], %rd1569;

BB107_126:
setp.lt.s32	%p9, %r1, %r163;
bar.sync 0;
add.s32 %r78, %r163, -1;
mul.wide.s32 %rd851, %r78, 8;
add.s64 %rd852, %rd43, %rd851;
ld.shared.u64 %rd1578, [%rd852];
not.pred %p123, %p9;
setp.eq.s32	%p124, %r1, 0;
or.pred %p125, %p124, %p123;
selp.b64	%rd1490, %rd60, %rd1569, %p9;
@%p125 bra BB107_128;

ld.shared.u64 %rd1490, [%rd47+-8];

BB107_128:
bar.sync 0;
@%p100 bra BB107_130;

st.shared.u64 [%rd47], %rd1490;

BB107_130:
bar.sync 0;

BB107_150:
mov.u64 %rd1577, %rd1578;
@%p87 bra BB107_152;

ld.shared.u64 %rd1492, [%rd47];

BB107_152:
bar.sync 0;
mul.wide.s32 %rd862, %r7, 8;
add.s64 %rd156, %rd1, %rd862;
setp.ge.u64	%p136, %rd1, %rd156;
@%p136 bra BB107_154;

ld.local.u64 %rd863, [%rd1];
add.s64 %rd1492, %rd863, %rd1492;
st.shared.u64 [%rd49], %rd1492;

BB107_154:
setp.ge.u64	%p137, %rd50, %rd156;
@%p137 bra BB107_156;

ld.local.u64 %rd864, [%rd1+8];
add.s64 %rd1492, %rd864, %rd1492;
st.shared.u64 [%rd49+8], %rd1492;

BB107_156:
add.s64 %rd865, %rd50, 8;
setp.ge.u64	%p138, %rd865, %rd156;
@%p138 bra BB107_158;

ld.local.u64 %rd866, [%rd1+16];
add.s64 %rd1492, %rd866, %rd1492;
st.shared.u64 [%rd49+16], %rd1492;

BB107_158:
add.s64 %rd867, %rd50, 16;
setp.ge.u64	%p139, %rd867, %rd156;
@%p139 bra BB107_160;

ld.local.u64 %rd868, [%rd1+24];
add.s64 %rd1492, %rd868, %rd1492;
st.shared.u64 [%rd49+24], %rd1492;

BB107_160:
add.s64 %rd869, %rd50, 24;
setp.ge.u64	%p140, %rd869, %rd156;
@%p140 bra BB107_162;

ld.local.u64 %rd870, [%rd1+32];
add.s64 %rd1492, %rd870, %rd1492;
st.shared.u64 [%rd49+32], %rd1492;

BB107_162:
add.s64 %rd871, %rd50, 32;
setp.ge.u64	%p141, %rd871, %rd156;
@%p141 bra BB107_164;

ld.local.u64 %rd872, [%rd1+40];
add.s64 %rd1492, %rd872, %rd1492;
st.shared.u64 [%rd49+40], %rd1492;

BB107_164:
add.s64 %rd873, %rd50, 40;
setp.ge.u64	%p142, %rd873, %rd156;
@%p142 bra BB107_166;

ld.local.u64 %rd874, [%rd1+48];
add.s64 %rd1492, %rd874, %rd1492;
st.shared.u64 [%rd49+48], %rd1492;

BB107_166:
add.s64 %rd875, %rd50, 48;
setp.ge.u64	%p143, %rd875, %rd156;
@%p143 bra BB107_168;

ld.local.u64 %rd876, [%rd1+56];
add.s64 %rd1492, %rd876, %rd1492;
st.shared.u64 [%rd49+56], %rd1492;

BB107_168:
add.s64 %rd877, %rd50, 56;
setp.ge.u64	%p144, %rd877, %rd156;
@%p144 bra BB107_170;

ld.local.u64 %rd878, [%rd1+64];
add.s64 %rd879, %rd878, %rd1492;
st.shared.u64 [%rd49+64], %rd879;

BB107_170:
bar.sync 0;
@%p64 bra BB107_193;
bra.uni BB107_171;

BB107_193:
shl.b64 %rd900, %rd46, 3;
add.s64 %rd901, %rd63, %rd900;
ld.shared.u64 %rd902, [%rd47];
ld.shared.u64 %rd903, [%rd47+1024];
ld.shared.u64 %rd904, [%rd47+2048];
ld.shared.u64 %rd905, [%rd47+3072];
ld.shared.u64 %rd906, [%rd47+4096];
ld.shared.u64 %rd907, [%rd47+5120];
ld.shared.u64 %rd908, [%rd47+6144];
ld.shared.u64 %rd909, [%rd47+7168];
ld.shared.u64 %rd910, [%rd47+8192];
st.global.u64 [%rd901], %rd902;
st.global.u64 [%rd901+1024], %rd903;
st.global.u64 [%rd901+2048], %rd904;
st.global.u64 [%rd901+3072], %rd905;
st.global.u64 [%rd901+4096], %rd906;
st.global.u64 [%rd901+5120], %rd907;
st.global.u64 [%rd901+6144], %rd908;
st.global.u64 [%rd901+7168], %rd909;
st.global.u64 [%rd901+8192], %rd910;
bra.uni BB107_194;

BB107_171:
add.s64 %rd173, %rd43, %rd809;
mov.u64 %rd1494, %rd41;
mov.u64 %rd1493, %rd43;
setp.ge.u64	%p145, %rd43, %rd173;
mov.u64 %rd1500, %rd63;
@%p145 bra BB107_194;

BB107_172:
mov.u64 %rd178, %rd1500;
sub.s64 %rd179, %rd80, %rd1494;
setp.gt.s64	%p146, %rd179, 9208;
shl.b64 %rd881, %rd46, 3;
add.s64 %rd180, %rd1493, %rd881;
add.s64 %rd181, %rd178, %rd881;
@%p146 bra BB107_191;
bra.uni BB107_173;

BB107_191:
ld.shared.u64 %rd891, [%rd180];
ld.shared.u64 %rd892, [%rd180+1024];
ld.shared.u64 %rd893, [%rd180+2048];
ld.shared.u64 %rd894, [%rd180+3072];
ld.shared.u64 %rd895, [%rd180+4096];
ld.shared.u64 %rd896, [%rd180+5120];
ld.shared.u64 %rd897, [%rd180+6144];
ld.shared.u64 %rd898, [%rd180+7168];
ld.shared.u64 %rd899, [%rd180+8192];
st.global.u64 [%rd181], %rd891;
st.global.u64 [%rd181+1024], %rd892;
st.global.u64 [%rd181+2048], %rd893;
st.global.u64 [%rd181+3072], %rd894;
st.global.u64 [%rd181+4096], %rd895;
st.global.u64 [%rd181+5120], %rd896;
st.global.u64 [%rd181+6144], %rd897;
st.global.u64 [%rd181+7168], %rd898;
st.global.u64 [%rd181+8192], %rd899;
bra.uni BB107_192;

BB107_173:
shr.s64 %rd182, %rd179, 3;
setp.ge.s64	%p147, %rd46, %rd182;
@%p147 bra BB107_175;

ld.shared.u64 %rd882, [%rd180];
st.global.u64 [%rd181], %rd882;

BB107_175:
setp.ge.s64	%p148, %rd51, %rd182;
@%p148 bra BB107_177;

ld.shared.u64 %rd883, [%rd180+1024];
st.global.u64 [%rd181+1024], %rd883;

BB107_177:
setp.ge.s64	%p149, %rd52, %rd182;
@%p149 bra BB107_179;

ld.shared.u64 %rd884, [%rd180+2048];
st.global.u64 [%rd181+2048], %rd884;

BB107_179:
setp.ge.s64	%p150, %rd53, %rd182;
@%p150 bra BB107_181;

ld.shared.u64 %rd885, [%rd180+3072];
st.global.u64 [%rd181+3072], %rd885;

BB107_181:
setp.ge.s64	%p151, %rd54, %rd182;
@%p151 bra BB107_183;

ld.shared.u64 %rd886, [%rd180+4096];
st.global.u64 [%rd181+4096], %rd886;

BB107_183:
setp.ge.s64	%p152, %rd55, %rd182;
@%p152 bra BB107_185;

ld.shared.u64 %rd887, [%rd180+5120];
st.global.u64 [%rd181+5120], %rd887;

BB107_185:
setp.ge.s64	%p153, %rd56, %rd182;
@%p153 bra BB107_187;

ld.shared.u64 %rd888, [%rd180+6144];
st.global.u64 [%rd181+6144], %rd888;

BB107_187:
setp.ge.s64	%p154, %rd57, %rd182;
@%p154 bra BB107_189;

ld.shared.u64 %rd889, [%rd180+7168];
st.global.u64 [%rd181+7168], %rd889;

BB107_189:
setp.ge.s64	%p155, %rd58, %rd182;
@%p155 bra BB107_192;

ld.shared.u64 %rd890, [%rd180+8192];
st.global.u64 [%rd181+8192], %rd890;

BB107_192:
add.s64 %rd1493, %rd1493, 9216;
add.s64 %rd1494, %rd1494, 9216;
add.s64 %rd185, %rd178, 9216;
setp.lt.u64	%p156, %rd1493, %rd173;
mov.u64 %rd1500, %rd185;
@%p156 bra BB107_172;

BB107_194:
bar.sync 0;
add.s64 %rd1517, %rd62, 9216;
add.s64 %rd1501, %rd63, 9216;
add.s64 %rd1471, %rd61, 9216;
mov.u64 %rd1510, %rd1471;
sub.s64 %rd911, %rd10, %rd1471;
setp.gt.s64	%p157, %rd911, 0;
@%p157 bra BB107_27;
bra.uni BB107_365;

BB107_195:
setp.lt.s64	%p158, %rd42, 1;
@%p158 bra BB107_365;

mov.u32 %r161, %ctaid.x;
mov.u64 %rd1496, %rd1510;
cvt.s64.s32	%rd192, %r1;
mul.wide.s32 %rd205, %r1, 8;
add.s64 %rd193, %rd41, %rd205;
mul.wide.s32 %rd194, %r1, -9;
mul.lo.s32 %r79, %r1, 9;
mul.wide.s32 %rd913, %r79, 8;
add.s64 %rd195, %rd41, %rd913;
add.s64 %rd196, %rd1, 8;
add.s32 %r80, %r1, 128;
cvt.s64.s32	%rd197, %r80;
add.s32 %r81, %r1, 256;
cvt.s64.s32	%rd198, %r81;
add.s32 %r82, %r1, 384;
cvt.s64.s32	%rd199, %r82;
add.s32 %r83, %r1, 512;
cvt.s64.s32	%rd200, %r83;
add.s32 %r84, %r1, 640;
cvt.s64.s32	%rd201, %r84;
add.s32 %r85, %r1, 768;
cvt.s64.s32	%rd202, %r85;
add.s32 %r86, %r1, 896;
cvt.s64.s32	%rd203, %r86;
add.s32 %r87, %r1, 1024;
cvt.s64.s32	%rd204, %r87;
add.s32 %r11, %r1, -2;
add.s32 %r89, %r42, %r161;
cvt.s64.s32	%rd914, %r89;
mul.lo.s64 %rd915, %rd702, %rd914;
add.s64 %rd916, %rd8, %rd915;
mul.lo.s64 %rd917, %rd703, %rd916;
add.s64 %rd206, %rd917, %rd192;
mov.u64 %rd1495, 0;
mov.u64 %rd1499, %rd1501;
mov.u64 %rd1508, %rd1510;
mov.u64 %rd1515, %rd1517;
mov.u64 %rd1566, %rd1577;

BB107_197:
mov.u64 %rd209, %rd1566;
mov.u64 %rd1513, %rd1515;
mov.u64 %rd211, %rd1513;
mov.u64 %rd1506, %rd1508;
mov.u64 %rd210, %rd1506;
mov.u64 %rd208, %rd1496;
sub.s64 %rd918, %rd208, %rd10;
shr.u64 %rd919, %rd918, 3;
neg.s64 %rd920, %rd919;
cvt.u32.u64	%r90, %rd920;
mov.u32 %r91, 1152;
min.s32 %r12, %r90, %r91;
setp.eq.s32	%p159, %r12, 1152;
@%p159 bra BB107_221;
bra.uni BB107_198;

BB107_221:
shl.b64 %rd945, %rd192, 3;
add.s64 %rd946, %rd211, %rd945;
ld.global.u64 %rd947, [%rd946];
st.u64 [%rd193], %rd947;
ld.global.u64 %rd948, [%rd946+1024];
st.u64 [%rd193+1024], %rd948;
ld.global.u64 %rd949, [%rd946+2048];
st.u64 [%rd193+2048], %rd949;
ld.global.u64 %rd950, [%rd946+3072];
st.u64 [%rd193+3072], %rd950;
ld.global.u64 %rd951, [%rd946+4096];
st.u64 [%rd193+4096], %rd951;
ld.global.u64 %rd952, [%rd946+5120];
st.u64 [%rd193+5120], %rd952;
ld.global.u64 %rd953, [%rd946+6144];
st.u64 [%rd193+6144], %rd953;
ld.global.u64 %rd954, [%rd946+7168];
st.u64 [%rd193+7168], %rd954;
ld.global.u64 %rd955, [%rd946+8192];
st.u64 [%rd193+8192], %rd955;
mov.u64 %rd1518, 1152;
bra.uni BB107_222;

BB107_198:
cvt.s64.s32	%rd1518, %r12;
setp.lt.s32	%p160, %r12, 1;
@%p160 bra BB107_222;

shl.b64 %rd921, %rd1518, 3;
add.s64 %rd214, %rd210, %rd921;
mov.u64 %rd1503, %rd41;
mov.u64 %rd1502, %rd210;
mov.u64 %rd1507, %rd210;
mov.u64 %rd1514, %rd211;

BB107_200:
mov.u64 %rd220, %rd1514;
mov.u64 %rd219, %rd1507;
mov.u64 %rd217, %rd1502;
sub.s64 %rd922, %rd217, %rd214;
shr.s64 %rd923, %rd922, 3;
neg.s64 %rd221, %rd923;
setp.gt.s64	%p161, %rd221, 1151;
shl.b64 %rd924, %rd192, 3;
add.s64 %rd222, %rd220, %rd924;
add.s64 %rd223, %rd1503, %rd924;
@%p161 bra BB107_219;
bra.uni BB107_201;

BB107_219:
ld.global.u64 %rd934, [%rd222];
st.u64 [%rd223], %rd934;
ld.global.u64 %rd935, [%rd222+1024];
st.u64 [%rd223+1024], %rd935;
ld.global.u64 %rd936, [%rd222+2048];
st.u64 [%rd223+2048], %rd936;
ld.global.u64 %rd937, [%rd222+3072];
st.u64 [%rd223+3072], %rd937;
ld.global.u64 %rd938, [%rd222+4096];
st.u64 [%rd223+4096], %rd938;
ld.global.u64 %rd939, [%rd222+5120];
st.u64 [%rd223+5120], %rd939;
ld.global.u64 %rd940, [%rd222+6144];
st.u64 [%rd223+6144], %rd940;
ld.global.u64 %rd941, [%rd222+7168];
st.u64 [%rd223+7168], %rd941;
ld.global.u64 %rd942, [%rd222+8192];
st.u64 [%rd223+8192], %rd942;
bra.uni BB107_220;

BB107_201:
setp.ge.s64	%p162, %rd192, %rd221;
@%p162 bra BB107_203;

ld.global.u64 %rd925, [%rd222];
st.u64 [%rd223], %rd925;

BB107_203:
setp.ge.s64	%p163, %rd197, %rd221;
@%p163 bra BB107_205;

ld.global.u64 %rd926, [%rd222+1024];
st.u64 [%rd223+1024], %rd926;

BB107_205:
setp.ge.s64	%p164, %rd198, %rd221;
@%p164 bra BB107_207;

ld.global.u64 %rd927, [%rd222+2048];
st.u64 [%rd223+2048], %rd927;

BB107_207:
setp.ge.s64	%p165, %rd199, %rd221;
@%p165 bra BB107_209;

ld.global.u64 %rd928, [%rd222+3072];
st.u64 [%rd223+3072], %rd928;

BB107_209:
setp.ge.s64	%p166, %rd200, %rd221;
@%p166 bra BB107_211;

ld.global.u64 %rd929, [%rd222+4096];
st.u64 [%rd223+4096], %rd929;

BB107_211:
setp.ge.s64	%p167, %rd201, %rd221;
@%p167 bra BB107_213;

ld.global.u64 %rd930, [%rd222+5120];
st.u64 [%rd223+5120], %rd930;

BB107_213:
setp.ge.s64	%p168, %rd202, %rd221;
@%p168 bra BB107_215;

ld.global.u64 %rd931, [%rd222+6144];
st.u64 [%rd223+6144], %rd931;

BB107_215:
setp.ge.s64	%p169, %rd203, %rd221;
@%p169 bra BB107_217;

ld.global.u64 %rd932, [%rd222+7168];
st.u64 [%rd223+7168], %rd932;

BB107_217:
setp.ge.s64	%p170, %rd204, %rd221;
@%p170 bra BB107_220;

ld.global.u64 %rd933, [%rd222+8192];
st.u64 [%rd223+8192], %rd933;

BB107_220:
add.s64 %rd224, %rd220, 9216;
add.s64 %rd1503, %rd1503, 9216;
add.s64 %rd1502, %rd219, 9216;
mov.u64 %rd226, %rd1502;
sub.s64 %rd943, %rd214, %rd1502;
setp.gt.s64	%p171, %rd943, 0;
mov.u64 %rd1507, %rd226;
mov.u64 %rd1514, %rd224;
@%p171 bra BB107_200;

BB107_222:
bar.sync 0;
shl.b64 %rd956, %rd1518, 3;
add.s64 %rd229, %rd41, %rd956;
and.b64 %rd957, %rd1518, 2305843009213693951;
cvt.u32.u64	%r13, %rd1518;
add.s64 %rd958, %rd957, %rd194;
cvt.u32.u64	%r92, %rd958;
mov.u32 %r93, 9;
min.s32 %r14, %r92, %r93;
mov.u32 %r94, 0;
max.s32 %r15, %r14, %r94;
setp.gt.u32	%p172, %r15, 8;
@%p172 bra BB107_241;
bra.uni BB107_223;

BB107_241:
ld.u64 %rd968, [%rd195];
st.local.u64 [%rd1], %rd968;
ld.u64 %rd969, [%rd195+8];
st.local.u64 [%rd1+8], %rd969;
ld.u64 %rd970, [%rd195+16];
st.local.u64 [%rd1+16], %rd970;
ld.u64 %rd971, [%rd195+24];
st.local.u64 [%rd1+24], %rd971;
ld.u64 %rd972, [%rd195+32];
st.local.u64 [%rd1+32], %rd972;
ld.u64 %rd973, [%rd195+40];
st.local.u64 [%rd1+40], %rd973;
ld.u64 %rd974, [%rd195+48];
st.local.u64 [%rd1+48], %rd974;
ld.u64 %rd975, [%rd195+56];
st.local.u64 [%rd1+56], %rd975;
ld.u64 %rd976, [%rd195+64];
st.local.u64 [%rd1+64], %rd976;
bra.uni BB107_242;

BB107_223:
mov.u64 %rd230, %rd1;
setp.lt.s32	%p173, %r14, 1;
mov.u64 %rd1533, %rd230;
@%p173 bra BB107_225;

ld.u64 %rd959, [%rd195];
st.local.u64 [%rd1], %rd959;
mov.u64 %rd1533, %rd196;

BB107_225:
mov.u64 %rd1519, %rd1533;
mov.u64 %rd1532, %rd1519;
setp.lt.s32	%p174, %r15, 2;
@%p174 bra BB107_227;

ld.u64 %rd960, [%rd195+8];
st.local.u64 [%rd1532], %rd960;
add.s64 %rd1532, %rd1532, 8;

BB107_227:
mov.u64 %rd1531, %rd1532;
setp.lt.s32	%p175, %r15, 3;
@%p175 bra BB107_229;

ld.u64 %rd961, [%rd195+16];
st.local.u64 [%rd1531], %rd961;
add.s64 %rd1531, %rd1531, 8;

BB107_229:
mov.u64 %rd1530, %rd1531;
setp.lt.s32	%p176, %r15, 4;
@%p176 bra BB107_231;

ld.u64 %rd962, [%rd195+24];
st.local.u64 [%rd1530], %rd962;
add.s64 %rd1530, %rd1530, 8;

BB107_231:
mov.u64 %rd1529, %rd1530;
setp.lt.s32	%p177, %r15, 5;
@%p177 bra BB107_233;

ld.u64 %rd963, [%rd195+32];
st.local.u64 [%rd1529], %rd963;
add.s64 %rd1529, %rd1529, 8;

BB107_233:
mov.u64 %rd1528, %rd1529;
setp.lt.s32	%p178, %r15, 6;
@%p178 bra BB107_235;

ld.u64 %rd964, [%rd195+40];
st.local.u64 [%rd1528], %rd964;
add.s64 %rd1528, %rd1528, 8;

BB107_235:
mov.u64 %rd1527, %rd1528;
setp.lt.s32	%p179, %r15, 7;
@%p179 bra BB107_237;

ld.u64 %rd965, [%rd195+48];
st.local.u64 [%rd1527], %rd965;
add.s64 %rd1527, %rd1527, 8;

BB107_237:
mov.u64 %rd1526, %rd1527;
setp.lt.s32	%p180, %r15, 8;
@%p180 bra BB107_239;

ld.u64 %rd966, [%rd195+56];
st.local.u64 [%rd1526], %rd966;
add.s64 %rd1526, %rd1526, 8;

BB107_239:
setp.lt.s32	%p181, %r15, 9;
@%p181 bra BB107_242;

ld.u64 %rd967, [%rd195+64];
st.local.u64 [%rd1526], %rd967;

BB107_242:
setp.eq.s32	%p182, %r15, 0;
@%p182 bra BB107_259;

ld.local.u64 %rd1579, [%rd1];
mul.wide.u32 %rd978, %r15, 8;
add.s64 %rd979, %rd978, 34359738360;
shr.u64 %rd980, %rd979, 3;
cvt.u32.u64	%r16, %rd980;
setp.lt.s32	%p183, %r16, 1;
@%p183 bra BB107_245;

ld.local.u64 %rd981, [%rd1+8];
add.s64 %rd1579, %rd981, %rd1579;

BB107_245:
setp.lt.s32	%p184, %r16, 2;
@%p184 bra BB107_247;

ld.local.u64 %rd982, [%rd1+16];
add.s64 %rd1579, %rd982, %rd1579;

BB107_247:
setp.lt.s32	%p185, %r16, 3;
@%p185 bra BB107_249;

ld.local.u64 %rd983, [%rd1+24];
add.s64 %rd1579, %rd983, %rd1579;

BB107_249:
setp.lt.s32	%p186, %r16, 4;
@%p186 bra BB107_251;

ld.local.u64 %rd984, [%rd1+32];
add.s64 %rd1579, %rd984, %rd1579;

BB107_251:
setp.lt.s32	%p187, %r16, 5;
@%p187 bra BB107_253;

ld.local.u64 %rd985, [%rd1+40];
add.s64 %rd1579, %rd985, %rd1579;

BB107_253:
setp.lt.s32	%p188, %r16, 6;
@%p188 bra BB107_255;

ld.local.u64 %rd986, [%rd1+48];
add.s64 %rd1579, %rd986, %rd1579;

BB107_255:
setp.lt.s32	%p189, %r16, 7;
@%p189 bra BB107_257;

ld.local.u64 %rd987, [%rd1+56];
add.s64 %rd1579, %rd987, %rd1579;

BB107_257:
setp.lt.s32	%p190, %r16, 8;
@%p190 bra BB107_259;

ld.local.u64 %rd988, [%rd1+64];
add.s64 %rd1579, %rd988, %rd1579;

BB107_259:
bar.sync 0;
@%p182 bra BB107_261;

st.u64 [%rd193], %rd1579;

BB107_261:
bar.sync 0;
setp.gt.s32	%p192, %r13, 1151;
mov.u32 %r164, 128;
@%p192 bra BB107_263;

add.s32 %r96, %r13, 8;
mul.hi.s32 %r97, %r96, 954437177;
shr.u32 %r98, %r97, 31;
shr.s32 %r99, %r97, 1;
add.s32 %r164, %r99, %r98;

BB107_263:
setp.eq.s32	%p193, %r164, 128;
@%p193 bra BB107_301;
bra.uni BB107_264;

BB107_301:
@%p42 bra BB107_303;

ld.u64 %rd1000, [%rd41];
add.s64 %rd1001, %rd1000, %rd209;
st.u64 [%rd41], %rd1001;

BB107_303:
setp.lt.s32	%p19, %r1, 1;
ld.u64 %rd1535, [%rd193];
bar.sync 0;
@%p19 bra BB107_305;

ld.u64 %rd1002, [%rd193+-8];
add.s64 %rd1535, %rd1002, %rd1535;

BB107_305:
bar.sync 0;
st.u64 [%rd193], %rd1535;
bar.sync 0;
setp.lt.s32	%p223, %r1, 2;
@%p223 bra BB107_307;

ld.u64 %rd1003, [%rd193+-16];
add.s64 %rd1535, %rd1003, %rd1535;

BB107_307:
bar.sync 0;
st.u64 [%rd193], %rd1535;
bar.sync 0;
setp.lt.s32	%p224, %r1, 4;
@%p224 bra BB107_309;

ld.u64 %rd1004, [%rd193+-32];
add.s64 %rd1535, %rd1004, %rd1535;

BB107_309:
bar.sync 0;
st.u64 [%rd193], %rd1535;
bar.sync 0;
setp.lt.s32	%p225, %r1, 8;
@%p225 bra BB107_311;

ld.u64 %rd1005, [%rd193+-64];
add.s64 %rd1535, %rd1005, %rd1535;

BB107_311:
bar.sync 0;
st.u64 [%rd193], %rd1535;
bar.sync 0;
setp.lt.s32	%p226, %r1, 16;
@%p226 bra BB107_313;

ld.u64 %rd1006, [%rd193+-128];
add.s64 %rd1535, %rd1006, %rd1535;

BB107_313:
bar.sync 0;
st.u64 [%rd193], %rd1535;
bar.sync 0;
setp.lt.s32	%p227, %r1, 32;
@%p227 bra BB107_315;

ld.u64 %rd1007, [%rd193+-256];
add.s64 %rd1535, %rd1007, %rd1535;

BB107_315:
bar.sync 0;
st.u64 [%rd193], %rd1535;
bar.sync 0;
setp.lt.s32	%p228, %r1, 64;
@%p228 bra BB107_317;

ld.u64 %rd1008, [%rd193+-512];
add.s64 %rd1535, %rd1008, %rd1535;

BB107_317:
bar.sync 0;
st.u64 [%rd193], %rd1535;
bar.sync 0;
ld.u64 %rd1567, [%rd41+1016];
setp.eq.s32	%p229, %r1, 0;
mov.u64 %rd1557, %rd209;
@%p229 bra BB107_319;

ld.u64 %rd1557, [%rd193+-8];

BB107_319:
bar.sync 0;
st.u64 [%rd193], %rd1557;
bar.sync 0;
bra.uni BB107_320;

BB107_264:
@%p42 bra BB107_266;

ld.u64 %rd989, [%rd41];
add.s64 %rd990, %rd989, %rd209;
st.u64 [%rd41], %rd990;

BB107_266:
setp.ge.s32	%p195, %r1, %r164;
mov.u64 %rd1565, %rd209;
@%p195 bra BB107_268;

ld.u64 %rd264, [%rd193];
mov.u64 %rd1565, %rd264;

BB107_268:
mov.u64 %rd1550, %rd1565;
mov.u64 %rd1564, %rd1550;
bar.sync 0;
setp.le.s32	%p196, %r1, %r164;
setp.gt.s32	%p197, %r1, 0;
and.pred %p198, %p196, %p197;
@!%p198 bra BB107_270;
bra.uni BB107_269;

BB107_269:
ld.u64 %rd991, [%rd193+-8];
add.s64 %rd1564, %rd991, %rd1564;

BB107_270:
mov.u64 %rd1563, %rd1564;
bar.sync 0;
@%p195 bra BB107_272;

st.u64 [%rd193], %rd1563;

BB107_272:
setp.gt.s32	%p12, %r1, 1;
bar.sync 0;
setp.lt.s32	%p200, %r11, %r164;
and.pred %p201, %p200, %p12;
@!%p201 bra BB107_274;
bra.uni BB107_273;

BB107_273:
ld.u64 %rd992, [%rd193+-16];
add.s64 %rd1563, %rd992, %rd1563;

BB107_274:
mov.u64 %rd1562, %rd1563;
bar.sync 0;
@%p195 bra BB107_276;

st.u64 [%rd193], %rd1562;

BB107_276:
setp.gt.s32	%p13, %r1, 3;
bar.sync 0;
add.s32 %r100, %r11, -2;
setp.lt.s32	%p203, %r100, %r164;
and.pred %p204, %p203, %p13;
@!%p204 bra BB107_278;
bra.uni BB107_277;

BB107_277:
ld.u64 %rd993, [%rd193+-32];
add.s64 %rd1562, %rd993, %rd1562;

BB107_278:
mov.u64 %rd1561, %rd1562;
bar.sync 0;
@%p195 bra BB107_280;

st.u64 [%rd193], %rd1561;

BB107_280:
setp.gt.s32	%p14, %r1, 7;
bar.sync 0;
add.s32 %r101, %r11, -6;
setp.lt.s32	%p206, %r101, %r164;
and.pred %p207, %p206, %p14;
@!%p207 bra BB107_282;
bra.uni BB107_281;

BB107_281:
ld.u64 %rd994, [%rd193+-64];
add.s64 %rd1561, %rd994, %rd1561;

BB107_282:
mov.u64 %rd1560, %rd1561;
bar.sync 0;
@%p195 bra BB107_284;

st.u64 [%rd193], %rd1560;

BB107_284:
setp.gt.s32	%p15, %r1, 15;
bar.sync 0;
add.s32 %r102, %r11, -14;
setp.lt.s32	%p209, %r102, %r164;
and.pred %p210, %p209, %p15;
@!%p210 bra BB107_286;
bra.uni BB107_285;

BB107_285:
ld.u64 %rd995, [%rd193+-128];
add.s64 %rd1560, %rd995, %rd1560;

BB107_286:
mov.u64 %rd1559, %rd1560;
bar.sync 0;
@%p195 bra BB107_288;

st.u64 [%rd193], %rd1559;

BB107_288:
setp.gt.s32	%p16, %r1, 31;
bar.sync 0;
add.s32 %r103, %r11, -30;
setp.lt.s32	%p212, %r103, %r164;
and.pred %p213, %p212, %p16;
@!%p213 bra BB107_290;
bra.uni BB107_289;

BB107_289:
ld.u64 %rd996, [%rd193+-256];
add.s64 %rd1559, %rd996, %rd1559;

BB107_290:
mov.u64 %rd1558, %rd1559;
bar.sync 0;
@%p195 bra BB107_292;

st.u64 [%rd193], %rd1558;

BB107_292:
setp.gt.s32	%p17, %r1, 63;
bar.sync 0;
add.s32 %r104, %r11, -62;
setp.lt.s32	%p215, %r104, %r164;
and.pred %p216, %p215, %p17;
@!%p216 bra BB107_294;
bra.uni BB107_293;

BB107_293:
ld.u64 %rd997, [%rd193+-512];
add.s64 %rd1558, %rd997, %rd1558;

BB107_294:
bar.sync 0;
@%p195 bra BB107_296;

st.u64 [%rd193], %rd1558;

BB107_296:
setp.lt.s32	%p18, %r1, %r164;
bar.sync 0;
add.s32 %r105, %r164, -1;
mul.wide.s32 %rd998, %r105, 8;
add.s64 %rd999, %rd41, %rd998;
ld.u64 %rd1567, [%rd999];
not.pred %p218, %p18;
setp.eq.s32	%p219, %r1, 0;
or.pred %p220, %p219, %p218;
selp.b64	%rd1534, %rd209, %rd1558, %p18;
@%p220 bra BB107_298;

ld.u64 %rd1534, [%rd193+-8];

BB107_298:
bar.sync 0;
@%p195 bra BB107_300;

st.u64 [%rd193], %rd1534;

BB107_300:
bar.sync 0;

BB107_320:
mov.u64 %rd1566, %rd1567;
@%p182 bra BB107_322;

ld.u64 %rd1579, [%rd193];

BB107_322:
bar.sync 0;
mul.wide.s32 %rd1009, %r15, 8;
add.s64 %rd305, %rd1, %rd1009;
setp.ge.u64	%p231, %rd1, %rd305;
@%p231 bra BB107_324;

ld.local.u64 %rd1010, [%rd1];
add.s64 %rd1579, %rd1010, %rd1579;
st.u64 [%rd195], %rd1579;

BB107_324:
setp.ge.u64	%p232, %rd196, %rd305;
@%p232 bra BB107_326;

ld.local.u64 %rd1011, [%rd1+8];
add.s64 %rd1579, %rd1011, %rd1579;
st.u64 [%rd195+8], %rd1579;

BB107_326:
add.s64 %rd1012, %rd196, 8;
setp.ge.u64	%p233, %rd1012, %rd305;
@%p233 bra BB107_328;

ld.local.u64 %rd1013, [%rd1+16];
add.s64 %rd1579, %rd1013, %rd1579;
st.u64 [%rd195+16], %rd1579;

BB107_328:
add.s64 %rd1014, %rd196, 16;
setp.ge.u64	%p234, %rd1014, %rd305;
@%p234 bra BB107_330;

ld.local.u64 %rd1015, [%rd1+24];
add.s64 %rd1579, %rd1015, %rd1579;
st.u64 [%rd195+24], %rd1579;

BB107_330:
add.s64 %rd1016, %rd196, 24;
setp.ge.u64	%p235, %rd1016, %rd305;
@%p235 bra BB107_332;

ld.local.u64 %rd1017, [%rd1+32];
add.s64 %rd1579, %rd1017, %rd1579;
st.u64 [%rd195+32], %rd1579;

BB107_332:
add.s64 %rd1018, %rd196, 32;
setp.ge.u64	%p236, %rd1018, %rd305;
@%p236 bra BB107_334;

ld.local.u64 %rd1019, [%rd1+40];
add.s64 %rd1579, %rd1019, %rd1579;
st.u64 [%rd195+40], %rd1579;

BB107_334:
add.s64 %rd1020, %rd196, 40;
setp.ge.u64	%p237, %rd1020, %rd305;
@%p237 bra BB107_336;

ld.local.u64 %rd1021, [%rd1+48];
add.s64 %rd1579, %rd1021, %rd1579;
st.u64 [%rd195+48], %rd1579;

BB107_336:
add.s64 %rd1022, %rd196, 48;
setp.ge.u64	%p238, %rd1022, %rd305;
@%p238 bra BB107_338;

ld.local.u64 %rd1023, [%rd1+56];
add.s64 %rd1579, %rd1023, %rd1579;
st.u64 [%rd195+56], %rd1579;

BB107_338:
add.s64 %rd1024, %rd196, 56;
setp.ge.u64	%p239, %rd1024, %rd305;
@%p239 bra BB107_340;

ld.local.u64 %rd1025, [%rd1+64];
add.s64 %rd1026, %rd1025, %rd1579;
st.u64 [%rd195+64], %rd1026;

BB107_340:
bar.sync 0;
@%p159 bra BB107_363;
bra.uni BB107_341;

BB107_363:
shl.b64 %rd1047, %rd192, 3;
add.s64 %rd1048, %rd1499, %rd1047;
ld.u64 %rd1049, [%rd193];
st.global.u64 [%rd1048], %rd1049;
ld.u64 %rd1050, [%rd193+1024];
st.global.u64 [%rd1048+1024], %rd1050;
ld.u64 %rd1051, [%rd193+2048];
st.global.u64 [%rd1048+2048], %rd1051;
ld.u64 %rd1052, [%rd193+3072];
st.global.u64 [%rd1048+3072], %rd1052;
ld.u64 %rd1053, [%rd193+4096];
st.global.u64 [%rd1048+4096], %rd1053;
ld.u64 %rd1054, [%rd193+5120];
st.global.u64 [%rd1048+5120], %rd1054;
ld.u64 %rd1055, [%rd193+6144];
st.global.u64 [%rd1048+6144], %rd1055;
ld.u64 %rd1056, [%rd193+7168];
st.global.u64 [%rd1048+7168], %rd1056;
ld.u64 %rd1057, [%rd193+8192];
st.global.u64 [%rd1048+8192], %rd1057;
bra.uni BB107_364;

BB107_341:
add.s64 %rd1027, %rd206, %rd1495;
shl.b64 %rd1028, %rd1027, 3;
add.s64 %rd1580, %rd2, %rd1028;
mov.u64 %rd1581, %rd41;
setp.ge.u64	%p240, %rd41, %rd229;
@%p240 bra BB107_364;

BB107_342:
sub.s64 %rd326, %rd229, %rd1581;
setp.gt.s64	%p241, %rd326, 9208;
add.s64 %rd327, %rd1581, %rd205;
@%p241 bra BB107_361;
bra.uni BB107_343;

BB107_361:
ld.u64 %rd1038, [%rd327];
st.global.u64 [%rd1580], %rd1038;
ld.u64 %rd1039, [%rd327+1024];
st.global.u64 [%rd1580+1024], %rd1039;
ld.u64 %rd1040, [%rd327+2048];
st.global.u64 [%rd1580+2048], %rd1040;
ld.u64 %rd1041, [%rd327+3072];
st.global.u64 [%rd1580+3072], %rd1041;
ld.u64 %rd1042, [%rd327+4096];
st.global.u64 [%rd1580+4096], %rd1042;
ld.u64 %rd1043, [%rd327+5120];
st.global.u64 [%rd1580+5120], %rd1043;
ld.u64 %rd1044, [%rd327+6144];
st.global.u64 [%rd1580+6144], %rd1044;
ld.u64 %rd1045, [%rd327+7168];
st.global.u64 [%rd1580+7168], %rd1045;
ld.u64 %rd1046, [%rd327+8192];
st.global.u64 [%rd1580+8192], %rd1046;
bra.uni BB107_362;

BB107_343:
shr.s64 %rd328, %rd326, 3;
setp.ge.s64	%p242, %rd192, %rd328;
@%p242 bra BB107_345;

ld.u64 %rd1029, [%rd327];
st.global.u64 [%rd1580], %rd1029;

BB107_345:
setp.ge.s64	%p243, %rd197, %rd328;
@%p243 bra BB107_347;

ld.u64 %rd1030, [%rd327+1024];
st.global.u64 [%rd1580+1024], %rd1030;

BB107_347:
setp.ge.s64	%p244, %rd198, %rd328;
@%p244 bra BB107_349;

ld.u64 %rd1031, [%rd327+2048];
st.global.u64 [%rd1580+2048], %rd1031;

BB107_349:
setp.ge.s64	%p245, %rd199, %rd328;
@%p245 bra BB107_351;

ld.u64 %rd1032, [%rd327+3072];
st.global.u64 [%rd1580+3072], %rd1032;

BB107_351:
setp.ge.s64	%p246, %rd200, %rd328;
@%p246 bra BB107_353;

ld.u64 %rd1033, [%rd327+4096];
st.global.u64 [%rd1580+4096], %rd1033;

BB107_353:
setp.ge.s64	%p247, %rd201, %rd328;
@%p247 bra BB107_355;

ld.u64 %rd1034, [%rd327+5120];
st.global.u64 [%rd1580+5120], %rd1034;

BB107_355:
setp.ge.s64	%p248, %rd202, %rd328;
@%p248 bra BB107_357;

ld.u64 %rd1035, [%rd327+6144];
st.global.u64 [%rd1580+6144], %rd1035;

BB107_357:
setp.ge.s64	%p249, %rd203, %rd328;
@%p249 bra BB107_359;

ld.u64 %rd1036, [%rd327+7168];
st.global.u64 [%rd1580+7168], %rd1036;

BB107_359:
setp.ge.s64	%p250, %rd204, %rd328;
@%p250 bra BB107_362;

ld.u64 %rd1037, [%rd327+8192];
st.global.u64 [%rd1580+8192], %rd1037;

BB107_362:
add.s64 %rd1581, %rd1581, 9216;
add.s64 %rd1580, %rd1580, 9216;
setp.lt.u64	%p251, %rd1581, %rd229;
@%p251 bra BB107_342;

BB107_364:
bar.sync 0;
add.s64 %rd1515, %rd211, 9216;
add.s64 %rd1499, %rd1499, 9216;
add.s64 %rd1496, %rd210, 9216;
mov.u64 %rd1508, %rd1496;
sub.s64 %rd1058, %rd10, %rd1496;
setp.gt.s64	%p252, %rd1058, 0;
add.s64 %rd1495, %rd1495, 1152;
@%p252 bra BB107_197;

BB107_365:
@%p42 bra BB107_381;


	{ 
.reg .pred p; 
isspacep.shared p, %rd41; 
selp.u32 %r106, 1, 0, p; 
} 


	setp.eq.s32	%p254, %r106, 0;
@%p254 bra BB107_380;

mov.u64 %rd1060, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1061, %rd1060;
sub.s64 %rd337, %rd41, %rd1061;
setp.eq.s64	%p255, %rd41, 0;
@%p255 bra BB107_381;

add.s64 %rd1062, %rd337, -16;
add.s64 %rd1064, %rd1060, %rd1062;
add.s64 %rd339, %rd1061, %rd1062;
ld.shared.u8 %rs34, [%rd1064];
or.b16 %rs35, %rs34, 1;
st.shared.u8 [%rd1064], %rs35;
ld.shared.u64 %rd340, [%rd1064+8];
setp.eq.s64	%p256, %rd340, 0;
mov.u64 %rd1585, %rd339;
@%p256 bra BB107_374;

mov.u64 %rd341, %rd339;
ld.u8 %rs36, [%rd340];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p257, %rs37, 1;
mov.u64 %rd1585, %rd341;
@!%p257 bra BB107_374;
bra.uni BB107_370;

BB107_370:
ld.u64 %rd343, [%rd340];
shr.u64 %rd344, %rd343, 1;
add.s64 %rd345, %rd340, 16;
add.s64 %rd346, %rd345, %rd344;
ld.shared.u64 %rd1066, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p258, %rd346, %rd1066;
mov.u64 %rd1585, %rd340;
@%p258 bra BB107_374;

ld.u8 %rs38, [%rd346];
and.b16 %rs39, %rs38, 1;
setp.eq.b16	%p259, %rs39, 1;
mov.u64 %rd1582, %rd340;
mov.u64 %rd1585, %rd1582;
@!%p259 bra BB107_374;
bra.uni BB107_372;

BB107_372:
ld.u64 %rd1067, [%rd346];
shr.u64 %rd1068, %rd1067, 1;
add.s64 %rd1069, %rd1068, %rd344;
add.s64 %rd1070, %rd1069, 16;
shl.b64 %rd1071, %rd1070, 1;
and.b64 %rd1072, %rd343, 1;
or.b64 %rd1073, %rd1071, %rd1072;
st.u64 [%rd340], %rd1073;
and.b64 %rd347, %rd1070, 9223372036854775807;
add.s64 %rd1074, %rd345, %rd347;
ld.shared.u64 %rd1075, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p260, %rd1074, %rd1075;
mov.u64 %rd1583, %rd340;
mov.u64 %rd1585, %rd1583;
@%p260 bra BB107_374;

add.s64 %rd1076, %rd347, %rd345;
st.u64 [%rd1076+8], %rd340;
mov.u64 %rd1585, %rd340;

BB107_374:
ld.u64 %rd350, [%rd1585];
shr.u64 %rd351, %rd350, 1;
add.s64 %rd352, %rd1585, 16;
add.s64 %rd353, %rd352, %rd351;
ld.shared.u64 %rd1077, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p261, %rd353, %rd1077;
@%p261 bra BB107_378;

ld.u8 %rs40, [%rd353];
and.b16 %rs41, %rs40, 1;
setp.eq.b16	%p262, %rs41, 1;
@!%p262 bra BB107_381;
bra.uni BB107_376;

BB107_376:
ld.u64 %rd1078, [%rd353];
shr.u64 %rd1079, %rd1078, 1;
add.s64 %rd1080, %rd1079, %rd351;
add.s64 %rd1081, %rd1080, 16;
shl.b64 %rd1082, %rd1081, 1;
and.b64 %rd1083, %rd350, 1;
or.b64 %rd1084, %rd1082, %rd1083;
st.u64 [%rd1585], %rd1084;
and.b64 %rd354, %rd1081, 9223372036854775807;
add.s64 %rd1085, %rd352, %rd354;
ld.shared.u64 %rd1086, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p263, %rd1085, %rd1086;
@%p263 bra BB107_381;

add.s64 %rd1087, %rd354, %rd352;
st.u64 [%rd1087+8], %rd1585;
bra.uni BB107_381;

BB107_380:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd41;
call.uni 
free, 
(
param0
);


	}

BB107_381:
bar.sync 0;
bra.uni BB107_764;

BB107_393:
mov.u64 %rd1099, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1100, %rd1099;
sub.s64 %rd1101, %rd356, %rd1100;
add.s64 %rd1102, %rd1101, 9232;
ld.shared.u64 %rd1103, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p275, %rd1102, %rd1103;
mov.u64 %rd1595, -1;
mov.u64 %rd1596, %rd356;
@%p275 bra BB107_395;

add.s64 %rd367, %rd356, 9232;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd367;
mov.u64 %rd1595, %rd367;
mov.u64 %rd1596, %rd367;

BB107_395:
mov.u64 %rd368, %rd1596;
setp.eq.s64	%p276, %rd1595, -1;
@%p276 bra BB107_397;

mov.u64 %rd1104, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1105, %rd1104;
sub.s64 %rd1106, %rd356, %rd1105;
add.s64 %rd1107, %rd1104, %rd1106;
ld.shared.u64 %rd1108, [%rd1107];
and.b64 %rd1109, %rd1108, 1;
or.b64 %rd1110, %rd1109, 18432;
st.shared.u64 [%rd1107], %rd1110;
st.shared.u64 [%rd1107+8], %rd1591;
mov.u16 %rs44, 0;
st.shared.u8 [%rd1107], %rs44;

BB107_397:
mov.u64 %rd1597, %rd356;
setp.eq.s64	%p277, %rd356, %rd368;
mov.u64 %rd1598, 0;
@%p277 bra BB107_403;

BB107_402:
add.s64 %rd1598, %rd1597, 16;

BB107_403:
mov.u64 %rd1599, %rd1598;
setp.ne.s64	%p280, %rd1598, 0;
@%p280 bra BB107_405;

mov.u64 %rd1126, 9216;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd1126;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd1599, [retval0+0];


	}

BB107_405:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd1599;

BB107_406:
ld.param.u64 %rd1456, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd1455, %rd1456;
add.s64 %rd1129, %rd723, 8;
add.s64 %rd1646, %rd1455, %rd1129;
add.s64 %rd1639, %rd1456, %rd1129;
add.s64 %rd1630, %rd2, %rd1129;
bar.sync 0;
ld.shared.u64 %rd385, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd385; 
selp.u32 %r107, 1, 0, p; 
} 


	setp.eq.s32	%p281, %r107, 0;
sub.s64 %rd386, %rd10, %rd1639;
@%p281 bra BB107_577;

setp.lt.s64	%p282, %rd386, 1;
@%p282 bra BB107_747;

mov.u64 %rd1131, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1132, %rd1131;
sub.s64 %rd1133, %rd385, %rd1132;
add.s64 %rd387, %rd1131, %rd1133;
mov.u64 %rd1600, %rd1639;
cvt.s64.s32	%rd390, %r1;
mul.wide.s32 %rd1134, %r1, 8;
add.s64 %rd391, %rd387, %rd1134;
mul.wide.s32 %rd392, %r1, -9;
mul.lo.s32 %r108, %r1, 9;
mul.wide.s32 %rd1135, %r108, 8;
add.s64 %rd393, %rd387, %rd1135;
add.s64 %rd394, %rd1, 8;
add.s32 %r109, %r1, 128;
cvt.s64.s32	%rd395, %r109;
add.s32 %r110, %r1, 256;
cvt.s64.s32	%rd396, %r110;
add.s32 %r111, %r1, 384;
cvt.s64.s32	%rd397, %r111;
add.s32 %r112, %r1, 512;
cvt.s64.s32	%rd398, %r112;
add.s32 %r113, %r1, 640;
cvt.s64.s32	%rd399, %r113;
add.s32 %r114, %r1, 768;
cvt.s64.s32	%rd400, %r114;
add.s32 %r115, %r1, 896;
cvt.s64.s32	%rd401, %r115;
add.s32 %r116, %r1, 1024;
cvt.s64.s32	%rd402, %r116;
add.s32 %r19, %r1, -2;

BB107_409:
mov.u64 %rd404, %rd1706;
mov.u64 %rd1641, %rd1646;
mov.u64 %rd406, %rd1641;
mov.u64 %rd1634, %rd1639;
mov.u64 %rd405, %rd1634;
mov.u64 %rd1627, %rd1630;
mov.u64 %rd407, %rd1627;
mov.u64 %rd403, %rd1600;
sub.s64 %rd1136, %rd403, %rd10;
shr.u64 %rd1137, %rd1136, 3;
neg.s64 %rd1138, %rd1137;
cvt.u32.u64	%r117, %rd1138;
mov.u32 %r118, 1152;
min.s32 %r20, %r117, %r118;
setp.eq.s32	%p283, %r20, 1152;
@%p283 bra BB107_433;
bra.uni BB107_410;

BB107_433:
shl.b64 %rd1163, %rd390, 3;
add.s64 %rd1164, %rd406, %rd1163;
ld.global.u64 %rd1165, [%rd1164];
ld.global.u64 %rd1166, [%rd1164+1024];
ld.global.u64 %rd1167, [%rd1164+2048];
ld.global.u64 %rd1168, [%rd1164+3072];
ld.global.u64 %rd1169, [%rd1164+4096];
ld.global.u64 %rd1170, [%rd1164+5120];
ld.global.u64 %rd1171, [%rd1164+6144];
ld.global.u64 %rd1172, [%rd1164+7168];
ld.global.u64 %rd1173, [%rd1164+8192];
st.shared.u64 [%rd391], %rd1165;
st.shared.u64 [%rd391+1024], %rd1166;
st.shared.u64 [%rd391+2048], %rd1167;
st.shared.u64 [%rd391+3072], %rd1168;
st.shared.u64 [%rd391+4096], %rd1169;
st.shared.u64 [%rd391+5120], %rd1170;
st.shared.u64 [%rd391+6144], %rd1171;
st.shared.u64 [%rd391+7168], %rd1172;
st.shared.u64 [%rd391+8192], %rd1173;
mov.u64 %rd1603, 1152;
bra.uni BB107_434;

BB107_410:
cvt.s64.s32	%rd1603, %r20;
setp.lt.s32	%p284, %r20, 1;
@%p284 bra BB107_434;

shl.b64 %rd1139, %rd1603, 3;
add.s64 %rd409, %rd405, %rd1139;
mov.u64 %rd1602, %rd387;
mov.u64 %rd1601, %rd405;
mov.u64 %rd1638, %rd405;
mov.u64 %rd1645, %rd406;

BB107_412:
mov.u64 %rd415, %rd1645;
mov.u64 %rd414, %rd1638;
mov.u64 %rd412, %rd1601;
sub.s64 %rd1140, %rd412, %rd409;
shr.s64 %rd1141, %rd1140, 3;
neg.s64 %rd416, %rd1141;
setp.gt.s64	%p285, %rd416, 1151;
shl.b64 %rd1142, %rd390, 3;
add.s64 %rd417, %rd415, %rd1142;
add.s64 %rd418, %rd1602, %rd1142;
@%p285 bra BB107_431;
bra.uni BB107_413;

BB107_431:
ld.global.u64 %rd1152, [%rd417];
ld.global.u64 %rd1153, [%rd417+1024];
ld.global.u64 %rd1154, [%rd417+2048];
ld.global.u64 %rd1155, [%rd417+3072];
ld.global.u64 %rd1156, [%rd417+4096];
ld.global.u64 %rd1157, [%rd417+5120];
ld.global.u64 %rd1158, [%rd417+6144];
ld.global.u64 %rd1159, [%rd417+7168];
ld.global.u64 %rd1160, [%rd417+8192];
st.shared.u64 [%rd418], %rd1152;
st.shared.u64 [%rd418+1024], %rd1153;
st.shared.u64 [%rd418+2048], %rd1154;
st.shared.u64 [%rd418+3072], %rd1155;
st.shared.u64 [%rd418+4096], %rd1156;
st.shared.u64 [%rd418+5120], %rd1157;
st.shared.u64 [%rd418+6144], %rd1158;
st.shared.u64 [%rd418+7168], %rd1159;
st.shared.u64 [%rd418+8192], %rd1160;
bra.uni BB107_432;

BB107_413:
setp.ge.s64	%p286, %rd390, %rd416;
@%p286 bra BB107_415;

ld.global.u64 %rd1143, [%rd417];
st.shared.u64 [%rd418], %rd1143;

BB107_415:
setp.ge.s64	%p287, %rd395, %rd416;
@%p287 bra BB107_417;

ld.global.u64 %rd1144, [%rd417+1024];
st.shared.u64 [%rd418+1024], %rd1144;

BB107_417:
setp.ge.s64	%p288, %rd396, %rd416;
@%p288 bra BB107_419;

ld.global.u64 %rd1145, [%rd417+2048];
st.shared.u64 [%rd418+2048], %rd1145;

BB107_419:
setp.ge.s64	%p289, %rd397, %rd416;
@%p289 bra BB107_421;

ld.global.u64 %rd1146, [%rd417+3072];
st.shared.u64 [%rd418+3072], %rd1146;

BB107_421:
setp.ge.s64	%p290, %rd398, %rd416;
@%p290 bra BB107_423;

ld.global.u64 %rd1147, [%rd417+4096];
st.shared.u64 [%rd418+4096], %rd1147;

BB107_423:
setp.ge.s64	%p291, %rd399, %rd416;
@%p291 bra BB107_425;

ld.global.u64 %rd1148, [%rd417+5120];
st.shared.u64 [%rd418+5120], %rd1148;

BB107_425:
setp.ge.s64	%p292, %rd400, %rd416;
@%p292 bra BB107_427;

ld.global.u64 %rd1149, [%rd417+6144];
st.shared.u64 [%rd418+6144], %rd1149;

BB107_427:
setp.ge.s64	%p293, %rd401, %rd416;
@%p293 bra BB107_429;

ld.global.u64 %rd1150, [%rd417+7168];
st.shared.u64 [%rd418+7168], %rd1150;

BB107_429:
setp.ge.s64	%p294, %rd402, %rd416;
@%p294 bra BB107_432;

ld.global.u64 %rd1151, [%rd417+8192];
st.shared.u64 [%rd418+8192], %rd1151;

BB107_432:
add.s64 %rd419, %rd415, 9216;
add.s64 %rd1602, %rd1602, 9216;
add.s64 %rd1601, %rd414, 9216;
mov.u64 %rd421, %rd1601;
sub.s64 %rd1161, %rd409, %rd1601;
setp.gt.s64	%p295, %rd1161, 0;
mov.u64 %rd1638, %rd421;
mov.u64 %rd1645, %rd419;
@%p295 bra BB107_412;

BB107_434:
bar.sync 0;
shl.b64 %rd1174, %rd1603, 3;
add.s64 %rd424, %rd385, %rd1174;
and.b64 %rd1175, %rd1603, 2305843009213693951;
cvt.u32.u64	%r21, %rd1603;
add.s64 %rd1176, %rd1175, %rd392;
cvt.u32.u64	%r119, %rd1176;
mov.u32 %r120, 9;
min.s32 %r22, %r119, %r120;
mov.u32 %r121, 0;
max.s32 %r23, %r22, %r121;
setp.gt.u32	%p296, %r23, 8;
@%p296 bra BB107_453;
bra.uni BB107_435;

BB107_453:
ld.shared.u64 %rd1186, [%rd393];
ld.shared.u64 %rd1187, [%rd393+8];
ld.shared.u64 %rd1188, [%rd393+16];
ld.shared.u64 %rd1189, [%rd393+24];
ld.shared.u64 %rd1190, [%rd393+32];
ld.shared.u64 %rd1191, [%rd393+40];
ld.shared.u64 %rd1192, [%rd393+48];
ld.shared.u64 %rd1193, [%rd393+56];
ld.shared.u64 %rd1194, [%rd393+64];
st.local.u64 [%rd1], %rd1186;
st.local.u64 [%rd1+8], %rd1187;
st.local.u64 [%rd1+16], %rd1188;
st.local.u64 [%rd1+24], %rd1189;
st.local.u64 [%rd1+32], %rd1190;
st.local.u64 [%rd1+40], %rd1191;
st.local.u64 [%rd1+48], %rd1192;
st.local.u64 [%rd1+56], %rd1193;
st.local.u64 [%rd1+64], %rd1194;
bra.uni BB107_454;

BB107_435:
mov.u64 %rd425, %rd1;
setp.lt.s32	%p297, %r22, 1;
mov.u64 %rd1618, %rd425;
@%p297 bra BB107_437;

ld.shared.u64 %rd1177, [%rd393];
st.local.u64 [%rd1], %rd1177;
mov.u64 %rd1618, %rd394;

BB107_437:
mov.u64 %rd1604, %rd1618;
mov.u64 %rd1617, %rd1604;
setp.lt.s32	%p298, %r23, 2;
@%p298 bra BB107_439;

ld.shared.u64 %rd1178, [%rd393+8];
st.local.u64 [%rd1617], %rd1178;
add.s64 %rd1617, %rd1617, 8;

BB107_439:
mov.u64 %rd1616, %rd1617;
setp.lt.s32	%p299, %r23, 3;
@%p299 bra BB107_441;

ld.shared.u64 %rd1179, [%rd393+16];
st.local.u64 [%rd1616], %rd1179;
add.s64 %rd1616, %rd1616, 8;

BB107_441:
mov.u64 %rd1615, %rd1616;
setp.lt.s32	%p300, %r23, 4;
@%p300 bra BB107_443;

ld.shared.u64 %rd1180, [%rd393+24];
st.local.u64 [%rd1615], %rd1180;
add.s64 %rd1615, %rd1615, 8;

BB107_443:
mov.u64 %rd1614, %rd1615;
setp.lt.s32	%p301, %r23, 5;
@%p301 bra BB107_445;

ld.shared.u64 %rd1181, [%rd393+32];
st.local.u64 [%rd1614], %rd1181;
add.s64 %rd1614, %rd1614, 8;

BB107_445:
mov.u64 %rd1613, %rd1614;
setp.lt.s32	%p302, %r23, 6;
@%p302 bra BB107_447;

ld.shared.u64 %rd1182, [%rd393+40];
st.local.u64 [%rd1613], %rd1182;
add.s64 %rd1613, %rd1613, 8;

BB107_447:
mov.u64 %rd1612, %rd1613;
setp.lt.s32	%p303, %r23, 7;
@%p303 bra BB107_449;

ld.shared.u64 %rd1183, [%rd393+48];
st.local.u64 [%rd1612], %rd1183;
add.s64 %rd1612, %rd1612, 8;

BB107_449:
mov.u64 %rd1611, %rd1612;
setp.lt.s32	%p304, %r23, 8;
@%p304 bra BB107_451;

ld.shared.u64 %rd1184, [%rd393+56];
st.local.u64 [%rd1611], %rd1184;
add.s64 %rd1611, %rd1611, 8;

BB107_451:
setp.lt.s32	%p305, %r23, 9;
@%p305 bra BB107_454;

ld.shared.u64 %rd1185, [%rd393+64];
st.local.u64 [%rd1611], %rd1185;

BB107_454:
setp.eq.s32	%p306, %r23, 0;
@%p306 bra BB107_471;

ld.local.u64 %rd1621, [%rd1];
mul.wide.u32 %rd1196, %r23, 8;
add.s64 %rd1197, %rd1196, 34359738360;
shr.u64 %rd1198, %rd1197, 3;
cvt.u32.u64	%r24, %rd1198;
setp.lt.s32	%p307, %r24, 1;
@%p307 bra BB107_457;

ld.local.u64 %rd1199, [%rd1+8];
add.s64 %rd1621, %rd1199, %rd1621;

BB107_457:
setp.lt.s32	%p308, %r24, 2;
@%p308 bra BB107_459;

ld.local.u64 %rd1200, [%rd1+16];
add.s64 %rd1621, %rd1200, %rd1621;

BB107_459:
setp.lt.s32	%p309, %r24, 3;
@%p309 bra BB107_461;

ld.local.u64 %rd1201, [%rd1+24];
add.s64 %rd1621, %rd1201, %rd1621;

BB107_461:
setp.lt.s32	%p310, %r24, 4;
@%p310 bra BB107_463;

ld.local.u64 %rd1202, [%rd1+32];
add.s64 %rd1621, %rd1202, %rd1621;

BB107_463:
setp.lt.s32	%p311, %r24, 5;
@%p311 bra BB107_465;

ld.local.u64 %rd1203, [%rd1+40];
add.s64 %rd1621, %rd1203, %rd1621;

BB107_465:
setp.lt.s32	%p312, %r24, 6;
@%p312 bra BB107_467;

ld.local.u64 %rd1204, [%rd1+48];
add.s64 %rd1621, %rd1204, %rd1621;

BB107_467:
setp.lt.s32	%p313, %r24, 7;
@%p313 bra BB107_469;

ld.local.u64 %rd1205, [%rd1+56];
add.s64 %rd1621, %rd1205, %rd1621;

BB107_469:
setp.lt.s32	%p314, %r24, 8;
@%p314 bra BB107_471;

ld.local.u64 %rd1206, [%rd1+64];
add.s64 %rd1621, %rd1206, %rd1621;

BB107_471:
bar.sync 0;
@%p306 bra BB107_473;

st.shared.u64 [%rd391], %rd1621;

BB107_473:
bar.sync 0;
setp.gt.s32	%p316, %r21, 1151;
mov.u32 %r165, 128;
@%p316 bra BB107_475;

add.s32 %r123, %r21, 8;
mul.hi.s32 %r124, %r123, 954437177;
shr.u32 %r125, %r124, 31;
shr.s32 %r126, %r124, 1;
add.s32 %r165, %r126, %r125;

BB107_475:
setp.eq.s32	%p317, %r165, 128;
@%p317 bra BB107_513;
bra.uni BB107_476;

BB107_513:
@%p42 bra BB107_515;

ld.shared.u64 %rd1218, [%rd387];
add.s64 %rd1219, %rd1218, %rd404;
st.shared.u64 [%rd387], %rd1219;

BB107_515:
setp.lt.s32	%p31, %r1, 1;
ld.shared.u64 %rd1620, [%rd391];
bar.sync 0;
@%p31 bra BB107_517;

ld.shared.u64 %rd1220, [%rd391+-8];
add.s64 %rd1620, %rd1220, %rd1620;

BB107_517:
bar.sync 0;
st.shared.u64 [%rd391], %rd1620;
bar.sync 0;
setp.lt.s32	%p347, %r1, 2;
@%p347 bra BB107_519;

ld.shared.u64 %rd1221, [%rd391+-16];
add.s64 %rd1620, %rd1221, %rd1620;

BB107_519:
bar.sync 0;
st.shared.u64 [%rd391], %rd1620;
bar.sync 0;
setp.lt.s32	%p348, %r1, 4;
@%p348 bra BB107_521;

ld.shared.u64 %rd1222, [%rd391+-32];
add.s64 %rd1620, %rd1222, %rd1620;

BB107_521:
bar.sync 0;
st.shared.u64 [%rd391], %rd1620;
bar.sync 0;
setp.lt.s32	%p349, %r1, 8;
@%p349 bra BB107_523;

ld.shared.u64 %rd1223, [%rd391+-64];
add.s64 %rd1620, %rd1223, %rd1620;

BB107_523:
bar.sync 0;
st.shared.u64 [%rd391], %rd1620;
bar.sync 0;
setp.lt.s32	%p350, %r1, 16;
@%p350 bra BB107_525;

ld.shared.u64 %rd1224, [%rd391+-128];
add.s64 %rd1620, %rd1224, %rd1620;

BB107_525:
bar.sync 0;
st.shared.u64 [%rd391], %rd1620;
bar.sync 0;
setp.lt.s32	%p351, %r1, 32;
@%p351 bra BB107_527;

ld.shared.u64 %rd1225, [%rd391+-256];
add.s64 %rd1620, %rd1225, %rd1620;

BB107_527:
bar.sync 0;
st.shared.u64 [%rd391], %rd1620;
bar.sync 0;
setp.lt.s32	%p352, %r1, 64;
@%p352 bra BB107_529;

ld.shared.u64 %rd1226, [%rd391+-512];
add.s64 %rd1620, %rd1226, %rd1620;

BB107_529:
bar.sync 0;
st.shared.u64 [%rd391], %rd1620;
bar.sync 0;
ld.shared.u64 %rd1707, [%rd387+1016];
mov.u64 %rd1697, %rd404;
@%p21 bra BB107_531;

ld.shared.u64 %rd1697, [%rd391+-8];

BB107_531:
bar.sync 0;
st.shared.u64 [%rd391], %rd1697;
bar.sync 0;
bra.uni BB107_532;

BB107_476:
@%p42 bra BB107_478;

ld.shared.u64 %rd1207, [%rd387];
add.s64 %rd1208, %rd1207, %rd404;
st.shared.u64 [%rd387], %rd1208;

BB107_478:
setp.ge.s32	%p319, %r1, %r165;
mov.u64 %rd1705, %rd404;
@%p319 bra BB107_480;

ld.shared.u64 %rd459, [%rd391];
mov.u64 %rd1705, %rd459;

BB107_480:
mov.u64 %rd1670, %rd1705;
mov.u64 %rd1704, %rd1670;
bar.sync 0;
setp.le.s32	%p320, %r1, %r165;
setp.gt.s32	%p321, %r1, 0;
and.pred %p322, %p320, %p321;
@!%p322 bra BB107_482;
bra.uni BB107_481;

BB107_481:
ld.shared.u64 %rd1209, [%rd391+-8];
add.s64 %rd1704, %rd1209, %rd1704;

BB107_482:
mov.u64 %rd1703, %rd1704;
bar.sync 0;
@%p319 bra BB107_484;

st.shared.u64 [%rd391], %rd1703;

BB107_484:
setp.gt.s32	%p24, %r1, 1;
bar.sync 0;
setp.lt.s32	%p324, %r19, %r165;
and.pred %p325, %p324, %p24;
@!%p325 bra BB107_486;
bra.uni BB107_485;

BB107_485:
ld.shared.u64 %rd1210, [%rd391+-16];
add.s64 %rd1703, %rd1210, %rd1703;

BB107_486:
mov.u64 %rd1702, %rd1703;
bar.sync 0;
@%p319 bra BB107_488;

st.shared.u64 [%rd391], %rd1702;

BB107_488:
setp.gt.s32	%p25, %r1, 3;
bar.sync 0;
add.s32 %r127, %r19, -2;
setp.lt.s32	%p327, %r127, %r165;
and.pred %p328, %p327, %p25;
@!%p328 bra BB107_490;
bra.uni BB107_489;

BB107_489:
ld.shared.u64 %rd1211, [%rd391+-32];
add.s64 %rd1702, %rd1211, %rd1702;

BB107_490:
mov.u64 %rd1701, %rd1702;
bar.sync 0;
@%p319 bra BB107_492;

st.shared.u64 [%rd391], %rd1701;

BB107_492:
setp.gt.s32	%p26, %r1, 7;
bar.sync 0;
add.s32 %r128, %r19, -6;
setp.lt.s32	%p330, %r128, %r165;
and.pred %p331, %p330, %p26;
@!%p331 bra BB107_494;
bra.uni BB107_493;

BB107_493:
ld.shared.u64 %rd1212, [%rd391+-64];
add.s64 %rd1701, %rd1212, %rd1701;

BB107_494:
mov.u64 %rd1700, %rd1701;
bar.sync 0;
@%p319 bra BB107_496;

st.shared.u64 [%rd391], %rd1700;

BB107_496:
setp.gt.s32	%p27, %r1, 15;
bar.sync 0;
add.s32 %r129, %r19, -14;
setp.lt.s32	%p333, %r129, %r165;
and.pred %p334, %p333, %p27;
@!%p334 bra BB107_498;
bra.uni BB107_497;

BB107_497:
ld.shared.u64 %rd1213, [%rd391+-128];
add.s64 %rd1700, %rd1213, %rd1700;

BB107_498:
mov.u64 %rd1699, %rd1700;
bar.sync 0;
@%p319 bra BB107_500;

st.shared.u64 [%rd391], %rd1699;

BB107_500:
setp.gt.s32	%p28, %r1, 31;
bar.sync 0;
add.s32 %r130, %r19, -30;
setp.lt.s32	%p336, %r130, %r165;
and.pred %p337, %p336, %p28;
@!%p337 bra BB107_502;
bra.uni BB107_501;

BB107_501:
ld.shared.u64 %rd1214, [%rd391+-256];
add.s64 %rd1699, %rd1214, %rd1699;

BB107_502:
mov.u64 %rd1698, %rd1699;
bar.sync 0;
@%p319 bra BB107_504;

st.shared.u64 [%rd391], %rd1698;

BB107_504:
setp.gt.s32	%p29, %r1, 63;
bar.sync 0;
add.s32 %r131, %r19, -62;
setp.lt.s32	%p339, %r131, %r165;
and.pred %p340, %p339, %p29;
@!%p340 bra BB107_506;
bra.uni BB107_505;

BB107_505:
ld.shared.u64 %rd1215, [%rd391+-512];
add.s64 %rd1698, %rd1215, %rd1698;

BB107_506:
bar.sync 0;
@%p319 bra BB107_508;

st.shared.u64 [%rd391], %rd1698;

BB107_508:
setp.lt.s32	%p30, %r1, %r165;
bar.sync 0;
add.s32 %r132, %r165, -1;
mul.wide.s32 %rd1216, %r132, 8;
add.s64 %rd1217, %rd387, %rd1216;
ld.shared.u64 %rd1707, [%rd1217];
not.pred %p342, %p30;
or.pred %p344, %p21, %p342;
selp.b64	%rd1619, %rd404, %rd1698, %p30;
@%p344 bra BB107_510;

ld.shared.u64 %rd1619, [%rd391+-8];

BB107_510:
bar.sync 0;
@%p319 bra BB107_512;

st.shared.u64 [%rd391], %rd1619;

BB107_512:
bar.sync 0;

BB107_532:
mov.u64 %rd1706, %rd1707;
@%p306 bra BB107_534;

ld.shared.u64 %rd1621, [%rd391];

BB107_534:
bar.sync 0;
mul.wide.s32 %rd1227, %r23, 8;
add.s64 %rd500, %rd1, %rd1227;
setp.ge.u64	%p355, %rd1, %rd500;
@%p355 bra BB107_536;

ld.local.u64 %rd1228, [%rd1];
add.s64 %rd1621, %rd1228, %rd1621;
st.shared.u64 [%rd393], %rd1621;

BB107_536:
setp.ge.u64	%p356, %rd394, %rd500;
@%p356 bra BB107_538;

ld.local.u64 %rd1229, [%rd1+8];
add.s64 %rd1621, %rd1229, %rd1621;
st.shared.u64 [%rd393+8], %rd1621;

BB107_538:
add.s64 %rd1230, %rd394, 8;
setp.ge.u64	%p357, %rd1230, %rd500;
@%p357 bra BB107_540;

ld.local.u64 %rd1231, [%rd1+16];
add.s64 %rd1621, %rd1231, %rd1621;
st.shared.u64 [%rd393+16], %rd1621;

BB107_540:
add.s64 %rd1232, %rd394, 16;
setp.ge.u64	%p358, %rd1232, %rd500;
@%p358 bra BB107_542;

ld.local.u64 %rd1233, [%rd1+24];
add.s64 %rd1621, %rd1233, %rd1621;
st.shared.u64 [%rd393+24], %rd1621;

BB107_542:
add.s64 %rd1234, %rd394, 24;
setp.ge.u64	%p359, %rd1234, %rd500;
@%p359 bra BB107_544;

ld.local.u64 %rd1235, [%rd1+32];
add.s64 %rd1621, %rd1235, %rd1621;
st.shared.u64 [%rd393+32], %rd1621;

BB107_544:
add.s64 %rd1236, %rd394, 32;
setp.ge.u64	%p360, %rd1236, %rd500;
@%p360 bra BB107_546;

ld.local.u64 %rd1237, [%rd1+40];
add.s64 %rd1621, %rd1237, %rd1621;
st.shared.u64 [%rd393+40], %rd1621;

BB107_546:
add.s64 %rd1238, %rd394, 40;
setp.ge.u64	%p361, %rd1238, %rd500;
@%p361 bra BB107_548;

ld.local.u64 %rd1239, [%rd1+48];
add.s64 %rd1621, %rd1239, %rd1621;
st.shared.u64 [%rd393+48], %rd1621;

BB107_548:
add.s64 %rd1240, %rd394, 48;
setp.ge.u64	%p362, %rd1240, %rd500;
@%p362 bra BB107_550;

ld.local.u64 %rd1241, [%rd1+56];
add.s64 %rd1621, %rd1241, %rd1621;
st.shared.u64 [%rd393+56], %rd1621;

BB107_550:
add.s64 %rd1242, %rd394, 56;
setp.ge.u64	%p363, %rd1242, %rd500;
@%p363 bra BB107_552;

ld.local.u64 %rd1243, [%rd1+64];
add.s64 %rd1244, %rd1243, %rd1621;
st.shared.u64 [%rd393+64], %rd1244;

BB107_552:
bar.sync 0;
@%p283 bra BB107_575;
bra.uni BB107_553;

BB107_575:
shl.b64 %rd1265, %rd390, 3;
add.s64 %rd1266, %rd407, %rd1265;
ld.shared.u64 %rd1267, [%rd391];
ld.shared.u64 %rd1268, [%rd391+1024];
ld.shared.u64 %rd1269, [%rd391+2048];
ld.shared.u64 %rd1270, [%rd391+3072];
ld.shared.u64 %rd1271, [%rd391+4096];
ld.shared.u64 %rd1272, [%rd391+5120];
ld.shared.u64 %rd1273, [%rd391+6144];
ld.shared.u64 %rd1274, [%rd391+7168];
ld.shared.u64 %rd1275, [%rd391+8192];
st.global.u64 [%rd1266], %rd1267;
st.global.u64 [%rd1266+1024], %rd1268;
st.global.u64 [%rd1266+2048], %rd1269;
st.global.u64 [%rd1266+3072], %rd1270;
st.global.u64 [%rd1266+4096], %rd1271;
st.global.u64 [%rd1266+5120], %rd1272;
st.global.u64 [%rd1266+6144], %rd1273;
st.global.u64 [%rd1266+7168], %rd1274;
st.global.u64 [%rd1266+8192], %rd1275;
bra.uni BB107_576;

BB107_553:
add.s64 %rd517, %rd387, %rd1174;
mov.u64 %rd1623, %rd385;
mov.u64 %rd1622, %rd387;
setp.ge.u64	%p364, %rd387, %rd517;
mov.u64 %rd1629, %rd407;
@%p364 bra BB107_576;

BB107_554:
mov.u64 %rd522, %rd1629;
sub.s64 %rd523, %rd424, %rd1623;
setp.gt.s64	%p365, %rd523, 9208;
shl.b64 %rd1246, %rd390, 3;
add.s64 %rd524, %rd1622, %rd1246;
add.s64 %rd525, %rd522, %rd1246;
@%p365 bra BB107_573;
bra.uni BB107_555;

BB107_573:
ld.shared.u64 %rd1256, [%rd524];
ld.shared.u64 %rd1257, [%rd524+1024];
ld.shared.u64 %rd1258, [%rd524+2048];
ld.shared.u64 %rd1259, [%rd524+3072];
ld.shared.u64 %rd1260, [%rd524+4096];
ld.shared.u64 %rd1261, [%rd524+5120];
ld.shared.u64 %rd1262, [%rd524+6144];
ld.shared.u64 %rd1263, [%rd524+7168];
ld.shared.u64 %rd1264, [%rd524+8192];
st.global.u64 [%rd525], %rd1256;
st.global.u64 [%rd525+1024], %rd1257;
st.global.u64 [%rd525+2048], %rd1258;
st.global.u64 [%rd525+3072], %rd1259;
st.global.u64 [%rd525+4096], %rd1260;
st.global.u64 [%rd525+5120], %rd1261;
st.global.u64 [%rd525+6144], %rd1262;
st.global.u64 [%rd525+7168], %rd1263;
st.global.u64 [%rd525+8192], %rd1264;
bra.uni BB107_574;

BB107_555:
shr.s64 %rd526, %rd523, 3;
setp.ge.s64	%p366, %rd390, %rd526;
@%p366 bra BB107_557;

ld.shared.u64 %rd1247, [%rd524];
st.global.u64 [%rd525], %rd1247;

BB107_557:
setp.ge.s64	%p367, %rd395, %rd526;
@%p367 bra BB107_559;

ld.shared.u64 %rd1248, [%rd524+1024];
st.global.u64 [%rd525+1024], %rd1248;

BB107_559:
setp.ge.s64	%p368, %rd396, %rd526;
@%p368 bra BB107_561;

ld.shared.u64 %rd1249, [%rd524+2048];
st.global.u64 [%rd525+2048], %rd1249;

BB107_561:
setp.ge.s64	%p369, %rd397, %rd526;
@%p369 bra BB107_563;

ld.shared.u64 %rd1250, [%rd524+3072];
st.global.u64 [%rd525+3072], %rd1250;

BB107_563:
setp.ge.s64	%p370, %rd398, %rd526;
@%p370 bra BB107_565;

ld.shared.u64 %rd1251, [%rd524+4096];
st.global.u64 [%rd525+4096], %rd1251;

BB107_565:
setp.ge.s64	%p371, %rd399, %rd526;
@%p371 bra BB107_567;

ld.shared.u64 %rd1252, [%rd524+5120];
st.global.u64 [%rd525+5120], %rd1252;

BB107_567:
setp.ge.s64	%p372, %rd400, %rd526;
@%p372 bra BB107_569;

ld.shared.u64 %rd1253, [%rd524+6144];
st.global.u64 [%rd525+6144], %rd1253;

BB107_569:
setp.ge.s64	%p373, %rd401, %rd526;
@%p373 bra BB107_571;

ld.shared.u64 %rd1254, [%rd524+7168];
st.global.u64 [%rd525+7168], %rd1254;

BB107_571:
setp.ge.s64	%p374, %rd402, %rd526;
@%p374 bra BB107_574;

ld.shared.u64 %rd1255, [%rd524+8192];
st.global.u64 [%rd525+8192], %rd1255;

BB107_574:
add.s64 %rd1622, %rd1622, 9216;
add.s64 %rd1623, %rd1623, 9216;
add.s64 %rd529, %rd522, 9216;
setp.lt.u64	%p375, %rd1622, %rd517;
mov.u64 %rd1629, %rd529;
@%p375 bra BB107_554;

BB107_576:
bar.sync 0;
add.s64 %rd1646, %rd406, 9216;
add.s64 %rd1630, %rd407, 9216;
add.s64 %rd1600, %rd405, 9216;
mov.u64 %rd1639, %rd1600;
sub.s64 %rd1276, %rd10, %rd1600;
setp.gt.s64	%p376, %rd1276, 0;
@%p376 bra BB107_409;
bra.uni BB107_747;

BB107_577:
setp.lt.s64	%p377, %rd386, 1;
@%p377 bra BB107_747;

mov.u32 %r162, %ctaid.x;
mov.u64 %rd1625, %rd1639;
cvt.s64.s32	%rd536, %r1;
mul.wide.s32 %rd549, %r1, 8;
add.s64 %rd537, %rd385, %rd549;
mul.wide.s32 %rd538, %r1, -9;
mul.lo.s32 %r133, %r1, 9;
mul.wide.s32 %rd1278, %r133, 8;
add.s64 %rd539, %rd385, %rd1278;
add.s64 %rd540, %rd1, 8;
add.s32 %r134, %r1, 128;
cvt.s64.s32	%rd541, %r134;
add.s32 %r135, %r1, 256;
cvt.s64.s32	%rd542, %r135;
add.s32 %r136, %r1, 384;
cvt.s64.s32	%rd543, %r136;
add.s32 %r137, %r1, 512;
cvt.s64.s32	%rd544, %r137;
add.s32 %r138, %r1, 640;
cvt.s64.s32	%rd545, %r138;
add.s32 %r139, %r1, 768;
cvt.s64.s32	%rd546, %r139;
add.s32 %r140, %r1, 896;
cvt.s64.s32	%rd547, %r140;
add.s32 %r141, %r1, 1024;
cvt.s64.s32	%rd548, %r141;
add.s32 %r27, %r1, -2;
add.s32 %r143, %r42, %r162;
cvt.s64.s32	%rd1279, %r143;
mul.lo.s64 %rd1280, %rd702, %rd1279;
add.s64 %rd1281, %rd8, %rd1280;
mul.lo.s64 %rd1282, %rd703, %rd1281;
add.s64 %rd550, %rd1282, %rd536;
mov.u64 %rd1624, 0;
mov.u64 %rd1628, %rd1630;
mov.u64 %rd1637, %rd1639;
mov.u64 %rd1644, %rd1646;
mov.u64 %rd1695, %rd1706;

BB107_579:
mov.u64 %rd553, %rd1695;
mov.u64 %rd1642, %rd1644;
mov.u64 %rd555, %rd1642;
mov.u64 %rd1635, %rd1637;
mov.u64 %rd554, %rd1635;
mov.u64 %rd552, %rd1625;
sub.s64 %rd1283, %rd552, %rd10;
shr.u64 %rd1284, %rd1283, 3;
neg.s64 %rd1285, %rd1284;
cvt.u32.u64	%r144, %rd1285;
mov.u32 %r145, 1152;
min.s32 %r28, %r144, %r145;
setp.eq.s32	%p378, %r28, 1152;
@%p378 bra BB107_603;
bra.uni BB107_580;

BB107_603:
shl.b64 %rd1310, %rd536, 3;
add.s64 %rd1311, %rd555, %rd1310;
ld.global.u64 %rd1312, [%rd1311];
st.u64 [%rd537], %rd1312;
ld.global.u64 %rd1313, [%rd1311+1024];
st.u64 [%rd537+1024], %rd1313;
ld.global.u64 %rd1314, [%rd1311+2048];
st.u64 [%rd537+2048], %rd1314;
ld.global.u64 %rd1315, [%rd1311+3072];
st.u64 [%rd537+3072], %rd1315;
ld.global.u64 %rd1316, [%rd1311+4096];
st.u64 [%rd537+4096], %rd1316;
ld.global.u64 %rd1317, [%rd1311+5120];
st.u64 [%rd537+5120], %rd1317;
ld.global.u64 %rd1318, [%rd1311+6144];
st.u64 [%rd537+6144], %rd1318;
ld.global.u64 %rd1319, [%rd1311+7168];
st.u64 [%rd537+7168], %rd1319;
ld.global.u64 %rd1320, [%rd1311+8192];
st.u64 [%rd537+8192], %rd1320;
mov.u64 %rd1647, 1152;
bra.uni BB107_604;

BB107_580:
cvt.s64.s32	%rd1647, %r28;
setp.lt.s32	%p379, %r28, 1;
@%p379 bra BB107_604;

shl.b64 %rd1286, %rd1647, 3;
add.s64 %rd558, %rd554, %rd1286;
mov.u64 %rd1632, %rd385;
mov.u64 %rd1631, %rd554;
mov.u64 %rd1636, %rd554;
mov.u64 %rd1643, %rd555;

BB107_582:
mov.u64 %rd564, %rd1643;
mov.u64 %rd563, %rd1636;
mov.u64 %rd561, %rd1631;
sub.s64 %rd1287, %rd561, %rd558;
shr.s64 %rd1288, %rd1287, 3;
neg.s64 %rd565, %rd1288;
setp.gt.s64	%p380, %rd565, 1151;
shl.b64 %rd1289, %rd536, 3;
add.s64 %rd566, %rd564, %rd1289;
add.s64 %rd567, %rd1632, %rd1289;
@%p380 bra BB107_601;
bra.uni BB107_583;

BB107_601:
ld.global.u64 %rd1299, [%rd566];
st.u64 [%rd567], %rd1299;
ld.global.u64 %rd1300, [%rd566+1024];
st.u64 [%rd567+1024], %rd1300;
ld.global.u64 %rd1301, [%rd566+2048];
st.u64 [%rd567+2048], %rd1301;
ld.global.u64 %rd1302, [%rd566+3072];
st.u64 [%rd567+3072], %rd1302;
ld.global.u64 %rd1303, [%rd566+4096];
st.u64 [%rd567+4096], %rd1303;
ld.global.u64 %rd1304, [%rd566+5120];
st.u64 [%rd567+5120], %rd1304;
ld.global.u64 %rd1305, [%rd566+6144];
st.u64 [%rd567+6144], %rd1305;
ld.global.u64 %rd1306, [%rd566+7168];
st.u64 [%rd567+7168], %rd1306;
ld.global.u64 %rd1307, [%rd566+8192];
st.u64 [%rd567+8192], %rd1307;
bra.uni BB107_602;

BB107_583:
setp.ge.s64	%p381, %rd536, %rd565;
@%p381 bra BB107_585;

ld.global.u64 %rd1290, [%rd566];
st.u64 [%rd567], %rd1290;

BB107_585:
setp.ge.s64	%p382, %rd541, %rd565;
@%p382 bra BB107_587;

ld.global.u64 %rd1291, [%rd566+1024];
st.u64 [%rd567+1024], %rd1291;

BB107_587:
setp.ge.s64	%p383, %rd542, %rd565;
@%p383 bra BB107_589;

ld.global.u64 %rd1292, [%rd566+2048];
st.u64 [%rd567+2048], %rd1292;

BB107_589:
setp.ge.s64	%p384, %rd543, %rd565;
@%p384 bra BB107_591;

ld.global.u64 %rd1293, [%rd566+3072];
st.u64 [%rd567+3072], %rd1293;

BB107_591:
setp.ge.s64	%p385, %rd544, %rd565;
@%p385 bra BB107_593;

ld.global.u64 %rd1294, [%rd566+4096];
st.u64 [%rd567+4096], %rd1294;

BB107_593:
setp.ge.s64	%p386, %rd545, %rd565;
@%p386 bra BB107_595;

ld.global.u64 %rd1295, [%rd566+5120];
st.u64 [%rd567+5120], %rd1295;

BB107_595:
setp.ge.s64	%p387, %rd546, %rd565;
@%p387 bra BB107_597;

ld.global.u64 %rd1296, [%rd566+6144];
st.u64 [%rd567+6144], %rd1296;

BB107_597:
setp.ge.s64	%p388, %rd547, %rd565;
@%p388 bra BB107_599;

ld.global.u64 %rd1297, [%rd566+7168];
st.u64 [%rd567+7168], %rd1297;

BB107_599:
setp.ge.s64	%p389, %rd548, %rd565;
@%p389 bra BB107_602;

ld.global.u64 %rd1298, [%rd566+8192];
st.u64 [%rd567+8192], %rd1298;

BB107_602:
add.s64 %rd568, %rd564, 9216;
add.s64 %rd1632, %rd1632, 9216;
add.s64 %rd1631, %rd563, 9216;
mov.u64 %rd570, %rd1631;
sub.s64 %rd1308, %rd558, %rd1631;
setp.gt.s64	%p390, %rd1308, 0;
mov.u64 %rd1636, %rd570;
mov.u64 %rd1643, %rd568;
@%p390 bra BB107_582;

BB107_604:
bar.sync 0;
shl.b64 %rd1321, %rd1647, 3;
add.s64 %rd573, %rd385, %rd1321;
and.b64 %rd1322, %rd1647, 2305843009213693951;
cvt.u32.u64	%r29, %rd1647;
add.s64 %rd1323, %rd1322, %rd538;
cvt.u32.u64	%r146, %rd1323;
mov.u32 %r147, 9;
min.s32 %r30, %r146, %r147;
mov.u32 %r148, 0;
max.s32 %r31, %r30, %r148;
setp.gt.u32	%p391, %r31, 8;
@%p391 bra BB107_623;
bra.uni BB107_605;

BB107_623:
ld.u64 %rd1333, [%rd539];
st.local.u64 [%rd1], %rd1333;
ld.u64 %rd1334, [%rd539+8];
st.local.u64 [%rd1+8], %rd1334;
ld.u64 %rd1335, [%rd539+16];
st.local.u64 [%rd1+16], %rd1335;
ld.u64 %rd1336, [%rd539+24];
st.local.u64 [%rd1+24], %rd1336;
ld.u64 %rd1337, [%rd539+32];
st.local.u64 [%rd1+32], %rd1337;
ld.u64 %rd1338, [%rd539+40];
st.local.u64 [%rd1+40], %rd1338;
ld.u64 %rd1339, [%rd539+48];
st.local.u64 [%rd1+48], %rd1339;
ld.u64 %rd1340, [%rd539+56];
st.local.u64 [%rd1+56], %rd1340;
ld.u64 %rd1341, [%rd539+64];
st.local.u64 [%rd1+64], %rd1341;
bra.uni BB107_624;

BB107_605:
mov.u64 %rd574, %rd1;
setp.lt.s32	%p392, %r30, 1;
mov.u64 %rd1662, %rd574;
@%p392 bra BB107_607;

ld.u64 %rd1324, [%rd539];
st.local.u64 [%rd1], %rd1324;
mov.u64 %rd1662, %rd540;

BB107_607:
mov.u64 %rd1648, %rd1662;
mov.u64 %rd1661, %rd1648;
setp.lt.s32	%p393, %r31, 2;
@%p393 bra BB107_609;

ld.u64 %rd1325, [%rd539+8];
st.local.u64 [%rd1661], %rd1325;
add.s64 %rd1661, %rd1661, 8;

BB107_609:
mov.u64 %rd1660, %rd1661;
setp.lt.s32	%p394, %r31, 3;
@%p394 bra BB107_611;

ld.u64 %rd1326, [%rd539+16];
st.local.u64 [%rd1660], %rd1326;
add.s64 %rd1660, %rd1660, 8;

BB107_611:
mov.u64 %rd1659, %rd1660;
setp.lt.s32	%p395, %r31, 4;
@%p395 bra BB107_613;

ld.u64 %rd1327, [%rd539+24];
st.local.u64 [%rd1659], %rd1327;
add.s64 %rd1659, %rd1659, 8;

BB107_613:
mov.u64 %rd1658, %rd1659;
setp.lt.s32	%p396, %r31, 5;
@%p396 bra BB107_615;

ld.u64 %rd1328, [%rd539+32];
st.local.u64 [%rd1658], %rd1328;
add.s64 %rd1658, %rd1658, 8;

BB107_615:
mov.u64 %rd1657, %rd1658;
setp.lt.s32	%p397, %r31, 6;
@%p397 bra BB107_617;

ld.u64 %rd1329, [%rd539+40];
st.local.u64 [%rd1657], %rd1329;
add.s64 %rd1657, %rd1657, 8;

BB107_617:
mov.u64 %rd1656, %rd1657;
setp.lt.s32	%p398, %r31, 7;
@%p398 bra BB107_619;

ld.u64 %rd1330, [%rd539+48];
st.local.u64 [%rd1656], %rd1330;
add.s64 %rd1656, %rd1656, 8;

BB107_619:
mov.u64 %rd1655, %rd1656;
setp.lt.s32	%p399, %r31, 8;
@%p399 bra BB107_621;

ld.u64 %rd1331, [%rd539+56];
st.local.u64 [%rd1655], %rd1331;
add.s64 %rd1655, %rd1655, 8;

BB107_621:
setp.lt.s32	%p400, %r31, 9;
@%p400 bra BB107_624;

ld.u64 %rd1332, [%rd539+64];
st.local.u64 [%rd1655], %rd1332;

BB107_624:
setp.eq.s32	%p401, %r31, 0;
@%p401 bra BB107_641;

ld.local.u64 %rd1708, [%rd1];
mul.wide.u32 %rd1343, %r31, 8;
add.s64 %rd1344, %rd1343, 34359738360;
shr.u64 %rd1345, %rd1344, 3;
cvt.u32.u64	%r32, %rd1345;
setp.lt.s32	%p402, %r32, 1;
@%p402 bra BB107_627;

ld.local.u64 %rd1346, [%rd1+8];
add.s64 %rd1708, %rd1346, %rd1708;

BB107_627:
setp.lt.s32	%p403, %r32, 2;
@%p403 bra BB107_629;

ld.local.u64 %rd1347, [%rd1+16];
add.s64 %rd1708, %rd1347, %rd1708;

BB107_629:
setp.lt.s32	%p404, %r32, 3;
@%p404 bra BB107_631;

ld.local.u64 %rd1348, [%rd1+24];
add.s64 %rd1708, %rd1348, %rd1708;

BB107_631:
setp.lt.s32	%p405, %r32, 4;
@%p405 bra BB107_633;

ld.local.u64 %rd1349, [%rd1+32];
add.s64 %rd1708, %rd1349, %rd1708;

BB107_633:
setp.lt.s32	%p406, %r32, 5;
@%p406 bra BB107_635;

ld.local.u64 %rd1350, [%rd1+40];
add.s64 %rd1708, %rd1350, %rd1708;

BB107_635:
setp.lt.s32	%p407, %r32, 6;
@%p407 bra BB107_637;

ld.local.u64 %rd1351, [%rd1+48];
add.s64 %rd1708, %rd1351, %rd1708;

BB107_637:
setp.lt.s32	%p408, %r32, 7;
@%p408 bra BB107_639;

ld.local.u64 %rd1352, [%rd1+56];
add.s64 %rd1708, %rd1352, %rd1708;

BB107_639:
setp.lt.s32	%p409, %r32, 8;
@%p409 bra BB107_641;

ld.local.u64 %rd1353, [%rd1+64];
add.s64 %rd1708, %rd1353, %rd1708;

BB107_641:
bar.sync 0;
@%p401 bra BB107_643;

st.u64 [%rd537], %rd1708;

BB107_643:
bar.sync 0;
setp.gt.s32	%p411, %r29, 1151;
mov.u32 %r166, 128;
@%p411 bra BB107_645;

add.s32 %r150, %r29, 8;
mul.hi.s32 %r151, %r150, 954437177;
shr.u32 %r152, %r151, 31;
shr.s32 %r153, %r151, 1;
add.s32 %r166, %r153, %r152;

BB107_645:
setp.eq.s32	%p412, %r166, 128;
@%p412 bra BB107_683;
bra.uni BB107_646;

BB107_683:
@%p42 bra BB107_685;

ld.u64 %rd1365, [%rd385];
add.s64 %rd1366, %rd1365, %rd553;
st.u64 [%rd385], %rd1366;

BB107_685:
setp.lt.s32	%p40, %r1, 1;
ld.u64 %rd1664, [%rd537];
bar.sync 0;
@%p40 bra BB107_687;

ld.u64 %rd1367, [%rd537+-8];
add.s64 %rd1664, %rd1367, %rd1664;

BB107_687:
bar.sync 0;
st.u64 [%rd537], %rd1664;
bar.sync 0;
setp.lt.s32	%p442, %r1, 2;
@%p442 bra BB107_689;

ld.u64 %rd1368, [%rd537+-16];
add.s64 %rd1664, %rd1368, %rd1664;

BB107_689:
bar.sync 0;
st.u64 [%rd537], %rd1664;
bar.sync 0;
setp.lt.s32	%p443, %r1, 4;
@%p443 bra BB107_691;

ld.u64 %rd1369, [%rd537+-32];
add.s64 %rd1664, %rd1369, %rd1664;

BB107_691:
bar.sync 0;
st.u64 [%rd537], %rd1664;
bar.sync 0;
setp.lt.s32	%p444, %r1, 8;
@%p444 bra BB107_693;

ld.u64 %rd1370, [%rd537+-64];
add.s64 %rd1664, %rd1370, %rd1664;

BB107_693:
bar.sync 0;
st.u64 [%rd537], %rd1664;
bar.sync 0;
setp.lt.s32	%p445, %r1, 16;
@%p445 bra BB107_695;

ld.u64 %rd1371, [%rd537+-128];
add.s64 %rd1664, %rd1371, %rd1664;

BB107_695:
bar.sync 0;
st.u64 [%rd537], %rd1664;
bar.sync 0;
setp.lt.s32	%p446, %r1, 32;
@%p446 bra BB107_697;

ld.u64 %rd1372, [%rd537+-256];
add.s64 %rd1664, %rd1372, %rd1664;

BB107_697:
bar.sync 0;
st.u64 [%rd537], %rd1664;
bar.sync 0;
setp.lt.s32	%p447, %r1, 64;
@%p447 bra BB107_699;

ld.u64 %rd1373, [%rd537+-512];
add.s64 %rd1664, %rd1373, %rd1664;

BB107_699:
bar.sync 0;
st.u64 [%rd537], %rd1664;
bar.sync 0;
ld.u64 %rd1696, [%rd385+1016];
mov.u64 %rd1686, %rd553;
@%p21 bra BB107_701;

ld.u64 %rd1686, [%rd537+-8];

BB107_701:
bar.sync 0;
st.u64 [%rd537], %rd1686;
bar.sync 0;
bra.uni BB107_702;

BB107_646:
@%p42 bra BB107_648;

ld.u64 %rd1354, [%rd385];
add.s64 %rd1355, %rd1354, %rd553;
st.u64 [%rd385], %rd1355;

BB107_648:
setp.ge.s32	%p414, %r1, %r166;
mov.u64 %rd1694, %rd553;
@%p414 bra BB107_650;

ld.u64 %rd608, [%rd537];
mov.u64 %rd1694, %rd608;

BB107_650:
mov.u64 %rd1679, %rd1694;
mov.u64 %rd1693, %rd1679;
bar.sync 0;
setp.le.s32	%p415, %r1, %r166;
setp.gt.s32	%p416, %r1, 0;
and.pred %p417, %p415, %p416;
@!%p417 bra BB107_652;
bra.uni BB107_651;

BB107_651:
ld.u64 %rd1356, [%rd537+-8];
add.s64 %rd1693, %rd1356, %rd1693;

BB107_652:
mov.u64 %rd1692, %rd1693;
bar.sync 0;
@%p414 bra BB107_654;

st.u64 [%rd537], %rd1692;

BB107_654:
setp.gt.s32	%p33, %r1, 1;
bar.sync 0;
setp.lt.s32	%p419, %r27, %r166;
and.pred %p420, %p419, %p33;
@!%p420 bra BB107_656;
bra.uni BB107_655;

BB107_655:
ld.u64 %rd1357, [%rd537+-16];
add.s64 %rd1692, %rd1357, %rd1692;

BB107_656:
mov.u64 %rd1691, %rd1692;
bar.sync 0;
@%p414 bra BB107_658;

st.u64 [%rd537], %rd1691;

BB107_658:
setp.gt.s32	%p34, %r1, 3;
bar.sync 0;
add.s32 %r154, %r27, -2;
setp.lt.s32	%p422, %r154, %r166;
and.pred %p423, %p422, %p34;
@!%p423 bra BB107_660;
bra.uni BB107_659;

BB107_659:
ld.u64 %rd1358, [%rd537+-32];
add.s64 %rd1691, %rd1358, %rd1691;

BB107_660:
mov.u64 %rd1690, %rd1691;
bar.sync 0;
@%p414 bra BB107_662;

st.u64 [%rd537], %rd1690;

BB107_662:
setp.gt.s32	%p35, %r1, 7;
bar.sync 0;
add.s32 %r155, %r27, -6;
setp.lt.s32	%p425, %r155, %r166;
and.pred %p426, %p425, %p35;
@!%p426 bra BB107_664;
bra.uni BB107_663;

BB107_663:
ld.u64 %rd1359, [%rd537+-64];
add.s64 %rd1690, %rd1359, %rd1690;

BB107_664:
mov.u64 %rd1689, %rd1690;
bar.sync 0;
@%p414 bra BB107_666;

st.u64 [%rd537], %rd1689;

BB107_666:
setp.gt.s32	%p36, %r1, 15;
bar.sync 0;
add.s32 %r156, %r27, -14;
setp.lt.s32	%p428, %r156, %r166;
and.pred %p429, %p428, %p36;
@!%p429 bra BB107_668;
bra.uni BB107_667;

BB107_667:
ld.u64 %rd1360, [%rd537+-128];
add.s64 %rd1689, %rd1360, %rd1689;

BB107_668:
mov.u64 %rd1688, %rd1689;
bar.sync 0;
@%p414 bra BB107_670;

st.u64 [%rd537], %rd1688;

BB107_670:
setp.gt.s32	%p37, %r1, 31;
bar.sync 0;
add.s32 %r157, %r27, -30;
setp.lt.s32	%p431, %r157, %r166;
and.pred %p432, %p431, %p37;
@!%p432 bra BB107_672;
bra.uni BB107_671;

BB107_671:
ld.u64 %rd1361, [%rd537+-256];
add.s64 %rd1688, %rd1361, %rd1688;

BB107_672:
mov.u64 %rd1687, %rd1688;
bar.sync 0;
@%p414 bra BB107_674;

st.u64 [%rd537], %rd1687;

BB107_674:
setp.gt.s32	%p38, %r1, 63;
bar.sync 0;
add.s32 %r158, %r27, -62;
setp.lt.s32	%p434, %r158, %r166;
and.pred %p435, %p434, %p38;
@!%p435 bra BB107_676;
bra.uni BB107_675;

BB107_675:
ld.u64 %rd1362, [%rd537+-512];
add.s64 %rd1687, %rd1362, %rd1687;

BB107_676:
bar.sync 0;
@%p414 bra BB107_678;

st.u64 [%rd537], %rd1687;

BB107_678:
setp.lt.s32	%p39, %r1, %r166;
bar.sync 0;
add.s32 %r159, %r166, -1;
mul.wide.s32 %rd1363, %r159, 8;
add.s64 %rd1364, %rd385, %rd1363;
ld.u64 %rd1696, [%rd1364];
not.pred %p437, %p39;
or.pred %p439, %p21, %p437;
selp.b64	%rd1663, %rd553, %rd1687, %p39;
@%p439 bra BB107_680;

ld.u64 %rd1663, [%rd537+-8];

BB107_680:
bar.sync 0;
@%p414 bra BB107_682;

st.u64 [%rd537], %rd1663;

BB107_682:
bar.sync 0;

BB107_702:
mov.u64 %rd1695, %rd1696;
@%p401 bra BB107_704;

ld.u64 %rd1708, [%rd537];

BB107_704:
bar.sync 0;
mul.wide.s32 %rd1374, %r31, 8;
add.s64 %rd649, %rd1, %rd1374;
setp.ge.u64	%p450, %rd1, %rd649;
@%p450 bra BB107_706;

ld.local.u64 %rd1375, [%rd1];
add.s64 %rd1708, %rd1375, %rd1708;
st.u64 [%rd539], %rd1708;

BB107_706:
setp.ge.u64	%p451, %rd540, %rd649;
@%p451 bra BB107_708;

ld.local.u64 %rd1376, [%rd1+8];
add.s64 %rd1708, %rd1376, %rd1708;
st.u64 [%rd539+8], %rd1708;

BB107_708:
add.s64 %rd1377, %rd540, 8;
setp.ge.u64	%p452, %rd1377, %rd649;
@%p452 bra BB107_710;

ld.local.u64 %rd1378, [%rd1+16];
add.s64 %rd1708, %rd1378, %rd1708;
st.u64 [%rd539+16], %rd1708;

BB107_710:
add.s64 %rd1379, %rd540, 16;
setp.ge.u64	%p453, %rd1379, %rd649;
@%p453 bra BB107_712;

ld.local.u64 %rd1380, [%rd1+24];
add.s64 %rd1708, %rd1380, %rd1708;
st.u64 [%rd539+24], %rd1708;

BB107_712:
add.s64 %rd1381, %rd540, 24;
setp.ge.u64	%p454, %rd1381, %rd649;
@%p454 bra BB107_714;

ld.local.u64 %rd1382, [%rd1+32];
add.s64 %rd1708, %rd1382, %rd1708;
st.u64 [%rd539+32], %rd1708;

BB107_714:
add.s64 %rd1383, %rd540, 32;
setp.ge.u64	%p455, %rd1383, %rd649;
@%p455 bra BB107_716;

ld.local.u64 %rd1384, [%rd1+40];
add.s64 %rd1708, %rd1384, %rd1708;
st.u64 [%rd539+40], %rd1708;

BB107_716:
add.s64 %rd1385, %rd540, 40;
setp.ge.u64	%p456, %rd1385, %rd649;
@%p456 bra BB107_718;

ld.local.u64 %rd1386, [%rd1+48];
add.s64 %rd1708, %rd1386, %rd1708;
st.u64 [%rd539+48], %rd1708;

BB107_718:
add.s64 %rd1387, %rd540, 48;
setp.ge.u64	%p457, %rd1387, %rd649;
@%p457 bra BB107_720;

ld.local.u64 %rd1388, [%rd1+56];
add.s64 %rd1708, %rd1388, %rd1708;
st.u64 [%rd539+56], %rd1708;

BB107_720:
add.s64 %rd1389, %rd540, 56;
setp.ge.u64	%p458, %rd1389, %rd649;
@%p458 bra BB107_722;

ld.local.u64 %rd1390, [%rd1+64];
add.s64 %rd1391, %rd1390, %rd1708;
st.u64 [%rd539+64], %rd1391;

BB107_722:
bar.sync 0;
@%p378 bra BB107_745;
bra.uni BB107_723;

BB107_745:
shl.b64 %rd1413, %rd536, 3;
add.s64 %rd1414, %rd1628, %rd1413;
ld.u64 %rd1415, [%rd537];
st.global.u64 [%rd1414], %rd1415;
ld.u64 %rd1416, [%rd537+1024];
st.global.u64 [%rd1414+1024], %rd1416;
ld.u64 %rd1417, [%rd537+2048];
st.global.u64 [%rd1414+2048], %rd1417;
ld.u64 %rd1418, [%rd537+3072];
st.global.u64 [%rd1414+3072], %rd1418;
ld.u64 %rd1419, [%rd537+4096];
st.global.u64 [%rd1414+4096], %rd1419;
ld.u64 %rd1420, [%rd537+5120];
st.global.u64 [%rd1414+5120], %rd1420;
ld.u64 %rd1421, [%rd537+6144];
st.global.u64 [%rd1414+6144], %rd1421;
ld.u64 %rd1422, [%rd537+7168];
st.global.u64 [%rd1414+7168], %rd1422;
ld.u64 %rd1423, [%rd537+8192];
st.global.u64 [%rd1414+8192], %rd1423;
bra.uni BB107_746;

BB107_723:
mul.lo.s64 %rd1392, %rd1624, 1152;
add.s64 %rd1393, %rd550, %rd1392;
shl.b64 %rd1394, %rd1393, 3;
add.s64 %rd1709, %rd2, %rd1394;
mov.u64 %rd1710, %rd385;
setp.ge.u64	%p459, %rd385, %rd573;
@%p459 bra BB107_746;

BB107_724:
sub.s64 %rd670, %rd573, %rd1710;
setp.gt.s64	%p460, %rd670, 9208;
add.s64 %rd671, %rd1710, %rd549;
@%p460 bra BB107_743;
bra.uni BB107_725;

BB107_743:
ld.u64 %rd1404, [%rd671];
st.global.u64 [%rd1709+8], %rd1404;
ld.u64 %rd1405, [%rd671+1024];
st.global.u64 [%rd1709+1032], %rd1405;
ld.u64 %rd1406, [%rd671+2048];
st.global.u64 [%rd1709+2056], %rd1406;
ld.u64 %rd1407, [%rd671+3072];
st.global.u64 [%rd1709+3080], %rd1407;
ld.u64 %rd1408, [%rd671+4096];
st.global.u64 [%rd1709+4104], %rd1408;
ld.u64 %rd1409, [%rd671+5120];
st.global.u64 [%rd1709+5128], %rd1409;
ld.u64 %rd1410, [%rd671+6144];
st.global.u64 [%rd1709+6152], %rd1410;
ld.u64 %rd1411, [%rd671+7168];
st.global.u64 [%rd1709+7176], %rd1411;
ld.u64 %rd1412, [%rd671+8192];
st.global.u64 [%rd1709+8200], %rd1412;
bra.uni BB107_744;

BB107_725:
shr.s64 %rd672, %rd670, 3;
setp.ge.s64	%p461, %rd536, %rd672;
@%p461 bra BB107_727;

ld.u64 %rd1395, [%rd671];
st.global.u64 [%rd1709+8], %rd1395;

BB107_727:
setp.ge.s64	%p462, %rd541, %rd672;
@%p462 bra BB107_729;

ld.u64 %rd1396, [%rd671+1024];
st.global.u64 [%rd1709+1032], %rd1396;

BB107_729:
setp.ge.s64	%p463, %rd542, %rd672;
@%p463 bra BB107_731;

ld.u64 %rd1397, [%rd671+2048];
st.global.u64 [%rd1709+2056], %rd1397;

BB107_731:
setp.ge.s64	%p464, %rd543, %rd672;
@%p464 bra BB107_733;

ld.u64 %rd1398, [%rd671+3072];
st.global.u64 [%rd1709+3080], %rd1398;

BB107_733:
setp.ge.s64	%p465, %rd544, %rd672;
@%p465 bra BB107_735;

ld.u64 %rd1399, [%rd671+4096];
st.global.u64 [%rd1709+4104], %rd1399;

BB107_735:
setp.ge.s64	%p466, %rd545, %rd672;
@%p466 bra BB107_737;

ld.u64 %rd1400, [%rd671+5120];
st.global.u64 [%rd1709+5128], %rd1400;

BB107_737:
setp.ge.s64	%p467, %rd546, %rd672;
@%p467 bra BB107_739;

ld.u64 %rd1401, [%rd671+6144];
st.global.u64 [%rd1709+6152], %rd1401;

BB107_739:
setp.ge.s64	%p468, %rd547, %rd672;
@%p468 bra BB107_741;

ld.u64 %rd1402, [%rd671+7168];
st.global.u64 [%rd1709+7176], %rd1402;

BB107_741:
setp.ge.s64	%p469, %rd548, %rd672;
@%p469 bra BB107_744;

ld.u64 %rd1403, [%rd671+8192];
st.global.u64 [%rd1709+8200], %rd1403;

BB107_744:
add.s64 %rd1710, %rd1710, 9216;
add.s64 %rd1709, %rd1709, 9216;
setp.lt.u64	%p470, %rd1710, %rd573;
@%p470 bra BB107_724;

BB107_746:
bar.sync 0;
add.s64 %rd1644, %rd555, 9216;
add.s64 %rd1628, %rd1628, 9216;
add.s64 %rd1625, %rd554, 9216;
mov.u64 %rd1637, %rd1625;
sub.s64 %rd1424, %rd10, %rd1625;
setp.gt.s64	%p471, %rd1424, 0;
add.s64 %rd1624, %rd1624, 1;
@%p471 bra BB107_579;

BB107_747:
@%p42 bra BB107_763;


	{ 
.reg .pred p; 
isspacep.shared p, %rd385; 
selp.u32 %r160, 1, 0, p; 
} 


	setp.eq.s32	%p473, %r160, 0;
@%p473 bra BB107_762;

mov.u64 %rd1426, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1427, %rd1426;
sub.s64 %rd681, %rd385, %rd1427;
setp.eq.s64	%p474, %rd385, 0;
@%p474 bra BB107_763;

add.s64 %rd1428, %rd681, -16;
add.s64 %rd1430, %rd1426, %rd1428;
add.s64 %rd683, %rd1427, %rd1428;
ld.shared.u8 %rs49, [%rd1430];
or.b16 %rs50, %rs49, 1;
st.shared.u8 [%rd1430], %rs50;
ld.shared.u64 %rd684, [%rd1430+8];
setp.eq.s64	%p475, %rd684, 0;
mov.u64 %rd1714, %rd683;
@%p475 bra BB107_756;

mov.u64 %rd685, %rd683;
ld.u8 %rs51, [%rd684];
and.b16 %rs52, %rs51, 1;
setp.eq.b16	%p476, %rs52, 1;
mov.u64 %rd1714, %rd685;
@!%p476 bra BB107_756;
bra.uni BB107_752;

BB107_752:
ld.u64 %rd687, [%rd684];
shr.u64 %rd688, %rd687, 1;
add.s64 %rd689, %rd684, 16;
add.s64 %rd690, %rd689, %rd688;
ld.shared.u64 %rd1432, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p477, %rd690, %rd1432;
mov.u64 %rd1714, %rd684;
@%p477 bra BB107_756;

ld.u8 %rs53, [%rd690];
and.b16 %rs54, %rs53, 1;
setp.eq.b16	%p478, %rs54, 1;
mov.u64 %rd1711, %rd684;
mov.u64 %rd1714, %rd1711;
@!%p478 bra BB107_756;
bra.uni BB107_754;

BB107_754:
ld.u64 %rd1433, [%rd690];
shr.u64 %rd1434, %rd1433, 1;
add.s64 %rd1435, %rd1434, %rd688;
add.s64 %rd1436, %rd1435, 16;
shl.b64 %rd1437, %rd1436, 1;
and.b64 %rd1438, %rd687, 1;
or.b64 %rd1439, %rd1437, %rd1438;
st.u64 [%rd684], %rd1439;
and.b64 %rd691, %rd1436, 9223372036854775807;
add.s64 %rd1440, %rd689, %rd691;
ld.shared.u64 %rd1441, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p479, %rd1440, %rd1441;
mov.u64 %rd1712, %rd684;
mov.u64 %rd1714, %rd1712;
@%p479 bra BB107_756;

add.s64 %rd1442, %rd691, %rd689;
st.u64 [%rd1442+8], %rd684;
mov.u64 %rd1714, %rd684;

BB107_756:
ld.u64 %rd694, [%rd1714];
shr.u64 %rd695, %rd694, 1;
add.s64 %rd696, %rd1714, 16;
add.s64 %rd697, %rd696, %rd695;
ld.shared.u64 %rd1443, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p480, %rd697, %rd1443;
@%p480 bra BB107_760;

ld.u8 %rs55, [%rd697];
and.b16 %rs56, %rs55, 1;
setp.eq.b16	%p481, %rs56, 1;
@!%p481 bra BB107_763;
bra.uni BB107_758;

BB107_758:
ld.u64 %rd1444, [%rd697];
shr.u64 %rd1445, %rd1444, 1;
add.s64 %rd1446, %rd1445, %rd695;
add.s64 %rd1447, %rd1446, 16;
shl.b64 %rd1448, %rd1447, 1;
and.b64 %rd1449, %rd694, 1;
or.b64 %rd1450, %rd1448, %rd1449;
st.u64 [%rd1714], %rd1450;
and.b64 %rd698, %rd1447, 9223372036854775807;
add.s64 %rd1451, %rd696, %rd698;
ld.shared.u64 %rd1452, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p482, %rd1451, %rd1452;
@%p482 bra BB107_763;

add.s64 %rd1453, %rd698, %rd696;
st.u64 [%rd1453+8], %rd1714;
bra.uni BB107_763;

BB107_378:
setp.lt.u64	%p264, %rd353, %rd1585;
@%p264 bra BB107_381;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd1585;
bra.uni BB107_381;

BB107_762:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd385;
call.uni 
free, 
(
param0
);


	}

BB107_763:
bar.sync 0;

BB107_764:
ret;

BB107_760:
setp.lt.u64	%p483, %rd697, %rd1714;
@%p483 bra BB107_763;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd1714;
bra.uni BB107_763;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEElSK_5MulOpIlENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEElSK_5MulOpIlENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
.maxntid 512, 1, 1
{
.local .align 8 .b8 __local_depot108[24];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<205>;
.reg .b16 %rs<39>;
.reg .b32 %r<91>;
.reg .b64 %rd<772>;


mov.u64 %rd771, __local_depot108;
cvta.local.u64 %SP, %rd771;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEElSK_5MulOpIlENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd273, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEElSK_5MulOpIlENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd274, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEElSK_5MulOpIlENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEElSK_5MulOpIlENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd274;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p26, %r1, 0;
mov.u64 %rd275, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd276, %rd275;
setp.eq.s64	%p27, %rd276, 0;
or.pred %p28, %p26, %p27;
@%p28 bra BB108_2;

cvt.s64.s32	%rd277, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r28;
mov.u64 %rd278, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd279, %rd278;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd279;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd277;

BB108_2:
bar.sync 0;
bfe.s64 %rd280, %rd273, 0, 61;
setp.lt.s64	%p29, %rd280, 1;
@%p29 bra BB108_288;

ld.global.u64 %rd762, [%rd2];
bar.sync 0;
@%p26 bra BB108_5;

st.global.u64 [%rd3], %rd762;

BB108_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB108_26;
bra.uni BB108_6;

BB108_6:
ld.shared.u64 %rd6, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd663, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd670, %rd663;
setp.eq.s64	%p31, %rd6, %rd670;
mov.u64 %rd668, %rd6;
@%p31 bra BB108_10;

mov.u64 %rd669, %rd668;

BB108_8:
mov.u64 %rd665, %rd670;
mov.u64 %rd668, %rd669;
mov.u64 %rd669, %rd665;
ld.shared.u8 %rs23, [%rd663];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p32, %rs24, 1;
not.pred %p33, %p32;
ld.shared.u64 %rd11, [%rd663];
setp.lt.u64	%p34, %rd11, 24576;
or.pred %p35, %p33, %p34;
@!%p35 bra BB108_10;
bra.uni BB108_9;

BB108_9:
shr.u64 %rd283, %rd11, 1;
add.s64 %rd284, %rd663, %rd283;
add.s64 %rd663, %rd284, 16;
add.s64 %rd285, %rd669, %rd283;
add.s64 %rd670, %rd285, 16;
setp.ne.s64	%p36, %rd670, %rd6;
mov.u64 %rd668, %rd669;
@%p36 bra BB108_8;

BB108_10:
setp.eq.s64	%p38, %rd668, %rd6;
mov.pred %p204, 0;
@%p38 bra BB108_12;

ld.u64 %rd287, [%rd668];
shr.u64 %rd288, %rd287, 1;
add.s64 %rd289, %rd668, %rd288;
add.s64 %rd674, %rd289, 16;
setp.ne.s64	%p204, %rd674, %rd6;

BB108_12:
@%p204 bra BB108_18;
bra.uni BB108_13;

BB108_18:
ld.u64 %rd22, [%rd674];
and.b64 %rd304, %rd22, -32;
setp.eq.s64	%p42, %rd304, 24576;
cvt.u16.u64	%rs38, %rd22;
@%p42 bra BB108_21;

add.s64 %rd23, %rd674, 16;
ld.u64 %rd305, [%rd674+12304];
and.b64 %rd306, %rd305, 1;
add.s64 %rd307, %rd22, -24608;
and.b64 %rd308, %rd307, -2;
or.b64 %rd309, %rd306, %rd308;
st.u64 [%rd674+12304], %rd309;
st.u64 [%rd674+12312], %rd674;
cvt.u16.u64	%rs26, %rd307;
or.b16 %rs27, %rs26, 1;
and.b64 %rd310, %rd22, 1;
or.b64 %rd311, %rd310, 24576;
st.u64 [%rd674], %rd311;
st.u8 [%rd674+12304], %rs27;
ld.u64 %rd312, [%rd674+12304];
shr.u64 %rd24, %rd312, 1;
add.s64 %rd313, %rd24, %rd23;
add.s64 %rd314, %rd313, 12304;
ld.shared.u64 %rd315, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p43, %rd314, %rd315;
cvt.u16.u64	%rs28, %rd22;
and.b16 %rs38, %rs28, 1;
@%p43 bra BB108_21;

add.s64 %rd316, %rd23, 12288;
st.u64 [%rd313+12312], %rd316;
ld.u8 %rs38, [%rd674];

BB108_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd674], %rs29;
bra.uni BB108_22;

BB108_13:
mov.u64 %rd291, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd292, %rd291;
sub.s64 %rd293, %rd6, %rd292;
add.s64 %rd294, %rd293, 12304;
ld.shared.u64 %rd295, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p39, %rd294, %rd295;
mov.u64 %rd672, -1;
mov.u64 %rd673, %rd6;
@%p39 bra BB108_15;

add.s64 %rd17, %rd6, 12304;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd17;
mov.u64 %rd672, %rd17;
mov.u64 %rd673, %rd17;

BB108_15:
mov.u64 %rd18, %rd673;
setp.eq.s64	%p40, %rd672, -1;
@%p40 bra BB108_17;

mov.u64 %rd296, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd297, %rd296;
sub.s64 %rd298, %rd6, %rd297;
add.s64 %rd299, %rd296, %rd298;
ld.shared.u64 %rd300, [%rd299];
and.b64 %rd301, %rd300, 1;
or.b64 %rd302, %rd301, 24576;
st.shared.u64 [%rd299], %rd302;
st.shared.u64 [%rd299+8], %rd668;
mov.u16 %rs25, 0;
st.shared.u8 [%rd299], %rs25;

BB108_17:
mov.u64 %rd674, %rd6;
setp.eq.s64	%p41, %rd6, %rd18;
mov.u64 %rd675, 0;
@%p41 bra BB108_23;

BB108_22:
add.s64 %rd675, %rd674, 16;

BB108_23:
mov.u64 %rd676, %rd675;
setp.ne.s64	%p44, %rd675, 0;
@%p44 bra BB108_25;

mov.u64 %rd318, 12288;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd318;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd676, [retval0+0];


	}

BB108_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd676;

BB108_26:
shl.b64 %rd319, %rd273, 3;
add.s64 %rd31, %rd1, %rd319;
add.s64 %rd708, %rd2, 8;
add.s64 %rd701, %rd1, 8;
add.s64 %rd692, %rd3, 8;
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p45, %r29, 0;
add.s64 %rd36, %rd319, -8;
@%p45 bra BB108_149;

setp.lt.s64	%p46, %rd36, 1;
@%p46 bra BB108_271;

mov.u64 %rd322, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd323, %rd322;
sub.s64 %rd324, %rd35, %rd323;
add.s64 %rd325, %rd322, %rd324;
mov.u64 %rd677, %rd701;
mul.wide.s32 %rd326, %r1, 8;
add.s64 %rd38, %rd325, %rd326;

BB108_29:
mov.u64 %rd40, %rd762;
mov.u64 %rd703, %rd708;
mov.u64 %rd42, %rd703;
mov.u64 %rd696, %rd701;
mov.u64 %rd41, %rd696;
mov.u64 %rd689, %rd692;
mov.u64 %rd43, %rd689;
mov.u64 %rd39, %rd677;
sub.s64 %rd327, %rd39, %rd31;
shr.u64 %rd328, %rd327, 3;
neg.s64 %rd329, %rd328;
cvt.u32.u64	%r30, %rd329;
mov.u32 %r31, 1536;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p47, %r2, 1536;
@%p47 bra BB108_41;
bra.uni BB108_30;

BB108_41:
add.s64 %rd363, %rd42, %rd326;
ld.global.u64 %rd364, [%rd363];
ld.global.u64 %rd365, [%rd363+4096];
ld.global.u64 %rd366, [%rd363+8192];
st.shared.u64 [%rd38], %rd364;
st.shared.u64 [%rd38+4096], %rd365;
st.shared.u64 [%rd38+8192], %rd366;
mov.u64 %rd680, 1536;
bra.uni BB108_42;

BB108_30:
cvt.s64.s32	%rd680, %r2;
setp.lt.s32	%p48, %r2, 1;
@%p48 bra BB108_42;

mov.u64 %rd678, %rd41;
mov.u64 %rd679, %rd325;
mov.u64 %rd700, %rd41;
mov.u64 %rd707, %rd42;

BB108_32:
mov.u64 %rd50, %rd707;
mov.u64 %rd49, %rd700;
mov.u64 %rd48, %rd679;
mov.u64 %rd47, %rd678;
mul.wide.s32 %rd333, %r2, 8;
add.s64 %rd334, %rd41, %rd333;
sub.s64 %rd335, %rd47, %rd334;
shr.s64 %rd336, %rd335, 3;
neg.s64 %rd51, %rd336;
setp.gt.s64	%p49, %rd51, 1535;
@%p49 bra BB108_39;
bra.uni BB108_33;

BB108_39:
add.s64 %rd353, %rd50, %rd326;
ld.global.u64 %rd354, [%rd353];
add.s64 %rd355, %rd48, %rd326;
ld.global.u64 %rd356, [%rd353+4096];
ld.global.u64 %rd357, [%rd353+8192];
st.shared.u64 [%rd355], %rd354;
st.shared.u64 [%rd355+4096], %rd356;
st.shared.u64 [%rd355+8192], %rd357;
bra.uni BB108_40;

BB108_33:
cvt.s64.s32	%rd337, %r1;
setp.ge.s64	%p50, %rd337, %rd51;
@%p50 bra BB108_35;

add.s64 %rd339, %rd50, %rd326;
ld.global.u64 %rd340, [%rd339];
add.s64 %rd341, %rd48, %rd326;
st.shared.u64 [%rd341], %rd340;

BB108_35:
add.s32 %r32, %r1, 512;
cvt.s64.s32	%rd342, %r32;
setp.ge.s64	%p51, %rd342, %rd51;
@%p51 bra BB108_37;

add.s64 %rd344, %rd50, %rd326;
ld.global.u64 %rd345, [%rd344+4096];
add.s64 %rd346, %rd48, %rd326;
st.shared.u64 [%rd346+4096], %rd345;

BB108_37:
add.s32 %r33, %r1, 1024;
cvt.s64.s32	%rd347, %r33;
setp.ge.s64	%p52, %rd347, %rd51;
@%p52 bra BB108_40;

add.s64 %rd349, %rd50, %rd326;
ld.global.u64 %rd350, [%rd349+8192];
add.s64 %rd351, %rd48, %rd326;
st.shared.u64 [%rd351+8192], %rd350;

BB108_40:
add.s64 %rd53, %rd50, 12288;
add.s64 %rd54, %rd48, 12288;
add.s64 %rd678, %rd49, 12288;
mov.u64 %rd55, %rd678;
sub.s64 %rd360, %rd334, %rd678;
setp.gt.s64	%p53, %rd360, 0;
mov.u64 %rd679, %rd54;
mov.u64 %rd700, %rd55;
mov.u64 %rd707, %rd53;
@%p53 bra BB108_32;

BB108_42:
bar.sync 0;
shl.b64 %rd369, %rd680, 3;
add.s64 %rd61, %rd35, %rd369;
sub.s64 %rd370, %rd61, %rd35;
shr.u64 %rd371, %rd370, 3;
cvt.u32.u64	%r3, %rd371;
cvt.s64.s32	%rd62, %r1;
mul.wide.s32 %rd372, %r1, -3;
add.s64 %rd373, %rd371, %rd372;
cvt.u32.u64	%r34, %rd373;
mov.u32 %r35, 3;
min.s32 %r4, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r5, %r4, %r36;
setp.gt.u32	%p54, %r5, 2;
@%p54 bra BB108_49;
bra.uni BB108_43;

BB108_49:
add.s64 %rd401, %rd322, %rd324;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd402, %r40, 8;
add.s64 %rd403, %rd401, %rd402;
ld.shared.u64 %rd404, [%rd403];
add.u64 %rd405, %SP, 0;
cvta.to.local.u64 %rd406, %rd405;
ld.shared.u64 %rd407, [%rd403+8];
ld.shared.u64 %rd408, [%rd403+16];
st.local.u64 [%rd406], %rd404;
st.local.u64 [%rd406+8], %rd407;
st.local.u64 [%rd406+16], %rd408;
bra.uni BB108_50;

BB108_43:
add.u64 %rd374, %SP, 0;
cvta.to.local.u64 %rd681, %rd374;
setp.lt.s32	%p55, %r4, 1;
@%p55 bra BB108_45;

add.s64 %rd378, %rd322, %rd324;
mul.lo.s32 %r37, %r1, 3;
mul.wide.s32 %rd379, %r37, 8;
add.s64 %rd380, %rd378, %rd379;
ld.shared.u64 %rd381, [%rd380];
cvta.to.local.u64 %rd383, %rd374;
st.local.u64 [%rd383], %rd381;
add.s64 %rd681, %rd383, 8;

BB108_45:
setp.lt.s32	%p56, %r5, 2;
@%p56 bra BB108_47;

add.s64 %rd387, %rd322, %rd324;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd388, %r38, 8;
add.s64 %rd389, %rd387, %rd388;
ld.shared.u64 %rd390, [%rd389+8];
st.local.u64 [%rd681], %rd390;
add.s64 %rd681, %rd681, 8;

BB108_47:
setp.lt.s32	%p57, %r5, 3;
@%p57 bra BB108_50;

add.s64 %rd394, %rd322, %rd324;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd395, %r39, 8;
add.s64 %rd396, %rd394, %rd395;
ld.shared.u64 %rd397, [%rd396+16];
st.local.u64 [%rd681], %rd397;

BB108_50:
setp.eq.s32	%p58, %r5, 0;
@%p58 bra BB108_55;

add.u64 %rd410, %SP, 0;
cvta.to.local.u64 %rd411, %rd410;
ld.local.u64 %rd684, [%rd411];
mul.wide.u32 %rd412, %r5, 8;
add.s64 %rd413, %rd412, 34359738360;
shr.u64 %rd414, %rd413, 3;
cvt.u32.u64	%r6, %rd414;
setp.lt.s32	%p59, %r6, 1;
@%p59 bra BB108_53;

ld.local.u64 %rd417, [%rd411+8];
mul.lo.s64 %rd684, %rd417, %rd684;

BB108_53:
setp.lt.s32	%p60, %r6, 2;
@%p60 bra BB108_55;

ld.local.u64 %rd420, [%rd411+16];
mul.lo.s64 %rd684, %rd420, %rd684;

BB108_55:
bar.sync 0;
@%p58 bra BB108_57;

st.shared.u64 [%rd38], %rd684;

BB108_57:
bar.sync 0;
setp.gt.s32	%p62, %r3, 1535;
mov.u32 %r89, 512;
@%p62 bra BB108_59;

add.s32 %r42, %r3, 2;
mul.hi.s32 %r43, %r42, 1431655766;
shr.u32 %r44, %r43, 31;
add.s32 %r89, %r43, %r44;

BB108_59:
add.s64 %rd685, %rd322, %rd324;
add.s64 %rd73, %rd685, %rd369;
setp.eq.s32	%p63, %r89, 512;
@%p63 bra BB108_105;
bra.uni BB108_60;

BB108_105:
@%p26 bra BB108_107;

ld.shared.u64 %rd439, [%rd685];
mul.lo.s64 %rd440, %rd439, %rd40;
st.shared.u64 [%rd685], %rd440;

BB108_107:
setp.lt.s32	%p13, %r1, 1;
ld.shared.u64 %rd683, [%rd38];
bar.sync 0;
@%p13 bra BB108_109;

ld.shared.u64 %rd441, [%rd38+-8];
mul.lo.s64 %rd683, %rd441, %rd683;

BB108_109:
bar.sync 0;
st.shared.u64 [%rd38], %rd683;
bar.sync 0;
setp.lt.s32	%p99, %r1, 2;
@%p99 bra BB108_111;

ld.shared.u64 %rd442, [%rd38+-16];
mul.lo.s64 %rd683, %rd442, %rd683;

BB108_111:
bar.sync 0;
st.shared.u64 [%rd38], %rd683;
bar.sync 0;
setp.lt.s32	%p100, %r1, 4;
@%p100 bra BB108_113;

ld.shared.u64 %rd443, [%rd38+-32];
mul.lo.s64 %rd683, %rd443, %rd683;

BB108_113:
bar.sync 0;
st.shared.u64 [%rd38], %rd683;
bar.sync 0;
setp.lt.s32	%p101, %r1, 8;
@%p101 bra BB108_115;

ld.shared.u64 %rd444, [%rd38+-64];
mul.lo.s64 %rd683, %rd444, %rd683;

BB108_115:
bar.sync 0;
st.shared.u64 [%rd38], %rd683;
bar.sync 0;
setp.lt.s32	%p102, %r1, 16;
@%p102 bra BB108_117;

ld.shared.u64 %rd445, [%rd38+-128];
mul.lo.s64 %rd683, %rd445, %rd683;

BB108_117:
bar.sync 0;
st.shared.u64 [%rd38], %rd683;
bar.sync 0;
setp.lt.s32	%p103, %r1, 32;
@%p103 bra BB108_119;

ld.shared.u64 %rd446, [%rd38+-256];
mul.lo.s64 %rd683, %rd446, %rd683;

BB108_119:
bar.sync 0;
st.shared.u64 [%rd38], %rd683;
bar.sync 0;
setp.lt.s32	%p104, %r1, 64;
@%p104 bra BB108_121;

ld.shared.u64 %rd447, [%rd38+-512];
mul.lo.s64 %rd683, %rd447, %rd683;

BB108_121:
bar.sync 0;
st.shared.u64 [%rd38], %rd683;
bar.sync 0;
setp.lt.s32	%p105, %r1, 128;
@%p105 bra BB108_123;

ld.shared.u64 %rd448, [%rd38+-1024];
mul.lo.s64 %rd683, %rd448, %rd683;

BB108_123:
bar.sync 0;
st.shared.u64 [%rd38], %rd683;
bar.sync 0;
setp.lt.s32	%p106, %r1, 256;
@%p106 bra BB108_125;

ld.shared.u64 %rd449, [%rd38+-2048];
mul.lo.s64 %rd683, %rd449, %rd683;

BB108_125:
bar.sync 0;
st.shared.u64 [%rd38], %rd683;
bar.sync 0;
ld.shared.u64 %rd763, [%rd685+4088];
mov.u64 %rd751, %rd40;
@%p1 bra BB108_127;

ld.shared.u64 %rd751, [%rd38+-8];

BB108_127:
bar.sync 0;
st.shared.u64 [%rd38], %rd751;
bar.sync 0;
bra.uni BB108_128;

BB108_60:
@%p26 bra BB108_62;

ld.shared.u64 %rd423, [%rd685];
mul.lo.s64 %rd424, %rd423, %rd40;
st.shared.u64 [%rd685], %rd424;

BB108_62:
setp.ge.s32	%p65, %r1, %r89;
mov.u64 %rd761, %rd40;
@%p65 bra BB108_64;

ld.shared.u64 %rd75, [%rd38];
mov.u64 %rd761, %rd75;

BB108_64:
mov.u64 %rd718, %rd761;
mov.u64 %rd760, %rd718;
bar.sync 0;
setp.le.s32	%p66, %r1, %r89;
setp.gt.s32	%p67, %r1, 0;
and.pred %p68, %p66, %p67;
@!%p68 bra BB108_66;
bra.uni BB108_65;

BB108_65:
ld.shared.u64 %rd425, [%rd38+-8];
mul.lo.s64 %rd760, %rd425, %rd760;

BB108_66:
mov.u64 %rd759, %rd760;
bar.sync 0;
@%p65 bra BB108_68;

st.shared.u64 [%rd38], %rd759;

BB108_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r45, %r1, -2;
setp.lt.s32	%p70, %r45, %r89;
and.pred %p71, %p70, %p4;
@!%p71 bra BB108_70;
bra.uni BB108_69;

BB108_69:
ld.shared.u64 %rd426, [%rd38+-16];
mul.lo.s64 %rd759, %rd426, %rd759;

BB108_70:
mov.u64 %rd758, %rd759;
bar.sync 0;
@%p65 bra BB108_72;

st.shared.u64 [%rd38], %rd758;

BB108_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r46, %r1, -4;
setp.lt.s32	%p73, %r46, %r89;
and.pred %p74, %p73, %p5;
@!%p74 bra BB108_74;
bra.uni BB108_73;

BB108_73:
ld.shared.u64 %rd427, [%rd38+-32];
mul.lo.s64 %rd758, %rd427, %rd758;

BB108_74:
mov.u64 %rd757, %rd758;
bar.sync 0;
@%p65 bra BB108_76;

st.shared.u64 [%rd38], %rd757;

BB108_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r47, %r1, -8;
setp.lt.s32	%p76, %r47, %r89;
and.pred %p77, %p76, %p6;
@!%p77 bra BB108_78;
bra.uni BB108_77;

BB108_77:
ld.shared.u64 %rd428, [%rd38+-64];
mul.lo.s64 %rd757, %rd428, %rd757;

BB108_78:
mov.u64 %rd756, %rd757;
bar.sync 0;
@%p65 bra BB108_80;

st.shared.u64 [%rd38], %rd756;

BB108_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r48, %r1, -16;
setp.lt.s32	%p79, %r48, %r89;
and.pred %p80, %p79, %p7;
@!%p80 bra BB108_82;
bra.uni BB108_81;

BB108_81:
ld.shared.u64 %rd429, [%rd38+-128];
mul.lo.s64 %rd756, %rd429, %rd756;

BB108_82:
mov.u64 %rd755, %rd756;
bar.sync 0;
@%p65 bra BB108_84;

st.shared.u64 [%rd38], %rd755;

BB108_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r49, %r1, -32;
setp.lt.s32	%p82, %r49, %r89;
and.pred %p83, %p82, %p8;
@!%p83 bra BB108_86;
bra.uni BB108_85;

BB108_85:
ld.shared.u64 %rd430, [%rd38+-256];
mul.lo.s64 %rd755, %rd430, %rd755;

BB108_86:
mov.u64 %rd754, %rd755;
bar.sync 0;
@%p65 bra BB108_88;

st.shared.u64 [%rd38], %rd754;

BB108_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r50, %r1, -64;
setp.lt.s32	%p85, %r50, %r89;
and.pred %p86, %p85, %p9;
@!%p86 bra BB108_90;
bra.uni BB108_89;

BB108_89:
ld.shared.u64 %rd431, [%rd38+-512];
mul.lo.s64 %rd754, %rd431, %rd754;

BB108_90:
mov.u64 %rd753, %rd754;
bar.sync 0;
@%p65 bra BB108_92;

st.shared.u64 [%rd38], %rd753;

BB108_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r51, %r1, -128;
setp.lt.s32	%p88, %r51, %r89;
and.pred %p89, %p88, %p10;
@!%p89 bra BB108_94;
bra.uni BB108_93;

BB108_93:
ld.shared.u64 %rd432, [%rd38+-1024];
mul.lo.s64 %rd753, %rd432, %rd753;

BB108_94:
mov.u64 %rd752, %rd753;
bar.sync 0;
@%p65 bra BB108_96;

st.shared.u64 [%rd38], %rd752;

BB108_96:
setp.gt.s32	%p11, %r1, 255;
bar.sync 0;
add.s32 %r52, %r1, -256;
setp.lt.s32	%p91, %r52, %r89;
and.pred %p92, %p91, %p11;
@!%p92 bra BB108_98;
bra.uni BB108_97;

BB108_97:
ld.shared.u64 %rd433, [%rd38+-2048];
mul.lo.s64 %rd752, %rd433, %rd752;

BB108_98:
bar.sync 0;
@%p65 bra BB108_100;

st.shared.u64 [%rd38], %rd752;

BB108_100:
setp.lt.s32	%p12, %r1, %r89;
bar.sync 0;
add.s32 %r53, %r89, -1;
mul.wide.s32 %rd437, %r53, 8;
add.s64 %rd438, %rd685, %rd437;
ld.shared.u64 %rd763, [%rd438];
not.pred %p94, %p12;
or.pred %p96, %p1, %p94;
selp.b64	%rd682, %rd40, %rd752, %p12;
@%p96 bra BB108_102;

ld.shared.u64 %rd682, [%rd38+-8];

BB108_102:
bar.sync 0;
@%p65 bra BB108_104;

st.shared.u64 [%rd38], %rd682;

BB108_104:
bar.sync 0;

BB108_128:
mov.u64 %rd762, %rd763;
@%p58 bra BB108_130;

ld.shared.u64 %rd684, [%rd38];

BB108_130:
add.u64 %rd450, %SP, 0;
cvta.to.local.u64 %rd125, %rd450;
bar.sync 0;
mul.wide.s32 %rd451, %r5, 8;
add.s64 %rd127, %rd125, %rd451;
setp.ge.u64	%p109, %rd125, %rd127;
@%p109 bra BB108_132;

ld.local.u64 %rd454, [%rd125];
mul.lo.s64 %rd684, %rd454, %rd684;
add.s64 %rd458, %rd322, %rd324;
mul.lo.s32 %r54, %r1, 3;
mul.wide.s32 %rd459, %r54, 8;
add.s64 %rd460, %rd458, %rd459;
st.shared.u64 [%rd460], %rd684;

BB108_132:
add.s64 %rd130, %rd125, 8;
setp.ge.u64	%p110, %rd130, %rd127;
@%p110 bra BB108_134;

ld.local.u64 %rd463, [%rd125+8];
mul.lo.s64 %rd684, %rd463, %rd684;
add.s64 %rd467, %rd322, %rd324;
mul.lo.s32 %r55, %r1, 3;
mul.wide.s32 %rd468, %r55, 8;
add.s64 %rd469, %rd467, %rd468;
st.shared.u64 [%rd469+8], %rd684;

BB108_134:
add.s64 %rd470, %rd130, 8;
setp.ge.u64	%p111, %rd470, %rd127;
@%p111 bra BB108_136;

ld.local.u64 %rd473, [%rd125+16];
mul.lo.s64 %rd474, %rd473, %rd684;
add.s64 %rd478, %rd322, %rd324;
mul.lo.s32 %r56, %r1, 3;
mul.wide.s32 %rd479, %r56, 8;
add.s64 %rd480, %rd478, %rd479;
st.shared.u64 [%rd480+16], %rd474;

BB108_136:
bar.sync 0;
@%p47 bra BB108_147;
bra.uni BB108_137;

BB108_147:
add.s64 %rd495, %rd43, %rd326;
ld.shared.u64 %rd496, [%rd38];
ld.shared.u64 %rd497, [%rd38+4096];
ld.shared.u64 %rd498, [%rd38+8192];
st.global.u64 [%rd495], %rd496;
st.global.u64 [%rd495+4096], %rd497;
st.global.u64 [%rd495+8192], %rd498;
bra.uni BB108_148;

BB108_137:
mov.u64 %rd686, %rd35;
setp.ge.u64	%p112, %rd685, %rd73;
mov.u64 %rd691, %rd43;
@%p112 bra BB108_148;

BB108_138:
mov.u64 %rd137, %rd691;
sub.s64 %rd138, %rd61, %rd686;
setp.gt.s64	%p113, %rd138, 12280;
shl.b64 %rd484, %rd62, 3;
add.s64 %rd139, %rd685, %rd484;
add.s64 %rd140, %rd137, %rd484;
@%p113 bra BB108_145;
bra.uni BB108_139;

BB108_145:
ld.shared.u64 %rd491, [%rd139];
ld.shared.u64 %rd492, [%rd139+4096];
ld.shared.u64 %rd493, [%rd139+8192];
st.global.u64 [%rd140], %rd491;
st.global.u64 [%rd140+4096], %rd492;
st.global.u64 [%rd140+8192], %rd493;
bra.uni BB108_146;

BB108_139:
shr.s64 %rd141, %rd138, 3;
setp.ge.s64	%p114, %rd62, %rd141;
@%p114 bra BB108_141;

ld.shared.u64 %rd486, [%rd139];
st.global.u64 [%rd140], %rd486;

BB108_141:
add.s32 %r57, %r1, 512;
cvt.s64.s32	%rd487, %r57;
setp.ge.s64	%p115, %rd487, %rd141;
@%p115 bra BB108_143;

ld.shared.u64 %rd488, [%rd139+4096];
st.global.u64 [%rd140+4096], %rd488;

BB108_143:
add.s32 %r58, %r1, 1024;
cvt.s64.s32	%rd489, %r58;
setp.ge.s64	%p116, %rd489, %rd141;
@%p116 bra BB108_146;

ld.shared.u64 %rd490, [%rd139+8192];
st.global.u64 [%rd140+8192], %rd490;

BB108_146:
add.s64 %rd685, %rd685, 12288;
add.s64 %rd686, %rd686, 12288;
add.s64 %rd144, %rd137, 12288;
setp.lt.u64	%p117, %rd685, %rd73;
mov.u64 %rd691, %rd144;
@%p117 bra BB108_138;

BB108_148:
bar.sync 0;
add.s64 %rd708, %rd42, 12288;
add.s64 %rd692, %rd43, 12288;
add.s64 %rd677, %rd41, 12288;
mov.u64 %rd701, %rd677;
sub.s64 %rd499, %rd31, %rd677;
setp.gt.s64	%p118, %rd499, 0;
@%p118 bra BB108_29;
bra.uni BB108_271;

BB108_149:
setp.lt.s64	%p119, %rd36, 1;
@%p119 bra BB108_271;

mov.u64 %rd687, %rd701;
mul.wide.s32 %rd500, %r1, 8;
add.s64 %rd151, %rd35, %rd500;
mov.u64 %rd690, %rd692;
mov.u64 %rd699, %rd701;
mov.u64 %rd706, %rd708;
mov.u64 %rd749, %rd762;

BB108_151:
mov.u64 %rd153, %rd749;
mov.u64 %rd704, %rd706;
mov.u64 %rd155, %rd704;
mov.u64 %rd697, %rd699;
mov.u64 %rd154, %rd697;
mov.u64 %rd152, %rd687;
sub.s64 %rd501, %rd152, %rd31;
shr.u64 %rd502, %rd501, 3;
neg.s64 %rd503, %rd502;
cvt.u32.u64	%r59, %rd503;
mov.u32 %r60, 1536;
min.s32 %r9, %r59, %r60;
setp.eq.s32	%p120, %r9, 1536;
@%p120 bra BB108_163;
bra.uni BB108_152;

BB108_163:
mul.wide.s32 %rd533, %r1, 8;
add.s64 %rd534, %rd155, %rd533;
ld.global.u64 %rd535, [%rd534];
st.u64 [%rd151], %rd535;
ld.global.u64 %rd536, [%rd534+4096];
st.u64 [%rd151+4096], %rd536;
ld.global.u64 %rd537, [%rd534+8192];
st.u64 [%rd151+8192], %rd537;
mov.u64 %rd709, 1536;
bra.uni BB108_164;

BB108_152:
cvt.s64.s32	%rd709, %r9;
setp.lt.s32	%p121, %r9, 1;
@%p121 bra BB108_164;

mov.u64 %rd694, %rd35;
mov.u64 %rd693, %rd154;
mov.u64 %rd698, %rd154;
mov.u64 %rd705, %rd155;

BB108_154:
mov.u64 %rd163, %rd705;
mov.u64 %rd162, %rd698;
mov.u64 %rd160, %rd693;
mul.wide.s32 %rd504, %r9, 8;
add.s64 %rd505, %rd154, %rd504;
sub.s64 %rd506, %rd160, %rd505;
shr.s64 %rd507, %rd506, 3;
neg.s64 %rd164, %rd507;
setp.gt.s64	%p122, %rd164, 1535;
@%p122 bra BB108_161;
bra.uni BB108_155;

BB108_161:
add.s64 %rd524, %rd163, %rd500;
ld.global.u64 %rd525, [%rd524];
add.s64 %rd526, %rd694, %rd500;
st.u64 [%rd526], %rd525;
ld.global.u64 %rd527, [%rd524+4096];
st.u64 [%rd526+4096], %rd527;
ld.global.u64 %rd528, [%rd524+8192];
st.u64 [%rd526+8192], %rd528;
bra.uni BB108_162;

BB108_155:
cvt.s64.s32	%rd508, %r1;
setp.ge.s64	%p123, %rd508, %rd164;
@%p123 bra BB108_157;

add.s64 %rd510, %rd163, %rd500;
ld.global.u64 %rd511, [%rd510];
add.s64 %rd512, %rd694, %rd500;
st.u64 [%rd512], %rd511;

BB108_157:
add.s32 %r61, %r1, 512;
cvt.s64.s32	%rd513, %r61;
setp.ge.s64	%p124, %rd513, %rd164;
@%p124 bra BB108_159;

add.s64 %rd515, %rd163, %rd500;
ld.global.u64 %rd516, [%rd515+4096];
add.s64 %rd517, %rd694, %rd500;
st.u64 [%rd517+4096], %rd516;

BB108_159:
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd518, %r62;
setp.ge.s64	%p125, %rd518, %rd164;
@%p125 bra BB108_162;

add.s64 %rd520, %rd163, %rd500;
ld.global.u64 %rd521, [%rd520+8192];
add.s64 %rd522, %rd694, %rd500;
st.u64 [%rd522+8192], %rd521;

BB108_162:
add.s64 %rd166, %rd163, 12288;
add.s64 %rd694, %rd694, 12288;
add.s64 %rd693, %rd162, 12288;
mov.u64 %rd168, %rd693;
sub.s64 %rd531, %rd505, %rd693;
setp.gt.s64	%p126, %rd531, 0;
mov.u64 %rd698, %rd168;
mov.u64 %rd705, %rd166;
@%p126 bra BB108_154;

BB108_164:
bar.sync 0;
shl.b64 %rd538, %rd709, 3;
add.s64 %rd171, %rd35, %rd538;
and.b64 %rd539, %rd709, 2305843009213693951;
cvt.u32.u64	%r10, %rd709;
mul.wide.s32 %rd540, %r1, -3;
add.s64 %rd541, %rd539, %rd540;
cvt.u32.u64	%r63, %rd541;
mov.u32 %r64, 3;
min.s32 %r11, %r63, %r64;
mov.u32 %r65, 0;
max.s32 %r12, %r11, %r65;
setp.gt.u32	%p127, %r12, 2;
@%p127 bra BB108_171;
bra.uni BB108_165;

BB108_171:
mul.lo.s32 %r69, %r1, 3;
mul.wide.s32 %rd554, %r69, 8;
add.s64 %rd555, %rd35, %rd554;
ld.u64 %rd556, [%rd555];
add.u64 %rd557, %SP, 0;
cvta.to.local.u64 %rd558, %rd557;
st.local.u64 [%rd558], %rd556;
ld.u64 %rd559, [%rd555+8];
st.local.u64 [%rd558+8], %rd559;
ld.u64 %rd560, [%rd555+16];
st.local.u64 [%rd558+16], %rd560;
bra.uni BB108_172;

BB108_165:
add.u64 %rd542, %SP, 0;
cvta.to.local.u64 %rd710, %rd542;
setp.lt.s32	%p128, %r11, 1;
@%p128 bra BB108_167;

mul.lo.s32 %r66, %r1, 3;
mul.wide.s32 %rd543, %r66, 8;
add.s64 %rd544, %rd35, %rd543;
ld.u64 %rd545, [%rd544];
cvta.to.local.u64 %rd547, %rd542;
st.local.u64 [%rd547], %rd545;
add.s64 %rd710, %rd547, 8;

BB108_167:
setp.lt.s32	%p129, %r12, 2;
@%p129 bra BB108_169;

mul.lo.s32 %r67, %r1, 3;
mul.wide.s32 %rd548, %r67, 8;
add.s64 %rd549, %rd35, %rd548;
ld.u64 %rd550, [%rd549+8];
st.local.u64 [%rd710], %rd550;
add.s64 %rd710, %rd710, 8;

BB108_169:
setp.lt.s32	%p130, %r12, 3;
@%p130 bra BB108_172;

mul.lo.s32 %r68, %r1, 3;
mul.wide.s32 %rd551, %r68, 8;
add.s64 %rd552, %rd35, %rd551;
ld.u64 %rd553, [%rd552+16];
st.local.u64 [%rd710], %rd553;

BB108_172:
setp.eq.s32	%p131, %r12, 0;
@%p131 bra BB108_177;

add.u64 %rd562, %SP, 0;
cvta.to.local.u64 %rd563, %rd562;
ld.local.u64 %rd764, [%rd563];
mul.wide.u32 %rd564, %r12, 8;
add.s64 %rd565, %rd564, 34359738360;
shr.u64 %rd566, %rd565, 3;
cvt.u32.u64	%r13, %rd566;
setp.lt.s32	%p132, %r13, 1;
@%p132 bra BB108_175;

ld.local.u64 %rd569, [%rd563+8];
mul.lo.s64 %rd764, %rd569, %rd764;

BB108_175:
setp.lt.s32	%p133, %r13, 2;
@%p133 bra BB108_177;

ld.local.u64 %rd572, [%rd563+16];
mul.lo.s64 %rd764, %rd572, %rd764;

BB108_177:
bar.sync 0;
@%p131 bra BB108_179;

st.u64 [%rd151], %rd764;

BB108_179:
bar.sync 0;
setp.gt.s32	%p135, %r10, 1535;
mov.u32 %r90, 512;
@%p135 bra BB108_181;

add.s32 %r71, %r10, 2;
mul.hi.s32 %r72, %r71, 1431655766;
shr.u32 %r73, %r72, 31;
add.s32 %r90, %r72, %r73;

BB108_181:
setp.eq.s32	%p136, %r90, 512;
@%p136 bra BB108_227;
bra.uni BB108_182;

BB108_227:
@%p26 bra BB108_229;

ld.u64 %rd586, [%rd35];
mul.lo.s64 %rd587, %rd586, %rd153;
st.u64 [%rd35], %rd587;

BB108_229:
setp.lt.s32	%p24, %r1, 1;
ld.u64 %rd712, [%rd151];
bar.sync 0;
@%p24 bra BB108_231;

ld.u64 %rd588, [%rd151+-8];
mul.lo.s64 %rd712, %rd588, %rd712;

BB108_231:
bar.sync 0;
st.u64 [%rd151], %rd712;
bar.sync 0;
setp.lt.s32	%p172, %r1, 2;
@%p172 bra BB108_233;

ld.u64 %rd589, [%rd151+-16];
mul.lo.s64 %rd712, %rd589, %rd712;

BB108_233:
bar.sync 0;
st.u64 [%rd151], %rd712;
bar.sync 0;
setp.lt.s32	%p173, %r1, 4;
@%p173 bra BB108_235;

ld.u64 %rd590, [%rd151+-32];
mul.lo.s64 %rd712, %rd590, %rd712;

BB108_235:
bar.sync 0;
st.u64 [%rd151], %rd712;
bar.sync 0;
setp.lt.s32	%p174, %r1, 8;
@%p174 bra BB108_237;

ld.u64 %rd591, [%rd151+-64];
mul.lo.s64 %rd712, %rd591, %rd712;

BB108_237:
bar.sync 0;
st.u64 [%rd151], %rd712;
bar.sync 0;
setp.lt.s32	%p175, %r1, 16;
@%p175 bra BB108_239;

ld.u64 %rd592, [%rd151+-128];
mul.lo.s64 %rd712, %rd592, %rd712;

BB108_239:
bar.sync 0;
st.u64 [%rd151], %rd712;
bar.sync 0;
setp.lt.s32	%p176, %r1, 32;
@%p176 bra BB108_241;

ld.u64 %rd593, [%rd151+-256];
mul.lo.s64 %rd712, %rd593, %rd712;

BB108_241:
bar.sync 0;
st.u64 [%rd151], %rd712;
bar.sync 0;
setp.lt.s32	%p177, %r1, 64;
@%p177 bra BB108_243;

ld.u64 %rd594, [%rd151+-512];
mul.lo.s64 %rd712, %rd594, %rd712;

BB108_243:
bar.sync 0;
st.u64 [%rd151], %rd712;
bar.sync 0;
setp.lt.s32	%p178, %r1, 128;
@%p178 bra BB108_245;

ld.u64 %rd595, [%rd151+-1024];
mul.lo.s64 %rd712, %rd595, %rd712;

BB108_245:
bar.sync 0;
st.u64 [%rd151], %rd712;
bar.sync 0;
setp.lt.s32	%p179, %r1, 256;
@%p179 bra BB108_247;

ld.u64 %rd596, [%rd151+-2048];
mul.lo.s64 %rd712, %rd596, %rd712;

BB108_247:
bar.sync 0;
st.u64 [%rd151], %rd712;
bar.sync 0;
ld.u64 %rd750, [%rd35+4088];
mov.u64 %rd738, %rd153;
@%p1 bra BB108_249;

ld.u64 %rd738, [%rd151+-8];

BB108_249:
bar.sync 0;
st.u64 [%rd151], %rd738;
bar.sync 0;
bra.uni BB108_250;

BB108_182:
@%p26 bra BB108_184;

ld.u64 %rd573, [%rd35];
mul.lo.s64 %rd574, %rd573, %rd153;
st.u64 [%rd35], %rd574;

BB108_184:
setp.ge.s32	%p138, %r1, %r90;
mov.u64 %rd748, %rd153;
@%p138 bra BB108_186;

ld.u64 %rd183, [%rd151];
mov.u64 %rd748, %rd183;

BB108_186:
mov.u64 %rd729, %rd748;
mov.u64 %rd747, %rd729;
bar.sync 0;
setp.le.s32	%p139, %r1, %r90;
setp.gt.s32	%p140, %r1, 0;
and.pred %p141, %p139, %p140;
@!%p141 bra BB108_188;
bra.uni BB108_187;

BB108_187:
ld.u64 %rd575, [%rd151+-8];
mul.lo.s64 %rd747, %rd575, %rd747;

BB108_188:
mov.u64 %rd746, %rd747;
bar.sync 0;
@%p138 bra BB108_190;

st.u64 [%rd151], %rd746;

BB108_190:
setp.gt.s32	%p15, %r1, 1;
bar.sync 0;
add.s32 %r74, %r1, -2;
setp.lt.s32	%p143, %r74, %r90;
and.pred %p144, %p143, %p15;
@!%p144 bra BB108_192;
bra.uni BB108_191;

BB108_191:
ld.u64 %rd576, [%rd151+-16];
mul.lo.s64 %rd746, %rd576, %rd746;

BB108_192:
mov.u64 %rd745, %rd746;
bar.sync 0;
@%p138 bra BB108_194;

st.u64 [%rd151], %rd745;

BB108_194:
setp.gt.s32	%p16, %r1, 3;
bar.sync 0;
add.s32 %r75, %r1, -4;
setp.lt.s32	%p146, %r75, %r90;
and.pred %p147, %p146, %p16;
@!%p147 bra BB108_196;
bra.uni BB108_195;

BB108_195:
ld.u64 %rd577, [%rd151+-32];
mul.lo.s64 %rd745, %rd577, %rd745;

BB108_196:
mov.u64 %rd744, %rd745;
bar.sync 0;
@%p138 bra BB108_198;

st.u64 [%rd151], %rd744;

BB108_198:
setp.gt.s32	%p17, %r1, 7;
bar.sync 0;
add.s32 %r76, %r1, -8;
setp.lt.s32	%p149, %r76, %r90;
and.pred %p150, %p149, %p17;
@!%p150 bra BB108_200;
bra.uni BB108_199;

BB108_199:
ld.u64 %rd578, [%rd151+-64];
mul.lo.s64 %rd744, %rd578, %rd744;

BB108_200:
mov.u64 %rd743, %rd744;
bar.sync 0;
@%p138 bra BB108_202;

st.u64 [%rd151], %rd743;

BB108_202:
setp.gt.s32	%p18, %r1, 15;
bar.sync 0;
add.s32 %r77, %r1, -16;
setp.lt.s32	%p152, %r77, %r90;
and.pred %p153, %p152, %p18;
@!%p153 bra BB108_204;
bra.uni BB108_203;

BB108_203:
ld.u64 %rd579, [%rd151+-128];
mul.lo.s64 %rd743, %rd579, %rd743;

BB108_204:
mov.u64 %rd742, %rd743;
bar.sync 0;
@%p138 bra BB108_206;

st.u64 [%rd151], %rd742;

BB108_206:
setp.gt.s32	%p19, %r1, 31;
bar.sync 0;
add.s32 %r78, %r1, -32;
setp.lt.s32	%p155, %r78, %r90;
and.pred %p156, %p155, %p19;
@!%p156 bra BB108_208;
bra.uni BB108_207;

BB108_207:
ld.u64 %rd580, [%rd151+-256];
mul.lo.s64 %rd742, %rd580, %rd742;

BB108_208:
mov.u64 %rd741, %rd742;
bar.sync 0;
@%p138 bra BB108_210;

st.u64 [%rd151], %rd741;

BB108_210:
setp.gt.s32	%p20, %r1, 63;
bar.sync 0;
add.s32 %r79, %r1, -64;
setp.lt.s32	%p158, %r79, %r90;
and.pred %p159, %p158, %p20;
@!%p159 bra BB108_212;
bra.uni BB108_211;

BB108_211:
ld.u64 %rd581, [%rd151+-512];
mul.lo.s64 %rd741, %rd581, %rd741;

BB108_212:
mov.u64 %rd740, %rd741;
bar.sync 0;
@%p138 bra BB108_214;

st.u64 [%rd151], %rd740;

BB108_214:
setp.gt.s32	%p21, %r1, 127;
bar.sync 0;
add.s32 %r80, %r1, -128;
setp.lt.s32	%p161, %r80, %r90;
and.pred %p162, %p161, %p21;
@!%p162 bra BB108_216;
bra.uni BB108_215;

BB108_215:
ld.u64 %rd582, [%rd151+-1024];
mul.lo.s64 %rd740, %rd582, %rd740;

BB108_216:
mov.u64 %rd739, %rd740;
bar.sync 0;
@%p138 bra BB108_218;

st.u64 [%rd151], %rd739;

BB108_218:
setp.gt.s32	%p22, %r1, 255;
bar.sync 0;
add.s32 %r81, %r1, -256;
setp.lt.s32	%p164, %r81, %r90;
and.pred %p165, %p164, %p22;
@!%p165 bra BB108_220;
bra.uni BB108_219;

BB108_219:
ld.u64 %rd583, [%rd151+-2048];
mul.lo.s64 %rd739, %rd583, %rd739;

BB108_220:
bar.sync 0;
@%p138 bra BB108_222;

st.u64 [%rd151], %rd739;

BB108_222:
setp.lt.s32	%p23, %r1, %r90;
bar.sync 0;
add.s32 %r82, %r90, -1;
mul.wide.s32 %rd584, %r82, 8;
add.s64 %rd585, %rd35, %rd584;
ld.u64 %rd750, [%rd585];
not.pred %p167, %p23;
or.pred %p169, %p1, %p167;
selp.b64	%rd711, %rd153, %rd739, %p23;
@%p169 bra BB108_224;

ld.u64 %rd711, [%rd151+-8];

BB108_224:
bar.sync 0;
@%p138 bra BB108_226;

st.u64 [%rd151], %rd711;

BB108_226:
bar.sync 0;

BB108_250:
mov.u64 %rd749, %rd750;
@%p131 bra BB108_252;

ld.u64 %rd764, [%rd151];

BB108_252:
add.u64 %rd597, %SP, 0;
cvta.to.local.u64 %rd232, %rd597;
bar.sync 0;
mul.wide.s32 %rd598, %r12, 8;
add.s64 %rd234, %rd232, %rd598;
setp.ge.u64	%p182, %rd232, %rd234;
@%p182 bra BB108_254;

ld.local.u64 %rd601, [%rd232];
mul.lo.s64 %rd764, %rd601, %rd764;
mul.lo.s32 %r83, %r1, 3;
mul.wide.s32 %rd602, %r83, 8;
add.s64 %rd603, %rd35, %rd602;
st.u64 [%rd603], %rd764;

BB108_254:
add.s64 %rd237, %rd232, 8;
setp.ge.u64	%p183, %rd237, %rd234;
@%p183 bra BB108_256;

ld.local.u64 %rd606, [%rd232+8];
mul.lo.s64 %rd764, %rd606, %rd764;
mul.lo.s32 %r84, %r1, 3;
mul.wide.s32 %rd607, %r84, 8;
add.s64 %rd608, %rd35, %rd607;
st.u64 [%rd608+8], %rd764;

BB108_256:
add.s64 %rd609, %rd237, 8;
setp.ge.u64	%p184, %rd609, %rd234;
@%p184 bra BB108_258;

ld.local.u64 %rd612, [%rd232+16];
mul.lo.s64 %rd613, %rd612, %rd764;
mul.lo.s32 %r85, %r1, 3;
mul.wide.s32 %rd614, %r85, 8;
add.s64 %rd615, %rd35, %rd614;
st.u64 [%rd615+16], %rd613;

BB108_258:
bar.sync 0;
@%p120 bra BB108_269;
bra.uni BB108_259;

BB108_269:
mul.wide.s32 %rd628, %r1, 8;
add.s64 %rd629, %rd690, %rd628;
ld.u64 %rd630, [%rd151];
st.global.u64 [%rd629], %rd630;
ld.u64 %rd631, [%rd151+4096];
st.global.u64 [%rd629+4096], %rd631;
ld.u64 %rd632, [%rd151+8192];
st.global.u64 [%rd629+8192], %rd632;
bra.uni BB108_270;

BB108_259:
mov.u64 %rd765, 0;
setp.ge.u64	%p185, %rd35, %rd171;
mov.u64 %rd766, %rd500;
@%p185 bra BB108_270;

BB108_260:
mov.u64 %rd242, %rd766;
add.s64 %rd617, %rd35, %rd765;
sub.s64 %rd243, %rd171, %rd617;
setp.gt.s64	%p186, %rd243, 12280;
add.s64 %rd244, %rd35, %rd242;
add.s64 %rd245, %rd690, %rd242;
@%p186 bra BB108_267;
bra.uni BB108_261;

BB108_267:
ld.u64 %rd624, [%rd244];
st.global.u64 [%rd245], %rd624;
ld.u64 %rd625, [%rd244+4096];
st.global.u64 [%rd245+4096], %rd625;
ld.u64 %rd626, [%rd244+8192];
st.global.u64 [%rd245+8192], %rd626;
bra.uni BB108_268;

BB108_261:
shr.s64 %rd246, %rd243, 3;
cvt.s64.s32	%rd618, %r1;
setp.ge.s64	%p187, %rd618, %rd246;
@%p187 bra BB108_263;

ld.u64 %rd619, [%rd244];
st.global.u64 [%rd245], %rd619;

BB108_263:
add.s32 %r86, %r1, 512;
cvt.s64.s32	%rd620, %r86;
setp.ge.s64	%p188, %rd620, %rd246;
@%p188 bra BB108_265;

ld.u64 %rd621, [%rd244+4096];
st.global.u64 [%rd245+4096], %rd621;

BB108_265:
add.s32 %r87, %r1, 1024;
cvt.s64.s32	%rd622, %r87;
setp.ge.s64	%p189, %rd622, %rd246;
@%p189 bra BB108_268;

ld.u64 %rd623, [%rd244+8192];
st.global.u64 [%rd245+8192], %rd623;

BB108_268:
add.s64 %rd247, %rd242, 12288;
add.s64 %rd765, %rd765, 12288;
add.s64 %rd627, %rd35, %rd765;
setp.lt.u64	%p190, %rd627, %rd171;
mov.u64 %rd766, %rd247;
@%p190 bra BB108_260;

BB108_270:
bar.sync 0;
add.s64 %rd706, %rd155, 12288;
add.s64 %rd690, %rd690, 12288;
add.s64 %rd687, %rd154, 12288;
mov.u64 %rd699, %rd687;
sub.s64 %rd633, %rd31, %rd687;
setp.gt.s64	%p191, %rd633, 0;
@%p191 bra BB108_151;

BB108_271:
@%p26 bra BB108_287;


	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r88, 1, 0, p; 
} 


	setp.eq.s32	%p193, %r88, 0;
@%p193 bra BB108_286;

mov.u64 %rd635, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd636, %rd635;
sub.s64 %rd254, %rd35, %rd636;
setp.eq.s64	%p194, %rd35, 0;
@%p194 bra BB108_287;

add.s64 %rd637, %rd254, -16;
add.s64 %rd639, %rd635, %rd637;
add.s64 %rd256, %rd636, %rd637;
ld.shared.u8 %rs30, [%rd639];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd639], %rs31;
ld.shared.u64 %rd257, [%rd639+8];
setp.eq.s64	%p195, %rd257, 0;
mov.u64 %rd770, %rd256;
@%p195 bra BB108_280;

mov.u64 %rd258, %rd256;
ld.u8 %rs32, [%rd257];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p196, %rs33, 1;
mov.u64 %rd770, %rd258;
@!%p196 bra BB108_280;
bra.uni BB108_276;

BB108_276:
ld.u64 %rd260, [%rd257];
shr.u64 %rd261, %rd260, 1;
add.s64 %rd262, %rd257, 16;
add.s64 %rd263, %rd262, %rd261;
ld.shared.u64 %rd641, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p197, %rd263, %rd641;
mov.u64 %rd770, %rd257;
@%p197 bra BB108_280;

ld.u8 %rs34, [%rd263];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p198, %rs35, 1;
mov.u64 %rd767, %rd257;
mov.u64 %rd770, %rd767;
@!%p198 bra BB108_280;
bra.uni BB108_278;

BB108_278:
ld.u64 %rd642, [%rd263];
shr.u64 %rd643, %rd642, 1;
add.s64 %rd644, %rd643, %rd261;
add.s64 %rd645, %rd644, 16;
shl.b64 %rd646, %rd645, 1;
and.b64 %rd647, %rd260, 1;
or.b64 %rd648, %rd646, %rd647;
st.u64 [%rd257], %rd648;
and.b64 %rd264, %rd645, 9223372036854775807;
add.s64 %rd649, %rd262, %rd264;
ld.shared.u64 %rd650, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p199, %rd649, %rd650;
mov.u64 %rd768, %rd257;
mov.u64 %rd770, %rd768;
@%p199 bra BB108_280;

add.s64 %rd651, %rd264, %rd262;
st.u64 [%rd651+8], %rd257;
mov.u64 %rd770, %rd257;

BB108_280:
ld.u64 %rd267, [%rd770];
shr.u64 %rd268, %rd267, 1;
add.s64 %rd269, %rd770, 16;
add.s64 %rd270, %rd269, %rd268;
ld.shared.u64 %rd652, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p200, %rd270, %rd652;
@%p200 bra BB108_284;

ld.u8 %rs36, [%rd270];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p201, %rs37, 1;
@!%p201 bra BB108_287;
bra.uni BB108_282;

BB108_282:
ld.u64 %rd653, [%rd270];
shr.u64 %rd654, %rd653, 1;
add.s64 %rd655, %rd654, %rd268;
add.s64 %rd656, %rd655, 16;
shl.b64 %rd657, %rd656, 1;
and.b64 %rd658, %rd267, 1;
or.b64 %rd659, %rd657, %rd658;
st.u64 [%rd770], %rd659;
and.b64 %rd271, %rd656, 9223372036854775807;
add.s64 %rd660, %rd269, %rd271;
ld.shared.u64 %rd661, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p202, %rd660, %rd661;
@%p202 bra BB108_287;

add.s64 %rd662, %rd271, %rd269;
st.u64 [%rd662+8], %rd770;
bra.uni BB108_287;

BB108_286:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB108_287:
bar.sync 0;

BB108_288:
ret;

BB108_284:
setp.lt.u64	%p203, %rd270, %rd770;
@%p203 bra BB108_287;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd770;
bra.uni BB108_287;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIlENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIlENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0[104]
)
.maxntid 128, 1, 1
{
.reg .pred %p<90>;
.reg .b16 %rs<39>;
.reg .b32 %r<86>;
.reg .b64 %rd<380>;


ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIlENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r16, %r17}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIlENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd122, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIlENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd121, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIlENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd120, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIlENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd119, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIlENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd117, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIlENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd116, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIlENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd123, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd124, %rd123;
setp.eq.s64	%p6, %rd124, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB109_2;

cvt.s64.s32	%rd125, %r16;
mov.u32 %r20, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r20;
mov.u64 %rd126, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd127, %rd126;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd127;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd125;

BB109_2:
cvta.to.global.u64 %rd3, %rd116;
mov.u32 %r21, %ctaid.x;
add.s32 %r2, %r21, %r15;
bar.sync 0;
cvt.s64.s32	%rd7, %r2;
mul.lo.s64 %rd128, %rd7, %rd119;
min.s64 %rd129, %rd121, %rd7;
add.s64 %rd130, %rd129, %rd128;
setp.lt.s64	%p8, %rd7, %rd121;
selp.u64	%rd131, 1, 0, %p8;
add.s64 %rd132, %rd131, %rd119;
add.s64 %rd133, %rd132, %rd130;
mul.lo.s64 %rd8, %rd130, %rd120;
mul.lo.s64 %rd134, %rd133, %rd120;
min.s64 %rd9, %rd134, %rd117;
shl.b64 %rd135, %rd8, 3;
add.s64 %rd136, %rd3, %rd135;
ld.global.u64 %rd366, [%rd136];
bar.sync 0;
@%p5 bra BB109_23;

ld.shared.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd332, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd339, %rd332;
setp.eq.s64	%p10, %rd11, %rd339;
mov.u64 %rd337, %rd11;
@%p10 bra BB109_7;

mov.u64 %rd338, %rd337;

BB109_5:
mov.u64 %rd334, %rd339;
mov.u64 %rd337, %rd338;
mov.u64 %rd338, %rd334;
ld.shared.u8 %rs23, [%rd332];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p11, %rs24, 1;
not.pred %p12, %p11;
ld.shared.u64 %rd16, [%rd332];
setp.lt.u64	%p13, %rd16, 18432;
or.pred %p14, %p12, %p13;
@!%p14 bra BB109_7;
bra.uni BB109_6;

BB109_6:
shr.u64 %rd139, %rd16, 1;
add.s64 %rd140, %rd332, %rd139;
add.s64 %rd332, %rd140, 16;
add.s64 %rd141, %rd338, %rd139;
add.s64 %rd339, %rd141, 16;
setp.ne.s64	%p15, %rd339, %rd11;
mov.u64 %rd337, %rd338;
@%p15 bra BB109_5;

BB109_7:
setp.eq.s64	%p17, %rd337, %rd11;
mov.pred %p89, 0;
@%p17 bra BB109_9;

ld.u64 %rd143, [%rd337];
shr.u64 %rd144, %rd143, 1;
add.s64 %rd145, %rd337, %rd144;
add.s64 %rd343, %rd145, 16;
setp.ne.s64	%p89, %rd343, %rd11;

BB109_9:
@%p89 bra BB109_15;
bra.uni BB109_10;

BB109_15:
ld.u64 %rd27, [%rd343];
and.b64 %rd160, %rd27, -32;
setp.eq.s64	%p21, %rd160, 18432;
cvt.u16.u64	%rs38, %rd27;
@%p21 bra BB109_18;

add.s64 %rd28, %rd343, 16;
ld.u64 %rd161, [%rd343+9232];
and.b64 %rd162, %rd161, 1;
add.s64 %rd163, %rd27, -18464;
and.b64 %rd164, %rd163, -2;
or.b64 %rd165, %rd162, %rd164;
st.u64 [%rd343+9232], %rd165;
st.u64 [%rd343+9240], %rd343;
cvt.u16.u64	%rs26, %rd163;
or.b16 %rs27, %rs26, 1;
and.b64 %rd166, %rd27, 1;
or.b64 %rd167, %rd166, 18432;
st.u64 [%rd343], %rd167;
st.u8 [%rd343+9232], %rs27;
ld.u64 %rd168, [%rd343+9232];
shr.u64 %rd29, %rd168, 1;
add.s64 %rd169, %rd29, %rd28;
add.s64 %rd170, %rd169, 9232;
ld.shared.u64 %rd171, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p22, %rd170, %rd171;
cvt.u16.u64	%rs28, %rd27;
and.b16 %rs38, %rs28, 1;
@%p22 bra BB109_18;

add.s64 %rd172, %rd28, 9216;
st.u64 [%rd169+9240], %rd172;
ld.u8 %rs38, [%rd343];

BB109_18:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd343], %rs29;
bra.uni BB109_19;

BB109_10:
mov.u64 %rd147, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd148, %rd147;
sub.s64 %rd149, %rd11, %rd148;
add.s64 %rd150, %rd149, 9232;
ld.shared.u64 %rd151, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p18, %rd150, %rd151;
mov.u64 %rd341, -1;
mov.u64 %rd342, %rd11;
@%p18 bra BB109_12;

add.s64 %rd22, %rd11, 9232;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd22;
mov.u64 %rd341, %rd22;
mov.u64 %rd342, %rd22;

BB109_12:
mov.u64 %rd23, %rd342;
setp.eq.s64	%p19, %rd341, -1;
@%p19 bra BB109_14;

mov.u64 %rd152, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd153, %rd152;
sub.s64 %rd154, %rd11, %rd153;
add.s64 %rd155, %rd152, %rd154;
ld.shared.u64 %rd156, [%rd155];
and.b64 %rd157, %rd156, 1;
or.b64 %rd158, %rd157, 18432;
st.shared.u64 [%rd155], %rd158;
st.shared.u64 [%rd155+8], %rd337;
mov.u16 %rs25, 0;
st.shared.u8 [%rd155], %rs25;

BB109_14:
mov.u64 %rd343, %rd11;
setp.eq.s64	%p20, %rd11, %rd23;
mov.u64 %rd344, 0;
@%p20 bra BB109_20;

BB109_19:
add.s64 %rd344, %rd343, 16;

BB109_20:
mov.u64 %rd345, %rd344;
setp.ne.s64	%p23, %rd344, 0;
@%p23 bra BB109_22;

mov.u64 %rd174, 9216;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd174;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd345, [retval0+0];


	}

BB109_22:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd345;

BB109_23:
add.s64 %rd36, %rd8, 1;
shl.b64 %rd175, %rd9, 3;
add.s64 %rd37, %rd116, %rd175;
bar.sync 0;
ld.shared.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];
shl.b64 %rd176, %rd36, 3;
sub.s64 %rd178, %rd175, %rd176;
setp.lt.s64	%p24, %rd178, 1;
@%p24 bra BB109_100;

add.s64 %rd355, %rd3, %rd176;
add.s64 %rd346, %rd116, %rd176;
mov.u64 %rd352, %rd346;
sub.s64 %rd181, %rd346, %rd37;
shr.u64 %rd182, %rd181, 3;
neg.s64 %rd183, %rd182;
cvt.u32.u64	%r22, %rd183;
mov.u32 %r23, 128;
min.s32 %r3, %r22, %r23;
mul.wide.s32 %rd184, %r1, 8;
add.s64 %rd42, %rd38, %rd184;
mov.u64 %rd375, %rd366;

BB109_25:
mov.u64 %rd45, %rd375;
mov.u64 %rd353, %rd355;
mov.u64 %rd47, %rd353;
mov.u64 %rd350, %rd352;
mov.u64 %rd46, %rd350;
mov.u64 %rd43, %rd346;
sub.s64 %rd185, %rd43, %rd37;
shr.u64 %rd186, %rd185, 3;
neg.s64 %rd187, %rd186;
cvt.u32.u64	%r24, %rd187;
mov.u32 %r25, 1152;
min.s32 %r4, %r24, %r25;
setp.eq.s32	%p25, %r4, 1152;
@%p25 bra BB109_49;
bra.uni BB109_26;

BB109_49:
add.s64 %rd253, %rd47, %rd184;
ld.global.u64 %rd254, [%rd253];
st.u64 [%rd42], %rd254;
ld.global.u64 %rd255, [%rd253+1024];
st.u64 [%rd42+1024], %rd255;
ld.global.u64 %rd256, [%rd253+2048];
st.u64 [%rd42+2048], %rd256;
ld.global.u64 %rd257, [%rd253+3072];
st.u64 [%rd42+3072], %rd257;
ld.global.u64 %rd258, [%rd253+4096];
st.u64 [%rd42+4096], %rd258;
ld.global.u64 %rd259, [%rd253+5120];
st.u64 [%rd42+5120], %rd259;
ld.global.u64 %rd260, [%rd253+6144];
st.u64 [%rd42+6144], %rd260;
ld.global.u64 %rd261, [%rd253+7168];
st.u64 [%rd42+7168], %rd261;
ld.global.u64 %rd262, [%rd253+8192];
st.u64 [%rd42+8192], %rd262;
bra.uni BB109_50;

BB109_26:
setp.lt.s32	%p26, %r4, 1;
@%p26 bra BB109_50;

mov.u64 %rd349, %rd38;
mov.u64 %rd348, %rd46;
mov.u64 %rd351, %rd46;
mov.u64 %rd354, %rd47;

BB109_28:
mov.u64 %rd53, %rd354;
mov.u64 %rd52, %rd351;
mov.u64 %rd50, %rd348;
mul.wide.s32 %rd188, %r4, 8;
add.s64 %rd189, %rd46, %rd188;
sub.s64 %rd190, %rd50, %rd189;
shr.s64 %rd191, %rd190, 3;
neg.s64 %rd54, %rd191;
setp.gt.s64	%p27, %rd54, 1151;
@%p27 bra BB109_47;
bra.uni BB109_29;

BB109_47:
add.s64 %rd238, %rd53, %rd184;
ld.global.u64 %rd239, [%rd238];
add.s64 %rd240, %rd349, %rd184;
st.u64 [%rd240], %rd239;
ld.global.u64 %rd241, [%rd238+1024];
st.u64 [%rd240+1024], %rd241;
ld.global.u64 %rd242, [%rd238+2048];
st.u64 [%rd240+2048], %rd242;
ld.global.u64 %rd243, [%rd238+3072];
st.u64 [%rd240+3072], %rd243;
ld.global.u64 %rd244, [%rd238+4096];
st.u64 [%rd240+4096], %rd244;
ld.global.u64 %rd245, [%rd238+5120];
st.u64 [%rd240+5120], %rd245;
ld.global.u64 %rd246, [%rd238+6144];
st.u64 [%rd240+6144], %rd246;
ld.global.u64 %rd247, [%rd238+7168];
st.u64 [%rd240+7168], %rd247;
ld.global.u64 %rd248, [%rd238+8192];
st.u64 [%rd240+8192], %rd248;
bra.uni BB109_48;

BB109_29:
cvt.s64.s32	%rd192, %r1;
setp.ge.s64	%p28, %rd192, %rd54;
@%p28 bra BB109_31;

add.s64 %rd194, %rd53, %rd184;
ld.global.u64 %rd195, [%rd194];
add.s64 %rd196, %rd349, %rd184;
st.u64 [%rd196], %rd195;

BB109_31:
add.s32 %r29, %r1, 128;
cvt.s64.s32	%rd197, %r29;
setp.ge.s64	%p29, %rd197, %rd54;
@%p29 bra BB109_33;

add.s64 %rd199, %rd53, %rd184;
ld.global.u64 %rd200, [%rd199+1024];
add.s64 %rd201, %rd349, %rd184;
st.u64 [%rd201+1024], %rd200;

BB109_33:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd202, %r32;
setp.ge.s64	%p30, %rd202, %rd54;
@%p30 bra BB109_35;

add.s64 %rd204, %rd53, %rd184;
ld.global.u64 %rd205, [%rd204+2048];
add.s64 %rd206, %rd349, %rd184;
st.u64 [%rd206+2048], %rd205;

BB109_35:
add.s32 %r35, %r1, 384;
cvt.s64.s32	%rd207, %r35;
setp.ge.s64	%p31, %rd207, %rd54;
@%p31 bra BB109_37;

add.s64 %rd209, %rd53, %rd184;
ld.global.u64 %rd210, [%rd209+3072];
add.s64 %rd211, %rd349, %rd184;
st.u64 [%rd211+3072], %rd210;

BB109_37:
add.s32 %r38, %r1, 512;
cvt.s64.s32	%rd212, %r38;
setp.ge.s64	%p32, %rd212, %rd54;
@%p32 bra BB109_39;

add.s64 %rd214, %rd53, %rd184;
ld.global.u64 %rd215, [%rd214+4096];
add.s64 %rd216, %rd349, %rd184;
st.u64 [%rd216+4096], %rd215;

BB109_39:
add.s32 %r41, %r1, 640;
cvt.s64.s32	%rd217, %r41;
setp.ge.s64	%p33, %rd217, %rd54;
@%p33 bra BB109_41;

add.s64 %rd219, %rd53, %rd184;
ld.global.u64 %rd220, [%rd219+5120];
add.s64 %rd221, %rd349, %rd184;
st.u64 [%rd221+5120], %rd220;

BB109_41:
add.s32 %r44, %r1, 768;
cvt.s64.s32	%rd222, %r44;
setp.ge.s64	%p34, %rd222, %rd54;
@%p34 bra BB109_43;

add.s64 %rd224, %rd53, %rd184;
ld.global.u64 %rd225, [%rd224+6144];
add.s64 %rd226, %rd349, %rd184;
st.u64 [%rd226+6144], %rd225;

BB109_43:
add.s32 %r47, %r1, 896;
cvt.s64.s32	%rd227, %r47;
setp.ge.s64	%p35, %rd227, %rd54;
@%p35 bra BB109_45;

add.s64 %rd229, %rd53, %rd184;
ld.global.u64 %rd230, [%rd229+7168];
add.s64 %rd231, %rd349, %rd184;
st.u64 [%rd231+7168], %rd230;

BB109_45:
add.s32 %r50, %r1, 1024;
cvt.s64.s32	%rd232, %r50;
setp.ge.s64	%p36, %rd232, %rd54;
@%p36 bra BB109_48;

add.s64 %rd234, %rd53, %rd184;
ld.global.u64 %rd235, [%rd234+8192];
add.s64 %rd236, %rd349, %rd184;
st.u64 [%rd236+8192], %rd235;

BB109_48:
add.s64 %rd55, %rd53, 9216;
add.s64 %rd349, %rd349, 9216;
add.s64 %rd348, %rd52, 9216;
mov.u64 %rd57, %rd348;
sub.s64 %rd251, %rd189, %rd348;
setp.gt.s64	%p37, %rd251, 0;
mov.u64 %rd351, %rd57;
mov.u64 %rd354, %rd55;
@%p37 bra BB109_28;

BB109_50:
bar.sync 0;
mad.lo.s32 %r54, %r1, -9, %r4;
mov.u32 %r55, 9;
min.s32 %r56, %r54, %r55;
mov.u32 %r57, 0;
max.s32 %r6, %r56, %r57;
setp.eq.s32	%p38, %r6, 0;
@%p38 bra BB109_67;

mul.lo.s32 %r59, %r1, 9;
mul.wide.s32 %rd263, %r59, 8;
add.s64 %rd264, %rd38, %rd263;
ld.u64 %rd347, [%rd264];
add.s32 %r7, %r6, -1;
setp.lt.s32	%p39, %r7, 1;
@%p39 bra BB109_53;

ld.u64 %rd267, [%rd264+8];
mul.lo.s64 %rd347, %rd267, %rd347;

BB109_53:
setp.lt.s32	%p40, %r7, 2;
@%p40 bra BB109_55;

ld.u64 %rd270, [%rd264+16];
mul.lo.s64 %rd347, %rd270, %rd347;

BB109_55:
setp.lt.s32	%p41, %r7, 3;
@%p41 bra BB109_57;

ld.u64 %rd273, [%rd264+24];
mul.lo.s64 %rd347, %rd273, %rd347;

BB109_57:
setp.lt.s32	%p42, %r7, 4;
@%p42 bra BB109_59;

ld.u64 %rd276, [%rd264+32];
mul.lo.s64 %rd347, %rd276, %rd347;

BB109_59:
setp.lt.s32	%p43, %r7, 5;
@%p43 bra BB109_61;

ld.u64 %rd279, [%rd264+40];
mul.lo.s64 %rd347, %rd279, %rd347;

BB109_61:
setp.lt.s32	%p44, %r7, 6;
@%p44 bra BB109_63;

ld.u64 %rd282, [%rd264+48];
mul.lo.s64 %rd347, %rd282, %rd347;

BB109_63:
setp.lt.s32	%p45, %r7, 7;
@%p45 bra BB109_65;

ld.u64 %rd285, [%rd264+56];
mul.lo.s64 %rd347, %rd285, %rd347;

BB109_65:
setp.lt.s32	%p46, %r7, 8;
@%p46 bra BB109_67;

ld.u64 %rd288, [%rd264+64];
mul.lo.s64 %rd347, %rd288, %rd347;

BB109_67:
bar.sync 0;
@%p38 bra BB109_69;

st.u64 [%rd42], %rd347;

BB109_69:
setp.lt.s32	%p3, %r1, %r3;
bar.sync 0;
mov.u64 %rd374, %rd45;
@!%p3 bra BB109_71;
bra.uni BB109_70;

BB109_70:
ld.u64 %rd76, [%rd42];
mov.u64 %rd374, %rd76;

BB109_71:
mov.u64 %rd359, %rd374;
mov.u64 %rd373, %rd359;
bar.sync 0;
setp.gt.s32	%p48, %r1, 0;
setp.le.s32	%p49, %r1, %r3;
and.pred %p50, %p49, %p48;
@!%p50 bra BB109_73;
bra.uni BB109_72;

BB109_72:
ld.u64 %rd289, [%rd42+-8];
mul.lo.s64 %rd373, %rd289, %rd373;

BB109_73:
mov.u64 %rd372, %rd373;
bar.sync 0;
setp.ge.s32	%p51, %r1, %r3;
@%p51 bra BB109_75;

st.u64 [%rd42], %rd372;

BB109_75:
bar.sync 0;
add.s32 %r76, %r1, -2;
setp.lt.s32	%p52, %r76, %r3;
setp.gt.s32	%p53, %r1, 1;
and.pred %p54, %p52, %p53;
@!%p54 bra BB109_77;
bra.uni BB109_76;

BB109_76:
ld.u64 %rd290, [%rd42+-16];
mul.lo.s64 %rd372, %rd290, %rd372;

BB109_77:
mov.u64 %rd371, %rd372;
bar.sync 0;
@%p51 bra BB109_79;

st.u64 [%rd42], %rd371;

BB109_79:
bar.sync 0;
add.s32 %r77, %r1, -4;
setp.lt.s32	%p56, %r77, %r3;
setp.gt.s32	%p57, %r1, 3;
and.pred %p58, %p56, %p57;
@!%p58 bra BB109_81;
bra.uni BB109_80;

BB109_80:
ld.u64 %rd291, [%rd42+-32];
mul.lo.s64 %rd371, %rd291, %rd371;

BB109_81:
mov.u64 %rd370, %rd371;
bar.sync 0;
@%p51 bra BB109_83;

st.u64 [%rd42], %rd370;

BB109_83:
bar.sync 0;
add.s32 %r78, %r1, -8;
setp.lt.s32	%p60, %r78, %r3;
setp.gt.s32	%p61, %r1, 7;
and.pred %p62, %p60, %p61;
@!%p62 bra BB109_85;
bra.uni BB109_84;

BB109_84:
ld.u64 %rd292, [%rd42+-64];
mul.lo.s64 %rd370, %rd292, %rd370;

BB109_85:
mov.u64 %rd369, %rd370;
bar.sync 0;
@%p51 bra BB109_87;

st.u64 [%rd42], %rd369;

BB109_87:
bar.sync 0;
add.s32 %r79, %r1, -16;
setp.lt.s32	%p64, %r79, %r3;
setp.gt.s32	%p65, %r1, 15;
and.pred %p66, %p64, %p65;
@!%p66 bra BB109_89;
bra.uni BB109_88;

BB109_88:
ld.u64 %rd293, [%rd42+-128];
mul.lo.s64 %rd369, %rd293, %rd369;

BB109_89:
mov.u64 %rd368, %rd369;
bar.sync 0;
@%p51 bra BB109_91;

st.u64 [%rd42], %rd368;

BB109_91:
bar.sync 0;
add.s32 %r80, %r1, -32;
setp.lt.s32	%p68, %r80, %r3;
setp.gt.s32	%p69, %r1, 31;
and.pred %p70, %p68, %p69;
@!%p70 bra BB109_93;
bra.uni BB109_92;

BB109_92:
ld.u64 %rd294, [%rd42+-256];
mul.lo.s64 %rd368, %rd294, %rd368;

BB109_93:
mov.u64 %rd367, %rd368;
bar.sync 0;
@%p51 bra BB109_95;

st.u64 [%rd42], %rd367;

BB109_95:
bar.sync 0;
add.s32 %r81, %r1, -64;
setp.lt.s32	%p72, %r81, %r3;
setp.gt.s32	%p73, %r1, 63;
and.pred %p74, %p72, %p73;
@!%p74 bra BB109_97;
bra.uni BB109_96;

BB109_96:
ld.u64 %rd295, [%rd42+-512];
mul.lo.s64 %rd367, %rd295, %rd367;

BB109_97:
bar.sync 0;
@%p51 bra BB109_99;

st.u64 [%rd42], %rd367;

BB109_99:
bar.sync 0;
add.s32 %r82, %r3, -1;
mul.wide.s32 %rd296, %r82, 8;
add.s64 %rd297, %rd38, %rd296;
ld.u64 %rd298, [%rd297];
mul.lo.s64 %rd375, %rd298, %rd45;
bar.sync 0;
add.s64 %rd355, %rd47, 9216;
add.s64 %rd346, %rd46, 9216;
mov.u64 %rd352, %rd346;
sub.s64 %rd299, %rd37, %rd346;
setp.gt.s64	%p76, %rd299, 0;
mov.u64 %rd366, %rd375;
@%p76 bra BB109_25;

BB109_100:
@%p5 bra BB109_116;


	{ 
.reg .pred p; 
isspacep.shared p, %rd38; 
selp.u32 %r84, 1, 0, p; 
} 


	setp.eq.s32	%p78, %r84, 0;
@%p78 bra BB109_115;

mov.u64 %rd301, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd302, %rd301;
sub.s64 %rd98, %rd38, %rd302;
setp.eq.s64	%p79, %rd38, 0;
@%p79 bra BB109_116;

add.s64 %rd303, %rd98, -16;
add.s64 %rd305, %rd301, %rd303;
add.s64 %rd100, %rd302, %rd303;
ld.shared.u8 %rs30, [%rd305];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd305], %rs31;
ld.shared.u64 %rd101, [%rd305+8];
setp.eq.s64	%p80, %rd101, 0;
mov.u64 %rd379, %rd100;
@%p80 bra BB109_109;

mov.u64 %rd102, %rd100;
ld.u8 %rs32, [%rd101];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p81, %rs33, 1;
mov.u64 %rd379, %rd102;
@!%p81 bra BB109_109;
bra.uni BB109_105;

BB109_105:
ld.u64 %rd104, [%rd101];
shr.u64 %rd105, %rd104, 1;
add.s64 %rd106, %rd101, 16;
add.s64 %rd107, %rd106, %rd105;
ld.shared.u64 %rd307, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p82, %rd107, %rd307;
mov.u64 %rd379, %rd101;
@%p82 bra BB109_109;

ld.u8 %rs34, [%rd107];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p83, %rs35, 1;
mov.u64 %rd376, %rd101;
mov.u64 %rd379, %rd376;
@!%p83 bra BB109_109;
bra.uni BB109_107;

BB109_107:
ld.u64 %rd308, [%rd107];
shr.u64 %rd309, %rd308, 1;
add.s64 %rd310, %rd309, %rd105;
add.s64 %rd311, %rd310, 16;
shl.b64 %rd312, %rd311, 1;
and.b64 %rd313, %rd104, 1;
or.b64 %rd314, %rd312, %rd313;
st.u64 [%rd101], %rd314;
and.b64 %rd108, %rd311, 9223372036854775807;
add.s64 %rd315, %rd106, %rd108;
ld.shared.u64 %rd316, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p84, %rd315, %rd316;
mov.u64 %rd377, %rd101;
mov.u64 %rd379, %rd377;
@%p84 bra BB109_109;

add.s64 %rd317, %rd108, %rd106;
st.u64 [%rd317+8], %rd101;
mov.u64 %rd379, %rd101;

BB109_109:
ld.u64 %rd111, [%rd379];
shr.u64 %rd112, %rd111, 1;
add.s64 %rd113, %rd379, 16;
add.s64 %rd114, %rd113, %rd112;
ld.shared.u64 %rd318, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p85, %rd114, %rd318;
@%p85 bra BB109_113;

ld.u8 %rs36, [%rd114];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p86, %rs37, 1;
@!%p86 bra BB109_116;
bra.uni BB109_111;

BB109_111:
ld.u64 %rd319, [%rd114];
shr.u64 %rd320, %rd319, 1;
add.s64 %rd321, %rd320, %rd112;
add.s64 %rd322, %rd321, 16;
shl.b64 %rd323, %rd322, 1;
and.b64 %rd324, %rd111, 1;
or.b64 %rd325, %rd323, %rd324;
st.u64 [%rd379], %rd325;
and.b64 %rd115, %rd322, 9223372036854775807;
add.s64 %rd326, %rd113, %rd115;
ld.shared.u64 %rd327, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p87, %rd326, %rd327;
@%p87 bra BB109_116;

add.s64 %rd328, %rd115, %rd113;
st.u64 [%rd328+8], %rd379;
bra.uni BB109_116;

BB109_115:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd38;
call.uni 
free, 
(
param0
);


	}

BB109_116:
setp.eq.s32	%p4, %r1, 0;
bar.sync 0;
@!%p4 bra BB109_118;
bra.uni BB109_117;

BB109_117:
cvta.to.global.u64 %rd329, %rd122;
shl.b64 %rd330, %rd7, 3;
add.s64 %rd331, %rd329, %rd330;
st.global.u64 [%rd331], %rd366;

BB109_118:
ret;

BB109_113:
setp.lt.u64	%p88, %rd114, %rd379;
@%p88 bra BB109_116;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd379;
bra.uni BB109_116;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIlENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIlENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 256, 1, 1
{
.local .align 8 .b8 __local_depot110[24];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<195>;
.reg .b16 %rs<39>;
.reg .b32 %r<89>;
.reg .b64 %rd<753>;


mov.u64 %rd752, __local_depot110;
cvta.local.u64 %SP, %rd752;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIlENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd267, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIlENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd268, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIlENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIlENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd268;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p24, %r1, 0;
mov.u64 %rd269, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd270, %rd269;
setp.eq.s64	%p25, %rd270, 0;
or.pred %p26, %p24, %p25;
@%p26 bra BB110_2;

cvt.s64.s32	%rd271, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r28;
mov.u64 %rd272, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd273, %rd272;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd273;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd271;

BB110_2:
bar.sync 0;
bfe.s64 %rd274, %rd267, 0, 61;
setp.lt.s64	%p27, %rd274, 1;
@%p27 bra BB110_276;

ld.global.u64 %rd743, [%rd2];
bar.sync 0;
@%p24 bra BB110_5;

st.global.u64 [%rd3], %rd743;

BB110_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB110_26;
bra.uni BB110_6;

BB110_6:
ld.shared.u64 %rd6, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd648, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd655, %rd648;
setp.eq.s64	%p29, %rd6, %rd655;
mov.u64 %rd653, %rd6;
@%p29 bra BB110_10;

mov.u64 %rd654, %rd653;

BB110_8:
mov.u64 %rd650, %rd655;
mov.u64 %rd653, %rd654;
mov.u64 %rd654, %rd650;
ld.shared.u8 %rs23, [%rd648];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p30, %rs24, 1;
not.pred %p31, %p30;
ld.shared.u64 %rd11, [%rd648];
setp.lt.u64	%p32, %rd11, 12288;
or.pred %p33, %p31, %p32;
@!%p33 bra BB110_10;
bra.uni BB110_9;

BB110_9:
shr.u64 %rd277, %rd11, 1;
add.s64 %rd278, %rd648, %rd277;
add.s64 %rd648, %rd278, 16;
add.s64 %rd279, %rd654, %rd277;
add.s64 %rd655, %rd279, 16;
setp.ne.s64	%p34, %rd655, %rd6;
mov.u64 %rd653, %rd654;
@%p34 bra BB110_8;

BB110_10:
setp.eq.s64	%p36, %rd653, %rd6;
mov.pred %p194, 0;
@%p36 bra BB110_12;

ld.u64 %rd281, [%rd653];
shr.u64 %rd282, %rd281, 1;
add.s64 %rd283, %rd653, %rd282;
add.s64 %rd659, %rd283, 16;
setp.ne.s64	%p194, %rd659, %rd6;

BB110_12:
@%p194 bra BB110_18;
bra.uni BB110_13;

BB110_18:
ld.u64 %rd22, [%rd659];
and.b64 %rd298, %rd22, -32;
setp.eq.s64	%p40, %rd298, 12288;
cvt.u16.u64	%rs38, %rd22;
@%p40 bra BB110_21;

add.s64 %rd23, %rd659, 16;
ld.u64 %rd299, [%rd659+6160];
and.b64 %rd300, %rd299, 1;
add.s64 %rd301, %rd22, -12320;
and.b64 %rd302, %rd301, -2;
or.b64 %rd303, %rd300, %rd302;
st.u64 [%rd659+6160], %rd303;
st.u64 [%rd659+6168], %rd659;
cvt.u16.u64	%rs26, %rd301;
or.b16 %rs27, %rs26, 1;
and.b64 %rd304, %rd22, 1;
or.b64 %rd305, %rd304, 12288;
st.u64 [%rd659], %rd305;
st.u8 [%rd659+6160], %rs27;
ld.u64 %rd306, [%rd659+6160];
shr.u64 %rd24, %rd306, 1;
add.s64 %rd307, %rd24, %rd23;
add.s64 %rd308, %rd307, 6160;
ld.shared.u64 %rd309, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p41, %rd308, %rd309;
cvt.u16.u64	%rs28, %rd22;
and.b16 %rs38, %rs28, 1;
@%p41 bra BB110_21;

add.s64 %rd310, %rd23, 6144;
st.u64 [%rd307+6168], %rd310;
ld.u8 %rs38, [%rd659];

BB110_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd659], %rs29;
bra.uni BB110_22;

BB110_13:
mov.u64 %rd285, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd286, %rd285;
sub.s64 %rd287, %rd6, %rd286;
add.s64 %rd288, %rd287, 6160;
ld.shared.u64 %rd289, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p37, %rd288, %rd289;
mov.u64 %rd657, -1;
mov.u64 %rd658, %rd6;
@%p37 bra BB110_15;

add.s64 %rd17, %rd6, 6160;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd17;
mov.u64 %rd657, %rd17;
mov.u64 %rd658, %rd17;

BB110_15:
mov.u64 %rd18, %rd658;
setp.eq.s64	%p38, %rd657, -1;
@%p38 bra BB110_17;

mov.u64 %rd290, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd291, %rd290;
sub.s64 %rd292, %rd6, %rd291;
add.s64 %rd293, %rd290, %rd292;
ld.shared.u64 %rd294, [%rd293];
and.b64 %rd295, %rd294, 1;
or.b64 %rd296, %rd295, 12288;
st.shared.u64 [%rd293], %rd296;
st.shared.u64 [%rd293+8], %rd653;
mov.u16 %rs25, 0;
st.shared.u8 [%rd293], %rs25;

BB110_17:
mov.u64 %rd659, %rd6;
setp.eq.s64	%p39, %rd6, %rd18;
mov.u64 %rd660, 0;
@%p39 bra BB110_23;

BB110_22:
add.s64 %rd660, %rd659, 16;

BB110_23:
mov.u64 %rd661, %rd660;
setp.ne.s64	%p42, %rd660, 0;
@%p42 bra BB110_25;

mov.u64 %rd312, 6144;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd312;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd661, [retval0+0];


	}

BB110_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd661;

BB110_26:
shl.b64 %rd313, %rd267, 3;
add.s64 %rd31, %rd1, %rd313;
add.s64 %rd693, %rd2, 8;
add.s64 %rd686, %rd1, 8;
add.s64 %rd677, %rd3, 8;
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p43, %r29, 0;
mov.u64 %rd316, 8;
sub.s64 %rd36, %rd316, %rd313;
@%p43 bra BB110_143;

setp.gt.s64	%p44, %rd36, -1;
@%p44 bra BB110_259;

mov.u64 %rd317, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd318, %rd317;
sub.s64 %rd319, %rd35, %rd318;
add.s64 %rd320, %rd317, %rd319;
mov.u64 %rd662, %rd686;
mul.wide.s32 %rd321, %r1, 8;
add.s64 %rd38, %rd320, %rd321;

BB110_29:
mov.u64 %rd40, %rd743;
mov.u64 %rd688, %rd693;
mov.u64 %rd42, %rd688;
mov.u64 %rd681, %rd686;
mov.u64 %rd41, %rd681;
mov.u64 %rd674, %rd677;
mov.u64 %rd43, %rd674;
mov.u64 %rd39, %rd662;
sub.s64 %rd322, %rd31, %rd39;
shr.u64 %rd323, %rd322, 3;
cvt.u32.u64	%r30, %rd323;
mov.u32 %r31, 768;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p45, %r2, 768;
@%p45 bra BB110_41;
bra.uni BB110_30;

BB110_41:
add.s64 %rd355, %rd42, %rd321;
ld.global.u64 %rd356, [%rd355];
ld.global.u64 %rd357, [%rd355+2048];
ld.global.u64 %rd358, [%rd355+4096];
st.shared.u64 [%rd38], %rd356;
st.shared.u64 [%rd38+2048], %rd357;
st.shared.u64 [%rd38+4096], %rd358;
mov.u64 %rd665, 768;
bra.uni BB110_42;

BB110_30:
cvt.s64.s32	%rd665, %r2;
setp.lt.s32	%p46, %r2, 1;
@%p46 bra BB110_42;

mov.u64 %rd663, %rd41;
mov.u64 %rd664, %rd320;
mov.u64 %rd685, %rd41;
mov.u64 %rd692, %rd42;

BB110_32:
mov.u64 %rd50, %rd692;
mov.u64 %rd49, %rd685;
mov.u64 %rd48, %rd664;
mov.u64 %rd47, %rd663;
mul.wide.s32 %rd327, %r2, 8;
add.s64 %rd328, %rd41, %rd327;
sub.s64 %rd51, %rd328, %rd47;
setp.gt.s64	%p47, %rd51, 6136;
@%p47 bra BB110_39;
bra.uni BB110_33;

BB110_39:
add.s64 %rd345, %rd50, %rd321;
ld.global.u64 %rd346, [%rd345];
add.s64 %rd347, %rd48, %rd321;
ld.global.u64 %rd348, [%rd345+2048];
ld.global.u64 %rd349, [%rd345+4096];
st.shared.u64 [%rd347], %rd346;
st.shared.u64 [%rd347+2048], %rd348;
st.shared.u64 [%rd347+4096], %rd349;
bra.uni BB110_40;

BB110_33:
shr.s64 %rd52, %rd51, 3;
cvt.s64.s32	%rd329, %r1;
setp.ge.s64	%p48, %rd329, %rd52;
@%p48 bra BB110_35;

add.s64 %rd331, %rd50, %rd321;
ld.global.u64 %rd332, [%rd331];
add.s64 %rd333, %rd48, %rd321;
st.shared.u64 [%rd333], %rd332;

BB110_35:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd334, %r32;
setp.ge.s64	%p49, %rd334, %rd52;
@%p49 bra BB110_37;

add.s64 %rd336, %rd50, %rd321;
ld.global.u64 %rd337, [%rd336+2048];
add.s64 %rd338, %rd48, %rd321;
st.shared.u64 [%rd338+2048], %rd337;

BB110_37:
add.s32 %r33, %r1, 512;
cvt.s64.s32	%rd339, %r33;
setp.ge.s64	%p50, %rd339, %rd52;
@%p50 bra BB110_40;

add.s64 %rd341, %rd50, %rd321;
ld.global.u64 %rd342, [%rd341+4096];
add.s64 %rd343, %rd48, %rd321;
st.shared.u64 [%rd343+4096], %rd342;

BB110_40:
add.s64 %rd54, %rd50, 6144;
add.s64 %rd55, %rd48, 6144;
add.s64 %rd663, %rd49, 6144;
mov.u64 %rd56, %rd663;
sub.s64 %rd352, %rd663, %rd328;
setp.lt.s64	%p51, %rd352, 0;
mov.u64 %rd664, %rd55;
mov.u64 %rd685, %rd56;
mov.u64 %rd692, %rd54;
@%p51 bra BB110_32;

BB110_42:
bar.sync 0;
shl.b64 %rd361, %rd665, 3;
add.s64 %rd62, %rd35, %rd361;
sub.s64 %rd362, %rd62, %rd35;
shr.u64 %rd363, %rd362, 3;
cvt.u32.u64	%r3, %rd363;
cvt.s64.s32	%rd63, %r1;
mul.wide.s32 %rd364, %r1, -3;
add.s64 %rd365, %rd363, %rd364;
cvt.u32.u64	%r34, %rd365;
mov.u32 %r35, 3;
min.s32 %r4, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r5, %r4, %r36;
setp.gt.u32	%p52, %r5, 2;
@%p52 bra BB110_49;
bra.uni BB110_43;

BB110_49:
add.s64 %rd393, %rd317, %rd319;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd394, %r40, 8;
add.s64 %rd395, %rd393, %rd394;
ld.shared.u64 %rd396, [%rd395];
add.u64 %rd397, %SP, 0;
cvta.to.local.u64 %rd398, %rd397;
ld.shared.u64 %rd399, [%rd395+8];
ld.shared.u64 %rd400, [%rd395+16];
st.local.u64 [%rd398], %rd396;
st.local.u64 [%rd398+8], %rd399;
st.local.u64 [%rd398+16], %rd400;
bra.uni BB110_50;

BB110_43:
add.u64 %rd366, %SP, 0;
cvta.to.local.u64 %rd666, %rd366;
setp.lt.s32	%p53, %r4, 1;
@%p53 bra BB110_45;

add.s64 %rd370, %rd317, %rd319;
mul.lo.s32 %r37, %r1, 3;
mul.wide.s32 %rd371, %r37, 8;
add.s64 %rd372, %rd370, %rd371;
ld.shared.u64 %rd373, [%rd372];
cvta.to.local.u64 %rd375, %rd366;
st.local.u64 [%rd375], %rd373;
add.s64 %rd666, %rd375, 8;

BB110_45:
setp.lt.s32	%p54, %r5, 2;
@%p54 bra BB110_47;

add.s64 %rd379, %rd317, %rd319;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd380, %r38, 8;
add.s64 %rd381, %rd379, %rd380;
ld.shared.u64 %rd382, [%rd381+8];
st.local.u64 [%rd666], %rd382;
add.s64 %rd666, %rd666, 8;

BB110_47:
setp.lt.s32	%p55, %r5, 3;
@%p55 bra BB110_50;

add.s64 %rd386, %rd317, %rd319;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd387, %r39, 8;
add.s64 %rd388, %rd386, %rd387;
ld.shared.u64 %rd389, [%rd388+16];
st.local.u64 [%rd666], %rd389;

BB110_50:
setp.eq.s32	%p56, %r5, 0;
@%p56 bra BB110_55;

add.u64 %rd402, %SP, 0;
cvta.to.local.u64 %rd403, %rd402;
ld.local.u64 %rd669, [%rd403];
mul.wide.u32 %rd404, %r5, 8;
add.s64 %rd405, %rd404, 34359738360;
shr.u64 %rd406, %rd405, 3;
cvt.u32.u64	%r6, %rd406;
setp.lt.s32	%p57, %r6, 1;
@%p57 bra BB110_53;

ld.local.u64 %rd409, [%rd403+8];
mul.lo.s64 %rd669, %rd409, %rd669;

BB110_53:
setp.lt.s32	%p58, %r6, 2;
@%p58 bra BB110_55;

ld.local.u64 %rd412, [%rd403+16];
mul.lo.s64 %rd669, %rd412, %rd669;

BB110_55:
bar.sync 0;
@%p56 bra BB110_57;

st.shared.u64 [%rd38], %rd669;

BB110_57:
bar.sync 0;
setp.gt.s32	%p60, %r3, 767;
mov.u32 %r87, 256;
@%p60 bra BB110_59;

add.s32 %r42, %r3, 2;
mul.hi.s32 %r43, %r42, 1431655766;
shr.u32 %r44, %r43, 31;
add.s32 %r87, %r43, %r44;

BB110_59:
add.s64 %rd670, %rd317, %rd319;
add.s64 %rd74, %rd670, %rd361;
setp.eq.s32	%p61, %r87, 256;
@%p61 bra BB110_101;
bra.uni BB110_60;

BB110_101:
@%p24 bra BB110_103;

ld.shared.u64 %rd430, [%rd670];
mul.lo.s64 %rd431, %rd430, %rd40;
st.shared.u64 [%rd670], %rd431;

BB110_103:
setp.lt.s32	%p12, %r1, 1;
ld.shared.u64 %rd668, [%rd38];
bar.sync 0;
@%p12 bra BB110_105;

ld.shared.u64 %rd432, [%rd38+-8];
mul.lo.s64 %rd668, %rd432, %rd668;

BB110_105:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p94, %r1, 2;
@%p94 bra BB110_107;

ld.shared.u64 %rd433, [%rd38+-16];
mul.lo.s64 %rd668, %rd433, %rd668;

BB110_107:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p95, %r1, 4;
@%p95 bra BB110_109;

ld.shared.u64 %rd434, [%rd38+-32];
mul.lo.s64 %rd668, %rd434, %rd668;

BB110_109:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p96, %r1, 8;
@%p96 bra BB110_111;

ld.shared.u64 %rd435, [%rd38+-64];
mul.lo.s64 %rd668, %rd435, %rd668;

BB110_111:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p97, %r1, 16;
@%p97 bra BB110_113;

ld.shared.u64 %rd436, [%rd38+-128];
mul.lo.s64 %rd668, %rd436, %rd668;

BB110_113:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p98, %r1, 32;
@%p98 bra BB110_115;

ld.shared.u64 %rd437, [%rd38+-256];
mul.lo.s64 %rd668, %rd437, %rd668;

BB110_115:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p99, %r1, 64;
@%p99 bra BB110_117;

ld.shared.u64 %rd438, [%rd38+-512];
mul.lo.s64 %rd668, %rd438, %rd668;

BB110_117:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p100, %r1, 128;
@%p100 bra BB110_119;

ld.shared.u64 %rd439, [%rd38+-1024];
mul.lo.s64 %rd668, %rd439, %rd668;

BB110_119:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
ld.shared.u64 %rd744, [%rd670+2040];
mov.u64 %rd733, %rd40;
@%p1 bra BB110_121;

ld.shared.u64 %rd733, [%rd38+-8];

BB110_121:
bar.sync 0;
st.shared.u64 [%rd38], %rd733;
bar.sync 0;
bra.uni BB110_122;

BB110_60:
@%p24 bra BB110_62;

ld.shared.u64 %rd415, [%rd670];
mul.lo.s64 %rd416, %rd415, %rd40;
st.shared.u64 [%rd670], %rd416;

BB110_62:
setp.ge.s32	%p63, %r1, %r87;
mov.u64 %rd742, %rd40;
@%p63 bra BB110_64;

ld.shared.u64 %rd76, [%rd38];
mov.u64 %rd742, %rd76;

BB110_64:
mov.u64 %rd703, %rd742;
mov.u64 %rd741, %rd703;
bar.sync 0;
setp.le.s32	%p64, %r1, %r87;
setp.gt.s32	%p65, %r1, 0;
and.pred %p66, %p64, %p65;
@!%p66 bra BB110_66;
bra.uni BB110_65;

BB110_65:
ld.shared.u64 %rd417, [%rd38+-8];
mul.lo.s64 %rd741, %rd417, %rd741;

BB110_66:
mov.u64 %rd740, %rd741;
bar.sync 0;
@%p63 bra BB110_68;

st.shared.u64 [%rd38], %rd740;

BB110_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r45, %r1, -2;
setp.lt.s32	%p68, %r45, %r87;
and.pred %p69, %p68, %p4;
@!%p69 bra BB110_70;
bra.uni BB110_69;

BB110_69:
ld.shared.u64 %rd418, [%rd38+-16];
mul.lo.s64 %rd740, %rd418, %rd740;

BB110_70:
mov.u64 %rd739, %rd740;
bar.sync 0;
@%p63 bra BB110_72;

st.shared.u64 [%rd38], %rd739;

BB110_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r46, %r1, -4;
setp.lt.s32	%p71, %r46, %r87;
and.pred %p72, %p71, %p5;
@!%p72 bra BB110_74;
bra.uni BB110_73;

BB110_73:
ld.shared.u64 %rd419, [%rd38+-32];
mul.lo.s64 %rd739, %rd419, %rd739;

BB110_74:
mov.u64 %rd738, %rd739;
bar.sync 0;
@%p63 bra BB110_76;

st.shared.u64 [%rd38], %rd738;

BB110_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r47, %r1, -8;
setp.lt.s32	%p74, %r47, %r87;
and.pred %p75, %p74, %p6;
@!%p75 bra BB110_78;
bra.uni BB110_77;

BB110_77:
ld.shared.u64 %rd420, [%rd38+-64];
mul.lo.s64 %rd738, %rd420, %rd738;

BB110_78:
mov.u64 %rd737, %rd738;
bar.sync 0;
@%p63 bra BB110_80;

st.shared.u64 [%rd38], %rd737;

BB110_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r48, %r1, -16;
setp.lt.s32	%p77, %r48, %r87;
and.pred %p78, %p77, %p7;
@!%p78 bra BB110_82;
bra.uni BB110_81;

BB110_81:
ld.shared.u64 %rd421, [%rd38+-128];
mul.lo.s64 %rd737, %rd421, %rd737;

BB110_82:
mov.u64 %rd736, %rd737;
bar.sync 0;
@%p63 bra BB110_84;

st.shared.u64 [%rd38], %rd736;

BB110_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r49, %r1, -32;
setp.lt.s32	%p80, %r49, %r87;
and.pred %p81, %p80, %p8;
@!%p81 bra BB110_86;
bra.uni BB110_85;

BB110_85:
ld.shared.u64 %rd422, [%rd38+-256];
mul.lo.s64 %rd736, %rd422, %rd736;

BB110_86:
mov.u64 %rd735, %rd736;
bar.sync 0;
@%p63 bra BB110_88;

st.shared.u64 [%rd38], %rd735;

BB110_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r50, %r1, -64;
setp.lt.s32	%p83, %r50, %r87;
and.pred %p84, %p83, %p9;
@!%p84 bra BB110_90;
bra.uni BB110_89;

BB110_89:
ld.shared.u64 %rd423, [%rd38+-512];
mul.lo.s64 %rd735, %rd423, %rd735;

BB110_90:
mov.u64 %rd734, %rd735;
bar.sync 0;
@%p63 bra BB110_92;

st.shared.u64 [%rd38], %rd734;

BB110_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r51, %r1, -128;
setp.lt.s32	%p86, %r51, %r87;
and.pred %p87, %p86, %p10;
@!%p87 bra BB110_94;
bra.uni BB110_93;

BB110_93:
ld.shared.u64 %rd424, [%rd38+-1024];
mul.lo.s64 %rd734, %rd424, %rd734;

BB110_94:
bar.sync 0;
@%p63 bra BB110_96;

st.shared.u64 [%rd38], %rd734;

BB110_96:
setp.lt.s32	%p11, %r1, %r87;
bar.sync 0;
add.s32 %r52, %r87, -1;
mul.wide.s32 %rd428, %r52, 8;
add.s64 %rd429, %rd670, %rd428;
ld.shared.u64 %rd744, [%rd429];
not.pred %p89, %p11;
or.pred %p91, %p1, %p89;
selp.b64	%rd667, %rd40, %rd734, %p11;
@%p91 bra BB110_98;

ld.shared.u64 %rd667, [%rd38+-8];

BB110_98:
bar.sync 0;
@%p63 bra BB110_100;

st.shared.u64 [%rd38], %rd667;

BB110_100:
bar.sync 0;

BB110_122:
mov.u64 %rd743, %rd744;
@%p56 bra BB110_124;

ld.shared.u64 %rd669, [%rd38];

BB110_124:
add.u64 %rd440, %SP, 0;
cvta.to.local.u64 %rd122, %rd440;
bar.sync 0;
mul.wide.s32 %rd441, %r5, 8;
add.s64 %rd124, %rd122, %rd441;
setp.ge.u64	%p103, %rd122, %rd124;
@%p103 bra BB110_126;

ld.local.u64 %rd444, [%rd122];
mul.lo.s64 %rd669, %rd444, %rd669;
add.s64 %rd448, %rd317, %rd319;
mul.lo.s32 %r53, %r1, 3;
mul.wide.s32 %rd449, %r53, 8;
add.s64 %rd450, %rd448, %rd449;
st.shared.u64 [%rd450], %rd669;

BB110_126:
add.s64 %rd127, %rd122, 8;
setp.ge.u64	%p104, %rd127, %rd124;
@%p104 bra BB110_128;

ld.local.u64 %rd453, [%rd122+8];
mul.lo.s64 %rd669, %rd453, %rd669;
add.s64 %rd457, %rd317, %rd319;
mul.lo.s32 %r54, %r1, 3;
mul.wide.s32 %rd458, %r54, 8;
add.s64 %rd459, %rd457, %rd458;
st.shared.u64 [%rd459+8], %rd669;

BB110_128:
add.s64 %rd460, %rd127, 8;
setp.ge.u64	%p105, %rd460, %rd124;
@%p105 bra BB110_130;

ld.local.u64 %rd463, [%rd122+16];
mul.lo.s64 %rd464, %rd463, %rd669;
add.s64 %rd468, %rd317, %rd319;
mul.lo.s32 %r55, %r1, 3;
mul.wide.s32 %rd469, %r55, 8;
add.s64 %rd470, %rd468, %rd469;
st.shared.u64 [%rd470+16], %rd464;

BB110_130:
bar.sync 0;
@%p45 bra BB110_141;
bra.uni BB110_131;

BB110_141:
add.s64 %rd485, %rd43, %rd321;
ld.shared.u64 %rd486, [%rd38];
ld.shared.u64 %rd487, [%rd38+2048];
ld.shared.u64 %rd488, [%rd38+4096];
st.global.u64 [%rd485], %rd486;
st.global.u64 [%rd485+2048], %rd487;
st.global.u64 [%rd485+4096], %rd488;
bra.uni BB110_142;

BB110_131:
mov.u64 %rd671, %rd35;
setp.ge.u64	%p106, %rd670, %rd74;
mov.u64 %rd676, %rd43;
@%p106 bra BB110_142;

BB110_132:
mov.u64 %rd134, %rd676;
sub.s64 %rd135, %rd62, %rd671;
setp.gt.s64	%p107, %rd135, 6136;
shl.b64 %rd474, %rd63, 3;
add.s64 %rd136, %rd670, %rd474;
add.s64 %rd137, %rd134, %rd474;
@%p107 bra BB110_139;
bra.uni BB110_133;

BB110_139:
ld.shared.u64 %rd481, [%rd136];
ld.shared.u64 %rd482, [%rd136+2048];
ld.shared.u64 %rd483, [%rd136+4096];
st.global.u64 [%rd137], %rd481;
st.global.u64 [%rd137+2048], %rd482;
st.global.u64 [%rd137+4096], %rd483;
bra.uni BB110_140;

BB110_133:
shr.s64 %rd138, %rd135, 3;
setp.ge.s64	%p108, %rd63, %rd138;
@%p108 bra BB110_135;

ld.shared.u64 %rd476, [%rd136];
st.global.u64 [%rd137], %rd476;

BB110_135:
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd477, %r56;
setp.ge.s64	%p109, %rd477, %rd138;
@%p109 bra BB110_137;

ld.shared.u64 %rd478, [%rd136+2048];
st.global.u64 [%rd137+2048], %rd478;

BB110_137:
add.s32 %r57, %r1, 512;
cvt.s64.s32	%rd479, %r57;
setp.ge.s64	%p110, %rd479, %rd138;
@%p110 bra BB110_140;

ld.shared.u64 %rd480, [%rd136+4096];
st.global.u64 [%rd137+4096], %rd480;

BB110_140:
add.s64 %rd670, %rd670, 6144;
add.s64 %rd671, %rd671, 6144;
add.s64 %rd141, %rd134, 6144;
setp.lt.u64	%p111, %rd670, %rd74;
mov.u64 %rd676, %rd141;
@%p111 bra BB110_132;

BB110_142:
bar.sync 0;
add.s64 %rd693, %rd42, 6144;
add.s64 %rd677, %rd43, 6144;
add.s64 %rd662, %rd41, 6144;
mov.u64 %rd686, %rd662;
sub.s64 %rd489, %rd662, %rd31;
setp.lt.s64	%p112, %rd489, 0;
@%p112 bra BB110_29;
bra.uni BB110_259;

BB110_143:
setp.gt.s64	%p113, %rd36, -1;
@%p113 bra BB110_259;

mov.u64 %rd672, %rd686;
mul.wide.s32 %rd490, %r1, 8;
add.s64 %rd148, %rd35, %rd490;
mov.u64 %rd675, %rd677;
mov.u64 %rd684, %rd686;
mov.u64 %rd691, %rd693;
mov.u64 %rd731, %rd743;

BB110_145:
mov.u64 %rd150, %rd731;
mov.u64 %rd689, %rd691;
mov.u64 %rd152, %rd689;
mov.u64 %rd682, %rd684;
mov.u64 %rd151, %rd682;
mov.u64 %rd149, %rd672;
sub.s64 %rd491, %rd31, %rd149;
shr.u64 %rd492, %rd491, 3;
cvt.u32.u64	%r58, %rd492;
mov.u32 %r59, 768;
min.s32 %r9, %r58, %r59;
setp.eq.s32	%p114, %r9, 768;
@%p114 bra BB110_157;
bra.uni BB110_146;

BB110_157:
mul.wide.s32 %rd520, %r1, 8;
add.s64 %rd521, %rd152, %rd520;
ld.global.u64 %rd522, [%rd521];
st.u64 [%rd148], %rd522;
ld.global.u64 %rd523, [%rd521+2048];
st.u64 [%rd148+2048], %rd523;
ld.global.u64 %rd524, [%rd521+4096];
st.u64 [%rd148+4096], %rd524;
mov.u64 %rd694, 768;
bra.uni BB110_158;

BB110_146:
cvt.s64.s32	%rd694, %r9;
setp.lt.s32	%p115, %r9, 1;
@%p115 bra BB110_158;

mov.u64 %rd679, %rd35;
mov.u64 %rd678, %rd151;
mov.u64 %rd683, %rd151;
mov.u64 %rd690, %rd152;

BB110_148:
mov.u64 %rd160, %rd690;
mov.u64 %rd159, %rd683;
mov.u64 %rd157, %rd678;
mul.wide.s32 %rd493, %r9, 8;
add.s64 %rd494, %rd151, %rd493;
sub.s64 %rd161, %rd494, %rd157;
setp.gt.s64	%p116, %rd161, 6136;
@%p116 bra BB110_155;
bra.uni BB110_149;

BB110_155:
add.s64 %rd511, %rd160, %rd490;
ld.global.u64 %rd512, [%rd511];
add.s64 %rd513, %rd679, %rd490;
st.u64 [%rd513], %rd512;
ld.global.u64 %rd514, [%rd511+2048];
st.u64 [%rd513+2048], %rd514;
ld.global.u64 %rd515, [%rd511+4096];
st.u64 [%rd513+4096], %rd515;
bra.uni BB110_156;

BB110_149:
shr.s64 %rd162, %rd161, 3;
cvt.s64.s32	%rd495, %r1;
setp.ge.s64	%p117, %rd495, %rd162;
@%p117 bra BB110_151;

add.s64 %rd497, %rd160, %rd490;
ld.global.u64 %rd498, [%rd497];
add.s64 %rd499, %rd679, %rd490;
st.u64 [%rd499], %rd498;

BB110_151:
add.s32 %r60, %r1, 256;
cvt.s64.s32	%rd500, %r60;
setp.ge.s64	%p118, %rd500, %rd162;
@%p118 bra BB110_153;

add.s64 %rd502, %rd160, %rd490;
ld.global.u64 %rd503, [%rd502+2048];
add.s64 %rd504, %rd679, %rd490;
st.u64 [%rd504+2048], %rd503;

BB110_153:
add.s32 %r61, %r1, 512;
cvt.s64.s32	%rd505, %r61;
setp.ge.s64	%p119, %rd505, %rd162;
@%p119 bra BB110_156;

add.s64 %rd507, %rd160, %rd490;
ld.global.u64 %rd508, [%rd507+4096];
add.s64 %rd509, %rd679, %rd490;
st.u64 [%rd509+4096], %rd508;

BB110_156:
add.s64 %rd164, %rd160, 6144;
add.s64 %rd679, %rd679, 6144;
add.s64 %rd678, %rd159, 6144;
mov.u64 %rd166, %rd678;
sub.s64 %rd518, %rd678, %rd494;
setp.lt.s64	%p120, %rd518, 0;
mov.u64 %rd683, %rd166;
mov.u64 %rd690, %rd164;
@%p120 bra BB110_148;

BB110_158:
bar.sync 0;
shl.b64 %rd525, %rd694, 3;
add.s64 %rd169, %rd35, %rd525;
and.b64 %rd526, %rd694, 2305843009213693951;
cvt.u32.u64	%r10, %rd694;
mul.wide.s32 %rd527, %r1, -3;
add.s64 %rd528, %rd526, %rd527;
cvt.u32.u64	%r62, %rd528;
mov.u32 %r63, 3;
min.s32 %r11, %r62, %r63;
mov.u32 %r64, 0;
max.s32 %r12, %r11, %r64;
setp.gt.u32	%p121, %r12, 2;
@%p121 bra BB110_165;
bra.uni BB110_159;

BB110_165:
mul.lo.s32 %r68, %r1, 3;
mul.wide.s32 %rd541, %r68, 8;
add.s64 %rd542, %rd35, %rd541;
ld.u64 %rd543, [%rd542];
add.u64 %rd544, %SP, 0;
cvta.to.local.u64 %rd545, %rd544;
st.local.u64 [%rd545], %rd543;
ld.u64 %rd546, [%rd542+8];
st.local.u64 [%rd545+8], %rd546;
ld.u64 %rd547, [%rd542+16];
st.local.u64 [%rd545+16], %rd547;
bra.uni BB110_166;

BB110_159:
add.u64 %rd529, %SP, 0;
cvta.to.local.u64 %rd695, %rd529;
setp.lt.s32	%p122, %r11, 1;
@%p122 bra BB110_161;

mul.lo.s32 %r65, %r1, 3;
mul.wide.s32 %rd530, %r65, 8;
add.s64 %rd531, %rd35, %rd530;
ld.u64 %rd532, [%rd531];
cvta.to.local.u64 %rd534, %rd529;
st.local.u64 [%rd534], %rd532;
add.s64 %rd695, %rd534, 8;

BB110_161:
setp.lt.s32	%p123, %r12, 2;
@%p123 bra BB110_163;

mul.lo.s32 %r66, %r1, 3;
mul.wide.s32 %rd535, %r66, 8;
add.s64 %rd536, %rd35, %rd535;
ld.u64 %rd537, [%rd536+8];
st.local.u64 [%rd695], %rd537;
add.s64 %rd695, %rd695, 8;

BB110_163:
setp.lt.s32	%p124, %r12, 3;
@%p124 bra BB110_166;

mul.lo.s32 %r67, %r1, 3;
mul.wide.s32 %rd538, %r67, 8;
add.s64 %rd539, %rd35, %rd538;
ld.u64 %rd540, [%rd539+16];
st.local.u64 [%rd695], %rd540;

BB110_166:
setp.eq.s32	%p125, %r12, 0;
@%p125 bra BB110_171;

add.u64 %rd549, %SP, 0;
cvta.to.local.u64 %rd550, %rd549;
ld.local.u64 %rd745, [%rd550];
mul.wide.u32 %rd551, %r12, 8;
add.s64 %rd552, %rd551, 34359738360;
shr.u64 %rd553, %rd552, 3;
cvt.u32.u64	%r13, %rd553;
setp.lt.s32	%p126, %r13, 1;
@%p126 bra BB110_169;

ld.local.u64 %rd556, [%rd550+8];
mul.lo.s64 %rd745, %rd556, %rd745;

BB110_169:
setp.lt.s32	%p127, %r13, 2;
@%p127 bra BB110_171;

ld.local.u64 %rd559, [%rd550+16];
mul.lo.s64 %rd745, %rd559, %rd745;

BB110_171:
bar.sync 0;
@%p125 bra BB110_173;

st.u64 [%rd148], %rd745;

BB110_173:
bar.sync 0;
setp.gt.s32	%p129, %r10, 767;
mov.u32 %r88, 256;
@%p129 bra BB110_175;

add.s32 %r70, %r10, 2;
mul.hi.s32 %r71, %r70, 1431655766;
shr.u32 %r72, %r71, 31;
add.s32 %r88, %r71, %r72;

BB110_175:
setp.eq.s32	%p130, %r88, 256;
@%p130 bra BB110_217;
bra.uni BB110_176;

BB110_217:
@%p24 bra BB110_219;

ld.u64 %rd572, [%rd35];
mul.lo.s64 %rd573, %rd572, %rd150;
st.u64 [%rd35], %rd573;

BB110_219:
setp.lt.s32	%p22, %r1, 1;
ld.u64 %rd697, [%rd148];
bar.sync 0;
@%p22 bra BB110_221;

ld.u64 %rd574, [%rd148+-8];
mul.lo.s64 %rd697, %rd574, %rd697;

BB110_221:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p163, %r1, 2;
@%p163 bra BB110_223;

ld.u64 %rd575, [%rd148+-16];
mul.lo.s64 %rd697, %rd575, %rd697;

BB110_223:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p164, %r1, 4;
@%p164 bra BB110_225;

ld.u64 %rd576, [%rd148+-32];
mul.lo.s64 %rd697, %rd576, %rd697;

BB110_225:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p165, %r1, 8;
@%p165 bra BB110_227;

ld.u64 %rd577, [%rd148+-64];
mul.lo.s64 %rd697, %rd577, %rd697;

BB110_227:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p166, %r1, 16;
@%p166 bra BB110_229;

ld.u64 %rd578, [%rd148+-128];
mul.lo.s64 %rd697, %rd578, %rd697;

BB110_229:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p167, %r1, 32;
@%p167 bra BB110_231;

ld.u64 %rd579, [%rd148+-256];
mul.lo.s64 %rd697, %rd579, %rd697;

BB110_231:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p168, %r1, 64;
@%p168 bra BB110_233;

ld.u64 %rd580, [%rd148+-512];
mul.lo.s64 %rd697, %rd580, %rd697;

BB110_233:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p169, %r1, 128;
@%p169 bra BB110_235;

ld.u64 %rd581, [%rd148+-1024];
mul.lo.s64 %rd697, %rd581, %rd697;

BB110_235:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
ld.u64 %rd732, [%rd35+2040];
mov.u64 %rd721, %rd150;
@%p1 bra BB110_237;

ld.u64 %rd721, [%rd148+-8];

BB110_237:
bar.sync 0;
st.u64 [%rd148], %rd721;
bar.sync 0;
bra.uni BB110_238;

BB110_176:
@%p24 bra BB110_178;

ld.u64 %rd560, [%rd35];
mul.lo.s64 %rd561, %rd560, %rd150;
st.u64 [%rd35], %rd561;

BB110_178:
setp.ge.s32	%p132, %r1, %r88;
mov.u64 %rd730, %rd150;
@%p132 bra BB110_180;

ld.u64 %rd181, [%rd148];
mov.u64 %rd730, %rd181;

BB110_180:
mov.u64 %rd713, %rd730;
mov.u64 %rd729, %rd713;
bar.sync 0;
setp.le.s32	%p133, %r1, %r88;
setp.gt.s32	%p134, %r1, 0;
and.pred %p135, %p133, %p134;
@!%p135 bra BB110_182;
bra.uni BB110_181;

BB110_181:
ld.u64 %rd562, [%rd148+-8];
mul.lo.s64 %rd729, %rd562, %rd729;

BB110_182:
mov.u64 %rd728, %rd729;
bar.sync 0;
@%p132 bra BB110_184;

st.u64 [%rd148], %rd728;

BB110_184:
setp.gt.s32	%p14, %r1, 1;
bar.sync 0;
add.s32 %r73, %r1, -2;
setp.lt.s32	%p137, %r73, %r88;
and.pred %p138, %p137, %p14;
@!%p138 bra BB110_186;
bra.uni BB110_185;

BB110_185:
ld.u64 %rd563, [%rd148+-16];
mul.lo.s64 %rd728, %rd563, %rd728;

BB110_186:
mov.u64 %rd727, %rd728;
bar.sync 0;
@%p132 bra BB110_188;

st.u64 [%rd148], %rd727;

BB110_188:
setp.gt.s32	%p15, %r1, 3;
bar.sync 0;
add.s32 %r74, %r1, -4;
setp.lt.s32	%p140, %r74, %r88;
and.pred %p141, %p140, %p15;
@!%p141 bra BB110_190;
bra.uni BB110_189;

BB110_189:
ld.u64 %rd564, [%rd148+-32];
mul.lo.s64 %rd727, %rd564, %rd727;

BB110_190:
mov.u64 %rd726, %rd727;
bar.sync 0;
@%p132 bra BB110_192;

st.u64 [%rd148], %rd726;

BB110_192:
setp.gt.s32	%p16, %r1, 7;
bar.sync 0;
add.s32 %r75, %r1, -8;
setp.lt.s32	%p143, %r75, %r88;
and.pred %p144, %p143, %p16;
@!%p144 bra BB110_194;
bra.uni BB110_193;

BB110_193:
ld.u64 %rd565, [%rd148+-64];
mul.lo.s64 %rd726, %rd565, %rd726;

BB110_194:
mov.u64 %rd725, %rd726;
bar.sync 0;
@%p132 bra BB110_196;

st.u64 [%rd148], %rd725;

BB110_196:
setp.gt.s32	%p17, %r1, 15;
bar.sync 0;
add.s32 %r76, %r1, -16;
setp.lt.s32	%p146, %r76, %r88;
and.pred %p147, %p146, %p17;
@!%p147 bra BB110_198;
bra.uni BB110_197;

BB110_197:
ld.u64 %rd566, [%rd148+-128];
mul.lo.s64 %rd725, %rd566, %rd725;

BB110_198:
mov.u64 %rd724, %rd725;
bar.sync 0;
@%p132 bra BB110_200;

st.u64 [%rd148], %rd724;

BB110_200:
setp.gt.s32	%p18, %r1, 31;
bar.sync 0;
add.s32 %r77, %r1, -32;
setp.lt.s32	%p149, %r77, %r88;
and.pred %p150, %p149, %p18;
@!%p150 bra BB110_202;
bra.uni BB110_201;

BB110_201:
ld.u64 %rd567, [%rd148+-256];
mul.lo.s64 %rd724, %rd567, %rd724;

BB110_202:
mov.u64 %rd723, %rd724;
bar.sync 0;
@%p132 bra BB110_204;

st.u64 [%rd148], %rd723;

BB110_204:
setp.gt.s32	%p19, %r1, 63;
bar.sync 0;
add.s32 %r78, %r1, -64;
setp.lt.s32	%p152, %r78, %r88;
and.pred %p153, %p152, %p19;
@!%p153 bra BB110_206;
bra.uni BB110_205;

BB110_205:
ld.u64 %rd568, [%rd148+-512];
mul.lo.s64 %rd723, %rd568, %rd723;

BB110_206:
mov.u64 %rd722, %rd723;
bar.sync 0;
@%p132 bra BB110_208;

st.u64 [%rd148], %rd722;

BB110_208:
setp.gt.s32	%p20, %r1, 127;
bar.sync 0;
add.s32 %r79, %r1, -128;
setp.lt.s32	%p155, %r79, %r88;
and.pred %p156, %p155, %p20;
@!%p156 bra BB110_210;
bra.uni BB110_209;

BB110_209:
ld.u64 %rd569, [%rd148+-1024];
mul.lo.s64 %rd722, %rd569, %rd722;

BB110_210:
bar.sync 0;
@%p132 bra BB110_212;

st.u64 [%rd148], %rd722;

BB110_212:
setp.lt.s32	%p21, %r1, %r88;
bar.sync 0;
add.s32 %r80, %r88, -1;
mul.wide.s32 %rd570, %r80, 8;
add.s64 %rd571, %rd35, %rd570;
ld.u64 %rd732, [%rd571];
not.pred %p158, %p21;
or.pred %p160, %p1, %p158;
selp.b64	%rd696, %rd150, %rd722, %p21;
@%p160 bra BB110_214;

ld.u64 %rd696, [%rd148+-8];

BB110_214:
bar.sync 0;
@%p132 bra BB110_216;

st.u64 [%rd148], %rd696;

BB110_216:
bar.sync 0;

BB110_238:
mov.u64 %rd731, %rd732;
@%p125 bra BB110_240;

ld.u64 %rd745, [%rd148];

BB110_240:
add.u64 %rd582, %SP, 0;
cvta.to.local.u64 %rd226, %rd582;
bar.sync 0;
mul.wide.s32 %rd583, %r12, 8;
add.s64 %rd228, %rd226, %rd583;
setp.ge.u64	%p172, %rd226, %rd228;
@%p172 bra BB110_242;

ld.local.u64 %rd586, [%rd226];
mul.lo.s64 %rd745, %rd586, %rd745;
mul.lo.s32 %r81, %r1, 3;
mul.wide.s32 %rd587, %r81, 8;
add.s64 %rd588, %rd35, %rd587;
st.u64 [%rd588], %rd745;

BB110_242:
add.s64 %rd231, %rd226, 8;
setp.ge.u64	%p173, %rd231, %rd228;
@%p173 bra BB110_244;

ld.local.u64 %rd591, [%rd226+8];
mul.lo.s64 %rd745, %rd591, %rd745;
mul.lo.s32 %r82, %r1, 3;
mul.wide.s32 %rd592, %r82, 8;
add.s64 %rd593, %rd35, %rd592;
st.u64 [%rd593+8], %rd745;

BB110_244:
add.s64 %rd594, %rd231, 8;
setp.ge.u64	%p174, %rd594, %rd228;
@%p174 bra BB110_246;

ld.local.u64 %rd597, [%rd226+16];
mul.lo.s64 %rd598, %rd597, %rd745;
mul.lo.s32 %r83, %r1, 3;
mul.wide.s32 %rd599, %r83, 8;
add.s64 %rd600, %rd35, %rd599;
st.u64 [%rd600+16], %rd598;

BB110_246:
bar.sync 0;
@%p114 bra BB110_257;
bra.uni BB110_247;

BB110_257:
mul.wide.s32 %rd613, %r1, 8;
add.s64 %rd614, %rd675, %rd613;
ld.u64 %rd615, [%rd148];
st.global.u64 [%rd614], %rd615;
ld.u64 %rd616, [%rd148+2048];
st.global.u64 [%rd614+2048], %rd616;
ld.u64 %rd617, [%rd148+4096];
st.global.u64 [%rd614+4096], %rd617;
bra.uni BB110_258;

BB110_247:
mov.u64 %rd746, 0;
setp.ge.u64	%p175, %rd35, %rd169;
mov.u64 %rd747, %rd490;
@%p175 bra BB110_258;

BB110_248:
mov.u64 %rd236, %rd747;
add.s64 %rd602, %rd35, %rd746;
sub.s64 %rd237, %rd169, %rd602;
setp.gt.s64	%p176, %rd237, 6136;
add.s64 %rd238, %rd35, %rd236;
add.s64 %rd239, %rd675, %rd236;
@%p176 bra BB110_255;
bra.uni BB110_249;

BB110_255:
ld.u64 %rd609, [%rd238];
st.global.u64 [%rd239], %rd609;
ld.u64 %rd610, [%rd238+2048];
st.global.u64 [%rd239+2048], %rd610;
ld.u64 %rd611, [%rd238+4096];
st.global.u64 [%rd239+4096], %rd611;
bra.uni BB110_256;

BB110_249:
shr.s64 %rd240, %rd237, 3;
cvt.s64.s32	%rd603, %r1;
setp.ge.s64	%p177, %rd603, %rd240;
@%p177 bra BB110_251;

ld.u64 %rd604, [%rd238];
st.global.u64 [%rd239], %rd604;

BB110_251:
add.s32 %r84, %r1, 256;
cvt.s64.s32	%rd605, %r84;
setp.ge.s64	%p178, %rd605, %rd240;
@%p178 bra BB110_253;

ld.u64 %rd606, [%rd238+2048];
st.global.u64 [%rd239+2048], %rd606;

BB110_253:
add.s32 %r85, %r1, 512;
cvt.s64.s32	%rd607, %r85;
setp.ge.s64	%p179, %rd607, %rd240;
@%p179 bra BB110_256;

ld.u64 %rd608, [%rd238+4096];
st.global.u64 [%rd239+4096], %rd608;

BB110_256:
add.s64 %rd241, %rd236, 6144;
add.s64 %rd746, %rd746, 6144;
add.s64 %rd612, %rd35, %rd746;
setp.lt.u64	%p180, %rd612, %rd169;
mov.u64 %rd747, %rd241;
@%p180 bra BB110_248;

BB110_258:
bar.sync 0;
add.s64 %rd691, %rd152, 6144;
add.s64 %rd675, %rd675, 6144;
add.s64 %rd672, %rd151, 6144;
mov.u64 %rd684, %rd672;
sub.s64 %rd618, %rd672, %rd31;
setp.lt.s64	%p181, %rd618, 0;
@%p181 bra BB110_145;

BB110_259:
@%p24 bra BB110_275;


	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r86, 1, 0, p; 
} 


	setp.eq.s32	%p183, %r86, 0;
@%p183 bra BB110_274;

mov.u64 %rd620, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd621, %rd620;
sub.s64 %rd248, %rd35, %rd621;
setp.eq.s64	%p184, %rd35, 0;
@%p184 bra BB110_275;

add.s64 %rd622, %rd248, -16;
add.s64 %rd624, %rd620, %rd622;
add.s64 %rd250, %rd621, %rd622;
ld.shared.u8 %rs30, [%rd624];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd624], %rs31;
ld.shared.u64 %rd251, [%rd624+8];
setp.eq.s64	%p185, %rd251, 0;
mov.u64 %rd751, %rd250;
@%p185 bra BB110_268;

mov.u64 %rd252, %rd250;
ld.u8 %rs32, [%rd251];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p186, %rs33, 1;
mov.u64 %rd751, %rd252;
@!%p186 bra BB110_268;
bra.uni BB110_264;

BB110_264:
ld.u64 %rd254, [%rd251];
shr.u64 %rd255, %rd254, 1;
add.s64 %rd256, %rd251, 16;
add.s64 %rd257, %rd256, %rd255;
ld.shared.u64 %rd626, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p187, %rd257, %rd626;
mov.u64 %rd751, %rd251;
@%p187 bra BB110_268;

ld.u8 %rs34, [%rd257];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p188, %rs35, 1;
mov.u64 %rd748, %rd251;
mov.u64 %rd751, %rd748;
@!%p188 bra BB110_268;
bra.uni BB110_266;

BB110_266:
ld.u64 %rd627, [%rd257];
shr.u64 %rd628, %rd627, 1;
add.s64 %rd629, %rd628, %rd255;
add.s64 %rd630, %rd629, 16;
shl.b64 %rd631, %rd630, 1;
and.b64 %rd632, %rd254, 1;
or.b64 %rd633, %rd631, %rd632;
st.u64 [%rd251], %rd633;
and.b64 %rd258, %rd630, 9223372036854775807;
add.s64 %rd634, %rd256, %rd258;
ld.shared.u64 %rd635, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p189, %rd634, %rd635;
mov.u64 %rd749, %rd251;
mov.u64 %rd751, %rd749;
@%p189 bra BB110_268;

add.s64 %rd636, %rd258, %rd256;
st.u64 [%rd636+8], %rd251;
mov.u64 %rd751, %rd251;

BB110_268:
ld.u64 %rd261, [%rd751];
shr.u64 %rd262, %rd261, 1;
add.s64 %rd263, %rd751, 16;
add.s64 %rd264, %rd263, %rd262;
ld.shared.u64 %rd637, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p190, %rd264, %rd637;
@%p190 bra BB110_272;

ld.u8 %rs36, [%rd264];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p191, %rs37, 1;
@!%p191 bra BB110_275;
bra.uni BB110_270;

BB110_270:
ld.u64 %rd638, [%rd264];
shr.u64 %rd639, %rd638, 1;
add.s64 %rd640, %rd639, %rd262;
add.s64 %rd641, %rd640, 16;
shl.b64 %rd642, %rd641, 1;
and.b64 %rd643, %rd261, 1;
or.b64 %rd644, %rd642, %rd643;
st.u64 [%rd751], %rd644;
and.b64 %rd265, %rd641, 9223372036854775807;
add.s64 %rd645, %rd263, %rd265;
ld.shared.u64 %rd646, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p192, %rd645, %rd646;
@%p192 bra BB110_275;

add.s64 %rd647, %rd265, %rd263;
st.u64 [%rd647+8], %rd751;
bra.uni BB110_275;

BB110_274:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB110_275:
bar.sync 0;

BB110_276:
ret;

BB110_272:
setp.lt.u64	%p193, %rd264, %rd751;
@%p193 bra BB110_275;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd751;
bra.uni BB110_275;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
.local .align 8 .b8 __local_depot111[72];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<486>;
.reg .b16 %rs<59>;
.reg .b32 %r<167>;
.reg .b64 %rd<1716>;


mov.u64 %rd1715, __local_depot111;
cvta.local.u64 %SP, %rd1715;
ld.param.v2.u32 {%r41, %r42}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r43, %r44}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd704, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd703, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd702, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd700, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd699, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd706, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+72];
add.u64 %rd707, %SP, 0;
cvta.to.local.u64 %rd1, %rd707;
cvta.to.global.u64 %rd2, %rd706;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p42, %r1, 0;
mov.u64 %rd708, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd709, %rd708;
setp.eq.s64	%p43, %rd709, 0;
or.pred %p44, %p42, %p43;
@%p44 bra BB111_2;

cvt.s64.s32	%rd710, %r43;
mov.u32 %r47, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r47;
mov.u64 %rd711, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd712, %rd711;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd712;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd710;

BB111_2:
bar.sync 0;
mov.u32 %r48, %ctaid.x;
add.s32 %r49, %r48, %r42;
cvt.s64.s32	%rd713, %r49;
mul.lo.s64 %rd714, %rd713, %rd702;
min.s64 %rd8, %rd704, %rd713;
add.s64 %rd715, %rd8, %rd714;
setp.lt.s64	%p45, %rd713, %rd704;
selp.u64	%rd716, 1, 0, %p45;
add.s64 %rd717, %rd716, %rd702;
add.s64 %rd718, %rd717, %rd715;
mul.lo.s64 %rd9, %rd715, %rd703;
mul.lo.s64 %rd719, %rd718, %rd703;
min.s64 %rd720, %rd719, %rd700;
shl.b64 %rd721, %rd720, 3;
add.s64 %rd10, %rd699, %rd721;
cvta.to.global.u64 %rd722, %rd699;
shl.b64 %rd723, %rd9, 3;
add.s64 %rd1517, %rd722, %rd723;
add.s64 %rd1510, %rd699, %rd723;
add.s64 %rd1501, %rd2, %rd723;
setp.eq.s32	%p46, %r49, 0;
@%p46 bra BB111_382;

ld.param.u64 %rd1454, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
cvta.to.global.u64 %rd724, %rd1454;
add.s32 %r52, %r49, -1;
mul.wide.s32 %rd725, %r52, 8;
add.s64 %rd726, %rd724, %rd725;
ld.global.u64 %rd1577, [%rd726];
bar.sync 0;
@%p42 bra BB111_24;

ld.shared.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd1457, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1464, %rd1457;
setp.eq.s64	%p48, %rd16, %rd1464;
mov.u64 %rd1462, %rd16;
@%p48 bra BB111_8;

mov.u64 %rd1463, %rd1462;

BB111_6:
mov.u64 %rd1459, %rd1464;
mov.u64 %rd1462, %rd1463;
mov.u64 %rd1463, %rd1459;
ld.shared.u8 %rs27, [%rd1457];
and.b16 %rs28, %rs27, 1;
setp.eq.b16	%p49, %rs28, 1;
not.pred %p50, %p49;
ld.shared.u64 %rd21, [%rd1457];
setp.lt.u64	%p51, %rd21, 18432;
or.pred %p52, %p50, %p51;
@!%p52 bra BB111_8;
bra.uni BB111_7;

BB111_7:
shr.u64 %rd729, %rd21, 1;
add.s64 %rd730, %rd1457, %rd729;
add.s64 %rd1457, %rd730, 16;
add.s64 %rd731, %rd1463, %rd729;
add.s64 %rd1464, %rd731, 16;
setp.ne.s64	%p53, %rd1464, %rd16;
mov.u64 %rd1462, %rd1463;
@%p53 bra BB111_6;

BB111_8:
setp.eq.s64	%p55, %rd1462, %rd16;
mov.pred %p484, 0;
@%p55 bra BB111_10;

ld.u64 %rd733, [%rd1462];
shr.u64 %rd734, %rd733, 1;
add.s64 %rd735, %rd1462, %rd734;
add.s64 %rd1468, %rd735, 16;
setp.ne.s64	%p484, %rd1468, %rd16;

BB111_10:
@%p484 bra BB111_16;
bra.uni BB111_11;

BB111_16:
ld.u64 %rd32, [%rd1468];
and.b64 %rd750, %rd32, -32;
setp.eq.s64	%p59, %rd750, 18432;
cvt.u16.u64	%rs57, %rd32;
@%p59 bra BB111_19;

add.s64 %rd33, %rd1468, 16;
ld.u64 %rd751, [%rd1468+9232];
and.b64 %rd752, %rd751, 1;
add.s64 %rd753, %rd32, -18464;
and.b64 %rd754, %rd753, -2;
or.b64 %rd755, %rd752, %rd754;
st.u64 [%rd1468+9232], %rd755;
st.u64 [%rd1468+9240], %rd1468;
cvt.u16.u64	%rs30, %rd753;
or.b16 %rs31, %rs30, 1;
and.b64 %rd756, %rd32, 1;
or.b64 %rd757, %rd756, 18432;
st.u64 [%rd1468], %rd757;
st.u8 [%rd1468+9232], %rs31;
ld.u64 %rd758, [%rd1468+9232];
shr.u64 %rd34, %rd758, 1;
add.s64 %rd759, %rd34, %rd33;
add.s64 %rd760, %rd759, 9232;
ld.shared.u64 %rd761, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p60, %rd760, %rd761;
cvt.u16.u64	%rs32, %rd32;
and.b16 %rs57, %rs32, 1;
@%p60 bra BB111_19;

add.s64 %rd762, %rd33, 9216;
st.u64 [%rd759+9240], %rd762;
ld.u8 %rs57, [%rd1468];

BB111_19:
and.b16 %rs33, %rs57, 254;
st.u8 [%rd1468], %rs33;
bra.uni BB111_20;

BB111_382:
sub.s64 %rd1088, %rd10, %rd1510;
setp.lt.s64	%p265, %rd1088, 1;
@%p265 bra BB111_764;

ld.global.u64 %rd1706, [%rd1517];
bar.sync 0;
@%p42 bra BB111_385;

st.global.u64 [%rd1501], %rd1706;

BB111_385:
setp.eq.s32	%p21, %r1, 0;
bar.sync 0;
@!%p21 bra BB111_406;
bra.uni BB111_386;

BB111_386:
ld.shared.u64 %rd356, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd1586, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1593, %rd1586;
setp.eq.s64	%p267, %rd356, %rd1593;
mov.u64 %rd1591, %rd356;
@%p267 bra BB111_390;

mov.u64 %rd1592, %rd1591;

BB111_388:
mov.u64 %rd1588, %rd1593;
mov.u64 %rd1591, %rd1592;
mov.u64 %rd1592, %rd1588;
ld.shared.u8 %rs42, [%rd1586];
and.b16 %rs43, %rs42, 1;
setp.eq.b16	%p268, %rs43, 1;
not.pred %p269, %p268;
ld.shared.u64 %rd361, [%rd1586];
setp.lt.u64	%p270, %rd361, 18432;
or.pred %p271, %p269, %p270;
@!%p271 bra BB111_390;
bra.uni BB111_389;

BB111_389:
shr.u64 %rd1091, %rd361, 1;
add.s64 %rd1092, %rd1586, %rd1091;
add.s64 %rd1586, %rd1092, 16;
add.s64 %rd1093, %rd1592, %rd1091;
add.s64 %rd1593, %rd1093, 16;
setp.ne.s64	%p272, %rd1593, %rd356;
mov.u64 %rd1591, %rd1592;
@%p272 bra BB111_388;

BB111_390:
setp.eq.s64	%p274, %rd1591, %rd356;
mov.pred %p485, 0;
@%p274 bra BB111_392;

ld.u64 %rd1095, [%rd1591];
shr.u64 %rd1096, %rd1095, 1;
add.s64 %rd1097, %rd1591, %rd1096;
add.s64 %rd1597, %rd1097, 16;
setp.ne.s64	%p485, %rd1597, %rd356;

BB111_392:
@%p485 bra BB111_398;
bra.uni BB111_393;

BB111_398:
ld.u64 %rd372, [%rd1597];
and.b64 %rd1112, %rd372, -32;
setp.eq.s64	%p278, %rd1112, 18432;
cvt.u16.u64	%rs58, %rd372;
@%p278 bra BB111_401;

add.s64 %rd373, %rd1597, 16;
ld.u64 %rd1113, [%rd1597+9232];
and.b64 %rd1114, %rd1113, 1;
add.s64 %rd1115, %rd372, -18464;
and.b64 %rd1116, %rd1115, -2;
or.b64 %rd1117, %rd1114, %rd1116;
st.u64 [%rd1597+9232], %rd1117;
st.u64 [%rd1597+9240], %rd1597;
cvt.u16.u64	%rs45, %rd1115;
or.b16 %rs46, %rs45, 1;
and.b64 %rd1118, %rd372, 1;
or.b64 %rd1119, %rd1118, 18432;
st.u64 [%rd1597], %rd1119;
st.u8 [%rd1597+9232], %rs46;
ld.u64 %rd1120, [%rd1597+9232];
shr.u64 %rd374, %rd1120, 1;
add.s64 %rd1121, %rd374, %rd373;
add.s64 %rd1122, %rd1121, 9232;
ld.shared.u64 %rd1123, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p279, %rd1122, %rd1123;
cvt.u16.u64	%rs47, %rd372;
and.b16 %rs58, %rs47, 1;
@%p279 bra BB111_401;

add.s64 %rd1124, %rd373, 9216;
st.u64 [%rd1121+9240], %rd1124;
ld.u8 %rs58, [%rd1597];

BB111_401:
and.b16 %rs48, %rs58, 254;
st.u8 [%rd1597], %rs48;
bra.uni BB111_402;

BB111_11:
mov.u64 %rd737, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd738, %rd737;
sub.s64 %rd739, %rd16, %rd738;
add.s64 %rd740, %rd739, 9232;
ld.shared.u64 %rd741, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p56, %rd740, %rd741;
mov.u64 %rd1466, -1;
mov.u64 %rd1467, %rd16;
@%p56 bra BB111_13;

add.s64 %rd27, %rd16, 9232;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd27;
mov.u64 %rd1466, %rd27;
mov.u64 %rd1467, %rd27;

BB111_13:
mov.u64 %rd28, %rd1467;
setp.eq.s64	%p57, %rd1466, -1;
@%p57 bra BB111_15;

mov.u64 %rd742, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd743, %rd742;
sub.s64 %rd744, %rd16, %rd743;
add.s64 %rd745, %rd742, %rd744;
ld.shared.u64 %rd746, [%rd745];
and.b64 %rd747, %rd746, 1;
or.b64 %rd748, %rd747, 18432;
st.shared.u64 [%rd745], %rd748;
st.shared.u64 [%rd745+8], %rd1462;
mov.u16 %rs29, 0;
st.shared.u8 [%rd745], %rs29;

BB111_15:
mov.u64 %rd1468, %rd16;
setp.eq.s64	%p58, %rd16, %rd28;
mov.u64 %rd1469, 0;
@%p58 bra BB111_21;

BB111_20:
add.s64 %rd1469, %rd1468, 16;

BB111_21:
mov.u64 %rd1470, %rd1469;
setp.ne.s64	%p61, %rd1469, 0;
@%p61 bra BB111_23;

mov.u64 %rd764, 9216;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd764;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd1470, [retval0+0];


	}

BB111_23:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd1470;

BB111_24:
bar.sync 0;
ld.shared.u64 %rd41, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd41; 
selp.u32 %r53, 1, 0, p; 
} 


	setp.eq.s32	%p62, %r53, 0;
sub.s64 %rd42, %rd10, %rd1510;
@%p62 bra BB111_195;

setp.lt.s64	%p63, %rd42, 1;
@%p63 bra BB111_365;

mov.u64 %rd766, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd767, %rd766;
sub.s64 %rd768, %rd41, %rd767;
add.s64 %rd43, %rd766, %rd768;
mov.u64 %rd1471, %rd1510;
cvt.s64.s32	%rd46, %r1;
mul.wide.s32 %rd769, %r1, 8;
add.s64 %rd47, %rd43, %rd769;
mul.wide.s32 %rd48, %r1, -9;
mul.lo.s32 %r54, %r1, 9;
mul.wide.s32 %rd770, %r54, 8;
add.s64 %rd49, %rd43, %rd770;
add.s64 %rd50, %rd1, 8;
add.s32 %r55, %r1, 128;
cvt.s64.s32	%rd51, %r55;
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd52, %r56;
add.s32 %r57, %r1, 384;
cvt.s64.s32	%rd53, %r57;
add.s32 %r58, %r1, 512;
cvt.s64.s32	%rd54, %r58;
add.s32 %r59, %r1, 640;
cvt.s64.s32	%rd55, %r59;
add.s32 %r60, %r1, 768;
cvt.s64.s32	%rd56, %r60;
add.s32 %r61, %r1, 896;
cvt.s64.s32	%rd57, %r61;
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd58, %r62;
add.s32 %r3, %r1, -2;

BB111_27:
mov.u64 %rd60, %rd1577;
mov.u64 %rd1512, %rd1517;
mov.u64 %rd62, %rd1512;
mov.u64 %rd1505, %rd1510;
mov.u64 %rd61, %rd1505;
mov.u64 %rd1498, %rd1501;
mov.u64 %rd63, %rd1498;
mov.u64 %rd59, %rd1471;
sub.s64 %rd771, %rd59, %rd10;
shr.u64 %rd772, %rd771, 3;
neg.s64 %rd773, %rd772;
cvt.u32.u64	%r63, %rd773;
mov.u32 %r64, 1152;
min.s32 %r4, %r63, %r64;
setp.eq.s32	%p64, %r4, 1152;
@%p64 bra BB111_51;
bra.uni BB111_28;

BB111_51:
shl.b64 %rd798, %rd46, 3;
add.s64 %rd799, %rd62, %rd798;
ld.global.u64 %rd800, [%rd799];
ld.global.u64 %rd801, [%rd799+1024];
ld.global.u64 %rd802, [%rd799+2048];
ld.global.u64 %rd803, [%rd799+3072];
ld.global.u64 %rd804, [%rd799+4096];
ld.global.u64 %rd805, [%rd799+5120];
ld.global.u64 %rd806, [%rd799+6144];
ld.global.u64 %rd807, [%rd799+7168];
ld.global.u64 %rd808, [%rd799+8192];
st.shared.u64 [%rd47], %rd800;
st.shared.u64 [%rd47+1024], %rd801;
st.shared.u64 [%rd47+2048], %rd802;
st.shared.u64 [%rd47+3072], %rd803;
st.shared.u64 [%rd47+4096], %rd804;
st.shared.u64 [%rd47+5120], %rd805;
st.shared.u64 [%rd47+6144], %rd806;
st.shared.u64 [%rd47+7168], %rd807;
st.shared.u64 [%rd47+8192], %rd808;
mov.u64 %rd1474, 1152;
bra.uni BB111_52;

BB111_28:
cvt.s64.s32	%rd1474, %r4;
setp.lt.s32	%p65, %r4, 1;
@%p65 bra BB111_52;

shl.b64 %rd774, %rd1474, 3;
add.s64 %rd65, %rd61, %rd774;
mov.u64 %rd1473, %rd43;
mov.u64 %rd1472, %rd61;
mov.u64 %rd1509, %rd61;
mov.u64 %rd1516, %rd62;

BB111_30:
mov.u64 %rd71, %rd1516;
mov.u64 %rd70, %rd1509;
mov.u64 %rd68, %rd1472;
sub.s64 %rd775, %rd68, %rd65;
shr.s64 %rd776, %rd775, 3;
neg.s64 %rd72, %rd776;
setp.gt.s64	%p66, %rd72, 1151;
shl.b64 %rd777, %rd46, 3;
add.s64 %rd73, %rd71, %rd777;
add.s64 %rd74, %rd1473, %rd777;
@%p66 bra BB111_49;
bra.uni BB111_31;

BB111_49:
ld.global.u64 %rd787, [%rd73];
ld.global.u64 %rd788, [%rd73+1024];
ld.global.u64 %rd789, [%rd73+2048];
ld.global.u64 %rd790, [%rd73+3072];
ld.global.u64 %rd791, [%rd73+4096];
ld.global.u64 %rd792, [%rd73+5120];
ld.global.u64 %rd793, [%rd73+6144];
ld.global.u64 %rd794, [%rd73+7168];
ld.global.u64 %rd795, [%rd73+8192];
st.shared.u64 [%rd74], %rd787;
st.shared.u64 [%rd74+1024], %rd788;
st.shared.u64 [%rd74+2048], %rd789;
st.shared.u64 [%rd74+3072], %rd790;
st.shared.u64 [%rd74+4096], %rd791;
st.shared.u64 [%rd74+5120], %rd792;
st.shared.u64 [%rd74+6144], %rd793;
st.shared.u64 [%rd74+7168], %rd794;
st.shared.u64 [%rd74+8192], %rd795;
bra.uni BB111_50;

BB111_31:
setp.ge.s64	%p67, %rd46, %rd72;
@%p67 bra BB111_33;

ld.global.u64 %rd778, [%rd73];
st.shared.u64 [%rd74], %rd778;

BB111_33:
setp.ge.s64	%p68, %rd51, %rd72;
@%p68 bra BB111_35;

ld.global.u64 %rd779, [%rd73+1024];
st.shared.u64 [%rd74+1024], %rd779;

BB111_35:
setp.ge.s64	%p69, %rd52, %rd72;
@%p69 bra BB111_37;

ld.global.u64 %rd780, [%rd73+2048];
st.shared.u64 [%rd74+2048], %rd780;

BB111_37:
setp.ge.s64	%p70, %rd53, %rd72;
@%p70 bra BB111_39;

ld.global.u64 %rd781, [%rd73+3072];
st.shared.u64 [%rd74+3072], %rd781;

BB111_39:
setp.ge.s64	%p71, %rd54, %rd72;
@%p71 bra BB111_41;

ld.global.u64 %rd782, [%rd73+4096];
st.shared.u64 [%rd74+4096], %rd782;

BB111_41:
setp.ge.s64	%p72, %rd55, %rd72;
@%p72 bra BB111_43;

ld.global.u64 %rd783, [%rd73+5120];
st.shared.u64 [%rd74+5120], %rd783;

BB111_43:
setp.ge.s64	%p73, %rd56, %rd72;
@%p73 bra BB111_45;

ld.global.u64 %rd784, [%rd73+6144];
st.shared.u64 [%rd74+6144], %rd784;

BB111_45:
setp.ge.s64	%p74, %rd57, %rd72;
@%p74 bra BB111_47;

ld.global.u64 %rd785, [%rd73+7168];
st.shared.u64 [%rd74+7168], %rd785;

BB111_47:
setp.ge.s64	%p75, %rd58, %rd72;
@%p75 bra BB111_50;

ld.global.u64 %rd786, [%rd73+8192];
st.shared.u64 [%rd74+8192], %rd786;

BB111_50:
add.s64 %rd75, %rd71, 9216;
add.s64 %rd1473, %rd1473, 9216;
add.s64 %rd1472, %rd70, 9216;
mov.u64 %rd77, %rd1472;
sub.s64 %rd796, %rd65, %rd1472;
setp.gt.s64	%p76, %rd796, 0;
mov.u64 %rd1509, %rd77;
mov.u64 %rd1516, %rd75;
@%p76 bra BB111_30;

BB111_52:
bar.sync 0;
shl.b64 %rd809, %rd1474, 3;
add.s64 %rd80, %rd41, %rd809;
and.b64 %rd810, %rd1474, 2305843009213693951;
cvt.u32.u64	%r5, %rd1474;
add.s64 %rd811, %rd810, %rd48;
cvt.u32.u64	%r65, %rd811;
mov.u32 %r66, 9;
min.s32 %r6, %r65, %r66;
mov.u32 %r67, 0;
max.s32 %r7, %r6, %r67;
setp.gt.u32	%p77, %r7, 8;
@%p77 bra BB111_71;
bra.uni BB111_53;

BB111_71:
ld.shared.u64 %rd821, [%rd49];
ld.shared.u64 %rd822, [%rd49+8];
ld.shared.u64 %rd823, [%rd49+16];
ld.shared.u64 %rd824, [%rd49+24];
ld.shared.u64 %rd825, [%rd49+32];
ld.shared.u64 %rd826, [%rd49+40];
ld.shared.u64 %rd827, [%rd49+48];
ld.shared.u64 %rd828, [%rd49+56];
ld.shared.u64 %rd829, [%rd49+64];
st.local.u64 [%rd1], %rd821;
st.local.u64 [%rd1+8], %rd822;
st.local.u64 [%rd1+16], %rd823;
st.local.u64 [%rd1+24], %rd824;
st.local.u64 [%rd1+32], %rd825;
st.local.u64 [%rd1+40], %rd826;
st.local.u64 [%rd1+48], %rd827;
st.local.u64 [%rd1+56], %rd828;
st.local.u64 [%rd1+64], %rd829;
bra.uni BB111_72;

BB111_53:
mov.u64 %rd81, %rd1;
setp.lt.s32	%p78, %r6, 1;
mov.u64 %rd1489, %rd81;
@%p78 bra BB111_55;

ld.shared.u64 %rd812, [%rd49];
st.local.u64 [%rd1], %rd812;
mov.u64 %rd1489, %rd50;

BB111_55:
mov.u64 %rd1475, %rd1489;
mov.u64 %rd1488, %rd1475;
setp.lt.s32	%p79, %r7, 2;
@%p79 bra BB111_57;

ld.shared.u64 %rd813, [%rd49+8];
st.local.u64 [%rd1488], %rd813;
add.s64 %rd1488, %rd1488, 8;

BB111_57:
mov.u64 %rd1487, %rd1488;
setp.lt.s32	%p80, %r7, 3;
@%p80 bra BB111_59;

ld.shared.u64 %rd814, [%rd49+16];
st.local.u64 [%rd1487], %rd814;
add.s64 %rd1487, %rd1487, 8;

BB111_59:
mov.u64 %rd1486, %rd1487;
setp.lt.s32	%p81, %r7, 4;
@%p81 bra BB111_61;

ld.shared.u64 %rd815, [%rd49+24];
st.local.u64 [%rd1486], %rd815;
add.s64 %rd1486, %rd1486, 8;

BB111_61:
mov.u64 %rd1485, %rd1486;
setp.lt.s32	%p82, %r7, 5;
@%p82 bra BB111_63;

ld.shared.u64 %rd816, [%rd49+32];
st.local.u64 [%rd1485], %rd816;
add.s64 %rd1485, %rd1485, 8;

BB111_63:
mov.u64 %rd1484, %rd1485;
setp.lt.s32	%p83, %r7, 6;
@%p83 bra BB111_65;

ld.shared.u64 %rd817, [%rd49+40];
st.local.u64 [%rd1484], %rd817;
add.s64 %rd1484, %rd1484, 8;

BB111_65:
mov.u64 %rd1483, %rd1484;
setp.lt.s32	%p84, %r7, 7;
@%p84 bra BB111_67;

ld.shared.u64 %rd818, [%rd49+48];
st.local.u64 [%rd1483], %rd818;
add.s64 %rd1483, %rd1483, 8;

BB111_67:
mov.u64 %rd1482, %rd1483;
setp.lt.s32	%p85, %r7, 8;
@%p85 bra BB111_69;

ld.shared.u64 %rd819, [%rd49+56];
st.local.u64 [%rd1482], %rd819;
add.s64 %rd1482, %rd1482, 8;

BB111_69:
setp.lt.s32	%p86, %r7, 9;
@%p86 bra BB111_72;

ld.shared.u64 %rd820, [%rd49+64];
st.local.u64 [%rd1482], %rd820;

BB111_72:
setp.eq.s32	%p87, %r7, 0;
@%p87 bra BB111_89;

ld.local.u64 %rd1492, [%rd1];
mul.wide.u32 %rd831, %r7, 8;
add.s64 %rd832, %rd831, 34359738360;
shr.u64 %rd833, %rd832, 3;
cvt.u32.u64	%r8, %rd833;
setp.lt.s32	%p88, %r8, 1;
@%p88 bra BB111_75;

ld.local.u64 %rd834, [%rd1+8];
mul.lo.s64 %rd1492, %rd834, %rd1492;

BB111_75:
setp.lt.s32	%p89, %r8, 2;
@%p89 bra BB111_77;

ld.local.u64 %rd835, [%rd1+16];
mul.lo.s64 %rd1492, %rd835, %rd1492;

BB111_77:
setp.lt.s32	%p90, %r8, 3;
@%p90 bra BB111_79;

ld.local.u64 %rd836, [%rd1+24];
mul.lo.s64 %rd1492, %rd836, %rd1492;

BB111_79:
setp.lt.s32	%p91, %r8, 4;
@%p91 bra BB111_81;

ld.local.u64 %rd837, [%rd1+32];
mul.lo.s64 %rd1492, %rd837, %rd1492;

BB111_81:
setp.lt.s32	%p92, %r8, 5;
@%p92 bra BB111_83;

ld.local.u64 %rd838, [%rd1+40];
mul.lo.s64 %rd1492, %rd838, %rd1492;

BB111_83:
setp.lt.s32	%p93, %r8, 6;
@%p93 bra BB111_85;

ld.local.u64 %rd839, [%rd1+48];
mul.lo.s64 %rd1492, %rd839, %rd1492;

BB111_85:
setp.lt.s32	%p94, %r8, 7;
@%p94 bra BB111_87;

ld.local.u64 %rd840, [%rd1+56];
mul.lo.s64 %rd1492, %rd840, %rd1492;

BB111_87:
setp.lt.s32	%p95, %r8, 8;
@%p95 bra BB111_89;

ld.local.u64 %rd841, [%rd1+64];
mul.lo.s64 %rd1492, %rd841, %rd1492;

BB111_89:
bar.sync 0;
@%p87 bra BB111_91;

st.shared.u64 [%rd47], %rd1492;

BB111_91:
bar.sync 0;
setp.gt.s32	%p97, %r5, 1151;
mov.u32 %r163, 128;
@%p97 bra BB111_93;

add.s32 %r69, %r5, 8;
mul.hi.s32 %r70, %r69, 954437177;
shr.u32 %r71, %r70, 31;
shr.s32 %r72, %r70, 1;
add.s32 %r163, %r72, %r71;

BB111_93:
setp.eq.s32	%p98, %r163, 128;
@%p98 bra BB111_131;
bra.uni BB111_94;

BB111_131:
@%p42 bra BB111_133;

ld.shared.u64 %rd853, [%rd43];
mul.lo.s64 %rd854, %rd853, %rd60;
st.shared.u64 [%rd43], %rd854;

BB111_133:
setp.lt.s32	%p10, %r1, 1;
ld.shared.u64 %rd1491, [%rd47];
bar.sync 0;
@%p10 bra BB111_135;

ld.shared.u64 %rd855, [%rd47+-8];
mul.lo.s64 %rd1491, %rd855, %rd1491;

BB111_135:
bar.sync 0;
st.shared.u64 [%rd47], %rd1491;
bar.sync 0;
setp.lt.s32	%p128, %r1, 2;
@%p128 bra BB111_137;

ld.shared.u64 %rd856, [%rd47+-16];
mul.lo.s64 %rd1491, %rd856, %rd1491;

BB111_137:
bar.sync 0;
st.shared.u64 [%rd47], %rd1491;
bar.sync 0;
setp.lt.s32	%p129, %r1, 4;
@%p129 bra BB111_139;

ld.shared.u64 %rd857, [%rd47+-32];
mul.lo.s64 %rd1491, %rd857, %rd1491;

BB111_139:
bar.sync 0;
st.shared.u64 [%rd47], %rd1491;
bar.sync 0;
setp.lt.s32	%p130, %r1, 8;
@%p130 bra BB111_141;

ld.shared.u64 %rd858, [%rd47+-64];
mul.lo.s64 %rd1491, %rd858, %rd1491;

BB111_141:
bar.sync 0;
st.shared.u64 [%rd47], %rd1491;
bar.sync 0;
setp.lt.s32	%p131, %r1, 16;
@%p131 bra BB111_143;

ld.shared.u64 %rd859, [%rd47+-128];
mul.lo.s64 %rd1491, %rd859, %rd1491;

BB111_143:
bar.sync 0;
st.shared.u64 [%rd47], %rd1491;
bar.sync 0;
setp.lt.s32	%p132, %r1, 32;
@%p132 bra BB111_145;

ld.shared.u64 %rd860, [%rd47+-256];
mul.lo.s64 %rd1491, %rd860, %rd1491;

BB111_145:
bar.sync 0;
st.shared.u64 [%rd47], %rd1491;
bar.sync 0;
setp.lt.s32	%p133, %r1, 64;
@%p133 bra BB111_147;

ld.shared.u64 %rd861, [%rd47+-512];
mul.lo.s64 %rd1491, %rd861, %rd1491;

BB111_147:
bar.sync 0;
st.shared.u64 [%rd47], %rd1491;
bar.sync 0;
ld.shared.u64 %rd1578, [%rd43+1016];
setp.eq.s32	%p134, %r1, 0;
mov.u64 %rd1568, %rd60;
@%p134 bra BB111_149;

ld.shared.u64 %rd1568, [%rd47+-8];

BB111_149:
bar.sync 0;
st.shared.u64 [%rd47], %rd1568;
bar.sync 0;
bra.uni BB111_150;

BB111_94:
@%p42 bra BB111_96;

ld.shared.u64 %rd842, [%rd43];
mul.lo.s64 %rd843, %rd842, %rd60;
st.shared.u64 [%rd43], %rd843;

BB111_96:
setp.ge.s32	%p100, %r1, %r163;
mov.u64 %rd1576, %rd60;
@%p100 bra BB111_98;

ld.shared.u64 %rd115, [%rd47];
mov.u64 %rd1576, %rd115;

BB111_98:
mov.u64 %rd1541, %rd1576;
mov.u64 %rd1575, %rd1541;
bar.sync 0;
setp.le.s32	%p101, %r1, %r163;
setp.gt.s32	%p102, %r1, 0;
and.pred %p103, %p101, %p102;
@!%p103 bra BB111_100;
bra.uni BB111_99;

BB111_99:
ld.shared.u64 %rd844, [%rd47+-8];
mul.lo.s64 %rd1575, %rd844, %rd1575;

BB111_100:
mov.u64 %rd1574, %rd1575;
bar.sync 0;
@%p100 bra BB111_102;

st.shared.u64 [%rd47], %rd1574;

BB111_102:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
setp.lt.s32	%p105, %r3, %r163;
and.pred %p106, %p105, %p3;
@!%p106 bra BB111_104;
bra.uni BB111_103;

BB111_103:
ld.shared.u64 %rd845, [%rd47+-16];
mul.lo.s64 %rd1574, %rd845, %rd1574;

BB111_104:
mov.u64 %rd1573, %rd1574;
bar.sync 0;
@%p100 bra BB111_106;

st.shared.u64 [%rd47], %rd1573;

BB111_106:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r73, %r3, -2;
setp.lt.s32	%p108, %r73, %r163;
and.pred %p109, %p108, %p4;
@!%p109 bra BB111_108;
bra.uni BB111_107;

BB111_107:
ld.shared.u64 %rd846, [%rd47+-32];
mul.lo.s64 %rd1573, %rd846, %rd1573;

BB111_108:
mov.u64 %rd1572, %rd1573;
bar.sync 0;
@%p100 bra BB111_110;

st.shared.u64 [%rd47], %rd1572;

BB111_110:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r74, %r3, -6;
setp.lt.s32	%p111, %r74, %r163;
and.pred %p112, %p111, %p5;
@!%p112 bra BB111_112;
bra.uni BB111_111;

BB111_111:
ld.shared.u64 %rd847, [%rd47+-64];
mul.lo.s64 %rd1572, %rd847, %rd1572;

BB111_112:
mov.u64 %rd1571, %rd1572;
bar.sync 0;
@%p100 bra BB111_114;

st.shared.u64 [%rd47], %rd1571;

BB111_114:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r75, %r3, -14;
setp.lt.s32	%p114, %r75, %r163;
and.pred %p115, %p114, %p6;
@!%p115 bra BB111_116;
bra.uni BB111_115;

BB111_115:
ld.shared.u64 %rd848, [%rd47+-128];
mul.lo.s64 %rd1571, %rd848, %rd1571;

BB111_116:
mov.u64 %rd1570, %rd1571;
bar.sync 0;
@%p100 bra BB111_118;

st.shared.u64 [%rd47], %rd1570;

BB111_118:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r76, %r3, -30;
setp.lt.s32	%p117, %r76, %r163;
and.pred %p118, %p117, %p7;
@!%p118 bra BB111_120;
bra.uni BB111_119;

BB111_119:
ld.shared.u64 %rd849, [%rd47+-256];
mul.lo.s64 %rd1570, %rd849, %rd1570;

BB111_120:
mov.u64 %rd1569, %rd1570;
bar.sync 0;
@%p100 bra BB111_122;

st.shared.u64 [%rd47], %rd1569;

BB111_122:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r77, %r3, -62;
setp.lt.s32	%p120, %r77, %r163;
and.pred %p121, %p120, %p8;
@!%p121 bra BB111_124;
bra.uni BB111_123;

BB111_123:
ld.shared.u64 %rd850, [%rd47+-512];
mul.lo.s64 %rd1569, %rd850, %rd1569;

BB111_124:
bar.sync 0;
@%p100 bra BB111_126;

st.shared.u64 [%rd47], %rd1569;

BB111_126:
setp.lt.s32	%p9, %r1, %r163;
bar.sync 0;
add.s32 %r78, %r163, -1;
mul.wide.s32 %rd851, %r78, 8;
add.s64 %rd852, %rd43, %rd851;
ld.shared.u64 %rd1578, [%rd852];
not.pred %p123, %p9;
setp.eq.s32	%p124, %r1, 0;
or.pred %p125, %p124, %p123;
selp.b64	%rd1490, %rd60, %rd1569, %p9;
@%p125 bra BB111_128;

ld.shared.u64 %rd1490, [%rd47+-8];

BB111_128:
bar.sync 0;
@%p100 bra BB111_130;

st.shared.u64 [%rd47], %rd1490;

BB111_130:
bar.sync 0;

BB111_150:
mov.u64 %rd1577, %rd1578;
@%p87 bra BB111_152;

ld.shared.u64 %rd1492, [%rd47];

BB111_152:
bar.sync 0;
mul.wide.s32 %rd862, %r7, 8;
add.s64 %rd156, %rd1, %rd862;
setp.ge.u64	%p136, %rd1, %rd156;
@%p136 bra BB111_154;

ld.local.u64 %rd863, [%rd1];
mul.lo.s64 %rd1492, %rd863, %rd1492;
st.shared.u64 [%rd49], %rd1492;

BB111_154:
setp.ge.u64	%p137, %rd50, %rd156;
@%p137 bra BB111_156;

ld.local.u64 %rd864, [%rd1+8];
mul.lo.s64 %rd1492, %rd864, %rd1492;
st.shared.u64 [%rd49+8], %rd1492;

BB111_156:
add.s64 %rd865, %rd50, 8;
setp.ge.u64	%p138, %rd865, %rd156;
@%p138 bra BB111_158;

ld.local.u64 %rd866, [%rd1+16];
mul.lo.s64 %rd1492, %rd866, %rd1492;
st.shared.u64 [%rd49+16], %rd1492;

BB111_158:
add.s64 %rd867, %rd50, 16;
setp.ge.u64	%p139, %rd867, %rd156;
@%p139 bra BB111_160;

ld.local.u64 %rd868, [%rd1+24];
mul.lo.s64 %rd1492, %rd868, %rd1492;
st.shared.u64 [%rd49+24], %rd1492;

BB111_160:
add.s64 %rd869, %rd50, 24;
setp.ge.u64	%p140, %rd869, %rd156;
@%p140 bra BB111_162;

ld.local.u64 %rd870, [%rd1+32];
mul.lo.s64 %rd1492, %rd870, %rd1492;
st.shared.u64 [%rd49+32], %rd1492;

BB111_162:
add.s64 %rd871, %rd50, 32;
setp.ge.u64	%p141, %rd871, %rd156;
@%p141 bra BB111_164;

ld.local.u64 %rd872, [%rd1+40];
mul.lo.s64 %rd1492, %rd872, %rd1492;
st.shared.u64 [%rd49+40], %rd1492;

BB111_164:
add.s64 %rd873, %rd50, 40;
setp.ge.u64	%p142, %rd873, %rd156;
@%p142 bra BB111_166;

ld.local.u64 %rd874, [%rd1+48];
mul.lo.s64 %rd1492, %rd874, %rd1492;
st.shared.u64 [%rd49+48], %rd1492;

BB111_166:
add.s64 %rd875, %rd50, 48;
setp.ge.u64	%p143, %rd875, %rd156;
@%p143 bra BB111_168;

ld.local.u64 %rd876, [%rd1+56];
mul.lo.s64 %rd1492, %rd876, %rd1492;
st.shared.u64 [%rd49+56], %rd1492;

BB111_168:
add.s64 %rd877, %rd50, 56;
setp.ge.u64	%p144, %rd877, %rd156;
@%p144 bra BB111_170;

ld.local.u64 %rd878, [%rd1+64];
mul.lo.s64 %rd879, %rd878, %rd1492;
st.shared.u64 [%rd49+64], %rd879;

BB111_170:
bar.sync 0;
@%p64 bra BB111_193;
bra.uni BB111_171;

BB111_193:
shl.b64 %rd900, %rd46, 3;
add.s64 %rd901, %rd63, %rd900;
ld.shared.u64 %rd902, [%rd47];
ld.shared.u64 %rd903, [%rd47+1024];
ld.shared.u64 %rd904, [%rd47+2048];
ld.shared.u64 %rd905, [%rd47+3072];
ld.shared.u64 %rd906, [%rd47+4096];
ld.shared.u64 %rd907, [%rd47+5120];
ld.shared.u64 %rd908, [%rd47+6144];
ld.shared.u64 %rd909, [%rd47+7168];
ld.shared.u64 %rd910, [%rd47+8192];
st.global.u64 [%rd901], %rd902;
st.global.u64 [%rd901+1024], %rd903;
st.global.u64 [%rd901+2048], %rd904;
st.global.u64 [%rd901+3072], %rd905;
st.global.u64 [%rd901+4096], %rd906;
st.global.u64 [%rd901+5120], %rd907;
st.global.u64 [%rd901+6144], %rd908;
st.global.u64 [%rd901+7168], %rd909;
st.global.u64 [%rd901+8192], %rd910;
bra.uni BB111_194;

BB111_171:
add.s64 %rd173, %rd43, %rd809;
mov.u64 %rd1494, %rd41;
mov.u64 %rd1493, %rd43;
setp.ge.u64	%p145, %rd43, %rd173;
mov.u64 %rd1500, %rd63;
@%p145 bra BB111_194;

BB111_172:
mov.u64 %rd178, %rd1500;
sub.s64 %rd179, %rd80, %rd1494;
setp.gt.s64	%p146, %rd179, 9208;
shl.b64 %rd881, %rd46, 3;
add.s64 %rd180, %rd1493, %rd881;
add.s64 %rd181, %rd178, %rd881;
@%p146 bra BB111_191;
bra.uni BB111_173;

BB111_191:
ld.shared.u64 %rd891, [%rd180];
ld.shared.u64 %rd892, [%rd180+1024];
ld.shared.u64 %rd893, [%rd180+2048];
ld.shared.u64 %rd894, [%rd180+3072];
ld.shared.u64 %rd895, [%rd180+4096];
ld.shared.u64 %rd896, [%rd180+5120];
ld.shared.u64 %rd897, [%rd180+6144];
ld.shared.u64 %rd898, [%rd180+7168];
ld.shared.u64 %rd899, [%rd180+8192];
st.global.u64 [%rd181], %rd891;
st.global.u64 [%rd181+1024], %rd892;
st.global.u64 [%rd181+2048], %rd893;
st.global.u64 [%rd181+3072], %rd894;
st.global.u64 [%rd181+4096], %rd895;
st.global.u64 [%rd181+5120], %rd896;
st.global.u64 [%rd181+6144], %rd897;
st.global.u64 [%rd181+7168], %rd898;
st.global.u64 [%rd181+8192], %rd899;
bra.uni BB111_192;

BB111_173:
shr.s64 %rd182, %rd179, 3;
setp.ge.s64	%p147, %rd46, %rd182;
@%p147 bra BB111_175;

ld.shared.u64 %rd882, [%rd180];
st.global.u64 [%rd181], %rd882;

BB111_175:
setp.ge.s64	%p148, %rd51, %rd182;
@%p148 bra BB111_177;

ld.shared.u64 %rd883, [%rd180+1024];
st.global.u64 [%rd181+1024], %rd883;

BB111_177:
setp.ge.s64	%p149, %rd52, %rd182;
@%p149 bra BB111_179;

ld.shared.u64 %rd884, [%rd180+2048];
st.global.u64 [%rd181+2048], %rd884;

BB111_179:
setp.ge.s64	%p150, %rd53, %rd182;
@%p150 bra BB111_181;

ld.shared.u64 %rd885, [%rd180+3072];
st.global.u64 [%rd181+3072], %rd885;

BB111_181:
setp.ge.s64	%p151, %rd54, %rd182;
@%p151 bra BB111_183;

ld.shared.u64 %rd886, [%rd180+4096];
st.global.u64 [%rd181+4096], %rd886;

BB111_183:
setp.ge.s64	%p152, %rd55, %rd182;
@%p152 bra BB111_185;

ld.shared.u64 %rd887, [%rd180+5120];
st.global.u64 [%rd181+5120], %rd887;

BB111_185:
setp.ge.s64	%p153, %rd56, %rd182;
@%p153 bra BB111_187;

ld.shared.u64 %rd888, [%rd180+6144];
st.global.u64 [%rd181+6144], %rd888;

BB111_187:
setp.ge.s64	%p154, %rd57, %rd182;
@%p154 bra BB111_189;

ld.shared.u64 %rd889, [%rd180+7168];
st.global.u64 [%rd181+7168], %rd889;

BB111_189:
setp.ge.s64	%p155, %rd58, %rd182;
@%p155 bra BB111_192;

ld.shared.u64 %rd890, [%rd180+8192];
st.global.u64 [%rd181+8192], %rd890;

BB111_192:
add.s64 %rd1493, %rd1493, 9216;
add.s64 %rd1494, %rd1494, 9216;
add.s64 %rd185, %rd178, 9216;
setp.lt.u64	%p156, %rd1493, %rd173;
mov.u64 %rd1500, %rd185;
@%p156 bra BB111_172;

BB111_194:
bar.sync 0;
add.s64 %rd1517, %rd62, 9216;
add.s64 %rd1501, %rd63, 9216;
add.s64 %rd1471, %rd61, 9216;
mov.u64 %rd1510, %rd1471;
sub.s64 %rd911, %rd10, %rd1471;
setp.gt.s64	%p157, %rd911, 0;
@%p157 bra BB111_27;
bra.uni BB111_365;

BB111_195:
setp.lt.s64	%p158, %rd42, 1;
@%p158 bra BB111_365;

mov.u32 %r161, %ctaid.x;
mov.u64 %rd1496, %rd1510;
cvt.s64.s32	%rd192, %r1;
mul.wide.s32 %rd205, %r1, 8;
add.s64 %rd193, %rd41, %rd205;
mul.wide.s32 %rd194, %r1, -9;
mul.lo.s32 %r79, %r1, 9;
mul.wide.s32 %rd913, %r79, 8;
add.s64 %rd195, %rd41, %rd913;
add.s64 %rd196, %rd1, 8;
add.s32 %r80, %r1, 128;
cvt.s64.s32	%rd197, %r80;
add.s32 %r81, %r1, 256;
cvt.s64.s32	%rd198, %r81;
add.s32 %r82, %r1, 384;
cvt.s64.s32	%rd199, %r82;
add.s32 %r83, %r1, 512;
cvt.s64.s32	%rd200, %r83;
add.s32 %r84, %r1, 640;
cvt.s64.s32	%rd201, %r84;
add.s32 %r85, %r1, 768;
cvt.s64.s32	%rd202, %r85;
add.s32 %r86, %r1, 896;
cvt.s64.s32	%rd203, %r86;
add.s32 %r87, %r1, 1024;
cvt.s64.s32	%rd204, %r87;
add.s32 %r11, %r1, -2;
add.s32 %r89, %r42, %r161;
cvt.s64.s32	%rd914, %r89;
mul.lo.s64 %rd915, %rd702, %rd914;
add.s64 %rd916, %rd8, %rd915;
mul.lo.s64 %rd917, %rd703, %rd916;
add.s64 %rd206, %rd917, %rd192;
mov.u64 %rd1495, 0;
mov.u64 %rd1499, %rd1501;
mov.u64 %rd1508, %rd1510;
mov.u64 %rd1515, %rd1517;
mov.u64 %rd1566, %rd1577;

BB111_197:
mov.u64 %rd209, %rd1566;
mov.u64 %rd1513, %rd1515;
mov.u64 %rd211, %rd1513;
mov.u64 %rd1506, %rd1508;
mov.u64 %rd210, %rd1506;
mov.u64 %rd208, %rd1496;
sub.s64 %rd918, %rd208, %rd10;
shr.u64 %rd919, %rd918, 3;
neg.s64 %rd920, %rd919;
cvt.u32.u64	%r90, %rd920;
mov.u32 %r91, 1152;
min.s32 %r12, %r90, %r91;
setp.eq.s32	%p159, %r12, 1152;
@%p159 bra BB111_221;
bra.uni BB111_198;

BB111_221:
shl.b64 %rd945, %rd192, 3;
add.s64 %rd946, %rd211, %rd945;
ld.global.u64 %rd947, [%rd946];
st.u64 [%rd193], %rd947;
ld.global.u64 %rd948, [%rd946+1024];
st.u64 [%rd193+1024], %rd948;
ld.global.u64 %rd949, [%rd946+2048];
st.u64 [%rd193+2048], %rd949;
ld.global.u64 %rd950, [%rd946+3072];
st.u64 [%rd193+3072], %rd950;
ld.global.u64 %rd951, [%rd946+4096];
st.u64 [%rd193+4096], %rd951;
ld.global.u64 %rd952, [%rd946+5120];
st.u64 [%rd193+5120], %rd952;
ld.global.u64 %rd953, [%rd946+6144];
st.u64 [%rd193+6144], %rd953;
ld.global.u64 %rd954, [%rd946+7168];
st.u64 [%rd193+7168], %rd954;
ld.global.u64 %rd955, [%rd946+8192];
st.u64 [%rd193+8192], %rd955;
mov.u64 %rd1518, 1152;
bra.uni BB111_222;

BB111_198:
cvt.s64.s32	%rd1518, %r12;
setp.lt.s32	%p160, %r12, 1;
@%p160 bra BB111_222;

shl.b64 %rd921, %rd1518, 3;
add.s64 %rd214, %rd210, %rd921;
mov.u64 %rd1503, %rd41;
mov.u64 %rd1502, %rd210;
mov.u64 %rd1507, %rd210;
mov.u64 %rd1514, %rd211;

BB111_200:
mov.u64 %rd220, %rd1514;
mov.u64 %rd219, %rd1507;
mov.u64 %rd217, %rd1502;
sub.s64 %rd922, %rd217, %rd214;
shr.s64 %rd923, %rd922, 3;
neg.s64 %rd221, %rd923;
setp.gt.s64	%p161, %rd221, 1151;
shl.b64 %rd924, %rd192, 3;
add.s64 %rd222, %rd220, %rd924;
add.s64 %rd223, %rd1503, %rd924;
@%p161 bra BB111_219;
bra.uni BB111_201;

BB111_219:
ld.global.u64 %rd934, [%rd222];
st.u64 [%rd223], %rd934;
ld.global.u64 %rd935, [%rd222+1024];
st.u64 [%rd223+1024], %rd935;
ld.global.u64 %rd936, [%rd222+2048];
st.u64 [%rd223+2048], %rd936;
ld.global.u64 %rd937, [%rd222+3072];
st.u64 [%rd223+3072], %rd937;
ld.global.u64 %rd938, [%rd222+4096];
st.u64 [%rd223+4096], %rd938;
ld.global.u64 %rd939, [%rd222+5120];
st.u64 [%rd223+5120], %rd939;
ld.global.u64 %rd940, [%rd222+6144];
st.u64 [%rd223+6144], %rd940;
ld.global.u64 %rd941, [%rd222+7168];
st.u64 [%rd223+7168], %rd941;
ld.global.u64 %rd942, [%rd222+8192];
st.u64 [%rd223+8192], %rd942;
bra.uni BB111_220;

BB111_201:
setp.ge.s64	%p162, %rd192, %rd221;
@%p162 bra BB111_203;

ld.global.u64 %rd925, [%rd222];
st.u64 [%rd223], %rd925;

BB111_203:
setp.ge.s64	%p163, %rd197, %rd221;
@%p163 bra BB111_205;

ld.global.u64 %rd926, [%rd222+1024];
st.u64 [%rd223+1024], %rd926;

BB111_205:
setp.ge.s64	%p164, %rd198, %rd221;
@%p164 bra BB111_207;

ld.global.u64 %rd927, [%rd222+2048];
st.u64 [%rd223+2048], %rd927;

BB111_207:
setp.ge.s64	%p165, %rd199, %rd221;
@%p165 bra BB111_209;

ld.global.u64 %rd928, [%rd222+3072];
st.u64 [%rd223+3072], %rd928;

BB111_209:
setp.ge.s64	%p166, %rd200, %rd221;
@%p166 bra BB111_211;

ld.global.u64 %rd929, [%rd222+4096];
st.u64 [%rd223+4096], %rd929;

BB111_211:
setp.ge.s64	%p167, %rd201, %rd221;
@%p167 bra BB111_213;

ld.global.u64 %rd930, [%rd222+5120];
st.u64 [%rd223+5120], %rd930;

BB111_213:
setp.ge.s64	%p168, %rd202, %rd221;
@%p168 bra BB111_215;

ld.global.u64 %rd931, [%rd222+6144];
st.u64 [%rd223+6144], %rd931;

BB111_215:
setp.ge.s64	%p169, %rd203, %rd221;
@%p169 bra BB111_217;

ld.global.u64 %rd932, [%rd222+7168];
st.u64 [%rd223+7168], %rd932;

BB111_217:
setp.ge.s64	%p170, %rd204, %rd221;
@%p170 bra BB111_220;

ld.global.u64 %rd933, [%rd222+8192];
st.u64 [%rd223+8192], %rd933;

BB111_220:
add.s64 %rd224, %rd220, 9216;
add.s64 %rd1503, %rd1503, 9216;
add.s64 %rd1502, %rd219, 9216;
mov.u64 %rd226, %rd1502;
sub.s64 %rd943, %rd214, %rd1502;
setp.gt.s64	%p171, %rd943, 0;
mov.u64 %rd1507, %rd226;
mov.u64 %rd1514, %rd224;
@%p171 bra BB111_200;

BB111_222:
bar.sync 0;
shl.b64 %rd956, %rd1518, 3;
add.s64 %rd229, %rd41, %rd956;
and.b64 %rd957, %rd1518, 2305843009213693951;
cvt.u32.u64	%r13, %rd1518;
add.s64 %rd958, %rd957, %rd194;
cvt.u32.u64	%r92, %rd958;
mov.u32 %r93, 9;
min.s32 %r14, %r92, %r93;
mov.u32 %r94, 0;
max.s32 %r15, %r14, %r94;
setp.gt.u32	%p172, %r15, 8;
@%p172 bra BB111_241;
bra.uni BB111_223;

BB111_241:
ld.u64 %rd968, [%rd195];
st.local.u64 [%rd1], %rd968;
ld.u64 %rd969, [%rd195+8];
st.local.u64 [%rd1+8], %rd969;
ld.u64 %rd970, [%rd195+16];
st.local.u64 [%rd1+16], %rd970;
ld.u64 %rd971, [%rd195+24];
st.local.u64 [%rd1+24], %rd971;
ld.u64 %rd972, [%rd195+32];
st.local.u64 [%rd1+32], %rd972;
ld.u64 %rd973, [%rd195+40];
st.local.u64 [%rd1+40], %rd973;
ld.u64 %rd974, [%rd195+48];
st.local.u64 [%rd1+48], %rd974;
ld.u64 %rd975, [%rd195+56];
st.local.u64 [%rd1+56], %rd975;
ld.u64 %rd976, [%rd195+64];
st.local.u64 [%rd1+64], %rd976;
bra.uni BB111_242;

BB111_223:
mov.u64 %rd230, %rd1;
setp.lt.s32	%p173, %r14, 1;
mov.u64 %rd1533, %rd230;
@%p173 bra BB111_225;

ld.u64 %rd959, [%rd195];
st.local.u64 [%rd1], %rd959;
mov.u64 %rd1533, %rd196;

BB111_225:
mov.u64 %rd1519, %rd1533;
mov.u64 %rd1532, %rd1519;
setp.lt.s32	%p174, %r15, 2;
@%p174 bra BB111_227;

ld.u64 %rd960, [%rd195+8];
st.local.u64 [%rd1532], %rd960;
add.s64 %rd1532, %rd1532, 8;

BB111_227:
mov.u64 %rd1531, %rd1532;
setp.lt.s32	%p175, %r15, 3;
@%p175 bra BB111_229;

ld.u64 %rd961, [%rd195+16];
st.local.u64 [%rd1531], %rd961;
add.s64 %rd1531, %rd1531, 8;

BB111_229:
mov.u64 %rd1530, %rd1531;
setp.lt.s32	%p176, %r15, 4;
@%p176 bra BB111_231;

ld.u64 %rd962, [%rd195+24];
st.local.u64 [%rd1530], %rd962;
add.s64 %rd1530, %rd1530, 8;

BB111_231:
mov.u64 %rd1529, %rd1530;
setp.lt.s32	%p177, %r15, 5;
@%p177 bra BB111_233;

ld.u64 %rd963, [%rd195+32];
st.local.u64 [%rd1529], %rd963;
add.s64 %rd1529, %rd1529, 8;

BB111_233:
mov.u64 %rd1528, %rd1529;
setp.lt.s32	%p178, %r15, 6;
@%p178 bra BB111_235;

ld.u64 %rd964, [%rd195+40];
st.local.u64 [%rd1528], %rd964;
add.s64 %rd1528, %rd1528, 8;

BB111_235:
mov.u64 %rd1527, %rd1528;
setp.lt.s32	%p179, %r15, 7;
@%p179 bra BB111_237;

ld.u64 %rd965, [%rd195+48];
st.local.u64 [%rd1527], %rd965;
add.s64 %rd1527, %rd1527, 8;

BB111_237:
mov.u64 %rd1526, %rd1527;
setp.lt.s32	%p180, %r15, 8;
@%p180 bra BB111_239;

ld.u64 %rd966, [%rd195+56];
st.local.u64 [%rd1526], %rd966;
add.s64 %rd1526, %rd1526, 8;

BB111_239:
setp.lt.s32	%p181, %r15, 9;
@%p181 bra BB111_242;

ld.u64 %rd967, [%rd195+64];
st.local.u64 [%rd1526], %rd967;

BB111_242:
setp.eq.s32	%p182, %r15, 0;
@%p182 bra BB111_259;

ld.local.u64 %rd1579, [%rd1];
mul.wide.u32 %rd978, %r15, 8;
add.s64 %rd979, %rd978, 34359738360;
shr.u64 %rd980, %rd979, 3;
cvt.u32.u64	%r16, %rd980;
setp.lt.s32	%p183, %r16, 1;
@%p183 bra BB111_245;

ld.local.u64 %rd981, [%rd1+8];
mul.lo.s64 %rd1579, %rd981, %rd1579;

BB111_245:
setp.lt.s32	%p184, %r16, 2;
@%p184 bra BB111_247;

ld.local.u64 %rd982, [%rd1+16];
mul.lo.s64 %rd1579, %rd982, %rd1579;

BB111_247:
setp.lt.s32	%p185, %r16, 3;
@%p185 bra BB111_249;

ld.local.u64 %rd983, [%rd1+24];
mul.lo.s64 %rd1579, %rd983, %rd1579;

BB111_249:
setp.lt.s32	%p186, %r16, 4;
@%p186 bra BB111_251;

ld.local.u64 %rd984, [%rd1+32];
mul.lo.s64 %rd1579, %rd984, %rd1579;

BB111_251:
setp.lt.s32	%p187, %r16, 5;
@%p187 bra BB111_253;

ld.local.u64 %rd985, [%rd1+40];
mul.lo.s64 %rd1579, %rd985, %rd1579;

BB111_253:
setp.lt.s32	%p188, %r16, 6;
@%p188 bra BB111_255;

ld.local.u64 %rd986, [%rd1+48];
mul.lo.s64 %rd1579, %rd986, %rd1579;

BB111_255:
setp.lt.s32	%p189, %r16, 7;
@%p189 bra BB111_257;

ld.local.u64 %rd987, [%rd1+56];
mul.lo.s64 %rd1579, %rd987, %rd1579;

BB111_257:
setp.lt.s32	%p190, %r16, 8;
@%p190 bra BB111_259;

ld.local.u64 %rd988, [%rd1+64];
mul.lo.s64 %rd1579, %rd988, %rd1579;

BB111_259:
bar.sync 0;
@%p182 bra BB111_261;

st.u64 [%rd193], %rd1579;

BB111_261:
bar.sync 0;
setp.gt.s32	%p192, %r13, 1151;
mov.u32 %r164, 128;
@%p192 bra BB111_263;

add.s32 %r96, %r13, 8;
mul.hi.s32 %r97, %r96, 954437177;
shr.u32 %r98, %r97, 31;
shr.s32 %r99, %r97, 1;
add.s32 %r164, %r99, %r98;

BB111_263:
setp.eq.s32	%p193, %r164, 128;
@%p193 bra BB111_301;
bra.uni BB111_264;

BB111_301:
@%p42 bra BB111_303;

ld.u64 %rd1000, [%rd41];
mul.lo.s64 %rd1001, %rd1000, %rd209;
st.u64 [%rd41], %rd1001;

BB111_303:
setp.lt.s32	%p19, %r1, 1;
ld.u64 %rd1535, [%rd193];
bar.sync 0;
@%p19 bra BB111_305;

ld.u64 %rd1002, [%rd193+-8];
mul.lo.s64 %rd1535, %rd1002, %rd1535;

BB111_305:
bar.sync 0;
st.u64 [%rd193], %rd1535;
bar.sync 0;
setp.lt.s32	%p223, %r1, 2;
@%p223 bra BB111_307;

ld.u64 %rd1003, [%rd193+-16];
mul.lo.s64 %rd1535, %rd1003, %rd1535;

BB111_307:
bar.sync 0;
st.u64 [%rd193], %rd1535;
bar.sync 0;
setp.lt.s32	%p224, %r1, 4;
@%p224 bra BB111_309;

ld.u64 %rd1004, [%rd193+-32];
mul.lo.s64 %rd1535, %rd1004, %rd1535;

BB111_309:
bar.sync 0;
st.u64 [%rd193], %rd1535;
bar.sync 0;
setp.lt.s32	%p225, %r1, 8;
@%p225 bra BB111_311;

ld.u64 %rd1005, [%rd193+-64];
mul.lo.s64 %rd1535, %rd1005, %rd1535;

BB111_311:
bar.sync 0;
st.u64 [%rd193], %rd1535;
bar.sync 0;
setp.lt.s32	%p226, %r1, 16;
@%p226 bra BB111_313;

ld.u64 %rd1006, [%rd193+-128];
mul.lo.s64 %rd1535, %rd1006, %rd1535;

BB111_313:
bar.sync 0;
st.u64 [%rd193], %rd1535;
bar.sync 0;
setp.lt.s32	%p227, %r1, 32;
@%p227 bra BB111_315;

ld.u64 %rd1007, [%rd193+-256];
mul.lo.s64 %rd1535, %rd1007, %rd1535;

BB111_315:
bar.sync 0;
st.u64 [%rd193], %rd1535;
bar.sync 0;
setp.lt.s32	%p228, %r1, 64;
@%p228 bra BB111_317;

ld.u64 %rd1008, [%rd193+-512];
mul.lo.s64 %rd1535, %rd1008, %rd1535;

BB111_317:
bar.sync 0;
st.u64 [%rd193], %rd1535;
bar.sync 0;
ld.u64 %rd1567, [%rd41+1016];
setp.eq.s32	%p229, %r1, 0;
mov.u64 %rd1557, %rd209;
@%p229 bra BB111_319;

ld.u64 %rd1557, [%rd193+-8];

BB111_319:
bar.sync 0;
st.u64 [%rd193], %rd1557;
bar.sync 0;
bra.uni BB111_320;

BB111_264:
@%p42 bra BB111_266;

ld.u64 %rd989, [%rd41];
mul.lo.s64 %rd990, %rd989, %rd209;
st.u64 [%rd41], %rd990;

BB111_266:
setp.ge.s32	%p195, %r1, %r164;
mov.u64 %rd1565, %rd209;
@%p195 bra BB111_268;

ld.u64 %rd264, [%rd193];
mov.u64 %rd1565, %rd264;

BB111_268:
mov.u64 %rd1550, %rd1565;
mov.u64 %rd1564, %rd1550;
bar.sync 0;
setp.le.s32	%p196, %r1, %r164;
setp.gt.s32	%p197, %r1, 0;
and.pred %p198, %p196, %p197;
@!%p198 bra BB111_270;
bra.uni BB111_269;

BB111_269:
ld.u64 %rd991, [%rd193+-8];
mul.lo.s64 %rd1564, %rd991, %rd1564;

BB111_270:
mov.u64 %rd1563, %rd1564;
bar.sync 0;
@%p195 bra BB111_272;

st.u64 [%rd193], %rd1563;

BB111_272:
setp.gt.s32	%p12, %r1, 1;
bar.sync 0;
setp.lt.s32	%p200, %r11, %r164;
and.pred %p201, %p200, %p12;
@!%p201 bra BB111_274;
bra.uni BB111_273;

BB111_273:
ld.u64 %rd992, [%rd193+-16];
mul.lo.s64 %rd1563, %rd992, %rd1563;

BB111_274:
mov.u64 %rd1562, %rd1563;
bar.sync 0;
@%p195 bra BB111_276;

st.u64 [%rd193], %rd1562;

BB111_276:
setp.gt.s32	%p13, %r1, 3;
bar.sync 0;
add.s32 %r100, %r11, -2;
setp.lt.s32	%p203, %r100, %r164;
and.pred %p204, %p203, %p13;
@!%p204 bra BB111_278;
bra.uni BB111_277;

BB111_277:
ld.u64 %rd993, [%rd193+-32];
mul.lo.s64 %rd1562, %rd993, %rd1562;

BB111_278:
mov.u64 %rd1561, %rd1562;
bar.sync 0;
@%p195 bra BB111_280;

st.u64 [%rd193], %rd1561;

BB111_280:
setp.gt.s32	%p14, %r1, 7;
bar.sync 0;
add.s32 %r101, %r11, -6;
setp.lt.s32	%p206, %r101, %r164;
and.pred %p207, %p206, %p14;
@!%p207 bra BB111_282;
bra.uni BB111_281;

BB111_281:
ld.u64 %rd994, [%rd193+-64];
mul.lo.s64 %rd1561, %rd994, %rd1561;

BB111_282:
mov.u64 %rd1560, %rd1561;
bar.sync 0;
@%p195 bra BB111_284;

st.u64 [%rd193], %rd1560;

BB111_284:
setp.gt.s32	%p15, %r1, 15;
bar.sync 0;
add.s32 %r102, %r11, -14;
setp.lt.s32	%p209, %r102, %r164;
and.pred %p210, %p209, %p15;
@!%p210 bra BB111_286;
bra.uni BB111_285;

BB111_285:
ld.u64 %rd995, [%rd193+-128];
mul.lo.s64 %rd1560, %rd995, %rd1560;

BB111_286:
mov.u64 %rd1559, %rd1560;
bar.sync 0;
@%p195 bra BB111_288;

st.u64 [%rd193], %rd1559;

BB111_288:
setp.gt.s32	%p16, %r1, 31;
bar.sync 0;
add.s32 %r103, %r11, -30;
setp.lt.s32	%p212, %r103, %r164;
and.pred %p213, %p212, %p16;
@!%p213 bra BB111_290;
bra.uni BB111_289;

BB111_289:
ld.u64 %rd996, [%rd193+-256];
mul.lo.s64 %rd1559, %rd996, %rd1559;

BB111_290:
mov.u64 %rd1558, %rd1559;
bar.sync 0;
@%p195 bra BB111_292;

st.u64 [%rd193], %rd1558;

BB111_292:
setp.gt.s32	%p17, %r1, 63;
bar.sync 0;
add.s32 %r104, %r11, -62;
setp.lt.s32	%p215, %r104, %r164;
and.pred %p216, %p215, %p17;
@!%p216 bra BB111_294;
bra.uni BB111_293;

BB111_293:
ld.u64 %rd997, [%rd193+-512];
mul.lo.s64 %rd1558, %rd997, %rd1558;

BB111_294:
bar.sync 0;
@%p195 bra BB111_296;

st.u64 [%rd193], %rd1558;

BB111_296:
setp.lt.s32	%p18, %r1, %r164;
bar.sync 0;
add.s32 %r105, %r164, -1;
mul.wide.s32 %rd998, %r105, 8;
add.s64 %rd999, %rd41, %rd998;
ld.u64 %rd1567, [%rd999];
not.pred %p218, %p18;
setp.eq.s32	%p219, %r1, 0;
or.pred %p220, %p219, %p218;
selp.b64	%rd1534, %rd209, %rd1558, %p18;
@%p220 bra BB111_298;

ld.u64 %rd1534, [%rd193+-8];

BB111_298:
bar.sync 0;
@%p195 bra BB111_300;

st.u64 [%rd193], %rd1534;

BB111_300:
bar.sync 0;

BB111_320:
mov.u64 %rd1566, %rd1567;
@%p182 bra BB111_322;

ld.u64 %rd1579, [%rd193];

BB111_322:
bar.sync 0;
mul.wide.s32 %rd1009, %r15, 8;
add.s64 %rd305, %rd1, %rd1009;
setp.ge.u64	%p231, %rd1, %rd305;
@%p231 bra BB111_324;

ld.local.u64 %rd1010, [%rd1];
mul.lo.s64 %rd1579, %rd1010, %rd1579;
st.u64 [%rd195], %rd1579;

BB111_324:
setp.ge.u64	%p232, %rd196, %rd305;
@%p232 bra BB111_326;

ld.local.u64 %rd1011, [%rd1+8];
mul.lo.s64 %rd1579, %rd1011, %rd1579;
st.u64 [%rd195+8], %rd1579;

BB111_326:
add.s64 %rd1012, %rd196, 8;
setp.ge.u64	%p233, %rd1012, %rd305;
@%p233 bra BB111_328;

ld.local.u64 %rd1013, [%rd1+16];
mul.lo.s64 %rd1579, %rd1013, %rd1579;
st.u64 [%rd195+16], %rd1579;

BB111_328:
add.s64 %rd1014, %rd196, 16;
setp.ge.u64	%p234, %rd1014, %rd305;
@%p234 bra BB111_330;

ld.local.u64 %rd1015, [%rd1+24];
mul.lo.s64 %rd1579, %rd1015, %rd1579;
st.u64 [%rd195+24], %rd1579;

BB111_330:
add.s64 %rd1016, %rd196, 24;
setp.ge.u64	%p235, %rd1016, %rd305;
@%p235 bra BB111_332;

ld.local.u64 %rd1017, [%rd1+32];
mul.lo.s64 %rd1579, %rd1017, %rd1579;
st.u64 [%rd195+32], %rd1579;

BB111_332:
add.s64 %rd1018, %rd196, 32;
setp.ge.u64	%p236, %rd1018, %rd305;
@%p236 bra BB111_334;

ld.local.u64 %rd1019, [%rd1+40];
mul.lo.s64 %rd1579, %rd1019, %rd1579;
st.u64 [%rd195+40], %rd1579;

BB111_334:
add.s64 %rd1020, %rd196, 40;
setp.ge.u64	%p237, %rd1020, %rd305;
@%p237 bra BB111_336;

ld.local.u64 %rd1021, [%rd1+48];
mul.lo.s64 %rd1579, %rd1021, %rd1579;
st.u64 [%rd195+48], %rd1579;

BB111_336:
add.s64 %rd1022, %rd196, 48;
setp.ge.u64	%p238, %rd1022, %rd305;
@%p238 bra BB111_338;

ld.local.u64 %rd1023, [%rd1+56];
mul.lo.s64 %rd1579, %rd1023, %rd1579;
st.u64 [%rd195+56], %rd1579;

BB111_338:
add.s64 %rd1024, %rd196, 56;
setp.ge.u64	%p239, %rd1024, %rd305;
@%p239 bra BB111_340;

ld.local.u64 %rd1025, [%rd1+64];
mul.lo.s64 %rd1026, %rd1025, %rd1579;
st.u64 [%rd195+64], %rd1026;

BB111_340:
bar.sync 0;
@%p159 bra BB111_363;
bra.uni BB111_341;

BB111_363:
shl.b64 %rd1047, %rd192, 3;
add.s64 %rd1048, %rd1499, %rd1047;
ld.u64 %rd1049, [%rd193];
st.global.u64 [%rd1048], %rd1049;
ld.u64 %rd1050, [%rd193+1024];
st.global.u64 [%rd1048+1024], %rd1050;
ld.u64 %rd1051, [%rd193+2048];
st.global.u64 [%rd1048+2048], %rd1051;
ld.u64 %rd1052, [%rd193+3072];
st.global.u64 [%rd1048+3072], %rd1052;
ld.u64 %rd1053, [%rd193+4096];
st.global.u64 [%rd1048+4096], %rd1053;
ld.u64 %rd1054, [%rd193+5120];
st.global.u64 [%rd1048+5120], %rd1054;
ld.u64 %rd1055, [%rd193+6144];
st.global.u64 [%rd1048+6144], %rd1055;
ld.u64 %rd1056, [%rd193+7168];
st.global.u64 [%rd1048+7168], %rd1056;
ld.u64 %rd1057, [%rd193+8192];
st.global.u64 [%rd1048+8192], %rd1057;
bra.uni BB111_364;

BB111_341:
add.s64 %rd1027, %rd206, %rd1495;
shl.b64 %rd1028, %rd1027, 3;
add.s64 %rd1580, %rd2, %rd1028;
mov.u64 %rd1581, %rd41;
setp.ge.u64	%p240, %rd41, %rd229;
@%p240 bra BB111_364;

BB111_342:
sub.s64 %rd326, %rd229, %rd1581;
setp.gt.s64	%p241, %rd326, 9208;
add.s64 %rd327, %rd1581, %rd205;
@%p241 bra BB111_361;
bra.uni BB111_343;

BB111_361:
ld.u64 %rd1038, [%rd327];
st.global.u64 [%rd1580], %rd1038;
ld.u64 %rd1039, [%rd327+1024];
st.global.u64 [%rd1580+1024], %rd1039;
ld.u64 %rd1040, [%rd327+2048];
st.global.u64 [%rd1580+2048], %rd1040;
ld.u64 %rd1041, [%rd327+3072];
st.global.u64 [%rd1580+3072], %rd1041;
ld.u64 %rd1042, [%rd327+4096];
st.global.u64 [%rd1580+4096], %rd1042;
ld.u64 %rd1043, [%rd327+5120];
st.global.u64 [%rd1580+5120], %rd1043;
ld.u64 %rd1044, [%rd327+6144];
st.global.u64 [%rd1580+6144], %rd1044;
ld.u64 %rd1045, [%rd327+7168];
st.global.u64 [%rd1580+7168], %rd1045;
ld.u64 %rd1046, [%rd327+8192];
st.global.u64 [%rd1580+8192], %rd1046;
bra.uni BB111_362;

BB111_343:
shr.s64 %rd328, %rd326, 3;
setp.ge.s64	%p242, %rd192, %rd328;
@%p242 bra BB111_345;

ld.u64 %rd1029, [%rd327];
st.global.u64 [%rd1580], %rd1029;

BB111_345:
setp.ge.s64	%p243, %rd197, %rd328;
@%p243 bra BB111_347;

ld.u64 %rd1030, [%rd327+1024];
st.global.u64 [%rd1580+1024], %rd1030;

BB111_347:
setp.ge.s64	%p244, %rd198, %rd328;
@%p244 bra BB111_349;

ld.u64 %rd1031, [%rd327+2048];
st.global.u64 [%rd1580+2048], %rd1031;

BB111_349:
setp.ge.s64	%p245, %rd199, %rd328;
@%p245 bra BB111_351;

ld.u64 %rd1032, [%rd327+3072];
st.global.u64 [%rd1580+3072], %rd1032;

BB111_351:
setp.ge.s64	%p246, %rd200, %rd328;
@%p246 bra BB111_353;

ld.u64 %rd1033, [%rd327+4096];
st.global.u64 [%rd1580+4096], %rd1033;

BB111_353:
setp.ge.s64	%p247, %rd201, %rd328;
@%p247 bra BB111_355;

ld.u64 %rd1034, [%rd327+5120];
st.global.u64 [%rd1580+5120], %rd1034;

BB111_355:
setp.ge.s64	%p248, %rd202, %rd328;
@%p248 bra BB111_357;

ld.u64 %rd1035, [%rd327+6144];
st.global.u64 [%rd1580+6144], %rd1035;

BB111_357:
setp.ge.s64	%p249, %rd203, %rd328;
@%p249 bra BB111_359;

ld.u64 %rd1036, [%rd327+7168];
st.global.u64 [%rd1580+7168], %rd1036;

BB111_359:
setp.ge.s64	%p250, %rd204, %rd328;
@%p250 bra BB111_362;

ld.u64 %rd1037, [%rd327+8192];
st.global.u64 [%rd1580+8192], %rd1037;

BB111_362:
add.s64 %rd1581, %rd1581, 9216;
add.s64 %rd1580, %rd1580, 9216;
setp.lt.u64	%p251, %rd1581, %rd229;
@%p251 bra BB111_342;

BB111_364:
bar.sync 0;
add.s64 %rd1515, %rd211, 9216;
add.s64 %rd1499, %rd1499, 9216;
add.s64 %rd1496, %rd210, 9216;
mov.u64 %rd1508, %rd1496;
sub.s64 %rd1058, %rd10, %rd1496;
setp.gt.s64	%p252, %rd1058, 0;
add.s64 %rd1495, %rd1495, 1152;
@%p252 bra BB111_197;

BB111_365:
@%p42 bra BB111_381;


	{ 
.reg .pred p; 
isspacep.shared p, %rd41; 
selp.u32 %r106, 1, 0, p; 
} 


	setp.eq.s32	%p254, %r106, 0;
@%p254 bra BB111_380;

mov.u64 %rd1060, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1061, %rd1060;
sub.s64 %rd337, %rd41, %rd1061;
setp.eq.s64	%p255, %rd41, 0;
@%p255 bra BB111_381;

add.s64 %rd1062, %rd337, -16;
add.s64 %rd1064, %rd1060, %rd1062;
add.s64 %rd339, %rd1061, %rd1062;
ld.shared.u8 %rs34, [%rd1064];
or.b16 %rs35, %rs34, 1;
st.shared.u8 [%rd1064], %rs35;
ld.shared.u64 %rd340, [%rd1064+8];
setp.eq.s64	%p256, %rd340, 0;
mov.u64 %rd1585, %rd339;
@%p256 bra BB111_374;

mov.u64 %rd341, %rd339;
ld.u8 %rs36, [%rd340];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p257, %rs37, 1;
mov.u64 %rd1585, %rd341;
@!%p257 bra BB111_374;
bra.uni BB111_370;

BB111_370:
ld.u64 %rd343, [%rd340];
shr.u64 %rd344, %rd343, 1;
add.s64 %rd345, %rd340, 16;
add.s64 %rd346, %rd345, %rd344;
ld.shared.u64 %rd1066, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p258, %rd346, %rd1066;
mov.u64 %rd1585, %rd340;
@%p258 bra BB111_374;

ld.u8 %rs38, [%rd346];
and.b16 %rs39, %rs38, 1;
setp.eq.b16	%p259, %rs39, 1;
mov.u64 %rd1582, %rd340;
mov.u64 %rd1585, %rd1582;
@!%p259 bra BB111_374;
bra.uni BB111_372;

BB111_372:
ld.u64 %rd1067, [%rd346];
shr.u64 %rd1068, %rd1067, 1;
add.s64 %rd1069, %rd1068, %rd344;
add.s64 %rd1070, %rd1069, 16;
shl.b64 %rd1071, %rd1070, 1;
and.b64 %rd1072, %rd343, 1;
or.b64 %rd1073, %rd1071, %rd1072;
st.u64 [%rd340], %rd1073;
and.b64 %rd347, %rd1070, 9223372036854775807;
add.s64 %rd1074, %rd345, %rd347;
ld.shared.u64 %rd1075, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p260, %rd1074, %rd1075;
mov.u64 %rd1583, %rd340;
mov.u64 %rd1585, %rd1583;
@%p260 bra BB111_374;

add.s64 %rd1076, %rd347, %rd345;
st.u64 [%rd1076+8], %rd340;
mov.u64 %rd1585, %rd340;

BB111_374:
ld.u64 %rd350, [%rd1585];
shr.u64 %rd351, %rd350, 1;
add.s64 %rd352, %rd1585, 16;
add.s64 %rd353, %rd352, %rd351;
ld.shared.u64 %rd1077, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p261, %rd353, %rd1077;
@%p261 bra BB111_378;

ld.u8 %rs40, [%rd353];
and.b16 %rs41, %rs40, 1;
setp.eq.b16	%p262, %rs41, 1;
@!%p262 bra BB111_381;
bra.uni BB111_376;

BB111_376:
ld.u64 %rd1078, [%rd353];
shr.u64 %rd1079, %rd1078, 1;
add.s64 %rd1080, %rd1079, %rd351;
add.s64 %rd1081, %rd1080, 16;
shl.b64 %rd1082, %rd1081, 1;
and.b64 %rd1083, %rd350, 1;
or.b64 %rd1084, %rd1082, %rd1083;
st.u64 [%rd1585], %rd1084;
and.b64 %rd354, %rd1081, 9223372036854775807;
add.s64 %rd1085, %rd352, %rd354;
ld.shared.u64 %rd1086, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p263, %rd1085, %rd1086;
@%p263 bra BB111_381;

add.s64 %rd1087, %rd354, %rd352;
st.u64 [%rd1087+8], %rd1585;
bra.uni BB111_381;

BB111_380:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd41;
call.uni 
free, 
(
param0
);


	}

BB111_381:
bar.sync 0;
bra.uni BB111_764;

BB111_393:
mov.u64 %rd1099, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1100, %rd1099;
sub.s64 %rd1101, %rd356, %rd1100;
add.s64 %rd1102, %rd1101, 9232;
ld.shared.u64 %rd1103, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p275, %rd1102, %rd1103;
mov.u64 %rd1595, -1;
mov.u64 %rd1596, %rd356;
@%p275 bra BB111_395;

add.s64 %rd367, %rd356, 9232;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd367;
mov.u64 %rd1595, %rd367;
mov.u64 %rd1596, %rd367;

BB111_395:
mov.u64 %rd368, %rd1596;
setp.eq.s64	%p276, %rd1595, -1;
@%p276 bra BB111_397;

mov.u64 %rd1104, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1105, %rd1104;
sub.s64 %rd1106, %rd356, %rd1105;
add.s64 %rd1107, %rd1104, %rd1106;
ld.shared.u64 %rd1108, [%rd1107];
and.b64 %rd1109, %rd1108, 1;
or.b64 %rd1110, %rd1109, 18432;
st.shared.u64 [%rd1107], %rd1110;
st.shared.u64 [%rd1107+8], %rd1591;
mov.u16 %rs44, 0;
st.shared.u8 [%rd1107], %rs44;

BB111_397:
mov.u64 %rd1597, %rd356;
setp.eq.s64	%p277, %rd356, %rd368;
mov.u64 %rd1598, 0;
@%p277 bra BB111_403;

BB111_402:
add.s64 %rd1598, %rd1597, 16;

BB111_403:
mov.u64 %rd1599, %rd1598;
setp.ne.s64	%p280, %rd1598, 0;
@%p280 bra BB111_405;

mov.u64 %rd1126, 9216;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd1126;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd1599, [retval0+0];


	}

BB111_405:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd1599;

BB111_406:
ld.param.u64 %rd1456, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIlENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd1455, %rd1456;
add.s64 %rd1129, %rd723, 8;
add.s64 %rd1646, %rd1455, %rd1129;
add.s64 %rd1639, %rd1456, %rd1129;
add.s64 %rd1630, %rd2, %rd1129;
bar.sync 0;
ld.shared.u64 %rd385, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd385; 
selp.u32 %r107, 1, 0, p; 
} 


	setp.eq.s32	%p281, %r107, 0;
sub.s64 %rd386, %rd10, %rd1639;
@%p281 bra BB111_577;

setp.lt.s64	%p282, %rd386, 1;
@%p282 bra BB111_747;

mov.u64 %rd1131, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1132, %rd1131;
sub.s64 %rd1133, %rd385, %rd1132;
add.s64 %rd387, %rd1131, %rd1133;
mov.u64 %rd1600, %rd1639;
cvt.s64.s32	%rd390, %r1;
mul.wide.s32 %rd1134, %r1, 8;
add.s64 %rd391, %rd387, %rd1134;
mul.wide.s32 %rd392, %r1, -9;
mul.lo.s32 %r108, %r1, 9;
mul.wide.s32 %rd1135, %r108, 8;
add.s64 %rd393, %rd387, %rd1135;
add.s64 %rd394, %rd1, 8;
add.s32 %r109, %r1, 128;
cvt.s64.s32	%rd395, %r109;
add.s32 %r110, %r1, 256;
cvt.s64.s32	%rd396, %r110;
add.s32 %r111, %r1, 384;
cvt.s64.s32	%rd397, %r111;
add.s32 %r112, %r1, 512;
cvt.s64.s32	%rd398, %r112;
add.s32 %r113, %r1, 640;
cvt.s64.s32	%rd399, %r113;
add.s32 %r114, %r1, 768;
cvt.s64.s32	%rd400, %r114;
add.s32 %r115, %r1, 896;
cvt.s64.s32	%rd401, %r115;
add.s32 %r116, %r1, 1024;
cvt.s64.s32	%rd402, %r116;
add.s32 %r19, %r1, -2;

BB111_409:
mov.u64 %rd404, %rd1706;
mov.u64 %rd1641, %rd1646;
mov.u64 %rd406, %rd1641;
mov.u64 %rd1634, %rd1639;
mov.u64 %rd405, %rd1634;
mov.u64 %rd1627, %rd1630;
mov.u64 %rd407, %rd1627;
mov.u64 %rd403, %rd1600;
sub.s64 %rd1136, %rd403, %rd10;
shr.u64 %rd1137, %rd1136, 3;
neg.s64 %rd1138, %rd1137;
cvt.u32.u64	%r117, %rd1138;
mov.u32 %r118, 1152;
min.s32 %r20, %r117, %r118;
setp.eq.s32	%p283, %r20, 1152;
@%p283 bra BB111_433;
bra.uni BB111_410;

BB111_433:
shl.b64 %rd1163, %rd390, 3;
add.s64 %rd1164, %rd406, %rd1163;
ld.global.u64 %rd1165, [%rd1164];
ld.global.u64 %rd1166, [%rd1164+1024];
ld.global.u64 %rd1167, [%rd1164+2048];
ld.global.u64 %rd1168, [%rd1164+3072];
ld.global.u64 %rd1169, [%rd1164+4096];
ld.global.u64 %rd1170, [%rd1164+5120];
ld.global.u64 %rd1171, [%rd1164+6144];
ld.global.u64 %rd1172, [%rd1164+7168];
ld.global.u64 %rd1173, [%rd1164+8192];
st.shared.u64 [%rd391], %rd1165;
st.shared.u64 [%rd391+1024], %rd1166;
st.shared.u64 [%rd391+2048], %rd1167;
st.shared.u64 [%rd391+3072], %rd1168;
st.shared.u64 [%rd391+4096], %rd1169;
st.shared.u64 [%rd391+5120], %rd1170;
st.shared.u64 [%rd391+6144], %rd1171;
st.shared.u64 [%rd391+7168], %rd1172;
st.shared.u64 [%rd391+8192], %rd1173;
mov.u64 %rd1603, 1152;
bra.uni BB111_434;

BB111_410:
cvt.s64.s32	%rd1603, %r20;
setp.lt.s32	%p284, %r20, 1;
@%p284 bra BB111_434;

shl.b64 %rd1139, %rd1603, 3;
add.s64 %rd409, %rd405, %rd1139;
mov.u64 %rd1602, %rd387;
mov.u64 %rd1601, %rd405;
mov.u64 %rd1638, %rd405;
mov.u64 %rd1645, %rd406;

BB111_412:
mov.u64 %rd415, %rd1645;
mov.u64 %rd414, %rd1638;
mov.u64 %rd412, %rd1601;
sub.s64 %rd1140, %rd412, %rd409;
shr.s64 %rd1141, %rd1140, 3;
neg.s64 %rd416, %rd1141;
setp.gt.s64	%p285, %rd416, 1151;
shl.b64 %rd1142, %rd390, 3;
add.s64 %rd417, %rd415, %rd1142;
add.s64 %rd418, %rd1602, %rd1142;
@%p285 bra BB111_431;
bra.uni BB111_413;

BB111_431:
ld.global.u64 %rd1152, [%rd417];
ld.global.u64 %rd1153, [%rd417+1024];
ld.global.u64 %rd1154, [%rd417+2048];
ld.global.u64 %rd1155, [%rd417+3072];
ld.global.u64 %rd1156, [%rd417+4096];
ld.global.u64 %rd1157, [%rd417+5120];
ld.global.u64 %rd1158, [%rd417+6144];
ld.global.u64 %rd1159, [%rd417+7168];
ld.global.u64 %rd1160, [%rd417+8192];
st.shared.u64 [%rd418], %rd1152;
st.shared.u64 [%rd418+1024], %rd1153;
st.shared.u64 [%rd418+2048], %rd1154;
st.shared.u64 [%rd418+3072], %rd1155;
st.shared.u64 [%rd418+4096], %rd1156;
st.shared.u64 [%rd418+5120], %rd1157;
st.shared.u64 [%rd418+6144], %rd1158;
st.shared.u64 [%rd418+7168], %rd1159;
st.shared.u64 [%rd418+8192], %rd1160;
bra.uni BB111_432;

BB111_413:
setp.ge.s64	%p286, %rd390, %rd416;
@%p286 bra BB111_415;

ld.global.u64 %rd1143, [%rd417];
st.shared.u64 [%rd418], %rd1143;

BB111_415:
setp.ge.s64	%p287, %rd395, %rd416;
@%p287 bra BB111_417;

ld.global.u64 %rd1144, [%rd417+1024];
st.shared.u64 [%rd418+1024], %rd1144;

BB111_417:
setp.ge.s64	%p288, %rd396, %rd416;
@%p288 bra BB111_419;

ld.global.u64 %rd1145, [%rd417+2048];
st.shared.u64 [%rd418+2048], %rd1145;

BB111_419:
setp.ge.s64	%p289, %rd397, %rd416;
@%p289 bra BB111_421;

ld.global.u64 %rd1146, [%rd417+3072];
st.shared.u64 [%rd418+3072], %rd1146;

BB111_421:
setp.ge.s64	%p290, %rd398, %rd416;
@%p290 bra BB111_423;

ld.global.u64 %rd1147, [%rd417+4096];
st.shared.u64 [%rd418+4096], %rd1147;

BB111_423:
setp.ge.s64	%p291, %rd399, %rd416;
@%p291 bra BB111_425;

ld.global.u64 %rd1148, [%rd417+5120];
st.shared.u64 [%rd418+5120], %rd1148;

BB111_425:
setp.ge.s64	%p292, %rd400, %rd416;
@%p292 bra BB111_427;

ld.global.u64 %rd1149, [%rd417+6144];
st.shared.u64 [%rd418+6144], %rd1149;

BB111_427:
setp.ge.s64	%p293, %rd401, %rd416;
@%p293 bra BB111_429;

ld.global.u64 %rd1150, [%rd417+7168];
st.shared.u64 [%rd418+7168], %rd1150;

BB111_429:
setp.ge.s64	%p294, %rd402, %rd416;
@%p294 bra BB111_432;

ld.global.u64 %rd1151, [%rd417+8192];
st.shared.u64 [%rd418+8192], %rd1151;

BB111_432:
add.s64 %rd419, %rd415, 9216;
add.s64 %rd1602, %rd1602, 9216;
add.s64 %rd1601, %rd414, 9216;
mov.u64 %rd421, %rd1601;
sub.s64 %rd1161, %rd409, %rd1601;
setp.gt.s64	%p295, %rd1161, 0;
mov.u64 %rd1638, %rd421;
mov.u64 %rd1645, %rd419;
@%p295 bra BB111_412;

BB111_434:
bar.sync 0;
shl.b64 %rd1174, %rd1603, 3;
add.s64 %rd424, %rd385, %rd1174;
and.b64 %rd1175, %rd1603, 2305843009213693951;
cvt.u32.u64	%r21, %rd1603;
add.s64 %rd1176, %rd1175, %rd392;
cvt.u32.u64	%r119, %rd1176;
mov.u32 %r120, 9;
min.s32 %r22, %r119, %r120;
mov.u32 %r121, 0;
max.s32 %r23, %r22, %r121;
setp.gt.u32	%p296, %r23, 8;
@%p296 bra BB111_453;
bra.uni BB111_435;

BB111_453:
ld.shared.u64 %rd1186, [%rd393];
ld.shared.u64 %rd1187, [%rd393+8];
ld.shared.u64 %rd1188, [%rd393+16];
ld.shared.u64 %rd1189, [%rd393+24];
ld.shared.u64 %rd1190, [%rd393+32];
ld.shared.u64 %rd1191, [%rd393+40];
ld.shared.u64 %rd1192, [%rd393+48];
ld.shared.u64 %rd1193, [%rd393+56];
ld.shared.u64 %rd1194, [%rd393+64];
st.local.u64 [%rd1], %rd1186;
st.local.u64 [%rd1+8], %rd1187;
st.local.u64 [%rd1+16], %rd1188;
st.local.u64 [%rd1+24], %rd1189;
st.local.u64 [%rd1+32], %rd1190;
st.local.u64 [%rd1+40], %rd1191;
st.local.u64 [%rd1+48], %rd1192;
st.local.u64 [%rd1+56], %rd1193;
st.local.u64 [%rd1+64], %rd1194;
bra.uni BB111_454;

BB111_435:
mov.u64 %rd425, %rd1;
setp.lt.s32	%p297, %r22, 1;
mov.u64 %rd1618, %rd425;
@%p297 bra BB111_437;

ld.shared.u64 %rd1177, [%rd393];
st.local.u64 [%rd1], %rd1177;
mov.u64 %rd1618, %rd394;

BB111_437:
mov.u64 %rd1604, %rd1618;
mov.u64 %rd1617, %rd1604;
setp.lt.s32	%p298, %r23, 2;
@%p298 bra BB111_439;

ld.shared.u64 %rd1178, [%rd393+8];
st.local.u64 [%rd1617], %rd1178;
add.s64 %rd1617, %rd1617, 8;

BB111_439:
mov.u64 %rd1616, %rd1617;
setp.lt.s32	%p299, %r23, 3;
@%p299 bra BB111_441;

ld.shared.u64 %rd1179, [%rd393+16];
st.local.u64 [%rd1616], %rd1179;
add.s64 %rd1616, %rd1616, 8;

BB111_441:
mov.u64 %rd1615, %rd1616;
setp.lt.s32	%p300, %r23, 4;
@%p300 bra BB111_443;

ld.shared.u64 %rd1180, [%rd393+24];
st.local.u64 [%rd1615], %rd1180;
add.s64 %rd1615, %rd1615, 8;

BB111_443:
mov.u64 %rd1614, %rd1615;
setp.lt.s32	%p301, %r23, 5;
@%p301 bra BB111_445;

ld.shared.u64 %rd1181, [%rd393+32];
st.local.u64 [%rd1614], %rd1181;
add.s64 %rd1614, %rd1614, 8;

BB111_445:
mov.u64 %rd1613, %rd1614;
setp.lt.s32	%p302, %r23, 6;
@%p302 bra BB111_447;

ld.shared.u64 %rd1182, [%rd393+40];
st.local.u64 [%rd1613], %rd1182;
add.s64 %rd1613, %rd1613, 8;

BB111_447:
mov.u64 %rd1612, %rd1613;
setp.lt.s32	%p303, %r23, 7;
@%p303 bra BB111_449;

ld.shared.u64 %rd1183, [%rd393+48];
st.local.u64 [%rd1612], %rd1183;
add.s64 %rd1612, %rd1612, 8;

BB111_449:
mov.u64 %rd1611, %rd1612;
setp.lt.s32	%p304, %r23, 8;
@%p304 bra BB111_451;

ld.shared.u64 %rd1184, [%rd393+56];
st.local.u64 [%rd1611], %rd1184;
add.s64 %rd1611, %rd1611, 8;

BB111_451:
setp.lt.s32	%p305, %r23, 9;
@%p305 bra BB111_454;

ld.shared.u64 %rd1185, [%rd393+64];
st.local.u64 [%rd1611], %rd1185;

BB111_454:
setp.eq.s32	%p306, %r23, 0;
@%p306 bra BB111_471;

ld.local.u64 %rd1621, [%rd1];
mul.wide.u32 %rd1196, %r23, 8;
add.s64 %rd1197, %rd1196, 34359738360;
shr.u64 %rd1198, %rd1197, 3;
cvt.u32.u64	%r24, %rd1198;
setp.lt.s32	%p307, %r24, 1;
@%p307 bra BB111_457;

ld.local.u64 %rd1199, [%rd1+8];
mul.lo.s64 %rd1621, %rd1199, %rd1621;

BB111_457:
setp.lt.s32	%p308, %r24, 2;
@%p308 bra BB111_459;

ld.local.u64 %rd1200, [%rd1+16];
mul.lo.s64 %rd1621, %rd1200, %rd1621;

BB111_459:
setp.lt.s32	%p309, %r24, 3;
@%p309 bra BB111_461;

ld.local.u64 %rd1201, [%rd1+24];
mul.lo.s64 %rd1621, %rd1201, %rd1621;

BB111_461:
setp.lt.s32	%p310, %r24, 4;
@%p310 bra BB111_463;

ld.local.u64 %rd1202, [%rd1+32];
mul.lo.s64 %rd1621, %rd1202, %rd1621;

BB111_463:
setp.lt.s32	%p311, %r24, 5;
@%p311 bra BB111_465;

ld.local.u64 %rd1203, [%rd1+40];
mul.lo.s64 %rd1621, %rd1203, %rd1621;

BB111_465:
setp.lt.s32	%p312, %r24, 6;
@%p312 bra BB111_467;

ld.local.u64 %rd1204, [%rd1+48];
mul.lo.s64 %rd1621, %rd1204, %rd1621;

BB111_467:
setp.lt.s32	%p313, %r24, 7;
@%p313 bra BB111_469;

ld.local.u64 %rd1205, [%rd1+56];
mul.lo.s64 %rd1621, %rd1205, %rd1621;

BB111_469:
setp.lt.s32	%p314, %r24, 8;
@%p314 bra BB111_471;

ld.local.u64 %rd1206, [%rd1+64];
mul.lo.s64 %rd1621, %rd1206, %rd1621;

BB111_471:
bar.sync 0;
@%p306 bra BB111_473;

st.shared.u64 [%rd391], %rd1621;

BB111_473:
bar.sync 0;
setp.gt.s32	%p316, %r21, 1151;
mov.u32 %r165, 128;
@%p316 bra BB111_475;

add.s32 %r123, %r21, 8;
mul.hi.s32 %r124, %r123, 954437177;
shr.u32 %r125, %r124, 31;
shr.s32 %r126, %r124, 1;
add.s32 %r165, %r126, %r125;

BB111_475:
setp.eq.s32	%p317, %r165, 128;
@%p317 bra BB111_513;
bra.uni BB111_476;

BB111_513:
@%p42 bra BB111_515;

ld.shared.u64 %rd1218, [%rd387];
mul.lo.s64 %rd1219, %rd1218, %rd404;
st.shared.u64 [%rd387], %rd1219;

BB111_515:
setp.lt.s32	%p31, %r1, 1;
ld.shared.u64 %rd1620, [%rd391];
bar.sync 0;
@%p31 bra BB111_517;

ld.shared.u64 %rd1220, [%rd391+-8];
mul.lo.s64 %rd1620, %rd1220, %rd1620;

BB111_517:
bar.sync 0;
st.shared.u64 [%rd391], %rd1620;
bar.sync 0;
setp.lt.s32	%p347, %r1, 2;
@%p347 bra BB111_519;

ld.shared.u64 %rd1221, [%rd391+-16];
mul.lo.s64 %rd1620, %rd1221, %rd1620;

BB111_519:
bar.sync 0;
st.shared.u64 [%rd391], %rd1620;
bar.sync 0;
setp.lt.s32	%p348, %r1, 4;
@%p348 bra BB111_521;

ld.shared.u64 %rd1222, [%rd391+-32];
mul.lo.s64 %rd1620, %rd1222, %rd1620;

BB111_521:
bar.sync 0;
st.shared.u64 [%rd391], %rd1620;
bar.sync 0;
setp.lt.s32	%p349, %r1, 8;
@%p349 bra BB111_523;

ld.shared.u64 %rd1223, [%rd391+-64];
mul.lo.s64 %rd1620, %rd1223, %rd1620;

BB111_523:
bar.sync 0;
st.shared.u64 [%rd391], %rd1620;
bar.sync 0;
setp.lt.s32	%p350, %r1, 16;
@%p350 bra BB111_525;

ld.shared.u64 %rd1224, [%rd391+-128];
mul.lo.s64 %rd1620, %rd1224, %rd1620;

BB111_525:
bar.sync 0;
st.shared.u64 [%rd391], %rd1620;
bar.sync 0;
setp.lt.s32	%p351, %r1, 32;
@%p351 bra BB111_527;

ld.shared.u64 %rd1225, [%rd391+-256];
mul.lo.s64 %rd1620, %rd1225, %rd1620;

BB111_527:
bar.sync 0;
st.shared.u64 [%rd391], %rd1620;
bar.sync 0;
setp.lt.s32	%p352, %r1, 64;
@%p352 bra BB111_529;

ld.shared.u64 %rd1226, [%rd391+-512];
mul.lo.s64 %rd1620, %rd1226, %rd1620;

BB111_529:
bar.sync 0;
st.shared.u64 [%rd391], %rd1620;
bar.sync 0;
ld.shared.u64 %rd1707, [%rd387+1016];
mov.u64 %rd1697, %rd404;
@%p21 bra BB111_531;

ld.shared.u64 %rd1697, [%rd391+-8];

BB111_531:
bar.sync 0;
st.shared.u64 [%rd391], %rd1697;
bar.sync 0;
bra.uni BB111_532;

BB111_476:
@%p42 bra BB111_478;

ld.shared.u64 %rd1207, [%rd387];
mul.lo.s64 %rd1208, %rd1207, %rd404;
st.shared.u64 [%rd387], %rd1208;

BB111_478:
setp.ge.s32	%p319, %r1, %r165;
mov.u64 %rd1705, %rd404;
@%p319 bra BB111_480;

ld.shared.u64 %rd459, [%rd391];
mov.u64 %rd1705, %rd459;

BB111_480:
mov.u64 %rd1670, %rd1705;
mov.u64 %rd1704, %rd1670;
bar.sync 0;
setp.le.s32	%p320, %r1, %r165;
setp.gt.s32	%p321, %r1, 0;
and.pred %p322, %p320, %p321;
@!%p322 bra BB111_482;
bra.uni BB111_481;

BB111_481:
ld.shared.u64 %rd1209, [%rd391+-8];
mul.lo.s64 %rd1704, %rd1209, %rd1704;

BB111_482:
mov.u64 %rd1703, %rd1704;
bar.sync 0;
@%p319 bra BB111_484;

st.shared.u64 [%rd391], %rd1703;

BB111_484:
setp.gt.s32	%p24, %r1, 1;
bar.sync 0;
setp.lt.s32	%p324, %r19, %r165;
and.pred %p325, %p324, %p24;
@!%p325 bra BB111_486;
bra.uni BB111_485;

BB111_485:
ld.shared.u64 %rd1210, [%rd391+-16];
mul.lo.s64 %rd1703, %rd1210, %rd1703;

BB111_486:
mov.u64 %rd1702, %rd1703;
bar.sync 0;
@%p319 bra BB111_488;

st.shared.u64 [%rd391], %rd1702;

BB111_488:
setp.gt.s32	%p25, %r1, 3;
bar.sync 0;
add.s32 %r127, %r19, -2;
setp.lt.s32	%p327, %r127, %r165;
and.pred %p328, %p327, %p25;
@!%p328 bra BB111_490;
bra.uni BB111_489;

BB111_489:
ld.shared.u64 %rd1211, [%rd391+-32];
mul.lo.s64 %rd1702, %rd1211, %rd1702;

BB111_490:
mov.u64 %rd1701, %rd1702;
bar.sync 0;
@%p319 bra BB111_492;

st.shared.u64 [%rd391], %rd1701;

BB111_492:
setp.gt.s32	%p26, %r1, 7;
bar.sync 0;
add.s32 %r128, %r19, -6;
setp.lt.s32	%p330, %r128, %r165;
and.pred %p331, %p330, %p26;
@!%p331 bra BB111_494;
bra.uni BB111_493;

BB111_493:
ld.shared.u64 %rd1212, [%rd391+-64];
mul.lo.s64 %rd1701, %rd1212, %rd1701;

BB111_494:
mov.u64 %rd1700, %rd1701;
bar.sync 0;
@%p319 bra BB111_496;

st.shared.u64 [%rd391], %rd1700;

BB111_496:
setp.gt.s32	%p27, %r1, 15;
bar.sync 0;
add.s32 %r129, %r19, -14;
setp.lt.s32	%p333, %r129, %r165;
and.pred %p334, %p333, %p27;
@!%p334 bra BB111_498;
bra.uni BB111_497;

BB111_497:
ld.shared.u64 %rd1213, [%rd391+-128];
mul.lo.s64 %rd1700, %rd1213, %rd1700;

BB111_498:
mov.u64 %rd1699, %rd1700;
bar.sync 0;
@%p319 bra BB111_500;

st.shared.u64 [%rd391], %rd1699;

BB111_500:
setp.gt.s32	%p28, %r1, 31;
bar.sync 0;
add.s32 %r130, %r19, -30;
setp.lt.s32	%p336, %r130, %r165;
and.pred %p337, %p336, %p28;
@!%p337 bra BB111_502;
bra.uni BB111_501;

BB111_501:
ld.shared.u64 %rd1214, [%rd391+-256];
mul.lo.s64 %rd1699, %rd1214, %rd1699;

BB111_502:
mov.u64 %rd1698, %rd1699;
bar.sync 0;
@%p319 bra BB111_504;

st.shared.u64 [%rd391], %rd1698;

BB111_504:
setp.gt.s32	%p29, %r1, 63;
bar.sync 0;
add.s32 %r131, %r19, -62;
setp.lt.s32	%p339, %r131, %r165;
and.pred %p340, %p339, %p29;
@!%p340 bra BB111_506;
bra.uni BB111_505;

BB111_505:
ld.shared.u64 %rd1215, [%rd391+-512];
mul.lo.s64 %rd1698, %rd1215, %rd1698;

BB111_506:
bar.sync 0;
@%p319 bra BB111_508;

st.shared.u64 [%rd391], %rd1698;

BB111_508:
setp.lt.s32	%p30, %r1, %r165;
bar.sync 0;
add.s32 %r132, %r165, -1;
mul.wide.s32 %rd1216, %r132, 8;
add.s64 %rd1217, %rd387, %rd1216;
ld.shared.u64 %rd1707, [%rd1217];
not.pred %p342, %p30;
or.pred %p344, %p21, %p342;
selp.b64	%rd1619, %rd404, %rd1698, %p30;
@%p344 bra BB111_510;

ld.shared.u64 %rd1619, [%rd391+-8];

BB111_510:
bar.sync 0;
@%p319 bra BB111_512;

st.shared.u64 [%rd391], %rd1619;

BB111_512:
bar.sync 0;

BB111_532:
mov.u64 %rd1706, %rd1707;
@%p306 bra BB111_534;

ld.shared.u64 %rd1621, [%rd391];

BB111_534:
bar.sync 0;
mul.wide.s32 %rd1227, %r23, 8;
add.s64 %rd500, %rd1, %rd1227;
setp.ge.u64	%p355, %rd1, %rd500;
@%p355 bra BB111_536;

ld.local.u64 %rd1228, [%rd1];
mul.lo.s64 %rd1621, %rd1228, %rd1621;
st.shared.u64 [%rd393], %rd1621;

BB111_536:
setp.ge.u64	%p356, %rd394, %rd500;
@%p356 bra BB111_538;

ld.local.u64 %rd1229, [%rd1+8];
mul.lo.s64 %rd1621, %rd1229, %rd1621;
st.shared.u64 [%rd393+8], %rd1621;

BB111_538:
add.s64 %rd1230, %rd394, 8;
setp.ge.u64	%p357, %rd1230, %rd500;
@%p357 bra BB111_540;

ld.local.u64 %rd1231, [%rd1+16];
mul.lo.s64 %rd1621, %rd1231, %rd1621;
st.shared.u64 [%rd393+16], %rd1621;

BB111_540:
add.s64 %rd1232, %rd394, 16;
setp.ge.u64	%p358, %rd1232, %rd500;
@%p358 bra BB111_542;

ld.local.u64 %rd1233, [%rd1+24];
mul.lo.s64 %rd1621, %rd1233, %rd1621;
st.shared.u64 [%rd393+24], %rd1621;

BB111_542:
add.s64 %rd1234, %rd394, 24;
setp.ge.u64	%p359, %rd1234, %rd500;
@%p359 bra BB111_544;

ld.local.u64 %rd1235, [%rd1+32];
mul.lo.s64 %rd1621, %rd1235, %rd1621;
st.shared.u64 [%rd393+32], %rd1621;

BB111_544:
add.s64 %rd1236, %rd394, 32;
setp.ge.u64	%p360, %rd1236, %rd500;
@%p360 bra BB111_546;

ld.local.u64 %rd1237, [%rd1+40];
mul.lo.s64 %rd1621, %rd1237, %rd1621;
st.shared.u64 [%rd393+40], %rd1621;

BB111_546:
add.s64 %rd1238, %rd394, 40;
setp.ge.u64	%p361, %rd1238, %rd500;
@%p361 bra BB111_548;

ld.local.u64 %rd1239, [%rd1+48];
mul.lo.s64 %rd1621, %rd1239, %rd1621;
st.shared.u64 [%rd393+48], %rd1621;

BB111_548:
add.s64 %rd1240, %rd394, 48;
setp.ge.u64	%p362, %rd1240, %rd500;
@%p362 bra BB111_550;

ld.local.u64 %rd1241, [%rd1+56];
mul.lo.s64 %rd1621, %rd1241, %rd1621;
st.shared.u64 [%rd393+56], %rd1621;

BB111_550:
add.s64 %rd1242, %rd394, 56;
setp.ge.u64	%p363, %rd1242, %rd500;
@%p363 bra BB111_552;

ld.local.u64 %rd1243, [%rd1+64];
mul.lo.s64 %rd1244, %rd1243, %rd1621;
st.shared.u64 [%rd393+64], %rd1244;

BB111_552:
bar.sync 0;
@%p283 bra BB111_575;
bra.uni BB111_553;

BB111_575:
shl.b64 %rd1265, %rd390, 3;
add.s64 %rd1266, %rd407, %rd1265;
ld.shared.u64 %rd1267, [%rd391];
ld.shared.u64 %rd1268, [%rd391+1024];
ld.shared.u64 %rd1269, [%rd391+2048];
ld.shared.u64 %rd1270, [%rd391+3072];
ld.shared.u64 %rd1271, [%rd391+4096];
ld.shared.u64 %rd1272, [%rd391+5120];
ld.shared.u64 %rd1273, [%rd391+6144];
ld.shared.u64 %rd1274, [%rd391+7168];
ld.shared.u64 %rd1275, [%rd391+8192];
st.global.u64 [%rd1266], %rd1267;
st.global.u64 [%rd1266+1024], %rd1268;
st.global.u64 [%rd1266+2048], %rd1269;
st.global.u64 [%rd1266+3072], %rd1270;
st.global.u64 [%rd1266+4096], %rd1271;
st.global.u64 [%rd1266+5120], %rd1272;
st.global.u64 [%rd1266+6144], %rd1273;
st.global.u64 [%rd1266+7168], %rd1274;
st.global.u64 [%rd1266+8192], %rd1275;
bra.uni BB111_576;

BB111_553:
add.s64 %rd517, %rd387, %rd1174;
mov.u64 %rd1623, %rd385;
mov.u64 %rd1622, %rd387;
setp.ge.u64	%p364, %rd387, %rd517;
mov.u64 %rd1629, %rd407;
@%p364 bra BB111_576;

BB111_554:
mov.u64 %rd522, %rd1629;
sub.s64 %rd523, %rd424, %rd1623;
setp.gt.s64	%p365, %rd523, 9208;
shl.b64 %rd1246, %rd390, 3;
add.s64 %rd524, %rd1622, %rd1246;
add.s64 %rd525, %rd522, %rd1246;
@%p365 bra BB111_573;
bra.uni BB111_555;

BB111_573:
ld.shared.u64 %rd1256, [%rd524];
ld.shared.u64 %rd1257, [%rd524+1024];
ld.shared.u64 %rd1258, [%rd524+2048];
ld.shared.u64 %rd1259, [%rd524+3072];
ld.shared.u64 %rd1260, [%rd524+4096];
ld.shared.u64 %rd1261, [%rd524+5120];
ld.shared.u64 %rd1262, [%rd524+6144];
ld.shared.u64 %rd1263, [%rd524+7168];
ld.shared.u64 %rd1264, [%rd524+8192];
st.global.u64 [%rd525], %rd1256;
st.global.u64 [%rd525+1024], %rd1257;
st.global.u64 [%rd525+2048], %rd1258;
st.global.u64 [%rd525+3072], %rd1259;
st.global.u64 [%rd525+4096], %rd1260;
st.global.u64 [%rd525+5120], %rd1261;
st.global.u64 [%rd525+6144], %rd1262;
st.global.u64 [%rd525+7168], %rd1263;
st.global.u64 [%rd525+8192], %rd1264;
bra.uni BB111_574;

BB111_555:
shr.s64 %rd526, %rd523, 3;
setp.ge.s64	%p366, %rd390, %rd526;
@%p366 bra BB111_557;

ld.shared.u64 %rd1247, [%rd524];
st.global.u64 [%rd525], %rd1247;

BB111_557:
setp.ge.s64	%p367, %rd395, %rd526;
@%p367 bra BB111_559;

ld.shared.u64 %rd1248, [%rd524+1024];
st.global.u64 [%rd525+1024], %rd1248;

BB111_559:
setp.ge.s64	%p368, %rd396, %rd526;
@%p368 bra BB111_561;

ld.shared.u64 %rd1249, [%rd524+2048];
st.global.u64 [%rd525+2048], %rd1249;

BB111_561:
setp.ge.s64	%p369, %rd397, %rd526;
@%p369 bra BB111_563;

ld.shared.u64 %rd1250, [%rd524+3072];
st.global.u64 [%rd525+3072], %rd1250;

BB111_563:
setp.ge.s64	%p370, %rd398, %rd526;
@%p370 bra BB111_565;

ld.shared.u64 %rd1251, [%rd524+4096];
st.global.u64 [%rd525+4096], %rd1251;

BB111_565:
setp.ge.s64	%p371, %rd399, %rd526;
@%p371 bra BB111_567;

ld.shared.u64 %rd1252, [%rd524+5120];
st.global.u64 [%rd525+5120], %rd1252;

BB111_567:
setp.ge.s64	%p372, %rd400, %rd526;
@%p372 bra BB111_569;

ld.shared.u64 %rd1253, [%rd524+6144];
st.global.u64 [%rd525+6144], %rd1253;

BB111_569:
setp.ge.s64	%p373, %rd401, %rd526;
@%p373 bra BB111_571;

ld.shared.u64 %rd1254, [%rd524+7168];
st.global.u64 [%rd525+7168], %rd1254;

BB111_571:
setp.ge.s64	%p374, %rd402, %rd526;
@%p374 bra BB111_574;

ld.shared.u64 %rd1255, [%rd524+8192];
st.global.u64 [%rd525+8192], %rd1255;

BB111_574:
add.s64 %rd1622, %rd1622, 9216;
add.s64 %rd1623, %rd1623, 9216;
add.s64 %rd529, %rd522, 9216;
setp.lt.u64	%p375, %rd1622, %rd517;
mov.u64 %rd1629, %rd529;
@%p375 bra BB111_554;

BB111_576:
bar.sync 0;
add.s64 %rd1646, %rd406, 9216;
add.s64 %rd1630, %rd407, 9216;
add.s64 %rd1600, %rd405, 9216;
mov.u64 %rd1639, %rd1600;
sub.s64 %rd1276, %rd10, %rd1600;
setp.gt.s64	%p376, %rd1276, 0;
@%p376 bra BB111_409;
bra.uni BB111_747;

BB111_577:
setp.lt.s64	%p377, %rd386, 1;
@%p377 bra BB111_747;

mov.u32 %r162, %ctaid.x;
mov.u64 %rd1625, %rd1639;
cvt.s64.s32	%rd536, %r1;
mul.wide.s32 %rd549, %r1, 8;
add.s64 %rd537, %rd385, %rd549;
mul.wide.s32 %rd538, %r1, -9;
mul.lo.s32 %r133, %r1, 9;
mul.wide.s32 %rd1278, %r133, 8;
add.s64 %rd539, %rd385, %rd1278;
add.s64 %rd540, %rd1, 8;
add.s32 %r134, %r1, 128;
cvt.s64.s32	%rd541, %r134;
add.s32 %r135, %r1, 256;
cvt.s64.s32	%rd542, %r135;
add.s32 %r136, %r1, 384;
cvt.s64.s32	%rd543, %r136;
add.s32 %r137, %r1, 512;
cvt.s64.s32	%rd544, %r137;
add.s32 %r138, %r1, 640;
cvt.s64.s32	%rd545, %r138;
add.s32 %r139, %r1, 768;
cvt.s64.s32	%rd546, %r139;
add.s32 %r140, %r1, 896;
cvt.s64.s32	%rd547, %r140;
add.s32 %r141, %r1, 1024;
cvt.s64.s32	%rd548, %r141;
add.s32 %r27, %r1, -2;
add.s32 %r143, %r42, %r162;
cvt.s64.s32	%rd1279, %r143;
mul.lo.s64 %rd1280, %rd702, %rd1279;
add.s64 %rd1281, %rd8, %rd1280;
mul.lo.s64 %rd1282, %rd703, %rd1281;
add.s64 %rd550, %rd1282, %rd536;
mov.u64 %rd1624, 0;
mov.u64 %rd1628, %rd1630;
mov.u64 %rd1637, %rd1639;
mov.u64 %rd1644, %rd1646;
mov.u64 %rd1695, %rd1706;

BB111_579:
mov.u64 %rd553, %rd1695;
mov.u64 %rd1642, %rd1644;
mov.u64 %rd555, %rd1642;
mov.u64 %rd1635, %rd1637;
mov.u64 %rd554, %rd1635;
mov.u64 %rd552, %rd1625;
sub.s64 %rd1283, %rd552, %rd10;
shr.u64 %rd1284, %rd1283, 3;
neg.s64 %rd1285, %rd1284;
cvt.u32.u64	%r144, %rd1285;
mov.u32 %r145, 1152;
min.s32 %r28, %r144, %r145;
setp.eq.s32	%p378, %r28, 1152;
@%p378 bra BB111_603;
bra.uni BB111_580;

BB111_603:
shl.b64 %rd1310, %rd536, 3;
add.s64 %rd1311, %rd555, %rd1310;
ld.global.u64 %rd1312, [%rd1311];
st.u64 [%rd537], %rd1312;
ld.global.u64 %rd1313, [%rd1311+1024];
st.u64 [%rd537+1024], %rd1313;
ld.global.u64 %rd1314, [%rd1311+2048];
st.u64 [%rd537+2048], %rd1314;
ld.global.u64 %rd1315, [%rd1311+3072];
st.u64 [%rd537+3072], %rd1315;
ld.global.u64 %rd1316, [%rd1311+4096];
st.u64 [%rd537+4096], %rd1316;
ld.global.u64 %rd1317, [%rd1311+5120];
st.u64 [%rd537+5120], %rd1317;
ld.global.u64 %rd1318, [%rd1311+6144];
st.u64 [%rd537+6144], %rd1318;
ld.global.u64 %rd1319, [%rd1311+7168];
st.u64 [%rd537+7168], %rd1319;
ld.global.u64 %rd1320, [%rd1311+8192];
st.u64 [%rd537+8192], %rd1320;
mov.u64 %rd1647, 1152;
bra.uni BB111_604;

BB111_580:
cvt.s64.s32	%rd1647, %r28;
setp.lt.s32	%p379, %r28, 1;
@%p379 bra BB111_604;

shl.b64 %rd1286, %rd1647, 3;
add.s64 %rd558, %rd554, %rd1286;
mov.u64 %rd1632, %rd385;
mov.u64 %rd1631, %rd554;
mov.u64 %rd1636, %rd554;
mov.u64 %rd1643, %rd555;

BB111_582:
mov.u64 %rd564, %rd1643;
mov.u64 %rd563, %rd1636;
mov.u64 %rd561, %rd1631;
sub.s64 %rd1287, %rd561, %rd558;
shr.s64 %rd1288, %rd1287, 3;
neg.s64 %rd565, %rd1288;
setp.gt.s64	%p380, %rd565, 1151;
shl.b64 %rd1289, %rd536, 3;
add.s64 %rd566, %rd564, %rd1289;
add.s64 %rd567, %rd1632, %rd1289;
@%p380 bra BB111_601;
bra.uni BB111_583;

BB111_601:
ld.global.u64 %rd1299, [%rd566];
st.u64 [%rd567], %rd1299;
ld.global.u64 %rd1300, [%rd566+1024];
st.u64 [%rd567+1024], %rd1300;
ld.global.u64 %rd1301, [%rd566+2048];
st.u64 [%rd567+2048], %rd1301;
ld.global.u64 %rd1302, [%rd566+3072];
st.u64 [%rd567+3072], %rd1302;
ld.global.u64 %rd1303, [%rd566+4096];
st.u64 [%rd567+4096], %rd1303;
ld.global.u64 %rd1304, [%rd566+5120];
st.u64 [%rd567+5120], %rd1304;
ld.global.u64 %rd1305, [%rd566+6144];
st.u64 [%rd567+6144], %rd1305;
ld.global.u64 %rd1306, [%rd566+7168];
st.u64 [%rd567+7168], %rd1306;
ld.global.u64 %rd1307, [%rd566+8192];
st.u64 [%rd567+8192], %rd1307;
bra.uni BB111_602;

BB111_583:
setp.ge.s64	%p381, %rd536, %rd565;
@%p381 bra BB111_585;

ld.global.u64 %rd1290, [%rd566];
st.u64 [%rd567], %rd1290;

BB111_585:
setp.ge.s64	%p382, %rd541, %rd565;
@%p382 bra BB111_587;

ld.global.u64 %rd1291, [%rd566+1024];
st.u64 [%rd567+1024], %rd1291;

BB111_587:
setp.ge.s64	%p383, %rd542, %rd565;
@%p383 bra BB111_589;

ld.global.u64 %rd1292, [%rd566+2048];
st.u64 [%rd567+2048], %rd1292;

BB111_589:
setp.ge.s64	%p384, %rd543, %rd565;
@%p384 bra BB111_591;

ld.global.u64 %rd1293, [%rd566+3072];
st.u64 [%rd567+3072], %rd1293;

BB111_591:
setp.ge.s64	%p385, %rd544, %rd565;
@%p385 bra BB111_593;

ld.global.u64 %rd1294, [%rd566+4096];
st.u64 [%rd567+4096], %rd1294;

BB111_593:
setp.ge.s64	%p386, %rd545, %rd565;
@%p386 bra BB111_595;

ld.global.u64 %rd1295, [%rd566+5120];
st.u64 [%rd567+5120], %rd1295;

BB111_595:
setp.ge.s64	%p387, %rd546, %rd565;
@%p387 bra BB111_597;

ld.global.u64 %rd1296, [%rd566+6144];
st.u64 [%rd567+6144], %rd1296;

BB111_597:
setp.ge.s64	%p388, %rd547, %rd565;
@%p388 bra BB111_599;

ld.global.u64 %rd1297, [%rd566+7168];
st.u64 [%rd567+7168], %rd1297;

BB111_599:
setp.ge.s64	%p389, %rd548, %rd565;
@%p389 bra BB111_602;

ld.global.u64 %rd1298, [%rd566+8192];
st.u64 [%rd567+8192], %rd1298;

BB111_602:
add.s64 %rd568, %rd564, 9216;
add.s64 %rd1632, %rd1632, 9216;
add.s64 %rd1631, %rd563, 9216;
mov.u64 %rd570, %rd1631;
sub.s64 %rd1308, %rd558, %rd1631;
setp.gt.s64	%p390, %rd1308, 0;
mov.u64 %rd1636, %rd570;
mov.u64 %rd1643, %rd568;
@%p390 bra BB111_582;

BB111_604:
bar.sync 0;
shl.b64 %rd1321, %rd1647, 3;
add.s64 %rd573, %rd385, %rd1321;
and.b64 %rd1322, %rd1647, 2305843009213693951;
cvt.u32.u64	%r29, %rd1647;
add.s64 %rd1323, %rd1322, %rd538;
cvt.u32.u64	%r146, %rd1323;
mov.u32 %r147, 9;
min.s32 %r30, %r146, %r147;
mov.u32 %r148, 0;
max.s32 %r31, %r30, %r148;
setp.gt.u32	%p391, %r31, 8;
@%p391 bra BB111_623;
bra.uni BB111_605;

BB111_623:
ld.u64 %rd1333, [%rd539];
st.local.u64 [%rd1], %rd1333;
ld.u64 %rd1334, [%rd539+8];
st.local.u64 [%rd1+8], %rd1334;
ld.u64 %rd1335, [%rd539+16];
st.local.u64 [%rd1+16], %rd1335;
ld.u64 %rd1336, [%rd539+24];
st.local.u64 [%rd1+24], %rd1336;
ld.u64 %rd1337, [%rd539+32];
st.local.u64 [%rd1+32], %rd1337;
ld.u64 %rd1338, [%rd539+40];
st.local.u64 [%rd1+40], %rd1338;
ld.u64 %rd1339, [%rd539+48];
st.local.u64 [%rd1+48], %rd1339;
ld.u64 %rd1340, [%rd539+56];
st.local.u64 [%rd1+56], %rd1340;
ld.u64 %rd1341, [%rd539+64];
st.local.u64 [%rd1+64], %rd1341;
bra.uni BB111_624;

BB111_605:
mov.u64 %rd574, %rd1;
setp.lt.s32	%p392, %r30, 1;
mov.u64 %rd1662, %rd574;
@%p392 bra BB111_607;

ld.u64 %rd1324, [%rd539];
st.local.u64 [%rd1], %rd1324;
mov.u64 %rd1662, %rd540;

BB111_607:
mov.u64 %rd1648, %rd1662;
mov.u64 %rd1661, %rd1648;
setp.lt.s32	%p393, %r31, 2;
@%p393 bra BB111_609;

ld.u64 %rd1325, [%rd539+8];
st.local.u64 [%rd1661], %rd1325;
add.s64 %rd1661, %rd1661, 8;

BB111_609:
mov.u64 %rd1660, %rd1661;
setp.lt.s32	%p394, %r31, 3;
@%p394 bra BB111_611;

ld.u64 %rd1326, [%rd539+16];
st.local.u64 [%rd1660], %rd1326;
add.s64 %rd1660, %rd1660, 8;

BB111_611:
mov.u64 %rd1659, %rd1660;
setp.lt.s32	%p395, %r31, 4;
@%p395 bra BB111_613;

ld.u64 %rd1327, [%rd539+24];
st.local.u64 [%rd1659], %rd1327;
add.s64 %rd1659, %rd1659, 8;

BB111_613:
mov.u64 %rd1658, %rd1659;
setp.lt.s32	%p396, %r31, 5;
@%p396 bra BB111_615;

ld.u64 %rd1328, [%rd539+32];
st.local.u64 [%rd1658], %rd1328;
add.s64 %rd1658, %rd1658, 8;

BB111_615:
mov.u64 %rd1657, %rd1658;
setp.lt.s32	%p397, %r31, 6;
@%p397 bra BB111_617;

ld.u64 %rd1329, [%rd539+40];
st.local.u64 [%rd1657], %rd1329;
add.s64 %rd1657, %rd1657, 8;

BB111_617:
mov.u64 %rd1656, %rd1657;
setp.lt.s32	%p398, %r31, 7;
@%p398 bra BB111_619;

ld.u64 %rd1330, [%rd539+48];
st.local.u64 [%rd1656], %rd1330;
add.s64 %rd1656, %rd1656, 8;

BB111_619:
mov.u64 %rd1655, %rd1656;
setp.lt.s32	%p399, %r31, 8;
@%p399 bra BB111_621;

ld.u64 %rd1331, [%rd539+56];
st.local.u64 [%rd1655], %rd1331;
add.s64 %rd1655, %rd1655, 8;

BB111_621:
setp.lt.s32	%p400, %r31, 9;
@%p400 bra BB111_624;

ld.u64 %rd1332, [%rd539+64];
st.local.u64 [%rd1655], %rd1332;

BB111_624:
setp.eq.s32	%p401, %r31, 0;
@%p401 bra BB111_641;

ld.local.u64 %rd1708, [%rd1];
mul.wide.u32 %rd1343, %r31, 8;
add.s64 %rd1344, %rd1343, 34359738360;
shr.u64 %rd1345, %rd1344, 3;
cvt.u32.u64	%r32, %rd1345;
setp.lt.s32	%p402, %r32, 1;
@%p402 bra BB111_627;

ld.local.u64 %rd1346, [%rd1+8];
mul.lo.s64 %rd1708, %rd1346, %rd1708;

BB111_627:
setp.lt.s32	%p403, %r32, 2;
@%p403 bra BB111_629;

ld.local.u64 %rd1347, [%rd1+16];
mul.lo.s64 %rd1708, %rd1347, %rd1708;

BB111_629:
setp.lt.s32	%p404, %r32, 3;
@%p404 bra BB111_631;

ld.local.u64 %rd1348, [%rd1+24];
mul.lo.s64 %rd1708, %rd1348, %rd1708;

BB111_631:
setp.lt.s32	%p405, %r32, 4;
@%p405 bra BB111_633;

ld.local.u64 %rd1349, [%rd1+32];
mul.lo.s64 %rd1708, %rd1349, %rd1708;

BB111_633:
setp.lt.s32	%p406, %r32, 5;
@%p406 bra BB111_635;

ld.local.u64 %rd1350, [%rd1+40];
mul.lo.s64 %rd1708, %rd1350, %rd1708;

BB111_635:
setp.lt.s32	%p407, %r32, 6;
@%p407 bra BB111_637;

ld.local.u64 %rd1351, [%rd1+48];
mul.lo.s64 %rd1708, %rd1351, %rd1708;

BB111_637:
setp.lt.s32	%p408, %r32, 7;
@%p408 bra BB111_639;

ld.local.u64 %rd1352, [%rd1+56];
mul.lo.s64 %rd1708, %rd1352, %rd1708;

BB111_639:
setp.lt.s32	%p409, %r32, 8;
@%p409 bra BB111_641;

ld.local.u64 %rd1353, [%rd1+64];
mul.lo.s64 %rd1708, %rd1353, %rd1708;

BB111_641:
bar.sync 0;
@%p401 bra BB111_643;

st.u64 [%rd537], %rd1708;

BB111_643:
bar.sync 0;
setp.gt.s32	%p411, %r29, 1151;
mov.u32 %r166, 128;
@%p411 bra BB111_645;

add.s32 %r150, %r29, 8;
mul.hi.s32 %r151, %r150, 954437177;
shr.u32 %r152, %r151, 31;
shr.s32 %r153, %r151, 1;
add.s32 %r166, %r153, %r152;

BB111_645:
setp.eq.s32	%p412, %r166, 128;
@%p412 bra BB111_683;
bra.uni BB111_646;

BB111_683:
@%p42 bra BB111_685;

ld.u64 %rd1365, [%rd385];
mul.lo.s64 %rd1366, %rd1365, %rd553;
st.u64 [%rd385], %rd1366;

BB111_685:
setp.lt.s32	%p40, %r1, 1;
ld.u64 %rd1664, [%rd537];
bar.sync 0;
@%p40 bra BB111_687;

ld.u64 %rd1367, [%rd537+-8];
mul.lo.s64 %rd1664, %rd1367, %rd1664;

BB111_687:
bar.sync 0;
st.u64 [%rd537], %rd1664;
bar.sync 0;
setp.lt.s32	%p442, %r1, 2;
@%p442 bra BB111_689;

ld.u64 %rd1368, [%rd537+-16];
mul.lo.s64 %rd1664, %rd1368, %rd1664;

BB111_689:
bar.sync 0;
st.u64 [%rd537], %rd1664;
bar.sync 0;
setp.lt.s32	%p443, %r1, 4;
@%p443 bra BB111_691;

ld.u64 %rd1369, [%rd537+-32];
mul.lo.s64 %rd1664, %rd1369, %rd1664;

BB111_691:
bar.sync 0;
st.u64 [%rd537], %rd1664;
bar.sync 0;
setp.lt.s32	%p444, %r1, 8;
@%p444 bra BB111_693;

ld.u64 %rd1370, [%rd537+-64];
mul.lo.s64 %rd1664, %rd1370, %rd1664;

BB111_693:
bar.sync 0;
st.u64 [%rd537], %rd1664;
bar.sync 0;
setp.lt.s32	%p445, %r1, 16;
@%p445 bra BB111_695;

ld.u64 %rd1371, [%rd537+-128];
mul.lo.s64 %rd1664, %rd1371, %rd1664;

BB111_695:
bar.sync 0;
st.u64 [%rd537], %rd1664;
bar.sync 0;
setp.lt.s32	%p446, %r1, 32;
@%p446 bra BB111_697;

ld.u64 %rd1372, [%rd537+-256];
mul.lo.s64 %rd1664, %rd1372, %rd1664;

BB111_697:
bar.sync 0;
st.u64 [%rd537], %rd1664;
bar.sync 0;
setp.lt.s32	%p447, %r1, 64;
@%p447 bra BB111_699;

ld.u64 %rd1373, [%rd537+-512];
mul.lo.s64 %rd1664, %rd1373, %rd1664;

BB111_699:
bar.sync 0;
st.u64 [%rd537], %rd1664;
bar.sync 0;
ld.u64 %rd1696, [%rd385+1016];
mov.u64 %rd1686, %rd553;
@%p21 bra BB111_701;

ld.u64 %rd1686, [%rd537+-8];

BB111_701:
bar.sync 0;
st.u64 [%rd537], %rd1686;
bar.sync 0;
bra.uni BB111_702;

BB111_646:
@%p42 bra BB111_648;

ld.u64 %rd1354, [%rd385];
mul.lo.s64 %rd1355, %rd1354, %rd553;
st.u64 [%rd385], %rd1355;

BB111_648:
setp.ge.s32	%p414, %r1, %r166;
mov.u64 %rd1694, %rd553;
@%p414 bra BB111_650;

ld.u64 %rd608, [%rd537];
mov.u64 %rd1694, %rd608;

BB111_650:
mov.u64 %rd1679, %rd1694;
mov.u64 %rd1693, %rd1679;
bar.sync 0;
setp.le.s32	%p415, %r1, %r166;
setp.gt.s32	%p416, %r1, 0;
and.pred %p417, %p415, %p416;
@!%p417 bra BB111_652;
bra.uni BB111_651;

BB111_651:
ld.u64 %rd1356, [%rd537+-8];
mul.lo.s64 %rd1693, %rd1356, %rd1693;

BB111_652:
mov.u64 %rd1692, %rd1693;
bar.sync 0;
@%p414 bra BB111_654;

st.u64 [%rd537], %rd1692;

BB111_654:
setp.gt.s32	%p33, %r1, 1;
bar.sync 0;
setp.lt.s32	%p419, %r27, %r166;
and.pred %p420, %p419, %p33;
@!%p420 bra BB111_656;
bra.uni BB111_655;

BB111_655:
ld.u64 %rd1357, [%rd537+-16];
mul.lo.s64 %rd1692, %rd1357, %rd1692;

BB111_656:
mov.u64 %rd1691, %rd1692;
bar.sync 0;
@%p414 bra BB111_658;

st.u64 [%rd537], %rd1691;

BB111_658:
setp.gt.s32	%p34, %r1, 3;
bar.sync 0;
add.s32 %r154, %r27, -2;
setp.lt.s32	%p422, %r154, %r166;
and.pred %p423, %p422, %p34;
@!%p423 bra BB111_660;
bra.uni BB111_659;

BB111_659:
ld.u64 %rd1358, [%rd537+-32];
mul.lo.s64 %rd1691, %rd1358, %rd1691;

BB111_660:
mov.u64 %rd1690, %rd1691;
bar.sync 0;
@%p414 bra BB111_662;

st.u64 [%rd537], %rd1690;

BB111_662:
setp.gt.s32	%p35, %r1, 7;
bar.sync 0;
add.s32 %r155, %r27, -6;
setp.lt.s32	%p425, %r155, %r166;
and.pred %p426, %p425, %p35;
@!%p426 bra BB111_664;
bra.uni BB111_663;

BB111_663:
ld.u64 %rd1359, [%rd537+-64];
mul.lo.s64 %rd1690, %rd1359, %rd1690;

BB111_664:
mov.u64 %rd1689, %rd1690;
bar.sync 0;
@%p414 bra BB111_666;

st.u64 [%rd537], %rd1689;

BB111_666:
setp.gt.s32	%p36, %r1, 15;
bar.sync 0;
add.s32 %r156, %r27, -14;
setp.lt.s32	%p428, %r156, %r166;
and.pred %p429, %p428, %p36;
@!%p429 bra BB111_668;
bra.uni BB111_667;

BB111_667:
ld.u64 %rd1360, [%rd537+-128];
mul.lo.s64 %rd1689, %rd1360, %rd1689;

BB111_668:
mov.u64 %rd1688, %rd1689;
bar.sync 0;
@%p414 bra BB111_670;

st.u64 [%rd537], %rd1688;

BB111_670:
setp.gt.s32	%p37, %r1, 31;
bar.sync 0;
add.s32 %r157, %r27, -30;
setp.lt.s32	%p431, %r157, %r166;
and.pred %p432, %p431, %p37;
@!%p432 bra BB111_672;
bra.uni BB111_671;

BB111_671:
ld.u64 %rd1361, [%rd537+-256];
mul.lo.s64 %rd1688, %rd1361, %rd1688;

BB111_672:
mov.u64 %rd1687, %rd1688;
bar.sync 0;
@%p414 bra BB111_674;

st.u64 [%rd537], %rd1687;

BB111_674:
setp.gt.s32	%p38, %r1, 63;
bar.sync 0;
add.s32 %r158, %r27, -62;
setp.lt.s32	%p434, %r158, %r166;
and.pred %p435, %p434, %p38;
@!%p435 bra BB111_676;
bra.uni BB111_675;

BB111_675:
ld.u64 %rd1362, [%rd537+-512];
mul.lo.s64 %rd1687, %rd1362, %rd1687;

BB111_676:
bar.sync 0;
@%p414 bra BB111_678;

st.u64 [%rd537], %rd1687;

BB111_678:
setp.lt.s32	%p39, %r1, %r166;
bar.sync 0;
add.s32 %r159, %r166, -1;
mul.wide.s32 %rd1363, %r159, 8;
add.s64 %rd1364, %rd385, %rd1363;
ld.u64 %rd1696, [%rd1364];
not.pred %p437, %p39;
or.pred %p439, %p21, %p437;
selp.b64	%rd1663, %rd553, %rd1687, %p39;
@%p439 bra BB111_680;

ld.u64 %rd1663, [%rd537+-8];

BB111_680:
bar.sync 0;
@%p414 bra BB111_682;

st.u64 [%rd537], %rd1663;

BB111_682:
bar.sync 0;

BB111_702:
mov.u64 %rd1695, %rd1696;
@%p401 bra BB111_704;

ld.u64 %rd1708, [%rd537];

BB111_704:
bar.sync 0;
mul.wide.s32 %rd1374, %r31, 8;
add.s64 %rd649, %rd1, %rd1374;
setp.ge.u64	%p450, %rd1, %rd649;
@%p450 bra BB111_706;

ld.local.u64 %rd1375, [%rd1];
mul.lo.s64 %rd1708, %rd1375, %rd1708;
st.u64 [%rd539], %rd1708;

BB111_706:
setp.ge.u64	%p451, %rd540, %rd649;
@%p451 bra BB111_708;

ld.local.u64 %rd1376, [%rd1+8];
mul.lo.s64 %rd1708, %rd1376, %rd1708;
st.u64 [%rd539+8], %rd1708;

BB111_708:
add.s64 %rd1377, %rd540, 8;
setp.ge.u64	%p452, %rd1377, %rd649;
@%p452 bra BB111_710;

ld.local.u64 %rd1378, [%rd1+16];
mul.lo.s64 %rd1708, %rd1378, %rd1708;
st.u64 [%rd539+16], %rd1708;

BB111_710:
add.s64 %rd1379, %rd540, 16;
setp.ge.u64	%p453, %rd1379, %rd649;
@%p453 bra BB111_712;

ld.local.u64 %rd1380, [%rd1+24];
mul.lo.s64 %rd1708, %rd1380, %rd1708;
st.u64 [%rd539+24], %rd1708;

BB111_712:
add.s64 %rd1381, %rd540, 24;
setp.ge.u64	%p454, %rd1381, %rd649;
@%p454 bra BB111_714;

ld.local.u64 %rd1382, [%rd1+32];
mul.lo.s64 %rd1708, %rd1382, %rd1708;
st.u64 [%rd539+32], %rd1708;

BB111_714:
add.s64 %rd1383, %rd540, 32;
setp.ge.u64	%p455, %rd1383, %rd649;
@%p455 bra BB111_716;

ld.local.u64 %rd1384, [%rd1+40];
mul.lo.s64 %rd1708, %rd1384, %rd1708;
st.u64 [%rd539+40], %rd1708;

BB111_716:
add.s64 %rd1385, %rd540, 40;
setp.ge.u64	%p456, %rd1385, %rd649;
@%p456 bra BB111_718;

ld.local.u64 %rd1386, [%rd1+48];
mul.lo.s64 %rd1708, %rd1386, %rd1708;
st.u64 [%rd539+48], %rd1708;

BB111_718:
add.s64 %rd1387, %rd540, 48;
setp.ge.u64	%p457, %rd1387, %rd649;
@%p457 bra BB111_720;

ld.local.u64 %rd1388, [%rd1+56];
mul.lo.s64 %rd1708, %rd1388, %rd1708;
st.u64 [%rd539+56], %rd1708;

BB111_720:
add.s64 %rd1389, %rd540, 56;
setp.ge.u64	%p458, %rd1389, %rd649;
@%p458 bra BB111_722;

ld.local.u64 %rd1390, [%rd1+64];
mul.lo.s64 %rd1391, %rd1390, %rd1708;
st.u64 [%rd539+64], %rd1391;

BB111_722:
bar.sync 0;
@%p378 bra BB111_745;
bra.uni BB111_723;

BB111_745:
shl.b64 %rd1413, %rd536, 3;
add.s64 %rd1414, %rd1628, %rd1413;
ld.u64 %rd1415, [%rd537];
st.global.u64 [%rd1414], %rd1415;
ld.u64 %rd1416, [%rd537+1024];
st.global.u64 [%rd1414+1024], %rd1416;
ld.u64 %rd1417, [%rd537+2048];
st.global.u64 [%rd1414+2048], %rd1417;
ld.u64 %rd1418, [%rd537+3072];
st.global.u64 [%rd1414+3072], %rd1418;
ld.u64 %rd1419, [%rd537+4096];
st.global.u64 [%rd1414+4096], %rd1419;
ld.u64 %rd1420, [%rd537+5120];
st.global.u64 [%rd1414+5120], %rd1420;
ld.u64 %rd1421, [%rd537+6144];
st.global.u64 [%rd1414+6144], %rd1421;
ld.u64 %rd1422, [%rd537+7168];
st.global.u64 [%rd1414+7168], %rd1422;
ld.u64 %rd1423, [%rd537+8192];
st.global.u64 [%rd1414+8192], %rd1423;
bra.uni BB111_746;

BB111_723:
mul.lo.s64 %rd1392, %rd1624, 1152;
add.s64 %rd1393, %rd550, %rd1392;
shl.b64 %rd1394, %rd1393, 3;
add.s64 %rd1709, %rd2, %rd1394;
mov.u64 %rd1710, %rd385;
setp.ge.u64	%p459, %rd385, %rd573;
@%p459 bra BB111_746;

BB111_724:
sub.s64 %rd670, %rd573, %rd1710;
setp.gt.s64	%p460, %rd670, 9208;
add.s64 %rd671, %rd1710, %rd549;
@%p460 bra BB111_743;
bra.uni BB111_725;

BB111_743:
ld.u64 %rd1404, [%rd671];
st.global.u64 [%rd1709+8], %rd1404;
ld.u64 %rd1405, [%rd671+1024];
st.global.u64 [%rd1709+1032], %rd1405;
ld.u64 %rd1406, [%rd671+2048];
st.global.u64 [%rd1709+2056], %rd1406;
ld.u64 %rd1407, [%rd671+3072];
st.global.u64 [%rd1709+3080], %rd1407;
ld.u64 %rd1408, [%rd671+4096];
st.global.u64 [%rd1709+4104], %rd1408;
ld.u64 %rd1409, [%rd671+5120];
st.global.u64 [%rd1709+5128], %rd1409;
ld.u64 %rd1410, [%rd671+6144];
st.global.u64 [%rd1709+6152], %rd1410;
ld.u64 %rd1411, [%rd671+7168];
st.global.u64 [%rd1709+7176], %rd1411;
ld.u64 %rd1412, [%rd671+8192];
st.global.u64 [%rd1709+8200], %rd1412;
bra.uni BB111_744;

BB111_725:
shr.s64 %rd672, %rd670, 3;
setp.ge.s64	%p461, %rd536, %rd672;
@%p461 bra BB111_727;

ld.u64 %rd1395, [%rd671];
st.global.u64 [%rd1709+8], %rd1395;

BB111_727:
setp.ge.s64	%p462, %rd541, %rd672;
@%p462 bra BB111_729;

ld.u64 %rd1396, [%rd671+1024];
st.global.u64 [%rd1709+1032], %rd1396;

BB111_729:
setp.ge.s64	%p463, %rd542, %rd672;
@%p463 bra BB111_731;

ld.u64 %rd1397, [%rd671+2048];
st.global.u64 [%rd1709+2056], %rd1397;

BB111_731:
setp.ge.s64	%p464, %rd543, %rd672;
@%p464 bra BB111_733;

ld.u64 %rd1398, [%rd671+3072];
st.global.u64 [%rd1709+3080], %rd1398;

BB111_733:
setp.ge.s64	%p465, %rd544, %rd672;
@%p465 bra BB111_735;

ld.u64 %rd1399, [%rd671+4096];
st.global.u64 [%rd1709+4104], %rd1399;

BB111_735:
setp.ge.s64	%p466, %rd545, %rd672;
@%p466 bra BB111_737;

ld.u64 %rd1400, [%rd671+5120];
st.global.u64 [%rd1709+5128], %rd1400;

BB111_737:
setp.ge.s64	%p467, %rd546, %rd672;
@%p467 bra BB111_739;

ld.u64 %rd1401, [%rd671+6144];
st.global.u64 [%rd1709+6152], %rd1401;

BB111_739:
setp.ge.s64	%p468, %rd547, %rd672;
@%p468 bra BB111_741;

ld.u64 %rd1402, [%rd671+7168];
st.global.u64 [%rd1709+7176], %rd1402;

BB111_741:
setp.ge.s64	%p469, %rd548, %rd672;
@%p469 bra BB111_744;

ld.u64 %rd1403, [%rd671+8192];
st.global.u64 [%rd1709+8200], %rd1403;

BB111_744:
add.s64 %rd1710, %rd1710, 9216;
add.s64 %rd1709, %rd1709, 9216;
setp.lt.u64	%p470, %rd1710, %rd573;
@%p470 bra BB111_724;

BB111_746:
bar.sync 0;
add.s64 %rd1644, %rd555, 9216;
add.s64 %rd1628, %rd1628, 9216;
add.s64 %rd1625, %rd554, 9216;
mov.u64 %rd1637, %rd1625;
sub.s64 %rd1424, %rd10, %rd1625;
setp.gt.s64	%p471, %rd1424, 0;
add.s64 %rd1624, %rd1624, 1;
@%p471 bra BB111_579;

BB111_747:
@%p42 bra BB111_763;


	{ 
.reg .pred p; 
isspacep.shared p, %rd385; 
selp.u32 %r160, 1, 0, p; 
} 


	setp.eq.s32	%p473, %r160, 0;
@%p473 bra BB111_762;

mov.u64 %rd1426, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1427, %rd1426;
sub.s64 %rd681, %rd385, %rd1427;
setp.eq.s64	%p474, %rd385, 0;
@%p474 bra BB111_763;

add.s64 %rd1428, %rd681, -16;
add.s64 %rd1430, %rd1426, %rd1428;
add.s64 %rd683, %rd1427, %rd1428;
ld.shared.u8 %rs49, [%rd1430];
or.b16 %rs50, %rs49, 1;
st.shared.u8 [%rd1430], %rs50;
ld.shared.u64 %rd684, [%rd1430+8];
setp.eq.s64	%p475, %rd684, 0;
mov.u64 %rd1714, %rd683;
@%p475 bra BB111_756;

mov.u64 %rd685, %rd683;
ld.u8 %rs51, [%rd684];
and.b16 %rs52, %rs51, 1;
setp.eq.b16	%p476, %rs52, 1;
mov.u64 %rd1714, %rd685;
@!%p476 bra BB111_756;
bra.uni BB111_752;

BB111_752:
ld.u64 %rd687, [%rd684];
shr.u64 %rd688, %rd687, 1;
add.s64 %rd689, %rd684, 16;
add.s64 %rd690, %rd689, %rd688;
ld.shared.u64 %rd1432, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p477, %rd690, %rd1432;
mov.u64 %rd1714, %rd684;
@%p477 bra BB111_756;

ld.u8 %rs53, [%rd690];
and.b16 %rs54, %rs53, 1;
setp.eq.b16	%p478, %rs54, 1;
mov.u64 %rd1711, %rd684;
mov.u64 %rd1714, %rd1711;
@!%p478 bra BB111_756;
bra.uni BB111_754;

BB111_754:
ld.u64 %rd1433, [%rd690];
shr.u64 %rd1434, %rd1433, 1;
add.s64 %rd1435, %rd1434, %rd688;
add.s64 %rd1436, %rd1435, 16;
shl.b64 %rd1437, %rd1436, 1;
and.b64 %rd1438, %rd687, 1;
or.b64 %rd1439, %rd1437, %rd1438;
st.u64 [%rd684], %rd1439;
and.b64 %rd691, %rd1436, 9223372036854775807;
add.s64 %rd1440, %rd689, %rd691;
ld.shared.u64 %rd1441, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p479, %rd1440, %rd1441;
mov.u64 %rd1712, %rd684;
mov.u64 %rd1714, %rd1712;
@%p479 bra BB111_756;

add.s64 %rd1442, %rd691, %rd689;
st.u64 [%rd1442+8], %rd684;
mov.u64 %rd1714, %rd684;

BB111_756:
ld.u64 %rd694, [%rd1714];
shr.u64 %rd695, %rd694, 1;
add.s64 %rd696, %rd1714, 16;
add.s64 %rd697, %rd696, %rd695;
ld.shared.u64 %rd1443, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p480, %rd697, %rd1443;
@%p480 bra BB111_760;

ld.u8 %rs55, [%rd697];
and.b16 %rs56, %rs55, 1;
setp.eq.b16	%p481, %rs56, 1;
@!%p481 bra BB111_763;
bra.uni BB111_758;

BB111_758:
ld.u64 %rd1444, [%rd697];
shr.u64 %rd1445, %rd1444, 1;
add.s64 %rd1446, %rd1445, %rd695;
add.s64 %rd1447, %rd1446, 16;
shl.b64 %rd1448, %rd1447, 1;
and.b64 %rd1449, %rd694, 1;
or.b64 %rd1450, %rd1448, %rd1449;
st.u64 [%rd1714], %rd1450;
and.b64 %rd698, %rd1447, 9223372036854775807;
add.s64 %rd1451, %rd696, %rd698;
ld.shared.u64 %rd1452, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p482, %rd1451, %rd1452;
@%p482 bra BB111_763;

add.s64 %rd1453, %rd698, %rd696;
st.u64 [%rd1453+8], %rd1714;
bra.uni BB111_763;

BB111_378:
setp.lt.u64	%p264, %rd353, %rd1585;
@%p264 bra BB111_381;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd1585;
bra.uni BB111_381;

BB111_762:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd385;
call.uni 
free, 
(
param0
);


	}

BB111_763:
bar.sync 0;

BB111_764:
ret;

BB111_760:
setp.lt.u64	%p483, %rd697, %rd1714;
@%p483 bra BB111_763;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd1714;
bra.uni BB111_763;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEElSK_5AddOpIfENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEElSK_5AddOpIfENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
.maxntid 512, 1, 1
{
.local .align 4 .b8 __local_depot112[12];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<205>;
.reg .b16 %rs<39>;
.reg .f32 %f<283>;
.reg .b32 %r<91>;
.reg .b64 %rd<490>;


mov.u64 %rd489, __local_depot112;
cvta.local.u64 %SP, %rd489;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEElSK_5AddOpIfENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd154, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEElSK_5AddOpIfENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd155, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEElSK_5AddOpIfENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEElSK_5AddOpIfENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd155;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p26, %r1, 0;
mov.u64 %rd156, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd157, %rd156;
setp.eq.s64	%p27, %rd157, 0;
or.pred %p28, %p26, %p27;
@%p28 bra BB112_2;

cvt.s64.s32	%rd158, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r28;
mov.u64 %rd159, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd160, %rd159;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd160;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd158;

BB112_2:
bar.sync 0;
bfe.s64 %rd161, %rd154, 0, 62;
setp.lt.s64	%p29, %rd161, 1;
@%p29 bra BB112_288;

ld.global.f32 %f280, [%rd2];
bar.sync 0;
@%p26 bra BB112_5;

st.global.f32 [%rd3], %f280;

BB112_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB112_26;
bra.uni BB112_6;

BB112_6:
ld.shared.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd438, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd445, %rd438;
setp.eq.s64	%p31, %rd5, %rd445;
mov.u64 %rd443, %rd5;
@%p31 bra BB112_10;

mov.u64 %rd444, %rd443;

BB112_8:
mov.u64 %rd440, %rd445;
mov.u64 %rd443, %rd444;
mov.u64 %rd444, %rd440;
ld.shared.u8 %rs23, [%rd438];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p32, %rs24, 1;
not.pred %p33, %p32;
ld.shared.u64 %rd10, [%rd438];
setp.lt.u64	%p34, %rd10, 12288;
or.pred %p35, %p33, %p34;
@!%p35 bra BB112_10;
bra.uni BB112_9;

BB112_9:
shr.u64 %rd164, %rd10, 1;
add.s64 %rd165, %rd438, %rd164;
add.s64 %rd438, %rd165, 16;
add.s64 %rd166, %rd444, %rd164;
add.s64 %rd445, %rd166, 16;
setp.ne.s64	%p36, %rd445, %rd5;
mov.u64 %rd443, %rd444;
@%p36 bra BB112_8;

BB112_10:
setp.eq.s64	%p38, %rd443, %rd5;
mov.pred %p204, 0;
@%p38 bra BB112_12;

ld.u64 %rd168, [%rd443];
shr.u64 %rd169, %rd168, 1;
add.s64 %rd170, %rd443, %rd169;
add.s64 %rd449, %rd170, 16;
setp.ne.s64	%p204, %rd449, %rd5;

BB112_12:
@%p204 bra BB112_18;
bra.uni BB112_13;

BB112_18:
ld.u64 %rd21, [%rd449];
and.b64 %rd185, %rd21, -32;
setp.eq.s64	%p42, %rd185, 12288;
cvt.u16.u64	%rs38, %rd21;
@%p42 bra BB112_21;

add.s64 %rd22, %rd449, 16;
ld.u64 %rd186, [%rd449+6160];
and.b64 %rd187, %rd186, 1;
add.s64 %rd188, %rd21, -12320;
and.b64 %rd189, %rd188, -2;
or.b64 %rd190, %rd187, %rd189;
st.u64 [%rd449+6160], %rd190;
st.u64 [%rd449+6168], %rd449;
cvt.u16.u64	%rs26, %rd188;
or.b16 %rs27, %rs26, 1;
and.b64 %rd191, %rd21, 1;
or.b64 %rd192, %rd191, 12288;
st.u64 [%rd449], %rd192;
st.u8 [%rd449+6160], %rs27;
ld.u64 %rd193, [%rd449+6160];
shr.u64 %rd23, %rd193, 1;
add.s64 %rd194, %rd23, %rd22;
add.s64 %rd195, %rd194, 6160;
ld.shared.u64 %rd196, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p43, %rd195, %rd196;
cvt.u16.u64	%rs28, %rd21;
and.b16 %rs38, %rs28, 1;
@%p43 bra BB112_21;

add.s64 %rd197, %rd22, 6144;
st.u64 [%rd194+6168], %rd197;
ld.u8 %rs38, [%rd449];

BB112_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd449], %rs29;
bra.uni BB112_22;

BB112_13:
mov.u64 %rd172, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd173, %rd172;
sub.s64 %rd174, %rd5, %rd173;
add.s64 %rd175, %rd174, 6160;
ld.shared.u64 %rd176, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p39, %rd175, %rd176;
mov.u64 %rd447, -1;
mov.u64 %rd448, %rd5;
@%p39 bra BB112_15;

add.s64 %rd16, %rd5, 6160;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd16;
mov.u64 %rd447, %rd16;
mov.u64 %rd448, %rd16;

BB112_15:
mov.u64 %rd17, %rd448;
setp.eq.s64	%p40, %rd447, -1;
@%p40 bra BB112_17;

mov.u64 %rd177, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd178, %rd177;
sub.s64 %rd179, %rd5, %rd178;
add.s64 %rd180, %rd177, %rd179;
ld.shared.u64 %rd181, [%rd180];
and.b64 %rd182, %rd181, 1;
or.b64 %rd183, %rd182, 12288;
st.shared.u64 [%rd180], %rd183;
st.shared.u64 [%rd180+8], %rd443;
mov.u16 %rs25, 0;
st.shared.u8 [%rd180], %rs25;

BB112_17:
mov.u64 %rd449, %rd5;
setp.eq.s64	%p41, %rd5, %rd17;
mov.u64 %rd450, 0;
@%p41 bra BB112_23;

BB112_22:
add.s64 %rd450, %rd449, 16;

BB112_23:
mov.u64 %rd451, %rd450;
setp.ne.s64	%p44, %rd450, 0;
@%p44 bra BB112_25;

mov.u64 %rd199, 6144;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd199;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd451, [retval0+0];


	}

BB112_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd451;

BB112_26:
shl.b64 %rd200, %rd154, 2;
add.s64 %rd30, %rd1, %rd200;
add.s64 %rd480, %rd2, 4;
add.s64 %rd473, %rd1, 4;
add.s64 %rd464, %rd3, 4;
bar.sync 0;
ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p45, %r29, 0;
add.s64 %rd35, %rd200, -4;
@%p45 bra BB112_149;

setp.lt.s64	%p46, %rd35, 1;
@%p46 bra BB112_271;

mov.u64 %rd203, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd204, %rd203;
sub.s64 %rd205, %rd34, %rd204;
add.s64 %rd206, %rd203, %rd205;
mov.u64 %rd452, %rd473;
mul.wide.s32 %rd207, %r1, 4;
add.s64 %rd37, %rd206, %rd207;

BB112_29:
mov.f32 %f2, %f280;
mov.u64 %rd475, %rd480;
mov.u64 %rd40, %rd475;
mov.u64 %rd468, %rd473;
mov.u64 %rd39, %rd468;
mov.u64 %rd461, %rd464;
mov.u64 %rd41, %rd461;
mov.u64 %rd38, %rd452;
sub.s64 %rd208, %rd38, %rd30;
shr.u64 %rd209, %rd208, 2;
neg.s64 %rd210, %rd209;
cvt.u32.u64	%r30, %rd210;
mov.u32 %r31, 1536;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p47, %r2, 1536;
@%p47 bra BB112_41;
bra.uni BB112_30;

BB112_41:
add.s64 %rd238, %rd40, %rd207;
ld.global.f32 %f126, [%rd238];
ld.global.f32 %f127, [%rd238+2048];
ld.global.f32 %f128, [%rd238+4096];
st.shared.f32 [%rd37], %f126;
st.shared.f32 [%rd37+2048], %f127;
st.shared.f32 [%rd37+4096], %f128;
mov.u64 %rd455, 1536;
bra.uni BB112_42;

BB112_30:
cvt.s64.s32	%rd455, %r2;
setp.lt.s32	%p48, %r2, 1;
@%p48 bra BB112_42;

mov.u64 %rd453, %rd39;
mov.u64 %rd454, %rd206;
mov.u64 %rd472, %rd39;
mov.u64 %rd479, %rd40;

BB112_32:
mov.u64 %rd48, %rd479;
mov.u64 %rd47, %rd472;
mov.u64 %rd46, %rd454;
mov.u64 %rd45, %rd453;
mul.wide.s32 %rd214, %r2, 4;
add.s64 %rd215, %rd39, %rd214;
sub.s64 %rd216, %rd45, %rd215;
shr.s64 %rd217, %rd216, 2;
neg.s64 %rd49, %rd217;
setp.gt.s64	%p49, %rd49, 1535;
@%p49 bra BB112_39;
bra.uni BB112_33;

BB112_39:
add.s64 %rd231, %rd48, %rd207;
ld.global.f32 %f123, [%rd231];
add.s64 %rd232, %rd46, %rd207;
ld.global.f32 %f124, [%rd231+2048];
ld.global.f32 %f125, [%rd231+4096];
st.shared.f32 [%rd232], %f123;
st.shared.f32 [%rd232+2048], %f124;
st.shared.f32 [%rd232+4096], %f125;
bra.uni BB112_40;

BB112_33:
cvt.s64.s32	%rd218, %r1;
setp.ge.s64	%p50, %rd218, %rd49;
@%p50 bra BB112_35;

add.s64 %rd220, %rd48, %rd207;
ld.global.f32 %f120, [%rd220];
add.s64 %rd221, %rd46, %rd207;
st.shared.f32 [%rd221], %f120;

BB112_35:
add.s32 %r32, %r1, 512;
cvt.s64.s32	%rd222, %r32;
setp.ge.s64	%p51, %rd222, %rd49;
@%p51 bra BB112_37;

add.s64 %rd224, %rd48, %rd207;
ld.global.f32 %f121, [%rd224+2048];
add.s64 %rd225, %rd46, %rd207;
st.shared.f32 [%rd225+2048], %f121;

BB112_37:
add.s32 %r33, %r1, 1024;
cvt.s64.s32	%rd226, %r33;
setp.ge.s64	%p52, %rd226, %rd49;
@%p52 bra BB112_40;

add.s64 %rd228, %rd48, %rd207;
ld.global.f32 %f122, [%rd228+4096];
add.s64 %rd229, %rd46, %rd207;
st.shared.f32 [%rd229+4096], %f122;

BB112_40:
add.s64 %rd51, %rd48, 6144;
add.s64 %rd52, %rd46, 6144;
add.s64 %rd453, %rd47, 6144;
mov.u64 %rd53, %rd453;
sub.s64 %rd235, %rd215, %rd453;
setp.gt.s64	%p53, %rd235, 0;
mov.u64 %rd454, %rd52;
mov.u64 %rd472, %rd53;
mov.u64 %rd479, %rd51;
@%p53 bra BB112_32;

BB112_42:
bar.sync 0;
shl.b64 %rd241, %rd455, 2;
add.s64 %rd59, %rd34, %rd241;
sub.s64 %rd242, %rd59, %rd34;
shr.u64 %rd243, %rd242, 2;
cvt.u32.u64	%r3, %rd243;
cvt.s64.s32	%rd60, %r1;
mul.wide.s32 %rd244, %r1, -3;
add.s64 %rd245, %rd243, %rd244;
cvt.u32.u64	%r34, %rd245;
mov.u32 %r35, 3;
min.s32 %r4, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r5, %r4, %r36;
setp.gt.u32	%p54, %r5, 2;
@%p54 bra BB112_49;
bra.uni BB112_43;

BB112_49:
add.s64 %rd270, %rd203, %rd205;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd271, %r40, 4;
add.s64 %rd272, %rd270, %rd271;
ld.shared.f32 %f132, [%rd272];
add.u64 %rd273, %SP, 0;
cvta.to.local.u64 %rd274, %rd273;
ld.shared.f32 %f133, [%rd272+4];
ld.shared.f32 %f134, [%rd272+8];
st.local.f32 [%rd274], %f132;
st.local.f32 [%rd274+4], %f133;
st.local.f32 [%rd274+8], %f134;
bra.uni BB112_50;

BB112_43:
add.u64 %rd246, %SP, 0;
cvta.to.local.u64 %rd456, %rd246;
setp.lt.s32	%p55, %r4, 1;
@%p55 bra BB112_45;

add.s64 %rd250, %rd203, %rd205;
mul.lo.s32 %r37, %r1, 3;
mul.wide.s32 %rd251, %r37, 4;
add.s64 %rd252, %rd250, %rd251;
ld.shared.f32 %f129, [%rd252];
cvta.to.local.u64 %rd254, %rd246;
st.local.f32 [%rd254], %f129;
add.s64 %rd456, %rd254, 4;

BB112_45:
setp.lt.s32	%p56, %r5, 2;
@%p56 bra BB112_47;

add.s64 %rd258, %rd203, %rd205;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd259, %r38, 4;
add.s64 %rd260, %rd258, %rd259;
ld.shared.f32 %f130, [%rd260+4];
st.local.f32 [%rd456], %f130;
add.s64 %rd456, %rd456, 4;

BB112_47:
setp.lt.s32	%p57, %r5, 3;
@%p57 bra BB112_50;

add.s64 %rd264, %rd203, %rd205;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd265, %r39, 4;
add.s64 %rd266, %rd264, %rd265;
ld.shared.f32 %f131, [%rd266+8];
st.local.f32 [%rd456], %f131;

BB112_50:
setp.eq.s32	%p58, %r5, 0;
@%p58 bra BB112_55;

add.u64 %rd275, %SP, 0;
cvta.to.local.u64 %rd276, %rd275;
ld.local.f32 %f228, [%rd276];
mul.wide.u32 %rd277, %r5, 4;
add.s64 %rd278, %rd277, 17179869180;
shr.u64 %rd279, %rd278, 2;
cvt.u32.u64	%r6, %rd279;
setp.lt.s32	%p59, %r6, 1;
@%p59 bra BB112_53;

ld.local.f32 %f136, [%rd276+4];
add.f32 %f228, %f228, %f136;

BB112_53:
setp.lt.s32	%p60, %r6, 2;
@%p60 bra BB112_55;

ld.local.f32 %f137, [%rd276+8];
add.f32 %f228, %f228, %f137;

BB112_55:
bar.sync 0;
@%p58 bra BB112_57;

st.shared.f32 [%rd37], %f228;

BB112_57:
bar.sync 0;
setp.gt.s32	%p62, %r3, 1535;
mov.u32 %r89, 512;
@%p62 bra BB112_59;

add.s32 %r42, %r3, 2;
mul.hi.s32 %r43, %r42, 1431655766;
shr.u32 %r44, %r43, 31;
add.s32 %r89, %r43, %r44;

BB112_59:
add.s64 %rd457, %rd203, %rd205;
add.s64 %rd66, %rd457, %rd241;
setp.eq.s32	%p63, %r89, 512;
@%p63 bra BB112_105;
bra.uni BB112_60;

BB112_105:
@%p26 bra BB112_107;

ld.shared.f32 %f149, [%rd457];
add.f32 %f150, %f2, %f149;
st.shared.f32 [%rd457], %f150;

BB112_107:
setp.lt.s32	%p13, %r1, 1;
ld.shared.f32 %f227, [%rd37];
bar.sync 0;
@%p13 bra BB112_109;

ld.shared.f32 %f151, [%rd37+-4];
add.f32 %f227, %f227, %f151;

BB112_109:
bar.sync 0;
st.shared.f32 [%rd37], %f227;
bar.sync 0;
setp.lt.s32	%p99, %r1, 2;
@%p99 bra BB112_111;

ld.shared.f32 %f152, [%rd37+-8];
add.f32 %f227, %f227, %f152;

BB112_111:
bar.sync 0;
st.shared.f32 [%rd37], %f227;
bar.sync 0;
setp.lt.s32	%p100, %r1, 4;
@%p100 bra BB112_113;

ld.shared.f32 %f153, [%rd37+-16];
add.f32 %f227, %f227, %f153;

BB112_113:
bar.sync 0;
st.shared.f32 [%rd37], %f227;
bar.sync 0;
setp.lt.s32	%p101, %r1, 8;
@%p101 bra BB112_115;

ld.shared.f32 %f154, [%rd37+-32];
add.f32 %f227, %f227, %f154;

BB112_115:
bar.sync 0;
st.shared.f32 [%rd37], %f227;
bar.sync 0;
setp.lt.s32	%p102, %r1, 16;
@%p102 bra BB112_117;

ld.shared.f32 %f155, [%rd37+-64];
add.f32 %f227, %f227, %f155;

BB112_117:
bar.sync 0;
st.shared.f32 [%rd37], %f227;
bar.sync 0;
setp.lt.s32	%p103, %r1, 32;
@%p103 bra BB112_119;

ld.shared.f32 %f156, [%rd37+-128];
add.f32 %f227, %f227, %f156;

BB112_119:
bar.sync 0;
st.shared.f32 [%rd37], %f227;
bar.sync 0;
setp.lt.s32	%p104, %r1, 64;
@%p104 bra BB112_121;

ld.shared.f32 %f157, [%rd37+-256];
add.f32 %f227, %f227, %f157;

BB112_121:
bar.sync 0;
st.shared.f32 [%rd37], %f227;
bar.sync 0;
setp.lt.s32	%p105, %r1, 128;
@%p105 bra BB112_123;

ld.shared.f32 %f158, [%rd37+-512];
add.f32 %f227, %f227, %f158;

BB112_123:
bar.sync 0;
st.shared.f32 [%rd37], %f227;
bar.sync 0;
setp.lt.s32	%p106, %r1, 256;
@%p106 bra BB112_125;

ld.shared.f32 %f159, [%rd37+-1024];
add.f32 %f227, %f227, %f159;

BB112_125:
bar.sync 0;
st.shared.f32 [%rd37], %f227;
bar.sync 0;
ld.shared.f32 %f281, [%rd457+2044];
mov.f32 %f269, %f2;
@%p1 bra BB112_127;

ld.shared.f32 %f269, [%rd37+-4];

BB112_127:
bar.sync 0;
st.shared.f32 [%rd37], %f269;
bar.sync 0;
bra.uni BB112_128;

BB112_60:
@%p26 bra BB112_62;

ld.shared.f32 %f138, [%rd457];
add.f32 %f139, %f2, %f138;
st.shared.f32 [%rd457], %f139;

BB112_62:
setp.ge.s32	%p65, %r1, %r89;
mov.f32 %f279, %f2;
@%p65 bra BB112_64;

ld.shared.f32 %f8, [%rd37];
mov.f32 %f279, %f8;

BB112_64:
mov.f32 %f236, %f279;
mov.f32 %f278, %f236;
bar.sync 0;
setp.le.s32	%p66, %r1, %r89;
setp.gt.s32	%p67, %r1, 0;
and.pred %p68, %p66, %p67;
@!%p68 bra BB112_66;
bra.uni BB112_65;

BB112_65:
ld.shared.f32 %f140, [%rd37+-4];
add.f32 %f278, %f278, %f140;

BB112_66:
mov.f32 %f277, %f278;
bar.sync 0;
@%p65 bra BB112_68;

st.shared.f32 [%rd37], %f277;

BB112_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r45, %r1, -2;
setp.lt.s32	%p70, %r45, %r89;
and.pred %p71, %p70, %p4;
@!%p71 bra BB112_70;
bra.uni BB112_69;

BB112_69:
ld.shared.f32 %f141, [%rd37+-8];
add.f32 %f277, %f277, %f141;

BB112_70:
mov.f32 %f276, %f277;
bar.sync 0;
@%p65 bra BB112_72;

st.shared.f32 [%rd37], %f276;

BB112_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r46, %r1, -4;
setp.lt.s32	%p73, %r46, %r89;
and.pred %p74, %p73, %p5;
@!%p74 bra BB112_74;
bra.uni BB112_73;

BB112_73:
ld.shared.f32 %f142, [%rd37+-16];
add.f32 %f276, %f276, %f142;

BB112_74:
mov.f32 %f275, %f276;
bar.sync 0;
@%p65 bra BB112_76;

st.shared.f32 [%rd37], %f275;

BB112_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r47, %r1, -8;
setp.lt.s32	%p76, %r47, %r89;
and.pred %p77, %p76, %p6;
@!%p77 bra BB112_78;
bra.uni BB112_77;

BB112_77:
ld.shared.f32 %f143, [%rd37+-32];
add.f32 %f275, %f275, %f143;

BB112_78:
mov.f32 %f274, %f275;
bar.sync 0;
@%p65 bra BB112_80;

st.shared.f32 [%rd37], %f274;

BB112_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r48, %r1, -16;
setp.lt.s32	%p79, %r48, %r89;
and.pred %p80, %p79, %p7;
@!%p80 bra BB112_82;
bra.uni BB112_81;

BB112_81:
ld.shared.f32 %f144, [%rd37+-64];
add.f32 %f274, %f274, %f144;

BB112_82:
mov.f32 %f273, %f274;
bar.sync 0;
@%p65 bra BB112_84;

st.shared.f32 [%rd37], %f273;

BB112_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r49, %r1, -32;
setp.lt.s32	%p82, %r49, %r89;
and.pred %p83, %p82, %p8;
@!%p83 bra BB112_86;
bra.uni BB112_85;

BB112_85:
ld.shared.f32 %f145, [%rd37+-128];
add.f32 %f273, %f273, %f145;

BB112_86:
mov.f32 %f272, %f273;
bar.sync 0;
@%p65 bra BB112_88;

st.shared.f32 [%rd37], %f272;

BB112_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r50, %r1, -64;
setp.lt.s32	%p85, %r50, %r89;
and.pred %p86, %p85, %p9;
@!%p86 bra BB112_90;
bra.uni BB112_89;

BB112_89:
ld.shared.f32 %f146, [%rd37+-256];
add.f32 %f272, %f272, %f146;

BB112_90:
mov.f32 %f271, %f272;
bar.sync 0;
@%p65 bra BB112_92;

st.shared.f32 [%rd37], %f271;

BB112_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r51, %r1, -128;
setp.lt.s32	%p88, %r51, %r89;
and.pred %p89, %p88, %p10;
@!%p89 bra BB112_94;
bra.uni BB112_93;

BB112_93:
ld.shared.f32 %f147, [%rd37+-512];
add.f32 %f271, %f271, %f147;

BB112_94:
mov.f32 %f270, %f271;
bar.sync 0;
@%p65 bra BB112_96;

st.shared.f32 [%rd37], %f270;

BB112_96:
setp.gt.s32	%p11, %r1, 255;
bar.sync 0;
add.s32 %r52, %r1, -256;
setp.lt.s32	%p91, %r52, %r89;
and.pred %p92, %p91, %p11;
@!%p92 bra BB112_98;
bra.uni BB112_97;

BB112_97:
ld.shared.f32 %f148, [%rd37+-1024];
add.f32 %f270, %f270, %f148;

BB112_98:
bar.sync 0;
@%p65 bra BB112_100;

st.shared.f32 [%rd37], %f270;

BB112_100:
setp.lt.s32	%p12, %r1, %r89;
bar.sync 0;
add.s32 %r53, %r89, -1;
mul.wide.s32 %rd289, %r53, 4;
add.s64 %rd290, %rd457, %rd289;
ld.shared.f32 %f281, [%rd290];
not.pred %p94, %p12;
or.pred %p96, %p1, %p94;
selp.f32	%f226, %f2, %f270, %p12;
@%p96 bra BB112_102;

ld.shared.f32 %f226, [%rd37+-4];

BB112_102:
bar.sync 0;
@%p65 bra BB112_104;

st.shared.f32 [%rd37], %f226;

BB112_104:
bar.sync 0;

BB112_128:
mov.f32 %f280, %f281;
@%p58 bra BB112_130;

ld.shared.f32 %f228, [%rd37];

BB112_130:
add.u64 %rd291, %SP, 0;
cvta.to.local.u64 %rd69, %rd291;
bar.sync 0;
mul.wide.s32 %rd292, %r5, 4;
add.s64 %rd71, %rd69, %rd292;
setp.ge.u64	%p109, %rd69, %rd71;
@%p109 bra BB112_132;

ld.local.f32 %f160, [%rd69];
add.f32 %f228, %f228, %f160;
add.s64 %rd298, %rd203, %rd205;
mul.lo.s32 %r54, %r1, 3;
mul.wide.s32 %rd299, %r54, 4;
add.s64 %rd300, %rd298, %rd299;
st.shared.f32 [%rd300], %f228;

BB112_132:
add.s64 %rd72, %rd69, 4;
setp.ge.u64	%p110, %rd72, %rd71;
@%p110 bra BB112_134;

ld.local.f32 %f161, [%rd69+4];
add.f32 %f228, %f228, %f161;
add.s64 %rd306, %rd203, %rd205;
mul.lo.s32 %r55, %r1, 3;
mul.wide.s32 %rd307, %r55, 4;
add.s64 %rd308, %rd306, %rd307;
st.shared.f32 [%rd308+4], %f228;

BB112_134:
add.s64 %rd309, %rd72, 4;
setp.ge.u64	%p111, %rd309, %rd71;
@%p111 bra BB112_136;

ld.local.f32 %f162, [%rd69+8];
add.f32 %f163, %f228, %f162;
add.s64 %rd315, %rd203, %rd205;
mul.lo.s32 %r56, %r1, 3;
mul.wide.s32 %rd316, %r56, 4;
add.s64 %rd317, %rd315, %rd316;
st.shared.f32 [%rd317+8], %f163;

BB112_136:
bar.sync 0;
@%p47 bra BB112_147;
bra.uni BB112_137;

BB112_147:
add.s64 %rd326, %rd41, %rd207;
ld.shared.f32 %f170, [%rd37];
ld.shared.f32 %f171, [%rd37+2048];
ld.shared.f32 %f172, [%rd37+4096];
st.global.f32 [%rd326], %f170;
st.global.f32 [%rd326+2048], %f171;
st.global.f32 [%rd326+4096], %f172;
bra.uni BB112_148;

BB112_137:
mov.u64 %rd458, %rd34;
setp.ge.u64	%p112, %rd457, %rd66;
mov.u64 %rd463, %rd41;
@%p112 bra BB112_148;

BB112_138:
mov.u64 %rd77, %rd463;
sub.s64 %rd78, %rd59, %rd458;
setp.gt.s64	%p113, %rd78, 6140;
shl.b64 %rd321, %rd60, 2;
add.s64 %rd79, %rd457, %rd321;
add.s64 %rd80, %rd77, %rd321;
@%p113 bra BB112_145;
bra.uni BB112_139;

BB112_145:
ld.shared.f32 %f167, [%rd79];
ld.shared.f32 %f168, [%rd79+2048];
ld.shared.f32 %f169, [%rd79+4096];
st.global.f32 [%rd80], %f167;
st.global.f32 [%rd80+2048], %f168;
st.global.f32 [%rd80+4096], %f169;
bra.uni BB112_146;

BB112_139:
shr.s64 %rd81, %rd78, 2;
setp.ge.s64	%p114, %rd60, %rd81;
@%p114 bra BB112_141;

ld.shared.f32 %f164, [%rd79];
st.global.f32 [%rd80], %f164;

BB112_141:
add.s32 %r57, %r1, 512;
cvt.s64.s32	%rd323, %r57;
setp.ge.s64	%p115, %rd323, %rd81;
@%p115 bra BB112_143;

ld.shared.f32 %f165, [%rd79+2048];
st.global.f32 [%rd80+2048], %f165;

BB112_143:
add.s32 %r58, %r1, 1024;
cvt.s64.s32	%rd324, %r58;
setp.ge.s64	%p116, %rd324, %rd81;
@%p116 bra BB112_146;

ld.shared.f32 %f166, [%rd79+4096];
st.global.f32 [%rd80+4096], %f166;

BB112_146:
add.s64 %rd457, %rd457, 6144;
add.s64 %rd458, %rd458, 6144;
add.s64 %rd84, %rd77, 6144;
setp.lt.u64	%p117, %rd457, %rd66;
mov.u64 %rd463, %rd84;
@%p117 bra BB112_138;

BB112_148:
bar.sync 0;
add.s64 %rd480, %rd40, 6144;
add.s64 %rd464, %rd41, 6144;
add.s64 %rd452, %rd39, 6144;
mov.u64 %rd473, %rd452;
sub.s64 %rd327, %rd30, %rd452;
setp.gt.s64	%p118, %rd327, 0;
@%p118 bra BB112_29;
bra.uni BB112_271;

BB112_149:
setp.lt.s64	%p119, %rd35, 1;
@%p119 bra BB112_271;

mov.u64 %rd459, %rd473;
mul.wide.s32 %rd328, %r1, 4;
add.s64 %rd91, %rd34, %rd328;
mov.u64 %rd462, %rd464;
mov.u64 %rd471, %rd473;
mov.u64 %rd478, %rd480;
mov.f32 %f267, %f280;

BB112_151:
mov.f32 %f61, %f267;
mov.u64 %rd476, %rd478;
mov.u64 %rd94, %rd476;
mov.u64 %rd469, %rd471;
mov.u64 %rd93, %rd469;
mov.u64 %rd92, %rd459;
sub.s64 %rd329, %rd92, %rd30;
shr.u64 %rd330, %rd329, 2;
neg.s64 %rd331, %rd330;
cvt.u32.u64	%r59, %rd331;
mov.u32 %r60, 1536;
min.s32 %r9, %r59, %r60;
setp.eq.s32	%p120, %r9, 1536;
@%p120 bra BB112_163;
bra.uni BB112_152;

BB112_163:
mul.wide.s32 %rd355, %r1, 4;
add.s64 %rd356, %rd94, %rd355;
ld.global.f32 %f179, [%rd356];
st.f32 [%rd91], %f179;
ld.global.f32 %f180, [%rd356+2048];
st.f32 [%rd91+2048], %f180;
ld.global.f32 %f181, [%rd356+4096];
st.f32 [%rd91+4096], %f181;
mov.u64 %rd481, 1536;
bra.uni BB112_164;

BB112_152:
cvt.s64.s32	%rd481, %r9;
setp.lt.s32	%p121, %r9, 1;
@%p121 bra BB112_164;

mov.u64 %rd466, %rd34;
mov.u64 %rd465, %rd93;
mov.u64 %rd470, %rd93;
mov.u64 %rd477, %rd94;

BB112_154:
mov.u64 %rd102, %rd477;
mov.u64 %rd101, %rd470;
mov.u64 %rd99, %rd465;
mul.wide.s32 %rd332, %r9, 4;
add.s64 %rd333, %rd93, %rd332;
sub.s64 %rd334, %rd99, %rd333;
shr.s64 %rd335, %rd334, 2;
neg.s64 %rd103, %rd335;
setp.gt.s64	%p122, %rd103, 1535;
@%p122 bra BB112_161;
bra.uni BB112_155;

BB112_161:
add.s64 %rd349, %rd102, %rd328;
ld.global.f32 %f176, [%rd349];
add.s64 %rd350, %rd466, %rd328;
st.f32 [%rd350], %f176;
ld.global.f32 %f177, [%rd349+2048];
st.f32 [%rd350+2048], %f177;
ld.global.f32 %f178, [%rd349+4096];
st.f32 [%rd350+4096], %f178;
bra.uni BB112_162;

BB112_155:
cvt.s64.s32	%rd336, %r1;
setp.ge.s64	%p123, %rd336, %rd103;
@%p123 bra BB112_157;

add.s64 %rd338, %rd102, %rd328;
ld.global.f32 %f173, [%rd338];
add.s64 %rd339, %rd466, %rd328;
st.f32 [%rd339], %f173;

BB112_157:
add.s32 %r61, %r1, 512;
cvt.s64.s32	%rd340, %r61;
setp.ge.s64	%p124, %rd340, %rd103;
@%p124 bra BB112_159;

add.s64 %rd342, %rd102, %rd328;
ld.global.f32 %f174, [%rd342+2048];
add.s64 %rd343, %rd466, %rd328;
st.f32 [%rd343+2048], %f174;

BB112_159:
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd344, %r62;
setp.ge.s64	%p125, %rd344, %rd103;
@%p125 bra BB112_162;

add.s64 %rd346, %rd102, %rd328;
ld.global.f32 %f175, [%rd346+4096];
add.s64 %rd347, %rd466, %rd328;
st.f32 [%rd347+4096], %f175;

BB112_162:
add.s64 %rd105, %rd102, 6144;
add.s64 %rd466, %rd466, 6144;
add.s64 %rd465, %rd101, 6144;
mov.u64 %rd107, %rd465;
sub.s64 %rd353, %rd333, %rd465;
setp.gt.s64	%p126, %rd353, 0;
mov.u64 %rd470, %rd107;
mov.u64 %rd477, %rd105;
@%p126 bra BB112_154;

BB112_164:
bar.sync 0;
shl.b64 %rd357, %rd481, 2;
add.s64 %rd110, %rd34, %rd357;
and.b64 %rd358, %rd481, 4611686018427387903;
cvt.u32.u64	%r10, %rd481;
mul.wide.s32 %rd359, %r1, -3;
add.s64 %rd360, %rd358, %rd359;
cvt.u32.u64	%r63, %rd360;
mov.u32 %r64, 3;
min.s32 %r11, %r63, %r64;
mov.u32 %r65, 0;
max.s32 %r12, %r11, %r65;
setp.gt.u32	%p127, %r12, 2;
@%p127 bra BB112_171;
bra.uni BB112_165;

BB112_171:
mul.lo.s32 %r69, %r1, 3;
mul.wide.s32 %rd370, %r69, 4;
add.s64 %rd371, %rd34, %rd370;
ld.f32 %f185, [%rd371];
add.u64 %rd372, %SP, 0;
cvta.to.local.u64 %rd373, %rd372;
st.local.f32 [%rd373], %f185;
ld.f32 %f186, [%rd371+4];
st.local.f32 [%rd373+4], %f186;
ld.f32 %f187, [%rd371+8];
st.local.f32 [%rd373+8], %f187;
bra.uni BB112_172;

BB112_165:
add.u64 %rd361, %SP, 0;
cvta.to.local.u64 %rd482, %rd361;
setp.lt.s32	%p128, %r11, 1;
@%p128 bra BB112_167;

mul.lo.s32 %r66, %r1, 3;
mul.wide.s32 %rd362, %r66, 4;
add.s64 %rd363, %rd34, %rd362;
ld.f32 %f182, [%rd363];
cvta.to.local.u64 %rd365, %rd361;
st.local.f32 [%rd365], %f182;
add.s64 %rd482, %rd365, 4;

BB112_167:
setp.lt.s32	%p129, %r12, 2;
@%p129 bra BB112_169;

mul.lo.s32 %r67, %r1, 3;
mul.wide.s32 %rd366, %r67, 4;
add.s64 %rd367, %rd34, %rd366;
ld.f32 %f183, [%rd367+4];
st.local.f32 [%rd482], %f183;
add.s64 %rd482, %rd482, 4;

BB112_169:
setp.lt.s32	%p130, %r12, 3;
@%p130 bra BB112_172;

mul.lo.s32 %r68, %r1, 3;
mul.wide.s32 %rd368, %r68, 4;
add.s64 %rd369, %rd34, %rd368;
ld.f32 %f184, [%rd369+8];
st.local.f32 [%rd482], %f184;

BB112_172:
setp.eq.s32	%p131, %r12, 0;
@%p131 bra BB112_177;

add.u64 %rd374, %SP, 0;
cvta.to.local.u64 %rd375, %rd374;
ld.local.f32 %f282, [%rd375];
mul.wide.u32 %rd376, %r12, 4;
add.s64 %rd377, %rd376, 17179869180;
shr.u64 %rd378, %rd377, 2;
cvt.u32.u64	%r13, %rd378;
setp.lt.s32	%p132, %r13, 1;
@%p132 bra BB112_175;

ld.local.f32 %f189, [%rd375+4];
add.f32 %f282, %f282, %f189;

BB112_175:
setp.lt.s32	%p133, %r13, 2;
@%p133 bra BB112_177;

ld.local.f32 %f190, [%rd375+8];
add.f32 %f282, %f282, %f190;

BB112_177:
bar.sync 0;
@%p131 bra BB112_179;

st.f32 [%rd91], %f282;

BB112_179:
bar.sync 0;
setp.gt.s32	%p135, %r10, 1535;
mov.u32 %r90, 512;
@%p135 bra BB112_181;

add.s32 %r71, %r10, 2;
mul.hi.s32 %r72, %r71, 1431655766;
shr.u32 %r73, %r72, 31;
add.s32 %r90, %r72, %r73;

BB112_181:
setp.eq.s32	%p136, %r90, 512;
@%p136 bra BB112_227;
bra.uni BB112_182;

BB112_227:
@%p26 bra BB112_229;

ld.f32 %f202, [%rd34];
add.f32 %f203, %f61, %f202;
st.f32 [%rd34], %f203;

BB112_229:
setp.lt.s32	%p24, %r1, 1;
ld.f32 %f230, [%rd91];
bar.sync 0;
@%p24 bra BB112_231;

ld.f32 %f204, [%rd91+-4];
add.f32 %f230, %f230, %f204;

BB112_231:
bar.sync 0;
st.f32 [%rd91], %f230;
bar.sync 0;
setp.lt.s32	%p172, %r1, 2;
@%p172 bra BB112_233;

ld.f32 %f205, [%rd91+-8];
add.f32 %f230, %f230, %f205;

BB112_233:
bar.sync 0;
st.f32 [%rd91], %f230;
bar.sync 0;
setp.lt.s32	%p173, %r1, 4;
@%p173 bra BB112_235;

ld.f32 %f206, [%rd91+-16];
add.f32 %f230, %f230, %f206;

BB112_235:
bar.sync 0;
st.f32 [%rd91], %f230;
bar.sync 0;
setp.lt.s32	%p174, %r1, 8;
@%p174 bra BB112_237;

ld.f32 %f207, [%rd91+-32];
add.f32 %f230, %f230, %f207;

BB112_237:
bar.sync 0;
st.f32 [%rd91], %f230;
bar.sync 0;
setp.lt.s32	%p175, %r1, 16;
@%p175 bra BB112_239;

ld.f32 %f208, [%rd91+-64];
add.f32 %f230, %f230, %f208;

BB112_239:
bar.sync 0;
st.f32 [%rd91], %f230;
bar.sync 0;
setp.lt.s32	%p176, %r1, 32;
@%p176 bra BB112_241;

ld.f32 %f209, [%rd91+-128];
add.f32 %f230, %f230, %f209;

BB112_241:
bar.sync 0;
st.f32 [%rd91], %f230;
bar.sync 0;
setp.lt.s32	%p177, %r1, 64;
@%p177 bra BB112_243;

ld.f32 %f210, [%rd91+-256];
add.f32 %f230, %f230, %f210;

BB112_243:
bar.sync 0;
st.f32 [%rd91], %f230;
bar.sync 0;
setp.lt.s32	%p178, %r1, 128;
@%p178 bra BB112_245;

ld.f32 %f211, [%rd91+-512];
add.f32 %f230, %f230, %f211;

BB112_245:
bar.sync 0;
st.f32 [%rd91], %f230;
bar.sync 0;
setp.lt.s32	%p179, %r1, 256;
@%p179 bra BB112_247;

ld.f32 %f212, [%rd91+-1024];
add.f32 %f230, %f230, %f212;

BB112_247:
bar.sync 0;
st.f32 [%rd91], %f230;
bar.sync 0;
ld.f32 %f268, [%rd34+2044];
mov.f32 %f256, %f61;
@%p1 bra BB112_249;

ld.f32 %f256, [%rd91+-4];

BB112_249:
bar.sync 0;
st.f32 [%rd91], %f256;
bar.sync 0;
bra.uni BB112_250;

BB112_182:
@%p26 bra BB112_184;

ld.f32 %f191, [%rd34];
add.f32 %f192, %f61, %f191;
st.f32 [%rd34], %f192;

BB112_184:
setp.ge.s32	%p138, %r1, %r90;
mov.f32 %f266, %f61;
@%p138 bra BB112_186;

ld.f32 %f67, [%rd91];
mov.f32 %f266, %f67;

BB112_186:
mov.f32 %f247, %f266;
mov.f32 %f265, %f247;
bar.sync 0;
setp.le.s32	%p139, %r1, %r90;
setp.gt.s32	%p140, %r1, 0;
and.pred %p141, %p139, %p140;
@!%p141 bra BB112_188;
bra.uni BB112_187;

BB112_187:
ld.f32 %f193, [%rd91+-4];
add.f32 %f265, %f265, %f193;

BB112_188:
mov.f32 %f264, %f265;
bar.sync 0;
@%p138 bra BB112_190;

st.f32 [%rd91], %f264;

BB112_190:
setp.gt.s32	%p15, %r1, 1;
bar.sync 0;
add.s32 %r74, %r1, -2;
setp.lt.s32	%p143, %r74, %r90;
and.pred %p144, %p143, %p15;
@!%p144 bra BB112_192;
bra.uni BB112_191;

BB112_191:
ld.f32 %f194, [%rd91+-8];
add.f32 %f264, %f264, %f194;

BB112_192:
mov.f32 %f263, %f264;
bar.sync 0;
@%p138 bra BB112_194;

st.f32 [%rd91], %f263;

BB112_194:
setp.gt.s32	%p16, %r1, 3;
bar.sync 0;
add.s32 %r75, %r1, -4;
setp.lt.s32	%p146, %r75, %r90;
and.pred %p147, %p146, %p16;
@!%p147 bra BB112_196;
bra.uni BB112_195;

BB112_195:
ld.f32 %f195, [%rd91+-16];
add.f32 %f263, %f263, %f195;

BB112_196:
mov.f32 %f262, %f263;
bar.sync 0;
@%p138 bra BB112_198;

st.f32 [%rd91], %f262;

BB112_198:
setp.gt.s32	%p17, %r1, 7;
bar.sync 0;
add.s32 %r76, %r1, -8;
setp.lt.s32	%p149, %r76, %r90;
and.pred %p150, %p149, %p17;
@!%p150 bra BB112_200;
bra.uni BB112_199;

BB112_199:
ld.f32 %f196, [%rd91+-32];
add.f32 %f262, %f262, %f196;

BB112_200:
mov.f32 %f261, %f262;
bar.sync 0;
@%p138 bra BB112_202;

st.f32 [%rd91], %f261;

BB112_202:
setp.gt.s32	%p18, %r1, 15;
bar.sync 0;
add.s32 %r77, %r1, -16;
setp.lt.s32	%p152, %r77, %r90;
and.pred %p153, %p152, %p18;
@!%p153 bra BB112_204;
bra.uni BB112_203;

BB112_203:
ld.f32 %f197, [%rd91+-64];
add.f32 %f261, %f261, %f197;

BB112_204:
mov.f32 %f260, %f261;
bar.sync 0;
@%p138 bra BB112_206;

st.f32 [%rd91], %f260;

BB112_206:
setp.gt.s32	%p19, %r1, 31;
bar.sync 0;
add.s32 %r78, %r1, -32;
setp.lt.s32	%p155, %r78, %r90;
and.pred %p156, %p155, %p19;
@!%p156 bra BB112_208;
bra.uni BB112_207;

BB112_207:
ld.f32 %f198, [%rd91+-128];
add.f32 %f260, %f260, %f198;

BB112_208:
mov.f32 %f259, %f260;
bar.sync 0;
@%p138 bra BB112_210;

st.f32 [%rd91], %f259;

BB112_210:
setp.gt.s32	%p20, %r1, 63;
bar.sync 0;
add.s32 %r79, %r1, -64;
setp.lt.s32	%p158, %r79, %r90;
and.pred %p159, %p158, %p20;
@!%p159 bra BB112_212;
bra.uni BB112_211;

BB112_211:
ld.f32 %f199, [%rd91+-256];
add.f32 %f259, %f259, %f199;

BB112_212:
mov.f32 %f258, %f259;
bar.sync 0;
@%p138 bra BB112_214;

st.f32 [%rd91], %f258;

BB112_214:
setp.gt.s32	%p21, %r1, 127;
bar.sync 0;
add.s32 %r80, %r1, -128;
setp.lt.s32	%p161, %r80, %r90;
and.pred %p162, %p161, %p21;
@!%p162 bra BB112_216;
bra.uni BB112_215;

BB112_215:
ld.f32 %f200, [%rd91+-512];
add.f32 %f258, %f258, %f200;

BB112_216:
mov.f32 %f257, %f258;
bar.sync 0;
@%p138 bra BB112_218;

st.f32 [%rd91], %f257;

BB112_218:
setp.gt.s32	%p22, %r1, 255;
bar.sync 0;
add.s32 %r81, %r1, -256;
setp.lt.s32	%p164, %r81, %r90;
and.pred %p165, %p164, %p22;
@!%p165 bra BB112_220;
bra.uni BB112_219;

BB112_219:
ld.f32 %f201, [%rd91+-1024];
add.f32 %f257, %f257, %f201;

BB112_220:
bar.sync 0;
@%p138 bra BB112_222;

st.f32 [%rd91], %f257;

BB112_222:
setp.lt.s32	%p23, %r1, %r90;
bar.sync 0;
add.s32 %r82, %r90, -1;
mul.wide.s32 %rd383, %r82, 4;
add.s64 %rd384, %rd34, %rd383;
ld.f32 %f268, [%rd384];
not.pred %p167, %p23;
or.pred %p169, %p1, %p167;
selp.f32	%f229, %f61, %f257, %p23;
@%p169 bra BB112_224;

ld.f32 %f229, [%rd91+-4];

BB112_224:
bar.sync 0;
@%p138 bra BB112_226;

st.f32 [%rd91], %f229;

BB112_226:
bar.sync 0;

BB112_250:
mov.f32 %f267, %f268;
@%p131 bra BB112_252;

ld.f32 %f282, [%rd91];

BB112_252:
add.u64 %rd385, %SP, 0;
cvta.to.local.u64 %rd117, %rd385;
bar.sync 0;
mul.wide.s32 %rd386, %r12, 4;
add.s64 %rd119, %rd117, %rd386;
setp.ge.u64	%p182, %rd117, %rd119;
@%p182 bra BB112_254;

ld.local.f32 %f213, [%rd117];
add.f32 %f282, %f282, %f213;
mul.lo.s32 %r83, %r1, 3;
mul.wide.s32 %rd389, %r83, 4;
add.s64 %rd390, %rd34, %rd389;
st.f32 [%rd390], %f282;

BB112_254:
add.s64 %rd120, %rd117, 4;
setp.ge.u64	%p183, %rd120, %rd119;
@%p183 bra BB112_256;

ld.local.f32 %f214, [%rd117+4];
add.f32 %f282, %f282, %f214;
mul.lo.s32 %r84, %r1, 3;
mul.wide.s32 %rd393, %r84, 4;
add.s64 %rd394, %rd34, %rd393;
st.f32 [%rd394+4], %f282;

BB112_256:
add.s64 %rd395, %rd120, 4;
setp.ge.u64	%p184, %rd395, %rd119;
@%p184 bra BB112_258;

ld.local.f32 %f215, [%rd117+8];
add.f32 %f216, %f282, %f215;
mul.lo.s32 %r85, %r1, 3;
mul.wide.s32 %rd398, %r85, 4;
add.s64 %rd399, %rd34, %rd398;
st.f32 [%rd399+8], %f216;

BB112_258:
bar.sync 0;
@%p120 bra BB112_269;
bra.uni BB112_259;

BB112_269:
mul.wide.s32 %rd406, %r1, 4;
add.s64 %rd407, %rd462, %rd406;
ld.f32 %f223, [%rd91];
st.global.f32 [%rd407], %f223;
ld.f32 %f224, [%rd91+2048];
st.global.f32 [%rd407+2048], %f224;
ld.f32 %f225, [%rd91+4096];
st.global.f32 [%rd407+4096], %f225;
bra.uni BB112_270;

BB112_259:
mov.u64 %rd483, 0;
setp.ge.u64	%p185, %rd34, %rd110;
mov.u64 %rd484, %rd328;
@%p185 bra BB112_270;

BB112_260:
mov.u64 %rd123, %rd484;
add.s64 %rd401, %rd34, %rd483;
sub.s64 %rd124, %rd110, %rd401;
setp.gt.s64	%p186, %rd124, 6140;
add.s64 %rd125, %rd34, %rd123;
add.s64 %rd126, %rd462, %rd123;
@%p186 bra BB112_267;
bra.uni BB112_261;

BB112_267:
ld.f32 %f220, [%rd125];
st.global.f32 [%rd126], %f220;
ld.f32 %f221, [%rd125+2048];
st.global.f32 [%rd126+2048], %f221;
ld.f32 %f222, [%rd125+4096];
st.global.f32 [%rd126+4096], %f222;
bra.uni BB112_268;

BB112_261:
shr.s64 %rd127, %rd124, 2;
cvt.s64.s32	%rd402, %r1;
setp.ge.s64	%p187, %rd402, %rd127;
@%p187 bra BB112_263;

ld.f32 %f217, [%rd125];
st.global.f32 [%rd126], %f217;

BB112_263:
add.s32 %r86, %r1, 512;
cvt.s64.s32	%rd403, %r86;
setp.ge.s64	%p188, %rd403, %rd127;
@%p188 bra BB112_265;

ld.f32 %f218, [%rd125+2048];
st.global.f32 [%rd126+2048], %f218;

BB112_265:
add.s32 %r87, %r1, 1024;
cvt.s64.s32	%rd404, %r87;
setp.ge.s64	%p189, %rd404, %rd127;
@%p189 bra BB112_268;

ld.f32 %f219, [%rd125+4096];
st.global.f32 [%rd126+4096], %f219;

BB112_268:
add.s64 %rd128, %rd123, 6144;
add.s64 %rd483, %rd483, 6144;
add.s64 %rd405, %rd34, %rd483;
setp.lt.u64	%p190, %rd405, %rd110;
mov.u64 %rd484, %rd128;
@%p190 bra BB112_260;

BB112_270:
bar.sync 0;
add.s64 %rd478, %rd94, 6144;
add.s64 %rd462, %rd462, 6144;
add.s64 %rd459, %rd93, 6144;
mov.u64 %rd471, %rd459;
sub.s64 %rd408, %rd30, %rd459;
setp.gt.s64	%p191, %rd408, 0;
@%p191 bra BB112_151;

BB112_271:
@%p26 bra BB112_287;


	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r88, 1, 0, p; 
} 


	setp.eq.s32	%p193, %r88, 0;
@%p193 bra BB112_286;

mov.u64 %rd410, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd411, %rd410;
sub.s64 %rd135, %rd34, %rd411;
setp.eq.s64	%p194, %rd34, 0;
@%p194 bra BB112_287;

add.s64 %rd412, %rd135, -16;
add.s64 %rd414, %rd410, %rd412;
add.s64 %rd137, %rd411, %rd412;
ld.shared.u8 %rs30, [%rd414];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd414], %rs31;
ld.shared.u64 %rd138, [%rd414+8];
setp.eq.s64	%p195, %rd138, 0;
mov.u64 %rd488, %rd137;
@%p195 bra BB112_280;

mov.u64 %rd139, %rd137;
ld.u8 %rs32, [%rd138];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p196, %rs33, 1;
mov.u64 %rd488, %rd139;
@!%p196 bra BB112_280;
bra.uni BB112_276;

BB112_276:
ld.u64 %rd141, [%rd138];
shr.u64 %rd142, %rd141, 1;
add.s64 %rd143, %rd138, 16;
add.s64 %rd144, %rd143, %rd142;
ld.shared.u64 %rd416, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p197, %rd144, %rd416;
mov.u64 %rd488, %rd138;
@%p197 bra BB112_280;

ld.u8 %rs34, [%rd144];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p198, %rs35, 1;
mov.u64 %rd485, %rd138;
mov.u64 %rd488, %rd485;
@!%p198 bra BB112_280;
bra.uni BB112_278;

BB112_278:
ld.u64 %rd417, [%rd144];
shr.u64 %rd418, %rd417, 1;
add.s64 %rd419, %rd418, %rd142;
add.s64 %rd420, %rd419, 16;
shl.b64 %rd421, %rd420, 1;
and.b64 %rd422, %rd141, 1;
or.b64 %rd423, %rd421, %rd422;
st.u64 [%rd138], %rd423;
and.b64 %rd145, %rd420, 9223372036854775807;
add.s64 %rd424, %rd143, %rd145;
ld.shared.u64 %rd425, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p199, %rd424, %rd425;
mov.u64 %rd486, %rd138;
mov.u64 %rd488, %rd486;
@%p199 bra BB112_280;

add.s64 %rd426, %rd145, %rd143;
st.u64 [%rd426+8], %rd138;
mov.u64 %rd488, %rd138;

BB112_280:
ld.u64 %rd148, [%rd488];
shr.u64 %rd149, %rd148, 1;
add.s64 %rd150, %rd488, 16;
add.s64 %rd151, %rd150, %rd149;
ld.shared.u64 %rd427, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p200, %rd151, %rd427;
@%p200 bra BB112_284;

ld.u8 %rs36, [%rd151];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p201, %rs37, 1;
@!%p201 bra BB112_287;
bra.uni BB112_282;

BB112_282:
ld.u64 %rd428, [%rd151];
shr.u64 %rd429, %rd428, 1;
add.s64 %rd430, %rd429, %rd149;
add.s64 %rd431, %rd430, 16;
shl.b64 %rd432, %rd431, 1;
and.b64 %rd433, %rd148, 1;
or.b64 %rd434, %rd432, %rd433;
st.u64 [%rd488], %rd434;
and.b64 %rd152, %rd431, 9223372036854775807;
add.s64 %rd435, %rd150, %rd152;
ld.shared.u64 %rd436, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p202, %rd435, %rd436;
@%p202 bra BB112_287;

add.s64 %rd437, %rd152, %rd150;
st.u64 [%rd437+8], %rd488;
bra.uni BB112_287;

BB112_286:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
call.uni 
free, 
(
param0
);


	}

BB112_287:
bar.sync 0;

BB112_288:
ret;

BB112_284:
setp.lt.u64	%p203, %rd151, %rd488;
@%p203 bra BB112_287;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd488;
bra.uni BB112_287;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB113_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB113_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB113_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB113_4:
ld.global.f32 %f1, [%rd20];
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB113_4;

BB113_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB114_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB114_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB114_4;

BB114_3:
ld.global.f32 %f1, [%rd26];
st.global.f32 [%rd25], %f1;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB114_3;

BB114_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB115_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB115_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB115_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB115_4:
ld.global.f32 %f1, [%rd20];
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB115_4;

BB115_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB116_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB116_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB116_4;

BB116_3:
ld.global.f32 %f1, [%rd26];
st.global.f32 [%rd25], %f1;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB116_3;

BB116_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIfENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIfENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0[104]
)
.maxntid 128, 1, 1
{
.reg .pred %p<90>;
.reg .b16 %rs<39>;
.reg .f32 %f<104>;
.reg .b32 %r<86>;
.reg .b64 %rd<277>;


ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIfENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r16, %r17}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIfENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd84, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIfENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd83, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIfENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd82, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIfENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd81, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIfENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd79, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIfENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd78, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIfENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd85, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd86, %rd85;
setp.eq.s64	%p6, %rd86, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB117_2;

cvt.s64.s32	%rd87, %r16;
mov.u32 %r20, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r20;
mov.u64 %rd88, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd89, %rd88;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd89;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd87;

BB117_2:
cvta.to.global.u64 %rd3, %rd78;
mov.u32 %r21, %ctaid.x;
add.s32 %r2, %r21, %r15;
bar.sync 0;
cvt.s64.s32	%rd7, %r2;
mul.lo.s64 %rd90, %rd7, %rd81;
min.s64 %rd91, %rd83, %rd7;
add.s64 %rd92, %rd91, %rd90;
setp.lt.s64	%p8, %rd7, %rd83;
selp.u64	%rd93, 1, 0, %p8;
add.s64 %rd94, %rd93, %rd81;
add.s64 %rd95, %rd94, %rd92;
mul.lo.s64 %rd8, %rd92, %rd82;
mul.lo.s64 %rd96, %rd95, %rd82;
min.s64 %rd9, %rd96, %rd79;
shl.b64 %rd97, %rd8, 2;
add.s64 %rd98, %rd3, %rd97;
ld.global.f32 %f94, [%rd98];
bar.sync 0;
@%p5 bra BB117_23;

ld.shared.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd250, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd257, %rd250;
setp.eq.s64	%p10, %rd10, %rd257;
mov.u64 %rd255, %rd10;
@%p10 bra BB117_7;

mov.u64 %rd256, %rd255;

BB117_5:
mov.u64 %rd252, %rd257;
mov.u64 %rd255, %rd256;
mov.u64 %rd256, %rd252;
ld.shared.u8 %rs23, [%rd250];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p11, %rs24, 1;
not.pred %p12, %p11;
ld.shared.u64 %rd15, [%rd250];
setp.lt.u64	%p13, %rd15, 9216;
or.pred %p14, %p12, %p13;
@!%p14 bra BB117_7;
bra.uni BB117_6;

BB117_6:
shr.u64 %rd101, %rd15, 1;
add.s64 %rd102, %rd250, %rd101;
add.s64 %rd250, %rd102, 16;
add.s64 %rd103, %rd256, %rd101;
add.s64 %rd257, %rd103, 16;
setp.ne.s64	%p15, %rd257, %rd10;
mov.u64 %rd255, %rd256;
@%p15 bra BB117_5;

BB117_7:
setp.eq.s64	%p17, %rd255, %rd10;
mov.pred %p89, 0;
@%p17 bra BB117_9;

ld.u64 %rd105, [%rd255];
shr.u64 %rd106, %rd105, 1;
add.s64 %rd107, %rd255, %rd106;
add.s64 %rd261, %rd107, 16;
setp.ne.s64	%p89, %rd261, %rd10;

BB117_9:
@%p89 bra BB117_15;
bra.uni BB117_10;

BB117_15:
ld.u64 %rd26, [%rd261];
and.b64 %rd122, %rd26, -32;
setp.eq.s64	%p21, %rd122, 9216;
cvt.u16.u64	%rs38, %rd26;
@%p21 bra BB117_18;

add.s64 %rd27, %rd261, 16;
ld.u64 %rd123, [%rd261+4624];
and.b64 %rd124, %rd123, 1;
add.s64 %rd125, %rd26, -9248;
and.b64 %rd126, %rd125, -2;
or.b64 %rd127, %rd124, %rd126;
st.u64 [%rd261+4624], %rd127;
st.u64 [%rd261+4632], %rd261;
cvt.u16.u64	%rs26, %rd125;
or.b16 %rs27, %rs26, 1;
and.b64 %rd128, %rd26, 1;
or.b64 %rd129, %rd128, 9216;
st.u64 [%rd261], %rd129;
st.u8 [%rd261+4624], %rs27;
ld.u64 %rd130, [%rd261+4624];
shr.u64 %rd28, %rd130, 1;
add.s64 %rd131, %rd28, %rd27;
add.s64 %rd132, %rd131, 4624;
ld.shared.u64 %rd133, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p22, %rd132, %rd133;
cvt.u16.u64	%rs28, %rd26;
and.b16 %rs38, %rs28, 1;
@%p22 bra BB117_18;

add.s64 %rd134, %rd27, 4608;
st.u64 [%rd131+4632], %rd134;
ld.u8 %rs38, [%rd261];

BB117_18:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd261], %rs29;
bra.uni BB117_19;

BB117_10:
mov.u64 %rd109, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd110, %rd109;
sub.s64 %rd111, %rd10, %rd110;
add.s64 %rd112, %rd111, 4624;
ld.shared.u64 %rd113, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p18, %rd112, %rd113;
mov.u64 %rd259, -1;
mov.u64 %rd260, %rd10;
@%p18 bra BB117_12;

add.s64 %rd21, %rd10, 4624;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
mov.u64 %rd259, %rd21;
mov.u64 %rd260, %rd21;

BB117_12:
mov.u64 %rd22, %rd260;
setp.eq.s64	%p19, %rd259, -1;
@%p19 bra BB117_14;

mov.u64 %rd114, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd115, %rd114;
sub.s64 %rd116, %rd10, %rd115;
add.s64 %rd117, %rd114, %rd116;
ld.shared.u64 %rd118, [%rd117];
and.b64 %rd119, %rd118, 1;
or.b64 %rd120, %rd119, 9216;
st.shared.u64 [%rd117], %rd120;
st.shared.u64 [%rd117+8], %rd255;
mov.u16 %rs25, 0;
st.shared.u8 [%rd117], %rs25;

BB117_14:
mov.u64 %rd261, %rd10;
setp.eq.s64	%p20, %rd10, %rd22;
mov.u64 %rd262, 0;
@%p20 bra BB117_20;

BB117_19:
add.s64 %rd262, %rd261, 16;

BB117_20:
mov.u64 %rd263, %rd262;
setp.ne.s64	%p23, %rd262, 0;
@%p23 bra BB117_22;

mov.u64 %rd136, 4608;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd136;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd263, [retval0+0];


	}

BB117_22:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd263;

BB117_23:
add.s64 %rd35, %rd8, 1;
shl.b64 %rd137, %rd9, 2;
add.s64 %rd36, %rd78, %rd137;
bar.sync 0;
ld.shared.u64 %rd37, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];
shl.b64 %rd138, %rd35, 2;
sub.s64 %rd140, %rd137, %rd138;
setp.lt.s64	%p24, %rd140, 1;
@%p24 bra BB117_100;

add.s64 %rd272, %rd3, %rd138;
add.s64 %rd264, %rd78, %rd138;
mov.u64 %rd269, %rd264;
sub.s64 %rd142, %rd264, %rd36;
shr.u64 %rd143, %rd142, 2;
neg.s64 %rd144, %rd143;
cvt.u32.u64	%r22, %rd144;
mov.u32 %r23, 128;
min.s32 %r3, %r22, %r23;
mul.wide.s32 %rd145, %r1, 4;
add.s64 %rd41, %rd37, %rd145;
mov.f32 %f103, %f94;

BB117_25:
mov.f32 %f3, %f103;
mov.u64 %rd270, %rd272;
mov.u64 %rd44, %rd270;
mov.u64 %rd267, %rd269;
mov.u64 %rd43, %rd267;
mov.u64 %rd42, %rd264;
sub.s64 %rd146, %rd42, %rd36;
shr.u64 %rd147, %rd146, 2;
neg.s64 %rd148, %rd147;
cvt.u32.u64	%r24, %rd148;
mov.u32 %r25, 1152;
min.s32 %r4, %r24, %r25;
setp.eq.s32	%p25, %r4, 1152;
@%p25 bra BB117_49;
bra.uni BB117_26;

BB117_49:
add.s64 %rd196, %rd44, %rd145;
ld.global.f32 %f58, [%rd196];
st.f32 [%rd41], %f58;
ld.global.f32 %f59, [%rd196+512];
st.f32 [%rd41+512], %f59;
ld.global.f32 %f60, [%rd196+1024];
st.f32 [%rd41+1024], %f60;
ld.global.f32 %f61, [%rd196+1536];
st.f32 [%rd41+1536], %f61;
ld.global.f32 %f62, [%rd196+2048];
st.f32 [%rd41+2048], %f62;
ld.global.f32 %f63, [%rd196+2560];
st.f32 [%rd41+2560], %f63;
ld.global.f32 %f64, [%rd196+3072];
st.f32 [%rd41+3072], %f64;
ld.global.f32 %f65, [%rd196+3584];
st.f32 [%rd41+3584], %f65;
ld.global.f32 %f66, [%rd196+4096];
st.f32 [%rd41+4096], %f66;
bra.uni BB117_50;

BB117_26:
setp.lt.s32	%p26, %r4, 1;
@%p26 bra BB117_50;

mov.u64 %rd266, %rd37;
mov.u64 %rd265, %rd43;
mov.u64 %rd268, %rd43;
mov.u64 %rd271, %rd44;

BB117_28:
mov.u64 %rd50, %rd271;
mov.u64 %rd49, %rd268;
mov.u64 %rd47, %rd265;
mul.wide.s32 %rd149, %r4, 4;
add.s64 %rd150, %rd43, %rd149;
sub.s64 %rd151, %rd47, %rd150;
shr.s64 %rd152, %rd151, 2;
neg.s64 %rd51, %rd152;
setp.gt.s64	%p27, %rd51, 1151;
@%p27 bra BB117_47;
bra.uni BB117_29;

BB117_47:
add.s64 %rd190, %rd50, %rd145;
ld.global.f32 %f49, [%rd190];
add.s64 %rd191, %rd266, %rd145;
st.f32 [%rd191], %f49;
ld.global.f32 %f50, [%rd190+512];
st.f32 [%rd191+512], %f50;
ld.global.f32 %f51, [%rd190+1024];
st.f32 [%rd191+1024], %f51;
ld.global.f32 %f52, [%rd190+1536];
st.f32 [%rd191+1536], %f52;
ld.global.f32 %f53, [%rd190+2048];
st.f32 [%rd191+2048], %f53;
ld.global.f32 %f54, [%rd190+2560];
st.f32 [%rd191+2560], %f54;
ld.global.f32 %f55, [%rd190+3072];
st.f32 [%rd191+3072], %f55;
ld.global.f32 %f56, [%rd190+3584];
st.f32 [%rd191+3584], %f56;
ld.global.f32 %f57, [%rd190+4096];
st.f32 [%rd191+4096], %f57;
bra.uni BB117_48;

BB117_29:
cvt.s64.s32	%rd153, %r1;
setp.ge.s64	%p28, %rd153, %rd51;
@%p28 bra BB117_31;

add.s64 %rd155, %rd50, %rd145;
ld.global.f32 %f40, [%rd155];
add.s64 %rd156, %rd266, %rd145;
st.f32 [%rd156], %f40;

BB117_31:
add.s32 %r29, %r1, 128;
cvt.s64.s32	%rd157, %r29;
setp.ge.s64	%p29, %rd157, %rd51;
@%p29 bra BB117_33;

add.s64 %rd159, %rd50, %rd145;
ld.global.f32 %f41, [%rd159+512];
add.s64 %rd160, %rd266, %rd145;
st.f32 [%rd160+512], %f41;

BB117_33:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd161, %r32;
setp.ge.s64	%p30, %rd161, %rd51;
@%p30 bra BB117_35;

add.s64 %rd163, %rd50, %rd145;
ld.global.f32 %f42, [%rd163+1024];
add.s64 %rd164, %rd266, %rd145;
st.f32 [%rd164+1024], %f42;

BB117_35:
add.s32 %r35, %r1, 384;
cvt.s64.s32	%rd165, %r35;
setp.ge.s64	%p31, %rd165, %rd51;
@%p31 bra BB117_37;

add.s64 %rd167, %rd50, %rd145;
ld.global.f32 %f43, [%rd167+1536];
add.s64 %rd168, %rd266, %rd145;
st.f32 [%rd168+1536], %f43;

BB117_37:
add.s32 %r38, %r1, 512;
cvt.s64.s32	%rd169, %r38;
setp.ge.s64	%p32, %rd169, %rd51;
@%p32 bra BB117_39;

add.s64 %rd171, %rd50, %rd145;
ld.global.f32 %f44, [%rd171+2048];
add.s64 %rd172, %rd266, %rd145;
st.f32 [%rd172+2048], %f44;

BB117_39:
add.s32 %r41, %r1, 640;
cvt.s64.s32	%rd173, %r41;
setp.ge.s64	%p33, %rd173, %rd51;
@%p33 bra BB117_41;

add.s64 %rd175, %rd50, %rd145;
ld.global.f32 %f45, [%rd175+2560];
add.s64 %rd176, %rd266, %rd145;
st.f32 [%rd176+2560], %f45;

BB117_41:
add.s32 %r44, %r1, 768;
cvt.s64.s32	%rd177, %r44;
setp.ge.s64	%p34, %rd177, %rd51;
@%p34 bra BB117_43;

add.s64 %rd179, %rd50, %rd145;
ld.global.f32 %f46, [%rd179+3072];
add.s64 %rd180, %rd266, %rd145;
st.f32 [%rd180+3072], %f46;

BB117_43:
add.s32 %r47, %r1, 896;
cvt.s64.s32	%rd181, %r47;
setp.ge.s64	%p35, %rd181, %rd51;
@%p35 bra BB117_45;

add.s64 %rd183, %rd50, %rd145;
ld.global.f32 %f47, [%rd183+3584];
add.s64 %rd184, %rd266, %rd145;
st.f32 [%rd184+3584], %f47;

BB117_45:
add.s32 %r50, %r1, 1024;
cvt.s64.s32	%rd185, %r50;
setp.ge.s64	%p36, %rd185, %rd51;
@%p36 bra BB117_48;

add.s64 %rd187, %rd50, %rd145;
ld.global.f32 %f48, [%rd187+4096];
add.s64 %rd188, %rd266, %rd145;
st.f32 [%rd188+4096], %f48;

BB117_48:
add.s64 %rd52, %rd50, 4608;
add.s64 %rd266, %rd266, 4608;
add.s64 %rd265, %rd49, 4608;
mov.u64 %rd54, %rd265;
sub.s64 %rd194, %rd150, %rd265;
setp.gt.s64	%p37, %rd194, 0;
mov.u64 %rd268, %rd54;
mov.u64 %rd271, %rd52;
@%p37 bra BB117_28;

BB117_50:
bar.sync 0;
mad.lo.s32 %r54, %r1, -9, %r4;
mov.u32 %r55, 9;
min.s32 %r56, %r54, %r55;
mov.u32 %r57, 0;
max.s32 %r6, %r56, %r57;
setp.eq.s32	%p38, %r6, 0;
@%p38 bra BB117_67;

mul.lo.s32 %r59, %r1, 9;
mul.wide.s32 %rd197, %r59, 4;
add.s64 %rd198, %rd37, %rd197;
ld.f32 %f83, [%rd198];
add.s32 %r7, %r6, -1;
setp.lt.s32	%p39, %r7, 1;
@%p39 bra BB117_53;

ld.f32 %f67, [%rd198+4];
add.f32 %f83, %f83, %f67;

BB117_53:
setp.lt.s32	%p40, %r7, 2;
@%p40 bra BB117_55;

ld.f32 %f68, [%rd198+8];
add.f32 %f83, %f83, %f68;

BB117_55:
setp.lt.s32	%p41, %r7, 3;
@%p41 bra BB117_57;

ld.f32 %f69, [%rd198+12];
add.f32 %f83, %f83, %f69;

BB117_57:
setp.lt.s32	%p42, %r7, 4;
@%p42 bra BB117_59;

ld.f32 %f70, [%rd198+16];
add.f32 %f83, %f83, %f70;

BB117_59:
setp.lt.s32	%p43, %r7, 5;
@%p43 bra BB117_61;

ld.f32 %f71, [%rd198+20];
add.f32 %f83, %f83, %f71;

BB117_61:
setp.lt.s32	%p44, %r7, 6;
@%p44 bra BB117_63;

ld.f32 %f72, [%rd198+24];
add.f32 %f83, %f83, %f72;

BB117_63:
setp.lt.s32	%p45, %r7, 7;
@%p45 bra BB117_65;

ld.f32 %f73, [%rd198+28];
add.f32 %f83, %f83, %f73;

BB117_65:
setp.lt.s32	%p46, %r7, 8;
@%p46 bra BB117_67;

ld.f32 %f74, [%rd198+32];
add.f32 %f83, %f83, %f74;

BB117_67:
bar.sync 0;
@%p38 bra BB117_69;

st.f32 [%rd41], %f83;

BB117_69:
setp.lt.s32	%p3, %r1, %r3;
bar.sync 0;
mov.f32 %f102, %f3;
@!%p3 bra BB117_71;
bra.uni BB117_70;

BB117_70:
ld.f32 %f21, [%rd41];
mov.f32 %f102, %f21;

BB117_71:
mov.f32 %f87, %f102;
mov.f32 %f101, %f87;
bar.sync 0;
setp.gt.s32	%p48, %r1, 0;
setp.le.s32	%p49, %r1, %r3;
and.pred %p50, %p49, %p48;
@!%p50 bra BB117_73;
bra.uni BB117_72;

BB117_72:
ld.f32 %f75, [%rd41+-4];
add.f32 %f101, %f101, %f75;

BB117_73:
mov.f32 %f100, %f101;
bar.sync 0;
setp.ge.s32	%p51, %r1, %r3;
@%p51 bra BB117_75;

st.f32 [%rd41], %f100;

BB117_75:
bar.sync 0;
add.s32 %r76, %r1, -2;
setp.lt.s32	%p52, %r76, %r3;
setp.gt.s32	%p53, %r1, 1;
and.pred %p54, %p52, %p53;
@!%p54 bra BB117_77;
bra.uni BB117_76;

BB117_76:
ld.f32 %f76, [%rd41+-8];
add.f32 %f100, %f100, %f76;

BB117_77:
mov.f32 %f99, %f100;
bar.sync 0;
@%p51 bra BB117_79;

st.f32 [%rd41], %f99;

BB117_79:
bar.sync 0;
add.s32 %r77, %r1, -4;
setp.lt.s32	%p56, %r77, %r3;
setp.gt.s32	%p57, %r1, 3;
and.pred %p58, %p56, %p57;
@!%p58 bra BB117_81;
bra.uni BB117_80;

BB117_80:
ld.f32 %f77, [%rd41+-16];
add.f32 %f99, %f99, %f77;

BB117_81:
mov.f32 %f98, %f99;
bar.sync 0;
@%p51 bra BB117_83;

st.f32 [%rd41], %f98;

BB117_83:
bar.sync 0;
add.s32 %r78, %r1, -8;
setp.lt.s32	%p60, %r78, %r3;
setp.gt.s32	%p61, %r1, 7;
and.pred %p62, %p60, %p61;
@!%p62 bra BB117_85;
bra.uni BB117_84;

BB117_84:
ld.f32 %f78, [%rd41+-32];
add.f32 %f98, %f98, %f78;

BB117_85:
mov.f32 %f97, %f98;
bar.sync 0;
@%p51 bra BB117_87;

st.f32 [%rd41], %f97;

BB117_87:
bar.sync 0;
add.s32 %r79, %r1, -16;
setp.lt.s32	%p64, %r79, %r3;
setp.gt.s32	%p65, %r1, 15;
and.pred %p66, %p64, %p65;
@!%p66 bra BB117_89;
bra.uni BB117_88;

BB117_88:
ld.f32 %f79, [%rd41+-64];
add.f32 %f97, %f97, %f79;

BB117_89:
mov.f32 %f96, %f97;
bar.sync 0;
@%p51 bra BB117_91;

st.f32 [%rd41], %f96;

BB117_91:
bar.sync 0;
add.s32 %r80, %r1, -32;
setp.lt.s32	%p68, %r80, %r3;
setp.gt.s32	%p69, %r1, 31;
and.pred %p70, %p68, %p69;
@!%p70 bra BB117_93;
bra.uni BB117_92;

BB117_92:
ld.f32 %f80, [%rd41+-128];
add.f32 %f96, %f96, %f80;

BB117_93:
mov.f32 %f95, %f96;
bar.sync 0;
@%p51 bra BB117_95;

st.f32 [%rd41], %f95;

BB117_95:
bar.sync 0;
add.s32 %r81, %r1, -64;
setp.lt.s32	%p72, %r81, %r3;
setp.gt.s32	%p73, %r1, 63;
and.pred %p74, %p72, %p73;
@!%p74 bra BB117_97;
bra.uni BB117_96;

BB117_96:
ld.f32 %f81, [%rd41+-256];
add.f32 %f95, %f95, %f81;

BB117_97:
bar.sync 0;
@%p51 bra BB117_99;

st.f32 [%rd41], %f95;

BB117_99:
bar.sync 0;
add.s32 %r82, %r3, -1;
mul.wide.s32 %rd215, %r82, 4;
add.s64 %rd216, %rd37, %rd215;
ld.f32 %f82, [%rd216];
add.f32 %f103, %f3, %f82;
bar.sync 0;
add.s64 %rd272, %rd44, 4608;
add.s64 %rd264, %rd43, 4608;
mov.u64 %rd269, %rd264;
sub.s64 %rd217, %rd36, %rd264;
setp.gt.s64	%p76, %rd217, 0;
mov.f32 %f94, %f103;
@%p76 bra BB117_25;

BB117_100:
@%p5 bra BB117_116;


	{ 
.reg .pred p; 
isspacep.shared p, %rd37; 
selp.u32 %r84, 1, 0, p; 
} 


	setp.eq.s32	%p78, %r84, 0;
@%p78 bra BB117_115;

mov.u64 %rd219, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd220, %rd219;
sub.s64 %rd60, %rd37, %rd220;
setp.eq.s64	%p79, %rd37, 0;
@%p79 bra BB117_116;

add.s64 %rd221, %rd60, -16;
add.s64 %rd223, %rd219, %rd221;
add.s64 %rd62, %rd220, %rd221;
ld.shared.u8 %rs30, [%rd223];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd223], %rs31;
ld.shared.u64 %rd63, [%rd223+8];
setp.eq.s64	%p80, %rd63, 0;
mov.u64 %rd276, %rd62;
@%p80 bra BB117_109;

mov.u64 %rd64, %rd62;
ld.u8 %rs32, [%rd63];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p81, %rs33, 1;
mov.u64 %rd276, %rd64;
@!%p81 bra BB117_109;
bra.uni BB117_105;

BB117_105:
ld.u64 %rd66, [%rd63];
shr.u64 %rd67, %rd66, 1;
add.s64 %rd68, %rd63, 16;
add.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd225, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p82, %rd69, %rd225;
mov.u64 %rd276, %rd63;
@%p82 bra BB117_109;

ld.u8 %rs34, [%rd69];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p83, %rs35, 1;
mov.u64 %rd273, %rd63;
mov.u64 %rd276, %rd273;
@!%p83 bra BB117_109;
bra.uni BB117_107;

BB117_107:
ld.u64 %rd226, [%rd69];
shr.u64 %rd227, %rd226, 1;
add.s64 %rd228, %rd227, %rd67;
add.s64 %rd229, %rd228, 16;
shl.b64 %rd230, %rd229, 1;
and.b64 %rd231, %rd66, 1;
or.b64 %rd232, %rd230, %rd231;
st.u64 [%rd63], %rd232;
and.b64 %rd70, %rd229, 9223372036854775807;
add.s64 %rd233, %rd68, %rd70;
ld.shared.u64 %rd234, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p84, %rd233, %rd234;
mov.u64 %rd274, %rd63;
mov.u64 %rd276, %rd274;
@%p84 bra BB117_109;

add.s64 %rd235, %rd70, %rd68;
st.u64 [%rd235+8], %rd63;
mov.u64 %rd276, %rd63;

BB117_109:
ld.u64 %rd73, [%rd276];
shr.u64 %rd74, %rd73, 1;
add.s64 %rd75, %rd276, 16;
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd236, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p85, %rd76, %rd236;
@%p85 bra BB117_113;

ld.u8 %rs36, [%rd76];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p86, %rs37, 1;
@!%p86 bra BB117_116;
bra.uni BB117_111;

BB117_111:
ld.u64 %rd237, [%rd76];
shr.u64 %rd238, %rd237, 1;
add.s64 %rd239, %rd238, %rd74;
add.s64 %rd240, %rd239, 16;
shl.b64 %rd241, %rd240, 1;
and.b64 %rd242, %rd73, 1;
or.b64 %rd243, %rd241, %rd242;
st.u64 [%rd276], %rd243;
and.b64 %rd77, %rd240, 9223372036854775807;
add.s64 %rd244, %rd75, %rd77;
ld.shared.u64 %rd245, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p87, %rd244, %rd245;
@%p87 bra BB117_116;

add.s64 %rd246, %rd77, %rd75;
st.u64 [%rd246+8], %rd276;
bra.uni BB117_116;

BB117_115:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd37;
call.uni 
free, 
(
param0
);


	}

BB117_116:
setp.eq.s32	%p4, %r1, 0;
bar.sync 0;
@!%p4 bra BB117_118;
bra.uni BB117_117;

BB117_117:
cvta.to.global.u64 %rd247, %rd84;
shl.b64 %rd248, %rd7, 2;
add.s64 %rd249, %rd247, %rd248;
st.global.f32 [%rd249], %f94;

BB117_118:
ret;

BB117_113:
setp.lt.u64	%p88, %rd76, %rd276;
@%p88 bra BB117_116;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd276;
bra.uni BB117_116;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB118_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB118_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB118_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB118_4:
ld.global.f32 %f1, [%rd20];
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB118_4;

BB118_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIfEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB119_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB119_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB119_4;

BB119_3:
ld.global.f32 %f1, [%rd26];
st.global.f32 [%rd25], %f1;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB119_3;

BB119_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIfENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIfENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 256, 1, 1
{
.local .align 4 .b8 __local_depot120[12];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<195>;
.reg .b16 %rs<39>;
.reg .f32 %f<267>;
.reg .b32 %r<89>;
.reg .b64 %rd<487>;


mov.u64 %rd486, __local_depot120;
cvta.local.u64 %SP, %rd486;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIfENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd156, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIfENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd157, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIfENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIfENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd157;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p24, %r1, 0;
mov.u64 %rd158, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd159, %rd158;
setp.eq.s64	%p25, %rd159, 0;
or.pred %p26, %p24, %p25;
@%p26 bra BB120_2;

cvt.s64.s32	%rd160, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r28;
mov.u64 %rd161, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd162, %rd161;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd162;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd160;

BB120_2:
bar.sync 0;
bfe.s64 %rd163, %rd156, 0, 62;
setp.lt.s64	%p27, %rd163, 1;
@%p27 bra BB120_276;

ld.global.f32 %f264, [%rd2];
bar.sync 0;
@%p24 bra BB120_5;

st.global.f32 [%rd3], %f264;

BB120_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB120_26;
bra.uni BB120_6;

BB120_6:
ld.shared.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd435, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd442, %rd435;
setp.eq.s64	%p29, %rd5, %rd442;
mov.u64 %rd440, %rd5;
@%p29 bra BB120_10;

mov.u64 %rd441, %rd440;

BB120_8:
mov.u64 %rd437, %rd442;
mov.u64 %rd440, %rd441;
mov.u64 %rd441, %rd437;
ld.shared.u8 %rs23, [%rd435];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p30, %rs24, 1;
not.pred %p31, %p30;
ld.shared.u64 %rd10, [%rd435];
setp.lt.u64	%p32, %rd10, 6144;
or.pred %p33, %p31, %p32;
@!%p33 bra BB120_10;
bra.uni BB120_9;

BB120_9:
shr.u64 %rd166, %rd10, 1;
add.s64 %rd167, %rd435, %rd166;
add.s64 %rd435, %rd167, 16;
add.s64 %rd168, %rd441, %rd166;
add.s64 %rd442, %rd168, 16;
setp.ne.s64	%p34, %rd442, %rd5;
mov.u64 %rd440, %rd441;
@%p34 bra BB120_8;

BB120_10:
setp.eq.s64	%p36, %rd440, %rd5;
mov.pred %p194, 0;
@%p36 bra BB120_12;

ld.u64 %rd170, [%rd440];
shr.u64 %rd171, %rd170, 1;
add.s64 %rd172, %rd440, %rd171;
add.s64 %rd446, %rd172, 16;
setp.ne.s64	%p194, %rd446, %rd5;

BB120_12:
@%p194 bra BB120_18;
bra.uni BB120_13;

BB120_18:
ld.u64 %rd21, [%rd446];
and.b64 %rd187, %rd21, -32;
setp.eq.s64	%p40, %rd187, 6144;
cvt.u16.u64	%rs38, %rd21;
@%p40 bra BB120_21;

add.s64 %rd22, %rd446, 16;
ld.u64 %rd188, [%rd446+3088];
and.b64 %rd189, %rd188, 1;
add.s64 %rd190, %rd21, -6176;
and.b64 %rd191, %rd190, -2;
or.b64 %rd192, %rd189, %rd191;
st.u64 [%rd446+3088], %rd192;
st.u64 [%rd446+3096], %rd446;
cvt.u16.u64	%rs26, %rd190;
or.b16 %rs27, %rs26, 1;
and.b64 %rd193, %rd21, 1;
or.b64 %rd194, %rd193, 6144;
st.u64 [%rd446], %rd194;
st.u8 [%rd446+3088], %rs27;
ld.u64 %rd195, [%rd446+3088];
shr.u64 %rd23, %rd195, 1;
add.s64 %rd196, %rd23, %rd22;
add.s64 %rd197, %rd196, 3088;
ld.shared.u64 %rd198, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p41, %rd197, %rd198;
cvt.u16.u64	%rs28, %rd21;
and.b16 %rs38, %rs28, 1;
@%p41 bra BB120_21;

add.s64 %rd199, %rd22, 3072;
st.u64 [%rd196+3096], %rd199;
ld.u8 %rs38, [%rd446];

BB120_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd446], %rs29;
bra.uni BB120_22;

BB120_13:
mov.u64 %rd174, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd175, %rd174;
sub.s64 %rd176, %rd5, %rd175;
add.s64 %rd177, %rd176, 3088;
ld.shared.u64 %rd178, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p37, %rd177, %rd178;
mov.u64 %rd444, -1;
mov.u64 %rd445, %rd5;
@%p37 bra BB120_15;

add.s64 %rd16, %rd5, 3088;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd16;
mov.u64 %rd444, %rd16;
mov.u64 %rd445, %rd16;

BB120_15:
mov.u64 %rd17, %rd445;
setp.eq.s64	%p38, %rd444, -1;
@%p38 bra BB120_17;

mov.u64 %rd179, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd180, %rd179;
sub.s64 %rd181, %rd5, %rd180;
add.s64 %rd182, %rd179, %rd181;
ld.shared.u64 %rd183, [%rd182];
and.b64 %rd184, %rd183, 1;
or.b64 %rd185, %rd184, 6144;
st.shared.u64 [%rd182], %rd185;
st.shared.u64 [%rd182+8], %rd440;
mov.u16 %rs25, 0;
st.shared.u8 [%rd182], %rs25;

BB120_17:
mov.u64 %rd446, %rd5;
setp.eq.s64	%p39, %rd5, %rd17;
mov.u64 %rd447, 0;
@%p39 bra BB120_23;

BB120_22:
add.s64 %rd447, %rd446, 16;

BB120_23:
mov.u64 %rd448, %rd447;
setp.ne.s64	%p42, %rd447, 0;
@%p42 bra BB120_25;

mov.u64 %rd201, 3072;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd201;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd448, [retval0+0];


	}

BB120_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd448;

BB120_26:
shl.b64 %rd202, %rd156, 2;
add.s64 %rd30, %rd1, %rd202;
add.s64 %rd477, %rd2, 4;
add.s64 %rd470, %rd1, 4;
add.s64 %rd461, %rd3, 4;
bar.sync 0;
ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p43, %r29, 0;
mov.u64 %rd205, 4;
sub.s64 %rd35, %rd205, %rd202;
@%p43 bra BB120_143;

setp.gt.s64	%p44, %rd35, -1;
@%p44 bra BB120_259;

mov.u64 %rd206, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd207, %rd206;
sub.s64 %rd208, %rd34, %rd207;
add.s64 %rd209, %rd206, %rd208;
mov.u64 %rd449, %rd470;
mul.wide.s32 %rd210, %r1, 4;
add.s64 %rd37, %rd209, %rd210;

BB120_29:
mov.f32 %f2, %f264;
mov.u64 %rd472, %rd477;
mov.u64 %rd40, %rd472;
mov.u64 %rd465, %rd470;
mov.u64 %rd39, %rd465;
mov.u64 %rd458, %rd461;
mov.u64 %rd41, %rd458;
mov.u64 %rd38, %rd449;
sub.s64 %rd211, %rd30, %rd38;
shr.u64 %rd212, %rd211, 2;
cvt.u32.u64	%r30, %rd212;
mov.u32 %r31, 768;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p45, %r2, 768;
@%p45 bra BB120_41;
bra.uni BB120_30;

BB120_41:
add.s64 %rd238, %rd40, %rd210;
ld.global.f32 %f118, [%rd238];
ld.global.f32 %f119, [%rd238+1024];
ld.global.f32 %f120, [%rd238+2048];
st.shared.f32 [%rd37], %f118;
st.shared.f32 [%rd37+1024], %f119;
st.shared.f32 [%rd37+2048], %f120;
mov.u64 %rd452, 768;
bra.uni BB120_42;

BB120_30:
cvt.s64.s32	%rd452, %r2;
setp.lt.s32	%p46, %r2, 1;
@%p46 bra BB120_42;

mov.u64 %rd450, %rd39;
mov.u64 %rd451, %rd209;
mov.u64 %rd469, %rd39;
mov.u64 %rd476, %rd40;

BB120_32:
mov.u64 %rd48, %rd476;
mov.u64 %rd47, %rd469;
mov.u64 %rd46, %rd451;
mov.u64 %rd45, %rd450;
mul.wide.s32 %rd216, %r2, 4;
add.s64 %rd217, %rd39, %rd216;
sub.s64 %rd49, %rd217, %rd45;
setp.gt.s64	%p47, %rd49, 3068;
@%p47 bra BB120_39;
bra.uni BB120_33;

BB120_39:
add.s64 %rd231, %rd48, %rd210;
ld.global.f32 %f115, [%rd231];
add.s64 %rd232, %rd46, %rd210;
ld.global.f32 %f116, [%rd231+1024];
ld.global.f32 %f117, [%rd231+2048];
st.shared.f32 [%rd232], %f115;
st.shared.f32 [%rd232+1024], %f116;
st.shared.f32 [%rd232+2048], %f117;
bra.uni BB120_40;

BB120_33:
shr.s64 %rd50, %rd49, 2;
cvt.s64.s32	%rd218, %r1;
setp.ge.s64	%p48, %rd218, %rd50;
@%p48 bra BB120_35;

add.s64 %rd220, %rd48, %rd210;
ld.global.f32 %f112, [%rd220];
add.s64 %rd221, %rd46, %rd210;
st.shared.f32 [%rd221], %f112;

BB120_35:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd222, %r32;
setp.ge.s64	%p49, %rd222, %rd50;
@%p49 bra BB120_37;

add.s64 %rd224, %rd48, %rd210;
ld.global.f32 %f113, [%rd224+1024];
add.s64 %rd225, %rd46, %rd210;
st.shared.f32 [%rd225+1024], %f113;

BB120_37:
add.s32 %r33, %r1, 512;
cvt.s64.s32	%rd226, %r33;
setp.ge.s64	%p50, %rd226, %rd50;
@%p50 bra BB120_40;

add.s64 %rd228, %rd48, %rd210;
ld.global.f32 %f114, [%rd228+2048];
add.s64 %rd229, %rd46, %rd210;
st.shared.f32 [%rd229+2048], %f114;

BB120_40:
add.s64 %rd52, %rd48, 3072;
add.s64 %rd53, %rd46, 3072;
add.s64 %rd450, %rd47, 3072;
mov.u64 %rd54, %rd450;
sub.s64 %rd235, %rd450, %rd217;
setp.lt.s64	%p51, %rd235, 0;
mov.u64 %rd451, %rd53;
mov.u64 %rd469, %rd54;
mov.u64 %rd476, %rd52;
@%p51 bra BB120_32;

BB120_42:
bar.sync 0;
shl.b64 %rd241, %rd452, 2;
add.s64 %rd60, %rd34, %rd241;
sub.s64 %rd242, %rd60, %rd34;
shr.u64 %rd243, %rd242, 2;
cvt.u32.u64	%r3, %rd243;
cvt.s64.s32	%rd61, %r1;
mul.wide.s32 %rd244, %r1, -3;
add.s64 %rd245, %rd243, %rd244;
cvt.u32.u64	%r34, %rd245;
mov.u32 %r35, 3;
min.s32 %r4, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r5, %r4, %r36;
setp.gt.u32	%p52, %r5, 2;
@%p52 bra BB120_49;
bra.uni BB120_43;

BB120_49:
add.s64 %rd270, %rd206, %rd208;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd271, %r40, 4;
add.s64 %rd272, %rd270, %rd271;
ld.shared.f32 %f124, [%rd272];
add.u64 %rd273, %SP, 0;
cvta.to.local.u64 %rd274, %rd273;
ld.shared.f32 %f125, [%rd272+4];
ld.shared.f32 %f126, [%rd272+8];
st.local.f32 [%rd274], %f124;
st.local.f32 [%rd274+4], %f125;
st.local.f32 [%rd274+8], %f126;
bra.uni BB120_50;

BB120_43:
add.u64 %rd246, %SP, 0;
cvta.to.local.u64 %rd453, %rd246;
setp.lt.s32	%p53, %r4, 1;
@%p53 bra BB120_45;

add.s64 %rd250, %rd206, %rd208;
mul.lo.s32 %r37, %r1, 3;
mul.wide.s32 %rd251, %r37, 4;
add.s64 %rd252, %rd250, %rd251;
ld.shared.f32 %f121, [%rd252];
cvta.to.local.u64 %rd254, %rd246;
st.local.f32 [%rd254], %f121;
add.s64 %rd453, %rd254, 4;

BB120_45:
setp.lt.s32	%p54, %r5, 2;
@%p54 bra BB120_47;

add.s64 %rd258, %rd206, %rd208;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd259, %r38, 4;
add.s64 %rd260, %rd258, %rd259;
ld.shared.f32 %f122, [%rd260+4];
st.local.f32 [%rd453], %f122;
add.s64 %rd453, %rd453, 4;

BB120_47:
setp.lt.s32	%p55, %r5, 3;
@%p55 bra BB120_50;

add.s64 %rd264, %rd206, %rd208;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd265, %r39, 4;
add.s64 %rd266, %rd264, %rd265;
ld.shared.f32 %f123, [%rd266+8];
st.local.f32 [%rd453], %f123;

BB120_50:
setp.eq.s32	%p56, %r5, 0;
@%p56 bra BB120_55;

add.u64 %rd275, %SP, 0;
cvta.to.local.u64 %rd276, %rd275;
ld.local.f32 %f216, [%rd276];
mul.wide.u32 %rd277, %r5, 4;
add.s64 %rd278, %rd277, 17179869180;
shr.u64 %rd279, %rd278, 2;
cvt.u32.u64	%r6, %rd279;
setp.lt.s32	%p57, %r6, 1;
@%p57 bra BB120_53;

ld.local.f32 %f128, [%rd276+4];
add.f32 %f216, %f216, %f128;

BB120_53:
setp.lt.s32	%p58, %r6, 2;
@%p58 bra BB120_55;

ld.local.f32 %f129, [%rd276+8];
add.f32 %f216, %f216, %f129;

BB120_55:
bar.sync 0;
@%p56 bra BB120_57;

st.shared.f32 [%rd37], %f216;

BB120_57:
bar.sync 0;
setp.gt.s32	%p60, %r3, 767;
mov.u32 %r87, 256;
@%p60 bra BB120_59;

add.s32 %r42, %r3, 2;
mul.hi.s32 %r43, %r42, 1431655766;
shr.u32 %r44, %r43, 31;
add.s32 %r87, %r43, %r44;

BB120_59:
add.s64 %rd454, %rd206, %rd208;
add.s64 %rd67, %rd454, %rd241;
setp.eq.s32	%p61, %r87, 256;
@%p61 bra BB120_101;
bra.uni BB120_60;

BB120_101:
@%p24 bra BB120_103;

ld.shared.f32 %f140, [%rd454];
add.f32 %f141, %f2, %f140;
st.shared.f32 [%rd454], %f141;

BB120_103:
setp.lt.s32	%p12, %r1, 1;
ld.shared.f32 %f215, [%rd37];
bar.sync 0;
@%p12 bra BB120_105;

ld.shared.f32 %f142, [%rd37+-4];
add.f32 %f215, %f215, %f142;

BB120_105:
bar.sync 0;
st.shared.f32 [%rd37], %f215;
bar.sync 0;
setp.lt.s32	%p94, %r1, 2;
@%p94 bra BB120_107;

ld.shared.f32 %f143, [%rd37+-8];
add.f32 %f215, %f215, %f143;

BB120_107:
bar.sync 0;
st.shared.f32 [%rd37], %f215;
bar.sync 0;
setp.lt.s32	%p95, %r1, 4;
@%p95 bra BB120_109;

ld.shared.f32 %f144, [%rd37+-16];
add.f32 %f215, %f215, %f144;

BB120_109:
bar.sync 0;
st.shared.f32 [%rd37], %f215;
bar.sync 0;
setp.lt.s32	%p96, %r1, 8;
@%p96 bra BB120_111;

ld.shared.f32 %f145, [%rd37+-32];
add.f32 %f215, %f215, %f145;

BB120_111:
bar.sync 0;
st.shared.f32 [%rd37], %f215;
bar.sync 0;
setp.lt.s32	%p97, %r1, 16;
@%p97 bra BB120_113;

ld.shared.f32 %f146, [%rd37+-64];
add.f32 %f215, %f215, %f146;

BB120_113:
bar.sync 0;
st.shared.f32 [%rd37], %f215;
bar.sync 0;
setp.lt.s32	%p98, %r1, 32;
@%p98 bra BB120_115;

ld.shared.f32 %f147, [%rd37+-128];
add.f32 %f215, %f215, %f147;

BB120_115:
bar.sync 0;
st.shared.f32 [%rd37], %f215;
bar.sync 0;
setp.lt.s32	%p99, %r1, 64;
@%p99 bra BB120_117;

ld.shared.f32 %f148, [%rd37+-256];
add.f32 %f215, %f215, %f148;

BB120_117:
bar.sync 0;
st.shared.f32 [%rd37], %f215;
bar.sync 0;
setp.lt.s32	%p100, %r1, 128;
@%p100 bra BB120_119;

ld.shared.f32 %f149, [%rd37+-512];
add.f32 %f215, %f215, %f149;

BB120_119:
bar.sync 0;
st.shared.f32 [%rd37], %f215;
bar.sync 0;
ld.shared.f32 %f265, [%rd454+1020];
mov.f32 %f254, %f2;
@%p1 bra BB120_121;

ld.shared.f32 %f254, [%rd37+-4];

BB120_121:
bar.sync 0;
st.shared.f32 [%rd37], %f254;
bar.sync 0;
bra.uni BB120_122;

BB120_60:
@%p24 bra BB120_62;

ld.shared.f32 %f130, [%rd454];
add.f32 %f131, %f2, %f130;
st.shared.f32 [%rd454], %f131;

BB120_62:
setp.ge.s32	%p63, %r1, %r87;
mov.f32 %f263, %f2;
@%p63 bra BB120_64;

ld.shared.f32 %f8, [%rd37];
mov.f32 %f263, %f8;

BB120_64:
mov.f32 %f224, %f263;
mov.f32 %f262, %f224;
bar.sync 0;
setp.le.s32	%p64, %r1, %r87;
setp.gt.s32	%p65, %r1, 0;
and.pred %p66, %p64, %p65;
@!%p66 bra BB120_66;
bra.uni BB120_65;

BB120_65:
ld.shared.f32 %f132, [%rd37+-4];
add.f32 %f262, %f262, %f132;

BB120_66:
mov.f32 %f261, %f262;
bar.sync 0;
@%p63 bra BB120_68;

st.shared.f32 [%rd37], %f261;

BB120_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r45, %r1, -2;
setp.lt.s32	%p68, %r45, %r87;
and.pred %p69, %p68, %p4;
@!%p69 bra BB120_70;
bra.uni BB120_69;

BB120_69:
ld.shared.f32 %f133, [%rd37+-8];
add.f32 %f261, %f261, %f133;

BB120_70:
mov.f32 %f260, %f261;
bar.sync 0;
@%p63 bra BB120_72;

st.shared.f32 [%rd37], %f260;

BB120_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r46, %r1, -4;
setp.lt.s32	%p71, %r46, %r87;
and.pred %p72, %p71, %p5;
@!%p72 bra BB120_74;
bra.uni BB120_73;

BB120_73:
ld.shared.f32 %f134, [%rd37+-16];
add.f32 %f260, %f260, %f134;

BB120_74:
mov.f32 %f259, %f260;
bar.sync 0;
@%p63 bra BB120_76;

st.shared.f32 [%rd37], %f259;

BB120_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r47, %r1, -8;
setp.lt.s32	%p74, %r47, %r87;
and.pred %p75, %p74, %p6;
@!%p75 bra BB120_78;
bra.uni BB120_77;

BB120_77:
ld.shared.f32 %f135, [%rd37+-32];
add.f32 %f259, %f259, %f135;

BB120_78:
mov.f32 %f258, %f259;
bar.sync 0;
@%p63 bra BB120_80;

st.shared.f32 [%rd37], %f258;

BB120_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r48, %r1, -16;
setp.lt.s32	%p77, %r48, %r87;
and.pred %p78, %p77, %p7;
@!%p78 bra BB120_82;
bra.uni BB120_81;

BB120_81:
ld.shared.f32 %f136, [%rd37+-64];
add.f32 %f258, %f258, %f136;

BB120_82:
mov.f32 %f257, %f258;
bar.sync 0;
@%p63 bra BB120_84;

st.shared.f32 [%rd37], %f257;

BB120_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r49, %r1, -32;
setp.lt.s32	%p80, %r49, %r87;
and.pred %p81, %p80, %p8;
@!%p81 bra BB120_86;
bra.uni BB120_85;

BB120_85:
ld.shared.f32 %f137, [%rd37+-128];
add.f32 %f257, %f257, %f137;

BB120_86:
mov.f32 %f256, %f257;
bar.sync 0;
@%p63 bra BB120_88;

st.shared.f32 [%rd37], %f256;

BB120_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r50, %r1, -64;
setp.lt.s32	%p83, %r50, %r87;
and.pred %p84, %p83, %p9;
@!%p84 bra BB120_90;
bra.uni BB120_89;

BB120_89:
ld.shared.f32 %f138, [%rd37+-256];
add.f32 %f256, %f256, %f138;

BB120_90:
mov.f32 %f255, %f256;
bar.sync 0;
@%p63 bra BB120_92;

st.shared.f32 [%rd37], %f255;

BB120_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r51, %r1, -128;
setp.lt.s32	%p86, %r51, %r87;
and.pred %p87, %p86, %p10;
@!%p87 bra BB120_94;
bra.uni BB120_93;

BB120_93:
ld.shared.f32 %f139, [%rd37+-512];
add.f32 %f255, %f255, %f139;

BB120_94:
bar.sync 0;
@%p63 bra BB120_96;

st.shared.f32 [%rd37], %f255;

BB120_96:
setp.lt.s32	%p11, %r1, %r87;
bar.sync 0;
add.s32 %r52, %r87, -1;
mul.wide.s32 %rd289, %r52, 4;
add.s64 %rd290, %rd454, %rd289;
ld.shared.f32 %f265, [%rd290];
not.pred %p89, %p11;
or.pred %p91, %p1, %p89;
selp.f32	%f214, %f2, %f255, %p11;
@%p91 bra BB120_98;

ld.shared.f32 %f214, [%rd37+-4];

BB120_98:
bar.sync 0;
@%p63 bra BB120_100;

st.shared.f32 [%rd37], %f214;

BB120_100:
bar.sync 0;

BB120_122:
mov.f32 %f264, %f265;
@%p56 bra BB120_124;

ld.shared.f32 %f216, [%rd37];

BB120_124:
add.u64 %rd291, %SP, 0;
cvta.to.local.u64 %rd70, %rd291;
bar.sync 0;
mul.wide.s32 %rd292, %r5, 4;
add.s64 %rd72, %rd70, %rd292;
setp.ge.u64	%p103, %rd70, %rd72;
@%p103 bra BB120_126;

ld.local.f32 %f150, [%rd70];
add.f32 %f216, %f216, %f150;
add.s64 %rd298, %rd206, %rd208;
mul.lo.s32 %r53, %r1, 3;
mul.wide.s32 %rd299, %r53, 4;
add.s64 %rd300, %rd298, %rd299;
st.shared.f32 [%rd300], %f216;

BB120_126:
add.s64 %rd73, %rd70, 4;
setp.ge.u64	%p104, %rd73, %rd72;
@%p104 bra BB120_128;

ld.local.f32 %f151, [%rd70+4];
add.f32 %f216, %f216, %f151;
add.s64 %rd306, %rd206, %rd208;
mul.lo.s32 %r54, %r1, 3;
mul.wide.s32 %rd307, %r54, 4;
add.s64 %rd308, %rd306, %rd307;
st.shared.f32 [%rd308+4], %f216;

BB120_128:
add.s64 %rd309, %rd73, 4;
setp.ge.u64	%p105, %rd309, %rd72;
@%p105 bra BB120_130;

ld.local.f32 %f152, [%rd70+8];
add.f32 %f153, %f216, %f152;
add.s64 %rd315, %rd206, %rd208;
mul.lo.s32 %r55, %r1, 3;
mul.wide.s32 %rd316, %r55, 4;
add.s64 %rd317, %rd315, %rd316;
st.shared.f32 [%rd317+8], %f153;

BB120_130:
bar.sync 0;
@%p45 bra BB120_141;
bra.uni BB120_131;

BB120_141:
add.s64 %rd326, %rd41, %rd210;
ld.shared.f32 %f160, [%rd37];
ld.shared.f32 %f161, [%rd37+1024];
ld.shared.f32 %f162, [%rd37+2048];
st.global.f32 [%rd326], %f160;
st.global.f32 [%rd326+1024], %f161;
st.global.f32 [%rd326+2048], %f162;
bra.uni BB120_142;

BB120_131:
mov.u64 %rd455, %rd34;
setp.ge.u64	%p106, %rd454, %rd67;
mov.u64 %rd460, %rd41;
@%p106 bra BB120_142;

BB120_132:
mov.u64 %rd78, %rd460;
sub.s64 %rd79, %rd60, %rd455;
setp.gt.s64	%p107, %rd79, 3068;
shl.b64 %rd321, %rd61, 2;
add.s64 %rd80, %rd454, %rd321;
add.s64 %rd81, %rd78, %rd321;
@%p107 bra BB120_139;
bra.uni BB120_133;

BB120_139:
ld.shared.f32 %f157, [%rd80];
ld.shared.f32 %f158, [%rd80+1024];
ld.shared.f32 %f159, [%rd80+2048];
st.global.f32 [%rd81], %f157;
st.global.f32 [%rd81+1024], %f158;
st.global.f32 [%rd81+2048], %f159;
bra.uni BB120_140;

BB120_133:
shr.s64 %rd82, %rd79, 2;
setp.ge.s64	%p108, %rd61, %rd82;
@%p108 bra BB120_135;

ld.shared.f32 %f154, [%rd80];
st.global.f32 [%rd81], %f154;

BB120_135:
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd323, %r56;
setp.ge.s64	%p109, %rd323, %rd82;
@%p109 bra BB120_137;

ld.shared.f32 %f155, [%rd80+1024];
st.global.f32 [%rd81+1024], %f155;

BB120_137:
add.s32 %r57, %r1, 512;
cvt.s64.s32	%rd324, %r57;
setp.ge.s64	%p110, %rd324, %rd82;
@%p110 bra BB120_140;

ld.shared.f32 %f156, [%rd80+2048];
st.global.f32 [%rd81+2048], %f156;

BB120_140:
add.s64 %rd454, %rd454, 3072;
add.s64 %rd455, %rd455, 3072;
add.s64 %rd85, %rd78, 3072;
setp.lt.u64	%p111, %rd454, %rd67;
mov.u64 %rd460, %rd85;
@%p111 bra BB120_132;

BB120_142:
bar.sync 0;
add.s64 %rd477, %rd40, 3072;
add.s64 %rd461, %rd41, 3072;
add.s64 %rd449, %rd39, 3072;
mov.u64 %rd470, %rd449;
sub.s64 %rd327, %rd449, %rd30;
setp.lt.s64	%p112, %rd327, 0;
@%p112 bra BB120_29;
bra.uni BB120_259;

BB120_143:
setp.gt.s64	%p113, %rd35, -1;
@%p113 bra BB120_259;

mov.u64 %rd456, %rd470;
mul.wide.s32 %rd328, %r1, 4;
add.s64 %rd92, %rd34, %rd328;
mov.u64 %rd459, %rd461;
mov.u64 %rd468, %rd470;
mov.u64 %rd475, %rd477;
mov.f32 %f252, %f264;

BB120_145:
mov.f32 %f57, %f252;
mov.u64 %rd473, %rd475;
mov.u64 %rd95, %rd473;
mov.u64 %rd466, %rd468;
mov.u64 %rd94, %rd466;
mov.u64 %rd93, %rd456;
sub.s64 %rd329, %rd30, %rd93;
shr.u64 %rd330, %rd329, 2;
cvt.u32.u64	%r58, %rd330;
mov.u32 %r59, 768;
min.s32 %r9, %r58, %r59;
setp.eq.s32	%p114, %r9, 768;
@%p114 bra BB120_157;
bra.uni BB120_146;

BB120_157:
mul.wide.s32 %rd352, %r1, 4;
add.s64 %rd353, %rd95, %rd352;
ld.global.f32 %f169, [%rd353];
st.f32 [%rd92], %f169;
ld.global.f32 %f170, [%rd353+1024];
st.f32 [%rd92+1024], %f170;
ld.global.f32 %f171, [%rd353+2048];
st.f32 [%rd92+2048], %f171;
mov.u64 %rd478, 768;
bra.uni BB120_158;

BB120_146:
cvt.s64.s32	%rd478, %r9;
setp.lt.s32	%p115, %r9, 1;
@%p115 bra BB120_158;

mov.u64 %rd463, %rd34;
mov.u64 %rd462, %rd94;
mov.u64 %rd467, %rd94;
mov.u64 %rd474, %rd95;

BB120_148:
mov.u64 %rd103, %rd474;
mov.u64 %rd102, %rd467;
mov.u64 %rd100, %rd462;
mul.wide.s32 %rd331, %r9, 4;
add.s64 %rd332, %rd94, %rd331;
sub.s64 %rd104, %rd332, %rd100;
setp.gt.s64	%p116, %rd104, 3068;
@%p116 bra BB120_155;
bra.uni BB120_149;

BB120_155:
add.s64 %rd346, %rd103, %rd328;
ld.global.f32 %f166, [%rd346];
add.s64 %rd347, %rd463, %rd328;
st.f32 [%rd347], %f166;
ld.global.f32 %f167, [%rd346+1024];
st.f32 [%rd347+1024], %f167;
ld.global.f32 %f168, [%rd346+2048];
st.f32 [%rd347+2048], %f168;
bra.uni BB120_156;

BB120_149:
shr.s64 %rd105, %rd104, 2;
cvt.s64.s32	%rd333, %r1;
setp.ge.s64	%p117, %rd333, %rd105;
@%p117 bra BB120_151;

add.s64 %rd335, %rd103, %rd328;
ld.global.f32 %f163, [%rd335];
add.s64 %rd336, %rd463, %rd328;
st.f32 [%rd336], %f163;

BB120_151:
add.s32 %r60, %r1, 256;
cvt.s64.s32	%rd337, %r60;
setp.ge.s64	%p118, %rd337, %rd105;
@%p118 bra BB120_153;

add.s64 %rd339, %rd103, %rd328;
ld.global.f32 %f164, [%rd339+1024];
add.s64 %rd340, %rd463, %rd328;
st.f32 [%rd340+1024], %f164;

BB120_153:
add.s32 %r61, %r1, 512;
cvt.s64.s32	%rd341, %r61;
setp.ge.s64	%p119, %rd341, %rd105;
@%p119 bra BB120_156;

add.s64 %rd343, %rd103, %rd328;
ld.global.f32 %f165, [%rd343+2048];
add.s64 %rd344, %rd463, %rd328;
st.f32 [%rd344+2048], %f165;

BB120_156:
add.s64 %rd107, %rd103, 3072;
add.s64 %rd463, %rd463, 3072;
add.s64 %rd462, %rd102, 3072;
mov.u64 %rd109, %rd462;
sub.s64 %rd350, %rd462, %rd332;
setp.lt.s64	%p120, %rd350, 0;
mov.u64 %rd467, %rd109;
mov.u64 %rd474, %rd107;
@%p120 bra BB120_148;

BB120_158:
bar.sync 0;
shl.b64 %rd354, %rd478, 2;
add.s64 %rd112, %rd34, %rd354;
and.b64 %rd355, %rd478, 4611686018427387903;
cvt.u32.u64	%r10, %rd478;
mul.wide.s32 %rd356, %r1, -3;
add.s64 %rd357, %rd355, %rd356;
cvt.u32.u64	%r62, %rd357;
mov.u32 %r63, 3;
min.s32 %r11, %r62, %r63;
mov.u32 %r64, 0;
max.s32 %r12, %r11, %r64;
setp.gt.u32	%p121, %r12, 2;
@%p121 bra BB120_165;
bra.uni BB120_159;

BB120_165:
mul.lo.s32 %r68, %r1, 3;
mul.wide.s32 %rd367, %r68, 4;
add.s64 %rd368, %rd34, %rd367;
ld.f32 %f175, [%rd368];
add.u64 %rd369, %SP, 0;
cvta.to.local.u64 %rd370, %rd369;
st.local.f32 [%rd370], %f175;
ld.f32 %f176, [%rd368+4];
st.local.f32 [%rd370+4], %f176;
ld.f32 %f177, [%rd368+8];
st.local.f32 [%rd370+8], %f177;
bra.uni BB120_166;

BB120_159:
add.u64 %rd358, %SP, 0;
cvta.to.local.u64 %rd479, %rd358;
setp.lt.s32	%p122, %r11, 1;
@%p122 bra BB120_161;

mul.lo.s32 %r65, %r1, 3;
mul.wide.s32 %rd359, %r65, 4;
add.s64 %rd360, %rd34, %rd359;
ld.f32 %f172, [%rd360];
cvta.to.local.u64 %rd362, %rd358;
st.local.f32 [%rd362], %f172;
add.s64 %rd479, %rd362, 4;

BB120_161:
setp.lt.s32	%p123, %r12, 2;
@%p123 bra BB120_163;

mul.lo.s32 %r66, %r1, 3;
mul.wide.s32 %rd363, %r66, 4;
add.s64 %rd364, %rd34, %rd363;
ld.f32 %f173, [%rd364+4];
st.local.f32 [%rd479], %f173;
add.s64 %rd479, %rd479, 4;

BB120_163:
setp.lt.s32	%p124, %r12, 3;
@%p124 bra BB120_166;

mul.lo.s32 %r67, %r1, 3;
mul.wide.s32 %rd365, %r67, 4;
add.s64 %rd366, %rd34, %rd365;
ld.f32 %f174, [%rd366+8];
st.local.f32 [%rd479], %f174;

BB120_166:
setp.eq.s32	%p125, %r12, 0;
@%p125 bra BB120_171;

add.u64 %rd371, %SP, 0;
cvta.to.local.u64 %rd372, %rd371;
ld.local.f32 %f266, [%rd372];
mul.wide.u32 %rd373, %r12, 4;
add.s64 %rd374, %rd373, 17179869180;
shr.u64 %rd375, %rd374, 2;
cvt.u32.u64	%r13, %rd375;
setp.lt.s32	%p126, %r13, 1;
@%p126 bra BB120_169;

ld.local.f32 %f179, [%rd372+4];
add.f32 %f266, %f266, %f179;

BB120_169:
setp.lt.s32	%p127, %r13, 2;
@%p127 bra BB120_171;

ld.local.f32 %f180, [%rd372+8];
add.f32 %f266, %f266, %f180;

BB120_171:
bar.sync 0;
@%p125 bra BB120_173;

st.f32 [%rd92], %f266;

BB120_173:
bar.sync 0;
setp.gt.s32	%p129, %r10, 767;
mov.u32 %r88, 256;
@%p129 bra BB120_175;

add.s32 %r70, %r10, 2;
mul.hi.s32 %r71, %r70, 1431655766;
shr.u32 %r72, %r71, 31;
add.s32 %r88, %r71, %r72;

BB120_175:
setp.eq.s32	%p130, %r88, 256;
@%p130 bra BB120_217;
bra.uni BB120_176;

BB120_217:
@%p24 bra BB120_219;

ld.f32 %f191, [%rd34];
add.f32 %f192, %f57, %f191;
st.f32 [%rd34], %f192;

BB120_219:
setp.lt.s32	%p22, %r1, 1;
ld.f32 %f218, [%rd92];
bar.sync 0;
@%p22 bra BB120_221;

ld.f32 %f193, [%rd92+-4];
add.f32 %f218, %f218, %f193;

BB120_221:
bar.sync 0;
st.f32 [%rd92], %f218;
bar.sync 0;
setp.lt.s32	%p163, %r1, 2;
@%p163 bra BB120_223;

ld.f32 %f194, [%rd92+-8];
add.f32 %f218, %f218, %f194;

BB120_223:
bar.sync 0;
st.f32 [%rd92], %f218;
bar.sync 0;
setp.lt.s32	%p164, %r1, 4;
@%p164 bra BB120_225;

ld.f32 %f195, [%rd92+-16];
add.f32 %f218, %f218, %f195;

BB120_225:
bar.sync 0;
st.f32 [%rd92], %f218;
bar.sync 0;
setp.lt.s32	%p165, %r1, 8;
@%p165 bra BB120_227;

ld.f32 %f196, [%rd92+-32];
add.f32 %f218, %f218, %f196;

BB120_227:
bar.sync 0;
st.f32 [%rd92], %f218;
bar.sync 0;
setp.lt.s32	%p166, %r1, 16;
@%p166 bra BB120_229;

ld.f32 %f197, [%rd92+-64];
add.f32 %f218, %f218, %f197;

BB120_229:
bar.sync 0;
st.f32 [%rd92], %f218;
bar.sync 0;
setp.lt.s32	%p167, %r1, 32;
@%p167 bra BB120_231;

ld.f32 %f198, [%rd92+-128];
add.f32 %f218, %f218, %f198;

BB120_231:
bar.sync 0;
st.f32 [%rd92], %f218;
bar.sync 0;
setp.lt.s32	%p168, %r1, 64;
@%p168 bra BB120_233;

ld.f32 %f199, [%rd92+-256];
add.f32 %f218, %f218, %f199;

BB120_233:
bar.sync 0;
st.f32 [%rd92], %f218;
bar.sync 0;
setp.lt.s32	%p169, %r1, 128;
@%p169 bra BB120_235;

ld.f32 %f200, [%rd92+-512];
add.f32 %f218, %f218, %f200;

BB120_235:
bar.sync 0;
st.f32 [%rd92], %f218;
bar.sync 0;
ld.f32 %f253, [%rd34+1020];
mov.f32 %f242, %f57;
@%p1 bra BB120_237;

ld.f32 %f242, [%rd92+-4];

BB120_237:
bar.sync 0;
st.f32 [%rd92], %f242;
bar.sync 0;
bra.uni BB120_238;

BB120_176:
@%p24 bra BB120_178;

ld.f32 %f181, [%rd34];
add.f32 %f182, %f57, %f181;
st.f32 [%rd34], %f182;

BB120_178:
setp.ge.s32	%p132, %r1, %r88;
mov.f32 %f251, %f57;
@%p132 bra BB120_180;

ld.f32 %f63, [%rd92];
mov.f32 %f251, %f63;

BB120_180:
mov.f32 %f234, %f251;
mov.f32 %f250, %f234;
bar.sync 0;
setp.le.s32	%p133, %r1, %r88;
setp.gt.s32	%p134, %r1, 0;
and.pred %p135, %p133, %p134;
@!%p135 bra BB120_182;
bra.uni BB120_181;

BB120_181:
ld.f32 %f183, [%rd92+-4];
add.f32 %f250, %f250, %f183;

BB120_182:
mov.f32 %f249, %f250;
bar.sync 0;
@%p132 bra BB120_184;

st.f32 [%rd92], %f249;

BB120_184:
setp.gt.s32	%p14, %r1, 1;
bar.sync 0;
add.s32 %r73, %r1, -2;
setp.lt.s32	%p137, %r73, %r88;
and.pred %p138, %p137, %p14;
@!%p138 bra BB120_186;
bra.uni BB120_185;

BB120_185:
ld.f32 %f184, [%rd92+-8];
add.f32 %f249, %f249, %f184;

BB120_186:
mov.f32 %f248, %f249;
bar.sync 0;
@%p132 bra BB120_188;

st.f32 [%rd92], %f248;

BB120_188:
setp.gt.s32	%p15, %r1, 3;
bar.sync 0;
add.s32 %r74, %r1, -4;
setp.lt.s32	%p140, %r74, %r88;
and.pred %p141, %p140, %p15;
@!%p141 bra BB120_190;
bra.uni BB120_189;

BB120_189:
ld.f32 %f185, [%rd92+-16];
add.f32 %f248, %f248, %f185;

BB120_190:
mov.f32 %f247, %f248;
bar.sync 0;
@%p132 bra BB120_192;

st.f32 [%rd92], %f247;

BB120_192:
setp.gt.s32	%p16, %r1, 7;
bar.sync 0;
add.s32 %r75, %r1, -8;
setp.lt.s32	%p143, %r75, %r88;
and.pred %p144, %p143, %p16;
@!%p144 bra BB120_194;
bra.uni BB120_193;

BB120_193:
ld.f32 %f186, [%rd92+-32];
add.f32 %f247, %f247, %f186;

BB120_194:
mov.f32 %f246, %f247;
bar.sync 0;
@%p132 bra BB120_196;

st.f32 [%rd92], %f246;

BB120_196:
setp.gt.s32	%p17, %r1, 15;
bar.sync 0;
add.s32 %r76, %r1, -16;
setp.lt.s32	%p146, %r76, %r88;
and.pred %p147, %p146, %p17;
@!%p147 bra BB120_198;
bra.uni BB120_197;

BB120_197:
ld.f32 %f187, [%rd92+-64];
add.f32 %f246, %f246, %f187;

BB120_198:
mov.f32 %f245, %f246;
bar.sync 0;
@%p132 bra BB120_200;

st.f32 [%rd92], %f245;

BB120_200:
setp.gt.s32	%p18, %r1, 31;
bar.sync 0;
add.s32 %r77, %r1, -32;
setp.lt.s32	%p149, %r77, %r88;
and.pred %p150, %p149, %p18;
@!%p150 bra BB120_202;
bra.uni BB120_201;

BB120_201:
ld.f32 %f188, [%rd92+-128];
add.f32 %f245, %f245, %f188;

BB120_202:
mov.f32 %f244, %f245;
bar.sync 0;
@%p132 bra BB120_204;

st.f32 [%rd92], %f244;

BB120_204:
setp.gt.s32	%p19, %r1, 63;
bar.sync 0;
add.s32 %r78, %r1, -64;
setp.lt.s32	%p152, %r78, %r88;
and.pred %p153, %p152, %p19;
@!%p153 bra BB120_206;
bra.uni BB120_205;

BB120_205:
ld.f32 %f189, [%rd92+-256];
add.f32 %f244, %f244, %f189;

BB120_206:
mov.f32 %f243, %f244;
bar.sync 0;
@%p132 bra BB120_208;

st.f32 [%rd92], %f243;

BB120_208:
setp.gt.s32	%p20, %r1, 127;
bar.sync 0;
add.s32 %r79, %r1, -128;
setp.lt.s32	%p155, %r79, %r88;
and.pred %p156, %p155, %p20;
@!%p156 bra BB120_210;
bra.uni BB120_209;

BB120_209:
ld.f32 %f190, [%rd92+-512];
add.f32 %f243, %f243, %f190;

BB120_210:
bar.sync 0;
@%p132 bra BB120_212;

st.f32 [%rd92], %f243;

BB120_212:
setp.lt.s32	%p21, %r1, %r88;
bar.sync 0;
add.s32 %r80, %r88, -1;
mul.wide.s32 %rd380, %r80, 4;
add.s64 %rd381, %rd34, %rd380;
ld.f32 %f253, [%rd381];
not.pred %p158, %p21;
or.pred %p160, %p1, %p158;
selp.f32	%f217, %f57, %f243, %p21;
@%p160 bra BB120_214;

ld.f32 %f217, [%rd92+-4];

BB120_214:
bar.sync 0;
@%p132 bra BB120_216;

st.f32 [%rd92], %f217;

BB120_216:
bar.sync 0;

BB120_238:
mov.f32 %f252, %f253;
@%p125 bra BB120_240;

ld.f32 %f266, [%rd92];

BB120_240:
add.u64 %rd382, %SP, 0;
cvta.to.local.u64 %rd119, %rd382;
bar.sync 0;
mul.wide.s32 %rd383, %r12, 4;
add.s64 %rd121, %rd119, %rd383;
setp.ge.u64	%p172, %rd119, %rd121;
@%p172 bra BB120_242;

ld.local.f32 %f201, [%rd119];
add.f32 %f266, %f266, %f201;
mul.lo.s32 %r81, %r1, 3;
mul.wide.s32 %rd386, %r81, 4;
add.s64 %rd387, %rd34, %rd386;
st.f32 [%rd387], %f266;

BB120_242:
add.s64 %rd122, %rd119, 4;
setp.ge.u64	%p173, %rd122, %rd121;
@%p173 bra BB120_244;

ld.local.f32 %f202, [%rd119+4];
add.f32 %f266, %f266, %f202;
mul.lo.s32 %r82, %r1, 3;
mul.wide.s32 %rd390, %r82, 4;
add.s64 %rd391, %rd34, %rd390;
st.f32 [%rd391+4], %f266;

BB120_244:
add.s64 %rd392, %rd122, 4;
setp.ge.u64	%p174, %rd392, %rd121;
@%p174 bra BB120_246;

ld.local.f32 %f203, [%rd119+8];
add.f32 %f204, %f266, %f203;
mul.lo.s32 %r83, %r1, 3;
mul.wide.s32 %rd395, %r83, 4;
add.s64 %rd396, %rd34, %rd395;
st.f32 [%rd396+8], %f204;

BB120_246:
bar.sync 0;
@%p114 bra BB120_257;
bra.uni BB120_247;

BB120_257:
mul.wide.s32 %rd403, %r1, 4;
add.s64 %rd404, %rd459, %rd403;
ld.f32 %f211, [%rd92];
st.global.f32 [%rd404], %f211;
ld.f32 %f212, [%rd92+1024];
st.global.f32 [%rd404+1024], %f212;
ld.f32 %f213, [%rd92+2048];
st.global.f32 [%rd404+2048], %f213;
bra.uni BB120_258;

BB120_247:
mov.u64 %rd480, 0;
setp.ge.u64	%p175, %rd34, %rd112;
mov.u64 %rd481, %rd328;
@%p175 bra BB120_258;

BB120_248:
mov.u64 %rd125, %rd481;
add.s64 %rd398, %rd34, %rd480;
sub.s64 %rd126, %rd112, %rd398;
setp.gt.s64	%p176, %rd126, 3068;
add.s64 %rd127, %rd34, %rd125;
add.s64 %rd128, %rd459, %rd125;
@%p176 bra BB120_255;
bra.uni BB120_249;

BB120_255:
ld.f32 %f208, [%rd127];
st.global.f32 [%rd128], %f208;
ld.f32 %f209, [%rd127+1024];
st.global.f32 [%rd128+1024], %f209;
ld.f32 %f210, [%rd127+2048];
st.global.f32 [%rd128+2048], %f210;
bra.uni BB120_256;

BB120_249:
shr.s64 %rd129, %rd126, 2;
cvt.s64.s32	%rd399, %r1;
setp.ge.s64	%p177, %rd399, %rd129;
@%p177 bra BB120_251;

ld.f32 %f205, [%rd127];
st.global.f32 [%rd128], %f205;

BB120_251:
add.s32 %r84, %r1, 256;
cvt.s64.s32	%rd400, %r84;
setp.ge.s64	%p178, %rd400, %rd129;
@%p178 bra BB120_253;

ld.f32 %f206, [%rd127+1024];
st.global.f32 [%rd128+1024], %f206;

BB120_253:
add.s32 %r85, %r1, 512;
cvt.s64.s32	%rd401, %r85;
setp.ge.s64	%p179, %rd401, %rd129;
@%p179 bra BB120_256;

ld.f32 %f207, [%rd127+2048];
st.global.f32 [%rd128+2048], %f207;

BB120_256:
add.s64 %rd130, %rd125, 3072;
add.s64 %rd480, %rd480, 3072;
add.s64 %rd402, %rd34, %rd480;
setp.lt.u64	%p180, %rd402, %rd112;
mov.u64 %rd481, %rd130;
@%p180 bra BB120_248;

BB120_258:
bar.sync 0;
add.s64 %rd475, %rd95, 3072;
add.s64 %rd459, %rd459, 3072;
add.s64 %rd456, %rd94, 3072;
mov.u64 %rd468, %rd456;
sub.s64 %rd405, %rd456, %rd30;
setp.lt.s64	%p181, %rd405, 0;
@%p181 bra BB120_145;

BB120_259:
@%p24 bra BB120_275;


	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r86, 1, 0, p; 
} 


	setp.eq.s32	%p183, %r86, 0;
@%p183 bra BB120_274;

mov.u64 %rd407, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd408, %rd407;
sub.s64 %rd137, %rd34, %rd408;
setp.eq.s64	%p184, %rd34, 0;
@%p184 bra BB120_275;

add.s64 %rd409, %rd137, -16;
add.s64 %rd411, %rd407, %rd409;
add.s64 %rd139, %rd408, %rd409;
ld.shared.u8 %rs30, [%rd411];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd411], %rs31;
ld.shared.u64 %rd140, [%rd411+8];
setp.eq.s64	%p185, %rd140, 0;
mov.u64 %rd485, %rd139;
@%p185 bra BB120_268;

mov.u64 %rd141, %rd139;
ld.u8 %rs32, [%rd140];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p186, %rs33, 1;
mov.u64 %rd485, %rd141;
@!%p186 bra BB120_268;
bra.uni BB120_264;

BB120_264:
ld.u64 %rd143, [%rd140];
shr.u64 %rd144, %rd143, 1;
add.s64 %rd145, %rd140, 16;
add.s64 %rd146, %rd145, %rd144;
ld.shared.u64 %rd413, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p187, %rd146, %rd413;
mov.u64 %rd485, %rd140;
@%p187 bra BB120_268;

ld.u8 %rs34, [%rd146];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p188, %rs35, 1;
mov.u64 %rd482, %rd140;
mov.u64 %rd485, %rd482;
@!%p188 bra BB120_268;
bra.uni BB120_266;

BB120_266:
ld.u64 %rd414, [%rd146];
shr.u64 %rd415, %rd414, 1;
add.s64 %rd416, %rd415, %rd144;
add.s64 %rd417, %rd416, 16;
shl.b64 %rd418, %rd417, 1;
and.b64 %rd419, %rd143, 1;
or.b64 %rd420, %rd418, %rd419;
st.u64 [%rd140], %rd420;
and.b64 %rd147, %rd417, 9223372036854775807;
add.s64 %rd421, %rd145, %rd147;
ld.shared.u64 %rd422, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p189, %rd421, %rd422;
mov.u64 %rd483, %rd140;
mov.u64 %rd485, %rd483;
@%p189 bra BB120_268;

add.s64 %rd423, %rd147, %rd145;
st.u64 [%rd423+8], %rd140;
mov.u64 %rd485, %rd140;

BB120_268:
ld.u64 %rd150, [%rd485];
shr.u64 %rd151, %rd150, 1;
add.s64 %rd152, %rd485, 16;
add.s64 %rd153, %rd152, %rd151;
ld.shared.u64 %rd424, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p190, %rd153, %rd424;
@%p190 bra BB120_272;

ld.u8 %rs36, [%rd153];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p191, %rs37, 1;
@!%p191 bra BB120_275;
bra.uni BB120_270;

BB120_270:
ld.u64 %rd425, [%rd153];
shr.u64 %rd426, %rd425, 1;
add.s64 %rd427, %rd426, %rd151;
add.s64 %rd428, %rd427, 16;
shl.b64 %rd429, %rd428, 1;
and.b64 %rd430, %rd150, 1;
or.b64 %rd431, %rd429, %rd430;
st.u64 [%rd485], %rd431;
and.b64 %rd154, %rd428, 9223372036854775807;
add.s64 %rd432, %rd152, %rd154;
ld.shared.u64 %rd433, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p192, %rd432, %rd433;
@%p192 bra BB120_275;

add.s64 %rd434, %rd154, %rd152;
st.u64 [%rd434+8], %rd485;
bra.uni BB120_275;

BB120_274:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
call.uni 
free, 
(
param0
);


	}

BB120_275:
bar.sync 0;

BB120_276:
ret;

BB120_272:
setp.lt.u64	%p193, %rd153, %rd485;
@%p193 bra BB120_275;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd485;
bra.uni BB120_275;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB121_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB121_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB121_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB121_4:
ld.global.f32 %f1, [%rd20];
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB121_4;

BB121_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPfNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIfEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB122_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB122_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB122_4;

BB122_3:
ld.global.f32 %f1, [%rd26];
st.global.f32 [%rd25], %f1;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB122_3;

BB122_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
.local .align 4 .b8 __local_depot123[36];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<486>;
.reg .b16 %rs<59>;
.reg .f32 %f<837>;
.reg .b32 %r<167>;
.reg .b64 %rd<880>;


mov.u64 %rd879, __local_depot123;
cvta.local.u64 %SP, %rd879;
ld.param.v2.u32 {%r41, %r42}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r43, %r44}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd402, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd401, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd400, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd398, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd397, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd404, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+72];
add.u64 %rd405, %SP, 0;
cvta.to.local.u64 %rd1, %rd405;
cvta.to.global.u64 %rd2, %rd404;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p42, %r1, 0;
mov.u64 %rd406, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd407, %rd406;
setp.eq.s64	%p43, %rd407, 0;
or.pred %p44, %p42, %p43;
@%p44 bra BB123_2;

cvt.s64.s32	%rd408, %r43;
mov.u32 %r47, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r47;
mov.u64 %rd409, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd410, %rd409;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd410;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd408;

BB123_2:
bar.sync 0;
mov.u32 %r48, %ctaid.x;
add.s32 %r49, %r48, %r42;
cvt.s64.s32	%rd411, %r49;
mul.lo.s64 %rd412, %rd411, %rd400;
min.s64 %rd8, %rd402, %rd411;
add.s64 %rd413, %rd8, %rd412;
setp.lt.s64	%p45, %rd411, %rd402;
selp.u64	%rd414, 1, 0, %p45;
add.s64 %rd415, %rd414, %rd400;
add.s64 %rd416, %rd415, %rd413;
mul.lo.s64 %rd9, %rd413, %rd401;
mul.lo.s64 %rd417, %rd416, %rd401;
min.s64 %rd418, %rd417, %rd398;
shl.b64 %rd419, %rd418, 2;
add.s64 %rd10, %rd397, %rd419;
cvta.to.global.u64 %rd420, %rd397;
shl.b64 %rd421, %rd9, 2;
add.s64 %rd776, %rd420, %rd421;
add.s64 %rd769, %rd397, %rd421;
add.s64 %rd760, %rd2, %rd421;
setp.eq.s32	%p46, %r49, 0;
@%p46 bra BB123_382;

ld.param.u64 %rd716, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
cvta.to.global.u64 %rd422, %rd716;
add.s32 %r52, %r49, -1;
mul.wide.s32 %rd423, %r52, 4;
add.s64 %rd424, %rd422, %rd423;
ld.global.f32 %f785, [%rd424];
bar.sync 0;
@%p42 bra BB123_24;

ld.shared.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd719, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd726, %rd719;
setp.eq.s64	%p48, %rd15, %rd726;
mov.u64 %rd724, %rd15;
@%p48 bra BB123_8;

mov.u64 %rd725, %rd724;

BB123_6:
mov.u64 %rd721, %rd726;
mov.u64 %rd724, %rd725;
mov.u64 %rd725, %rd721;
ld.shared.u8 %rs27, [%rd719];
and.b16 %rs28, %rs27, 1;
setp.eq.b16	%p49, %rs28, 1;
not.pred %p50, %p49;
ld.shared.u64 %rd20, [%rd719];
setp.lt.u64	%p51, %rd20, 9216;
or.pred %p52, %p50, %p51;
@!%p52 bra BB123_8;
bra.uni BB123_7;

BB123_7:
shr.u64 %rd427, %rd20, 1;
add.s64 %rd428, %rd719, %rd427;
add.s64 %rd719, %rd428, 16;
add.s64 %rd429, %rd725, %rd427;
add.s64 %rd726, %rd429, 16;
setp.ne.s64	%p53, %rd726, %rd15;
mov.u64 %rd724, %rd725;
@%p53 bra BB123_6;

BB123_8:
setp.eq.s64	%p55, %rd724, %rd15;
mov.pred %p484, 0;
@%p55 bra BB123_10;

ld.u64 %rd431, [%rd724];
shr.u64 %rd432, %rd431, 1;
add.s64 %rd433, %rd724, %rd432;
add.s64 %rd730, %rd433, 16;
setp.ne.s64	%p484, %rd730, %rd15;

BB123_10:
@%p484 bra BB123_16;
bra.uni BB123_11;

BB123_16:
ld.u64 %rd31, [%rd730];
and.b64 %rd448, %rd31, -32;
setp.eq.s64	%p59, %rd448, 9216;
cvt.u16.u64	%rs57, %rd31;
@%p59 bra BB123_19;

add.s64 %rd32, %rd730, 16;
ld.u64 %rd449, [%rd730+4624];
and.b64 %rd450, %rd449, 1;
add.s64 %rd451, %rd31, -9248;
and.b64 %rd452, %rd451, -2;
or.b64 %rd453, %rd450, %rd452;
st.u64 [%rd730+4624], %rd453;
st.u64 [%rd730+4632], %rd730;
cvt.u16.u64	%rs30, %rd451;
or.b16 %rs31, %rs30, 1;
and.b64 %rd454, %rd31, 1;
or.b64 %rd455, %rd454, 9216;
st.u64 [%rd730], %rd455;
st.u8 [%rd730+4624], %rs31;
ld.u64 %rd456, [%rd730+4624];
shr.u64 %rd33, %rd456, 1;
add.s64 %rd457, %rd33, %rd32;
add.s64 %rd458, %rd457, 4624;
ld.shared.u64 %rd459, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p60, %rd458, %rd459;
cvt.u16.u64	%rs32, %rd31;
and.b16 %rs57, %rs32, 1;
@%p60 bra BB123_19;

add.s64 %rd460, %rd32, 4608;
st.u64 [%rd457+4632], %rd460;
ld.u8 %rs57, [%rd730];

BB123_19:
and.b16 %rs33, %rs57, 254;
st.u8 [%rd730], %rs33;
bra.uni BB123_20;

BB123_382:
sub.s64 %rd568, %rd10, %rd769;
setp.lt.s64	%p265, %rd568, 1;
@%p265 bra BB123_764;

ld.global.f32 %f834, [%rd776];
bar.sync 0;
@%p42 bra BB123_385;

st.global.f32 [%rd760], %f834;

BB123_385:
setp.eq.s32	%p21, %r1, 0;
bar.sync 0;
@!%p21 bra BB123_406;
bra.uni BB123_386;

BB123_386:
ld.shared.u64 %rd204, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd799, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd806, %rd799;
setp.eq.s64	%p267, %rd204, %rd806;
mov.u64 %rd804, %rd204;
@%p267 bra BB123_390;

mov.u64 %rd805, %rd804;

BB123_388:
mov.u64 %rd801, %rd806;
mov.u64 %rd804, %rd805;
mov.u64 %rd805, %rd801;
ld.shared.u8 %rs42, [%rd799];
and.b16 %rs43, %rs42, 1;
setp.eq.b16	%p268, %rs43, 1;
not.pred %p269, %p268;
ld.shared.u64 %rd209, [%rd799];
setp.lt.u64	%p270, %rd209, 9216;
or.pred %p271, %p269, %p270;
@!%p271 bra BB123_390;
bra.uni BB123_389;

BB123_389:
shr.u64 %rd571, %rd209, 1;
add.s64 %rd572, %rd799, %rd571;
add.s64 %rd799, %rd572, 16;
add.s64 %rd573, %rd805, %rd571;
add.s64 %rd806, %rd573, 16;
setp.ne.s64	%p272, %rd806, %rd204;
mov.u64 %rd804, %rd805;
@%p272 bra BB123_388;

BB123_390:
setp.eq.s64	%p274, %rd804, %rd204;
mov.pred %p485, 0;
@%p274 bra BB123_392;

ld.u64 %rd575, [%rd804];
shr.u64 %rd576, %rd575, 1;
add.s64 %rd577, %rd804, %rd576;
add.s64 %rd810, %rd577, 16;
setp.ne.s64	%p485, %rd810, %rd204;

BB123_392:
@%p485 bra BB123_398;
bra.uni BB123_393;

BB123_398:
ld.u64 %rd220, [%rd810];
and.b64 %rd592, %rd220, -32;
setp.eq.s64	%p278, %rd592, 9216;
cvt.u16.u64	%rs58, %rd220;
@%p278 bra BB123_401;

add.s64 %rd221, %rd810, 16;
ld.u64 %rd593, [%rd810+4624];
and.b64 %rd594, %rd593, 1;
add.s64 %rd595, %rd220, -9248;
and.b64 %rd596, %rd595, -2;
or.b64 %rd597, %rd594, %rd596;
st.u64 [%rd810+4624], %rd597;
st.u64 [%rd810+4632], %rd810;
cvt.u16.u64	%rs45, %rd595;
or.b16 %rs46, %rs45, 1;
and.b64 %rd598, %rd220, 1;
or.b64 %rd599, %rd598, 9216;
st.u64 [%rd810], %rd599;
st.u8 [%rd810+4624], %rs46;
ld.u64 %rd600, [%rd810+4624];
shr.u64 %rd222, %rd600, 1;
add.s64 %rd601, %rd222, %rd221;
add.s64 %rd602, %rd601, 4624;
ld.shared.u64 %rd603, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p279, %rd602, %rd603;
cvt.u16.u64	%rs47, %rd220;
and.b16 %rs58, %rs47, 1;
@%p279 bra BB123_401;

add.s64 %rd604, %rd221, 4608;
st.u64 [%rd601+4632], %rd604;
ld.u8 %rs58, [%rd810];

BB123_401:
and.b16 %rs48, %rs58, 254;
st.u8 [%rd810], %rs48;
bra.uni BB123_402;

BB123_11:
mov.u64 %rd435, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd436, %rd435;
sub.s64 %rd437, %rd15, %rd436;
add.s64 %rd438, %rd437, 4624;
ld.shared.u64 %rd439, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p56, %rd438, %rd439;
mov.u64 %rd728, -1;
mov.u64 %rd729, %rd15;
@%p56 bra BB123_13;

add.s64 %rd26, %rd15, 4624;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd26;
mov.u64 %rd728, %rd26;
mov.u64 %rd729, %rd26;

BB123_13:
mov.u64 %rd27, %rd729;
setp.eq.s64	%p57, %rd728, -1;
@%p57 bra BB123_15;

mov.u64 %rd440, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd441, %rd440;
sub.s64 %rd442, %rd15, %rd441;
add.s64 %rd443, %rd440, %rd442;
ld.shared.u64 %rd444, [%rd443];
and.b64 %rd445, %rd444, 1;
or.b64 %rd446, %rd445, 9216;
st.shared.u64 [%rd443], %rd446;
st.shared.u64 [%rd443+8], %rd724;
mov.u16 %rs29, 0;
st.shared.u8 [%rd443], %rs29;

BB123_15:
mov.u64 %rd730, %rd15;
setp.eq.s64	%p58, %rd15, %rd27;
mov.u64 %rd731, 0;
@%p58 bra BB123_21;

BB123_20:
add.s64 %rd731, %rd730, 16;

BB123_21:
mov.u64 %rd732, %rd731;
setp.ne.s64	%p61, %rd731, 0;
@%p61 bra BB123_23;

mov.u64 %rd462, 4608;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd462;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd732, [retval0+0];


	}

BB123_23:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd732;

BB123_24:
bar.sync 0;
ld.shared.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r53, 1, 0, p; 
} 


	setp.eq.s32	%p62, %r53, 0;
sub.s64 %rd41, %rd10, %rd769;
@%p62 bra BB123_195;

setp.lt.s64	%p63, %rd41, 1;
@%p63 bra BB123_365;

mov.u64 %rd464, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd465, %rd464;
sub.s64 %rd466, %rd40, %rd465;
add.s64 %rd42, %rd464, %rd466;
mov.u64 %rd733, %rd769;
cvt.s64.s32	%rd45, %r1;
mul.wide.s32 %rd467, %r1, 4;
add.s64 %rd46, %rd42, %rd467;
mul.wide.s32 %rd47, %r1, -9;
mul.lo.s32 %r54, %r1, 9;
mul.wide.s32 %rd468, %r54, 4;
add.s64 %rd48, %rd42, %rd468;
add.s64 %rd49, %rd1, 4;
add.s32 %r55, %r1, 128;
cvt.s64.s32	%rd50, %r55;
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd51, %r56;
add.s32 %r57, %r1, 384;
cvt.s64.s32	%rd52, %r57;
add.s32 %r58, %r1, 512;
cvt.s64.s32	%rd53, %r58;
add.s32 %r59, %r1, 640;
cvt.s64.s32	%rd54, %r59;
add.s32 %r60, %r1, 768;
cvt.s64.s32	%rd55, %r60;
add.s32 %r61, %r1, 896;
cvt.s64.s32	%rd56, %r61;
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd57, %r62;
add.s32 %r3, %r1, -2;

BB123_27:
mov.f32 %f2, %f785;
mov.u64 %rd771, %rd776;
mov.u64 %rd60, %rd771;
mov.u64 %rd764, %rd769;
mov.u64 %rd59, %rd764;
mov.u64 %rd757, %rd760;
mov.u64 %rd61, %rd757;
mov.u64 %rd58, %rd733;
sub.s64 %rd469, %rd58, %rd10;
shr.u64 %rd470, %rd469, 2;
neg.s64 %rd471, %rd470;
cvt.u32.u64	%r63, %rd471;
mov.u32 %r64, 1152;
min.s32 %r4, %r63, %r64;
setp.eq.s32	%p64, %r4, 1152;
@%p64 bra BB123_51;
bra.uni BB123_28;

BB123_51:
shl.b64 %rd478, %rd45, 2;
add.s64 %rd479, %rd60, %rd478;
ld.global.f32 %f321, [%rd479];
ld.global.f32 %f322, [%rd479+512];
ld.global.f32 %f323, [%rd479+1024];
ld.global.f32 %f324, [%rd479+1536];
ld.global.f32 %f325, [%rd479+2048];
ld.global.f32 %f326, [%rd479+2560];
ld.global.f32 %f327, [%rd479+3072];
ld.global.f32 %f328, [%rd479+3584];
ld.global.f32 %f329, [%rd479+4096];
st.shared.f32 [%rd46], %f321;
st.shared.f32 [%rd46+512], %f322;
st.shared.f32 [%rd46+1024], %f323;
st.shared.f32 [%rd46+1536], %f324;
st.shared.f32 [%rd46+2048], %f325;
st.shared.f32 [%rd46+2560], %f326;
st.shared.f32 [%rd46+3072], %f327;
st.shared.f32 [%rd46+3584], %f328;
st.shared.f32 [%rd46+4096], %f329;
mov.u64 %rd736, 1152;
bra.uni BB123_52;

BB123_28:
cvt.s64.s32	%rd736, %r4;
setp.lt.s32	%p65, %r4, 1;
@%p65 bra BB123_52;

shl.b64 %rd472, %rd736, 2;
add.s64 %rd63, %rd59, %rd472;
mov.u64 %rd735, %rd42;
mov.u64 %rd734, %rd59;
mov.u64 %rd768, %rd59;
mov.u64 %rd775, %rd60;

BB123_30:
mov.u64 %rd69, %rd775;
mov.u64 %rd68, %rd768;
mov.u64 %rd66, %rd734;
sub.s64 %rd473, %rd66, %rd63;
shr.s64 %rd474, %rd473, 2;
neg.s64 %rd70, %rd474;
setp.gt.s64	%p66, %rd70, 1151;
shl.b64 %rd475, %rd45, 2;
add.s64 %rd71, %rd69, %rd475;
add.s64 %rd72, %rd735, %rd475;
@%p66 bra BB123_49;
bra.uni BB123_31;

BB123_49:
ld.global.f32 %f312, [%rd71];
ld.global.f32 %f313, [%rd71+512];
ld.global.f32 %f314, [%rd71+1024];
ld.global.f32 %f315, [%rd71+1536];
ld.global.f32 %f316, [%rd71+2048];
ld.global.f32 %f317, [%rd71+2560];
ld.global.f32 %f318, [%rd71+3072];
ld.global.f32 %f319, [%rd71+3584];
ld.global.f32 %f320, [%rd71+4096];
st.shared.f32 [%rd72], %f312;
st.shared.f32 [%rd72+512], %f313;
st.shared.f32 [%rd72+1024], %f314;
st.shared.f32 [%rd72+1536], %f315;
st.shared.f32 [%rd72+2048], %f316;
st.shared.f32 [%rd72+2560], %f317;
st.shared.f32 [%rd72+3072], %f318;
st.shared.f32 [%rd72+3584], %f319;
st.shared.f32 [%rd72+4096], %f320;
bra.uni BB123_50;

BB123_31:
setp.ge.s64	%p67, %rd45, %rd70;
@%p67 bra BB123_33;

ld.global.f32 %f303, [%rd71];
st.shared.f32 [%rd72], %f303;

BB123_33:
setp.ge.s64	%p68, %rd50, %rd70;
@%p68 bra BB123_35;

ld.global.f32 %f304, [%rd71+512];
st.shared.f32 [%rd72+512], %f304;

BB123_35:
setp.ge.s64	%p69, %rd51, %rd70;
@%p69 bra BB123_37;

ld.global.f32 %f305, [%rd71+1024];
st.shared.f32 [%rd72+1024], %f305;

BB123_37:
setp.ge.s64	%p70, %rd52, %rd70;
@%p70 bra BB123_39;

ld.global.f32 %f306, [%rd71+1536];
st.shared.f32 [%rd72+1536], %f306;

BB123_39:
setp.ge.s64	%p71, %rd53, %rd70;
@%p71 bra BB123_41;

ld.global.f32 %f307, [%rd71+2048];
st.shared.f32 [%rd72+2048], %f307;

BB123_41:
setp.ge.s64	%p72, %rd54, %rd70;
@%p72 bra BB123_43;

ld.global.f32 %f308, [%rd71+2560];
st.shared.f32 [%rd72+2560], %f308;

BB123_43:
setp.ge.s64	%p73, %rd55, %rd70;
@%p73 bra BB123_45;

ld.global.f32 %f309, [%rd71+3072];
st.shared.f32 [%rd72+3072], %f309;

BB123_45:
setp.ge.s64	%p74, %rd56, %rd70;
@%p74 bra BB123_47;

ld.global.f32 %f310, [%rd71+3584];
st.shared.f32 [%rd72+3584], %f310;

BB123_47:
setp.ge.s64	%p75, %rd57, %rd70;
@%p75 bra BB123_50;

ld.global.f32 %f311, [%rd71+4096];
st.shared.f32 [%rd72+4096], %f311;

BB123_50:
add.s64 %rd73, %rd69, 4608;
add.s64 %rd735, %rd735, 4608;
add.s64 %rd734, %rd68, 4608;
mov.u64 %rd75, %rd734;
sub.s64 %rd476, %rd63, %rd734;
setp.gt.s64	%p76, %rd476, 0;
mov.u64 %rd768, %rd75;
mov.u64 %rd775, %rd73;
@%p76 bra BB123_30;

BB123_52:
bar.sync 0;
shl.b64 %rd480, %rd736, 2;
add.s64 %rd78, %rd40, %rd480;
and.b64 %rd481, %rd736, 4611686018427387903;
cvt.u32.u64	%r5, %rd736;
add.s64 %rd482, %rd481, %rd47;
cvt.u32.u64	%r65, %rd482;
mov.u32 %r66, 9;
min.s32 %r6, %r65, %r66;
mov.u32 %r67, 0;
max.s32 %r7, %r6, %r67;
setp.gt.u32	%p77, %r7, 8;
@%p77 bra BB123_71;
bra.uni BB123_53;

BB123_71:
ld.shared.f32 %f339, [%rd48];
ld.shared.f32 %f340, [%rd48+4];
ld.shared.f32 %f341, [%rd48+8];
ld.shared.f32 %f342, [%rd48+12];
ld.shared.f32 %f343, [%rd48+16];
ld.shared.f32 %f344, [%rd48+20];
ld.shared.f32 %f345, [%rd48+24];
ld.shared.f32 %f346, [%rd48+28];
ld.shared.f32 %f347, [%rd48+32];
st.local.f32 [%rd1], %f339;
st.local.f32 [%rd1+4], %f340;
st.local.f32 [%rd1+8], %f341;
st.local.f32 [%rd1+12], %f342;
st.local.f32 [%rd1+16], %f343;
st.local.f32 [%rd1+20], %f344;
st.local.f32 [%rd1+24], %f345;
st.local.f32 [%rd1+28], %f346;
st.local.f32 [%rd1+32], %f347;
bra.uni BB123_72;

BB123_53:
mov.u64 %rd79, %rd1;
setp.lt.s32	%p78, %r6, 1;
mov.u64 %rd751, %rd79;
@%p78 bra BB123_55;

ld.shared.f32 %f330, [%rd48];
st.local.f32 [%rd1], %f330;
mov.u64 %rd751, %rd49;

BB123_55:
mov.u64 %rd737, %rd751;
mov.u64 %rd750, %rd737;
setp.lt.s32	%p79, %r7, 2;
@%p79 bra BB123_57;

ld.shared.f32 %f331, [%rd48+4];
st.local.f32 [%rd750], %f331;
add.s64 %rd750, %rd750, 4;

BB123_57:
mov.u64 %rd749, %rd750;
setp.lt.s32	%p80, %r7, 3;
@%p80 bra BB123_59;

ld.shared.f32 %f332, [%rd48+8];
st.local.f32 [%rd749], %f332;
add.s64 %rd749, %rd749, 4;

BB123_59:
mov.u64 %rd748, %rd749;
setp.lt.s32	%p81, %r7, 4;
@%p81 bra BB123_61;

ld.shared.f32 %f333, [%rd48+12];
st.local.f32 [%rd748], %f333;
add.s64 %rd748, %rd748, 4;

BB123_61:
mov.u64 %rd747, %rd748;
setp.lt.s32	%p82, %r7, 5;
@%p82 bra BB123_63;

ld.shared.f32 %f334, [%rd48+16];
st.local.f32 [%rd747], %f334;
add.s64 %rd747, %rd747, 4;

BB123_63:
mov.u64 %rd746, %rd747;
setp.lt.s32	%p83, %r7, 6;
@%p83 bra BB123_65;

ld.shared.f32 %f335, [%rd48+20];
st.local.f32 [%rd746], %f335;
add.s64 %rd746, %rd746, 4;

BB123_65:
mov.u64 %rd745, %rd746;
setp.lt.s32	%p84, %r7, 7;
@%p84 bra BB123_67;

ld.shared.f32 %f336, [%rd48+24];
st.local.f32 [%rd745], %f336;
add.s64 %rd745, %rd745, 4;

BB123_67:
mov.u64 %rd744, %rd745;
setp.lt.s32	%p85, %r7, 8;
@%p85 bra BB123_69;

ld.shared.f32 %f337, [%rd48+28];
st.local.f32 [%rd744], %f337;
add.s64 %rd744, %rd744, 4;

BB123_69:
setp.lt.s32	%p86, %r7, 9;
@%p86 bra BB123_72;

ld.shared.f32 %f338, [%rd48+32];
st.local.f32 [%rd744], %f338;

BB123_72:
setp.eq.s32	%p87, %r7, 0;
@%p87 bra BB123_89;

ld.local.f32 %f741, [%rd1];
mul.wide.u32 %rd483, %r7, 4;
add.s64 %rd484, %rd483, 17179869180;
shr.u64 %rd485, %rd484, 2;
cvt.u32.u64	%r8, %rd485;
setp.lt.s32	%p88, %r8, 1;
@%p88 bra BB123_75;

ld.local.f32 %f349, [%rd1+4];
add.f32 %f741, %f741, %f349;

BB123_75:
setp.lt.s32	%p89, %r8, 2;
@%p89 bra BB123_77;

ld.local.f32 %f350, [%rd1+8];
add.f32 %f741, %f741, %f350;

BB123_77:
setp.lt.s32	%p90, %r8, 3;
@%p90 bra BB123_79;

ld.local.f32 %f351, [%rd1+12];
add.f32 %f741, %f741, %f351;

BB123_79:
setp.lt.s32	%p91, %r8, 4;
@%p91 bra BB123_81;

ld.local.f32 %f352, [%rd1+16];
add.f32 %f741, %f741, %f352;

BB123_81:
setp.lt.s32	%p92, %r8, 5;
@%p92 bra BB123_83;

ld.local.f32 %f353, [%rd1+20];
add.f32 %f741, %f741, %f353;

BB123_83:
setp.lt.s32	%p93, %r8, 6;
@%p93 bra BB123_85;

ld.local.f32 %f354, [%rd1+24];
add.f32 %f741, %f741, %f354;

BB123_85:
setp.lt.s32	%p94, %r8, 7;
@%p94 bra BB123_87;

ld.local.f32 %f355, [%rd1+28];
add.f32 %f741, %f741, %f355;

BB123_87:
setp.lt.s32	%p95, %r8, 8;
@%p95 bra BB123_89;

ld.local.f32 %f356, [%rd1+32];
add.f32 %f741, %f741, %f356;

BB123_89:
bar.sync 0;
@%p87 bra BB123_91;

st.shared.f32 [%rd46], %f741;

BB123_91:
bar.sync 0;
setp.gt.s32	%p97, %r5, 1151;
mov.u32 %r163, 128;
@%p97 bra BB123_93;

add.s32 %r69, %r5, 8;
mul.hi.s32 %r70, %r69, 954437177;
shr.u32 %r71, %r70, 31;
shr.s32 %r72, %r70, 1;
add.s32 %r163, %r72, %r71;

BB123_93:
setp.eq.s32	%p98, %r163, 128;
@%p98 bra BB123_131;
bra.uni BB123_94;

BB123_131:
@%p42 bra BB123_133;

ld.shared.f32 %f366, [%rd42];
add.f32 %f367, %f2, %f366;
st.shared.f32 [%rd42], %f367;

BB123_133:
setp.lt.s32	%p10, %r1, 1;
ld.shared.f32 %f740, [%rd46];
bar.sync 0;
@%p10 bra BB123_135;

ld.shared.f32 %f368, [%rd46+-4];
add.f32 %f740, %f740, %f368;

BB123_135:
bar.sync 0;
st.shared.f32 [%rd46], %f740;
bar.sync 0;
setp.lt.s32	%p128, %r1, 2;
@%p128 bra BB123_137;

ld.shared.f32 %f369, [%rd46+-8];
add.f32 %f740, %f740, %f369;

BB123_137:
bar.sync 0;
st.shared.f32 [%rd46], %f740;
bar.sync 0;
setp.lt.s32	%p129, %r1, 4;
@%p129 bra BB123_139;

ld.shared.f32 %f370, [%rd46+-16];
add.f32 %f740, %f740, %f370;

BB123_139:
bar.sync 0;
st.shared.f32 [%rd46], %f740;
bar.sync 0;
setp.lt.s32	%p130, %r1, 8;
@%p130 bra BB123_141;

ld.shared.f32 %f371, [%rd46+-32];
add.f32 %f740, %f740, %f371;

BB123_141:
bar.sync 0;
st.shared.f32 [%rd46], %f740;
bar.sync 0;
setp.lt.s32	%p131, %r1, 16;
@%p131 bra BB123_143;

ld.shared.f32 %f372, [%rd46+-64];
add.f32 %f740, %f740, %f372;

BB123_143:
bar.sync 0;
st.shared.f32 [%rd46], %f740;
bar.sync 0;
setp.lt.s32	%p132, %r1, 32;
@%p132 bra BB123_145;

ld.shared.f32 %f373, [%rd46+-128];
add.f32 %f740, %f740, %f373;

BB123_145:
bar.sync 0;
st.shared.f32 [%rd46], %f740;
bar.sync 0;
setp.lt.s32	%p133, %r1, 64;
@%p133 bra BB123_147;

ld.shared.f32 %f374, [%rd46+-256];
add.f32 %f740, %f740, %f374;

BB123_147:
bar.sync 0;
st.shared.f32 [%rd46], %f740;
bar.sync 0;
ld.shared.f32 %f786, [%rd42+508];
setp.eq.s32	%p134, %r1, 0;
mov.f32 %f776, %f2;
@%p134 bra BB123_149;

ld.shared.f32 %f776, [%rd46+-4];

BB123_149:
bar.sync 0;
st.shared.f32 [%rd46], %f776;
bar.sync 0;
bra.uni BB123_150;

BB123_94:
@%p42 bra BB123_96;

ld.shared.f32 %f357, [%rd42];
add.f32 %f358, %f2, %f357;
st.shared.f32 [%rd42], %f358;

BB123_96:
setp.ge.s32	%p100, %r1, %r163;
mov.f32 %f784, %f2;
@%p100 bra BB123_98;

ld.shared.f32 %f20, [%rd46];
mov.f32 %f784, %f20;

BB123_98:
mov.f32 %f749, %f784;
mov.f32 %f783, %f749;
bar.sync 0;
setp.le.s32	%p101, %r1, %r163;
setp.gt.s32	%p102, %r1, 0;
and.pred %p103, %p101, %p102;
@!%p103 bra BB123_100;
bra.uni BB123_99;

BB123_99:
ld.shared.f32 %f359, [%rd46+-4];
add.f32 %f783, %f783, %f359;

BB123_100:
mov.f32 %f782, %f783;
bar.sync 0;
@%p100 bra BB123_102;

st.shared.f32 [%rd46], %f782;

BB123_102:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
setp.lt.s32	%p105, %r3, %r163;
and.pred %p106, %p105, %p3;
@!%p106 bra BB123_104;
bra.uni BB123_103;

BB123_103:
ld.shared.f32 %f360, [%rd46+-8];
add.f32 %f782, %f782, %f360;

BB123_104:
mov.f32 %f781, %f782;
bar.sync 0;
@%p100 bra BB123_106;

st.shared.f32 [%rd46], %f781;

BB123_106:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r73, %r3, -2;
setp.lt.s32	%p108, %r73, %r163;
and.pred %p109, %p108, %p4;
@!%p109 bra BB123_108;
bra.uni BB123_107;

BB123_107:
ld.shared.f32 %f361, [%rd46+-16];
add.f32 %f781, %f781, %f361;

BB123_108:
mov.f32 %f780, %f781;
bar.sync 0;
@%p100 bra BB123_110;

st.shared.f32 [%rd46], %f780;

BB123_110:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r74, %r3, -6;
setp.lt.s32	%p111, %r74, %r163;
and.pred %p112, %p111, %p5;
@!%p112 bra BB123_112;
bra.uni BB123_111;

BB123_111:
ld.shared.f32 %f362, [%rd46+-32];
add.f32 %f780, %f780, %f362;

BB123_112:
mov.f32 %f779, %f780;
bar.sync 0;
@%p100 bra BB123_114;

st.shared.f32 [%rd46], %f779;

BB123_114:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r75, %r3, -14;
setp.lt.s32	%p114, %r75, %r163;
and.pred %p115, %p114, %p6;
@!%p115 bra BB123_116;
bra.uni BB123_115;

BB123_115:
ld.shared.f32 %f363, [%rd46+-64];
add.f32 %f779, %f779, %f363;

BB123_116:
mov.f32 %f778, %f779;
bar.sync 0;
@%p100 bra BB123_118;

st.shared.f32 [%rd46], %f778;

BB123_118:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r76, %r3, -30;
setp.lt.s32	%p117, %r76, %r163;
and.pred %p118, %p117, %p7;
@!%p118 bra BB123_120;
bra.uni BB123_119;

BB123_119:
ld.shared.f32 %f364, [%rd46+-128];
add.f32 %f778, %f778, %f364;

BB123_120:
mov.f32 %f777, %f778;
bar.sync 0;
@%p100 bra BB123_122;

st.shared.f32 [%rd46], %f777;

BB123_122:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r77, %r3, -62;
setp.lt.s32	%p120, %r77, %r163;
and.pred %p121, %p120, %p8;
@!%p121 bra BB123_124;
bra.uni BB123_123;

BB123_123:
ld.shared.f32 %f365, [%rd46+-256];
add.f32 %f777, %f777, %f365;

BB123_124:
bar.sync 0;
@%p100 bra BB123_126;

st.shared.f32 [%rd46], %f777;

BB123_126:
setp.lt.s32	%p9, %r1, %r163;
bar.sync 0;
add.s32 %r78, %r163, -1;
mul.wide.s32 %rd486, %r78, 4;
add.s64 %rd487, %rd42, %rd486;
ld.shared.f32 %f786, [%rd487];
not.pred %p123, %p9;
setp.eq.s32	%p124, %r1, 0;
or.pred %p125, %p124, %p123;
selp.f32	%f739, %f2, %f777, %p9;
@%p125 bra BB123_128;

ld.shared.f32 %f739, [%rd46+-4];

BB123_128:
bar.sync 0;
@%p100 bra BB123_130;

st.shared.f32 [%rd46], %f739;

BB123_130:
bar.sync 0;

BB123_150:
mov.f32 %f785, %f786;
@%p87 bra BB123_152;

ld.shared.f32 %f741, [%rd46];

BB123_152:
bar.sync 0;
mul.wide.s32 %rd488, %r7, 4;
add.s64 %rd96, %rd1, %rd488;
setp.ge.u64	%p136, %rd1, %rd96;
@%p136 bra BB123_154;

ld.local.f32 %f375, [%rd1];
add.f32 %f741, %f741, %f375;
st.shared.f32 [%rd48], %f741;

BB123_154:
setp.ge.u64	%p137, %rd49, %rd96;
@%p137 bra BB123_156;

ld.local.f32 %f376, [%rd1+4];
add.f32 %f741, %f741, %f376;
st.shared.f32 [%rd48+4], %f741;

BB123_156:
add.s64 %rd489, %rd49, 4;
setp.ge.u64	%p138, %rd489, %rd96;
@%p138 bra BB123_158;

ld.local.f32 %f377, [%rd1+8];
add.f32 %f741, %f741, %f377;
st.shared.f32 [%rd48+8], %f741;

BB123_158:
add.s64 %rd490, %rd49, 8;
setp.ge.u64	%p139, %rd490, %rd96;
@%p139 bra BB123_160;

ld.local.f32 %f378, [%rd1+12];
add.f32 %f741, %f741, %f378;
st.shared.f32 [%rd48+12], %f741;

BB123_160:
add.s64 %rd491, %rd49, 12;
setp.ge.u64	%p140, %rd491, %rd96;
@%p140 bra BB123_162;

ld.local.f32 %f379, [%rd1+16];
add.f32 %f741, %f741, %f379;
st.shared.f32 [%rd48+16], %f741;

BB123_162:
add.s64 %rd492, %rd49, 16;
setp.ge.u64	%p141, %rd492, %rd96;
@%p141 bra BB123_164;

ld.local.f32 %f380, [%rd1+20];
add.f32 %f741, %f741, %f380;
st.shared.f32 [%rd48+20], %f741;

BB123_164:
add.s64 %rd493, %rd49, 20;
setp.ge.u64	%p142, %rd493, %rd96;
@%p142 bra BB123_166;

ld.local.f32 %f381, [%rd1+24];
add.f32 %f741, %f741, %f381;
st.shared.f32 [%rd48+24], %f741;

BB123_166:
add.s64 %rd494, %rd49, 24;
setp.ge.u64	%p143, %rd494, %rd96;
@%p143 bra BB123_168;

ld.local.f32 %f382, [%rd1+28];
add.f32 %f741, %f741, %f382;
st.shared.f32 [%rd48+28], %f741;

BB123_168:
add.s64 %rd495, %rd49, 28;
setp.ge.u64	%p144, %rd495, %rd96;
@%p144 bra BB123_170;

ld.local.f32 %f383, [%rd1+32];
add.f32 %f384, %f741, %f383;
st.shared.f32 [%rd48+32], %f384;

BB123_170:
bar.sync 0;
@%p64 bra BB123_193;
bra.uni BB123_171;

BB123_193:
shl.b64 %rd498, %rd45, 2;
add.s64 %rd499, %rd61, %rd498;
ld.shared.f32 %f403, [%rd46];
ld.shared.f32 %f404, [%rd46+512];
ld.shared.f32 %f405, [%rd46+1024];
ld.shared.f32 %f406, [%rd46+1536];
ld.shared.f32 %f407, [%rd46+2048];
ld.shared.f32 %f408, [%rd46+2560];
ld.shared.f32 %f409, [%rd46+3072];
ld.shared.f32 %f410, [%rd46+3584];
ld.shared.f32 %f411, [%rd46+4096];
st.global.f32 [%rd499], %f403;
st.global.f32 [%rd499+512], %f404;
st.global.f32 [%rd499+1024], %f405;
st.global.f32 [%rd499+1536], %f406;
st.global.f32 [%rd499+2048], %f407;
st.global.f32 [%rd499+2560], %f408;
st.global.f32 [%rd499+3072], %f409;
st.global.f32 [%rd499+3584], %f410;
st.global.f32 [%rd499+4096], %f411;
bra.uni BB123_194;

BB123_171:
add.s64 %rd97, %rd42, %rd480;
mov.u64 %rd753, %rd40;
mov.u64 %rd752, %rd42;
setp.ge.u64	%p145, %rd42, %rd97;
mov.u64 %rd759, %rd61;
@%p145 bra BB123_194;

BB123_172:
mov.u64 %rd102, %rd759;
sub.s64 %rd103, %rd78, %rd753;
setp.gt.s64	%p146, %rd103, 4604;
shl.b64 %rd497, %rd45, 2;
add.s64 %rd104, %rd752, %rd497;
add.s64 %rd105, %rd102, %rd497;
@%p146 bra BB123_191;
bra.uni BB123_173;

BB123_191:
ld.shared.f32 %f394, [%rd104];
ld.shared.f32 %f395, [%rd104+512];
ld.shared.f32 %f396, [%rd104+1024];
ld.shared.f32 %f397, [%rd104+1536];
ld.shared.f32 %f398, [%rd104+2048];
ld.shared.f32 %f399, [%rd104+2560];
ld.shared.f32 %f400, [%rd104+3072];
ld.shared.f32 %f401, [%rd104+3584];
ld.shared.f32 %f402, [%rd104+4096];
st.global.f32 [%rd105], %f394;
st.global.f32 [%rd105+512], %f395;
st.global.f32 [%rd105+1024], %f396;
st.global.f32 [%rd105+1536], %f397;
st.global.f32 [%rd105+2048], %f398;
st.global.f32 [%rd105+2560], %f399;
st.global.f32 [%rd105+3072], %f400;
st.global.f32 [%rd105+3584], %f401;
st.global.f32 [%rd105+4096], %f402;
bra.uni BB123_192;

BB123_173:
shr.s64 %rd106, %rd103, 2;
setp.ge.s64	%p147, %rd45, %rd106;
@%p147 bra BB123_175;

ld.shared.f32 %f385, [%rd104];
st.global.f32 [%rd105], %f385;

BB123_175:
setp.ge.s64	%p148, %rd50, %rd106;
@%p148 bra BB123_177;

ld.shared.f32 %f386, [%rd104+512];
st.global.f32 [%rd105+512], %f386;

BB123_177:
setp.ge.s64	%p149, %rd51, %rd106;
@%p149 bra BB123_179;

ld.shared.f32 %f387, [%rd104+1024];
st.global.f32 [%rd105+1024], %f387;

BB123_179:
setp.ge.s64	%p150, %rd52, %rd106;
@%p150 bra BB123_181;

ld.shared.f32 %f388, [%rd104+1536];
st.global.f32 [%rd105+1536], %f388;

BB123_181:
setp.ge.s64	%p151, %rd53, %rd106;
@%p151 bra BB123_183;

ld.shared.f32 %f389, [%rd104+2048];
st.global.f32 [%rd105+2048], %f389;

BB123_183:
setp.ge.s64	%p152, %rd54, %rd106;
@%p152 bra BB123_185;

ld.shared.f32 %f390, [%rd104+2560];
st.global.f32 [%rd105+2560], %f390;

BB123_185:
setp.ge.s64	%p153, %rd55, %rd106;
@%p153 bra BB123_187;

ld.shared.f32 %f391, [%rd104+3072];
st.global.f32 [%rd105+3072], %f391;

BB123_187:
setp.ge.s64	%p154, %rd56, %rd106;
@%p154 bra BB123_189;

ld.shared.f32 %f392, [%rd104+3584];
st.global.f32 [%rd105+3584], %f392;

BB123_189:
setp.ge.s64	%p155, %rd57, %rd106;
@%p155 bra BB123_192;

ld.shared.f32 %f393, [%rd104+4096];
st.global.f32 [%rd105+4096], %f393;

BB123_192:
add.s64 %rd752, %rd752, 4608;
add.s64 %rd753, %rd753, 4608;
add.s64 %rd109, %rd102, 4608;
setp.lt.u64	%p156, %rd752, %rd97;
mov.u64 %rd759, %rd109;
@%p156 bra BB123_172;

BB123_194:
bar.sync 0;
add.s64 %rd776, %rd60, 4608;
add.s64 %rd760, %rd61, 4608;
add.s64 %rd733, %rd59, 4608;
mov.u64 %rd769, %rd733;
sub.s64 %rd500, %rd10, %rd733;
setp.gt.s64	%p157, %rd500, 0;
@%p157 bra BB123_27;
bra.uni BB123_365;

BB123_195:
setp.lt.s64	%p158, %rd41, 1;
@%p158 bra BB123_365;

mov.u32 %r161, %ctaid.x;
mov.u64 %rd755, %rd769;
cvt.s64.s32	%rd116, %r1;
mul.wide.s32 %rd129, %r1, 4;
add.s64 %rd117, %rd40, %rd129;
mul.wide.s32 %rd118, %r1, -9;
mul.lo.s32 %r79, %r1, 9;
mul.wide.s32 %rd502, %r79, 4;
add.s64 %rd119, %rd40, %rd502;
add.s64 %rd120, %rd1, 4;
add.s32 %r80, %r1, 128;
cvt.s64.s32	%rd121, %r80;
add.s32 %r81, %r1, 256;
cvt.s64.s32	%rd122, %r81;
add.s32 %r82, %r1, 384;
cvt.s64.s32	%rd123, %r82;
add.s32 %r83, %r1, 512;
cvt.s64.s32	%rd124, %r83;
add.s32 %r84, %r1, 640;
cvt.s64.s32	%rd125, %r84;
add.s32 %r85, %r1, 768;
cvt.s64.s32	%rd126, %r85;
add.s32 %r86, %r1, 896;
cvt.s64.s32	%rd127, %r86;
add.s32 %r87, %r1, 1024;
cvt.s64.s32	%rd128, %r87;
add.s32 %r11, %r1, -2;
add.s32 %r89, %r42, %r161;
cvt.s64.s32	%rd503, %r89;
mul.lo.s64 %rd504, %rd400, %rd503;
add.s64 %rd505, %rd8, %rd504;
mul.lo.s64 %rd506, %rd401, %rd505;
add.s64 %rd130, %rd506, %rd116;
mov.u64 %rd754, 0;
mov.u64 %rd758, %rd760;
mov.u64 %rd767, %rd769;
mov.u64 %rd774, %rd776;
mov.f32 %f774, %f785;

BB123_197:
mov.f32 %f77, %f774;
mov.u64 %rd772, %rd774;
mov.u64 %rd134, %rd772;
mov.u64 %rd765, %rd767;
mov.u64 %rd133, %rd765;
mov.u64 %rd132, %rd755;
sub.s64 %rd507, %rd132, %rd10;
shr.u64 %rd508, %rd507, 2;
neg.s64 %rd509, %rd508;
cvt.u32.u64	%r90, %rd509;
mov.u32 %r91, 1152;
min.s32 %r12, %r90, %r91;
setp.eq.s32	%p159, %r12, 1152;
@%p159 bra BB123_221;
bra.uni BB123_198;

BB123_221:
shl.b64 %rd516, %rd116, 2;
add.s64 %rd517, %rd134, %rd516;
ld.global.f32 %f430, [%rd517];
st.f32 [%rd117], %f430;
ld.global.f32 %f431, [%rd517+512];
st.f32 [%rd117+512], %f431;
ld.global.f32 %f432, [%rd517+1024];
st.f32 [%rd117+1024], %f432;
ld.global.f32 %f433, [%rd517+1536];
st.f32 [%rd117+1536], %f433;
ld.global.f32 %f434, [%rd517+2048];
st.f32 [%rd117+2048], %f434;
ld.global.f32 %f435, [%rd517+2560];
st.f32 [%rd117+2560], %f435;
ld.global.f32 %f436, [%rd517+3072];
st.f32 [%rd117+3072], %f436;
ld.global.f32 %f437, [%rd517+3584];
st.f32 [%rd117+3584], %f437;
ld.global.f32 %f438, [%rd517+4096];
st.f32 [%rd117+4096], %f438;
mov.u64 %rd777, 1152;
bra.uni BB123_222;

BB123_198:
cvt.s64.s32	%rd777, %r12;
setp.lt.s32	%p160, %r12, 1;
@%p160 bra BB123_222;

shl.b64 %rd510, %rd777, 2;
add.s64 %rd137, %rd133, %rd510;
mov.u64 %rd762, %rd40;
mov.u64 %rd761, %rd133;
mov.u64 %rd766, %rd133;
mov.u64 %rd773, %rd134;

BB123_200:
mov.u64 %rd143, %rd773;
mov.u64 %rd142, %rd766;
mov.u64 %rd140, %rd761;
sub.s64 %rd511, %rd140, %rd137;
shr.s64 %rd512, %rd511, 2;
neg.s64 %rd144, %rd512;
setp.gt.s64	%p161, %rd144, 1151;
shl.b64 %rd513, %rd116, 2;
add.s64 %rd145, %rd143, %rd513;
add.s64 %rd146, %rd762, %rd513;
@%p161 bra BB123_219;
bra.uni BB123_201;

BB123_219:
ld.global.f32 %f421, [%rd145];
st.f32 [%rd146], %f421;
ld.global.f32 %f422, [%rd145+512];
st.f32 [%rd146+512], %f422;
ld.global.f32 %f423, [%rd145+1024];
st.f32 [%rd146+1024], %f423;
ld.global.f32 %f424, [%rd145+1536];
st.f32 [%rd146+1536], %f424;
ld.global.f32 %f425, [%rd145+2048];
st.f32 [%rd146+2048], %f425;
ld.global.f32 %f426, [%rd145+2560];
st.f32 [%rd146+2560], %f426;
ld.global.f32 %f427, [%rd145+3072];
st.f32 [%rd146+3072], %f427;
ld.global.f32 %f428, [%rd145+3584];
st.f32 [%rd146+3584], %f428;
ld.global.f32 %f429, [%rd145+4096];
st.f32 [%rd146+4096], %f429;
bra.uni BB123_220;

BB123_201:
setp.ge.s64	%p162, %rd116, %rd144;
@%p162 bra BB123_203;

ld.global.f32 %f412, [%rd145];
st.f32 [%rd146], %f412;

BB123_203:
setp.ge.s64	%p163, %rd121, %rd144;
@%p163 bra BB123_205;

ld.global.f32 %f413, [%rd145+512];
st.f32 [%rd146+512], %f413;

BB123_205:
setp.ge.s64	%p164, %rd122, %rd144;
@%p164 bra BB123_207;

ld.global.f32 %f414, [%rd145+1024];
st.f32 [%rd146+1024], %f414;

BB123_207:
setp.ge.s64	%p165, %rd123, %rd144;
@%p165 bra BB123_209;

ld.global.f32 %f415, [%rd145+1536];
st.f32 [%rd146+1536], %f415;

BB123_209:
setp.ge.s64	%p166, %rd124, %rd144;
@%p166 bra BB123_211;

ld.global.f32 %f416, [%rd145+2048];
st.f32 [%rd146+2048], %f416;

BB123_211:
setp.ge.s64	%p167, %rd125, %rd144;
@%p167 bra BB123_213;

ld.global.f32 %f417, [%rd145+2560];
st.f32 [%rd146+2560], %f417;

BB123_213:
setp.ge.s64	%p168, %rd126, %rd144;
@%p168 bra BB123_215;

ld.global.f32 %f418, [%rd145+3072];
st.f32 [%rd146+3072], %f418;

BB123_215:
setp.ge.s64	%p169, %rd127, %rd144;
@%p169 bra BB123_217;

ld.global.f32 %f419, [%rd145+3584];
st.f32 [%rd146+3584], %f419;

BB123_217:
setp.ge.s64	%p170, %rd128, %rd144;
@%p170 bra BB123_220;

ld.global.f32 %f420, [%rd145+4096];
st.f32 [%rd146+4096], %f420;

BB123_220:
add.s64 %rd147, %rd143, 4608;
add.s64 %rd762, %rd762, 4608;
add.s64 %rd761, %rd142, 4608;
mov.u64 %rd149, %rd761;
sub.s64 %rd514, %rd137, %rd761;
setp.gt.s64	%p171, %rd514, 0;
mov.u64 %rd766, %rd149;
mov.u64 %rd773, %rd147;
@%p171 bra BB123_200;

BB123_222:
bar.sync 0;
shl.b64 %rd518, %rd777, 2;
add.s64 %rd152, %rd40, %rd518;
and.b64 %rd519, %rd777, 4611686018427387903;
cvt.u32.u64	%r13, %rd777;
add.s64 %rd520, %rd519, %rd118;
cvt.u32.u64	%r92, %rd520;
mov.u32 %r93, 9;
min.s32 %r14, %r92, %r93;
mov.u32 %r94, 0;
max.s32 %r15, %r14, %r94;
setp.gt.u32	%p172, %r15, 8;
@%p172 bra BB123_241;
bra.uni BB123_223;

BB123_241:
ld.f32 %f448, [%rd119];
st.local.f32 [%rd1], %f448;
ld.f32 %f449, [%rd119+4];
st.local.f32 [%rd1+4], %f449;
ld.f32 %f450, [%rd119+8];
st.local.f32 [%rd1+8], %f450;
ld.f32 %f451, [%rd119+12];
st.local.f32 [%rd1+12], %f451;
ld.f32 %f452, [%rd119+16];
st.local.f32 [%rd1+16], %f452;
ld.f32 %f453, [%rd119+20];
st.local.f32 [%rd1+20], %f453;
ld.f32 %f454, [%rd119+24];
st.local.f32 [%rd1+24], %f454;
ld.f32 %f455, [%rd119+28];
st.local.f32 [%rd1+28], %f455;
ld.f32 %f456, [%rd119+32];
st.local.f32 [%rd1+32], %f456;
bra.uni BB123_242;

BB123_223:
mov.u64 %rd153, %rd1;
setp.lt.s32	%p173, %r14, 1;
mov.u64 %rd792, %rd153;
@%p173 bra BB123_225;

ld.f32 %f439, [%rd119];
st.local.f32 [%rd1], %f439;
mov.u64 %rd792, %rd120;

BB123_225:
mov.u64 %rd778, %rd792;
mov.u64 %rd791, %rd778;
setp.lt.s32	%p174, %r15, 2;
@%p174 bra BB123_227;

ld.f32 %f440, [%rd119+4];
st.local.f32 [%rd791], %f440;
add.s64 %rd791, %rd791, 4;

BB123_227:
mov.u64 %rd790, %rd791;
setp.lt.s32	%p175, %r15, 3;
@%p175 bra BB123_229;

ld.f32 %f441, [%rd119+8];
st.local.f32 [%rd790], %f441;
add.s64 %rd790, %rd790, 4;

BB123_229:
mov.u64 %rd789, %rd790;
setp.lt.s32	%p176, %r15, 4;
@%p176 bra BB123_231;

ld.f32 %f442, [%rd119+12];
st.local.f32 [%rd789], %f442;
add.s64 %rd789, %rd789, 4;

BB123_231:
mov.u64 %rd788, %rd789;
setp.lt.s32	%p177, %r15, 5;
@%p177 bra BB123_233;

ld.f32 %f443, [%rd119+16];
st.local.f32 [%rd788], %f443;
add.s64 %rd788, %rd788, 4;

BB123_233:
mov.u64 %rd787, %rd788;
setp.lt.s32	%p178, %r15, 6;
@%p178 bra BB123_235;

ld.f32 %f444, [%rd119+20];
st.local.f32 [%rd787], %f444;
add.s64 %rd787, %rd787, 4;

BB123_235:
mov.u64 %rd786, %rd787;
setp.lt.s32	%p179, %r15, 7;
@%p179 bra BB123_237;

ld.f32 %f445, [%rd119+24];
st.local.f32 [%rd786], %f445;
add.s64 %rd786, %rd786, 4;

BB123_237:
mov.u64 %rd785, %rd786;
setp.lt.s32	%p180, %r15, 8;
@%p180 bra BB123_239;

ld.f32 %f446, [%rd119+28];
st.local.f32 [%rd785], %f446;
add.s64 %rd785, %rd785, 4;

BB123_239:
setp.lt.s32	%p181, %r15, 9;
@%p181 bra BB123_242;

ld.f32 %f447, [%rd119+32];
st.local.f32 [%rd785], %f447;

BB123_242:
setp.eq.s32	%p182, %r15, 0;
@%p182 bra BB123_259;

ld.local.f32 %f787, [%rd1];
mul.wide.u32 %rd521, %r15, 4;
add.s64 %rd522, %rd521, 17179869180;
shr.u64 %rd523, %rd522, 2;
cvt.u32.u64	%r16, %rd523;
setp.lt.s32	%p183, %r16, 1;
@%p183 bra BB123_245;

ld.local.f32 %f458, [%rd1+4];
add.f32 %f787, %f787, %f458;

BB123_245:
setp.lt.s32	%p184, %r16, 2;
@%p184 bra BB123_247;

ld.local.f32 %f459, [%rd1+8];
add.f32 %f787, %f787, %f459;

BB123_247:
setp.lt.s32	%p185, %r16, 3;
@%p185 bra BB123_249;

ld.local.f32 %f460, [%rd1+12];
add.f32 %f787, %f787, %f460;

BB123_249:
setp.lt.s32	%p186, %r16, 4;
@%p186 bra BB123_251;

ld.local.f32 %f461, [%rd1+16];
add.f32 %f787, %f787, %f461;

BB123_251:
setp.lt.s32	%p187, %r16, 5;
@%p187 bra BB123_253;

ld.local.f32 %f462, [%rd1+20];
add.f32 %f787, %f787, %f462;

BB123_253:
setp.lt.s32	%p188, %r16, 6;
@%p188 bra BB123_255;

ld.local.f32 %f463, [%rd1+24];
add.f32 %f787, %f787, %f463;

BB123_255:
setp.lt.s32	%p189, %r16, 7;
@%p189 bra BB123_257;

ld.local.f32 %f464, [%rd1+28];
add.f32 %f787, %f787, %f464;

BB123_257:
setp.lt.s32	%p190, %r16, 8;
@%p190 bra BB123_259;

ld.local.f32 %f465, [%rd1+32];
add.f32 %f787, %f787, %f465;

BB123_259:
bar.sync 0;
@%p182 bra BB123_261;

st.f32 [%rd117], %f787;

BB123_261:
bar.sync 0;
setp.gt.s32	%p192, %r13, 1151;
mov.u32 %r164, 128;
@%p192 bra BB123_263;

add.s32 %r96, %r13, 8;
mul.hi.s32 %r97, %r96, 954437177;
shr.u32 %r98, %r97, 31;
shr.s32 %r99, %r97, 1;
add.s32 %r164, %r99, %r98;

BB123_263:
setp.eq.s32	%p193, %r164, 128;
@%p193 bra BB123_301;
bra.uni BB123_264;

BB123_301:
@%p42 bra BB123_303;

ld.f32 %f475, [%rd40];
add.f32 %f476, %f77, %f475;
st.f32 [%rd40], %f476;

BB123_303:
setp.lt.s32	%p19, %r1, 1;
ld.f32 %f743, [%rd117];
bar.sync 0;
@%p19 bra BB123_305;

ld.f32 %f477, [%rd117+-4];
add.f32 %f743, %f743, %f477;

BB123_305:
bar.sync 0;
st.f32 [%rd117], %f743;
bar.sync 0;
setp.lt.s32	%p223, %r1, 2;
@%p223 bra BB123_307;

ld.f32 %f478, [%rd117+-8];
add.f32 %f743, %f743, %f478;

BB123_307:
bar.sync 0;
st.f32 [%rd117], %f743;
bar.sync 0;
setp.lt.s32	%p224, %r1, 4;
@%p224 bra BB123_309;

ld.f32 %f479, [%rd117+-16];
add.f32 %f743, %f743, %f479;

BB123_309:
bar.sync 0;
st.f32 [%rd117], %f743;
bar.sync 0;
setp.lt.s32	%p225, %r1, 8;
@%p225 bra BB123_311;

ld.f32 %f480, [%rd117+-32];
add.f32 %f743, %f743, %f480;

BB123_311:
bar.sync 0;
st.f32 [%rd117], %f743;
bar.sync 0;
setp.lt.s32	%p226, %r1, 16;
@%p226 bra BB123_313;

ld.f32 %f481, [%rd117+-64];
add.f32 %f743, %f743, %f481;

BB123_313:
bar.sync 0;
st.f32 [%rd117], %f743;
bar.sync 0;
setp.lt.s32	%p227, %r1, 32;
@%p227 bra BB123_315;

ld.f32 %f482, [%rd117+-128];
add.f32 %f743, %f743, %f482;

BB123_315:
bar.sync 0;
st.f32 [%rd117], %f743;
bar.sync 0;
setp.lt.s32	%p228, %r1, 64;
@%p228 bra BB123_317;

ld.f32 %f483, [%rd117+-256];
add.f32 %f743, %f743, %f483;

BB123_317:
bar.sync 0;
st.f32 [%rd117], %f743;
bar.sync 0;
ld.f32 %f775, [%rd40+508];
setp.eq.s32	%p229, %r1, 0;
mov.f32 %f765, %f77;
@%p229 bra BB123_319;

ld.f32 %f765, [%rd117+-4];

BB123_319:
bar.sync 0;
st.f32 [%rd117], %f765;
bar.sync 0;
bra.uni BB123_320;

BB123_264:
@%p42 bra BB123_266;

ld.f32 %f466, [%rd40];
add.f32 %f467, %f77, %f466;
st.f32 [%rd40], %f467;

BB123_266:
setp.ge.s32	%p195, %r1, %r164;
mov.f32 %f773, %f77;
@%p195 bra BB123_268;

ld.f32 %f95, [%rd117];
mov.f32 %f773, %f95;

BB123_268:
mov.f32 %f758, %f773;
mov.f32 %f772, %f758;
bar.sync 0;
setp.le.s32	%p196, %r1, %r164;
setp.gt.s32	%p197, %r1, 0;
and.pred %p198, %p196, %p197;
@!%p198 bra BB123_270;
bra.uni BB123_269;

BB123_269:
ld.f32 %f468, [%rd117+-4];
add.f32 %f772, %f772, %f468;

BB123_270:
mov.f32 %f771, %f772;
bar.sync 0;
@%p195 bra BB123_272;

st.f32 [%rd117], %f771;

BB123_272:
setp.gt.s32	%p12, %r1, 1;
bar.sync 0;
setp.lt.s32	%p200, %r11, %r164;
and.pred %p201, %p200, %p12;
@!%p201 bra BB123_274;
bra.uni BB123_273;

BB123_273:
ld.f32 %f469, [%rd117+-8];
add.f32 %f771, %f771, %f469;

BB123_274:
mov.f32 %f770, %f771;
bar.sync 0;
@%p195 bra BB123_276;

st.f32 [%rd117], %f770;

BB123_276:
setp.gt.s32	%p13, %r1, 3;
bar.sync 0;
add.s32 %r100, %r11, -2;
setp.lt.s32	%p203, %r100, %r164;
and.pred %p204, %p203, %p13;
@!%p204 bra BB123_278;
bra.uni BB123_277;

BB123_277:
ld.f32 %f470, [%rd117+-16];
add.f32 %f770, %f770, %f470;

BB123_278:
mov.f32 %f769, %f770;
bar.sync 0;
@%p195 bra BB123_280;

st.f32 [%rd117], %f769;

BB123_280:
setp.gt.s32	%p14, %r1, 7;
bar.sync 0;
add.s32 %r101, %r11, -6;
setp.lt.s32	%p206, %r101, %r164;
and.pred %p207, %p206, %p14;
@!%p207 bra BB123_282;
bra.uni BB123_281;

BB123_281:
ld.f32 %f471, [%rd117+-32];
add.f32 %f769, %f769, %f471;

BB123_282:
mov.f32 %f768, %f769;
bar.sync 0;
@%p195 bra BB123_284;

st.f32 [%rd117], %f768;

BB123_284:
setp.gt.s32	%p15, %r1, 15;
bar.sync 0;
add.s32 %r102, %r11, -14;
setp.lt.s32	%p209, %r102, %r164;
and.pred %p210, %p209, %p15;
@!%p210 bra BB123_286;
bra.uni BB123_285;

BB123_285:
ld.f32 %f472, [%rd117+-64];
add.f32 %f768, %f768, %f472;

BB123_286:
mov.f32 %f767, %f768;
bar.sync 0;
@%p195 bra BB123_288;

st.f32 [%rd117], %f767;

BB123_288:
setp.gt.s32	%p16, %r1, 31;
bar.sync 0;
add.s32 %r103, %r11, -30;
setp.lt.s32	%p212, %r103, %r164;
and.pred %p213, %p212, %p16;
@!%p213 bra BB123_290;
bra.uni BB123_289;

BB123_289:
ld.f32 %f473, [%rd117+-128];
add.f32 %f767, %f767, %f473;

BB123_290:
mov.f32 %f766, %f767;
bar.sync 0;
@%p195 bra BB123_292;

st.f32 [%rd117], %f766;

BB123_292:
setp.gt.s32	%p17, %r1, 63;
bar.sync 0;
add.s32 %r104, %r11, -62;
setp.lt.s32	%p215, %r104, %r164;
and.pred %p216, %p215, %p17;
@!%p216 bra BB123_294;
bra.uni BB123_293;

BB123_293:
ld.f32 %f474, [%rd117+-256];
add.f32 %f766, %f766, %f474;

BB123_294:
bar.sync 0;
@%p195 bra BB123_296;

st.f32 [%rd117], %f766;

BB123_296:
setp.lt.s32	%p18, %r1, %r164;
bar.sync 0;
add.s32 %r105, %r164, -1;
mul.wide.s32 %rd524, %r105, 4;
add.s64 %rd525, %rd40, %rd524;
ld.f32 %f775, [%rd525];
not.pred %p218, %p18;
setp.eq.s32	%p219, %r1, 0;
or.pred %p220, %p219, %p218;
selp.f32	%f742, %f77, %f766, %p18;
@%p220 bra BB123_298;

ld.f32 %f742, [%rd117+-4];

BB123_298:
bar.sync 0;
@%p195 bra BB123_300;

st.f32 [%rd117], %f742;

BB123_300:
bar.sync 0;

BB123_320:
mov.f32 %f774, %f775;
@%p182 bra BB123_322;

ld.f32 %f787, [%rd117];

BB123_322:
bar.sync 0;
mul.wide.s32 %rd526, %r15, 4;
add.s64 %rd170, %rd1, %rd526;
setp.ge.u64	%p231, %rd1, %rd170;
@%p231 bra BB123_324;

ld.local.f32 %f484, [%rd1];
add.f32 %f787, %f787, %f484;
st.f32 [%rd119], %f787;

BB123_324:
setp.ge.u64	%p232, %rd120, %rd170;
@%p232 bra BB123_326;

ld.local.f32 %f485, [%rd1+4];
add.f32 %f787, %f787, %f485;
st.f32 [%rd119+4], %f787;

BB123_326:
add.s64 %rd527, %rd120, 4;
setp.ge.u64	%p233, %rd527, %rd170;
@%p233 bra BB123_328;

ld.local.f32 %f486, [%rd1+8];
add.f32 %f787, %f787, %f486;
st.f32 [%rd119+8], %f787;

BB123_328:
add.s64 %rd528, %rd120, 8;
setp.ge.u64	%p234, %rd528, %rd170;
@%p234 bra BB123_330;

ld.local.f32 %f487, [%rd1+12];
add.f32 %f787, %f787, %f487;
st.f32 [%rd119+12], %f787;

BB123_330:
add.s64 %rd529, %rd120, 12;
setp.ge.u64	%p235, %rd529, %rd170;
@%p235 bra BB123_332;

ld.local.f32 %f488, [%rd1+16];
add.f32 %f787, %f787, %f488;
st.f32 [%rd119+16], %f787;

BB123_332:
add.s64 %rd530, %rd120, 16;
setp.ge.u64	%p236, %rd530, %rd170;
@%p236 bra BB123_334;

ld.local.f32 %f489, [%rd1+20];
add.f32 %f787, %f787, %f489;
st.f32 [%rd119+20], %f787;

BB123_334:
add.s64 %rd531, %rd120, 20;
setp.ge.u64	%p237, %rd531, %rd170;
@%p237 bra BB123_336;

ld.local.f32 %f490, [%rd1+24];
add.f32 %f787, %f787, %f490;
st.f32 [%rd119+24], %f787;

BB123_336:
add.s64 %rd532, %rd120, 24;
setp.ge.u64	%p238, %rd532, %rd170;
@%p238 bra BB123_338;

ld.local.f32 %f491, [%rd1+28];
add.f32 %f787, %f787, %f491;
st.f32 [%rd119+28], %f787;

BB123_338:
add.s64 %rd533, %rd120, 28;
setp.ge.u64	%p239, %rd533, %rd170;
@%p239 bra BB123_340;

ld.local.f32 %f492, [%rd1+32];
add.f32 %f493, %f787, %f492;
st.f32 [%rd119+32], %f493;

BB123_340:
bar.sync 0;
@%p159 bra BB123_363;
bra.uni BB123_341;

BB123_363:
shl.b64 %rd536, %rd116, 2;
add.s64 %rd537, %rd758, %rd536;
ld.f32 %f512, [%rd117];
st.global.f32 [%rd537], %f512;
ld.f32 %f513, [%rd117+512];
st.global.f32 [%rd537+512], %f513;
ld.f32 %f514, [%rd117+1024];
st.global.f32 [%rd537+1024], %f514;
ld.f32 %f515, [%rd117+1536];
st.global.f32 [%rd537+1536], %f515;
ld.f32 %f516, [%rd117+2048];
st.global.f32 [%rd537+2048], %f516;
ld.f32 %f517, [%rd117+2560];
st.global.f32 [%rd537+2560], %f517;
ld.f32 %f518, [%rd117+3072];
st.global.f32 [%rd537+3072], %f518;
ld.f32 %f519, [%rd117+3584];
st.global.f32 [%rd537+3584], %f519;
ld.f32 %f520, [%rd117+4096];
st.global.f32 [%rd537+4096], %f520;
bra.uni BB123_364;

BB123_341:
add.s64 %rd534, %rd130, %rd754;
shl.b64 %rd535, %rd534, 2;
add.s64 %rd793, %rd2, %rd535;
mov.u64 %rd794, %rd40;
setp.ge.u64	%p240, %rd40, %rd152;
@%p240 bra BB123_364;

BB123_342:
sub.s64 %rd175, %rd152, %rd794;
setp.gt.s64	%p241, %rd175, 4604;
add.s64 %rd176, %rd794, %rd129;
@%p241 bra BB123_361;
bra.uni BB123_343;

BB123_361:
ld.f32 %f503, [%rd176];
st.global.f32 [%rd793], %f503;
ld.f32 %f504, [%rd176+512];
st.global.f32 [%rd793+512], %f504;
ld.f32 %f505, [%rd176+1024];
st.global.f32 [%rd793+1024], %f505;
ld.f32 %f506, [%rd176+1536];
st.global.f32 [%rd793+1536], %f506;
ld.f32 %f507, [%rd176+2048];
st.global.f32 [%rd793+2048], %f507;
ld.f32 %f508, [%rd176+2560];
st.global.f32 [%rd793+2560], %f508;
ld.f32 %f509, [%rd176+3072];
st.global.f32 [%rd793+3072], %f509;
ld.f32 %f510, [%rd176+3584];
st.global.f32 [%rd793+3584], %f510;
ld.f32 %f511, [%rd176+4096];
st.global.f32 [%rd793+4096], %f511;
bra.uni BB123_362;

BB123_343:
shr.s64 %rd177, %rd175, 2;
setp.ge.s64	%p242, %rd116, %rd177;
@%p242 bra BB123_345;

ld.f32 %f494, [%rd176];
st.global.f32 [%rd793], %f494;

BB123_345:
setp.ge.s64	%p243, %rd121, %rd177;
@%p243 bra BB123_347;

ld.f32 %f495, [%rd176+512];
st.global.f32 [%rd793+512], %f495;

BB123_347:
setp.ge.s64	%p244, %rd122, %rd177;
@%p244 bra BB123_349;

ld.f32 %f496, [%rd176+1024];
st.global.f32 [%rd793+1024], %f496;

BB123_349:
setp.ge.s64	%p245, %rd123, %rd177;
@%p245 bra BB123_351;

ld.f32 %f497, [%rd176+1536];
st.global.f32 [%rd793+1536], %f497;

BB123_351:
setp.ge.s64	%p246, %rd124, %rd177;
@%p246 bra BB123_353;

ld.f32 %f498, [%rd176+2048];
st.global.f32 [%rd793+2048], %f498;

BB123_353:
setp.ge.s64	%p247, %rd125, %rd177;
@%p247 bra BB123_355;

ld.f32 %f499, [%rd176+2560];
st.global.f32 [%rd793+2560], %f499;

BB123_355:
setp.ge.s64	%p248, %rd126, %rd177;
@%p248 bra BB123_357;

ld.f32 %f500, [%rd176+3072];
st.global.f32 [%rd793+3072], %f500;

BB123_357:
setp.ge.s64	%p249, %rd127, %rd177;
@%p249 bra BB123_359;

ld.f32 %f501, [%rd176+3584];
st.global.f32 [%rd793+3584], %f501;

BB123_359:
setp.ge.s64	%p250, %rd128, %rd177;
@%p250 bra BB123_362;

ld.f32 %f502, [%rd176+4096];
st.global.f32 [%rd793+4096], %f502;

BB123_362:
add.s64 %rd794, %rd794, 4608;
add.s64 %rd793, %rd793, 4608;
setp.lt.u64	%p251, %rd794, %rd152;
@%p251 bra BB123_342;

BB123_364:
bar.sync 0;
add.s64 %rd774, %rd134, 4608;
add.s64 %rd758, %rd758, 4608;
add.s64 %rd755, %rd133, 4608;
mov.u64 %rd767, %rd755;
sub.s64 %rd538, %rd10, %rd755;
setp.gt.s64	%p252, %rd538, 0;
add.s64 %rd754, %rd754, 1152;
@%p252 bra BB123_197;

BB123_365:
@%p42 bra BB123_381;


	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r106, 1, 0, p; 
} 


	setp.eq.s32	%p254, %r106, 0;
@%p254 bra BB123_380;

mov.u64 %rd540, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd541, %rd540;
sub.s64 %rd186, %rd40, %rd541;
setp.eq.s64	%p255, %rd40, 0;
@%p255 bra BB123_381;

add.s64 %rd542, %rd186, -16;
add.s64 %rd544, %rd540, %rd542;
add.s64 %rd188, %rd541, %rd542;
ld.shared.u8 %rs34, [%rd544];
or.b16 %rs35, %rs34, 1;
st.shared.u8 [%rd544], %rs35;
ld.shared.u64 %rd189, [%rd544+8];
setp.eq.s64	%p256, %rd189, 0;
mov.u64 %rd798, %rd188;
@%p256 bra BB123_374;

mov.u64 %rd190, %rd188;
ld.u8 %rs36, [%rd189];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p257, %rs37, 1;
mov.u64 %rd798, %rd190;
@!%p257 bra BB123_374;
bra.uni BB123_370;

BB123_370:
ld.u64 %rd192, [%rd189];
shr.u64 %rd193, %rd192, 1;
add.s64 %rd194, %rd189, 16;
add.s64 %rd195, %rd194, %rd193;
ld.shared.u64 %rd546, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p258, %rd195, %rd546;
mov.u64 %rd798, %rd189;
@%p258 bra BB123_374;

ld.u8 %rs38, [%rd195];
and.b16 %rs39, %rs38, 1;
setp.eq.b16	%p259, %rs39, 1;
mov.u64 %rd795, %rd189;
mov.u64 %rd798, %rd795;
@!%p259 bra BB123_374;
bra.uni BB123_372;

BB123_372:
ld.u64 %rd547, [%rd195];
shr.u64 %rd548, %rd547, 1;
add.s64 %rd549, %rd548, %rd193;
add.s64 %rd550, %rd549, 16;
shl.b64 %rd551, %rd550, 1;
and.b64 %rd552, %rd192, 1;
or.b64 %rd553, %rd551, %rd552;
st.u64 [%rd189], %rd553;
and.b64 %rd196, %rd550, 9223372036854775807;
add.s64 %rd554, %rd194, %rd196;
ld.shared.u64 %rd555, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p260, %rd554, %rd555;
mov.u64 %rd796, %rd189;
mov.u64 %rd798, %rd796;
@%p260 bra BB123_374;

add.s64 %rd556, %rd196, %rd194;
st.u64 [%rd556+8], %rd189;
mov.u64 %rd798, %rd189;

BB123_374:
ld.u64 %rd199, [%rd798];
shr.u64 %rd200, %rd199, 1;
add.s64 %rd201, %rd798, 16;
add.s64 %rd202, %rd201, %rd200;
ld.shared.u64 %rd557, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p261, %rd202, %rd557;
@%p261 bra BB123_378;

ld.u8 %rs40, [%rd202];
and.b16 %rs41, %rs40, 1;
setp.eq.b16	%p262, %rs41, 1;
@!%p262 bra BB123_381;
bra.uni BB123_376;

BB123_376:
ld.u64 %rd558, [%rd202];
shr.u64 %rd559, %rd558, 1;
add.s64 %rd560, %rd559, %rd200;
add.s64 %rd561, %rd560, 16;
shl.b64 %rd562, %rd561, 1;
and.b64 %rd563, %rd199, 1;
or.b64 %rd564, %rd562, %rd563;
st.u64 [%rd798], %rd564;
and.b64 %rd203, %rd561, 9223372036854775807;
add.s64 %rd565, %rd201, %rd203;
ld.shared.u64 %rd566, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p263, %rd565, %rd566;
@%p263 bra BB123_381;

add.s64 %rd567, %rd203, %rd201;
st.u64 [%rd567+8], %rd798;
bra.uni BB123_381;

BB123_380:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd40;
call.uni 
free, 
(
param0
);


	}

BB123_381:
bar.sync 0;
bra.uni BB123_764;

BB123_393:
mov.u64 %rd579, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd580, %rd579;
sub.s64 %rd581, %rd204, %rd580;
add.s64 %rd582, %rd581, 4624;
ld.shared.u64 %rd583, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p275, %rd582, %rd583;
mov.u64 %rd808, -1;
mov.u64 %rd809, %rd204;
@%p275 bra BB123_395;

add.s64 %rd215, %rd204, 4624;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd215;
mov.u64 %rd808, %rd215;
mov.u64 %rd809, %rd215;

BB123_395:
mov.u64 %rd216, %rd809;
setp.eq.s64	%p276, %rd808, -1;
@%p276 bra BB123_397;

mov.u64 %rd584, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd585, %rd584;
sub.s64 %rd586, %rd204, %rd585;
add.s64 %rd587, %rd584, %rd586;
ld.shared.u64 %rd588, [%rd587];
and.b64 %rd589, %rd588, 1;
or.b64 %rd590, %rd589, 9216;
st.shared.u64 [%rd587], %rd590;
st.shared.u64 [%rd587+8], %rd804;
mov.u16 %rs44, 0;
st.shared.u8 [%rd587], %rs44;

BB123_397:
mov.u64 %rd810, %rd204;
setp.eq.s64	%p277, %rd204, %rd216;
mov.u64 %rd811, 0;
@%p277 bra BB123_403;

BB123_402:
add.s64 %rd811, %rd810, 16;

BB123_403:
mov.u64 %rd812, %rd811;
setp.ne.s64	%p280, %rd811, 0;
@%p280 bra BB123_405;

mov.u64 %rd606, 4608;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd606;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd812, [retval0+0];


	}

BB123_405:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd812;

BB123_406:
ld.param.u64 %rd718, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd717, %rd718;
add.s64 %rd609, %rd421, 4;
add.s64 %rd856, %rd717, %rd609;
add.s64 %rd849, %rd718, %rd609;
add.s64 %rd840, %rd2, %rd609;
bar.sync 0;
ld.shared.u64 %rd233, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd233; 
selp.u32 %r107, 1, 0, p; 
} 


	setp.eq.s32	%p281, %r107, 0;
sub.s64 %rd234, %rd10, %rd849;
@%p281 bra BB123_577;

setp.lt.s64	%p282, %rd234, 1;
@%p282 bra BB123_747;

mov.u64 %rd611, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd612, %rd611;
sub.s64 %rd613, %rd233, %rd612;
add.s64 %rd235, %rd611, %rd613;
mov.u64 %rd813, %rd849;
cvt.s64.s32	%rd238, %r1;
mul.wide.s32 %rd614, %r1, 4;
add.s64 %rd239, %rd235, %rd614;
mul.wide.s32 %rd240, %r1, -9;
mul.lo.s32 %r108, %r1, 9;
mul.wide.s32 %rd615, %r108, 4;
add.s64 %rd241, %rd235, %rd615;
add.s64 %rd242, %rd1, 4;
add.s32 %r109, %r1, 128;
cvt.s64.s32	%rd243, %r109;
add.s32 %r110, %r1, 256;
cvt.s64.s32	%rd244, %r110;
add.s32 %r111, %r1, 384;
cvt.s64.s32	%rd245, %r111;
add.s32 %r112, %r1, 512;
cvt.s64.s32	%rd246, %r112;
add.s32 %r113, %r1, 640;
cvt.s64.s32	%rd247, %r113;
add.s32 %r114, %r1, 768;
cvt.s64.s32	%rd248, %r114;
add.s32 %r115, %r1, 896;
cvt.s64.s32	%rd249, %r115;
add.s32 %r116, %r1, 1024;
cvt.s64.s32	%rd250, %r116;
add.s32 %r19, %r1, -2;

BB123_409:
mov.f32 %f153, %f834;
mov.u64 %rd851, %rd856;
mov.u64 %rd253, %rd851;
mov.u64 %rd844, %rd849;
mov.u64 %rd252, %rd844;
mov.u64 %rd837, %rd840;
mov.u64 %rd254, %rd837;
mov.u64 %rd251, %rd813;
sub.s64 %rd616, %rd251, %rd10;
shr.u64 %rd617, %rd616, 2;
neg.s64 %rd618, %rd617;
cvt.u32.u64	%r117, %rd618;
mov.u32 %r118, 1152;
min.s32 %r20, %r117, %r118;
setp.eq.s32	%p283, %r20, 1152;
@%p283 bra BB123_433;
bra.uni BB123_410;

BB123_433:
shl.b64 %rd625, %rd238, 2;
add.s64 %rd626, %rd253, %rd625;
ld.global.f32 %f539, [%rd626];
ld.global.f32 %f540, [%rd626+512];
ld.global.f32 %f541, [%rd626+1024];
ld.global.f32 %f542, [%rd626+1536];
ld.global.f32 %f543, [%rd626+2048];
ld.global.f32 %f544, [%rd626+2560];
ld.global.f32 %f545, [%rd626+3072];
ld.global.f32 %f546, [%rd626+3584];
ld.global.f32 %f547, [%rd626+4096];
st.shared.f32 [%rd239], %f539;
st.shared.f32 [%rd239+512], %f540;
st.shared.f32 [%rd239+1024], %f541;
st.shared.f32 [%rd239+1536], %f542;
st.shared.f32 [%rd239+2048], %f543;
st.shared.f32 [%rd239+2560], %f544;
st.shared.f32 [%rd239+3072], %f545;
st.shared.f32 [%rd239+3584], %f546;
st.shared.f32 [%rd239+4096], %f547;
mov.u64 %rd816, 1152;
bra.uni BB123_434;

BB123_410:
cvt.s64.s32	%rd816, %r20;
setp.lt.s32	%p284, %r20, 1;
@%p284 bra BB123_434;

shl.b64 %rd619, %rd816, 2;
add.s64 %rd256, %rd252, %rd619;
mov.u64 %rd815, %rd235;
mov.u64 %rd814, %rd252;
mov.u64 %rd848, %rd252;
mov.u64 %rd855, %rd253;

BB123_412:
mov.u64 %rd262, %rd855;
mov.u64 %rd261, %rd848;
mov.u64 %rd259, %rd814;
sub.s64 %rd620, %rd259, %rd256;
shr.s64 %rd621, %rd620, 2;
neg.s64 %rd263, %rd621;
setp.gt.s64	%p285, %rd263, 1151;
shl.b64 %rd622, %rd238, 2;
add.s64 %rd264, %rd262, %rd622;
add.s64 %rd265, %rd815, %rd622;
@%p285 bra BB123_431;
bra.uni BB123_413;

BB123_431:
ld.global.f32 %f530, [%rd264];
ld.global.f32 %f531, [%rd264+512];
ld.global.f32 %f532, [%rd264+1024];
ld.global.f32 %f533, [%rd264+1536];
ld.global.f32 %f534, [%rd264+2048];
ld.global.f32 %f535, [%rd264+2560];
ld.global.f32 %f536, [%rd264+3072];
ld.global.f32 %f537, [%rd264+3584];
ld.global.f32 %f538, [%rd264+4096];
st.shared.f32 [%rd265], %f530;
st.shared.f32 [%rd265+512], %f531;
st.shared.f32 [%rd265+1024], %f532;
st.shared.f32 [%rd265+1536], %f533;
st.shared.f32 [%rd265+2048], %f534;
st.shared.f32 [%rd265+2560], %f535;
st.shared.f32 [%rd265+3072], %f536;
st.shared.f32 [%rd265+3584], %f537;
st.shared.f32 [%rd265+4096], %f538;
bra.uni BB123_432;

BB123_413:
setp.ge.s64	%p286, %rd238, %rd263;
@%p286 bra BB123_415;

ld.global.f32 %f521, [%rd264];
st.shared.f32 [%rd265], %f521;

BB123_415:
setp.ge.s64	%p287, %rd243, %rd263;
@%p287 bra BB123_417;

ld.global.f32 %f522, [%rd264+512];
st.shared.f32 [%rd265+512], %f522;

BB123_417:
setp.ge.s64	%p288, %rd244, %rd263;
@%p288 bra BB123_419;

ld.global.f32 %f523, [%rd264+1024];
st.shared.f32 [%rd265+1024], %f523;

BB123_419:
setp.ge.s64	%p289, %rd245, %rd263;
@%p289 bra BB123_421;

ld.global.f32 %f524, [%rd264+1536];
st.shared.f32 [%rd265+1536], %f524;

BB123_421:
setp.ge.s64	%p290, %rd246, %rd263;
@%p290 bra BB123_423;

ld.global.f32 %f525, [%rd264+2048];
st.shared.f32 [%rd265+2048], %f525;

BB123_423:
setp.ge.s64	%p291, %rd247, %rd263;
@%p291 bra BB123_425;

ld.global.f32 %f526, [%rd264+2560];
st.shared.f32 [%rd265+2560], %f526;

BB123_425:
setp.ge.s64	%p292, %rd248, %rd263;
@%p292 bra BB123_427;

ld.global.f32 %f527, [%rd264+3072];
st.shared.f32 [%rd265+3072], %f527;

BB123_427:
setp.ge.s64	%p293, %rd249, %rd263;
@%p293 bra BB123_429;

ld.global.f32 %f528, [%rd264+3584];
st.shared.f32 [%rd265+3584], %f528;

BB123_429:
setp.ge.s64	%p294, %rd250, %rd263;
@%p294 bra BB123_432;

ld.global.f32 %f529, [%rd264+4096];
st.shared.f32 [%rd265+4096], %f529;

BB123_432:
add.s64 %rd266, %rd262, 4608;
add.s64 %rd815, %rd815, 4608;
add.s64 %rd814, %rd261, 4608;
mov.u64 %rd268, %rd814;
sub.s64 %rd623, %rd256, %rd814;
setp.gt.s64	%p295, %rd623, 0;
mov.u64 %rd848, %rd268;
mov.u64 %rd855, %rd266;
@%p295 bra BB123_412;

BB123_434:
bar.sync 0;
shl.b64 %rd627, %rd816, 2;
add.s64 %rd271, %rd233, %rd627;
and.b64 %rd628, %rd816, 4611686018427387903;
cvt.u32.u64	%r21, %rd816;
add.s64 %rd629, %rd628, %rd240;
cvt.u32.u64	%r119, %rd629;
mov.u32 %r120, 9;
min.s32 %r22, %r119, %r120;
mov.u32 %r121, 0;
max.s32 %r23, %r22, %r121;
setp.gt.u32	%p296, %r23, 8;
@%p296 bra BB123_453;
bra.uni BB123_435;

BB123_453:
ld.shared.f32 %f557, [%rd241];
ld.shared.f32 %f558, [%rd241+4];
ld.shared.f32 %f559, [%rd241+8];
ld.shared.f32 %f560, [%rd241+12];
ld.shared.f32 %f561, [%rd241+16];
ld.shared.f32 %f562, [%rd241+20];
ld.shared.f32 %f563, [%rd241+24];
ld.shared.f32 %f564, [%rd241+28];
ld.shared.f32 %f565, [%rd241+32];
st.local.f32 [%rd1], %f557;
st.local.f32 [%rd1+4], %f558;
st.local.f32 [%rd1+8], %f559;
st.local.f32 [%rd1+12], %f560;
st.local.f32 [%rd1+16], %f561;
st.local.f32 [%rd1+20], %f562;
st.local.f32 [%rd1+24], %f563;
st.local.f32 [%rd1+28], %f564;
st.local.f32 [%rd1+32], %f565;
bra.uni BB123_454;

BB123_435:
mov.u64 %rd272, %rd1;
setp.lt.s32	%p297, %r22, 1;
mov.u64 %rd831, %rd272;
@%p297 bra BB123_437;

ld.shared.f32 %f548, [%rd241];
st.local.f32 [%rd1], %f548;
mov.u64 %rd831, %rd242;

BB123_437:
mov.u64 %rd817, %rd831;
mov.u64 %rd830, %rd817;
setp.lt.s32	%p298, %r23, 2;
@%p298 bra BB123_439;

ld.shared.f32 %f549, [%rd241+4];
st.local.f32 [%rd830], %f549;
add.s64 %rd830, %rd830, 4;

BB123_439:
mov.u64 %rd829, %rd830;
setp.lt.s32	%p299, %r23, 3;
@%p299 bra BB123_441;

ld.shared.f32 %f550, [%rd241+8];
st.local.f32 [%rd829], %f550;
add.s64 %rd829, %rd829, 4;

BB123_441:
mov.u64 %rd828, %rd829;
setp.lt.s32	%p300, %r23, 4;
@%p300 bra BB123_443;

ld.shared.f32 %f551, [%rd241+12];
st.local.f32 [%rd828], %f551;
add.s64 %rd828, %rd828, 4;

BB123_443:
mov.u64 %rd827, %rd828;
setp.lt.s32	%p301, %r23, 5;
@%p301 bra BB123_445;

ld.shared.f32 %f552, [%rd241+16];
st.local.f32 [%rd827], %f552;
add.s64 %rd827, %rd827, 4;

BB123_445:
mov.u64 %rd826, %rd827;
setp.lt.s32	%p302, %r23, 6;
@%p302 bra BB123_447;

ld.shared.f32 %f553, [%rd241+20];
st.local.f32 [%rd826], %f553;
add.s64 %rd826, %rd826, 4;

BB123_447:
mov.u64 %rd825, %rd826;
setp.lt.s32	%p303, %r23, 7;
@%p303 bra BB123_449;

ld.shared.f32 %f554, [%rd241+24];
st.local.f32 [%rd825], %f554;
add.s64 %rd825, %rd825, 4;

BB123_449:
mov.u64 %rd824, %rd825;
setp.lt.s32	%p304, %r23, 8;
@%p304 bra BB123_451;

ld.shared.f32 %f555, [%rd241+28];
st.local.f32 [%rd824], %f555;
add.s64 %rd824, %rd824, 4;

BB123_451:
setp.lt.s32	%p305, %r23, 9;
@%p305 bra BB123_454;

ld.shared.f32 %f556, [%rd241+32];
st.local.f32 [%rd824], %f556;

BB123_454:
setp.eq.s32	%p306, %r23, 0;
@%p306 bra BB123_471;

ld.local.f32 %f790, [%rd1];
mul.wide.u32 %rd630, %r23, 4;
add.s64 %rd631, %rd630, 17179869180;
shr.u64 %rd632, %rd631, 2;
cvt.u32.u64	%r24, %rd632;
setp.lt.s32	%p307, %r24, 1;
@%p307 bra BB123_457;

ld.local.f32 %f567, [%rd1+4];
add.f32 %f790, %f790, %f567;

BB123_457:
setp.lt.s32	%p308, %r24, 2;
@%p308 bra BB123_459;

ld.local.f32 %f568, [%rd1+8];
add.f32 %f790, %f790, %f568;

BB123_459:
setp.lt.s32	%p309, %r24, 3;
@%p309 bra BB123_461;

ld.local.f32 %f569, [%rd1+12];
add.f32 %f790, %f790, %f569;

BB123_461:
setp.lt.s32	%p310, %r24, 4;
@%p310 bra BB123_463;

ld.local.f32 %f570, [%rd1+16];
add.f32 %f790, %f790, %f570;

BB123_463:
setp.lt.s32	%p311, %r24, 5;
@%p311 bra BB123_465;

ld.local.f32 %f571, [%rd1+20];
add.f32 %f790, %f790, %f571;

BB123_465:
setp.lt.s32	%p312, %r24, 6;
@%p312 bra BB123_467;

ld.local.f32 %f572, [%rd1+24];
add.f32 %f790, %f790, %f572;

BB123_467:
setp.lt.s32	%p313, %r24, 7;
@%p313 bra BB123_469;

ld.local.f32 %f573, [%rd1+28];
add.f32 %f790, %f790, %f573;

BB123_469:
setp.lt.s32	%p314, %r24, 8;
@%p314 bra BB123_471;

ld.local.f32 %f574, [%rd1+32];
add.f32 %f790, %f790, %f574;

BB123_471:
bar.sync 0;
@%p306 bra BB123_473;

st.shared.f32 [%rd239], %f790;

BB123_473:
bar.sync 0;
setp.gt.s32	%p316, %r21, 1151;
mov.u32 %r165, 128;
@%p316 bra BB123_475;

add.s32 %r123, %r21, 8;
mul.hi.s32 %r124, %r123, 954437177;
shr.u32 %r125, %r124, 31;
shr.s32 %r126, %r124, 1;
add.s32 %r165, %r126, %r125;

BB123_475:
setp.eq.s32	%p317, %r165, 128;
@%p317 bra BB123_513;
bra.uni BB123_476;

BB123_513:
@%p42 bra BB123_515;

ld.shared.f32 %f584, [%rd235];
add.f32 %f585, %f153, %f584;
st.shared.f32 [%rd235], %f585;

BB123_515:
setp.lt.s32	%p31, %r1, 1;
ld.shared.f32 %f789, [%rd239];
bar.sync 0;
@%p31 bra BB123_517;

ld.shared.f32 %f586, [%rd239+-4];
add.f32 %f789, %f789, %f586;

BB123_517:
bar.sync 0;
st.shared.f32 [%rd239], %f789;
bar.sync 0;
setp.lt.s32	%p347, %r1, 2;
@%p347 bra BB123_519;

ld.shared.f32 %f587, [%rd239+-8];
add.f32 %f789, %f789, %f587;

BB123_519:
bar.sync 0;
st.shared.f32 [%rd239], %f789;
bar.sync 0;
setp.lt.s32	%p348, %r1, 4;
@%p348 bra BB123_521;

ld.shared.f32 %f588, [%rd239+-16];
add.f32 %f789, %f789, %f588;

BB123_521:
bar.sync 0;
st.shared.f32 [%rd239], %f789;
bar.sync 0;
setp.lt.s32	%p349, %r1, 8;
@%p349 bra BB123_523;

ld.shared.f32 %f589, [%rd239+-32];
add.f32 %f789, %f789, %f589;

BB123_523:
bar.sync 0;
st.shared.f32 [%rd239], %f789;
bar.sync 0;
setp.lt.s32	%p350, %r1, 16;
@%p350 bra BB123_525;

ld.shared.f32 %f590, [%rd239+-64];
add.f32 %f789, %f789, %f590;

BB123_525:
bar.sync 0;
st.shared.f32 [%rd239], %f789;
bar.sync 0;
setp.lt.s32	%p351, %r1, 32;
@%p351 bra BB123_527;

ld.shared.f32 %f591, [%rd239+-128];
add.f32 %f789, %f789, %f591;

BB123_527:
bar.sync 0;
st.shared.f32 [%rd239], %f789;
bar.sync 0;
setp.lt.s32	%p352, %r1, 64;
@%p352 bra BB123_529;

ld.shared.f32 %f592, [%rd239+-256];
add.f32 %f789, %f789, %f592;

BB123_529:
bar.sync 0;
st.shared.f32 [%rd239], %f789;
bar.sync 0;
ld.shared.f32 %f835, [%rd235+508];
mov.f32 %f825, %f153;
@%p21 bra BB123_531;

ld.shared.f32 %f825, [%rd239+-4];

BB123_531:
bar.sync 0;
st.shared.f32 [%rd239], %f825;
bar.sync 0;
bra.uni BB123_532;

BB123_476:
@%p42 bra BB123_478;

ld.shared.f32 %f575, [%rd235];
add.f32 %f576, %f153, %f575;
st.shared.f32 [%rd235], %f576;

BB123_478:
setp.ge.s32	%p319, %r1, %r165;
mov.f32 %f833, %f153;
@%p319 bra BB123_480;

ld.shared.f32 %f171, [%rd239];
mov.f32 %f833, %f171;

BB123_480:
mov.f32 %f798, %f833;
mov.f32 %f832, %f798;
bar.sync 0;
setp.le.s32	%p320, %r1, %r165;
setp.gt.s32	%p321, %r1, 0;
and.pred %p322, %p320, %p321;
@!%p322 bra BB123_482;
bra.uni BB123_481;

BB123_481:
ld.shared.f32 %f577, [%rd239+-4];
add.f32 %f832, %f832, %f577;

BB123_482:
mov.f32 %f831, %f832;
bar.sync 0;
@%p319 bra BB123_484;

st.shared.f32 [%rd239], %f831;

BB123_484:
setp.gt.s32	%p24, %r1, 1;
bar.sync 0;
setp.lt.s32	%p324, %r19, %r165;
and.pred %p325, %p324, %p24;
@!%p325 bra BB123_486;
bra.uni BB123_485;

BB123_485:
ld.shared.f32 %f578, [%rd239+-8];
add.f32 %f831, %f831, %f578;

BB123_486:
mov.f32 %f830, %f831;
bar.sync 0;
@%p319 bra BB123_488;

st.shared.f32 [%rd239], %f830;

BB123_488:
setp.gt.s32	%p25, %r1, 3;
bar.sync 0;
add.s32 %r127, %r19, -2;
setp.lt.s32	%p327, %r127, %r165;
and.pred %p328, %p327, %p25;
@!%p328 bra BB123_490;
bra.uni BB123_489;

BB123_489:
ld.shared.f32 %f579, [%rd239+-16];
add.f32 %f830, %f830, %f579;

BB123_490:
mov.f32 %f829, %f830;
bar.sync 0;
@%p319 bra BB123_492;

st.shared.f32 [%rd239], %f829;

BB123_492:
setp.gt.s32	%p26, %r1, 7;
bar.sync 0;
add.s32 %r128, %r19, -6;
setp.lt.s32	%p330, %r128, %r165;
and.pred %p331, %p330, %p26;
@!%p331 bra BB123_494;
bra.uni BB123_493;

BB123_493:
ld.shared.f32 %f580, [%rd239+-32];
add.f32 %f829, %f829, %f580;

BB123_494:
mov.f32 %f828, %f829;
bar.sync 0;
@%p319 bra BB123_496;

st.shared.f32 [%rd239], %f828;

BB123_496:
setp.gt.s32	%p27, %r1, 15;
bar.sync 0;
add.s32 %r129, %r19, -14;
setp.lt.s32	%p333, %r129, %r165;
and.pred %p334, %p333, %p27;
@!%p334 bra BB123_498;
bra.uni BB123_497;

BB123_497:
ld.shared.f32 %f581, [%rd239+-64];
add.f32 %f828, %f828, %f581;

BB123_498:
mov.f32 %f827, %f828;
bar.sync 0;
@%p319 bra BB123_500;

st.shared.f32 [%rd239], %f827;

BB123_500:
setp.gt.s32	%p28, %r1, 31;
bar.sync 0;
add.s32 %r130, %r19, -30;
setp.lt.s32	%p336, %r130, %r165;
and.pred %p337, %p336, %p28;
@!%p337 bra BB123_502;
bra.uni BB123_501;

BB123_501:
ld.shared.f32 %f582, [%rd239+-128];
add.f32 %f827, %f827, %f582;

BB123_502:
mov.f32 %f826, %f827;
bar.sync 0;
@%p319 bra BB123_504;

st.shared.f32 [%rd239], %f826;

BB123_504:
setp.gt.s32	%p29, %r1, 63;
bar.sync 0;
add.s32 %r131, %r19, -62;
setp.lt.s32	%p339, %r131, %r165;
and.pred %p340, %p339, %p29;
@!%p340 bra BB123_506;
bra.uni BB123_505;

BB123_505:
ld.shared.f32 %f583, [%rd239+-256];
add.f32 %f826, %f826, %f583;

BB123_506:
bar.sync 0;
@%p319 bra BB123_508;

st.shared.f32 [%rd239], %f826;

BB123_508:
setp.lt.s32	%p30, %r1, %r165;
bar.sync 0;
add.s32 %r132, %r165, -1;
mul.wide.s32 %rd633, %r132, 4;
add.s64 %rd634, %rd235, %rd633;
ld.shared.f32 %f835, [%rd634];
not.pred %p342, %p30;
or.pred %p344, %p21, %p342;
selp.f32	%f788, %f153, %f826, %p30;
@%p344 bra BB123_510;

ld.shared.f32 %f788, [%rd239+-4];

BB123_510:
bar.sync 0;
@%p319 bra BB123_512;

st.shared.f32 [%rd239], %f788;

BB123_512:
bar.sync 0;

BB123_532:
mov.f32 %f834, %f835;
@%p306 bra BB123_534;

ld.shared.f32 %f790, [%rd239];

BB123_534:
bar.sync 0;
mul.wide.s32 %rd635, %r23, 4;
add.s64 %rd289, %rd1, %rd635;
setp.ge.u64	%p355, %rd1, %rd289;
@%p355 bra BB123_536;

ld.local.f32 %f593, [%rd1];
add.f32 %f790, %f790, %f593;
st.shared.f32 [%rd241], %f790;

BB123_536:
setp.ge.u64	%p356, %rd242, %rd289;
@%p356 bra BB123_538;

ld.local.f32 %f594, [%rd1+4];
add.f32 %f790, %f790, %f594;
st.shared.f32 [%rd241+4], %f790;

BB123_538:
add.s64 %rd636, %rd242, 4;
setp.ge.u64	%p357, %rd636, %rd289;
@%p357 bra BB123_540;

ld.local.f32 %f595, [%rd1+8];
add.f32 %f790, %f790, %f595;
st.shared.f32 [%rd241+8], %f790;

BB123_540:
add.s64 %rd637, %rd242, 8;
setp.ge.u64	%p358, %rd637, %rd289;
@%p358 bra BB123_542;

ld.local.f32 %f596, [%rd1+12];
add.f32 %f790, %f790, %f596;
st.shared.f32 [%rd241+12], %f790;

BB123_542:
add.s64 %rd638, %rd242, 12;
setp.ge.u64	%p359, %rd638, %rd289;
@%p359 bra BB123_544;

ld.local.f32 %f597, [%rd1+16];
add.f32 %f790, %f790, %f597;
st.shared.f32 [%rd241+16], %f790;

BB123_544:
add.s64 %rd639, %rd242, 16;
setp.ge.u64	%p360, %rd639, %rd289;
@%p360 bra BB123_546;

ld.local.f32 %f598, [%rd1+20];
add.f32 %f790, %f790, %f598;
st.shared.f32 [%rd241+20], %f790;

BB123_546:
add.s64 %rd640, %rd242, 20;
setp.ge.u64	%p361, %rd640, %rd289;
@%p361 bra BB123_548;

ld.local.f32 %f599, [%rd1+24];
add.f32 %f790, %f790, %f599;
st.shared.f32 [%rd241+24], %f790;

BB123_548:
add.s64 %rd641, %rd242, 24;
setp.ge.u64	%p362, %rd641, %rd289;
@%p362 bra BB123_550;

ld.local.f32 %f600, [%rd1+28];
add.f32 %f790, %f790, %f600;
st.shared.f32 [%rd241+28], %f790;

BB123_550:
add.s64 %rd642, %rd242, 28;
setp.ge.u64	%p363, %rd642, %rd289;
@%p363 bra BB123_552;

ld.local.f32 %f601, [%rd1+32];
add.f32 %f602, %f790, %f601;
st.shared.f32 [%rd241+32], %f602;

BB123_552:
bar.sync 0;
@%p283 bra BB123_575;
bra.uni BB123_553;

BB123_575:
shl.b64 %rd645, %rd238, 2;
add.s64 %rd646, %rd254, %rd645;
ld.shared.f32 %f621, [%rd239];
ld.shared.f32 %f622, [%rd239+512];
ld.shared.f32 %f623, [%rd239+1024];
ld.shared.f32 %f624, [%rd239+1536];
ld.shared.f32 %f625, [%rd239+2048];
ld.shared.f32 %f626, [%rd239+2560];
ld.shared.f32 %f627, [%rd239+3072];
ld.shared.f32 %f628, [%rd239+3584];
ld.shared.f32 %f629, [%rd239+4096];
st.global.f32 [%rd646], %f621;
st.global.f32 [%rd646+512], %f622;
st.global.f32 [%rd646+1024], %f623;
st.global.f32 [%rd646+1536], %f624;
st.global.f32 [%rd646+2048], %f625;
st.global.f32 [%rd646+2560], %f626;
st.global.f32 [%rd646+3072], %f627;
st.global.f32 [%rd646+3584], %f628;
st.global.f32 [%rd646+4096], %f629;
bra.uni BB123_576;

BB123_553:
add.s64 %rd290, %rd235, %rd627;
mov.u64 %rd833, %rd233;
mov.u64 %rd832, %rd235;
setp.ge.u64	%p364, %rd235, %rd290;
mov.u64 %rd839, %rd254;
@%p364 bra BB123_576;

BB123_554:
mov.u64 %rd295, %rd839;
sub.s64 %rd296, %rd271, %rd833;
setp.gt.s64	%p365, %rd296, 4604;
shl.b64 %rd644, %rd238, 2;
add.s64 %rd297, %rd832, %rd644;
add.s64 %rd298, %rd295, %rd644;
@%p365 bra BB123_573;
bra.uni BB123_555;

BB123_573:
ld.shared.f32 %f612, [%rd297];
ld.shared.f32 %f613, [%rd297+512];
ld.shared.f32 %f614, [%rd297+1024];
ld.shared.f32 %f615, [%rd297+1536];
ld.shared.f32 %f616, [%rd297+2048];
ld.shared.f32 %f617, [%rd297+2560];
ld.shared.f32 %f618, [%rd297+3072];
ld.shared.f32 %f619, [%rd297+3584];
ld.shared.f32 %f620, [%rd297+4096];
st.global.f32 [%rd298], %f612;
st.global.f32 [%rd298+512], %f613;
st.global.f32 [%rd298+1024], %f614;
st.global.f32 [%rd298+1536], %f615;
st.global.f32 [%rd298+2048], %f616;
st.global.f32 [%rd298+2560], %f617;
st.global.f32 [%rd298+3072], %f618;
st.global.f32 [%rd298+3584], %f619;
st.global.f32 [%rd298+4096], %f620;
bra.uni BB123_574;

BB123_555:
shr.s64 %rd299, %rd296, 2;
setp.ge.s64	%p366, %rd238, %rd299;
@%p366 bra BB123_557;

ld.shared.f32 %f603, [%rd297];
st.global.f32 [%rd298], %f603;

BB123_557:
setp.ge.s64	%p367, %rd243, %rd299;
@%p367 bra BB123_559;

ld.shared.f32 %f604, [%rd297+512];
st.global.f32 [%rd298+512], %f604;

BB123_559:
setp.ge.s64	%p368, %rd244, %rd299;
@%p368 bra BB123_561;

ld.shared.f32 %f605, [%rd297+1024];
st.global.f32 [%rd298+1024], %f605;

BB123_561:
setp.ge.s64	%p369, %rd245, %rd299;
@%p369 bra BB123_563;

ld.shared.f32 %f606, [%rd297+1536];
st.global.f32 [%rd298+1536], %f606;

BB123_563:
setp.ge.s64	%p370, %rd246, %rd299;
@%p370 bra BB123_565;

ld.shared.f32 %f607, [%rd297+2048];
st.global.f32 [%rd298+2048], %f607;

BB123_565:
setp.ge.s64	%p371, %rd247, %rd299;
@%p371 bra BB123_567;

ld.shared.f32 %f608, [%rd297+2560];
st.global.f32 [%rd298+2560], %f608;

BB123_567:
setp.ge.s64	%p372, %rd248, %rd299;
@%p372 bra BB123_569;

ld.shared.f32 %f609, [%rd297+3072];
st.global.f32 [%rd298+3072], %f609;

BB123_569:
setp.ge.s64	%p373, %rd249, %rd299;
@%p373 bra BB123_571;

ld.shared.f32 %f610, [%rd297+3584];
st.global.f32 [%rd298+3584], %f610;

BB123_571:
setp.ge.s64	%p374, %rd250, %rd299;
@%p374 bra BB123_574;

ld.shared.f32 %f611, [%rd297+4096];
st.global.f32 [%rd298+4096], %f611;

BB123_574:
add.s64 %rd832, %rd832, 4608;
add.s64 %rd833, %rd833, 4608;
add.s64 %rd302, %rd295, 4608;
setp.lt.u64	%p375, %rd832, %rd290;
mov.u64 %rd839, %rd302;
@%p375 bra BB123_554;

BB123_576:
bar.sync 0;
add.s64 %rd856, %rd253, 4608;
add.s64 %rd840, %rd254, 4608;
add.s64 %rd813, %rd252, 4608;
mov.u64 %rd849, %rd813;
sub.s64 %rd647, %rd10, %rd813;
setp.gt.s64	%p376, %rd647, 0;
@%p376 bra BB123_409;
bra.uni BB123_747;

BB123_577:
setp.lt.s64	%p377, %rd234, 1;
@%p377 bra BB123_747;

mov.u32 %r162, %ctaid.x;
mov.u64 %rd835, %rd849;
cvt.s64.s32	%rd309, %r1;
mul.wide.s32 %rd322, %r1, 4;
add.s64 %rd310, %rd233, %rd322;
mul.wide.s32 %rd311, %r1, -9;
mul.lo.s32 %r133, %r1, 9;
mul.wide.s32 %rd649, %r133, 4;
add.s64 %rd312, %rd233, %rd649;
add.s64 %rd313, %rd1, 4;
add.s32 %r134, %r1, 128;
cvt.s64.s32	%rd314, %r134;
add.s32 %r135, %r1, 256;
cvt.s64.s32	%rd315, %r135;
add.s32 %r136, %r1, 384;
cvt.s64.s32	%rd316, %r136;
add.s32 %r137, %r1, 512;
cvt.s64.s32	%rd317, %r137;
add.s32 %r138, %r1, 640;
cvt.s64.s32	%rd318, %r138;
add.s32 %r139, %r1, 768;
cvt.s64.s32	%rd319, %r139;
add.s32 %r140, %r1, 896;
cvt.s64.s32	%rd320, %r140;
add.s32 %r141, %r1, 1024;
cvt.s64.s32	%rd321, %r141;
add.s32 %r27, %r1, -2;
add.s32 %r143, %r42, %r162;
cvt.s64.s32	%rd650, %r143;
mul.lo.s64 %rd651, %rd400, %rd650;
add.s64 %rd652, %rd8, %rd651;
mul.lo.s64 %rd653, %rd401, %rd652;
add.s64 %rd323, %rd653, %rd309;
mov.u64 %rd834, 0;
mov.u64 %rd838, %rd840;
mov.u64 %rd847, %rd849;
mov.u64 %rd854, %rd856;
mov.f32 %f823, %f834;

BB123_579:
mov.f32 %f228, %f823;
mov.u64 %rd852, %rd854;
mov.u64 %rd327, %rd852;
mov.u64 %rd845, %rd847;
mov.u64 %rd326, %rd845;
mov.u64 %rd325, %rd835;
sub.s64 %rd654, %rd325, %rd10;
shr.u64 %rd655, %rd654, 2;
neg.s64 %rd656, %rd655;
cvt.u32.u64	%r144, %rd656;
mov.u32 %r145, 1152;
min.s32 %r28, %r144, %r145;
setp.eq.s32	%p378, %r28, 1152;
@%p378 bra BB123_603;
bra.uni BB123_580;

BB123_603:
shl.b64 %rd663, %rd309, 2;
add.s64 %rd664, %rd327, %rd663;
ld.global.f32 %f648, [%rd664];
st.f32 [%rd310], %f648;
ld.global.f32 %f649, [%rd664+512];
st.f32 [%rd310+512], %f649;
ld.global.f32 %f650, [%rd664+1024];
st.f32 [%rd310+1024], %f650;
ld.global.f32 %f651, [%rd664+1536];
st.f32 [%rd310+1536], %f651;
ld.global.f32 %f652, [%rd664+2048];
st.f32 [%rd310+2048], %f652;
ld.global.f32 %f653, [%rd664+2560];
st.f32 [%rd310+2560], %f653;
ld.global.f32 %f654, [%rd664+3072];
st.f32 [%rd310+3072], %f654;
ld.global.f32 %f655, [%rd664+3584];
st.f32 [%rd310+3584], %f655;
ld.global.f32 %f656, [%rd664+4096];
st.f32 [%rd310+4096], %f656;
mov.u64 %rd857, 1152;
bra.uni BB123_604;

BB123_580:
cvt.s64.s32	%rd857, %r28;
setp.lt.s32	%p379, %r28, 1;
@%p379 bra BB123_604;

shl.b64 %rd657, %rd857, 2;
add.s64 %rd330, %rd326, %rd657;
mov.u64 %rd842, %rd233;
mov.u64 %rd841, %rd326;
mov.u64 %rd846, %rd326;
mov.u64 %rd853, %rd327;

BB123_582:
mov.u64 %rd336, %rd853;
mov.u64 %rd335, %rd846;
mov.u64 %rd333, %rd841;
sub.s64 %rd658, %rd333, %rd330;
shr.s64 %rd659, %rd658, 2;
neg.s64 %rd337, %rd659;
setp.gt.s64	%p380, %rd337, 1151;
shl.b64 %rd660, %rd309, 2;
add.s64 %rd338, %rd336, %rd660;
add.s64 %rd339, %rd842, %rd660;
@%p380 bra BB123_601;
bra.uni BB123_583;

BB123_601:
ld.global.f32 %f639, [%rd338];
st.f32 [%rd339], %f639;
ld.global.f32 %f640, [%rd338+512];
st.f32 [%rd339+512], %f640;
ld.global.f32 %f641, [%rd338+1024];
st.f32 [%rd339+1024], %f641;
ld.global.f32 %f642, [%rd338+1536];
st.f32 [%rd339+1536], %f642;
ld.global.f32 %f643, [%rd338+2048];
st.f32 [%rd339+2048], %f643;
ld.global.f32 %f644, [%rd338+2560];
st.f32 [%rd339+2560], %f644;
ld.global.f32 %f645, [%rd338+3072];
st.f32 [%rd339+3072], %f645;
ld.global.f32 %f646, [%rd338+3584];
st.f32 [%rd339+3584], %f646;
ld.global.f32 %f647, [%rd338+4096];
st.f32 [%rd339+4096], %f647;
bra.uni BB123_602;

BB123_583:
setp.ge.s64	%p381, %rd309, %rd337;
@%p381 bra BB123_585;

ld.global.f32 %f630, [%rd338];
st.f32 [%rd339], %f630;

BB123_585:
setp.ge.s64	%p382, %rd314, %rd337;
@%p382 bra BB123_587;

ld.global.f32 %f631, [%rd338+512];
st.f32 [%rd339+512], %f631;

BB123_587:
setp.ge.s64	%p383, %rd315, %rd337;
@%p383 bra BB123_589;

ld.global.f32 %f632, [%rd338+1024];
st.f32 [%rd339+1024], %f632;

BB123_589:
setp.ge.s64	%p384, %rd316, %rd337;
@%p384 bra BB123_591;

ld.global.f32 %f633, [%rd338+1536];
st.f32 [%rd339+1536], %f633;

BB123_591:
setp.ge.s64	%p385, %rd317, %rd337;
@%p385 bra BB123_593;

ld.global.f32 %f634, [%rd338+2048];
st.f32 [%rd339+2048], %f634;

BB123_593:
setp.ge.s64	%p386, %rd318, %rd337;
@%p386 bra BB123_595;

ld.global.f32 %f635, [%rd338+2560];
st.f32 [%rd339+2560], %f635;

BB123_595:
setp.ge.s64	%p387, %rd319, %rd337;
@%p387 bra BB123_597;

ld.global.f32 %f636, [%rd338+3072];
st.f32 [%rd339+3072], %f636;

BB123_597:
setp.ge.s64	%p388, %rd320, %rd337;
@%p388 bra BB123_599;

ld.global.f32 %f637, [%rd338+3584];
st.f32 [%rd339+3584], %f637;

BB123_599:
setp.ge.s64	%p389, %rd321, %rd337;
@%p389 bra BB123_602;

ld.global.f32 %f638, [%rd338+4096];
st.f32 [%rd339+4096], %f638;

BB123_602:
add.s64 %rd340, %rd336, 4608;
add.s64 %rd842, %rd842, 4608;
add.s64 %rd841, %rd335, 4608;
mov.u64 %rd342, %rd841;
sub.s64 %rd661, %rd330, %rd841;
setp.gt.s64	%p390, %rd661, 0;
mov.u64 %rd846, %rd342;
mov.u64 %rd853, %rd340;
@%p390 bra BB123_582;

BB123_604:
bar.sync 0;
shl.b64 %rd665, %rd857, 2;
add.s64 %rd345, %rd233, %rd665;
and.b64 %rd666, %rd857, 4611686018427387903;
cvt.u32.u64	%r29, %rd857;
add.s64 %rd667, %rd666, %rd311;
cvt.u32.u64	%r146, %rd667;
mov.u32 %r147, 9;
min.s32 %r30, %r146, %r147;
mov.u32 %r148, 0;
max.s32 %r31, %r30, %r148;
setp.gt.u32	%p391, %r31, 8;
@%p391 bra BB123_623;
bra.uni BB123_605;

BB123_623:
ld.f32 %f666, [%rd312];
st.local.f32 [%rd1], %f666;
ld.f32 %f667, [%rd312+4];
st.local.f32 [%rd1+4], %f667;
ld.f32 %f668, [%rd312+8];
st.local.f32 [%rd1+8], %f668;
ld.f32 %f669, [%rd312+12];
st.local.f32 [%rd1+12], %f669;
ld.f32 %f670, [%rd312+16];
st.local.f32 [%rd1+16], %f670;
ld.f32 %f671, [%rd312+20];
st.local.f32 [%rd1+20], %f671;
ld.f32 %f672, [%rd312+24];
st.local.f32 [%rd1+24], %f672;
ld.f32 %f673, [%rd312+28];
st.local.f32 [%rd1+28], %f673;
ld.f32 %f674, [%rd312+32];
st.local.f32 [%rd1+32], %f674;
bra.uni BB123_624;

BB123_605:
mov.u64 %rd346, %rd1;
setp.lt.s32	%p392, %r30, 1;
mov.u64 %rd872, %rd346;
@%p392 bra BB123_607;

ld.f32 %f657, [%rd312];
st.local.f32 [%rd1], %f657;
mov.u64 %rd872, %rd313;

BB123_607:
mov.u64 %rd858, %rd872;
mov.u64 %rd871, %rd858;
setp.lt.s32	%p393, %r31, 2;
@%p393 bra BB123_609;

ld.f32 %f658, [%rd312+4];
st.local.f32 [%rd871], %f658;
add.s64 %rd871, %rd871, 4;

BB123_609:
mov.u64 %rd870, %rd871;
setp.lt.s32	%p394, %r31, 3;
@%p394 bra BB123_611;

ld.f32 %f659, [%rd312+8];
st.local.f32 [%rd870], %f659;
add.s64 %rd870, %rd870, 4;

BB123_611:
mov.u64 %rd869, %rd870;
setp.lt.s32	%p395, %r31, 4;
@%p395 bra BB123_613;

ld.f32 %f660, [%rd312+12];
st.local.f32 [%rd869], %f660;
add.s64 %rd869, %rd869, 4;

BB123_613:
mov.u64 %rd868, %rd869;
setp.lt.s32	%p396, %r31, 5;
@%p396 bra BB123_615;

ld.f32 %f661, [%rd312+16];
st.local.f32 [%rd868], %f661;
add.s64 %rd868, %rd868, 4;

BB123_615:
mov.u64 %rd867, %rd868;
setp.lt.s32	%p397, %r31, 6;
@%p397 bra BB123_617;

ld.f32 %f662, [%rd312+20];
st.local.f32 [%rd867], %f662;
add.s64 %rd867, %rd867, 4;

BB123_617:
mov.u64 %rd866, %rd867;
setp.lt.s32	%p398, %r31, 7;
@%p398 bra BB123_619;

ld.f32 %f663, [%rd312+24];
st.local.f32 [%rd866], %f663;
add.s64 %rd866, %rd866, 4;

BB123_619:
mov.u64 %rd865, %rd866;
setp.lt.s32	%p399, %r31, 8;
@%p399 bra BB123_621;

ld.f32 %f664, [%rd312+28];
st.local.f32 [%rd865], %f664;
add.s64 %rd865, %rd865, 4;

BB123_621:
setp.lt.s32	%p400, %r31, 9;
@%p400 bra BB123_624;

ld.f32 %f665, [%rd312+32];
st.local.f32 [%rd865], %f665;

BB123_624:
setp.eq.s32	%p401, %r31, 0;
@%p401 bra BB123_641;

ld.local.f32 %f836, [%rd1];
mul.wide.u32 %rd668, %r31, 4;
add.s64 %rd669, %rd668, 17179869180;
shr.u64 %rd670, %rd669, 2;
cvt.u32.u64	%r32, %rd670;
setp.lt.s32	%p402, %r32, 1;
@%p402 bra BB123_627;

ld.local.f32 %f676, [%rd1+4];
add.f32 %f836, %f836, %f676;

BB123_627:
setp.lt.s32	%p403, %r32, 2;
@%p403 bra BB123_629;

ld.local.f32 %f677, [%rd1+8];
add.f32 %f836, %f836, %f677;

BB123_629:
setp.lt.s32	%p404, %r32, 3;
@%p404 bra BB123_631;

ld.local.f32 %f678, [%rd1+12];
add.f32 %f836, %f836, %f678;

BB123_631:
setp.lt.s32	%p405, %r32, 4;
@%p405 bra BB123_633;

ld.local.f32 %f679, [%rd1+16];
add.f32 %f836, %f836, %f679;

BB123_633:
setp.lt.s32	%p406, %r32, 5;
@%p406 bra BB123_635;

ld.local.f32 %f680, [%rd1+20];
add.f32 %f836, %f836, %f680;

BB123_635:
setp.lt.s32	%p407, %r32, 6;
@%p407 bra BB123_637;

ld.local.f32 %f681, [%rd1+24];
add.f32 %f836, %f836, %f681;

BB123_637:
setp.lt.s32	%p408, %r32, 7;
@%p408 bra BB123_639;

ld.local.f32 %f682, [%rd1+28];
add.f32 %f836, %f836, %f682;

BB123_639:
setp.lt.s32	%p409, %r32, 8;
@%p409 bra BB123_641;

ld.local.f32 %f683, [%rd1+32];
add.f32 %f836, %f836, %f683;

BB123_641:
bar.sync 0;
@%p401 bra BB123_643;

st.f32 [%rd310], %f836;

BB123_643:
bar.sync 0;
setp.gt.s32	%p411, %r29, 1151;
mov.u32 %r166, 128;
@%p411 bra BB123_645;

add.s32 %r150, %r29, 8;
mul.hi.s32 %r151, %r150, 954437177;
shr.u32 %r152, %r151, 31;
shr.s32 %r153, %r151, 1;
add.s32 %r166, %r153, %r152;

BB123_645:
setp.eq.s32	%p412, %r166, 128;
@%p412 bra BB123_683;
bra.uni BB123_646;

BB123_683:
@%p42 bra BB123_685;

ld.f32 %f693, [%rd233];
add.f32 %f694, %f228, %f693;
st.f32 [%rd233], %f694;

BB123_685:
setp.lt.s32	%p40, %r1, 1;
ld.f32 %f792, [%rd310];
bar.sync 0;
@%p40 bra BB123_687;

ld.f32 %f695, [%rd310+-4];
add.f32 %f792, %f792, %f695;

BB123_687:
bar.sync 0;
st.f32 [%rd310], %f792;
bar.sync 0;
setp.lt.s32	%p442, %r1, 2;
@%p442 bra BB123_689;

ld.f32 %f696, [%rd310+-8];
add.f32 %f792, %f792, %f696;

BB123_689:
bar.sync 0;
st.f32 [%rd310], %f792;
bar.sync 0;
setp.lt.s32	%p443, %r1, 4;
@%p443 bra BB123_691;

ld.f32 %f697, [%rd310+-16];
add.f32 %f792, %f792, %f697;

BB123_691:
bar.sync 0;
st.f32 [%rd310], %f792;
bar.sync 0;
setp.lt.s32	%p444, %r1, 8;
@%p444 bra BB123_693;

ld.f32 %f698, [%rd310+-32];
add.f32 %f792, %f792, %f698;

BB123_693:
bar.sync 0;
st.f32 [%rd310], %f792;
bar.sync 0;
setp.lt.s32	%p445, %r1, 16;
@%p445 bra BB123_695;

ld.f32 %f699, [%rd310+-64];
add.f32 %f792, %f792, %f699;

BB123_695:
bar.sync 0;
st.f32 [%rd310], %f792;
bar.sync 0;
setp.lt.s32	%p446, %r1, 32;
@%p446 bra BB123_697;

ld.f32 %f700, [%rd310+-128];
add.f32 %f792, %f792, %f700;

BB123_697:
bar.sync 0;
st.f32 [%rd310], %f792;
bar.sync 0;
setp.lt.s32	%p447, %r1, 64;
@%p447 bra BB123_699;

ld.f32 %f701, [%rd310+-256];
add.f32 %f792, %f792, %f701;

BB123_699:
bar.sync 0;
st.f32 [%rd310], %f792;
bar.sync 0;
ld.f32 %f824, [%rd233+508];
mov.f32 %f814, %f228;
@%p21 bra BB123_701;

ld.f32 %f814, [%rd310+-4];

BB123_701:
bar.sync 0;
st.f32 [%rd310], %f814;
bar.sync 0;
bra.uni BB123_702;

BB123_646:
@%p42 bra BB123_648;

ld.f32 %f684, [%rd233];
add.f32 %f685, %f228, %f684;
st.f32 [%rd233], %f685;

BB123_648:
setp.ge.s32	%p414, %r1, %r166;
mov.f32 %f822, %f228;
@%p414 bra BB123_650;

ld.f32 %f246, [%rd310];
mov.f32 %f822, %f246;

BB123_650:
mov.f32 %f807, %f822;
mov.f32 %f821, %f807;
bar.sync 0;
setp.le.s32	%p415, %r1, %r166;
setp.gt.s32	%p416, %r1, 0;
and.pred %p417, %p415, %p416;
@!%p417 bra BB123_652;
bra.uni BB123_651;

BB123_651:
ld.f32 %f686, [%rd310+-4];
add.f32 %f821, %f821, %f686;

BB123_652:
mov.f32 %f820, %f821;
bar.sync 0;
@%p414 bra BB123_654;

st.f32 [%rd310], %f820;

BB123_654:
setp.gt.s32	%p33, %r1, 1;
bar.sync 0;
setp.lt.s32	%p419, %r27, %r166;
and.pred %p420, %p419, %p33;
@!%p420 bra BB123_656;
bra.uni BB123_655;

BB123_655:
ld.f32 %f687, [%rd310+-8];
add.f32 %f820, %f820, %f687;

BB123_656:
mov.f32 %f819, %f820;
bar.sync 0;
@%p414 bra BB123_658;

st.f32 [%rd310], %f819;

BB123_658:
setp.gt.s32	%p34, %r1, 3;
bar.sync 0;
add.s32 %r154, %r27, -2;
setp.lt.s32	%p422, %r154, %r166;
and.pred %p423, %p422, %p34;
@!%p423 bra BB123_660;
bra.uni BB123_659;

BB123_659:
ld.f32 %f688, [%rd310+-16];
add.f32 %f819, %f819, %f688;

BB123_660:
mov.f32 %f818, %f819;
bar.sync 0;
@%p414 bra BB123_662;

st.f32 [%rd310], %f818;

BB123_662:
setp.gt.s32	%p35, %r1, 7;
bar.sync 0;
add.s32 %r155, %r27, -6;
setp.lt.s32	%p425, %r155, %r166;
and.pred %p426, %p425, %p35;
@!%p426 bra BB123_664;
bra.uni BB123_663;

BB123_663:
ld.f32 %f689, [%rd310+-32];
add.f32 %f818, %f818, %f689;

BB123_664:
mov.f32 %f817, %f818;
bar.sync 0;
@%p414 bra BB123_666;

st.f32 [%rd310], %f817;

BB123_666:
setp.gt.s32	%p36, %r1, 15;
bar.sync 0;
add.s32 %r156, %r27, -14;
setp.lt.s32	%p428, %r156, %r166;
and.pred %p429, %p428, %p36;
@!%p429 bra BB123_668;
bra.uni BB123_667;

BB123_667:
ld.f32 %f690, [%rd310+-64];
add.f32 %f817, %f817, %f690;

BB123_668:
mov.f32 %f816, %f817;
bar.sync 0;
@%p414 bra BB123_670;

st.f32 [%rd310], %f816;

BB123_670:
setp.gt.s32	%p37, %r1, 31;
bar.sync 0;
add.s32 %r157, %r27, -30;
setp.lt.s32	%p431, %r157, %r166;
and.pred %p432, %p431, %p37;
@!%p432 bra BB123_672;
bra.uni BB123_671;

BB123_671:
ld.f32 %f691, [%rd310+-128];
add.f32 %f816, %f816, %f691;

BB123_672:
mov.f32 %f815, %f816;
bar.sync 0;
@%p414 bra BB123_674;

st.f32 [%rd310], %f815;

BB123_674:
setp.gt.s32	%p38, %r1, 63;
bar.sync 0;
add.s32 %r158, %r27, -62;
setp.lt.s32	%p434, %r158, %r166;
and.pred %p435, %p434, %p38;
@!%p435 bra BB123_676;
bra.uni BB123_675;

BB123_675:
ld.f32 %f692, [%rd310+-256];
add.f32 %f815, %f815, %f692;

BB123_676:
bar.sync 0;
@%p414 bra BB123_678;

st.f32 [%rd310], %f815;

BB123_678:
setp.lt.s32	%p39, %r1, %r166;
bar.sync 0;
add.s32 %r159, %r166, -1;
mul.wide.s32 %rd671, %r159, 4;
add.s64 %rd672, %rd233, %rd671;
ld.f32 %f824, [%rd672];
not.pred %p437, %p39;
or.pred %p439, %p21, %p437;
selp.f32	%f791, %f228, %f815, %p39;
@%p439 bra BB123_680;

ld.f32 %f791, [%rd310+-4];

BB123_680:
bar.sync 0;
@%p414 bra BB123_682;

st.f32 [%rd310], %f791;

BB123_682:
bar.sync 0;

BB123_702:
mov.f32 %f823, %f824;
@%p401 bra BB123_704;

ld.f32 %f836, [%rd310];

BB123_704:
bar.sync 0;
mul.wide.s32 %rd673, %r31, 4;
add.s64 %rd363, %rd1, %rd673;
setp.ge.u64	%p450, %rd1, %rd363;
@%p450 bra BB123_706;

ld.local.f32 %f702, [%rd1];
add.f32 %f836, %f836, %f702;
st.f32 [%rd312], %f836;

BB123_706:
setp.ge.u64	%p451, %rd313, %rd363;
@%p451 bra BB123_708;

ld.local.f32 %f703, [%rd1+4];
add.f32 %f836, %f836, %f703;
st.f32 [%rd312+4], %f836;

BB123_708:
add.s64 %rd674, %rd313, 4;
setp.ge.u64	%p452, %rd674, %rd363;
@%p452 bra BB123_710;

ld.local.f32 %f704, [%rd1+8];
add.f32 %f836, %f836, %f704;
st.f32 [%rd312+8], %f836;

BB123_710:
add.s64 %rd675, %rd313, 8;
setp.ge.u64	%p453, %rd675, %rd363;
@%p453 bra BB123_712;

ld.local.f32 %f705, [%rd1+12];
add.f32 %f836, %f836, %f705;
st.f32 [%rd312+12], %f836;

BB123_712:
add.s64 %rd676, %rd313, 12;
setp.ge.u64	%p454, %rd676, %rd363;
@%p454 bra BB123_714;

ld.local.f32 %f706, [%rd1+16];
add.f32 %f836, %f836, %f706;
st.f32 [%rd312+16], %f836;

BB123_714:
add.s64 %rd677, %rd313, 16;
setp.ge.u64	%p455, %rd677, %rd363;
@%p455 bra BB123_716;

ld.local.f32 %f707, [%rd1+20];
add.f32 %f836, %f836, %f707;
st.f32 [%rd312+20], %f836;

BB123_716:
add.s64 %rd678, %rd313, 20;
setp.ge.u64	%p456, %rd678, %rd363;
@%p456 bra BB123_718;

ld.local.f32 %f708, [%rd1+24];
add.f32 %f836, %f836, %f708;
st.f32 [%rd312+24], %f836;

BB123_718:
add.s64 %rd679, %rd313, 24;
setp.ge.u64	%p457, %rd679, %rd363;
@%p457 bra BB123_720;

ld.local.f32 %f709, [%rd1+28];
add.f32 %f836, %f836, %f709;
st.f32 [%rd312+28], %f836;

BB123_720:
add.s64 %rd680, %rd313, 28;
setp.ge.u64	%p458, %rd680, %rd363;
@%p458 bra BB123_722;

ld.local.f32 %f710, [%rd1+32];
add.f32 %f711, %f836, %f710;
st.f32 [%rd312+32], %f711;

BB123_722:
bar.sync 0;
@%p378 bra BB123_745;
bra.uni BB123_723;

BB123_745:
shl.b64 %rd684, %rd309, 2;
add.s64 %rd685, %rd838, %rd684;
ld.f32 %f730, [%rd310];
st.global.f32 [%rd685], %f730;
ld.f32 %f731, [%rd310+512];
st.global.f32 [%rd685+512], %f731;
ld.f32 %f732, [%rd310+1024];
st.global.f32 [%rd685+1024], %f732;
ld.f32 %f733, [%rd310+1536];
st.global.f32 [%rd685+1536], %f733;
ld.f32 %f734, [%rd310+2048];
st.global.f32 [%rd685+2048], %f734;
ld.f32 %f735, [%rd310+2560];
st.global.f32 [%rd685+2560], %f735;
ld.f32 %f736, [%rd310+3072];
st.global.f32 [%rd685+3072], %f736;
ld.f32 %f737, [%rd310+3584];
st.global.f32 [%rd685+3584], %f737;
ld.f32 %f738, [%rd310+4096];
st.global.f32 [%rd685+4096], %f738;
bra.uni BB123_746;

BB123_723:
mul.lo.s64 %rd681, %rd834, 1152;
add.s64 %rd682, %rd323, %rd681;
shl.b64 %rd683, %rd682, 2;
add.s64 %rd873, %rd2, %rd683;
mov.u64 %rd874, %rd233;
setp.ge.u64	%p459, %rd233, %rd345;
@%p459 bra BB123_746;

BB123_724:
sub.s64 %rd368, %rd345, %rd874;
setp.gt.s64	%p460, %rd368, 4604;
add.s64 %rd369, %rd874, %rd322;
@%p460 bra BB123_743;
bra.uni BB123_725;

BB123_743:
ld.f32 %f721, [%rd369];
st.global.f32 [%rd873+4], %f721;
ld.f32 %f722, [%rd369+512];
st.global.f32 [%rd873+516], %f722;
ld.f32 %f723, [%rd369+1024];
st.global.f32 [%rd873+1028], %f723;
ld.f32 %f724, [%rd369+1536];
st.global.f32 [%rd873+1540], %f724;
ld.f32 %f725, [%rd369+2048];
st.global.f32 [%rd873+2052], %f725;
ld.f32 %f726, [%rd369+2560];
st.global.f32 [%rd873+2564], %f726;
ld.f32 %f727, [%rd369+3072];
st.global.f32 [%rd873+3076], %f727;
ld.f32 %f728, [%rd369+3584];
st.global.f32 [%rd873+3588], %f728;
ld.f32 %f729, [%rd369+4096];
st.global.f32 [%rd873+4100], %f729;
bra.uni BB123_744;

BB123_725:
shr.s64 %rd370, %rd368, 2;
setp.ge.s64	%p461, %rd309, %rd370;
@%p461 bra BB123_727;

ld.f32 %f712, [%rd369];
st.global.f32 [%rd873+4], %f712;

BB123_727:
setp.ge.s64	%p462, %rd314, %rd370;
@%p462 bra BB123_729;

ld.f32 %f713, [%rd369+512];
st.global.f32 [%rd873+516], %f713;

BB123_729:
setp.ge.s64	%p463, %rd315, %rd370;
@%p463 bra BB123_731;

ld.f32 %f714, [%rd369+1024];
st.global.f32 [%rd873+1028], %f714;

BB123_731:
setp.ge.s64	%p464, %rd316, %rd370;
@%p464 bra BB123_733;

ld.f32 %f715, [%rd369+1536];
st.global.f32 [%rd873+1540], %f715;

BB123_733:
setp.ge.s64	%p465, %rd317, %rd370;
@%p465 bra BB123_735;

ld.f32 %f716, [%rd369+2048];
st.global.f32 [%rd873+2052], %f716;

BB123_735:
setp.ge.s64	%p466, %rd318, %rd370;
@%p466 bra BB123_737;

ld.f32 %f717, [%rd369+2560];
st.global.f32 [%rd873+2564], %f717;

BB123_737:
setp.ge.s64	%p467, %rd319, %rd370;
@%p467 bra BB123_739;

ld.f32 %f718, [%rd369+3072];
st.global.f32 [%rd873+3076], %f718;

BB123_739:
setp.ge.s64	%p468, %rd320, %rd370;
@%p468 bra BB123_741;

ld.f32 %f719, [%rd369+3584];
st.global.f32 [%rd873+3588], %f719;

BB123_741:
setp.ge.s64	%p469, %rd321, %rd370;
@%p469 bra BB123_744;

ld.f32 %f720, [%rd369+4096];
st.global.f32 [%rd873+4100], %f720;

BB123_744:
add.s64 %rd874, %rd874, 4608;
add.s64 %rd873, %rd873, 4608;
setp.lt.u64	%p470, %rd874, %rd345;
@%p470 bra BB123_724;

BB123_746:
bar.sync 0;
add.s64 %rd854, %rd327, 4608;
add.s64 %rd838, %rd838, 4608;
add.s64 %rd835, %rd326, 4608;
mov.u64 %rd847, %rd835;
sub.s64 %rd686, %rd10, %rd835;
setp.gt.s64	%p471, %rd686, 0;
add.s64 %rd834, %rd834, 1;
@%p471 bra BB123_579;

BB123_747:
@%p42 bra BB123_763;


	{ 
.reg .pred p; 
isspacep.shared p, %rd233; 
selp.u32 %r160, 1, 0, p; 
} 


	setp.eq.s32	%p473, %r160, 0;
@%p473 bra BB123_762;

mov.u64 %rd688, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd689, %rd688;
sub.s64 %rd379, %rd233, %rd689;
setp.eq.s64	%p474, %rd233, 0;
@%p474 bra BB123_763;

add.s64 %rd690, %rd379, -16;
add.s64 %rd692, %rd688, %rd690;
add.s64 %rd381, %rd689, %rd690;
ld.shared.u8 %rs49, [%rd692];
or.b16 %rs50, %rs49, 1;
st.shared.u8 [%rd692], %rs50;
ld.shared.u64 %rd382, [%rd692+8];
setp.eq.s64	%p475, %rd382, 0;
mov.u64 %rd878, %rd381;
@%p475 bra BB123_756;

mov.u64 %rd383, %rd381;
ld.u8 %rs51, [%rd382];
and.b16 %rs52, %rs51, 1;
setp.eq.b16	%p476, %rs52, 1;
mov.u64 %rd878, %rd383;
@!%p476 bra BB123_756;
bra.uni BB123_752;

BB123_752:
ld.u64 %rd385, [%rd382];
shr.u64 %rd386, %rd385, 1;
add.s64 %rd387, %rd382, 16;
add.s64 %rd388, %rd387, %rd386;
ld.shared.u64 %rd694, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p477, %rd388, %rd694;
mov.u64 %rd878, %rd382;
@%p477 bra BB123_756;

ld.u8 %rs53, [%rd388];
and.b16 %rs54, %rs53, 1;
setp.eq.b16	%p478, %rs54, 1;
mov.u64 %rd875, %rd382;
mov.u64 %rd878, %rd875;
@!%p478 bra BB123_756;
bra.uni BB123_754;

BB123_754:
ld.u64 %rd695, [%rd388];
shr.u64 %rd696, %rd695, 1;
add.s64 %rd697, %rd696, %rd386;
add.s64 %rd698, %rd697, 16;
shl.b64 %rd699, %rd698, 1;
and.b64 %rd700, %rd385, 1;
or.b64 %rd701, %rd699, %rd700;
st.u64 [%rd382], %rd701;
and.b64 %rd389, %rd698, 9223372036854775807;
add.s64 %rd702, %rd387, %rd389;
ld.shared.u64 %rd703, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p479, %rd702, %rd703;
mov.u64 %rd876, %rd382;
mov.u64 %rd878, %rd876;
@%p479 bra BB123_756;

add.s64 %rd704, %rd389, %rd387;
st.u64 [%rd704+8], %rd382;
mov.u64 %rd878, %rd382;

BB123_756:
ld.u64 %rd392, [%rd878];
shr.u64 %rd393, %rd392, 1;
add.s64 %rd394, %rd878, 16;
add.s64 %rd395, %rd394, %rd393;
ld.shared.u64 %rd705, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p480, %rd395, %rd705;
@%p480 bra BB123_760;

ld.u8 %rs55, [%rd395];
and.b16 %rs56, %rs55, 1;
setp.eq.b16	%p481, %rs56, 1;
@!%p481 bra BB123_763;
bra.uni BB123_758;

BB123_758:
ld.u64 %rd706, [%rd395];
shr.u64 %rd707, %rd706, 1;
add.s64 %rd708, %rd707, %rd393;
add.s64 %rd709, %rd708, 16;
shl.b64 %rd710, %rd709, 1;
and.b64 %rd711, %rd392, 1;
or.b64 %rd712, %rd710, %rd711;
st.u64 [%rd878], %rd712;
and.b64 %rd396, %rd709, 9223372036854775807;
add.s64 %rd713, %rd394, %rd396;
ld.shared.u64 %rd714, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p482, %rd713, %rd714;
@%p482 bra BB123_763;

add.s64 %rd715, %rd396, %rd394;
st.u64 [%rd715+8], %rd878;
bra.uni BB123_763;

BB123_378:
setp.lt.u64	%p264, %rd202, %rd798;
@%p264 bra BB123_381;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd798;
bra.uni BB123_381;

BB123_762:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd233;
call.uni 
free, 
(
param0
);


	}

BB123_763:
bar.sync 0;

BB123_764:
ret;

BB123_760:
setp.lt.u64	%p483, %rd395, %rd878;
@%p483 bra BB123_763;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd878;
bra.uni BB123_763;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEElSK_5MulOpIfENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEElSK_5MulOpIfENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
.maxntid 512, 1, 1
{
.local .align 4 .b8 __local_depot124[12];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<205>;
.reg .b16 %rs<39>;
.reg .f32 %f<283>;
.reg .b32 %r<91>;
.reg .b64 %rd<490>;


mov.u64 %rd489, __local_depot124;
cvta.local.u64 %SP, %rd489;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEElSK_5MulOpIfENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd154, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEElSK_5MulOpIfENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd155, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEElSK_5MulOpIfENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEElSK_5MulOpIfENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd155;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p26, %r1, 0;
mov.u64 %rd156, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd157, %rd156;
setp.eq.s64	%p27, %rd157, 0;
or.pred %p28, %p26, %p27;
@%p28 bra BB124_2;

cvt.s64.s32	%rd158, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r28;
mov.u64 %rd159, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd160, %rd159;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd160;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd158;

BB124_2:
bar.sync 0;
bfe.s64 %rd161, %rd154, 0, 62;
setp.lt.s64	%p29, %rd161, 1;
@%p29 bra BB124_288;

ld.global.f32 %f280, [%rd2];
bar.sync 0;
@%p26 bra BB124_5;

st.global.f32 [%rd3], %f280;

BB124_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB124_26;
bra.uni BB124_6;

BB124_6:
ld.shared.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd438, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd445, %rd438;
setp.eq.s64	%p31, %rd5, %rd445;
mov.u64 %rd443, %rd5;
@%p31 bra BB124_10;

mov.u64 %rd444, %rd443;

BB124_8:
mov.u64 %rd440, %rd445;
mov.u64 %rd443, %rd444;
mov.u64 %rd444, %rd440;
ld.shared.u8 %rs23, [%rd438];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p32, %rs24, 1;
not.pred %p33, %p32;
ld.shared.u64 %rd10, [%rd438];
setp.lt.u64	%p34, %rd10, 12288;
or.pred %p35, %p33, %p34;
@!%p35 bra BB124_10;
bra.uni BB124_9;

BB124_9:
shr.u64 %rd164, %rd10, 1;
add.s64 %rd165, %rd438, %rd164;
add.s64 %rd438, %rd165, 16;
add.s64 %rd166, %rd444, %rd164;
add.s64 %rd445, %rd166, 16;
setp.ne.s64	%p36, %rd445, %rd5;
mov.u64 %rd443, %rd444;
@%p36 bra BB124_8;

BB124_10:
setp.eq.s64	%p38, %rd443, %rd5;
mov.pred %p204, 0;
@%p38 bra BB124_12;

ld.u64 %rd168, [%rd443];
shr.u64 %rd169, %rd168, 1;
add.s64 %rd170, %rd443, %rd169;
add.s64 %rd449, %rd170, 16;
setp.ne.s64	%p204, %rd449, %rd5;

BB124_12:
@%p204 bra BB124_18;
bra.uni BB124_13;

BB124_18:
ld.u64 %rd21, [%rd449];
and.b64 %rd185, %rd21, -32;
setp.eq.s64	%p42, %rd185, 12288;
cvt.u16.u64	%rs38, %rd21;
@%p42 bra BB124_21;

add.s64 %rd22, %rd449, 16;
ld.u64 %rd186, [%rd449+6160];
and.b64 %rd187, %rd186, 1;
add.s64 %rd188, %rd21, -12320;
and.b64 %rd189, %rd188, -2;
or.b64 %rd190, %rd187, %rd189;
st.u64 [%rd449+6160], %rd190;
st.u64 [%rd449+6168], %rd449;
cvt.u16.u64	%rs26, %rd188;
or.b16 %rs27, %rs26, 1;
and.b64 %rd191, %rd21, 1;
or.b64 %rd192, %rd191, 12288;
st.u64 [%rd449], %rd192;
st.u8 [%rd449+6160], %rs27;
ld.u64 %rd193, [%rd449+6160];
shr.u64 %rd23, %rd193, 1;
add.s64 %rd194, %rd23, %rd22;
add.s64 %rd195, %rd194, 6160;
ld.shared.u64 %rd196, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p43, %rd195, %rd196;
cvt.u16.u64	%rs28, %rd21;
and.b16 %rs38, %rs28, 1;
@%p43 bra BB124_21;

add.s64 %rd197, %rd22, 6144;
st.u64 [%rd194+6168], %rd197;
ld.u8 %rs38, [%rd449];

BB124_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd449], %rs29;
bra.uni BB124_22;

BB124_13:
mov.u64 %rd172, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd173, %rd172;
sub.s64 %rd174, %rd5, %rd173;
add.s64 %rd175, %rd174, 6160;
ld.shared.u64 %rd176, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p39, %rd175, %rd176;
mov.u64 %rd447, -1;
mov.u64 %rd448, %rd5;
@%p39 bra BB124_15;

add.s64 %rd16, %rd5, 6160;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd16;
mov.u64 %rd447, %rd16;
mov.u64 %rd448, %rd16;

BB124_15:
mov.u64 %rd17, %rd448;
setp.eq.s64	%p40, %rd447, -1;
@%p40 bra BB124_17;

mov.u64 %rd177, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd178, %rd177;
sub.s64 %rd179, %rd5, %rd178;
add.s64 %rd180, %rd177, %rd179;
ld.shared.u64 %rd181, [%rd180];
and.b64 %rd182, %rd181, 1;
or.b64 %rd183, %rd182, 12288;
st.shared.u64 [%rd180], %rd183;
st.shared.u64 [%rd180+8], %rd443;
mov.u16 %rs25, 0;
st.shared.u8 [%rd180], %rs25;

BB124_17:
mov.u64 %rd449, %rd5;
setp.eq.s64	%p41, %rd5, %rd17;
mov.u64 %rd450, 0;
@%p41 bra BB124_23;

BB124_22:
add.s64 %rd450, %rd449, 16;

BB124_23:
mov.u64 %rd451, %rd450;
setp.ne.s64	%p44, %rd450, 0;
@%p44 bra BB124_25;

mov.u64 %rd199, 6144;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd199;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd451, [retval0+0];


	}

BB124_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd451;

BB124_26:
shl.b64 %rd200, %rd154, 2;
add.s64 %rd30, %rd1, %rd200;
add.s64 %rd480, %rd2, 4;
add.s64 %rd473, %rd1, 4;
add.s64 %rd464, %rd3, 4;
bar.sync 0;
ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p45, %r29, 0;
add.s64 %rd35, %rd200, -4;
@%p45 bra BB124_149;

setp.lt.s64	%p46, %rd35, 1;
@%p46 bra BB124_271;

mov.u64 %rd203, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd204, %rd203;
sub.s64 %rd205, %rd34, %rd204;
add.s64 %rd206, %rd203, %rd205;
mov.u64 %rd452, %rd473;
mul.wide.s32 %rd207, %r1, 4;
add.s64 %rd37, %rd206, %rd207;

BB124_29:
mov.f32 %f2, %f280;
mov.u64 %rd475, %rd480;
mov.u64 %rd40, %rd475;
mov.u64 %rd468, %rd473;
mov.u64 %rd39, %rd468;
mov.u64 %rd461, %rd464;
mov.u64 %rd41, %rd461;
mov.u64 %rd38, %rd452;
sub.s64 %rd208, %rd38, %rd30;
shr.u64 %rd209, %rd208, 2;
neg.s64 %rd210, %rd209;
cvt.u32.u64	%r30, %rd210;
mov.u32 %r31, 1536;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p47, %r2, 1536;
@%p47 bra BB124_41;
bra.uni BB124_30;

BB124_41:
add.s64 %rd238, %rd40, %rd207;
ld.global.f32 %f126, [%rd238];
ld.global.f32 %f127, [%rd238+2048];
ld.global.f32 %f128, [%rd238+4096];
st.shared.f32 [%rd37], %f126;
st.shared.f32 [%rd37+2048], %f127;
st.shared.f32 [%rd37+4096], %f128;
mov.u64 %rd455, 1536;
bra.uni BB124_42;

BB124_30:
cvt.s64.s32	%rd455, %r2;
setp.lt.s32	%p48, %r2, 1;
@%p48 bra BB124_42;

mov.u64 %rd453, %rd39;
mov.u64 %rd454, %rd206;
mov.u64 %rd472, %rd39;
mov.u64 %rd479, %rd40;

BB124_32:
mov.u64 %rd48, %rd479;
mov.u64 %rd47, %rd472;
mov.u64 %rd46, %rd454;
mov.u64 %rd45, %rd453;
mul.wide.s32 %rd214, %r2, 4;
add.s64 %rd215, %rd39, %rd214;
sub.s64 %rd216, %rd45, %rd215;
shr.s64 %rd217, %rd216, 2;
neg.s64 %rd49, %rd217;
setp.gt.s64	%p49, %rd49, 1535;
@%p49 bra BB124_39;
bra.uni BB124_33;

BB124_39:
add.s64 %rd231, %rd48, %rd207;
ld.global.f32 %f123, [%rd231];
add.s64 %rd232, %rd46, %rd207;
ld.global.f32 %f124, [%rd231+2048];
ld.global.f32 %f125, [%rd231+4096];
st.shared.f32 [%rd232], %f123;
st.shared.f32 [%rd232+2048], %f124;
st.shared.f32 [%rd232+4096], %f125;
bra.uni BB124_40;

BB124_33:
cvt.s64.s32	%rd218, %r1;
setp.ge.s64	%p50, %rd218, %rd49;
@%p50 bra BB124_35;

add.s64 %rd220, %rd48, %rd207;
ld.global.f32 %f120, [%rd220];
add.s64 %rd221, %rd46, %rd207;
st.shared.f32 [%rd221], %f120;

BB124_35:
add.s32 %r32, %r1, 512;
cvt.s64.s32	%rd222, %r32;
setp.ge.s64	%p51, %rd222, %rd49;
@%p51 bra BB124_37;

add.s64 %rd224, %rd48, %rd207;
ld.global.f32 %f121, [%rd224+2048];
add.s64 %rd225, %rd46, %rd207;
st.shared.f32 [%rd225+2048], %f121;

BB124_37:
add.s32 %r33, %r1, 1024;
cvt.s64.s32	%rd226, %r33;
setp.ge.s64	%p52, %rd226, %rd49;
@%p52 bra BB124_40;

add.s64 %rd228, %rd48, %rd207;
ld.global.f32 %f122, [%rd228+4096];
add.s64 %rd229, %rd46, %rd207;
st.shared.f32 [%rd229+4096], %f122;

BB124_40:
add.s64 %rd51, %rd48, 6144;
add.s64 %rd52, %rd46, 6144;
add.s64 %rd453, %rd47, 6144;
mov.u64 %rd53, %rd453;
sub.s64 %rd235, %rd215, %rd453;
setp.gt.s64	%p53, %rd235, 0;
mov.u64 %rd454, %rd52;
mov.u64 %rd472, %rd53;
mov.u64 %rd479, %rd51;
@%p53 bra BB124_32;

BB124_42:
bar.sync 0;
shl.b64 %rd241, %rd455, 2;
add.s64 %rd59, %rd34, %rd241;
sub.s64 %rd242, %rd59, %rd34;
shr.u64 %rd243, %rd242, 2;
cvt.u32.u64	%r3, %rd243;
cvt.s64.s32	%rd60, %r1;
mul.wide.s32 %rd244, %r1, -3;
add.s64 %rd245, %rd243, %rd244;
cvt.u32.u64	%r34, %rd245;
mov.u32 %r35, 3;
min.s32 %r4, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r5, %r4, %r36;
setp.gt.u32	%p54, %r5, 2;
@%p54 bra BB124_49;
bra.uni BB124_43;

BB124_49:
add.s64 %rd270, %rd203, %rd205;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd271, %r40, 4;
add.s64 %rd272, %rd270, %rd271;
ld.shared.f32 %f132, [%rd272];
add.u64 %rd273, %SP, 0;
cvta.to.local.u64 %rd274, %rd273;
ld.shared.f32 %f133, [%rd272+4];
ld.shared.f32 %f134, [%rd272+8];
st.local.f32 [%rd274], %f132;
st.local.f32 [%rd274+4], %f133;
st.local.f32 [%rd274+8], %f134;
bra.uni BB124_50;

BB124_43:
add.u64 %rd246, %SP, 0;
cvta.to.local.u64 %rd456, %rd246;
setp.lt.s32	%p55, %r4, 1;
@%p55 bra BB124_45;

add.s64 %rd250, %rd203, %rd205;
mul.lo.s32 %r37, %r1, 3;
mul.wide.s32 %rd251, %r37, 4;
add.s64 %rd252, %rd250, %rd251;
ld.shared.f32 %f129, [%rd252];
cvta.to.local.u64 %rd254, %rd246;
st.local.f32 [%rd254], %f129;
add.s64 %rd456, %rd254, 4;

BB124_45:
setp.lt.s32	%p56, %r5, 2;
@%p56 bra BB124_47;

add.s64 %rd258, %rd203, %rd205;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd259, %r38, 4;
add.s64 %rd260, %rd258, %rd259;
ld.shared.f32 %f130, [%rd260+4];
st.local.f32 [%rd456], %f130;
add.s64 %rd456, %rd456, 4;

BB124_47:
setp.lt.s32	%p57, %r5, 3;
@%p57 bra BB124_50;

add.s64 %rd264, %rd203, %rd205;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd265, %r39, 4;
add.s64 %rd266, %rd264, %rd265;
ld.shared.f32 %f131, [%rd266+8];
st.local.f32 [%rd456], %f131;

BB124_50:
setp.eq.s32	%p58, %r5, 0;
@%p58 bra BB124_55;

add.u64 %rd275, %SP, 0;
cvta.to.local.u64 %rd276, %rd275;
ld.local.f32 %f228, [%rd276];
mul.wide.u32 %rd277, %r5, 4;
add.s64 %rd278, %rd277, 17179869180;
shr.u64 %rd279, %rd278, 2;
cvt.u32.u64	%r6, %rd279;
setp.lt.s32	%p59, %r6, 1;
@%p59 bra BB124_53;

ld.local.f32 %f136, [%rd276+4];
mul.f32 %f228, %f228, %f136;

BB124_53:
setp.lt.s32	%p60, %r6, 2;
@%p60 bra BB124_55;

ld.local.f32 %f137, [%rd276+8];
mul.f32 %f228, %f228, %f137;

BB124_55:
bar.sync 0;
@%p58 bra BB124_57;

st.shared.f32 [%rd37], %f228;

BB124_57:
bar.sync 0;
setp.gt.s32	%p62, %r3, 1535;
mov.u32 %r89, 512;
@%p62 bra BB124_59;

add.s32 %r42, %r3, 2;
mul.hi.s32 %r43, %r42, 1431655766;
shr.u32 %r44, %r43, 31;
add.s32 %r89, %r43, %r44;

BB124_59:
add.s64 %rd457, %rd203, %rd205;
add.s64 %rd66, %rd457, %rd241;
setp.eq.s32	%p63, %r89, 512;
@%p63 bra BB124_105;
bra.uni BB124_60;

BB124_105:
@%p26 bra BB124_107;

ld.shared.f32 %f149, [%rd457];
mul.f32 %f150, %f2, %f149;
st.shared.f32 [%rd457], %f150;

BB124_107:
setp.lt.s32	%p13, %r1, 1;
ld.shared.f32 %f227, [%rd37];
bar.sync 0;
@%p13 bra BB124_109;

ld.shared.f32 %f151, [%rd37+-4];
mul.f32 %f227, %f227, %f151;

BB124_109:
bar.sync 0;
st.shared.f32 [%rd37], %f227;
bar.sync 0;
setp.lt.s32	%p99, %r1, 2;
@%p99 bra BB124_111;

ld.shared.f32 %f152, [%rd37+-8];
mul.f32 %f227, %f227, %f152;

BB124_111:
bar.sync 0;
st.shared.f32 [%rd37], %f227;
bar.sync 0;
setp.lt.s32	%p100, %r1, 4;
@%p100 bra BB124_113;

ld.shared.f32 %f153, [%rd37+-16];
mul.f32 %f227, %f227, %f153;

BB124_113:
bar.sync 0;
st.shared.f32 [%rd37], %f227;
bar.sync 0;
setp.lt.s32	%p101, %r1, 8;
@%p101 bra BB124_115;

ld.shared.f32 %f154, [%rd37+-32];
mul.f32 %f227, %f227, %f154;

BB124_115:
bar.sync 0;
st.shared.f32 [%rd37], %f227;
bar.sync 0;
setp.lt.s32	%p102, %r1, 16;
@%p102 bra BB124_117;

ld.shared.f32 %f155, [%rd37+-64];
mul.f32 %f227, %f227, %f155;

BB124_117:
bar.sync 0;
st.shared.f32 [%rd37], %f227;
bar.sync 0;
setp.lt.s32	%p103, %r1, 32;
@%p103 bra BB124_119;

ld.shared.f32 %f156, [%rd37+-128];
mul.f32 %f227, %f227, %f156;

BB124_119:
bar.sync 0;
st.shared.f32 [%rd37], %f227;
bar.sync 0;
setp.lt.s32	%p104, %r1, 64;
@%p104 bra BB124_121;

ld.shared.f32 %f157, [%rd37+-256];
mul.f32 %f227, %f227, %f157;

BB124_121:
bar.sync 0;
st.shared.f32 [%rd37], %f227;
bar.sync 0;
setp.lt.s32	%p105, %r1, 128;
@%p105 bra BB124_123;

ld.shared.f32 %f158, [%rd37+-512];
mul.f32 %f227, %f227, %f158;

BB124_123:
bar.sync 0;
st.shared.f32 [%rd37], %f227;
bar.sync 0;
setp.lt.s32	%p106, %r1, 256;
@%p106 bra BB124_125;

ld.shared.f32 %f159, [%rd37+-1024];
mul.f32 %f227, %f227, %f159;

BB124_125:
bar.sync 0;
st.shared.f32 [%rd37], %f227;
bar.sync 0;
ld.shared.f32 %f281, [%rd457+2044];
mov.f32 %f269, %f2;
@%p1 bra BB124_127;

ld.shared.f32 %f269, [%rd37+-4];

BB124_127:
bar.sync 0;
st.shared.f32 [%rd37], %f269;
bar.sync 0;
bra.uni BB124_128;

BB124_60:
@%p26 bra BB124_62;

ld.shared.f32 %f138, [%rd457];
mul.f32 %f139, %f2, %f138;
st.shared.f32 [%rd457], %f139;

BB124_62:
setp.ge.s32	%p65, %r1, %r89;
mov.f32 %f279, %f2;
@%p65 bra BB124_64;

ld.shared.f32 %f8, [%rd37];
mov.f32 %f279, %f8;

BB124_64:
mov.f32 %f236, %f279;
mov.f32 %f278, %f236;
bar.sync 0;
setp.le.s32	%p66, %r1, %r89;
setp.gt.s32	%p67, %r1, 0;
and.pred %p68, %p66, %p67;
@!%p68 bra BB124_66;
bra.uni BB124_65;

BB124_65:
ld.shared.f32 %f140, [%rd37+-4];
mul.f32 %f278, %f278, %f140;

BB124_66:
mov.f32 %f277, %f278;
bar.sync 0;
@%p65 bra BB124_68;

st.shared.f32 [%rd37], %f277;

BB124_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r45, %r1, -2;
setp.lt.s32	%p70, %r45, %r89;
and.pred %p71, %p70, %p4;
@!%p71 bra BB124_70;
bra.uni BB124_69;

BB124_69:
ld.shared.f32 %f141, [%rd37+-8];
mul.f32 %f277, %f277, %f141;

BB124_70:
mov.f32 %f276, %f277;
bar.sync 0;
@%p65 bra BB124_72;

st.shared.f32 [%rd37], %f276;

BB124_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r46, %r1, -4;
setp.lt.s32	%p73, %r46, %r89;
and.pred %p74, %p73, %p5;
@!%p74 bra BB124_74;
bra.uni BB124_73;

BB124_73:
ld.shared.f32 %f142, [%rd37+-16];
mul.f32 %f276, %f276, %f142;

BB124_74:
mov.f32 %f275, %f276;
bar.sync 0;
@%p65 bra BB124_76;

st.shared.f32 [%rd37], %f275;

BB124_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r47, %r1, -8;
setp.lt.s32	%p76, %r47, %r89;
and.pred %p77, %p76, %p6;
@!%p77 bra BB124_78;
bra.uni BB124_77;

BB124_77:
ld.shared.f32 %f143, [%rd37+-32];
mul.f32 %f275, %f275, %f143;

BB124_78:
mov.f32 %f274, %f275;
bar.sync 0;
@%p65 bra BB124_80;

st.shared.f32 [%rd37], %f274;

BB124_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r48, %r1, -16;
setp.lt.s32	%p79, %r48, %r89;
and.pred %p80, %p79, %p7;
@!%p80 bra BB124_82;
bra.uni BB124_81;

BB124_81:
ld.shared.f32 %f144, [%rd37+-64];
mul.f32 %f274, %f274, %f144;

BB124_82:
mov.f32 %f273, %f274;
bar.sync 0;
@%p65 bra BB124_84;

st.shared.f32 [%rd37], %f273;

BB124_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r49, %r1, -32;
setp.lt.s32	%p82, %r49, %r89;
and.pred %p83, %p82, %p8;
@!%p83 bra BB124_86;
bra.uni BB124_85;

BB124_85:
ld.shared.f32 %f145, [%rd37+-128];
mul.f32 %f273, %f273, %f145;

BB124_86:
mov.f32 %f272, %f273;
bar.sync 0;
@%p65 bra BB124_88;

st.shared.f32 [%rd37], %f272;

BB124_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r50, %r1, -64;
setp.lt.s32	%p85, %r50, %r89;
and.pred %p86, %p85, %p9;
@!%p86 bra BB124_90;
bra.uni BB124_89;

BB124_89:
ld.shared.f32 %f146, [%rd37+-256];
mul.f32 %f272, %f272, %f146;

BB124_90:
mov.f32 %f271, %f272;
bar.sync 0;
@%p65 bra BB124_92;

st.shared.f32 [%rd37], %f271;

BB124_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r51, %r1, -128;
setp.lt.s32	%p88, %r51, %r89;
and.pred %p89, %p88, %p10;
@!%p89 bra BB124_94;
bra.uni BB124_93;

BB124_93:
ld.shared.f32 %f147, [%rd37+-512];
mul.f32 %f271, %f271, %f147;

BB124_94:
mov.f32 %f270, %f271;
bar.sync 0;
@%p65 bra BB124_96;

st.shared.f32 [%rd37], %f270;

BB124_96:
setp.gt.s32	%p11, %r1, 255;
bar.sync 0;
add.s32 %r52, %r1, -256;
setp.lt.s32	%p91, %r52, %r89;
and.pred %p92, %p91, %p11;
@!%p92 bra BB124_98;
bra.uni BB124_97;

BB124_97:
ld.shared.f32 %f148, [%rd37+-1024];
mul.f32 %f270, %f270, %f148;

BB124_98:
bar.sync 0;
@%p65 bra BB124_100;

st.shared.f32 [%rd37], %f270;

BB124_100:
setp.lt.s32	%p12, %r1, %r89;
bar.sync 0;
add.s32 %r53, %r89, -1;
mul.wide.s32 %rd289, %r53, 4;
add.s64 %rd290, %rd457, %rd289;
ld.shared.f32 %f281, [%rd290];
not.pred %p94, %p12;
or.pred %p96, %p1, %p94;
selp.f32	%f226, %f2, %f270, %p12;
@%p96 bra BB124_102;

ld.shared.f32 %f226, [%rd37+-4];

BB124_102:
bar.sync 0;
@%p65 bra BB124_104;

st.shared.f32 [%rd37], %f226;

BB124_104:
bar.sync 0;

BB124_128:
mov.f32 %f280, %f281;
@%p58 bra BB124_130;

ld.shared.f32 %f228, [%rd37];

BB124_130:
add.u64 %rd291, %SP, 0;
cvta.to.local.u64 %rd69, %rd291;
bar.sync 0;
mul.wide.s32 %rd292, %r5, 4;
add.s64 %rd71, %rd69, %rd292;
setp.ge.u64	%p109, %rd69, %rd71;
@%p109 bra BB124_132;

ld.local.f32 %f160, [%rd69];
mul.f32 %f228, %f228, %f160;
add.s64 %rd298, %rd203, %rd205;
mul.lo.s32 %r54, %r1, 3;
mul.wide.s32 %rd299, %r54, 4;
add.s64 %rd300, %rd298, %rd299;
st.shared.f32 [%rd300], %f228;

BB124_132:
add.s64 %rd72, %rd69, 4;
setp.ge.u64	%p110, %rd72, %rd71;
@%p110 bra BB124_134;

ld.local.f32 %f161, [%rd69+4];
mul.f32 %f228, %f228, %f161;
add.s64 %rd306, %rd203, %rd205;
mul.lo.s32 %r55, %r1, 3;
mul.wide.s32 %rd307, %r55, 4;
add.s64 %rd308, %rd306, %rd307;
st.shared.f32 [%rd308+4], %f228;

BB124_134:
add.s64 %rd309, %rd72, 4;
setp.ge.u64	%p111, %rd309, %rd71;
@%p111 bra BB124_136;

ld.local.f32 %f162, [%rd69+8];
mul.f32 %f163, %f228, %f162;
add.s64 %rd315, %rd203, %rd205;
mul.lo.s32 %r56, %r1, 3;
mul.wide.s32 %rd316, %r56, 4;
add.s64 %rd317, %rd315, %rd316;
st.shared.f32 [%rd317+8], %f163;

BB124_136:
bar.sync 0;
@%p47 bra BB124_147;
bra.uni BB124_137;

BB124_147:
add.s64 %rd326, %rd41, %rd207;
ld.shared.f32 %f170, [%rd37];
ld.shared.f32 %f171, [%rd37+2048];
ld.shared.f32 %f172, [%rd37+4096];
st.global.f32 [%rd326], %f170;
st.global.f32 [%rd326+2048], %f171;
st.global.f32 [%rd326+4096], %f172;
bra.uni BB124_148;

BB124_137:
mov.u64 %rd458, %rd34;
setp.ge.u64	%p112, %rd457, %rd66;
mov.u64 %rd463, %rd41;
@%p112 bra BB124_148;

BB124_138:
mov.u64 %rd77, %rd463;
sub.s64 %rd78, %rd59, %rd458;
setp.gt.s64	%p113, %rd78, 6140;
shl.b64 %rd321, %rd60, 2;
add.s64 %rd79, %rd457, %rd321;
add.s64 %rd80, %rd77, %rd321;
@%p113 bra BB124_145;
bra.uni BB124_139;

BB124_145:
ld.shared.f32 %f167, [%rd79];
ld.shared.f32 %f168, [%rd79+2048];
ld.shared.f32 %f169, [%rd79+4096];
st.global.f32 [%rd80], %f167;
st.global.f32 [%rd80+2048], %f168;
st.global.f32 [%rd80+4096], %f169;
bra.uni BB124_146;

BB124_139:
shr.s64 %rd81, %rd78, 2;
setp.ge.s64	%p114, %rd60, %rd81;
@%p114 bra BB124_141;

ld.shared.f32 %f164, [%rd79];
st.global.f32 [%rd80], %f164;

BB124_141:
add.s32 %r57, %r1, 512;
cvt.s64.s32	%rd323, %r57;
setp.ge.s64	%p115, %rd323, %rd81;
@%p115 bra BB124_143;

ld.shared.f32 %f165, [%rd79+2048];
st.global.f32 [%rd80+2048], %f165;

BB124_143:
add.s32 %r58, %r1, 1024;
cvt.s64.s32	%rd324, %r58;
setp.ge.s64	%p116, %rd324, %rd81;
@%p116 bra BB124_146;

ld.shared.f32 %f166, [%rd79+4096];
st.global.f32 [%rd80+4096], %f166;

BB124_146:
add.s64 %rd457, %rd457, 6144;
add.s64 %rd458, %rd458, 6144;
add.s64 %rd84, %rd77, 6144;
setp.lt.u64	%p117, %rd457, %rd66;
mov.u64 %rd463, %rd84;
@%p117 bra BB124_138;

BB124_148:
bar.sync 0;
add.s64 %rd480, %rd40, 6144;
add.s64 %rd464, %rd41, 6144;
add.s64 %rd452, %rd39, 6144;
mov.u64 %rd473, %rd452;
sub.s64 %rd327, %rd30, %rd452;
setp.gt.s64	%p118, %rd327, 0;
@%p118 bra BB124_29;
bra.uni BB124_271;

BB124_149:
setp.lt.s64	%p119, %rd35, 1;
@%p119 bra BB124_271;

mov.u64 %rd459, %rd473;
mul.wide.s32 %rd328, %r1, 4;
add.s64 %rd91, %rd34, %rd328;
mov.u64 %rd462, %rd464;
mov.u64 %rd471, %rd473;
mov.u64 %rd478, %rd480;
mov.f32 %f267, %f280;

BB124_151:
mov.f32 %f61, %f267;
mov.u64 %rd476, %rd478;
mov.u64 %rd94, %rd476;
mov.u64 %rd469, %rd471;
mov.u64 %rd93, %rd469;
mov.u64 %rd92, %rd459;
sub.s64 %rd329, %rd92, %rd30;
shr.u64 %rd330, %rd329, 2;
neg.s64 %rd331, %rd330;
cvt.u32.u64	%r59, %rd331;
mov.u32 %r60, 1536;
min.s32 %r9, %r59, %r60;
setp.eq.s32	%p120, %r9, 1536;
@%p120 bra BB124_163;
bra.uni BB124_152;

BB124_163:
mul.wide.s32 %rd355, %r1, 4;
add.s64 %rd356, %rd94, %rd355;
ld.global.f32 %f179, [%rd356];
st.f32 [%rd91], %f179;
ld.global.f32 %f180, [%rd356+2048];
st.f32 [%rd91+2048], %f180;
ld.global.f32 %f181, [%rd356+4096];
st.f32 [%rd91+4096], %f181;
mov.u64 %rd481, 1536;
bra.uni BB124_164;

BB124_152:
cvt.s64.s32	%rd481, %r9;
setp.lt.s32	%p121, %r9, 1;
@%p121 bra BB124_164;

mov.u64 %rd466, %rd34;
mov.u64 %rd465, %rd93;
mov.u64 %rd470, %rd93;
mov.u64 %rd477, %rd94;

BB124_154:
mov.u64 %rd102, %rd477;
mov.u64 %rd101, %rd470;
mov.u64 %rd99, %rd465;
mul.wide.s32 %rd332, %r9, 4;
add.s64 %rd333, %rd93, %rd332;
sub.s64 %rd334, %rd99, %rd333;
shr.s64 %rd335, %rd334, 2;
neg.s64 %rd103, %rd335;
setp.gt.s64	%p122, %rd103, 1535;
@%p122 bra BB124_161;
bra.uni BB124_155;

BB124_161:
add.s64 %rd349, %rd102, %rd328;
ld.global.f32 %f176, [%rd349];
add.s64 %rd350, %rd466, %rd328;
st.f32 [%rd350], %f176;
ld.global.f32 %f177, [%rd349+2048];
st.f32 [%rd350+2048], %f177;
ld.global.f32 %f178, [%rd349+4096];
st.f32 [%rd350+4096], %f178;
bra.uni BB124_162;

BB124_155:
cvt.s64.s32	%rd336, %r1;
setp.ge.s64	%p123, %rd336, %rd103;
@%p123 bra BB124_157;

add.s64 %rd338, %rd102, %rd328;
ld.global.f32 %f173, [%rd338];
add.s64 %rd339, %rd466, %rd328;
st.f32 [%rd339], %f173;

BB124_157:
add.s32 %r61, %r1, 512;
cvt.s64.s32	%rd340, %r61;
setp.ge.s64	%p124, %rd340, %rd103;
@%p124 bra BB124_159;

add.s64 %rd342, %rd102, %rd328;
ld.global.f32 %f174, [%rd342+2048];
add.s64 %rd343, %rd466, %rd328;
st.f32 [%rd343+2048], %f174;

BB124_159:
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd344, %r62;
setp.ge.s64	%p125, %rd344, %rd103;
@%p125 bra BB124_162;

add.s64 %rd346, %rd102, %rd328;
ld.global.f32 %f175, [%rd346+4096];
add.s64 %rd347, %rd466, %rd328;
st.f32 [%rd347+4096], %f175;

BB124_162:
add.s64 %rd105, %rd102, 6144;
add.s64 %rd466, %rd466, 6144;
add.s64 %rd465, %rd101, 6144;
mov.u64 %rd107, %rd465;
sub.s64 %rd353, %rd333, %rd465;
setp.gt.s64	%p126, %rd353, 0;
mov.u64 %rd470, %rd107;
mov.u64 %rd477, %rd105;
@%p126 bra BB124_154;

BB124_164:
bar.sync 0;
shl.b64 %rd357, %rd481, 2;
add.s64 %rd110, %rd34, %rd357;
and.b64 %rd358, %rd481, 4611686018427387903;
cvt.u32.u64	%r10, %rd481;
mul.wide.s32 %rd359, %r1, -3;
add.s64 %rd360, %rd358, %rd359;
cvt.u32.u64	%r63, %rd360;
mov.u32 %r64, 3;
min.s32 %r11, %r63, %r64;
mov.u32 %r65, 0;
max.s32 %r12, %r11, %r65;
setp.gt.u32	%p127, %r12, 2;
@%p127 bra BB124_171;
bra.uni BB124_165;

BB124_171:
mul.lo.s32 %r69, %r1, 3;
mul.wide.s32 %rd370, %r69, 4;
add.s64 %rd371, %rd34, %rd370;
ld.f32 %f185, [%rd371];
add.u64 %rd372, %SP, 0;
cvta.to.local.u64 %rd373, %rd372;
st.local.f32 [%rd373], %f185;
ld.f32 %f186, [%rd371+4];
st.local.f32 [%rd373+4], %f186;
ld.f32 %f187, [%rd371+8];
st.local.f32 [%rd373+8], %f187;
bra.uni BB124_172;

BB124_165:
add.u64 %rd361, %SP, 0;
cvta.to.local.u64 %rd482, %rd361;
setp.lt.s32	%p128, %r11, 1;
@%p128 bra BB124_167;

mul.lo.s32 %r66, %r1, 3;
mul.wide.s32 %rd362, %r66, 4;
add.s64 %rd363, %rd34, %rd362;
ld.f32 %f182, [%rd363];
cvta.to.local.u64 %rd365, %rd361;
st.local.f32 [%rd365], %f182;
add.s64 %rd482, %rd365, 4;

BB124_167:
setp.lt.s32	%p129, %r12, 2;
@%p129 bra BB124_169;

mul.lo.s32 %r67, %r1, 3;
mul.wide.s32 %rd366, %r67, 4;
add.s64 %rd367, %rd34, %rd366;
ld.f32 %f183, [%rd367+4];
st.local.f32 [%rd482], %f183;
add.s64 %rd482, %rd482, 4;

BB124_169:
setp.lt.s32	%p130, %r12, 3;
@%p130 bra BB124_172;

mul.lo.s32 %r68, %r1, 3;
mul.wide.s32 %rd368, %r68, 4;
add.s64 %rd369, %rd34, %rd368;
ld.f32 %f184, [%rd369+8];
st.local.f32 [%rd482], %f184;

BB124_172:
setp.eq.s32	%p131, %r12, 0;
@%p131 bra BB124_177;

add.u64 %rd374, %SP, 0;
cvta.to.local.u64 %rd375, %rd374;
ld.local.f32 %f282, [%rd375];
mul.wide.u32 %rd376, %r12, 4;
add.s64 %rd377, %rd376, 17179869180;
shr.u64 %rd378, %rd377, 2;
cvt.u32.u64	%r13, %rd378;
setp.lt.s32	%p132, %r13, 1;
@%p132 bra BB124_175;

ld.local.f32 %f189, [%rd375+4];
mul.f32 %f282, %f282, %f189;

BB124_175:
setp.lt.s32	%p133, %r13, 2;
@%p133 bra BB124_177;

ld.local.f32 %f190, [%rd375+8];
mul.f32 %f282, %f282, %f190;

BB124_177:
bar.sync 0;
@%p131 bra BB124_179;

st.f32 [%rd91], %f282;

BB124_179:
bar.sync 0;
setp.gt.s32	%p135, %r10, 1535;
mov.u32 %r90, 512;
@%p135 bra BB124_181;

add.s32 %r71, %r10, 2;
mul.hi.s32 %r72, %r71, 1431655766;
shr.u32 %r73, %r72, 31;
add.s32 %r90, %r72, %r73;

BB124_181:
setp.eq.s32	%p136, %r90, 512;
@%p136 bra BB124_227;
bra.uni BB124_182;

BB124_227:
@%p26 bra BB124_229;

ld.f32 %f202, [%rd34];
mul.f32 %f203, %f61, %f202;
st.f32 [%rd34], %f203;

BB124_229:
setp.lt.s32	%p24, %r1, 1;
ld.f32 %f230, [%rd91];
bar.sync 0;
@%p24 bra BB124_231;

ld.f32 %f204, [%rd91+-4];
mul.f32 %f230, %f230, %f204;

BB124_231:
bar.sync 0;
st.f32 [%rd91], %f230;
bar.sync 0;
setp.lt.s32	%p172, %r1, 2;
@%p172 bra BB124_233;

ld.f32 %f205, [%rd91+-8];
mul.f32 %f230, %f230, %f205;

BB124_233:
bar.sync 0;
st.f32 [%rd91], %f230;
bar.sync 0;
setp.lt.s32	%p173, %r1, 4;
@%p173 bra BB124_235;

ld.f32 %f206, [%rd91+-16];
mul.f32 %f230, %f230, %f206;

BB124_235:
bar.sync 0;
st.f32 [%rd91], %f230;
bar.sync 0;
setp.lt.s32	%p174, %r1, 8;
@%p174 bra BB124_237;

ld.f32 %f207, [%rd91+-32];
mul.f32 %f230, %f230, %f207;

BB124_237:
bar.sync 0;
st.f32 [%rd91], %f230;
bar.sync 0;
setp.lt.s32	%p175, %r1, 16;
@%p175 bra BB124_239;

ld.f32 %f208, [%rd91+-64];
mul.f32 %f230, %f230, %f208;

BB124_239:
bar.sync 0;
st.f32 [%rd91], %f230;
bar.sync 0;
setp.lt.s32	%p176, %r1, 32;
@%p176 bra BB124_241;

ld.f32 %f209, [%rd91+-128];
mul.f32 %f230, %f230, %f209;

BB124_241:
bar.sync 0;
st.f32 [%rd91], %f230;
bar.sync 0;
setp.lt.s32	%p177, %r1, 64;
@%p177 bra BB124_243;

ld.f32 %f210, [%rd91+-256];
mul.f32 %f230, %f230, %f210;

BB124_243:
bar.sync 0;
st.f32 [%rd91], %f230;
bar.sync 0;
setp.lt.s32	%p178, %r1, 128;
@%p178 bra BB124_245;

ld.f32 %f211, [%rd91+-512];
mul.f32 %f230, %f230, %f211;

BB124_245:
bar.sync 0;
st.f32 [%rd91], %f230;
bar.sync 0;
setp.lt.s32	%p179, %r1, 256;
@%p179 bra BB124_247;

ld.f32 %f212, [%rd91+-1024];
mul.f32 %f230, %f230, %f212;

BB124_247:
bar.sync 0;
st.f32 [%rd91], %f230;
bar.sync 0;
ld.f32 %f268, [%rd34+2044];
mov.f32 %f256, %f61;
@%p1 bra BB124_249;

ld.f32 %f256, [%rd91+-4];

BB124_249:
bar.sync 0;
st.f32 [%rd91], %f256;
bar.sync 0;
bra.uni BB124_250;

BB124_182:
@%p26 bra BB124_184;

ld.f32 %f191, [%rd34];
mul.f32 %f192, %f61, %f191;
st.f32 [%rd34], %f192;

BB124_184:
setp.ge.s32	%p138, %r1, %r90;
mov.f32 %f266, %f61;
@%p138 bra BB124_186;

ld.f32 %f67, [%rd91];
mov.f32 %f266, %f67;

BB124_186:
mov.f32 %f247, %f266;
mov.f32 %f265, %f247;
bar.sync 0;
setp.le.s32	%p139, %r1, %r90;
setp.gt.s32	%p140, %r1, 0;
and.pred %p141, %p139, %p140;
@!%p141 bra BB124_188;
bra.uni BB124_187;

BB124_187:
ld.f32 %f193, [%rd91+-4];
mul.f32 %f265, %f265, %f193;

BB124_188:
mov.f32 %f264, %f265;
bar.sync 0;
@%p138 bra BB124_190;

st.f32 [%rd91], %f264;

BB124_190:
setp.gt.s32	%p15, %r1, 1;
bar.sync 0;
add.s32 %r74, %r1, -2;
setp.lt.s32	%p143, %r74, %r90;
and.pred %p144, %p143, %p15;
@!%p144 bra BB124_192;
bra.uni BB124_191;

BB124_191:
ld.f32 %f194, [%rd91+-8];
mul.f32 %f264, %f264, %f194;

BB124_192:
mov.f32 %f263, %f264;
bar.sync 0;
@%p138 bra BB124_194;

st.f32 [%rd91], %f263;

BB124_194:
setp.gt.s32	%p16, %r1, 3;
bar.sync 0;
add.s32 %r75, %r1, -4;
setp.lt.s32	%p146, %r75, %r90;
and.pred %p147, %p146, %p16;
@!%p147 bra BB124_196;
bra.uni BB124_195;

BB124_195:
ld.f32 %f195, [%rd91+-16];
mul.f32 %f263, %f263, %f195;

BB124_196:
mov.f32 %f262, %f263;
bar.sync 0;
@%p138 bra BB124_198;

st.f32 [%rd91], %f262;

BB124_198:
setp.gt.s32	%p17, %r1, 7;
bar.sync 0;
add.s32 %r76, %r1, -8;
setp.lt.s32	%p149, %r76, %r90;
and.pred %p150, %p149, %p17;
@!%p150 bra BB124_200;
bra.uni BB124_199;

BB124_199:
ld.f32 %f196, [%rd91+-32];
mul.f32 %f262, %f262, %f196;

BB124_200:
mov.f32 %f261, %f262;
bar.sync 0;
@%p138 bra BB124_202;

st.f32 [%rd91], %f261;

BB124_202:
setp.gt.s32	%p18, %r1, 15;
bar.sync 0;
add.s32 %r77, %r1, -16;
setp.lt.s32	%p152, %r77, %r90;
and.pred %p153, %p152, %p18;
@!%p153 bra BB124_204;
bra.uni BB124_203;

BB124_203:
ld.f32 %f197, [%rd91+-64];
mul.f32 %f261, %f261, %f197;

BB124_204:
mov.f32 %f260, %f261;
bar.sync 0;
@%p138 bra BB124_206;

st.f32 [%rd91], %f260;

BB124_206:
setp.gt.s32	%p19, %r1, 31;
bar.sync 0;
add.s32 %r78, %r1, -32;
setp.lt.s32	%p155, %r78, %r90;
and.pred %p156, %p155, %p19;
@!%p156 bra BB124_208;
bra.uni BB124_207;

BB124_207:
ld.f32 %f198, [%rd91+-128];
mul.f32 %f260, %f260, %f198;

BB124_208:
mov.f32 %f259, %f260;
bar.sync 0;
@%p138 bra BB124_210;

st.f32 [%rd91], %f259;

BB124_210:
setp.gt.s32	%p20, %r1, 63;
bar.sync 0;
add.s32 %r79, %r1, -64;
setp.lt.s32	%p158, %r79, %r90;
and.pred %p159, %p158, %p20;
@!%p159 bra BB124_212;
bra.uni BB124_211;

BB124_211:
ld.f32 %f199, [%rd91+-256];
mul.f32 %f259, %f259, %f199;

BB124_212:
mov.f32 %f258, %f259;
bar.sync 0;
@%p138 bra BB124_214;

st.f32 [%rd91], %f258;

BB124_214:
setp.gt.s32	%p21, %r1, 127;
bar.sync 0;
add.s32 %r80, %r1, -128;
setp.lt.s32	%p161, %r80, %r90;
and.pred %p162, %p161, %p21;
@!%p162 bra BB124_216;
bra.uni BB124_215;

BB124_215:
ld.f32 %f200, [%rd91+-512];
mul.f32 %f258, %f258, %f200;

BB124_216:
mov.f32 %f257, %f258;
bar.sync 0;
@%p138 bra BB124_218;

st.f32 [%rd91], %f257;

BB124_218:
setp.gt.s32	%p22, %r1, 255;
bar.sync 0;
add.s32 %r81, %r1, -256;
setp.lt.s32	%p164, %r81, %r90;
and.pred %p165, %p164, %p22;
@!%p165 bra BB124_220;
bra.uni BB124_219;

BB124_219:
ld.f32 %f201, [%rd91+-1024];
mul.f32 %f257, %f257, %f201;

BB124_220:
bar.sync 0;
@%p138 bra BB124_222;

st.f32 [%rd91], %f257;

BB124_222:
setp.lt.s32	%p23, %r1, %r90;
bar.sync 0;
add.s32 %r82, %r90, -1;
mul.wide.s32 %rd383, %r82, 4;
add.s64 %rd384, %rd34, %rd383;
ld.f32 %f268, [%rd384];
not.pred %p167, %p23;
or.pred %p169, %p1, %p167;
selp.f32	%f229, %f61, %f257, %p23;
@%p169 bra BB124_224;

ld.f32 %f229, [%rd91+-4];

BB124_224:
bar.sync 0;
@%p138 bra BB124_226;

st.f32 [%rd91], %f229;

BB124_226:
bar.sync 0;

BB124_250:
mov.f32 %f267, %f268;
@%p131 bra BB124_252;

ld.f32 %f282, [%rd91];

BB124_252:
add.u64 %rd385, %SP, 0;
cvta.to.local.u64 %rd117, %rd385;
bar.sync 0;
mul.wide.s32 %rd386, %r12, 4;
add.s64 %rd119, %rd117, %rd386;
setp.ge.u64	%p182, %rd117, %rd119;
@%p182 bra BB124_254;

ld.local.f32 %f213, [%rd117];
mul.f32 %f282, %f282, %f213;
mul.lo.s32 %r83, %r1, 3;
mul.wide.s32 %rd389, %r83, 4;
add.s64 %rd390, %rd34, %rd389;
st.f32 [%rd390], %f282;

BB124_254:
add.s64 %rd120, %rd117, 4;
setp.ge.u64	%p183, %rd120, %rd119;
@%p183 bra BB124_256;

ld.local.f32 %f214, [%rd117+4];
mul.f32 %f282, %f282, %f214;
mul.lo.s32 %r84, %r1, 3;
mul.wide.s32 %rd393, %r84, 4;
add.s64 %rd394, %rd34, %rd393;
st.f32 [%rd394+4], %f282;

BB124_256:
add.s64 %rd395, %rd120, 4;
setp.ge.u64	%p184, %rd395, %rd119;
@%p184 bra BB124_258;

ld.local.f32 %f215, [%rd117+8];
mul.f32 %f216, %f282, %f215;
mul.lo.s32 %r85, %r1, 3;
mul.wide.s32 %rd398, %r85, 4;
add.s64 %rd399, %rd34, %rd398;
st.f32 [%rd399+8], %f216;

BB124_258:
bar.sync 0;
@%p120 bra BB124_269;
bra.uni BB124_259;

BB124_269:
mul.wide.s32 %rd406, %r1, 4;
add.s64 %rd407, %rd462, %rd406;
ld.f32 %f223, [%rd91];
st.global.f32 [%rd407], %f223;
ld.f32 %f224, [%rd91+2048];
st.global.f32 [%rd407+2048], %f224;
ld.f32 %f225, [%rd91+4096];
st.global.f32 [%rd407+4096], %f225;
bra.uni BB124_270;

BB124_259:
mov.u64 %rd483, 0;
setp.ge.u64	%p185, %rd34, %rd110;
mov.u64 %rd484, %rd328;
@%p185 bra BB124_270;

BB124_260:
mov.u64 %rd123, %rd484;
add.s64 %rd401, %rd34, %rd483;
sub.s64 %rd124, %rd110, %rd401;
setp.gt.s64	%p186, %rd124, 6140;
add.s64 %rd125, %rd34, %rd123;
add.s64 %rd126, %rd462, %rd123;
@%p186 bra BB124_267;
bra.uni BB124_261;

BB124_267:
ld.f32 %f220, [%rd125];
st.global.f32 [%rd126], %f220;
ld.f32 %f221, [%rd125+2048];
st.global.f32 [%rd126+2048], %f221;
ld.f32 %f222, [%rd125+4096];
st.global.f32 [%rd126+4096], %f222;
bra.uni BB124_268;

BB124_261:
shr.s64 %rd127, %rd124, 2;
cvt.s64.s32	%rd402, %r1;
setp.ge.s64	%p187, %rd402, %rd127;
@%p187 bra BB124_263;

ld.f32 %f217, [%rd125];
st.global.f32 [%rd126], %f217;

BB124_263:
add.s32 %r86, %r1, 512;
cvt.s64.s32	%rd403, %r86;
setp.ge.s64	%p188, %rd403, %rd127;
@%p188 bra BB124_265;

ld.f32 %f218, [%rd125+2048];
st.global.f32 [%rd126+2048], %f218;

BB124_265:
add.s32 %r87, %r1, 1024;
cvt.s64.s32	%rd404, %r87;
setp.ge.s64	%p189, %rd404, %rd127;
@%p189 bra BB124_268;

ld.f32 %f219, [%rd125+4096];
st.global.f32 [%rd126+4096], %f219;

BB124_268:
add.s64 %rd128, %rd123, 6144;
add.s64 %rd483, %rd483, 6144;
add.s64 %rd405, %rd34, %rd483;
setp.lt.u64	%p190, %rd405, %rd110;
mov.u64 %rd484, %rd128;
@%p190 bra BB124_260;

BB124_270:
bar.sync 0;
add.s64 %rd478, %rd94, 6144;
add.s64 %rd462, %rd462, 6144;
add.s64 %rd459, %rd93, 6144;
mov.u64 %rd471, %rd459;
sub.s64 %rd408, %rd30, %rd459;
setp.gt.s64	%p191, %rd408, 0;
@%p191 bra BB124_151;

BB124_271:
@%p26 bra BB124_287;


	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r88, 1, 0, p; 
} 


	setp.eq.s32	%p193, %r88, 0;
@%p193 bra BB124_286;

mov.u64 %rd410, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd411, %rd410;
sub.s64 %rd135, %rd34, %rd411;
setp.eq.s64	%p194, %rd34, 0;
@%p194 bra BB124_287;

add.s64 %rd412, %rd135, -16;
add.s64 %rd414, %rd410, %rd412;
add.s64 %rd137, %rd411, %rd412;
ld.shared.u8 %rs30, [%rd414];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd414], %rs31;
ld.shared.u64 %rd138, [%rd414+8];
setp.eq.s64	%p195, %rd138, 0;
mov.u64 %rd488, %rd137;
@%p195 bra BB124_280;

mov.u64 %rd139, %rd137;
ld.u8 %rs32, [%rd138];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p196, %rs33, 1;
mov.u64 %rd488, %rd139;
@!%p196 bra BB124_280;
bra.uni BB124_276;

BB124_276:
ld.u64 %rd141, [%rd138];
shr.u64 %rd142, %rd141, 1;
add.s64 %rd143, %rd138, 16;
add.s64 %rd144, %rd143, %rd142;
ld.shared.u64 %rd416, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p197, %rd144, %rd416;
mov.u64 %rd488, %rd138;
@%p197 bra BB124_280;

ld.u8 %rs34, [%rd144];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p198, %rs35, 1;
mov.u64 %rd485, %rd138;
mov.u64 %rd488, %rd485;
@!%p198 bra BB124_280;
bra.uni BB124_278;

BB124_278:
ld.u64 %rd417, [%rd144];
shr.u64 %rd418, %rd417, 1;
add.s64 %rd419, %rd418, %rd142;
add.s64 %rd420, %rd419, 16;
shl.b64 %rd421, %rd420, 1;
and.b64 %rd422, %rd141, 1;
or.b64 %rd423, %rd421, %rd422;
st.u64 [%rd138], %rd423;
and.b64 %rd145, %rd420, 9223372036854775807;
add.s64 %rd424, %rd143, %rd145;
ld.shared.u64 %rd425, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p199, %rd424, %rd425;
mov.u64 %rd486, %rd138;
mov.u64 %rd488, %rd486;
@%p199 bra BB124_280;

add.s64 %rd426, %rd145, %rd143;
st.u64 [%rd426+8], %rd138;
mov.u64 %rd488, %rd138;

BB124_280:
ld.u64 %rd148, [%rd488];
shr.u64 %rd149, %rd148, 1;
add.s64 %rd150, %rd488, 16;
add.s64 %rd151, %rd150, %rd149;
ld.shared.u64 %rd427, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p200, %rd151, %rd427;
@%p200 bra BB124_284;

ld.u8 %rs36, [%rd151];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p201, %rs37, 1;
@!%p201 bra BB124_287;
bra.uni BB124_282;

BB124_282:
ld.u64 %rd428, [%rd151];
shr.u64 %rd429, %rd428, 1;
add.s64 %rd430, %rd429, %rd149;
add.s64 %rd431, %rd430, 16;
shl.b64 %rd432, %rd431, 1;
and.b64 %rd433, %rd148, 1;
or.b64 %rd434, %rd432, %rd433;
st.u64 [%rd488], %rd434;
and.b64 %rd152, %rd431, 9223372036854775807;
add.s64 %rd435, %rd150, %rd152;
ld.shared.u64 %rd436, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p202, %rd435, %rd436;
@%p202 bra BB124_287;

add.s64 %rd437, %rd152, %rd150;
st.u64 [%rd437+8], %rd488;
bra.uni BB124_287;

BB124_286:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
call.uni 
free, 
(
param0
);


	}

BB124_287:
bar.sync 0;

BB124_288:
ret;

BB124_284:
setp.lt.u64	%p203, %rd151, %rd488;
@%p203 bra BB124_287;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd488;
bra.uni BB124_287;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIfENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIfENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0[104]
)
.maxntid 128, 1, 1
{
.reg .pred %p<90>;
.reg .b16 %rs<39>;
.reg .f32 %f<104>;
.reg .b32 %r<86>;
.reg .b64 %rd<277>;


ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIfENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r16, %r17}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIfENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd84, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIfENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd83, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIfENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd82, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIfENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd81, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIfENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd79, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIfENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd78, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIfENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd85, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd86, %rd85;
setp.eq.s64	%p6, %rd86, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB125_2;

cvt.s64.s32	%rd87, %r16;
mov.u32 %r20, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r20;
mov.u64 %rd88, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd89, %rd88;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd89;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd87;

BB125_2:
cvta.to.global.u64 %rd3, %rd78;
mov.u32 %r21, %ctaid.x;
add.s32 %r2, %r21, %r15;
bar.sync 0;
cvt.s64.s32	%rd7, %r2;
mul.lo.s64 %rd90, %rd7, %rd81;
min.s64 %rd91, %rd83, %rd7;
add.s64 %rd92, %rd91, %rd90;
setp.lt.s64	%p8, %rd7, %rd83;
selp.u64	%rd93, 1, 0, %p8;
add.s64 %rd94, %rd93, %rd81;
add.s64 %rd95, %rd94, %rd92;
mul.lo.s64 %rd8, %rd92, %rd82;
mul.lo.s64 %rd96, %rd95, %rd82;
min.s64 %rd9, %rd96, %rd79;
shl.b64 %rd97, %rd8, 2;
add.s64 %rd98, %rd3, %rd97;
ld.global.f32 %f94, [%rd98];
bar.sync 0;
@%p5 bra BB125_23;

ld.shared.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd250, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd257, %rd250;
setp.eq.s64	%p10, %rd10, %rd257;
mov.u64 %rd255, %rd10;
@%p10 bra BB125_7;

mov.u64 %rd256, %rd255;

BB125_5:
mov.u64 %rd252, %rd257;
mov.u64 %rd255, %rd256;
mov.u64 %rd256, %rd252;
ld.shared.u8 %rs23, [%rd250];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p11, %rs24, 1;
not.pred %p12, %p11;
ld.shared.u64 %rd15, [%rd250];
setp.lt.u64	%p13, %rd15, 9216;
or.pred %p14, %p12, %p13;
@!%p14 bra BB125_7;
bra.uni BB125_6;

BB125_6:
shr.u64 %rd101, %rd15, 1;
add.s64 %rd102, %rd250, %rd101;
add.s64 %rd250, %rd102, 16;
add.s64 %rd103, %rd256, %rd101;
add.s64 %rd257, %rd103, 16;
setp.ne.s64	%p15, %rd257, %rd10;
mov.u64 %rd255, %rd256;
@%p15 bra BB125_5;

BB125_7:
setp.eq.s64	%p17, %rd255, %rd10;
mov.pred %p89, 0;
@%p17 bra BB125_9;

ld.u64 %rd105, [%rd255];
shr.u64 %rd106, %rd105, 1;
add.s64 %rd107, %rd255, %rd106;
add.s64 %rd261, %rd107, 16;
setp.ne.s64	%p89, %rd261, %rd10;

BB125_9:
@%p89 bra BB125_15;
bra.uni BB125_10;

BB125_15:
ld.u64 %rd26, [%rd261];
and.b64 %rd122, %rd26, -32;
setp.eq.s64	%p21, %rd122, 9216;
cvt.u16.u64	%rs38, %rd26;
@%p21 bra BB125_18;

add.s64 %rd27, %rd261, 16;
ld.u64 %rd123, [%rd261+4624];
and.b64 %rd124, %rd123, 1;
add.s64 %rd125, %rd26, -9248;
and.b64 %rd126, %rd125, -2;
or.b64 %rd127, %rd124, %rd126;
st.u64 [%rd261+4624], %rd127;
st.u64 [%rd261+4632], %rd261;
cvt.u16.u64	%rs26, %rd125;
or.b16 %rs27, %rs26, 1;
and.b64 %rd128, %rd26, 1;
or.b64 %rd129, %rd128, 9216;
st.u64 [%rd261], %rd129;
st.u8 [%rd261+4624], %rs27;
ld.u64 %rd130, [%rd261+4624];
shr.u64 %rd28, %rd130, 1;
add.s64 %rd131, %rd28, %rd27;
add.s64 %rd132, %rd131, 4624;
ld.shared.u64 %rd133, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p22, %rd132, %rd133;
cvt.u16.u64	%rs28, %rd26;
and.b16 %rs38, %rs28, 1;
@%p22 bra BB125_18;

add.s64 %rd134, %rd27, 4608;
st.u64 [%rd131+4632], %rd134;
ld.u8 %rs38, [%rd261];

BB125_18:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd261], %rs29;
bra.uni BB125_19;

BB125_10:
mov.u64 %rd109, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd110, %rd109;
sub.s64 %rd111, %rd10, %rd110;
add.s64 %rd112, %rd111, 4624;
ld.shared.u64 %rd113, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p18, %rd112, %rd113;
mov.u64 %rd259, -1;
mov.u64 %rd260, %rd10;
@%p18 bra BB125_12;

add.s64 %rd21, %rd10, 4624;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
mov.u64 %rd259, %rd21;
mov.u64 %rd260, %rd21;

BB125_12:
mov.u64 %rd22, %rd260;
setp.eq.s64	%p19, %rd259, -1;
@%p19 bra BB125_14;

mov.u64 %rd114, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd115, %rd114;
sub.s64 %rd116, %rd10, %rd115;
add.s64 %rd117, %rd114, %rd116;
ld.shared.u64 %rd118, [%rd117];
and.b64 %rd119, %rd118, 1;
or.b64 %rd120, %rd119, 9216;
st.shared.u64 [%rd117], %rd120;
st.shared.u64 [%rd117+8], %rd255;
mov.u16 %rs25, 0;
st.shared.u8 [%rd117], %rs25;

BB125_14:
mov.u64 %rd261, %rd10;
setp.eq.s64	%p20, %rd10, %rd22;
mov.u64 %rd262, 0;
@%p20 bra BB125_20;

BB125_19:
add.s64 %rd262, %rd261, 16;

BB125_20:
mov.u64 %rd263, %rd262;
setp.ne.s64	%p23, %rd262, 0;
@%p23 bra BB125_22;

mov.u64 %rd136, 4608;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd136;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd263, [retval0+0];


	}

BB125_22:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd263;

BB125_23:
add.s64 %rd35, %rd8, 1;
shl.b64 %rd137, %rd9, 2;
add.s64 %rd36, %rd78, %rd137;
bar.sync 0;
ld.shared.u64 %rd37, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];
shl.b64 %rd138, %rd35, 2;
sub.s64 %rd140, %rd137, %rd138;
setp.lt.s64	%p24, %rd140, 1;
@%p24 bra BB125_100;

add.s64 %rd272, %rd3, %rd138;
add.s64 %rd264, %rd78, %rd138;
mov.u64 %rd269, %rd264;
sub.s64 %rd142, %rd264, %rd36;
shr.u64 %rd143, %rd142, 2;
neg.s64 %rd144, %rd143;
cvt.u32.u64	%r22, %rd144;
mov.u32 %r23, 128;
min.s32 %r3, %r22, %r23;
mul.wide.s32 %rd145, %r1, 4;
add.s64 %rd41, %rd37, %rd145;
mov.f32 %f103, %f94;

BB125_25:
mov.f32 %f3, %f103;
mov.u64 %rd270, %rd272;
mov.u64 %rd44, %rd270;
mov.u64 %rd267, %rd269;
mov.u64 %rd43, %rd267;
mov.u64 %rd42, %rd264;
sub.s64 %rd146, %rd42, %rd36;
shr.u64 %rd147, %rd146, 2;
neg.s64 %rd148, %rd147;
cvt.u32.u64	%r24, %rd148;
mov.u32 %r25, 1152;
min.s32 %r4, %r24, %r25;
setp.eq.s32	%p25, %r4, 1152;
@%p25 bra BB125_49;
bra.uni BB125_26;

BB125_49:
add.s64 %rd196, %rd44, %rd145;
ld.global.f32 %f58, [%rd196];
st.f32 [%rd41], %f58;
ld.global.f32 %f59, [%rd196+512];
st.f32 [%rd41+512], %f59;
ld.global.f32 %f60, [%rd196+1024];
st.f32 [%rd41+1024], %f60;
ld.global.f32 %f61, [%rd196+1536];
st.f32 [%rd41+1536], %f61;
ld.global.f32 %f62, [%rd196+2048];
st.f32 [%rd41+2048], %f62;
ld.global.f32 %f63, [%rd196+2560];
st.f32 [%rd41+2560], %f63;
ld.global.f32 %f64, [%rd196+3072];
st.f32 [%rd41+3072], %f64;
ld.global.f32 %f65, [%rd196+3584];
st.f32 [%rd41+3584], %f65;
ld.global.f32 %f66, [%rd196+4096];
st.f32 [%rd41+4096], %f66;
bra.uni BB125_50;

BB125_26:
setp.lt.s32	%p26, %r4, 1;
@%p26 bra BB125_50;

mov.u64 %rd266, %rd37;
mov.u64 %rd265, %rd43;
mov.u64 %rd268, %rd43;
mov.u64 %rd271, %rd44;

BB125_28:
mov.u64 %rd50, %rd271;
mov.u64 %rd49, %rd268;
mov.u64 %rd47, %rd265;
mul.wide.s32 %rd149, %r4, 4;
add.s64 %rd150, %rd43, %rd149;
sub.s64 %rd151, %rd47, %rd150;
shr.s64 %rd152, %rd151, 2;
neg.s64 %rd51, %rd152;
setp.gt.s64	%p27, %rd51, 1151;
@%p27 bra BB125_47;
bra.uni BB125_29;

BB125_47:
add.s64 %rd190, %rd50, %rd145;
ld.global.f32 %f49, [%rd190];
add.s64 %rd191, %rd266, %rd145;
st.f32 [%rd191], %f49;
ld.global.f32 %f50, [%rd190+512];
st.f32 [%rd191+512], %f50;
ld.global.f32 %f51, [%rd190+1024];
st.f32 [%rd191+1024], %f51;
ld.global.f32 %f52, [%rd190+1536];
st.f32 [%rd191+1536], %f52;
ld.global.f32 %f53, [%rd190+2048];
st.f32 [%rd191+2048], %f53;
ld.global.f32 %f54, [%rd190+2560];
st.f32 [%rd191+2560], %f54;
ld.global.f32 %f55, [%rd190+3072];
st.f32 [%rd191+3072], %f55;
ld.global.f32 %f56, [%rd190+3584];
st.f32 [%rd191+3584], %f56;
ld.global.f32 %f57, [%rd190+4096];
st.f32 [%rd191+4096], %f57;
bra.uni BB125_48;

BB125_29:
cvt.s64.s32	%rd153, %r1;
setp.ge.s64	%p28, %rd153, %rd51;
@%p28 bra BB125_31;

add.s64 %rd155, %rd50, %rd145;
ld.global.f32 %f40, [%rd155];
add.s64 %rd156, %rd266, %rd145;
st.f32 [%rd156], %f40;

BB125_31:
add.s32 %r29, %r1, 128;
cvt.s64.s32	%rd157, %r29;
setp.ge.s64	%p29, %rd157, %rd51;
@%p29 bra BB125_33;

add.s64 %rd159, %rd50, %rd145;
ld.global.f32 %f41, [%rd159+512];
add.s64 %rd160, %rd266, %rd145;
st.f32 [%rd160+512], %f41;

BB125_33:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd161, %r32;
setp.ge.s64	%p30, %rd161, %rd51;
@%p30 bra BB125_35;

add.s64 %rd163, %rd50, %rd145;
ld.global.f32 %f42, [%rd163+1024];
add.s64 %rd164, %rd266, %rd145;
st.f32 [%rd164+1024], %f42;

BB125_35:
add.s32 %r35, %r1, 384;
cvt.s64.s32	%rd165, %r35;
setp.ge.s64	%p31, %rd165, %rd51;
@%p31 bra BB125_37;

add.s64 %rd167, %rd50, %rd145;
ld.global.f32 %f43, [%rd167+1536];
add.s64 %rd168, %rd266, %rd145;
st.f32 [%rd168+1536], %f43;

BB125_37:
add.s32 %r38, %r1, 512;
cvt.s64.s32	%rd169, %r38;
setp.ge.s64	%p32, %rd169, %rd51;
@%p32 bra BB125_39;

add.s64 %rd171, %rd50, %rd145;
ld.global.f32 %f44, [%rd171+2048];
add.s64 %rd172, %rd266, %rd145;
st.f32 [%rd172+2048], %f44;

BB125_39:
add.s32 %r41, %r1, 640;
cvt.s64.s32	%rd173, %r41;
setp.ge.s64	%p33, %rd173, %rd51;
@%p33 bra BB125_41;

add.s64 %rd175, %rd50, %rd145;
ld.global.f32 %f45, [%rd175+2560];
add.s64 %rd176, %rd266, %rd145;
st.f32 [%rd176+2560], %f45;

BB125_41:
add.s32 %r44, %r1, 768;
cvt.s64.s32	%rd177, %r44;
setp.ge.s64	%p34, %rd177, %rd51;
@%p34 bra BB125_43;

add.s64 %rd179, %rd50, %rd145;
ld.global.f32 %f46, [%rd179+3072];
add.s64 %rd180, %rd266, %rd145;
st.f32 [%rd180+3072], %f46;

BB125_43:
add.s32 %r47, %r1, 896;
cvt.s64.s32	%rd181, %r47;
setp.ge.s64	%p35, %rd181, %rd51;
@%p35 bra BB125_45;

add.s64 %rd183, %rd50, %rd145;
ld.global.f32 %f47, [%rd183+3584];
add.s64 %rd184, %rd266, %rd145;
st.f32 [%rd184+3584], %f47;

BB125_45:
add.s32 %r50, %r1, 1024;
cvt.s64.s32	%rd185, %r50;
setp.ge.s64	%p36, %rd185, %rd51;
@%p36 bra BB125_48;

add.s64 %rd187, %rd50, %rd145;
ld.global.f32 %f48, [%rd187+4096];
add.s64 %rd188, %rd266, %rd145;
st.f32 [%rd188+4096], %f48;

BB125_48:
add.s64 %rd52, %rd50, 4608;
add.s64 %rd266, %rd266, 4608;
add.s64 %rd265, %rd49, 4608;
mov.u64 %rd54, %rd265;
sub.s64 %rd194, %rd150, %rd265;
setp.gt.s64	%p37, %rd194, 0;
mov.u64 %rd268, %rd54;
mov.u64 %rd271, %rd52;
@%p37 bra BB125_28;

BB125_50:
bar.sync 0;
mad.lo.s32 %r54, %r1, -9, %r4;
mov.u32 %r55, 9;
min.s32 %r56, %r54, %r55;
mov.u32 %r57, 0;
max.s32 %r6, %r56, %r57;
setp.eq.s32	%p38, %r6, 0;
@%p38 bra BB125_67;

mul.lo.s32 %r59, %r1, 9;
mul.wide.s32 %rd197, %r59, 4;
add.s64 %rd198, %rd37, %rd197;
ld.f32 %f83, [%rd198];
add.s32 %r7, %r6, -1;
setp.lt.s32	%p39, %r7, 1;
@%p39 bra BB125_53;

ld.f32 %f67, [%rd198+4];
mul.f32 %f83, %f83, %f67;

BB125_53:
setp.lt.s32	%p40, %r7, 2;
@%p40 bra BB125_55;

ld.f32 %f68, [%rd198+8];
mul.f32 %f83, %f83, %f68;

BB125_55:
setp.lt.s32	%p41, %r7, 3;
@%p41 bra BB125_57;

ld.f32 %f69, [%rd198+12];
mul.f32 %f83, %f83, %f69;

BB125_57:
setp.lt.s32	%p42, %r7, 4;
@%p42 bra BB125_59;

ld.f32 %f70, [%rd198+16];
mul.f32 %f83, %f83, %f70;

BB125_59:
setp.lt.s32	%p43, %r7, 5;
@%p43 bra BB125_61;

ld.f32 %f71, [%rd198+20];
mul.f32 %f83, %f83, %f71;

BB125_61:
setp.lt.s32	%p44, %r7, 6;
@%p44 bra BB125_63;

ld.f32 %f72, [%rd198+24];
mul.f32 %f83, %f83, %f72;

BB125_63:
setp.lt.s32	%p45, %r7, 7;
@%p45 bra BB125_65;

ld.f32 %f73, [%rd198+28];
mul.f32 %f83, %f83, %f73;

BB125_65:
setp.lt.s32	%p46, %r7, 8;
@%p46 bra BB125_67;

ld.f32 %f74, [%rd198+32];
mul.f32 %f83, %f83, %f74;

BB125_67:
bar.sync 0;
@%p38 bra BB125_69;

st.f32 [%rd41], %f83;

BB125_69:
setp.lt.s32	%p3, %r1, %r3;
bar.sync 0;
mov.f32 %f102, %f3;
@!%p3 bra BB125_71;
bra.uni BB125_70;

BB125_70:
ld.f32 %f21, [%rd41];
mov.f32 %f102, %f21;

BB125_71:
mov.f32 %f87, %f102;
mov.f32 %f101, %f87;
bar.sync 0;
setp.gt.s32	%p48, %r1, 0;
setp.le.s32	%p49, %r1, %r3;
and.pred %p50, %p49, %p48;
@!%p50 bra BB125_73;
bra.uni BB125_72;

BB125_72:
ld.f32 %f75, [%rd41+-4];
mul.f32 %f101, %f101, %f75;

BB125_73:
mov.f32 %f100, %f101;
bar.sync 0;
setp.ge.s32	%p51, %r1, %r3;
@%p51 bra BB125_75;

st.f32 [%rd41], %f100;

BB125_75:
bar.sync 0;
add.s32 %r76, %r1, -2;
setp.lt.s32	%p52, %r76, %r3;
setp.gt.s32	%p53, %r1, 1;
and.pred %p54, %p52, %p53;
@!%p54 bra BB125_77;
bra.uni BB125_76;

BB125_76:
ld.f32 %f76, [%rd41+-8];
mul.f32 %f100, %f100, %f76;

BB125_77:
mov.f32 %f99, %f100;
bar.sync 0;
@%p51 bra BB125_79;

st.f32 [%rd41], %f99;

BB125_79:
bar.sync 0;
add.s32 %r77, %r1, -4;
setp.lt.s32	%p56, %r77, %r3;
setp.gt.s32	%p57, %r1, 3;
and.pred %p58, %p56, %p57;
@!%p58 bra BB125_81;
bra.uni BB125_80;

BB125_80:
ld.f32 %f77, [%rd41+-16];
mul.f32 %f99, %f99, %f77;

BB125_81:
mov.f32 %f98, %f99;
bar.sync 0;
@%p51 bra BB125_83;

st.f32 [%rd41], %f98;

BB125_83:
bar.sync 0;
add.s32 %r78, %r1, -8;
setp.lt.s32	%p60, %r78, %r3;
setp.gt.s32	%p61, %r1, 7;
and.pred %p62, %p60, %p61;
@!%p62 bra BB125_85;
bra.uni BB125_84;

BB125_84:
ld.f32 %f78, [%rd41+-32];
mul.f32 %f98, %f98, %f78;

BB125_85:
mov.f32 %f97, %f98;
bar.sync 0;
@%p51 bra BB125_87;

st.f32 [%rd41], %f97;

BB125_87:
bar.sync 0;
add.s32 %r79, %r1, -16;
setp.lt.s32	%p64, %r79, %r3;
setp.gt.s32	%p65, %r1, 15;
and.pred %p66, %p64, %p65;
@!%p66 bra BB125_89;
bra.uni BB125_88;

BB125_88:
ld.f32 %f79, [%rd41+-64];
mul.f32 %f97, %f97, %f79;

BB125_89:
mov.f32 %f96, %f97;
bar.sync 0;
@%p51 bra BB125_91;

st.f32 [%rd41], %f96;

BB125_91:
bar.sync 0;
add.s32 %r80, %r1, -32;
setp.lt.s32	%p68, %r80, %r3;
setp.gt.s32	%p69, %r1, 31;
and.pred %p70, %p68, %p69;
@!%p70 bra BB125_93;
bra.uni BB125_92;

BB125_92:
ld.f32 %f80, [%rd41+-128];
mul.f32 %f96, %f96, %f80;

BB125_93:
mov.f32 %f95, %f96;
bar.sync 0;
@%p51 bra BB125_95;

st.f32 [%rd41], %f95;

BB125_95:
bar.sync 0;
add.s32 %r81, %r1, -64;
setp.lt.s32	%p72, %r81, %r3;
setp.gt.s32	%p73, %r1, 63;
and.pred %p74, %p72, %p73;
@!%p74 bra BB125_97;
bra.uni BB125_96;

BB125_96:
ld.f32 %f81, [%rd41+-256];
mul.f32 %f95, %f95, %f81;

BB125_97:
bar.sync 0;
@%p51 bra BB125_99;

st.f32 [%rd41], %f95;

BB125_99:
bar.sync 0;
add.s32 %r82, %r3, -1;
mul.wide.s32 %rd215, %r82, 4;
add.s64 %rd216, %rd37, %rd215;
ld.f32 %f82, [%rd216];
mul.f32 %f103, %f3, %f82;
bar.sync 0;
add.s64 %rd272, %rd44, 4608;
add.s64 %rd264, %rd43, 4608;
mov.u64 %rd269, %rd264;
sub.s64 %rd217, %rd36, %rd264;
setp.gt.s64	%p76, %rd217, 0;
mov.f32 %f94, %f103;
@%p76 bra BB125_25;

BB125_100:
@%p5 bra BB125_116;


	{ 
.reg .pred p; 
isspacep.shared p, %rd37; 
selp.u32 %r84, 1, 0, p; 
} 


	setp.eq.s32	%p78, %r84, 0;
@%p78 bra BB125_115;

mov.u64 %rd219, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd220, %rd219;
sub.s64 %rd60, %rd37, %rd220;
setp.eq.s64	%p79, %rd37, 0;
@%p79 bra BB125_116;

add.s64 %rd221, %rd60, -16;
add.s64 %rd223, %rd219, %rd221;
add.s64 %rd62, %rd220, %rd221;
ld.shared.u8 %rs30, [%rd223];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd223], %rs31;
ld.shared.u64 %rd63, [%rd223+8];
setp.eq.s64	%p80, %rd63, 0;
mov.u64 %rd276, %rd62;
@%p80 bra BB125_109;

mov.u64 %rd64, %rd62;
ld.u8 %rs32, [%rd63];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p81, %rs33, 1;
mov.u64 %rd276, %rd64;
@!%p81 bra BB125_109;
bra.uni BB125_105;

BB125_105:
ld.u64 %rd66, [%rd63];
shr.u64 %rd67, %rd66, 1;
add.s64 %rd68, %rd63, 16;
add.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd225, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p82, %rd69, %rd225;
mov.u64 %rd276, %rd63;
@%p82 bra BB125_109;

ld.u8 %rs34, [%rd69];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p83, %rs35, 1;
mov.u64 %rd273, %rd63;
mov.u64 %rd276, %rd273;
@!%p83 bra BB125_109;
bra.uni BB125_107;

BB125_107:
ld.u64 %rd226, [%rd69];
shr.u64 %rd227, %rd226, 1;
add.s64 %rd228, %rd227, %rd67;
add.s64 %rd229, %rd228, 16;
shl.b64 %rd230, %rd229, 1;
and.b64 %rd231, %rd66, 1;
or.b64 %rd232, %rd230, %rd231;
st.u64 [%rd63], %rd232;
and.b64 %rd70, %rd229, 9223372036854775807;
add.s64 %rd233, %rd68, %rd70;
ld.shared.u64 %rd234, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p84, %rd233, %rd234;
mov.u64 %rd274, %rd63;
mov.u64 %rd276, %rd274;
@%p84 bra BB125_109;

add.s64 %rd235, %rd70, %rd68;
st.u64 [%rd235+8], %rd63;
mov.u64 %rd276, %rd63;

BB125_109:
ld.u64 %rd73, [%rd276];
shr.u64 %rd74, %rd73, 1;
add.s64 %rd75, %rd276, 16;
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd236, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p85, %rd76, %rd236;
@%p85 bra BB125_113;

ld.u8 %rs36, [%rd76];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p86, %rs37, 1;
@!%p86 bra BB125_116;
bra.uni BB125_111;

BB125_111:
ld.u64 %rd237, [%rd76];
shr.u64 %rd238, %rd237, 1;
add.s64 %rd239, %rd238, %rd74;
add.s64 %rd240, %rd239, 16;
shl.b64 %rd241, %rd240, 1;
and.b64 %rd242, %rd73, 1;
or.b64 %rd243, %rd241, %rd242;
st.u64 [%rd276], %rd243;
and.b64 %rd77, %rd240, 9223372036854775807;
add.s64 %rd244, %rd75, %rd77;
ld.shared.u64 %rd245, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p87, %rd244, %rd245;
@%p87 bra BB125_116;

add.s64 %rd246, %rd77, %rd75;
st.u64 [%rd246+8], %rd276;
bra.uni BB125_116;

BB125_115:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd37;
call.uni 
free, 
(
param0
);


	}

BB125_116:
setp.eq.s32	%p4, %r1, 0;
bar.sync 0;
@!%p4 bra BB125_118;
bra.uni BB125_117;

BB125_117:
cvta.to.global.u64 %rd247, %rd84;
shl.b64 %rd248, %rd7, 2;
add.s64 %rd249, %rd247, %rd248;
st.global.f32 [%rd249], %f94;

BB125_118:
ret;

BB125_113:
setp.lt.u64	%p88, %rd76, %rd276;
@%p88 bra BB125_116;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd276;
bra.uni BB125_116;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIfENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIfENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 256, 1, 1
{
.local .align 4 .b8 __local_depot126[12];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<195>;
.reg .b16 %rs<39>;
.reg .f32 %f<267>;
.reg .b32 %r<73>;
.reg .b64 %rd<358>;


mov.u64 %rd357, __local_depot126;
cvta.local.u64 %SP, %rd357;
ld.param.v2.u32 {%r26, %r27}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIfENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd165, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIfENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd166, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIfENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIfENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
add.u64 %rd167, %SP, 0;
cvta.to.local.u64 %rd1, %rd167;
cvta.to.global.u64 %rd3, %rd2;
cvta.to.global.u64 %rd4, %rd166;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p24, %r1, 0;
mov.u64 %rd168, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd169, %rd168;
setp.eq.s64	%p25, %rd169, 0;
or.pred %p26, %p24, %p25;
@%p26 bra BB126_2;

cvt.s64.s32	%rd170, %r26;
mov.u32 %r30, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r30;
mov.u64 %rd171, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd172, %rd171;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd172;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd170;

BB126_2:
bar.sync 0;
bfe.s64 %rd173, %rd165, 0, 62;
setp.lt.s64	%p27, %rd173, 1;
@%p27 bra BB126_276;

ld.global.f32 %f264, [%rd3];
bar.sync 0;
@%p24 bra BB126_5;

st.global.f32 [%rd4], %f264;

BB126_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB126_26;
bra.uni BB126_6;

BB126_6:
ld.shared.u64 %rd6, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd302, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd309, %rd302;
setp.eq.s64	%p29, %rd6, %rd309;
mov.u64 %rd307, %rd6;
@%p29 bra BB126_10;

mov.u64 %rd308, %rd307;

BB126_8:
mov.u64 %rd304, %rd309;
mov.u64 %rd307, %rd308;
mov.u64 %rd308, %rd304;
ld.shared.u8 %rs23, [%rd302];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p30, %rs24, 1;
not.pred %p31, %p30;
ld.shared.u64 %rd11, [%rd302];
setp.lt.u64	%p32, %rd11, 6144;
or.pred %p33, %p31, %p32;
@!%p33 bra BB126_10;
bra.uni BB126_9;

BB126_9:
shr.u64 %rd176, %rd11, 1;
add.s64 %rd177, %rd302, %rd176;
add.s64 %rd302, %rd177, 16;
add.s64 %rd178, %rd308, %rd176;
add.s64 %rd309, %rd178, 16;
setp.ne.s64	%p34, %rd309, %rd6;
mov.u64 %rd307, %rd308;
@%p34 bra BB126_8;

BB126_10:
setp.eq.s64	%p36, %rd307, %rd6;
mov.pred %p194, 0;
@%p36 bra BB126_12;

ld.u64 %rd180, [%rd307];
shr.u64 %rd181, %rd180, 1;
add.s64 %rd182, %rd307, %rd181;
add.s64 %rd313, %rd182, 16;
setp.ne.s64	%p194, %rd313, %rd6;

BB126_12:
@%p194 bra BB126_18;
bra.uni BB126_13;

BB126_18:
ld.u64 %rd22, [%rd313];
and.b64 %rd197, %rd22, -32;
setp.eq.s64	%p40, %rd197, 6144;
cvt.u16.u64	%rs38, %rd22;
@%p40 bra BB126_21;

add.s64 %rd23, %rd313, 16;
ld.u64 %rd198, [%rd313+3088];
and.b64 %rd199, %rd198, 1;
add.s64 %rd200, %rd22, -6176;
and.b64 %rd201, %rd200, -2;
or.b64 %rd202, %rd199, %rd201;
st.u64 [%rd313+3088], %rd202;
st.u64 [%rd313+3096], %rd313;
cvt.u16.u64	%rs26, %rd200;
or.b16 %rs27, %rs26, 1;
and.b64 %rd203, %rd22, 1;
or.b64 %rd204, %rd203, 6144;
st.u64 [%rd313], %rd204;
st.u8 [%rd313+3088], %rs27;
ld.u64 %rd205, [%rd313+3088];
shr.u64 %rd24, %rd205, 1;
add.s64 %rd206, %rd24, %rd23;
add.s64 %rd207, %rd206, 3088;
ld.shared.u64 %rd208, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p41, %rd207, %rd208;
cvt.u16.u64	%rs28, %rd22;
and.b16 %rs38, %rs28, 1;
@%p41 bra BB126_21;

add.s64 %rd209, %rd23, 3072;
st.u64 [%rd206+3096], %rd209;
ld.u8 %rs38, [%rd313];

BB126_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd313], %rs29;
bra.uni BB126_22;

BB126_13:
mov.u64 %rd184, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd185, %rd184;
sub.s64 %rd186, %rd6, %rd185;
add.s64 %rd187, %rd186, 3088;
ld.shared.u64 %rd188, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p37, %rd187, %rd188;
mov.u64 %rd311, -1;
mov.u64 %rd312, %rd6;
@%p37 bra BB126_15;

add.s64 %rd17, %rd6, 3088;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd17;
mov.u64 %rd311, %rd17;
mov.u64 %rd312, %rd17;

BB126_15:
mov.u64 %rd18, %rd312;
setp.eq.s64	%p38, %rd311, -1;
@%p38 bra BB126_17;

mov.u64 %rd189, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd190, %rd189;
sub.s64 %rd191, %rd6, %rd190;
add.s64 %rd192, %rd189, %rd191;
ld.shared.u64 %rd193, [%rd192];
and.b64 %rd194, %rd193, 1;
or.b64 %rd195, %rd194, 6144;
st.shared.u64 [%rd192], %rd195;
st.shared.u64 [%rd192+8], %rd307;
mov.u16 %rs25, 0;
st.shared.u8 [%rd192], %rs25;

BB126_17:
mov.u64 %rd313, %rd6;
setp.eq.s64	%p39, %rd6, %rd18;
mov.u64 %rd314, 0;
@%p39 bra BB126_23;

BB126_22:
add.s64 %rd314, %rd313, 16;

BB126_23:
mov.u64 %rd315, %rd314;
setp.ne.s64	%p42, %rd314, 0;
@%p42 bra BB126_25;

mov.u64 %rd211, 3072;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd211;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd315, [retval0+0];


	}

BB126_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd315;

BB126_26:
shl.b64 %rd212, %rd165, 2;
add.s64 %rd31, %rd2, %rd212;
add.s64 %rd346, %rd3, 4;
add.s64 %rd339, %rd2, 4;
add.s64 %rd330, %rd4, 4;
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r31, 1, 0, p; 
} 


	setp.eq.s32	%p43, %r31, 0;
mov.u64 %rd215, 4;
sub.s64 %rd36, %rd215, %rd212;
@%p43 bra BB126_143;

setp.gt.s64	%p44, %rd36, -1;
@%p44 bra BB126_259;

mov.u64 %rd216, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd217, %rd216;
sub.s64 %rd218, %rd35, %rd217;
add.s64 %rd37, %rd216, %rd218;
mov.u64 %rd316, %rd339;
cvt.s64.s32	%rd40, %r1;
mul.wide.s32 %rd219, %r1, 4;
add.s64 %rd41, %rd37, %rd219;
mul.wide.s32 %rd42, %r1, -3;
mul.lo.s32 %r32, %r1, 3;
mul.wide.s32 %rd220, %r32, 4;
add.s64 %rd43, %rd37, %rd220;
add.s64 %rd44, %rd1, 4;
add.s32 %r33, %r1, 256;
cvt.s64.s32	%rd45, %r33;
add.s32 %r34, %r1, 512;
cvt.s64.s32	%rd46, %r34;
add.s32 %r2, %r1, -2;

BB126_29:
mov.f32 %f2, %f264;
mov.u64 %rd341, %rd346;
mov.u64 %rd49, %rd341;
mov.u64 %rd334, %rd339;
mov.u64 %rd48, %rd334;
mov.u64 %rd327, %rd330;
mov.u64 %rd50, %rd327;
mov.u64 %rd47, %rd316;
sub.s64 %rd223, %rd31, %rd47;
shr.u64 %rd224, %rd223, 2;
cvt.u32.u64	%r35, %rd224;
mov.u32 %r36, 768;
min.s32 %r3, %r35, %r36;
setp.eq.s32	%p45, %r3, 768;
@%p45 bra BB126_41;
bra.uni BB126_30;

BB126_41:
shl.b64 %rd229, %rd40, 2;
add.s64 %rd230, %rd49, %rd229;
ld.global.f32 %f118, [%rd230];
ld.global.f32 %f119, [%rd230+1024];
ld.global.f32 %f120, [%rd230+2048];
st.shared.f32 [%rd41], %f118;
st.shared.f32 [%rd41+1024], %f119;
st.shared.f32 [%rd41+2048], %f120;
mov.u64 %rd319, 768;
bra.uni BB126_42;

BB126_30:
cvt.s64.s32	%rd319, %r3;
setp.lt.s32	%p46, %r3, 1;
@%p46 bra BB126_42;

shl.b64 %rd225, %rd319, 2;
add.s64 %rd52, %rd48, %rd225;
mov.u64 %rd318, %rd37;
mov.u64 %rd317, %rd48;
mov.u64 %rd338, %rd48;
mov.u64 %rd345, %rd49;

BB126_32:
mov.u64 %rd58, %rd345;
mov.u64 %rd57, %rd338;
mov.u64 %rd55, %rd317;
sub.s64 %rd59, %rd52, %rd55;
setp.gt.s64	%p47, %rd59, 3068;
shl.b64 %rd226, %rd40, 2;
add.s64 %rd60, %rd58, %rd226;
add.s64 %rd61, %rd318, %rd226;
@%p47 bra BB126_39;
bra.uni BB126_33;

BB126_39:
ld.global.f32 %f115, [%rd60];
ld.global.f32 %f116, [%rd60+1024];
ld.global.f32 %f117, [%rd60+2048];
st.shared.f32 [%rd61], %f115;
st.shared.f32 [%rd61+1024], %f116;
st.shared.f32 [%rd61+2048], %f117;
bra.uni BB126_40;

BB126_33:
shr.s64 %rd62, %rd59, 2;
setp.ge.s64	%p48, %rd40, %rd62;
@%p48 bra BB126_35;

ld.global.f32 %f112, [%rd60];
st.shared.f32 [%rd61], %f112;

BB126_35:
setp.ge.s64	%p49, %rd45, %rd62;
@%p49 bra BB126_37;

ld.global.f32 %f113, [%rd60+1024];
st.shared.f32 [%rd61+1024], %f113;

BB126_37:
setp.ge.s64	%p50, %rd46, %rd62;
@%p50 bra BB126_40;

ld.global.f32 %f114, [%rd60+2048];
st.shared.f32 [%rd61+2048], %f114;

BB126_40:
add.s64 %rd63, %rd58, 3072;
add.s64 %rd318, %rd318, 3072;
add.s64 %rd317, %rd57, 3072;
mov.u64 %rd65, %rd317;
sub.s64 %rd227, %rd317, %rd52;
setp.lt.s64	%p51, %rd227, 0;
mov.u64 %rd338, %rd65;
mov.u64 %rd345, %rd63;
@%p51 bra BB126_32;

BB126_42:
bar.sync 0;
shl.b64 %rd231, %rd319, 2;
add.s64 %rd68, %rd35, %rd231;
and.b64 %rd232, %rd319, 4611686018427387903;
cvt.u32.u64	%r4, %rd319;
add.s64 %rd233, %rd232, %rd42;
cvt.u32.u64	%r37, %rd233;
mov.u32 %r38, 3;
min.s32 %r5, %r37, %r38;
mov.u32 %r39, 0;
max.s32 %r6, %r5, %r39;
setp.gt.u32	%p52, %r6, 2;
@%p52 bra BB126_49;
bra.uni BB126_43;

BB126_49:
ld.shared.f32 %f124, [%rd43];
ld.shared.f32 %f125, [%rd43+4];
ld.shared.f32 %f126, [%rd43+8];
st.local.f32 [%rd1], %f124;
st.local.f32 [%rd1+4], %f125;
st.local.f32 [%rd1+8], %f126;
bra.uni BB126_50;

BB126_43:
setp.lt.s32	%p53, %r5, 1;
mov.u64 %rd322, %rd1;
@%p53 bra BB126_45;

ld.shared.f32 %f121, [%rd43];
st.local.f32 [%rd1], %f121;
mov.u64 %rd322, %rd44;

BB126_45:
mov.u64 %rd320, %rd322;
mov.u64 %rd321, %rd320;
setp.lt.s32	%p54, %r6, 2;
@%p54 bra BB126_47;

ld.shared.f32 %f122, [%rd43+4];
st.local.f32 [%rd321], %f122;
add.s64 %rd321, %rd321, 4;

BB126_47:
setp.lt.s32	%p55, %r6, 3;
@%p55 bra BB126_50;

ld.shared.f32 %f123, [%rd43+8];
st.local.f32 [%rd321], %f123;

BB126_50:
setp.eq.s32	%p56, %r6, 0;
@%p56 bra BB126_55;

ld.local.f32 %f216, [%rd1];
mul.wide.u32 %rd236, %r6, 4;
add.s64 %rd237, %rd236, 17179869180;
shr.u64 %rd238, %rd237, 2;
cvt.u32.u64	%r7, %rd238;
setp.lt.s32	%p57, %r7, 1;
@%p57 bra BB126_53;

ld.local.f32 %f128, [%rd1+4];
mul.f32 %f216, %f216, %f128;

BB126_53:
setp.lt.s32	%p58, %r7, 2;
@%p58 bra BB126_55;

ld.local.f32 %f129, [%rd1+8];
mul.f32 %f216, %f216, %f129;

BB126_55:
bar.sync 0;
@%p56 bra BB126_57;

st.shared.f32 [%rd41], %f216;

BB126_57:
bar.sync 0;
setp.gt.s32	%p60, %r4, 767;
mov.u32 %r71, 256;
@%p60 bra BB126_59;

add.s32 %r41, %r4, 2;
mul.hi.s32 %r42, %r41, 1431655766;
shr.u32 %r43, %r42, 31;
add.s32 %r71, %r42, %r43;

BB126_59:
setp.eq.s32	%p61, %r71, 256;
@%p61 bra BB126_101;
bra.uni BB126_60;

BB126_101:
@%p24 bra BB126_103;

ld.shared.f32 %f140, [%rd37];
mul.f32 %f141, %f2, %f140;
st.shared.f32 [%rd37], %f141;

BB126_103:
setp.lt.s32	%p12, %r1, 1;
ld.shared.f32 %f215, [%rd41];
bar.sync 0;
@%p12 bra BB126_105;

ld.shared.f32 %f142, [%rd41+-4];
mul.f32 %f215, %f215, %f142;

BB126_105:
bar.sync 0;
st.shared.f32 [%rd41], %f215;
bar.sync 0;
setp.lt.s32	%p94, %r1, 2;
@%p94 bra BB126_107;

ld.shared.f32 %f143, [%rd41+-8];
mul.f32 %f215, %f215, %f143;

BB126_107:
bar.sync 0;
st.shared.f32 [%rd41], %f215;
bar.sync 0;
setp.lt.s32	%p95, %r1, 4;
@%p95 bra BB126_109;

ld.shared.f32 %f144, [%rd41+-16];
mul.f32 %f215, %f215, %f144;

BB126_109:
bar.sync 0;
st.shared.f32 [%rd41], %f215;
bar.sync 0;
setp.lt.s32	%p96, %r1, 8;
@%p96 bra BB126_111;

ld.shared.f32 %f145, [%rd41+-32];
mul.f32 %f215, %f215, %f145;

BB126_111:
bar.sync 0;
st.shared.f32 [%rd41], %f215;
bar.sync 0;
setp.lt.s32	%p97, %r1, 16;
@%p97 bra BB126_113;

ld.shared.f32 %f146, [%rd41+-64];
mul.f32 %f215, %f215, %f146;

BB126_113:
bar.sync 0;
st.shared.f32 [%rd41], %f215;
bar.sync 0;
setp.lt.s32	%p98, %r1, 32;
@%p98 bra BB126_115;

ld.shared.f32 %f147, [%rd41+-128];
mul.f32 %f215, %f215, %f147;

BB126_115:
bar.sync 0;
st.shared.f32 [%rd41], %f215;
bar.sync 0;
setp.lt.s32	%p99, %r1, 64;
@%p99 bra BB126_117;

ld.shared.f32 %f148, [%rd41+-256];
mul.f32 %f215, %f215, %f148;

BB126_117:
bar.sync 0;
st.shared.f32 [%rd41], %f215;
bar.sync 0;
setp.lt.s32	%p100, %r1, 128;
@%p100 bra BB126_119;

ld.shared.f32 %f149, [%rd41+-512];
mul.f32 %f215, %f215, %f149;

BB126_119:
bar.sync 0;
st.shared.f32 [%rd41], %f215;
bar.sync 0;
ld.shared.f32 %f265, [%rd37+1020];
mov.f32 %f254, %f2;
@%p1 bra BB126_121;

ld.shared.f32 %f254, [%rd41+-4];

BB126_121:
bar.sync 0;
st.shared.f32 [%rd41], %f254;
bar.sync 0;
bra.uni BB126_122;

BB126_60:
@%p24 bra BB126_62;

ld.shared.f32 %f130, [%rd37];
mul.f32 %f131, %f2, %f130;
st.shared.f32 [%rd37], %f131;

BB126_62:
setp.ge.s32	%p63, %r1, %r71;
mov.f32 %f263, %f2;
@%p63 bra BB126_64;

ld.shared.f32 %f8, [%rd41];
mov.f32 %f263, %f8;

BB126_64:
mov.f32 %f224, %f263;
mov.f32 %f262, %f224;
bar.sync 0;
setp.le.s32	%p64, %r1, %r71;
setp.gt.s32	%p65, %r1, 0;
and.pred %p66, %p64, %p65;
@!%p66 bra BB126_66;
bra.uni BB126_65;

BB126_65:
ld.shared.f32 %f132, [%rd41+-4];
mul.f32 %f262, %f262, %f132;

BB126_66:
mov.f32 %f261, %f262;
bar.sync 0;
@%p63 bra BB126_68;

st.shared.f32 [%rd41], %f261;

BB126_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
setp.lt.s32	%p68, %r2, %r71;
and.pred %p69, %p68, %p4;
@!%p69 bra BB126_70;
bra.uni BB126_69;

BB126_69:
ld.shared.f32 %f133, [%rd41+-8];
mul.f32 %f261, %f261, %f133;

BB126_70:
mov.f32 %f260, %f261;
bar.sync 0;
@%p63 bra BB126_72;

st.shared.f32 [%rd41], %f260;

BB126_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r44, %r2, -2;
setp.lt.s32	%p71, %r44, %r71;
and.pred %p72, %p71, %p5;
@!%p72 bra BB126_74;
bra.uni BB126_73;

BB126_73:
ld.shared.f32 %f134, [%rd41+-16];
mul.f32 %f260, %f260, %f134;

BB126_74:
mov.f32 %f259, %f260;
bar.sync 0;
@%p63 bra BB126_76;

st.shared.f32 [%rd41], %f259;

BB126_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r45, %r2, -6;
setp.lt.s32	%p74, %r45, %r71;
and.pred %p75, %p74, %p6;
@!%p75 bra BB126_78;
bra.uni BB126_77;

BB126_77:
ld.shared.f32 %f135, [%rd41+-32];
mul.f32 %f259, %f259, %f135;

BB126_78:
mov.f32 %f258, %f259;
bar.sync 0;
@%p63 bra BB126_80;

st.shared.f32 [%rd41], %f258;

BB126_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r46, %r2, -14;
setp.lt.s32	%p77, %r46, %r71;
and.pred %p78, %p77, %p7;
@!%p78 bra BB126_82;
bra.uni BB126_81;

BB126_81:
ld.shared.f32 %f136, [%rd41+-64];
mul.f32 %f258, %f258, %f136;

BB126_82:
mov.f32 %f257, %f258;
bar.sync 0;
@%p63 bra BB126_84;

st.shared.f32 [%rd41], %f257;

BB126_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r47, %r2, -30;
setp.lt.s32	%p80, %r47, %r71;
and.pred %p81, %p80, %p8;
@!%p81 bra BB126_86;
bra.uni BB126_85;

BB126_85:
ld.shared.f32 %f137, [%rd41+-128];
mul.f32 %f257, %f257, %f137;

BB126_86:
mov.f32 %f256, %f257;
bar.sync 0;
@%p63 bra BB126_88;

st.shared.f32 [%rd41], %f256;

BB126_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r48, %r2, -62;
setp.lt.s32	%p83, %r48, %r71;
and.pred %p84, %p83, %p9;
@!%p84 bra BB126_90;
bra.uni BB126_89;

BB126_89:
ld.shared.f32 %f138, [%rd41+-256];
mul.f32 %f256, %f256, %f138;

BB126_90:
mov.f32 %f255, %f256;
bar.sync 0;
@%p63 bra BB126_92;

st.shared.f32 [%rd41], %f255;

BB126_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r49, %r2, -126;
setp.lt.s32	%p86, %r49, %r71;
and.pred %p87, %p86, %p10;
@!%p87 bra BB126_94;
bra.uni BB126_93;

BB126_93:
ld.shared.f32 %f139, [%rd41+-512];
mul.f32 %f255, %f255, %f139;

BB126_94:
bar.sync 0;
@%p63 bra BB126_96;

st.shared.f32 [%rd41], %f255;

BB126_96:
setp.lt.s32	%p11, %r1, %r71;
bar.sync 0;
add.s32 %r50, %r71, -1;
mul.wide.s32 %rd239, %r50, 4;
add.s64 %rd240, %rd37, %rd239;
ld.shared.f32 %f265, [%rd240];
not.pred %p89, %p11;
or.pred %p91, %p1, %p89;
selp.f32	%f214, %f2, %f255, %p11;
@%p91 bra BB126_98;

ld.shared.f32 %f214, [%rd41+-4];

BB126_98:
bar.sync 0;
@%p63 bra BB126_100;

st.shared.f32 [%rd41], %f214;

BB126_100:
bar.sync 0;

BB126_122:
mov.f32 %f264, %f265;
@%p56 bra BB126_124;

ld.shared.f32 %f216, [%rd41];

BB126_124:
bar.sync 0;
mul.wide.s32 %rd241, %r6, 4;
add.s64 %rd76, %rd1, %rd241;
setp.ge.u64	%p103, %rd1, %rd76;
@%p103 bra BB126_126;

ld.local.f32 %f150, [%rd1];
mul.f32 %f216, %f216, %f150;
st.shared.f32 [%rd43], %f216;

BB126_126:
setp.ge.u64	%p104, %rd44, %rd76;
@%p104 bra BB126_128;

ld.local.f32 %f151, [%rd1+4];
mul.f32 %f216, %f216, %f151;
st.shared.f32 [%rd43+4], %f216;

BB126_128:
add.s64 %rd242, %rd44, 4;
setp.ge.u64	%p105, %rd242, %rd76;
@%p105 bra BB126_130;

ld.local.f32 %f152, [%rd1+8];
mul.f32 %f153, %f216, %f152;
st.shared.f32 [%rd43+8], %f153;

BB126_130:
bar.sync 0;
@%p45 bra BB126_141;
bra.uni BB126_131;

BB126_141:
shl.b64 %rd245, %rd40, 2;
add.s64 %rd246, %rd50, %rd245;
ld.shared.f32 %f160, [%rd41];
ld.shared.f32 %f161, [%rd41+1024];
ld.shared.f32 %f162, [%rd41+2048];
st.global.f32 [%rd246], %f160;
st.global.f32 [%rd246+1024], %f161;
st.global.f32 [%rd246+2048], %f162;
bra.uni BB126_142;

BB126_131:
add.s64 %rd77, %rd37, %rd231;
mov.u64 %rd324, %rd35;
mov.u64 %rd323, %rd37;
setp.ge.u64	%p106, %rd37, %rd77;
mov.u64 %rd329, %rd50;
@%p106 bra BB126_142;

BB126_132:
mov.u64 %rd82, %rd329;
sub.s64 %rd83, %rd68, %rd324;
setp.gt.s64	%p107, %rd83, 3068;
shl.b64 %rd244, %rd40, 2;
add.s64 %rd84, %rd323, %rd244;
add.s64 %rd85, %rd82, %rd244;
@%p107 bra BB126_139;
bra.uni BB126_133;

BB126_139:
ld.shared.f32 %f157, [%rd84];
ld.shared.f32 %f158, [%rd84+1024];
ld.shared.f32 %f159, [%rd84+2048];
st.global.f32 [%rd85], %f157;
st.global.f32 [%rd85+1024], %f158;
st.global.f32 [%rd85+2048], %f159;
bra.uni BB126_140;

BB126_133:
shr.s64 %rd86, %rd83, 2;
setp.ge.s64	%p108, %rd40, %rd86;
@%p108 bra BB126_135;

ld.shared.f32 %f154, [%rd84];
st.global.f32 [%rd85], %f154;

BB126_135:
setp.ge.s64	%p109, %rd45, %rd86;
@%p109 bra BB126_137;

ld.shared.f32 %f155, [%rd84+1024];
st.global.f32 [%rd85+1024], %f155;

BB126_137:
setp.ge.s64	%p110, %rd46, %rd86;
@%p110 bra BB126_140;

ld.shared.f32 %f156, [%rd84+2048];
st.global.f32 [%rd85+2048], %f156;

BB126_140:
add.s64 %rd323, %rd323, 3072;
add.s64 %rd324, %rd324, 3072;
add.s64 %rd89, %rd82, 3072;
setp.lt.u64	%p111, %rd323, %rd77;
mov.u64 %rd329, %rd89;
@%p111 bra BB126_132;

BB126_142:
bar.sync 0;
add.s64 %rd346, %rd49, 3072;
add.s64 %rd330, %rd50, 3072;
add.s64 %rd316, %rd48, 3072;
mov.u64 %rd339, %rd316;
sub.s64 %rd247, %rd316, %rd31;
setp.lt.s64	%p112, %rd247, 0;
@%p112 bra BB126_29;
bra.uni BB126_259;

BB126_143:
setp.gt.s64	%p113, %rd36, -1;
@%p113 bra BB126_259;

mov.u64 %rd325, %rd339;
cvt.s64.s32	%rd96, %r1;
mul.wide.s32 %rd103, %r1, 4;
add.s64 %rd97, %rd35, %rd103;
mul.wide.s32 %rd98, %r1, -3;
mul.lo.s32 %r51, %r1, 3;
mul.wide.s32 %rd248, %r51, 4;
add.s64 %rd99, %rd35, %rd248;
add.s64 %rd100, %rd1, 4;
add.s32 %r52, %r1, 256;
cvt.s64.s32	%rd101, %r52;
add.s32 %r53, %r1, 512;
cvt.s64.s32	%rd102, %r53;
add.s32 %r10, %r1, -2;
mov.u64 %rd328, %rd330;
mov.u64 %rd337, %rd339;
mov.u64 %rd344, %rd346;
mov.f32 %f252, %f264;

BB126_145:
mov.f32 %f57, %f252;
mov.u64 %rd342, %rd344;
mov.u64 %rd106, %rd342;
mov.u64 %rd335, %rd337;
mov.u64 %rd105, %rd335;
mov.u64 %rd104, %rd325;
sub.s64 %rd249, %rd31, %rd104;
shr.u64 %rd250, %rd249, 2;
cvt.u32.u64	%r54, %rd250;
mov.u32 %r55, 768;
min.s32 %r11, %r54, %r55;
setp.eq.s32	%p114, %r11, 768;
@%p114 bra BB126_157;
bra.uni BB126_146;

BB126_157:
shl.b64 %rd255, %rd96, 2;
add.s64 %rd256, %rd106, %rd255;
ld.global.f32 %f169, [%rd256];
st.f32 [%rd97], %f169;
ld.global.f32 %f170, [%rd256+1024];
st.f32 [%rd97+1024], %f170;
ld.global.f32 %f171, [%rd256+2048];
st.f32 [%rd97+2048], %f171;
mov.u64 %rd347, 768;
bra.uni BB126_158;

BB126_146:
cvt.s64.s32	%rd347, %r11;
setp.lt.s32	%p115, %r11, 1;
@%p115 bra BB126_158;

shl.b64 %rd251, %rd347, 2;
add.s64 %rd109, %rd105, %rd251;
mov.u64 %rd332, %rd35;
mov.u64 %rd331, %rd105;
mov.u64 %rd336, %rd105;
mov.u64 %rd343, %rd106;

BB126_148:
mov.u64 %rd115, %rd343;
mov.u64 %rd114, %rd336;
mov.u64 %rd112, %rd331;
sub.s64 %rd116, %rd109, %rd112;
setp.gt.s64	%p116, %rd116, 3068;
shl.b64 %rd252, %rd96, 2;
add.s64 %rd117, %rd115, %rd252;
add.s64 %rd118, %rd332, %rd252;
@%p116 bra BB126_155;
bra.uni BB126_149;

BB126_155:
ld.global.f32 %f166, [%rd117];
st.f32 [%rd118], %f166;
ld.global.f32 %f167, [%rd117+1024];
st.f32 [%rd118+1024], %f167;
ld.global.f32 %f168, [%rd117+2048];
st.f32 [%rd118+2048], %f168;
bra.uni BB126_156;

BB126_149:
shr.s64 %rd119, %rd116, 2;
setp.ge.s64	%p117, %rd96, %rd119;
@%p117 bra BB126_151;

ld.global.f32 %f163, [%rd117];
st.f32 [%rd118], %f163;

BB126_151:
setp.ge.s64	%p118, %rd101, %rd119;
@%p118 bra BB126_153;

ld.global.f32 %f164, [%rd117+1024];
st.f32 [%rd118+1024], %f164;

BB126_153:
setp.ge.s64	%p119, %rd102, %rd119;
@%p119 bra BB126_156;

ld.global.f32 %f165, [%rd117+2048];
st.f32 [%rd118+2048], %f165;

BB126_156:
add.s64 %rd120, %rd115, 3072;
add.s64 %rd332, %rd332, 3072;
add.s64 %rd331, %rd114, 3072;
mov.u64 %rd122, %rd331;
sub.s64 %rd253, %rd331, %rd109;
setp.lt.s64	%p120, %rd253, 0;
mov.u64 %rd336, %rd122;
mov.u64 %rd343, %rd120;
@%p120 bra BB126_148;

BB126_158:
bar.sync 0;
shl.b64 %rd257, %rd347, 2;
add.s64 %rd125, %rd35, %rd257;
and.b64 %rd258, %rd347, 4611686018427387903;
cvt.u32.u64	%r12, %rd347;
add.s64 %rd259, %rd258, %rd98;
cvt.u32.u64	%r56, %rd259;
mov.u32 %r57, 3;
min.s32 %r13, %r56, %r57;
mov.u32 %r58, 0;
max.s32 %r14, %r13, %r58;
setp.gt.u32	%p121, %r14, 2;
@%p121 bra BB126_165;
bra.uni BB126_159;

BB126_165:
ld.f32 %f175, [%rd99];
st.local.f32 [%rd1], %f175;
ld.f32 %f176, [%rd99+4];
st.local.f32 [%rd1+4], %f176;
ld.f32 %f177, [%rd99+8];
st.local.f32 [%rd1+8], %f177;
bra.uni BB126_166;

BB126_159:
mov.u64 %rd127, %rd1;
setp.lt.s32	%p122, %r13, 1;
mov.u64 %rd350, %rd127;
@%p122 bra BB126_161;

ld.f32 %f172, [%rd99];
st.local.f32 [%rd1], %f172;
mov.u64 %rd350, %rd100;

BB126_161:
mov.u64 %rd348, %rd350;
mov.u64 %rd349, %rd348;
setp.lt.s32	%p123, %r14, 2;
@%p123 bra BB126_163;

ld.f32 %f173, [%rd99+4];
st.local.f32 [%rd349], %f173;
add.s64 %rd349, %rd349, 4;

BB126_163:
setp.lt.s32	%p124, %r14, 3;
@%p124 bra BB126_166;

ld.f32 %f174, [%rd99+8];
st.local.f32 [%rd349], %f174;

BB126_166:
setp.eq.s32	%p125, %r14, 0;
@%p125 bra BB126_171;

ld.local.f32 %f266, [%rd1];
mul.wide.u32 %rd260, %r14, 4;
add.s64 %rd261, %rd260, 17179869180;
shr.u64 %rd262, %rd261, 2;
cvt.u32.u64	%r15, %rd262;
setp.lt.s32	%p126, %r15, 1;
@%p126 bra BB126_169;

ld.local.f32 %f179, [%rd1+4];
mul.f32 %f266, %f266, %f179;

BB126_169:
setp.lt.s32	%p127, %r15, 2;
@%p127 bra BB126_171;

ld.local.f32 %f180, [%rd1+8];
mul.f32 %f266, %f266, %f180;

BB126_171:
bar.sync 0;
@%p125 bra BB126_173;

st.f32 [%rd97], %f266;

BB126_173:
bar.sync 0;
setp.gt.s32	%p129, %r12, 767;
mov.u32 %r72, 256;
@%p129 bra BB126_175;

add.s32 %r60, %r12, 2;
mul.hi.s32 %r61, %r60, 1431655766;
shr.u32 %r62, %r61, 31;
add.s32 %r72, %r61, %r62;

BB126_175:
setp.eq.s32	%p130, %r72, 256;
@%p130 bra BB126_217;
bra.uni BB126_176;

BB126_217:
@%p24 bra BB126_219;

ld.f32 %f191, [%rd35];
mul.f32 %f192, %f57, %f191;
st.f32 [%rd35], %f192;

BB126_219:
setp.lt.s32	%p22, %r1, 1;
ld.f32 %f218, [%rd97];
bar.sync 0;
@%p22 bra BB126_221;

ld.f32 %f193, [%rd97+-4];
mul.f32 %f218, %f218, %f193;

BB126_221:
bar.sync 0;
st.f32 [%rd97], %f218;
bar.sync 0;
setp.lt.s32	%p163, %r1, 2;
@%p163 bra BB126_223;

ld.f32 %f194, [%rd97+-8];
mul.f32 %f218, %f218, %f194;

BB126_223:
bar.sync 0;
st.f32 [%rd97], %f218;
bar.sync 0;
setp.lt.s32	%p164, %r1, 4;
@%p164 bra BB126_225;

ld.f32 %f195, [%rd97+-16];
mul.f32 %f218, %f218, %f195;

BB126_225:
bar.sync 0;
st.f32 [%rd97], %f218;
bar.sync 0;
setp.lt.s32	%p165, %r1, 8;
@%p165 bra BB126_227;

ld.f32 %f196, [%rd97+-32];
mul.f32 %f218, %f218, %f196;

BB126_227:
bar.sync 0;
st.f32 [%rd97], %f218;
bar.sync 0;
setp.lt.s32	%p166, %r1, 16;
@%p166 bra BB126_229;

ld.f32 %f197, [%rd97+-64];
mul.f32 %f218, %f218, %f197;

BB126_229:
bar.sync 0;
st.f32 [%rd97], %f218;
bar.sync 0;
setp.lt.s32	%p167, %r1, 32;
@%p167 bra BB126_231;

ld.f32 %f198, [%rd97+-128];
mul.f32 %f218, %f218, %f198;

BB126_231:
bar.sync 0;
st.f32 [%rd97], %f218;
bar.sync 0;
setp.lt.s32	%p168, %r1, 64;
@%p168 bra BB126_233;

ld.f32 %f199, [%rd97+-256];
mul.f32 %f218, %f218, %f199;

BB126_233:
bar.sync 0;
st.f32 [%rd97], %f218;
bar.sync 0;
setp.lt.s32	%p169, %r1, 128;
@%p169 bra BB126_235;

ld.f32 %f200, [%rd97+-512];
mul.f32 %f218, %f218, %f200;

BB126_235:
bar.sync 0;
st.f32 [%rd97], %f218;
bar.sync 0;
ld.f32 %f253, [%rd35+1020];
mov.f32 %f242, %f57;
@%p1 bra BB126_237;

ld.f32 %f242, [%rd97+-4];

BB126_237:
bar.sync 0;
st.f32 [%rd97], %f242;
bar.sync 0;
bra.uni BB126_238;

BB126_176:
@%p24 bra BB126_178;

ld.f32 %f181, [%rd35];
mul.f32 %f182, %f57, %f181;
st.f32 [%rd35], %f182;

BB126_178:
setp.ge.s32	%p132, %r1, %r72;
mov.f32 %f251, %f57;
@%p132 bra BB126_180;

ld.f32 %f63, [%rd97];
mov.f32 %f251, %f63;

BB126_180:
mov.f32 %f234, %f251;
mov.f32 %f250, %f234;
bar.sync 0;
setp.le.s32	%p133, %r1, %r72;
setp.gt.s32	%p134, %r1, 0;
and.pred %p135, %p133, %p134;
@!%p135 bra BB126_182;
bra.uni BB126_181;

BB126_181:
ld.f32 %f183, [%rd97+-4];
mul.f32 %f250, %f250, %f183;

BB126_182:
mov.f32 %f249, %f250;
bar.sync 0;
@%p132 bra BB126_184;

st.f32 [%rd97], %f249;

BB126_184:
setp.gt.s32	%p14, %r1, 1;
bar.sync 0;
setp.lt.s32	%p137, %r10, %r72;
and.pred %p138, %p137, %p14;
@!%p138 bra BB126_186;
bra.uni BB126_185;

BB126_185:
ld.f32 %f184, [%rd97+-8];
mul.f32 %f249, %f249, %f184;

BB126_186:
mov.f32 %f248, %f249;
bar.sync 0;
@%p132 bra BB126_188;

st.f32 [%rd97], %f248;

BB126_188:
setp.gt.s32	%p15, %r1, 3;
bar.sync 0;
add.s32 %r63, %r10, -2;
setp.lt.s32	%p140, %r63, %r72;
and.pred %p141, %p140, %p15;
@!%p141 bra BB126_190;
bra.uni BB126_189;

BB126_189:
ld.f32 %f185, [%rd97+-16];
mul.f32 %f248, %f248, %f185;

BB126_190:
mov.f32 %f247, %f248;
bar.sync 0;
@%p132 bra BB126_192;

st.f32 [%rd97], %f247;

BB126_192:
setp.gt.s32	%p16, %r1, 7;
bar.sync 0;
add.s32 %r64, %r10, -6;
setp.lt.s32	%p143, %r64, %r72;
and.pred %p144, %p143, %p16;
@!%p144 bra BB126_194;
bra.uni BB126_193;

BB126_193:
ld.f32 %f186, [%rd97+-32];
mul.f32 %f247, %f247, %f186;

BB126_194:
mov.f32 %f246, %f247;
bar.sync 0;
@%p132 bra BB126_196;

st.f32 [%rd97], %f246;

BB126_196:
setp.gt.s32	%p17, %r1, 15;
bar.sync 0;
add.s32 %r65, %r10, -14;
setp.lt.s32	%p146, %r65, %r72;
and.pred %p147, %p146, %p17;
@!%p147 bra BB126_198;
bra.uni BB126_197;

BB126_197:
ld.f32 %f187, [%rd97+-64];
mul.f32 %f246, %f246, %f187;

BB126_198:
mov.f32 %f245, %f246;
bar.sync 0;
@%p132 bra BB126_200;

st.f32 [%rd97], %f245;

BB126_200:
setp.gt.s32	%p18, %r1, 31;
bar.sync 0;
add.s32 %r66, %r10, -30;
setp.lt.s32	%p149, %r66, %r72;
and.pred %p150, %p149, %p18;
@!%p150 bra BB126_202;
bra.uni BB126_201;

BB126_201:
ld.f32 %f188, [%rd97+-128];
mul.f32 %f245, %f245, %f188;

BB126_202:
mov.f32 %f244, %f245;
bar.sync 0;
@%p132 bra BB126_204;

st.f32 [%rd97], %f244;

BB126_204:
setp.gt.s32	%p19, %r1, 63;
bar.sync 0;
add.s32 %r67, %r10, -62;
setp.lt.s32	%p152, %r67, %r72;
and.pred %p153, %p152, %p19;
@!%p153 bra BB126_206;
bra.uni BB126_205;

BB126_205:
ld.f32 %f189, [%rd97+-256];
mul.f32 %f244, %f244, %f189;

BB126_206:
mov.f32 %f243, %f244;
bar.sync 0;
@%p132 bra BB126_208;

st.f32 [%rd97], %f243;

BB126_208:
setp.gt.s32	%p20, %r1, 127;
bar.sync 0;
add.s32 %r68, %r10, -126;
setp.lt.s32	%p155, %r68, %r72;
and.pred %p156, %p155, %p20;
@!%p156 bra BB126_210;
bra.uni BB126_209;

BB126_209:
ld.f32 %f190, [%rd97+-512];
mul.f32 %f243, %f243, %f190;

BB126_210:
bar.sync 0;
@%p132 bra BB126_212;

st.f32 [%rd97], %f243;

BB126_212:
setp.lt.s32	%p21, %r1, %r72;
bar.sync 0;
add.s32 %r69, %r72, -1;
mul.wide.s32 %rd263, %r69, 4;
add.s64 %rd264, %rd35, %rd263;
ld.f32 %f253, [%rd264];
not.pred %p158, %p21;
or.pred %p160, %p1, %p158;
selp.f32	%f217, %f57, %f243, %p21;
@%p160 bra BB126_214;

ld.f32 %f217, [%rd97+-4];

BB126_214:
bar.sync 0;
@%p132 bra BB126_216;

st.f32 [%rd97], %f217;

BB126_216:
bar.sync 0;

BB126_238:
mov.f32 %f252, %f253;
@%p125 bra BB126_240;

ld.f32 %f266, [%rd97];

BB126_240:
bar.sync 0;
mul.wide.s32 %rd265, %r14, 4;
add.s64 %rd132, %rd1, %rd265;
setp.ge.u64	%p172, %rd1, %rd132;
@%p172 bra BB126_242;

ld.local.f32 %f201, [%rd1];
mul.f32 %f266, %f266, %f201;
st.f32 [%rd99], %f266;

BB126_242:
setp.ge.u64	%p173, %rd100, %rd132;
@%p173 bra BB126_244;

ld.local.f32 %f202, [%rd1+4];
mul.f32 %f266, %f266, %f202;
st.f32 [%rd99+4], %f266;

BB126_244:
add.s64 %rd266, %rd100, 4;
setp.ge.u64	%p174, %rd266, %rd132;
@%p174 bra BB126_246;

ld.local.f32 %f203, [%rd1+8];
mul.f32 %f204, %f266, %f203;
st.f32 [%rd99+8], %f204;

BB126_246:
bar.sync 0;
@%p114 bra BB126_257;
bra.uni BB126_247;

BB126_257:
shl.b64 %rd270, %rd96, 2;
add.s64 %rd271, %rd328, %rd270;
ld.f32 %f211, [%rd97];
st.global.f32 [%rd271], %f211;
ld.f32 %f212, [%rd97+1024];
st.global.f32 [%rd271+1024], %f212;
ld.f32 %f213, [%rd97+2048];
st.global.f32 [%rd271+2048], %f213;
bra.uni BB126_258;

BB126_247:
mov.u64 %rd351, 0;
setp.ge.u64	%p175, %rd35, %rd125;
mov.u64 %rd352, %rd103;
@%p175 bra BB126_258;

BB126_248:
mov.u64 %rd134, %rd352;
add.s64 %rd268, %rd35, %rd351;
sub.s64 %rd135, %rd125, %rd268;
setp.gt.s64	%p176, %rd135, 3068;
add.s64 %rd136, %rd35, %rd134;
add.s64 %rd137, %rd328, %rd134;
@%p176 bra BB126_255;
bra.uni BB126_249;

BB126_255:
ld.f32 %f208, [%rd136];
st.global.f32 [%rd137], %f208;
ld.f32 %f209, [%rd136+1024];
st.global.f32 [%rd137+1024], %f209;
ld.f32 %f210, [%rd136+2048];
st.global.f32 [%rd137+2048], %f210;
bra.uni BB126_256;

BB126_249:
shr.s64 %rd138, %rd135, 2;
setp.ge.s64	%p177, %rd96, %rd138;
@%p177 bra BB126_251;

ld.f32 %f205, [%rd136];
st.global.f32 [%rd137], %f205;

BB126_251:
setp.ge.s64	%p178, %rd101, %rd138;
@%p178 bra BB126_253;

ld.f32 %f206, [%rd136+1024];
st.global.f32 [%rd137+1024], %f206;

BB126_253:
setp.ge.s64	%p179, %rd102, %rd138;
@%p179 bra BB126_256;

ld.f32 %f207, [%rd136+2048];
st.global.f32 [%rd137+2048], %f207;

BB126_256:
add.s64 %rd139, %rd134, 3072;
add.s64 %rd351, %rd351, 3072;
add.s64 %rd269, %rd35, %rd351;
setp.lt.u64	%p180, %rd269, %rd125;
mov.u64 %rd352, %rd139;
@%p180 bra BB126_248;

BB126_258:
bar.sync 0;
add.s64 %rd344, %rd106, 3072;
add.s64 %rd328, %rd328, 3072;
add.s64 %rd325, %rd105, 3072;
mov.u64 %rd337, %rd325;
sub.s64 %rd272, %rd325, %rd31;
setp.lt.s64	%p181, %rd272, 0;
@%p181 bra BB126_145;

BB126_259:
@%p24 bra BB126_275;


	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r70, 1, 0, p; 
} 


	setp.eq.s32	%p183, %r70, 0;
@%p183 bra BB126_274;

mov.u64 %rd274, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd275, %rd274;
sub.s64 %rd146, %rd35, %rd275;
setp.eq.s64	%p184, %rd35, 0;
@%p184 bra BB126_275;

add.s64 %rd276, %rd146, -16;
add.s64 %rd278, %rd274, %rd276;
add.s64 %rd148, %rd275, %rd276;
ld.shared.u8 %rs30, [%rd278];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd278], %rs31;
ld.shared.u64 %rd149, [%rd278+8];
setp.eq.s64	%p185, %rd149, 0;
mov.u64 %rd356, %rd148;
@%p185 bra BB126_268;

mov.u64 %rd150, %rd148;
ld.u8 %rs32, [%rd149];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p186, %rs33, 1;
mov.u64 %rd356, %rd150;
@!%p186 bra BB126_268;
bra.uni BB126_264;

BB126_264:
ld.u64 %rd152, [%rd149];
shr.u64 %rd153, %rd152, 1;
add.s64 %rd154, %rd149, 16;
add.s64 %rd155, %rd154, %rd153;
ld.shared.u64 %rd280, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p187, %rd155, %rd280;
mov.u64 %rd356, %rd149;
@%p187 bra BB126_268;

ld.u8 %rs34, [%rd155];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p188, %rs35, 1;
mov.u64 %rd353, %rd149;
mov.u64 %rd356, %rd353;
@!%p188 bra BB126_268;
bra.uni BB126_266;

BB126_266:
ld.u64 %rd281, [%rd155];
shr.u64 %rd282, %rd281, 1;
add.s64 %rd283, %rd282, %rd153;
add.s64 %rd284, %rd283, 16;
shl.b64 %rd285, %rd284, 1;
and.b64 %rd286, %rd152, 1;
or.b64 %rd287, %rd285, %rd286;
st.u64 [%rd149], %rd287;
and.b64 %rd156, %rd284, 9223372036854775807;
add.s64 %rd288, %rd154, %rd156;
ld.shared.u64 %rd289, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p189, %rd288, %rd289;
mov.u64 %rd354, %rd149;
mov.u64 %rd356, %rd354;
@%p189 bra BB126_268;

add.s64 %rd290, %rd156, %rd154;
st.u64 [%rd290+8], %rd149;
mov.u64 %rd356, %rd149;

BB126_268:
ld.u64 %rd159, [%rd356];
shr.u64 %rd160, %rd159, 1;
add.s64 %rd161, %rd356, 16;
add.s64 %rd162, %rd161, %rd160;
ld.shared.u64 %rd291, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p190, %rd162, %rd291;
@%p190 bra BB126_272;

ld.u8 %rs36, [%rd162];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p191, %rs37, 1;
@!%p191 bra BB126_275;
bra.uni BB126_270;

BB126_270:
ld.u64 %rd292, [%rd162];
shr.u64 %rd293, %rd292, 1;
add.s64 %rd294, %rd293, %rd160;
add.s64 %rd295, %rd294, 16;
shl.b64 %rd296, %rd295, 1;
and.b64 %rd297, %rd159, 1;
or.b64 %rd298, %rd296, %rd297;
st.u64 [%rd356], %rd298;
and.b64 %rd163, %rd295, 9223372036854775807;
add.s64 %rd299, %rd161, %rd163;
ld.shared.u64 %rd300, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p192, %rd299, %rd300;
@%p192 bra BB126_275;

add.s64 %rd301, %rd163, %rd161;
st.u64 [%rd301+8], %rd356;
bra.uni BB126_275;

BB126_274:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB126_275:
bar.sync 0;

BB126_276:
ret;

BB126_272:
setp.lt.u64	%p193, %rd162, %rd356;
@%p193 bra BB126_275;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd356;
bra.uni BB126_275;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
.local .align 4 .b8 __local_depot127[36];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<486>;
.reg .b16 %rs<59>;
.reg .f32 %f<837>;
.reg .b32 %r<167>;
.reg .b64 %rd<893>;


mov.u64 %rd892, __local_depot127;
cvta.local.u64 %SP, %rd892;
ld.param.v2.u32 {%r41, %r42}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r43, %r44}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd408, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd407, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd406, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd404, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd403, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd410, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+72];
cvta.to.global.u64 %rd1, %rd410;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p42, %r1, 0;
mov.u64 %rd411, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd412, %rd411;
setp.eq.s64	%p43, %rd412, 0;
or.pred %p44, %p42, %p43;
@%p44 bra BB127_2;

cvt.s64.s32	%rd413, %r43;
mov.u32 %r47, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r47;
mov.u64 %rd414, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd415, %rd414;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd415;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd413;

BB127_2:
bar.sync 0;
mov.u32 %r48, %ctaid.x;
add.s32 %r49, %r48, %r42;
cvt.s64.s32	%rd416, %r49;
mul.lo.s64 %rd417, %rd416, %rd406;
min.s64 %rd7, %rd408, %rd416;
add.s64 %rd418, %rd7, %rd417;
setp.lt.s64	%p45, %rd416, %rd408;
selp.u64	%rd419, 1, 0, %p45;
add.s64 %rd420, %rd419, %rd406;
add.s64 %rd421, %rd420, %rd418;
mul.lo.s64 %rd8, %rd418, %rd407;
mul.lo.s64 %rd422, %rd421, %rd407;
min.s64 %rd423, %rd422, %rd404;
shl.b64 %rd424, %rd423, 2;
add.s64 %rd9, %rd403, %rd424;
cvta.to.global.u64 %rd425, %rd403;
shl.b64 %rd426, %rd8, 2;
add.s64 %rd789, %rd425, %rd426;
add.s64 %rd782, %rd403, %rd426;
add.s64 %rd773, %rd1, %rd426;
setp.eq.s32	%p46, %r49, 0;
@%p46 bra BB127_382;

ld.param.u64 %rd729, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
cvta.to.global.u64 %rd427, %rd729;
add.s32 %r52, %r49, -1;
mul.wide.s32 %rd428, %r52, 4;
add.s64 %rd429, %rd427, %rd428;
ld.global.f32 %f785, [%rd429];
bar.sync 0;
@%p42 bra BB127_24;

ld.shared.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd732, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd739, %rd732;
setp.eq.s64	%p48, %rd13, %rd739;
mov.u64 %rd737, %rd13;
@%p48 bra BB127_8;

mov.u64 %rd738, %rd737;

BB127_6:
mov.u64 %rd734, %rd739;
mov.u64 %rd737, %rd738;
mov.u64 %rd738, %rd734;
ld.shared.u8 %rs27, [%rd732];
and.b16 %rs28, %rs27, 1;
setp.eq.b16	%p49, %rs28, 1;
not.pred %p50, %p49;
ld.shared.u64 %rd18, [%rd732];
setp.lt.u64	%p51, %rd18, 9216;
or.pred %p52, %p50, %p51;
@!%p52 bra BB127_8;
bra.uni BB127_7;

BB127_7:
shr.u64 %rd432, %rd18, 1;
add.s64 %rd433, %rd732, %rd432;
add.s64 %rd732, %rd433, 16;
add.s64 %rd434, %rd738, %rd432;
add.s64 %rd739, %rd434, 16;
setp.ne.s64	%p53, %rd739, %rd13;
mov.u64 %rd737, %rd738;
@%p53 bra BB127_6;

BB127_8:
setp.eq.s64	%p55, %rd737, %rd13;
mov.pred %p484, 0;
@%p55 bra BB127_10;

ld.u64 %rd436, [%rd737];
shr.u64 %rd437, %rd436, 1;
add.s64 %rd438, %rd737, %rd437;
add.s64 %rd743, %rd438, 16;
setp.ne.s64	%p484, %rd743, %rd13;

BB127_10:
@%p484 bra BB127_16;
bra.uni BB127_11;

BB127_16:
ld.u64 %rd29, [%rd743];
and.b64 %rd453, %rd29, -32;
setp.eq.s64	%p59, %rd453, 9216;
cvt.u16.u64	%rs57, %rd29;
@%p59 bra BB127_19;

add.s64 %rd30, %rd743, 16;
ld.u64 %rd454, [%rd743+4624];
and.b64 %rd455, %rd454, 1;
add.s64 %rd456, %rd29, -9248;
and.b64 %rd457, %rd456, -2;
or.b64 %rd458, %rd455, %rd457;
st.u64 [%rd743+4624], %rd458;
st.u64 [%rd743+4632], %rd743;
cvt.u16.u64	%rs30, %rd456;
or.b16 %rs31, %rs30, 1;
and.b64 %rd459, %rd29, 1;
or.b64 %rd460, %rd459, 9216;
st.u64 [%rd743], %rd460;
st.u8 [%rd743+4624], %rs31;
ld.u64 %rd461, [%rd743+4624];
shr.u64 %rd31, %rd461, 1;
add.s64 %rd462, %rd31, %rd30;
add.s64 %rd463, %rd462, 4624;
ld.shared.u64 %rd464, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p60, %rd463, %rd464;
cvt.u16.u64	%rs32, %rd29;
and.b16 %rs57, %rs32, 1;
@%p60 bra BB127_19;

add.s64 %rd465, %rd30, 4608;
st.u64 [%rd462+4632], %rd465;
ld.u8 %rs57, [%rd743];

BB127_19:
and.b16 %rs33, %rs57, 254;
st.u8 [%rd743], %rs33;
bra.uni BB127_20;

BB127_382:
sub.s64 %rd577, %rd9, %rd782;
setp.lt.s64	%p265, %rd577, 1;
@%p265 bra BB127_764;

ld.global.f32 %f834, [%rd789];
bar.sync 0;
@%p42 bra BB127_385;

st.global.f32 [%rd773], %f834;

BB127_385:
setp.eq.s32	%p21, %r1, 0;
bar.sync 0;
@!%p21 bra BB127_406;
bra.uni BB127_386;

BB127_386:
ld.shared.u64 %rd206, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd812, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd819, %rd812;
setp.eq.s64	%p267, %rd206, %rd819;
mov.u64 %rd817, %rd206;
@%p267 bra BB127_390;

mov.u64 %rd818, %rd817;

BB127_388:
mov.u64 %rd814, %rd819;
mov.u64 %rd817, %rd818;
mov.u64 %rd818, %rd814;
ld.shared.u8 %rs42, [%rd812];
and.b16 %rs43, %rs42, 1;
setp.eq.b16	%p268, %rs43, 1;
not.pred %p269, %p268;
ld.shared.u64 %rd211, [%rd812];
setp.lt.u64	%p270, %rd211, 9216;
or.pred %p271, %p269, %p270;
@!%p271 bra BB127_390;
bra.uni BB127_389;

BB127_389:
shr.u64 %rd580, %rd211, 1;
add.s64 %rd581, %rd812, %rd580;
add.s64 %rd812, %rd581, 16;
add.s64 %rd582, %rd818, %rd580;
add.s64 %rd819, %rd582, 16;
setp.ne.s64	%p272, %rd819, %rd206;
mov.u64 %rd817, %rd818;
@%p272 bra BB127_388;

BB127_390:
setp.eq.s64	%p274, %rd817, %rd206;
mov.pred %p485, 0;
@%p274 bra BB127_392;

ld.u64 %rd584, [%rd817];
shr.u64 %rd585, %rd584, 1;
add.s64 %rd586, %rd817, %rd585;
add.s64 %rd823, %rd586, 16;
setp.ne.s64	%p485, %rd823, %rd206;

BB127_392:
@%p485 bra BB127_398;
bra.uni BB127_393;

BB127_398:
ld.u64 %rd222, [%rd823];
and.b64 %rd601, %rd222, -32;
setp.eq.s64	%p278, %rd601, 9216;
cvt.u16.u64	%rs58, %rd222;
@%p278 bra BB127_401;

add.s64 %rd223, %rd823, 16;
ld.u64 %rd602, [%rd823+4624];
and.b64 %rd603, %rd602, 1;
add.s64 %rd604, %rd222, -9248;
and.b64 %rd605, %rd604, -2;
or.b64 %rd606, %rd603, %rd605;
st.u64 [%rd823+4624], %rd606;
st.u64 [%rd823+4632], %rd823;
cvt.u16.u64	%rs45, %rd604;
or.b16 %rs46, %rs45, 1;
and.b64 %rd607, %rd222, 1;
or.b64 %rd608, %rd607, 9216;
st.u64 [%rd823], %rd608;
st.u8 [%rd823+4624], %rs46;
ld.u64 %rd609, [%rd823+4624];
shr.u64 %rd224, %rd609, 1;
add.s64 %rd610, %rd224, %rd223;
add.s64 %rd611, %rd610, 4624;
ld.shared.u64 %rd612, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p279, %rd611, %rd612;
cvt.u16.u64	%rs47, %rd222;
and.b16 %rs58, %rs47, 1;
@%p279 bra BB127_401;

add.s64 %rd613, %rd223, 4608;
st.u64 [%rd610+4632], %rd613;
ld.u8 %rs58, [%rd823];

BB127_401:
and.b16 %rs48, %rs58, 254;
st.u8 [%rd823], %rs48;
bra.uni BB127_402;

BB127_11:
mov.u64 %rd440, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd441, %rd440;
sub.s64 %rd442, %rd13, %rd441;
add.s64 %rd443, %rd442, 4624;
ld.shared.u64 %rd444, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p56, %rd443, %rd444;
mov.u64 %rd741, -1;
mov.u64 %rd742, %rd13;
@%p56 bra BB127_13;

add.s64 %rd24, %rd13, 4624;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd24;
mov.u64 %rd741, %rd24;
mov.u64 %rd742, %rd24;

BB127_13:
mov.u64 %rd25, %rd742;
setp.eq.s64	%p57, %rd741, -1;
@%p57 bra BB127_15;

mov.u64 %rd445, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd446, %rd445;
sub.s64 %rd447, %rd13, %rd446;
add.s64 %rd448, %rd445, %rd447;
ld.shared.u64 %rd449, [%rd448];
and.b64 %rd450, %rd449, 1;
or.b64 %rd451, %rd450, 9216;
st.shared.u64 [%rd448], %rd451;
st.shared.u64 [%rd448+8], %rd737;
mov.u16 %rs29, 0;
st.shared.u8 [%rd448], %rs29;

BB127_15:
mov.u64 %rd743, %rd13;
setp.eq.s64	%p58, %rd13, %rd25;
mov.u64 %rd744, 0;
@%p58 bra BB127_21;

BB127_20:
add.s64 %rd744, %rd743, 16;

BB127_21:
mov.u64 %rd745, %rd744;
setp.ne.s64	%p61, %rd744, 0;
@%p61 bra BB127_23;

mov.u64 %rd467, 4608;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd467;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd745, [retval0+0];


	}

BB127_23:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd745;

BB127_24:
bar.sync 0;
ld.shared.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd38; 
selp.u32 %r53, 1, 0, p; 
} 


	setp.eq.s32	%p62, %r53, 0;
sub.s64 %rd39, %rd9, %rd782;
@%p62 bra BB127_195;

setp.lt.s64	%p63, %rd39, 1;
@%p63 bra BB127_365;

mov.u64 %rd469, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd470, %rd469;
sub.s64 %rd471, %rd38, %rd470;
add.s64 %rd40, %rd469, %rd471;
mov.u64 %rd746, %rd782;
cvt.s64.s32	%rd43, %r1;
mul.wide.s32 %rd472, %r1, 4;
add.s64 %rd44, %rd40, %rd472;
mul.wide.s32 %rd45, %r1, -9;
mul.lo.s32 %r54, %r1, 9;
mul.wide.s32 %rd473, %r54, 4;
add.s64 %rd46, %rd40, %rd473;
add.u64 %rd474, %SP, 0;
cvta.to.local.u64 %rd47, %rd474;
add.s64 %rd48, %rd47, 4;
add.s32 %r55, %r1, 128;
cvt.s64.s32	%rd49, %r55;
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd50, %r56;
add.s32 %r57, %r1, 384;
cvt.s64.s32	%rd51, %r57;
add.s32 %r58, %r1, 512;
cvt.s64.s32	%rd52, %r58;
add.s32 %r59, %r1, 640;
cvt.s64.s32	%rd53, %r59;
add.s32 %r60, %r1, 768;
cvt.s64.s32	%rd54, %r60;
add.s32 %r61, %r1, 896;
cvt.s64.s32	%rd55, %r61;
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd56, %r62;
add.s32 %r3, %r1, -2;

BB127_27:
mov.f32 %f2, %f785;
mov.u64 %rd784, %rd789;
mov.u64 %rd59, %rd784;
mov.u64 %rd777, %rd782;
mov.u64 %rd58, %rd777;
mov.u64 %rd770, %rd773;
mov.u64 %rd60, %rd770;
mov.u64 %rd57, %rd746;
sub.s64 %rd475, %rd57, %rd9;
shr.u64 %rd476, %rd475, 2;
neg.s64 %rd477, %rd476;
cvt.u32.u64	%r63, %rd477;
mov.u32 %r64, 1152;
min.s32 %r4, %r63, %r64;
setp.eq.s32	%p64, %r4, 1152;
@%p64 bra BB127_51;
bra.uni BB127_28;

BB127_51:
shl.b64 %rd484, %rd43, 2;
add.s64 %rd485, %rd59, %rd484;
ld.global.f32 %f321, [%rd485];
ld.global.f32 %f322, [%rd485+512];
ld.global.f32 %f323, [%rd485+1024];
ld.global.f32 %f324, [%rd485+1536];
ld.global.f32 %f325, [%rd485+2048];
ld.global.f32 %f326, [%rd485+2560];
ld.global.f32 %f327, [%rd485+3072];
ld.global.f32 %f328, [%rd485+3584];
ld.global.f32 %f329, [%rd485+4096];
st.shared.f32 [%rd44], %f321;
st.shared.f32 [%rd44+512], %f322;
st.shared.f32 [%rd44+1024], %f323;
st.shared.f32 [%rd44+1536], %f324;
st.shared.f32 [%rd44+2048], %f325;
st.shared.f32 [%rd44+2560], %f326;
st.shared.f32 [%rd44+3072], %f327;
st.shared.f32 [%rd44+3584], %f328;
st.shared.f32 [%rd44+4096], %f329;
mov.u64 %rd749, 1152;
bra.uni BB127_52;

BB127_28:
cvt.s64.s32	%rd749, %r4;
setp.lt.s32	%p65, %r4, 1;
@%p65 bra BB127_52;

shl.b64 %rd478, %rd749, 2;
add.s64 %rd62, %rd58, %rd478;
mov.u64 %rd748, %rd40;
mov.u64 %rd747, %rd58;
mov.u64 %rd781, %rd58;
mov.u64 %rd788, %rd59;

BB127_30:
mov.u64 %rd68, %rd788;
mov.u64 %rd67, %rd781;
mov.u64 %rd65, %rd747;
sub.s64 %rd479, %rd65, %rd62;
shr.s64 %rd480, %rd479, 2;
neg.s64 %rd69, %rd480;
setp.gt.s64	%p66, %rd69, 1151;
shl.b64 %rd481, %rd43, 2;
add.s64 %rd70, %rd68, %rd481;
add.s64 %rd71, %rd748, %rd481;
@%p66 bra BB127_49;
bra.uni BB127_31;

BB127_49:
ld.global.f32 %f312, [%rd70];
ld.global.f32 %f313, [%rd70+512];
ld.global.f32 %f314, [%rd70+1024];
ld.global.f32 %f315, [%rd70+1536];
ld.global.f32 %f316, [%rd70+2048];
ld.global.f32 %f317, [%rd70+2560];
ld.global.f32 %f318, [%rd70+3072];
ld.global.f32 %f319, [%rd70+3584];
ld.global.f32 %f320, [%rd70+4096];
st.shared.f32 [%rd71], %f312;
st.shared.f32 [%rd71+512], %f313;
st.shared.f32 [%rd71+1024], %f314;
st.shared.f32 [%rd71+1536], %f315;
st.shared.f32 [%rd71+2048], %f316;
st.shared.f32 [%rd71+2560], %f317;
st.shared.f32 [%rd71+3072], %f318;
st.shared.f32 [%rd71+3584], %f319;
st.shared.f32 [%rd71+4096], %f320;
bra.uni BB127_50;

BB127_31:
setp.ge.s64	%p67, %rd43, %rd69;
@%p67 bra BB127_33;

ld.global.f32 %f303, [%rd70];
st.shared.f32 [%rd71], %f303;

BB127_33:
setp.ge.s64	%p68, %rd49, %rd69;
@%p68 bra BB127_35;

ld.global.f32 %f304, [%rd70+512];
st.shared.f32 [%rd71+512], %f304;

BB127_35:
setp.ge.s64	%p69, %rd50, %rd69;
@%p69 bra BB127_37;

ld.global.f32 %f305, [%rd70+1024];
st.shared.f32 [%rd71+1024], %f305;

BB127_37:
setp.ge.s64	%p70, %rd51, %rd69;
@%p70 bra BB127_39;

ld.global.f32 %f306, [%rd70+1536];
st.shared.f32 [%rd71+1536], %f306;

BB127_39:
setp.ge.s64	%p71, %rd52, %rd69;
@%p71 bra BB127_41;

ld.global.f32 %f307, [%rd70+2048];
st.shared.f32 [%rd71+2048], %f307;

BB127_41:
setp.ge.s64	%p72, %rd53, %rd69;
@%p72 bra BB127_43;

ld.global.f32 %f308, [%rd70+2560];
st.shared.f32 [%rd71+2560], %f308;

BB127_43:
setp.ge.s64	%p73, %rd54, %rd69;
@%p73 bra BB127_45;

ld.global.f32 %f309, [%rd70+3072];
st.shared.f32 [%rd71+3072], %f309;

BB127_45:
setp.ge.s64	%p74, %rd55, %rd69;
@%p74 bra BB127_47;

ld.global.f32 %f310, [%rd70+3584];
st.shared.f32 [%rd71+3584], %f310;

BB127_47:
setp.ge.s64	%p75, %rd56, %rd69;
@%p75 bra BB127_50;

ld.global.f32 %f311, [%rd70+4096];
st.shared.f32 [%rd71+4096], %f311;

BB127_50:
add.s64 %rd72, %rd68, 4608;
add.s64 %rd748, %rd748, 4608;
add.s64 %rd747, %rd67, 4608;
mov.u64 %rd74, %rd747;
sub.s64 %rd482, %rd62, %rd747;
setp.gt.s64	%p76, %rd482, 0;
mov.u64 %rd781, %rd74;
mov.u64 %rd788, %rd72;
@%p76 bra BB127_30;

BB127_52:
bar.sync 0;
shl.b64 %rd486, %rd749, 2;
add.s64 %rd77, %rd38, %rd486;
and.b64 %rd487, %rd749, 4611686018427387903;
cvt.u32.u64	%r5, %rd749;
add.s64 %rd488, %rd487, %rd45;
cvt.u32.u64	%r65, %rd488;
mov.u32 %r66, 9;
min.s32 %r6, %r65, %r66;
mov.u32 %r67, 0;
max.s32 %r7, %r6, %r67;
setp.gt.u32	%p77, %r7, 8;
@%p77 bra BB127_71;
bra.uni BB127_53;

BB127_71:
ld.shared.f32 %f339, [%rd46];
ld.shared.f32 %f340, [%rd46+4];
ld.shared.f32 %f341, [%rd46+8];
ld.shared.f32 %f342, [%rd46+12];
ld.shared.f32 %f343, [%rd46+16];
ld.shared.f32 %f344, [%rd46+20];
ld.shared.f32 %f345, [%rd46+24];
ld.shared.f32 %f346, [%rd46+28];
ld.shared.f32 %f347, [%rd46+32];
st.local.f32 [%rd47], %f339;
st.local.f32 [%rd47+4], %f340;
st.local.f32 [%rd47+8], %f341;
st.local.f32 [%rd47+12], %f342;
st.local.f32 [%rd47+16], %f343;
st.local.f32 [%rd47+20], %f344;
st.local.f32 [%rd47+24], %f345;
st.local.f32 [%rd47+28], %f346;
st.local.f32 [%rd47+32], %f347;
bra.uni BB127_72;

BB127_53:
setp.lt.s32	%p78, %r6, 1;
mov.u64 %rd764, %rd47;
@%p78 bra BB127_55;

ld.shared.f32 %f330, [%rd46];
st.local.f32 [%rd47], %f330;
mov.u64 %rd764, %rd48;

BB127_55:
mov.u64 %rd750, %rd764;
mov.u64 %rd763, %rd750;
setp.lt.s32	%p79, %r7, 2;
@%p79 bra BB127_57;

ld.shared.f32 %f331, [%rd46+4];
st.local.f32 [%rd763], %f331;
add.s64 %rd763, %rd763, 4;

BB127_57:
mov.u64 %rd762, %rd763;
setp.lt.s32	%p80, %r7, 3;
@%p80 bra BB127_59;

ld.shared.f32 %f332, [%rd46+8];
st.local.f32 [%rd762], %f332;
add.s64 %rd762, %rd762, 4;

BB127_59:
mov.u64 %rd761, %rd762;
setp.lt.s32	%p81, %r7, 4;
@%p81 bra BB127_61;

ld.shared.f32 %f333, [%rd46+12];
st.local.f32 [%rd761], %f333;
add.s64 %rd761, %rd761, 4;

BB127_61:
mov.u64 %rd760, %rd761;
setp.lt.s32	%p82, %r7, 5;
@%p82 bra BB127_63;

ld.shared.f32 %f334, [%rd46+16];
st.local.f32 [%rd760], %f334;
add.s64 %rd760, %rd760, 4;

BB127_63:
mov.u64 %rd759, %rd760;
setp.lt.s32	%p83, %r7, 6;
@%p83 bra BB127_65;

ld.shared.f32 %f335, [%rd46+20];
st.local.f32 [%rd759], %f335;
add.s64 %rd759, %rd759, 4;

BB127_65:
mov.u64 %rd758, %rd759;
setp.lt.s32	%p84, %r7, 7;
@%p84 bra BB127_67;

ld.shared.f32 %f336, [%rd46+24];
st.local.f32 [%rd758], %f336;
add.s64 %rd758, %rd758, 4;

BB127_67:
mov.u64 %rd757, %rd758;
setp.lt.s32	%p85, %r7, 8;
@%p85 bra BB127_69;

ld.shared.f32 %f337, [%rd46+28];
st.local.f32 [%rd757], %f337;
add.s64 %rd757, %rd757, 4;

BB127_69:
setp.lt.s32	%p86, %r7, 9;
@%p86 bra BB127_72;

ld.shared.f32 %f338, [%rd46+32];
st.local.f32 [%rd757], %f338;

BB127_72:
setp.eq.s32	%p87, %r7, 0;
@%p87 bra BB127_89;

ld.local.f32 %f741, [%rd47];
mul.wide.u32 %rd490, %r7, 4;
add.s64 %rd491, %rd490, 17179869180;
shr.u64 %rd492, %rd491, 2;
cvt.u32.u64	%r8, %rd492;
setp.lt.s32	%p88, %r8, 1;
@%p88 bra BB127_75;

ld.local.f32 %f349, [%rd47+4];
mul.f32 %f741, %f741, %f349;

BB127_75:
setp.lt.s32	%p89, %r8, 2;
@%p89 bra BB127_77;

ld.local.f32 %f350, [%rd47+8];
mul.f32 %f741, %f741, %f350;

BB127_77:
setp.lt.s32	%p90, %r8, 3;
@%p90 bra BB127_79;

ld.local.f32 %f351, [%rd47+12];
mul.f32 %f741, %f741, %f351;

BB127_79:
setp.lt.s32	%p91, %r8, 4;
@%p91 bra BB127_81;

ld.local.f32 %f352, [%rd47+16];
mul.f32 %f741, %f741, %f352;

BB127_81:
setp.lt.s32	%p92, %r8, 5;
@%p92 bra BB127_83;

ld.local.f32 %f353, [%rd47+20];
mul.f32 %f741, %f741, %f353;

BB127_83:
setp.lt.s32	%p93, %r8, 6;
@%p93 bra BB127_85;

ld.local.f32 %f354, [%rd47+24];
mul.f32 %f741, %f741, %f354;

BB127_85:
setp.lt.s32	%p94, %r8, 7;
@%p94 bra BB127_87;

ld.local.f32 %f355, [%rd47+28];
mul.f32 %f741, %f741, %f355;

BB127_87:
setp.lt.s32	%p95, %r8, 8;
@%p95 bra BB127_89;

ld.local.f32 %f356, [%rd47+32];
mul.f32 %f741, %f741, %f356;

BB127_89:
bar.sync 0;
@%p87 bra BB127_91;

st.shared.f32 [%rd44], %f741;

BB127_91:
bar.sync 0;
setp.gt.s32	%p97, %r5, 1151;
mov.u32 %r163, 128;
@%p97 bra BB127_93;

add.s32 %r69, %r5, 8;
mul.hi.s32 %r70, %r69, 954437177;
shr.u32 %r71, %r70, 31;
shr.s32 %r72, %r70, 1;
add.s32 %r163, %r72, %r71;

BB127_93:
setp.eq.s32	%p98, %r163, 128;
@%p98 bra BB127_131;
bra.uni BB127_94;

BB127_131:
@%p42 bra BB127_133;

ld.shared.f32 %f366, [%rd40];
mul.f32 %f367, %f2, %f366;
st.shared.f32 [%rd40], %f367;

BB127_133:
setp.lt.s32	%p10, %r1, 1;
ld.shared.f32 %f740, [%rd44];
bar.sync 0;
@%p10 bra BB127_135;

ld.shared.f32 %f368, [%rd44+-4];
mul.f32 %f740, %f740, %f368;

BB127_135:
bar.sync 0;
st.shared.f32 [%rd44], %f740;
bar.sync 0;
setp.lt.s32	%p128, %r1, 2;
@%p128 bra BB127_137;

ld.shared.f32 %f369, [%rd44+-8];
mul.f32 %f740, %f740, %f369;

BB127_137:
bar.sync 0;
st.shared.f32 [%rd44], %f740;
bar.sync 0;
setp.lt.s32	%p129, %r1, 4;
@%p129 bra BB127_139;

ld.shared.f32 %f370, [%rd44+-16];
mul.f32 %f740, %f740, %f370;

BB127_139:
bar.sync 0;
st.shared.f32 [%rd44], %f740;
bar.sync 0;
setp.lt.s32	%p130, %r1, 8;
@%p130 bra BB127_141;

ld.shared.f32 %f371, [%rd44+-32];
mul.f32 %f740, %f740, %f371;

BB127_141:
bar.sync 0;
st.shared.f32 [%rd44], %f740;
bar.sync 0;
setp.lt.s32	%p131, %r1, 16;
@%p131 bra BB127_143;

ld.shared.f32 %f372, [%rd44+-64];
mul.f32 %f740, %f740, %f372;

BB127_143:
bar.sync 0;
st.shared.f32 [%rd44], %f740;
bar.sync 0;
setp.lt.s32	%p132, %r1, 32;
@%p132 bra BB127_145;

ld.shared.f32 %f373, [%rd44+-128];
mul.f32 %f740, %f740, %f373;

BB127_145:
bar.sync 0;
st.shared.f32 [%rd44], %f740;
bar.sync 0;
setp.lt.s32	%p133, %r1, 64;
@%p133 bra BB127_147;

ld.shared.f32 %f374, [%rd44+-256];
mul.f32 %f740, %f740, %f374;

BB127_147:
bar.sync 0;
st.shared.f32 [%rd44], %f740;
bar.sync 0;
ld.shared.f32 %f786, [%rd40+508];
setp.eq.s32	%p134, %r1, 0;
mov.f32 %f776, %f2;
@%p134 bra BB127_149;

ld.shared.f32 %f776, [%rd44+-4];

BB127_149:
bar.sync 0;
st.shared.f32 [%rd44], %f776;
bar.sync 0;
bra.uni BB127_150;

BB127_94:
@%p42 bra BB127_96;

ld.shared.f32 %f357, [%rd40];
mul.f32 %f358, %f2, %f357;
st.shared.f32 [%rd40], %f358;

BB127_96:
setp.ge.s32	%p100, %r1, %r163;
mov.f32 %f784, %f2;
@%p100 bra BB127_98;

ld.shared.f32 %f20, [%rd44];
mov.f32 %f784, %f20;

BB127_98:
mov.f32 %f749, %f784;
mov.f32 %f783, %f749;
bar.sync 0;
setp.le.s32	%p101, %r1, %r163;
setp.gt.s32	%p102, %r1, 0;
and.pred %p103, %p101, %p102;
@!%p103 bra BB127_100;
bra.uni BB127_99;

BB127_99:
ld.shared.f32 %f359, [%rd44+-4];
mul.f32 %f783, %f783, %f359;

BB127_100:
mov.f32 %f782, %f783;
bar.sync 0;
@%p100 bra BB127_102;

st.shared.f32 [%rd44], %f782;

BB127_102:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
setp.lt.s32	%p105, %r3, %r163;
and.pred %p106, %p105, %p3;
@!%p106 bra BB127_104;
bra.uni BB127_103;

BB127_103:
ld.shared.f32 %f360, [%rd44+-8];
mul.f32 %f782, %f782, %f360;

BB127_104:
mov.f32 %f781, %f782;
bar.sync 0;
@%p100 bra BB127_106;

st.shared.f32 [%rd44], %f781;

BB127_106:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r73, %r3, -2;
setp.lt.s32	%p108, %r73, %r163;
and.pred %p109, %p108, %p4;
@!%p109 bra BB127_108;
bra.uni BB127_107;

BB127_107:
ld.shared.f32 %f361, [%rd44+-16];
mul.f32 %f781, %f781, %f361;

BB127_108:
mov.f32 %f780, %f781;
bar.sync 0;
@%p100 bra BB127_110;

st.shared.f32 [%rd44], %f780;

BB127_110:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r74, %r3, -6;
setp.lt.s32	%p111, %r74, %r163;
and.pred %p112, %p111, %p5;
@!%p112 bra BB127_112;
bra.uni BB127_111;

BB127_111:
ld.shared.f32 %f362, [%rd44+-32];
mul.f32 %f780, %f780, %f362;

BB127_112:
mov.f32 %f779, %f780;
bar.sync 0;
@%p100 bra BB127_114;

st.shared.f32 [%rd44], %f779;

BB127_114:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r75, %r3, -14;
setp.lt.s32	%p114, %r75, %r163;
and.pred %p115, %p114, %p6;
@!%p115 bra BB127_116;
bra.uni BB127_115;

BB127_115:
ld.shared.f32 %f363, [%rd44+-64];
mul.f32 %f779, %f779, %f363;

BB127_116:
mov.f32 %f778, %f779;
bar.sync 0;
@%p100 bra BB127_118;

st.shared.f32 [%rd44], %f778;

BB127_118:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r76, %r3, -30;
setp.lt.s32	%p117, %r76, %r163;
and.pred %p118, %p117, %p7;
@!%p118 bra BB127_120;
bra.uni BB127_119;

BB127_119:
ld.shared.f32 %f364, [%rd44+-128];
mul.f32 %f778, %f778, %f364;

BB127_120:
mov.f32 %f777, %f778;
bar.sync 0;
@%p100 bra BB127_122;

st.shared.f32 [%rd44], %f777;

BB127_122:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r77, %r3, -62;
setp.lt.s32	%p120, %r77, %r163;
and.pred %p121, %p120, %p8;
@!%p121 bra BB127_124;
bra.uni BB127_123;

BB127_123:
ld.shared.f32 %f365, [%rd44+-256];
mul.f32 %f777, %f777, %f365;

BB127_124:
bar.sync 0;
@%p100 bra BB127_126;

st.shared.f32 [%rd44], %f777;

BB127_126:
setp.lt.s32	%p9, %r1, %r163;
bar.sync 0;
add.s32 %r78, %r163, -1;
mul.wide.s32 %rd493, %r78, 4;
add.s64 %rd494, %rd40, %rd493;
ld.shared.f32 %f786, [%rd494];
not.pred %p123, %p9;
setp.eq.s32	%p124, %r1, 0;
or.pred %p125, %p124, %p123;
selp.f32	%f739, %f2, %f777, %p9;
@%p125 bra BB127_128;

ld.shared.f32 %f739, [%rd44+-4];

BB127_128:
bar.sync 0;
@%p100 bra BB127_130;

st.shared.f32 [%rd44], %f739;

BB127_130:
bar.sync 0;

BB127_150:
mov.f32 %f785, %f786;
@%p87 bra BB127_152;

ld.shared.f32 %f741, [%rd44];

BB127_152:
bar.sync 0;
mul.wide.s32 %rd495, %r7, 4;
add.s64 %rd96, %rd47, %rd495;
setp.ge.u64	%p136, %rd47, %rd96;
@%p136 bra BB127_154;

ld.local.f32 %f375, [%rd47];
mul.f32 %f741, %f741, %f375;
st.shared.f32 [%rd46], %f741;

BB127_154:
setp.ge.u64	%p137, %rd48, %rd96;
@%p137 bra BB127_156;

ld.local.f32 %f376, [%rd47+4];
mul.f32 %f741, %f741, %f376;
st.shared.f32 [%rd46+4], %f741;

BB127_156:
add.s64 %rd496, %rd48, 4;
setp.ge.u64	%p138, %rd496, %rd96;
@%p138 bra BB127_158;

ld.local.f32 %f377, [%rd47+8];
mul.f32 %f741, %f741, %f377;
st.shared.f32 [%rd46+8], %f741;

BB127_158:
add.s64 %rd497, %rd48, 8;
setp.ge.u64	%p139, %rd497, %rd96;
@%p139 bra BB127_160;

ld.local.f32 %f378, [%rd47+12];
mul.f32 %f741, %f741, %f378;
st.shared.f32 [%rd46+12], %f741;

BB127_160:
add.s64 %rd498, %rd48, 12;
setp.ge.u64	%p140, %rd498, %rd96;
@%p140 bra BB127_162;

ld.local.f32 %f379, [%rd47+16];
mul.f32 %f741, %f741, %f379;
st.shared.f32 [%rd46+16], %f741;

BB127_162:
add.s64 %rd499, %rd48, 16;
setp.ge.u64	%p141, %rd499, %rd96;
@%p141 bra BB127_164;

ld.local.f32 %f380, [%rd47+20];
mul.f32 %f741, %f741, %f380;
st.shared.f32 [%rd46+20], %f741;

BB127_164:
add.s64 %rd500, %rd48, 20;
setp.ge.u64	%p142, %rd500, %rd96;
@%p142 bra BB127_166;

ld.local.f32 %f381, [%rd47+24];
mul.f32 %f741, %f741, %f381;
st.shared.f32 [%rd46+24], %f741;

BB127_166:
add.s64 %rd501, %rd48, 24;
setp.ge.u64	%p143, %rd501, %rd96;
@%p143 bra BB127_168;

ld.local.f32 %f382, [%rd47+28];
mul.f32 %f741, %f741, %f382;
st.shared.f32 [%rd46+28], %f741;

BB127_168:
add.s64 %rd502, %rd48, 28;
setp.ge.u64	%p144, %rd502, %rd96;
@%p144 bra BB127_170;

ld.local.f32 %f383, [%rd47+32];
mul.f32 %f384, %f741, %f383;
st.shared.f32 [%rd46+32], %f384;

BB127_170:
bar.sync 0;
@%p64 bra BB127_193;
bra.uni BB127_171;

BB127_193:
shl.b64 %rd505, %rd43, 2;
add.s64 %rd506, %rd60, %rd505;
ld.shared.f32 %f403, [%rd44];
ld.shared.f32 %f404, [%rd44+512];
ld.shared.f32 %f405, [%rd44+1024];
ld.shared.f32 %f406, [%rd44+1536];
ld.shared.f32 %f407, [%rd44+2048];
ld.shared.f32 %f408, [%rd44+2560];
ld.shared.f32 %f409, [%rd44+3072];
ld.shared.f32 %f410, [%rd44+3584];
ld.shared.f32 %f411, [%rd44+4096];
st.global.f32 [%rd506], %f403;
st.global.f32 [%rd506+512], %f404;
st.global.f32 [%rd506+1024], %f405;
st.global.f32 [%rd506+1536], %f406;
st.global.f32 [%rd506+2048], %f407;
st.global.f32 [%rd506+2560], %f408;
st.global.f32 [%rd506+3072], %f409;
st.global.f32 [%rd506+3584], %f410;
st.global.f32 [%rd506+4096], %f411;
bra.uni BB127_194;

BB127_171:
add.s64 %rd97, %rd40, %rd486;
mov.u64 %rd766, %rd38;
mov.u64 %rd765, %rd40;
setp.ge.u64	%p145, %rd40, %rd97;
mov.u64 %rd772, %rd60;
@%p145 bra BB127_194;

BB127_172:
mov.u64 %rd102, %rd772;
sub.s64 %rd103, %rd77, %rd766;
setp.gt.s64	%p146, %rd103, 4604;
shl.b64 %rd504, %rd43, 2;
add.s64 %rd104, %rd765, %rd504;
add.s64 %rd105, %rd102, %rd504;
@%p146 bra BB127_191;
bra.uni BB127_173;

BB127_191:
ld.shared.f32 %f394, [%rd104];
ld.shared.f32 %f395, [%rd104+512];
ld.shared.f32 %f396, [%rd104+1024];
ld.shared.f32 %f397, [%rd104+1536];
ld.shared.f32 %f398, [%rd104+2048];
ld.shared.f32 %f399, [%rd104+2560];
ld.shared.f32 %f400, [%rd104+3072];
ld.shared.f32 %f401, [%rd104+3584];
ld.shared.f32 %f402, [%rd104+4096];
st.global.f32 [%rd105], %f394;
st.global.f32 [%rd105+512], %f395;
st.global.f32 [%rd105+1024], %f396;
st.global.f32 [%rd105+1536], %f397;
st.global.f32 [%rd105+2048], %f398;
st.global.f32 [%rd105+2560], %f399;
st.global.f32 [%rd105+3072], %f400;
st.global.f32 [%rd105+3584], %f401;
st.global.f32 [%rd105+4096], %f402;
bra.uni BB127_192;

BB127_173:
shr.s64 %rd106, %rd103, 2;
setp.ge.s64	%p147, %rd43, %rd106;
@%p147 bra BB127_175;

ld.shared.f32 %f385, [%rd104];
st.global.f32 [%rd105], %f385;

BB127_175:
setp.ge.s64	%p148, %rd49, %rd106;
@%p148 bra BB127_177;

ld.shared.f32 %f386, [%rd104+512];
st.global.f32 [%rd105+512], %f386;

BB127_177:
setp.ge.s64	%p149, %rd50, %rd106;
@%p149 bra BB127_179;

ld.shared.f32 %f387, [%rd104+1024];
st.global.f32 [%rd105+1024], %f387;

BB127_179:
setp.ge.s64	%p150, %rd51, %rd106;
@%p150 bra BB127_181;

ld.shared.f32 %f388, [%rd104+1536];
st.global.f32 [%rd105+1536], %f388;

BB127_181:
setp.ge.s64	%p151, %rd52, %rd106;
@%p151 bra BB127_183;

ld.shared.f32 %f389, [%rd104+2048];
st.global.f32 [%rd105+2048], %f389;

BB127_183:
setp.ge.s64	%p152, %rd53, %rd106;
@%p152 bra BB127_185;

ld.shared.f32 %f390, [%rd104+2560];
st.global.f32 [%rd105+2560], %f390;

BB127_185:
setp.ge.s64	%p153, %rd54, %rd106;
@%p153 bra BB127_187;

ld.shared.f32 %f391, [%rd104+3072];
st.global.f32 [%rd105+3072], %f391;

BB127_187:
setp.ge.s64	%p154, %rd55, %rd106;
@%p154 bra BB127_189;

ld.shared.f32 %f392, [%rd104+3584];
st.global.f32 [%rd105+3584], %f392;

BB127_189:
setp.ge.s64	%p155, %rd56, %rd106;
@%p155 bra BB127_192;

ld.shared.f32 %f393, [%rd104+4096];
st.global.f32 [%rd105+4096], %f393;

BB127_192:
add.s64 %rd765, %rd765, 4608;
add.s64 %rd766, %rd766, 4608;
add.s64 %rd109, %rd102, 4608;
setp.lt.u64	%p156, %rd765, %rd97;
mov.u64 %rd772, %rd109;
@%p156 bra BB127_172;

BB127_194:
bar.sync 0;
add.s64 %rd789, %rd59, 4608;
add.s64 %rd773, %rd60, 4608;
add.s64 %rd746, %rd58, 4608;
mov.u64 %rd782, %rd746;
sub.s64 %rd507, %rd9, %rd746;
setp.gt.s64	%p157, %rd507, 0;
@%p157 bra BB127_27;
bra.uni BB127_365;

BB127_195:
setp.lt.s64	%p158, %rd39, 1;
@%p158 bra BB127_365;

mov.u32 %r161, %ctaid.x;
mov.u64 %rd768, %rd782;
cvt.s64.s32	%rd116, %r1;
mul.wide.s32 %rd130, %r1, 4;
add.s64 %rd117, %rd38, %rd130;
mul.wide.s32 %rd118, %r1, -9;
mul.lo.s32 %r79, %r1, 9;
mul.wide.s32 %rd509, %r79, 4;
add.s64 %rd119, %rd38, %rd509;
add.u64 %rd510, %SP, 0;
cvta.to.local.u64 %rd120, %rd510;
add.s64 %rd121, %rd120, 4;
add.s32 %r80, %r1, 128;
cvt.s64.s32	%rd122, %r80;
add.s32 %r81, %r1, 256;
cvt.s64.s32	%rd123, %r81;
add.s32 %r82, %r1, 384;
cvt.s64.s32	%rd124, %r82;
add.s32 %r83, %r1, 512;
cvt.s64.s32	%rd125, %r83;
add.s32 %r84, %r1, 640;
cvt.s64.s32	%rd126, %r84;
add.s32 %r85, %r1, 768;
cvt.s64.s32	%rd127, %r85;
add.s32 %r86, %r1, 896;
cvt.s64.s32	%rd128, %r86;
add.s32 %r87, %r1, 1024;
cvt.s64.s32	%rd129, %r87;
add.s32 %r11, %r1, -2;
add.s32 %r89, %r42, %r161;
cvt.s64.s32	%rd511, %r89;
mul.lo.s64 %rd512, %rd406, %rd511;
add.s64 %rd513, %rd7, %rd512;
mul.lo.s64 %rd514, %rd407, %rd513;
add.s64 %rd131, %rd514, %rd116;
mov.u64 %rd767, 0;
mov.u64 %rd771, %rd773;
mov.u64 %rd780, %rd782;
mov.u64 %rd787, %rd789;
mov.f32 %f774, %f785;

BB127_197:
mov.f32 %f77, %f774;
mov.u64 %rd785, %rd787;
mov.u64 %rd135, %rd785;
mov.u64 %rd778, %rd780;
mov.u64 %rd134, %rd778;
mov.u64 %rd133, %rd768;
sub.s64 %rd515, %rd133, %rd9;
shr.u64 %rd516, %rd515, 2;
neg.s64 %rd517, %rd516;
cvt.u32.u64	%r90, %rd517;
mov.u32 %r91, 1152;
min.s32 %r12, %r90, %r91;
setp.eq.s32	%p159, %r12, 1152;
@%p159 bra BB127_221;
bra.uni BB127_198;

BB127_221:
shl.b64 %rd524, %rd116, 2;
add.s64 %rd525, %rd135, %rd524;
ld.global.f32 %f430, [%rd525];
st.f32 [%rd117], %f430;
ld.global.f32 %f431, [%rd525+512];
st.f32 [%rd117+512], %f431;
ld.global.f32 %f432, [%rd525+1024];
st.f32 [%rd117+1024], %f432;
ld.global.f32 %f433, [%rd525+1536];
st.f32 [%rd117+1536], %f433;
ld.global.f32 %f434, [%rd525+2048];
st.f32 [%rd117+2048], %f434;
ld.global.f32 %f435, [%rd525+2560];
st.f32 [%rd117+2560], %f435;
ld.global.f32 %f436, [%rd525+3072];
st.f32 [%rd117+3072], %f436;
ld.global.f32 %f437, [%rd525+3584];
st.f32 [%rd117+3584], %f437;
ld.global.f32 %f438, [%rd525+4096];
st.f32 [%rd117+4096], %f438;
mov.u64 %rd790, 1152;
bra.uni BB127_222;

BB127_198:
cvt.s64.s32	%rd790, %r12;
setp.lt.s32	%p160, %r12, 1;
@%p160 bra BB127_222;

shl.b64 %rd518, %rd790, 2;
add.s64 %rd138, %rd134, %rd518;
mov.u64 %rd775, %rd38;
mov.u64 %rd774, %rd134;
mov.u64 %rd779, %rd134;
mov.u64 %rd786, %rd135;

BB127_200:
mov.u64 %rd144, %rd786;
mov.u64 %rd143, %rd779;
mov.u64 %rd141, %rd774;
sub.s64 %rd519, %rd141, %rd138;
shr.s64 %rd520, %rd519, 2;
neg.s64 %rd145, %rd520;
setp.gt.s64	%p161, %rd145, 1151;
shl.b64 %rd521, %rd116, 2;
add.s64 %rd146, %rd144, %rd521;
add.s64 %rd147, %rd775, %rd521;
@%p161 bra BB127_219;
bra.uni BB127_201;

BB127_219:
ld.global.f32 %f421, [%rd146];
st.f32 [%rd147], %f421;
ld.global.f32 %f422, [%rd146+512];
st.f32 [%rd147+512], %f422;
ld.global.f32 %f423, [%rd146+1024];
st.f32 [%rd147+1024], %f423;
ld.global.f32 %f424, [%rd146+1536];
st.f32 [%rd147+1536], %f424;
ld.global.f32 %f425, [%rd146+2048];
st.f32 [%rd147+2048], %f425;
ld.global.f32 %f426, [%rd146+2560];
st.f32 [%rd147+2560], %f426;
ld.global.f32 %f427, [%rd146+3072];
st.f32 [%rd147+3072], %f427;
ld.global.f32 %f428, [%rd146+3584];
st.f32 [%rd147+3584], %f428;
ld.global.f32 %f429, [%rd146+4096];
st.f32 [%rd147+4096], %f429;
bra.uni BB127_220;

BB127_201:
setp.ge.s64	%p162, %rd116, %rd145;
@%p162 bra BB127_203;

ld.global.f32 %f412, [%rd146];
st.f32 [%rd147], %f412;

BB127_203:
setp.ge.s64	%p163, %rd122, %rd145;
@%p163 bra BB127_205;

ld.global.f32 %f413, [%rd146+512];
st.f32 [%rd147+512], %f413;

BB127_205:
setp.ge.s64	%p164, %rd123, %rd145;
@%p164 bra BB127_207;

ld.global.f32 %f414, [%rd146+1024];
st.f32 [%rd147+1024], %f414;

BB127_207:
setp.ge.s64	%p165, %rd124, %rd145;
@%p165 bra BB127_209;

ld.global.f32 %f415, [%rd146+1536];
st.f32 [%rd147+1536], %f415;

BB127_209:
setp.ge.s64	%p166, %rd125, %rd145;
@%p166 bra BB127_211;

ld.global.f32 %f416, [%rd146+2048];
st.f32 [%rd147+2048], %f416;

BB127_211:
setp.ge.s64	%p167, %rd126, %rd145;
@%p167 bra BB127_213;

ld.global.f32 %f417, [%rd146+2560];
st.f32 [%rd147+2560], %f417;

BB127_213:
setp.ge.s64	%p168, %rd127, %rd145;
@%p168 bra BB127_215;

ld.global.f32 %f418, [%rd146+3072];
st.f32 [%rd147+3072], %f418;

BB127_215:
setp.ge.s64	%p169, %rd128, %rd145;
@%p169 bra BB127_217;

ld.global.f32 %f419, [%rd146+3584];
st.f32 [%rd147+3584], %f419;

BB127_217:
setp.ge.s64	%p170, %rd129, %rd145;
@%p170 bra BB127_220;

ld.global.f32 %f420, [%rd146+4096];
st.f32 [%rd147+4096], %f420;

BB127_220:
add.s64 %rd148, %rd144, 4608;
add.s64 %rd775, %rd775, 4608;
add.s64 %rd774, %rd143, 4608;
mov.u64 %rd150, %rd774;
sub.s64 %rd522, %rd138, %rd774;
setp.gt.s64	%p171, %rd522, 0;
mov.u64 %rd779, %rd150;
mov.u64 %rd786, %rd148;
@%p171 bra BB127_200;

BB127_222:
bar.sync 0;
shl.b64 %rd526, %rd790, 2;
add.s64 %rd153, %rd38, %rd526;
and.b64 %rd527, %rd790, 4611686018427387903;
cvt.u32.u64	%r13, %rd790;
add.s64 %rd528, %rd527, %rd118;
cvt.u32.u64	%r92, %rd528;
mov.u32 %r93, 9;
min.s32 %r14, %r92, %r93;
mov.u32 %r94, 0;
max.s32 %r15, %r14, %r94;
setp.gt.u32	%p172, %r15, 8;
@%p172 bra BB127_241;
bra.uni BB127_223;

BB127_241:
ld.f32 %f448, [%rd119];
st.local.f32 [%rd120], %f448;
ld.f32 %f449, [%rd119+4];
st.local.f32 [%rd120+4], %f449;
ld.f32 %f450, [%rd119+8];
st.local.f32 [%rd120+8], %f450;
ld.f32 %f451, [%rd119+12];
st.local.f32 [%rd120+12], %f451;
ld.f32 %f452, [%rd119+16];
st.local.f32 [%rd120+16], %f452;
ld.f32 %f453, [%rd119+20];
st.local.f32 [%rd120+20], %f453;
ld.f32 %f454, [%rd119+24];
st.local.f32 [%rd120+24], %f454;
ld.f32 %f455, [%rd119+28];
st.local.f32 [%rd120+28], %f455;
ld.f32 %f456, [%rd119+32];
st.local.f32 [%rd120+32], %f456;
bra.uni BB127_242;

BB127_223:
setp.lt.s32	%p173, %r14, 1;
mov.u64 %rd805, %rd120;
@%p173 bra BB127_225;

ld.f32 %f439, [%rd119];
st.local.f32 [%rd120], %f439;
mov.u64 %rd805, %rd121;

BB127_225:
mov.u64 %rd791, %rd805;
mov.u64 %rd804, %rd791;
setp.lt.s32	%p174, %r15, 2;
@%p174 bra BB127_227;

ld.f32 %f440, [%rd119+4];
st.local.f32 [%rd804], %f440;
add.s64 %rd804, %rd804, 4;

BB127_227:
mov.u64 %rd803, %rd804;
setp.lt.s32	%p175, %r15, 3;
@%p175 bra BB127_229;

ld.f32 %f441, [%rd119+8];
st.local.f32 [%rd803], %f441;
add.s64 %rd803, %rd803, 4;

BB127_229:
mov.u64 %rd802, %rd803;
setp.lt.s32	%p176, %r15, 4;
@%p176 bra BB127_231;

ld.f32 %f442, [%rd119+12];
st.local.f32 [%rd802], %f442;
add.s64 %rd802, %rd802, 4;

BB127_231:
mov.u64 %rd801, %rd802;
setp.lt.s32	%p177, %r15, 5;
@%p177 bra BB127_233;

ld.f32 %f443, [%rd119+16];
st.local.f32 [%rd801], %f443;
add.s64 %rd801, %rd801, 4;

BB127_233:
mov.u64 %rd800, %rd801;
setp.lt.s32	%p178, %r15, 6;
@%p178 bra BB127_235;

ld.f32 %f444, [%rd119+20];
st.local.f32 [%rd800], %f444;
add.s64 %rd800, %rd800, 4;

BB127_235:
mov.u64 %rd799, %rd800;
setp.lt.s32	%p179, %r15, 7;
@%p179 bra BB127_237;

ld.f32 %f445, [%rd119+24];
st.local.f32 [%rd799], %f445;
add.s64 %rd799, %rd799, 4;

BB127_237:
mov.u64 %rd798, %rd799;
setp.lt.s32	%p180, %r15, 8;
@%p180 bra BB127_239;

ld.f32 %f446, [%rd119+28];
st.local.f32 [%rd798], %f446;
add.s64 %rd798, %rd798, 4;

BB127_239:
setp.lt.s32	%p181, %r15, 9;
@%p181 bra BB127_242;

ld.f32 %f447, [%rd119+32];
st.local.f32 [%rd798], %f447;

BB127_242:
setp.eq.s32	%p182, %r15, 0;
@%p182 bra BB127_259;

ld.local.f32 %f787, [%rd120];
mul.wide.u32 %rd530, %r15, 4;
add.s64 %rd531, %rd530, 17179869180;
shr.u64 %rd532, %rd531, 2;
cvt.u32.u64	%r16, %rd532;
setp.lt.s32	%p183, %r16, 1;
@%p183 bra BB127_245;

ld.local.f32 %f458, [%rd120+4];
mul.f32 %f787, %f787, %f458;

BB127_245:
setp.lt.s32	%p184, %r16, 2;
@%p184 bra BB127_247;

ld.local.f32 %f459, [%rd120+8];
mul.f32 %f787, %f787, %f459;

BB127_247:
setp.lt.s32	%p185, %r16, 3;
@%p185 bra BB127_249;

ld.local.f32 %f460, [%rd120+12];
mul.f32 %f787, %f787, %f460;

BB127_249:
setp.lt.s32	%p186, %r16, 4;
@%p186 bra BB127_251;

ld.local.f32 %f461, [%rd120+16];
mul.f32 %f787, %f787, %f461;

BB127_251:
setp.lt.s32	%p187, %r16, 5;
@%p187 bra BB127_253;

ld.local.f32 %f462, [%rd120+20];
mul.f32 %f787, %f787, %f462;

BB127_253:
setp.lt.s32	%p188, %r16, 6;
@%p188 bra BB127_255;

ld.local.f32 %f463, [%rd120+24];
mul.f32 %f787, %f787, %f463;

BB127_255:
setp.lt.s32	%p189, %r16, 7;
@%p189 bra BB127_257;

ld.local.f32 %f464, [%rd120+28];
mul.f32 %f787, %f787, %f464;

BB127_257:
setp.lt.s32	%p190, %r16, 8;
@%p190 bra BB127_259;

ld.local.f32 %f465, [%rd120+32];
mul.f32 %f787, %f787, %f465;

BB127_259:
bar.sync 0;
@%p182 bra BB127_261;

st.f32 [%rd117], %f787;

BB127_261:
bar.sync 0;
setp.gt.s32	%p192, %r13, 1151;
mov.u32 %r164, 128;
@%p192 bra BB127_263;

add.s32 %r96, %r13, 8;
mul.hi.s32 %r97, %r96, 954437177;
shr.u32 %r98, %r97, 31;
shr.s32 %r99, %r97, 1;
add.s32 %r164, %r99, %r98;

BB127_263:
setp.eq.s32	%p193, %r164, 128;
@%p193 bra BB127_301;
bra.uni BB127_264;

BB127_301:
@%p42 bra BB127_303;

ld.f32 %f475, [%rd38];
mul.f32 %f476, %f77, %f475;
st.f32 [%rd38], %f476;

BB127_303:
setp.lt.s32	%p19, %r1, 1;
ld.f32 %f743, [%rd117];
bar.sync 0;
@%p19 bra BB127_305;

ld.f32 %f477, [%rd117+-4];
mul.f32 %f743, %f743, %f477;

BB127_305:
bar.sync 0;
st.f32 [%rd117], %f743;
bar.sync 0;
setp.lt.s32	%p223, %r1, 2;
@%p223 bra BB127_307;

ld.f32 %f478, [%rd117+-8];
mul.f32 %f743, %f743, %f478;

BB127_307:
bar.sync 0;
st.f32 [%rd117], %f743;
bar.sync 0;
setp.lt.s32	%p224, %r1, 4;
@%p224 bra BB127_309;

ld.f32 %f479, [%rd117+-16];
mul.f32 %f743, %f743, %f479;

BB127_309:
bar.sync 0;
st.f32 [%rd117], %f743;
bar.sync 0;
setp.lt.s32	%p225, %r1, 8;
@%p225 bra BB127_311;

ld.f32 %f480, [%rd117+-32];
mul.f32 %f743, %f743, %f480;

BB127_311:
bar.sync 0;
st.f32 [%rd117], %f743;
bar.sync 0;
setp.lt.s32	%p226, %r1, 16;
@%p226 bra BB127_313;

ld.f32 %f481, [%rd117+-64];
mul.f32 %f743, %f743, %f481;

BB127_313:
bar.sync 0;
st.f32 [%rd117], %f743;
bar.sync 0;
setp.lt.s32	%p227, %r1, 32;
@%p227 bra BB127_315;

ld.f32 %f482, [%rd117+-128];
mul.f32 %f743, %f743, %f482;

BB127_315:
bar.sync 0;
st.f32 [%rd117], %f743;
bar.sync 0;
setp.lt.s32	%p228, %r1, 64;
@%p228 bra BB127_317;

ld.f32 %f483, [%rd117+-256];
mul.f32 %f743, %f743, %f483;

BB127_317:
bar.sync 0;
st.f32 [%rd117], %f743;
bar.sync 0;
ld.f32 %f775, [%rd38+508];
setp.eq.s32	%p229, %r1, 0;
mov.f32 %f765, %f77;
@%p229 bra BB127_319;

ld.f32 %f765, [%rd117+-4];

BB127_319:
bar.sync 0;
st.f32 [%rd117], %f765;
bar.sync 0;
bra.uni BB127_320;

BB127_264:
@%p42 bra BB127_266;

ld.f32 %f466, [%rd38];
mul.f32 %f467, %f77, %f466;
st.f32 [%rd38], %f467;

BB127_266:
setp.ge.s32	%p195, %r1, %r164;
mov.f32 %f773, %f77;
@%p195 bra BB127_268;

ld.f32 %f95, [%rd117];
mov.f32 %f773, %f95;

BB127_268:
mov.f32 %f758, %f773;
mov.f32 %f772, %f758;
bar.sync 0;
setp.le.s32	%p196, %r1, %r164;
setp.gt.s32	%p197, %r1, 0;
and.pred %p198, %p196, %p197;
@!%p198 bra BB127_270;
bra.uni BB127_269;

BB127_269:
ld.f32 %f468, [%rd117+-4];
mul.f32 %f772, %f772, %f468;

BB127_270:
mov.f32 %f771, %f772;
bar.sync 0;
@%p195 bra BB127_272;

st.f32 [%rd117], %f771;

BB127_272:
setp.gt.s32	%p12, %r1, 1;
bar.sync 0;
setp.lt.s32	%p200, %r11, %r164;
and.pred %p201, %p200, %p12;
@!%p201 bra BB127_274;
bra.uni BB127_273;

BB127_273:
ld.f32 %f469, [%rd117+-8];
mul.f32 %f771, %f771, %f469;

BB127_274:
mov.f32 %f770, %f771;
bar.sync 0;
@%p195 bra BB127_276;

st.f32 [%rd117], %f770;

BB127_276:
setp.gt.s32	%p13, %r1, 3;
bar.sync 0;
add.s32 %r100, %r11, -2;
setp.lt.s32	%p203, %r100, %r164;
and.pred %p204, %p203, %p13;
@!%p204 bra BB127_278;
bra.uni BB127_277;

BB127_277:
ld.f32 %f470, [%rd117+-16];
mul.f32 %f770, %f770, %f470;

BB127_278:
mov.f32 %f769, %f770;
bar.sync 0;
@%p195 bra BB127_280;

st.f32 [%rd117], %f769;

BB127_280:
setp.gt.s32	%p14, %r1, 7;
bar.sync 0;
add.s32 %r101, %r11, -6;
setp.lt.s32	%p206, %r101, %r164;
and.pred %p207, %p206, %p14;
@!%p207 bra BB127_282;
bra.uni BB127_281;

BB127_281:
ld.f32 %f471, [%rd117+-32];
mul.f32 %f769, %f769, %f471;

BB127_282:
mov.f32 %f768, %f769;
bar.sync 0;
@%p195 bra BB127_284;

st.f32 [%rd117], %f768;

BB127_284:
setp.gt.s32	%p15, %r1, 15;
bar.sync 0;
add.s32 %r102, %r11, -14;
setp.lt.s32	%p209, %r102, %r164;
and.pred %p210, %p209, %p15;
@!%p210 bra BB127_286;
bra.uni BB127_285;

BB127_285:
ld.f32 %f472, [%rd117+-64];
mul.f32 %f768, %f768, %f472;

BB127_286:
mov.f32 %f767, %f768;
bar.sync 0;
@%p195 bra BB127_288;

st.f32 [%rd117], %f767;

BB127_288:
setp.gt.s32	%p16, %r1, 31;
bar.sync 0;
add.s32 %r103, %r11, -30;
setp.lt.s32	%p212, %r103, %r164;
and.pred %p213, %p212, %p16;
@!%p213 bra BB127_290;
bra.uni BB127_289;

BB127_289:
ld.f32 %f473, [%rd117+-128];
mul.f32 %f767, %f767, %f473;

BB127_290:
mov.f32 %f766, %f767;
bar.sync 0;
@%p195 bra BB127_292;

st.f32 [%rd117], %f766;

BB127_292:
setp.gt.s32	%p17, %r1, 63;
bar.sync 0;
add.s32 %r104, %r11, -62;
setp.lt.s32	%p215, %r104, %r164;
and.pred %p216, %p215, %p17;
@!%p216 bra BB127_294;
bra.uni BB127_293;

BB127_293:
ld.f32 %f474, [%rd117+-256];
mul.f32 %f766, %f766, %f474;

BB127_294:
bar.sync 0;
@%p195 bra BB127_296;

st.f32 [%rd117], %f766;

BB127_296:
setp.lt.s32	%p18, %r1, %r164;
bar.sync 0;
add.s32 %r105, %r164, -1;
mul.wide.s32 %rd533, %r105, 4;
add.s64 %rd534, %rd38, %rd533;
ld.f32 %f775, [%rd534];
not.pred %p218, %p18;
setp.eq.s32	%p219, %r1, 0;
or.pred %p220, %p219, %p218;
selp.f32	%f742, %f77, %f766, %p18;
@%p220 bra BB127_298;

ld.f32 %f742, [%rd117+-4];

BB127_298:
bar.sync 0;
@%p195 bra BB127_300;

st.f32 [%rd117], %f742;

BB127_300:
bar.sync 0;

BB127_320:
mov.f32 %f774, %f775;
@%p182 bra BB127_322;

ld.f32 %f787, [%rd117];

BB127_322:
bar.sync 0;
mul.wide.s32 %rd535, %r15, 4;
add.s64 %rd172, %rd120, %rd535;
setp.ge.u64	%p231, %rd120, %rd172;
@%p231 bra BB127_324;

ld.local.f32 %f484, [%rd120];
mul.f32 %f787, %f787, %f484;
st.f32 [%rd119], %f787;

BB127_324:
setp.ge.u64	%p232, %rd121, %rd172;
@%p232 bra BB127_326;

ld.local.f32 %f485, [%rd120+4];
mul.f32 %f787, %f787, %f485;
st.f32 [%rd119+4], %f787;

BB127_326:
add.s64 %rd536, %rd121, 4;
setp.ge.u64	%p233, %rd536, %rd172;
@%p233 bra BB127_328;

ld.local.f32 %f486, [%rd120+8];
mul.f32 %f787, %f787, %f486;
st.f32 [%rd119+8], %f787;

BB127_328:
add.s64 %rd537, %rd121, 8;
setp.ge.u64	%p234, %rd537, %rd172;
@%p234 bra BB127_330;

ld.local.f32 %f487, [%rd120+12];
mul.f32 %f787, %f787, %f487;
st.f32 [%rd119+12], %f787;

BB127_330:
add.s64 %rd538, %rd121, 12;
setp.ge.u64	%p235, %rd538, %rd172;
@%p235 bra BB127_332;

ld.local.f32 %f488, [%rd120+16];
mul.f32 %f787, %f787, %f488;
st.f32 [%rd119+16], %f787;

BB127_332:
add.s64 %rd539, %rd121, 16;
setp.ge.u64	%p236, %rd539, %rd172;
@%p236 bra BB127_334;

ld.local.f32 %f489, [%rd120+20];
mul.f32 %f787, %f787, %f489;
st.f32 [%rd119+20], %f787;

BB127_334:
add.s64 %rd540, %rd121, 20;
setp.ge.u64	%p237, %rd540, %rd172;
@%p237 bra BB127_336;

ld.local.f32 %f490, [%rd120+24];
mul.f32 %f787, %f787, %f490;
st.f32 [%rd119+24], %f787;

BB127_336:
add.s64 %rd541, %rd121, 24;
setp.ge.u64	%p238, %rd541, %rd172;
@%p238 bra BB127_338;

ld.local.f32 %f491, [%rd120+28];
mul.f32 %f787, %f787, %f491;
st.f32 [%rd119+28], %f787;

BB127_338:
add.s64 %rd542, %rd121, 28;
setp.ge.u64	%p239, %rd542, %rd172;
@%p239 bra BB127_340;

ld.local.f32 %f492, [%rd120+32];
mul.f32 %f493, %f787, %f492;
st.f32 [%rd119+32], %f493;

BB127_340:
bar.sync 0;
@%p159 bra BB127_363;
bra.uni BB127_341;

BB127_363:
shl.b64 %rd545, %rd116, 2;
add.s64 %rd546, %rd771, %rd545;
ld.f32 %f512, [%rd117];
st.global.f32 [%rd546], %f512;
ld.f32 %f513, [%rd117+512];
st.global.f32 [%rd546+512], %f513;
ld.f32 %f514, [%rd117+1024];
st.global.f32 [%rd546+1024], %f514;
ld.f32 %f515, [%rd117+1536];
st.global.f32 [%rd546+1536], %f515;
ld.f32 %f516, [%rd117+2048];
st.global.f32 [%rd546+2048], %f516;
ld.f32 %f517, [%rd117+2560];
st.global.f32 [%rd546+2560], %f517;
ld.f32 %f518, [%rd117+3072];
st.global.f32 [%rd546+3072], %f518;
ld.f32 %f519, [%rd117+3584];
st.global.f32 [%rd546+3584], %f519;
ld.f32 %f520, [%rd117+4096];
st.global.f32 [%rd546+4096], %f520;
bra.uni BB127_364;

BB127_341:
add.s64 %rd543, %rd131, %rd767;
shl.b64 %rd544, %rd543, 2;
add.s64 %rd806, %rd1, %rd544;
mov.u64 %rd807, %rd38;
setp.ge.u64	%p240, %rd38, %rd153;
@%p240 bra BB127_364;

BB127_342:
sub.s64 %rd177, %rd153, %rd807;
setp.gt.s64	%p241, %rd177, 4604;
add.s64 %rd178, %rd807, %rd130;
@%p241 bra BB127_361;
bra.uni BB127_343;

BB127_361:
ld.f32 %f503, [%rd178];
st.global.f32 [%rd806], %f503;
ld.f32 %f504, [%rd178+512];
st.global.f32 [%rd806+512], %f504;
ld.f32 %f505, [%rd178+1024];
st.global.f32 [%rd806+1024], %f505;
ld.f32 %f506, [%rd178+1536];
st.global.f32 [%rd806+1536], %f506;
ld.f32 %f507, [%rd178+2048];
st.global.f32 [%rd806+2048], %f507;
ld.f32 %f508, [%rd178+2560];
st.global.f32 [%rd806+2560], %f508;
ld.f32 %f509, [%rd178+3072];
st.global.f32 [%rd806+3072], %f509;
ld.f32 %f510, [%rd178+3584];
st.global.f32 [%rd806+3584], %f510;
ld.f32 %f511, [%rd178+4096];
st.global.f32 [%rd806+4096], %f511;
bra.uni BB127_362;

BB127_343:
shr.s64 %rd179, %rd177, 2;
setp.ge.s64	%p242, %rd116, %rd179;
@%p242 bra BB127_345;

ld.f32 %f494, [%rd178];
st.global.f32 [%rd806], %f494;

BB127_345:
setp.ge.s64	%p243, %rd122, %rd179;
@%p243 bra BB127_347;

ld.f32 %f495, [%rd178+512];
st.global.f32 [%rd806+512], %f495;

BB127_347:
setp.ge.s64	%p244, %rd123, %rd179;
@%p244 bra BB127_349;

ld.f32 %f496, [%rd178+1024];
st.global.f32 [%rd806+1024], %f496;

BB127_349:
setp.ge.s64	%p245, %rd124, %rd179;
@%p245 bra BB127_351;

ld.f32 %f497, [%rd178+1536];
st.global.f32 [%rd806+1536], %f497;

BB127_351:
setp.ge.s64	%p246, %rd125, %rd179;
@%p246 bra BB127_353;

ld.f32 %f498, [%rd178+2048];
st.global.f32 [%rd806+2048], %f498;

BB127_353:
setp.ge.s64	%p247, %rd126, %rd179;
@%p247 bra BB127_355;

ld.f32 %f499, [%rd178+2560];
st.global.f32 [%rd806+2560], %f499;

BB127_355:
setp.ge.s64	%p248, %rd127, %rd179;
@%p248 bra BB127_357;

ld.f32 %f500, [%rd178+3072];
st.global.f32 [%rd806+3072], %f500;

BB127_357:
setp.ge.s64	%p249, %rd128, %rd179;
@%p249 bra BB127_359;

ld.f32 %f501, [%rd178+3584];
st.global.f32 [%rd806+3584], %f501;

BB127_359:
setp.ge.s64	%p250, %rd129, %rd179;
@%p250 bra BB127_362;

ld.f32 %f502, [%rd178+4096];
st.global.f32 [%rd806+4096], %f502;

BB127_362:
add.s64 %rd807, %rd807, 4608;
add.s64 %rd806, %rd806, 4608;
setp.lt.u64	%p251, %rd807, %rd153;
@%p251 bra BB127_342;

BB127_364:
bar.sync 0;
add.s64 %rd787, %rd135, 4608;
add.s64 %rd771, %rd771, 4608;
add.s64 %rd768, %rd134, 4608;
mov.u64 %rd780, %rd768;
sub.s64 %rd547, %rd9, %rd768;
setp.gt.s64	%p252, %rd547, 0;
add.s64 %rd767, %rd767, 1152;
@%p252 bra BB127_197;

BB127_365:
@%p42 bra BB127_381;


	{ 
.reg .pred p; 
isspacep.shared p, %rd38; 
selp.u32 %r106, 1, 0, p; 
} 


	setp.eq.s32	%p254, %r106, 0;
@%p254 bra BB127_380;

mov.u64 %rd549, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd550, %rd549;
sub.s64 %rd188, %rd38, %rd550;
setp.eq.s64	%p255, %rd38, 0;
@%p255 bra BB127_381;

add.s64 %rd551, %rd188, -16;
add.s64 %rd553, %rd549, %rd551;
add.s64 %rd190, %rd550, %rd551;
ld.shared.u8 %rs34, [%rd553];
or.b16 %rs35, %rs34, 1;
st.shared.u8 [%rd553], %rs35;
ld.shared.u64 %rd191, [%rd553+8];
setp.eq.s64	%p256, %rd191, 0;
mov.u64 %rd811, %rd190;
@%p256 bra BB127_374;

mov.u64 %rd192, %rd190;
ld.u8 %rs36, [%rd191];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p257, %rs37, 1;
mov.u64 %rd811, %rd192;
@!%p257 bra BB127_374;
bra.uni BB127_370;

BB127_370:
ld.u64 %rd194, [%rd191];
shr.u64 %rd195, %rd194, 1;
add.s64 %rd196, %rd191, 16;
add.s64 %rd197, %rd196, %rd195;
ld.shared.u64 %rd555, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p258, %rd197, %rd555;
mov.u64 %rd811, %rd191;
@%p258 bra BB127_374;

ld.u8 %rs38, [%rd197];
and.b16 %rs39, %rs38, 1;
setp.eq.b16	%p259, %rs39, 1;
mov.u64 %rd808, %rd191;
mov.u64 %rd811, %rd808;
@!%p259 bra BB127_374;
bra.uni BB127_372;

BB127_372:
ld.u64 %rd556, [%rd197];
shr.u64 %rd557, %rd556, 1;
add.s64 %rd558, %rd557, %rd195;
add.s64 %rd559, %rd558, 16;
shl.b64 %rd560, %rd559, 1;
and.b64 %rd561, %rd194, 1;
or.b64 %rd562, %rd560, %rd561;
st.u64 [%rd191], %rd562;
and.b64 %rd198, %rd559, 9223372036854775807;
add.s64 %rd563, %rd196, %rd198;
ld.shared.u64 %rd564, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p260, %rd563, %rd564;
mov.u64 %rd809, %rd191;
mov.u64 %rd811, %rd809;
@%p260 bra BB127_374;

add.s64 %rd565, %rd198, %rd196;
st.u64 [%rd565+8], %rd191;
mov.u64 %rd811, %rd191;

BB127_374:
ld.u64 %rd201, [%rd811];
shr.u64 %rd202, %rd201, 1;
add.s64 %rd203, %rd811, 16;
add.s64 %rd204, %rd203, %rd202;
ld.shared.u64 %rd566, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p261, %rd204, %rd566;
@%p261 bra BB127_378;

ld.u8 %rs40, [%rd204];
and.b16 %rs41, %rs40, 1;
setp.eq.b16	%p262, %rs41, 1;
@!%p262 bra BB127_381;
bra.uni BB127_376;

BB127_376:
ld.u64 %rd567, [%rd204];
shr.u64 %rd568, %rd567, 1;
add.s64 %rd569, %rd568, %rd202;
add.s64 %rd570, %rd569, 16;
shl.b64 %rd571, %rd570, 1;
and.b64 %rd572, %rd201, 1;
or.b64 %rd573, %rd571, %rd572;
st.u64 [%rd811], %rd573;
and.b64 %rd205, %rd570, 9223372036854775807;
add.s64 %rd574, %rd203, %rd205;
ld.shared.u64 %rd575, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p263, %rd574, %rd575;
@%p263 bra BB127_381;

add.s64 %rd576, %rd205, %rd203;
st.u64 [%rd576+8], %rd811;
bra.uni BB127_381;

BB127_380:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd38;
call.uni 
free, 
(
param0
);


	}

BB127_381:
bar.sync 0;
bra.uni BB127_764;

BB127_393:
mov.u64 %rd588, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd589, %rd588;
sub.s64 %rd590, %rd206, %rd589;
add.s64 %rd591, %rd590, 4624;
ld.shared.u64 %rd592, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p275, %rd591, %rd592;
mov.u64 %rd821, -1;
mov.u64 %rd822, %rd206;
@%p275 bra BB127_395;

add.s64 %rd217, %rd206, 4624;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd217;
mov.u64 %rd821, %rd217;
mov.u64 %rd822, %rd217;

BB127_395:
mov.u64 %rd218, %rd822;
setp.eq.s64	%p276, %rd821, -1;
@%p276 bra BB127_397;

mov.u64 %rd593, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd594, %rd593;
sub.s64 %rd595, %rd206, %rd594;
add.s64 %rd596, %rd593, %rd595;
ld.shared.u64 %rd597, [%rd596];
and.b64 %rd598, %rd597, 1;
or.b64 %rd599, %rd598, 9216;
st.shared.u64 [%rd596], %rd599;
st.shared.u64 [%rd596+8], %rd817;
mov.u16 %rs44, 0;
st.shared.u8 [%rd596], %rs44;

BB127_397:
mov.u64 %rd823, %rd206;
setp.eq.s64	%p277, %rd206, %rd218;
mov.u64 %rd824, 0;
@%p277 bra BB127_403;

BB127_402:
add.s64 %rd824, %rd823, 16;

BB127_403:
mov.u64 %rd825, %rd824;
setp.ne.s64	%p280, %rd824, 0;
@%p280 bra BB127_405;

mov.u64 %rd615, 4608;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd615;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd825, [retval0+0];


	}

BB127_405:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd825;

BB127_406:
ld.param.u64 %rd731, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIfEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIfNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIfENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd730, %rd731;
add.s64 %rd618, %rd426, 4;
add.s64 %rd869, %rd730, %rd618;
add.s64 %rd862, %rd731, %rd618;
add.s64 %rd853, %rd1, %rd618;
bar.sync 0;
ld.shared.u64 %rd235, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd235; 
selp.u32 %r107, 1, 0, p; 
} 


	setp.eq.s32	%p281, %r107, 0;
sub.s64 %rd236, %rd9, %rd862;
@%p281 bra BB127_577;

setp.lt.s64	%p282, %rd236, 1;
@%p282 bra BB127_747;

mov.u64 %rd620, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd621, %rd620;
sub.s64 %rd622, %rd235, %rd621;
add.s64 %rd237, %rd620, %rd622;
mov.u64 %rd826, %rd862;
cvt.s64.s32	%rd240, %r1;
mul.wide.s32 %rd623, %r1, 4;
add.s64 %rd241, %rd237, %rd623;
mul.wide.s32 %rd242, %r1, -9;
mul.lo.s32 %r108, %r1, 9;
mul.wide.s32 %rd624, %r108, 4;
add.s64 %rd243, %rd237, %rd624;
add.u64 %rd625, %SP, 0;
cvta.to.local.u64 %rd244, %rd625;
add.s64 %rd245, %rd244, 4;
add.s32 %r109, %r1, 128;
cvt.s64.s32	%rd246, %r109;
add.s32 %r110, %r1, 256;
cvt.s64.s32	%rd247, %r110;
add.s32 %r111, %r1, 384;
cvt.s64.s32	%rd248, %r111;
add.s32 %r112, %r1, 512;
cvt.s64.s32	%rd249, %r112;
add.s32 %r113, %r1, 640;
cvt.s64.s32	%rd250, %r113;
add.s32 %r114, %r1, 768;
cvt.s64.s32	%rd251, %r114;
add.s32 %r115, %r1, 896;
cvt.s64.s32	%rd252, %r115;
add.s32 %r116, %r1, 1024;
cvt.s64.s32	%rd253, %r116;
add.s32 %r19, %r1, -2;

BB127_409:
mov.f32 %f153, %f834;
mov.u64 %rd864, %rd869;
mov.u64 %rd256, %rd864;
mov.u64 %rd857, %rd862;
mov.u64 %rd255, %rd857;
mov.u64 %rd850, %rd853;
mov.u64 %rd257, %rd850;
mov.u64 %rd254, %rd826;
sub.s64 %rd626, %rd254, %rd9;
shr.u64 %rd627, %rd626, 2;
neg.s64 %rd628, %rd627;
cvt.u32.u64	%r117, %rd628;
mov.u32 %r118, 1152;
min.s32 %r20, %r117, %r118;
setp.eq.s32	%p283, %r20, 1152;
@%p283 bra BB127_433;
bra.uni BB127_410;

BB127_433:
shl.b64 %rd635, %rd240, 2;
add.s64 %rd636, %rd256, %rd635;
ld.global.f32 %f539, [%rd636];
ld.global.f32 %f540, [%rd636+512];
ld.global.f32 %f541, [%rd636+1024];
ld.global.f32 %f542, [%rd636+1536];
ld.global.f32 %f543, [%rd636+2048];
ld.global.f32 %f544, [%rd636+2560];
ld.global.f32 %f545, [%rd636+3072];
ld.global.f32 %f546, [%rd636+3584];
ld.global.f32 %f547, [%rd636+4096];
st.shared.f32 [%rd241], %f539;
st.shared.f32 [%rd241+512], %f540;
st.shared.f32 [%rd241+1024], %f541;
st.shared.f32 [%rd241+1536], %f542;
st.shared.f32 [%rd241+2048], %f543;
st.shared.f32 [%rd241+2560], %f544;
st.shared.f32 [%rd241+3072], %f545;
st.shared.f32 [%rd241+3584], %f546;
st.shared.f32 [%rd241+4096], %f547;
mov.u64 %rd829, 1152;
bra.uni BB127_434;

BB127_410:
cvt.s64.s32	%rd829, %r20;
setp.lt.s32	%p284, %r20, 1;
@%p284 bra BB127_434;

shl.b64 %rd629, %rd829, 2;
add.s64 %rd259, %rd255, %rd629;
mov.u64 %rd828, %rd237;
mov.u64 %rd827, %rd255;
mov.u64 %rd861, %rd255;
mov.u64 %rd868, %rd256;

BB127_412:
mov.u64 %rd265, %rd868;
mov.u64 %rd264, %rd861;
mov.u64 %rd262, %rd827;
sub.s64 %rd630, %rd262, %rd259;
shr.s64 %rd631, %rd630, 2;
neg.s64 %rd266, %rd631;
setp.gt.s64	%p285, %rd266, 1151;
shl.b64 %rd632, %rd240, 2;
add.s64 %rd267, %rd265, %rd632;
add.s64 %rd268, %rd828, %rd632;
@%p285 bra BB127_431;
bra.uni BB127_413;

BB127_431:
ld.global.f32 %f530, [%rd267];
ld.global.f32 %f531, [%rd267+512];
ld.global.f32 %f532, [%rd267+1024];
ld.global.f32 %f533, [%rd267+1536];
ld.global.f32 %f534, [%rd267+2048];
ld.global.f32 %f535, [%rd267+2560];
ld.global.f32 %f536, [%rd267+3072];
ld.global.f32 %f537, [%rd267+3584];
ld.global.f32 %f538, [%rd267+4096];
st.shared.f32 [%rd268], %f530;
st.shared.f32 [%rd268+512], %f531;
st.shared.f32 [%rd268+1024], %f532;
st.shared.f32 [%rd268+1536], %f533;
st.shared.f32 [%rd268+2048], %f534;
st.shared.f32 [%rd268+2560], %f535;
st.shared.f32 [%rd268+3072], %f536;
st.shared.f32 [%rd268+3584], %f537;
st.shared.f32 [%rd268+4096], %f538;
bra.uni BB127_432;

BB127_413:
setp.ge.s64	%p286, %rd240, %rd266;
@%p286 bra BB127_415;

ld.global.f32 %f521, [%rd267];
st.shared.f32 [%rd268], %f521;

BB127_415:
setp.ge.s64	%p287, %rd246, %rd266;
@%p287 bra BB127_417;

ld.global.f32 %f522, [%rd267+512];
st.shared.f32 [%rd268+512], %f522;

BB127_417:
setp.ge.s64	%p288, %rd247, %rd266;
@%p288 bra BB127_419;

ld.global.f32 %f523, [%rd267+1024];
st.shared.f32 [%rd268+1024], %f523;

BB127_419:
setp.ge.s64	%p289, %rd248, %rd266;
@%p289 bra BB127_421;

ld.global.f32 %f524, [%rd267+1536];
st.shared.f32 [%rd268+1536], %f524;

BB127_421:
setp.ge.s64	%p290, %rd249, %rd266;
@%p290 bra BB127_423;

ld.global.f32 %f525, [%rd267+2048];
st.shared.f32 [%rd268+2048], %f525;

BB127_423:
setp.ge.s64	%p291, %rd250, %rd266;
@%p291 bra BB127_425;

ld.global.f32 %f526, [%rd267+2560];
st.shared.f32 [%rd268+2560], %f526;

BB127_425:
setp.ge.s64	%p292, %rd251, %rd266;
@%p292 bra BB127_427;

ld.global.f32 %f527, [%rd267+3072];
st.shared.f32 [%rd268+3072], %f527;

BB127_427:
setp.ge.s64	%p293, %rd252, %rd266;
@%p293 bra BB127_429;

ld.global.f32 %f528, [%rd267+3584];
st.shared.f32 [%rd268+3584], %f528;

BB127_429:
setp.ge.s64	%p294, %rd253, %rd266;
@%p294 bra BB127_432;

ld.global.f32 %f529, [%rd267+4096];
st.shared.f32 [%rd268+4096], %f529;

BB127_432:
add.s64 %rd269, %rd265, 4608;
add.s64 %rd828, %rd828, 4608;
add.s64 %rd827, %rd264, 4608;
mov.u64 %rd271, %rd827;
sub.s64 %rd633, %rd259, %rd827;
setp.gt.s64	%p295, %rd633, 0;
mov.u64 %rd861, %rd271;
mov.u64 %rd868, %rd269;
@%p295 bra BB127_412;

BB127_434:
bar.sync 0;
shl.b64 %rd637, %rd829, 2;
add.s64 %rd274, %rd235, %rd637;
and.b64 %rd638, %rd829, 4611686018427387903;
cvt.u32.u64	%r21, %rd829;
add.s64 %rd639, %rd638, %rd242;
cvt.u32.u64	%r119, %rd639;
mov.u32 %r120, 9;
min.s32 %r22, %r119, %r120;
mov.u32 %r121, 0;
max.s32 %r23, %r22, %r121;
setp.gt.u32	%p296, %r23, 8;
@%p296 bra BB127_453;
bra.uni BB127_435;

BB127_453:
ld.shared.f32 %f557, [%rd243];
ld.shared.f32 %f558, [%rd243+4];
ld.shared.f32 %f559, [%rd243+8];
ld.shared.f32 %f560, [%rd243+12];
ld.shared.f32 %f561, [%rd243+16];
ld.shared.f32 %f562, [%rd243+20];
ld.shared.f32 %f563, [%rd243+24];
ld.shared.f32 %f564, [%rd243+28];
ld.shared.f32 %f565, [%rd243+32];
st.local.f32 [%rd244], %f557;
st.local.f32 [%rd244+4], %f558;
st.local.f32 [%rd244+8], %f559;
st.local.f32 [%rd244+12], %f560;
st.local.f32 [%rd244+16], %f561;
st.local.f32 [%rd244+20], %f562;
st.local.f32 [%rd244+24], %f563;
st.local.f32 [%rd244+28], %f564;
st.local.f32 [%rd244+32], %f565;
bra.uni BB127_454;

BB127_435:
setp.lt.s32	%p297, %r22, 1;
mov.u64 %rd844, %rd244;
@%p297 bra BB127_437;

ld.shared.f32 %f548, [%rd243];
st.local.f32 [%rd244], %f548;
mov.u64 %rd844, %rd245;

BB127_437:
mov.u64 %rd830, %rd844;
mov.u64 %rd843, %rd830;
setp.lt.s32	%p298, %r23, 2;
@%p298 bra BB127_439;

ld.shared.f32 %f549, [%rd243+4];
st.local.f32 [%rd843], %f549;
add.s64 %rd843, %rd843, 4;

BB127_439:
mov.u64 %rd842, %rd843;
setp.lt.s32	%p299, %r23, 3;
@%p299 bra BB127_441;

ld.shared.f32 %f550, [%rd243+8];
st.local.f32 [%rd842], %f550;
add.s64 %rd842, %rd842, 4;

BB127_441:
mov.u64 %rd841, %rd842;
setp.lt.s32	%p300, %r23, 4;
@%p300 bra BB127_443;

ld.shared.f32 %f551, [%rd243+12];
st.local.f32 [%rd841], %f551;
add.s64 %rd841, %rd841, 4;

BB127_443:
mov.u64 %rd840, %rd841;
setp.lt.s32	%p301, %r23, 5;
@%p301 bra BB127_445;

ld.shared.f32 %f552, [%rd243+16];
st.local.f32 [%rd840], %f552;
add.s64 %rd840, %rd840, 4;

BB127_445:
mov.u64 %rd839, %rd840;
setp.lt.s32	%p302, %r23, 6;
@%p302 bra BB127_447;

ld.shared.f32 %f553, [%rd243+20];
st.local.f32 [%rd839], %f553;
add.s64 %rd839, %rd839, 4;

BB127_447:
mov.u64 %rd838, %rd839;
setp.lt.s32	%p303, %r23, 7;
@%p303 bra BB127_449;

ld.shared.f32 %f554, [%rd243+24];
st.local.f32 [%rd838], %f554;
add.s64 %rd838, %rd838, 4;

BB127_449:
mov.u64 %rd837, %rd838;
setp.lt.s32	%p304, %r23, 8;
@%p304 bra BB127_451;

ld.shared.f32 %f555, [%rd243+28];
st.local.f32 [%rd837], %f555;
add.s64 %rd837, %rd837, 4;

BB127_451:
setp.lt.s32	%p305, %r23, 9;
@%p305 bra BB127_454;

ld.shared.f32 %f556, [%rd243+32];
st.local.f32 [%rd837], %f556;

BB127_454:
setp.eq.s32	%p306, %r23, 0;
@%p306 bra BB127_471;

ld.local.f32 %f790, [%rd244];
mul.wide.u32 %rd641, %r23, 4;
add.s64 %rd642, %rd641, 17179869180;
shr.u64 %rd643, %rd642, 2;
cvt.u32.u64	%r24, %rd643;
setp.lt.s32	%p307, %r24, 1;
@%p307 bra BB127_457;

ld.local.f32 %f567, [%rd244+4];
mul.f32 %f790, %f790, %f567;

BB127_457:
setp.lt.s32	%p308, %r24, 2;
@%p308 bra BB127_459;

ld.local.f32 %f568, [%rd244+8];
mul.f32 %f790, %f790, %f568;

BB127_459:
setp.lt.s32	%p309, %r24, 3;
@%p309 bra BB127_461;

ld.local.f32 %f569, [%rd244+12];
mul.f32 %f790, %f790, %f569;

BB127_461:
setp.lt.s32	%p310, %r24, 4;
@%p310 bra BB127_463;

ld.local.f32 %f570, [%rd244+16];
mul.f32 %f790, %f790, %f570;

BB127_463:
setp.lt.s32	%p311, %r24, 5;
@%p311 bra BB127_465;

ld.local.f32 %f571, [%rd244+20];
mul.f32 %f790, %f790, %f571;

BB127_465:
setp.lt.s32	%p312, %r24, 6;
@%p312 bra BB127_467;

ld.local.f32 %f572, [%rd244+24];
mul.f32 %f790, %f790, %f572;

BB127_467:
setp.lt.s32	%p313, %r24, 7;
@%p313 bra BB127_469;

ld.local.f32 %f573, [%rd244+28];
mul.f32 %f790, %f790, %f573;

BB127_469:
setp.lt.s32	%p314, %r24, 8;
@%p314 bra BB127_471;

ld.local.f32 %f574, [%rd244+32];
mul.f32 %f790, %f790, %f574;

BB127_471:
bar.sync 0;
@%p306 bra BB127_473;

st.shared.f32 [%rd241], %f790;

BB127_473:
bar.sync 0;
setp.gt.s32	%p316, %r21, 1151;
mov.u32 %r165, 128;
@%p316 bra BB127_475;

add.s32 %r123, %r21, 8;
mul.hi.s32 %r124, %r123, 954437177;
shr.u32 %r125, %r124, 31;
shr.s32 %r126, %r124, 1;
add.s32 %r165, %r126, %r125;

BB127_475:
setp.eq.s32	%p317, %r165, 128;
@%p317 bra BB127_513;
bra.uni BB127_476;

BB127_513:
@%p42 bra BB127_515;

ld.shared.f32 %f584, [%rd237];
mul.f32 %f585, %f153, %f584;
st.shared.f32 [%rd237], %f585;

BB127_515:
setp.lt.s32	%p31, %r1, 1;
ld.shared.f32 %f789, [%rd241];
bar.sync 0;
@%p31 bra BB127_517;

ld.shared.f32 %f586, [%rd241+-4];
mul.f32 %f789, %f789, %f586;

BB127_517:
bar.sync 0;
st.shared.f32 [%rd241], %f789;
bar.sync 0;
setp.lt.s32	%p347, %r1, 2;
@%p347 bra BB127_519;

ld.shared.f32 %f587, [%rd241+-8];
mul.f32 %f789, %f789, %f587;

BB127_519:
bar.sync 0;
st.shared.f32 [%rd241], %f789;
bar.sync 0;
setp.lt.s32	%p348, %r1, 4;
@%p348 bra BB127_521;

ld.shared.f32 %f588, [%rd241+-16];
mul.f32 %f789, %f789, %f588;

BB127_521:
bar.sync 0;
st.shared.f32 [%rd241], %f789;
bar.sync 0;
setp.lt.s32	%p349, %r1, 8;
@%p349 bra BB127_523;

ld.shared.f32 %f589, [%rd241+-32];
mul.f32 %f789, %f789, %f589;

BB127_523:
bar.sync 0;
st.shared.f32 [%rd241], %f789;
bar.sync 0;
setp.lt.s32	%p350, %r1, 16;
@%p350 bra BB127_525;

ld.shared.f32 %f590, [%rd241+-64];
mul.f32 %f789, %f789, %f590;

BB127_525:
bar.sync 0;
st.shared.f32 [%rd241], %f789;
bar.sync 0;
setp.lt.s32	%p351, %r1, 32;
@%p351 bra BB127_527;

ld.shared.f32 %f591, [%rd241+-128];
mul.f32 %f789, %f789, %f591;

BB127_527:
bar.sync 0;
st.shared.f32 [%rd241], %f789;
bar.sync 0;
setp.lt.s32	%p352, %r1, 64;
@%p352 bra BB127_529;

ld.shared.f32 %f592, [%rd241+-256];
mul.f32 %f789, %f789, %f592;

BB127_529:
bar.sync 0;
st.shared.f32 [%rd241], %f789;
bar.sync 0;
ld.shared.f32 %f835, [%rd237+508];
mov.f32 %f825, %f153;
@%p21 bra BB127_531;

ld.shared.f32 %f825, [%rd241+-4];

BB127_531:
bar.sync 0;
st.shared.f32 [%rd241], %f825;
bar.sync 0;
bra.uni BB127_532;

BB127_476:
@%p42 bra BB127_478;

ld.shared.f32 %f575, [%rd237];
mul.f32 %f576, %f153, %f575;
st.shared.f32 [%rd237], %f576;

BB127_478:
setp.ge.s32	%p319, %r1, %r165;
mov.f32 %f833, %f153;
@%p319 bra BB127_480;

ld.shared.f32 %f171, [%rd241];
mov.f32 %f833, %f171;

BB127_480:
mov.f32 %f798, %f833;
mov.f32 %f832, %f798;
bar.sync 0;
setp.le.s32	%p320, %r1, %r165;
setp.gt.s32	%p321, %r1, 0;
and.pred %p322, %p320, %p321;
@!%p322 bra BB127_482;
bra.uni BB127_481;

BB127_481:
ld.shared.f32 %f577, [%rd241+-4];
mul.f32 %f832, %f832, %f577;

BB127_482:
mov.f32 %f831, %f832;
bar.sync 0;
@%p319 bra BB127_484;

st.shared.f32 [%rd241], %f831;

BB127_484:
setp.gt.s32	%p24, %r1, 1;
bar.sync 0;
setp.lt.s32	%p324, %r19, %r165;
and.pred %p325, %p324, %p24;
@!%p325 bra BB127_486;
bra.uni BB127_485;

BB127_485:
ld.shared.f32 %f578, [%rd241+-8];
mul.f32 %f831, %f831, %f578;

BB127_486:
mov.f32 %f830, %f831;
bar.sync 0;
@%p319 bra BB127_488;

st.shared.f32 [%rd241], %f830;

BB127_488:
setp.gt.s32	%p25, %r1, 3;
bar.sync 0;
add.s32 %r127, %r19, -2;
setp.lt.s32	%p327, %r127, %r165;
and.pred %p328, %p327, %p25;
@!%p328 bra BB127_490;
bra.uni BB127_489;

BB127_489:
ld.shared.f32 %f579, [%rd241+-16];
mul.f32 %f830, %f830, %f579;

BB127_490:
mov.f32 %f829, %f830;
bar.sync 0;
@%p319 bra BB127_492;

st.shared.f32 [%rd241], %f829;

BB127_492:
setp.gt.s32	%p26, %r1, 7;
bar.sync 0;
add.s32 %r128, %r19, -6;
setp.lt.s32	%p330, %r128, %r165;
and.pred %p331, %p330, %p26;
@!%p331 bra BB127_494;
bra.uni BB127_493;

BB127_493:
ld.shared.f32 %f580, [%rd241+-32];
mul.f32 %f829, %f829, %f580;

BB127_494:
mov.f32 %f828, %f829;
bar.sync 0;
@%p319 bra BB127_496;

st.shared.f32 [%rd241], %f828;

BB127_496:
setp.gt.s32	%p27, %r1, 15;
bar.sync 0;
add.s32 %r129, %r19, -14;
setp.lt.s32	%p333, %r129, %r165;
and.pred %p334, %p333, %p27;
@!%p334 bra BB127_498;
bra.uni BB127_497;

BB127_497:
ld.shared.f32 %f581, [%rd241+-64];
mul.f32 %f828, %f828, %f581;

BB127_498:
mov.f32 %f827, %f828;
bar.sync 0;
@%p319 bra BB127_500;

st.shared.f32 [%rd241], %f827;

BB127_500:
setp.gt.s32	%p28, %r1, 31;
bar.sync 0;
add.s32 %r130, %r19, -30;
setp.lt.s32	%p336, %r130, %r165;
and.pred %p337, %p336, %p28;
@!%p337 bra BB127_502;
bra.uni BB127_501;

BB127_501:
ld.shared.f32 %f582, [%rd241+-128];
mul.f32 %f827, %f827, %f582;

BB127_502:
mov.f32 %f826, %f827;
bar.sync 0;
@%p319 bra BB127_504;

st.shared.f32 [%rd241], %f826;

BB127_504:
setp.gt.s32	%p29, %r1, 63;
bar.sync 0;
add.s32 %r131, %r19, -62;
setp.lt.s32	%p339, %r131, %r165;
and.pred %p340, %p339, %p29;
@!%p340 bra BB127_506;
bra.uni BB127_505;

BB127_505:
ld.shared.f32 %f583, [%rd241+-256];
mul.f32 %f826, %f826, %f583;

BB127_506:
bar.sync 0;
@%p319 bra BB127_508;

st.shared.f32 [%rd241], %f826;

BB127_508:
setp.lt.s32	%p30, %r1, %r165;
bar.sync 0;
add.s32 %r132, %r165, -1;
mul.wide.s32 %rd644, %r132, 4;
add.s64 %rd645, %rd237, %rd644;
ld.shared.f32 %f835, [%rd645];
not.pred %p342, %p30;
or.pred %p344, %p21, %p342;
selp.f32	%f788, %f153, %f826, %p30;
@%p344 bra BB127_510;

ld.shared.f32 %f788, [%rd241+-4];

BB127_510:
bar.sync 0;
@%p319 bra BB127_512;

st.shared.f32 [%rd241], %f788;

BB127_512:
bar.sync 0;

BB127_532:
mov.f32 %f834, %f835;
@%p306 bra BB127_534;

ld.shared.f32 %f790, [%rd241];

BB127_534:
bar.sync 0;
mul.wide.s32 %rd646, %r23, 4;
add.s64 %rd293, %rd244, %rd646;
setp.ge.u64	%p355, %rd244, %rd293;
@%p355 bra BB127_536;

ld.local.f32 %f593, [%rd244];
mul.f32 %f790, %f790, %f593;
st.shared.f32 [%rd243], %f790;

BB127_536:
setp.ge.u64	%p356, %rd245, %rd293;
@%p356 bra BB127_538;

ld.local.f32 %f594, [%rd244+4];
mul.f32 %f790, %f790, %f594;
st.shared.f32 [%rd243+4], %f790;

BB127_538:
add.s64 %rd647, %rd245, 4;
setp.ge.u64	%p357, %rd647, %rd293;
@%p357 bra BB127_540;

ld.local.f32 %f595, [%rd244+8];
mul.f32 %f790, %f790, %f595;
st.shared.f32 [%rd243+8], %f790;

BB127_540:
add.s64 %rd648, %rd245, 8;
setp.ge.u64	%p358, %rd648, %rd293;
@%p358 bra BB127_542;

ld.local.f32 %f596, [%rd244+12];
mul.f32 %f790, %f790, %f596;
st.shared.f32 [%rd243+12], %f790;

BB127_542:
add.s64 %rd649, %rd245, 12;
setp.ge.u64	%p359, %rd649, %rd293;
@%p359 bra BB127_544;

ld.local.f32 %f597, [%rd244+16];
mul.f32 %f790, %f790, %f597;
st.shared.f32 [%rd243+16], %f790;

BB127_544:
add.s64 %rd650, %rd245, 16;
setp.ge.u64	%p360, %rd650, %rd293;
@%p360 bra BB127_546;

ld.local.f32 %f598, [%rd244+20];
mul.f32 %f790, %f790, %f598;
st.shared.f32 [%rd243+20], %f790;

BB127_546:
add.s64 %rd651, %rd245, 20;
setp.ge.u64	%p361, %rd651, %rd293;
@%p361 bra BB127_548;

ld.local.f32 %f599, [%rd244+24];
mul.f32 %f790, %f790, %f599;
st.shared.f32 [%rd243+24], %f790;

BB127_548:
add.s64 %rd652, %rd245, 24;
setp.ge.u64	%p362, %rd652, %rd293;
@%p362 bra BB127_550;

ld.local.f32 %f600, [%rd244+28];
mul.f32 %f790, %f790, %f600;
st.shared.f32 [%rd243+28], %f790;

BB127_550:
add.s64 %rd653, %rd245, 28;
setp.ge.u64	%p363, %rd653, %rd293;
@%p363 bra BB127_552;

ld.local.f32 %f601, [%rd244+32];
mul.f32 %f602, %f790, %f601;
st.shared.f32 [%rd243+32], %f602;

BB127_552:
bar.sync 0;
@%p283 bra BB127_575;
bra.uni BB127_553;

BB127_575:
shl.b64 %rd656, %rd240, 2;
add.s64 %rd657, %rd257, %rd656;
ld.shared.f32 %f621, [%rd241];
ld.shared.f32 %f622, [%rd241+512];
ld.shared.f32 %f623, [%rd241+1024];
ld.shared.f32 %f624, [%rd241+1536];
ld.shared.f32 %f625, [%rd241+2048];
ld.shared.f32 %f626, [%rd241+2560];
ld.shared.f32 %f627, [%rd241+3072];
ld.shared.f32 %f628, [%rd241+3584];
ld.shared.f32 %f629, [%rd241+4096];
st.global.f32 [%rd657], %f621;
st.global.f32 [%rd657+512], %f622;
st.global.f32 [%rd657+1024], %f623;
st.global.f32 [%rd657+1536], %f624;
st.global.f32 [%rd657+2048], %f625;
st.global.f32 [%rd657+2560], %f626;
st.global.f32 [%rd657+3072], %f627;
st.global.f32 [%rd657+3584], %f628;
st.global.f32 [%rd657+4096], %f629;
bra.uni BB127_576;

BB127_553:
add.s64 %rd294, %rd237, %rd637;
mov.u64 %rd846, %rd235;
mov.u64 %rd845, %rd237;
setp.ge.u64	%p364, %rd237, %rd294;
mov.u64 %rd852, %rd257;
@%p364 bra BB127_576;

BB127_554:
mov.u64 %rd299, %rd852;
sub.s64 %rd300, %rd274, %rd846;
setp.gt.s64	%p365, %rd300, 4604;
shl.b64 %rd655, %rd240, 2;
add.s64 %rd301, %rd845, %rd655;
add.s64 %rd302, %rd299, %rd655;
@%p365 bra BB127_573;
bra.uni BB127_555;

BB127_573:
ld.shared.f32 %f612, [%rd301];
ld.shared.f32 %f613, [%rd301+512];
ld.shared.f32 %f614, [%rd301+1024];
ld.shared.f32 %f615, [%rd301+1536];
ld.shared.f32 %f616, [%rd301+2048];
ld.shared.f32 %f617, [%rd301+2560];
ld.shared.f32 %f618, [%rd301+3072];
ld.shared.f32 %f619, [%rd301+3584];
ld.shared.f32 %f620, [%rd301+4096];
st.global.f32 [%rd302], %f612;
st.global.f32 [%rd302+512], %f613;
st.global.f32 [%rd302+1024], %f614;
st.global.f32 [%rd302+1536], %f615;
st.global.f32 [%rd302+2048], %f616;
st.global.f32 [%rd302+2560], %f617;
st.global.f32 [%rd302+3072], %f618;
st.global.f32 [%rd302+3584], %f619;
st.global.f32 [%rd302+4096], %f620;
bra.uni BB127_574;

BB127_555:
shr.s64 %rd303, %rd300, 2;
setp.ge.s64	%p366, %rd240, %rd303;
@%p366 bra BB127_557;

ld.shared.f32 %f603, [%rd301];
st.global.f32 [%rd302], %f603;

BB127_557:
setp.ge.s64	%p367, %rd246, %rd303;
@%p367 bra BB127_559;

ld.shared.f32 %f604, [%rd301+512];
st.global.f32 [%rd302+512], %f604;

BB127_559:
setp.ge.s64	%p368, %rd247, %rd303;
@%p368 bra BB127_561;

ld.shared.f32 %f605, [%rd301+1024];
st.global.f32 [%rd302+1024], %f605;

BB127_561:
setp.ge.s64	%p369, %rd248, %rd303;
@%p369 bra BB127_563;

ld.shared.f32 %f606, [%rd301+1536];
st.global.f32 [%rd302+1536], %f606;

BB127_563:
setp.ge.s64	%p370, %rd249, %rd303;
@%p370 bra BB127_565;

ld.shared.f32 %f607, [%rd301+2048];
st.global.f32 [%rd302+2048], %f607;

BB127_565:
setp.ge.s64	%p371, %rd250, %rd303;
@%p371 bra BB127_567;

ld.shared.f32 %f608, [%rd301+2560];
st.global.f32 [%rd302+2560], %f608;

BB127_567:
setp.ge.s64	%p372, %rd251, %rd303;
@%p372 bra BB127_569;

ld.shared.f32 %f609, [%rd301+3072];
st.global.f32 [%rd302+3072], %f609;

BB127_569:
setp.ge.s64	%p373, %rd252, %rd303;
@%p373 bra BB127_571;

ld.shared.f32 %f610, [%rd301+3584];
st.global.f32 [%rd302+3584], %f610;

BB127_571:
setp.ge.s64	%p374, %rd253, %rd303;
@%p374 bra BB127_574;

ld.shared.f32 %f611, [%rd301+4096];
st.global.f32 [%rd302+4096], %f611;

BB127_574:
add.s64 %rd845, %rd845, 4608;
add.s64 %rd846, %rd846, 4608;
add.s64 %rd306, %rd299, 4608;
setp.lt.u64	%p375, %rd845, %rd294;
mov.u64 %rd852, %rd306;
@%p375 bra BB127_554;

BB127_576:
bar.sync 0;
add.s64 %rd869, %rd256, 4608;
add.s64 %rd853, %rd257, 4608;
add.s64 %rd826, %rd255, 4608;
mov.u64 %rd862, %rd826;
sub.s64 %rd658, %rd9, %rd826;
setp.gt.s64	%p376, %rd658, 0;
@%p376 bra BB127_409;
bra.uni BB127_747;

BB127_577:
setp.lt.s64	%p377, %rd236, 1;
@%p377 bra BB127_747;

mov.u32 %r162, %ctaid.x;
mov.u64 %rd848, %rd862;
cvt.s64.s32	%rd313, %r1;
mul.wide.s32 %rd327, %r1, 4;
add.s64 %rd314, %rd235, %rd327;
mul.wide.s32 %rd315, %r1, -9;
mul.lo.s32 %r133, %r1, 9;
mul.wide.s32 %rd660, %r133, 4;
add.s64 %rd316, %rd235, %rd660;
add.u64 %rd661, %SP, 0;
cvta.to.local.u64 %rd317, %rd661;
add.s64 %rd318, %rd317, 4;
add.s32 %r134, %r1, 128;
cvt.s64.s32	%rd319, %r134;
add.s32 %r135, %r1, 256;
cvt.s64.s32	%rd320, %r135;
add.s32 %r136, %r1, 384;
cvt.s64.s32	%rd321, %r136;
add.s32 %r137, %r1, 512;
cvt.s64.s32	%rd322, %r137;
add.s32 %r138, %r1, 640;
cvt.s64.s32	%rd323, %r138;
add.s32 %r139, %r1, 768;
cvt.s64.s32	%rd324, %r139;
add.s32 %r140, %r1, 896;
cvt.s64.s32	%rd325, %r140;
add.s32 %r141, %r1, 1024;
cvt.s64.s32	%rd326, %r141;
add.s32 %r27, %r1, -2;
add.s32 %r143, %r42, %r162;
cvt.s64.s32	%rd662, %r143;
mul.lo.s64 %rd663, %rd406, %rd662;
add.s64 %rd664, %rd7, %rd663;
mul.lo.s64 %rd665, %rd407, %rd664;
add.s64 %rd328, %rd665, %rd313;
mov.u64 %rd847, 0;
mov.u64 %rd851, %rd853;
mov.u64 %rd860, %rd862;
mov.u64 %rd867, %rd869;
mov.f32 %f823, %f834;

BB127_579:
mov.f32 %f228, %f823;
mov.u64 %rd865, %rd867;
mov.u64 %rd332, %rd865;
mov.u64 %rd858, %rd860;
mov.u64 %rd331, %rd858;
mov.u64 %rd330, %rd848;
sub.s64 %rd666, %rd330, %rd9;
shr.u64 %rd667, %rd666, 2;
neg.s64 %rd668, %rd667;
cvt.u32.u64	%r144, %rd668;
mov.u32 %r145, 1152;
min.s32 %r28, %r144, %r145;
setp.eq.s32	%p378, %r28, 1152;
@%p378 bra BB127_603;
bra.uni BB127_580;

BB127_603:
shl.b64 %rd675, %rd313, 2;
add.s64 %rd676, %rd332, %rd675;
ld.global.f32 %f648, [%rd676];
st.f32 [%rd314], %f648;
ld.global.f32 %f649, [%rd676+512];
st.f32 [%rd314+512], %f649;
ld.global.f32 %f650, [%rd676+1024];
st.f32 [%rd314+1024], %f650;
ld.global.f32 %f651, [%rd676+1536];
st.f32 [%rd314+1536], %f651;
ld.global.f32 %f652, [%rd676+2048];
st.f32 [%rd314+2048], %f652;
ld.global.f32 %f653, [%rd676+2560];
st.f32 [%rd314+2560], %f653;
ld.global.f32 %f654, [%rd676+3072];
st.f32 [%rd314+3072], %f654;
ld.global.f32 %f655, [%rd676+3584];
st.f32 [%rd314+3584], %f655;
ld.global.f32 %f656, [%rd676+4096];
st.f32 [%rd314+4096], %f656;
mov.u64 %rd870, 1152;
bra.uni BB127_604;

BB127_580:
cvt.s64.s32	%rd870, %r28;
setp.lt.s32	%p379, %r28, 1;
@%p379 bra BB127_604;

shl.b64 %rd669, %rd870, 2;
add.s64 %rd335, %rd331, %rd669;
mov.u64 %rd855, %rd235;
mov.u64 %rd854, %rd331;
mov.u64 %rd859, %rd331;
mov.u64 %rd866, %rd332;

BB127_582:
mov.u64 %rd341, %rd866;
mov.u64 %rd340, %rd859;
mov.u64 %rd338, %rd854;
sub.s64 %rd670, %rd338, %rd335;
shr.s64 %rd671, %rd670, 2;
neg.s64 %rd342, %rd671;
setp.gt.s64	%p380, %rd342, 1151;
shl.b64 %rd672, %rd313, 2;
add.s64 %rd343, %rd341, %rd672;
add.s64 %rd344, %rd855, %rd672;
@%p380 bra BB127_601;
bra.uni BB127_583;

BB127_601:
ld.global.f32 %f639, [%rd343];
st.f32 [%rd344], %f639;
ld.global.f32 %f640, [%rd343+512];
st.f32 [%rd344+512], %f640;
ld.global.f32 %f641, [%rd343+1024];
st.f32 [%rd344+1024], %f641;
ld.global.f32 %f642, [%rd343+1536];
st.f32 [%rd344+1536], %f642;
ld.global.f32 %f643, [%rd343+2048];
st.f32 [%rd344+2048], %f643;
ld.global.f32 %f644, [%rd343+2560];
st.f32 [%rd344+2560], %f644;
ld.global.f32 %f645, [%rd343+3072];
st.f32 [%rd344+3072], %f645;
ld.global.f32 %f646, [%rd343+3584];
st.f32 [%rd344+3584], %f646;
ld.global.f32 %f647, [%rd343+4096];
st.f32 [%rd344+4096], %f647;
bra.uni BB127_602;

BB127_583:
setp.ge.s64	%p381, %rd313, %rd342;
@%p381 bra BB127_585;

ld.global.f32 %f630, [%rd343];
st.f32 [%rd344], %f630;

BB127_585:
setp.ge.s64	%p382, %rd319, %rd342;
@%p382 bra BB127_587;

ld.global.f32 %f631, [%rd343+512];
st.f32 [%rd344+512], %f631;

BB127_587:
setp.ge.s64	%p383, %rd320, %rd342;
@%p383 bra BB127_589;

ld.global.f32 %f632, [%rd343+1024];
st.f32 [%rd344+1024], %f632;

BB127_589:
setp.ge.s64	%p384, %rd321, %rd342;
@%p384 bra BB127_591;

ld.global.f32 %f633, [%rd343+1536];
st.f32 [%rd344+1536], %f633;

BB127_591:
setp.ge.s64	%p385, %rd322, %rd342;
@%p385 bra BB127_593;

ld.global.f32 %f634, [%rd343+2048];
st.f32 [%rd344+2048], %f634;

BB127_593:
setp.ge.s64	%p386, %rd323, %rd342;
@%p386 bra BB127_595;

ld.global.f32 %f635, [%rd343+2560];
st.f32 [%rd344+2560], %f635;

BB127_595:
setp.ge.s64	%p387, %rd324, %rd342;
@%p387 bra BB127_597;

ld.global.f32 %f636, [%rd343+3072];
st.f32 [%rd344+3072], %f636;

BB127_597:
setp.ge.s64	%p388, %rd325, %rd342;
@%p388 bra BB127_599;

ld.global.f32 %f637, [%rd343+3584];
st.f32 [%rd344+3584], %f637;

BB127_599:
setp.ge.s64	%p389, %rd326, %rd342;
@%p389 bra BB127_602;

ld.global.f32 %f638, [%rd343+4096];
st.f32 [%rd344+4096], %f638;

BB127_602:
add.s64 %rd345, %rd341, 4608;
add.s64 %rd855, %rd855, 4608;
add.s64 %rd854, %rd340, 4608;
mov.u64 %rd347, %rd854;
sub.s64 %rd673, %rd335, %rd854;
setp.gt.s64	%p390, %rd673, 0;
mov.u64 %rd859, %rd347;
mov.u64 %rd866, %rd345;
@%p390 bra BB127_582;

BB127_604:
bar.sync 0;
shl.b64 %rd677, %rd870, 2;
add.s64 %rd350, %rd235, %rd677;
and.b64 %rd678, %rd870, 4611686018427387903;
cvt.u32.u64	%r29, %rd870;
add.s64 %rd679, %rd678, %rd315;
cvt.u32.u64	%r146, %rd679;
mov.u32 %r147, 9;
min.s32 %r30, %r146, %r147;
mov.u32 %r148, 0;
max.s32 %r31, %r30, %r148;
setp.gt.u32	%p391, %r31, 8;
@%p391 bra BB127_623;
bra.uni BB127_605;

BB127_623:
ld.f32 %f666, [%rd316];
st.local.f32 [%rd317], %f666;
ld.f32 %f667, [%rd316+4];
st.local.f32 [%rd317+4], %f667;
ld.f32 %f668, [%rd316+8];
st.local.f32 [%rd317+8], %f668;
ld.f32 %f669, [%rd316+12];
st.local.f32 [%rd317+12], %f669;
ld.f32 %f670, [%rd316+16];
st.local.f32 [%rd317+16], %f670;
ld.f32 %f671, [%rd316+20];
st.local.f32 [%rd317+20], %f671;
ld.f32 %f672, [%rd316+24];
st.local.f32 [%rd317+24], %f672;
ld.f32 %f673, [%rd316+28];
st.local.f32 [%rd317+28], %f673;
ld.f32 %f674, [%rd316+32];
st.local.f32 [%rd317+32], %f674;
bra.uni BB127_624;

BB127_605:
setp.lt.s32	%p392, %r30, 1;
mov.u64 %rd885, %rd317;
@%p392 bra BB127_607;

ld.f32 %f657, [%rd316];
st.local.f32 [%rd317], %f657;
mov.u64 %rd885, %rd318;

BB127_607:
mov.u64 %rd871, %rd885;
mov.u64 %rd884, %rd871;
setp.lt.s32	%p393, %r31, 2;
@%p393 bra BB127_609;

ld.f32 %f658, [%rd316+4];
st.local.f32 [%rd884], %f658;
add.s64 %rd884, %rd884, 4;

BB127_609:
mov.u64 %rd883, %rd884;
setp.lt.s32	%p394, %r31, 3;
@%p394 bra BB127_611;

ld.f32 %f659, [%rd316+8];
st.local.f32 [%rd883], %f659;
add.s64 %rd883, %rd883, 4;

BB127_611:
mov.u64 %rd882, %rd883;
setp.lt.s32	%p395, %r31, 4;
@%p395 bra BB127_613;

ld.f32 %f660, [%rd316+12];
st.local.f32 [%rd882], %f660;
add.s64 %rd882, %rd882, 4;

BB127_613:
mov.u64 %rd881, %rd882;
setp.lt.s32	%p396, %r31, 5;
@%p396 bra BB127_615;

ld.f32 %f661, [%rd316+16];
st.local.f32 [%rd881], %f661;
add.s64 %rd881, %rd881, 4;

BB127_615:
mov.u64 %rd880, %rd881;
setp.lt.s32	%p397, %r31, 6;
@%p397 bra BB127_617;

ld.f32 %f662, [%rd316+20];
st.local.f32 [%rd880], %f662;
add.s64 %rd880, %rd880, 4;

BB127_617:
mov.u64 %rd879, %rd880;
setp.lt.s32	%p398, %r31, 7;
@%p398 bra BB127_619;

ld.f32 %f663, [%rd316+24];
st.local.f32 [%rd879], %f663;
add.s64 %rd879, %rd879, 4;

BB127_619:
mov.u64 %rd878, %rd879;
setp.lt.s32	%p399, %r31, 8;
@%p399 bra BB127_621;

ld.f32 %f664, [%rd316+28];
st.local.f32 [%rd878], %f664;
add.s64 %rd878, %rd878, 4;

BB127_621:
setp.lt.s32	%p400, %r31, 9;
@%p400 bra BB127_624;

ld.f32 %f665, [%rd316+32];
st.local.f32 [%rd878], %f665;

BB127_624:
setp.eq.s32	%p401, %r31, 0;
@%p401 bra BB127_641;

ld.local.f32 %f836, [%rd317];
mul.wide.u32 %rd681, %r31, 4;
add.s64 %rd682, %rd681, 17179869180;
shr.u64 %rd683, %rd682, 2;
cvt.u32.u64	%r32, %rd683;
setp.lt.s32	%p402, %r32, 1;
@%p402 bra BB127_627;

ld.local.f32 %f676, [%rd317+4];
mul.f32 %f836, %f836, %f676;

BB127_627:
setp.lt.s32	%p403, %r32, 2;
@%p403 bra BB127_629;

ld.local.f32 %f677, [%rd317+8];
mul.f32 %f836, %f836, %f677;

BB127_629:
setp.lt.s32	%p404, %r32, 3;
@%p404 bra BB127_631;

ld.local.f32 %f678, [%rd317+12];
mul.f32 %f836, %f836, %f678;

BB127_631:
setp.lt.s32	%p405, %r32, 4;
@%p405 bra BB127_633;

ld.local.f32 %f679, [%rd317+16];
mul.f32 %f836, %f836, %f679;

BB127_633:
setp.lt.s32	%p406, %r32, 5;
@%p406 bra BB127_635;

ld.local.f32 %f680, [%rd317+20];
mul.f32 %f836, %f836, %f680;

BB127_635:
setp.lt.s32	%p407, %r32, 6;
@%p407 bra BB127_637;

ld.local.f32 %f681, [%rd317+24];
mul.f32 %f836, %f836, %f681;

BB127_637:
setp.lt.s32	%p408, %r32, 7;
@%p408 bra BB127_639;

ld.local.f32 %f682, [%rd317+28];
mul.f32 %f836, %f836, %f682;

BB127_639:
setp.lt.s32	%p409, %r32, 8;
@%p409 bra BB127_641;

ld.local.f32 %f683, [%rd317+32];
mul.f32 %f836, %f836, %f683;

BB127_641:
bar.sync 0;
@%p401 bra BB127_643;

st.f32 [%rd314], %f836;

BB127_643:
bar.sync 0;
setp.gt.s32	%p411, %r29, 1151;
mov.u32 %r166, 128;
@%p411 bra BB127_645;

add.s32 %r150, %r29, 8;
mul.hi.s32 %r151, %r150, 954437177;
shr.u32 %r152, %r151, 31;
shr.s32 %r153, %r151, 1;
add.s32 %r166, %r153, %r152;

BB127_645:
setp.eq.s32	%p412, %r166, 128;
@%p412 bra BB127_683;
bra.uni BB127_646;

BB127_683:
@%p42 bra BB127_685;

ld.f32 %f693, [%rd235];
mul.f32 %f694, %f228, %f693;
st.f32 [%rd235], %f694;

BB127_685:
setp.lt.s32	%p40, %r1, 1;
ld.f32 %f792, [%rd314];
bar.sync 0;
@%p40 bra BB127_687;

ld.f32 %f695, [%rd314+-4];
mul.f32 %f792, %f792, %f695;

BB127_687:
bar.sync 0;
st.f32 [%rd314], %f792;
bar.sync 0;
setp.lt.s32	%p442, %r1, 2;
@%p442 bra BB127_689;

ld.f32 %f696, [%rd314+-8];
mul.f32 %f792, %f792, %f696;

BB127_689:
bar.sync 0;
st.f32 [%rd314], %f792;
bar.sync 0;
setp.lt.s32	%p443, %r1, 4;
@%p443 bra BB127_691;

ld.f32 %f697, [%rd314+-16];
mul.f32 %f792, %f792, %f697;

BB127_691:
bar.sync 0;
st.f32 [%rd314], %f792;
bar.sync 0;
setp.lt.s32	%p444, %r1, 8;
@%p444 bra BB127_693;

ld.f32 %f698, [%rd314+-32];
mul.f32 %f792, %f792, %f698;

BB127_693:
bar.sync 0;
st.f32 [%rd314], %f792;
bar.sync 0;
setp.lt.s32	%p445, %r1, 16;
@%p445 bra BB127_695;

ld.f32 %f699, [%rd314+-64];
mul.f32 %f792, %f792, %f699;

BB127_695:
bar.sync 0;
st.f32 [%rd314], %f792;
bar.sync 0;
setp.lt.s32	%p446, %r1, 32;
@%p446 bra BB127_697;

ld.f32 %f700, [%rd314+-128];
mul.f32 %f792, %f792, %f700;

BB127_697:
bar.sync 0;
st.f32 [%rd314], %f792;
bar.sync 0;
setp.lt.s32	%p447, %r1, 64;
@%p447 bra BB127_699;

ld.f32 %f701, [%rd314+-256];
mul.f32 %f792, %f792, %f701;

BB127_699:
bar.sync 0;
st.f32 [%rd314], %f792;
bar.sync 0;
ld.f32 %f824, [%rd235+508];
mov.f32 %f814, %f228;
@%p21 bra BB127_701;

ld.f32 %f814, [%rd314+-4];

BB127_701:
bar.sync 0;
st.f32 [%rd314], %f814;
bar.sync 0;
bra.uni BB127_702;

BB127_646:
@%p42 bra BB127_648;

ld.f32 %f684, [%rd235];
mul.f32 %f685, %f228, %f684;
st.f32 [%rd235], %f685;

BB127_648:
setp.ge.s32	%p414, %r1, %r166;
mov.f32 %f822, %f228;
@%p414 bra BB127_650;

ld.f32 %f246, [%rd314];
mov.f32 %f822, %f246;

BB127_650:
mov.f32 %f807, %f822;
mov.f32 %f821, %f807;
bar.sync 0;
setp.le.s32	%p415, %r1, %r166;
setp.gt.s32	%p416, %r1, 0;
and.pred %p417, %p415, %p416;
@!%p417 bra BB127_652;
bra.uni BB127_651;

BB127_651:
ld.f32 %f686, [%rd314+-4];
mul.f32 %f821, %f821, %f686;

BB127_652:
mov.f32 %f820, %f821;
bar.sync 0;
@%p414 bra BB127_654;

st.f32 [%rd314], %f820;

BB127_654:
setp.gt.s32	%p33, %r1, 1;
bar.sync 0;
setp.lt.s32	%p419, %r27, %r166;
and.pred %p420, %p419, %p33;
@!%p420 bra BB127_656;
bra.uni BB127_655;

BB127_655:
ld.f32 %f687, [%rd314+-8];
mul.f32 %f820, %f820, %f687;

BB127_656:
mov.f32 %f819, %f820;
bar.sync 0;
@%p414 bra BB127_658;

st.f32 [%rd314], %f819;

BB127_658:
setp.gt.s32	%p34, %r1, 3;
bar.sync 0;
add.s32 %r154, %r27, -2;
setp.lt.s32	%p422, %r154, %r166;
and.pred %p423, %p422, %p34;
@!%p423 bra BB127_660;
bra.uni BB127_659;

BB127_659:
ld.f32 %f688, [%rd314+-16];
mul.f32 %f819, %f819, %f688;

BB127_660:
mov.f32 %f818, %f819;
bar.sync 0;
@%p414 bra BB127_662;

st.f32 [%rd314], %f818;

BB127_662:
setp.gt.s32	%p35, %r1, 7;
bar.sync 0;
add.s32 %r155, %r27, -6;
setp.lt.s32	%p425, %r155, %r166;
and.pred %p426, %p425, %p35;
@!%p426 bra BB127_664;
bra.uni BB127_663;

BB127_663:
ld.f32 %f689, [%rd314+-32];
mul.f32 %f818, %f818, %f689;

BB127_664:
mov.f32 %f817, %f818;
bar.sync 0;
@%p414 bra BB127_666;

st.f32 [%rd314], %f817;

BB127_666:
setp.gt.s32	%p36, %r1, 15;
bar.sync 0;
add.s32 %r156, %r27, -14;
setp.lt.s32	%p428, %r156, %r166;
and.pred %p429, %p428, %p36;
@!%p429 bra BB127_668;
bra.uni BB127_667;

BB127_667:
ld.f32 %f690, [%rd314+-64];
mul.f32 %f817, %f817, %f690;

BB127_668:
mov.f32 %f816, %f817;
bar.sync 0;
@%p414 bra BB127_670;

st.f32 [%rd314], %f816;

BB127_670:
setp.gt.s32	%p37, %r1, 31;
bar.sync 0;
add.s32 %r157, %r27, -30;
setp.lt.s32	%p431, %r157, %r166;
and.pred %p432, %p431, %p37;
@!%p432 bra BB127_672;
bra.uni BB127_671;

BB127_671:
ld.f32 %f691, [%rd314+-128];
mul.f32 %f816, %f816, %f691;

BB127_672:
mov.f32 %f815, %f816;
bar.sync 0;
@%p414 bra BB127_674;

st.f32 [%rd314], %f815;

BB127_674:
setp.gt.s32	%p38, %r1, 63;
bar.sync 0;
add.s32 %r158, %r27, -62;
setp.lt.s32	%p434, %r158, %r166;
and.pred %p435, %p434, %p38;
@!%p435 bra BB127_676;
bra.uni BB127_675;

BB127_675:
ld.f32 %f692, [%rd314+-256];
mul.f32 %f815, %f815, %f692;

BB127_676:
bar.sync 0;
@%p414 bra BB127_678;

st.f32 [%rd314], %f815;

BB127_678:
setp.lt.s32	%p39, %r1, %r166;
bar.sync 0;
add.s32 %r159, %r166, -1;
mul.wide.s32 %rd684, %r159, 4;
add.s64 %rd685, %rd235, %rd684;
ld.f32 %f824, [%rd685];
not.pred %p437, %p39;
or.pred %p439, %p21, %p437;
selp.f32	%f791, %f228, %f815, %p39;
@%p439 bra BB127_680;

ld.f32 %f791, [%rd314+-4];

BB127_680:
bar.sync 0;
@%p414 bra BB127_682;

st.f32 [%rd314], %f791;

BB127_682:
bar.sync 0;

BB127_702:
mov.f32 %f823, %f824;
@%p401 bra BB127_704;

ld.f32 %f836, [%rd314];

BB127_704:
bar.sync 0;
mul.wide.s32 %rd686, %r31, 4;
add.s64 %rd369, %rd317, %rd686;
setp.ge.u64	%p450, %rd317, %rd369;
@%p450 bra BB127_706;

ld.local.f32 %f702, [%rd317];
mul.f32 %f836, %f836, %f702;
st.f32 [%rd316], %f836;

BB127_706:
setp.ge.u64	%p451, %rd318, %rd369;
@%p451 bra BB127_708;

ld.local.f32 %f703, [%rd317+4];
mul.f32 %f836, %f836, %f703;
st.f32 [%rd316+4], %f836;

BB127_708:
add.s64 %rd687, %rd318, 4;
setp.ge.u64	%p452, %rd687, %rd369;
@%p452 bra BB127_710;

ld.local.f32 %f704, [%rd317+8];
mul.f32 %f836, %f836, %f704;
st.f32 [%rd316+8], %f836;

BB127_710:
add.s64 %rd688, %rd318, 8;
setp.ge.u64	%p453, %rd688, %rd369;
@%p453 bra BB127_712;

ld.local.f32 %f705, [%rd317+12];
mul.f32 %f836, %f836, %f705;
st.f32 [%rd316+12], %f836;

BB127_712:
add.s64 %rd689, %rd318, 12;
setp.ge.u64	%p454, %rd689, %rd369;
@%p454 bra BB127_714;

ld.local.f32 %f706, [%rd317+16];
mul.f32 %f836, %f836, %f706;
st.f32 [%rd316+16], %f836;

BB127_714:
add.s64 %rd690, %rd318, 16;
setp.ge.u64	%p455, %rd690, %rd369;
@%p455 bra BB127_716;

ld.local.f32 %f707, [%rd317+20];
mul.f32 %f836, %f836, %f707;
st.f32 [%rd316+20], %f836;

BB127_716:
add.s64 %rd691, %rd318, 20;
setp.ge.u64	%p456, %rd691, %rd369;
@%p456 bra BB127_718;

ld.local.f32 %f708, [%rd317+24];
mul.f32 %f836, %f836, %f708;
st.f32 [%rd316+24], %f836;

BB127_718:
add.s64 %rd692, %rd318, 24;
setp.ge.u64	%p457, %rd692, %rd369;
@%p457 bra BB127_720;

ld.local.f32 %f709, [%rd317+28];
mul.f32 %f836, %f836, %f709;
st.f32 [%rd316+28], %f836;

BB127_720:
add.s64 %rd693, %rd318, 28;
setp.ge.u64	%p458, %rd693, %rd369;
@%p458 bra BB127_722;

ld.local.f32 %f710, [%rd317+32];
mul.f32 %f711, %f836, %f710;
st.f32 [%rd316+32], %f711;

BB127_722:
bar.sync 0;
@%p378 bra BB127_745;
bra.uni BB127_723;

BB127_745:
shl.b64 %rd697, %rd313, 2;
add.s64 %rd698, %rd851, %rd697;
ld.f32 %f730, [%rd314];
st.global.f32 [%rd698], %f730;
ld.f32 %f731, [%rd314+512];
st.global.f32 [%rd698+512], %f731;
ld.f32 %f732, [%rd314+1024];
st.global.f32 [%rd698+1024], %f732;
ld.f32 %f733, [%rd314+1536];
st.global.f32 [%rd698+1536], %f733;
ld.f32 %f734, [%rd314+2048];
st.global.f32 [%rd698+2048], %f734;
ld.f32 %f735, [%rd314+2560];
st.global.f32 [%rd698+2560], %f735;
ld.f32 %f736, [%rd314+3072];
st.global.f32 [%rd698+3072], %f736;
ld.f32 %f737, [%rd314+3584];
st.global.f32 [%rd698+3584], %f737;
ld.f32 %f738, [%rd314+4096];
st.global.f32 [%rd698+4096], %f738;
bra.uni BB127_746;

BB127_723:
mul.lo.s64 %rd694, %rd847, 1152;
add.s64 %rd695, %rd328, %rd694;
shl.b64 %rd696, %rd695, 2;
add.s64 %rd886, %rd1, %rd696;
mov.u64 %rd887, %rd235;
setp.ge.u64	%p459, %rd235, %rd350;
@%p459 bra BB127_746;

BB127_724:
sub.s64 %rd374, %rd350, %rd887;
setp.gt.s64	%p460, %rd374, 4604;
add.s64 %rd375, %rd887, %rd327;
@%p460 bra BB127_743;
bra.uni BB127_725;

BB127_743:
ld.f32 %f721, [%rd375];
st.global.f32 [%rd886+4], %f721;
ld.f32 %f722, [%rd375+512];
st.global.f32 [%rd886+516], %f722;
ld.f32 %f723, [%rd375+1024];
st.global.f32 [%rd886+1028], %f723;
ld.f32 %f724, [%rd375+1536];
st.global.f32 [%rd886+1540], %f724;
ld.f32 %f725, [%rd375+2048];
st.global.f32 [%rd886+2052], %f725;
ld.f32 %f726, [%rd375+2560];
st.global.f32 [%rd886+2564], %f726;
ld.f32 %f727, [%rd375+3072];
st.global.f32 [%rd886+3076], %f727;
ld.f32 %f728, [%rd375+3584];
st.global.f32 [%rd886+3588], %f728;
ld.f32 %f729, [%rd375+4096];
st.global.f32 [%rd886+4100], %f729;
bra.uni BB127_744;

BB127_725:
shr.s64 %rd376, %rd374, 2;
setp.ge.s64	%p461, %rd313, %rd376;
@%p461 bra BB127_727;

ld.f32 %f712, [%rd375];
st.global.f32 [%rd886+4], %f712;

BB127_727:
setp.ge.s64	%p462, %rd319, %rd376;
@%p462 bra BB127_729;

ld.f32 %f713, [%rd375+512];
st.global.f32 [%rd886+516], %f713;

BB127_729:
setp.ge.s64	%p463, %rd320, %rd376;
@%p463 bra BB127_731;

ld.f32 %f714, [%rd375+1024];
st.global.f32 [%rd886+1028], %f714;

BB127_731:
setp.ge.s64	%p464, %rd321, %rd376;
@%p464 bra BB127_733;

ld.f32 %f715, [%rd375+1536];
st.global.f32 [%rd886+1540], %f715;

BB127_733:
setp.ge.s64	%p465, %rd322, %rd376;
@%p465 bra BB127_735;

ld.f32 %f716, [%rd375+2048];
st.global.f32 [%rd886+2052], %f716;

BB127_735:
setp.ge.s64	%p466, %rd323, %rd376;
@%p466 bra BB127_737;

ld.f32 %f717, [%rd375+2560];
st.global.f32 [%rd886+2564], %f717;

BB127_737:
setp.ge.s64	%p467, %rd324, %rd376;
@%p467 bra BB127_739;

ld.f32 %f718, [%rd375+3072];
st.global.f32 [%rd886+3076], %f718;

BB127_739:
setp.ge.s64	%p468, %rd325, %rd376;
@%p468 bra BB127_741;

ld.f32 %f719, [%rd375+3584];
st.global.f32 [%rd886+3588], %f719;

BB127_741:
setp.ge.s64	%p469, %rd326, %rd376;
@%p469 bra BB127_744;

ld.f32 %f720, [%rd375+4096];
st.global.f32 [%rd886+4100], %f720;

BB127_744:
add.s64 %rd887, %rd887, 4608;
add.s64 %rd886, %rd886, 4608;
setp.lt.u64	%p470, %rd887, %rd350;
@%p470 bra BB127_724;

BB127_746:
bar.sync 0;
add.s64 %rd867, %rd332, 4608;
add.s64 %rd851, %rd851, 4608;
add.s64 %rd848, %rd331, 4608;
mov.u64 %rd860, %rd848;
sub.s64 %rd699, %rd9, %rd848;
setp.gt.s64	%p471, %rd699, 0;
add.s64 %rd847, %rd847, 1;
@%p471 bra BB127_579;

BB127_747:
@%p42 bra BB127_763;


	{ 
.reg .pred p; 
isspacep.shared p, %rd235; 
selp.u32 %r160, 1, 0, p; 
} 


	setp.eq.s32	%p473, %r160, 0;
@%p473 bra BB127_762;

mov.u64 %rd701, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd702, %rd701;
sub.s64 %rd385, %rd235, %rd702;
setp.eq.s64	%p474, %rd235, 0;
@%p474 bra BB127_763;

add.s64 %rd703, %rd385, -16;
add.s64 %rd705, %rd701, %rd703;
add.s64 %rd387, %rd702, %rd703;
ld.shared.u8 %rs49, [%rd705];
or.b16 %rs50, %rs49, 1;
st.shared.u8 [%rd705], %rs50;
ld.shared.u64 %rd388, [%rd705+8];
setp.eq.s64	%p475, %rd388, 0;
mov.u64 %rd891, %rd387;
@%p475 bra BB127_756;

mov.u64 %rd389, %rd387;
ld.u8 %rs51, [%rd388];
and.b16 %rs52, %rs51, 1;
setp.eq.b16	%p476, %rs52, 1;
mov.u64 %rd891, %rd389;
@!%p476 bra BB127_756;
bra.uni BB127_752;

BB127_752:
ld.u64 %rd391, [%rd388];
shr.u64 %rd392, %rd391, 1;
add.s64 %rd393, %rd388, 16;
add.s64 %rd394, %rd393, %rd392;
ld.shared.u64 %rd707, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p477, %rd394, %rd707;
mov.u64 %rd891, %rd388;
@%p477 bra BB127_756;

ld.u8 %rs53, [%rd394];
and.b16 %rs54, %rs53, 1;
setp.eq.b16	%p478, %rs54, 1;
mov.u64 %rd888, %rd388;
mov.u64 %rd891, %rd888;
@!%p478 bra BB127_756;
bra.uni BB127_754;

BB127_754:
ld.u64 %rd708, [%rd394];
shr.u64 %rd709, %rd708, 1;
add.s64 %rd710, %rd709, %rd392;
add.s64 %rd711, %rd710, 16;
shl.b64 %rd712, %rd711, 1;
and.b64 %rd713, %rd391, 1;
or.b64 %rd714, %rd712, %rd713;
st.u64 [%rd388], %rd714;
and.b64 %rd395, %rd711, 9223372036854775807;
add.s64 %rd715, %rd393, %rd395;
ld.shared.u64 %rd716, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p479, %rd715, %rd716;
mov.u64 %rd889, %rd388;
mov.u64 %rd891, %rd889;
@%p479 bra BB127_756;

add.s64 %rd717, %rd395, %rd393;
st.u64 [%rd717+8], %rd388;
mov.u64 %rd891, %rd388;

BB127_756:
ld.u64 %rd398, [%rd891];
shr.u64 %rd399, %rd398, 1;
add.s64 %rd400, %rd891, 16;
add.s64 %rd401, %rd400, %rd399;
ld.shared.u64 %rd718, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p480, %rd401, %rd718;
@%p480 bra BB127_760;

ld.u8 %rs55, [%rd401];
and.b16 %rs56, %rs55, 1;
setp.eq.b16	%p481, %rs56, 1;
@!%p481 bra BB127_763;
bra.uni BB127_758;

BB127_758:
ld.u64 %rd719, [%rd401];
shr.u64 %rd720, %rd719, 1;
add.s64 %rd721, %rd720, %rd399;
add.s64 %rd722, %rd721, 16;
shl.b64 %rd723, %rd722, 1;
and.b64 %rd724, %rd398, 1;
or.b64 %rd725, %rd723, %rd724;
st.u64 [%rd891], %rd725;
and.b64 %rd402, %rd722, 9223372036854775807;
add.s64 %rd726, %rd400, %rd402;
ld.shared.u64 %rd727, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p482, %rd726, %rd727;
@%p482 bra BB127_763;

add.s64 %rd728, %rd402, %rd400;
st.u64 [%rd728+8], %rd891;
bra.uni BB127_763;

BB127_378:
setp.lt.u64	%p264, %rd204, %rd811;
@%p264 bra BB127_381;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd811;
bra.uni BB127_381;

BB127_762:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd235;
call.uni 
free, 
(
param0
);


	}

BB127_763:
bar.sync 0;

BB127_764:
ret;

BB127_760:
setp.lt.u64	%p483, %rd401, %rd891;
@%p483 bra BB127_763;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd891;
bra.uni BB127_763;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEElSK_5AddOpIdENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEElSK_5AddOpIdENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
.maxntid 512, 1, 1
{
.local .align 8 .b8 __local_depot128[24];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<205>;
.reg .b16 %rs<39>;
.reg .b32 %r<83>;
.reg .f64 %fd<283>;
.reg .b64 %rd<435>;


mov.u64 %rd434, __local_depot128;
cvta.local.u64 %SP, %rd434;
ld.param.v2.u32 {%r25, %r26}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEElSK_5AddOpIdENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd160, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEElSK_5AddOpIdENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd161, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEElSK_5AddOpIdENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEElSK_5AddOpIdENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd161;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p26, %r1, 0;
mov.u64 %rd162, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd163, %rd162;
setp.eq.s64	%p27, %rd163, 0;
or.pred %p28, %p26, %p27;
@%p28 bra BB128_2;

cvt.s64.s32	%rd164, %r25;
mov.u32 %r29, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r29;
mov.u64 %rd165, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd166, %rd165;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd166;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd164;

BB128_2:
bar.sync 0;
bfe.s64 %rd167, %rd160, 0, 61;
setp.lt.s64	%p29, %rd167, 1;
@%p29 bra BB128_288;

ld.global.f64 %fd280, [%rd2];
bar.sync 0;
@%p26 bra BB128_5;

st.global.f64 [%rd3], %fd280;

BB128_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB128_26;
bra.uni BB128_6;

BB128_6:
ld.shared.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd379, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd386, %rd379;
setp.eq.s64	%p31, %rd5, %rd386;
mov.u64 %rd384, %rd5;
@%p31 bra BB128_10;

mov.u64 %rd385, %rd384;

BB128_8:
mov.u64 %rd381, %rd386;
mov.u64 %rd384, %rd385;
mov.u64 %rd385, %rd381;
ld.shared.u8 %rs23, [%rd379];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p32, %rs24, 1;
not.pred %p33, %p32;
ld.shared.u64 %rd10, [%rd379];
setp.lt.u64	%p34, %rd10, 24576;
or.pred %p35, %p33, %p34;
@!%p35 bra BB128_10;
bra.uni BB128_9;

BB128_9:
shr.u64 %rd170, %rd10, 1;
add.s64 %rd171, %rd379, %rd170;
add.s64 %rd379, %rd171, 16;
add.s64 %rd172, %rd385, %rd170;
add.s64 %rd386, %rd172, 16;
setp.ne.s64	%p36, %rd386, %rd5;
mov.u64 %rd384, %rd385;
@%p36 bra BB128_8;

BB128_10:
setp.eq.s64	%p38, %rd384, %rd5;
mov.pred %p204, 0;
@%p38 bra BB128_12;

ld.u64 %rd174, [%rd384];
shr.u64 %rd175, %rd174, 1;
add.s64 %rd176, %rd384, %rd175;
add.s64 %rd390, %rd176, 16;
setp.ne.s64	%p204, %rd390, %rd5;

BB128_12:
@%p204 bra BB128_18;
bra.uni BB128_13;

BB128_18:
ld.u64 %rd21, [%rd390];
and.b64 %rd191, %rd21, -32;
setp.eq.s64	%p42, %rd191, 24576;
cvt.u16.u64	%rs38, %rd21;
@%p42 bra BB128_21;

add.s64 %rd22, %rd390, 16;
ld.u64 %rd192, [%rd390+12304];
and.b64 %rd193, %rd192, 1;
add.s64 %rd194, %rd21, -24608;
and.b64 %rd195, %rd194, -2;
or.b64 %rd196, %rd193, %rd195;
st.u64 [%rd390+12304], %rd196;
st.u64 [%rd390+12312], %rd390;
cvt.u16.u64	%rs26, %rd194;
or.b16 %rs27, %rs26, 1;
and.b64 %rd197, %rd21, 1;
or.b64 %rd198, %rd197, 24576;
st.u64 [%rd390], %rd198;
st.u8 [%rd390+12304], %rs27;
ld.u64 %rd199, [%rd390+12304];
shr.u64 %rd23, %rd199, 1;
add.s64 %rd200, %rd23, %rd22;
add.s64 %rd201, %rd200, 12304;
ld.shared.u64 %rd202, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p43, %rd201, %rd202;
cvt.u16.u64	%rs28, %rd21;
and.b16 %rs38, %rs28, 1;
@%p43 bra BB128_21;

add.s64 %rd203, %rd22, 12288;
st.u64 [%rd200+12312], %rd203;
ld.u8 %rs38, [%rd390];

BB128_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd390], %rs29;
bra.uni BB128_22;

BB128_13:
mov.u64 %rd178, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd179, %rd178;
sub.s64 %rd180, %rd5, %rd179;
add.s64 %rd181, %rd180, 12304;
ld.shared.u64 %rd182, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p39, %rd181, %rd182;
mov.u64 %rd388, -1;
mov.u64 %rd389, %rd5;
@%p39 bra BB128_15;

add.s64 %rd16, %rd5, 12304;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd16;
mov.u64 %rd388, %rd16;
mov.u64 %rd389, %rd16;

BB128_15:
mov.u64 %rd17, %rd389;
setp.eq.s64	%p40, %rd388, -1;
@%p40 bra BB128_17;

mov.u64 %rd183, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd184, %rd183;
sub.s64 %rd185, %rd5, %rd184;
add.s64 %rd186, %rd183, %rd185;
ld.shared.u64 %rd187, [%rd186];
and.b64 %rd188, %rd187, 1;
or.b64 %rd189, %rd188, 24576;
st.shared.u64 [%rd186], %rd189;
st.shared.u64 [%rd186+8], %rd384;
mov.u16 %rs25, 0;
st.shared.u8 [%rd186], %rs25;

BB128_17:
mov.u64 %rd390, %rd5;
setp.eq.s64	%p41, %rd5, %rd17;
mov.u64 %rd391, 0;
@%p41 bra BB128_23;

BB128_22:
add.s64 %rd391, %rd390, 16;

BB128_23:
mov.u64 %rd392, %rd391;
setp.ne.s64	%p44, %rd391, 0;
@%p44 bra BB128_25;

mov.u64 %rd205, 12288;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd205;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd392, [retval0+0];


	}

BB128_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd392;

BB128_26:
shl.b64 %rd206, %rd160, 3;
add.s64 %rd30, %rd1, %rd206;
add.s64 %rd423, %rd2, 8;
add.s64 %rd416, %rd1, 8;
add.s64 %rd407, %rd3, 8;
bar.sync 0;
ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r30, 1, 0, p; 
} 


	setp.eq.s32	%p45, %r30, 0;
add.s64 %rd35, %rd206, -8;
@%p45 bra BB128_149;

setp.lt.s64	%p46, %rd35, 1;
@%p46 bra BB128_271;

mov.u64 %rd209, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd210, %rd209;
sub.s64 %rd211, %rd34, %rd210;
add.s64 %rd212, %rd209, %rd211;
mov.u64 %rd393, %rd416;
mul.wide.s32 %rd213, %r1, 8;
add.s64 %rd37, %rd212, %rd213;

BB128_29:
mov.f64 %fd2, %fd280;
mov.u64 %rd418, %rd423;
mov.u64 %rd40, %rd418;
mov.u64 %rd411, %rd416;
mov.u64 %rd39, %rd411;
mov.u64 %rd404, %rd407;
mov.u64 %rd41, %rd404;
mov.u64 %rd38, %rd393;
sub.s64 %rd214, %rd38, %rd30;
shr.u64 %rd215, %rd214, 3;
neg.s64 %rd216, %rd215;
cvt.u32.u64	%r31, %rd216;
mov.u32 %r32, 1536;
min.s32 %r2, %r31, %r32;
setp.eq.s32	%p47, %r2, 1536;
@%p47 bra BB128_41;
bra.uni BB128_30;

BB128_41:
add.s64 %rd244, %rd40, %rd213;
ld.global.f64 %fd126, [%rd244];
ld.global.f64 %fd127, [%rd244+4096];
ld.global.f64 %fd128, [%rd244+8192];
st.shared.f64 [%rd37], %fd126;
st.shared.f64 [%rd37+4096], %fd127;
st.shared.f64 [%rd37+8192], %fd128;
mov.u64 %rd396, 1536;
bra.uni BB128_42;

BB128_30:
cvt.s64.s32	%rd396, %r2;
setp.lt.s32	%p48, %r2, 1;
@%p48 bra BB128_42;

mov.u64 %rd394, %rd39;
mov.u64 %rd395, %rd212;
mov.u64 %rd415, %rd39;
mov.u64 %rd422, %rd40;

BB128_32:
mov.u64 %rd48, %rd422;
mov.u64 %rd47, %rd415;
mov.u64 %rd46, %rd395;
mov.u64 %rd45, %rd394;
mul.wide.s32 %rd220, %r2, 8;
add.s64 %rd221, %rd39, %rd220;
sub.s64 %rd222, %rd45, %rd221;
shr.s64 %rd223, %rd222, 3;
neg.s64 %rd49, %rd223;
setp.gt.s64	%p49, %rd49, 1535;
@%p49 bra BB128_39;
bra.uni BB128_33;

BB128_39:
add.s64 %rd237, %rd48, %rd213;
ld.global.f64 %fd123, [%rd237];
add.s64 %rd238, %rd46, %rd213;
ld.global.f64 %fd124, [%rd237+4096];
ld.global.f64 %fd125, [%rd237+8192];
st.shared.f64 [%rd238], %fd123;
st.shared.f64 [%rd238+4096], %fd124;
st.shared.f64 [%rd238+8192], %fd125;
bra.uni BB128_40;

BB128_33:
cvt.s64.s32	%rd224, %r1;
setp.ge.s64	%p50, %rd224, %rd49;
@%p50 bra BB128_35;

add.s64 %rd226, %rd48, %rd213;
ld.global.f64 %fd120, [%rd226];
add.s64 %rd227, %rd46, %rd213;
st.shared.f64 [%rd227], %fd120;

BB128_35:
add.s32 %r33, %r1, 512;
cvt.s64.s32	%rd228, %r33;
setp.ge.s64	%p51, %rd228, %rd49;
@%p51 bra BB128_37;

add.s64 %rd230, %rd48, %rd213;
ld.global.f64 %fd121, [%rd230+4096];
add.s64 %rd231, %rd46, %rd213;
st.shared.f64 [%rd231+4096], %fd121;

BB128_37:
add.s32 %r34, %r1, 1024;
cvt.s64.s32	%rd232, %r34;
setp.ge.s64	%p52, %rd232, %rd49;
@%p52 bra BB128_40;

add.s64 %rd234, %rd48, %rd213;
ld.global.f64 %fd122, [%rd234+8192];
add.s64 %rd235, %rd46, %rd213;
st.shared.f64 [%rd235+8192], %fd122;

BB128_40:
add.s64 %rd51, %rd48, 12288;
add.s64 %rd52, %rd46, 12288;
add.s64 %rd394, %rd47, 12288;
mov.u64 %rd53, %rd394;
sub.s64 %rd241, %rd221, %rd394;
setp.gt.s64	%p53, %rd241, 0;
mov.u64 %rd395, %rd52;
mov.u64 %rd415, %rd53;
mov.u64 %rd422, %rd51;
@%p53 bra BB128_32;

BB128_42:
bar.sync 0;
shl.b64 %rd247, %rd396, 3;
add.s64 %rd59, %rd34, %rd247;
sub.s64 %rd248, %rd59, %rd34;
shr.u64 %rd249, %rd248, 3;
cvt.u32.u64	%r3, %rd249;
cvt.s64.s32	%rd60, %r1;
mul.wide.s32 %rd250, %r1, -3;
add.s64 %rd251, %rd249, %rd250;
cvt.u32.u64	%r35, %rd251;
mov.u32 %r36, 3;
min.s32 %r4, %r35, %r36;
mov.u32 %r37, 0;
max.s32 %r5, %r4, %r37;
setp.gt.u32	%p54, %r5, 2;
add.u64 %rd252, %SP, 0;
cvta.to.local.u64 %rd61, %rd252;
@%p54 bra BB128_49;
bra.uni BB128_43;

BB128_49:
add.s64 %rd277, %rd209, %rd211;
mul.lo.s32 %r41, %r1, 3;
mul.wide.s32 %rd278, %r41, 8;
add.s64 %rd279, %rd277, %rd278;
ld.shared.f64 %fd132, [%rd279];
ld.shared.f64 %fd133, [%rd279+8];
ld.shared.f64 %fd134, [%rd279+16];
st.local.f64 [%rd61], %fd132;
st.local.f64 [%rd61+8], %fd133;
st.local.f64 [%rd61+16], %fd134;
bra.uni BB128_50;

BB128_43:
setp.lt.s32	%p55, %r4, 1;
mov.u64 %rd399, %rd61;
@%p55 bra BB128_45;

add.s64 %rd257, %rd209, %rd211;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd258, %r38, 8;
add.s64 %rd259, %rd257, %rd258;
ld.shared.f64 %fd129, [%rd259];
st.local.f64 [%rd61], %fd129;
add.s64 %rd64, %rd61, 8;
mov.u64 %rd399, %rd64;

BB128_45:
mov.u64 %rd397, %rd399;
mov.u64 %rd398, %rd397;
setp.lt.s32	%p56, %r5, 2;
@%p56 bra BB128_47;

add.s64 %rd265, %rd209, %rd211;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd266, %r39, 8;
add.s64 %rd267, %rd265, %rd266;
ld.shared.f64 %fd130, [%rd267+8];
st.local.f64 [%rd398], %fd130;
add.s64 %rd398, %rd398, 8;

BB128_47:
setp.lt.s32	%p57, %r5, 3;
@%p57 bra BB128_50;

add.s64 %rd271, %rd209, %rd211;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd272, %r40, 8;
add.s64 %rd273, %rd271, %rd272;
ld.shared.f64 %fd131, [%rd273+16];
st.local.f64 [%rd398], %fd131;

BB128_50:
setp.eq.s32	%p58, %r5, 0;
@%p58 bra BB128_55;

ld.local.f64 %fd228, [%rd61];
mul.wide.u32 %rd280, %r5, 8;
add.s64 %rd281, %rd280, 34359738360;
shr.u64 %rd282, %rd281, 3;
cvt.u32.u64	%r6, %rd282;
setp.lt.s32	%p59, %r6, 1;
@%p59 bra BB128_53;

ld.local.f64 %fd136, [%rd61+8];
add.f64 %fd228, %fd228, %fd136;

BB128_53:
setp.lt.s32	%p60, %r6, 2;
@%p60 bra BB128_55;

ld.local.f64 %fd137, [%rd61+16];
add.f64 %fd228, %fd228, %fd137;

BB128_55:
bar.sync 0;
@%p58 bra BB128_57;

st.shared.f64 [%rd37], %fd228;

BB128_57:
bar.sync 0;
setp.gt.s32	%p62, %r3, 1535;
mov.u32 %r81, 512;
@%p62 bra BB128_59;

add.s32 %r43, %r3, 2;
mul.hi.s32 %r44, %r43, 1431655766;
shr.u32 %r45, %r44, 31;
add.s32 %r81, %r44, %r45;

BB128_59:
add.s64 %rd400, %rd209, %rd211;
add.s64 %rd68, %rd400, %rd247;
setp.eq.s32	%p63, %r81, 512;
@%p63 bra BB128_105;
bra.uni BB128_60;

BB128_105:
@%p26 bra BB128_107;

ld.shared.f64 %fd149, [%rd400];
add.f64 %fd150, %fd2, %fd149;
st.shared.f64 [%rd400], %fd150;

BB128_107:
setp.lt.s32	%p13, %r1, 1;
ld.shared.f64 %fd227, [%rd37];
bar.sync 0;
@%p13 bra BB128_109;

ld.shared.f64 %fd151, [%rd37+-8];
add.f64 %fd227, %fd227, %fd151;

BB128_109:
bar.sync 0;
st.shared.f64 [%rd37], %fd227;
bar.sync 0;
setp.lt.s32	%p99, %r1, 2;
@%p99 bra BB128_111;

ld.shared.f64 %fd152, [%rd37+-16];
add.f64 %fd227, %fd227, %fd152;

BB128_111:
bar.sync 0;
st.shared.f64 [%rd37], %fd227;
bar.sync 0;
setp.lt.s32	%p100, %r1, 4;
@%p100 bra BB128_113;

ld.shared.f64 %fd153, [%rd37+-32];
add.f64 %fd227, %fd227, %fd153;

BB128_113:
bar.sync 0;
st.shared.f64 [%rd37], %fd227;
bar.sync 0;
setp.lt.s32	%p101, %r1, 8;
@%p101 bra BB128_115;

ld.shared.f64 %fd154, [%rd37+-64];
add.f64 %fd227, %fd227, %fd154;

BB128_115:
bar.sync 0;
st.shared.f64 [%rd37], %fd227;
bar.sync 0;
setp.lt.s32	%p102, %r1, 16;
@%p102 bra BB128_117;

ld.shared.f64 %fd155, [%rd37+-128];
add.f64 %fd227, %fd227, %fd155;

BB128_117:
bar.sync 0;
st.shared.f64 [%rd37], %fd227;
bar.sync 0;
setp.lt.s32	%p103, %r1, 32;
@%p103 bra BB128_119;

ld.shared.f64 %fd156, [%rd37+-256];
add.f64 %fd227, %fd227, %fd156;

BB128_119:
bar.sync 0;
st.shared.f64 [%rd37], %fd227;
bar.sync 0;
setp.lt.s32	%p104, %r1, 64;
@%p104 bra BB128_121;

ld.shared.f64 %fd157, [%rd37+-512];
add.f64 %fd227, %fd227, %fd157;

BB128_121:
bar.sync 0;
st.shared.f64 [%rd37], %fd227;
bar.sync 0;
setp.lt.s32	%p105, %r1, 128;
@%p105 bra BB128_123;

ld.shared.f64 %fd158, [%rd37+-1024];
add.f64 %fd227, %fd227, %fd158;

BB128_123:
bar.sync 0;
st.shared.f64 [%rd37], %fd227;
bar.sync 0;
setp.lt.s32	%p106, %r1, 256;
@%p106 bra BB128_125;

ld.shared.f64 %fd159, [%rd37+-2048];
add.f64 %fd227, %fd227, %fd159;

BB128_125:
bar.sync 0;
st.shared.f64 [%rd37], %fd227;
bar.sync 0;
ld.shared.f64 %fd281, [%rd400+4088];
mov.f64 %fd269, %fd2;
@%p1 bra BB128_127;

ld.shared.f64 %fd269, [%rd37+-8];

BB128_127:
bar.sync 0;
st.shared.f64 [%rd37], %fd269;
bar.sync 0;
bra.uni BB128_128;

BB128_60:
@%p26 bra BB128_62;

ld.shared.f64 %fd138, [%rd400];
add.f64 %fd139, %fd2, %fd138;
st.shared.f64 [%rd400], %fd139;

BB128_62:
setp.ge.s32	%p65, %r1, %r81;
mov.f64 %fd279, %fd2;
@%p65 bra BB128_64;

ld.shared.f64 %fd8, [%rd37];
mov.f64 %fd279, %fd8;

BB128_64:
mov.f64 %fd236, %fd279;
mov.f64 %fd278, %fd236;
bar.sync 0;
setp.le.s32	%p66, %r1, %r81;
setp.gt.s32	%p67, %r1, 0;
and.pred %p68, %p66, %p67;
@!%p68 bra BB128_66;
bra.uni BB128_65;

BB128_65:
ld.shared.f64 %fd140, [%rd37+-8];
add.f64 %fd278, %fd278, %fd140;

BB128_66:
mov.f64 %fd277, %fd278;
bar.sync 0;
@%p65 bra BB128_68;

st.shared.f64 [%rd37], %fd277;

BB128_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r46, %r1, -2;
setp.lt.s32	%p70, %r46, %r81;
and.pred %p71, %p70, %p4;
@!%p71 bra BB128_70;
bra.uni BB128_69;

BB128_69:
ld.shared.f64 %fd141, [%rd37+-16];
add.f64 %fd277, %fd277, %fd141;

BB128_70:
mov.f64 %fd276, %fd277;
bar.sync 0;
@%p65 bra BB128_72;

st.shared.f64 [%rd37], %fd276;

BB128_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r47, %r1, -4;
setp.lt.s32	%p73, %r47, %r81;
and.pred %p74, %p73, %p5;
@!%p74 bra BB128_74;
bra.uni BB128_73;

BB128_73:
ld.shared.f64 %fd142, [%rd37+-32];
add.f64 %fd276, %fd276, %fd142;

BB128_74:
mov.f64 %fd275, %fd276;
bar.sync 0;
@%p65 bra BB128_76;

st.shared.f64 [%rd37], %fd275;

BB128_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r48, %r1, -8;
setp.lt.s32	%p76, %r48, %r81;
and.pred %p77, %p76, %p6;
@!%p77 bra BB128_78;
bra.uni BB128_77;

BB128_77:
ld.shared.f64 %fd143, [%rd37+-64];
add.f64 %fd275, %fd275, %fd143;

BB128_78:
mov.f64 %fd274, %fd275;
bar.sync 0;
@%p65 bra BB128_80;

st.shared.f64 [%rd37], %fd274;

BB128_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r49, %r1, -16;
setp.lt.s32	%p79, %r49, %r81;
and.pred %p80, %p79, %p7;
@!%p80 bra BB128_82;
bra.uni BB128_81;

BB128_81:
ld.shared.f64 %fd144, [%rd37+-128];
add.f64 %fd274, %fd274, %fd144;

BB128_82:
mov.f64 %fd273, %fd274;
bar.sync 0;
@%p65 bra BB128_84;

st.shared.f64 [%rd37], %fd273;

BB128_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r50, %r1, -32;
setp.lt.s32	%p82, %r50, %r81;
and.pred %p83, %p82, %p8;
@!%p83 bra BB128_86;
bra.uni BB128_85;

BB128_85:
ld.shared.f64 %fd145, [%rd37+-256];
add.f64 %fd273, %fd273, %fd145;

BB128_86:
mov.f64 %fd272, %fd273;
bar.sync 0;
@%p65 bra BB128_88;

st.shared.f64 [%rd37], %fd272;

BB128_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r51, %r1, -64;
setp.lt.s32	%p85, %r51, %r81;
and.pred %p86, %p85, %p9;
@!%p86 bra BB128_90;
bra.uni BB128_89;

BB128_89:
ld.shared.f64 %fd146, [%rd37+-512];
add.f64 %fd272, %fd272, %fd146;

BB128_90:
mov.f64 %fd271, %fd272;
bar.sync 0;
@%p65 bra BB128_92;

st.shared.f64 [%rd37], %fd271;

BB128_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r52, %r1, -128;
setp.lt.s32	%p88, %r52, %r81;
and.pred %p89, %p88, %p10;
@!%p89 bra BB128_94;
bra.uni BB128_93;

BB128_93:
ld.shared.f64 %fd147, [%rd37+-1024];
add.f64 %fd271, %fd271, %fd147;

BB128_94:
mov.f64 %fd270, %fd271;
bar.sync 0;
@%p65 bra BB128_96;

st.shared.f64 [%rd37], %fd270;

BB128_96:
setp.gt.s32	%p11, %r1, 255;
bar.sync 0;
add.s32 %r53, %r1, -256;
setp.lt.s32	%p91, %r53, %r81;
and.pred %p92, %p91, %p11;
@!%p92 bra BB128_98;
bra.uni BB128_97;

BB128_97:
ld.shared.f64 %fd148, [%rd37+-2048];
add.f64 %fd270, %fd270, %fd148;

BB128_98:
bar.sync 0;
@%p65 bra BB128_100;

st.shared.f64 [%rd37], %fd270;

BB128_100:
setp.lt.s32	%p12, %r1, %r81;
bar.sync 0;
add.s32 %r54, %r81, -1;
mul.wide.s32 %rd288, %r54, 8;
add.s64 %rd289, %rd400, %rd288;
ld.shared.f64 %fd281, [%rd289];
not.pred %p94, %p12;
or.pred %p96, %p1, %p94;
selp.f64	%fd226, %fd2, %fd270, %p12;
@%p96 bra BB128_102;

ld.shared.f64 %fd226, [%rd37+-8];

BB128_102:
bar.sync 0;
@%p65 bra BB128_104;

st.shared.f64 [%rd37], %fd226;

BB128_104:
bar.sync 0;

BB128_128:
mov.f64 %fd280, %fd281;
@%p58 bra BB128_130;

ld.shared.f64 %fd228, [%rd37];

BB128_130:
bar.sync 0;
mul.wide.s32 %rd290, %r5, 8;
add.s64 %rd71, %rd61, %rd290;
setp.ge.u64	%p109, %rd61, %rd71;
@%p109 bra BB128_132;

ld.local.f64 %fd160, [%rd61];
add.f64 %fd228, %fd228, %fd160;
add.s64 %rd294, %rd209, %rd211;
mul.lo.s32 %r55, %r1, 3;
mul.wide.s32 %rd295, %r55, 8;
add.s64 %rd296, %rd294, %rd295;
st.shared.f64 [%rd296], %fd228;

BB128_132:
add.s64 %rd72, %rd61, 8;
setp.ge.u64	%p110, %rd72, %rd71;
@%p110 bra BB128_134;

ld.local.f64 %fd161, [%rd61+8];
add.f64 %fd228, %fd228, %fd161;
add.s64 %rd300, %rd209, %rd211;
mul.lo.s32 %r56, %r1, 3;
mul.wide.s32 %rd301, %r56, 8;
add.s64 %rd302, %rd300, %rd301;
st.shared.f64 [%rd302+8], %fd228;

BB128_134:
add.s64 %rd303, %rd72, 8;
setp.ge.u64	%p111, %rd303, %rd71;
@%p111 bra BB128_136;

ld.local.f64 %fd162, [%rd61+16];
add.f64 %fd163, %fd228, %fd162;
add.s64 %rd307, %rd209, %rd211;
mul.lo.s32 %r57, %r1, 3;
mul.wide.s32 %rd308, %r57, 8;
add.s64 %rd309, %rd307, %rd308;
st.shared.f64 [%rd309+16], %fd163;

BB128_136:
bar.sync 0;
@%p47 bra BB128_147;
bra.uni BB128_137;

BB128_147:
add.s64 %rd318, %rd41, %rd213;
ld.shared.f64 %fd170, [%rd37];
ld.shared.f64 %fd171, [%rd37+4096];
ld.shared.f64 %fd172, [%rd37+8192];
st.global.f64 [%rd318], %fd170;
st.global.f64 [%rd318+4096], %fd171;
st.global.f64 [%rd318+8192], %fd172;
bra.uni BB128_148;

BB128_137:
mov.u64 %rd401, %rd34;
setp.ge.u64	%p112, %rd400, %rd68;
mov.u64 %rd406, %rd41;
@%p112 bra BB128_148;

BB128_138:
mov.u64 %rd77, %rd406;
sub.s64 %rd78, %rd59, %rd401;
setp.gt.s64	%p113, %rd78, 12280;
shl.b64 %rd313, %rd60, 3;
add.s64 %rd79, %rd400, %rd313;
add.s64 %rd80, %rd77, %rd313;
@%p113 bra BB128_145;
bra.uni BB128_139;

BB128_145:
ld.shared.f64 %fd167, [%rd79];
ld.shared.f64 %fd168, [%rd79+4096];
ld.shared.f64 %fd169, [%rd79+8192];
st.global.f64 [%rd80], %fd167;
st.global.f64 [%rd80+4096], %fd168;
st.global.f64 [%rd80+8192], %fd169;
bra.uni BB128_146;

BB128_139:
shr.s64 %rd81, %rd78, 3;
setp.ge.s64	%p114, %rd60, %rd81;
@%p114 bra BB128_141;

ld.shared.f64 %fd164, [%rd79];
st.global.f64 [%rd80], %fd164;

BB128_141:
add.s32 %r58, %r1, 512;
cvt.s64.s32	%rd315, %r58;
setp.ge.s64	%p115, %rd315, %rd81;
@%p115 bra BB128_143;

ld.shared.f64 %fd165, [%rd79+4096];
st.global.f64 [%rd80+4096], %fd165;

BB128_143:
add.s32 %r59, %r1, 1024;
cvt.s64.s32	%rd316, %r59;
setp.ge.s64	%p116, %rd316, %rd81;
@%p116 bra BB128_146;

ld.shared.f64 %fd166, [%rd79+8192];
st.global.f64 [%rd80+8192], %fd166;

BB128_146:
add.s64 %rd400, %rd400, 12288;
add.s64 %rd401, %rd401, 12288;
add.s64 %rd84, %rd77, 12288;
setp.lt.u64	%p117, %rd400, %rd68;
mov.u64 %rd406, %rd84;
@%p117 bra BB128_138;

BB128_148:
bar.sync 0;
add.s64 %rd423, %rd40, 12288;
add.s64 %rd407, %rd41, 12288;
add.s64 %rd393, %rd39, 12288;
mov.u64 %rd416, %rd393;
sub.s64 %rd319, %rd30, %rd393;
setp.gt.s64	%p118, %rd319, 0;
@%p118 bra BB128_29;
bra.uni BB128_271;

BB128_149:
setp.lt.s64	%p119, %rd35, 1;
@%p119 bra BB128_271;

mov.u64 %rd402, %rd416;
cvt.s64.s32	%rd91, %r1;
mul.wide.s32 %rd99, %r1, 8;
add.s64 %rd92, %rd34, %rd99;
mul.wide.s32 %rd93, %r1, -3;
mul.lo.s32 %r60, %r1, 3;
mul.wide.s32 %rd320, %r60, 8;
add.s64 %rd94, %rd34, %rd320;
add.u64 %rd321, %SP, 0;
cvta.to.local.u64 %rd95, %rd321;
add.s64 %rd96, %rd95, 8;
add.s32 %r61, %r1, 512;
cvt.s64.s32	%rd97, %r61;
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd98, %r62;
add.s32 %r9, %r1, -2;
mov.u64 %rd405, %rd407;
mov.u64 %rd414, %rd416;
mov.u64 %rd421, %rd423;
mov.f64 %fd267, %fd280;

BB128_151:
mov.f64 %fd61, %fd267;
mov.u64 %rd419, %rd421;
mov.u64 %rd102, %rd419;
mov.u64 %rd412, %rd414;
mov.u64 %rd101, %rd412;
mov.u64 %rd100, %rd402;
sub.s64 %rd322, %rd100, %rd30;
shr.u64 %rd323, %rd322, 3;
neg.s64 %rd324, %rd323;
cvt.u32.u64	%r63, %rd324;
mov.u32 %r64, 1536;
min.s32 %r10, %r63, %r64;
setp.eq.s32	%p120, %r10, 1536;
@%p120 bra BB128_163;
bra.uni BB128_152;

BB128_163:
shl.b64 %rd331, %rd91, 3;
add.s64 %rd332, %rd102, %rd331;
ld.global.f64 %fd179, [%rd332];
st.f64 [%rd92], %fd179;
ld.global.f64 %fd180, [%rd332+4096];
st.f64 [%rd92+4096], %fd180;
ld.global.f64 %fd181, [%rd332+8192];
st.f64 [%rd92+8192], %fd181;
mov.u64 %rd424, 1536;
bra.uni BB128_164;

BB128_152:
cvt.s64.s32	%rd424, %r10;
setp.lt.s32	%p121, %r10, 1;
@%p121 bra BB128_164;

shl.b64 %rd325, %rd424, 3;
add.s64 %rd105, %rd101, %rd325;
mov.u64 %rd409, %rd34;
mov.u64 %rd408, %rd101;
mov.u64 %rd413, %rd101;
mov.u64 %rd420, %rd102;

BB128_154:
mov.u64 %rd111, %rd420;
mov.u64 %rd110, %rd413;
mov.u64 %rd108, %rd408;
sub.s64 %rd326, %rd108, %rd105;
shr.s64 %rd327, %rd326, 3;
neg.s64 %rd112, %rd327;
setp.gt.s64	%p122, %rd112, 1535;
shl.b64 %rd328, %rd91, 3;
add.s64 %rd113, %rd111, %rd328;
add.s64 %rd114, %rd409, %rd328;
@%p122 bra BB128_161;
bra.uni BB128_155;

BB128_161:
ld.global.f64 %fd176, [%rd113];
st.f64 [%rd114], %fd176;
ld.global.f64 %fd177, [%rd113+4096];
st.f64 [%rd114+4096], %fd177;
ld.global.f64 %fd178, [%rd113+8192];
st.f64 [%rd114+8192], %fd178;
bra.uni BB128_162;

BB128_155:
setp.ge.s64	%p123, %rd91, %rd112;
@%p123 bra BB128_157;

ld.global.f64 %fd173, [%rd113];
st.f64 [%rd114], %fd173;

BB128_157:
setp.ge.s64	%p124, %rd97, %rd112;
@%p124 bra BB128_159;

ld.global.f64 %fd174, [%rd113+4096];
st.f64 [%rd114+4096], %fd174;

BB128_159:
setp.ge.s64	%p125, %rd98, %rd112;
@%p125 bra BB128_162;

ld.global.f64 %fd175, [%rd113+8192];
st.f64 [%rd114+8192], %fd175;

BB128_162:
add.s64 %rd115, %rd111, 12288;
add.s64 %rd409, %rd409, 12288;
add.s64 %rd408, %rd110, 12288;
mov.u64 %rd117, %rd408;
sub.s64 %rd329, %rd105, %rd408;
setp.gt.s64	%p126, %rd329, 0;
mov.u64 %rd413, %rd117;
mov.u64 %rd420, %rd115;
@%p126 bra BB128_154;

BB128_164:
bar.sync 0;
shl.b64 %rd333, %rd424, 3;
add.s64 %rd120, %rd34, %rd333;
and.b64 %rd334, %rd424, 2305843009213693951;
cvt.u32.u64	%r11, %rd424;
add.s64 %rd335, %rd334, %rd93;
cvt.u32.u64	%r65, %rd335;
mov.u32 %r66, 3;
min.s32 %r12, %r65, %r66;
mov.u32 %r67, 0;
max.s32 %r13, %r12, %r67;
setp.gt.u32	%p127, %r13, 2;
@%p127 bra BB128_171;
bra.uni BB128_165;

BB128_171:
ld.f64 %fd185, [%rd94];
st.local.f64 [%rd95], %fd185;
ld.f64 %fd186, [%rd94+8];
st.local.f64 [%rd95+8], %fd186;
ld.f64 %fd187, [%rd94+16];
st.local.f64 [%rd95+16], %fd187;
bra.uni BB128_172;

BB128_165:
setp.lt.s32	%p128, %r12, 1;
mov.u64 %rd427, %rd95;
@%p128 bra BB128_167;

ld.f64 %fd182, [%rd94];
st.local.f64 [%rd95], %fd182;
mov.u64 %rd427, %rd96;

BB128_167:
mov.u64 %rd425, %rd427;
mov.u64 %rd426, %rd425;
setp.lt.s32	%p129, %r13, 2;
@%p129 bra BB128_169;

ld.f64 %fd183, [%rd94+8];
st.local.f64 [%rd426], %fd183;
add.s64 %rd426, %rd426, 8;

BB128_169:
setp.lt.s32	%p130, %r13, 3;
@%p130 bra BB128_172;

ld.f64 %fd184, [%rd94+16];
st.local.f64 [%rd426], %fd184;

BB128_172:
setp.eq.s32	%p131, %r13, 0;
@%p131 bra BB128_177;

ld.local.f64 %fd282, [%rd95];
mul.wide.u32 %rd337, %r13, 8;
add.s64 %rd338, %rd337, 34359738360;
shr.u64 %rd339, %rd338, 3;
cvt.u32.u64	%r14, %rd339;
setp.lt.s32	%p132, %r14, 1;
@%p132 bra BB128_175;

ld.local.f64 %fd189, [%rd95+8];
add.f64 %fd282, %fd282, %fd189;

BB128_175:
setp.lt.s32	%p133, %r14, 2;
@%p133 bra BB128_177;

ld.local.f64 %fd190, [%rd95+16];
add.f64 %fd282, %fd282, %fd190;

BB128_177:
bar.sync 0;
@%p131 bra BB128_179;

st.f64 [%rd92], %fd282;

BB128_179:
bar.sync 0;
setp.gt.s32	%p135, %r11, 1535;
mov.u32 %r82, 512;
@%p135 bra BB128_181;

add.s32 %r69, %r11, 2;
mul.hi.s32 %r70, %r69, 1431655766;
shr.u32 %r71, %r70, 31;
add.s32 %r82, %r70, %r71;

BB128_181:
setp.eq.s32	%p136, %r82, 512;
@%p136 bra BB128_227;
bra.uni BB128_182;

BB128_227:
@%p26 bra BB128_229;

ld.f64 %fd202, [%rd34];
add.f64 %fd203, %fd61, %fd202;
st.f64 [%rd34], %fd203;

BB128_229:
setp.lt.s32	%p24, %r1, 1;
ld.f64 %fd230, [%rd92];
bar.sync 0;
@%p24 bra BB128_231;

ld.f64 %fd204, [%rd92+-8];
add.f64 %fd230, %fd230, %fd204;

BB128_231:
bar.sync 0;
st.f64 [%rd92], %fd230;
bar.sync 0;
setp.lt.s32	%p172, %r1, 2;
@%p172 bra BB128_233;

ld.f64 %fd205, [%rd92+-16];
add.f64 %fd230, %fd230, %fd205;

BB128_233:
bar.sync 0;
st.f64 [%rd92], %fd230;
bar.sync 0;
setp.lt.s32	%p173, %r1, 4;
@%p173 bra BB128_235;

ld.f64 %fd206, [%rd92+-32];
add.f64 %fd230, %fd230, %fd206;

BB128_235:
bar.sync 0;
st.f64 [%rd92], %fd230;
bar.sync 0;
setp.lt.s32	%p174, %r1, 8;
@%p174 bra BB128_237;

ld.f64 %fd207, [%rd92+-64];
add.f64 %fd230, %fd230, %fd207;

BB128_237:
bar.sync 0;
st.f64 [%rd92], %fd230;
bar.sync 0;
setp.lt.s32	%p175, %r1, 16;
@%p175 bra BB128_239;

ld.f64 %fd208, [%rd92+-128];
add.f64 %fd230, %fd230, %fd208;

BB128_239:
bar.sync 0;
st.f64 [%rd92], %fd230;
bar.sync 0;
setp.lt.s32	%p176, %r1, 32;
@%p176 bra BB128_241;

ld.f64 %fd209, [%rd92+-256];
add.f64 %fd230, %fd230, %fd209;

BB128_241:
bar.sync 0;
st.f64 [%rd92], %fd230;
bar.sync 0;
setp.lt.s32	%p177, %r1, 64;
@%p177 bra BB128_243;

ld.f64 %fd210, [%rd92+-512];
add.f64 %fd230, %fd230, %fd210;

BB128_243:
bar.sync 0;
st.f64 [%rd92], %fd230;
bar.sync 0;
setp.lt.s32	%p178, %r1, 128;
@%p178 bra BB128_245;

ld.f64 %fd211, [%rd92+-1024];
add.f64 %fd230, %fd230, %fd211;

BB128_245:
bar.sync 0;
st.f64 [%rd92], %fd230;
bar.sync 0;
setp.lt.s32	%p179, %r1, 256;
@%p179 bra BB128_247;

ld.f64 %fd212, [%rd92+-2048];
add.f64 %fd230, %fd230, %fd212;

BB128_247:
bar.sync 0;
st.f64 [%rd92], %fd230;
bar.sync 0;
ld.f64 %fd268, [%rd34+4088];
mov.f64 %fd256, %fd61;
@%p1 bra BB128_249;

ld.f64 %fd256, [%rd92+-8];

BB128_249:
bar.sync 0;
st.f64 [%rd92], %fd256;
bar.sync 0;
bra.uni BB128_250;

BB128_182:
@%p26 bra BB128_184;

ld.f64 %fd191, [%rd34];
add.f64 %fd192, %fd61, %fd191;
st.f64 [%rd34], %fd192;

BB128_184:
setp.ge.s32	%p138, %r1, %r82;
mov.f64 %fd266, %fd61;
@%p138 bra BB128_186;

ld.f64 %fd67, [%rd92];
mov.f64 %fd266, %fd67;

BB128_186:
mov.f64 %fd247, %fd266;
mov.f64 %fd265, %fd247;
bar.sync 0;
setp.le.s32	%p139, %r1, %r82;
setp.gt.s32	%p140, %r1, 0;
and.pred %p141, %p139, %p140;
@!%p141 bra BB128_188;
bra.uni BB128_187;

BB128_187:
ld.f64 %fd193, [%rd92+-8];
add.f64 %fd265, %fd265, %fd193;

BB128_188:
mov.f64 %fd264, %fd265;
bar.sync 0;
@%p138 bra BB128_190;

st.f64 [%rd92], %fd264;

BB128_190:
setp.gt.s32	%p15, %r1, 1;
bar.sync 0;
setp.lt.s32	%p143, %r9, %r82;
and.pred %p144, %p143, %p15;
@!%p144 bra BB128_192;
bra.uni BB128_191;

BB128_191:
ld.f64 %fd194, [%rd92+-16];
add.f64 %fd264, %fd264, %fd194;

BB128_192:
mov.f64 %fd263, %fd264;
bar.sync 0;
@%p138 bra BB128_194;

st.f64 [%rd92], %fd263;

BB128_194:
setp.gt.s32	%p16, %r1, 3;
bar.sync 0;
add.s32 %r72, %r9, -2;
setp.lt.s32	%p146, %r72, %r82;
and.pred %p147, %p146, %p16;
@!%p147 bra BB128_196;
bra.uni BB128_195;

BB128_195:
ld.f64 %fd195, [%rd92+-32];
add.f64 %fd263, %fd263, %fd195;

BB128_196:
mov.f64 %fd262, %fd263;
bar.sync 0;
@%p138 bra BB128_198;

st.f64 [%rd92], %fd262;

BB128_198:
setp.gt.s32	%p17, %r1, 7;
bar.sync 0;
add.s32 %r73, %r9, -6;
setp.lt.s32	%p149, %r73, %r82;
and.pred %p150, %p149, %p17;
@!%p150 bra BB128_200;
bra.uni BB128_199;

BB128_199:
ld.f64 %fd196, [%rd92+-64];
add.f64 %fd262, %fd262, %fd196;

BB128_200:
mov.f64 %fd261, %fd262;
bar.sync 0;
@%p138 bra BB128_202;

st.f64 [%rd92], %fd261;

BB128_202:
setp.gt.s32	%p18, %r1, 15;
bar.sync 0;
add.s32 %r74, %r9, -14;
setp.lt.s32	%p152, %r74, %r82;
and.pred %p153, %p152, %p18;
@!%p153 bra BB128_204;
bra.uni BB128_203;

BB128_203:
ld.f64 %fd197, [%rd92+-128];
add.f64 %fd261, %fd261, %fd197;

BB128_204:
mov.f64 %fd260, %fd261;
bar.sync 0;
@%p138 bra BB128_206;

st.f64 [%rd92], %fd260;

BB128_206:
setp.gt.s32	%p19, %r1, 31;
bar.sync 0;
add.s32 %r75, %r9, -30;
setp.lt.s32	%p155, %r75, %r82;
and.pred %p156, %p155, %p19;
@!%p156 bra BB128_208;
bra.uni BB128_207;

BB128_207:
ld.f64 %fd198, [%rd92+-256];
add.f64 %fd260, %fd260, %fd198;

BB128_208:
mov.f64 %fd259, %fd260;
bar.sync 0;
@%p138 bra BB128_210;

st.f64 [%rd92], %fd259;

BB128_210:
setp.gt.s32	%p20, %r1, 63;
bar.sync 0;
add.s32 %r76, %r9, -62;
setp.lt.s32	%p158, %r76, %r82;
and.pred %p159, %p158, %p20;
@!%p159 bra BB128_212;
bra.uni BB128_211;

BB128_211:
ld.f64 %fd199, [%rd92+-512];
add.f64 %fd259, %fd259, %fd199;

BB128_212:
mov.f64 %fd258, %fd259;
bar.sync 0;
@%p138 bra BB128_214;

st.f64 [%rd92], %fd258;

BB128_214:
setp.gt.s32	%p21, %r1, 127;
bar.sync 0;
add.s32 %r77, %r9, -126;
setp.lt.s32	%p161, %r77, %r82;
and.pred %p162, %p161, %p21;
@!%p162 bra BB128_216;
bra.uni BB128_215;

BB128_215:
ld.f64 %fd200, [%rd92+-1024];
add.f64 %fd258, %fd258, %fd200;

BB128_216:
mov.f64 %fd257, %fd258;
bar.sync 0;
@%p138 bra BB128_218;

st.f64 [%rd92], %fd257;

BB128_218:
setp.gt.s32	%p22, %r1, 255;
bar.sync 0;
add.s32 %r78, %r9, -254;
setp.lt.s32	%p164, %r78, %r82;
and.pred %p165, %p164, %p22;
@!%p165 bra BB128_220;
bra.uni BB128_219;

BB128_219:
ld.f64 %fd201, [%rd92+-2048];
add.f64 %fd257, %fd257, %fd201;

BB128_220:
bar.sync 0;
@%p138 bra BB128_222;

st.f64 [%rd92], %fd257;

BB128_222:
setp.lt.s32	%p23, %r1, %r82;
bar.sync 0;
add.s32 %r79, %r82, -1;
mul.wide.s32 %rd340, %r79, 8;
add.s64 %rd341, %rd34, %rd340;
ld.f64 %fd268, [%rd341];
not.pred %p167, %p23;
or.pred %p169, %p1, %p167;
selp.f64	%fd229, %fd61, %fd257, %p23;
@%p169 bra BB128_224;

ld.f64 %fd229, [%rd92+-8];

BB128_224:
bar.sync 0;
@%p138 bra BB128_226;

st.f64 [%rd92], %fd229;

BB128_226:
bar.sync 0;

BB128_250:
mov.f64 %fd267, %fd268;
@%p131 bra BB128_252;

ld.f64 %fd282, [%rd92];

BB128_252:
bar.sync 0;
mul.wide.s32 %rd342, %r13, 8;
add.s64 %rd127, %rd95, %rd342;
setp.ge.u64	%p182, %rd95, %rd127;
@%p182 bra BB128_254;

ld.local.f64 %fd213, [%rd95];
add.f64 %fd282, %fd282, %fd213;
st.f64 [%rd94], %fd282;

BB128_254:
setp.ge.u64	%p183, %rd96, %rd127;
@%p183 bra BB128_256;

ld.local.f64 %fd214, [%rd95+8];
add.f64 %fd282, %fd282, %fd214;
st.f64 [%rd94+8], %fd282;

BB128_256:
add.s64 %rd343, %rd96, 8;
setp.ge.u64	%p184, %rd343, %rd127;
@%p184 bra BB128_258;

ld.local.f64 %fd215, [%rd95+16];
add.f64 %fd216, %fd282, %fd215;
st.f64 [%rd94+16], %fd216;

BB128_258:
bar.sync 0;
@%p120 bra BB128_269;
bra.uni BB128_259;

BB128_269:
shl.b64 %rd347, %rd91, 3;
add.s64 %rd348, %rd405, %rd347;
ld.f64 %fd223, [%rd92];
st.global.f64 [%rd348], %fd223;
ld.f64 %fd224, [%rd92+4096];
st.global.f64 [%rd348+4096], %fd224;
ld.f64 %fd225, [%rd92+8192];
st.global.f64 [%rd348+8192], %fd225;
bra.uni BB128_270;

BB128_259:
mov.u64 %rd428, 0;
setp.ge.u64	%p185, %rd34, %rd120;
mov.u64 %rd429, %rd99;
@%p185 bra BB128_270;

BB128_260:
mov.u64 %rd129, %rd429;
add.s64 %rd345, %rd34, %rd428;
sub.s64 %rd130, %rd120, %rd345;
setp.gt.s64	%p186, %rd130, 12280;
add.s64 %rd131, %rd34, %rd129;
add.s64 %rd132, %rd405, %rd129;
@%p186 bra BB128_267;
bra.uni BB128_261;

BB128_267:
ld.f64 %fd220, [%rd131];
st.global.f64 [%rd132], %fd220;
ld.f64 %fd221, [%rd131+4096];
st.global.f64 [%rd132+4096], %fd221;
ld.f64 %fd222, [%rd131+8192];
st.global.f64 [%rd132+8192], %fd222;
bra.uni BB128_268;

BB128_261:
shr.s64 %rd133, %rd130, 3;
setp.ge.s64	%p187, %rd91, %rd133;
@%p187 bra BB128_263;

ld.f64 %fd217, [%rd131];
st.global.f64 [%rd132], %fd217;

BB128_263:
setp.ge.s64	%p188, %rd97, %rd133;
@%p188 bra BB128_265;

ld.f64 %fd218, [%rd131+4096];
st.global.f64 [%rd132+4096], %fd218;

BB128_265:
setp.ge.s64	%p189, %rd98, %rd133;
@%p189 bra BB128_268;

ld.f64 %fd219, [%rd131+8192];
st.global.f64 [%rd132+8192], %fd219;

BB128_268:
add.s64 %rd134, %rd129, 12288;
add.s64 %rd428, %rd428, 12288;
add.s64 %rd346, %rd34, %rd428;
setp.lt.u64	%p190, %rd346, %rd120;
mov.u64 %rd429, %rd134;
@%p190 bra BB128_260;

BB128_270:
bar.sync 0;
add.s64 %rd421, %rd102, 12288;
add.s64 %rd405, %rd405, 12288;
add.s64 %rd402, %rd101, 12288;
mov.u64 %rd414, %rd402;
sub.s64 %rd349, %rd30, %rd402;
setp.gt.s64	%p191, %rd349, 0;
@%p191 bra BB128_151;

BB128_271:
@%p26 bra BB128_287;


	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r80, 1, 0, p; 
} 


	setp.eq.s32	%p193, %r80, 0;
@%p193 bra BB128_286;

mov.u64 %rd351, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd352, %rd351;
sub.s64 %rd141, %rd34, %rd352;
setp.eq.s64	%p194, %rd34, 0;
@%p194 bra BB128_287;

add.s64 %rd353, %rd141, -16;
add.s64 %rd355, %rd351, %rd353;
add.s64 %rd143, %rd352, %rd353;
ld.shared.u8 %rs30, [%rd355];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd355], %rs31;
ld.shared.u64 %rd144, [%rd355+8];
setp.eq.s64	%p195, %rd144, 0;
mov.u64 %rd433, %rd143;
@%p195 bra BB128_280;

mov.u64 %rd145, %rd143;
ld.u8 %rs32, [%rd144];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p196, %rs33, 1;
mov.u64 %rd433, %rd145;
@!%p196 bra BB128_280;
bra.uni BB128_276;

BB128_276:
ld.u64 %rd147, [%rd144];
shr.u64 %rd148, %rd147, 1;
add.s64 %rd149, %rd144, 16;
add.s64 %rd150, %rd149, %rd148;
ld.shared.u64 %rd357, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p197, %rd150, %rd357;
mov.u64 %rd433, %rd144;
@%p197 bra BB128_280;

ld.u8 %rs34, [%rd150];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p198, %rs35, 1;
mov.u64 %rd430, %rd144;
mov.u64 %rd433, %rd430;
@!%p198 bra BB128_280;
bra.uni BB128_278;

BB128_278:
ld.u64 %rd358, [%rd150];
shr.u64 %rd359, %rd358, 1;
add.s64 %rd360, %rd359, %rd148;
add.s64 %rd361, %rd360, 16;
shl.b64 %rd362, %rd361, 1;
and.b64 %rd363, %rd147, 1;
or.b64 %rd364, %rd362, %rd363;
st.u64 [%rd144], %rd364;
and.b64 %rd151, %rd361, 9223372036854775807;
add.s64 %rd365, %rd149, %rd151;
ld.shared.u64 %rd366, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p199, %rd365, %rd366;
mov.u64 %rd431, %rd144;
mov.u64 %rd433, %rd431;
@%p199 bra BB128_280;

add.s64 %rd367, %rd151, %rd149;
st.u64 [%rd367+8], %rd144;
mov.u64 %rd433, %rd144;

BB128_280:
ld.u64 %rd154, [%rd433];
shr.u64 %rd155, %rd154, 1;
add.s64 %rd156, %rd433, 16;
add.s64 %rd157, %rd156, %rd155;
ld.shared.u64 %rd368, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p200, %rd157, %rd368;
@%p200 bra BB128_284;

ld.u8 %rs36, [%rd157];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p201, %rs37, 1;
@!%p201 bra BB128_287;
bra.uni BB128_282;

BB128_282:
ld.u64 %rd369, [%rd157];
shr.u64 %rd370, %rd369, 1;
add.s64 %rd371, %rd370, %rd155;
add.s64 %rd372, %rd371, 16;
shl.b64 %rd373, %rd372, 1;
and.b64 %rd374, %rd154, 1;
or.b64 %rd375, %rd373, %rd374;
st.u64 [%rd433], %rd375;
and.b64 %rd158, %rd372, 9223372036854775807;
add.s64 %rd376, %rd156, %rd158;
ld.shared.u64 %rd377, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p202, %rd376, %rd377;
@%p202 bra BB128_287;

add.s64 %rd378, %rd158, %rd156;
st.u64 [%rd378+8], %rd433;
bra.uni BB128_287;

BB128_286:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
call.uni 
free, 
(
param0
);


	}

BB128_287:
bar.sync 0;

BB128_288:
ret;

BB128_284:
setp.lt.u64	%p203, %rd157, %rd433;
@%p203 bra BB128_287;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd433;
bra.uni BB128_287;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB129_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB129_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB129_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB129_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB129_4;

BB129_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB130_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB130_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB130_4;

BB130_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB130_3;

BB130_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB131_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB131_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB131_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB131_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB131_4;

BB131_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB132_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB132_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB132_4;

BB132_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB132_3;

BB132_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIdENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIdENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0[104]
)
.maxntid 128, 1, 1
{
.reg .pred %p<90>;
.reg .b16 %rs<39>;
.reg .b32 %r<86>;
.reg .f64 %fd<104>;
.reg .b64 %rd<277>;


ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIdENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r16, %r17}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIdENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd84, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIdENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd83, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIdENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd82, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIdENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd81, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIdENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd79, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIdENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd78, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5AddOpIdENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd85, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd86, %rd85;
setp.eq.s64	%p6, %rd86, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB133_2;

cvt.s64.s32	%rd87, %r16;
mov.u32 %r20, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r20;
mov.u64 %rd88, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd89, %rd88;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd89;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd87;

BB133_2:
cvta.to.global.u64 %rd3, %rd78;
mov.u32 %r21, %ctaid.x;
add.s32 %r2, %r21, %r15;
bar.sync 0;
cvt.s64.s32	%rd7, %r2;
mul.lo.s64 %rd90, %rd7, %rd81;
min.s64 %rd91, %rd83, %rd7;
add.s64 %rd92, %rd91, %rd90;
setp.lt.s64	%p8, %rd7, %rd83;
selp.u64	%rd93, 1, 0, %p8;
add.s64 %rd94, %rd93, %rd81;
add.s64 %rd95, %rd94, %rd92;
mul.lo.s64 %rd8, %rd92, %rd82;
mul.lo.s64 %rd96, %rd95, %rd82;
min.s64 %rd9, %rd96, %rd79;
shl.b64 %rd97, %rd8, 3;
add.s64 %rd98, %rd3, %rd97;
ld.global.f64 %fd94, [%rd98];
bar.sync 0;
@%p5 bra BB133_23;

ld.shared.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd250, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd257, %rd250;
setp.eq.s64	%p10, %rd10, %rd257;
mov.u64 %rd255, %rd10;
@%p10 bra BB133_7;

mov.u64 %rd256, %rd255;

BB133_5:
mov.u64 %rd252, %rd257;
mov.u64 %rd255, %rd256;
mov.u64 %rd256, %rd252;
ld.shared.u8 %rs23, [%rd250];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p11, %rs24, 1;
not.pred %p12, %p11;
ld.shared.u64 %rd15, [%rd250];
setp.lt.u64	%p13, %rd15, 18432;
or.pred %p14, %p12, %p13;
@!%p14 bra BB133_7;
bra.uni BB133_6;

BB133_6:
shr.u64 %rd101, %rd15, 1;
add.s64 %rd102, %rd250, %rd101;
add.s64 %rd250, %rd102, 16;
add.s64 %rd103, %rd256, %rd101;
add.s64 %rd257, %rd103, 16;
setp.ne.s64	%p15, %rd257, %rd10;
mov.u64 %rd255, %rd256;
@%p15 bra BB133_5;

BB133_7:
setp.eq.s64	%p17, %rd255, %rd10;
mov.pred %p89, 0;
@%p17 bra BB133_9;

ld.u64 %rd105, [%rd255];
shr.u64 %rd106, %rd105, 1;
add.s64 %rd107, %rd255, %rd106;
add.s64 %rd261, %rd107, 16;
setp.ne.s64	%p89, %rd261, %rd10;

BB133_9:
@%p89 bra BB133_15;
bra.uni BB133_10;

BB133_15:
ld.u64 %rd26, [%rd261];
and.b64 %rd122, %rd26, -32;
setp.eq.s64	%p21, %rd122, 18432;
cvt.u16.u64	%rs38, %rd26;
@%p21 bra BB133_18;

add.s64 %rd27, %rd261, 16;
ld.u64 %rd123, [%rd261+9232];
and.b64 %rd124, %rd123, 1;
add.s64 %rd125, %rd26, -18464;
and.b64 %rd126, %rd125, -2;
or.b64 %rd127, %rd124, %rd126;
st.u64 [%rd261+9232], %rd127;
st.u64 [%rd261+9240], %rd261;
cvt.u16.u64	%rs26, %rd125;
or.b16 %rs27, %rs26, 1;
and.b64 %rd128, %rd26, 1;
or.b64 %rd129, %rd128, 18432;
st.u64 [%rd261], %rd129;
st.u8 [%rd261+9232], %rs27;
ld.u64 %rd130, [%rd261+9232];
shr.u64 %rd28, %rd130, 1;
add.s64 %rd131, %rd28, %rd27;
add.s64 %rd132, %rd131, 9232;
ld.shared.u64 %rd133, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p22, %rd132, %rd133;
cvt.u16.u64	%rs28, %rd26;
and.b16 %rs38, %rs28, 1;
@%p22 bra BB133_18;

add.s64 %rd134, %rd27, 9216;
st.u64 [%rd131+9240], %rd134;
ld.u8 %rs38, [%rd261];

BB133_18:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd261], %rs29;
bra.uni BB133_19;

BB133_10:
mov.u64 %rd109, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd110, %rd109;
sub.s64 %rd111, %rd10, %rd110;
add.s64 %rd112, %rd111, 9232;
ld.shared.u64 %rd113, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p18, %rd112, %rd113;
mov.u64 %rd259, -1;
mov.u64 %rd260, %rd10;
@%p18 bra BB133_12;

add.s64 %rd21, %rd10, 9232;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
mov.u64 %rd259, %rd21;
mov.u64 %rd260, %rd21;

BB133_12:
mov.u64 %rd22, %rd260;
setp.eq.s64	%p19, %rd259, -1;
@%p19 bra BB133_14;

mov.u64 %rd114, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd115, %rd114;
sub.s64 %rd116, %rd10, %rd115;
add.s64 %rd117, %rd114, %rd116;
ld.shared.u64 %rd118, [%rd117];
and.b64 %rd119, %rd118, 1;
or.b64 %rd120, %rd119, 18432;
st.shared.u64 [%rd117], %rd120;
st.shared.u64 [%rd117+8], %rd255;
mov.u16 %rs25, 0;
st.shared.u8 [%rd117], %rs25;

BB133_14:
mov.u64 %rd261, %rd10;
setp.eq.s64	%p20, %rd10, %rd22;
mov.u64 %rd262, 0;
@%p20 bra BB133_20;

BB133_19:
add.s64 %rd262, %rd261, 16;

BB133_20:
mov.u64 %rd263, %rd262;
setp.ne.s64	%p23, %rd262, 0;
@%p23 bra BB133_22;

mov.u64 %rd136, 9216;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd136;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd263, [retval0+0];


	}

BB133_22:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd263;

BB133_23:
add.s64 %rd35, %rd8, 1;
shl.b64 %rd137, %rd9, 3;
add.s64 %rd36, %rd78, %rd137;
bar.sync 0;
ld.shared.u64 %rd37, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];
shl.b64 %rd138, %rd35, 3;
sub.s64 %rd140, %rd137, %rd138;
setp.lt.s64	%p24, %rd140, 1;
@%p24 bra BB133_100;

add.s64 %rd272, %rd3, %rd138;
add.s64 %rd264, %rd78, %rd138;
mov.u64 %rd269, %rd264;
sub.s64 %rd142, %rd264, %rd36;
shr.u64 %rd143, %rd142, 3;
neg.s64 %rd144, %rd143;
cvt.u32.u64	%r22, %rd144;
mov.u32 %r23, 128;
min.s32 %r3, %r22, %r23;
mul.wide.s32 %rd145, %r1, 8;
add.s64 %rd41, %rd37, %rd145;
mov.f64 %fd103, %fd94;

BB133_25:
mov.f64 %fd3, %fd103;
mov.u64 %rd270, %rd272;
mov.u64 %rd44, %rd270;
mov.u64 %rd267, %rd269;
mov.u64 %rd43, %rd267;
mov.u64 %rd42, %rd264;
sub.s64 %rd146, %rd42, %rd36;
shr.u64 %rd147, %rd146, 3;
neg.s64 %rd148, %rd147;
cvt.u32.u64	%r24, %rd148;
mov.u32 %r25, 1152;
min.s32 %r4, %r24, %r25;
setp.eq.s32	%p25, %r4, 1152;
@%p25 bra BB133_49;
bra.uni BB133_26;

BB133_49:
add.s64 %rd196, %rd44, %rd145;
ld.global.f64 %fd58, [%rd196];
st.f64 [%rd41], %fd58;
ld.global.f64 %fd59, [%rd196+1024];
st.f64 [%rd41+1024], %fd59;
ld.global.f64 %fd60, [%rd196+2048];
st.f64 [%rd41+2048], %fd60;
ld.global.f64 %fd61, [%rd196+3072];
st.f64 [%rd41+3072], %fd61;
ld.global.f64 %fd62, [%rd196+4096];
st.f64 [%rd41+4096], %fd62;
ld.global.f64 %fd63, [%rd196+5120];
st.f64 [%rd41+5120], %fd63;
ld.global.f64 %fd64, [%rd196+6144];
st.f64 [%rd41+6144], %fd64;
ld.global.f64 %fd65, [%rd196+7168];
st.f64 [%rd41+7168], %fd65;
ld.global.f64 %fd66, [%rd196+8192];
st.f64 [%rd41+8192], %fd66;
bra.uni BB133_50;

BB133_26:
setp.lt.s32	%p26, %r4, 1;
@%p26 bra BB133_50;

mov.u64 %rd266, %rd37;
mov.u64 %rd265, %rd43;
mov.u64 %rd268, %rd43;
mov.u64 %rd271, %rd44;

BB133_28:
mov.u64 %rd50, %rd271;
mov.u64 %rd49, %rd268;
mov.u64 %rd47, %rd265;
mul.wide.s32 %rd149, %r4, 8;
add.s64 %rd150, %rd43, %rd149;
sub.s64 %rd151, %rd47, %rd150;
shr.s64 %rd152, %rd151, 3;
neg.s64 %rd51, %rd152;
setp.gt.s64	%p27, %rd51, 1151;
@%p27 bra BB133_47;
bra.uni BB133_29;

BB133_47:
add.s64 %rd190, %rd50, %rd145;
ld.global.f64 %fd49, [%rd190];
add.s64 %rd191, %rd266, %rd145;
st.f64 [%rd191], %fd49;
ld.global.f64 %fd50, [%rd190+1024];
st.f64 [%rd191+1024], %fd50;
ld.global.f64 %fd51, [%rd190+2048];
st.f64 [%rd191+2048], %fd51;
ld.global.f64 %fd52, [%rd190+3072];
st.f64 [%rd191+3072], %fd52;
ld.global.f64 %fd53, [%rd190+4096];
st.f64 [%rd191+4096], %fd53;
ld.global.f64 %fd54, [%rd190+5120];
st.f64 [%rd191+5120], %fd54;
ld.global.f64 %fd55, [%rd190+6144];
st.f64 [%rd191+6144], %fd55;
ld.global.f64 %fd56, [%rd190+7168];
st.f64 [%rd191+7168], %fd56;
ld.global.f64 %fd57, [%rd190+8192];
st.f64 [%rd191+8192], %fd57;
bra.uni BB133_48;

BB133_29:
cvt.s64.s32	%rd153, %r1;
setp.ge.s64	%p28, %rd153, %rd51;
@%p28 bra BB133_31;

add.s64 %rd155, %rd50, %rd145;
ld.global.f64 %fd40, [%rd155];
add.s64 %rd156, %rd266, %rd145;
st.f64 [%rd156], %fd40;

BB133_31:
add.s32 %r29, %r1, 128;
cvt.s64.s32	%rd157, %r29;
setp.ge.s64	%p29, %rd157, %rd51;
@%p29 bra BB133_33;

add.s64 %rd159, %rd50, %rd145;
ld.global.f64 %fd41, [%rd159+1024];
add.s64 %rd160, %rd266, %rd145;
st.f64 [%rd160+1024], %fd41;

BB133_33:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd161, %r32;
setp.ge.s64	%p30, %rd161, %rd51;
@%p30 bra BB133_35;

add.s64 %rd163, %rd50, %rd145;
ld.global.f64 %fd42, [%rd163+2048];
add.s64 %rd164, %rd266, %rd145;
st.f64 [%rd164+2048], %fd42;

BB133_35:
add.s32 %r35, %r1, 384;
cvt.s64.s32	%rd165, %r35;
setp.ge.s64	%p31, %rd165, %rd51;
@%p31 bra BB133_37;

add.s64 %rd167, %rd50, %rd145;
ld.global.f64 %fd43, [%rd167+3072];
add.s64 %rd168, %rd266, %rd145;
st.f64 [%rd168+3072], %fd43;

BB133_37:
add.s32 %r38, %r1, 512;
cvt.s64.s32	%rd169, %r38;
setp.ge.s64	%p32, %rd169, %rd51;
@%p32 bra BB133_39;

add.s64 %rd171, %rd50, %rd145;
ld.global.f64 %fd44, [%rd171+4096];
add.s64 %rd172, %rd266, %rd145;
st.f64 [%rd172+4096], %fd44;

BB133_39:
add.s32 %r41, %r1, 640;
cvt.s64.s32	%rd173, %r41;
setp.ge.s64	%p33, %rd173, %rd51;
@%p33 bra BB133_41;

add.s64 %rd175, %rd50, %rd145;
ld.global.f64 %fd45, [%rd175+5120];
add.s64 %rd176, %rd266, %rd145;
st.f64 [%rd176+5120], %fd45;

BB133_41:
add.s32 %r44, %r1, 768;
cvt.s64.s32	%rd177, %r44;
setp.ge.s64	%p34, %rd177, %rd51;
@%p34 bra BB133_43;

add.s64 %rd179, %rd50, %rd145;
ld.global.f64 %fd46, [%rd179+6144];
add.s64 %rd180, %rd266, %rd145;
st.f64 [%rd180+6144], %fd46;

BB133_43:
add.s32 %r47, %r1, 896;
cvt.s64.s32	%rd181, %r47;
setp.ge.s64	%p35, %rd181, %rd51;
@%p35 bra BB133_45;

add.s64 %rd183, %rd50, %rd145;
ld.global.f64 %fd47, [%rd183+7168];
add.s64 %rd184, %rd266, %rd145;
st.f64 [%rd184+7168], %fd47;

BB133_45:
add.s32 %r50, %r1, 1024;
cvt.s64.s32	%rd185, %r50;
setp.ge.s64	%p36, %rd185, %rd51;
@%p36 bra BB133_48;

add.s64 %rd187, %rd50, %rd145;
ld.global.f64 %fd48, [%rd187+8192];
add.s64 %rd188, %rd266, %rd145;
st.f64 [%rd188+8192], %fd48;

BB133_48:
add.s64 %rd52, %rd50, 9216;
add.s64 %rd266, %rd266, 9216;
add.s64 %rd265, %rd49, 9216;
mov.u64 %rd54, %rd265;
sub.s64 %rd194, %rd150, %rd265;
setp.gt.s64	%p37, %rd194, 0;
mov.u64 %rd268, %rd54;
mov.u64 %rd271, %rd52;
@%p37 bra BB133_28;

BB133_50:
bar.sync 0;
mad.lo.s32 %r54, %r1, -9, %r4;
mov.u32 %r55, 9;
min.s32 %r56, %r54, %r55;
mov.u32 %r57, 0;
max.s32 %r6, %r56, %r57;
setp.eq.s32	%p38, %r6, 0;
@%p38 bra BB133_67;

mul.lo.s32 %r59, %r1, 9;
mul.wide.s32 %rd197, %r59, 8;
add.s64 %rd198, %rd37, %rd197;
ld.f64 %fd83, [%rd198];
add.s32 %r7, %r6, -1;
setp.lt.s32	%p39, %r7, 1;
@%p39 bra BB133_53;

ld.f64 %fd67, [%rd198+8];
add.f64 %fd83, %fd83, %fd67;

BB133_53:
setp.lt.s32	%p40, %r7, 2;
@%p40 bra BB133_55;

ld.f64 %fd68, [%rd198+16];
add.f64 %fd83, %fd83, %fd68;

BB133_55:
setp.lt.s32	%p41, %r7, 3;
@%p41 bra BB133_57;

ld.f64 %fd69, [%rd198+24];
add.f64 %fd83, %fd83, %fd69;

BB133_57:
setp.lt.s32	%p42, %r7, 4;
@%p42 bra BB133_59;

ld.f64 %fd70, [%rd198+32];
add.f64 %fd83, %fd83, %fd70;

BB133_59:
setp.lt.s32	%p43, %r7, 5;
@%p43 bra BB133_61;

ld.f64 %fd71, [%rd198+40];
add.f64 %fd83, %fd83, %fd71;

BB133_61:
setp.lt.s32	%p44, %r7, 6;
@%p44 bra BB133_63;

ld.f64 %fd72, [%rd198+48];
add.f64 %fd83, %fd83, %fd72;

BB133_63:
setp.lt.s32	%p45, %r7, 7;
@%p45 bra BB133_65;

ld.f64 %fd73, [%rd198+56];
add.f64 %fd83, %fd83, %fd73;

BB133_65:
setp.lt.s32	%p46, %r7, 8;
@%p46 bra BB133_67;

ld.f64 %fd74, [%rd198+64];
add.f64 %fd83, %fd83, %fd74;

BB133_67:
bar.sync 0;
@%p38 bra BB133_69;

st.f64 [%rd41], %fd83;

BB133_69:
setp.lt.s32	%p3, %r1, %r3;
bar.sync 0;
mov.f64 %fd102, %fd3;
@!%p3 bra BB133_71;
bra.uni BB133_70;

BB133_70:
ld.f64 %fd21, [%rd41];
mov.f64 %fd102, %fd21;

BB133_71:
mov.f64 %fd87, %fd102;
mov.f64 %fd101, %fd87;
bar.sync 0;
setp.gt.s32	%p48, %r1, 0;
setp.le.s32	%p49, %r1, %r3;
and.pred %p50, %p49, %p48;
@!%p50 bra BB133_73;
bra.uni BB133_72;

BB133_72:
ld.f64 %fd75, [%rd41+-8];
add.f64 %fd101, %fd101, %fd75;

BB133_73:
mov.f64 %fd100, %fd101;
bar.sync 0;
setp.ge.s32	%p51, %r1, %r3;
@%p51 bra BB133_75;

st.f64 [%rd41], %fd100;

BB133_75:
bar.sync 0;
add.s32 %r76, %r1, -2;
setp.lt.s32	%p52, %r76, %r3;
setp.gt.s32	%p53, %r1, 1;
and.pred %p54, %p52, %p53;
@!%p54 bra BB133_77;
bra.uni BB133_76;

BB133_76:
ld.f64 %fd76, [%rd41+-16];
add.f64 %fd100, %fd100, %fd76;

BB133_77:
mov.f64 %fd99, %fd100;
bar.sync 0;
@%p51 bra BB133_79;

st.f64 [%rd41], %fd99;

BB133_79:
bar.sync 0;
add.s32 %r77, %r1, -4;
setp.lt.s32	%p56, %r77, %r3;
setp.gt.s32	%p57, %r1, 3;
and.pred %p58, %p56, %p57;
@!%p58 bra BB133_81;
bra.uni BB133_80;

BB133_80:
ld.f64 %fd77, [%rd41+-32];
add.f64 %fd99, %fd99, %fd77;

BB133_81:
mov.f64 %fd98, %fd99;
bar.sync 0;
@%p51 bra BB133_83;

st.f64 [%rd41], %fd98;

BB133_83:
bar.sync 0;
add.s32 %r78, %r1, -8;
setp.lt.s32	%p60, %r78, %r3;
setp.gt.s32	%p61, %r1, 7;
and.pred %p62, %p60, %p61;
@!%p62 bra BB133_85;
bra.uni BB133_84;

BB133_84:
ld.f64 %fd78, [%rd41+-64];
add.f64 %fd98, %fd98, %fd78;

BB133_85:
mov.f64 %fd97, %fd98;
bar.sync 0;
@%p51 bra BB133_87;

st.f64 [%rd41], %fd97;

BB133_87:
bar.sync 0;
add.s32 %r79, %r1, -16;
setp.lt.s32	%p64, %r79, %r3;
setp.gt.s32	%p65, %r1, 15;
and.pred %p66, %p64, %p65;
@!%p66 bra BB133_89;
bra.uni BB133_88;

BB133_88:
ld.f64 %fd79, [%rd41+-128];
add.f64 %fd97, %fd97, %fd79;

BB133_89:
mov.f64 %fd96, %fd97;
bar.sync 0;
@%p51 bra BB133_91;

st.f64 [%rd41], %fd96;

BB133_91:
bar.sync 0;
add.s32 %r80, %r1, -32;
setp.lt.s32	%p68, %r80, %r3;
setp.gt.s32	%p69, %r1, 31;
and.pred %p70, %p68, %p69;
@!%p70 bra BB133_93;
bra.uni BB133_92;

BB133_92:
ld.f64 %fd80, [%rd41+-256];
add.f64 %fd96, %fd96, %fd80;

BB133_93:
mov.f64 %fd95, %fd96;
bar.sync 0;
@%p51 bra BB133_95;

st.f64 [%rd41], %fd95;

BB133_95:
bar.sync 0;
add.s32 %r81, %r1, -64;
setp.lt.s32	%p72, %r81, %r3;
setp.gt.s32	%p73, %r1, 63;
and.pred %p74, %p72, %p73;
@!%p74 bra BB133_97;
bra.uni BB133_96;

BB133_96:
ld.f64 %fd81, [%rd41+-512];
add.f64 %fd95, %fd95, %fd81;

BB133_97:
bar.sync 0;
@%p51 bra BB133_99;

st.f64 [%rd41], %fd95;

BB133_99:
bar.sync 0;
add.s32 %r82, %r3, -1;
mul.wide.s32 %rd215, %r82, 8;
add.s64 %rd216, %rd37, %rd215;
ld.f64 %fd82, [%rd216];
add.f64 %fd103, %fd3, %fd82;
bar.sync 0;
add.s64 %rd272, %rd44, 9216;
add.s64 %rd264, %rd43, 9216;
mov.u64 %rd269, %rd264;
sub.s64 %rd217, %rd36, %rd264;
setp.gt.s64	%p76, %rd217, 0;
mov.f64 %fd94, %fd103;
@%p76 bra BB133_25;

BB133_100:
@%p5 bra BB133_116;


	{ 
.reg .pred p; 
isspacep.shared p, %rd37; 
selp.u32 %r84, 1, 0, p; 
} 


	setp.eq.s32	%p78, %r84, 0;
@%p78 bra BB133_115;

mov.u64 %rd219, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd220, %rd219;
sub.s64 %rd60, %rd37, %rd220;
setp.eq.s64	%p79, %rd37, 0;
@%p79 bra BB133_116;

add.s64 %rd221, %rd60, -16;
add.s64 %rd223, %rd219, %rd221;
add.s64 %rd62, %rd220, %rd221;
ld.shared.u8 %rs30, [%rd223];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd223], %rs31;
ld.shared.u64 %rd63, [%rd223+8];
setp.eq.s64	%p80, %rd63, 0;
mov.u64 %rd276, %rd62;
@%p80 bra BB133_109;

mov.u64 %rd64, %rd62;
ld.u8 %rs32, [%rd63];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p81, %rs33, 1;
mov.u64 %rd276, %rd64;
@!%p81 bra BB133_109;
bra.uni BB133_105;

BB133_105:
ld.u64 %rd66, [%rd63];
shr.u64 %rd67, %rd66, 1;
add.s64 %rd68, %rd63, 16;
add.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd225, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p82, %rd69, %rd225;
mov.u64 %rd276, %rd63;
@%p82 bra BB133_109;

ld.u8 %rs34, [%rd69];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p83, %rs35, 1;
mov.u64 %rd273, %rd63;
mov.u64 %rd276, %rd273;
@!%p83 bra BB133_109;
bra.uni BB133_107;

BB133_107:
ld.u64 %rd226, [%rd69];
shr.u64 %rd227, %rd226, 1;
add.s64 %rd228, %rd227, %rd67;
add.s64 %rd229, %rd228, 16;
shl.b64 %rd230, %rd229, 1;
and.b64 %rd231, %rd66, 1;
or.b64 %rd232, %rd230, %rd231;
st.u64 [%rd63], %rd232;
and.b64 %rd70, %rd229, 9223372036854775807;
add.s64 %rd233, %rd68, %rd70;
ld.shared.u64 %rd234, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p84, %rd233, %rd234;
mov.u64 %rd274, %rd63;
mov.u64 %rd276, %rd274;
@%p84 bra BB133_109;

add.s64 %rd235, %rd70, %rd68;
st.u64 [%rd235+8], %rd63;
mov.u64 %rd276, %rd63;

BB133_109:
ld.u64 %rd73, [%rd276];
shr.u64 %rd74, %rd73, 1;
add.s64 %rd75, %rd276, 16;
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd236, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p85, %rd76, %rd236;
@%p85 bra BB133_113;

ld.u8 %rs36, [%rd76];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p86, %rs37, 1;
@!%p86 bra BB133_116;
bra.uni BB133_111;

BB133_111:
ld.u64 %rd237, [%rd76];
shr.u64 %rd238, %rd237, 1;
add.s64 %rd239, %rd238, %rd74;
add.s64 %rd240, %rd239, 16;
shl.b64 %rd241, %rd240, 1;
and.b64 %rd242, %rd73, 1;
or.b64 %rd243, %rd241, %rd242;
st.u64 [%rd276], %rd243;
and.b64 %rd77, %rd240, 9223372036854775807;
add.s64 %rd244, %rd75, %rd77;
ld.shared.u64 %rd245, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p87, %rd244, %rd245;
@%p87 bra BB133_116;

add.s64 %rd246, %rd77, %rd75;
st.u64 [%rd246+8], %rd276;
bra.uni BB133_116;

BB133_115:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd37;
call.uni 
free, 
(
param0
);


	}

BB133_116:
setp.eq.s32	%p4, %r1, 0;
bar.sync 0;
@!%p4 bra BB133_118;
bra.uni BB133_117;

BB133_117:
cvta.to.global.u64 %rd247, %rd84;
shl.b64 %rd248, %rd7, 3;
add.s64 %rd249, %rd247, %rd248;
st.global.f64 [%rd249], %fd94;

BB133_118:
ret;

BB133_113:
setp.lt.u64	%p88, %rd76, %rd276;
@%p88 bra BB133_116;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd276;
bra.uni BB133_116;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB134_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB134_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB134_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB134_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB134_4;

BB134_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIdEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB135_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB135_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB135_4;

BB135_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB135_3;

BB135_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIdENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIdENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 256, 1, 1
{
.local .align 8 .b8 __local_depot136[24];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<195>;
.reg .b16 %rs<39>;
.reg .b32 %r<73>;
.reg .f64 %fd<267>;
.reg .b64 %rd<358>;


mov.u64 %rd357, __local_depot136;
cvta.local.u64 %SP, %rd357;
ld.param.v2.u32 {%r26, %r27}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIdENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd165, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIdENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd166, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIdENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5AddOpIdENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
add.u64 %rd167, %SP, 0;
cvta.to.local.u64 %rd1, %rd167;
cvta.to.global.u64 %rd3, %rd2;
cvta.to.global.u64 %rd4, %rd166;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p24, %r1, 0;
mov.u64 %rd168, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd169, %rd168;
setp.eq.s64	%p25, %rd169, 0;
or.pred %p26, %p24, %p25;
@%p26 bra BB136_2;

cvt.s64.s32	%rd170, %r26;
mov.u32 %r30, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r30;
mov.u64 %rd171, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd172, %rd171;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd172;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd170;

BB136_2:
bar.sync 0;
bfe.s64 %rd173, %rd165, 0, 61;
setp.lt.s64	%p27, %rd173, 1;
@%p27 bra BB136_276;

ld.global.f64 %fd264, [%rd3];
bar.sync 0;
@%p24 bra BB136_5;

st.global.f64 [%rd4], %fd264;

BB136_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB136_26;
bra.uni BB136_6;

BB136_6:
ld.shared.u64 %rd6, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd302, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd309, %rd302;
setp.eq.s64	%p29, %rd6, %rd309;
mov.u64 %rd307, %rd6;
@%p29 bra BB136_10;

mov.u64 %rd308, %rd307;

BB136_8:
mov.u64 %rd304, %rd309;
mov.u64 %rd307, %rd308;
mov.u64 %rd308, %rd304;
ld.shared.u8 %rs23, [%rd302];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p30, %rs24, 1;
not.pred %p31, %p30;
ld.shared.u64 %rd11, [%rd302];
setp.lt.u64	%p32, %rd11, 12288;
or.pred %p33, %p31, %p32;
@!%p33 bra BB136_10;
bra.uni BB136_9;

BB136_9:
shr.u64 %rd176, %rd11, 1;
add.s64 %rd177, %rd302, %rd176;
add.s64 %rd302, %rd177, 16;
add.s64 %rd178, %rd308, %rd176;
add.s64 %rd309, %rd178, 16;
setp.ne.s64	%p34, %rd309, %rd6;
mov.u64 %rd307, %rd308;
@%p34 bra BB136_8;

BB136_10:
setp.eq.s64	%p36, %rd307, %rd6;
mov.pred %p194, 0;
@%p36 bra BB136_12;

ld.u64 %rd180, [%rd307];
shr.u64 %rd181, %rd180, 1;
add.s64 %rd182, %rd307, %rd181;
add.s64 %rd313, %rd182, 16;
setp.ne.s64	%p194, %rd313, %rd6;

BB136_12:
@%p194 bra BB136_18;
bra.uni BB136_13;

BB136_18:
ld.u64 %rd22, [%rd313];
and.b64 %rd197, %rd22, -32;
setp.eq.s64	%p40, %rd197, 12288;
cvt.u16.u64	%rs38, %rd22;
@%p40 bra BB136_21;

add.s64 %rd23, %rd313, 16;
ld.u64 %rd198, [%rd313+6160];
and.b64 %rd199, %rd198, 1;
add.s64 %rd200, %rd22, -12320;
and.b64 %rd201, %rd200, -2;
or.b64 %rd202, %rd199, %rd201;
st.u64 [%rd313+6160], %rd202;
st.u64 [%rd313+6168], %rd313;
cvt.u16.u64	%rs26, %rd200;
or.b16 %rs27, %rs26, 1;
and.b64 %rd203, %rd22, 1;
or.b64 %rd204, %rd203, 12288;
st.u64 [%rd313], %rd204;
st.u8 [%rd313+6160], %rs27;
ld.u64 %rd205, [%rd313+6160];
shr.u64 %rd24, %rd205, 1;
add.s64 %rd206, %rd24, %rd23;
add.s64 %rd207, %rd206, 6160;
ld.shared.u64 %rd208, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p41, %rd207, %rd208;
cvt.u16.u64	%rs28, %rd22;
and.b16 %rs38, %rs28, 1;
@%p41 bra BB136_21;

add.s64 %rd209, %rd23, 6144;
st.u64 [%rd206+6168], %rd209;
ld.u8 %rs38, [%rd313];

BB136_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd313], %rs29;
bra.uni BB136_22;

BB136_13:
mov.u64 %rd184, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd185, %rd184;
sub.s64 %rd186, %rd6, %rd185;
add.s64 %rd187, %rd186, 6160;
ld.shared.u64 %rd188, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p37, %rd187, %rd188;
mov.u64 %rd311, -1;
mov.u64 %rd312, %rd6;
@%p37 bra BB136_15;

add.s64 %rd17, %rd6, 6160;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd17;
mov.u64 %rd311, %rd17;
mov.u64 %rd312, %rd17;

BB136_15:
mov.u64 %rd18, %rd312;
setp.eq.s64	%p38, %rd311, -1;
@%p38 bra BB136_17;

mov.u64 %rd189, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd190, %rd189;
sub.s64 %rd191, %rd6, %rd190;
add.s64 %rd192, %rd189, %rd191;
ld.shared.u64 %rd193, [%rd192];
and.b64 %rd194, %rd193, 1;
or.b64 %rd195, %rd194, 12288;
st.shared.u64 [%rd192], %rd195;
st.shared.u64 [%rd192+8], %rd307;
mov.u16 %rs25, 0;
st.shared.u8 [%rd192], %rs25;

BB136_17:
mov.u64 %rd313, %rd6;
setp.eq.s64	%p39, %rd6, %rd18;
mov.u64 %rd314, 0;
@%p39 bra BB136_23;

BB136_22:
add.s64 %rd314, %rd313, 16;

BB136_23:
mov.u64 %rd315, %rd314;
setp.ne.s64	%p42, %rd314, 0;
@%p42 bra BB136_25;

mov.u64 %rd211, 6144;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd211;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd315, [retval0+0];


	}

BB136_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd315;

BB136_26:
shl.b64 %rd212, %rd165, 3;
add.s64 %rd31, %rd2, %rd212;
add.s64 %rd346, %rd3, 8;
add.s64 %rd339, %rd2, 8;
add.s64 %rd330, %rd4, 8;
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r31, 1, 0, p; 
} 


	setp.eq.s32	%p43, %r31, 0;
mov.u64 %rd215, 8;
sub.s64 %rd36, %rd215, %rd212;
@%p43 bra BB136_143;

setp.gt.s64	%p44, %rd36, -1;
@%p44 bra BB136_259;

mov.u64 %rd216, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd217, %rd216;
sub.s64 %rd218, %rd35, %rd217;
add.s64 %rd37, %rd216, %rd218;
mov.u64 %rd316, %rd339;
cvt.s64.s32	%rd40, %r1;
mul.wide.s32 %rd219, %r1, 8;
add.s64 %rd41, %rd37, %rd219;
mul.wide.s32 %rd42, %r1, -3;
mul.lo.s32 %r32, %r1, 3;
mul.wide.s32 %rd220, %r32, 8;
add.s64 %rd43, %rd37, %rd220;
add.s64 %rd44, %rd1, 8;
add.s32 %r33, %r1, 256;
cvt.s64.s32	%rd45, %r33;
add.s32 %r34, %r1, 512;
cvt.s64.s32	%rd46, %r34;
add.s32 %r2, %r1, -2;

BB136_29:
mov.f64 %fd2, %fd264;
mov.u64 %rd341, %rd346;
mov.u64 %rd49, %rd341;
mov.u64 %rd334, %rd339;
mov.u64 %rd48, %rd334;
mov.u64 %rd327, %rd330;
mov.u64 %rd50, %rd327;
mov.u64 %rd47, %rd316;
sub.s64 %rd223, %rd31, %rd47;
shr.u64 %rd224, %rd223, 3;
cvt.u32.u64	%r35, %rd224;
mov.u32 %r36, 768;
min.s32 %r3, %r35, %r36;
setp.eq.s32	%p45, %r3, 768;
@%p45 bra BB136_41;
bra.uni BB136_30;

BB136_41:
shl.b64 %rd229, %rd40, 3;
add.s64 %rd230, %rd49, %rd229;
ld.global.f64 %fd118, [%rd230];
ld.global.f64 %fd119, [%rd230+2048];
ld.global.f64 %fd120, [%rd230+4096];
st.shared.f64 [%rd41], %fd118;
st.shared.f64 [%rd41+2048], %fd119;
st.shared.f64 [%rd41+4096], %fd120;
mov.u64 %rd319, 768;
bra.uni BB136_42;

BB136_30:
cvt.s64.s32	%rd319, %r3;
setp.lt.s32	%p46, %r3, 1;
@%p46 bra BB136_42;

shl.b64 %rd225, %rd319, 3;
add.s64 %rd52, %rd48, %rd225;
mov.u64 %rd318, %rd37;
mov.u64 %rd317, %rd48;
mov.u64 %rd338, %rd48;
mov.u64 %rd345, %rd49;

BB136_32:
mov.u64 %rd58, %rd345;
mov.u64 %rd57, %rd338;
mov.u64 %rd55, %rd317;
sub.s64 %rd59, %rd52, %rd55;
setp.gt.s64	%p47, %rd59, 6136;
shl.b64 %rd226, %rd40, 3;
add.s64 %rd60, %rd58, %rd226;
add.s64 %rd61, %rd318, %rd226;
@%p47 bra BB136_39;
bra.uni BB136_33;

BB136_39:
ld.global.f64 %fd115, [%rd60];
ld.global.f64 %fd116, [%rd60+2048];
ld.global.f64 %fd117, [%rd60+4096];
st.shared.f64 [%rd61], %fd115;
st.shared.f64 [%rd61+2048], %fd116;
st.shared.f64 [%rd61+4096], %fd117;
bra.uni BB136_40;

BB136_33:
shr.s64 %rd62, %rd59, 3;
setp.ge.s64	%p48, %rd40, %rd62;
@%p48 bra BB136_35;

ld.global.f64 %fd112, [%rd60];
st.shared.f64 [%rd61], %fd112;

BB136_35:
setp.ge.s64	%p49, %rd45, %rd62;
@%p49 bra BB136_37;

ld.global.f64 %fd113, [%rd60+2048];
st.shared.f64 [%rd61+2048], %fd113;

BB136_37:
setp.ge.s64	%p50, %rd46, %rd62;
@%p50 bra BB136_40;

ld.global.f64 %fd114, [%rd60+4096];
st.shared.f64 [%rd61+4096], %fd114;

BB136_40:
add.s64 %rd63, %rd58, 6144;
add.s64 %rd318, %rd318, 6144;
add.s64 %rd317, %rd57, 6144;
mov.u64 %rd65, %rd317;
sub.s64 %rd227, %rd317, %rd52;
setp.lt.s64	%p51, %rd227, 0;
mov.u64 %rd338, %rd65;
mov.u64 %rd345, %rd63;
@%p51 bra BB136_32;

BB136_42:
bar.sync 0;
shl.b64 %rd231, %rd319, 3;
add.s64 %rd68, %rd35, %rd231;
and.b64 %rd232, %rd319, 2305843009213693951;
cvt.u32.u64	%r4, %rd319;
add.s64 %rd233, %rd232, %rd42;
cvt.u32.u64	%r37, %rd233;
mov.u32 %r38, 3;
min.s32 %r5, %r37, %r38;
mov.u32 %r39, 0;
max.s32 %r6, %r5, %r39;
setp.gt.u32	%p52, %r6, 2;
@%p52 bra BB136_49;
bra.uni BB136_43;

BB136_49:
ld.shared.f64 %fd124, [%rd43];
ld.shared.f64 %fd125, [%rd43+8];
ld.shared.f64 %fd126, [%rd43+16];
st.local.f64 [%rd1], %fd124;
st.local.f64 [%rd1+8], %fd125;
st.local.f64 [%rd1+16], %fd126;
bra.uni BB136_50;

BB136_43:
setp.lt.s32	%p53, %r5, 1;
mov.u64 %rd322, %rd1;
@%p53 bra BB136_45;

ld.shared.f64 %fd121, [%rd43];
st.local.f64 [%rd1], %fd121;
mov.u64 %rd322, %rd44;

BB136_45:
mov.u64 %rd320, %rd322;
mov.u64 %rd321, %rd320;
setp.lt.s32	%p54, %r6, 2;
@%p54 bra BB136_47;

ld.shared.f64 %fd122, [%rd43+8];
st.local.f64 [%rd321], %fd122;
add.s64 %rd321, %rd321, 8;

BB136_47:
setp.lt.s32	%p55, %r6, 3;
@%p55 bra BB136_50;

ld.shared.f64 %fd123, [%rd43+16];
st.local.f64 [%rd321], %fd123;

BB136_50:
setp.eq.s32	%p56, %r6, 0;
@%p56 bra BB136_55;

ld.local.f64 %fd216, [%rd1];
mul.wide.u32 %rd236, %r6, 8;
add.s64 %rd237, %rd236, 34359738360;
shr.u64 %rd238, %rd237, 3;
cvt.u32.u64	%r7, %rd238;
setp.lt.s32	%p57, %r7, 1;
@%p57 bra BB136_53;

ld.local.f64 %fd128, [%rd1+8];
add.f64 %fd216, %fd216, %fd128;

BB136_53:
setp.lt.s32	%p58, %r7, 2;
@%p58 bra BB136_55;

ld.local.f64 %fd129, [%rd1+16];
add.f64 %fd216, %fd216, %fd129;

BB136_55:
bar.sync 0;
@%p56 bra BB136_57;

st.shared.f64 [%rd41], %fd216;

BB136_57:
bar.sync 0;
setp.gt.s32	%p60, %r4, 767;
mov.u32 %r71, 256;
@%p60 bra BB136_59;

add.s32 %r41, %r4, 2;
mul.hi.s32 %r42, %r41, 1431655766;
shr.u32 %r43, %r42, 31;
add.s32 %r71, %r42, %r43;

BB136_59:
setp.eq.s32	%p61, %r71, 256;
@%p61 bra BB136_101;
bra.uni BB136_60;

BB136_101:
@%p24 bra BB136_103;

ld.shared.f64 %fd140, [%rd37];
add.f64 %fd141, %fd2, %fd140;
st.shared.f64 [%rd37], %fd141;

BB136_103:
setp.lt.s32	%p12, %r1, 1;
ld.shared.f64 %fd215, [%rd41];
bar.sync 0;
@%p12 bra BB136_105;

ld.shared.f64 %fd142, [%rd41+-8];
add.f64 %fd215, %fd215, %fd142;

BB136_105:
bar.sync 0;
st.shared.f64 [%rd41], %fd215;
bar.sync 0;
setp.lt.s32	%p94, %r1, 2;
@%p94 bra BB136_107;

ld.shared.f64 %fd143, [%rd41+-16];
add.f64 %fd215, %fd215, %fd143;

BB136_107:
bar.sync 0;
st.shared.f64 [%rd41], %fd215;
bar.sync 0;
setp.lt.s32	%p95, %r1, 4;
@%p95 bra BB136_109;

ld.shared.f64 %fd144, [%rd41+-32];
add.f64 %fd215, %fd215, %fd144;

BB136_109:
bar.sync 0;
st.shared.f64 [%rd41], %fd215;
bar.sync 0;
setp.lt.s32	%p96, %r1, 8;
@%p96 bra BB136_111;

ld.shared.f64 %fd145, [%rd41+-64];
add.f64 %fd215, %fd215, %fd145;

BB136_111:
bar.sync 0;
st.shared.f64 [%rd41], %fd215;
bar.sync 0;
setp.lt.s32	%p97, %r1, 16;
@%p97 bra BB136_113;

ld.shared.f64 %fd146, [%rd41+-128];
add.f64 %fd215, %fd215, %fd146;

BB136_113:
bar.sync 0;
st.shared.f64 [%rd41], %fd215;
bar.sync 0;
setp.lt.s32	%p98, %r1, 32;
@%p98 bra BB136_115;

ld.shared.f64 %fd147, [%rd41+-256];
add.f64 %fd215, %fd215, %fd147;

BB136_115:
bar.sync 0;
st.shared.f64 [%rd41], %fd215;
bar.sync 0;
setp.lt.s32	%p99, %r1, 64;
@%p99 bra BB136_117;

ld.shared.f64 %fd148, [%rd41+-512];
add.f64 %fd215, %fd215, %fd148;

BB136_117:
bar.sync 0;
st.shared.f64 [%rd41], %fd215;
bar.sync 0;
setp.lt.s32	%p100, %r1, 128;
@%p100 bra BB136_119;

ld.shared.f64 %fd149, [%rd41+-1024];
add.f64 %fd215, %fd215, %fd149;

BB136_119:
bar.sync 0;
st.shared.f64 [%rd41], %fd215;
bar.sync 0;
ld.shared.f64 %fd265, [%rd37+2040];
mov.f64 %fd254, %fd2;
@%p1 bra BB136_121;

ld.shared.f64 %fd254, [%rd41+-8];

BB136_121:
bar.sync 0;
st.shared.f64 [%rd41], %fd254;
bar.sync 0;
bra.uni BB136_122;

BB136_60:
@%p24 bra BB136_62;

ld.shared.f64 %fd130, [%rd37];
add.f64 %fd131, %fd2, %fd130;
st.shared.f64 [%rd37], %fd131;

BB136_62:
setp.ge.s32	%p63, %r1, %r71;
mov.f64 %fd263, %fd2;
@%p63 bra BB136_64;

ld.shared.f64 %fd8, [%rd41];
mov.f64 %fd263, %fd8;

BB136_64:
mov.f64 %fd224, %fd263;
mov.f64 %fd262, %fd224;
bar.sync 0;
setp.le.s32	%p64, %r1, %r71;
setp.gt.s32	%p65, %r1, 0;
and.pred %p66, %p64, %p65;
@!%p66 bra BB136_66;
bra.uni BB136_65;

BB136_65:
ld.shared.f64 %fd132, [%rd41+-8];
add.f64 %fd262, %fd262, %fd132;

BB136_66:
mov.f64 %fd261, %fd262;
bar.sync 0;
@%p63 bra BB136_68;

st.shared.f64 [%rd41], %fd261;

BB136_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
setp.lt.s32	%p68, %r2, %r71;
and.pred %p69, %p68, %p4;
@!%p69 bra BB136_70;
bra.uni BB136_69;

BB136_69:
ld.shared.f64 %fd133, [%rd41+-16];
add.f64 %fd261, %fd261, %fd133;

BB136_70:
mov.f64 %fd260, %fd261;
bar.sync 0;
@%p63 bra BB136_72;

st.shared.f64 [%rd41], %fd260;

BB136_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r44, %r2, -2;
setp.lt.s32	%p71, %r44, %r71;
and.pred %p72, %p71, %p5;
@!%p72 bra BB136_74;
bra.uni BB136_73;

BB136_73:
ld.shared.f64 %fd134, [%rd41+-32];
add.f64 %fd260, %fd260, %fd134;

BB136_74:
mov.f64 %fd259, %fd260;
bar.sync 0;
@%p63 bra BB136_76;

st.shared.f64 [%rd41], %fd259;

BB136_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r45, %r2, -6;
setp.lt.s32	%p74, %r45, %r71;
and.pred %p75, %p74, %p6;
@!%p75 bra BB136_78;
bra.uni BB136_77;

BB136_77:
ld.shared.f64 %fd135, [%rd41+-64];
add.f64 %fd259, %fd259, %fd135;

BB136_78:
mov.f64 %fd258, %fd259;
bar.sync 0;
@%p63 bra BB136_80;

st.shared.f64 [%rd41], %fd258;

BB136_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r46, %r2, -14;
setp.lt.s32	%p77, %r46, %r71;
and.pred %p78, %p77, %p7;
@!%p78 bra BB136_82;
bra.uni BB136_81;

BB136_81:
ld.shared.f64 %fd136, [%rd41+-128];
add.f64 %fd258, %fd258, %fd136;

BB136_82:
mov.f64 %fd257, %fd258;
bar.sync 0;
@%p63 bra BB136_84;

st.shared.f64 [%rd41], %fd257;

BB136_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r47, %r2, -30;
setp.lt.s32	%p80, %r47, %r71;
and.pred %p81, %p80, %p8;
@!%p81 bra BB136_86;
bra.uni BB136_85;

BB136_85:
ld.shared.f64 %fd137, [%rd41+-256];
add.f64 %fd257, %fd257, %fd137;

BB136_86:
mov.f64 %fd256, %fd257;
bar.sync 0;
@%p63 bra BB136_88;

st.shared.f64 [%rd41], %fd256;

BB136_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r48, %r2, -62;
setp.lt.s32	%p83, %r48, %r71;
and.pred %p84, %p83, %p9;
@!%p84 bra BB136_90;
bra.uni BB136_89;

BB136_89:
ld.shared.f64 %fd138, [%rd41+-512];
add.f64 %fd256, %fd256, %fd138;

BB136_90:
mov.f64 %fd255, %fd256;
bar.sync 0;
@%p63 bra BB136_92;

st.shared.f64 [%rd41], %fd255;

BB136_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r49, %r2, -126;
setp.lt.s32	%p86, %r49, %r71;
and.pred %p87, %p86, %p10;
@!%p87 bra BB136_94;
bra.uni BB136_93;

BB136_93:
ld.shared.f64 %fd139, [%rd41+-1024];
add.f64 %fd255, %fd255, %fd139;

BB136_94:
bar.sync 0;
@%p63 bra BB136_96;

st.shared.f64 [%rd41], %fd255;

BB136_96:
setp.lt.s32	%p11, %r1, %r71;
bar.sync 0;
add.s32 %r50, %r71, -1;
mul.wide.s32 %rd239, %r50, 8;
add.s64 %rd240, %rd37, %rd239;
ld.shared.f64 %fd265, [%rd240];
not.pred %p89, %p11;
or.pred %p91, %p1, %p89;
selp.f64	%fd214, %fd2, %fd255, %p11;
@%p91 bra BB136_98;

ld.shared.f64 %fd214, [%rd41+-8];

BB136_98:
bar.sync 0;
@%p63 bra BB136_100;

st.shared.f64 [%rd41], %fd214;

BB136_100:
bar.sync 0;

BB136_122:
mov.f64 %fd264, %fd265;
@%p56 bra BB136_124;

ld.shared.f64 %fd216, [%rd41];

BB136_124:
bar.sync 0;
mul.wide.s32 %rd241, %r6, 8;
add.s64 %rd76, %rd1, %rd241;
setp.ge.u64	%p103, %rd1, %rd76;
@%p103 bra BB136_126;

ld.local.f64 %fd150, [%rd1];
add.f64 %fd216, %fd216, %fd150;
st.shared.f64 [%rd43], %fd216;

BB136_126:
setp.ge.u64	%p104, %rd44, %rd76;
@%p104 bra BB136_128;

ld.local.f64 %fd151, [%rd1+8];
add.f64 %fd216, %fd216, %fd151;
st.shared.f64 [%rd43+8], %fd216;

BB136_128:
add.s64 %rd242, %rd44, 8;
setp.ge.u64	%p105, %rd242, %rd76;
@%p105 bra BB136_130;

ld.local.f64 %fd152, [%rd1+16];
add.f64 %fd153, %fd216, %fd152;
st.shared.f64 [%rd43+16], %fd153;

BB136_130:
bar.sync 0;
@%p45 bra BB136_141;
bra.uni BB136_131;

BB136_141:
shl.b64 %rd245, %rd40, 3;
add.s64 %rd246, %rd50, %rd245;
ld.shared.f64 %fd160, [%rd41];
ld.shared.f64 %fd161, [%rd41+2048];
ld.shared.f64 %fd162, [%rd41+4096];
st.global.f64 [%rd246], %fd160;
st.global.f64 [%rd246+2048], %fd161;
st.global.f64 [%rd246+4096], %fd162;
bra.uni BB136_142;

BB136_131:
add.s64 %rd77, %rd37, %rd231;
mov.u64 %rd324, %rd35;
mov.u64 %rd323, %rd37;
setp.ge.u64	%p106, %rd37, %rd77;
mov.u64 %rd329, %rd50;
@%p106 bra BB136_142;

BB136_132:
mov.u64 %rd82, %rd329;
sub.s64 %rd83, %rd68, %rd324;
setp.gt.s64	%p107, %rd83, 6136;
shl.b64 %rd244, %rd40, 3;
add.s64 %rd84, %rd323, %rd244;
add.s64 %rd85, %rd82, %rd244;
@%p107 bra BB136_139;
bra.uni BB136_133;

BB136_139:
ld.shared.f64 %fd157, [%rd84];
ld.shared.f64 %fd158, [%rd84+2048];
ld.shared.f64 %fd159, [%rd84+4096];
st.global.f64 [%rd85], %fd157;
st.global.f64 [%rd85+2048], %fd158;
st.global.f64 [%rd85+4096], %fd159;
bra.uni BB136_140;

BB136_133:
shr.s64 %rd86, %rd83, 3;
setp.ge.s64	%p108, %rd40, %rd86;
@%p108 bra BB136_135;

ld.shared.f64 %fd154, [%rd84];
st.global.f64 [%rd85], %fd154;

BB136_135:
setp.ge.s64	%p109, %rd45, %rd86;
@%p109 bra BB136_137;

ld.shared.f64 %fd155, [%rd84+2048];
st.global.f64 [%rd85+2048], %fd155;

BB136_137:
setp.ge.s64	%p110, %rd46, %rd86;
@%p110 bra BB136_140;

ld.shared.f64 %fd156, [%rd84+4096];
st.global.f64 [%rd85+4096], %fd156;

BB136_140:
add.s64 %rd323, %rd323, 6144;
add.s64 %rd324, %rd324, 6144;
add.s64 %rd89, %rd82, 6144;
setp.lt.u64	%p111, %rd323, %rd77;
mov.u64 %rd329, %rd89;
@%p111 bra BB136_132;

BB136_142:
bar.sync 0;
add.s64 %rd346, %rd49, 6144;
add.s64 %rd330, %rd50, 6144;
add.s64 %rd316, %rd48, 6144;
mov.u64 %rd339, %rd316;
sub.s64 %rd247, %rd316, %rd31;
setp.lt.s64	%p112, %rd247, 0;
@%p112 bra BB136_29;
bra.uni BB136_259;

BB136_143:
setp.gt.s64	%p113, %rd36, -1;
@%p113 bra BB136_259;

mov.u64 %rd325, %rd339;
cvt.s64.s32	%rd96, %r1;
mul.wide.s32 %rd103, %r1, 8;
add.s64 %rd97, %rd35, %rd103;
mul.wide.s32 %rd98, %r1, -3;
mul.lo.s32 %r51, %r1, 3;
mul.wide.s32 %rd248, %r51, 8;
add.s64 %rd99, %rd35, %rd248;
add.s64 %rd100, %rd1, 8;
add.s32 %r52, %r1, 256;
cvt.s64.s32	%rd101, %r52;
add.s32 %r53, %r1, 512;
cvt.s64.s32	%rd102, %r53;
add.s32 %r10, %r1, -2;
mov.u64 %rd328, %rd330;
mov.u64 %rd337, %rd339;
mov.u64 %rd344, %rd346;
mov.f64 %fd252, %fd264;

BB136_145:
mov.f64 %fd57, %fd252;
mov.u64 %rd342, %rd344;
mov.u64 %rd106, %rd342;
mov.u64 %rd335, %rd337;
mov.u64 %rd105, %rd335;
mov.u64 %rd104, %rd325;
sub.s64 %rd249, %rd31, %rd104;
shr.u64 %rd250, %rd249, 3;
cvt.u32.u64	%r54, %rd250;
mov.u32 %r55, 768;
min.s32 %r11, %r54, %r55;
setp.eq.s32	%p114, %r11, 768;
@%p114 bra BB136_157;
bra.uni BB136_146;

BB136_157:
shl.b64 %rd255, %rd96, 3;
add.s64 %rd256, %rd106, %rd255;
ld.global.f64 %fd169, [%rd256];
st.f64 [%rd97], %fd169;
ld.global.f64 %fd170, [%rd256+2048];
st.f64 [%rd97+2048], %fd170;
ld.global.f64 %fd171, [%rd256+4096];
st.f64 [%rd97+4096], %fd171;
mov.u64 %rd347, 768;
bra.uni BB136_158;

BB136_146:
cvt.s64.s32	%rd347, %r11;
setp.lt.s32	%p115, %r11, 1;
@%p115 bra BB136_158;

shl.b64 %rd251, %rd347, 3;
add.s64 %rd109, %rd105, %rd251;
mov.u64 %rd332, %rd35;
mov.u64 %rd331, %rd105;
mov.u64 %rd336, %rd105;
mov.u64 %rd343, %rd106;

BB136_148:
mov.u64 %rd115, %rd343;
mov.u64 %rd114, %rd336;
mov.u64 %rd112, %rd331;
sub.s64 %rd116, %rd109, %rd112;
setp.gt.s64	%p116, %rd116, 6136;
shl.b64 %rd252, %rd96, 3;
add.s64 %rd117, %rd115, %rd252;
add.s64 %rd118, %rd332, %rd252;
@%p116 bra BB136_155;
bra.uni BB136_149;

BB136_155:
ld.global.f64 %fd166, [%rd117];
st.f64 [%rd118], %fd166;
ld.global.f64 %fd167, [%rd117+2048];
st.f64 [%rd118+2048], %fd167;
ld.global.f64 %fd168, [%rd117+4096];
st.f64 [%rd118+4096], %fd168;
bra.uni BB136_156;

BB136_149:
shr.s64 %rd119, %rd116, 3;
setp.ge.s64	%p117, %rd96, %rd119;
@%p117 bra BB136_151;

ld.global.f64 %fd163, [%rd117];
st.f64 [%rd118], %fd163;

BB136_151:
setp.ge.s64	%p118, %rd101, %rd119;
@%p118 bra BB136_153;

ld.global.f64 %fd164, [%rd117+2048];
st.f64 [%rd118+2048], %fd164;

BB136_153:
setp.ge.s64	%p119, %rd102, %rd119;
@%p119 bra BB136_156;

ld.global.f64 %fd165, [%rd117+4096];
st.f64 [%rd118+4096], %fd165;

BB136_156:
add.s64 %rd120, %rd115, 6144;
add.s64 %rd332, %rd332, 6144;
add.s64 %rd331, %rd114, 6144;
mov.u64 %rd122, %rd331;
sub.s64 %rd253, %rd331, %rd109;
setp.lt.s64	%p120, %rd253, 0;
mov.u64 %rd336, %rd122;
mov.u64 %rd343, %rd120;
@%p120 bra BB136_148;

BB136_158:
bar.sync 0;
shl.b64 %rd257, %rd347, 3;
add.s64 %rd125, %rd35, %rd257;
and.b64 %rd258, %rd347, 2305843009213693951;
cvt.u32.u64	%r12, %rd347;
add.s64 %rd259, %rd258, %rd98;
cvt.u32.u64	%r56, %rd259;
mov.u32 %r57, 3;
min.s32 %r13, %r56, %r57;
mov.u32 %r58, 0;
max.s32 %r14, %r13, %r58;
setp.gt.u32	%p121, %r14, 2;
@%p121 bra BB136_165;
bra.uni BB136_159;

BB136_165:
ld.f64 %fd175, [%rd99];
st.local.f64 [%rd1], %fd175;
ld.f64 %fd176, [%rd99+8];
st.local.f64 [%rd1+8], %fd176;
ld.f64 %fd177, [%rd99+16];
st.local.f64 [%rd1+16], %fd177;
bra.uni BB136_166;

BB136_159:
mov.u64 %rd127, %rd1;
setp.lt.s32	%p122, %r13, 1;
mov.u64 %rd350, %rd127;
@%p122 bra BB136_161;

ld.f64 %fd172, [%rd99];
st.local.f64 [%rd1], %fd172;
mov.u64 %rd350, %rd100;

BB136_161:
mov.u64 %rd348, %rd350;
mov.u64 %rd349, %rd348;
setp.lt.s32	%p123, %r14, 2;
@%p123 bra BB136_163;

ld.f64 %fd173, [%rd99+8];
st.local.f64 [%rd349], %fd173;
add.s64 %rd349, %rd349, 8;

BB136_163:
setp.lt.s32	%p124, %r14, 3;
@%p124 bra BB136_166;

ld.f64 %fd174, [%rd99+16];
st.local.f64 [%rd349], %fd174;

BB136_166:
setp.eq.s32	%p125, %r14, 0;
@%p125 bra BB136_171;

ld.local.f64 %fd266, [%rd1];
mul.wide.u32 %rd260, %r14, 8;
add.s64 %rd261, %rd260, 34359738360;
shr.u64 %rd262, %rd261, 3;
cvt.u32.u64	%r15, %rd262;
setp.lt.s32	%p126, %r15, 1;
@%p126 bra BB136_169;

ld.local.f64 %fd179, [%rd1+8];
add.f64 %fd266, %fd266, %fd179;

BB136_169:
setp.lt.s32	%p127, %r15, 2;
@%p127 bra BB136_171;

ld.local.f64 %fd180, [%rd1+16];
add.f64 %fd266, %fd266, %fd180;

BB136_171:
bar.sync 0;
@%p125 bra BB136_173;

st.f64 [%rd97], %fd266;

BB136_173:
bar.sync 0;
setp.gt.s32	%p129, %r12, 767;
mov.u32 %r72, 256;
@%p129 bra BB136_175;

add.s32 %r60, %r12, 2;
mul.hi.s32 %r61, %r60, 1431655766;
shr.u32 %r62, %r61, 31;
add.s32 %r72, %r61, %r62;

BB136_175:
setp.eq.s32	%p130, %r72, 256;
@%p130 bra BB136_217;
bra.uni BB136_176;

BB136_217:
@%p24 bra BB136_219;

ld.f64 %fd191, [%rd35];
add.f64 %fd192, %fd57, %fd191;
st.f64 [%rd35], %fd192;

BB136_219:
setp.lt.s32	%p22, %r1, 1;
ld.f64 %fd218, [%rd97];
bar.sync 0;
@%p22 bra BB136_221;

ld.f64 %fd193, [%rd97+-8];
add.f64 %fd218, %fd218, %fd193;

BB136_221:
bar.sync 0;
st.f64 [%rd97], %fd218;
bar.sync 0;
setp.lt.s32	%p163, %r1, 2;
@%p163 bra BB136_223;

ld.f64 %fd194, [%rd97+-16];
add.f64 %fd218, %fd218, %fd194;

BB136_223:
bar.sync 0;
st.f64 [%rd97], %fd218;
bar.sync 0;
setp.lt.s32	%p164, %r1, 4;
@%p164 bra BB136_225;

ld.f64 %fd195, [%rd97+-32];
add.f64 %fd218, %fd218, %fd195;

BB136_225:
bar.sync 0;
st.f64 [%rd97], %fd218;
bar.sync 0;
setp.lt.s32	%p165, %r1, 8;
@%p165 bra BB136_227;

ld.f64 %fd196, [%rd97+-64];
add.f64 %fd218, %fd218, %fd196;

BB136_227:
bar.sync 0;
st.f64 [%rd97], %fd218;
bar.sync 0;
setp.lt.s32	%p166, %r1, 16;
@%p166 bra BB136_229;

ld.f64 %fd197, [%rd97+-128];
add.f64 %fd218, %fd218, %fd197;

BB136_229:
bar.sync 0;
st.f64 [%rd97], %fd218;
bar.sync 0;
setp.lt.s32	%p167, %r1, 32;
@%p167 bra BB136_231;

ld.f64 %fd198, [%rd97+-256];
add.f64 %fd218, %fd218, %fd198;

BB136_231:
bar.sync 0;
st.f64 [%rd97], %fd218;
bar.sync 0;
setp.lt.s32	%p168, %r1, 64;
@%p168 bra BB136_233;

ld.f64 %fd199, [%rd97+-512];
add.f64 %fd218, %fd218, %fd199;

BB136_233:
bar.sync 0;
st.f64 [%rd97], %fd218;
bar.sync 0;
setp.lt.s32	%p169, %r1, 128;
@%p169 bra BB136_235;

ld.f64 %fd200, [%rd97+-1024];
add.f64 %fd218, %fd218, %fd200;

BB136_235:
bar.sync 0;
st.f64 [%rd97], %fd218;
bar.sync 0;
ld.f64 %fd253, [%rd35+2040];
mov.f64 %fd242, %fd57;
@%p1 bra BB136_237;

ld.f64 %fd242, [%rd97+-8];

BB136_237:
bar.sync 0;
st.f64 [%rd97], %fd242;
bar.sync 0;
bra.uni BB136_238;

BB136_176:
@%p24 bra BB136_178;

ld.f64 %fd181, [%rd35];
add.f64 %fd182, %fd57, %fd181;
st.f64 [%rd35], %fd182;

BB136_178:
setp.ge.s32	%p132, %r1, %r72;
mov.f64 %fd251, %fd57;
@%p132 bra BB136_180;

ld.f64 %fd63, [%rd97];
mov.f64 %fd251, %fd63;

BB136_180:
mov.f64 %fd234, %fd251;
mov.f64 %fd250, %fd234;
bar.sync 0;
setp.le.s32	%p133, %r1, %r72;
setp.gt.s32	%p134, %r1, 0;
and.pred %p135, %p133, %p134;
@!%p135 bra BB136_182;
bra.uni BB136_181;

BB136_181:
ld.f64 %fd183, [%rd97+-8];
add.f64 %fd250, %fd250, %fd183;

BB136_182:
mov.f64 %fd249, %fd250;
bar.sync 0;
@%p132 bra BB136_184;

st.f64 [%rd97], %fd249;

BB136_184:
setp.gt.s32	%p14, %r1, 1;
bar.sync 0;
setp.lt.s32	%p137, %r10, %r72;
and.pred %p138, %p137, %p14;
@!%p138 bra BB136_186;
bra.uni BB136_185;

BB136_185:
ld.f64 %fd184, [%rd97+-16];
add.f64 %fd249, %fd249, %fd184;

BB136_186:
mov.f64 %fd248, %fd249;
bar.sync 0;
@%p132 bra BB136_188;

st.f64 [%rd97], %fd248;

BB136_188:
setp.gt.s32	%p15, %r1, 3;
bar.sync 0;
add.s32 %r63, %r10, -2;
setp.lt.s32	%p140, %r63, %r72;
and.pred %p141, %p140, %p15;
@!%p141 bra BB136_190;
bra.uni BB136_189;

BB136_189:
ld.f64 %fd185, [%rd97+-32];
add.f64 %fd248, %fd248, %fd185;

BB136_190:
mov.f64 %fd247, %fd248;
bar.sync 0;
@%p132 bra BB136_192;

st.f64 [%rd97], %fd247;

BB136_192:
setp.gt.s32	%p16, %r1, 7;
bar.sync 0;
add.s32 %r64, %r10, -6;
setp.lt.s32	%p143, %r64, %r72;
and.pred %p144, %p143, %p16;
@!%p144 bra BB136_194;
bra.uni BB136_193;

BB136_193:
ld.f64 %fd186, [%rd97+-64];
add.f64 %fd247, %fd247, %fd186;

BB136_194:
mov.f64 %fd246, %fd247;
bar.sync 0;
@%p132 bra BB136_196;

st.f64 [%rd97], %fd246;

BB136_196:
setp.gt.s32	%p17, %r1, 15;
bar.sync 0;
add.s32 %r65, %r10, -14;
setp.lt.s32	%p146, %r65, %r72;
and.pred %p147, %p146, %p17;
@!%p147 bra BB136_198;
bra.uni BB136_197;

BB136_197:
ld.f64 %fd187, [%rd97+-128];
add.f64 %fd246, %fd246, %fd187;

BB136_198:
mov.f64 %fd245, %fd246;
bar.sync 0;
@%p132 bra BB136_200;

st.f64 [%rd97], %fd245;

BB136_200:
setp.gt.s32	%p18, %r1, 31;
bar.sync 0;
add.s32 %r66, %r10, -30;
setp.lt.s32	%p149, %r66, %r72;
and.pred %p150, %p149, %p18;
@!%p150 bra BB136_202;
bra.uni BB136_201;

BB136_201:
ld.f64 %fd188, [%rd97+-256];
add.f64 %fd245, %fd245, %fd188;

BB136_202:
mov.f64 %fd244, %fd245;
bar.sync 0;
@%p132 bra BB136_204;

st.f64 [%rd97], %fd244;

BB136_204:
setp.gt.s32	%p19, %r1, 63;
bar.sync 0;
add.s32 %r67, %r10, -62;
setp.lt.s32	%p152, %r67, %r72;
and.pred %p153, %p152, %p19;
@!%p153 bra BB136_206;
bra.uni BB136_205;

BB136_205:
ld.f64 %fd189, [%rd97+-512];
add.f64 %fd244, %fd244, %fd189;

BB136_206:
mov.f64 %fd243, %fd244;
bar.sync 0;
@%p132 bra BB136_208;

st.f64 [%rd97], %fd243;

BB136_208:
setp.gt.s32	%p20, %r1, 127;
bar.sync 0;
add.s32 %r68, %r10, -126;
setp.lt.s32	%p155, %r68, %r72;
and.pred %p156, %p155, %p20;
@!%p156 bra BB136_210;
bra.uni BB136_209;

BB136_209:
ld.f64 %fd190, [%rd97+-1024];
add.f64 %fd243, %fd243, %fd190;

BB136_210:
bar.sync 0;
@%p132 bra BB136_212;

st.f64 [%rd97], %fd243;

BB136_212:
setp.lt.s32	%p21, %r1, %r72;
bar.sync 0;
add.s32 %r69, %r72, -1;
mul.wide.s32 %rd263, %r69, 8;
add.s64 %rd264, %rd35, %rd263;
ld.f64 %fd253, [%rd264];
not.pred %p158, %p21;
or.pred %p160, %p1, %p158;
selp.f64	%fd217, %fd57, %fd243, %p21;
@%p160 bra BB136_214;

ld.f64 %fd217, [%rd97+-8];

BB136_214:
bar.sync 0;
@%p132 bra BB136_216;

st.f64 [%rd97], %fd217;

BB136_216:
bar.sync 0;

BB136_238:
mov.f64 %fd252, %fd253;
@%p125 bra BB136_240;

ld.f64 %fd266, [%rd97];

BB136_240:
bar.sync 0;
mul.wide.s32 %rd265, %r14, 8;
add.s64 %rd132, %rd1, %rd265;
setp.ge.u64	%p172, %rd1, %rd132;
@%p172 bra BB136_242;

ld.local.f64 %fd201, [%rd1];
add.f64 %fd266, %fd266, %fd201;
st.f64 [%rd99], %fd266;

BB136_242:
setp.ge.u64	%p173, %rd100, %rd132;
@%p173 bra BB136_244;

ld.local.f64 %fd202, [%rd1+8];
add.f64 %fd266, %fd266, %fd202;
st.f64 [%rd99+8], %fd266;

BB136_244:
add.s64 %rd266, %rd100, 8;
setp.ge.u64	%p174, %rd266, %rd132;
@%p174 bra BB136_246;

ld.local.f64 %fd203, [%rd1+16];
add.f64 %fd204, %fd266, %fd203;
st.f64 [%rd99+16], %fd204;

BB136_246:
bar.sync 0;
@%p114 bra BB136_257;
bra.uni BB136_247;

BB136_257:
shl.b64 %rd270, %rd96, 3;
add.s64 %rd271, %rd328, %rd270;
ld.f64 %fd211, [%rd97];
st.global.f64 [%rd271], %fd211;
ld.f64 %fd212, [%rd97+2048];
st.global.f64 [%rd271+2048], %fd212;
ld.f64 %fd213, [%rd97+4096];
st.global.f64 [%rd271+4096], %fd213;
bra.uni BB136_258;

BB136_247:
mov.u64 %rd351, 0;
setp.ge.u64	%p175, %rd35, %rd125;
mov.u64 %rd352, %rd103;
@%p175 bra BB136_258;

BB136_248:
mov.u64 %rd134, %rd352;
add.s64 %rd268, %rd35, %rd351;
sub.s64 %rd135, %rd125, %rd268;
setp.gt.s64	%p176, %rd135, 6136;
add.s64 %rd136, %rd35, %rd134;
add.s64 %rd137, %rd328, %rd134;
@%p176 bra BB136_255;
bra.uni BB136_249;

BB136_255:
ld.f64 %fd208, [%rd136];
st.global.f64 [%rd137], %fd208;
ld.f64 %fd209, [%rd136+2048];
st.global.f64 [%rd137+2048], %fd209;
ld.f64 %fd210, [%rd136+4096];
st.global.f64 [%rd137+4096], %fd210;
bra.uni BB136_256;

BB136_249:
shr.s64 %rd138, %rd135, 3;
setp.ge.s64	%p177, %rd96, %rd138;
@%p177 bra BB136_251;

ld.f64 %fd205, [%rd136];
st.global.f64 [%rd137], %fd205;

BB136_251:
setp.ge.s64	%p178, %rd101, %rd138;
@%p178 bra BB136_253;

ld.f64 %fd206, [%rd136+2048];
st.global.f64 [%rd137+2048], %fd206;

BB136_253:
setp.ge.s64	%p179, %rd102, %rd138;
@%p179 bra BB136_256;

ld.f64 %fd207, [%rd136+4096];
st.global.f64 [%rd137+4096], %fd207;

BB136_256:
add.s64 %rd139, %rd134, 6144;
add.s64 %rd351, %rd351, 6144;
add.s64 %rd269, %rd35, %rd351;
setp.lt.u64	%p180, %rd269, %rd125;
mov.u64 %rd352, %rd139;
@%p180 bra BB136_248;

BB136_258:
bar.sync 0;
add.s64 %rd344, %rd106, 6144;
add.s64 %rd328, %rd328, 6144;
add.s64 %rd325, %rd105, 6144;
mov.u64 %rd337, %rd325;
sub.s64 %rd272, %rd325, %rd31;
setp.lt.s64	%p181, %rd272, 0;
@%p181 bra BB136_145;

BB136_259:
@%p24 bra BB136_275;


	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r70, 1, 0, p; 
} 


	setp.eq.s32	%p183, %r70, 0;
@%p183 bra BB136_274;

mov.u64 %rd274, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd275, %rd274;
sub.s64 %rd146, %rd35, %rd275;
setp.eq.s64	%p184, %rd35, 0;
@%p184 bra BB136_275;

add.s64 %rd276, %rd146, -16;
add.s64 %rd278, %rd274, %rd276;
add.s64 %rd148, %rd275, %rd276;
ld.shared.u8 %rs30, [%rd278];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd278], %rs31;
ld.shared.u64 %rd149, [%rd278+8];
setp.eq.s64	%p185, %rd149, 0;
mov.u64 %rd356, %rd148;
@%p185 bra BB136_268;

mov.u64 %rd150, %rd148;
ld.u8 %rs32, [%rd149];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p186, %rs33, 1;
mov.u64 %rd356, %rd150;
@!%p186 bra BB136_268;
bra.uni BB136_264;

BB136_264:
ld.u64 %rd152, [%rd149];
shr.u64 %rd153, %rd152, 1;
add.s64 %rd154, %rd149, 16;
add.s64 %rd155, %rd154, %rd153;
ld.shared.u64 %rd280, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p187, %rd155, %rd280;
mov.u64 %rd356, %rd149;
@%p187 bra BB136_268;

ld.u8 %rs34, [%rd155];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p188, %rs35, 1;
mov.u64 %rd353, %rd149;
mov.u64 %rd356, %rd353;
@!%p188 bra BB136_268;
bra.uni BB136_266;

BB136_266:
ld.u64 %rd281, [%rd155];
shr.u64 %rd282, %rd281, 1;
add.s64 %rd283, %rd282, %rd153;
add.s64 %rd284, %rd283, 16;
shl.b64 %rd285, %rd284, 1;
and.b64 %rd286, %rd152, 1;
or.b64 %rd287, %rd285, %rd286;
st.u64 [%rd149], %rd287;
and.b64 %rd156, %rd284, 9223372036854775807;
add.s64 %rd288, %rd154, %rd156;
ld.shared.u64 %rd289, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p189, %rd288, %rd289;
mov.u64 %rd354, %rd149;
mov.u64 %rd356, %rd354;
@%p189 bra BB136_268;

add.s64 %rd290, %rd156, %rd154;
st.u64 [%rd290+8], %rd149;
mov.u64 %rd356, %rd149;

BB136_268:
ld.u64 %rd159, [%rd356];
shr.u64 %rd160, %rd159, 1;
add.s64 %rd161, %rd356, 16;
add.s64 %rd162, %rd161, %rd160;
ld.shared.u64 %rd291, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p190, %rd162, %rd291;
@%p190 bra BB136_272;

ld.u8 %rs36, [%rd162];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p191, %rs37, 1;
@!%p191 bra BB136_275;
bra.uni BB136_270;

BB136_270:
ld.u64 %rd292, [%rd162];
shr.u64 %rd293, %rd292, 1;
add.s64 %rd294, %rd293, %rd160;
add.s64 %rd295, %rd294, 16;
shl.b64 %rd296, %rd295, 1;
and.b64 %rd297, %rd159, 1;
or.b64 %rd298, %rd296, %rd297;
st.u64 [%rd356], %rd298;
and.b64 %rd163, %rd295, 9223372036854775807;
add.s64 %rd299, %rd161, %rd163;
ld.shared.u64 %rd300, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p192, %rd299, %rd300;
@%p192 bra BB136_275;

add.s64 %rd301, %rd163, %rd161;
st.u64 [%rd301+8], %rd356;
bra.uni BB136_275;

BB136_274:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB136_275:
bar.sync 0;

BB136_276:
ret;

BB136_272:
setp.lt.u64	%p193, %rd162, %rd356;
@%p193 bra BB136_275;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd356;
bra.uni BB136_275;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB137_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd12;

BB137_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB137_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB137_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB137_4;

BB137_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPdNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIdEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB138_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd19;

BB138_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB138_4;

BB138_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB138_3;

BB138_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
.local .align 8 .b8 __local_depot139[72];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<486>;
.reg .b16 %rs<59>;
.reg .b32 %r<167>;
.reg .f64 %fd<837>;
.reg .b64 %rd<893>;


mov.u64 %rd892, __local_depot139;
cvta.local.u64 %SP, %rd892;
ld.param.v2.u32 {%r41, %r42}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r43, %r44}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd408, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd407, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd406, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd404, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd403, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd410, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+72];
cvta.to.global.u64 %rd1, %rd410;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p42, %r1, 0;
mov.u64 %rd411, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd412, %rd411;
setp.eq.s64	%p43, %rd412, 0;
or.pred %p44, %p42, %p43;
@%p44 bra BB139_2;

cvt.s64.s32	%rd413, %r43;
mov.u32 %r47, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r47;
mov.u64 %rd414, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd415, %rd414;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd415;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd413;

BB139_2:
bar.sync 0;
mov.u32 %r48, %ctaid.x;
add.s32 %r49, %r48, %r42;
cvt.s64.s32	%rd416, %r49;
mul.lo.s64 %rd417, %rd416, %rd406;
min.s64 %rd7, %rd408, %rd416;
add.s64 %rd418, %rd7, %rd417;
setp.lt.s64	%p45, %rd416, %rd408;
selp.u64	%rd419, 1, 0, %p45;
add.s64 %rd420, %rd419, %rd406;
add.s64 %rd421, %rd420, %rd418;
mul.lo.s64 %rd8, %rd418, %rd407;
mul.lo.s64 %rd422, %rd421, %rd407;
min.s64 %rd423, %rd422, %rd404;
shl.b64 %rd424, %rd423, 3;
add.s64 %rd9, %rd403, %rd424;
cvta.to.global.u64 %rd425, %rd403;
shl.b64 %rd426, %rd8, 3;
add.s64 %rd789, %rd425, %rd426;
add.s64 %rd782, %rd403, %rd426;
add.s64 %rd773, %rd1, %rd426;
setp.eq.s32	%p46, %r49, 0;
@%p46 bra BB139_382;

ld.param.u64 %rd729, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
cvta.to.global.u64 %rd427, %rd729;
add.s32 %r52, %r49, -1;
mul.wide.s32 %rd428, %r52, 8;
add.s64 %rd429, %rd427, %rd428;
ld.global.f64 %fd785, [%rd429];
bar.sync 0;
@%p42 bra BB139_24;

ld.shared.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd732, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd739, %rd732;
setp.eq.s64	%p48, %rd13, %rd739;
mov.u64 %rd737, %rd13;
@%p48 bra BB139_8;

mov.u64 %rd738, %rd737;

BB139_6:
mov.u64 %rd734, %rd739;
mov.u64 %rd737, %rd738;
mov.u64 %rd738, %rd734;
ld.shared.u8 %rs27, [%rd732];
and.b16 %rs28, %rs27, 1;
setp.eq.b16	%p49, %rs28, 1;
not.pred %p50, %p49;
ld.shared.u64 %rd18, [%rd732];
setp.lt.u64	%p51, %rd18, 18432;
or.pred %p52, %p50, %p51;
@!%p52 bra BB139_8;
bra.uni BB139_7;

BB139_7:
shr.u64 %rd432, %rd18, 1;
add.s64 %rd433, %rd732, %rd432;
add.s64 %rd732, %rd433, 16;
add.s64 %rd434, %rd738, %rd432;
add.s64 %rd739, %rd434, 16;
setp.ne.s64	%p53, %rd739, %rd13;
mov.u64 %rd737, %rd738;
@%p53 bra BB139_6;

BB139_8:
setp.eq.s64	%p55, %rd737, %rd13;
mov.pred %p484, 0;
@%p55 bra BB139_10;

ld.u64 %rd436, [%rd737];
shr.u64 %rd437, %rd436, 1;
add.s64 %rd438, %rd737, %rd437;
add.s64 %rd743, %rd438, 16;
setp.ne.s64	%p484, %rd743, %rd13;

BB139_10:
@%p484 bra BB139_16;
bra.uni BB139_11;

BB139_16:
ld.u64 %rd29, [%rd743];
and.b64 %rd453, %rd29, -32;
setp.eq.s64	%p59, %rd453, 18432;
cvt.u16.u64	%rs57, %rd29;
@%p59 bra BB139_19;

add.s64 %rd30, %rd743, 16;
ld.u64 %rd454, [%rd743+9232];
and.b64 %rd455, %rd454, 1;
add.s64 %rd456, %rd29, -18464;
and.b64 %rd457, %rd456, -2;
or.b64 %rd458, %rd455, %rd457;
st.u64 [%rd743+9232], %rd458;
st.u64 [%rd743+9240], %rd743;
cvt.u16.u64	%rs30, %rd456;
or.b16 %rs31, %rs30, 1;
and.b64 %rd459, %rd29, 1;
or.b64 %rd460, %rd459, 18432;
st.u64 [%rd743], %rd460;
st.u8 [%rd743+9232], %rs31;
ld.u64 %rd461, [%rd743+9232];
shr.u64 %rd31, %rd461, 1;
add.s64 %rd462, %rd31, %rd30;
add.s64 %rd463, %rd462, 9232;
ld.shared.u64 %rd464, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p60, %rd463, %rd464;
cvt.u16.u64	%rs32, %rd29;
and.b16 %rs57, %rs32, 1;
@%p60 bra BB139_19;

add.s64 %rd465, %rd30, 9216;
st.u64 [%rd462+9240], %rd465;
ld.u8 %rs57, [%rd743];

BB139_19:
and.b16 %rs33, %rs57, 254;
st.u8 [%rd743], %rs33;
bra.uni BB139_20;

BB139_382:
sub.s64 %rd577, %rd9, %rd782;
setp.lt.s64	%p265, %rd577, 1;
@%p265 bra BB139_764;

ld.global.f64 %fd834, [%rd789];
bar.sync 0;
@%p42 bra BB139_385;

st.global.f64 [%rd773], %fd834;

BB139_385:
setp.eq.s32	%p21, %r1, 0;
bar.sync 0;
@!%p21 bra BB139_406;
bra.uni BB139_386;

BB139_386:
ld.shared.u64 %rd206, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd812, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd819, %rd812;
setp.eq.s64	%p267, %rd206, %rd819;
mov.u64 %rd817, %rd206;
@%p267 bra BB139_390;

mov.u64 %rd818, %rd817;

BB139_388:
mov.u64 %rd814, %rd819;
mov.u64 %rd817, %rd818;
mov.u64 %rd818, %rd814;
ld.shared.u8 %rs42, [%rd812];
and.b16 %rs43, %rs42, 1;
setp.eq.b16	%p268, %rs43, 1;
not.pred %p269, %p268;
ld.shared.u64 %rd211, [%rd812];
setp.lt.u64	%p270, %rd211, 18432;
or.pred %p271, %p269, %p270;
@!%p271 bra BB139_390;
bra.uni BB139_389;

BB139_389:
shr.u64 %rd580, %rd211, 1;
add.s64 %rd581, %rd812, %rd580;
add.s64 %rd812, %rd581, 16;
add.s64 %rd582, %rd818, %rd580;
add.s64 %rd819, %rd582, 16;
setp.ne.s64	%p272, %rd819, %rd206;
mov.u64 %rd817, %rd818;
@%p272 bra BB139_388;

BB139_390:
setp.eq.s64	%p274, %rd817, %rd206;
mov.pred %p485, 0;
@%p274 bra BB139_392;

ld.u64 %rd584, [%rd817];
shr.u64 %rd585, %rd584, 1;
add.s64 %rd586, %rd817, %rd585;
add.s64 %rd823, %rd586, 16;
setp.ne.s64	%p485, %rd823, %rd206;

BB139_392:
@%p485 bra BB139_398;
bra.uni BB139_393;

BB139_398:
ld.u64 %rd222, [%rd823];
and.b64 %rd601, %rd222, -32;
setp.eq.s64	%p278, %rd601, 18432;
cvt.u16.u64	%rs58, %rd222;
@%p278 bra BB139_401;

add.s64 %rd223, %rd823, 16;
ld.u64 %rd602, [%rd823+9232];
and.b64 %rd603, %rd602, 1;
add.s64 %rd604, %rd222, -18464;
and.b64 %rd605, %rd604, -2;
or.b64 %rd606, %rd603, %rd605;
st.u64 [%rd823+9232], %rd606;
st.u64 [%rd823+9240], %rd823;
cvt.u16.u64	%rs45, %rd604;
or.b16 %rs46, %rs45, 1;
and.b64 %rd607, %rd222, 1;
or.b64 %rd608, %rd607, 18432;
st.u64 [%rd823], %rd608;
st.u8 [%rd823+9232], %rs46;
ld.u64 %rd609, [%rd823+9232];
shr.u64 %rd224, %rd609, 1;
add.s64 %rd610, %rd224, %rd223;
add.s64 %rd611, %rd610, 9232;
ld.shared.u64 %rd612, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p279, %rd611, %rd612;
cvt.u16.u64	%rs47, %rd222;
and.b16 %rs58, %rs47, 1;
@%p279 bra BB139_401;

add.s64 %rd613, %rd223, 9216;
st.u64 [%rd610+9240], %rd613;
ld.u8 %rs58, [%rd823];

BB139_401:
and.b16 %rs48, %rs58, 254;
st.u8 [%rd823], %rs48;
bra.uni BB139_402;

BB139_11:
mov.u64 %rd440, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd441, %rd440;
sub.s64 %rd442, %rd13, %rd441;
add.s64 %rd443, %rd442, 9232;
ld.shared.u64 %rd444, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p56, %rd443, %rd444;
mov.u64 %rd741, -1;
mov.u64 %rd742, %rd13;
@%p56 bra BB139_13;

add.s64 %rd24, %rd13, 9232;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd24;
mov.u64 %rd741, %rd24;
mov.u64 %rd742, %rd24;

BB139_13:
mov.u64 %rd25, %rd742;
setp.eq.s64	%p57, %rd741, -1;
@%p57 bra BB139_15;

mov.u64 %rd445, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd446, %rd445;
sub.s64 %rd447, %rd13, %rd446;
add.s64 %rd448, %rd445, %rd447;
ld.shared.u64 %rd449, [%rd448];
and.b64 %rd450, %rd449, 1;
or.b64 %rd451, %rd450, 18432;
st.shared.u64 [%rd448], %rd451;
st.shared.u64 [%rd448+8], %rd737;
mov.u16 %rs29, 0;
st.shared.u8 [%rd448], %rs29;

BB139_15:
mov.u64 %rd743, %rd13;
setp.eq.s64	%p58, %rd13, %rd25;
mov.u64 %rd744, 0;
@%p58 bra BB139_21;

BB139_20:
add.s64 %rd744, %rd743, 16;

BB139_21:
mov.u64 %rd745, %rd744;
setp.ne.s64	%p61, %rd744, 0;
@%p61 bra BB139_23;

mov.u64 %rd467, 9216;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd467;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd745, [retval0+0];


	}

BB139_23:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd745;

BB139_24:
bar.sync 0;
ld.shared.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd38; 
selp.u32 %r53, 1, 0, p; 
} 


	setp.eq.s32	%p62, %r53, 0;
sub.s64 %rd39, %rd9, %rd782;
@%p62 bra BB139_195;

setp.lt.s64	%p63, %rd39, 1;
@%p63 bra BB139_365;

mov.u64 %rd469, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd470, %rd469;
sub.s64 %rd471, %rd38, %rd470;
add.s64 %rd40, %rd469, %rd471;
mov.u64 %rd746, %rd782;
cvt.s64.s32	%rd43, %r1;
mul.wide.s32 %rd472, %r1, 8;
add.s64 %rd44, %rd40, %rd472;
mul.wide.s32 %rd45, %r1, -9;
mul.lo.s32 %r54, %r1, 9;
mul.wide.s32 %rd473, %r54, 8;
add.s64 %rd46, %rd40, %rd473;
add.u64 %rd474, %SP, 0;
cvta.to.local.u64 %rd47, %rd474;
add.s64 %rd48, %rd47, 8;
add.s32 %r55, %r1, 128;
cvt.s64.s32	%rd49, %r55;
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd50, %r56;
add.s32 %r57, %r1, 384;
cvt.s64.s32	%rd51, %r57;
add.s32 %r58, %r1, 512;
cvt.s64.s32	%rd52, %r58;
add.s32 %r59, %r1, 640;
cvt.s64.s32	%rd53, %r59;
add.s32 %r60, %r1, 768;
cvt.s64.s32	%rd54, %r60;
add.s32 %r61, %r1, 896;
cvt.s64.s32	%rd55, %r61;
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd56, %r62;
add.s32 %r3, %r1, -2;

BB139_27:
mov.f64 %fd2, %fd785;
mov.u64 %rd784, %rd789;
mov.u64 %rd59, %rd784;
mov.u64 %rd777, %rd782;
mov.u64 %rd58, %rd777;
mov.u64 %rd770, %rd773;
mov.u64 %rd60, %rd770;
mov.u64 %rd57, %rd746;
sub.s64 %rd475, %rd57, %rd9;
shr.u64 %rd476, %rd475, 3;
neg.s64 %rd477, %rd476;
cvt.u32.u64	%r63, %rd477;
mov.u32 %r64, 1152;
min.s32 %r4, %r63, %r64;
setp.eq.s32	%p64, %r4, 1152;
@%p64 bra BB139_51;
bra.uni BB139_28;

BB139_51:
shl.b64 %rd484, %rd43, 3;
add.s64 %rd485, %rd59, %rd484;
ld.global.f64 %fd321, [%rd485];
ld.global.f64 %fd322, [%rd485+1024];
ld.global.f64 %fd323, [%rd485+2048];
ld.global.f64 %fd324, [%rd485+3072];
ld.global.f64 %fd325, [%rd485+4096];
ld.global.f64 %fd326, [%rd485+5120];
ld.global.f64 %fd327, [%rd485+6144];
ld.global.f64 %fd328, [%rd485+7168];
ld.global.f64 %fd329, [%rd485+8192];
st.shared.f64 [%rd44], %fd321;
st.shared.f64 [%rd44+1024], %fd322;
st.shared.f64 [%rd44+2048], %fd323;
st.shared.f64 [%rd44+3072], %fd324;
st.shared.f64 [%rd44+4096], %fd325;
st.shared.f64 [%rd44+5120], %fd326;
st.shared.f64 [%rd44+6144], %fd327;
st.shared.f64 [%rd44+7168], %fd328;
st.shared.f64 [%rd44+8192], %fd329;
mov.u64 %rd749, 1152;
bra.uni BB139_52;

BB139_28:
cvt.s64.s32	%rd749, %r4;
setp.lt.s32	%p65, %r4, 1;
@%p65 bra BB139_52;

shl.b64 %rd478, %rd749, 3;
add.s64 %rd62, %rd58, %rd478;
mov.u64 %rd748, %rd40;
mov.u64 %rd747, %rd58;
mov.u64 %rd781, %rd58;
mov.u64 %rd788, %rd59;

BB139_30:
mov.u64 %rd68, %rd788;
mov.u64 %rd67, %rd781;
mov.u64 %rd65, %rd747;
sub.s64 %rd479, %rd65, %rd62;
shr.s64 %rd480, %rd479, 3;
neg.s64 %rd69, %rd480;
setp.gt.s64	%p66, %rd69, 1151;
shl.b64 %rd481, %rd43, 3;
add.s64 %rd70, %rd68, %rd481;
add.s64 %rd71, %rd748, %rd481;
@%p66 bra BB139_49;
bra.uni BB139_31;

BB139_49:
ld.global.f64 %fd312, [%rd70];
ld.global.f64 %fd313, [%rd70+1024];
ld.global.f64 %fd314, [%rd70+2048];
ld.global.f64 %fd315, [%rd70+3072];
ld.global.f64 %fd316, [%rd70+4096];
ld.global.f64 %fd317, [%rd70+5120];
ld.global.f64 %fd318, [%rd70+6144];
ld.global.f64 %fd319, [%rd70+7168];
ld.global.f64 %fd320, [%rd70+8192];
st.shared.f64 [%rd71], %fd312;
st.shared.f64 [%rd71+1024], %fd313;
st.shared.f64 [%rd71+2048], %fd314;
st.shared.f64 [%rd71+3072], %fd315;
st.shared.f64 [%rd71+4096], %fd316;
st.shared.f64 [%rd71+5120], %fd317;
st.shared.f64 [%rd71+6144], %fd318;
st.shared.f64 [%rd71+7168], %fd319;
st.shared.f64 [%rd71+8192], %fd320;
bra.uni BB139_50;

BB139_31:
setp.ge.s64	%p67, %rd43, %rd69;
@%p67 bra BB139_33;

ld.global.f64 %fd303, [%rd70];
st.shared.f64 [%rd71], %fd303;

BB139_33:
setp.ge.s64	%p68, %rd49, %rd69;
@%p68 bra BB139_35;

ld.global.f64 %fd304, [%rd70+1024];
st.shared.f64 [%rd71+1024], %fd304;

BB139_35:
setp.ge.s64	%p69, %rd50, %rd69;
@%p69 bra BB139_37;

ld.global.f64 %fd305, [%rd70+2048];
st.shared.f64 [%rd71+2048], %fd305;

BB139_37:
setp.ge.s64	%p70, %rd51, %rd69;
@%p70 bra BB139_39;

ld.global.f64 %fd306, [%rd70+3072];
st.shared.f64 [%rd71+3072], %fd306;

BB139_39:
setp.ge.s64	%p71, %rd52, %rd69;
@%p71 bra BB139_41;

ld.global.f64 %fd307, [%rd70+4096];
st.shared.f64 [%rd71+4096], %fd307;

BB139_41:
setp.ge.s64	%p72, %rd53, %rd69;
@%p72 bra BB139_43;

ld.global.f64 %fd308, [%rd70+5120];
st.shared.f64 [%rd71+5120], %fd308;

BB139_43:
setp.ge.s64	%p73, %rd54, %rd69;
@%p73 bra BB139_45;

ld.global.f64 %fd309, [%rd70+6144];
st.shared.f64 [%rd71+6144], %fd309;

BB139_45:
setp.ge.s64	%p74, %rd55, %rd69;
@%p74 bra BB139_47;

ld.global.f64 %fd310, [%rd70+7168];
st.shared.f64 [%rd71+7168], %fd310;

BB139_47:
setp.ge.s64	%p75, %rd56, %rd69;
@%p75 bra BB139_50;

ld.global.f64 %fd311, [%rd70+8192];
st.shared.f64 [%rd71+8192], %fd311;

BB139_50:
add.s64 %rd72, %rd68, 9216;
add.s64 %rd748, %rd748, 9216;
add.s64 %rd747, %rd67, 9216;
mov.u64 %rd74, %rd747;
sub.s64 %rd482, %rd62, %rd747;
setp.gt.s64	%p76, %rd482, 0;
mov.u64 %rd781, %rd74;
mov.u64 %rd788, %rd72;
@%p76 bra BB139_30;

BB139_52:
bar.sync 0;
shl.b64 %rd486, %rd749, 3;
add.s64 %rd77, %rd38, %rd486;
and.b64 %rd487, %rd749, 2305843009213693951;
cvt.u32.u64	%r5, %rd749;
add.s64 %rd488, %rd487, %rd45;
cvt.u32.u64	%r65, %rd488;
mov.u32 %r66, 9;
min.s32 %r6, %r65, %r66;
mov.u32 %r67, 0;
max.s32 %r7, %r6, %r67;
setp.gt.u32	%p77, %r7, 8;
@%p77 bra BB139_71;
bra.uni BB139_53;

BB139_71:
ld.shared.f64 %fd339, [%rd46];
ld.shared.f64 %fd340, [%rd46+8];
ld.shared.f64 %fd341, [%rd46+16];
ld.shared.f64 %fd342, [%rd46+24];
ld.shared.f64 %fd343, [%rd46+32];
ld.shared.f64 %fd344, [%rd46+40];
ld.shared.f64 %fd345, [%rd46+48];
ld.shared.f64 %fd346, [%rd46+56];
ld.shared.f64 %fd347, [%rd46+64];
st.local.f64 [%rd47], %fd339;
st.local.f64 [%rd47+8], %fd340;
st.local.f64 [%rd47+16], %fd341;
st.local.f64 [%rd47+24], %fd342;
st.local.f64 [%rd47+32], %fd343;
st.local.f64 [%rd47+40], %fd344;
st.local.f64 [%rd47+48], %fd345;
st.local.f64 [%rd47+56], %fd346;
st.local.f64 [%rd47+64], %fd347;
bra.uni BB139_72;

BB139_53:
setp.lt.s32	%p78, %r6, 1;
mov.u64 %rd764, %rd47;
@%p78 bra BB139_55;

ld.shared.f64 %fd330, [%rd46];
st.local.f64 [%rd47], %fd330;
mov.u64 %rd764, %rd48;

BB139_55:
mov.u64 %rd750, %rd764;
mov.u64 %rd763, %rd750;
setp.lt.s32	%p79, %r7, 2;
@%p79 bra BB139_57;

ld.shared.f64 %fd331, [%rd46+8];
st.local.f64 [%rd763], %fd331;
add.s64 %rd763, %rd763, 8;

BB139_57:
mov.u64 %rd762, %rd763;
setp.lt.s32	%p80, %r7, 3;
@%p80 bra BB139_59;

ld.shared.f64 %fd332, [%rd46+16];
st.local.f64 [%rd762], %fd332;
add.s64 %rd762, %rd762, 8;

BB139_59:
mov.u64 %rd761, %rd762;
setp.lt.s32	%p81, %r7, 4;
@%p81 bra BB139_61;

ld.shared.f64 %fd333, [%rd46+24];
st.local.f64 [%rd761], %fd333;
add.s64 %rd761, %rd761, 8;

BB139_61:
mov.u64 %rd760, %rd761;
setp.lt.s32	%p82, %r7, 5;
@%p82 bra BB139_63;

ld.shared.f64 %fd334, [%rd46+32];
st.local.f64 [%rd760], %fd334;
add.s64 %rd760, %rd760, 8;

BB139_63:
mov.u64 %rd759, %rd760;
setp.lt.s32	%p83, %r7, 6;
@%p83 bra BB139_65;

ld.shared.f64 %fd335, [%rd46+40];
st.local.f64 [%rd759], %fd335;
add.s64 %rd759, %rd759, 8;

BB139_65:
mov.u64 %rd758, %rd759;
setp.lt.s32	%p84, %r7, 7;
@%p84 bra BB139_67;

ld.shared.f64 %fd336, [%rd46+48];
st.local.f64 [%rd758], %fd336;
add.s64 %rd758, %rd758, 8;

BB139_67:
mov.u64 %rd757, %rd758;
setp.lt.s32	%p85, %r7, 8;
@%p85 bra BB139_69;

ld.shared.f64 %fd337, [%rd46+56];
st.local.f64 [%rd757], %fd337;
add.s64 %rd757, %rd757, 8;

BB139_69:
setp.lt.s32	%p86, %r7, 9;
@%p86 bra BB139_72;

ld.shared.f64 %fd338, [%rd46+64];
st.local.f64 [%rd757], %fd338;

BB139_72:
setp.eq.s32	%p87, %r7, 0;
@%p87 bra BB139_89;

ld.local.f64 %fd741, [%rd47];
mul.wide.u32 %rd490, %r7, 8;
add.s64 %rd491, %rd490, 34359738360;
shr.u64 %rd492, %rd491, 3;
cvt.u32.u64	%r8, %rd492;
setp.lt.s32	%p88, %r8, 1;
@%p88 bra BB139_75;

ld.local.f64 %fd349, [%rd47+8];
add.f64 %fd741, %fd741, %fd349;

BB139_75:
setp.lt.s32	%p89, %r8, 2;
@%p89 bra BB139_77;

ld.local.f64 %fd350, [%rd47+16];
add.f64 %fd741, %fd741, %fd350;

BB139_77:
setp.lt.s32	%p90, %r8, 3;
@%p90 bra BB139_79;

ld.local.f64 %fd351, [%rd47+24];
add.f64 %fd741, %fd741, %fd351;

BB139_79:
setp.lt.s32	%p91, %r8, 4;
@%p91 bra BB139_81;

ld.local.f64 %fd352, [%rd47+32];
add.f64 %fd741, %fd741, %fd352;

BB139_81:
setp.lt.s32	%p92, %r8, 5;
@%p92 bra BB139_83;

ld.local.f64 %fd353, [%rd47+40];
add.f64 %fd741, %fd741, %fd353;

BB139_83:
setp.lt.s32	%p93, %r8, 6;
@%p93 bra BB139_85;

ld.local.f64 %fd354, [%rd47+48];
add.f64 %fd741, %fd741, %fd354;

BB139_85:
setp.lt.s32	%p94, %r8, 7;
@%p94 bra BB139_87;

ld.local.f64 %fd355, [%rd47+56];
add.f64 %fd741, %fd741, %fd355;

BB139_87:
setp.lt.s32	%p95, %r8, 8;
@%p95 bra BB139_89;

ld.local.f64 %fd356, [%rd47+64];
add.f64 %fd741, %fd741, %fd356;

BB139_89:
bar.sync 0;
@%p87 bra BB139_91;

st.shared.f64 [%rd44], %fd741;

BB139_91:
bar.sync 0;
setp.gt.s32	%p97, %r5, 1151;
mov.u32 %r163, 128;
@%p97 bra BB139_93;

add.s32 %r69, %r5, 8;
mul.hi.s32 %r70, %r69, 954437177;
shr.u32 %r71, %r70, 31;
shr.s32 %r72, %r70, 1;
add.s32 %r163, %r72, %r71;

BB139_93:
setp.eq.s32	%p98, %r163, 128;
@%p98 bra BB139_131;
bra.uni BB139_94;

BB139_131:
@%p42 bra BB139_133;

ld.shared.f64 %fd366, [%rd40];
add.f64 %fd367, %fd2, %fd366;
st.shared.f64 [%rd40], %fd367;

BB139_133:
setp.lt.s32	%p10, %r1, 1;
ld.shared.f64 %fd740, [%rd44];
bar.sync 0;
@%p10 bra BB139_135;

ld.shared.f64 %fd368, [%rd44+-8];
add.f64 %fd740, %fd740, %fd368;

BB139_135:
bar.sync 0;
st.shared.f64 [%rd44], %fd740;
bar.sync 0;
setp.lt.s32	%p128, %r1, 2;
@%p128 bra BB139_137;

ld.shared.f64 %fd369, [%rd44+-16];
add.f64 %fd740, %fd740, %fd369;

BB139_137:
bar.sync 0;
st.shared.f64 [%rd44], %fd740;
bar.sync 0;
setp.lt.s32	%p129, %r1, 4;
@%p129 bra BB139_139;

ld.shared.f64 %fd370, [%rd44+-32];
add.f64 %fd740, %fd740, %fd370;

BB139_139:
bar.sync 0;
st.shared.f64 [%rd44], %fd740;
bar.sync 0;
setp.lt.s32	%p130, %r1, 8;
@%p130 bra BB139_141;

ld.shared.f64 %fd371, [%rd44+-64];
add.f64 %fd740, %fd740, %fd371;

BB139_141:
bar.sync 0;
st.shared.f64 [%rd44], %fd740;
bar.sync 0;
setp.lt.s32	%p131, %r1, 16;
@%p131 bra BB139_143;

ld.shared.f64 %fd372, [%rd44+-128];
add.f64 %fd740, %fd740, %fd372;

BB139_143:
bar.sync 0;
st.shared.f64 [%rd44], %fd740;
bar.sync 0;
setp.lt.s32	%p132, %r1, 32;
@%p132 bra BB139_145;

ld.shared.f64 %fd373, [%rd44+-256];
add.f64 %fd740, %fd740, %fd373;

BB139_145:
bar.sync 0;
st.shared.f64 [%rd44], %fd740;
bar.sync 0;
setp.lt.s32	%p133, %r1, 64;
@%p133 bra BB139_147;

ld.shared.f64 %fd374, [%rd44+-512];
add.f64 %fd740, %fd740, %fd374;

BB139_147:
bar.sync 0;
st.shared.f64 [%rd44], %fd740;
bar.sync 0;
ld.shared.f64 %fd786, [%rd40+1016];
setp.eq.s32	%p134, %r1, 0;
mov.f64 %fd776, %fd2;
@%p134 bra BB139_149;

ld.shared.f64 %fd776, [%rd44+-8];

BB139_149:
bar.sync 0;
st.shared.f64 [%rd44], %fd776;
bar.sync 0;
bra.uni BB139_150;

BB139_94:
@%p42 bra BB139_96;

ld.shared.f64 %fd357, [%rd40];
add.f64 %fd358, %fd2, %fd357;
st.shared.f64 [%rd40], %fd358;

BB139_96:
setp.ge.s32	%p100, %r1, %r163;
mov.f64 %fd784, %fd2;
@%p100 bra BB139_98;

ld.shared.f64 %fd20, [%rd44];
mov.f64 %fd784, %fd20;

BB139_98:
mov.f64 %fd749, %fd784;
mov.f64 %fd783, %fd749;
bar.sync 0;
setp.le.s32	%p101, %r1, %r163;
setp.gt.s32	%p102, %r1, 0;
and.pred %p103, %p101, %p102;
@!%p103 bra BB139_100;
bra.uni BB139_99;

BB139_99:
ld.shared.f64 %fd359, [%rd44+-8];
add.f64 %fd783, %fd783, %fd359;

BB139_100:
mov.f64 %fd782, %fd783;
bar.sync 0;
@%p100 bra BB139_102;

st.shared.f64 [%rd44], %fd782;

BB139_102:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
setp.lt.s32	%p105, %r3, %r163;
and.pred %p106, %p105, %p3;
@!%p106 bra BB139_104;
bra.uni BB139_103;

BB139_103:
ld.shared.f64 %fd360, [%rd44+-16];
add.f64 %fd782, %fd782, %fd360;

BB139_104:
mov.f64 %fd781, %fd782;
bar.sync 0;
@%p100 bra BB139_106;

st.shared.f64 [%rd44], %fd781;

BB139_106:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r73, %r3, -2;
setp.lt.s32	%p108, %r73, %r163;
and.pred %p109, %p108, %p4;
@!%p109 bra BB139_108;
bra.uni BB139_107;

BB139_107:
ld.shared.f64 %fd361, [%rd44+-32];
add.f64 %fd781, %fd781, %fd361;

BB139_108:
mov.f64 %fd780, %fd781;
bar.sync 0;
@%p100 bra BB139_110;

st.shared.f64 [%rd44], %fd780;

BB139_110:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r74, %r3, -6;
setp.lt.s32	%p111, %r74, %r163;
and.pred %p112, %p111, %p5;
@!%p112 bra BB139_112;
bra.uni BB139_111;

BB139_111:
ld.shared.f64 %fd362, [%rd44+-64];
add.f64 %fd780, %fd780, %fd362;

BB139_112:
mov.f64 %fd779, %fd780;
bar.sync 0;
@%p100 bra BB139_114;

st.shared.f64 [%rd44], %fd779;

BB139_114:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r75, %r3, -14;
setp.lt.s32	%p114, %r75, %r163;
and.pred %p115, %p114, %p6;
@!%p115 bra BB139_116;
bra.uni BB139_115;

BB139_115:
ld.shared.f64 %fd363, [%rd44+-128];
add.f64 %fd779, %fd779, %fd363;

BB139_116:
mov.f64 %fd778, %fd779;
bar.sync 0;
@%p100 bra BB139_118;

st.shared.f64 [%rd44], %fd778;

BB139_118:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r76, %r3, -30;
setp.lt.s32	%p117, %r76, %r163;
and.pred %p118, %p117, %p7;
@!%p118 bra BB139_120;
bra.uni BB139_119;

BB139_119:
ld.shared.f64 %fd364, [%rd44+-256];
add.f64 %fd778, %fd778, %fd364;

BB139_120:
mov.f64 %fd777, %fd778;
bar.sync 0;
@%p100 bra BB139_122;

st.shared.f64 [%rd44], %fd777;

BB139_122:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r77, %r3, -62;
setp.lt.s32	%p120, %r77, %r163;
and.pred %p121, %p120, %p8;
@!%p121 bra BB139_124;
bra.uni BB139_123;

BB139_123:
ld.shared.f64 %fd365, [%rd44+-512];
add.f64 %fd777, %fd777, %fd365;

BB139_124:
bar.sync 0;
@%p100 bra BB139_126;

st.shared.f64 [%rd44], %fd777;

BB139_126:
setp.lt.s32	%p9, %r1, %r163;
bar.sync 0;
add.s32 %r78, %r163, -1;
mul.wide.s32 %rd493, %r78, 8;
add.s64 %rd494, %rd40, %rd493;
ld.shared.f64 %fd786, [%rd494];
not.pred %p123, %p9;
setp.eq.s32	%p124, %r1, 0;
or.pred %p125, %p124, %p123;
selp.f64	%fd739, %fd2, %fd777, %p9;
@%p125 bra BB139_128;

ld.shared.f64 %fd739, [%rd44+-8];

BB139_128:
bar.sync 0;
@%p100 bra BB139_130;

st.shared.f64 [%rd44], %fd739;

BB139_130:
bar.sync 0;

BB139_150:
mov.f64 %fd785, %fd786;
@%p87 bra BB139_152;

ld.shared.f64 %fd741, [%rd44];

BB139_152:
bar.sync 0;
mul.wide.s32 %rd495, %r7, 8;
add.s64 %rd96, %rd47, %rd495;
setp.ge.u64	%p136, %rd47, %rd96;
@%p136 bra BB139_154;

ld.local.f64 %fd375, [%rd47];
add.f64 %fd741, %fd741, %fd375;
st.shared.f64 [%rd46], %fd741;

BB139_154:
setp.ge.u64	%p137, %rd48, %rd96;
@%p137 bra BB139_156;

ld.local.f64 %fd376, [%rd47+8];
add.f64 %fd741, %fd741, %fd376;
st.shared.f64 [%rd46+8], %fd741;

BB139_156:
add.s64 %rd496, %rd48, 8;
setp.ge.u64	%p138, %rd496, %rd96;
@%p138 bra BB139_158;

ld.local.f64 %fd377, [%rd47+16];
add.f64 %fd741, %fd741, %fd377;
st.shared.f64 [%rd46+16], %fd741;

BB139_158:
add.s64 %rd497, %rd48, 16;
setp.ge.u64	%p139, %rd497, %rd96;
@%p139 bra BB139_160;

ld.local.f64 %fd378, [%rd47+24];
add.f64 %fd741, %fd741, %fd378;
st.shared.f64 [%rd46+24], %fd741;

BB139_160:
add.s64 %rd498, %rd48, 24;
setp.ge.u64	%p140, %rd498, %rd96;
@%p140 bra BB139_162;

ld.local.f64 %fd379, [%rd47+32];
add.f64 %fd741, %fd741, %fd379;
st.shared.f64 [%rd46+32], %fd741;

BB139_162:
add.s64 %rd499, %rd48, 32;
setp.ge.u64	%p141, %rd499, %rd96;
@%p141 bra BB139_164;

ld.local.f64 %fd380, [%rd47+40];
add.f64 %fd741, %fd741, %fd380;
st.shared.f64 [%rd46+40], %fd741;

BB139_164:
add.s64 %rd500, %rd48, 40;
setp.ge.u64	%p142, %rd500, %rd96;
@%p142 bra BB139_166;

ld.local.f64 %fd381, [%rd47+48];
add.f64 %fd741, %fd741, %fd381;
st.shared.f64 [%rd46+48], %fd741;

BB139_166:
add.s64 %rd501, %rd48, 48;
setp.ge.u64	%p143, %rd501, %rd96;
@%p143 bra BB139_168;

ld.local.f64 %fd382, [%rd47+56];
add.f64 %fd741, %fd741, %fd382;
st.shared.f64 [%rd46+56], %fd741;

BB139_168:
add.s64 %rd502, %rd48, 56;
setp.ge.u64	%p144, %rd502, %rd96;
@%p144 bra BB139_170;

ld.local.f64 %fd383, [%rd47+64];
add.f64 %fd384, %fd741, %fd383;
st.shared.f64 [%rd46+64], %fd384;

BB139_170:
bar.sync 0;
@%p64 bra BB139_193;
bra.uni BB139_171;

BB139_193:
shl.b64 %rd505, %rd43, 3;
add.s64 %rd506, %rd60, %rd505;
ld.shared.f64 %fd403, [%rd44];
ld.shared.f64 %fd404, [%rd44+1024];
ld.shared.f64 %fd405, [%rd44+2048];
ld.shared.f64 %fd406, [%rd44+3072];
ld.shared.f64 %fd407, [%rd44+4096];
ld.shared.f64 %fd408, [%rd44+5120];
ld.shared.f64 %fd409, [%rd44+6144];
ld.shared.f64 %fd410, [%rd44+7168];
ld.shared.f64 %fd411, [%rd44+8192];
st.global.f64 [%rd506], %fd403;
st.global.f64 [%rd506+1024], %fd404;
st.global.f64 [%rd506+2048], %fd405;
st.global.f64 [%rd506+3072], %fd406;
st.global.f64 [%rd506+4096], %fd407;
st.global.f64 [%rd506+5120], %fd408;
st.global.f64 [%rd506+6144], %fd409;
st.global.f64 [%rd506+7168], %fd410;
st.global.f64 [%rd506+8192], %fd411;
bra.uni BB139_194;

BB139_171:
add.s64 %rd97, %rd40, %rd486;
mov.u64 %rd766, %rd38;
mov.u64 %rd765, %rd40;
setp.ge.u64	%p145, %rd40, %rd97;
mov.u64 %rd772, %rd60;
@%p145 bra BB139_194;

BB139_172:
mov.u64 %rd102, %rd772;
sub.s64 %rd103, %rd77, %rd766;
setp.gt.s64	%p146, %rd103, 9208;
shl.b64 %rd504, %rd43, 3;
add.s64 %rd104, %rd765, %rd504;
add.s64 %rd105, %rd102, %rd504;
@%p146 bra BB139_191;
bra.uni BB139_173;

BB139_191:
ld.shared.f64 %fd394, [%rd104];
ld.shared.f64 %fd395, [%rd104+1024];
ld.shared.f64 %fd396, [%rd104+2048];
ld.shared.f64 %fd397, [%rd104+3072];
ld.shared.f64 %fd398, [%rd104+4096];
ld.shared.f64 %fd399, [%rd104+5120];
ld.shared.f64 %fd400, [%rd104+6144];
ld.shared.f64 %fd401, [%rd104+7168];
ld.shared.f64 %fd402, [%rd104+8192];
st.global.f64 [%rd105], %fd394;
st.global.f64 [%rd105+1024], %fd395;
st.global.f64 [%rd105+2048], %fd396;
st.global.f64 [%rd105+3072], %fd397;
st.global.f64 [%rd105+4096], %fd398;
st.global.f64 [%rd105+5120], %fd399;
st.global.f64 [%rd105+6144], %fd400;
st.global.f64 [%rd105+7168], %fd401;
st.global.f64 [%rd105+8192], %fd402;
bra.uni BB139_192;

BB139_173:
shr.s64 %rd106, %rd103, 3;
setp.ge.s64	%p147, %rd43, %rd106;
@%p147 bra BB139_175;

ld.shared.f64 %fd385, [%rd104];
st.global.f64 [%rd105], %fd385;

BB139_175:
setp.ge.s64	%p148, %rd49, %rd106;
@%p148 bra BB139_177;

ld.shared.f64 %fd386, [%rd104+1024];
st.global.f64 [%rd105+1024], %fd386;

BB139_177:
setp.ge.s64	%p149, %rd50, %rd106;
@%p149 bra BB139_179;

ld.shared.f64 %fd387, [%rd104+2048];
st.global.f64 [%rd105+2048], %fd387;

BB139_179:
setp.ge.s64	%p150, %rd51, %rd106;
@%p150 bra BB139_181;

ld.shared.f64 %fd388, [%rd104+3072];
st.global.f64 [%rd105+3072], %fd388;

BB139_181:
setp.ge.s64	%p151, %rd52, %rd106;
@%p151 bra BB139_183;

ld.shared.f64 %fd389, [%rd104+4096];
st.global.f64 [%rd105+4096], %fd389;

BB139_183:
setp.ge.s64	%p152, %rd53, %rd106;
@%p152 bra BB139_185;

ld.shared.f64 %fd390, [%rd104+5120];
st.global.f64 [%rd105+5120], %fd390;

BB139_185:
setp.ge.s64	%p153, %rd54, %rd106;
@%p153 bra BB139_187;

ld.shared.f64 %fd391, [%rd104+6144];
st.global.f64 [%rd105+6144], %fd391;

BB139_187:
setp.ge.s64	%p154, %rd55, %rd106;
@%p154 bra BB139_189;

ld.shared.f64 %fd392, [%rd104+7168];
st.global.f64 [%rd105+7168], %fd392;

BB139_189:
setp.ge.s64	%p155, %rd56, %rd106;
@%p155 bra BB139_192;

ld.shared.f64 %fd393, [%rd104+8192];
st.global.f64 [%rd105+8192], %fd393;

BB139_192:
add.s64 %rd765, %rd765, 9216;
add.s64 %rd766, %rd766, 9216;
add.s64 %rd109, %rd102, 9216;
setp.lt.u64	%p156, %rd765, %rd97;
mov.u64 %rd772, %rd109;
@%p156 bra BB139_172;

BB139_194:
bar.sync 0;
add.s64 %rd789, %rd59, 9216;
add.s64 %rd773, %rd60, 9216;
add.s64 %rd746, %rd58, 9216;
mov.u64 %rd782, %rd746;
sub.s64 %rd507, %rd9, %rd746;
setp.gt.s64	%p157, %rd507, 0;
@%p157 bra BB139_27;
bra.uni BB139_365;

BB139_195:
setp.lt.s64	%p158, %rd39, 1;
@%p158 bra BB139_365;

mov.u32 %r161, %ctaid.x;
mov.u64 %rd768, %rd782;
cvt.s64.s32	%rd116, %r1;
mul.wide.s32 %rd130, %r1, 8;
add.s64 %rd117, %rd38, %rd130;
mul.wide.s32 %rd118, %r1, -9;
mul.lo.s32 %r79, %r1, 9;
mul.wide.s32 %rd509, %r79, 8;
add.s64 %rd119, %rd38, %rd509;
add.u64 %rd510, %SP, 0;
cvta.to.local.u64 %rd120, %rd510;
add.s64 %rd121, %rd120, 8;
add.s32 %r80, %r1, 128;
cvt.s64.s32	%rd122, %r80;
add.s32 %r81, %r1, 256;
cvt.s64.s32	%rd123, %r81;
add.s32 %r82, %r1, 384;
cvt.s64.s32	%rd124, %r82;
add.s32 %r83, %r1, 512;
cvt.s64.s32	%rd125, %r83;
add.s32 %r84, %r1, 640;
cvt.s64.s32	%rd126, %r84;
add.s32 %r85, %r1, 768;
cvt.s64.s32	%rd127, %r85;
add.s32 %r86, %r1, 896;
cvt.s64.s32	%rd128, %r86;
add.s32 %r87, %r1, 1024;
cvt.s64.s32	%rd129, %r87;
add.s32 %r11, %r1, -2;
add.s32 %r89, %r42, %r161;
cvt.s64.s32	%rd511, %r89;
mul.lo.s64 %rd512, %rd406, %rd511;
add.s64 %rd513, %rd7, %rd512;
mul.lo.s64 %rd514, %rd407, %rd513;
add.s64 %rd131, %rd514, %rd116;
mov.u64 %rd767, 0;
mov.u64 %rd771, %rd773;
mov.u64 %rd780, %rd782;
mov.u64 %rd787, %rd789;
mov.f64 %fd774, %fd785;

BB139_197:
mov.f64 %fd77, %fd774;
mov.u64 %rd785, %rd787;
mov.u64 %rd135, %rd785;
mov.u64 %rd778, %rd780;
mov.u64 %rd134, %rd778;
mov.u64 %rd133, %rd768;
sub.s64 %rd515, %rd133, %rd9;
shr.u64 %rd516, %rd515, 3;
neg.s64 %rd517, %rd516;
cvt.u32.u64	%r90, %rd517;
mov.u32 %r91, 1152;
min.s32 %r12, %r90, %r91;
setp.eq.s32	%p159, %r12, 1152;
@%p159 bra BB139_221;
bra.uni BB139_198;

BB139_221:
shl.b64 %rd524, %rd116, 3;
add.s64 %rd525, %rd135, %rd524;
ld.global.f64 %fd430, [%rd525];
st.f64 [%rd117], %fd430;
ld.global.f64 %fd431, [%rd525+1024];
st.f64 [%rd117+1024], %fd431;
ld.global.f64 %fd432, [%rd525+2048];
st.f64 [%rd117+2048], %fd432;
ld.global.f64 %fd433, [%rd525+3072];
st.f64 [%rd117+3072], %fd433;
ld.global.f64 %fd434, [%rd525+4096];
st.f64 [%rd117+4096], %fd434;
ld.global.f64 %fd435, [%rd525+5120];
st.f64 [%rd117+5120], %fd435;
ld.global.f64 %fd436, [%rd525+6144];
st.f64 [%rd117+6144], %fd436;
ld.global.f64 %fd437, [%rd525+7168];
st.f64 [%rd117+7168], %fd437;
ld.global.f64 %fd438, [%rd525+8192];
st.f64 [%rd117+8192], %fd438;
mov.u64 %rd790, 1152;
bra.uni BB139_222;

BB139_198:
cvt.s64.s32	%rd790, %r12;
setp.lt.s32	%p160, %r12, 1;
@%p160 bra BB139_222;

shl.b64 %rd518, %rd790, 3;
add.s64 %rd138, %rd134, %rd518;
mov.u64 %rd775, %rd38;
mov.u64 %rd774, %rd134;
mov.u64 %rd779, %rd134;
mov.u64 %rd786, %rd135;

BB139_200:
mov.u64 %rd144, %rd786;
mov.u64 %rd143, %rd779;
mov.u64 %rd141, %rd774;
sub.s64 %rd519, %rd141, %rd138;
shr.s64 %rd520, %rd519, 3;
neg.s64 %rd145, %rd520;
setp.gt.s64	%p161, %rd145, 1151;
shl.b64 %rd521, %rd116, 3;
add.s64 %rd146, %rd144, %rd521;
add.s64 %rd147, %rd775, %rd521;
@%p161 bra BB139_219;
bra.uni BB139_201;

BB139_219:
ld.global.f64 %fd421, [%rd146];
st.f64 [%rd147], %fd421;
ld.global.f64 %fd422, [%rd146+1024];
st.f64 [%rd147+1024], %fd422;
ld.global.f64 %fd423, [%rd146+2048];
st.f64 [%rd147+2048], %fd423;
ld.global.f64 %fd424, [%rd146+3072];
st.f64 [%rd147+3072], %fd424;
ld.global.f64 %fd425, [%rd146+4096];
st.f64 [%rd147+4096], %fd425;
ld.global.f64 %fd426, [%rd146+5120];
st.f64 [%rd147+5120], %fd426;
ld.global.f64 %fd427, [%rd146+6144];
st.f64 [%rd147+6144], %fd427;
ld.global.f64 %fd428, [%rd146+7168];
st.f64 [%rd147+7168], %fd428;
ld.global.f64 %fd429, [%rd146+8192];
st.f64 [%rd147+8192], %fd429;
bra.uni BB139_220;

BB139_201:
setp.ge.s64	%p162, %rd116, %rd145;
@%p162 bra BB139_203;

ld.global.f64 %fd412, [%rd146];
st.f64 [%rd147], %fd412;

BB139_203:
setp.ge.s64	%p163, %rd122, %rd145;
@%p163 bra BB139_205;

ld.global.f64 %fd413, [%rd146+1024];
st.f64 [%rd147+1024], %fd413;

BB139_205:
setp.ge.s64	%p164, %rd123, %rd145;
@%p164 bra BB139_207;

ld.global.f64 %fd414, [%rd146+2048];
st.f64 [%rd147+2048], %fd414;

BB139_207:
setp.ge.s64	%p165, %rd124, %rd145;
@%p165 bra BB139_209;

ld.global.f64 %fd415, [%rd146+3072];
st.f64 [%rd147+3072], %fd415;

BB139_209:
setp.ge.s64	%p166, %rd125, %rd145;
@%p166 bra BB139_211;

ld.global.f64 %fd416, [%rd146+4096];
st.f64 [%rd147+4096], %fd416;

BB139_211:
setp.ge.s64	%p167, %rd126, %rd145;
@%p167 bra BB139_213;

ld.global.f64 %fd417, [%rd146+5120];
st.f64 [%rd147+5120], %fd417;

BB139_213:
setp.ge.s64	%p168, %rd127, %rd145;
@%p168 bra BB139_215;

ld.global.f64 %fd418, [%rd146+6144];
st.f64 [%rd147+6144], %fd418;

BB139_215:
setp.ge.s64	%p169, %rd128, %rd145;
@%p169 bra BB139_217;

ld.global.f64 %fd419, [%rd146+7168];
st.f64 [%rd147+7168], %fd419;

BB139_217:
setp.ge.s64	%p170, %rd129, %rd145;
@%p170 bra BB139_220;

ld.global.f64 %fd420, [%rd146+8192];
st.f64 [%rd147+8192], %fd420;

BB139_220:
add.s64 %rd148, %rd144, 9216;
add.s64 %rd775, %rd775, 9216;
add.s64 %rd774, %rd143, 9216;
mov.u64 %rd150, %rd774;
sub.s64 %rd522, %rd138, %rd774;
setp.gt.s64	%p171, %rd522, 0;
mov.u64 %rd779, %rd150;
mov.u64 %rd786, %rd148;
@%p171 bra BB139_200;

BB139_222:
bar.sync 0;
shl.b64 %rd526, %rd790, 3;
add.s64 %rd153, %rd38, %rd526;
and.b64 %rd527, %rd790, 2305843009213693951;
cvt.u32.u64	%r13, %rd790;
add.s64 %rd528, %rd527, %rd118;
cvt.u32.u64	%r92, %rd528;
mov.u32 %r93, 9;
min.s32 %r14, %r92, %r93;
mov.u32 %r94, 0;
max.s32 %r15, %r14, %r94;
setp.gt.u32	%p172, %r15, 8;
@%p172 bra BB139_241;
bra.uni BB139_223;

BB139_241:
ld.f64 %fd448, [%rd119];
st.local.f64 [%rd120], %fd448;
ld.f64 %fd449, [%rd119+8];
st.local.f64 [%rd120+8], %fd449;
ld.f64 %fd450, [%rd119+16];
st.local.f64 [%rd120+16], %fd450;
ld.f64 %fd451, [%rd119+24];
st.local.f64 [%rd120+24], %fd451;
ld.f64 %fd452, [%rd119+32];
st.local.f64 [%rd120+32], %fd452;
ld.f64 %fd453, [%rd119+40];
st.local.f64 [%rd120+40], %fd453;
ld.f64 %fd454, [%rd119+48];
st.local.f64 [%rd120+48], %fd454;
ld.f64 %fd455, [%rd119+56];
st.local.f64 [%rd120+56], %fd455;
ld.f64 %fd456, [%rd119+64];
st.local.f64 [%rd120+64], %fd456;
bra.uni BB139_242;

BB139_223:
setp.lt.s32	%p173, %r14, 1;
mov.u64 %rd805, %rd120;
@%p173 bra BB139_225;

ld.f64 %fd439, [%rd119];
st.local.f64 [%rd120], %fd439;
mov.u64 %rd805, %rd121;

BB139_225:
mov.u64 %rd791, %rd805;
mov.u64 %rd804, %rd791;
setp.lt.s32	%p174, %r15, 2;
@%p174 bra BB139_227;

ld.f64 %fd440, [%rd119+8];
st.local.f64 [%rd804], %fd440;
add.s64 %rd804, %rd804, 8;

BB139_227:
mov.u64 %rd803, %rd804;
setp.lt.s32	%p175, %r15, 3;
@%p175 bra BB139_229;

ld.f64 %fd441, [%rd119+16];
st.local.f64 [%rd803], %fd441;
add.s64 %rd803, %rd803, 8;

BB139_229:
mov.u64 %rd802, %rd803;
setp.lt.s32	%p176, %r15, 4;
@%p176 bra BB139_231;

ld.f64 %fd442, [%rd119+24];
st.local.f64 [%rd802], %fd442;
add.s64 %rd802, %rd802, 8;

BB139_231:
mov.u64 %rd801, %rd802;
setp.lt.s32	%p177, %r15, 5;
@%p177 bra BB139_233;

ld.f64 %fd443, [%rd119+32];
st.local.f64 [%rd801], %fd443;
add.s64 %rd801, %rd801, 8;

BB139_233:
mov.u64 %rd800, %rd801;
setp.lt.s32	%p178, %r15, 6;
@%p178 bra BB139_235;

ld.f64 %fd444, [%rd119+40];
st.local.f64 [%rd800], %fd444;
add.s64 %rd800, %rd800, 8;

BB139_235:
mov.u64 %rd799, %rd800;
setp.lt.s32	%p179, %r15, 7;
@%p179 bra BB139_237;

ld.f64 %fd445, [%rd119+48];
st.local.f64 [%rd799], %fd445;
add.s64 %rd799, %rd799, 8;

BB139_237:
mov.u64 %rd798, %rd799;
setp.lt.s32	%p180, %r15, 8;
@%p180 bra BB139_239;

ld.f64 %fd446, [%rd119+56];
st.local.f64 [%rd798], %fd446;
add.s64 %rd798, %rd798, 8;

BB139_239:
setp.lt.s32	%p181, %r15, 9;
@%p181 bra BB139_242;

ld.f64 %fd447, [%rd119+64];
st.local.f64 [%rd798], %fd447;

BB139_242:
setp.eq.s32	%p182, %r15, 0;
@%p182 bra BB139_259;

ld.local.f64 %fd787, [%rd120];
mul.wide.u32 %rd530, %r15, 8;
add.s64 %rd531, %rd530, 34359738360;
shr.u64 %rd532, %rd531, 3;
cvt.u32.u64	%r16, %rd532;
setp.lt.s32	%p183, %r16, 1;
@%p183 bra BB139_245;

ld.local.f64 %fd458, [%rd120+8];
add.f64 %fd787, %fd787, %fd458;

BB139_245:
setp.lt.s32	%p184, %r16, 2;
@%p184 bra BB139_247;

ld.local.f64 %fd459, [%rd120+16];
add.f64 %fd787, %fd787, %fd459;

BB139_247:
setp.lt.s32	%p185, %r16, 3;
@%p185 bra BB139_249;

ld.local.f64 %fd460, [%rd120+24];
add.f64 %fd787, %fd787, %fd460;

BB139_249:
setp.lt.s32	%p186, %r16, 4;
@%p186 bra BB139_251;

ld.local.f64 %fd461, [%rd120+32];
add.f64 %fd787, %fd787, %fd461;

BB139_251:
setp.lt.s32	%p187, %r16, 5;
@%p187 bra BB139_253;

ld.local.f64 %fd462, [%rd120+40];
add.f64 %fd787, %fd787, %fd462;

BB139_253:
setp.lt.s32	%p188, %r16, 6;
@%p188 bra BB139_255;

ld.local.f64 %fd463, [%rd120+48];
add.f64 %fd787, %fd787, %fd463;

BB139_255:
setp.lt.s32	%p189, %r16, 7;
@%p189 bra BB139_257;

ld.local.f64 %fd464, [%rd120+56];
add.f64 %fd787, %fd787, %fd464;

BB139_257:
setp.lt.s32	%p190, %r16, 8;
@%p190 bra BB139_259;

ld.local.f64 %fd465, [%rd120+64];
add.f64 %fd787, %fd787, %fd465;

BB139_259:
bar.sync 0;
@%p182 bra BB139_261;

st.f64 [%rd117], %fd787;

BB139_261:
bar.sync 0;
setp.gt.s32	%p192, %r13, 1151;
mov.u32 %r164, 128;
@%p192 bra BB139_263;

add.s32 %r96, %r13, 8;
mul.hi.s32 %r97, %r96, 954437177;
shr.u32 %r98, %r97, 31;
shr.s32 %r99, %r97, 1;
add.s32 %r164, %r99, %r98;

BB139_263:
setp.eq.s32	%p193, %r164, 128;
@%p193 bra BB139_301;
bra.uni BB139_264;

BB139_301:
@%p42 bra BB139_303;

ld.f64 %fd475, [%rd38];
add.f64 %fd476, %fd77, %fd475;
st.f64 [%rd38], %fd476;

BB139_303:
setp.lt.s32	%p19, %r1, 1;
ld.f64 %fd743, [%rd117];
bar.sync 0;
@%p19 bra BB139_305;

ld.f64 %fd477, [%rd117+-8];
add.f64 %fd743, %fd743, %fd477;

BB139_305:
bar.sync 0;
st.f64 [%rd117], %fd743;
bar.sync 0;
setp.lt.s32	%p223, %r1, 2;
@%p223 bra BB139_307;

ld.f64 %fd478, [%rd117+-16];
add.f64 %fd743, %fd743, %fd478;

BB139_307:
bar.sync 0;
st.f64 [%rd117], %fd743;
bar.sync 0;
setp.lt.s32	%p224, %r1, 4;
@%p224 bra BB139_309;

ld.f64 %fd479, [%rd117+-32];
add.f64 %fd743, %fd743, %fd479;

BB139_309:
bar.sync 0;
st.f64 [%rd117], %fd743;
bar.sync 0;
setp.lt.s32	%p225, %r1, 8;
@%p225 bra BB139_311;

ld.f64 %fd480, [%rd117+-64];
add.f64 %fd743, %fd743, %fd480;

BB139_311:
bar.sync 0;
st.f64 [%rd117], %fd743;
bar.sync 0;
setp.lt.s32	%p226, %r1, 16;
@%p226 bra BB139_313;

ld.f64 %fd481, [%rd117+-128];
add.f64 %fd743, %fd743, %fd481;

BB139_313:
bar.sync 0;
st.f64 [%rd117], %fd743;
bar.sync 0;
setp.lt.s32	%p227, %r1, 32;
@%p227 bra BB139_315;

ld.f64 %fd482, [%rd117+-256];
add.f64 %fd743, %fd743, %fd482;

BB139_315:
bar.sync 0;
st.f64 [%rd117], %fd743;
bar.sync 0;
setp.lt.s32	%p228, %r1, 64;
@%p228 bra BB139_317;

ld.f64 %fd483, [%rd117+-512];
add.f64 %fd743, %fd743, %fd483;

BB139_317:
bar.sync 0;
st.f64 [%rd117], %fd743;
bar.sync 0;
ld.f64 %fd775, [%rd38+1016];
setp.eq.s32	%p229, %r1, 0;
mov.f64 %fd765, %fd77;
@%p229 bra BB139_319;

ld.f64 %fd765, [%rd117+-8];

BB139_319:
bar.sync 0;
st.f64 [%rd117], %fd765;
bar.sync 0;
bra.uni BB139_320;

BB139_264:
@%p42 bra BB139_266;

ld.f64 %fd466, [%rd38];
add.f64 %fd467, %fd77, %fd466;
st.f64 [%rd38], %fd467;

BB139_266:
setp.ge.s32	%p195, %r1, %r164;
mov.f64 %fd773, %fd77;
@%p195 bra BB139_268;

ld.f64 %fd95, [%rd117];
mov.f64 %fd773, %fd95;

BB139_268:
mov.f64 %fd758, %fd773;
mov.f64 %fd772, %fd758;
bar.sync 0;
setp.le.s32	%p196, %r1, %r164;
setp.gt.s32	%p197, %r1, 0;
and.pred %p198, %p196, %p197;
@!%p198 bra BB139_270;
bra.uni BB139_269;

BB139_269:
ld.f64 %fd468, [%rd117+-8];
add.f64 %fd772, %fd772, %fd468;

BB139_270:
mov.f64 %fd771, %fd772;
bar.sync 0;
@%p195 bra BB139_272;

st.f64 [%rd117], %fd771;

BB139_272:
setp.gt.s32	%p12, %r1, 1;
bar.sync 0;
setp.lt.s32	%p200, %r11, %r164;
and.pred %p201, %p200, %p12;
@!%p201 bra BB139_274;
bra.uni BB139_273;

BB139_273:
ld.f64 %fd469, [%rd117+-16];
add.f64 %fd771, %fd771, %fd469;

BB139_274:
mov.f64 %fd770, %fd771;
bar.sync 0;
@%p195 bra BB139_276;

st.f64 [%rd117], %fd770;

BB139_276:
setp.gt.s32	%p13, %r1, 3;
bar.sync 0;
add.s32 %r100, %r11, -2;
setp.lt.s32	%p203, %r100, %r164;
and.pred %p204, %p203, %p13;
@!%p204 bra BB139_278;
bra.uni BB139_277;

BB139_277:
ld.f64 %fd470, [%rd117+-32];
add.f64 %fd770, %fd770, %fd470;

BB139_278:
mov.f64 %fd769, %fd770;
bar.sync 0;
@%p195 bra BB139_280;

st.f64 [%rd117], %fd769;

BB139_280:
setp.gt.s32	%p14, %r1, 7;
bar.sync 0;
add.s32 %r101, %r11, -6;
setp.lt.s32	%p206, %r101, %r164;
and.pred %p207, %p206, %p14;
@!%p207 bra BB139_282;
bra.uni BB139_281;

BB139_281:
ld.f64 %fd471, [%rd117+-64];
add.f64 %fd769, %fd769, %fd471;

BB139_282:
mov.f64 %fd768, %fd769;
bar.sync 0;
@%p195 bra BB139_284;

st.f64 [%rd117], %fd768;

BB139_284:
setp.gt.s32	%p15, %r1, 15;
bar.sync 0;
add.s32 %r102, %r11, -14;
setp.lt.s32	%p209, %r102, %r164;
and.pred %p210, %p209, %p15;
@!%p210 bra BB139_286;
bra.uni BB139_285;

BB139_285:
ld.f64 %fd472, [%rd117+-128];
add.f64 %fd768, %fd768, %fd472;

BB139_286:
mov.f64 %fd767, %fd768;
bar.sync 0;
@%p195 bra BB139_288;

st.f64 [%rd117], %fd767;

BB139_288:
setp.gt.s32	%p16, %r1, 31;
bar.sync 0;
add.s32 %r103, %r11, -30;
setp.lt.s32	%p212, %r103, %r164;
and.pred %p213, %p212, %p16;
@!%p213 bra BB139_290;
bra.uni BB139_289;

BB139_289:
ld.f64 %fd473, [%rd117+-256];
add.f64 %fd767, %fd767, %fd473;

BB139_290:
mov.f64 %fd766, %fd767;
bar.sync 0;
@%p195 bra BB139_292;

st.f64 [%rd117], %fd766;

BB139_292:
setp.gt.s32	%p17, %r1, 63;
bar.sync 0;
add.s32 %r104, %r11, -62;
setp.lt.s32	%p215, %r104, %r164;
and.pred %p216, %p215, %p17;
@!%p216 bra BB139_294;
bra.uni BB139_293;

BB139_293:
ld.f64 %fd474, [%rd117+-512];
add.f64 %fd766, %fd766, %fd474;

BB139_294:
bar.sync 0;
@%p195 bra BB139_296;

st.f64 [%rd117], %fd766;

BB139_296:
setp.lt.s32	%p18, %r1, %r164;
bar.sync 0;
add.s32 %r105, %r164, -1;
mul.wide.s32 %rd533, %r105, 8;
add.s64 %rd534, %rd38, %rd533;
ld.f64 %fd775, [%rd534];
not.pred %p218, %p18;
setp.eq.s32	%p219, %r1, 0;
or.pred %p220, %p219, %p218;
selp.f64	%fd742, %fd77, %fd766, %p18;
@%p220 bra BB139_298;

ld.f64 %fd742, [%rd117+-8];

BB139_298:
bar.sync 0;
@%p195 bra BB139_300;

st.f64 [%rd117], %fd742;

BB139_300:
bar.sync 0;

BB139_320:
mov.f64 %fd774, %fd775;
@%p182 bra BB139_322;

ld.f64 %fd787, [%rd117];

BB139_322:
bar.sync 0;
mul.wide.s32 %rd535, %r15, 8;
add.s64 %rd172, %rd120, %rd535;
setp.ge.u64	%p231, %rd120, %rd172;
@%p231 bra BB139_324;

ld.local.f64 %fd484, [%rd120];
add.f64 %fd787, %fd787, %fd484;
st.f64 [%rd119], %fd787;

BB139_324:
setp.ge.u64	%p232, %rd121, %rd172;
@%p232 bra BB139_326;

ld.local.f64 %fd485, [%rd120+8];
add.f64 %fd787, %fd787, %fd485;
st.f64 [%rd119+8], %fd787;

BB139_326:
add.s64 %rd536, %rd121, 8;
setp.ge.u64	%p233, %rd536, %rd172;
@%p233 bra BB139_328;

ld.local.f64 %fd486, [%rd120+16];
add.f64 %fd787, %fd787, %fd486;
st.f64 [%rd119+16], %fd787;

BB139_328:
add.s64 %rd537, %rd121, 16;
setp.ge.u64	%p234, %rd537, %rd172;
@%p234 bra BB139_330;

ld.local.f64 %fd487, [%rd120+24];
add.f64 %fd787, %fd787, %fd487;
st.f64 [%rd119+24], %fd787;

BB139_330:
add.s64 %rd538, %rd121, 24;
setp.ge.u64	%p235, %rd538, %rd172;
@%p235 bra BB139_332;

ld.local.f64 %fd488, [%rd120+32];
add.f64 %fd787, %fd787, %fd488;
st.f64 [%rd119+32], %fd787;

BB139_332:
add.s64 %rd539, %rd121, 32;
setp.ge.u64	%p236, %rd539, %rd172;
@%p236 bra BB139_334;

ld.local.f64 %fd489, [%rd120+40];
add.f64 %fd787, %fd787, %fd489;
st.f64 [%rd119+40], %fd787;

BB139_334:
add.s64 %rd540, %rd121, 40;
setp.ge.u64	%p237, %rd540, %rd172;
@%p237 bra BB139_336;

ld.local.f64 %fd490, [%rd120+48];
add.f64 %fd787, %fd787, %fd490;
st.f64 [%rd119+48], %fd787;

BB139_336:
add.s64 %rd541, %rd121, 48;
setp.ge.u64	%p238, %rd541, %rd172;
@%p238 bra BB139_338;

ld.local.f64 %fd491, [%rd120+56];
add.f64 %fd787, %fd787, %fd491;
st.f64 [%rd119+56], %fd787;

BB139_338:
add.s64 %rd542, %rd121, 56;
setp.ge.u64	%p239, %rd542, %rd172;
@%p239 bra BB139_340;

ld.local.f64 %fd492, [%rd120+64];
add.f64 %fd493, %fd787, %fd492;
st.f64 [%rd119+64], %fd493;

BB139_340:
bar.sync 0;
@%p159 bra BB139_363;
bra.uni BB139_341;

BB139_363:
shl.b64 %rd545, %rd116, 3;
add.s64 %rd546, %rd771, %rd545;
ld.f64 %fd512, [%rd117];
st.global.f64 [%rd546], %fd512;
ld.f64 %fd513, [%rd117+1024];
st.global.f64 [%rd546+1024], %fd513;
ld.f64 %fd514, [%rd117+2048];
st.global.f64 [%rd546+2048], %fd514;
ld.f64 %fd515, [%rd117+3072];
st.global.f64 [%rd546+3072], %fd515;
ld.f64 %fd516, [%rd117+4096];
st.global.f64 [%rd546+4096], %fd516;
ld.f64 %fd517, [%rd117+5120];
st.global.f64 [%rd546+5120], %fd517;
ld.f64 %fd518, [%rd117+6144];
st.global.f64 [%rd546+6144], %fd518;
ld.f64 %fd519, [%rd117+7168];
st.global.f64 [%rd546+7168], %fd519;
ld.f64 %fd520, [%rd117+8192];
st.global.f64 [%rd546+8192], %fd520;
bra.uni BB139_364;

BB139_341:
add.s64 %rd543, %rd131, %rd767;
shl.b64 %rd544, %rd543, 3;
add.s64 %rd806, %rd1, %rd544;
mov.u64 %rd807, %rd38;
setp.ge.u64	%p240, %rd38, %rd153;
@%p240 bra BB139_364;

BB139_342:
sub.s64 %rd177, %rd153, %rd807;
setp.gt.s64	%p241, %rd177, 9208;
add.s64 %rd178, %rd807, %rd130;
@%p241 bra BB139_361;
bra.uni BB139_343;

BB139_361:
ld.f64 %fd503, [%rd178];
st.global.f64 [%rd806], %fd503;
ld.f64 %fd504, [%rd178+1024];
st.global.f64 [%rd806+1024], %fd504;
ld.f64 %fd505, [%rd178+2048];
st.global.f64 [%rd806+2048], %fd505;
ld.f64 %fd506, [%rd178+3072];
st.global.f64 [%rd806+3072], %fd506;
ld.f64 %fd507, [%rd178+4096];
st.global.f64 [%rd806+4096], %fd507;
ld.f64 %fd508, [%rd178+5120];
st.global.f64 [%rd806+5120], %fd508;
ld.f64 %fd509, [%rd178+6144];
st.global.f64 [%rd806+6144], %fd509;
ld.f64 %fd510, [%rd178+7168];
st.global.f64 [%rd806+7168], %fd510;
ld.f64 %fd511, [%rd178+8192];
st.global.f64 [%rd806+8192], %fd511;
bra.uni BB139_362;

BB139_343:
shr.s64 %rd179, %rd177, 3;
setp.ge.s64	%p242, %rd116, %rd179;
@%p242 bra BB139_345;

ld.f64 %fd494, [%rd178];
st.global.f64 [%rd806], %fd494;

BB139_345:
setp.ge.s64	%p243, %rd122, %rd179;
@%p243 bra BB139_347;

ld.f64 %fd495, [%rd178+1024];
st.global.f64 [%rd806+1024], %fd495;

BB139_347:
setp.ge.s64	%p244, %rd123, %rd179;
@%p244 bra BB139_349;

ld.f64 %fd496, [%rd178+2048];
st.global.f64 [%rd806+2048], %fd496;

BB139_349:
setp.ge.s64	%p245, %rd124, %rd179;
@%p245 bra BB139_351;

ld.f64 %fd497, [%rd178+3072];
st.global.f64 [%rd806+3072], %fd497;

BB139_351:
setp.ge.s64	%p246, %rd125, %rd179;
@%p246 bra BB139_353;

ld.f64 %fd498, [%rd178+4096];
st.global.f64 [%rd806+4096], %fd498;

BB139_353:
setp.ge.s64	%p247, %rd126, %rd179;
@%p247 bra BB139_355;

ld.f64 %fd499, [%rd178+5120];
st.global.f64 [%rd806+5120], %fd499;

BB139_355:
setp.ge.s64	%p248, %rd127, %rd179;
@%p248 bra BB139_357;

ld.f64 %fd500, [%rd178+6144];
st.global.f64 [%rd806+6144], %fd500;

BB139_357:
setp.ge.s64	%p249, %rd128, %rd179;
@%p249 bra BB139_359;

ld.f64 %fd501, [%rd178+7168];
st.global.f64 [%rd806+7168], %fd501;

BB139_359:
setp.ge.s64	%p250, %rd129, %rd179;
@%p250 bra BB139_362;

ld.f64 %fd502, [%rd178+8192];
st.global.f64 [%rd806+8192], %fd502;

BB139_362:
add.s64 %rd807, %rd807, 9216;
add.s64 %rd806, %rd806, 9216;
setp.lt.u64	%p251, %rd807, %rd153;
@%p251 bra BB139_342;

BB139_364:
bar.sync 0;
add.s64 %rd787, %rd135, 9216;
add.s64 %rd771, %rd771, 9216;
add.s64 %rd768, %rd134, 9216;
mov.u64 %rd780, %rd768;
sub.s64 %rd547, %rd9, %rd768;
setp.gt.s64	%p252, %rd547, 0;
add.s64 %rd767, %rd767, 1152;
@%p252 bra BB139_197;

BB139_365:
@%p42 bra BB139_381;


	{ 
.reg .pred p; 
isspacep.shared p, %rd38; 
selp.u32 %r106, 1, 0, p; 
} 


	setp.eq.s32	%p254, %r106, 0;
@%p254 bra BB139_380;

mov.u64 %rd549, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd550, %rd549;
sub.s64 %rd188, %rd38, %rd550;
setp.eq.s64	%p255, %rd38, 0;
@%p255 bra BB139_381;

add.s64 %rd551, %rd188, -16;
add.s64 %rd553, %rd549, %rd551;
add.s64 %rd190, %rd550, %rd551;
ld.shared.u8 %rs34, [%rd553];
or.b16 %rs35, %rs34, 1;
st.shared.u8 [%rd553], %rs35;
ld.shared.u64 %rd191, [%rd553+8];
setp.eq.s64	%p256, %rd191, 0;
mov.u64 %rd811, %rd190;
@%p256 bra BB139_374;

mov.u64 %rd192, %rd190;
ld.u8 %rs36, [%rd191];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p257, %rs37, 1;
mov.u64 %rd811, %rd192;
@!%p257 bra BB139_374;
bra.uni BB139_370;

BB139_370:
ld.u64 %rd194, [%rd191];
shr.u64 %rd195, %rd194, 1;
add.s64 %rd196, %rd191, 16;
add.s64 %rd197, %rd196, %rd195;
ld.shared.u64 %rd555, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p258, %rd197, %rd555;
mov.u64 %rd811, %rd191;
@%p258 bra BB139_374;

ld.u8 %rs38, [%rd197];
and.b16 %rs39, %rs38, 1;
setp.eq.b16	%p259, %rs39, 1;
mov.u64 %rd808, %rd191;
mov.u64 %rd811, %rd808;
@!%p259 bra BB139_374;
bra.uni BB139_372;

BB139_372:
ld.u64 %rd556, [%rd197];
shr.u64 %rd557, %rd556, 1;
add.s64 %rd558, %rd557, %rd195;
add.s64 %rd559, %rd558, 16;
shl.b64 %rd560, %rd559, 1;
and.b64 %rd561, %rd194, 1;
or.b64 %rd562, %rd560, %rd561;
st.u64 [%rd191], %rd562;
and.b64 %rd198, %rd559, 9223372036854775807;
add.s64 %rd563, %rd196, %rd198;
ld.shared.u64 %rd564, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p260, %rd563, %rd564;
mov.u64 %rd809, %rd191;
mov.u64 %rd811, %rd809;
@%p260 bra BB139_374;

add.s64 %rd565, %rd198, %rd196;
st.u64 [%rd565+8], %rd191;
mov.u64 %rd811, %rd191;

BB139_374:
ld.u64 %rd201, [%rd811];
shr.u64 %rd202, %rd201, 1;
add.s64 %rd203, %rd811, 16;
add.s64 %rd204, %rd203, %rd202;
ld.shared.u64 %rd566, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p261, %rd204, %rd566;
@%p261 bra BB139_378;

ld.u8 %rs40, [%rd204];
and.b16 %rs41, %rs40, 1;
setp.eq.b16	%p262, %rs41, 1;
@!%p262 bra BB139_381;
bra.uni BB139_376;

BB139_376:
ld.u64 %rd567, [%rd204];
shr.u64 %rd568, %rd567, 1;
add.s64 %rd569, %rd568, %rd202;
add.s64 %rd570, %rd569, 16;
shl.b64 %rd571, %rd570, 1;
and.b64 %rd572, %rd201, 1;
or.b64 %rd573, %rd571, %rd572;
st.u64 [%rd811], %rd573;
and.b64 %rd205, %rd570, 9223372036854775807;
add.s64 %rd574, %rd203, %rd205;
ld.shared.u64 %rd575, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p263, %rd574, %rd575;
@%p263 bra BB139_381;

add.s64 %rd576, %rd205, %rd203;
st.u64 [%rd576+8], %rd811;
bra.uni BB139_381;

BB139_380:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd38;
call.uni 
free, 
(
param0
);


	}

BB139_381:
bar.sync 0;
bra.uni BB139_764;

BB139_393:
mov.u64 %rd588, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd589, %rd588;
sub.s64 %rd590, %rd206, %rd589;
add.s64 %rd591, %rd590, 9232;
ld.shared.u64 %rd592, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p275, %rd591, %rd592;
mov.u64 %rd821, -1;
mov.u64 %rd822, %rd206;
@%p275 bra BB139_395;

add.s64 %rd217, %rd206, 9232;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd217;
mov.u64 %rd821, %rd217;
mov.u64 %rd822, %rd217;

BB139_395:
mov.u64 %rd218, %rd822;
setp.eq.s64	%p276, %rd821, -1;
@%p276 bra BB139_397;

mov.u64 %rd593, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd594, %rd593;
sub.s64 %rd595, %rd206, %rd594;
add.s64 %rd596, %rd593, %rd595;
ld.shared.u64 %rd597, [%rd596];
and.b64 %rd598, %rd597, 1;
or.b64 %rd599, %rd598, 18432;
st.shared.u64 [%rd596], %rd599;
st.shared.u64 [%rd596+8], %rd817;
mov.u16 %rs44, 0;
st.shared.u8 [%rd596], %rs44;

BB139_397:
mov.u64 %rd823, %rd206;
setp.eq.s64	%p277, %rd206, %rd218;
mov.u64 %rd824, 0;
@%p277 bra BB139_403;

BB139_402:
add.s64 %rd824, %rd823, 16;

BB139_403:
mov.u64 %rd825, %rd824;
setp.ne.s64	%p280, %rd824, 0;
@%p280 bra BB139_405;

mov.u64 %rd615, 9216;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd615;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd825, [retval0+0];


	}

BB139_405:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd825;

BB139_406:
ld.param.u64 %rd731, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5AddOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd730, %rd731;
add.s64 %rd618, %rd426, 8;
add.s64 %rd869, %rd730, %rd618;
add.s64 %rd862, %rd731, %rd618;
add.s64 %rd853, %rd1, %rd618;
bar.sync 0;
ld.shared.u64 %rd235, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd235; 
selp.u32 %r107, 1, 0, p; 
} 


	setp.eq.s32	%p281, %r107, 0;
sub.s64 %rd236, %rd9, %rd862;
@%p281 bra BB139_577;

setp.lt.s64	%p282, %rd236, 1;
@%p282 bra BB139_747;

mov.u64 %rd620, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd621, %rd620;
sub.s64 %rd622, %rd235, %rd621;
add.s64 %rd237, %rd620, %rd622;
mov.u64 %rd826, %rd862;
cvt.s64.s32	%rd240, %r1;
mul.wide.s32 %rd623, %r1, 8;
add.s64 %rd241, %rd237, %rd623;
mul.wide.s32 %rd242, %r1, -9;
mul.lo.s32 %r108, %r1, 9;
mul.wide.s32 %rd624, %r108, 8;
add.s64 %rd243, %rd237, %rd624;
add.u64 %rd625, %SP, 0;
cvta.to.local.u64 %rd244, %rd625;
add.s64 %rd245, %rd244, 8;
add.s32 %r109, %r1, 128;
cvt.s64.s32	%rd246, %r109;
add.s32 %r110, %r1, 256;
cvt.s64.s32	%rd247, %r110;
add.s32 %r111, %r1, 384;
cvt.s64.s32	%rd248, %r111;
add.s32 %r112, %r1, 512;
cvt.s64.s32	%rd249, %r112;
add.s32 %r113, %r1, 640;
cvt.s64.s32	%rd250, %r113;
add.s32 %r114, %r1, 768;
cvt.s64.s32	%rd251, %r114;
add.s32 %r115, %r1, 896;
cvt.s64.s32	%rd252, %r115;
add.s32 %r116, %r1, 1024;
cvt.s64.s32	%rd253, %r116;
add.s32 %r19, %r1, -2;

BB139_409:
mov.f64 %fd153, %fd834;
mov.u64 %rd864, %rd869;
mov.u64 %rd256, %rd864;
mov.u64 %rd857, %rd862;
mov.u64 %rd255, %rd857;
mov.u64 %rd850, %rd853;
mov.u64 %rd257, %rd850;
mov.u64 %rd254, %rd826;
sub.s64 %rd626, %rd254, %rd9;
shr.u64 %rd627, %rd626, 3;
neg.s64 %rd628, %rd627;
cvt.u32.u64	%r117, %rd628;
mov.u32 %r118, 1152;
min.s32 %r20, %r117, %r118;
setp.eq.s32	%p283, %r20, 1152;
@%p283 bra BB139_433;
bra.uni BB139_410;

BB139_433:
shl.b64 %rd635, %rd240, 3;
add.s64 %rd636, %rd256, %rd635;
ld.global.f64 %fd539, [%rd636];
ld.global.f64 %fd540, [%rd636+1024];
ld.global.f64 %fd541, [%rd636+2048];
ld.global.f64 %fd542, [%rd636+3072];
ld.global.f64 %fd543, [%rd636+4096];
ld.global.f64 %fd544, [%rd636+5120];
ld.global.f64 %fd545, [%rd636+6144];
ld.global.f64 %fd546, [%rd636+7168];
ld.global.f64 %fd547, [%rd636+8192];
st.shared.f64 [%rd241], %fd539;
st.shared.f64 [%rd241+1024], %fd540;
st.shared.f64 [%rd241+2048], %fd541;
st.shared.f64 [%rd241+3072], %fd542;
st.shared.f64 [%rd241+4096], %fd543;
st.shared.f64 [%rd241+5120], %fd544;
st.shared.f64 [%rd241+6144], %fd545;
st.shared.f64 [%rd241+7168], %fd546;
st.shared.f64 [%rd241+8192], %fd547;
mov.u64 %rd829, 1152;
bra.uni BB139_434;

BB139_410:
cvt.s64.s32	%rd829, %r20;
setp.lt.s32	%p284, %r20, 1;
@%p284 bra BB139_434;

shl.b64 %rd629, %rd829, 3;
add.s64 %rd259, %rd255, %rd629;
mov.u64 %rd828, %rd237;
mov.u64 %rd827, %rd255;
mov.u64 %rd861, %rd255;
mov.u64 %rd868, %rd256;

BB139_412:
mov.u64 %rd265, %rd868;
mov.u64 %rd264, %rd861;
mov.u64 %rd262, %rd827;
sub.s64 %rd630, %rd262, %rd259;
shr.s64 %rd631, %rd630, 3;
neg.s64 %rd266, %rd631;
setp.gt.s64	%p285, %rd266, 1151;
shl.b64 %rd632, %rd240, 3;
add.s64 %rd267, %rd265, %rd632;
add.s64 %rd268, %rd828, %rd632;
@%p285 bra BB139_431;
bra.uni BB139_413;

BB139_431:
ld.global.f64 %fd530, [%rd267];
ld.global.f64 %fd531, [%rd267+1024];
ld.global.f64 %fd532, [%rd267+2048];
ld.global.f64 %fd533, [%rd267+3072];
ld.global.f64 %fd534, [%rd267+4096];
ld.global.f64 %fd535, [%rd267+5120];
ld.global.f64 %fd536, [%rd267+6144];
ld.global.f64 %fd537, [%rd267+7168];
ld.global.f64 %fd538, [%rd267+8192];
st.shared.f64 [%rd268], %fd530;
st.shared.f64 [%rd268+1024], %fd531;
st.shared.f64 [%rd268+2048], %fd532;
st.shared.f64 [%rd268+3072], %fd533;
st.shared.f64 [%rd268+4096], %fd534;
st.shared.f64 [%rd268+5120], %fd535;
st.shared.f64 [%rd268+6144], %fd536;
st.shared.f64 [%rd268+7168], %fd537;
st.shared.f64 [%rd268+8192], %fd538;
bra.uni BB139_432;

BB139_413:
setp.ge.s64	%p286, %rd240, %rd266;
@%p286 bra BB139_415;

ld.global.f64 %fd521, [%rd267];
st.shared.f64 [%rd268], %fd521;

BB139_415:
setp.ge.s64	%p287, %rd246, %rd266;
@%p287 bra BB139_417;

ld.global.f64 %fd522, [%rd267+1024];
st.shared.f64 [%rd268+1024], %fd522;

BB139_417:
setp.ge.s64	%p288, %rd247, %rd266;
@%p288 bra BB139_419;

ld.global.f64 %fd523, [%rd267+2048];
st.shared.f64 [%rd268+2048], %fd523;

BB139_419:
setp.ge.s64	%p289, %rd248, %rd266;
@%p289 bra BB139_421;

ld.global.f64 %fd524, [%rd267+3072];
st.shared.f64 [%rd268+3072], %fd524;

BB139_421:
setp.ge.s64	%p290, %rd249, %rd266;
@%p290 bra BB139_423;

ld.global.f64 %fd525, [%rd267+4096];
st.shared.f64 [%rd268+4096], %fd525;

BB139_423:
setp.ge.s64	%p291, %rd250, %rd266;
@%p291 bra BB139_425;

ld.global.f64 %fd526, [%rd267+5120];
st.shared.f64 [%rd268+5120], %fd526;

BB139_425:
setp.ge.s64	%p292, %rd251, %rd266;
@%p292 bra BB139_427;

ld.global.f64 %fd527, [%rd267+6144];
st.shared.f64 [%rd268+6144], %fd527;

BB139_427:
setp.ge.s64	%p293, %rd252, %rd266;
@%p293 bra BB139_429;

ld.global.f64 %fd528, [%rd267+7168];
st.shared.f64 [%rd268+7168], %fd528;

BB139_429:
setp.ge.s64	%p294, %rd253, %rd266;
@%p294 bra BB139_432;

ld.global.f64 %fd529, [%rd267+8192];
st.shared.f64 [%rd268+8192], %fd529;

BB139_432:
add.s64 %rd269, %rd265, 9216;
add.s64 %rd828, %rd828, 9216;
add.s64 %rd827, %rd264, 9216;
mov.u64 %rd271, %rd827;
sub.s64 %rd633, %rd259, %rd827;
setp.gt.s64	%p295, %rd633, 0;
mov.u64 %rd861, %rd271;
mov.u64 %rd868, %rd269;
@%p295 bra BB139_412;

BB139_434:
bar.sync 0;
shl.b64 %rd637, %rd829, 3;
add.s64 %rd274, %rd235, %rd637;
and.b64 %rd638, %rd829, 2305843009213693951;
cvt.u32.u64	%r21, %rd829;
add.s64 %rd639, %rd638, %rd242;
cvt.u32.u64	%r119, %rd639;
mov.u32 %r120, 9;
min.s32 %r22, %r119, %r120;
mov.u32 %r121, 0;
max.s32 %r23, %r22, %r121;
setp.gt.u32	%p296, %r23, 8;
@%p296 bra BB139_453;
bra.uni BB139_435;

BB139_453:
ld.shared.f64 %fd557, [%rd243];
ld.shared.f64 %fd558, [%rd243+8];
ld.shared.f64 %fd559, [%rd243+16];
ld.shared.f64 %fd560, [%rd243+24];
ld.shared.f64 %fd561, [%rd243+32];
ld.shared.f64 %fd562, [%rd243+40];
ld.shared.f64 %fd563, [%rd243+48];
ld.shared.f64 %fd564, [%rd243+56];
ld.shared.f64 %fd565, [%rd243+64];
st.local.f64 [%rd244], %fd557;
st.local.f64 [%rd244+8], %fd558;
st.local.f64 [%rd244+16], %fd559;
st.local.f64 [%rd244+24], %fd560;
st.local.f64 [%rd244+32], %fd561;
st.local.f64 [%rd244+40], %fd562;
st.local.f64 [%rd244+48], %fd563;
st.local.f64 [%rd244+56], %fd564;
st.local.f64 [%rd244+64], %fd565;
bra.uni BB139_454;

BB139_435:
setp.lt.s32	%p297, %r22, 1;
mov.u64 %rd844, %rd244;
@%p297 bra BB139_437;

ld.shared.f64 %fd548, [%rd243];
st.local.f64 [%rd244], %fd548;
mov.u64 %rd844, %rd245;

BB139_437:
mov.u64 %rd830, %rd844;
mov.u64 %rd843, %rd830;
setp.lt.s32	%p298, %r23, 2;
@%p298 bra BB139_439;

ld.shared.f64 %fd549, [%rd243+8];
st.local.f64 [%rd843], %fd549;
add.s64 %rd843, %rd843, 8;

BB139_439:
mov.u64 %rd842, %rd843;
setp.lt.s32	%p299, %r23, 3;
@%p299 bra BB139_441;

ld.shared.f64 %fd550, [%rd243+16];
st.local.f64 [%rd842], %fd550;
add.s64 %rd842, %rd842, 8;

BB139_441:
mov.u64 %rd841, %rd842;
setp.lt.s32	%p300, %r23, 4;
@%p300 bra BB139_443;

ld.shared.f64 %fd551, [%rd243+24];
st.local.f64 [%rd841], %fd551;
add.s64 %rd841, %rd841, 8;

BB139_443:
mov.u64 %rd840, %rd841;
setp.lt.s32	%p301, %r23, 5;
@%p301 bra BB139_445;

ld.shared.f64 %fd552, [%rd243+32];
st.local.f64 [%rd840], %fd552;
add.s64 %rd840, %rd840, 8;

BB139_445:
mov.u64 %rd839, %rd840;
setp.lt.s32	%p302, %r23, 6;
@%p302 bra BB139_447;

ld.shared.f64 %fd553, [%rd243+40];
st.local.f64 [%rd839], %fd553;
add.s64 %rd839, %rd839, 8;

BB139_447:
mov.u64 %rd838, %rd839;
setp.lt.s32	%p303, %r23, 7;
@%p303 bra BB139_449;

ld.shared.f64 %fd554, [%rd243+48];
st.local.f64 [%rd838], %fd554;
add.s64 %rd838, %rd838, 8;

BB139_449:
mov.u64 %rd837, %rd838;
setp.lt.s32	%p304, %r23, 8;
@%p304 bra BB139_451;

ld.shared.f64 %fd555, [%rd243+56];
st.local.f64 [%rd837], %fd555;
add.s64 %rd837, %rd837, 8;

BB139_451:
setp.lt.s32	%p305, %r23, 9;
@%p305 bra BB139_454;

ld.shared.f64 %fd556, [%rd243+64];
st.local.f64 [%rd837], %fd556;

BB139_454:
setp.eq.s32	%p306, %r23, 0;
@%p306 bra BB139_471;

ld.local.f64 %fd790, [%rd244];
mul.wide.u32 %rd641, %r23, 8;
add.s64 %rd642, %rd641, 34359738360;
shr.u64 %rd643, %rd642, 3;
cvt.u32.u64	%r24, %rd643;
setp.lt.s32	%p307, %r24, 1;
@%p307 bra BB139_457;

ld.local.f64 %fd567, [%rd244+8];
add.f64 %fd790, %fd790, %fd567;

BB139_457:
setp.lt.s32	%p308, %r24, 2;
@%p308 bra BB139_459;

ld.local.f64 %fd568, [%rd244+16];
add.f64 %fd790, %fd790, %fd568;

BB139_459:
setp.lt.s32	%p309, %r24, 3;
@%p309 bra BB139_461;

ld.local.f64 %fd569, [%rd244+24];
add.f64 %fd790, %fd790, %fd569;

BB139_461:
setp.lt.s32	%p310, %r24, 4;
@%p310 bra BB139_463;

ld.local.f64 %fd570, [%rd244+32];
add.f64 %fd790, %fd790, %fd570;

BB139_463:
setp.lt.s32	%p311, %r24, 5;
@%p311 bra BB139_465;

ld.local.f64 %fd571, [%rd244+40];
add.f64 %fd790, %fd790, %fd571;

BB139_465:
setp.lt.s32	%p312, %r24, 6;
@%p312 bra BB139_467;

ld.local.f64 %fd572, [%rd244+48];
add.f64 %fd790, %fd790, %fd572;

BB139_467:
setp.lt.s32	%p313, %r24, 7;
@%p313 bra BB139_469;

ld.local.f64 %fd573, [%rd244+56];
add.f64 %fd790, %fd790, %fd573;

BB139_469:
setp.lt.s32	%p314, %r24, 8;
@%p314 bra BB139_471;

ld.local.f64 %fd574, [%rd244+64];
add.f64 %fd790, %fd790, %fd574;

BB139_471:
bar.sync 0;
@%p306 bra BB139_473;

st.shared.f64 [%rd241], %fd790;

BB139_473:
bar.sync 0;
setp.gt.s32	%p316, %r21, 1151;
mov.u32 %r165, 128;
@%p316 bra BB139_475;

add.s32 %r123, %r21, 8;
mul.hi.s32 %r124, %r123, 954437177;
shr.u32 %r125, %r124, 31;
shr.s32 %r126, %r124, 1;
add.s32 %r165, %r126, %r125;

BB139_475:
setp.eq.s32	%p317, %r165, 128;
@%p317 bra BB139_513;
bra.uni BB139_476;

BB139_513:
@%p42 bra BB139_515;

ld.shared.f64 %fd584, [%rd237];
add.f64 %fd585, %fd153, %fd584;
st.shared.f64 [%rd237], %fd585;

BB139_515:
setp.lt.s32	%p31, %r1, 1;
ld.shared.f64 %fd789, [%rd241];
bar.sync 0;
@%p31 bra BB139_517;

ld.shared.f64 %fd586, [%rd241+-8];
add.f64 %fd789, %fd789, %fd586;

BB139_517:
bar.sync 0;
st.shared.f64 [%rd241], %fd789;
bar.sync 0;
setp.lt.s32	%p347, %r1, 2;
@%p347 bra BB139_519;

ld.shared.f64 %fd587, [%rd241+-16];
add.f64 %fd789, %fd789, %fd587;

BB139_519:
bar.sync 0;
st.shared.f64 [%rd241], %fd789;
bar.sync 0;
setp.lt.s32	%p348, %r1, 4;
@%p348 bra BB139_521;

ld.shared.f64 %fd588, [%rd241+-32];
add.f64 %fd789, %fd789, %fd588;

BB139_521:
bar.sync 0;
st.shared.f64 [%rd241], %fd789;
bar.sync 0;
setp.lt.s32	%p349, %r1, 8;
@%p349 bra BB139_523;

ld.shared.f64 %fd589, [%rd241+-64];
add.f64 %fd789, %fd789, %fd589;

BB139_523:
bar.sync 0;
st.shared.f64 [%rd241], %fd789;
bar.sync 0;
setp.lt.s32	%p350, %r1, 16;
@%p350 bra BB139_525;

ld.shared.f64 %fd590, [%rd241+-128];
add.f64 %fd789, %fd789, %fd590;

BB139_525:
bar.sync 0;
st.shared.f64 [%rd241], %fd789;
bar.sync 0;
setp.lt.s32	%p351, %r1, 32;
@%p351 bra BB139_527;

ld.shared.f64 %fd591, [%rd241+-256];
add.f64 %fd789, %fd789, %fd591;

BB139_527:
bar.sync 0;
st.shared.f64 [%rd241], %fd789;
bar.sync 0;
setp.lt.s32	%p352, %r1, 64;
@%p352 bra BB139_529;

ld.shared.f64 %fd592, [%rd241+-512];
add.f64 %fd789, %fd789, %fd592;

BB139_529:
bar.sync 0;
st.shared.f64 [%rd241], %fd789;
bar.sync 0;
ld.shared.f64 %fd835, [%rd237+1016];
mov.f64 %fd825, %fd153;
@%p21 bra BB139_531;

ld.shared.f64 %fd825, [%rd241+-8];

BB139_531:
bar.sync 0;
st.shared.f64 [%rd241], %fd825;
bar.sync 0;
bra.uni BB139_532;

BB139_476:
@%p42 bra BB139_478;

ld.shared.f64 %fd575, [%rd237];
add.f64 %fd576, %fd153, %fd575;
st.shared.f64 [%rd237], %fd576;

BB139_478:
setp.ge.s32	%p319, %r1, %r165;
mov.f64 %fd833, %fd153;
@%p319 bra BB139_480;

ld.shared.f64 %fd171, [%rd241];
mov.f64 %fd833, %fd171;

BB139_480:
mov.f64 %fd798, %fd833;
mov.f64 %fd832, %fd798;
bar.sync 0;
setp.le.s32	%p320, %r1, %r165;
setp.gt.s32	%p321, %r1, 0;
and.pred %p322, %p320, %p321;
@!%p322 bra BB139_482;
bra.uni BB139_481;

BB139_481:
ld.shared.f64 %fd577, [%rd241+-8];
add.f64 %fd832, %fd832, %fd577;

BB139_482:
mov.f64 %fd831, %fd832;
bar.sync 0;
@%p319 bra BB139_484;

st.shared.f64 [%rd241], %fd831;

BB139_484:
setp.gt.s32	%p24, %r1, 1;
bar.sync 0;
setp.lt.s32	%p324, %r19, %r165;
and.pred %p325, %p324, %p24;
@!%p325 bra BB139_486;
bra.uni BB139_485;

BB139_485:
ld.shared.f64 %fd578, [%rd241+-16];
add.f64 %fd831, %fd831, %fd578;

BB139_486:
mov.f64 %fd830, %fd831;
bar.sync 0;
@%p319 bra BB139_488;

st.shared.f64 [%rd241], %fd830;

BB139_488:
setp.gt.s32	%p25, %r1, 3;
bar.sync 0;
add.s32 %r127, %r19, -2;
setp.lt.s32	%p327, %r127, %r165;
and.pred %p328, %p327, %p25;
@!%p328 bra BB139_490;
bra.uni BB139_489;

BB139_489:
ld.shared.f64 %fd579, [%rd241+-32];
add.f64 %fd830, %fd830, %fd579;

BB139_490:
mov.f64 %fd829, %fd830;
bar.sync 0;
@%p319 bra BB139_492;

st.shared.f64 [%rd241], %fd829;

BB139_492:
setp.gt.s32	%p26, %r1, 7;
bar.sync 0;
add.s32 %r128, %r19, -6;
setp.lt.s32	%p330, %r128, %r165;
and.pred %p331, %p330, %p26;
@!%p331 bra BB139_494;
bra.uni BB139_493;

BB139_493:
ld.shared.f64 %fd580, [%rd241+-64];
add.f64 %fd829, %fd829, %fd580;

BB139_494:
mov.f64 %fd828, %fd829;
bar.sync 0;
@%p319 bra BB139_496;

st.shared.f64 [%rd241], %fd828;

BB139_496:
setp.gt.s32	%p27, %r1, 15;
bar.sync 0;
add.s32 %r129, %r19, -14;
setp.lt.s32	%p333, %r129, %r165;
and.pred %p334, %p333, %p27;
@!%p334 bra BB139_498;
bra.uni BB139_497;

BB139_497:
ld.shared.f64 %fd581, [%rd241+-128];
add.f64 %fd828, %fd828, %fd581;

BB139_498:
mov.f64 %fd827, %fd828;
bar.sync 0;
@%p319 bra BB139_500;

st.shared.f64 [%rd241], %fd827;

BB139_500:
setp.gt.s32	%p28, %r1, 31;
bar.sync 0;
add.s32 %r130, %r19, -30;
setp.lt.s32	%p336, %r130, %r165;
and.pred %p337, %p336, %p28;
@!%p337 bra BB139_502;
bra.uni BB139_501;

BB139_501:
ld.shared.f64 %fd582, [%rd241+-256];
add.f64 %fd827, %fd827, %fd582;

BB139_502:
mov.f64 %fd826, %fd827;
bar.sync 0;
@%p319 bra BB139_504;

st.shared.f64 [%rd241], %fd826;

BB139_504:
setp.gt.s32	%p29, %r1, 63;
bar.sync 0;
add.s32 %r131, %r19, -62;
setp.lt.s32	%p339, %r131, %r165;
and.pred %p340, %p339, %p29;
@!%p340 bra BB139_506;
bra.uni BB139_505;

BB139_505:
ld.shared.f64 %fd583, [%rd241+-512];
add.f64 %fd826, %fd826, %fd583;

BB139_506:
bar.sync 0;
@%p319 bra BB139_508;

st.shared.f64 [%rd241], %fd826;

BB139_508:
setp.lt.s32	%p30, %r1, %r165;
bar.sync 0;
add.s32 %r132, %r165, -1;
mul.wide.s32 %rd644, %r132, 8;
add.s64 %rd645, %rd237, %rd644;
ld.shared.f64 %fd835, [%rd645];
not.pred %p342, %p30;
or.pred %p344, %p21, %p342;
selp.f64	%fd788, %fd153, %fd826, %p30;
@%p344 bra BB139_510;

ld.shared.f64 %fd788, [%rd241+-8];

BB139_510:
bar.sync 0;
@%p319 bra BB139_512;

st.shared.f64 [%rd241], %fd788;

BB139_512:
bar.sync 0;

BB139_532:
mov.f64 %fd834, %fd835;
@%p306 bra BB139_534;

ld.shared.f64 %fd790, [%rd241];

BB139_534:
bar.sync 0;
mul.wide.s32 %rd646, %r23, 8;
add.s64 %rd293, %rd244, %rd646;
setp.ge.u64	%p355, %rd244, %rd293;
@%p355 bra BB139_536;

ld.local.f64 %fd593, [%rd244];
add.f64 %fd790, %fd790, %fd593;
st.shared.f64 [%rd243], %fd790;

BB139_536:
setp.ge.u64	%p356, %rd245, %rd293;
@%p356 bra BB139_538;

ld.local.f64 %fd594, [%rd244+8];
add.f64 %fd790, %fd790, %fd594;
st.shared.f64 [%rd243+8], %fd790;

BB139_538:
add.s64 %rd647, %rd245, 8;
setp.ge.u64	%p357, %rd647, %rd293;
@%p357 bra BB139_540;

ld.local.f64 %fd595, [%rd244+16];
add.f64 %fd790, %fd790, %fd595;
st.shared.f64 [%rd243+16], %fd790;

BB139_540:
add.s64 %rd648, %rd245, 16;
setp.ge.u64	%p358, %rd648, %rd293;
@%p358 bra BB139_542;

ld.local.f64 %fd596, [%rd244+24];
add.f64 %fd790, %fd790, %fd596;
st.shared.f64 [%rd243+24], %fd790;

BB139_542:
add.s64 %rd649, %rd245, 24;
setp.ge.u64	%p359, %rd649, %rd293;
@%p359 bra BB139_544;

ld.local.f64 %fd597, [%rd244+32];
add.f64 %fd790, %fd790, %fd597;
st.shared.f64 [%rd243+32], %fd790;

BB139_544:
add.s64 %rd650, %rd245, 32;
setp.ge.u64	%p360, %rd650, %rd293;
@%p360 bra BB139_546;

ld.local.f64 %fd598, [%rd244+40];
add.f64 %fd790, %fd790, %fd598;
st.shared.f64 [%rd243+40], %fd790;

BB139_546:
add.s64 %rd651, %rd245, 40;
setp.ge.u64	%p361, %rd651, %rd293;
@%p361 bra BB139_548;

ld.local.f64 %fd599, [%rd244+48];
add.f64 %fd790, %fd790, %fd599;
st.shared.f64 [%rd243+48], %fd790;

BB139_548:
add.s64 %rd652, %rd245, 48;
setp.ge.u64	%p362, %rd652, %rd293;
@%p362 bra BB139_550;

ld.local.f64 %fd600, [%rd244+56];
add.f64 %fd790, %fd790, %fd600;
st.shared.f64 [%rd243+56], %fd790;

BB139_550:
add.s64 %rd653, %rd245, 56;
setp.ge.u64	%p363, %rd653, %rd293;
@%p363 bra BB139_552;

ld.local.f64 %fd601, [%rd244+64];
add.f64 %fd602, %fd790, %fd601;
st.shared.f64 [%rd243+64], %fd602;

BB139_552:
bar.sync 0;
@%p283 bra BB139_575;
bra.uni BB139_553;

BB139_575:
shl.b64 %rd656, %rd240, 3;
add.s64 %rd657, %rd257, %rd656;
ld.shared.f64 %fd621, [%rd241];
ld.shared.f64 %fd622, [%rd241+1024];
ld.shared.f64 %fd623, [%rd241+2048];
ld.shared.f64 %fd624, [%rd241+3072];
ld.shared.f64 %fd625, [%rd241+4096];
ld.shared.f64 %fd626, [%rd241+5120];
ld.shared.f64 %fd627, [%rd241+6144];
ld.shared.f64 %fd628, [%rd241+7168];
ld.shared.f64 %fd629, [%rd241+8192];
st.global.f64 [%rd657], %fd621;
st.global.f64 [%rd657+1024], %fd622;
st.global.f64 [%rd657+2048], %fd623;
st.global.f64 [%rd657+3072], %fd624;
st.global.f64 [%rd657+4096], %fd625;
st.global.f64 [%rd657+5120], %fd626;
st.global.f64 [%rd657+6144], %fd627;
st.global.f64 [%rd657+7168], %fd628;
st.global.f64 [%rd657+8192], %fd629;
bra.uni BB139_576;

BB139_553:
add.s64 %rd294, %rd237, %rd637;
mov.u64 %rd846, %rd235;
mov.u64 %rd845, %rd237;
setp.ge.u64	%p364, %rd237, %rd294;
mov.u64 %rd852, %rd257;
@%p364 bra BB139_576;

BB139_554:
mov.u64 %rd299, %rd852;
sub.s64 %rd300, %rd274, %rd846;
setp.gt.s64	%p365, %rd300, 9208;
shl.b64 %rd655, %rd240, 3;
add.s64 %rd301, %rd845, %rd655;
add.s64 %rd302, %rd299, %rd655;
@%p365 bra BB139_573;
bra.uni BB139_555;

BB139_573:
ld.shared.f64 %fd612, [%rd301];
ld.shared.f64 %fd613, [%rd301+1024];
ld.shared.f64 %fd614, [%rd301+2048];
ld.shared.f64 %fd615, [%rd301+3072];
ld.shared.f64 %fd616, [%rd301+4096];
ld.shared.f64 %fd617, [%rd301+5120];
ld.shared.f64 %fd618, [%rd301+6144];
ld.shared.f64 %fd619, [%rd301+7168];
ld.shared.f64 %fd620, [%rd301+8192];
st.global.f64 [%rd302], %fd612;
st.global.f64 [%rd302+1024], %fd613;
st.global.f64 [%rd302+2048], %fd614;
st.global.f64 [%rd302+3072], %fd615;
st.global.f64 [%rd302+4096], %fd616;
st.global.f64 [%rd302+5120], %fd617;
st.global.f64 [%rd302+6144], %fd618;
st.global.f64 [%rd302+7168], %fd619;
st.global.f64 [%rd302+8192], %fd620;
bra.uni BB139_574;

BB139_555:
shr.s64 %rd303, %rd300, 3;
setp.ge.s64	%p366, %rd240, %rd303;
@%p366 bra BB139_557;

ld.shared.f64 %fd603, [%rd301];
st.global.f64 [%rd302], %fd603;

BB139_557:
setp.ge.s64	%p367, %rd246, %rd303;
@%p367 bra BB139_559;

ld.shared.f64 %fd604, [%rd301+1024];
st.global.f64 [%rd302+1024], %fd604;

BB139_559:
setp.ge.s64	%p368, %rd247, %rd303;
@%p368 bra BB139_561;

ld.shared.f64 %fd605, [%rd301+2048];
st.global.f64 [%rd302+2048], %fd605;

BB139_561:
setp.ge.s64	%p369, %rd248, %rd303;
@%p369 bra BB139_563;

ld.shared.f64 %fd606, [%rd301+3072];
st.global.f64 [%rd302+3072], %fd606;

BB139_563:
setp.ge.s64	%p370, %rd249, %rd303;
@%p370 bra BB139_565;

ld.shared.f64 %fd607, [%rd301+4096];
st.global.f64 [%rd302+4096], %fd607;

BB139_565:
setp.ge.s64	%p371, %rd250, %rd303;
@%p371 bra BB139_567;

ld.shared.f64 %fd608, [%rd301+5120];
st.global.f64 [%rd302+5120], %fd608;

BB139_567:
setp.ge.s64	%p372, %rd251, %rd303;
@%p372 bra BB139_569;

ld.shared.f64 %fd609, [%rd301+6144];
st.global.f64 [%rd302+6144], %fd609;

BB139_569:
setp.ge.s64	%p373, %rd252, %rd303;
@%p373 bra BB139_571;

ld.shared.f64 %fd610, [%rd301+7168];
st.global.f64 [%rd302+7168], %fd610;

BB139_571:
setp.ge.s64	%p374, %rd253, %rd303;
@%p374 bra BB139_574;

ld.shared.f64 %fd611, [%rd301+8192];
st.global.f64 [%rd302+8192], %fd611;

BB139_574:
add.s64 %rd845, %rd845, 9216;
add.s64 %rd846, %rd846, 9216;
add.s64 %rd306, %rd299, 9216;
setp.lt.u64	%p375, %rd845, %rd294;
mov.u64 %rd852, %rd306;
@%p375 bra BB139_554;

BB139_576:
bar.sync 0;
add.s64 %rd869, %rd256, 9216;
add.s64 %rd853, %rd257, 9216;
add.s64 %rd826, %rd255, 9216;
mov.u64 %rd862, %rd826;
sub.s64 %rd658, %rd9, %rd826;
setp.gt.s64	%p376, %rd658, 0;
@%p376 bra BB139_409;
bra.uni BB139_747;

BB139_577:
setp.lt.s64	%p377, %rd236, 1;
@%p377 bra BB139_747;

mov.u32 %r162, %ctaid.x;
mov.u64 %rd848, %rd862;
cvt.s64.s32	%rd313, %r1;
mul.wide.s32 %rd327, %r1, 8;
add.s64 %rd314, %rd235, %rd327;
mul.wide.s32 %rd315, %r1, -9;
mul.lo.s32 %r133, %r1, 9;
mul.wide.s32 %rd660, %r133, 8;
add.s64 %rd316, %rd235, %rd660;
add.u64 %rd661, %SP, 0;
cvta.to.local.u64 %rd317, %rd661;
add.s64 %rd318, %rd317, 8;
add.s32 %r134, %r1, 128;
cvt.s64.s32	%rd319, %r134;
add.s32 %r135, %r1, 256;
cvt.s64.s32	%rd320, %r135;
add.s32 %r136, %r1, 384;
cvt.s64.s32	%rd321, %r136;
add.s32 %r137, %r1, 512;
cvt.s64.s32	%rd322, %r137;
add.s32 %r138, %r1, 640;
cvt.s64.s32	%rd323, %r138;
add.s32 %r139, %r1, 768;
cvt.s64.s32	%rd324, %r139;
add.s32 %r140, %r1, 896;
cvt.s64.s32	%rd325, %r140;
add.s32 %r141, %r1, 1024;
cvt.s64.s32	%rd326, %r141;
add.s32 %r27, %r1, -2;
add.s32 %r143, %r42, %r162;
cvt.s64.s32	%rd662, %r143;
mul.lo.s64 %rd663, %rd406, %rd662;
add.s64 %rd664, %rd7, %rd663;
mul.lo.s64 %rd665, %rd407, %rd664;
add.s64 %rd328, %rd665, %rd313;
mov.u64 %rd847, 0;
mov.u64 %rd851, %rd853;
mov.u64 %rd860, %rd862;
mov.u64 %rd867, %rd869;
mov.f64 %fd823, %fd834;

BB139_579:
mov.f64 %fd228, %fd823;
mov.u64 %rd865, %rd867;
mov.u64 %rd332, %rd865;
mov.u64 %rd858, %rd860;
mov.u64 %rd331, %rd858;
mov.u64 %rd330, %rd848;
sub.s64 %rd666, %rd330, %rd9;
shr.u64 %rd667, %rd666, 3;
neg.s64 %rd668, %rd667;
cvt.u32.u64	%r144, %rd668;
mov.u32 %r145, 1152;
min.s32 %r28, %r144, %r145;
setp.eq.s32	%p378, %r28, 1152;
@%p378 bra BB139_603;
bra.uni BB139_580;

BB139_603:
shl.b64 %rd675, %rd313, 3;
add.s64 %rd676, %rd332, %rd675;
ld.global.f64 %fd648, [%rd676];
st.f64 [%rd314], %fd648;
ld.global.f64 %fd649, [%rd676+1024];
st.f64 [%rd314+1024], %fd649;
ld.global.f64 %fd650, [%rd676+2048];
st.f64 [%rd314+2048], %fd650;
ld.global.f64 %fd651, [%rd676+3072];
st.f64 [%rd314+3072], %fd651;
ld.global.f64 %fd652, [%rd676+4096];
st.f64 [%rd314+4096], %fd652;
ld.global.f64 %fd653, [%rd676+5120];
st.f64 [%rd314+5120], %fd653;
ld.global.f64 %fd654, [%rd676+6144];
st.f64 [%rd314+6144], %fd654;
ld.global.f64 %fd655, [%rd676+7168];
st.f64 [%rd314+7168], %fd655;
ld.global.f64 %fd656, [%rd676+8192];
st.f64 [%rd314+8192], %fd656;
mov.u64 %rd870, 1152;
bra.uni BB139_604;

BB139_580:
cvt.s64.s32	%rd870, %r28;
setp.lt.s32	%p379, %r28, 1;
@%p379 bra BB139_604;

shl.b64 %rd669, %rd870, 3;
add.s64 %rd335, %rd331, %rd669;
mov.u64 %rd855, %rd235;
mov.u64 %rd854, %rd331;
mov.u64 %rd859, %rd331;
mov.u64 %rd866, %rd332;

BB139_582:
mov.u64 %rd341, %rd866;
mov.u64 %rd340, %rd859;
mov.u64 %rd338, %rd854;
sub.s64 %rd670, %rd338, %rd335;
shr.s64 %rd671, %rd670, 3;
neg.s64 %rd342, %rd671;
setp.gt.s64	%p380, %rd342, 1151;
shl.b64 %rd672, %rd313, 3;
add.s64 %rd343, %rd341, %rd672;
add.s64 %rd344, %rd855, %rd672;
@%p380 bra BB139_601;
bra.uni BB139_583;

BB139_601:
ld.global.f64 %fd639, [%rd343];
st.f64 [%rd344], %fd639;
ld.global.f64 %fd640, [%rd343+1024];
st.f64 [%rd344+1024], %fd640;
ld.global.f64 %fd641, [%rd343+2048];
st.f64 [%rd344+2048], %fd641;
ld.global.f64 %fd642, [%rd343+3072];
st.f64 [%rd344+3072], %fd642;
ld.global.f64 %fd643, [%rd343+4096];
st.f64 [%rd344+4096], %fd643;
ld.global.f64 %fd644, [%rd343+5120];
st.f64 [%rd344+5120], %fd644;
ld.global.f64 %fd645, [%rd343+6144];
st.f64 [%rd344+6144], %fd645;
ld.global.f64 %fd646, [%rd343+7168];
st.f64 [%rd344+7168], %fd646;
ld.global.f64 %fd647, [%rd343+8192];
st.f64 [%rd344+8192], %fd647;
bra.uni BB139_602;

BB139_583:
setp.ge.s64	%p381, %rd313, %rd342;
@%p381 bra BB139_585;

ld.global.f64 %fd630, [%rd343];
st.f64 [%rd344], %fd630;

BB139_585:
setp.ge.s64	%p382, %rd319, %rd342;
@%p382 bra BB139_587;

ld.global.f64 %fd631, [%rd343+1024];
st.f64 [%rd344+1024], %fd631;

BB139_587:
setp.ge.s64	%p383, %rd320, %rd342;
@%p383 bra BB139_589;

ld.global.f64 %fd632, [%rd343+2048];
st.f64 [%rd344+2048], %fd632;

BB139_589:
setp.ge.s64	%p384, %rd321, %rd342;
@%p384 bra BB139_591;

ld.global.f64 %fd633, [%rd343+3072];
st.f64 [%rd344+3072], %fd633;

BB139_591:
setp.ge.s64	%p385, %rd322, %rd342;
@%p385 bra BB139_593;

ld.global.f64 %fd634, [%rd343+4096];
st.f64 [%rd344+4096], %fd634;

BB139_593:
setp.ge.s64	%p386, %rd323, %rd342;
@%p386 bra BB139_595;

ld.global.f64 %fd635, [%rd343+5120];
st.f64 [%rd344+5120], %fd635;

BB139_595:
setp.ge.s64	%p387, %rd324, %rd342;
@%p387 bra BB139_597;

ld.global.f64 %fd636, [%rd343+6144];
st.f64 [%rd344+6144], %fd636;

BB139_597:
setp.ge.s64	%p388, %rd325, %rd342;
@%p388 bra BB139_599;

ld.global.f64 %fd637, [%rd343+7168];
st.f64 [%rd344+7168], %fd637;

BB139_599:
setp.ge.s64	%p389, %rd326, %rd342;
@%p389 bra BB139_602;

ld.global.f64 %fd638, [%rd343+8192];
st.f64 [%rd344+8192], %fd638;

BB139_602:
add.s64 %rd345, %rd341, 9216;
add.s64 %rd855, %rd855, 9216;
add.s64 %rd854, %rd340, 9216;
mov.u64 %rd347, %rd854;
sub.s64 %rd673, %rd335, %rd854;
setp.gt.s64	%p390, %rd673, 0;
mov.u64 %rd859, %rd347;
mov.u64 %rd866, %rd345;
@%p390 bra BB139_582;

BB139_604:
bar.sync 0;
shl.b64 %rd677, %rd870, 3;
add.s64 %rd350, %rd235, %rd677;
and.b64 %rd678, %rd870, 2305843009213693951;
cvt.u32.u64	%r29, %rd870;
add.s64 %rd679, %rd678, %rd315;
cvt.u32.u64	%r146, %rd679;
mov.u32 %r147, 9;
min.s32 %r30, %r146, %r147;
mov.u32 %r148, 0;
max.s32 %r31, %r30, %r148;
setp.gt.u32	%p391, %r31, 8;
@%p391 bra BB139_623;
bra.uni BB139_605;

BB139_623:
ld.f64 %fd666, [%rd316];
st.local.f64 [%rd317], %fd666;
ld.f64 %fd667, [%rd316+8];
st.local.f64 [%rd317+8], %fd667;
ld.f64 %fd668, [%rd316+16];
st.local.f64 [%rd317+16], %fd668;
ld.f64 %fd669, [%rd316+24];
st.local.f64 [%rd317+24], %fd669;
ld.f64 %fd670, [%rd316+32];
st.local.f64 [%rd317+32], %fd670;
ld.f64 %fd671, [%rd316+40];
st.local.f64 [%rd317+40], %fd671;
ld.f64 %fd672, [%rd316+48];
st.local.f64 [%rd317+48], %fd672;
ld.f64 %fd673, [%rd316+56];
st.local.f64 [%rd317+56], %fd673;
ld.f64 %fd674, [%rd316+64];
st.local.f64 [%rd317+64], %fd674;
bra.uni BB139_624;

BB139_605:
setp.lt.s32	%p392, %r30, 1;
mov.u64 %rd885, %rd317;
@%p392 bra BB139_607;

ld.f64 %fd657, [%rd316];
st.local.f64 [%rd317], %fd657;
mov.u64 %rd885, %rd318;

BB139_607:
mov.u64 %rd871, %rd885;
mov.u64 %rd884, %rd871;
setp.lt.s32	%p393, %r31, 2;
@%p393 bra BB139_609;

ld.f64 %fd658, [%rd316+8];
st.local.f64 [%rd884], %fd658;
add.s64 %rd884, %rd884, 8;

BB139_609:
mov.u64 %rd883, %rd884;
setp.lt.s32	%p394, %r31, 3;
@%p394 bra BB139_611;

ld.f64 %fd659, [%rd316+16];
st.local.f64 [%rd883], %fd659;
add.s64 %rd883, %rd883, 8;

BB139_611:
mov.u64 %rd882, %rd883;
setp.lt.s32	%p395, %r31, 4;
@%p395 bra BB139_613;

ld.f64 %fd660, [%rd316+24];
st.local.f64 [%rd882], %fd660;
add.s64 %rd882, %rd882, 8;

BB139_613:
mov.u64 %rd881, %rd882;
setp.lt.s32	%p396, %r31, 5;
@%p396 bra BB139_615;

ld.f64 %fd661, [%rd316+32];
st.local.f64 [%rd881], %fd661;
add.s64 %rd881, %rd881, 8;

BB139_615:
mov.u64 %rd880, %rd881;
setp.lt.s32	%p397, %r31, 6;
@%p397 bra BB139_617;

ld.f64 %fd662, [%rd316+40];
st.local.f64 [%rd880], %fd662;
add.s64 %rd880, %rd880, 8;

BB139_617:
mov.u64 %rd879, %rd880;
setp.lt.s32	%p398, %r31, 7;
@%p398 bra BB139_619;

ld.f64 %fd663, [%rd316+48];
st.local.f64 [%rd879], %fd663;
add.s64 %rd879, %rd879, 8;

BB139_619:
mov.u64 %rd878, %rd879;
setp.lt.s32	%p399, %r31, 8;
@%p399 bra BB139_621;

ld.f64 %fd664, [%rd316+56];
st.local.f64 [%rd878], %fd664;
add.s64 %rd878, %rd878, 8;

BB139_621:
setp.lt.s32	%p400, %r31, 9;
@%p400 bra BB139_624;

ld.f64 %fd665, [%rd316+64];
st.local.f64 [%rd878], %fd665;

BB139_624:
setp.eq.s32	%p401, %r31, 0;
@%p401 bra BB139_641;

ld.local.f64 %fd836, [%rd317];
mul.wide.u32 %rd681, %r31, 8;
add.s64 %rd682, %rd681, 34359738360;
shr.u64 %rd683, %rd682, 3;
cvt.u32.u64	%r32, %rd683;
setp.lt.s32	%p402, %r32, 1;
@%p402 bra BB139_627;

ld.local.f64 %fd676, [%rd317+8];
add.f64 %fd836, %fd836, %fd676;

BB139_627:
setp.lt.s32	%p403, %r32, 2;
@%p403 bra BB139_629;

ld.local.f64 %fd677, [%rd317+16];
add.f64 %fd836, %fd836, %fd677;

BB139_629:
setp.lt.s32	%p404, %r32, 3;
@%p404 bra BB139_631;

ld.local.f64 %fd678, [%rd317+24];
add.f64 %fd836, %fd836, %fd678;

BB139_631:
setp.lt.s32	%p405, %r32, 4;
@%p405 bra BB139_633;

ld.local.f64 %fd679, [%rd317+32];
add.f64 %fd836, %fd836, %fd679;

BB139_633:
setp.lt.s32	%p406, %r32, 5;
@%p406 bra BB139_635;

ld.local.f64 %fd680, [%rd317+40];
add.f64 %fd836, %fd836, %fd680;

BB139_635:
setp.lt.s32	%p407, %r32, 6;
@%p407 bra BB139_637;

ld.local.f64 %fd681, [%rd317+48];
add.f64 %fd836, %fd836, %fd681;

BB139_637:
setp.lt.s32	%p408, %r32, 7;
@%p408 bra BB139_639;

ld.local.f64 %fd682, [%rd317+56];
add.f64 %fd836, %fd836, %fd682;

BB139_639:
setp.lt.s32	%p409, %r32, 8;
@%p409 bra BB139_641;

ld.local.f64 %fd683, [%rd317+64];
add.f64 %fd836, %fd836, %fd683;

BB139_641:
bar.sync 0;
@%p401 bra BB139_643;

st.f64 [%rd314], %fd836;

BB139_643:
bar.sync 0;
setp.gt.s32	%p411, %r29, 1151;
mov.u32 %r166, 128;
@%p411 bra BB139_645;

add.s32 %r150, %r29, 8;
mul.hi.s32 %r151, %r150, 954437177;
shr.u32 %r152, %r151, 31;
shr.s32 %r153, %r151, 1;
add.s32 %r166, %r153, %r152;

BB139_645:
setp.eq.s32	%p412, %r166, 128;
@%p412 bra BB139_683;
bra.uni BB139_646;

BB139_683:
@%p42 bra BB139_685;

ld.f64 %fd693, [%rd235];
add.f64 %fd694, %fd228, %fd693;
st.f64 [%rd235], %fd694;

BB139_685:
setp.lt.s32	%p40, %r1, 1;
ld.f64 %fd792, [%rd314];
bar.sync 0;
@%p40 bra BB139_687;

ld.f64 %fd695, [%rd314+-8];
add.f64 %fd792, %fd792, %fd695;

BB139_687:
bar.sync 0;
st.f64 [%rd314], %fd792;
bar.sync 0;
setp.lt.s32	%p442, %r1, 2;
@%p442 bra BB139_689;

ld.f64 %fd696, [%rd314+-16];
add.f64 %fd792, %fd792, %fd696;

BB139_689:
bar.sync 0;
st.f64 [%rd314], %fd792;
bar.sync 0;
setp.lt.s32	%p443, %r1, 4;
@%p443 bra BB139_691;

ld.f64 %fd697, [%rd314+-32];
add.f64 %fd792, %fd792, %fd697;

BB139_691:
bar.sync 0;
st.f64 [%rd314], %fd792;
bar.sync 0;
setp.lt.s32	%p444, %r1, 8;
@%p444 bra BB139_693;

ld.f64 %fd698, [%rd314+-64];
add.f64 %fd792, %fd792, %fd698;

BB139_693:
bar.sync 0;
st.f64 [%rd314], %fd792;
bar.sync 0;
setp.lt.s32	%p445, %r1, 16;
@%p445 bra BB139_695;

ld.f64 %fd699, [%rd314+-128];
add.f64 %fd792, %fd792, %fd699;

BB139_695:
bar.sync 0;
st.f64 [%rd314], %fd792;
bar.sync 0;
setp.lt.s32	%p446, %r1, 32;
@%p446 bra BB139_697;

ld.f64 %fd700, [%rd314+-256];
add.f64 %fd792, %fd792, %fd700;

BB139_697:
bar.sync 0;
st.f64 [%rd314], %fd792;
bar.sync 0;
setp.lt.s32	%p447, %r1, 64;
@%p447 bra BB139_699;

ld.f64 %fd701, [%rd314+-512];
add.f64 %fd792, %fd792, %fd701;

BB139_699:
bar.sync 0;
st.f64 [%rd314], %fd792;
bar.sync 0;
ld.f64 %fd824, [%rd235+1016];
mov.f64 %fd814, %fd228;
@%p21 bra BB139_701;

ld.f64 %fd814, [%rd314+-8];

BB139_701:
bar.sync 0;
st.f64 [%rd314], %fd814;
bar.sync 0;
bra.uni BB139_702;

BB139_646:
@%p42 bra BB139_648;

ld.f64 %fd684, [%rd235];
add.f64 %fd685, %fd228, %fd684;
st.f64 [%rd235], %fd685;

BB139_648:
setp.ge.s32	%p414, %r1, %r166;
mov.f64 %fd822, %fd228;
@%p414 bra BB139_650;

ld.f64 %fd246, [%rd314];
mov.f64 %fd822, %fd246;

BB139_650:
mov.f64 %fd807, %fd822;
mov.f64 %fd821, %fd807;
bar.sync 0;
setp.le.s32	%p415, %r1, %r166;
setp.gt.s32	%p416, %r1, 0;
and.pred %p417, %p415, %p416;
@!%p417 bra BB139_652;
bra.uni BB139_651;

BB139_651:
ld.f64 %fd686, [%rd314+-8];
add.f64 %fd821, %fd821, %fd686;

BB139_652:
mov.f64 %fd820, %fd821;
bar.sync 0;
@%p414 bra BB139_654;

st.f64 [%rd314], %fd820;

BB139_654:
setp.gt.s32	%p33, %r1, 1;
bar.sync 0;
setp.lt.s32	%p419, %r27, %r166;
and.pred %p420, %p419, %p33;
@!%p420 bra BB139_656;
bra.uni BB139_655;

BB139_655:
ld.f64 %fd687, [%rd314+-16];
add.f64 %fd820, %fd820, %fd687;

BB139_656:
mov.f64 %fd819, %fd820;
bar.sync 0;
@%p414 bra BB139_658;

st.f64 [%rd314], %fd819;

BB139_658:
setp.gt.s32	%p34, %r1, 3;
bar.sync 0;
add.s32 %r154, %r27, -2;
setp.lt.s32	%p422, %r154, %r166;
and.pred %p423, %p422, %p34;
@!%p423 bra BB139_660;
bra.uni BB139_659;

BB139_659:
ld.f64 %fd688, [%rd314+-32];
add.f64 %fd819, %fd819, %fd688;

BB139_660:
mov.f64 %fd818, %fd819;
bar.sync 0;
@%p414 bra BB139_662;

st.f64 [%rd314], %fd818;

BB139_662:
setp.gt.s32	%p35, %r1, 7;
bar.sync 0;
add.s32 %r155, %r27, -6;
setp.lt.s32	%p425, %r155, %r166;
and.pred %p426, %p425, %p35;
@!%p426 bra BB139_664;
bra.uni BB139_663;

BB139_663:
ld.f64 %fd689, [%rd314+-64];
add.f64 %fd818, %fd818, %fd689;

BB139_664:
mov.f64 %fd817, %fd818;
bar.sync 0;
@%p414 bra BB139_666;

st.f64 [%rd314], %fd817;

BB139_666:
setp.gt.s32	%p36, %r1, 15;
bar.sync 0;
add.s32 %r156, %r27, -14;
setp.lt.s32	%p428, %r156, %r166;
and.pred %p429, %p428, %p36;
@!%p429 bra BB139_668;
bra.uni BB139_667;

BB139_667:
ld.f64 %fd690, [%rd314+-128];
add.f64 %fd817, %fd817, %fd690;

BB139_668:
mov.f64 %fd816, %fd817;
bar.sync 0;
@%p414 bra BB139_670;

st.f64 [%rd314], %fd816;

BB139_670:
setp.gt.s32	%p37, %r1, 31;
bar.sync 0;
add.s32 %r157, %r27, -30;
setp.lt.s32	%p431, %r157, %r166;
and.pred %p432, %p431, %p37;
@!%p432 bra BB139_672;
bra.uni BB139_671;

BB139_671:
ld.f64 %fd691, [%rd314+-256];
add.f64 %fd816, %fd816, %fd691;

BB139_672:
mov.f64 %fd815, %fd816;
bar.sync 0;
@%p414 bra BB139_674;

st.f64 [%rd314], %fd815;

BB139_674:
setp.gt.s32	%p38, %r1, 63;
bar.sync 0;
add.s32 %r158, %r27, -62;
setp.lt.s32	%p434, %r158, %r166;
and.pred %p435, %p434, %p38;
@!%p435 bra BB139_676;
bra.uni BB139_675;

BB139_675:
ld.f64 %fd692, [%rd314+-512];
add.f64 %fd815, %fd815, %fd692;

BB139_676:
bar.sync 0;
@%p414 bra BB139_678;

st.f64 [%rd314], %fd815;

BB139_678:
setp.lt.s32	%p39, %r1, %r166;
bar.sync 0;
add.s32 %r159, %r166, -1;
mul.wide.s32 %rd684, %r159, 8;
add.s64 %rd685, %rd235, %rd684;
ld.f64 %fd824, [%rd685];
not.pred %p437, %p39;
or.pred %p439, %p21, %p437;
selp.f64	%fd791, %fd228, %fd815, %p39;
@%p439 bra BB139_680;

ld.f64 %fd791, [%rd314+-8];

BB139_680:
bar.sync 0;
@%p414 bra BB139_682;

st.f64 [%rd314], %fd791;

BB139_682:
bar.sync 0;

BB139_702:
mov.f64 %fd823, %fd824;
@%p401 bra BB139_704;

ld.f64 %fd836, [%rd314];

BB139_704:
bar.sync 0;
mul.wide.s32 %rd686, %r31, 8;
add.s64 %rd369, %rd317, %rd686;
setp.ge.u64	%p450, %rd317, %rd369;
@%p450 bra BB139_706;

ld.local.f64 %fd702, [%rd317];
add.f64 %fd836, %fd836, %fd702;
st.f64 [%rd316], %fd836;

BB139_706:
setp.ge.u64	%p451, %rd318, %rd369;
@%p451 bra BB139_708;

ld.local.f64 %fd703, [%rd317+8];
add.f64 %fd836, %fd836, %fd703;
st.f64 [%rd316+8], %fd836;

BB139_708:
add.s64 %rd687, %rd318, 8;
setp.ge.u64	%p452, %rd687, %rd369;
@%p452 bra BB139_710;

ld.local.f64 %fd704, [%rd317+16];
add.f64 %fd836, %fd836, %fd704;
st.f64 [%rd316+16], %fd836;

BB139_710:
add.s64 %rd688, %rd318, 16;
setp.ge.u64	%p453, %rd688, %rd369;
@%p453 bra BB139_712;

ld.local.f64 %fd705, [%rd317+24];
add.f64 %fd836, %fd836, %fd705;
st.f64 [%rd316+24], %fd836;

BB139_712:
add.s64 %rd689, %rd318, 24;
setp.ge.u64	%p454, %rd689, %rd369;
@%p454 bra BB139_714;

ld.local.f64 %fd706, [%rd317+32];
add.f64 %fd836, %fd836, %fd706;
st.f64 [%rd316+32], %fd836;

BB139_714:
add.s64 %rd690, %rd318, 32;
setp.ge.u64	%p455, %rd690, %rd369;
@%p455 bra BB139_716;

ld.local.f64 %fd707, [%rd317+40];
add.f64 %fd836, %fd836, %fd707;
st.f64 [%rd316+40], %fd836;

BB139_716:
add.s64 %rd691, %rd318, 40;
setp.ge.u64	%p456, %rd691, %rd369;
@%p456 bra BB139_718;

ld.local.f64 %fd708, [%rd317+48];
add.f64 %fd836, %fd836, %fd708;
st.f64 [%rd316+48], %fd836;

BB139_718:
add.s64 %rd692, %rd318, 48;
setp.ge.u64	%p457, %rd692, %rd369;
@%p457 bra BB139_720;

ld.local.f64 %fd709, [%rd317+56];
add.f64 %fd836, %fd836, %fd709;
st.f64 [%rd316+56], %fd836;

BB139_720:
add.s64 %rd693, %rd318, 56;
setp.ge.u64	%p458, %rd693, %rd369;
@%p458 bra BB139_722;

ld.local.f64 %fd710, [%rd317+64];
add.f64 %fd711, %fd836, %fd710;
st.f64 [%rd316+64], %fd711;

BB139_722:
bar.sync 0;
@%p378 bra BB139_745;
bra.uni BB139_723;

BB139_745:
shl.b64 %rd697, %rd313, 3;
add.s64 %rd698, %rd851, %rd697;
ld.f64 %fd730, [%rd314];
st.global.f64 [%rd698], %fd730;
ld.f64 %fd731, [%rd314+1024];
st.global.f64 [%rd698+1024], %fd731;
ld.f64 %fd732, [%rd314+2048];
st.global.f64 [%rd698+2048], %fd732;
ld.f64 %fd733, [%rd314+3072];
st.global.f64 [%rd698+3072], %fd733;
ld.f64 %fd734, [%rd314+4096];
st.global.f64 [%rd698+4096], %fd734;
ld.f64 %fd735, [%rd314+5120];
st.global.f64 [%rd698+5120], %fd735;
ld.f64 %fd736, [%rd314+6144];
st.global.f64 [%rd698+6144], %fd736;
ld.f64 %fd737, [%rd314+7168];
st.global.f64 [%rd698+7168], %fd737;
ld.f64 %fd738, [%rd314+8192];
st.global.f64 [%rd698+8192], %fd738;
bra.uni BB139_746;

BB139_723:
mul.lo.s64 %rd694, %rd847, 1152;
add.s64 %rd695, %rd328, %rd694;
shl.b64 %rd696, %rd695, 3;
add.s64 %rd886, %rd1, %rd696;
mov.u64 %rd887, %rd235;
setp.ge.u64	%p459, %rd235, %rd350;
@%p459 bra BB139_746;

BB139_724:
sub.s64 %rd374, %rd350, %rd887;
setp.gt.s64	%p460, %rd374, 9208;
add.s64 %rd375, %rd887, %rd327;
@%p460 bra BB139_743;
bra.uni BB139_725;

BB139_743:
ld.f64 %fd721, [%rd375];
st.global.f64 [%rd886+8], %fd721;
ld.f64 %fd722, [%rd375+1024];
st.global.f64 [%rd886+1032], %fd722;
ld.f64 %fd723, [%rd375+2048];
st.global.f64 [%rd886+2056], %fd723;
ld.f64 %fd724, [%rd375+3072];
st.global.f64 [%rd886+3080], %fd724;
ld.f64 %fd725, [%rd375+4096];
st.global.f64 [%rd886+4104], %fd725;
ld.f64 %fd726, [%rd375+5120];
st.global.f64 [%rd886+5128], %fd726;
ld.f64 %fd727, [%rd375+6144];
st.global.f64 [%rd886+6152], %fd727;
ld.f64 %fd728, [%rd375+7168];
st.global.f64 [%rd886+7176], %fd728;
ld.f64 %fd729, [%rd375+8192];
st.global.f64 [%rd886+8200], %fd729;
bra.uni BB139_744;

BB139_725:
shr.s64 %rd376, %rd374, 3;
setp.ge.s64	%p461, %rd313, %rd376;
@%p461 bra BB139_727;

ld.f64 %fd712, [%rd375];
st.global.f64 [%rd886+8], %fd712;

BB139_727:
setp.ge.s64	%p462, %rd319, %rd376;
@%p462 bra BB139_729;

ld.f64 %fd713, [%rd375+1024];
st.global.f64 [%rd886+1032], %fd713;

BB139_729:
setp.ge.s64	%p463, %rd320, %rd376;
@%p463 bra BB139_731;

ld.f64 %fd714, [%rd375+2048];
st.global.f64 [%rd886+2056], %fd714;

BB139_731:
setp.ge.s64	%p464, %rd321, %rd376;
@%p464 bra BB139_733;

ld.f64 %fd715, [%rd375+3072];
st.global.f64 [%rd886+3080], %fd715;

BB139_733:
setp.ge.s64	%p465, %rd322, %rd376;
@%p465 bra BB139_735;

ld.f64 %fd716, [%rd375+4096];
st.global.f64 [%rd886+4104], %fd716;

BB139_735:
setp.ge.s64	%p466, %rd323, %rd376;
@%p466 bra BB139_737;

ld.f64 %fd717, [%rd375+5120];
st.global.f64 [%rd886+5128], %fd717;

BB139_737:
setp.ge.s64	%p467, %rd324, %rd376;
@%p467 bra BB139_739;

ld.f64 %fd718, [%rd375+6144];
st.global.f64 [%rd886+6152], %fd718;

BB139_739:
setp.ge.s64	%p468, %rd325, %rd376;
@%p468 bra BB139_741;

ld.f64 %fd719, [%rd375+7168];
st.global.f64 [%rd886+7176], %fd719;

BB139_741:
setp.ge.s64	%p469, %rd326, %rd376;
@%p469 bra BB139_744;

ld.f64 %fd720, [%rd375+8192];
st.global.f64 [%rd886+8200], %fd720;

BB139_744:
add.s64 %rd887, %rd887, 9216;
add.s64 %rd886, %rd886, 9216;
setp.lt.u64	%p470, %rd887, %rd350;
@%p470 bra BB139_724;

BB139_746:
bar.sync 0;
add.s64 %rd867, %rd332, 9216;
add.s64 %rd851, %rd851, 9216;
add.s64 %rd848, %rd331, 9216;
mov.u64 %rd860, %rd848;
sub.s64 %rd699, %rd9, %rd848;
setp.gt.s64	%p471, %rd699, 0;
add.s64 %rd847, %rd847, 1;
@%p471 bra BB139_579;

BB139_747:
@%p42 bra BB139_763;


	{ 
.reg .pred p; 
isspacep.shared p, %rd235; 
selp.u32 %r160, 1, 0, p; 
} 


	setp.eq.s32	%p473, %r160, 0;
@%p473 bra BB139_762;

mov.u64 %rd701, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd702, %rd701;
sub.s64 %rd385, %rd235, %rd702;
setp.eq.s64	%p474, %rd235, 0;
@%p474 bra BB139_763;

add.s64 %rd703, %rd385, -16;
add.s64 %rd705, %rd701, %rd703;
add.s64 %rd387, %rd702, %rd703;
ld.shared.u8 %rs49, [%rd705];
or.b16 %rs50, %rs49, 1;
st.shared.u8 [%rd705], %rs50;
ld.shared.u64 %rd388, [%rd705+8];
setp.eq.s64	%p475, %rd388, 0;
mov.u64 %rd891, %rd387;
@%p475 bra BB139_756;

mov.u64 %rd389, %rd387;
ld.u8 %rs51, [%rd388];
and.b16 %rs52, %rs51, 1;
setp.eq.b16	%p476, %rs52, 1;
mov.u64 %rd891, %rd389;
@!%p476 bra BB139_756;
bra.uni BB139_752;

BB139_752:
ld.u64 %rd391, [%rd388];
shr.u64 %rd392, %rd391, 1;
add.s64 %rd393, %rd388, 16;
add.s64 %rd394, %rd393, %rd392;
ld.shared.u64 %rd707, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p477, %rd394, %rd707;
mov.u64 %rd891, %rd388;
@%p477 bra BB139_756;

ld.u8 %rs53, [%rd394];
and.b16 %rs54, %rs53, 1;
setp.eq.b16	%p478, %rs54, 1;
mov.u64 %rd888, %rd388;
mov.u64 %rd891, %rd888;
@!%p478 bra BB139_756;
bra.uni BB139_754;

BB139_754:
ld.u64 %rd708, [%rd394];
shr.u64 %rd709, %rd708, 1;
add.s64 %rd710, %rd709, %rd392;
add.s64 %rd711, %rd710, 16;
shl.b64 %rd712, %rd711, 1;
and.b64 %rd713, %rd391, 1;
or.b64 %rd714, %rd712, %rd713;
st.u64 [%rd388], %rd714;
and.b64 %rd395, %rd711, 9223372036854775807;
add.s64 %rd715, %rd393, %rd395;
ld.shared.u64 %rd716, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p479, %rd715, %rd716;
mov.u64 %rd889, %rd388;
mov.u64 %rd891, %rd889;
@%p479 bra BB139_756;

add.s64 %rd717, %rd395, %rd393;
st.u64 [%rd717+8], %rd388;
mov.u64 %rd891, %rd388;

BB139_756:
ld.u64 %rd398, [%rd891];
shr.u64 %rd399, %rd398, 1;
add.s64 %rd400, %rd891, 16;
add.s64 %rd401, %rd400, %rd399;
ld.shared.u64 %rd718, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p480, %rd401, %rd718;
@%p480 bra BB139_760;

ld.u8 %rs55, [%rd401];
and.b16 %rs56, %rs55, 1;
setp.eq.b16	%p481, %rs56, 1;
@!%p481 bra BB139_763;
bra.uni BB139_758;

BB139_758:
ld.u64 %rd719, [%rd401];
shr.u64 %rd720, %rd719, 1;
add.s64 %rd721, %rd720, %rd399;
add.s64 %rd722, %rd721, 16;
shl.b64 %rd723, %rd722, 1;
and.b64 %rd724, %rd398, 1;
or.b64 %rd725, %rd723, %rd724;
st.u64 [%rd891], %rd725;
and.b64 %rd402, %rd722, 9223372036854775807;
add.s64 %rd726, %rd400, %rd402;
ld.shared.u64 %rd727, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p482, %rd726, %rd727;
@%p482 bra BB139_763;

add.s64 %rd728, %rd402, %rd400;
st.u64 [%rd728+8], %rd891;
bra.uni BB139_763;

BB139_378:
setp.lt.u64	%p264, %rd204, %rd811;
@%p264 bra BB139_381;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd811;
bra.uni BB139_381;

BB139_762:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd235;
call.uni 
free, 
(
param0
);


	}

BB139_763:
bar.sync 0;

BB139_764:
ret;

BB139_760:
setp.lt.u64	%p483, %rd401, %rd891;
@%p483 bra BB139_763;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd891;
bra.uni BB139_763;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEElSK_5MulOpIdENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEElSK_5MulOpIdENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
.maxntid 512, 1, 1
{
.local .align 8 .b8 __local_depot140[24];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<205>;
.reg .b16 %rs<39>;
.reg .b32 %r<83>;
.reg .f64 %fd<283>;
.reg .b64 %rd<435>;


mov.u64 %rd434, __local_depot140;
cvta.local.u64 %SP, %rd434;
ld.param.v2.u32 {%r25, %r26}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEElSK_5MulOpIdENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd160, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEElSK_5MulOpIdENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd161, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEElSK_5MulOpIdENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEElSK_5MulOpIdENS_9null_typeESN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd161;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p26, %r1, 0;
mov.u64 %rd162, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd163, %rd162;
setp.eq.s64	%p27, %rd163, 0;
or.pred %p28, %p26, %p27;
@%p28 bra BB140_2;

cvt.s64.s32	%rd164, %r25;
mov.u32 %r29, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r29;
mov.u64 %rd165, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd166, %rd165;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd166;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd164;

BB140_2:
bar.sync 0;
bfe.s64 %rd167, %rd160, 0, 61;
setp.lt.s64	%p29, %rd167, 1;
@%p29 bra BB140_288;

ld.global.f64 %fd280, [%rd2];
bar.sync 0;
@%p26 bra BB140_5;

st.global.f64 [%rd3], %fd280;

BB140_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB140_26;
bra.uni BB140_6;

BB140_6:
ld.shared.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd379, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd386, %rd379;
setp.eq.s64	%p31, %rd5, %rd386;
mov.u64 %rd384, %rd5;
@%p31 bra BB140_10;

mov.u64 %rd385, %rd384;

BB140_8:
mov.u64 %rd381, %rd386;
mov.u64 %rd384, %rd385;
mov.u64 %rd385, %rd381;
ld.shared.u8 %rs23, [%rd379];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p32, %rs24, 1;
not.pred %p33, %p32;
ld.shared.u64 %rd10, [%rd379];
setp.lt.u64	%p34, %rd10, 24576;
or.pred %p35, %p33, %p34;
@!%p35 bra BB140_10;
bra.uni BB140_9;

BB140_9:
shr.u64 %rd170, %rd10, 1;
add.s64 %rd171, %rd379, %rd170;
add.s64 %rd379, %rd171, 16;
add.s64 %rd172, %rd385, %rd170;
add.s64 %rd386, %rd172, 16;
setp.ne.s64	%p36, %rd386, %rd5;
mov.u64 %rd384, %rd385;
@%p36 bra BB140_8;

BB140_10:
setp.eq.s64	%p38, %rd384, %rd5;
mov.pred %p204, 0;
@%p38 bra BB140_12;

ld.u64 %rd174, [%rd384];
shr.u64 %rd175, %rd174, 1;
add.s64 %rd176, %rd384, %rd175;
add.s64 %rd390, %rd176, 16;
setp.ne.s64	%p204, %rd390, %rd5;

BB140_12:
@%p204 bra BB140_18;
bra.uni BB140_13;

BB140_18:
ld.u64 %rd21, [%rd390];
and.b64 %rd191, %rd21, -32;
setp.eq.s64	%p42, %rd191, 24576;
cvt.u16.u64	%rs38, %rd21;
@%p42 bra BB140_21;

add.s64 %rd22, %rd390, 16;
ld.u64 %rd192, [%rd390+12304];
and.b64 %rd193, %rd192, 1;
add.s64 %rd194, %rd21, -24608;
and.b64 %rd195, %rd194, -2;
or.b64 %rd196, %rd193, %rd195;
st.u64 [%rd390+12304], %rd196;
st.u64 [%rd390+12312], %rd390;
cvt.u16.u64	%rs26, %rd194;
or.b16 %rs27, %rs26, 1;
and.b64 %rd197, %rd21, 1;
or.b64 %rd198, %rd197, 24576;
st.u64 [%rd390], %rd198;
st.u8 [%rd390+12304], %rs27;
ld.u64 %rd199, [%rd390+12304];
shr.u64 %rd23, %rd199, 1;
add.s64 %rd200, %rd23, %rd22;
add.s64 %rd201, %rd200, 12304;
ld.shared.u64 %rd202, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p43, %rd201, %rd202;
cvt.u16.u64	%rs28, %rd21;
and.b16 %rs38, %rs28, 1;
@%p43 bra BB140_21;

add.s64 %rd203, %rd22, 12288;
st.u64 [%rd200+12312], %rd203;
ld.u8 %rs38, [%rd390];

BB140_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd390], %rs29;
bra.uni BB140_22;

BB140_13:
mov.u64 %rd178, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd179, %rd178;
sub.s64 %rd180, %rd5, %rd179;
add.s64 %rd181, %rd180, 12304;
ld.shared.u64 %rd182, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p39, %rd181, %rd182;
mov.u64 %rd388, -1;
mov.u64 %rd389, %rd5;
@%p39 bra BB140_15;

add.s64 %rd16, %rd5, 12304;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd16;
mov.u64 %rd388, %rd16;
mov.u64 %rd389, %rd16;

BB140_15:
mov.u64 %rd17, %rd389;
setp.eq.s64	%p40, %rd388, -1;
@%p40 bra BB140_17;

mov.u64 %rd183, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd184, %rd183;
sub.s64 %rd185, %rd5, %rd184;
add.s64 %rd186, %rd183, %rd185;
ld.shared.u64 %rd187, [%rd186];
and.b64 %rd188, %rd187, 1;
or.b64 %rd189, %rd188, 24576;
st.shared.u64 [%rd186], %rd189;
st.shared.u64 [%rd186+8], %rd384;
mov.u16 %rs25, 0;
st.shared.u8 [%rd186], %rs25;

BB140_17:
mov.u64 %rd390, %rd5;
setp.eq.s64	%p41, %rd5, %rd17;
mov.u64 %rd391, 0;
@%p41 bra BB140_23;

BB140_22:
add.s64 %rd391, %rd390, 16;

BB140_23:
mov.u64 %rd392, %rd391;
setp.ne.s64	%p44, %rd391, 0;
@%p44 bra BB140_25;

mov.u64 %rd205, 12288;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd205;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd392, [retval0+0];


	}

BB140_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd392;

BB140_26:
shl.b64 %rd206, %rd160, 3;
add.s64 %rd30, %rd1, %rd206;
add.s64 %rd423, %rd2, 8;
add.s64 %rd416, %rd1, 8;
add.s64 %rd407, %rd3, 8;
bar.sync 0;
ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r30, 1, 0, p; 
} 


	setp.eq.s32	%p45, %r30, 0;
add.s64 %rd35, %rd206, -8;
@%p45 bra BB140_149;

setp.lt.s64	%p46, %rd35, 1;
@%p46 bra BB140_271;

mov.u64 %rd209, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd210, %rd209;
sub.s64 %rd211, %rd34, %rd210;
add.s64 %rd212, %rd209, %rd211;
mov.u64 %rd393, %rd416;
mul.wide.s32 %rd213, %r1, 8;
add.s64 %rd37, %rd212, %rd213;

BB140_29:
mov.f64 %fd2, %fd280;
mov.u64 %rd418, %rd423;
mov.u64 %rd40, %rd418;
mov.u64 %rd411, %rd416;
mov.u64 %rd39, %rd411;
mov.u64 %rd404, %rd407;
mov.u64 %rd41, %rd404;
mov.u64 %rd38, %rd393;
sub.s64 %rd214, %rd38, %rd30;
shr.u64 %rd215, %rd214, 3;
neg.s64 %rd216, %rd215;
cvt.u32.u64	%r31, %rd216;
mov.u32 %r32, 1536;
min.s32 %r2, %r31, %r32;
setp.eq.s32	%p47, %r2, 1536;
@%p47 bra BB140_41;
bra.uni BB140_30;

BB140_41:
add.s64 %rd244, %rd40, %rd213;
ld.global.f64 %fd126, [%rd244];
ld.global.f64 %fd127, [%rd244+4096];
ld.global.f64 %fd128, [%rd244+8192];
st.shared.f64 [%rd37], %fd126;
st.shared.f64 [%rd37+4096], %fd127;
st.shared.f64 [%rd37+8192], %fd128;
mov.u64 %rd396, 1536;
bra.uni BB140_42;

BB140_30:
cvt.s64.s32	%rd396, %r2;
setp.lt.s32	%p48, %r2, 1;
@%p48 bra BB140_42;

mov.u64 %rd394, %rd39;
mov.u64 %rd395, %rd212;
mov.u64 %rd415, %rd39;
mov.u64 %rd422, %rd40;

BB140_32:
mov.u64 %rd48, %rd422;
mov.u64 %rd47, %rd415;
mov.u64 %rd46, %rd395;
mov.u64 %rd45, %rd394;
mul.wide.s32 %rd220, %r2, 8;
add.s64 %rd221, %rd39, %rd220;
sub.s64 %rd222, %rd45, %rd221;
shr.s64 %rd223, %rd222, 3;
neg.s64 %rd49, %rd223;
setp.gt.s64	%p49, %rd49, 1535;
@%p49 bra BB140_39;
bra.uni BB140_33;

BB140_39:
add.s64 %rd237, %rd48, %rd213;
ld.global.f64 %fd123, [%rd237];
add.s64 %rd238, %rd46, %rd213;
ld.global.f64 %fd124, [%rd237+4096];
ld.global.f64 %fd125, [%rd237+8192];
st.shared.f64 [%rd238], %fd123;
st.shared.f64 [%rd238+4096], %fd124;
st.shared.f64 [%rd238+8192], %fd125;
bra.uni BB140_40;

BB140_33:
cvt.s64.s32	%rd224, %r1;
setp.ge.s64	%p50, %rd224, %rd49;
@%p50 bra BB140_35;

add.s64 %rd226, %rd48, %rd213;
ld.global.f64 %fd120, [%rd226];
add.s64 %rd227, %rd46, %rd213;
st.shared.f64 [%rd227], %fd120;

BB140_35:
add.s32 %r33, %r1, 512;
cvt.s64.s32	%rd228, %r33;
setp.ge.s64	%p51, %rd228, %rd49;
@%p51 bra BB140_37;

add.s64 %rd230, %rd48, %rd213;
ld.global.f64 %fd121, [%rd230+4096];
add.s64 %rd231, %rd46, %rd213;
st.shared.f64 [%rd231+4096], %fd121;

BB140_37:
add.s32 %r34, %r1, 1024;
cvt.s64.s32	%rd232, %r34;
setp.ge.s64	%p52, %rd232, %rd49;
@%p52 bra BB140_40;

add.s64 %rd234, %rd48, %rd213;
ld.global.f64 %fd122, [%rd234+8192];
add.s64 %rd235, %rd46, %rd213;
st.shared.f64 [%rd235+8192], %fd122;

BB140_40:
add.s64 %rd51, %rd48, 12288;
add.s64 %rd52, %rd46, 12288;
add.s64 %rd394, %rd47, 12288;
mov.u64 %rd53, %rd394;
sub.s64 %rd241, %rd221, %rd394;
setp.gt.s64	%p53, %rd241, 0;
mov.u64 %rd395, %rd52;
mov.u64 %rd415, %rd53;
mov.u64 %rd422, %rd51;
@%p53 bra BB140_32;

BB140_42:
bar.sync 0;
shl.b64 %rd247, %rd396, 3;
add.s64 %rd59, %rd34, %rd247;
sub.s64 %rd248, %rd59, %rd34;
shr.u64 %rd249, %rd248, 3;
cvt.u32.u64	%r3, %rd249;
cvt.s64.s32	%rd60, %r1;
mul.wide.s32 %rd250, %r1, -3;
add.s64 %rd251, %rd249, %rd250;
cvt.u32.u64	%r35, %rd251;
mov.u32 %r36, 3;
min.s32 %r4, %r35, %r36;
mov.u32 %r37, 0;
max.s32 %r5, %r4, %r37;
setp.gt.u32	%p54, %r5, 2;
add.u64 %rd252, %SP, 0;
cvta.to.local.u64 %rd61, %rd252;
@%p54 bra BB140_49;
bra.uni BB140_43;

BB140_49:
add.s64 %rd277, %rd209, %rd211;
mul.lo.s32 %r41, %r1, 3;
mul.wide.s32 %rd278, %r41, 8;
add.s64 %rd279, %rd277, %rd278;
ld.shared.f64 %fd132, [%rd279];
ld.shared.f64 %fd133, [%rd279+8];
ld.shared.f64 %fd134, [%rd279+16];
st.local.f64 [%rd61], %fd132;
st.local.f64 [%rd61+8], %fd133;
st.local.f64 [%rd61+16], %fd134;
bra.uni BB140_50;

BB140_43:
setp.lt.s32	%p55, %r4, 1;
mov.u64 %rd399, %rd61;
@%p55 bra BB140_45;

add.s64 %rd257, %rd209, %rd211;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd258, %r38, 8;
add.s64 %rd259, %rd257, %rd258;
ld.shared.f64 %fd129, [%rd259];
st.local.f64 [%rd61], %fd129;
add.s64 %rd64, %rd61, 8;
mov.u64 %rd399, %rd64;

BB140_45:
mov.u64 %rd397, %rd399;
mov.u64 %rd398, %rd397;
setp.lt.s32	%p56, %r5, 2;
@%p56 bra BB140_47;

add.s64 %rd265, %rd209, %rd211;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd266, %r39, 8;
add.s64 %rd267, %rd265, %rd266;
ld.shared.f64 %fd130, [%rd267+8];
st.local.f64 [%rd398], %fd130;
add.s64 %rd398, %rd398, 8;

BB140_47:
setp.lt.s32	%p57, %r5, 3;
@%p57 bra BB140_50;

add.s64 %rd271, %rd209, %rd211;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd272, %r40, 8;
add.s64 %rd273, %rd271, %rd272;
ld.shared.f64 %fd131, [%rd273+16];
st.local.f64 [%rd398], %fd131;

BB140_50:
setp.eq.s32	%p58, %r5, 0;
@%p58 bra BB140_55;

ld.local.f64 %fd228, [%rd61];
mul.wide.u32 %rd280, %r5, 8;
add.s64 %rd281, %rd280, 34359738360;
shr.u64 %rd282, %rd281, 3;
cvt.u32.u64	%r6, %rd282;
setp.lt.s32	%p59, %r6, 1;
@%p59 bra BB140_53;

ld.local.f64 %fd136, [%rd61+8];
mul.f64 %fd228, %fd228, %fd136;

BB140_53:
setp.lt.s32	%p60, %r6, 2;
@%p60 bra BB140_55;

ld.local.f64 %fd137, [%rd61+16];
mul.f64 %fd228, %fd228, %fd137;

BB140_55:
bar.sync 0;
@%p58 bra BB140_57;

st.shared.f64 [%rd37], %fd228;

BB140_57:
bar.sync 0;
setp.gt.s32	%p62, %r3, 1535;
mov.u32 %r81, 512;
@%p62 bra BB140_59;

add.s32 %r43, %r3, 2;
mul.hi.s32 %r44, %r43, 1431655766;
shr.u32 %r45, %r44, 31;
add.s32 %r81, %r44, %r45;

BB140_59:
add.s64 %rd400, %rd209, %rd211;
add.s64 %rd68, %rd400, %rd247;
setp.eq.s32	%p63, %r81, 512;
@%p63 bra BB140_105;
bra.uni BB140_60;

BB140_105:
@%p26 bra BB140_107;

ld.shared.f64 %fd149, [%rd400];
mul.f64 %fd150, %fd2, %fd149;
st.shared.f64 [%rd400], %fd150;

BB140_107:
setp.lt.s32	%p13, %r1, 1;
ld.shared.f64 %fd227, [%rd37];
bar.sync 0;
@%p13 bra BB140_109;

ld.shared.f64 %fd151, [%rd37+-8];
mul.f64 %fd227, %fd227, %fd151;

BB140_109:
bar.sync 0;
st.shared.f64 [%rd37], %fd227;
bar.sync 0;
setp.lt.s32	%p99, %r1, 2;
@%p99 bra BB140_111;

ld.shared.f64 %fd152, [%rd37+-16];
mul.f64 %fd227, %fd227, %fd152;

BB140_111:
bar.sync 0;
st.shared.f64 [%rd37], %fd227;
bar.sync 0;
setp.lt.s32	%p100, %r1, 4;
@%p100 bra BB140_113;

ld.shared.f64 %fd153, [%rd37+-32];
mul.f64 %fd227, %fd227, %fd153;

BB140_113:
bar.sync 0;
st.shared.f64 [%rd37], %fd227;
bar.sync 0;
setp.lt.s32	%p101, %r1, 8;
@%p101 bra BB140_115;

ld.shared.f64 %fd154, [%rd37+-64];
mul.f64 %fd227, %fd227, %fd154;

BB140_115:
bar.sync 0;
st.shared.f64 [%rd37], %fd227;
bar.sync 0;
setp.lt.s32	%p102, %r1, 16;
@%p102 bra BB140_117;

ld.shared.f64 %fd155, [%rd37+-128];
mul.f64 %fd227, %fd227, %fd155;

BB140_117:
bar.sync 0;
st.shared.f64 [%rd37], %fd227;
bar.sync 0;
setp.lt.s32	%p103, %r1, 32;
@%p103 bra BB140_119;

ld.shared.f64 %fd156, [%rd37+-256];
mul.f64 %fd227, %fd227, %fd156;

BB140_119:
bar.sync 0;
st.shared.f64 [%rd37], %fd227;
bar.sync 0;
setp.lt.s32	%p104, %r1, 64;
@%p104 bra BB140_121;

ld.shared.f64 %fd157, [%rd37+-512];
mul.f64 %fd227, %fd227, %fd157;

BB140_121:
bar.sync 0;
st.shared.f64 [%rd37], %fd227;
bar.sync 0;
setp.lt.s32	%p105, %r1, 128;
@%p105 bra BB140_123;

ld.shared.f64 %fd158, [%rd37+-1024];
mul.f64 %fd227, %fd227, %fd158;

BB140_123:
bar.sync 0;
st.shared.f64 [%rd37], %fd227;
bar.sync 0;
setp.lt.s32	%p106, %r1, 256;
@%p106 bra BB140_125;

ld.shared.f64 %fd159, [%rd37+-2048];
mul.f64 %fd227, %fd227, %fd159;

BB140_125:
bar.sync 0;
st.shared.f64 [%rd37], %fd227;
bar.sync 0;
ld.shared.f64 %fd281, [%rd400+4088];
mov.f64 %fd269, %fd2;
@%p1 bra BB140_127;

ld.shared.f64 %fd269, [%rd37+-8];

BB140_127:
bar.sync 0;
st.shared.f64 [%rd37], %fd269;
bar.sync 0;
bra.uni BB140_128;

BB140_60:
@%p26 bra BB140_62;

ld.shared.f64 %fd138, [%rd400];
mul.f64 %fd139, %fd2, %fd138;
st.shared.f64 [%rd400], %fd139;

BB140_62:
setp.ge.s32	%p65, %r1, %r81;
mov.f64 %fd279, %fd2;
@%p65 bra BB140_64;

ld.shared.f64 %fd8, [%rd37];
mov.f64 %fd279, %fd8;

BB140_64:
mov.f64 %fd236, %fd279;
mov.f64 %fd278, %fd236;
bar.sync 0;
setp.le.s32	%p66, %r1, %r81;
setp.gt.s32	%p67, %r1, 0;
and.pred %p68, %p66, %p67;
@!%p68 bra BB140_66;
bra.uni BB140_65;

BB140_65:
ld.shared.f64 %fd140, [%rd37+-8];
mul.f64 %fd278, %fd278, %fd140;

BB140_66:
mov.f64 %fd277, %fd278;
bar.sync 0;
@%p65 bra BB140_68;

st.shared.f64 [%rd37], %fd277;

BB140_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r46, %r1, -2;
setp.lt.s32	%p70, %r46, %r81;
and.pred %p71, %p70, %p4;
@!%p71 bra BB140_70;
bra.uni BB140_69;

BB140_69:
ld.shared.f64 %fd141, [%rd37+-16];
mul.f64 %fd277, %fd277, %fd141;

BB140_70:
mov.f64 %fd276, %fd277;
bar.sync 0;
@%p65 bra BB140_72;

st.shared.f64 [%rd37], %fd276;

BB140_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r47, %r1, -4;
setp.lt.s32	%p73, %r47, %r81;
and.pred %p74, %p73, %p5;
@!%p74 bra BB140_74;
bra.uni BB140_73;

BB140_73:
ld.shared.f64 %fd142, [%rd37+-32];
mul.f64 %fd276, %fd276, %fd142;

BB140_74:
mov.f64 %fd275, %fd276;
bar.sync 0;
@%p65 bra BB140_76;

st.shared.f64 [%rd37], %fd275;

BB140_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r48, %r1, -8;
setp.lt.s32	%p76, %r48, %r81;
and.pred %p77, %p76, %p6;
@!%p77 bra BB140_78;
bra.uni BB140_77;

BB140_77:
ld.shared.f64 %fd143, [%rd37+-64];
mul.f64 %fd275, %fd275, %fd143;

BB140_78:
mov.f64 %fd274, %fd275;
bar.sync 0;
@%p65 bra BB140_80;

st.shared.f64 [%rd37], %fd274;

BB140_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r49, %r1, -16;
setp.lt.s32	%p79, %r49, %r81;
and.pred %p80, %p79, %p7;
@!%p80 bra BB140_82;
bra.uni BB140_81;

BB140_81:
ld.shared.f64 %fd144, [%rd37+-128];
mul.f64 %fd274, %fd274, %fd144;

BB140_82:
mov.f64 %fd273, %fd274;
bar.sync 0;
@%p65 bra BB140_84;

st.shared.f64 [%rd37], %fd273;

BB140_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r50, %r1, -32;
setp.lt.s32	%p82, %r50, %r81;
and.pred %p83, %p82, %p8;
@!%p83 bra BB140_86;
bra.uni BB140_85;

BB140_85:
ld.shared.f64 %fd145, [%rd37+-256];
mul.f64 %fd273, %fd273, %fd145;

BB140_86:
mov.f64 %fd272, %fd273;
bar.sync 0;
@%p65 bra BB140_88;

st.shared.f64 [%rd37], %fd272;

BB140_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r51, %r1, -64;
setp.lt.s32	%p85, %r51, %r81;
and.pred %p86, %p85, %p9;
@!%p86 bra BB140_90;
bra.uni BB140_89;

BB140_89:
ld.shared.f64 %fd146, [%rd37+-512];
mul.f64 %fd272, %fd272, %fd146;

BB140_90:
mov.f64 %fd271, %fd272;
bar.sync 0;
@%p65 bra BB140_92;

st.shared.f64 [%rd37], %fd271;

BB140_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r52, %r1, -128;
setp.lt.s32	%p88, %r52, %r81;
and.pred %p89, %p88, %p10;
@!%p89 bra BB140_94;
bra.uni BB140_93;

BB140_93:
ld.shared.f64 %fd147, [%rd37+-1024];
mul.f64 %fd271, %fd271, %fd147;

BB140_94:
mov.f64 %fd270, %fd271;
bar.sync 0;
@%p65 bra BB140_96;

st.shared.f64 [%rd37], %fd270;

BB140_96:
setp.gt.s32	%p11, %r1, 255;
bar.sync 0;
add.s32 %r53, %r1, -256;
setp.lt.s32	%p91, %r53, %r81;
and.pred %p92, %p91, %p11;
@!%p92 bra BB140_98;
bra.uni BB140_97;

BB140_97:
ld.shared.f64 %fd148, [%rd37+-2048];
mul.f64 %fd270, %fd270, %fd148;

BB140_98:
bar.sync 0;
@%p65 bra BB140_100;

st.shared.f64 [%rd37], %fd270;

BB140_100:
setp.lt.s32	%p12, %r1, %r81;
bar.sync 0;
add.s32 %r54, %r81, -1;
mul.wide.s32 %rd288, %r54, 8;
add.s64 %rd289, %rd400, %rd288;
ld.shared.f64 %fd281, [%rd289];
not.pred %p94, %p12;
or.pred %p96, %p1, %p94;
selp.f64	%fd226, %fd2, %fd270, %p12;
@%p96 bra BB140_102;

ld.shared.f64 %fd226, [%rd37+-8];

BB140_102:
bar.sync 0;
@%p65 bra BB140_104;

st.shared.f64 [%rd37], %fd226;

BB140_104:
bar.sync 0;

BB140_128:
mov.f64 %fd280, %fd281;
@%p58 bra BB140_130;

ld.shared.f64 %fd228, [%rd37];

BB140_130:
bar.sync 0;
mul.wide.s32 %rd290, %r5, 8;
add.s64 %rd71, %rd61, %rd290;
setp.ge.u64	%p109, %rd61, %rd71;
@%p109 bra BB140_132;

ld.local.f64 %fd160, [%rd61];
mul.f64 %fd228, %fd228, %fd160;
add.s64 %rd294, %rd209, %rd211;
mul.lo.s32 %r55, %r1, 3;
mul.wide.s32 %rd295, %r55, 8;
add.s64 %rd296, %rd294, %rd295;
st.shared.f64 [%rd296], %fd228;

BB140_132:
add.s64 %rd72, %rd61, 8;
setp.ge.u64	%p110, %rd72, %rd71;
@%p110 bra BB140_134;

ld.local.f64 %fd161, [%rd61+8];
mul.f64 %fd228, %fd228, %fd161;
add.s64 %rd300, %rd209, %rd211;
mul.lo.s32 %r56, %r1, 3;
mul.wide.s32 %rd301, %r56, 8;
add.s64 %rd302, %rd300, %rd301;
st.shared.f64 [%rd302+8], %fd228;

BB140_134:
add.s64 %rd303, %rd72, 8;
setp.ge.u64	%p111, %rd303, %rd71;
@%p111 bra BB140_136;

ld.local.f64 %fd162, [%rd61+16];
mul.f64 %fd163, %fd228, %fd162;
add.s64 %rd307, %rd209, %rd211;
mul.lo.s32 %r57, %r1, 3;
mul.wide.s32 %rd308, %r57, 8;
add.s64 %rd309, %rd307, %rd308;
st.shared.f64 [%rd309+16], %fd163;

BB140_136:
bar.sync 0;
@%p47 bra BB140_147;
bra.uni BB140_137;

BB140_147:
add.s64 %rd318, %rd41, %rd213;
ld.shared.f64 %fd170, [%rd37];
ld.shared.f64 %fd171, [%rd37+4096];
ld.shared.f64 %fd172, [%rd37+8192];
st.global.f64 [%rd318], %fd170;
st.global.f64 [%rd318+4096], %fd171;
st.global.f64 [%rd318+8192], %fd172;
bra.uni BB140_148;

BB140_137:
mov.u64 %rd401, %rd34;
setp.ge.u64	%p112, %rd400, %rd68;
mov.u64 %rd406, %rd41;
@%p112 bra BB140_148;

BB140_138:
mov.u64 %rd77, %rd406;
sub.s64 %rd78, %rd59, %rd401;
setp.gt.s64	%p113, %rd78, 12280;
shl.b64 %rd313, %rd60, 3;
add.s64 %rd79, %rd400, %rd313;
add.s64 %rd80, %rd77, %rd313;
@%p113 bra BB140_145;
bra.uni BB140_139;

BB140_145:
ld.shared.f64 %fd167, [%rd79];
ld.shared.f64 %fd168, [%rd79+4096];
ld.shared.f64 %fd169, [%rd79+8192];
st.global.f64 [%rd80], %fd167;
st.global.f64 [%rd80+4096], %fd168;
st.global.f64 [%rd80+8192], %fd169;
bra.uni BB140_146;

BB140_139:
shr.s64 %rd81, %rd78, 3;
setp.ge.s64	%p114, %rd60, %rd81;
@%p114 bra BB140_141;

ld.shared.f64 %fd164, [%rd79];
st.global.f64 [%rd80], %fd164;

BB140_141:
add.s32 %r58, %r1, 512;
cvt.s64.s32	%rd315, %r58;
setp.ge.s64	%p115, %rd315, %rd81;
@%p115 bra BB140_143;

ld.shared.f64 %fd165, [%rd79+4096];
st.global.f64 [%rd80+4096], %fd165;

BB140_143:
add.s32 %r59, %r1, 1024;
cvt.s64.s32	%rd316, %r59;
setp.ge.s64	%p116, %rd316, %rd81;
@%p116 bra BB140_146;

ld.shared.f64 %fd166, [%rd79+8192];
st.global.f64 [%rd80+8192], %fd166;

BB140_146:
add.s64 %rd400, %rd400, 12288;
add.s64 %rd401, %rd401, 12288;
add.s64 %rd84, %rd77, 12288;
setp.lt.u64	%p117, %rd400, %rd68;
mov.u64 %rd406, %rd84;
@%p117 bra BB140_138;

BB140_148:
bar.sync 0;
add.s64 %rd423, %rd40, 12288;
add.s64 %rd407, %rd41, 12288;
add.s64 %rd393, %rd39, 12288;
mov.u64 %rd416, %rd393;
sub.s64 %rd319, %rd30, %rd393;
setp.gt.s64	%p118, %rd319, 0;
@%p118 bra BB140_29;
bra.uni BB140_271;

BB140_149:
setp.lt.s64	%p119, %rd35, 1;
@%p119 bra BB140_271;

mov.u64 %rd402, %rd416;
cvt.s64.s32	%rd91, %r1;
mul.wide.s32 %rd99, %r1, 8;
add.s64 %rd92, %rd34, %rd99;
mul.wide.s32 %rd93, %r1, -3;
mul.lo.s32 %r60, %r1, 3;
mul.wide.s32 %rd320, %r60, 8;
add.s64 %rd94, %rd34, %rd320;
add.u64 %rd321, %SP, 0;
cvta.to.local.u64 %rd95, %rd321;
add.s64 %rd96, %rd95, 8;
add.s32 %r61, %r1, 512;
cvt.s64.s32	%rd97, %r61;
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd98, %r62;
add.s32 %r9, %r1, -2;
mov.u64 %rd405, %rd407;
mov.u64 %rd414, %rd416;
mov.u64 %rd421, %rd423;
mov.f64 %fd267, %fd280;

BB140_151:
mov.f64 %fd61, %fd267;
mov.u64 %rd419, %rd421;
mov.u64 %rd102, %rd419;
mov.u64 %rd412, %rd414;
mov.u64 %rd101, %rd412;
mov.u64 %rd100, %rd402;
sub.s64 %rd322, %rd100, %rd30;
shr.u64 %rd323, %rd322, 3;
neg.s64 %rd324, %rd323;
cvt.u32.u64	%r63, %rd324;
mov.u32 %r64, 1536;
min.s32 %r10, %r63, %r64;
setp.eq.s32	%p120, %r10, 1536;
@%p120 bra BB140_163;
bra.uni BB140_152;

BB140_163:
shl.b64 %rd331, %rd91, 3;
add.s64 %rd332, %rd102, %rd331;
ld.global.f64 %fd179, [%rd332];
st.f64 [%rd92], %fd179;
ld.global.f64 %fd180, [%rd332+4096];
st.f64 [%rd92+4096], %fd180;
ld.global.f64 %fd181, [%rd332+8192];
st.f64 [%rd92+8192], %fd181;
mov.u64 %rd424, 1536;
bra.uni BB140_164;

BB140_152:
cvt.s64.s32	%rd424, %r10;
setp.lt.s32	%p121, %r10, 1;
@%p121 bra BB140_164;

shl.b64 %rd325, %rd424, 3;
add.s64 %rd105, %rd101, %rd325;
mov.u64 %rd409, %rd34;
mov.u64 %rd408, %rd101;
mov.u64 %rd413, %rd101;
mov.u64 %rd420, %rd102;

BB140_154:
mov.u64 %rd111, %rd420;
mov.u64 %rd110, %rd413;
mov.u64 %rd108, %rd408;
sub.s64 %rd326, %rd108, %rd105;
shr.s64 %rd327, %rd326, 3;
neg.s64 %rd112, %rd327;
setp.gt.s64	%p122, %rd112, 1535;
shl.b64 %rd328, %rd91, 3;
add.s64 %rd113, %rd111, %rd328;
add.s64 %rd114, %rd409, %rd328;
@%p122 bra BB140_161;
bra.uni BB140_155;

BB140_161:
ld.global.f64 %fd176, [%rd113];
st.f64 [%rd114], %fd176;
ld.global.f64 %fd177, [%rd113+4096];
st.f64 [%rd114+4096], %fd177;
ld.global.f64 %fd178, [%rd113+8192];
st.f64 [%rd114+8192], %fd178;
bra.uni BB140_162;

BB140_155:
setp.ge.s64	%p123, %rd91, %rd112;
@%p123 bra BB140_157;

ld.global.f64 %fd173, [%rd113];
st.f64 [%rd114], %fd173;

BB140_157:
setp.ge.s64	%p124, %rd97, %rd112;
@%p124 bra BB140_159;

ld.global.f64 %fd174, [%rd113+4096];
st.f64 [%rd114+4096], %fd174;

BB140_159:
setp.ge.s64	%p125, %rd98, %rd112;
@%p125 bra BB140_162;

ld.global.f64 %fd175, [%rd113+8192];
st.f64 [%rd114+8192], %fd175;

BB140_162:
add.s64 %rd115, %rd111, 12288;
add.s64 %rd409, %rd409, 12288;
add.s64 %rd408, %rd110, 12288;
mov.u64 %rd117, %rd408;
sub.s64 %rd329, %rd105, %rd408;
setp.gt.s64	%p126, %rd329, 0;
mov.u64 %rd413, %rd117;
mov.u64 %rd420, %rd115;
@%p126 bra BB140_154;

BB140_164:
bar.sync 0;
shl.b64 %rd333, %rd424, 3;
add.s64 %rd120, %rd34, %rd333;
and.b64 %rd334, %rd424, 2305843009213693951;
cvt.u32.u64	%r11, %rd424;
add.s64 %rd335, %rd334, %rd93;
cvt.u32.u64	%r65, %rd335;
mov.u32 %r66, 3;
min.s32 %r12, %r65, %r66;
mov.u32 %r67, 0;
max.s32 %r13, %r12, %r67;
setp.gt.u32	%p127, %r13, 2;
@%p127 bra BB140_171;
bra.uni BB140_165;

BB140_171:
ld.f64 %fd185, [%rd94];
st.local.f64 [%rd95], %fd185;
ld.f64 %fd186, [%rd94+8];
st.local.f64 [%rd95+8], %fd186;
ld.f64 %fd187, [%rd94+16];
st.local.f64 [%rd95+16], %fd187;
bra.uni BB140_172;

BB140_165:
setp.lt.s32	%p128, %r12, 1;
mov.u64 %rd427, %rd95;
@%p128 bra BB140_167;

ld.f64 %fd182, [%rd94];
st.local.f64 [%rd95], %fd182;
mov.u64 %rd427, %rd96;

BB140_167:
mov.u64 %rd425, %rd427;
mov.u64 %rd426, %rd425;
setp.lt.s32	%p129, %r13, 2;
@%p129 bra BB140_169;

ld.f64 %fd183, [%rd94+8];
st.local.f64 [%rd426], %fd183;
add.s64 %rd426, %rd426, 8;

BB140_169:
setp.lt.s32	%p130, %r13, 3;
@%p130 bra BB140_172;

ld.f64 %fd184, [%rd94+16];
st.local.f64 [%rd426], %fd184;

BB140_172:
setp.eq.s32	%p131, %r13, 0;
@%p131 bra BB140_177;

ld.local.f64 %fd282, [%rd95];
mul.wide.u32 %rd337, %r13, 8;
add.s64 %rd338, %rd337, 34359738360;
shr.u64 %rd339, %rd338, 3;
cvt.u32.u64	%r14, %rd339;
setp.lt.s32	%p132, %r14, 1;
@%p132 bra BB140_175;

ld.local.f64 %fd189, [%rd95+8];
mul.f64 %fd282, %fd282, %fd189;

BB140_175:
setp.lt.s32	%p133, %r14, 2;
@%p133 bra BB140_177;

ld.local.f64 %fd190, [%rd95+16];
mul.f64 %fd282, %fd282, %fd190;

BB140_177:
bar.sync 0;
@%p131 bra BB140_179;

st.f64 [%rd92], %fd282;

BB140_179:
bar.sync 0;
setp.gt.s32	%p135, %r11, 1535;
mov.u32 %r82, 512;
@%p135 bra BB140_181;

add.s32 %r69, %r11, 2;
mul.hi.s32 %r70, %r69, 1431655766;
shr.u32 %r71, %r70, 31;
add.s32 %r82, %r70, %r71;

BB140_181:
setp.eq.s32	%p136, %r82, 512;
@%p136 bra BB140_227;
bra.uni BB140_182;

BB140_227:
@%p26 bra BB140_229;

ld.f64 %fd202, [%rd34];
mul.f64 %fd203, %fd61, %fd202;
st.f64 [%rd34], %fd203;

BB140_229:
setp.lt.s32	%p24, %r1, 1;
ld.f64 %fd230, [%rd92];
bar.sync 0;
@%p24 bra BB140_231;

ld.f64 %fd204, [%rd92+-8];
mul.f64 %fd230, %fd230, %fd204;

BB140_231:
bar.sync 0;
st.f64 [%rd92], %fd230;
bar.sync 0;
setp.lt.s32	%p172, %r1, 2;
@%p172 bra BB140_233;

ld.f64 %fd205, [%rd92+-16];
mul.f64 %fd230, %fd230, %fd205;

BB140_233:
bar.sync 0;
st.f64 [%rd92], %fd230;
bar.sync 0;
setp.lt.s32	%p173, %r1, 4;
@%p173 bra BB140_235;

ld.f64 %fd206, [%rd92+-32];
mul.f64 %fd230, %fd230, %fd206;

BB140_235:
bar.sync 0;
st.f64 [%rd92], %fd230;
bar.sync 0;
setp.lt.s32	%p174, %r1, 8;
@%p174 bra BB140_237;

ld.f64 %fd207, [%rd92+-64];
mul.f64 %fd230, %fd230, %fd207;

BB140_237:
bar.sync 0;
st.f64 [%rd92], %fd230;
bar.sync 0;
setp.lt.s32	%p175, %r1, 16;
@%p175 bra BB140_239;

ld.f64 %fd208, [%rd92+-128];
mul.f64 %fd230, %fd230, %fd208;

BB140_239:
bar.sync 0;
st.f64 [%rd92], %fd230;
bar.sync 0;
setp.lt.s32	%p176, %r1, 32;
@%p176 bra BB140_241;

ld.f64 %fd209, [%rd92+-256];
mul.f64 %fd230, %fd230, %fd209;

BB140_241:
bar.sync 0;
st.f64 [%rd92], %fd230;
bar.sync 0;
setp.lt.s32	%p177, %r1, 64;
@%p177 bra BB140_243;

ld.f64 %fd210, [%rd92+-512];
mul.f64 %fd230, %fd230, %fd210;

BB140_243:
bar.sync 0;
st.f64 [%rd92], %fd230;
bar.sync 0;
setp.lt.s32	%p178, %r1, 128;
@%p178 bra BB140_245;

ld.f64 %fd211, [%rd92+-1024];
mul.f64 %fd230, %fd230, %fd211;

BB140_245:
bar.sync 0;
st.f64 [%rd92], %fd230;
bar.sync 0;
setp.lt.s32	%p179, %r1, 256;
@%p179 bra BB140_247;

ld.f64 %fd212, [%rd92+-2048];
mul.f64 %fd230, %fd230, %fd212;

BB140_247:
bar.sync 0;
st.f64 [%rd92], %fd230;
bar.sync 0;
ld.f64 %fd268, [%rd34+4088];
mov.f64 %fd256, %fd61;
@%p1 bra BB140_249;

ld.f64 %fd256, [%rd92+-8];

BB140_249:
bar.sync 0;
st.f64 [%rd92], %fd256;
bar.sync 0;
bra.uni BB140_250;

BB140_182:
@%p26 bra BB140_184;

ld.f64 %fd191, [%rd34];
mul.f64 %fd192, %fd61, %fd191;
st.f64 [%rd34], %fd192;

BB140_184:
setp.ge.s32	%p138, %r1, %r82;
mov.f64 %fd266, %fd61;
@%p138 bra BB140_186;

ld.f64 %fd67, [%rd92];
mov.f64 %fd266, %fd67;

BB140_186:
mov.f64 %fd247, %fd266;
mov.f64 %fd265, %fd247;
bar.sync 0;
setp.le.s32	%p139, %r1, %r82;
setp.gt.s32	%p140, %r1, 0;
and.pred %p141, %p139, %p140;
@!%p141 bra BB140_188;
bra.uni BB140_187;

BB140_187:
ld.f64 %fd193, [%rd92+-8];
mul.f64 %fd265, %fd265, %fd193;

BB140_188:
mov.f64 %fd264, %fd265;
bar.sync 0;
@%p138 bra BB140_190;

st.f64 [%rd92], %fd264;

BB140_190:
setp.gt.s32	%p15, %r1, 1;
bar.sync 0;
setp.lt.s32	%p143, %r9, %r82;
and.pred %p144, %p143, %p15;
@!%p144 bra BB140_192;
bra.uni BB140_191;

BB140_191:
ld.f64 %fd194, [%rd92+-16];
mul.f64 %fd264, %fd264, %fd194;

BB140_192:
mov.f64 %fd263, %fd264;
bar.sync 0;
@%p138 bra BB140_194;

st.f64 [%rd92], %fd263;

BB140_194:
setp.gt.s32	%p16, %r1, 3;
bar.sync 0;
add.s32 %r72, %r9, -2;
setp.lt.s32	%p146, %r72, %r82;
and.pred %p147, %p146, %p16;
@!%p147 bra BB140_196;
bra.uni BB140_195;

BB140_195:
ld.f64 %fd195, [%rd92+-32];
mul.f64 %fd263, %fd263, %fd195;

BB140_196:
mov.f64 %fd262, %fd263;
bar.sync 0;
@%p138 bra BB140_198;

st.f64 [%rd92], %fd262;

BB140_198:
setp.gt.s32	%p17, %r1, 7;
bar.sync 0;
add.s32 %r73, %r9, -6;
setp.lt.s32	%p149, %r73, %r82;
and.pred %p150, %p149, %p17;
@!%p150 bra BB140_200;
bra.uni BB140_199;

BB140_199:
ld.f64 %fd196, [%rd92+-64];
mul.f64 %fd262, %fd262, %fd196;

BB140_200:
mov.f64 %fd261, %fd262;
bar.sync 0;
@%p138 bra BB140_202;

st.f64 [%rd92], %fd261;

BB140_202:
setp.gt.s32	%p18, %r1, 15;
bar.sync 0;
add.s32 %r74, %r9, -14;
setp.lt.s32	%p152, %r74, %r82;
and.pred %p153, %p152, %p18;
@!%p153 bra BB140_204;
bra.uni BB140_203;

BB140_203:
ld.f64 %fd197, [%rd92+-128];
mul.f64 %fd261, %fd261, %fd197;

BB140_204:
mov.f64 %fd260, %fd261;
bar.sync 0;
@%p138 bra BB140_206;

st.f64 [%rd92], %fd260;

BB140_206:
setp.gt.s32	%p19, %r1, 31;
bar.sync 0;
add.s32 %r75, %r9, -30;
setp.lt.s32	%p155, %r75, %r82;
and.pred %p156, %p155, %p19;
@!%p156 bra BB140_208;
bra.uni BB140_207;

BB140_207:
ld.f64 %fd198, [%rd92+-256];
mul.f64 %fd260, %fd260, %fd198;

BB140_208:
mov.f64 %fd259, %fd260;
bar.sync 0;
@%p138 bra BB140_210;

st.f64 [%rd92], %fd259;

BB140_210:
setp.gt.s32	%p20, %r1, 63;
bar.sync 0;
add.s32 %r76, %r9, -62;
setp.lt.s32	%p158, %r76, %r82;
and.pred %p159, %p158, %p20;
@!%p159 bra BB140_212;
bra.uni BB140_211;

BB140_211:
ld.f64 %fd199, [%rd92+-512];
mul.f64 %fd259, %fd259, %fd199;

BB140_212:
mov.f64 %fd258, %fd259;
bar.sync 0;
@%p138 bra BB140_214;

st.f64 [%rd92], %fd258;

BB140_214:
setp.gt.s32	%p21, %r1, 127;
bar.sync 0;
add.s32 %r77, %r9, -126;
setp.lt.s32	%p161, %r77, %r82;
and.pred %p162, %p161, %p21;
@!%p162 bra BB140_216;
bra.uni BB140_215;

BB140_215:
ld.f64 %fd200, [%rd92+-1024];
mul.f64 %fd258, %fd258, %fd200;

BB140_216:
mov.f64 %fd257, %fd258;
bar.sync 0;
@%p138 bra BB140_218;

st.f64 [%rd92], %fd257;

BB140_218:
setp.gt.s32	%p22, %r1, 255;
bar.sync 0;
add.s32 %r78, %r9, -254;
setp.lt.s32	%p164, %r78, %r82;
and.pred %p165, %p164, %p22;
@!%p165 bra BB140_220;
bra.uni BB140_219;

BB140_219:
ld.f64 %fd201, [%rd92+-2048];
mul.f64 %fd257, %fd257, %fd201;

BB140_220:
bar.sync 0;
@%p138 bra BB140_222;

st.f64 [%rd92], %fd257;

BB140_222:
setp.lt.s32	%p23, %r1, %r82;
bar.sync 0;
add.s32 %r79, %r82, -1;
mul.wide.s32 %rd340, %r79, 8;
add.s64 %rd341, %rd34, %rd340;
ld.f64 %fd268, [%rd341];
not.pred %p167, %p23;
or.pred %p169, %p1, %p167;
selp.f64	%fd229, %fd61, %fd257, %p23;
@%p169 bra BB140_224;

ld.f64 %fd229, [%rd92+-8];

BB140_224:
bar.sync 0;
@%p138 bra BB140_226;

st.f64 [%rd92], %fd229;

BB140_226:
bar.sync 0;

BB140_250:
mov.f64 %fd267, %fd268;
@%p131 bra BB140_252;

ld.f64 %fd282, [%rd92];

BB140_252:
bar.sync 0;
mul.wide.s32 %rd342, %r13, 8;
add.s64 %rd127, %rd95, %rd342;
setp.ge.u64	%p182, %rd95, %rd127;
@%p182 bra BB140_254;

ld.local.f64 %fd213, [%rd95];
mul.f64 %fd282, %fd282, %fd213;
st.f64 [%rd94], %fd282;

BB140_254:
setp.ge.u64	%p183, %rd96, %rd127;
@%p183 bra BB140_256;

ld.local.f64 %fd214, [%rd95+8];
mul.f64 %fd282, %fd282, %fd214;
st.f64 [%rd94+8], %fd282;

BB140_256:
add.s64 %rd343, %rd96, 8;
setp.ge.u64	%p184, %rd343, %rd127;
@%p184 bra BB140_258;

ld.local.f64 %fd215, [%rd95+16];
mul.f64 %fd216, %fd282, %fd215;
st.f64 [%rd94+16], %fd216;

BB140_258:
bar.sync 0;
@%p120 bra BB140_269;
bra.uni BB140_259;

BB140_269:
shl.b64 %rd347, %rd91, 3;
add.s64 %rd348, %rd405, %rd347;
ld.f64 %fd223, [%rd92];
st.global.f64 [%rd348], %fd223;
ld.f64 %fd224, [%rd92+4096];
st.global.f64 [%rd348+4096], %fd224;
ld.f64 %fd225, [%rd92+8192];
st.global.f64 [%rd348+8192], %fd225;
bra.uni BB140_270;

BB140_259:
mov.u64 %rd428, 0;
setp.ge.u64	%p185, %rd34, %rd120;
mov.u64 %rd429, %rd99;
@%p185 bra BB140_270;

BB140_260:
mov.u64 %rd129, %rd429;
add.s64 %rd345, %rd34, %rd428;
sub.s64 %rd130, %rd120, %rd345;
setp.gt.s64	%p186, %rd130, 12280;
add.s64 %rd131, %rd34, %rd129;
add.s64 %rd132, %rd405, %rd129;
@%p186 bra BB140_267;
bra.uni BB140_261;

BB140_267:
ld.f64 %fd220, [%rd131];
st.global.f64 [%rd132], %fd220;
ld.f64 %fd221, [%rd131+4096];
st.global.f64 [%rd132+4096], %fd221;
ld.f64 %fd222, [%rd131+8192];
st.global.f64 [%rd132+8192], %fd222;
bra.uni BB140_268;

BB140_261:
shr.s64 %rd133, %rd130, 3;
setp.ge.s64	%p187, %rd91, %rd133;
@%p187 bra BB140_263;

ld.f64 %fd217, [%rd131];
st.global.f64 [%rd132], %fd217;

BB140_263:
setp.ge.s64	%p188, %rd97, %rd133;
@%p188 bra BB140_265;

ld.f64 %fd218, [%rd131+4096];
st.global.f64 [%rd132+4096], %fd218;

BB140_265:
setp.ge.s64	%p189, %rd98, %rd133;
@%p189 bra BB140_268;

ld.f64 %fd219, [%rd131+8192];
st.global.f64 [%rd132+8192], %fd219;

BB140_268:
add.s64 %rd134, %rd129, 12288;
add.s64 %rd428, %rd428, 12288;
add.s64 %rd346, %rd34, %rd428;
setp.lt.u64	%p190, %rd346, %rd120;
mov.u64 %rd429, %rd134;
@%p190 bra BB140_260;

BB140_270:
bar.sync 0;
add.s64 %rd421, %rd102, 12288;
add.s64 %rd405, %rd405, 12288;
add.s64 %rd402, %rd101, 12288;
mov.u64 %rd414, %rd402;
sub.s64 %rd349, %rd30, %rd402;
setp.gt.s64	%p191, %rd349, 0;
@%p191 bra BB140_151;

BB140_271:
@%p26 bra BB140_287;


	{ 
.reg .pred p; 
isspacep.shared p, %rd34; 
selp.u32 %r80, 1, 0, p; 
} 


	setp.eq.s32	%p193, %r80, 0;
@%p193 bra BB140_286;

mov.u64 %rd351, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd352, %rd351;
sub.s64 %rd141, %rd34, %rd352;
setp.eq.s64	%p194, %rd34, 0;
@%p194 bra BB140_287;

add.s64 %rd353, %rd141, -16;
add.s64 %rd355, %rd351, %rd353;
add.s64 %rd143, %rd352, %rd353;
ld.shared.u8 %rs30, [%rd355];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd355], %rs31;
ld.shared.u64 %rd144, [%rd355+8];
setp.eq.s64	%p195, %rd144, 0;
mov.u64 %rd433, %rd143;
@%p195 bra BB140_280;

mov.u64 %rd145, %rd143;
ld.u8 %rs32, [%rd144];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p196, %rs33, 1;
mov.u64 %rd433, %rd145;
@!%p196 bra BB140_280;
bra.uni BB140_276;

BB140_276:
ld.u64 %rd147, [%rd144];
shr.u64 %rd148, %rd147, 1;
add.s64 %rd149, %rd144, 16;
add.s64 %rd150, %rd149, %rd148;
ld.shared.u64 %rd357, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p197, %rd150, %rd357;
mov.u64 %rd433, %rd144;
@%p197 bra BB140_280;

ld.u8 %rs34, [%rd150];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p198, %rs35, 1;
mov.u64 %rd430, %rd144;
mov.u64 %rd433, %rd430;
@!%p198 bra BB140_280;
bra.uni BB140_278;

BB140_278:
ld.u64 %rd358, [%rd150];
shr.u64 %rd359, %rd358, 1;
add.s64 %rd360, %rd359, %rd148;
add.s64 %rd361, %rd360, 16;
shl.b64 %rd362, %rd361, 1;
and.b64 %rd363, %rd147, 1;
or.b64 %rd364, %rd362, %rd363;
st.u64 [%rd144], %rd364;
and.b64 %rd151, %rd361, 9223372036854775807;
add.s64 %rd365, %rd149, %rd151;
ld.shared.u64 %rd366, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p199, %rd365, %rd366;
mov.u64 %rd431, %rd144;
mov.u64 %rd433, %rd431;
@%p199 bra BB140_280;

add.s64 %rd367, %rd151, %rd149;
st.u64 [%rd367+8], %rd144;
mov.u64 %rd433, %rd144;

BB140_280:
ld.u64 %rd154, [%rd433];
shr.u64 %rd155, %rd154, 1;
add.s64 %rd156, %rd433, 16;
add.s64 %rd157, %rd156, %rd155;
ld.shared.u64 %rd368, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p200, %rd157, %rd368;
@%p200 bra BB140_284;

ld.u8 %rs36, [%rd157];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p201, %rs37, 1;
@!%p201 bra BB140_287;
bra.uni BB140_282;

BB140_282:
ld.u64 %rd369, [%rd157];
shr.u64 %rd370, %rd369, 1;
add.s64 %rd371, %rd370, %rd155;
add.s64 %rd372, %rd371, 16;
shl.b64 %rd373, %rd372, 1;
and.b64 %rd374, %rd154, 1;
or.b64 %rd375, %rd373, %rd374;
st.u64 [%rd433], %rd375;
and.b64 %rd158, %rd372, 9223372036854775807;
add.s64 %rd376, %rd156, %rd158;
ld.shared.u64 %rd377, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p202, %rd376, %rd377;
@%p202 bra BB140_287;

add.s64 %rd378, %rd158, %rd156;
st.u64 [%rd378+8], %rd433;
bra.uni BB140_287;

BB140_286:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
call.uni 
free, 
(
param0
);


	}

BB140_287:
bar.sync 0;

BB140_288:
ret;

BB140_284:
setp.lt.u64	%p203, %rd157, %rd433;
@%p203 bra BB140_287;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd433;
bra.uni BB140_287;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIdENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIdENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0[104]
)
.maxntid 128, 1, 1
{
.reg .pred %p<90>;
.reg .b16 %rs<39>;
.reg .b32 %r<86>;
.reg .f64 %fd<104>;
.reg .b64 %rd<277>;


ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIdENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r16, %r17}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIdENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd84, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIdENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd83, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIdENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd82, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIdENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd81, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIdENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd79, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIdENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd78, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEE5MulOpIdENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd85, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd86, %rd85;
setp.eq.s64	%p6, %rd86, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB141_2;

cvt.s64.s32	%rd87, %r16;
mov.u32 %r20, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r20;
mov.u64 %rd88, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd89, %rd88;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd89;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd87;

BB141_2:
cvta.to.global.u64 %rd3, %rd78;
mov.u32 %r21, %ctaid.x;
add.s32 %r2, %r21, %r15;
bar.sync 0;
cvt.s64.s32	%rd7, %r2;
mul.lo.s64 %rd90, %rd7, %rd81;
min.s64 %rd91, %rd83, %rd7;
add.s64 %rd92, %rd91, %rd90;
setp.lt.s64	%p8, %rd7, %rd83;
selp.u64	%rd93, 1, 0, %p8;
add.s64 %rd94, %rd93, %rd81;
add.s64 %rd95, %rd94, %rd92;
mul.lo.s64 %rd8, %rd92, %rd82;
mul.lo.s64 %rd96, %rd95, %rd82;
min.s64 %rd9, %rd96, %rd79;
shl.b64 %rd97, %rd8, 3;
add.s64 %rd98, %rd3, %rd97;
ld.global.f64 %fd94, [%rd98];
bar.sync 0;
@%p5 bra BB141_23;

ld.shared.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd250, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd257, %rd250;
setp.eq.s64	%p10, %rd10, %rd257;
mov.u64 %rd255, %rd10;
@%p10 bra BB141_7;

mov.u64 %rd256, %rd255;

BB141_5:
mov.u64 %rd252, %rd257;
mov.u64 %rd255, %rd256;
mov.u64 %rd256, %rd252;
ld.shared.u8 %rs23, [%rd250];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p11, %rs24, 1;
not.pred %p12, %p11;
ld.shared.u64 %rd15, [%rd250];
setp.lt.u64	%p13, %rd15, 18432;
or.pred %p14, %p12, %p13;
@!%p14 bra BB141_7;
bra.uni BB141_6;

BB141_6:
shr.u64 %rd101, %rd15, 1;
add.s64 %rd102, %rd250, %rd101;
add.s64 %rd250, %rd102, 16;
add.s64 %rd103, %rd256, %rd101;
add.s64 %rd257, %rd103, 16;
setp.ne.s64	%p15, %rd257, %rd10;
mov.u64 %rd255, %rd256;
@%p15 bra BB141_5;

BB141_7:
setp.eq.s64	%p17, %rd255, %rd10;
mov.pred %p89, 0;
@%p17 bra BB141_9;

ld.u64 %rd105, [%rd255];
shr.u64 %rd106, %rd105, 1;
add.s64 %rd107, %rd255, %rd106;
add.s64 %rd261, %rd107, 16;
setp.ne.s64	%p89, %rd261, %rd10;

BB141_9:
@%p89 bra BB141_15;
bra.uni BB141_10;

BB141_15:
ld.u64 %rd26, [%rd261];
and.b64 %rd122, %rd26, -32;
setp.eq.s64	%p21, %rd122, 18432;
cvt.u16.u64	%rs38, %rd26;
@%p21 bra BB141_18;

add.s64 %rd27, %rd261, 16;
ld.u64 %rd123, [%rd261+9232];
and.b64 %rd124, %rd123, 1;
add.s64 %rd125, %rd26, -18464;
and.b64 %rd126, %rd125, -2;
or.b64 %rd127, %rd124, %rd126;
st.u64 [%rd261+9232], %rd127;
st.u64 [%rd261+9240], %rd261;
cvt.u16.u64	%rs26, %rd125;
or.b16 %rs27, %rs26, 1;
and.b64 %rd128, %rd26, 1;
or.b64 %rd129, %rd128, 18432;
st.u64 [%rd261], %rd129;
st.u8 [%rd261+9232], %rs27;
ld.u64 %rd130, [%rd261+9232];
shr.u64 %rd28, %rd130, 1;
add.s64 %rd131, %rd28, %rd27;
add.s64 %rd132, %rd131, 9232;
ld.shared.u64 %rd133, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p22, %rd132, %rd133;
cvt.u16.u64	%rs28, %rd26;
and.b16 %rs38, %rs28, 1;
@%p22 bra BB141_18;

add.s64 %rd134, %rd27, 9216;
st.u64 [%rd131+9240], %rd134;
ld.u8 %rs38, [%rd261];

BB141_18:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd261], %rs29;
bra.uni BB141_19;

BB141_10:
mov.u64 %rd109, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd110, %rd109;
sub.s64 %rd111, %rd10, %rd110;
add.s64 %rd112, %rd111, 9232;
ld.shared.u64 %rd113, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p18, %rd112, %rd113;
mov.u64 %rd259, -1;
mov.u64 %rd260, %rd10;
@%p18 bra BB141_12;

add.s64 %rd21, %rd10, 9232;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd21;
mov.u64 %rd259, %rd21;
mov.u64 %rd260, %rd21;

BB141_12:
mov.u64 %rd22, %rd260;
setp.eq.s64	%p19, %rd259, -1;
@%p19 bra BB141_14;

mov.u64 %rd114, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd115, %rd114;
sub.s64 %rd116, %rd10, %rd115;
add.s64 %rd117, %rd114, %rd116;
ld.shared.u64 %rd118, [%rd117];
and.b64 %rd119, %rd118, 1;
or.b64 %rd120, %rd119, 18432;
st.shared.u64 [%rd117], %rd120;
st.shared.u64 [%rd117+8], %rd255;
mov.u16 %rs25, 0;
st.shared.u8 [%rd117], %rs25;

BB141_14:
mov.u64 %rd261, %rd10;
setp.eq.s64	%p20, %rd10, %rd22;
mov.u64 %rd262, 0;
@%p20 bra BB141_20;

BB141_19:
add.s64 %rd262, %rd261, 16;

BB141_20:
mov.u64 %rd263, %rd262;
setp.ne.s64	%p23, %rd262, 0;
@%p23 bra BB141_22;

mov.u64 %rd136, 9216;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd136;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd263, [retval0+0];


	}

BB141_22:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd263;

BB141_23:
add.s64 %rd35, %rd8, 1;
shl.b64 %rd137, %rd9, 3;
add.s64 %rd36, %rd78, %rd137;
bar.sync 0;
ld.shared.u64 %rd37, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];
shl.b64 %rd138, %rd35, 3;
sub.s64 %rd140, %rd137, %rd138;
setp.lt.s64	%p24, %rd140, 1;
@%p24 bra BB141_100;

add.s64 %rd272, %rd3, %rd138;
add.s64 %rd264, %rd78, %rd138;
mov.u64 %rd269, %rd264;
sub.s64 %rd142, %rd264, %rd36;
shr.u64 %rd143, %rd142, 3;
neg.s64 %rd144, %rd143;
cvt.u32.u64	%r22, %rd144;
mov.u32 %r23, 128;
min.s32 %r3, %r22, %r23;
mul.wide.s32 %rd145, %r1, 8;
add.s64 %rd41, %rd37, %rd145;
mov.f64 %fd103, %fd94;

BB141_25:
mov.f64 %fd3, %fd103;
mov.u64 %rd270, %rd272;
mov.u64 %rd44, %rd270;
mov.u64 %rd267, %rd269;
mov.u64 %rd43, %rd267;
mov.u64 %rd42, %rd264;
sub.s64 %rd146, %rd42, %rd36;
shr.u64 %rd147, %rd146, 3;
neg.s64 %rd148, %rd147;
cvt.u32.u64	%r24, %rd148;
mov.u32 %r25, 1152;
min.s32 %r4, %r24, %r25;
setp.eq.s32	%p25, %r4, 1152;
@%p25 bra BB141_49;
bra.uni BB141_26;

BB141_49:
add.s64 %rd196, %rd44, %rd145;
ld.global.f64 %fd58, [%rd196];
st.f64 [%rd41], %fd58;
ld.global.f64 %fd59, [%rd196+1024];
st.f64 [%rd41+1024], %fd59;
ld.global.f64 %fd60, [%rd196+2048];
st.f64 [%rd41+2048], %fd60;
ld.global.f64 %fd61, [%rd196+3072];
st.f64 [%rd41+3072], %fd61;
ld.global.f64 %fd62, [%rd196+4096];
st.f64 [%rd41+4096], %fd62;
ld.global.f64 %fd63, [%rd196+5120];
st.f64 [%rd41+5120], %fd63;
ld.global.f64 %fd64, [%rd196+6144];
st.f64 [%rd41+6144], %fd64;
ld.global.f64 %fd65, [%rd196+7168];
st.f64 [%rd41+7168], %fd65;
ld.global.f64 %fd66, [%rd196+8192];
st.f64 [%rd41+8192], %fd66;
bra.uni BB141_50;

BB141_26:
setp.lt.s32	%p26, %r4, 1;
@%p26 bra BB141_50;

mov.u64 %rd266, %rd37;
mov.u64 %rd265, %rd43;
mov.u64 %rd268, %rd43;
mov.u64 %rd271, %rd44;

BB141_28:
mov.u64 %rd50, %rd271;
mov.u64 %rd49, %rd268;
mov.u64 %rd47, %rd265;
mul.wide.s32 %rd149, %r4, 8;
add.s64 %rd150, %rd43, %rd149;
sub.s64 %rd151, %rd47, %rd150;
shr.s64 %rd152, %rd151, 3;
neg.s64 %rd51, %rd152;
setp.gt.s64	%p27, %rd51, 1151;
@%p27 bra BB141_47;
bra.uni BB141_29;

BB141_47:
add.s64 %rd190, %rd50, %rd145;
ld.global.f64 %fd49, [%rd190];
add.s64 %rd191, %rd266, %rd145;
st.f64 [%rd191], %fd49;
ld.global.f64 %fd50, [%rd190+1024];
st.f64 [%rd191+1024], %fd50;
ld.global.f64 %fd51, [%rd190+2048];
st.f64 [%rd191+2048], %fd51;
ld.global.f64 %fd52, [%rd190+3072];
st.f64 [%rd191+3072], %fd52;
ld.global.f64 %fd53, [%rd190+4096];
st.f64 [%rd191+4096], %fd53;
ld.global.f64 %fd54, [%rd190+5120];
st.f64 [%rd191+5120], %fd54;
ld.global.f64 %fd55, [%rd190+6144];
st.f64 [%rd191+6144], %fd55;
ld.global.f64 %fd56, [%rd190+7168];
st.f64 [%rd191+7168], %fd56;
ld.global.f64 %fd57, [%rd190+8192];
st.f64 [%rd191+8192], %fd57;
bra.uni BB141_48;

BB141_29:
cvt.s64.s32	%rd153, %r1;
setp.ge.s64	%p28, %rd153, %rd51;
@%p28 bra BB141_31;

add.s64 %rd155, %rd50, %rd145;
ld.global.f64 %fd40, [%rd155];
add.s64 %rd156, %rd266, %rd145;
st.f64 [%rd156], %fd40;

BB141_31:
add.s32 %r29, %r1, 128;
cvt.s64.s32	%rd157, %r29;
setp.ge.s64	%p29, %rd157, %rd51;
@%p29 bra BB141_33;

add.s64 %rd159, %rd50, %rd145;
ld.global.f64 %fd41, [%rd159+1024];
add.s64 %rd160, %rd266, %rd145;
st.f64 [%rd160+1024], %fd41;

BB141_33:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd161, %r32;
setp.ge.s64	%p30, %rd161, %rd51;
@%p30 bra BB141_35;

add.s64 %rd163, %rd50, %rd145;
ld.global.f64 %fd42, [%rd163+2048];
add.s64 %rd164, %rd266, %rd145;
st.f64 [%rd164+2048], %fd42;

BB141_35:
add.s32 %r35, %r1, 384;
cvt.s64.s32	%rd165, %r35;
setp.ge.s64	%p31, %rd165, %rd51;
@%p31 bra BB141_37;

add.s64 %rd167, %rd50, %rd145;
ld.global.f64 %fd43, [%rd167+3072];
add.s64 %rd168, %rd266, %rd145;
st.f64 [%rd168+3072], %fd43;

BB141_37:
add.s32 %r38, %r1, 512;
cvt.s64.s32	%rd169, %r38;
setp.ge.s64	%p32, %rd169, %rd51;
@%p32 bra BB141_39;

add.s64 %rd171, %rd50, %rd145;
ld.global.f64 %fd44, [%rd171+4096];
add.s64 %rd172, %rd266, %rd145;
st.f64 [%rd172+4096], %fd44;

BB141_39:
add.s32 %r41, %r1, 640;
cvt.s64.s32	%rd173, %r41;
setp.ge.s64	%p33, %rd173, %rd51;
@%p33 bra BB141_41;

add.s64 %rd175, %rd50, %rd145;
ld.global.f64 %fd45, [%rd175+5120];
add.s64 %rd176, %rd266, %rd145;
st.f64 [%rd176+5120], %fd45;

BB141_41:
add.s32 %r44, %r1, 768;
cvt.s64.s32	%rd177, %r44;
setp.ge.s64	%p34, %rd177, %rd51;
@%p34 bra BB141_43;

add.s64 %rd179, %rd50, %rd145;
ld.global.f64 %fd46, [%rd179+6144];
add.s64 %rd180, %rd266, %rd145;
st.f64 [%rd180+6144], %fd46;

BB141_43:
add.s32 %r47, %r1, 896;
cvt.s64.s32	%rd181, %r47;
setp.ge.s64	%p35, %rd181, %rd51;
@%p35 bra BB141_45;

add.s64 %rd183, %rd50, %rd145;
ld.global.f64 %fd47, [%rd183+7168];
add.s64 %rd184, %rd266, %rd145;
st.f64 [%rd184+7168], %fd47;

BB141_45:
add.s32 %r50, %r1, 1024;
cvt.s64.s32	%rd185, %r50;
setp.ge.s64	%p36, %rd185, %rd51;
@%p36 bra BB141_48;

add.s64 %rd187, %rd50, %rd145;
ld.global.f64 %fd48, [%rd187+8192];
add.s64 %rd188, %rd266, %rd145;
st.f64 [%rd188+8192], %fd48;

BB141_48:
add.s64 %rd52, %rd50, 9216;
add.s64 %rd266, %rd266, 9216;
add.s64 %rd265, %rd49, 9216;
mov.u64 %rd54, %rd265;
sub.s64 %rd194, %rd150, %rd265;
setp.gt.s64	%p37, %rd194, 0;
mov.u64 %rd268, %rd54;
mov.u64 %rd271, %rd52;
@%p37 bra BB141_28;

BB141_50:
bar.sync 0;
mad.lo.s32 %r54, %r1, -9, %r4;
mov.u32 %r55, 9;
min.s32 %r56, %r54, %r55;
mov.u32 %r57, 0;
max.s32 %r6, %r56, %r57;
setp.eq.s32	%p38, %r6, 0;
@%p38 bra BB141_67;

mul.lo.s32 %r59, %r1, 9;
mul.wide.s32 %rd197, %r59, 8;
add.s64 %rd198, %rd37, %rd197;
ld.f64 %fd83, [%rd198];
add.s32 %r7, %r6, -1;
setp.lt.s32	%p39, %r7, 1;
@%p39 bra BB141_53;

ld.f64 %fd67, [%rd198+8];
mul.f64 %fd83, %fd83, %fd67;

BB141_53:
setp.lt.s32	%p40, %r7, 2;
@%p40 bra BB141_55;

ld.f64 %fd68, [%rd198+16];
mul.f64 %fd83, %fd83, %fd68;

BB141_55:
setp.lt.s32	%p41, %r7, 3;
@%p41 bra BB141_57;

ld.f64 %fd69, [%rd198+24];
mul.f64 %fd83, %fd83, %fd69;

BB141_57:
setp.lt.s32	%p42, %r7, 4;
@%p42 bra BB141_59;

ld.f64 %fd70, [%rd198+32];
mul.f64 %fd83, %fd83, %fd70;

BB141_59:
setp.lt.s32	%p43, %r7, 5;
@%p43 bra BB141_61;

ld.f64 %fd71, [%rd198+40];
mul.f64 %fd83, %fd83, %fd71;

BB141_61:
setp.lt.s32	%p44, %r7, 6;
@%p44 bra BB141_63;

ld.f64 %fd72, [%rd198+48];
mul.f64 %fd83, %fd83, %fd72;

BB141_63:
setp.lt.s32	%p45, %r7, 7;
@%p45 bra BB141_65;

ld.f64 %fd73, [%rd198+56];
mul.f64 %fd83, %fd83, %fd73;

BB141_65:
setp.lt.s32	%p46, %r7, 8;
@%p46 bra BB141_67;

ld.f64 %fd74, [%rd198+64];
mul.f64 %fd83, %fd83, %fd74;

BB141_67:
bar.sync 0;
@%p38 bra BB141_69;

st.f64 [%rd41], %fd83;

BB141_69:
setp.lt.s32	%p3, %r1, %r3;
bar.sync 0;
mov.f64 %fd102, %fd3;
@!%p3 bra BB141_71;
bra.uni BB141_70;

BB141_70:
ld.f64 %fd21, [%rd41];
mov.f64 %fd102, %fd21;

BB141_71:
mov.f64 %fd87, %fd102;
mov.f64 %fd101, %fd87;
bar.sync 0;
setp.gt.s32	%p48, %r1, 0;
setp.le.s32	%p49, %r1, %r3;
and.pred %p50, %p49, %p48;
@!%p50 bra BB141_73;
bra.uni BB141_72;

BB141_72:
ld.f64 %fd75, [%rd41+-8];
mul.f64 %fd101, %fd101, %fd75;

BB141_73:
mov.f64 %fd100, %fd101;
bar.sync 0;
setp.ge.s32	%p51, %r1, %r3;
@%p51 bra BB141_75;

st.f64 [%rd41], %fd100;

BB141_75:
bar.sync 0;
add.s32 %r76, %r1, -2;
setp.lt.s32	%p52, %r76, %r3;
setp.gt.s32	%p53, %r1, 1;
and.pred %p54, %p52, %p53;
@!%p54 bra BB141_77;
bra.uni BB141_76;

BB141_76:
ld.f64 %fd76, [%rd41+-16];
mul.f64 %fd100, %fd100, %fd76;

BB141_77:
mov.f64 %fd99, %fd100;
bar.sync 0;
@%p51 bra BB141_79;

st.f64 [%rd41], %fd99;

BB141_79:
bar.sync 0;
add.s32 %r77, %r1, -4;
setp.lt.s32	%p56, %r77, %r3;
setp.gt.s32	%p57, %r1, 3;
and.pred %p58, %p56, %p57;
@!%p58 bra BB141_81;
bra.uni BB141_80;

BB141_80:
ld.f64 %fd77, [%rd41+-32];
mul.f64 %fd99, %fd99, %fd77;

BB141_81:
mov.f64 %fd98, %fd99;
bar.sync 0;
@%p51 bra BB141_83;

st.f64 [%rd41], %fd98;

BB141_83:
bar.sync 0;
add.s32 %r78, %r1, -8;
setp.lt.s32	%p60, %r78, %r3;
setp.gt.s32	%p61, %r1, 7;
and.pred %p62, %p60, %p61;
@!%p62 bra BB141_85;
bra.uni BB141_84;

BB141_84:
ld.f64 %fd78, [%rd41+-64];
mul.f64 %fd98, %fd98, %fd78;

BB141_85:
mov.f64 %fd97, %fd98;
bar.sync 0;
@%p51 bra BB141_87;

st.f64 [%rd41], %fd97;

BB141_87:
bar.sync 0;
add.s32 %r79, %r1, -16;
setp.lt.s32	%p64, %r79, %r3;
setp.gt.s32	%p65, %r1, 15;
and.pred %p66, %p64, %p65;
@!%p66 bra BB141_89;
bra.uni BB141_88;

BB141_88:
ld.f64 %fd79, [%rd41+-128];
mul.f64 %fd97, %fd97, %fd79;

BB141_89:
mov.f64 %fd96, %fd97;
bar.sync 0;
@%p51 bra BB141_91;

st.f64 [%rd41], %fd96;

BB141_91:
bar.sync 0;
add.s32 %r80, %r1, -32;
setp.lt.s32	%p68, %r80, %r3;
setp.gt.s32	%p69, %r1, 31;
and.pred %p70, %p68, %p69;
@!%p70 bra BB141_93;
bra.uni BB141_92;

BB141_92:
ld.f64 %fd80, [%rd41+-256];
mul.f64 %fd96, %fd96, %fd80;

BB141_93:
mov.f64 %fd95, %fd96;
bar.sync 0;
@%p51 bra BB141_95;

st.f64 [%rd41], %fd95;

BB141_95:
bar.sync 0;
add.s32 %r81, %r1, -64;
setp.lt.s32	%p72, %r81, %r3;
setp.gt.s32	%p73, %r1, 63;
and.pred %p74, %p72, %p73;
@!%p74 bra BB141_97;
bra.uni BB141_96;

BB141_96:
ld.f64 %fd81, [%rd41+-512];
mul.f64 %fd95, %fd95, %fd81;

BB141_97:
bar.sync 0;
@%p51 bra BB141_99;

st.f64 [%rd41], %fd95;

BB141_99:
bar.sync 0;
add.s32 %r82, %r3, -1;
mul.wide.s32 %rd215, %r82, 8;
add.s64 %rd216, %rd37, %rd215;
ld.f64 %fd82, [%rd216];
mul.f64 %fd103, %fd3, %fd82;
bar.sync 0;
add.s64 %rd272, %rd44, 9216;
add.s64 %rd264, %rd43, 9216;
mov.u64 %rd269, %rd264;
sub.s64 %rd217, %rd36, %rd264;
setp.gt.s64	%p76, %rd217, 0;
mov.f64 %fd94, %fd103;
@%p76 bra BB141_25;

BB141_100:
@%p5 bra BB141_116;


	{ 
.reg .pred p; 
isspacep.shared p, %rd37; 
selp.u32 %r84, 1, 0, p; 
} 


	setp.eq.s32	%p78, %r84, 0;
@%p78 bra BB141_115;

mov.u64 %rd219, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd220, %rd219;
sub.s64 %rd60, %rd37, %rd220;
setp.eq.s64	%p79, %rd37, 0;
@%p79 bra BB141_116;

add.s64 %rd221, %rd60, -16;
add.s64 %rd223, %rd219, %rd221;
add.s64 %rd62, %rd220, %rd221;
ld.shared.u8 %rs30, [%rd223];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd223], %rs31;
ld.shared.u64 %rd63, [%rd223+8];
setp.eq.s64	%p80, %rd63, 0;
mov.u64 %rd276, %rd62;
@%p80 bra BB141_109;

mov.u64 %rd64, %rd62;
ld.u8 %rs32, [%rd63];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p81, %rs33, 1;
mov.u64 %rd276, %rd64;
@!%p81 bra BB141_109;
bra.uni BB141_105;

BB141_105:
ld.u64 %rd66, [%rd63];
shr.u64 %rd67, %rd66, 1;
add.s64 %rd68, %rd63, 16;
add.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd225, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p82, %rd69, %rd225;
mov.u64 %rd276, %rd63;
@%p82 bra BB141_109;

ld.u8 %rs34, [%rd69];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p83, %rs35, 1;
mov.u64 %rd273, %rd63;
mov.u64 %rd276, %rd273;
@!%p83 bra BB141_109;
bra.uni BB141_107;

BB141_107:
ld.u64 %rd226, [%rd69];
shr.u64 %rd227, %rd226, 1;
add.s64 %rd228, %rd227, %rd67;
add.s64 %rd229, %rd228, 16;
shl.b64 %rd230, %rd229, 1;
and.b64 %rd231, %rd66, 1;
or.b64 %rd232, %rd230, %rd231;
st.u64 [%rd63], %rd232;
and.b64 %rd70, %rd229, 9223372036854775807;
add.s64 %rd233, %rd68, %rd70;
ld.shared.u64 %rd234, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p84, %rd233, %rd234;
mov.u64 %rd274, %rd63;
mov.u64 %rd276, %rd274;
@%p84 bra BB141_109;

add.s64 %rd235, %rd70, %rd68;
st.u64 [%rd235+8], %rd63;
mov.u64 %rd276, %rd63;

BB141_109:
ld.u64 %rd73, [%rd276];
shr.u64 %rd74, %rd73, 1;
add.s64 %rd75, %rd276, 16;
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd236, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p85, %rd76, %rd236;
@%p85 bra BB141_113;

ld.u8 %rs36, [%rd76];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p86, %rs37, 1;
@!%p86 bra BB141_116;
bra.uni BB141_111;

BB141_111:
ld.u64 %rd237, [%rd76];
shr.u64 %rd238, %rd237, 1;
add.s64 %rd239, %rd238, %rd74;
add.s64 %rd240, %rd239, 16;
shl.b64 %rd241, %rd240, 1;
and.b64 %rd242, %rd73, 1;
or.b64 %rd243, %rd241, %rd242;
st.u64 [%rd276], %rd243;
and.b64 %rd77, %rd240, 9223372036854775807;
add.s64 %rd244, %rd75, %rd77;
ld.shared.u64 %rd245, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p87, %rd244, %rd245;
@%p87 bra BB141_116;

add.s64 %rd246, %rd77, %rd75;
st.u64 [%rd246+8], %rd276;
bra.uni BB141_116;

BB141_115:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd37;
call.uni 
free, 
(
param0
);


	}

BB141_116:
setp.eq.s32	%p4, %r1, 0;
bar.sync 0;
@!%p4 bra BB141_118;
bra.uni BB141_117;

BB141_117:
cvta.to.global.u64 %rd247, %rd84;
shl.b64 %rd248, %rd7, 3;
add.s64 %rd249, %rd247, %rd248;
st.global.f64 [%rd249], %fd94;

BB141_118:
ret;

BB141_113:
setp.lt.u64	%p88, %rd76, %rd276;
@%p88 bra BB141_116;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd276;
bra.uni BB141_116;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIdENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIdENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 256, 1, 1
{
.local .align 8 .b8 __local_depot142[24];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<195>;
.reg .b16 %rs<39>;
.reg .b32 %r<73>;
.reg .f64 %fd<267>;
.reg .b64 %rd<358>;


mov.u64 %rd357, __local_depot142;
cvta.local.u64 %SP, %rd357;
ld.param.v2.u32 {%r26, %r27}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIdENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd165, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIdENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd166, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIdENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_5MulOpIdENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
add.u64 %rd167, %SP, 0;
cvta.to.local.u64 %rd1, %rd167;
cvta.to.global.u64 %rd3, %rd2;
cvta.to.global.u64 %rd4, %rd166;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p24, %r1, 0;
mov.u64 %rd168, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd169, %rd168;
setp.eq.s64	%p25, %rd169, 0;
or.pred %p26, %p24, %p25;
@%p26 bra BB142_2;

cvt.s64.s32	%rd170, %r26;
mov.u32 %r30, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r30;
mov.u64 %rd171, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd172, %rd171;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd172;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd170;

BB142_2:
bar.sync 0;
bfe.s64 %rd173, %rd165, 0, 61;
setp.lt.s64	%p27, %rd173, 1;
@%p27 bra BB142_276;

ld.global.f64 %fd264, [%rd3];
bar.sync 0;
@%p24 bra BB142_5;

st.global.f64 [%rd4], %fd264;

BB142_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB142_26;
bra.uni BB142_6;

BB142_6:
ld.shared.u64 %rd6, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd302, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd309, %rd302;
setp.eq.s64	%p29, %rd6, %rd309;
mov.u64 %rd307, %rd6;
@%p29 bra BB142_10;

mov.u64 %rd308, %rd307;

BB142_8:
mov.u64 %rd304, %rd309;
mov.u64 %rd307, %rd308;
mov.u64 %rd308, %rd304;
ld.shared.u8 %rs23, [%rd302];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p30, %rs24, 1;
not.pred %p31, %p30;
ld.shared.u64 %rd11, [%rd302];
setp.lt.u64	%p32, %rd11, 12288;
or.pred %p33, %p31, %p32;
@!%p33 bra BB142_10;
bra.uni BB142_9;

BB142_9:
shr.u64 %rd176, %rd11, 1;
add.s64 %rd177, %rd302, %rd176;
add.s64 %rd302, %rd177, 16;
add.s64 %rd178, %rd308, %rd176;
add.s64 %rd309, %rd178, 16;
setp.ne.s64	%p34, %rd309, %rd6;
mov.u64 %rd307, %rd308;
@%p34 bra BB142_8;

BB142_10:
setp.eq.s64	%p36, %rd307, %rd6;
mov.pred %p194, 0;
@%p36 bra BB142_12;

ld.u64 %rd180, [%rd307];
shr.u64 %rd181, %rd180, 1;
add.s64 %rd182, %rd307, %rd181;
add.s64 %rd313, %rd182, 16;
setp.ne.s64	%p194, %rd313, %rd6;

BB142_12:
@%p194 bra BB142_18;
bra.uni BB142_13;

BB142_18:
ld.u64 %rd22, [%rd313];
and.b64 %rd197, %rd22, -32;
setp.eq.s64	%p40, %rd197, 12288;
cvt.u16.u64	%rs38, %rd22;
@%p40 bra BB142_21;

add.s64 %rd23, %rd313, 16;
ld.u64 %rd198, [%rd313+6160];
and.b64 %rd199, %rd198, 1;
add.s64 %rd200, %rd22, -12320;
and.b64 %rd201, %rd200, -2;
or.b64 %rd202, %rd199, %rd201;
st.u64 [%rd313+6160], %rd202;
st.u64 [%rd313+6168], %rd313;
cvt.u16.u64	%rs26, %rd200;
or.b16 %rs27, %rs26, 1;
and.b64 %rd203, %rd22, 1;
or.b64 %rd204, %rd203, 12288;
st.u64 [%rd313], %rd204;
st.u8 [%rd313+6160], %rs27;
ld.u64 %rd205, [%rd313+6160];
shr.u64 %rd24, %rd205, 1;
add.s64 %rd206, %rd24, %rd23;
add.s64 %rd207, %rd206, 6160;
ld.shared.u64 %rd208, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p41, %rd207, %rd208;
cvt.u16.u64	%rs28, %rd22;
and.b16 %rs38, %rs28, 1;
@%p41 bra BB142_21;

add.s64 %rd209, %rd23, 6144;
st.u64 [%rd206+6168], %rd209;
ld.u8 %rs38, [%rd313];

BB142_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd313], %rs29;
bra.uni BB142_22;

BB142_13:
mov.u64 %rd184, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd185, %rd184;
sub.s64 %rd186, %rd6, %rd185;
add.s64 %rd187, %rd186, 6160;
ld.shared.u64 %rd188, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p37, %rd187, %rd188;
mov.u64 %rd311, -1;
mov.u64 %rd312, %rd6;
@%p37 bra BB142_15;

add.s64 %rd17, %rd6, 6160;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd17;
mov.u64 %rd311, %rd17;
mov.u64 %rd312, %rd17;

BB142_15:
mov.u64 %rd18, %rd312;
setp.eq.s64	%p38, %rd311, -1;
@%p38 bra BB142_17;

mov.u64 %rd189, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd190, %rd189;
sub.s64 %rd191, %rd6, %rd190;
add.s64 %rd192, %rd189, %rd191;
ld.shared.u64 %rd193, [%rd192];
and.b64 %rd194, %rd193, 1;
or.b64 %rd195, %rd194, 12288;
st.shared.u64 [%rd192], %rd195;
st.shared.u64 [%rd192+8], %rd307;
mov.u16 %rs25, 0;
st.shared.u8 [%rd192], %rs25;

BB142_17:
mov.u64 %rd313, %rd6;
setp.eq.s64	%p39, %rd6, %rd18;
mov.u64 %rd314, 0;
@%p39 bra BB142_23;

BB142_22:
add.s64 %rd314, %rd313, 16;

BB142_23:
mov.u64 %rd315, %rd314;
setp.ne.s64	%p42, %rd314, 0;
@%p42 bra BB142_25;

mov.u64 %rd211, 6144;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd211;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd315, [retval0+0];


	}

BB142_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd315;

BB142_26:
shl.b64 %rd212, %rd165, 3;
add.s64 %rd31, %rd2, %rd212;
add.s64 %rd346, %rd3, 8;
add.s64 %rd339, %rd2, 8;
add.s64 %rd330, %rd4, 8;
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r31, 1, 0, p; 
} 


	setp.eq.s32	%p43, %r31, 0;
mov.u64 %rd215, 8;
sub.s64 %rd36, %rd215, %rd212;
@%p43 bra BB142_143;

setp.gt.s64	%p44, %rd36, -1;
@%p44 bra BB142_259;

mov.u64 %rd216, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd217, %rd216;
sub.s64 %rd218, %rd35, %rd217;
add.s64 %rd37, %rd216, %rd218;
mov.u64 %rd316, %rd339;
cvt.s64.s32	%rd40, %r1;
mul.wide.s32 %rd219, %r1, 8;
add.s64 %rd41, %rd37, %rd219;
mul.wide.s32 %rd42, %r1, -3;
mul.lo.s32 %r32, %r1, 3;
mul.wide.s32 %rd220, %r32, 8;
add.s64 %rd43, %rd37, %rd220;
add.s64 %rd44, %rd1, 8;
add.s32 %r33, %r1, 256;
cvt.s64.s32	%rd45, %r33;
add.s32 %r34, %r1, 512;
cvt.s64.s32	%rd46, %r34;
add.s32 %r2, %r1, -2;

BB142_29:
mov.f64 %fd2, %fd264;
mov.u64 %rd341, %rd346;
mov.u64 %rd49, %rd341;
mov.u64 %rd334, %rd339;
mov.u64 %rd48, %rd334;
mov.u64 %rd327, %rd330;
mov.u64 %rd50, %rd327;
mov.u64 %rd47, %rd316;
sub.s64 %rd223, %rd31, %rd47;
shr.u64 %rd224, %rd223, 3;
cvt.u32.u64	%r35, %rd224;
mov.u32 %r36, 768;
min.s32 %r3, %r35, %r36;
setp.eq.s32	%p45, %r3, 768;
@%p45 bra BB142_41;
bra.uni BB142_30;

BB142_41:
shl.b64 %rd229, %rd40, 3;
add.s64 %rd230, %rd49, %rd229;
ld.global.f64 %fd118, [%rd230];
ld.global.f64 %fd119, [%rd230+2048];
ld.global.f64 %fd120, [%rd230+4096];
st.shared.f64 [%rd41], %fd118;
st.shared.f64 [%rd41+2048], %fd119;
st.shared.f64 [%rd41+4096], %fd120;
mov.u64 %rd319, 768;
bra.uni BB142_42;

BB142_30:
cvt.s64.s32	%rd319, %r3;
setp.lt.s32	%p46, %r3, 1;
@%p46 bra BB142_42;

shl.b64 %rd225, %rd319, 3;
add.s64 %rd52, %rd48, %rd225;
mov.u64 %rd318, %rd37;
mov.u64 %rd317, %rd48;
mov.u64 %rd338, %rd48;
mov.u64 %rd345, %rd49;

BB142_32:
mov.u64 %rd58, %rd345;
mov.u64 %rd57, %rd338;
mov.u64 %rd55, %rd317;
sub.s64 %rd59, %rd52, %rd55;
setp.gt.s64	%p47, %rd59, 6136;
shl.b64 %rd226, %rd40, 3;
add.s64 %rd60, %rd58, %rd226;
add.s64 %rd61, %rd318, %rd226;
@%p47 bra BB142_39;
bra.uni BB142_33;

BB142_39:
ld.global.f64 %fd115, [%rd60];
ld.global.f64 %fd116, [%rd60+2048];
ld.global.f64 %fd117, [%rd60+4096];
st.shared.f64 [%rd61], %fd115;
st.shared.f64 [%rd61+2048], %fd116;
st.shared.f64 [%rd61+4096], %fd117;
bra.uni BB142_40;

BB142_33:
shr.s64 %rd62, %rd59, 3;
setp.ge.s64	%p48, %rd40, %rd62;
@%p48 bra BB142_35;

ld.global.f64 %fd112, [%rd60];
st.shared.f64 [%rd61], %fd112;

BB142_35:
setp.ge.s64	%p49, %rd45, %rd62;
@%p49 bra BB142_37;

ld.global.f64 %fd113, [%rd60+2048];
st.shared.f64 [%rd61+2048], %fd113;

BB142_37:
setp.ge.s64	%p50, %rd46, %rd62;
@%p50 bra BB142_40;

ld.global.f64 %fd114, [%rd60+4096];
st.shared.f64 [%rd61+4096], %fd114;

BB142_40:
add.s64 %rd63, %rd58, 6144;
add.s64 %rd318, %rd318, 6144;
add.s64 %rd317, %rd57, 6144;
mov.u64 %rd65, %rd317;
sub.s64 %rd227, %rd317, %rd52;
setp.lt.s64	%p51, %rd227, 0;
mov.u64 %rd338, %rd65;
mov.u64 %rd345, %rd63;
@%p51 bra BB142_32;

BB142_42:
bar.sync 0;
shl.b64 %rd231, %rd319, 3;
add.s64 %rd68, %rd35, %rd231;
and.b64 %rd232, %rd319, 2305843009213693951;
cvt.u32.u64	%r4, %rd319;
add.s64 %rd233, %rd232, %rd42;
cvt.u32.u64	%r37, %rd233;
mov.u32 %r38, 3;
min.s32 %r5, %r37, %r38;
mov.u32 %r39, 0;
max.s32 %r6, %r5, %r39;
setp.gt.u32	%p52, %r6, 2;
@%p52 bra BB142_49;
bra.uni BB142_43;

BB142_49:
ld.shared.f64 %fd124, [%rd43];
ld.shared.f64 %fd125, [%rd43+8];
ld.shared.f64 %fd126, [%rd43+16];
st.local.f64 [%rd1], %fd124;
st.local.f64 [%rd1+8], %fd125;
st.local.f64 [%rd1+16], %fd126;
bra.uni BB142_50;

BB142_43:
setp.lt.s32	%p53, %r5, 1;
mov.u64 %rd322, %rd1;
@%p53 bra BB142_45;

ld.shared.f64 %fd121, [%rd43];
st.local.f64 [%rd1], %fd121;
mov.u64 %rd322, %rd44;

BB142_45:
mov.u64 %rd320, %rd322;
mov.u64 %rd321, %rd320;
setp.lt.s32	%p54, %r6, 2;
@%p54 bra BB142_47;

ld.shared.f64 %fd122, [%rd43+8];
st.local.f64 [%rd321], %fd122;
add.s64 %rd321, %rd321, 8;

BB142_47:
setp.lt.s32	%p55, %r6, 3;
@%p55 bra BB142_50;

ld.shared.f64 %fd123, [%rd43+16];
st.local.f64 [%rd321], %fd123;

BB142_50:
setp.eq.s32	%p56, %r6, 0;
@%p56 bra BB142_55;

ld.local.f64 %fd216, [%rd1];
mul.wide.u32 %rd236, %r6, 8;
add.s64 %rd237, %rd236, 34359738360;
shr.u64 %rd238, %rd237, 3;
cvt.u32.u64	%r7, %rd238;
setp.lt.s32	%p57, %r7, 1;
@%p57 bra BB142_53;

ld.local.f64 %fd128, [%rd1+8];
mul.f64 %fd216, %fd216, %fd128;

BB142_53:
setp.lt.s32	%p58, %r7, 2;
@%p58 bra BB142_55;

ld.local.f64 %fd129, [%rd1+16];
mul.f64 %fd216, %fd216, %fd129;

BB142_55:
bar.sync 0;
@%p56 bra BB142_57;

st.shared.f64 [%rd41], %fd216;

BB142_57:
bar.sync 0;
setp.gt.s32	%p60, %r4, 767;
mov.u32 %r71, 256;
@%p60 bra BB142_59;

add.s32 %r41, %r4, 2;
mul.hi.s32 %r42, %r41, 1431655766;
shr.u32 %r43, %r42, 31;
add.s32 %r71, %r42, %r43;

BB142_59:
setp.eq.s32	%p61, %r71, 256;
@%p61 bra BB142_101;
bra.uni BB142_60;

BB142_101:
@%p24 bra BB142_103;

ld.shared.f64 %fd140, [%rd37];
mul.f64 %fd141, %fd2, %fd140;
st.shared.f64 [%rd37], %fd141;

BB142_103:
setp.lt.s32	%p12, %r1, 1;
ld.shared.f64 %fd215, [%rd41];
bar.sync 0;
@%p12 bra BB142_105;

ld.shared.f64 %fd142, [%rd41+-8];
mul.f64 %fd215, %fd215, %fd142;

BB142_105:
bar.sync 0;
st.shared.f64 [%rd41], %fd215;
bar.sync 0;
setp.lt.s32	%p94, %r1, 2;
@%p94 bra BB142_107;

ld.shared.f64 %fd143, [%rd41+-16];
mul.f64 %fd215, %fd215, %fd143;

BB142_107:
bar.sync 0;
st.shared.f64 [%rd41], %fd215;
bar.sync 0;
setp.lt.s32	%p95, %r1, 4;
@%p95 bra BB142_109;

ld.shared.f64 %fd144, [%rd41+-32];
mul.f64 %fd215, %fd215, %fd144;

BB142_109:
bar.sync 0;
st.shared.f64 [%rd41], %fd215;
bar.sync 0;
setp.lt.s32	%p96, %r1, 8;
@%p96 bra BB142_111;

ld.shared.f64 %fd145, [%rd41+-64];
mul.f64 %fd215, %fd215, %fd145;

BB142_111:
bar.sync 0;
st.shared.f64 [%rd41], %fd215;
bar.sync 0;
setp.lt.s32	%p97, %r1, 16;
@%p97 bra BB142_113;

ld.shared.f64 %fd146, [%rd41+-128];
mul.f64 %fd215, %fd215, %fd146;

BB142_113:
bar.sync 0;
st.shared.f64 [%rd41], %fd215;
bar.sync 0;
setp.lt.s32	%p98, %r1, 32;
@%p98 bra BB142_115;

ld.shared.f64 %fd147, [%rd41+-256];
mul.f64 %fd215, %fd215, %fd147;

BB142_115:
bar.sync 0;
st.shared.f64 [%rd41], %fd215;
bar.sync 0;
setp.lt.s32	%p99, %r1, 64;
@%p99 bra BB142_117;

ld.shared.f64 %fd148, [%rd41+-512];
mul.f64 %fd215, %fd215, %fd148;

BB142_117:
bar.sync 0;
st.shared.f64 [%rd41], %fd215;
bar.sync 0;
setp.lt.s32	%p100, %r1, 128;
@%p100 bra BB142_119;

ld.shared.f64 %fd149, [%rd41+-1024];
mul.f64 %fd215, %fd215, %fd149;

BB142_119:
bar.sync 0;
st.shared.f64 [%rd41], %fd215;
bar.sync 0;
ld.shared.f64 %fd265, [%rd37+2040];
mov.f64 %fd254, %fd2;
@%p1 bra BB142_121;

ld.shared.f64 %fd254, [%rd41+-8];

BB142_121:
bar.sync 0;
st.shared.f64 [%rd41], %fd254;
bar.sync 0;
bra.uni BB142_122;

BB142_60:
@%p24 bra BB142_62;

ld.shared.f64 %fd130, [%rd37];
mul.f64 %fd131, %fd2, %fd130;
st.shared.f64 [%rd37], %fd131;

BB142_62:
setp.ge.s32	%p63, %r1, %r71;
mov.f64 %fd263, %fd2;
@%p63 bra BB142_64;

ld.shared.f64 %fd8, [%rd41];
mov.f64 %fd263, %fd8;

BB142_64:
mov.f64 %fd224, %fd263;
mov.f64 %fd262, %fd224;
bar.sync 0;
setp.le.s32	%p64, %r1, %r71;
setp.gt.s32	%p65, %r1, 0;
and.pred %p66, %p64, %p65;
@!%p66 bra BB142_66;
bra.uni BB142_65;

BB142_65:
ld.shared.f64 %fd132, [%rd41+-8];
mul.f64 %fd262, %fd262, %fd132;

BB142_66:
mov.f64 %fd261, %fd262;
bar.sync 0;
@%p63 bra BB142_68;

st.shared.f64 [%rd41], %fd261;

BB142_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
setp.lt.s32	%p68, %r2, %r71;
and.pred %p69, %p68, %p4;
@!%p69 bra BB142_70;
bra.uni BB142_69;

BB142_69:
ld.shared.f64 %fd133, [%rd41+-16];
mul.f64 %fd261, %fd261, %fd133;

BB142_70:
mov.f64 %fd260, %fd261;
bar.sync 0;
@%p63 bra BB142_72;

st.shared.f64 [%rd41], %fd260;

BB142_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r44, %r2, -2;
setp.lt.s32	%p71, %r44, %r71;
and.pred %p72, %p71, %p5;
@!%p72 bra BB142_74;
bra.uni BB142_73;

BB142_73:
ld.shared.f64 %fd134, [%rd41+-32];
mul.f64 %fd260, %fd260, %fd134;

BB142_74:
mov.f64 %fd259, %fd260;
bar.sync 0;
@%p63 bra BB142_76;

st.shared.f64 [%rd41], %fd259;

BB142_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r45, %r2, -6;
setp.lt.s32	%p74, %r45, %r71;
and.pred %p75, %p74, %p6;
@!%p75 bra BB142_78;
bra.uni BB142_77;

BB142_77:
ld.shared.f64 %fd135, [%rd41+-64];
mul.f64 %fd259, %fd259, %fd135;

BB142_78:
mov.f64 %fd258, %fd259;
bar.sync 0;
@%p63 bra BB142_80;

st.shared.f64 [%rd41], %fd258;

BB142_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r46, %r2, -14;
setp.lt.s32	%p77, %r46, %r71;
and.pred %p78, %p77, %p7;
@!%p78 bra BB142_82;
bra.uni BB142_81;

BB142_81:
ld.shared.f64 %fd136, [%rd41+-128];
mul.f64 %fd258, %fd258, %fd136;

BB142_82:
mov.f64 %fd257, %fd258;
bar.sync 0;
@%p63 bra BB142_84;

st.shared.f64 [%rd41], %fd257;

BB142_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r47, %r2, -30;
setp.lt.s32	%p80, %r47, %r71;
and.pred %p81, %p80, %p8;
@!%p81 bra BB142_86;
bra.uni BB142_85;

BB142_85:
ld.shared.f64 %fd137, [%rd41+-256];
mul.f64 %fd257, %fd257, %fd137;

BB142_86:
mov.f64 %fd256, %fd257;
bar.sync 0;
@%p63 bra BB142_88;

st.shared.f64 [%rd41], %fd256;

BB142_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r48, %r2, -62;
setp.lt.s32	%p83, %r48, %r71;
and.pred %p84, %p83, %p9;
@!%p84 bra BB142_90;
bra.uni BB142_89;

BB142_89:
ld.shared.f64 %fd138, [%rd41+-512];
mul.f64 %fd256, %fd256, %fd138;

BB142_90:
mov.f64 %fd255, %fd256;
bar.sync 0;
@%p63 bra BB142_92;

st.shared.f64 [%rd41], %fd255;

BB142_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r49, %r2, -126;
setp.lt.s32	%p86, %r49, %r71;
and.pred %p87, %p86, %p10;
@!%p87 bra BB142_94;
bra.uni BB142_93;

BB142_93:
ld.shared.f64 %fd139, [%rd41+-1024];
mul.f64 %fd255, %fd255, %fd139;

BB142_94:
bar.sync 0;
@%p63 bra BB142_96;

st.shared.f64 [%rd41], %fd255;

BB142_96:
setp.lt.s32	%p11, %r1, %r71;
bar.sync 0;
add.s32 %r50, %r71, -1;
mul.wide.s32 %rd239, %r50, 8;
add.s64 %rd240, %rd37, %rd239;
ld.shared.f64 %fd265, [%rd240];
not.pred %p89, %p11;
or.pred %p91, %p1, %p89;
selp.f64	%fd214, %fd2, %fd255, %p11;
@%p91 bra BB142_98;

ld.shared.f64 %fd214, [%rd41+-8];

BB142_98:
bar.sync 0;
@%p63 bra BB142_100;

st.shared.f64 [%rd41], %fd214;

BB142_100:
bar.sync 0;

BB142_122:
mov.f64 %fd264, %fd265;
@%p56 bra BB142_124;

ld.shared.f64 %fd216, [%rd41];

BB142_124:
bar.sync 0;
mul.wide.s32 %rd241, %r6, 8;
add.s64 %rd76, %rd1, %rd241;
setp.ge.u64	%p103, %rd1, %rd76;
@%p103 bra BB142_126;

ld.local.f64 %fd150, [%rd1];
mul.f64 %fd216, %fd216, %fd150;
st.shared.f64 [%rd43], %fd216;

BB142_126:
setp.ge.u64	%p104, %rd44, %rd76;
@%p104 bra BB142_128;

ld.local.f64 %fd151, [%rd1+8];
mul.f64 %fd216, %fd216, %fd151;
st.shared.f64 [%rd43+8], %fd216;

BB142_128:
add.s64 %rd242, %rd44, 8;
setp.ge.u64	%p105, %rd242, %rd76;
@%p105 bra BB142_130;

ld.local.f64 %fd152, [%rd1+16];
mul.f64 %fd153, %fd216, %fd152;
st.shared.f64 [%rd43+16], %fd153;

BB142_130:
bar.sync 0;
@%p45 bra BB142_141;
bra.uni BB142_131;

BB142_141:
shl.b64 %rd245, %rd40, 3;
add.s64 %rd246, %rd50, %rd245;
ld.shared.f64 %fd160, [%rd41];
ld.shared.f64 %fd161, [%rd41+2048];
ld.shared.f64 %fd162, [%rd41+4096];
st.global.f64 [%rd246], %fd160;
st.global.f64 [%rd246+2048], %fd161;
st.global.f64 [%rd246+4096], %fd162;
bra.uni BB142_142;

BB142_131:
add.s64 %rd77, %rd37, %rd231;
mov.u64 %rd324, %rd35;
mov.u64 %rd323, %rd37;
setp.ge.u64	%p106, %rd37, %rd77;
mov.u64 %rd329, %rd50;
@%p106 bra BB142_142;

BB142_132:
mov.u64 %rd82, %rd329;
sub.s64 %rd83, %rd68, %rd324;
setp.gt.s64	%p107, %rd83, 6136;
shl.b64 %rd244, %rd40, 3;
add.s64 %rd84, %rd323, %rd244;
add.s64 %rd85, %rd82, %rd244;
@%p107 bra BB142_139;
bra.uni BB142_133;

BB142_139:
ld.shared.f64 %fd157, [%rd84];
ld.shared.f64 %fd158, [%rd84+2048];
ld.shared.f64 %fd159, [%rd84+4096];
st.global.f64 [%rd85], %fd157;
st.global.f64 [%rd85+2048], %fd158;
st.global.f64 [%rd85+4096], %fd159;
bra.uni BB142_140;

BB142_133:
shr.s64 %rd86, %rd83, 3;
setp.ge.s64	%p108, %rd40, %rd86;
@%p108 bra BB142_135;

ld.shared.f64 %fd154, [%rd84];
st.global.f64 [%rd85], %fd154;

BB142_135:
setp.ge.s64	%p109, %rd45, %rd86;
@%p109 bra BB142_137;

ld.shared.f64 %fd155, [%rd84+2048];
st.global.f64 [%rd85+2048], %fd155;

BB142_137:
setp.ge.s64	%p110, %rd46, %rd86;
@%p110 bra BB142_140;

ld.shared.f64 %fd156, [%rd84+4096];
st.global.f64 [%rd85+4096], %fd156;

BB142_140:
add.s64 %rd323, %rd323, 6144;
add.s64 %rd324, %rd324, 6144;
add.s64 %rd89, %rd82, 6144;
setp.lt.u64	%p111, %rd323, %rd77;
mov.u64 %rd329, %rd89;
@%p111 bra BB142_132;

BB142_142:
bar.sync 0;
add.s64 %rd346, %rd49, 6144;
add.s64 %rd330, %rd50, 6144;
add.s64 %rd316, %rd48, 6144;
mov.u64 %rd339, %rd316;
sub.s64 %rd247, %rd316, %rd31;
setp.lt.s64	%p112, %rd247, 0;
@%p112 bra BB142_29;
bra.uni BB142_259;

BB142_143:
setp.gt.s64	%p113, %rd36, -1;
@%p113 bra BB142_259;

mov.u64 %rd325, %rd339;
cvt.s64.s32	%rd96, %r1;
mul.wide.s32 %rd103, %r1, 8;
add.s64 %rd97, %rd35, %rd103;
mul.wide.s32 %rd98, %r1, -3;
mul.lo.s32 %r51, %r1, 3;
mul.wide.s32 %rd248, %r51, 8;
add.s64 %rd99, %rd35, %rd248;
add.s64 %rd100, %rd1, 8;
add.s32 %r52, %r1, 256;
cvt.s64.s32	%rd101, %r52;
add.s32 %r53, %r1, 512;
cvt.s64.s32	%rd102, %r53;
add.s32 %r10, %r1, -2;
mov.u64 %rd328, %rd330;
mov.u64 %rd337, %rd339;
mov.u64 %rd344, %rd346;
mov.f64 %fd252, %fd264;

BB142_145:
mov.f64 %fd57, %fd252;
mov.u64 %rd342, %rd344;
mov.u64 %rd106, %rd342;
mov.u64 %rd335, %rd337;
mov.u64 %rd105, %rd335;
mov.u64 %rd104, %rd325;
sub.s64 %rd249, %rd31, %rd104;
shr.u64 %rd250, %rd249, 3;
cvt.u32.u64	%r54, %rd250;
mov.u32 %r55, 768;
min.s32 %r11, %r54, %r55;
setp.eq.s32	%p114, %r11, 768;
@%p114 bra BB142_157;
bra.uni BB142_146;

BB142_157:
shl.b64 %rd255, %rd96, 3;
add.s64 %rd256, %rd106, %rd255;
ld.global.f64 %fd169, [%rd256];
st.f64 [%rd97], %fd169;
ld.global.f64 %fd170, [%rd256+2048];
st.f64 [%rd97+2048], %fd170;
ld.global.f64 %fd171, [%rd256+4096];
st.f64 [%rd97+4096], %fd171;
mov.u64 %rd347, 768;
bra.uni BB142_158;

BB142_146:
cvt.s64.s32	%rd347, %r11;
setp.lt.s32	%p115, %r11, 1;
@%p115 bra BB142_158;

shl.b64 %rd251, %rd347, 3;
add.s64 %rd109, %rd105, %rd251;
mov.u64 %rd332, %rd35;
mov.u64 %rd331, %rd105;
mov.u64 %rd336, %rd105;
mov.u64 %rd343, %rd106;

BB142_148:
mov.u64 %rd115, %rd343;
mov.u64 %rd114, %rd336;
mov.u64 %rd112, %rd331;
sub.s64 %rd116, %rd109, %rd112;
setp.gt.s64	%p116, %rd116, 6136;
shl.b64 %rd252, %rd96, 3;
add.s64 %rd117, %rd115, %rd252;
add.s64 %rd118, %rd332, %rd252;
@%p116 bra BB142_155;
bra.uni BB142_149;

BB142_155:
ld.global.f64 %fd166, [%rd117];
st.f64 [%rd118], %fd166;
ld.global.f64 %fd167, [%rd117+2048];
st.f64 [%rd118+2048], %fd167;
ld.global.f64 %fd168, [%rd117+4096];
st.f64 [%rd118+4096], %fd168;
bra.uni BB142_156;

BB142_149:
shr.s64 %rd119, %rd116, 3;
setp.ge.s64	%p117, %rd96, %rd119;
@%p117 bra BB142_151;

ld.global.f64 %fd163, [%rd117];
st.f64 [%rd118], %fd163;

BB142_151:
setp.ge.s64	%p118, %rd101, %rd119;
@%p118 bra BB142_153;

ld.global.f64 %fd164, [%rd117+2048];
st.f64 [%rd118+2048], %fd164;

BB142_153:
setp.ge.s64	%p119, %rd102, %rd119;
@%p119 bra BB142_156;

ld.global.f64 %fd165, [%rd117+4096];
st.f64 [%rd118+4096], %fd165;

BB142_156:
add.s64 %rd120, %rd115, 6144;
add.s64 %rd332, %rd332, 6144;
add.s64 %rd331, %rd114, 6144;
mov.u64 %rd122, %rd331;
sub.s64 %rd253, %rd331, %rd109;
setp.lt.s64	%p120, %rd253, 0;
mov.u64 %rd336, %rd122;
mov.u64 %rd343, %rd120;
@%p120 bra BB142_148;

BB142_158:
bar.sync 0;
shl.b64 %rd257, %rd347, 3;
add.s64 %rd125, %rd35, %rd257;
and.b64 %rd258, %rd347, 2305843009213693951;
cvt.u32.u64	%r12, %rd347;
add.s64 %rd259, %rd258, %rd98;
cvt.u32.u64	%r56, %rd259;
mov.u32 %r57, 3;
min.s32 %r13, %r56, %r57;
mov.u32 %r58, 0;
max.s32 %r14, %r13, %r58;
setp.gt.u32	%p121, %r14, 2;
@%p121 bra BB142_165;
bra.uni BB142_159;

BB142_165:
ld.f64 %fd175, [%rd99];
st.local.f64 [%rd1], %fd175;
ld.f64 %fd176, [%rd99+8];
st.local.f64 [%rd1+8], %fd176;
ld.f64 %fd177, [%rd99+16];
st.local.f64 [%rd1+16], %fd177;
bra.uni BB142_166;

BB142_159:
mov.u64 %rd127, %rd1;
setp.lt.s32	%p122, %r13, 1;
mov.u64 %rd350, %rd127;
@%p122 bra BB142_161;

ld.f64 %fd172, [%rd99];
st.local.f64 [%rd1], %fd172;
mov.u64 %rd350, %rd100;

BB142_161:
mov.u64 %rd348, %rd350;
mov.u64 %rd349, %rd348;
setp.lt.s32	%p123, %r14, 2;
@%p123 bra BB142_163;

ld.f64 %fd173, [%rd99+8];
st.local.f64 [%rd349], %fd173;
add.s64 %rd349, %rd349, 8;

BB142_163:
setp.lt.s32	%p124, %r14, 3;
@%p124 bra BB142_166;

ld.f64 %fd174, [%rd99+16];
st.local.f64 [%rd349], %fd174;

BB142_166:
setp.eq.s32	%p125, %r14, 0;
@%p125 bra BB142_171;

ld.local.f64 %fd266, [%rd1];
mul.wide.u32 %rd260, %r14, 8;
add.s64 %rd261, %rd260, 34359738360;
shr.u64 %rd262, %rd261, 3;
cvt.u32.u64	%r15, %rd262;
setp.lt.s32	%p126, %r15, 1;
@%p126 bra BB142_169;

ld.local.f64 %fd179, [%rd1+8];
mul.f64 %fd266, %fd266, %fd179;

BB142_169:
setp.lt.s32	%p127, %r15, 2;
@%p127 bra BB142_171;

ld.local.f64 %fd180, [%rd1+16];
mul.f64 %fd266, %fd266, %fd180;

BB142_171:
bar.sync 0;
@%p125 bra BB142_173;

st.f64 [%rd97], %fd266;

BB142_173:
bar.sync 0;
setp.gt.s32	%p129, %r12, 767;
mov.u32 %r72, 256;
@%p129 bra BB142_175;

add.s32 %r60, %r12, 2;
mul.hi.s32 %r61, %r60, 1431655766;
shr.u32 %r62, %r61, 31;
add.s32 %r72, %r61, %r62;

BB142_175:
setp.eq.s32	%p130, %r72, 256;
@%p130 bra BB142_217;
bra.uni BB142_176;

BB142_217:
@%p24 bra BB142_219;

ld.f64 %fd191, [%rd35];
mul.f64 %fd192, %fd57, %fd191;
st.f64 [%rd35], %fd192;

BB142_219:
setp.lt.s32	%p22, %r1, 1;
ld.f64 %fd218, [%rd97];
bar.sync 0;
@%p22 bra BB142_221;

ld.f64 %fd193, [%rd97+-8];
mul.f64 %fd218, %fd218, %fd193;

BB142_221:
bar.sync 0;
st.f64 [%rd97], %fd218;
bar.sync 0;
setp.lt.s32	%p163, %r1, 2;
@%p163 bra BB142_223;

ld.f64 %fd194, [%rd97+-16];
mul.f64 %fd218, %fd218, %fd194;

BB142_223:
bar.sync 0;
st.f64 [%rd97], %fd218;
bar.sync 0;
setp.lt.s32	%p164, %r1, 4;
@%p164 bra BB142_225;

ld.f64 %fd195, [%rd97+-32];
mul.f64 %fd218, %fd218, %fd195;

BB142_225:
bar.sync 0;
st.f64 [%rd97], %fd218;
bar.sync 0;
setp.lt.s32	%p165, %r1, 8;
@%p165 bra BB142_227;

ld.f64 %fd196, [%rd97+-64];
mul.f64 %fd218, %fd218, %fd196;

BB142_227:
bar.sync 0;
st.f64 [%rd97], %fd218;
bar.sync 0;
setp.lt.s32	%p166, %r1, 16;
@%p166 bra BB142_229;

ld.f64 %fd197, [%rd97+-128];
mul.f64 %fd218, %fd218, %fd197;

BB142_229:
bar.sync 0;
st.f64 [%rd97], %fd218;
bar.sync 0;
setp.lt.s32	%p167, %r1, 32;
@%p167 bra BB142_231;

ld.f64 %fd198, [%rd97+-256];
mul.f64 %fd218, %fd218, %fd198;

BB142_231:
bar.sync 0;
st.f64 [%rd97], %fd218;
bar.sync 0;
setp.lt.s32	%p168, %r1, 64;
@%p168 bra BB142_233;

ld.f64 %fd199, [%rd97+-512];
mul.f64 %fd218, %fd218, %fd199;

BB142_233:
bar.sync 0;
st.f64 [%rd97], %fd218;
bar.sync 0;
setp.lt.s32	%p169, %r1, 128;
@%p169 bra BB142_235;

ld.f64 %fd200, [%rd97+-1024];
mul.f64 %fd218, %fd218, %fd200;

BB142_235:
bar.sync 0;
st.f64 [%rd97], %fd218;
bar.sync 0;
ld.f64 %fd253, [%rd35+2040];
mov.f64 %fd242, %fd57;
@%p1 bra BB142_237;

ld.f64 %fd242, [%rd97+-8];

BB142_237:
bar.sync 0;
st.f64 [%rd97], %fd242;
bar.sync 0;
bra.uni BB142_238;

BB142_176:
@%p24 bra BB142_178;

ld.f64 %fd181, [%rd35];
mul.f64 %fd182, %fd57, %fd181;
st.f64 [%rd35], %fd182;

BB142_178:
setp.ge.s32	%p132, %r1, %r72;
mov.f64 %fd251, %fd57;
@%p132 bra BB142_180;

ld.f64 %fd63, [%rd97];
mov.f64 %fd251, %fd63;

BB142_180:
mov.f64 %fd234, %fd251;
mov.f64 %fd250, %fd234;
bar.sync 0;
setp.le.s32	%p133, %r1, %r72;
setp.gt.s32	%p134, %r1, 0;
and.pred %p135, %p133, %p134;
@!%p135 bra BB142_182;
bra.uni BB142_181;

BB142_181:
ld.f64 %fd183, [%rd97+-8];
mul.f64 %fd250, %fd250, %fd183;

BB142_182:
mov.f64 %fd249, %fd250;
bar.sync 0;
@%p132 bra BB142_184;

st.f64 [%rd97], %fd249;

BB142_184:
setp.gt.s32	%p14, %r1, 1;
bar.sync 0;
setp.lt.s32	%p137, %r10, %r72;
and.pred %p138, %p137, %p14;
@!%p138 bra BB142_186;
bra.uni BB142_185;

BB142_185:
ld.f64 %fd184, [%rd97+-16];
mul.f64 %fd249, %fd249, %fd184;

BB142_186:
mov.f64 %fd248, %fd249;
bar.sync 0;
@%p132 bra BB142_188;

st.f64 [%rd97], %fd248;

BB142_188:
setp.gt.s32	%p15, %r1, 3;
bar.sync 0;
add.s32 %r63, %r10, -2;
setp.lt.s32	%p140, %r63, %r72;
and.pred %p141, %p140, %p15;
@!%p141 bra BB142_190;
bra.uni BB142_189;

BB142_189:
ld.f64 %fd185, [%rd97+-32];
mul.f64 %fd248, %fd248, %fd185;

BB142_190:
mov.f64 %fd247, %fd248;
bar.sync 0;
@%p132 bra BB142_192;

st.f64 [%rd97], %fd247;

BB142_192:
setp.gt.s32	%p16, %r1, 7;
bar.sync 0;
add.s32 %r64, %r10, -6;
setp.lt.s32	%p143, %r64, %r72;
and.pred %p144, %p143, %p16;
@!%p144 bra BB142_194;
bra.uni BB142_193;

BB142_193:
ld.f64 %fd186, [%rd97+-64];
mul.f64 %fd247, %fd247, %fd186;

BB142_194:
mov.f64 %fd246, %fd247;
bar.sync 0;
@%p132 bra BB142_196;

st.f64 [%rd97], %fd246;

BB142_196:
setp.gt.s32	%p17, %r1, 15;
bar.sync 0;
add.s32 %r65, %r10, -14;
setp.lt.s32	%p146, %r65, %r72;
and.pred %p147, %p146, %p17;
@!%p147 bra BB142_198;
bra.uni BB142_197;

BB142_197:
ld.f64 %fd187, [%rd97+-128];
mul.f64 %fd246, %fd246, %fd187;

BB142_198:
mov.f64 %fd245, %fd246;
bar.sync 0;
@%p132 bra BB142_200;

st.f64 [%rd97], %fd245;

BB142_200:
setp.gt.s32	%p18, %r1, 31;
bar.sync 0;
add.s32 %r66, %r10, -30;
setp.lt.s32	%p149, %r66, %r72;
and.pred %p150, %p149, %p18;
@!%p150 bra BB142_202;
bra.uni BB142_201;

BB142_201:
ld.f64 %fd188, [%rd97+-256];
mul.f64 %fd245, %fd245, %fd188;

BB142_202:
mov.f64 %fd244, %fd245;
bar.sync 0;
@%p132 bra BB142_204;

st.f64 [%rd97], %fd244;

BB142_204:
setp.gt.s32	%p19, %r1, 63;
bar.sync 0;
add.s32 %r67, %r10, -62;
setp.lt.s32	%p152, %r67, %r72;
and.pred %p153, %p152, %p19;
@!%p153 bra BB142_206;
bra.uni BB142_205;

BB142_205:
ld.f64 %fd189, [%rd97+-512];
mul.f64 %fd244, %fd244, %fd189;

BB142_206:
mov.f64 %fd243, %fd244;
bar.sync 0;
@%p132 bra BB142_208;

st.f64 [%rd97], %fd243;

BB142_208:
setp.gt.s32	%p20, %r1, 127;
bar.sync 0;
add.s32 %r68, %r10, -126;
setp.lt.s32	%p155, %r68, %r72;
and.pred %p156, %p155, %p20;
@!%p156 bra BB142_210;
bra.uni BB142_209;

BB142_209:
ld.f64 %fd190, [%rd97+-1024];
mul.f64 %fd243, %fd243, %fd190;

BB142_210:
bar.sync 0;
@%p132 bra BB142_212;

st.f64 [%rd97], %fd243;

BB142_212:
setp.lt.s32	%p21, %r1, %r72;
bar.sync 0;
add.s32 %r69, %r72, -1;
mul.wide.s32 %rd263, %r69, 8;
add.s64 %rd264, %rd35, %rd263;
ld.f64 %fd253, [%rd264];
not.pred %p158, %p21;
or.pred %p160, %p1, %p158;
selp.f64	%fd217, %fd57, %fd243, %p21;
@%p160 bra BB142_214;

ld.f64 %fd217, [%rd97+-8];

BB142_214:
bar.sync 0;
@%p132 bra BB142_216;

st.f64 [%rd97], %fd217;

BB142_216:
bar.sync 0;

BB142_238:
mov.f64 %fd252, %fd253;
@%p125 bra BB142_240;

ld.f64 %fd266, [%rd97];

BB142_240:
bar.sync 0;
mul.wide.s32 %rd265, %r14, 8;
add.s64 %rd132, %rd1, %rd265;
setp.ge.u64	%p172, %rd1, %rd132;
@%p172 bra BB142_242;

ld.local.f64 %fd201, [%rd1];
mul.f64 %fd266, %fd266, %fd201;
st.f64 [%rd99], %fd266;

BB142_242:
setp.ge.u64	%p173, %rd100, %rd132;
@%p173 bra BB142_244;

ld.local.f64 %fd202, [%rd1+8];
mul.f64 %fd266, %fd266, %fd202;
st.f64 [%rd99+8], %fd266;

BB142_244:
add.s64 %rd266, %rd100, 8;
setp.ge.u64	%p174, %rd266, %rd132;
@%p174 bra BB142_246;

ld.local.f64 %fd203, [%rd1+16];
mul.f64 %fd204, %fd266, %fd203;
st.f64 [%rd99+16], %fd204;

BB142_246:
bar.sync 0;
@%p114 bra BB142_257;
bra.uni BB142_247;

BB142_257:
shl.b64 %rd270, %rd96, 3;
add.s64 %rd271, %rd328, %rd270;
ld.f64 %fd211, [%rd97];
st.global.f64 [%rd271], %fd211;
ld.f64 %fd212, [%rd97+2048];
st.global.f64 [%rd271+2048], %fd212;
ld.f64 %fd213, [%rd97+4096];
st.global.f64 [%rd271+4096], %fd213;
bra.uni BB142_258;

BB142_247:
mov.u64 %rd351, 0;
setp.ge.u64	%p175, %rd35, %rd125;
mov.u64 %rd352, %rd103;
@%p175 bra BB142_258;

BB142_248:
mov.u64 %rd134, %rd352;
add.s64 %rd268, %rd35, %rd351;
sub.s64 %rd135, %rd125, %rd268;
setp.gt.s64	%p176, %rd135, 6136;
add.s64 %rd136, %rd35, %rd134;
add.s64 %rd137, %rd328, %rd134;
@%p176 bra BB142_255;
bra.uni BB142_249;

BB142_255:
ld.f64 %fd208, [%rd136];
st.global.f64 [%rd137], %fd208;
ld.f64 %fd209, [%rd136+2048];
st.global.f64 [%rd137+2048], %fd209;
ld.f64 %fd210, [%rd136+4096];
st.global.f64 [%rd137+4096], %fd210;
bra.uni BB142_256;

BB142_249:
shr.s64 %rd138, %rd135, 3;
setp.ge.s64	%p177, %rd96, %rd138;
@%p177 bra BB142_251;

ld.f64 %fd205, [%rd136];
st.global.f64 [%rd137], %fd205;

BB142_251:
setp.ge.s64	%p178, %rd101, %rd138;
@%p178 bra BB142_253;

ld.f64 %fd206, [%rd136+2048];
st.global.f64 [%rd137+2048], %fd206;

BB142_253:
setp.ge.s64	%p179, %rd102, %rd138;
@%p179 bra BB142_256;

ld.f64 %fd207, [%rd136+4096];
st.global.f64 [%rd137+4096], %fd207;

BB142_256:
add.s64 %rd139, %rd134, 6144;
add.s64 %rd351, %rd351, 6144;
add.s64 %rd269, %rd35, %rd351;
setp.lt.u64	%p180, %rd269, %rd125;
mov.u64 %rd352, %rd139;
@%p180 bra BB142_248;

BB142_258:
bar.sync 0;
add.s64 %rd344, %rd106, 6144;
add.s64 %rd328, %rd328, 6144;
add.s64 %rd325, %rd105, 6144;
mov.u64 %rd337, %rd325;
sub.s64 %rd272, %rd325, %rd31;
setp.lt.s64	%p181, %rd272, 0;
@%p181 bra BB142_145;

BB142_259:
@%p24 bra BB142_275;


	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r70, 1, 0, p; 
} 


	setp.eq.s32	%p183, %r70, 0;
@%p183 bra BB142_274;

mov.u64 %rd274, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd275, %rd274;
sub.s64 %rd146, %rd35, %rd275;
setp.eq.s64	%p184, %rd35, 0;
@%p184 bra BB142_275;

add.s64 %rd276, %rd146, -16;
add.s64 %rd278, %rd274, %rd276;
add.s64 %rd148, %rd275, %rd276;
ld.shared.u8 %rs30, [%rd278];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd278], %rs31;
ld.shared.u64 %rd149, [%rd278+8];
setp.eq.s64	%p185, %rd149, 0;
mov.u64 %rd356, %rd148;
@%p185 bra BB142_268;

mov.u64 %rd150, %rd148;
ld.u8 %rs32, [%rd149];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p186, %rs33, 1;
mov.u64 %rd356, %rd150;
@!%p186 bra BB142_268;
bra.uni BB142_264;

BB142_264:
ld.u64 %rd152, [%rd149];
shr.u64 %rd153, %rd152, 1;
add.s64 %rd154, %rd149, 16;
add.s64 %rd155, %rd154, %rd153;
ld.shared.u64 %rd280, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p187, %rd155, %rd280;
mov.u64 %rd356, %rd149;
@%p187 bra BB142_268;

ld.u8 %rs34, [%rd155];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p188, %rs35, 1;
mov.u64 %rd353, %rd149;
mov.u64 %rd356, %rd353;
@!%p188 bra BB142_268;
bra.uni BB142_266;

BB142_266:
ld.u64 %rd281, [%rd155];
shr.u64 %rd282, %rd281, 1;
add.s64 %rd283, %rd282, %rd153;
add.s64 %rd284, %rd283, 16;
shl.b64 %rd285, %rd284, 1;
and.b64 %rd286, %rd152, 1;
or.b64 %rd287, %rd285, %rd286;
st.u64 [%rd149], %rd287;
and.b64 %rd156, %rd284, 9223372036854775807;
add.s64 %rd288, %rd154, %rd156;
ld.shared.u64 %rd289, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p189, %rd288, %rd289;
mov.u64 %rd354, %rd149;
mov.u64 %rd356, %rd354;
@%p189 bra BB142_268;

add.s64 %rd290, %rd156, %rd154;
st.u64 [%rd290+8], %rd149;
mov.u64 %rd356, %rd149;

BB142_268:
ld.u64 %rd159, [%rd356];
shr.u64 %rd160, %rd159, 1;
add.s64 %rd161, %rd356, 16;
add.s64 %rd162, %rd161, %rd160;
ld.shared.u64 %rd291, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p190, %rd162, %rd291;
@%p190 bra BB142_272;

ld.u8 %rs36, [%rd162];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p191, %rs37, 1;
@!%p191 bra BB142_275;
bra.uni BB142_270;

BB142_270:
ld.u64 %rd292, [%rd162];
shr.u64 %rd293, %rd292, 1;
add.s64 %rd294, %rd293, %rd160;
add.s64 %rd295, %rd294, 16;
shl.b64 %rd296, %rd295, 1;
and.b64 %rd297, %rd159, 1;
or.b64 %rd298, %rd296, %rd297;
st.u64 [%rd356], %rd298;
and.b64 %rd163, %rd295, 9223372036854775807;
add.s64 %rd299, %rd161, %rd163;
ld.shared.u64 %rd300, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p192, %rd299, %rd300;
@%p192 bra BB142_275;

add.s64 %rd301, %rd163, %rd161;
st.u64 [%rd301+8], %rd356;
bra.uni BB142_275;

BB142_274:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB142_275:
bar.sync 0;

BB142_276:
ret;

BB142_272:
setp.lt.u64	%p193, %rd162, %rd356;
@%p193 bra BB142_275;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd356;
bra.uni BB142_275;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
.local .align 8 .b8 __local_depot143[72];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<486>;
.reg .b16 %rs<59>;
.reg .b32 %r<167>;
.reg .f64 %fd<837>;
.reg .b64 %rd<893>;


mov.u64 %rd892, __local_depot143;
cvta.local.u64 %SP, %rd892;
ld.param.v2.u32 {%r41, %r42}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r43, %r44}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd408, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd407, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd406, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd404, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd403, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd410, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+72];
cvta.to.global.u64 %rd1, %rd410;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p42, %r1, 0;
mov.u64 %rd411, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE;
cvta.shared.u64 %rd412, %rd411;
setp.eq.s64	%p43, %rd412, 0;
or.pred %p44, %p42, %p43;
@%p44 bra BB143_2;

cvt.s64.s32	%rd413, %r43;
mov.u32 %r47, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE], %r47;
mov.u64 %rd414, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd415, %rd414;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd415;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16], %rd413;

BB143_2:
bar.sync 0;
mov.u32 %r48, %ctaid.x;
add.s32 %r49, %r48, %r42;
cvt.s64.s32	%rd416, %r49;
mul.lo.s64 %rd417, %rd416, %rd406;
min.s64 %rd7, %rd408, %rd416;
add.s64 %rd418, %rd7, %rd417;
setp.lt.s64	%p45, %rd416, %rd408;
selp.u64	%rd419, 1, 0, %p45;
add.s64 %rd420, %rd419, %rd406;
add.s64 %rd421, %rd420, %rd418;
mul.lo.s64 %rd8, %rd418, %rd407;
mul.lo.s64 %rd422, %rd421, %rd407;
min.s64 %rd423, %rd422, %rd404;
shl.b64 %rd424, %rd423, 3;
add.s64 %rd9, %rd403, %rd424;
cvta.to.global.u64 %rd425, %rd403;
shl.b64 %rd426, %rd8, 3;
add.s64 %rd789, %rd425, %rd426;
add.s64 %rd782, %rd403, %rd426;
add.s64 %rd773, %rd1, %rd426;
setp.eq.s32	%p46, %r49, 0;
@%p46 bra BB143_382;

ld.param.u64 %rd729, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
cvta.to.global.u64 %rd427, %rd729;
add.s32 %r52, %r49, -1;
mul.wide.s32 %rd428, %r52, 8;
add.s64 %rd429, %rd427, %rd428;
ld.global.f64 %fd785, [%rd429];
bar.sync 0;
@%p42 bra BB143_24;

ld.shared.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd732, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd739, %rd732;
setp.eq.s64	%p48, %rd13, %rd739;
mov.u64 %rd737, %rd13;
@%p48 bra BB143_8;

mov.u64 %rd738, %rd737;

BB143_6:
mov.u64 %rd734, %rd739;
mov.u64 %rd737, %rd738;
mov.u64 %rd738, %rd734;
ld.shared.u8 %rs27, [%rd732];
and.b16 %rs28, %rs27, 1;
setp.eq.b16	%p49, %rs28, 1;
not.pred %p50, %p49;
ld.shared.u64 %rd18, [%rd732];
setp.lt.u64	%p51, %rd18, 18432;
or.pred %p52, %p50, %p51;
@!%p52 bra BB143_8;
bra.uni BB143_7;

BB143_7:
shr.u64 %rd432, %rd18, 1;
add.s64 %rd433, %rd732, %rd432;
add.s64 %rd732, %rd433, 16;
add.s64 %rd434, %rd738, %rd432;
add.s64 %rd739, %rd434, 16;
setp.ne.s64	%p53, %rd739, %rd13;
mov.u64 %rd737, %rd738;
@%p53 bra BB143_6;

BB143_8:
setp.eq.s64	%p55, %rd737, %rd13;
mov.pred %p484, 0;
@%p55 bra BB143_10;

ld.u64 %rd436, [%rd737];
shr.u64 %rd437, %rd436, 1;
add.s64 %rd438, %rd737, %rd437;
add.s64 %rd743, %rd438, 16;
setp.ne.s64	%p484, %rd743, %rd13;

BB143_10:
@%p484 bra BB143_16;
bra.uni BB143_11;

BB143_16:
ld.u64 %rd29, [%rd743];
and.b64 %rd453, %rd29, -32;
setp.eq.s64	%p59, %rd453, 18432;
cvt.u16.u64	%rs57, %rd29;
@%p59 bra BB143_19;

add.s64 %rd30, %rd743, 16;
ld.u64 %rd454, [%rd743+9232];
and.b64 %rd455, %rd454, 1;
add.s64 %rd456, %rd29, -18464;
and.b64 %rd457, %rd456, -2;
or.b64 %rd458, %rd455, %rd457;
st.u64 [%rd743+9232], %rd458;
st.u64 [%rd743+9240], %rd743;
cvt.u16.u64	%rs30, %rd456;
or.b16 %rs31, %rs30, 1;
and.b64 %rd459, %rd29, 1;
or.b64 %rd460, %rd459, 18432;
st.u64 [%rd743], %rd460;
st.u8 [%rd743+9232], %rs31;
ld.u64 %rd461, [%rd743+9232];
shr.u64 %rd31, %rd461, 1;
add.s64 %rd462, %rd31, %rd30;
add.s64 %rd463, %rd462, 9232;
ld.shared.u64 %rd464, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p60, %rd463, %rd464;
cvt.u16.u64	%rs32, %rd29;
and.b16 %rs57, %rs32, 1;
@%p60 bra BB143_19;

add.s64 %rd465, %rd30, 9216;
st.u64 [%rd462+9240], %rd465;
ld.u8 %rs57, [%rd743];

BB143_19:
and.b16 %rs33, %rs57, 254;
st.u8 [%rd743], %rs33;
bra.uni BB143_20;

BB143_382:
sub.s64 %rd577, %rd9, %rd782;
setp.lt.s64	%p265, %rd577, 1;
@%p265 bra BB143_764;

ld.global.f64 %fd834, [%rd789];
bar.sync 0;
@%p42 bra BB143_385;

st.global.f64 [%rd773], %fd834;

BB143_385:
setp.eq.s32	%p21, %r1, 0;
bar.sync 0;
@!%p21 bra BB143_406;
bra.uni BB143_386;

BB143_386:
ld.shared.u64 %rd206, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
mov.u64 %rd812, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd819, %rd812;
setp.eq.s64	%p267, %rd206, %rd819;
mov.u64 %rd817, %rd206;
@%p267 bra BB143_390;

mov.u64 %rd818, %rd817;

BB143_388:
mov.u64 %rd814, %rd819;
mov.u64 %rd817, %rd818;
mov.u64 %rd818, %rd814;
ld.shared.u8 %rs42, [%rd812];
and.b16 %rs43, %rs42, 1;
setp.eq.b16	%p268, %rs43, 1;
not.pred %p269, %p268;
ld.shared.u64 %rd211, [%rd812];
setp.lt.u64	%p270, %rd211, 18432;
or.pred %p271, %p269, %p270;
@!%p271 bra BB143_390;
bra.uni BB143_389;

BB143_389:
shr.u64 %rd580, %rd211, 1;
add.s64 %rd581, %rd812, %rd580;
add.s64 %rd812, %rd581, 16;
add.s64 %rd582, %rd818, %rd580;
add.s64 %rd819, %rd582, 16;
setp.ne.s64	%p272, %rd819, %rd206;
mov.u64 %rd817, %rd818;
@%p272 bra BB143_388;

BB143_390:
setp.eq.s64	%p274, %rd817, %rd206;
mov.pred %p485, 0;
@%p274 bra BB143_392;

ld.u64 %rd584, [%rd817];
shr.u64 %rd585, %rd584, 1;
add.s64 %rd586, %rd817, %rd585;
add.s64 %rd823, %rd586, 16;
setp.ne.s64	%p485, %rd823, %rd206;

BB143_392:
@%p485 bra BB143_398;
bra.uni BB143_393;

BB143_398:
ld.u64 %rd222, [%rd823];
and.b64 %rd601, %rd222, -32;
setp.eq.s64	%p278, %rd601, 18432;
cvt.u16.u64	%rs58, %rd222;
@%p278 bra BB143_401;

add.s64 %rd223, %rd823, 16;
ld.u64 %rd602, [%rd823+9232];
and.b64 %rd603, %rd602, 1;
add.s64 %rd604, %rd222, -18464;
and.b64 %rd605, %rd604, -2;
or.b64 %rd606, %rd603, %rd605;
st.u64 [%rd823+9232], %rd606;
st.u64 [%rd823+9240], %rd823;
cvt.u16.u64	%rs45, %rd604;
or.b16 %rs46, %rs45, 1;
and.b64 %rd607, %rd222, 1;
or.b64 %rd608, %rd607, 18432;
st.u64 [%rd823], %rd608;
st.u8 [%rd823+9232], %rs46;
ld.u64 %rd609, [%rd823+9232];
shr.u64 %rd224, %rd609, 1;
add.s64 %rd610, %rd224, %rd223;
add.s64 %rd611, %rd610, 9232;
ld.shared.u64 %rd612, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p279, %rd611, %rd612;
cvt.u16.u64	%rs47, %rd222;
and.b16 %rs58, %rs47, 1;
@%p279 bra BB143_401;

add.s64 %rd613, %rd223, 9216;
st.u64 [%rd610+9240], %rd613;
ld.u8 %rs58, [%rd823];

BB143_401:
and.b16 %rs48, %rs58, 254;
st.u8 [%rd823], %rs48;
bra.uni BB143_402;

BB143_11:
mov.u64 %rd440, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd441, %rd440;
sub.s64 %rd442, %rd13, %rd441;
add.s64 %rd443, %rd442, 9232;
ld.shared.u64 %rd444, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p56, %rd443, %rd444;
mov.u64 %rd741, -1;
mov.u64 %rd742, %rd13;
@%p56 bra BB143_13;

add.s64 %rd24, %rd13, 9232;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd24;
mov.u64 %rd741, %rd24;
mov.u64 %rd742, %rd24;

BB143_13:
mov.u64 %rd25, %rd742;
setp.eq.s64	%p57, %rd741, -1;
@%p57 bra BB143_15;

mov.u64 %rd445, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd446, %rd445;
sub.s64 %rd447, %rd13, %rd446;
add.s64 %rd448, %rd445, %rd447;
ld.shared.u64 %rd449, [%rd448];
and.b64 %rd450, %rd449, 1;
or.b64 %rd451, %rd450, 18432;
st.shared.u64 [%rd448], %rd451;
st.shared.u64 [%rd448+8], %rd737;
mov.u16 %rs29, 0;
st.shared.u8 [%rd448], %rs29;

BB143_15:
mov.u64 %rd743, %rd13;
setp.eq.s64	%p58, %rd13, %rd25;
mov.u64 %rd744, 0;
@%p58 bra BB143_21;

BB143_20:
add.s64 %rd744, %rd743, 16;

BB143_21:
mov.u64 %rd745, %rd744;
setp.ne.s64	%p61, %rd744, 0;
@%p61 bra BB143_23;

mov.u64 %rd467, 9216;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd467;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd745, [retval0+0];


	}

BB143_23:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd745;

BB143_24:
bar.sync 0;
ld.shared.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd38; 
selp.u32 %r53, 1, 0, p; 
} 


	setp.eq.s32	%p62, %r53, 0;
sub.s64 %rd39, %rd9, %rd782;
@%p62 bra BB143_195;

setp.lt.s64	%p63, %rd39, 1;
@%p63 bra BB143_365;

mov.u64 %rd469, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd470, %rd469;
sub.s64 %rd471, %rd38, %rd470;
add.s64 %rd40, %rd469, %rd471;
mov.u64 %rd746, %rd782;
cvt.s64.s32	%rd43, %r1;
mul.wide.s32 %rd472, %r1, 8;
add.s64 %rd44, %rd40, %rd472;
mul.wide.s32 %rd45, %r1, -9;
mul.lo.s32 %r54, %r1, 9;
mul.wide.s32 %rd473, %r54, 8;
add.s64 %rd46, %rd40, %rd473;
add.u64 %rd474, %SP, 0;
cvta.to.local.u64 %rd47, %rd474;
add.s64 %rd48, %rd47, 8;
add.s32 %r55, %r1, 128;
cvt.s64.s32	%rd49, %r55;
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd50, %r56;
add.s32 %r57, %r1, 384;
cvt.s64.s32	%rd51, %r57;
add.s32 %r58, %r1, 512;
cvt.s64.s32	%rd52, %r58;
add.s32 %r59, %r1, 640;
cvt.s64.s32	%rd53, %r59;
add.s32 %r60, %r1, 768;
cvt.s64.s32	%rd54, %r60;
add.s32 %r61, %r1, 896;
cvt.s64.s32	%rd55, %r61;
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd56, %r62;
add.s32 %r3, %r1, -2;

BB143_27:
mov.f64 %fd2, %fd785;
mov.u64 %rd784, %rd789;
mov.u64 %rd59, %rd784;
mov.u64 %rd777, %rd782;
mov.u64 %rd58, %rd777;
mov.u64 %rd770, %rd773;
mov.u64 %rd60, %rd770;
mov.u64 %rd57, %rd746;
sub.s64 %rd475, %rd57, %rd9;
shr.u64 %rd476, %rd475, 3;
neg.s64 %rd477, %rd476;
cvt.u32.u64	%r63, %rd477;
mov.u32 %r64, 1152;
min.s32 %r4, %r63, %r64;
setp.eq.s32	%p64, %r4, 1152;
@%p64 bra BB143_51;
bra.uni BB143_28;

BB143_51:
shl.b64 %rd484, %rd43, 3;
add.s64 %rd485, %rd59, %rd484;
ld.global.f64 %fd321, [%rd485];
ld.global.f64 %fd322, [%rd485+1024];
ld.global.f64 %fd323, [%rd485+2048];
ld.global.f64 %fd324, [%rd485+3072];
ld.global.f64 %fd325, [%rd485+4096];
ld.global.f64 %fd326, [%rd485+5120];
ld.global.f64 %fd327, [%rd485+6144];
ld.global.f64 %fd328, [%rd485+7168];
ld.global.f64 %fd329, [%rd485+8192];
st.shared.f64 [%rd44], %fd321;
st.shared.f64 [%rd44+1024], %fd322;
st.shared.f64 [%rd44+2048], %fd323;
st.shared.f64 [%rd44+3072], %fd324;
st.shared.f64 [%rd44+4096], %fd325;
st.shared.f64 [%rd44+5120], %fd326;
st.shared.f64 [%rd44+6144], %fd327;
st.shared.f64 [%rd44+7168], %fd328;
st.shared.f64 [%rd44+8192], %fd329;
mov.u64 %rd749, 1152;
bra.uni BB143_52;

BB143_28:
cvt.s64.s32	%rd749, %r4;
setp.lt.s32	%p65, %r4, 1;
@%p65 bra BB143_52;

shl.b64 %rd478, %rd749, 3;
add.s64 %rd62, %rd58, %rd478;
mov.u64 %rd748, %rd40;
mov.u64 %rd747, %rd58;
mov.u64 %rd781, %rd58;
mov.u64 %rd788, %rd59;

BB143_30:
mov.u64 %rd68, %rd788;
mov.u64 %rd67, %rd781;
mov.u64 %rd65, %rd747;
sub.s64 %rd479, %rd65, %rd62;
shr.s64 %rd480, %rd479, 3;
neg.s64 %rd69, %rd480;
setp.gt.s64	%p66, %rd69, 1151;
shl.b64 %rd481, %rd43, 3;
add.s64 %rd70, %rd68, %rd481;
add.s64 %rd71, %rd748, %rd481;
@%p66 bra BB143_49;
bra.uni BB143_31;

BB143_49:
ld.global.f64 %fd312, [%rd70];
ld.global.f64 %fd313, [%rd70+1024];
ld.global.f64 %fd314, [%rd70+2048];
ld.global.f64 %fd315, [%rd70+3072];
ld.global.f64 %fd316, [%rd70+4096];
ld.global.f64 %fd317, [%rd70+5120];
ld.global.f64 %fd318, [%rd70+6144];
ld.global.f64 %fd319, [%rd70+7168];
ld.global.f64 %fd320, [%rd70+8192];
st.shared.f64 [%rd71], %fd312;
st.shared.f64 [%rd71+1024], %fd313;
st.shared.f64 [%rd71+2048], %fd314;
st.shared.f64 [%rd71+3072], %fd315;
st.shared.f64 [%rd71+4096], %fd316;
st.shared.f64 [%rd71+5120], %fd317;
st.shared.f64 [%rd71+6144], %fd318;
st.shared.f64 [%rd71+7168], %fd319;
st.shared.f64 [%rd71+8192], %fd320;
bra.uni BB143_50;

BB143_31:
setp.ge.s64	%p67, %rd43, %rd69;
@%p67 bra BB143_33;

ld.global.f64 %fd303, [%rd70];
st.shared.f64 [%rd71], %fd303;

BB143_33:
setp.ge.s64	%p68, %rd49, %rd69;
@%p68 bra BB143_35;

ld.global.f64 %fd304, [%rd70+1024];
st.shared.f64 [%rd71+1024], %fd304;

BB143_35:
setp.ge.s64	%p69, %rd50, %rd69;
@%p69 bra BB143_37;

ld.global.f64 %fd305, [%rd70+2048];
st.shared.f64 [%rd71+2048], %fd305;

BB143_37:
setp.ge.s64	%p70, %rd51, %rd69;
@%p70 bra BB143_39;

ld.global.f64 %fd306, [%rd70+3072];
st.shared.f64 [%rd71+3072], %fd306;

BB143_39:
setp.ge.s64	%p71, %rd52, %rd69;
@%p71 bra BB143_41;

ld.global.f64 %fd307, [%rd70+4096];
st.shared.f64 [%rd71+4096], %fd307;

BB143_41:
setp.ge.s64	%p72, %rd53, %rd69;
@%p72 bra BB143_43;

ld.global.f64 %fd308, [%rd70+5120];
st.shared.f64 [%rd71+5120], %fd308;

BB143_43:
setp.ge.s64	%p73, %rd54, %rd69;
@%p73 bra BB143_45;

ld.global.f64 %fd309, [%rd70+6144];
st.shared.f64 [%rd71+6144], %fd309;

BB143_45:
setp.ge.s64	%p74, %rd55, %rd69;
@%p74 bra BB143_47;

ld.global.f64 %fd310, [%rd70+7168];
st.shared.f64 [%rd71+7168], %fd310;

BB143_47:
setp.ge.s64	%p75, %rd56, %rd69;
@%p75 bra BB143_50;

ld.global.f64 %fd311, [%rd70+8192];
st.shared.f64 [%rd71+8192], %fd311;

BB143_50:
add.s64 %rd72, %rd68, 9216;
add.s64 %rd748, %rd748, 9216;
add.s64 %rd747, %rd67, 9216;
mov.u64 %rd74, %rd747;
sub.s64 %rd482, %rd62, %rd747;
setp.gt.s64	%p76, %rd482, 0;
mov.u64 %rd781, %rd74;
mov.u64 %rd788, %rd72;
@%p76 bra BB143_30;

BB143_52:
bar.sync 0;
shl.b64 %rd486, %rd749, 3;
add.s64 %rd77, %rd38, %rd486;
and.b64 %rd487, %rd749, 2305843009213693951;
cvt.u32.u64	%r5, %rd749;
add.s64 %rd488, %rd487, %rd45;
cvt.u32.u64	%r65, %rd488;
mov.u32 %r66, 9;
min.s32 %r6, %r65, %r66;
mov.u32 %r67, 0;
max.s32 %r7, %r6, %r67;
setp.gt.u32	%p77, %r7, 8;
@%p77 bra BB143_71;
bra.uni BB143_53;

BB143_71:
ld.shared.f64 %fd339, [%rd46];
ld.shared.f64 %fd340, [%rd46+8];
ld.shared.f64 %fd341, [%rd46+16];
ld.shared.f64 %fd342, [%rd46+24];
ld.shared.f64 %fd343, [%rd46+32];
ld.shared.f64 %fd344, [%rd46+40];
ld.shared.f64 %fd345, [%rd46+48];
ld.shared.f64 %fd346, [%rd46+56];
ld.shared.f64 %fd347, [%rd46+64];
st.local.f64 [%rd47], %fd339;
st.local.f64 [%rd47+8], %fd340;
st.local.f64 [%rd47+16], %fd341;
st.local.f64 [%rd47+24], %fd342;
st.local.f64 [%rd47+32], %fd343;
st.local.f64 [%rd47+40], %fd344;
st.local.f64 [%rd47+48], %fd345;
st.local.f64 [%rd47+56], %fd346;
st.local.f64 [%rd47+64], %fd347;
bra.uni BB143_72;

BB143_53:
setp.lt.s32	%p78, %r6, 1;
mov.u64 %rd764, %rd47;
@%p78 bra BB143_55;

ld.shared.f64 %fd330, [%rd46];
st.local.f64 [%rd47], %fd330;
mov.u64 %rd764, %rd48;

BB143_55:
mov.u64 %rd750, %rd764;
mov.u64 %rd763, %rd750;
setp.lt.s32	%p79, %r7, 2;
@%p79 bra BB143_57;

ld.shared.f64 %fd331, [%rd46+8];
st.local.f64 [%rd763], %fd331;
add.s64 %rd763, %rd763, 8;

BB143_57:
mov.u64 %rd762, %rd763;
setp.lt.s32	%p80, %r7, 3;
@%p80 bra BB143_59;

ld.shared.f64 %fd332, [%rd46+16];
st.local.f64 [%rd762], %fd332;
add.s64 %rd762, %rd762, 8;

BB143_59:
mov.u64 %rd761, %rd762;
setp.lt.s32	%p81, %r7, 4;
@%p81 bra BB143_61;

ld.shared.f64 %fd333, [%rd46+24];
st.local.f64 [%rd761], %fd333;
add.s64 %rd761, %rd761, 8;

BB143_61:
mov.u64 %rd760, %rd761;
setp.lt.s32	%p82, %r7, 5;
@%p82 bra BB143_63;

ld.shared.f64 %fd334, [%rd46+32];
st.local.f64 [%rd760], %fd334;
add.s64 %rd760, %rd760, 8;

BB143_63:
mov.u64 %rd759, %rd760;
setp.lt.s32	%p83, %r7, 6;
@%p83 bra BB143_65;

ld.shared.f64 %fd335, [%rd46+40];
st.local.f64 [%rd759], %fd335;
add.s64 %rd759, %rd759, 8;

BB143_65:
mov.u64 %rd758, %rd759;
setp.lt.s32	%p84, %r7, 7;
@%p84 bra BB143_67;

ld.shared.f64 %fd336, [%rd46+48];
st.local.f64 [%rd758], %fd336;
add.s64 %rd758, %rd758, 8;

BB143_67:
mov.u64 %rd757, %rd758;
setp.lt.s32	%p85, %r7, 8;
@%p85 bra BB143_69;

ld.shared.f64 %fd337, [%rd46+56];
st.local.f64 [%rd757], %fd337;
add.s64 %rd757, %rd757, 8;

BB143_69:
setp.lt.s32	%p86, %r7, 9;
@%p86 bra BB143_72;

ld.shared.f64 %fd338, [%rd46+64];
st.local.f64 [%rd757], %fd338;

BB143_72:
setp.eq.s32	%p87, %r7, 0;
@%p87 bra BB143_89;

ld.local.f64 %fd741, [%rd47];
mul.wide.u32 %rd490, %r7, 8;
add.s64 %rd491, %rd490, 34359738360;
shr.u64 %rd492, %rd491, 3;
cvt.u32.u64	%r8, %rd492;
setp.lt.s32	%p88, %r8, 1;
@%p88 bra BB143_75;

ld.local.f64 %fd349, [%rd47+8];
mul.f64 %fd741, %fd741, %fd349;

BB143_75:
setp.lt.s32	%p89, %r8, 2;
@%p89 bra BB143_77;

ld.local.f64 %fd350, [%rd47+16];
mul.f64 %fd741, %fd741, %fd350;

BB143_77:
setp.lt.s32	%p90, %r8, 3;
@%p90 bra BB143_79;

ld.local.f64 %fd351, [%rd47+24];
mul.f64 %fd741, %fd741, %fd351;

BB143_79:
setp.lt.s32	%p91, %r8, 4;
@%p91 bra BB143_81;

ld.local.f64 %fd352, [%rd47+32];
mul.f64 %fd741, %fd741, %fd352;

BB143_81:
setp.lt.s32	%p92, %r8, 5;
@%p92 bra BB143_83;

ld.local.f64 %fd353, [%rd47+40];
mul.f64 %fd741, %fd741, %fd353;

BB143_83:
setp.lt.s32	%p93, %r8, 6;
@%p93 bra BB143_85;

ld.local.f64 %fd354, [%rd47+48];
mul.f64 %fd741, %fd741, %fd354;

BB143_85:
setp.lt.s32	%p94, %r8, 7;
@%p94 bra BB143_87;

ld.local.f64 %fd355, [%rd47+56];
mul.f64 %fd741, %fd741, %fd355;

BB143_87:
setp.lt.s32	%p95, %r8, 8;
@%p95 bra BB143_89;

ld.local.f64 %fd356, [%rd47+64];
mul.f64 %fd741, %fd741, %fd356;

BB143_89:
bar.sync 0;
@%p87 bra BB143_91;

st.shared.f64 [%rd44], %fd741;

BB143_91:
bar.sync 0;
setp.gt.s32	%p97, %r5, 1151;
mov.u32 %r163, 128;
@%p97 bra BB143_93;

add.s32 %r69, %r5, 8;
mul.hi.s32 %r70, %r69, 954437177;
shr.u32 %r71, %r70, 31;
shr.s32 %r72, %r70, 1;
add.s32 %r163, %r72, %r71;

BB143_93:
setp.eq.s32	%p98, %r163, 128;
@%p98 bra BB143_131;
bra.uni BB143_94;

BB143_131:
@%p42 bra BB143_133;

ld.shared.f64 %fd366, [%rd40];
mul.f64 %fd367, %fd2, %fd366;
st.shared.f64 [%rd40], %fd367;

BB143_133:
setp.lt.s32	%p10, %r1, 1;
ld.shared.f64 %fd740, [%rd44];
bar.sync 0;
@%p10 bra BB143_135;

ld.shared.f64 %fd368, [%rd44+-8];
mul.f64 %fd740, %fd740, %fd368;

BB143_135:
bar.sync 0;
st.shared.f64 [%rd44], %fd740;
bar.sync 0;
setp.lt.s32	%p128, %r1, 2;
@%p128 bra BB143_137;

ld.shared.f64 %fd369, [%rd44+-16];
mul.f64 %fd740, %fd740, %fd369;

BB143_137:
bar.sync 0;
st.shared.f64 [%rd44], %fd740;
bar.sync 0;
setp.lt.s32	%p129, %r1, 4;
@%p129 bra BB143_139;

ld.shared.f64 %fd370, [%rd44+-32];
mul.f64 %fd740, %fd740, %fd370;

BB143_139:
bar.sync 0;
st.shared.f64 [%rd44], %fd740;
bar.sync 0;
setp.lt.s32	%p130, %r1, 8;
@%p130 bra BB143_141;

ld.shared.f64 %fd371, [%rd44+-64];
mul.f64 %fd740, %fd740, %fd371;

BB143_141:
bar.sync 0;
st.shared.f64 [%rd44], %fd740;
bar.sync 0;
setp.lt.s32	%p131, %r1, 16;
@%p131 bra BB143_143;

ld.shared.f64 %fd372, [%rd44+-128];
mul.f64 %fd740, %fd740, %fd372;

BB143_143:
bar.sync 0;
st.shared.f64 [%rd44], %fd740;
bar.sync 0;
setp.lt.s32	%p132, %r1, 32;
@%p132 bra BB143_145;

ld.shared.f64 %fd373, [%rd44+-256];
mul.f64 %fd740, %fd740, %fd373;

BB143_145:
bar.sync 0;
st.shared.f64 [%rd44], %fd740;
bar.sync 0;
setp.lt.s32	%p133, %r1, 64;
@%p133 bra BB143_147;

ld.shared.f64 %fd374, [%rd44+-512];
mul.f64 %fd740, %fd740, %fd374;

BB143_147:
bar.sync 0;
st.shared.f64 [%rd44], %fd740;
bar.sync 0;
ld.shared.f64 %fd786, [%rd40+1016];
setp.eq.s32	%p134, %r1, 0;
mov.f64 %fd776, %fd2;
@%p134 bra BB143_149;

ld.shared.f64 %fd776, [%rd44+-8];

BB143_149:
bar.sync 0;
st.shared.f64 [%rd44], %fd776;
bar.sync 0;
bra.uni BB143_150;

BB143_94:
@%p42 bra BB143_96;

ld.shared.f64 %fd357, [%rd40];
mul.f64 %fd358, %fd2, %fd357;
st.shared.f64 [%rd40], %fd358;

BB143_96:
setp.ge.s32	%p100, %r1, %r163;
mov.f64 %fd784, %fd2;
@%p100 bra BB143_98;

ld.shared.f64 %fd20, [%rd44];
mov.f64 %fd784, %fd20;

BB143_98:
mov.f64 %fd749, %fd784;
mov.f64 %fd783, %fd749;
bar.sync 0;
setp.le.s32	%p101, %r1, %r163;
setp.gt.s32	%p102, %r1, 0;
and.pred %p103, %p101, %p102;
@!%p103 bra BB143_100;
bra.uni BB143_99;

BB143_99:
ld.shared.f64 %fd359, [%rd44+-8];
mul.f64 %fd783, %fd783, %fd359;

BB143_100:
mov.f64 %fd782, %fd783;
bar.sync 0;
@%p100 bra BB143_102;

st.shared.f64 [%rd44], %fd782;

BB143_102:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
setp.lt.s32	%p105, %r3, %r163;
and.pred %p106, %p105, %p3;
@!%p106 bra BB143_104;
bra.uni BB143_103;

BB143_103:
ld.shared.f64 %fd360, [%rd44+-16];
mul.f64 %fd782, %fd782, %fd360;

BB143_104:
mov.f64 %fd781, %fd782;
bar.sync 0;
@%p100 bra BB143_106;

st.shared.f64 [%rd44], %fd781;

BB143_106:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r73, %r3, -2;
setp.lt.s32	%p108, %r73, %r163;
and.pred %p109, %p108, %p4;
@!%p109 bra BB143_108;
bra.uni BB143_107;

BB143_107:
ld.shared.f64 %fd361, [%rd44+-32];
mul.f64 %fd781, %fd781, %fd361;

BB143_108:
mov.f64 %fd780, %fd781;
bar.sync 0;
@%p100 bra BB143_110;

st.shared.f64 [%rd44], %fd780;

BB143_110:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r74, %r3, -6;
setp.lt.s32	%p111, %r74, %r163;
and.pred %p112, %p111, %p5;
@!%p112 bra BB143_112;
bra.uni BB143_111;

BB143_111:
ld.shared.f64 %fd362, [%rd44+-64];
mul.f64 %fd780, %fd780, %fd362;

BB143_112:
mov.f64 %fd779, %fd780;
bar.sync 0;
@%p100 bra BB143_114;

st.shared.f64 [%rd44], %fd779;

BB143_114:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r75, %r3, -14;
setp.lt.s32	%p114, %r75, %r163;
and.pred %p115, %p114, %p6;
@!%p115 bra BB143_116;
bra.uni BB143_115;

BB143_115:
ld.shared.f64 %fd363, [%rd44+-128];
mul.f64 %fd779, %fd779, %fd363;

BB143_116:
mov.f64 %fd778, %fd779;
bar.sync 0;
@%p100 bra BB143_118;

st.shared.f64 [%rd44], %fd778;

BB143_118:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r76, %r3, -30;
setp.lt.s32	%p117, %r76, %r163;
and.pred %p118, %p117, %p7;
@!%p118 bra BB143_120;
bra.uni BB143_119;

BB143_119:
ld.shared.f64 %fd364, [%rd44+-256];
mul.f64 %fd778, %fd778, %fd364;

BB143_120:
mov.f64 %fd777, %fd778;
bar.sync 0;
@%p100 bra BB143_122;

st.shared.f64 [%rd44], %fd777;

BB143_122:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r77, %r3, -62;
setp.lt.s32	%p120, %r77, %r163;
and.pred %p121, %p120, %p8;
@!%p121 bra BB143_124;
bra.uni BB143_123;

BB143_123:
ld.shared.f64 %fd365, [%rd44+-512];
mul.f64 %fd777, %fd777, %fd365;

BB143_124:
bar.sync 0;
@%p100 bra BB143_126;

st.shared.f64 [%rd44], %fd777;

BB143_126:
setp.lt.s32	%p9, %r1, %r163;
bar.sync 0;
add.s32 %r78, %r163, -1;
mul.wide.s32 %rd493, %r78, 8;
add.s64 %rd494, %rd40, %rd493;
ld.shared.f64 %fd786, [%rd494];
not.pred %p123, %p9;
setp.eq.s32	%p124, %r1, 0;
or.pred %p125, %p124, %p123;
selp.f64	%fd739, %fd2, %fd777, %p9;
@%p125 bra BB143_128;

ld.shared.f64 %fd739, [%rd44+-8];

BB143_128:
bar.sync 0;
@%p100 bra BB143_130;

st.shared.f64 [%rd44], %fd739;

BB143_130:
bar.sync 0;

BB143_150:
mov.f64 %fd785, %fd786;
@%p87 bra BB143_152;

ld.shared.f64 %fd741, [%rd44];

BB143_152:
bar.sync 0;
mul.wide.s32 %rd495, %r7, 8;
add.s64 %rd96, %rd47, %rd495;
setp.ge.u64	%p136, %rd47, %rd96;
@%p136 bra BB143_154;

ld.local.f64 %fd375, [%rd47];
mul.f64 %fd741, %fd741, %fd375;
st.shared.f64 [%rd46], %fd741;

BB143_154:
setp.ge.u64	%p137, %rd48, %rd96;
@%p137 bra BB143_156;

ld.local.f64 %fd376, [%rd47+8];
mul.f64 %fd741, %fd741, %fd376;
st.shared.f64 [%rd46+8], %fd741;

BB143_156:
add.s64 %rd496, %rd48, 8;
setp.ge.u64	%p138, %rd496, %rd96;
@%p138 bra BB143_158;

ld.local.f64 %fd377, [%rd47+16];
mul.f64 %fd741, %fd741, %fd377;
st.shared.f64 [%rd46+16], %fd741;

BB143_158:
add.s64 %rd497, %rd48, 16;
setp.ge.u64	%p139, %rd497, %rd96;
@%p139 bra BB143_160;

ld.local.f64 %fd378, [%rd47+24];
mul.f64 %fd741, %fd741, %fd378;
st.shared.f64 [%rd46+24], %fd741;

BB143_160:
add.s64 %rd498, %rd48, 24;
setp.ge.u64	%p140, %rd498, %rd96;
@%p140 bra BB143_162;

ld.local.f64 %fd379, [%rd47+32];
mul.f64 %fd741, %fd741, %fd379;
st.shared.f64 [%rd46+32], %fd741;

BB143_162:
add.s64 %rd499, %rd48, 32;
setp.ge.u64	%p141, %rd499, %rd96;
@%p141 bra BB143_164;

ld.local.f64 %fd380, [%rd47+40];
mul.f64 %fd741, %fd741, %fd380;
st.shared.f64 [%rd46+40], %fd741;

BB143_164:
add.s64 %rd500, %rd48, 40;
setp.ge.u64	%p142, %rd500, %rd96;
@%p142 bra BB143_166;

ld.local.f64 %fd381, [%rd47+48];
mul.f64 %fd741, %fd741, %fd381;
st.shared.f64 [%rd46+48], %fd741;

BB143_166:
add.s64 %rd501, %rd48, 48;
setp.ge.u64	%p143, %rd501, %rd96;
@%p143 bra BB143_168;

ld.local.f64 %fd382, [%rd47+56];
mul.f64 %fd741, %fd741, %fd382;
st.shared.f64 [%rd46+56], %fd741;

BB143_168:
add.s64 %rd502, %rd48, 56;
setp.ge.u64	%p144, %rd502, %rd96;
@%p144 bra BB143_170;

ld.local.f64 %fd383, [%rd47+64];
mul.f64 %fd384, %fd741, %fd383;
st.shared.f64 [%rd46+64], %fd384;

BB143_170:
bar.sync 0;
@%p64 bra BB143_193;
bra.uni BB143_171;

BB143_193:
shl.b64 %rd505, %rd43, 3;
add.s64 %rd506, %rd60, %rd505;
ld.shared.f64 %fd403, [%rd44];
ld.shared.f64 %fd404, [%rd44+1024];
ld.shared.f64 %fd405, [%rd44+2048];
ld.shared.f64 %fd406, [%rd44+3072];
ld.shared.f64 %fd407, [%rd44+4096];
ld.shared.f64 %fd408, [%rd44+5120];
ld.shared.f64 %fd409, [%rd44+6144];
ld.shared.f64 %fd410, [%rd44+7168];
ld.shared.f64 %fd411, [%rd44+8192];
st.global.f64 [%rd506], %fd403;
st.global.f64 [%rd506+1024], %fd404;
st.global.f64 [%rd506+2048], %fd405;
st.global.f64 [%rd506+3072], %fd406;
st.global.f64 [%rd506+4096], %fd407;
st.global.f64 [%rd506+5120], %fd408;
st.global.f64 [%rd506+6144], %fd409;
st.global.f64 [%rd506+7168], %fd410;
st.global.f64 [%rd506+8192], %fd411;
bra.uni BB143_194;

BB143_171:
add.s64 %rd97, %rd40, %rd486;
mov.u64 %rd766, %rd38;
mov.u64 %rd765, %rd40;
setp.ge.u64	%p145, %rd40, %rd97;
mov.u64 %rd772, %rd60;
@%p145 bra BB143_194;

BB143_172:
mov.u64 %rd102, %rd772;
sub.s64 %rd103, %rd77, %rd766;
setp.gt.s64	%p146, %rd103, 9208;
shl.b64 %rd504, %rd43, 3;
add.s64 %rd104, %rd765, %rd504;
add.s64 %rd105, %rd102, %rd504;
@%p146 bra BB143_191;
bra.uni BB143_173;

BB143_191:
ld.shared.f64 %fd394, [%rd104];
ld.shared.f64 %fd395, [%rd104+1024];
ld.shared.f64 %fd396, [%rd104+2048];
ld.shared.f64 %fd397, [%rd104+3072];
ld.shared.f64 %fd398, [%rd104+4096];
ld.shared.f64 %fd399, [%rd104+5120];
ld.shared.f64 %fd400, [%rd104+6144];
ld.shared.f64 %fd401, [%rd104+7168];
ld.shared.f64 %fd402, [%rd104+8192];
st.global.f64 [%rd105], %fd394;
st.global.f64 [%rd105+1024], %fd395;
st.global.f64 [%rd105+2048], %fd396;
st.global.f64 [%rd105+3072], %fd397;
st.global.f64 [%rd105+4096], %fd398;
st.global.f64 [%rd105+5120], %fd399;
st.global.f64 [%rd105+6144], %fd400;
st.global.f64 [%rd105+7168], %fd401;
st.global.f64 [%rd105+8192], %fd402;
bra.uni BB143_192;

BB143_173:
shr.s64 %rd106, %rd103, 3;
setp.ge.s64	%p147, %rd43, %rd106;
@%p147 bra BB143_175;

ld.shared.f64 %fd385, [%rd104];
st.global.f64 [%rd105], %fd385;

BB143_175:
setp.ge.s64	%p148, %rd49, %rd106;
@%p148 bra BB143_177;

ld.shared.f64 %fd386, [%rd104+1024];
st.global.f64 [%rd105+1024], %fd386;

BB143_177:
setp.ge.s64	%p149, %rd50, %rd106;
@%p149 bra BB143_179;

ld.shared.f64 %fd387, [%rd104+2048];
st.global.f64 [%rd105+2048], %fd387;

BB143_179:
setp.ge.s64	%p150, %rd51, %rd106;
@%p150 bra BB143_181;

ld.shared.f64 %fd388, [%rd104+3072];
st.global.f64 [%rd105+3072], %fd388;

BB143_181:
setp.ge.s64	%p151, %rd52, %rd106;
@%p151 bra BB143_183;

ld.shared.f64 %fd389, [%rd104+4096];
st.global.f64 [%rd105+4096], %fd389;

BB143_183:
setp.ge.s64	%p152, %rd53, %rd106;
@%p152 bra BB143_185;

ld.shared.f64 %fd390, [%rd104+5120];
st.global.f64 [%rd105+5120], %fd390;

BB143_185:
setp.ge.s64	%p153, %rd54, %rd106;
@%p153 bra BB143_187;

ld.shared.f64 %fd391, [%rd104+6144];
st.global.f64 [%rd105+6144], %fd391;

BB143_187:
setp.ge.s64	%p154, %rd55, %rd106;
@%p154 bra BB143_189;

ld.shared.f64 %fd392, [%rd104+7168];
st.global.f64 [%rd105+7168], %fd392;

BB143_189:
setp.ge.s64	%p155, %rd56, %rd106;
@%p155 bra BB143_192;

ld.shared.f64 %fd393, [%rd104+8192];
st.global.f64 [%rd105+8192], %fd393;

BB143_192:
add.s64 %rd765, %rd765, 9216;
add.s64 %rd766, %rd766, 9216;
add.s64 %rd109, %rd102, 9216;
setp.lt.u64	%p156, %rd765, %rd97;
mov.u64 %rd772, %rd109;
@%p156 bra BB143_172;

BB143_194:
bar.sync 0;
add.s64 %rd789, %rd59, 9216;
add.s64 %rd773, %rd60, 9216;
add.s64 %rd746, %rd58, 9216;
mov.u64 %rd782, %rd746;
sub.s64 %rd507, %rd9, %rd746;
setp.gt.s64	%p157, %rd507, 0;
@%p157 bra BB143_27;
bra.uni BB143_365;

BB143_195:
setp.lt.s64	%p158, %rd39, 1;
@%p158 bra BB143_365;

mov.u32 %r161, %ctaid.x;
mov.u64 %rd768, %rd782;
cvt.s64.s32	%rd116, %r1;
mul.wide.s32 %rd130, %r1, 8;
add.s64 %rd117, %rd38, %rd130;
mul.wide.s32 %rd118, %r1, -9;
mul.lo.s32 %r79, %r1, 9;
mul.wide.s32 %rd509, %r79, 8;
add.s64 %rd119, %rd38, %rd509;
add.u64 %rd510, %SP, 0;
cvta.to.local.u64 %rd120, %rd510;
add.s64 %rd121, %rd120, 8;
add.s32 %r80, %r1, 128;
cvt.s64.s32	%rd122, %r80;
add.s32 %r81, %r1, 256;
cvt.s64.s32	%rd123, %r81;
add.s32 %r82, %r1, 384;
cvt.s64.s32	%rd124, %r82;
add.s32 %r83, %r1, 512;
cvt.s64.s32	%rd125, %r83;
add.s32 %r84, %r1, 640;
cvt.s64.s32	%rd126, %r84;
add.s32 %r85, %r1, 768;
cvt.s64.s32	%rd127, %r85;
add.s32 %r86, %r1, 896;
cvt.s64.s32	%rd128, %r86;
add.s32 %r87, %r1, 1024;
cvt.s64.s32	%rd129, %r87;
add.s32 %r11, %r1, -2;
add.s32 %r89, %r42, %r161;
cvt.s64.s32	%rd511, %r89;
mul.lo.s64 %rd512, %rd406, %rd511;
add.s64 %rd513, %rd7, %rd512;
mul.lo.s64 %rd514, %rd407, %rd513;
add.s64 %rd131, %rd514, %rd116;
mov.u64 %rd767, 0;
mov.u64 %rd771, %rd773;
mov.u64 %rd780, %rd782;
mov.u64 %rd787, %rd789;
mov.f64 %fd774, %fd785;

BB143_197:
mov.f64 %fd77, %fd774;
mov.u64 %rd785, %rd787;
mov.u64 %rd135, %rd785;
mov.u64 %rd778, %rd780;
mov.u64 %rd134, %rd778;
mov.u64 %rd133, %rd768;
sub.s64 %rd515, %rd133, %rd9;
shr.u64 %rd516, %rd515, 3;
neg.s64 %rd517, %rd516;
cvt.u32.u64	%r90, %rd517;
mov.u32 %r91, 1152;
min.s32 %r12, %r90, %r91;
setp.eq.s32	%p159, %r12, 1152;
@%p159 bra BB143_221;
bra.uni BB143_198;

BB143_221:
shl.b64 %rd524, %rd116, 3;
add.s64 %rd525, %rd135, %rd524;
ld.global.f64 %fd430, [%rd525];
st.f64 [%rd117], %fd430;
ld.global.f64 %fd431, [%rd525+1024];
st.f64 [%rd117+1024], %fd431;
ld.global.f64 %fd432, [%rd525+2048];
st.f64 [%rd117+2048], %fd432;
ld.global.f64 %fd433, [%rd525+3072];
st.f64 [%rd117+3072], %fd433;
ld.global.f64 %fd434, [%rd525+4096];
st.f64 [%rd117+4096], %fd434;
ld.global.f64 %fd435, [%rd525+5120];
st.f64 [%rd117+5120], %fd435;
ld.global.f64 %fd436, [%rd525+6144];
st.f64 [%rd117+6144], %fd436;
ld.global.f64 %fd437, [%rd525+7168];
st.f64 [%rd117+7168], %fd437;
ld.global.f64 %fd438, [%rd525+8192];
st.f64 [%rd117+8192], %fd438;
mov.u64 %rd790, 1152;
bra.uni BB143_222;

BB143_198:
cvt.s64.s32	%rd790, %r12;
setp.lt.s32	%p160, %r12, 1;
@%p160 bra BB143_222;

shl.b64 %rd518, %rd790, 3;
add.s64 %rd138, %rd134, %rd518;
mov.u64 %rd775, %rd38;
mov.u64 %rd774, %rd134;
mov.u64 %rd779, %rd134;
mov.u64 %rd786, %rd135;

BB143_200:
mov.u64 %rd144, %rd786;
mov.u64 %rd143, %rd779;
mov.u64 %rd141, %rd774;
sub.s64 %rd519, %rd141, %rd138;
shr.s64 %rd520, %rd519, 3;
neg.s64 %rd145, %rd520;
setp.gt.s64	%p161, %rd145, 1151;
shl.b64 %rd521, %rd116, 3;
add.s64 %rd146, %rd144, %rd521;
add.s64 %rd147, %rd775, %rd521;
@%p161 bra BB143_219;
bra.uni BB143_201;

BB143_219:
ld.global.f64 %fd421, [%rd146];
st.f64 [%rd147], %fd421;
ld.global.f64 %fd422, [%rd146+1024];
st.f64 [%rd147+1024], %fd422;
ld.global.f64 %fd423, [%rd146+2048];
st.f64 [%rd147+2048], %fd423;
ld.global.f64 %fd424, [%rd146+3072];
st.f64 [%rd147+3072], %fd424;
ld.global.f64 %fd425, [%rd146+4096];
st.f64 [%rd147+4096], %fd425;
ld.global.f64 %fd426, [%rd146+5120];
st.f64 [%rd147+5120], %fd426;
ld.global.f64 %fd427, [%rd146+6144];
st.f64 [%rd147+6144], %fd427;
ld.global.f64 %fd428, [%rd146+7168];
st.f64 [%rd147+7168], %fd428;
ld.global.f64 %fd429, [%rd146+8192];
st.f64 [%rd147+8192], %fd429;
bra.uni BB143_220;

BB143_201:
setp.ge.s64	%p162, %rd116, %rd145;
@%p162 bra BB143_203;

ld.global.f64 %fd412, [%rd146];
st.f64 [%rd147], %fd412;

BB143_203:
setp.ge.s64	%p163, %rd122, %rd145;
@%p163 bra BB143_205;

ld.global.f64 %fd413, [%rd146+1024];
st.f64 [%rd147+1024], %fd413;

BB143_205:
setp.ge.s64	%p164, %rd123, %rd145;
@%p164 bra BB143_207;

ld.global.f64 %fd414, [%rd146+2048];
st.f64 [%rd147+2048], %fd414;

BB143_207:
setp.ge.s64	%p165, %rd124, %rd145;
@%p165 bra BB143_209;

ld.global.f64 %fd415, [%rd146+3072];
st.f64 [%rd147+3072], %fd415;

BB143_209:
setp.ge.s64	%p166, %rd125, %rd145;
@%p166 bra BB143_211;

ld.global.f64 %fd416, [%rd146+4096];
st.f64 [%rd147+4096], %fd416;

BB143_211:
setp.ge.s64	%p167, %rd126, %rd145;
@%p167 bra BB143_213;

ld.global.f64 %fd417, [%rd146+5120];
st.f64 [%rd147+5120], %fd417;

BB143_213:
setp.ge.s64	%p168, %rd127, %rd145;
@%p168 bra BB143_215;

ld.global.f64 %fd418, [%rd146+6144];
st.f64 [%rd147+6144], %fd418;

BB143_215:
setp.ge.s64	%p169, %rd128, %rd145;
@%p169 bra BB143_217;

ld.global.f64 %fd419, [%rd146+7168];
st.f64 [%rd147+7168], %fd419;

BB143_217:
setp.ge.s64	%p170, %rd129, %rd145;
@%p170 bra BB143_220;

ld.global.f64 %fd420, [%rd146+8192];
st.f64 [%rd147+8192], %fd420;

BB143_220:
add.s64 %rd148, %rd144, 9216;
add.s64 %rd775, %rd775, 9216;
add.s64 %rd774, %rd143, 9216;
mov.u64 %rd150, %rd774;
sub.s64 %rd522, %rd138, %rd774;
setp.gt.s64	%p171, %rd522, 0;
mov.u64 %rd779, %rd150;
mov.u64 %rd786, %rd148;
@%p171 bra BB143_200;

BB143_222:
bar.sync 0;
shl.b64 %rd526, %rd790, 3;
add.s64 %rd153, %rd38, %rd526;
and.b64 %rd527, %rd790, 2305843009213693951;
cvt.u32.u64	%r13, %rd790;
add.s64 %rd528, %rd527, %rd118;
cvt.u32.u64	%r92, %rd528;
mov.u32 %r93, 9;
min.s32 %r14, %r92, %r93;
mov.u32 %r94, 0;
max.s32 %r15, %r14, %r94;
setp.gt.u32	%p172, %r15, 8;
@%p172 bra BB143_241;
bra.uni BB143_223;

BB143_241:
ld.f64 %fd448, [%rd119];
st.local.f64 [%rd120], %fd448;
ld.f64 %fd449, [%rd119+8];
st.local.f64 [%rd120+8], %fd449;
ld.f64 %fd450, [%rd119+16];
st.local.f64 [%rd120+16], %fd450;
ld.f64 %fd451, [%rd119+24];
st.local.f64 [%rd120+24], %fd451;
ld.f64 %fd452, [%rd119+32];
st.local.f64 [%rd120+32], %fd452;
ld.f64 %fd453, [%rd119+40];
st.local.f64 [%rd120+40], %fd453;
ld.f64 %fd454, [%rd119+48];
st.local.f64 [%rd120+48], %fd454;
ld.f64 %fd455, [%rd119+56];
st.local.f64 [%rd120+56], %fd455;
ld.f64 %fd456, [%rd119+64];
st.local.f64 [%rd120+64], %fd456;
bra.uni BB143_242;

BB143_223:
setp.lt.s32	%p173, %r14, 1;
mov.u64 %rd805, %rd120;
@%p173 bra BB143_225;

ld.f64 %fd439, [%rd119];
st.local.f64 [%rd120], %fd439;
mov.u64 %rd805, %rd121;

BB143_225:
mov.u64 %rd791, %rd805;
mov.u64 %rd804, %rd791;
setp.lt.s32	%p174, %r15, 2;
@%p174 bra BB143_227;

ld.f64 %fd440, [%rd119+8];
st.local.f64 [%rd804], %fd440;
add.s64 %rd804, %rd804, 8;

BB143_227:
mov.u64 %rd803, %rd804;
setp.lt.s32	%p175, %r15, 3;
@%p175 bra BB143_229;

ld.f64 %fd441, [%rd119+16];
st.local.f64 [%rd803], %fd441;
add.s64 %rd803, %rd803, 8;

BB143_229:
mov.u64 %rd802, %rd803;
setp.lt.s32	%p176, %r15, 4;
@%p176 bra BB143_231;

ld.f64 %fd442, [%rd119+24];
st.local.f64 [%rd802], %fd442;
add.s64 %rd802, %rd802, 8;

BB143_231:
mov.u64 %rd801, %rd802;
setp.lt.s32	%p177, %r15, 5;
@%p177 bra BB143_233;

ld.f64 %fd443, [%rd119+32];
st.local.f64 [%rd801], %fd443;
add.s64 %rd801, %rd801, 8;

BB143_233:
mov.u64 %rd800, %rd801;
setp.lt.s32	%p178, %r15, 6;
@%p178 bra BB143_235;

ld.f64 %fd444, [%rd119+40];
st.local.f64 [%rd800], %fd444;
add.s64 %rd800, %rd800, 8;

BB143_235:
mov.u64 %rd799, %rd800;
setp.lt.s32	%p179, %r15, 7;
@%p179 bra BB143_237;

ld.f64 %fd445, [%rd119+48];
st.local.f64 [%rd799], %fd445;
add.s64 %rd799, %rd799, 8;

BB143_237:
mov.u64 %rd798, %rd799;
setp.lt.s32	%p180, %r15, 8;
@%p180 bra BB143_239;

ld.f64 %fd446, [%rd119+56];
st.local.f64 [%rd798], %fd446;
add.s64 %rd798, %rd798, 8;

BB143_239:
setp.lt.s32	%p181, %r15, 9;
@%p181 bra BB143_242;

ld.f64 %fd447, [%rd119+64];
st.local.f64 [%rd798], %fd447;

BB143_242:
setp.eq.s32	%p182, %r15, 0;
@%p182 bra BB143_259;

ld.local.f64 %fd787, [%rd120];
mul.wide.u32 %rd530, %r15, 8;
add.s64 %rd531, %rd530, 34359738360;
shr.u64 %rd532, %rd531, 3;
cvt.u32.u64	%r16, %rd532;
setp.lt.s32	%p183, %r16, 1;
@%p183 bra BB143_245;

ld.local.f64 %fd458, [%rd120+8];
mul.f64 %fd787, %fd787, %fd458;

BB143_245:
setp.lt.s32	%p184, %r16, 2;
@%p184 bra BB143_247;

ld.local.f64 %fd459, [%rd120+16];
mul.f64 %fd787, %fd787, %fd459;

BB143_247:
setp.lt.s32	%p185, %r16, 3;
@%p185 bra BB143_249;

ld.local.f64 %fd460, [%rd120+24];
mul.f64 %fd787, %fd787, %fd460;

BB143_249:
setp.lt.s32	%p186, %r16, 4;
@%p186 bra BB143_251;

ld.local.f64 %fd461, [%rd120+32];
mul.f64 %fd787, %fd787, %fd461;

BB143_251:
setp.lt.s32	%p187, %r16, 5;
@%p187 bra BB143_253;

ld.local.f64 %fd462, [%rd120+40];
mul.f64 %fd787, %fd787, %fd462;

BB143_253:
setp.lt.s32	%p188, %r16, 6;
@%p188 bra BB143_255;

ld.local.f64 %fd463, [%rd120+48];
mul.f64 %fd787, %fd787, %fd463;

BB143_255:
setp.lt.s32	%p189, %r16, 7;
@%p189 bra BB143_257;

ld.local.f64 %fd464, [%rd120+56];
mul.f64 %fd787, %fd787, %fd464;

BB143_257:
setp.lt.s32	%p190, %r16, 8;
@%p190 bra BB143_259;

ld.local.f64 %fd465, [%rd120+64];
mul.f64 %fd787, %fd787, %fd465;

BB143_259:
bar.sync 0;
@%p182 bra BB143_261;

st.f64 [%rd117], %fd787;

BB143_261:
bar.sync 0;
setp.gt.s32	%p192, %r13, 1151;
mov.u32 %r164, 128;
@%p192 bra BB143_263;

add.s32 %r96, %r13, 8;
mul.hi.s32 %r97, %r96, 954437177;
shr.u32 %r98, %r97, 31;
shr.s32 %r99, %r97, 1;
add.s32 %r164, %r99, %r98;

BB143_263:
setp.eq.s32	%p193, %r164, 128;
@%p193 bra BB143_301;
bra.uni BB143_264;

BB143_301:
@%p42 bra BB143_303;

ld.f64 %fd475, [%rd38];
mul.f64 %fd476, %fd77, %fd475;
st.f64 [%rd38], %fd476;

BB143_303:
setp.lt.s32	%p19, %r1, 1;
ld.f64 %fd743, [%rd117];
bar.sync 0;
@%p19 bra BB143_305;

ld.f64 %fd477, [%rd117+-8];
mul.f64 %fd743, %fd743, %fd477;

BB143_305:
bar.sync 0;
st.f64 [%rd117], %fd743;
bar.sync 0;
setp.lt.s32	%p223, %r1, 2;
@%p223 bra BB143_307;

ld.f64 %fd478, [%rd117+-16];
mul.f64 %fd743, %fd743, %fd478;

BB143_307:
bar.sync 0;
st.f64 [%rd117], %fd743;
bar.sync 0;
setp.lt.s32	%p224, %r1, 4;
@%p224 bra BB143_309;

ld.f64 %fd479, [%rd117+-32];
mul.f64 %fd743, %fd743, %fd479;

BB143_309:
bar.sync 0;
st.f64 [%rd117], %fd743;
bar.sync 0;
setp.lt.s32	%p225, %r1, 8;
@%p225 bra BB143_311;

ld.f64 %fd480, [%rd117+-64];
mul.f64 %fd743, %fd743, %fd480;

BB143_311:
bar.sync 0;
st.f64 [%rd117], %fd743;
bar.sync 0;
setp.lt.s32	%p226, %r1, 16;
@%p226 bra BB143_313;

ld.f64 %fd481, [%rd117+-128];
mul.f64 %fd743, %fd743, %fd481;

BB143_313:
bar.sync 0;
st.f64 [%rd117], %fd743;
bar.sync 0;
setp.lt.s32	%p227, %r1, 32;
@%p227 bra BB143_315;

ld.f64 %fd482, [%rd117+-256];
mul.f64 %fd743, %fd743, %fd482;

BB143_315:
bar.sync 0;
st.f64 [%rd117], %fd743;
bar.sync 0;
setp.lt.s32	%p228, %r1, 64;
@%p228 bra BB143_317;

ld.f64 %fd483, [%rd117+-512];
mul.f64 %fd743, %fd743, %fd483;

BB143_317:
bar.sync 0;
st.f64 [%rd117], %fd743;
bar.sync 0;
ld.f64 %fd775, [%rd38+1016];
setp.eq.s32	%p229, %r1, 0;
mov.f64 %fd765, %fd77;
@%p229 bra BB143_319;

ld.f64 %fd765, [%rd117+-8];

BB143_319:
bar.sync 0;
st.f64 [%rd117], %fd765;
bar.sync 0;
bra.uni BB143_320;

BB143_264:
@%p42 bra BB143_266;

ld.f64 %fd466, [%rd38];
mul.f64 %fd467, %fd77, %fd466;
st.f64 [%rd38], %fd467;

BB143_266:
setp.ge.s32	%p195, %r1, %r164;
mov.f64 %fd773, %fd77;
@%p195 bra BB143_268;

ld.f64 %fd95, [%rd117];
mov.f64 %fd773, %fd95;

BB143_268:
mov.f64 %fd758, %fd773;
mov.f64 %fd772, %fd758;
bar.sync 0;
setp.le.s32	%p196, %r1, %r164;
setp.gt.s32	%p197, %r1, 0;
and.pred %p198, %p196, %p197;
@!%p198 bra BB143_270;
bra.uni BB143_269;

BB143_269:
ld.f64 %fd468, [%rd117+-8];
mul.f64 %fd772, %fd772, %fd468;

BB143_270:
mov.f64 %fd771, %fd772;
bar.sync 0;
@%p195 bra BB143_272;

st.f64 [%rd117], %fd771;

BB143_272:
setp.gt.s32	%p12, %r1, 1;
bar.sync 0;
setp.lt.s32	%p200, %r11, %r164;
and.pred %p201, %p200, %p12;
@!%p201 bra BB143_274;
bra.uni BB143_273;

BB143_273:
ld.f64 %fd469, [%rd117+-16];
mul.f64 %fd771, %fd771, %fd469;

BB143_274:
mov.f64 %fd770, %fd771;
bar.sync 0;
@%p195 bra BB143_276;

st.f64 [%rd117], %fd770;

BB143_276:
setp.gt.s32	%p13, %r1, 3;
bar.sync 0;
add.s32 %r100, %r11, -2;
setp.lt.s32	%p203, %r100, %r164;
and.pred %p204, %p203, %p13;
@!%p204 bra BB143_278;
bra.uni BB143_277;

BB143_277:
ld.f64 %fd470, [%rd117+-32];
mul.f64 %fd770, %fd770, %fd470;

BB143_278:
mov.f64 %fd769, %fd770;
bar.sync 0;
@%p195 bra BB143_280;

st.f64 [%rd117], %fd769;

BB143_280:
setp.gt.s32	%p14, %r1, 7;
bar.sync 0;
add.s32 %r101, %r11, -6;
setp.lt.s32	%p206, %r101, %r164;
and.pred %p207, %p206, %p14;
@!%p207 bra BB143_282;
bra.uni BB143_281;

BB143_281:
ld.f64 %fd471, [%rd117+-64];
mul.f64 %fd769, %fd769, %fd471;

BB143_282:
mov.f64 %fd768, %fd769;
bar.sync 0;
@%p195 bra BB143_284;

st.f64 [%rd117], %fd768;

BB143_284:
setp.gt.s32	%p15, %r1, 15;
bar.sync 0;
add.s32 %r102, %r11, -14;
setp.lt.s32	%p209, %r102, %r164;
and.pred %p210, %p209, %p15;
@!%p210 bra BB143_286;
bra.uni BB143_285;

BB143_285:
ld.f64 %fd472, [%rd117+-128];
mul.f64 %fd768, %fd768, %fd472;

BB143_286:
mov.f64 %fd767, %fd768;
bar.sync 0;
@%p195 bra BB143_288;

st.f64 [%rd117], %fd767;

BB143_288:
setp.gt.s32	%p16, %r1, 31;
bar.sync 0;
add.s32 %r103, %r11, -30;
setp.lt.s32	%p212, %r103, %r164;
and.pred %p213, %p212, %p16;
@!%p213 bra BB143_290;
bra.uni BB143_289;

BB143_289:
ld.f64 %fd473, [%rd117+-256];
mul.f64 %fd767, %fd767, %fd473;

BB143_290:
mov.f64 %fd766, %fd767;
bar.sync 0;
@%p195 bra BB143_292;

st.f64 [%rd117], %fd766;

BB143_292:
setp.gt.s32	%p17, %r1, 63;
bar.sync 0;
add.s32 %r104, %r11, -62;
setp.lt.s32	%p215, %r104, %r164;
and.pred %p216, %p215, %p17;
@!%p216 bra BB143_294;
bra.uni BB143_293;

BB143_293:
ld.f64 %fd474, [%rd117+-512];
mul.f64 %fd766, %fd766, %fd474;

BB143_294:
bar.sync 0;
@%p195 bra BB143_296;

st.f64 [%rd117], %fd766;

BB143_296:
setp.lt.s32	%p18, %r1, %r164;
bar.sync 0;
add.s32 %r105, %r164, -1;
mul.wide.s32 %rd533, %r105, 8;
add.s64 %rd534, %rd38, %rd533;
ld.f64 %fd775, [%rd534];
not.pred %p218, %p18;
setp.eq.s32	%p219, %r1, 0;
or.pred %p220, %p219, %p218;
selp.f64	%fd742, %fd77, %fd766, %p18;
@%p220 bra BB143_298;

ld.f64 %fd742, [%rd117+-8];

BB143_298:
bar.sync 0;
@%p195 bra BB143_300;

st.f64 [%rd117], %fd742;

BB143_300:
bar.sync 0;

BB143_320:
mov.f64 %fd774, %fd775;
@%p182 bra BB143_322;

ld.f64 %fd787, [%rd117];

BB143_322:
bar.sync 0;
mul.wide.s32 %rd535, %r15, 8;
add.s64 %rd172, %rd120, %rd535;
setp.ge.u64	%p231, %rd120, %rd172;
@%p231 bra BB143_324;

ld.local.f64 %fd484, [%rd120];
mul.f64 %fd787, %fd787, %fd484;
st.f64 [%rd119], %fd787;

BB143_324:
setp.ge.u64	%p232, %rd121, %rd172;
@%p232 bra BB143_326;

ld.local.f64 %fd485, [%rd120+8];
mul.f64 %fd787, %fd787, %fd485;
st.f64 [%rd119+8], %fd787;

BB143_326:
add.s64 %rd536, %rd121, 8;
setp.ge.u64	%p233, %rd536, %rd172;
@%p233 bra BB143_328;

ld.local.f64 %fd486, [%rd120+16];
mul.f64 %fd787, %fd787, %fd486;
st.f64 [%rd119+16], %fd787;

BB143_328:
add.s64 %rd537, %rd121, 16;
setp.ge.u64	%p234, %rd537, %rd172;
@%p234 bra BB143_330;

ld.local.f64 %fd487, [%rd120+24];
mul.f64 %fd787, %fd787, %fd487;
st.f64 [%rd119+24], %fd787;

BB143_330:
add.s64 %rd538, %rd121, 24;
setp.ge.u64	%p235, %rd538, %rd172;
@%p235 bra BB143_332;

ld.local.f64 %fd488, [%rd120+32];
mul.f64 %fd787, %fd787, %fd488;
st.f64 [%rd119+32], %fd787;

BB143_332:
add.s64 %rd539, %rd121, 32;
setp.ge.u64	%p236, %rd539, %rd172;
@%p236 bra BB143_334;

ld.local.f64 %fd489, [%rd120+40];
mul.f64 %fd787, %fd787, %fd489;
st.f64 [%rd119+40], %fd787;

BB143_334:
add.s64 %rd540, %rd121, 40;
setp.ge.u64	%p237, %rd540, %rd172;
@%p237 bra BB143_336;

ld.local.f64 %fd490, [%rd120+48];
mul.f64 %fd787, %fd787, %fd490;
st.f64 [%rd119+48], %fd787;

BB143_336:
add.s64 %rd541, %rd121, 48;
setp.ge.u64	%p238, %rd541, %rd172;
@%p238 bra BB143_338;

ld.local.f64 %fd491, [%rd120+56];
mul.f64 %fd787, %fd787, %fd491;
st.f64 [%rd119+56], %fd787;

BB143_338:
add.s64 %rd542, %rd121, 56;
setp.ge.u64	%p239, %rd542, %rd172;
@%p239 bra BB143_340;

ld.local.f64 %fd492, [%rd120+64];
mul.f64 %fd493, %fd787, %fd492;
st.f64 [%rd119+64], %fd493;

BB143_340:
bar.sync 0;
@%p159 bra BB143_363;
bra.uni BB143_341;

BB143_363:
shl.b64 %rd545, %rd116, 3;
add.s64 %rd546, %rd771, %rd545;
ld.f64 %fd512, [%rd117];
st.global.f64 [%rd546], %fd512;
ld.f64 %fd513, [%rd117+1024];
st.global.f64 [%rd546+1024], %fd513;
ld.f64 %fd514, [%rd117+2048];
st.global.f64 [%rd546+2048], %fd514;
ld.f64 %fd515, [%rd117+3072];
st.global.f64 [%rd546+3072], %fd515;
ld.f64 %fd516, [%rd117+4096];
st.global.f64 [%rd546+4096], %fd516;
ld.f64 %fd517, [%rd117+5120];
st.global.f64 [%rd546+5120], %fd517;
ld.f64 %fd518, [%rd117+6144];
st.global.f64 [%rd546+6144], %fd518;
ld.f64 %fd519, [%rd117+7168];
st.global.f64 [%rd546+7168], %fd519;
ld.f64 %fd520, [%rd117+8192];
st.global.f64 [%rd546+8192], %fd520;
bra.uni BB143_364;

BB143_341:
add.s64 %rd543, %rd131, %rd767;
shl.b64 %rd544, %rd543, 3;
add.s64 %rd806, %rd1, %rd544;
mov.u64 %rd807, %rd38;
setp.ge.u64	%p240, %rd38, %rd153;
@%p240 bra BB143_364;

BB143_342:
sub.s64 %rd177, %rd153, %rd807;
setp.gt.s64	%p241, %rd177, 9208;
add.s64 %rd178, %rd807, %rd130;
@%p241 bra BB143_361;
bra.uni BB143_343;

BB143_361:
ld.f64 %fd503, [%rd178];
st.global.f64 [%rd806], %fd503;
ld.f64 %fd504, [%rd178+1024];
st.global.f64 [%rd806+1024], %fd504;
ld.f64 %fd505, [%rd178+2048];
st.global.f64 [%rd806+2048], %fd505;
ld.f64 %fd506, [%rd178+3072];
st.global.f64 [%rd806+3072], %fd506;
ld.f64 %fd507, [%rd178+4096];
st.global.f64 [%rd806+4096], %fd507;
ld.f64 %fd508, [%rd178+5120];
st.global.f64 [%rd806+5120], %fd508;
ld.f64 %fd509, [%rd178+6144];
st.global.f64 [%rd806+6144], %fd509;
ld.f64 %fd510, [%rd178+7168];
st.global.f64 [%rd806+7168], %fd510;
ld.f64 %fd511, [%rd178+8192];
st.global.f64 [%rd806+8192], %fd511;
bra.uni BB143_362;

BB143_343:
shr.s64 %rd179, %rd177, 3;
setp.ge.s64	%p242, %rd116, %rd179;
@%p242 bra BB143_345;

ld.f64 %fd494, [%rd178];
st.global.f64 [%rd806], %fd494;

BB143_345:
setp.ge.s64	%p243, %rd122, %rd179;
@%p243 bra BB143_347;

ld.f64 %fd495, [%rd178+1024];
st.global.f64 [%rd806+1024], %fd495;

BB143_347:
setp.ge.s64	%p244, %rd123, %rd179;
@%p244 bra BB143_349;

ld.f64 %fd496, [%rd178+2048];
st.global.f64 [%rd806+2048], %fd496;

BB143_349:
setp.ge.s64	%p245, %rd124, %rd179;
@%p245 bra BB143_351;

ld.f64 %fd497, [%rd178+3072];
st.global.f64 [%rd806+3072], %fd497;

BB143_351:
setp.ge.s64	%p246, %rd125, %rd179;
@%p246 bra BB143_353;

ld.f64 %fd498, [%rd178+4096];
st.global.f64 [%rd806+4096], %fd498;

BB143_353:
setp.ge.s64	%p247, %rd126, %rd179;
@%p247 bra BB143_355;

ld.f64 %fd499, [%rd178+5120];
st.global.f64 [%rd806+5120], %fd499;

BB143_355:
setp.ge.s64	%p248, %rd127, %rd179;
@%p248 bra BB143_357;

ld.f64 %fd500, [%rd178+6144];
st.global.f64 [%rd806+6144], %fd500;

BB143_357:
setp.ge.s64	%p249, %rd128, %rd179;
@%p249 bra BB143_359;

ld.f64 %fd501, [%rd178+7168];
st.global.f64 [%rd806+7168], %fd501;

BB143_359:
setp.ge.s64	%p250, %rd129, %rd179;
@%p250 bra BB143_362;

ld.f64 %fd502, [%rd178+8192];
st.global.f64 [%rd806+8192], %fd502;

BB143_362:
add.s64 %rd807, %rd807, 9216;
add.s64 %rd806, %rd806, 9216;
setp.lt.u64	%p251, %rd807, %rd153;
@%p251 bra BB143_342;

BB143_364:
bar.sync 0;
add.s64 %rd787, %rd135, 9216;
add.s64 %rd771, %rd771, 9216;
add.s64 %rd768, %rd134, 9216;
mov.u64 %rd780, %rd768;
sub.s64 %rd547, %rd9, %rd768;
setp.gt.s64	%p252, %rd547, 0;
add.s64 %rd767, %rd767, 1152;
@%p252 bra BB143_197;

BB143_365:
@%p42 bra BB143_381;


	{ 
.reg .pred p; 
isspacep.shared p, %rd38; 
selp.u32 %r106, 1, 0, p; 
} 


	setp.eq.s32	%p254, %r106, 0;
@%p254 bra BB143_380;

mov.u64 %rd549, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd550, %rd549;
sub.s64 %rd188, %rd38, %rd550;
setp.eq.s64	%p255, %rd38, 0;
@%p255 bra BB143_381;

add.s64 %rd551, %rd188, -16;
add.s64 %rd553, %rd549, %rd551;
add.s64 %rd190, %rd550, %rd551;
ld.shared.u8 %rs34, [%rd553];
or.b16 %rs35, %rs34, 1;
st.shared.u8 [%rd553], %rs35;
ld.shared.u64 %rd191, [%rd553+8];
setp.eq.s64	%p256, %rd191, 0;
mov.u64 %rd811, %rd190;
@%p256 bra BB143_374;

mov.u64 %rd192, %rd190;
ld.u8 %rs36, [%rd191];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p257, %rs37, 1;
mov.u64 %rd811, %rd192;
@!%p257 bra BB143_374;
bra.uni BB143_370;

BB143_370:
ld.u64 %rd194, [%rd191];
shr.u64 %rd195, %rd194, 1;
add.s64 %rd196, %rd191, 16;
add.s64 %rd197, %rd196, %rd195;
ld.shared.u64 %rd555, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p258, %rd197, %rd555;
mov.u64 %rd811, %rd191;
@%p258 bra BB143_374;

ld.u8 %rs38, [%rd197];
and.b16 %rs39, %rs38, 1;
setp.eq.b16	%p259, %rs39, 1;
mov.u64 %rd808, %rd191;
mov.u64 %rd811, %rd808;
@!%p259 bra BB143_374;
bra.uni BB143_372;

BB143_372:
ld.u64 %rd556, [%rd197];
shr.u64 %rd557, %rd556, 1;
add.s64 %rd558, %rd557, %rd195;
add.s64 %rd559, %rd558, 16;
shl.b64 %rd560, %rd559, 1;
and.b64 %rd561, %rd194, 1;
or.b64 %rd562, %rd560, %rd561;
st.u64 [%rd191], %rd562;
and.b64 %rd198, %rd559, 9223372036854775807;
add.s64 %rd563, %rd196, %rd198;
ld.shared.u64 %rd564, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p260, %rd563, %rd564;
mov.u64 %rd809, %rd191;
mov.u64 %rd811, %rd809;
@%p260 bra BB143_374;

add.s64 %rd565, %rd198, %rd196;
st.u64 [%rd565+8], %rd191;
mov.u64 %rd811, %rd191;

BB143_374:
ld.u64 %rd201, [%rd811];
shr.u64 %rd202, %rd201, 1;
add.s64 %rd203, %rd811, 16;
add.s64 %rd204, %rd203, %rd202;
ld.shared.u64 %rd566, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p261, %rd204, %rd566;
@%p261 bra BB143_378;

ld.u8 %rs40, [%rd204];
and.b16 %rs41, %rs40, 1;
setp.eq.b16	%p262, %rs41, 1;
@!%p262 bra BB143_381;
bra.uni BB143_376;

BB143_376:
ld.u64 %rd567, [%rd204];
shr.u64 %rd568, %rd567, 1;
add.s64 %rd569, %rd568, %rd202;
add.s64 %rd570, %rd569, 16;
shl.b64 %rd571, %rd570, 1;
and.b64 %rd572, %rd201, 1;
or.b64 %rd573, %rd571, %rd572;
st.u64 [%rd811], %rd573;
and.b64 %rd205, %rd570, 9223372036854775807;
add.s64 %rd574, %rd203, %rd205;
ld.shared.u64 %rd575, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p263, %rd574, %rd575;
@%p263 bra BB143_381;

add.s64 %rd576, %rd205, %rd203;
st.u64 [%rd576+8], %rd811;
bra.uni BB143_381;

BB143_380:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd38;
call.uni 
free, 
(
param0
);


	}

BB143_381:
bar.sync 0;
bra.uni BB143_764;

BB143_393:
mov.u64 %rd588, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd589, %rd588;
sub.s64 %rd590, %rd206, %rd589;
add.s64 %rd591, %rd590, 9232;
ld.shared.u64 %rd592, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+16];
setp.gt.u64	%p275, %rd591, %rd592;
mov.u64 %rd821, -1;
mov.u64 %rd822, %rd206;
@%p275 bra BB143_395;

add.s64 %rd217, %rd206, 9232;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd217;
mov.u64 %rd821, %rd217;
mov.u64 %rd822, %rd217;

BB143_395:
mov.u64 %rd218, %rd822;
setp.eq.s64	%p276, %rd821, -1;
@%p276 bra BB143_397;

mov.u64 %rd593, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd594, %rd593;
sub.s64 %rd595, %rd206, %rd594;
add.s64 %rd596, %rd593, %rd595;
ld.shared.u64 %rd597, [%rd596];
and.b64 %rd598, %rd597, 1;
or.b64 %rd599, %rd598, 18432;
st.shared.u64 [%rd596], %rd599;
st.shared.u64 [%rd596+8], %rd817;
mov.u16 %rs44, 0;
st.shared.u8 [%rd596], %rs44;

BB143_397:
mov.u64 %rd823, %rd206;
setp.eq.s64	%p277, %rd206, %rd218;
mov.u64 %rd824, 0;
@%p277 bra BB143_403;

BB143_402:
add.s64 %rd824, %rd823, 16;

BB143_403:
mov.u64 %rd825, %rd824;
setp.ne.s64	%p280, %rd824, 0;
@%p280 bra BB143_405;

mov.u64 %rd615, 9216;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd615;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd825, [retval0+0];


	}

BB143_405:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result], %rd825;

BB143_406:
ld.param.u64 %rd731, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIdEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIdNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_5MulOpIdENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd730, %rd731;
add.s64 %rd618, %rd426, 8;
add.s64 %rd869, %rd730, %rd618;
add.s64 %rd862, %rd731, %rd618;
add.s64 %rd853, %rd1, %rd618;
bar.sync 0;
ld.shared.u64 %rd235, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195932_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd235; 
selp.u32 %r107, 1, 0, p; 
} 


	setp.eq.s32	%p281, %r107, 0;
sub.s64 %rd236, %rd9, %rd862;
@%p281 bra BB143_577;

setp.lt.s64	%p282, %rd236, 1;
@%p282 bra BB143_747;

mov.u64 %rd620, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd621, %rd620;
sub.s64 %rd622, %rd235, %rd621;
add.s64 %rd237, %rd620, %rd622;
mov.u64 %rd826, %rd862;
cvt.s64.s32	%rd240, %r1;
mul.wide.s32 %rd623, %r1, 8;
add.s64 %rd241, %rd237, %rd623;
mul.wide.s32 %rd242, %r1, -9;
mul.lo.s32 %r108, %r1, 9;
mul.wide.s32 %rd624, %r108, 8;
add.s64 %rd243, %rd237, %rd624;
add.u64 %rd625, %SP, 0;
cvta.to.local.u64 %rd244, %rd625;
add.s64 %rd245, %rd244, 8;
add.s32 %r109, %r1, 128;
cvt.s64.s32	%rd246, %r109;
add.s32 %r110, %r1, 256;
cvt.s64.s32	%rd247, %r110;
add.s32 %r111, %r1, 384;
cvt.s64.s32	%rd248, %r111;
add.s32 %r112, %r1, 512;
cvt.s64.s32	%rd249, %r112;
add.s32 %r113, %r1, 640;
cvt.s64.s32	%rd250, %r113;
add.s32 %r114, %r1, 768;
cvt.s64.s32	%rd251, %r114;
add.s32 %r115, %r1, 896;
cvt.s64.s32	%rd252, %r115;
add.s32 %r116, %r1, 1024;
cvt.s64.s32	%rd253, %r116;
add.s32 %r19, %r1, -2;

BB143_409:
mov.f64 %fd153, %fd834;
mov.u64 %rd864, %rd869;
mov.u64 %rd256, %rd864;
mov.u64 %rd857, %rd862;
mov.u64 %rd255, %rd857;
mov.u64 %rd850, %rd853;
mov.u64 %rd257, %rd850;
mov.u64 %rd254, %rd826;
sub.s64 %rd626, %rd254, %rd9;
shr.u64 %rd627, %rd626, 3;
neg.s64 %rd628, %rd627;
cvt.u32.u64	%r117, %rd628;
mov.u32 %r118, 1152;
min.s32 %r20, %r117, %r118;
setp.eq.s32	%p283, %r20, 1152;
@%p283 bra BB143_433;
bra.uni BB143_410;

BB143_433:
shl.b64 %rd635, %rd240, 3;
add.s64 %rd636, %rd256, %rd635;
ld.global.f64 %fd539, [%rd636];
ld.global.f64 %fd540, [%rd636+1024];
ld.global.f64 %fd541, [%rd636+2048];
ld.global.f64 %fd542, [%rd636+3072];
ld.global.f64 %fd543, [%rd636+4096];
ld.global.f64 %fd544, [%rd636+5120];
ld.global.f64 %fd545, [%rd636+6144];
ld.global.f64 %fd546, [%rd636+7168];
ld.global.f64 %fd547, [%rd636+8192];
st.shared.f64 [%rd241], %fd539;
st.shared.f64 [%rd241+1024], %fd540;
st.shared.f64 [%rd241+2048], %fd541;
st.shared.f64 [%rd241+3072], %fd542;
st.shared.f64 [%rd241+4096], %fd543;
st.shared.f64 [%rd241+5120], %fd544;
st.shared.f64 [%rd241+6144], %fd545;
st.shared.f64 [%rd241+7168], %fd546;
st.shared.f64 [%rd241+8192], %fd547;
mov.u64 %rd829, 1152;
bra.uni BB143_434;

BB143_410:
cvt.s64.s32	%rd829, %r20;
setp.lt.s32	%p284, %r20, 1;
@%p284 bra BB143_434;

shl.b64 %rd629, %rd829, 3;
add.s64 %rd259, %rd255, %rd629;
mov.u64 %rd828, %rd237;
mov.u64 %rd827, %rd255;
mov.u64 %rd861, %rd255;
mov.u64 %rd868, %rd256;

BB143_412:
mov.u64 %rd265, %rd868;
mov.u64 %rd264, %rd861;
mov.u64 %rd262, %rd827;
sub.s64 %rd630, %rd262, %rd259;
shr.s64 %rd631, %rd630, 3;
neg.s64 %rd266, %rd631;
setp.gt.s64	%p285, %rd266, 1151;
shl.b64 %rd632, %rd240, 3;
add.s64 %rd267, %rd265, %rd632;
add.s64 %rd268, %rd828, %rd632;
@%p285 bra BB143_431;
bra.uni BB143_413;

BB143_431:
ld.global.f64 %fd530, [%rd267];
ld.global.f64 %fd531, [%rd267+1024];
ld.global.f64 %fd532, [%rd267+2048];
ld.global.f64 %fd533, [%rd267+3072];
ld.global.f64 %fd534, [%rd267+4096];
ld.global.f64 %fd535, [%rd267+5120];
ld.global.f64 %fd536, [%rd267+6144];
ld.global.f64 %fd537, [%rd267+7168];
ld.global.f64 %fd538, [%rd267+8192];
st.shared.f64 [%rd268], %fd530;
st.shared.f64 [%rd268+1024], %fd531;
st.shared.f64 [%rd268+2048], %fd532;
st.shared.f64 [%rd268+3072], %fd533;
st.shared.f64 [%rd268+4096], %fd534;
st.shared.f64 [%rd268+5120], %fd535;
st.shared.f64 [%rd268+6144], %fd536;
st.shared.f64 [%rd268+7168], %fd537;
st.shared.f64 [%rd268+8192], %fd538;
bra.uni BB143_432;

BB143_413:
setp.ge.s64	%p286, %rd240, %rd266;
@%p286 bra BB143_415;

ld.global.f64 %fd521, [%rd267];
st.shared.f64 [%rd268], %fd521;

BB143_415:
setp.ge.s64	%p287, %rd246, %rd266;
@%p287 bra BB143_417;

ld.global.f64 %fd522, [%rd267+1024];
st.shared.f64 [%rd268+1024], %fd522;

BB143_417:
setp.ge.s64	%p288, %rd247, %rd266;
@%p288 bra BB143_419;

ld.global.f64 %fd523, [%rd267+2048];
st.shared.f64 [%rd268+2048], %fd523;

BB143_419:
setp.ge.s64	%p289, %rd248, %rd266;
@%p289 bra BB143_421;

ld.global.f64 %fd524, [%rd267+3072];
st.shared.f64 [%rd268+3072], %fd524;

BB143_421:
setp.ge.s64	%p290, %rd249, %rd266;
@%p290 bra BB143_423;

ld.global.f64 %fd525, [%rd267+4096];
st.shared.f64 [%rd268+4096], %fd525;

BB143_423:
setp.ge.s64	%p291, %rd250, %rd266;
@%p291 bra BB143_425;

ld.global.f64 %fd526, [%rd267+5120];
st.shared.f64 [%rd268+5120], %fd526;

BB143_425:
setp.ge.s64	%p292, %rd251, %rd266;
@%p292 bra BB143_427;

ld.global.f64 %fd527, [%rd267+6144];
st.shared.f64 [%rd268+6144], %fd527;

BB143_427:
setp.ge.s64	%p293, %rd252, %rd266;
@%p293 bra BB143_429;

ld.global.f64 %fd528, [%rd267+7168];
st.shared.f64 [%rd268+7168], %fd528;

BB143_429:
setp.ge.s64	%p294, %rd253, %rd266;
@%p294 bra BB143_432;

ld.global.f64 %fd529, [%rd267+8192];
st.shared.f64 [%rd268+8192], %fd529;

BB143_432:
add.s64 %rd269, %rd265, 9216;
add.s64 %rd828, %rd828, 9216;
add.s64 %rd827, %rd264, 9216;
mov.u64 %rd271, %rd827;
sub.s64 %rd633, %rd259, %rd827;
setp.gt.s64	%p295, %rd633, 0;
mov.u64 %rd861, %rd271;
mov.u64 %rd868, %rd269;
@%p295 bra BB143_412;

BB143_434:
bar.sync 0;
shl.b64 %rd637, %rd829, 3;
add.s64 %rd274, %rd235, %rd637;
and.b64 %rd638, %rd829, 2305843009213693951;
cvt.u32.u64	%r21, %rd829;
add.s64 %rd639, %rd638, %rd242;
cvt.u32.u64	%r119, %rd639;
mov.u32 %r120, 9;
min.s32 %r22, %r119, %r120;
mov.u32 %r121, 0;
max.s32 %r23, %r22, %r121;
setp.gt.u32	%p296, %r23, 8;
@%p296 bra BB143_453;
bra.uni BB143_435;

BB143_453:
ld.shared.f64 %fd557, [%rd243];
ld.shared.f64 %fd558, [%rd243+8];
ld.shared.f64 %fd559, [%rd243+16];
ld.shared.f64 %fd560, [%rd243+24];
ld.shared.f64 %fd561, [%rd243+32];
ld.shared.f64 %fd562, [%rd243+40];
ld.shared.f64 %fd563, [%rd243+48];
ld.shared.f64 %fd564, [%rd243+56];
ld.shared.f64 %fd565, [%rd243+64];
st.local.f64 [%rd244], %fd557;
st.local.f64 [%rd244+8], %fd558;
st.local.f64 [%rd244+16], %fd559;
st.local.f64 [%rd244+24], %fd560;
st.local.f64 [%rd244+32], %fd561;
st.local.f64 [%rd244+40], %fd562;
st.local.f64 [%rd244+48], %fd563;
st.local.f64 [%rd244+56], %fd564;
st.local.f64 [%rd244+64], %fd565;
bra.uni BB143_454;

BB143_435:
setp.lt.s32	%p297, %r22, 1;
mov.u64 %rd844, %rd244;
@%p297 bra BB143_437;

ld.shared.f64 %fd548, [%rd243];
st.local.f64 [%rd244], %fd548;
mov.u64 %rd844, %rd245;

BB143_437:
mov.u64 %rd830, %rd844;
mov.u64 %rd843, %rd830;
setp.lt.s32	%p298, %r23, 2;
@%p298 bra BB143_439;

ld.shared.f64 %fd549, [%rd243+8];
st.local.f64 [%rd843], %fd549;
add.s64 %rd843, %rd843, 8;

BB143_439:
mov.u64 %rd842, %rd843;
setp.lt.s32	%p299, %r23, 3;
@%p299 bra BB143_441;

ld.shared.f64 %fd550, [%rd243+16];
st.local.f64 [%rd842], %fd550;
add.s64 %rd842, %rd842, 8;

BB143_441:
mov.u64 %rd841, %rd842;
setp.lt.s32	%p300, %r23, 4;
@%p300 bra BB143_443;

ld.shared.f64 %fd551, [%rd243+24];
st.local.f64 [%rd841], %fd551;
add.s64 %rd841, %rd841, 8;

BB143_443:
mov.u64 %rd840, %rd841;
setp.lt.s32	%p301, %r23, 5;
@%p301 bra BB143_445;

ld.shared.f64 %fd552, [%rd243+32];
st.local.f64 [%rd840], %fd552;
add.s64 %rd840, %rd840, 8;

BB143_445:
mov.u64 %rd839, %rd840;
setp.lt.s32	%p302, %r23, 6;
@%p302 bra BB143_447;

ld.shared.f64 %fd553, [%rd243+40];
st.local.f64 [%rd839], %fd553;
add.s64 %rd839, %rd839, 8;

BB143_447:
mov.u64 %rd838, %rd839;
setp.lt.s32	%p303, %r23, 7;
@%p303 bra BB143_449;

ld.shared.f64 %fd554, [%rd243+48];
st.local.f64 [%rd838], %fd554;
add.s64 %rd838, %rd838, 8;

BB143_449:
mov.u64 %rd837, %rd838;
setp.lt.s32	%p304, %r23, 8;
@%p304 bra BB143_451;

ld.shared.f64 %fd555, [%rd243+56];
st.local.f64 [%rd837], %fd555;
add.s64 %rd837, %rd837, 8;

BB143_451:
setp.lt.s32	%p305, %r23, 9;
@%p305 bra BB143_454;

ld.shared.f64 %fd556, [%rd243+64];
st.local.f64 [%rd837], %fd556;

BB143_454:
setp.eq.s32	%p306, %r23, 0;
@%p306 bra BB143_471;

ld.local.f64 %fd790, [%rd244];
mul.wide.u32 %rd641, %r23, 8;
add.s64 %rd642, %rd641, 34359738360;
shr.u64 %rd643, %rd642, 3;
cvt.u32.u64	%r24, %rd643;
setp.lt.s32	%p307, %r24, 1;
@%p307 bra BB143_457;

ld.local.f64 %fd567, [%rd244+8];
mul.f64 %fd790, %fd790, %fd567;

BB143_457:
setp.lt.s32	%p308, %r24, 2;
@%p308 bra BB143_459;

ld.local.f64 %fd568, [%rd244+16];
mul.f64 %fd790, %fd790, %fd568;

BB143_459:
setp.lt.s32	%p309, %r24, 3;
@%p309 bra BB143_461;

ld.local.f64 %fd569, [%rd244+24];
mul.f64 %fd790, %fd790, %fd569;

BB143_461:
setp.lt.s32	%p310, %r24, 4;
@%p310 bra BB143_463;

ld.local.f64 %fd570, [%rd244+32];
mul.f64 %fd790, %fd790, %fd570;

BB143_463:
setp.lt.s32	%p311, %r24, 5;
@%p311 bra BB143_465;

ld.local.f64 %fd571, [%rd244+40];
mul.f64 %fd790, %fd790, %fd571;

BB143_465:
setp.lt.s32	%p312, %r24, 6;
@%p312 bra BB143_467;

ld.local.f64 %fd572, [%rd244+48];
mul.f64 %fd790, %fd790, %fd572;

BB143_467:
setp.lt.s32	%p313, %r24, 7;
@%p313 bra BB143_469;

ld.local.f64 %fd573, [%rd244+56];
mul.f64 %fd790, %fd790, %fd573;

BB143_469:
setp.lt.s32	%p314, %r24, 8;
@%p314 bra BB143_471;

ld.local.f64 %fd574, [%rd244+64];
mul.f64 %fd790, %fd790, %fd574;

BB143_471:
bar.sync 0;
@%p306 bra BB143_473;

st.shared.f64 [%rd241], %fd790;

BB143_473:
bar.sync 0;
setp.gt.s32	%p316, %r21, 1151;
mov.u32 %r165, 128;
@%p316 bra BB143_475;

add.s32 %r123, %r21, 8;
mul.hi.s32 %r124, %r123, 954437177;
shr.u32 %r125, %r124, 31;
shr.s32 %r126, %r124, 1;
add.s32 %r165, %r126, %r125;

BB143_475:
setp.eq.s32	%p317, %r165, 128;
@%p317 bra BB143_513;
bra.uni BB143_476;

BB143_513:
@%p42 bra BB143_515;

ld.shared.f64 %fd584, [%rd237];
mul.f64 %fd585, %fd153, %fd584;
st.shared.f64 [%rd237], %fd585;

BB143_515:
setp.lt.s32	%p31, %r1, 1;
ld.shared.f64 %fd789, [%rd241];
bar.sync 0;
@%p31 bra BB143_517;

ld.shared.f64 %fd586, [%rd241+-8];
mul.f64 %fd789, %fd789, %fd586;

BB143_517:
bar.sync 0;
st.shared.f64 [%rd241], %fd789;
bar.sync 0;
setp.lt.s32	%p347, %r1, 2;
@%p347 bra BB143_519;

ld.shared.f64 %fd587, [%rd241+-16];
mul.f64 %fd789, %fd789, %fd587;

BB143_519:
bar.sync 0;
st.shared.f64 [%rd241], %fd789;
bar.sync 0;
setp.lt.s32	%p348, %r1, 4;
@%p348 bra BB143_521;

ld.shared.f64 %fd588, [%rd241+-32];
mul.f64 %fd789, %fd789, %fd588;

BB143_521:
bar.sync 0;
st.shared.f64 [%rd241], %fd789;
bar.sync 0;
setp.lt.s32	%p349, %r1, 8;
@%p349 bra BB143_523;

ld.shared.f64 %fd589, [%rd241+-64];
mul.f64 %fd789, %fd789, %fd589;

BB143_523:
bar.sync 0;
st.shared.f64 [%rd241], %fd789;
bar.sync 0;
setp.lt.s32	%p350, %r1, 16;
@%p350 bra BB143_525;

ld.shared.f64 %fd590, [%rd241+-128];
mul.f64 %fd789, %fd789, %fd590;

BB143_525:
bar.sync 0;
st.shared.f64 [%rd241], %fd789;
bar.sync 0;
setp.lt.s32	%p351, %r1, 32;
@%p351 bra BB143_527;

ld.shared.f64 %fd591, [%rd241+-256];
mul.f64 %fd789, %fd789, %fd591;

BB143_527:
bar.sync 0;
st.shared.f64 [%rd241], %fd789;
bar.sync 0;
setp.lt.s32	%p352, %r1, 64;
@%p352 bra BB143_529;

ld.shared.f64 %fd592, [%rd241+-512];
mul.f64 %fd789, %fd789, %fd592;

BB143_529:
bar.sync 0;
st.shared.f64 [%rd241], %fd789;
bar.sync 0;
ld.shared.f64 %fd835, [%rd237+1016];
mov.f64 %fd825, %fd153;
@%p21 bra BB143_531;

ld.shared.f64 %fd825, [%rd241+-8];

BB143_531:
bar.sync 0;
st.shared.f64 [%rd241], %fd825;
bar.sync 0;
bra.uni BB143_532;

BB143_476:
@%p42 bra BB143_478;

ld.shared.f64 %fd575, [%rd237];
mul.f64 %fd576, %fd153, %fd575;
st.shared.f64 [%rd237], %fd576;

BB143_478:
setp.ge.s32	%p319, %r1, %r165;
mov.f64 %fd833, %fd153;
@%p319 bra BB143_480;

ld.shared.f64 %fd171, [%rd241];
mov.f64 %fd833, %fd171;

BB143_480:
mov.f64 %fd798, %fd833;
mov.f64 %fd832, %fd798;
bar.sync 0;
setp.le.s32	%p320, %r1, %r165;
setp.gt.s32	%p321, %r1, 0;
and.pred %p322, %p320, %p321;
@!%p322 bra BB143_482;
bra.uni BB143_481;

BB143_481:
ld.shared.f64 %fd577, [%rd241+-8];
mul.f64 %fd832, %fd832, %fd577;

BB143_482:
mov.f64 %fd831, %fd832;
bar.sync 0;
@%p319 bra BB143_484;

st.shared.f64 [%rd241], %fd831;

BB143_484:
setp.gt.s32	%p24, %r1, 1;
bar.sync 0;
setp.lt.s32	%p324, %r19, %r165;
and.pred %p325, %p324, %p24;
@!%p325 bra BB143_486;
bra.uni BB143_485;

BB143_485:
ld.shared.f64 %fd578, [%rd241+-16];
mul.f64 %fd831, %fd831, %fd578;

BB143_486:
mov.f64 %fd830, %fd831;
bar.sync 0;
@%p319 bra BB143_488;

st.shared.f64 [%rd241], %fd830;

BB143_488:
setp.gt.s32	%p25, %r1, 3;
bar.sync 0;
add.s32 %r127, %r19, -2;
setp.lt.s32	%p327, %r127, %r165;
and.pred %p328, %p327, %p25;
@!%p328 bra BB143_490;
bra.uni BB143_489;

BB143_489:
ld.shared.f64 %fd579, [%rd241+-32];
mul.f64 %fd830, %fd830, %fd579;

BB143_490:
mov.f64 %fd829, %fd830;
bar.sync 0;
@%p319 bra BB143_492;

st.shared.f64 [%rd241], %fd829;

BB143_492:
setp.gt.s32	%p26, %r1, 7;
bar.sync 0;
add.s32 %r128, %r19, -6;
setp.lt.s32	%p330, %r128, %r165;
and.pred %p331, %p330, %p26;
@!%p331 bra BB143_494;
bra.uni BB143_493;

BB143_493:
ld.shared.f64 %fd580, [%rd241+-64];
mul.f64 %fd829, %fd829, %fd580;

BB143_494:
mov.f64 %fd828, %fd829;
bar.sync 0;
@%p319 bra BB143_496;

st.shared.f64 [%rd241], %fd828;

BB143_496:
setp.gt.s32	%p27, %r1, 15;
bar.sync 0;
add.s32 %r129, %r19, -14;
setp.lt.s32	%p333, %r129, %r165;
and.pred %p334, %p333, %p27;
@!%p334 bra BB143_498;
bra.uni BB143_497;

BB143_497:
ld.shared.f64 %fd581, [%rd241+-128];
mul.f64 %fd828, %fd828, %fd581;

BB143_498:
mov.f64 %fd827, %fd828;
bar.sync 0;
@%p319 bra BB143_500;

st.shared.f64 [%rd241], %fd827;

BB143_500:
setp.gt.s32	%p28, %r1, 31;
bar.sync 0;
add.s32 %r130, %r19, -30;
setp.lt.s32	%p336, %r130, %r165;
and.pred %p337, %p336, %p28;
@!%p337 bra BB143_502;
bra.uni BB143_501;

BB143_501:
ld.shared.f64 %fd582, [%rd241+-256];
mul.f64 %fd827, %fd827, %fd582;

BB143_502:
mov.f64 %fd826, %fd827;
bar.sync 0;
@%p319 bra BB143_504;

st.shared.f64 [%rd241], %fd826;

BB143_504:
setp.gt.s32	%p29, %r1, 63;
bar.sync 0;
add.s32 %r131, %r19, -62;
setp.lt.s32	%p339, %r131, %r165;
and.pred %p340, %p339, %p29;
@!%p340 bra BB143_506;
bra.uni BB143_505;

BB143_505:
ld.shared.f64 %fd583, [%rd241+-512];
mul.f64 %fd826, %fd826, %fd583;

BB143_506:
bar.sync 0;
@%p319 bra BB143_508;

st.shared.f64 [%rd241], %fd826;

BB143_508:
setp.lt.s32	%p30, %r1, %r165;
bar.sync 0;
add.s32 %r132, %r165, -1;
mul.wide.s32 %rd644, %r132, 8;
add.s64 %rd645, %rd237, %rd644;
ld.shared.f64 %fd835, [%rd645];
not.pred %p342, %p30;
or.pred %p344, %p21, %p342;
selp.f64	%fd788, %fd153, %fd826, %p30;
@%p344 bra BB143_510;

ld.shared.f64 %fd788, [%rd241+-8];

BB143_510:
bar.sync 0;
@%p319 bra BB143_512;

st.shared.f64 [%rd241], %fd788;

BB143_512:
bar.sync 0;

BB143_532:
mov.f64 %fd834, %fd835;
@%p306 bra BB143_534;

ld.shared.f64 %fd790, [%rd241];

BB143_534:
bar.sync 0;
mul.wide.s32 %rd646, %r23, 8;
add.s64 %rd293, %rd244, %rd646;
setp.ge.u64	%p355, %rd244, %rd293;
@%p355 bra BB143_536;

ld.local.f64 %fd593, [%rd244];
mul.f64 %fd790, %fd790, %fd593;
st.shared.f64 [%rd243], %fd790;

BB143_536:
setp.ge.u64	%p356, %rd245, %rd293;
@%p356 bra BB143_538;

ld.local.f64 %fd594, [%rd244+8];
mul.f64 %fd790, %fd790, %fd594;
st.shared.f64 [%rd243+8], %fd790;

BB143_538:
add.s64 %rd647, %rd245, 8;
setp.ge.u64	%p357, %rd647, %rd293;
@%p357 bra BB143_540;

ld.local.f64 %fd595, [%rd244+16];
mul.f64 %fd790, %fd790, %fd595;
st.shared.f64 [%rd243+16], %fd790;

BB143_540:
add.s64 %rd648, %rd245, 16;
setp.ge.u64	%p358, %rd648, %rd293;
@%p358 bra BB143_542;

ld.local.f64 %fd596, [%rd244+24];
mul.f64 %fd790, %fd790, %fd596;
st.shared.f64 [%rd243+24], %fd790;

BB143_542:
add.s64 %rd649, %rd245, 24;
setp.ge.u64	%p359, %rd649, %rd293;
@%p359 bra BB143_544;

ld.local.f64 %fd597, [%rd244+32];
mul.f64 %fd790, %fd790, %fd597;
st.shared.f64 [%rd243+32], %fd790;

BB143_544:
add.s64 %rd650, %rd245, 32;
setp.ge.u64	%p360, %rd650, %rd293;
@%p360 bra BB143_546;

ld.local.f64 %fd598, [%rd244+40];
mul.f64 %fd790, %fd790, %fd598;
st.shared.f64 [%rd243+40], %fd790;

BB143_546:
add.s64 %rd651, %rd245, 40;
setp.ge.u64	%p361, %rd651, %rd293;
@%p361 bra BB143_548;

ld.local.f64 %fd599, [%rd244+48];
mul.f64 %fd790, %fd790, %fd599;
st.shared.f64 [%rd243+48], %fd790;

BB143_548:
add.s64 %rd652, %rd245, 48;
setp.ge.u64	%p362, %rd652, %rd293;
@%p362 bra BB143_550;

ld.local.f64 %fd600, [%rd244+56];
mul.f64 %fd790, %fd790, %fd600;
st.shared.f64 [%rd243+56], %fd790;

BB143_550:
add.s64 %rd653, %rd245, 56;
setp.ge.u64	%p363, %rd653, %rd293;
@%p363 bra BB143_552;

ld.local.f64 %fd601, [%rd244+64];
mul.f64 %fd602, %fd790, %fd601;
st.shared.f64 [%rd243+64], %fd602;

BB143_552:
bar.sync 0;
@%p283 bra BB143_575;
bra.uni BB143_553;

BB143_575:
shl.b64 %rd656, %rd240, 3;
add.s64 %rd657, %rd257, %rd656;
ld.shared.f64 %fd621, [%rd241];
ld.shared.f64 %fd622, [%rd241+1024];
ld.shared.f64 %fd623, [%rd241+2048];
ld.shared.f64 %fd624, [%rd241+3072];
ld.shared.f64 %fd625, [%rd241+4096];
ld.shared.f64 %fd626, [%rd241+5120];
ld.shared.f64 %fd627, [%rd241+6144];
ld.shared.f64 %fd628, [%rd241+7168];
ld.shared.f64 %fd629, [%rd241+8192];
st.global.f64 [%rd657], %fd621;
st.global.f64 [%rd657+1024], %fd622;
st.global.f64 [%rd657+2048], %fd623;
st.global.f64 [%rd657+3072], %fd624;
st.global.f64 [%rd657+4096], %fd625;
st.global.f64 [%rd657+5120], %fd626;
st.global.f64 [%rd657+6144], %fd627;
st.global.f64 [%rd657+7168], %fd628;
st.global.f64 [%rd657+8192], %fd629;
bra.uni BB143_576;

BB143_553:
add.s64 %rd294, %rd237, %rd637;
mov.u64 %rd846, %rd235;
mov.u64 %rd845, %rd237;
setp.ge.u64	%p364, %rd237, %rd294;
mov.u64 %rd852, %rd257;
@%p364 bra BB143_576;

BB143_554:
mov.u64 %rd299, %rd852;
sub.s64 %rd300, %rd274, %rd846;
setp.gt.s64	%p365, %rd300, 9208;
shl.b64 %rd655, %rd240, 3;
add.s64 %rd301, %rd845, %rd655;
add.s64 %rd302, %rd299, %rd655;
@%p365 bra BB143_573;
bra.uni BB143_555;

BB143_573:
ld.shared.f64 %fd612, [%rd301];
ld.shared.f64 %fd613, [%rd301+1024];
ld.shared.f64 %fd614, [%rd301+2048];
ld.shared.f64 %fd615, [%rd301+3072];
ld.shared.f64 %fd616, [%rd301+4096];
ld.shared.f64 %fd617, [%rd301+5120];
ld.shared.f64 %fd618, [%rd301+6144];
ld.shared.f64 %fd619, [%rd301+7168];
ld.shared.f64 %fd620, [%rd301+8192];
st.global.f64 [%rd302], %fd612;
st.global.f64 [%rd302+1024], %fd613;
st.global.f64 [%rd302+2048], %fd614;
st.global.f64 [%rd302+3072], %fd615;
st.global.f64 [%rd302+4096], %fd616;
st.global.f64 [%rd302+5120], %fd617;
st.global.f64 [%rd302+6144], %fd618;
st.global.f64 [%rd302+7168], %fd619;
st.global.f64 [%rd302+8192], %fd620;
bra.uni BB143_574;

BB143_555:
shr.s64 %rd303, %rd300, 3;
setp.ge.s64	%p366, %rd240, %rd303;
@%p366 bra BB143_557;

ld.shared.f64 %fd603, [%rd301];
st.global.f64 [%rd302], %fd603;

BB143_557:
setp.ge.s64	%p367, %rd246, %rd303;
@%p367 bra BB143_559;

ld.shared.f64 %fd604, [%rd301+1024];
st.global.f64 [%rd302+1024], %fd604;

BB143_559:
setp.ge.s64	%p368, %rd247, %rd303;
@%p368 bra BB143_561;

ld.shared.f64 %fd605, [%rd301+2048];
st.global.f64 [%rd302+2048], %fd605;

BB143_561:
setp.ge.s64	%p369, %rd248, %rd303;
@%p369 bra BB143_563;

ld.shared.f64 %fd606, [%rd301+3072];
st.global.f64 [%rd302+3072], %fd606;

BB143_563:
setp.ge.s64	%p370, %rd249, %rd303;
@%p370 bra BB143_565;

ld.shared.f64 %fd607, [%rd301+4096];
st.global.f64 [%rd302+4096], %fd607;

BB143_565:
setp.ge.s64	%p371, %rd250, %rd303;
@%p371 bra BB143_567;

ld.shared.f64 %fd608, [%rd301+5120];
st.global.f64 [%rd302+5120], %fd608;

BB143_567:
setp.ge.s64	%p372, %rd251, %rd303;
@%p372 bra BB143_569;

ld.shared.f64 %fd609, [%rd301+6144];
st.global.f64 [%rd302+6144], %fd609;

BB143_569:
setp.ge.s64	%p373, %rd252, %rd303;
@%p373 bra BB143_571;

ld.shared.f64 %fd610, [%rd301+7168];
st.global.f64 [%rd302+7168], %fd610;

BB143_571:
setp.ge.s64	%p374, %rd253, %rd303;
@%p374 bra BB143_574;

ld.shared.f64 %fd611, [%rd301+8192];
st.global.f64 [%rd302+8192], %fd611;

BB143_574:
add.s64 %rd845, %rd845, 9216;
add.s64 %rd846, %rd846, 9216;
add.s64 %rd306, %rd299, 9216;
setp.lt.u64	%p375, %rd845, %rd294;
mov.u64 %rd852, %rd306;
@%p375 bra BB143_554;

BB143_576:
bar.sync 0;
add.s64 %rd869, %rd256, 9216;
add.s64 %rd853, %rd257, 9216;
add.s64 %rd826, %rd255, 9216;
mov.u64 %rd862, %rd826;
sub.s64 %rd658, %rd9, %rd826;
setp.gt.s64	%p376, %rd658, 0;
@%p376 bra BB143_409;
bra.uni BB143_747;

BB143_577:
setp.lt.s64	%p377, %rd236, 1;
@%p377 bra BB143_747;

mov.u32 %r162, %ctaid.x;
mov.u64 %rd848, %rd862;
cvt.s64.s32	%rd313, %r1;
mul.wide.s32 %rd327, %r1, 8;
add.s64 %rd314, %rd235, %rd327;
mul.wide.s32 %rd315, %r1, -9;
mul.lo.s32 %r133, %r1, 9;
mul.wide.s32 %rd660, %r133, 8;
add.s64 %rd316, %rd235, %rd660;
add.u64 %rd661, %SP, 0;
cvta.to.local.u64 %rd317, %rd661;
add.s64 %rd318, %rd317, 8;
add.s32 %r134, %r1, 128;
cvt.s64.s32	%rd319, %r134;
add.s32 %r135, %r1, 256;
cvt.s64.s32	%rd320, %r135;
add.s32 %r136, %r1, 384;
cvt.s64.s32	%rd321, %r136;
add.s32 %r137, %r1, 512;
cvt.s64.s32	%rd322, %r137;
add.s32 %r138, %r1, 640;
cvt.s64.s32	%rd323, %r138;
add.s32 %r139, %r1, 768;
cvt.s64.s32	%rd324, %r139;
add.s32 %r140, %r1, 896;
cvt.s64.s32	%rd325, %r140;
add.s32 %r141, %r1, 1024;
cvt.s64.s32	%rd326, %r141;
add.s32 %r27, %r1, -2;
add.s32 %r143, %r42, %r162;
cvt.s64.s32	%rd662, %r143;
mul.lo.s64 %rd663, %rd406, %rd662;
add.s64 %rd664, %rd7, %rd663;
mul.lo.s64 %rd665, %rd407, %rd664;
add.s64 %rd328, %rd665, %rd313;
mov.u64 %rd847, 0;
mov.u64 %rd851, %rd853;
mov.u64 %rd860, %rd862;
mov.u64 %rd867, %rd869;
mov.f64 %fd823, %fd834;

BB143_579:
mov.f64 %fd228, %fd823;
mov.u64 %rd865, %rd867;
mov.u64 %rd332, %rd865;
mov.u64 %rd858, %rd860;
mov.u64 %rd331, %rd858;
mov.u64 %rd330, %rd848;
sub.s64 %rd666, %rd330, %rd9;
shr.u64 %rd667, %rd666, 3;
neg.s64 %rd668, %rd667;
cvt.u32.u64	%r144, %rd668;
mov.u32 %r145, 1152;
min.s32 %r28, %r144, %r145;
setp.eq.s32	%p378, %r28, 1152;
@%p378 bra BB143_603;
bra.uni BB143_580;

BB143_603:
shl.b64 %rd675, %rd313, 3;
add.s64 %rd676, %rd332, %rd675;
ld.global.f64 %fd648, [%rd676];
st.f64 [%rd314], %fd648;
ld.global.f64 %fd649, [%rd676+1024];
st.f64 [%rd314+1024], %fd649;
ld.global.f64 %fd650, [%rd676+2048];
st.f64 [%rd314+2048], %fd650;
ld.global.f64 %fd651, [%rd676+3072];
st.f64 [%rd314+3072], %fd651;
ld.global.f64 %fd652, [%rd676+4096];
st.f64 [%rd314+4096], %fd652;
ld.global.f64 %fd653, [%rd676+5120];
st.f64 [%rd314+5120], %fd653;
ld.global.f64 %fd654, [%rd676+6144];
st.f64 [%rd314+6144], %fd654;
ld.global.f64 %fd655, [%rd676+7168];
st.f64 [%rd314+7168], %fd655;
ld.global.f64 %fd656, [%rd676+8192];
st.f64 [%rd314+8192], %fd656;
mov.u64 %rd870, 1152;
bra.uni BB143_604;

BB143_580:
cvt.s64.s32	%rd870, %r28;
setp.lt.s32	%p379, %r28, 1;
@%p379 bra BB143_604;

shl.b64 %rd669, %rd870, 3;
add.s64 %rd335, %rd331, %rd669;
mov.u64 %rd855, %rd235;
mov.u64 %rd854, %rd331;
mov.u64 %rd859, %rd331;
mov.u64 %rd866, %rd332;

BB143_582:
mov.u64 %rd341, %rd866;
mov.u64 %rd340, %rd859;
mov.u64 %rd338, %rd854;
sub.s64 %rd670, %rd338, %rd335;
shr.s64 %rd671, %rd670, 3;
neg.s64 %rd342, %rd671;
setp.gt.s64	%p380, %rd342, 1151;
shl.b64 %rd672, %rd313, 3;
add.s64 %rd343, %rd341, %rd672;
add.s64 %rd344, %rd855, %rd672;
@%p380 bra BB143_601;
bra.uni BB143_583;

BB143_601:
ld.global.f64 %fd639, [%rd343];
st.f64 [%rd344], %fd639;
ld.global.f64 %fd640, [%rd343+1024];
st.f64 [%rd344+1024], %fd640;
ld.global.f64 %fd641, [%rd343+2048];
st.f64 [%rd344+2048], %fd641;
ld.global.f64 %fd642, [%rd343+3072];
st.f64 [%rd344+3072], %fd642;
ld.global.f64 %fd643, [%rd343+4096];
st.f64 [%rd344+4096], %fd643;
ld.global.f64 %fd644, [%rd343+5120];
st.f64 [%rd344+5120], %fd644;
ld.global.f64 %fd645, [%rd343+6144];
st.f64 [%rd344+6144], %fd645;
ld.global.f64 %fd646, [%rd343+7168];
st.f64 [%rd344+7168], %fd646;
ld.global.f64 %fd647, [%rd343+8192];
st.f64 [%rd344+8192], %fd647;
bra.uni BB143_602;

BB143_583:
setp.ge.s64	%p381, %rd313, %rd342;
@%p381 bra BB143_585;

ld.global.f64 %fd630, [%rd343];
st.f64 [%rd344], %fd630;

BB143_585:
setp.ge.s64	%p382, %rd319, %rd342;
@%p382 bra BB143_587;

ld.global.f64 %fd631, [%rd343+1024];
st.f64 [%rd344+1024], %fd631;

BB143_587:
setp.ge.s64	%p383, %rd320, %rd342;
@%p383 bra BB143_589;

ld.global.f64 %fd632, [%rd343+2048];
st.f64 [%rd344+2048], %fd632;

BB143_589:
setp.ge.s64	%p384, %rd321, %rd342;
@%p384 bra BB143_591;

ld.global.f64 %fd633, [%rd343+3072];
st.f64 [%rd344+3072], %fd633;

BB143_591:
setp.ge.s64	%p385, %rd322, %rd342;
@%p385 bra BB143_593;

ld.global.f64 %fd634, [%rd343+4096];
st.f64 [%rd344+4096], %fd634;

BB143_593:
setp.ge.s64	%p386, %rd323, %rd342;
@%p386 bra BB143_595;

ld.global.f64 %fd635, [%rd343+5120];
st.f64 [%rd344+5120], %fd635;

BB143_595:
setp.ge.s64	%p387, %rd324, %rd342;
@%p387 bra BB143_597;

ld.global.f64 %fd636, [%rd343+6144];
st.f64 [%rd344+6144], %fd636;

BB143_597:
setp.ge.s64	%p388, %rd325, %rd342;
@%p388 bra BB143_599;

ld.global.f64 %fd637, [%rd343+7168];
st.f64 [%rd344+7168], %fd637;

BB143_599:
setp.ge.s64	%p389, %rd326, %rd342;
@%p389 bra BB143_602;

ld.global.f64 %fd638, [%rd343+8192];
st.f64 [%rd344+8192], %fd638;

BB143_602:
add.s64 %rd345, %rd341, 9216;
add.s64 %rd855, %rd855, 9216;
add.s64 %rd854, %rd340, 9216;
mov.u64 %rd347, %rd854;
sub.s64 %rd673, %rd335, %rd854;
setp.gt.s64	%p390, %rd673, 0;
mov.u64 %rd859, %rd347;
mov.u64 %rd866, %rd345;
@%p390 bra BB143_582;

BB143_604:
bar.sync 0;
shl.b64 %rd677, %rd870, 3;
add.s64 %rd350, %rd235, %rd677;
and.b64 %rd678, %rd870, 2305843009213693951;
cvt.u32.u64	%r29, %rd870;
add.s64 %rd679, %rd678, %rd315;
cvt.u32.u64	%r146, %rd679;
mov.u32 %r147, 9;
min.s32 %r30, %r146, %r147;
mov.u32 %r148, 0;
max.s32 %r31, %r30, %r148;
setp.gt.u32	%p391, %r31, 8;
@%p391 bra BB143_623;
bra.uni BB143_605;

BB143_623:
ld.f64 %fd666, [%rd316];
st.local.f64 [%rd317], %fd666;
ld.f64 %fd667, [%rd316+8];
st.local.f64 [%rd317+8], %fd667;
ld.f64 %fd668, [%rd316+16];
st.local.f64 [%rd317+16], %fd668;
ld.f64 %fd669, [%rd316+24];
st.local.f64 [%rd317+24], %fd669;
ld.f64 %fd670, [%rd316+32];
st.local.f64 [%rd317+32], %fd670;
ld.f64 %fd671, [%rd316+40];
st.local.f64 [%rd317+40], %fd671;
ld.f64 %fd672, [%rd316+48];
st.local.f64 [%rd317+48], %fd672;
ld.f64 %fd673, [%rd316+56];
st.local.f64 [%rd317+56], %fd673;
ld.f64 %fd674, [%rd316+64];
st.local.f64 [%rd317+64], %fd674;
bra.uni BB143_624;

BB143_605:
setp.lt.s32	%p392, %r30, 1;
mov.u64 %rd885, %rd317;
@%p392 bra BB143_607;

ld.f64 %fd657, [%rd316];
st.local.f64 [%rd317], %fd657;
mov.u64 %rd885, %rd318;

BB143_607:
mov.u64 %rd871, %rd885;
mov.u64 %rd884, %rd871;
setp.lt.s32	%p393, %r31, 2;
@%p393 bra BB143_609;

ld.f64 %fd658, [%rd316+8];
st.local.f64 [%rd884], %fd658;
add.s64 %rd884, %rd884, 8;

BB143_609:
mov.u64 %rd883, %rd884;
setp.lt.s32	%p394, %r31, 3;
@%p394 bra BB143_611;

ld.f64 %fd659, [%rd316+16];
st.local.f64 [%rd883], %fd659;
add.s64 %rd883, %rd883, 8;

BB143_611:
mov.u64 %rd882, %rd883;
setp.lt.s32	%p395, %r31, 4;
@%p395 bra BB143_613;

ld.f64 %fd660, [%rd316+24];
st.local.f64 [%rd882], %fd660;
add.s64 %rd882, %rd882, 8;

BB143_613:
mov.u64 %rd881, %rd882;
setp.lt.s32	%p396, %r31, 5;
@%p396 bra BB143_615;

ld.f64 %fd661, [%rd316+32];
st.local.f64 [%rd881], %fd661;
add.s64 %rd881, %rd881, 8;

BB143_615:
mov.u64 %rd880, %rd881;
setp.lt.s32	%p397, %r31, 6;
@%p397 bra BB143_617;

ld.f64 %fd662, [%rd316+40];
st.local.f64 [%rd880], %fd662;
add.s64 %rd880, %rd880, 8;

BB143_617:
mov.u64 %rd879, %rd880;
setp.lt.s32	%p398, %r31, 7;
@%p398 bra BB143_619;

ld.f64 %fd663, [%rd316+48];
st.local.f64 [%rd879], %fd663;
add.s64 %rd879, %rd879, 8;

BB143_619:
mov.u64 %rd878, %rd879;
setp.lt.s32	%p399, %r31, 8;
@%p399 bra BB143_621;

ld.f64 %fd664, [%rd316+56];
st.local.f64 [%rd878], %fd664;
add.s64 %rd878, %rd878, 8;

BB143_621:
setp.lt.s32	%p400, %r31, 9;
@%p400 bra BB143_624;

ld.f64 %fd665, [%rd316+64];
st.local.f64 [%rd878], %fd665;

BB143_624:
setp.eq.s32	%p401, %r31, 0;
@%p401 bra BB143_641;

ld.local.f64 %fd836, [%rd317];
mul.wide.u32 %rd681, %r31, 8;
add.s64 %rd682, %rd681, 34359738360;
shr.u64 %rd683, %rd682, 3;
cvt.u32.u64	%r32, %rd683;
setp.lt.s32	%p402, %r32, 1;
@%p402 bra BB143_627;

ld.local.f64 %fd676, [%rd317+8];
mul.f64 %fd836, %fd836, %fd676;

BB143_627:
setp.lt.s32	%p403, %r32, 2;
@%p403 bra BB143_629;

ld.local.f64 %fd677, [%rd317+16];
mul.f64 %fd836, %fd836, %fd677;

BB143_629:
setp.lt.s32	%p404, %r32, 3;
@%p404 bra BB143_631;

ld.local.f64 %fd678, [%rd317+24];
mul.f64 %fd836, %fd836, %fd678;

BB143_631:
setp.lt.s32	%p405, %r32, 4;
@%p405 bra BB143_633;

ld.local.f64 %fd679, [%rd317+32];
mul.f64 %fd836, %fd836, %fd679;

BB143_633:
setp.lt.s32	%p406, %r32, 5;
@%p406 bra BB143_635;

ld.local.f64 %fd680, [%rd317+40];
mul.f64 %fd836, %fd836, %fd680;

BB143_635:
setp.lt.s32	%p407, %r32, 6;
@%p407 bra BB143_637;

ld.local.f64 %fd681, [%rd317+48];
mul.f64 %fd836, %fd836, %fd681;

BB143_637:
setp.lt.s32	%p408, %r32, 7;
@%p408 bra BB143_639;

ld.local.f64 %fd682, [%rd317+56];
mul.f64 %fd836, %fd836, %fd682;

BB143_639:
setp.lt.s32	%p409, %r32, 8;
@%p409 bra BB143_641;

ld.local.f64 %fd683, [%rd317+64];
mul.f64 %fd836, %fd836, %fd683;

BB143_641:
bar.sync 0;
@%p401 bra BB143_643;

st.f64 [%rd314], %fd836;

BB143_643:
bar.sync 0;
setp.gt.s32	%p411, %r29, 1151;
mov.u32 %r166, 128;
@%p411 bra BB143_645;

add.s32 %r150, %r29, 8;
mul.hi.s32 %r151, %r150, 954437177;
shr.u32 %r152, %r151, 31;
shr.s32 %r153, %r151, 1;
add.s32 %r166, %r153, %r152;

BB143_645:
setp.eq.s32	%p412, %r166, 128;
@%p412 bra BB143_683;
bra.uni BB143_646;

BB143_683:
@%p42 bra BB143_685;

ld.f64 %fd693, [%rd235];
mul.f64 %fd694, %fd228, %fd693;
st.f64 [%rd235], %fd694;

BB143_685:
setp.lt.s32	%p40, %r1, 1;
ld.f64 %fd792, [%rd314];
bar.sync 0;
@%p40 bra BB143_687;

ld.f64 %fd695, [%rd314+-8];
mul.f64 %fd792, %fd792, %fd695;

BB143_687:
bar.sync 0;
st.f64 [%rd314], %fd792;
bar.sync 0;
setp.lt.s32	%p442, %r1, 2;
@%p442 bra BB143_689;

ld.f64 %fd696, [%rd314+-16];
mul.f64 %fd792, %fd792, %fd696;

BB143_689:
bar.sync 0;
st.f64 [%rd314], %fd792;
bar.sync 0;
setp.lt.s32	%p443, %r1, 4;
@%p443 bra BB143_691;

ld.f64 %fd697, [%rd314+-32];
mul.f64 %fd792, %fd792, %fd697;

BB143_691:
bar.sync 0;
st.f64 [%rd314], %fd792;
bar.sync 0;
setp.lt.s32	%p444, %r1, 8;
@%p444 bra BB143_693;

ld.f64 %fd698, [%rd314+-64];
mul.f64 %fd792, %fd792, %fd698;

BB143_693:
bar.sync 0;
st.f64 [%rd314], %fd792;
bar.sync 0;
setp.lt.s32	%p445, %r1, 16;
@%p445 bra BB143_695;

ld.f64 %fd699, [%rd314+-128];
mul.f64 %fd792, %fd792, %fd699;

BB143_695:
bar.sync 0;
st.f64 [%rd314], %fd792;
bar.sync 0;
setp.lt.s32	%p446, %r1, 32;
@%p446 bra BB143_697;

ld.f64 %fd700, [%rd314+-256];
mul.f64 %fd792, %fd792, %fd700;

BB143_697:
bar.sync 0;
st.f64 [%rd314], %fd792;
bar.sync 0;
setp.lt.s32	%p447, %r1, 64;
@%p447 bra BB143_699;

ld.f64 %fd701, [%rd314+-512];
mul.f64 %fd792, %fd792, %fd701;

BB143_699:
bar.sync 0;
st.f64 [%rd314], %fd792;
bar.sync 0;
ld.f64 %fd824, [%rd235+1016];
mov.f64 %fd814, %fd228;
@%p21 bra BB143_701;

ld.f64 %fd814, [%rd314+-8];

BB143_701:
bar.sync 0;
st.f64 [%rd314], %fd814;
bar.sync 0;
bra.uni BB143_702;

BB143_646:
@%p42 bra BB143_648;

ld.f64 %fd684, [%rd235];
mul.f64 %fd685, %fd228, %fd684;
st.f64 [%rd235], %fd685;

BB143_648:
setp.ge.s32	%p414, %r1, %r166;
mov.f64 %fd822, %fd228;
@%p414 bra BB143_650;

ld.f64 %fd246, [%rd314];
mov.f64 %fd822, %fd246;

BB143_650:
mov.f64 %fd807, %fd822;
mov.f64 %fd821, %fd807;
bar.sync 0;
setp.le.s32	%p415, %r1, %r166;
setp.gt.s32	%p416, %r1, 0;
and.pred %p417, %p415, %p416;
@!%p417 bra BB143_652;
bra.uni BB143_651;

BB143_651:
ld.f64 %fd686, [%rd314+-8];
mul.f64 %fd821, %fd821, %fd686;

BB143_652:
mov.f64 %fd820, %fd821;
bar.sync 0;
@%p414 bra BB143_654;

st.f64 [%rd314], %fd820;

BB143_654:
setp.gt.s32	%p33, %r1, 1;
bar.sync 0;
setp.lt.s32	%p419, %r27, %r166;
and.pred %p420, %p419, %p33;
@!%p420 bra BB143_656;
bra.uni BB143_655;

BB143_655:
ld.f64 %fd687, [%rd314+-16];
mul.f64 %fd820, %fd820, %fd687;

BB143_656:
mov.f64 %fd819, %fd820;
bar.sync 0;
@%p414 bra BB143_658;

st.f64 [%rd314], %fd819;

BB143_658:
setp.gt.s32	%p34, %r1, 3;
bar.sync 0;
add.s32 %r154, %r27, -2;
setp.lt.s32	%p422, %r154, %r166;
and.pred %p423, %p422, %p34;
@!%p423 bra BB143_660;
bra.uni BB143_659;

BB143_659:
ld.f64 %fd688, [%rd314+-32];
mul.f64 %fd819, %fd819, %fd688;

BB143_660:
mov.f64 %fd818, %fd819;
bar.sync 0;
@%p414 bra BB143_662;

st.f64 [%rd314], %fd818;

BB143_662:
setp.gt.s32	%p35, %r1, 7;
bar.sync 0;
add.s32 %r155, %r27, -6;
setp.lt.s32	%p425, %r155, %r166;
and.pred %p426, %p425, %p35;
@!%p426 bra BB143_664;
bra.uni BB143_663;

BB143_663:
ld.f64 %fd689, [%rd314+-64];
mul.f64 %fd818, %fd818, %fd689;

BB143_664:
mov.f64 %fd817, %fd818;
bar.sync 0;
@%p414 bra BB143_666;

st.f64 [%rd314], %fd817;

BB143_666:
setp.gt.s32	%p36, %r1, 15;
bar.sync 0;
add.s32 %r156, %r27, -14;
setp.lt.s32	%p428, %r156, %r166;
and.pred %p429, %p428, %p36;
@!%p429 bra BB143_668;
bra.uni BB143_667;

BB143_667:
ld.f64 %fd690, [%rd314+-128];
mul.f64 %fd817, %fd817, %fd690;

BB143_668:
mov.f64 %fd816, %fd817;
bar.sync 0;
@%p414 bra BB143_670;

st.f64 [%rd314], %fd816;

BB143_670:
setp.gt.s32	%p37, %r1, 31;
bar.sync 0;
add.s32 %r157, %r27, -30;
setp.lt.s32	%p431, %r157, %r166;
and.pred %p432, %p431, %p37;
@!%p432 bra BB143_672;
bra.uni BB143_671;

BB143_671:
ld.f64 %fd691, [%rd314+-256];
mul.f64 %fd816, %fd816, %fd691;

BB143_672:
mov.f64 %fd815, %fd816;
bar.sync 0;
@%p414 bra BB143_674;

st.f64 [%rd314], %fd815;

BB143_674:
setp.gt.s32	%p38, %r1, 63;
bar.sync 0;
add.s32 %r158, %r27, -62;
setp.lt.s32	%p434, %r158, %r166;
and.pred %p435, %p434, %p38;
@!%p435 bra BB143_676;
bra.uni BB143_675;

BB143_675:
ld.f64 %fd692, [%rd314+-512];
mul.f64 %fd815, %fd815, %fd692;

BB143_676:
bar.sync 0;
@%p414 bra BB143_678;

st.f64 [%rd314], %fd815;

BB143_678:
setp.lt.s32	%p39, %r1, %r166;
bar.sync 0;
add.s32 %r159, %r166, -1;
mul.wide.s32 %rd684, %r159, 8;
add.s64 %rd685, %rd235, %rd684;
ld.f64 %fd824, [%rd685];
not.pred %p437, %p39;
or.pred %p439, %p21, %p437;
selp.f64	%fd791, %fd228, %fd815, %p39;
@%p439 bra BB143_680;

ld.f64 %fd791, [%rd314+-8];

BB143_680:
bar.sync 0;
@%p414 bra BB143_682;

st.f64 [%rd314], %fd791;

BB143_682:
bar.sync 0;

BB143_702:
mov.f64 %fd823, %fd824;
@%p401 bra BB143_704;

ld.f64 %fd836, [%rd314];

BB143_704:
bar.sync 0;
mul.wide.s32 %rd686, %r31, 8;
add.s64 %rd369, %rd317, %rd686;
setp.ge.u64	%p450, %rd317, %rd369;
@%p450 bra BB143_706;

ld.local.f64 %fd702, [%rd317];
mul.f64 %fd836, %fd836, %fd702;
st.f64 [%rd316], %fd836;

BB143_706:
setp.ge.u64	%p451, %rd318, %rd369;
@%p451 bra BB143_708;

ld.local.f64 %fd703, [%rd317+8];
mul.f64 %fd836, %fd836, %fd703;
st.f64 [%rd316+8], %fd836;

BB143_708:
add.s64 %rd687, %rd318, 8;
setp.ge.u64	%p452, %rd687, %rd369;
@%p452 bra BB143_710;

ld.local.f64 %fd704, [%rd317+16];
mul.f64 %fd836, %fd836, %fd704;
st.f64 [%rd316+16], %fd836;

BB143_710:
add.s64 %rd688, %rd318, 16;
setp.ge.u64	%p453, %rd688, %rd369;
@%p453 bra BB143_712;

ld.local.f64 %fd705, [%rd317+24];
mul.f64 %fd836, %fd836, %fd705;
st.f64 [%rd316+24], %fd836;

BB143_712:
add.s64 %rd689, %rd318, 24;
setp.ge.u64	%p454, %rd689, %rd369;
@%p454 bra BB143_714;

ld.local.f64 %fd706, [%rd317+32];
mul.f64 %fd836, %fd836, %fd706;
st.f64 [%rd316+32], %fd836;

BB143_714:
add.s64 %rd690, %rd318, 32;
setp.ge.u64	%p455, %rd690, %rd369;
@%p455 bra BB143_716;

ld.local.f64 %fd707, [%rd317+40];
mul.f64 %fd836, %fd836, %fd707;
st.f64 [%rd316+40], %fd836;

BB143_716:
add.s64 %rd691, %rd318, 40;
setp.ge.u64	%p456, %rd691, %rd369;
@%p456 bra BB143_718;

ld.local.f64 %fd708, [%rd317+48];
mul.f64 %fd836, %fd836, %fd708;
st.f64 [%rd316+48], %fd836;

BB143_718:
add.s64 %rd692, %rd318, 48;
setp.ge.u64	%p457, %rd692, %rd369;
@%p457 bra BB143_720;

ld.local.f64 %fd709, [%rd317+56];
mul.f64 %fd836, %fd836, %fd709;
st.f64 [%rd316+56], %fd836;

BB143_720:
add.s64 %rd693, %rd318, 56;
setp.ge.u64	%p458, %rd693, %rd369;
@%p458 bra BB143_722;

ld.local.f64 %fd710, [%rd317+64];
mul.f64 %fd711, %fd836, %fd710;
st.f64 [%rd316+64], %fd711;

BB143_722:
bar.sync 0;
@%p378 bra BB143_745;
bra.uni BB143_723;

BB143_745:
shl.b64 %rd697, %rd313, 3;
add.s64 %rd698, %rd851, %rd697;
ld.f64 %fd730, [%rd314];
st.global.f64 [%rd698], %fd730;
ld.f64 %fd731, [%rd314+1024];
st.global.f64 [%rd698+1024], %fd731;
ld.f64 %fd732, [%rd314+2048];
st.global.f64 [%rd698+2048], %fd732;
ld.f64 %fd733, [%rd314+3072];
st.global.f64 [%rd698+3072], %fd733;
ld.f64 %fd734, [%rd314+4096];
st.global.f64 [%rd698+4096], %fd734;
ld.f64 %fd735, [%rd314+5120];
st.global.f64 [%rd698+5120], %fd735;
ld.f64 %fd736, [%rd314+6144];
st.global.f64 [%rd698+6144], %fd736;
ld.f64 %fd737, [%rd314+7168];
st.global.f64 [%rd698+7168], %fd737;
ld.f64 %fd738, [%rd314+8192];
st.global.f64 [%rd698+8192], %fd738;
bra.uni BB143_746;

BB143_723:
mul.lo.s64 %rd694, %rd847, 1152;
add.s64 %rd695, %rd328, %rd694;
shl.b64 %rd696, %rd695, 3;
add.s64 %rd886, %rd1, %rd696;
mov.u64 %rd887, %rd235;
setp.ge.u64	%p459, %rd235, %rd350;
@%p459 bra BB143_746;

BB143_724:
sub.s64 %rd374, %rd350, %rd887;
setp.gt.s64	%p460, %rd374, 9208;
add.s64 %rd375, %rd887, %rd327;
@%p460 bra BB143_743;
bra.uni BB143_725;

BB143_743:
ld.f64 %fd721, [%rd375];
st.global.f64 [%rd886+8], %fd721;
ld.f64 %fd722, [%rd375+1024];
st.global.f64 [%rd886+1032], %fd722;
ld.f64 %fd723, [%rd375+2048];
st.global.f64 [%rd886+2056], %fd723;
ld.f64 %fd724, [%rd375+3072];
st.global.f64 [%rd886+3080], %fd724;
ld.f64 %fd725, [%rd375+4096];
st.global.f64 [%rd886+4104], %fd725;
ld.f64 %fd726, [%rd375+5120];
st.global.f64 [%rd886+5128], %fd726;
ld.f64 %fd727, [%rd375+6144];
st.global.f64 [%rd886+6152], %fd727;
ld.f64 %fd728, [%rd375+7168];
st.global.f64 [%rd886+7176], %fd728;
ld.f64 %fd729, [%rd375+8192];
st.global.f64 [%rd886+8200], %fd729;
bra.uni BB143_744;

BB143_725:
shr.s64 %rd376, %rd374, 3;
setp.ge.s64	%p461, %rd313, %rd376;
@%p461 bra BB143_727;

ld.f64 %fd712, [%rd375];
st.global.f64 [%rd886+8], %fd712;

BB143_727:
setp.ge.s64	%p462, %rd319, %rd376;
@%p462 bra BB143_729;

ld.f64 %fd713, [%rd375+1024];
st.global.f64 [%rd886+1032], %fd713;

BB143_729:
setp.ge.s64	%p463, %rd320, %rd376;
@%p463 bra BB143_731;

ld.f64 %fd714, [%rd375+2048];
st.global.f64 [%rd886+2056], %fd714;

BB143_731:
setp.ge.s64	%p464, %rd321, %rd376;
@%p464 bra BB143_733;

ld.f64 %fd715, [%rd375+3072];
st.global.f64 [%rd886+3080], %fd715;

BB143_733:
setp.ge.s64	%p465, %rd322, %rd376;
@%p465 bra BB143_735;

ld.f64 %fd716, [%rd375+4096];
st.global.f64 [%rd886+4104], %fd716;

BB143_735:
setp.ge.s64	%p466, %rd323, %rd376;
@%p466 bra BB143_737;

ld.f64 %fd717, [%rd375+5120];
st.global.f64 [%rd886+5128], %fd717;

BB143_737:
setp.ge.s64	%p467, %rd324, %rd376;
@%p467 bra BB143_739;

ld.f64 %fd718, [%rd375+6144];
st.global.f64 [%rd886+6152], %fd718;

BB143_739:
setp.ge.s64	%p468, %rd325, %rd376;
@%p468 bra BB143_741;

ld.f64 %fd719, [%rd375+7168];
st.global.f64 [%rd886+7176], %fd719;

BB143_741:
setp.ge.s64	%p469, %rd326, %rd376;
@%p469 bra BB143_744;

ld.f64 %fd720, [%rd375+8192];
st.global.f64 [%rd886+8200], %fd720;

BB143_744:
add.s64 %rd887, %rd887, 9216;
add.s64 %rd886, %rd886, 9216;
setp.lt.u64	%p470, %rd887, %rd350;
@%p470 bra BB143_724;

BB143_746:
bar.sync 0;
add.s64 %rd867, %rd332, 9216;
add.s64 %rd851, %rd851, 9216;
add.s64 %rd848, %rd331, 9216;
mov.u64 %rd860, %rd848;
sub.s64 %rd699, %rd9, %rd848;
setp.gt.s64	%p471, %rd699, 0;
add.s64 %rd847, %rd847, 1;
@%p471 bra BB143_579;

BB143_747:
@%p42 bra BB143_763;


	{ 
.reg .pred p; 
isspacep.shared p, %rd235; 
selp.u32 %r160, 1, 0, p; 
} 


	setp.eq.s32	%p473, %r160, 0;
@%p473 bra BB143_762;

mov.u64 %rd701, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd702, %rd701;
sub.s64 %rd385, %rd235, %rd702;
setp.eq.s64	%p474, %rd235, 0;
@%p474 bra BB143_763;

add.s64 %rd703, %rd385, -16;
add.s64 %rd705, %rd701, %rd703;
add.s64 %rd387, %rd702, %rd703;
ld.shared.u8 %rs49, [%rd705];
or.b16 %rs50, %rs49, 1;
st.shared.u8 [%rd705], %rs50;
ld.shared.u64 %rd388, [%rd705+8];
setp.eq.s64	%p475, %rd388, 0;
mov.u64 %rd891, %rd387;
@%p475 bra BB143_756;

mov.u64 %rd389, %rd387;
ld.u8 %rs51, [%rd388];
and.b16 %rs52, %rs51, 1;
setp.eq.b16	%p476, %rs52, 1;
mov.u64 %rd891, %rd389;
@!%p476 bra BB143_756;
bra.uni BB143_752;

BB143_752:
ld.u64 %rd391, [%rd388];
shr.u64 %rd392, %rd391, 1;
add.s64 %rd393, %rd388, 16;
add.s64 %rd394, %rd393, %rd392;
ld.shared.u64 %rd707, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p477, %rd394, %rd707;
mov.u64 %rd891, %rd388;
@%p477 bra BB143_756;

ld.u8 %rs53, [%rd394];
and.b16 %rs54, %rs53, 1;
setp.eq.b16	%p478, %rs54, 1;
mov.u64 %rd888, %rd388;
mov.u64 %rd891, %rd888;
@!%p478 bra BB143_756;
bra.uni BB143_754;

BB143_754:
ld.u64 %rd708, [%rd394];
shr.u64 %rd709, %rd708, 1;
add.s64 %rd710, %rd709, %rd392;
add.s64 %rd711, %rd710, 16;
shl.b64 %rd712, %rd711, 1;
and.b64 %rd713, %rd391, 1;
or.b64 %rd714, %rd712, %rd713;
st.u64 [%rd388], %rd714;
and.b64 %rd395, %rd711, 9223372036854775807;
add.s64 %rd715, %rd393, %rd395;
ld.shared.u64 %rd716, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p479, %rd715, %rd716;
mov.u64 %rd889, %rd388;
mov.u64 %rd891, %rd889;
@%p479 bra BB143_756;

add.s64 %rd717, %rd395, %rd393;
st.u64 [%rd717+8], %rd388;
mov.u64 %rd891, %rd388;

BB143_756:
ld.u64 %rd398, [%rd891];
shr.u64 %rd399, %rd398, 1;
add.s64 %rd400, %rd891, 16;
add.s64 %rd401, %rd400, %rd399;
ld.shared.u64 %rd718, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p480, %rd401, %rd718;
@%p480 bra BB143_760;

ld.u8 %rs55, [%rd401];
and.b16 %rs56, %rs55, 1;
setp.eq.b16	%p481, %rs56, 1;
@!%p481 bra BB143_763;
bra.uni BB143_758;

BB143_758:
ld.u64 %rd719, [%rd401];
shr.u64 %rd720, %rd719, 1;
add.s64 %rd721, %rd720, %rd399;
add.s64 %rd722, %rd721, 16;
shl.b64 %rd723, %rd722, 1;
and.b64 %rd724, %rd398, 1;
or.b64 %rd725, %rd723, %rd724;
st.u64 [%rd891], %rd725;
and.b64 %rd402, %rd722, 9223372036854775807;
add.s64 %rd726, %rd400, %rd402;
ld.shared.u64 %rd727, [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8];
setp.eq.s64	%p482, %rd726, %rd727;
@%p482 bra BB143_763;

add.s64 %rd728, %rd402, %rd400;
st.u64 [%rd728+8], %rd891;
bra.uni BB143_763;

BB143_378:
setp.lt.u64	%p264, %rd204, %rd811;
@%p264 bra BB143_381;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd811;
bra.uni BB143_381;

BB143_762:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd235;
call.uni 
free, 
(
param0
);


	}

BB143_763:
bar.sync 0;

BB143_764:
ret;

BB143_760:
setp.lt.u64	%p483, %rd401, %rd891;
@%p483 bra BB143_763;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_000036d9_00000000_7_THCTensorMathScan_cpp1_ii_74745b1f19s_on_chip_allocatorE+8], %rd891;
bra.uni BB143_763;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_11EmptyKernelIvEEvv(

)
{



ret;
}


