{
  "module_name": "bcm4908_enet.h",
  "hash_id": "af66667b3495c1e98049e7d6e7a5148fa516b2c8648304ae26cb48b8df7dd625",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/broadcom/bcm4908_enet.h",
  "human_readable_source": " \n#ifndef __BCM4908_ENET_H\n#define __BCM4908_ENET_H\n\n#define ENET_CONTROL\t\t\t\t\t0x000\n#define ENET_MIB_CTRL\t\t\t\t\t0x004\n#define  ENET_MIB_CTRL_CLR_MIB\t\t\t\t0x00000001\n#define ENET_RX_ERR_MASK\t\t\t\t0x008\n#define ENET_MIB_MAX_PKT_SIZE\t\t\t\t0x00C\n#define  ENET_MIB_MAX_PKT_SIZE_VAL\t\t\t0x00003fff\n#define ENET_DIAG_OUT\t\t\t\t\t0x01c\n#define ENET_ENABLE_DROP_PKT\t\t\t\t0x020\n#define ENET_IRQ_ENABLE\t\t\t\t\t0x024\n#define  ENET_IRQ_ENABLE_OVFL\t\t\t\t0x00000001\n#define ENET_GMAC_STATUS\t\t\t\t0x028\n#define  ENET_GMAC_STATUS_ETH_SPEED_MASK\t\t0x00000003\n#define  ENET_GMAC_STATUS_ETH_SPEED_10\t\t\t0x00000000\n#define  ENET_GMAC_STATUS_ETH_SPEED_100\t\t\t0x00000001\n#define  ENET_GMAC_STATUS_ETH_SPEED_1000\t\t0x00000002\n#define  ENET_GMAC_STATUS_HD\t\t\t\t0x00000004\n#define  ENET_GMAC_STATUS_AUTO_CFG_EN\t\t\t0x00000008\n#define  ENET_GMAC_STATUS_LINK_UP\t\t\t0x00000010\n#define ENET_IRQ_STATUS\t\t\t\t\t0x02c\n#define  ENET_IRQ_STATUS_OVFL\t\t\t\t0x00000001\n#define ENET_OVERFLOW_COUNTER\t\t\t\t0x030\n#define ENET_FLUSH\t\t\t\t\t0x034\n#define  ENET_FLUSH_RXFIFO_FLUSH\t\t\t0x00000001\n#define  ENET_FLUSH_TXFIFO_FLUSH\t\t\t0x00000002\n#define ENET_RSV_SELECT\t\t\t\t\t0x038\n#define ENET_BP_FORCE\t\t\t\t\t0x03c\n#define  ENET_BP_FORCE_FORCE\t\t\t\t0x00000001\n#define ENET_DMA_RX_OK_TO_SEND_COUNT\t\t\t0x040\n#define  ENET_DMA_RX_OK_TO_SEND_COUNT_VAL\t\t0x0000000f\n#define ENET_TX_CRC_CTRL\t\t\t\t0x044\n#define ENET_MIB\t\t\t\t\t0x200\n#define ENET_UNIMAC\t\t\t\t\t0x400\n#define ENET_DMA\t\t\t\t\t0x800\n#define ENET_DMA_CONTROLLER_CFG\t\t\t\t0x800\n#define  ENET_DMA_CTRL_CFG_MASTER_EN\t\t\t0x00000001\n#define  ENET_DMA_CTRL_CFG_FLOWC_CH1_EN\t\t\t0x00000002\n#define  ENET_DMA_CTRL_CFG_FLOWC_CH3_EN\t\t\t0x00000004\n#define ENET_DMA_FLOWCTL_CH1_THRESH_LO\t\t\t0x804\n#define ENET_DMA_FLOWCTL_CH1_THRESH_HI\t\t\t0x808\n#define ENET_DMA_FLOWCTL_CH1_ALLOC\t\t\t0x80c\n#define  ENET_DMA_FLOWCTL_CH1_ALLOC_FORCE\t\t0x80000000\n#define ENET_DMA_FLOWCTL_CH3_THRESH_LO\t\t\t0x810\n#define ENET_DMA_FLOWCTL_CH3_THRESH_HI\t\t\t0x814\n#define ENET_DMA_FLOWCTL_CH3_ALLOC\t\t\t0x818\n#define ENET_DMA_FLOWCTL_CH5_THRESH_LO\t\t\t0x81C\n#define ENET_DMA_FLOWCTL_CH5_THRESH_HI\t\t\t0x820\n#define ENET_DMA_FLOWCTL_CH5_ALLOC\t\t\t0x824\n#define ENET_DMA_FLOWCTL_CH7_THRESH_LO\t\t\t0x828\n#define ENET_DMA_FLOWCTL_CH7_THRESH_HI\t\t\t0x82C\n#define ENET_DMA_FLOWCTL_CH7_ALLOC\t\t\t0x830\n#define ENET_DMA_CTRL_CHANNEL_RESET\t\t\t0x834\n#define ENET_DMA_CTRL_CHANNEL_DEBUG\t\t\t0x838\n#define ENET_DMA_CTRL_GLOBAL_INTERRUPT_STATUS\t\t0x840\n#define ENET_DMA_CTRL_GLOBAL_INTERRUPT_MASK\t\t0x844\n#define ENET_DMA_CH0_CFG\t\t\t\t0xa00\t\t \n#define ENET_DMA_CH1_CFG\t\t\t\t0xa10\t\t \n#define ENET_DMA_CH0_STATE_RAM\t\t\t\t0xc00\t\t \n#define ENET_DMA_CH1_STATE_RAM\t\t\t\t0xc10\t\t \n\n#define ENET_DMA_CH_CFG\t\t\t\t\t0x00\t\t \n#define  ENET_DMA_CH_CFG_ENABLE\t\t\t\t0x00000001\t \n#define  ENET_DMA_CH_CFG_PKT_HALT\t\t\t0x00000002\t \n#define  ENET_DMA_CH_CFG_BURST_HALT\t\t\t0x00000004\t \n#define ENET_DMA_CH_CFG_INT_STAT\t\t\t0x04\t\t \n#define ENET_DMA_CH_CFG_INT_MASK\t\t\t0x08\t\t \n#define  ENET_DMA_CH_CFG_INT_BUFF_DONE\t\t\t0x00000001\t \n#define  ENET_DMA_CH_CFG_INT_DONE\t\t\t0x00000002\t \n#define  ENET_DMA_CH_CFG_INT_NO_DESC\t\t\t0x00000004\t \n#define  ENET_DMA_CH_CFG_INT_RX_ERROR\t\t\t0x00000008\t \n#define ENET_DMA_CH_CFG_MAX_BURST\t\t\t0x0c\t\t \n#define  ENET_DMA_CH_CFG_MAX_BURST_DESCSIZE_SEL\t\t0x00040000\t \n#define ENET_DMA_CH_CFG_SIZE\t\t\t\t0x10\n\n#define ENET_DMA_CH_STATE_RAM_BASE_DESC_PTR\t\t0x00\t\t \n#define ENET_DMA_CH_STATE_RAM_STATE_DATA\t\t0x04\t\t \n#define ENET_DMA_CH_STATE_RAM_DESC_LEN_STATUS\t\t0x08\t\t \n#define ENET_DMA_CH_STATE_RAM_DESC_BASE_BUFPTR\t\t0x0c\t\t \n#define ENET_DMA_CH_STATE_RAM_SIZE\t\t\t0x10\n\n#define DMA_CTL_STATUS_APPEND_CRC\t\t\t0x00000100\n#define DMA_CTL_STATUS_APPEND_BRCM_TAG\t\t\t0x00000200\n#define DMA_CTL_STATUS_PRIO\t\t\t\t0x00000C00   \n#define DMA_CTL_STATUS_WRAP\t\t\t\t0x00001000   \n#define DMA_CTL_STATUS_SOP\t\t\t\t0x00002000   \n#define DMA_CTL_STATUS_EOP\t\t\t\t0x00004000   \n#define DMA_CTL_STATUS_OWN\t\t\t\t0x00008000   \n#define DMA_CTL_LEN_DESC_BUFLENGTH\t\t\t0x0fff0000\n#define DMA_CTL_LEN_DESC_BUFLENGTH_SHIFT\t\t16\n#define DMA_CTL_LEN_DESC_MULTICAST\t\t\t0x40000000\n#define DMA_CTL_LEN_DESC_USEFPM\t\t\t\t0x80000000\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}