
serialsocket.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075fc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  08007710  08007710  00017710  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b24  08007b24  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08007b24  08007b24  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007b24  08007b24  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b24  08007b24  00017b24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b28  08007b28  00017b28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08007b2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a0  200001e0  08007d0c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000480  08007d0c  00020480  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000db08  00000000  00000000  0002024c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000021c8  00000000  00000000  0002dd54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e00  00000000  00000000  0002ff20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000aed  00000000  00000000  00030d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018d7c  00000000  00000000  0003180d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ff24  00000000  00000000  0004a589  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008ee0d  00000000  00000000  0005a4ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004c94  00000000  00000000  000e92bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  000edf50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	080076f4 	.word	0x080076f4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	080076f4 	.word	0x080076f4

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2f>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000aa4:	bf24      	itt	cs
 8000aa6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aaa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aae:	d90d      	bls.n	8000acc <__aeabi_d2f+0x30>
 8000ab0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ab4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000abc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ac0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac4:	bf08      	it	eq
 8000ac6:	f020 0001 	biceq.w	r0, r0, #1
 8000aca:	4770      	bx	lr
 8000acc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ad0:	d121      	bne.n	8000b16 <__aeabi_d2f+0x7a>
 8000ad2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ad6:	bfbc      	itt	lt
 8000ad8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000adc:	4770      	bxlt	lr
 8000ade:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ae2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ae6:	f1c2 0218 	rsb	r2, r2, #24
 8000aea:	f1c2 0c20 	rsb	ip, r2, #32
 8000aee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af2:	fa20 f002 	lsr.w	r0, r0, r2
 8000af6:	bf18      	it	ne
 8000af8:	f040 0001 	orrne.w	r0, r0, #1
 8000afc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b08:	ea40 000c 	orr.w	r0, r0, ip
 8000b0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b14:	e7cc      	b.n	8000ab0 <__aeabi_d2f+0x14>
 8000b16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1a:	d107      	bne.n	8000b2c <__aeabi_d2f+0x90>
 8000b1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b20:	bf1e      	ittt	ne
 8000b22:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b26:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b2a:	4770      	bxne	lr
 8000b2c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <transmitLEDState>:
  *g = green;
  *b = blue;

  return 1; // Successfully parsed RGB values
}
void transmitLEDState(void) {
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b086      	sub	sp, #24
 8000b40:	af00      	add	r7, sp, #0
  char ledStatusJSON[20]; // Adjust the size as per your requirement
  // Assuming you have defined appropriate macros or variables for
  // LED_GPIO_Port and LED_Pin
  int ledStatus = HAL_GPIO_ReadPin(LED_GPIO_Port, LED_Pin);
 8000b42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b46:	480a      	ldr	r0, [pc, #40]	; (8000b70 <transmitLEDState+0x34>)
 8000b48:	f001 fd20 	bl	800258c <HAL_GPIO_ReadPin>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	617b      	str	r3, [r7, #20]
  snprintf(ledStatusJSON, 20, "{\"LED\":%d}\r\n", ledStatus);
 8000b50:	4638      	mov	r0, r7
 8000b52:	697b      	ldr	r3, [r7, #20]
 8000b54:	4a07      	ldr	r2, [pc, #28]	; (8000b74 <transmitLEDState+0x38>)
 8000b56:	2114      	movs	r1, #20
 8000b58:	f004 fc3a 	bl	80053d0 <sniprintf>
  // Assuming you have defined huart1 and HAL_UART_Transmit correctly
  HAL_UART_Transmit(&huart1, (uint8_t *)ledStatusJSON, sizeof(ledStatusJSON),
 8000b5c:	4639      	mov	r1, r7
 8000b5e:	2364      	movs	r3, #100	; 0x64
 8000b60:	2214      	movs	r2, #20
 8000b62:	4805      	ldr	r0, [pc, #20]	; (8000b78 <transmitLEDState+0x3c>)
 8000b64:	f003 f8fe 	bl	8003d64 <HAL_UART_Transmit>
                    100);
}
 8000b68:	bf00      	nop
 8000b6a:	3718      	adds	r7, #24
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	40011000 	.word	0x40011000
 8000b74:	08007710 	.word	0x08007710
 8000b78:	200002a4 	.word	0x200002a4
 8000b7c:	00000000 	.word	0x00000000

08000b80 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b086      	sub	sp, #24
 8000b84:	af04      	add	r7, sp, #16

  SystemClock_Config();
 8000b86:	f000 f883 	bl	8000c90 <SystemClock_Config>

  MX_GPIO_Init();
 8000b8a:	f000 fa0f 	bl	8000fac <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000b8e:	f000 f9e3 	bl	8000f58 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000b92:	f000 f8d9 	bl	8000d48 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000b96:	f000 f915 	bl	8000dc4 <MX_ADC2_Init>
  MX_TIM2_Init();
 8000b9a:	f000 f951 	bl	8000e40 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc1);
 8000b9e:	4834      	ldr	r0, [pc, #208]	; (8000c70 <main+0xf0>)
 8000ba0:	f000 fe92 	bl	80018c8 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8000ba4:	4833      	ldr	r0, [pc, #204]	; (8000c74 <main+0xf4>)
 8000ba6:	f000 fe8f 	bl	80018c8 <HAL_ADC_Start>

  HAL_UART_Receive_IT(&huart1, &UART1_rxBuffer,
 8000baa:	2201      	movs	r2, #1
 8000bac:	4932      	ldr	r1, [pc, #200]	; (8000c78 <main+0xf8>)
 8000bae:	4833      	ldr	r0, [pc, #204]	; (8000c7c <main+0xfc>)
 8000bb0:	f003 f95b 	bl	8003e6a <HAL_UART_Receive_IT>
                      1); // receive data from data buffer interrupt mode
  // receive data from data buffer interrupt mode
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000bb4:	2104      	movs	r1, #4
 8000bb6:	4832      	ldr	r0, [pc, #200]	; (8000c80 <main+0x100>)
 8000bb8:	f002 fb6c 	bl	8003294 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000bbc:	2108      	movs	r1, #8
 8000bbe:	4830      	ldr	r0, [pc, #192]	; (8000c80 <main+0x100>)
 8000bc0:	f002 fb68 	bl	8003294 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000bc4:	210c      	movs	r1, #12
 8000bc6:	482e      	ldr	r0, [pc, #184]	; (8000c80 <main+0x100>)
 8000bc8:	f002 fb64 	bl	8003294 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {

    HAL_ADC_PollForConversion(&hadc1, 100);
 8000bcc:	2164      	movs	r1, #100	; 0x64
 8000bce:	4828      	ldr	r0, [pc, #160]	; (8000c70 <main+0xf0>)
 8000bd0:	f000 ff28 	bl	8001a24 <HAL_ADC_PollForConversion>
    HAL_ADC_PollForConversion(&hadc2, 100);
 8000bd4:	2164      	movs	r1, #100	; 0x64
 8000bd6:	4827      	ldr	r0, [pc, #156]	; (8000c74 <main+0xf4>)
 8000bd8:	f000 ff24 	bl	8001a24 <HAL_ADC_PollForConversion>

    uint8_t tempValue = HAL_ADC_GetValue(&hadc1);
 8000bdc:	4824      	ldr	r0, [pc, #144]	; (8000c70 <main+0xf0>)
 8000bde:	f001 f827 	bl	8001c30 <HAL_ADC_GetValue>
 8000be2:	4603      	mov	r3, r0
 8000be4:	71fb      	strb	r3, [r7, #7]
    uint8_t LDRValue = HAL_ADC_GetValue(&hadc2);
 8000be6:	4823      	ldr	r0, [pc, #140]	; (8000c74 <main+0xf4>)
 8000be8:	f001 f822 	bl	8001c30 <HAL_ADC_GetValue>
 8000bec:	4603      	mov	r3, r0
 8000bee:	71bb      	strb	r3, [r7, #6]
    float celsius = (357.558 - 0.187364 * tempValue) / 10.0;
 8000bf0:	79fb      	ldrb	r3, [r7, #7]
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f7ff fc10 	bl	8000418 <__aeabi_i2d>
 8000bf8:	a319      	add	r3, pc, #100	; (adr r3, 8000c60 <main+0xe0>)
 8000bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bfe:	f7ff fc75 	bl	80004ec <__aeabi_dmul>
 8000c02:	4602      	mov	r2, r0
 8000c04:	460b      	mov	r3, r1
 8000c06:	a118      	add	r1, pc, #96	; (adr r1, 8000c68 <main+0xe8>)
 8000c08:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000c0c:	f7ff fab6 	bl	800017c <__aeabi_dsub>
 8000c10:	4602      	mov	r2, r0
 8000c12:	460b      	mov	r3, r1
 8000c14:	4610      	mov	r0, r2
 8000c16:	4619      	mov	r1, r3
 8000c18:	f04f 0200 	mov.w	r2, #0
 8000c1c:	4b19      	ldr	r3, [pc, #100]	; (8000c84 <main+0x104>)
 8000c1e:	f7ff fd8f 	bl	8000740 <__aeabi_ddiv>
 8000c22:	4602      	mov	r2, r0
 8000c24:	460b      	mov	r3, r1
 8000c26:	4610      	mov	r0, r2
 8000c28:	4619      	mov	r1, r3
 8000c2a:	f7ff ff37 	bl	8000a9c <__aeabi_d2f>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	603b      	str	r3, [r7, #0]

    snprintf(data_buffer, sizeof(data_buffer),
 8000c32:	6838      	ldr	r0, [r7, #0]
 8000c34:	f7ff fc02 	bl	800043c <__aeabi_f2d>
 8000c38:	4602      	mov	r2, r0
 8000c3a:	460b      	mov	r3, r1
 8000c3c:	79b9      	ldrb	r1, [r7, #6]
 8000c3e:	9102      	str	r1, [sp, #8]
 8000c40:	e9cd 2300 	strd	r2, r3, [sp]
 8000c44:	4a10      	ldr	r2, [pc, #64]	; (8000c88 <main+0x108>)
 8000c46:	2132      	movs	r1, #50	; 0x32
 8000c48:	4810      	ldr	r0, [pc, #64]	; (8000c8c <main+0x10c>)
 8000c4a:	f004 fbc1 	bl	80053d0 <sniprintf>
             "{\"Temperature\":%.4f,\"LDR\":%d}\r\n", celsius, LDRValue);

    HAL_UART_Transmit(&huart1, (uint8_t *)data_buffer, sizeof(data_buffer),
 8000c4e:	2364      	movs	r3, #100	; 0x64
 8000c50:	2232      	movs	r2, #50	; 0x32
 8000c52:	490e      	ldr	r1, [pc, #56]	; (8000c8c <main+0x10c>)
 8000c54:	4809      	ldr	r0, [pc, #36]	; (8000c7c <main+0xfc>)
 8000c56:	f003 f885 	bl	8003d64 <HAL_UART_Transmit>
  while (1) {
 8000c5a:	e7b7      	b.n	8000bcc <main+0x4c>
 8000c5c:	f3af 8000 	nop.w
 8000c60:	26394fad 	.word	0x26394fad
 8000c64:	3fc7fb8b 	.word	0x3fc7fb8b
 8000c68:	916872b0 	.word	0x916872b0
 8000c6c:	407658ed 	.word	0x407658ed
 8000c70:	200001fc 	.word	0x200001fc
 8000c74:	2000022c 	.word	0x2000022c
 8000c78:	2000031e 	.word	0x2000031e
 8000c7c:	200002a4 	.word	0x200002a4
 8000c80:	2000025c 	.word	0x2000025c
 8000c84:	40240000 	.word	0x40240000
 8000c88:	08007720 	.word	0x08007720
 8000c8c:	200002ec 	.word	0x200002ec

08000c90 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b094      	sub	sp, #80	; 0x50
 8000c94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c9a:	2228      	movs	r2, #40	; 0x28
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f004 fc2d 	bl	80054fe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ca4:	f107 0314 	add.w	r3, r7, #20
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	605a      	str	r2, [r3, #4]
 8000cae:	609a      	str	r2, [r3, #8]
 8000cb0:	60da      	str	r2, [r3, #12]
 8000cb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cb4:	1d3b      	adds	r3, r7, #4
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	601a      	str	r2, [r3, #0]
 8000cba:	605a      	str	r2, [r3, #4]
 8000cbc:	609a      	str	r2, [r3, #8]
 8000cbe:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cc4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cd2:	2302      	movs	r3, #2
 8000cd4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cd6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cda:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000cdc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000ce0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000ce2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f001 fcb0 	bl	800264c <HAL_RCC_OscConfig>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <SystemClock_Config+0x66>
    Error_Handler();
 8000cf2:	f000 faa9 	bl	8001248 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8000cf6:	230f      	movs	r3, #15
 8000cf8:	617b      	str	r3, [r7, #20]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d06:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000d0c:	f107 0314 	add.w	r3, r7, #20
 8000d10:	2102      	movs	r1, #2
 8000d12:	4618      	mov	r0, r3
 8000d14:	f001 ff1c 	bl	8002b50 <HAL_RCC_ClockConfig>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <SystemClock_Config+0x92>
    Error_Handler();
 8000d1e:	f000 fa93 	bl	8001248 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000d22:	2302      	movs	r3, #2
 8000d24:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000d26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d2a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000d2c:	1d3b      	adds	r3, r7, #4
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f002 f89c 	bl	8002e6c <HAL_RCCEx_PeriphCLKConfig>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <SystemClock_Config+0xae>
    Error_Handler();
 8000d3a:	f000 fa85 	bl	8001248 <Error_Handler>
  }
}
 8000d3e:	bf00      	nop
 8000d40:	3750      	adds	r7, #80	; 0x50
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
	...

08000d48 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b084      	sub	sp, #16
 8000d4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */
  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d4e:	1d3b      	adds	r3, r7, #4
 8000d50:	2200      	movs	r2, #0
 8000d52:	601a      	str	r2, [r3, #0]
 8000d54:	605a      	str	r2, [r3, #4]
 8000d56:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */
  /* USER CODE END ADC1_Init 1 */

  /** Common config
   */
  hadc1.Instance = ADC1;
 8000d58:	4b18      	ldr	r3, [pc, #96]	; (8000dbc <MX_ADC1_Init+0x74>)
 8000d5a:	4a19      	ldr	r2, [pc, #100]	; (8000dc0 <MX_ADC1_Init+0x78>)
 8000d5c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d5e:	4b17      	ldr	r3, [pc, #92]	; (8000dbc <MX_ADC1_Init+0x74>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d64:	4b15      	ldr	r3, [pc, #84]	; (8000dbc <MX_ADC1_Init+0x74>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d6a:	4b14      	ldr	r3, [pc, #80]	; (8000dbc <MX_ADC1_Init+0x74>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d70:	4b12      	ldr	r3, [pc, #72]	; (8000dbc <MX_ADC1_Init+0x74>)
 8000d72:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000d76:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d78:	4b10      	ldr	r3, [pc, #64]	; (8000dbc <MX_ADC1_Init+0x74>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000d7e:	4b0f      	ldr	r3, [pc, #60]	; (8000dbc <MX_ADC1_Init+0x74>)
 8000d80:	2201      	movs	r2, #1
 8000d82:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8000d84:	480d      	ldr	r0, [pc, #52]	; (8000dbc <MX_ADC1_Init+0x74>)
 8000d86:	f000 fcc7 	bl	8001718 <HAL_ADC_Init>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d001      	beq.n	8000d94 <MX_ADC1_Init+0x4c>
    Error_Handler();
 8000d90:	f000 fa5a 	bl	8001248 <Error_Handler>
  }

  /** Configure Regular Channel
   */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000d94:	2310      	movs	r3, #16
 8000d96:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d98:	2301      	movs	r3, #1
 8000d9a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000da0:	1d3b      	adds	r3, r7, #4
 8000da2:	4619      	mov	r1, r3
 8000da4:	4805      	ldr	r0, [pc, #20]	; (8000dbc <MX_ADC1_Init+0x74>)
 8000da6:	f000 ff4f 	bl	8001c48 <HAL_ADC_ConfigChannel>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <MX_ADC1_Init+0x6c>
    Error_Handler();
 8000db0:	f000 fa4a 	bl	8001248 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  /* USER CODE END ADC1_Init 2 */
}
 8000db4:	bf00      	nop
 8000db6:	3710      	adds	r7, #16
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	200001fc 	.word	0x200001fc
 8000dc0:	40012400 	.word	0x40012400

08000dc4 <MX_ADC2_Init>:
/**
 * @brief ADC2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC2_Init(void) {
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */
  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000dca:	1d3b      	adds	r3, r7, #4
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC2_Init 1 */
  /* USER CODE END ADC2_Init 1 */

  /** Common config
   */
  hadc2.Instance = ADC2;
 8000dd4:	4b18      	ldr	r3, [pc, #96]	; (8000e38 <MX_ADC2_Init+0x74>)
 8000dd6:	4a19      	ldr	r2, [pc, #100]	; (8000e3c <MX_ADC2_Init+0x78>)
 8000dd8:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000dda:	4b17      	ldr	r3, [pc, #92]	; (8000e38 <MX_ADC2_Init+0x74>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000de0:	4b15      	ldr	r3, [pc, #84]	; (8000e38 <MX_ADC2_Init+0x74>)
 8000de2:	2201      	movs	r2, #1
 8000de4:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000de6:	4b14      	ldr	r3, [pc, #80]	; (8000e38 <MX_ADC2_Init+0x74>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000dec:	4b12      	ldr	r3, [pc, #72]	; (8000e38 <MX_ADC2_Init+0x74>)
 8000dee:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000df2:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000df4:	4b10      	ldr	r3, [pc, #64]	; (8000e38 <MX_ADC2_Init+0x74>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8000dfa:	4b0f      	ldr	r3, [pc, #60]	; (8000e38 <MX_ADC2_Init+0x74>)
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK) {
 8000e00:	480d      	ldr	r0, [pc, #52]	; (8000e38 <MX_ADC2_Init+0x74>)
 8000e02:	f000 fc89 	bl	8001718 <HAL_ADC_Init>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d001      	beq.n	8000e10 <MX_ADC2_Init+0x4c>
    Error_Handler();
 8000e0c:	f000 fa1c 	bl	8001248 <Error_Handler>
  }

  /** Configure Regular Channel
   */
  sConfig.Channel = ADC_CHANNEL_7;
 8000e10:	2307      	movs	r3, #7
 8000e12:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e14:	2301      	movs	r3, #1
 8000e16:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8000e18:	2306      	movs	r3, #6
 8000e1a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) {
 8000e1c:	1d3b      	adds	r3, r7, #4
 8000e1e:	4619      	mov	r1, r3
 8000e20:	4805      	ldr	r0, [pc, #20]	; (8000e38 <MX_ADC2_Init+0x74>)
 8000e22:	f000 ff11 	bl	8001c48 <HAL_ADC_ConfigChannel>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <MX_ADC2_Init+0x6c>
    Error_Handler();
 8000e2c:	f000 fa0c 	bl	8001248 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */
  /* USER CODE END ADC2_Init 2 */
}
 8000e30:	bf00      	nop
 8000e32:	3710      	adds	r7, #16
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	2000022c 	.word	0x2000022c
 8000e3c:	40012800 	.word	0x40012800

08000e40 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b08e      	sub	sp, #56	; 0x38
 8000e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e46:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	605a      	str	r2, [r3, #4]
 8000e50:	609a      	str	r2, [r3, #8]
 8000e52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e54:	f107 0320 	add.w	r3, r7, #32
 8000e58:	2200      	movs	r2, #0
 8000e5a:	601a      	str	r2, [r3, #0]
 8000e5c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e5e:	1d3b      	adds	r3, r7, #4
 8000e60:	2200      	movs	r2, #0
 8000e62:	601a      	str	r2, [r3, #0]
 8000e64:	605a      	str	r2, [r3, #4]
 8000e66:	609a      	str	r2, [r3, #8]
 8000e68:	60da      	str	r2, [r3, #12]
 8000e6a:	611a      	str	r2, [r3, #16]
 8000e6c:	615a      	str	r2, [r3, #20]
 8000e6e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */
  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e70:	4b38      	ldr	r3, [pc, #224]	; (8000f54 <MX_TIM2_Init+0x114>)
 8000e72:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e76:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000e78:	4b36      	ldr	r3, [pc, #216]	; (8000f54 <MX_TIM2_Init+0x114>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e7e:	4b35      	ldr	r3, [pc, #212]	; (8000f54 <MX_TIM2_Init+0x114>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000e84:	4b33      	ldr	r3, [pc, #204]	; (8000f54 <MX_TIM2_Init+0x114>)
 8000e86:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e8a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e8c:	4b31      	ldr	r3, [pc, #196]	; (8000f54 <MX_TIM2_Init+0x114>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e92:	4b30      	ldr	r3, [pc, #192]	; (8000f54 <MX_TIM2_Init+0x114>)
 8000e94:	2280      	movs	r2, #128	; 0x80
 8000e96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8000e98:	482e      	ldr	r0, [pc, #184]	; (8000f54 <MX_TIM2_Init+0x114>)
 8000e9a:	f002 f953 	bl	8003144 <HAL_TIM_Base_Init>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <MX_TIM2_Init+0x68>
    Error_Handler();
 8000ea4:	f000 f9d0 	bl	8001248 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ea8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eac:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8000eae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	4827      	ldr	r0, [pc, #156]	; (8000f54 <MX_TIM2_Init+0x114>)
 8000eb6:	f002 fb4b 	bl	8003550 <HAL_TIM_ConfigClockSource>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <MX_TIM2_Init+0x84>
    Error_Handler();
 8000ec0:	f000 f9c2 	bl	8001248 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 8000ec4:	4823      	ldr	r0, [pc, #140]	; (8000f54 <MX_TIM2_Init+0x114>)
 8000ec6:	f002 f98c 	bl	80031e2 <HAL_TIM_PWM_Init>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d001      	beq.n	8000ed4 <MX_TIM2_Init+0x94>
    Error_Handler();
 8000ed0:	f000 f9ba 	bl	8001248 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 8000edc:	f107 0320 	add.w	r3, r7, #32
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	481c      	ldr	r0, [pc, #112]	; (8000f54 <MX_TIM2_Init+0x114>)
 8000ee4:	f002 fe96 	bl	8003c14 <HAL_TIMEx_MasterConfigSynchronization>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_TIM2_Init+0xb2>
    Error_Handler();
 8000eee:	f000 f9ab 	bl	8001248 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ef2:	2360      	movs	r3, #96	; 0x60
 8000ef4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000efa:	2300      	movs	r3, #0
 8000efc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000efe:	2300      	movs	r3, #0
 8000f00:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8000f02:	1d3b      	adds	r3, r7, #4
 8000f04:	2204      	movs	r2, #4
 8000f06:	4619      	mov	r1, r3
 8000f08:	4812      	ldr	r0, [pc, #72]	; (8000f54 <MX_TIM2_Init+0x114>)
 8000f0a:	f002 fa5f 	bl	80033cc <HAL_TIM_PWM_ConfigChannel>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <MX_TIM2_Init+0xd8>
    Error_Handler();
 8000f14:	f000 f998 	bl	8001248 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 8000f18:	1d3b      	adds	r3, r7, #4
 8000f1a:	2208      	movs	r2, #8
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	480d      	ldr	r0, [pc, #52]	; (8000f54 <MX_TIM2_Init+0x114>)
 8000f20:	f002 fa54 	bl	80033cc <HAL_TIM_PWM_ConfigChannel>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <MX_TIM2_Init+0xee>
    Error_Handler();
 8000f2a:	f000 f98d 	bl	8001248 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK) {
 8000f2e:	1d3b      	adds	r3, r7, #4
 8000f30:	220c      	movs	r2, #12
 8000f32:	4619      	mov	r1, r3
 8000f34:	4807      	ldr	r0, [pc, #28]	; (8000f54 <MX_TIM2_Init+0x114>)
 8000f36:	f002 fa49 	bl	80033cc <HAL_TIM_PWM_ConfigChannel>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d001      	beq.n	8000f44 <MX_TIM2_Init+0x104>
    Error_Handler();
 8000f40:	f000 f982 	bl	8001248 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000f44:	4803      	ldr	r0, [pc, #12]	; (8000f54 <MX_TIM2_Init+0x114>)
 8000f46:	f000 f9f1 	bl	800132c <HAL_TIM_MspPostInit>
}
 8000f4a:	bf00      	nop
 8000f4c:	3738      	adds	r7, #56	; 0x38
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	2000025c 	.word	0x2000025c

08000f58 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_Init 0 */
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000f5c:	4b11      	ldr	r3, [pc, #68]	; (8000fa4 <MX_USART1_UART_Init+0x4c>)
 8000f5e:	4a12      	ldr	r2, [pc, #72]	; (8000fa8 <MX_USART1_UART_Init+0x50>)
 8000f60:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000f62:	4b10      	ldr	r3, [pc, #64]	; (8000fa4 <MX_USART1_UART_Init+0x4c>)
 8000f64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f68:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f6a:	4b0e      	ldr	r3, [pc, #56]	; (8000fa4 <MX_USART1_UART_Init+0x4c>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f70:	4b0c      	ldr	r3, [pc, #48]	; (8000fa4 <MX_USART1_UART_Init+0x4c>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f76:	4b0b      	ldr	r3, [pc, #44]	; (8000fa4 <MX_USART1_UART_Init+0x4c>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f7c:	4b09      	ldr	r3, [pc, #36]	; (8000fa4 <MX_USART1_UART_Init+0x4c>)
 8000f7e:	220c      	movs	r2, #12
 8000f80:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f82:	4b08      	ldr	r3, [pc, #32]	; (8000fa4 <MX_USART1_UART_Init+0x4c>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f88:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <MX_USART1_UART_Init+0x4c>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK) {
 8000f8e:	4805      	ldr	r0, [pc, #20]	; (8000fa4 <MX_USART1_UART_Init+0x4c>)
 8000f90:	f002 fe98 	bl	8003cc4 <HAL_UART_Init>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <MX_USART1_UART_Init+0x46>
    Error_Handler();
 8000f9a:	f000 f955 	bl	8001248 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */
}
 8000f9e:	bf00      	nop
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	200002a4 	.word	0x200002a4
 8000fa8:	40013800 	.word	0x40013800

08000fac <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b088      	sub	sp, #32
 8000fb0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb2:	f107 0310 	add.w	r3, r7, #16
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	601a      	str	r2, [r3, #0]
 8000fba:	605a      	str	r2, [r3, #4]
 8000fbc:	609a      	str	r2, [r3, #8]
 8000fbe:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fc0:	4b2e      	ldr	r3, [pc, #184]	; (800107c <MX_GPIO_Init+0xd0>)
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	4a2d      	ldr	r2, [pc, #180]	; (800107c <MX_GPIO_Init+0xd0>)
 8000fc6:	f043 0310 	orr.w	r3, r3, #16
 8000fca:	6193      	str	r3, [r2, #24]
 8000fcc:	4b2b      	ldr	r3, [pc, #172]	; (800107c <MX_GPIO_Init+0xd0>)
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	f003 0310 	and.w	r3, r3, #16
 8000fd4:	60fb      	str	r3, [r7, #12]
 8000fd6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fd8:	4b28      	ldr	r3, [pc, #160]	; (800107c <MX_GPIO_Init+0xd0>)
 8000fda:	699b      	ldr	r3, [r3, #24]
 8000fdc:	4a27      	ldr	r2, [pc, #156]	; (800107c <MX_GPIO_Init+0xd0>)
 8000fde:	f043 0320 	orr.w	r3, r3, #32
 8000fe2:	6193      	str	r3, [r2, #24]
 8000fe4:	4b25      	ldr	r3, [pc, #148]	; (800107c <MX_GPIO_Init+0xd0>)
 8000fe6:	699b      	ldr	r3, [r3, #24]
 8000fe8:	f003 0320 	and.w	r3, r3, #32
 8000fec:	60bb      	str	r3, [r7, #8]
 8000fee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff0:	4b22      	ldr	r3, [pc, #136]	; (800107c <MX_GPIO_Init+0xd0>)
 8000ff2:	699b      	ldr	r3, [r3, #24]
 8000ff4:	4a21      	ldr	r2, [pc, #132]	; (800107c <MX_GPIO_Init+0xd0>)
 8000ff6:	f043 0304 	orr.w	r3, r3, #4
 8000ffa:	6193      	str	r3, [r2, #24]
 8000ffc:	4b1f      	ldr	r3, [pc, #124]	; (800107c <MX_GPIO_Init+0xd0>)
 8000ffe:	699b      	ldr	r3, [r3, #24]
 8001000:	f003 0304 	and.w	r3, r3, #4
 8001004:	607b      	str	r3, [r7, #4]
 8001006:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001008:	4b1c      	ldr	r3, [pc, #112]	; (800107c <MX_GPIO_Init+0xd0>)
 800100a:	699b      	ldr	r3, [r3, #24]
 800100c:	4a1b      	ldr	r2, [pc, #108]	; (800107c <MX_GPIO_Init+0xd0>)
 800100e:	f043 0308 	orr.w	r3, r3, #8
 8001012:	6193      	str	r3, [r2, #24]
 8001014:	4b19      	ldr	r3, [pc, #100]	; (800107c <MX_GPIO_Init+0xd0>)
 8001016:	699b      	ldr	r3, [r3, #24]
 8001018:	f003 0308 	and.w	r3, r3, #8
 800101c:	603b      	str	r3, [r7, #0]
 800101e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001020:	2200      	movs	r2, #0
 8001022:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001026:	4816      	ldr	r0, [pc, #88]	; (8001080 <MX_GPIO_Init+0xd4>)
 8001028:	f001 fac7 	bl	80025ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800102c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001030:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001032:	2301      	movs	r3, #1
 8001034:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001036:	2300      	movs	r3, #0
 8001038:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800103a:	2302      	movs	r3, #2
 800103c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800103e:	f107 0310 	add.w	r3, r7, #16
 8001042:	4619      	mov	r1, r3
 8001044:	480e      	ldr	r0, [pc, #56]	; (8001080 <MX_GPIO_Init+0xd4>)
 8001046:	f001 f925 	bl	8002294 <HAL_GPIO_Init>

  /*Configure GPIO pin : PUSHBTN_INT_Pin */
  GPIO_InitStruct.Pin = PUSHBTN_INT_Pin;
 800104a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800104e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001050:	4b0c      	ldr	r3, [pc, #48]	; (8001084 <MX_GPIO_Init+0xd8>)
 8001052:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001054:	2300      	movs	r3, #0
 8001056:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(PUSHBTN_INT_GPIO_Port, &GPIO_InitStruct);
 8001058:	f107 0310 	add.w	r3, r7, #16
 800105c:	4619      	mov	r1, r3
 800105e:	480a      	ldr	r0, [pc, #40]	; (8001088 <MX_GPIO_Init+0xdc>)
 8001060:	f001 f918 	bl	8002294 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001064:	2200      	movs	r2, #0
 8001066:	2100      	movs	r1, #0
 8001068:	2017      	movs	r0, #23
 800106a:	f001 f829 	bl	80020c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800106e:	2017      	movs	r0, #23
 8001070:	f001 f842 	bl	80020f8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001074:	bf00      	nop
 8001076:	3720      	adds	r7, #32
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	40021000 	.word	0x40021000
 8001080:	40011000 	.word	0x40011000
 8001084:	10210000 	.word	0x10210000
 8001088:	40010c00 	.word	0x40010c00

0800108c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	80fb      	strh	r3, [r7, #6]
  currentMillis = HAL_GetTick();
 8001096:	f000 fb35 	bl	8001704 <HAL_GetTick>
 800109a:	4603      	mov	r3, r0
 800109c:	4a0d      	ldr	r2, [pc, #52]	; (80010d4 <HAL_GPIO_EXTI_Callback+0x48>)
 800109e:	6013      	str	r3, [r2, #0]

  if (GPIO_Pin == PUSHBTN_INT_Pin &&
 80010a0:	88fb      	ldrh	r3, [r7, #6]
 80010a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80010a6:	d111      	bne.n	80010cc <HAL_GPIO_EXTI_Callback+0x40>
      (currentMillis - previousMillis >
 80010a8:	4b0a      	ldr	r3, [pc, #40]	; (80010d4 <HAL_GPIO_EXTI_Callback+0x48>)
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	4b0a      	ldr	r3, [pc, #40]	; (80010d8 <HAL_GPIO_EXTI_Callback+0x4c>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	1ad3      	subs	r3, r2, r3
  if (GPIO_Pin == PUSHBTN_INT_Pin &&
 80010b2:	2bc8      	cmp	r3, #200	; 0xc8
 80010b4:	d90a      	bls.n	80010cc <HAL_GPIO_EXTI_Callback+0x40>
       200)) // If The INT Source Is EXTI Line4 (B4 Pin)
  {
    HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); // Toggle The Output (LED) Pin
 80010b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010ba:	4808      	ldr	r0, [pc, #32]	; (80010dc <HAL_GPIO_EXTI_Callback+0x50>)
 80010bc:	f001 fa95 	bl	80025ea <HAL_GPIO_TogglePin>
    transmitLEDState();
 80010c0:	f7ff fd3c 	bl	8000b3c <transmitLEDState>
    previousMillis = currentMillis;
 80010c4:	4b03      	ldr	r3, [pc, #12]	; (80010d4 <HAL_GPIO_EXTI_Callback+0x48>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a03      	ldr	r2, [pc, #12]	; (80010d8 <HAL_GPIO_EXTI_Callback+0x4c>)
 80010ca:	6013      	str	r3, [r2, #0]
  }
}
 80010cc:	bf00      	nop
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	20000324 	.word	0x20000324
 80010d8:	20000320 	.word	0x20000320
 80010dc:	40011000 	.word	0x40011000

080010e0 <HAL_UART_RxCpltCallback>:
// void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
//{
//     clear_buffer(data_buffer, count);
// }
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b094      	sub	sp, #80	; 0x50
 80010e4:	af02      	add	r7, sp, #8
 80010e6:	6078      	str	r0, [r7, #4]

  if (UART1_rxBuffer == '\r') { // when enter is pressed go to this condition
 80010e8:	4b4b      	ldr	r3, [pc, #300]	; (8001218 <HAL_UART_RxCpltCallback+0x138>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	2b0d      	cmp	r3, #13
 80010ee:	d17c      	bne.n	80011ea <HAL_UART_RxCpltCallback+0x10a>
    data_buffer[count++] = '\0';
 80010f0:	4b4a      	ldr	r3, [pc, #296]	; (800121c <HAL_UART_RxCpltCallback+0x13c>)
 80010f2:	f993 2000 	ldrsb.w	r2, [r3]
 80010f6:	b2d3      	uxtb	r3, r2
 80010f8:	3301      	adds	r3, #1
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	b259      	sxtb	r1, r3
 80010fe:	4b47      	ldr	r3, [pc, #284]	; (800121c <HAL_UART_RxCpltCallback+0x13c>)
 8001100:	7019      	strb	r1, [r3, #0]
 8001102:	4b47      	ldr	r3, [pc, #284]	; (8001220 <HAL_UART_RxCpltCallback+0x140>)
 8001104:	2100      	movs	r1, #0
 8001106:	5499      	strb	r1, [r3, r2]
    char sentBuff[60];
    sprintf(sentBuff, "%s\r\n", data_buffer);
 8001108:	f107 030c 	add.w	r3, r7, #12
 800110c:	4a44      	ldr	r2, [pc, #272]	; (8001220 <HAL_UART_RxCpltCallback+0x140>)
 800110e:	4945      	ldr	r1, [pc, #276]	; (8001224 <HAL_UART_RxCpltCallback+0x144>)
 8001110:	4618      	mov	r0, r3
 8001112:	f004 f991 	bl	8005438 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)sentBuff, strlen(sentBuff), 100);
 8001116:	f107 030c 	add.w	r3, r7, #12
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff f822 	bl	8000164 <strlen>
 8001120:	4603      	mov	r3, r0
 8001122:	b29a      	uxth	r2, r3
 8001124:	f107 010c 	add.w	r1, r7, #12
 8001128:	2364      	movs	r3, #100	; 0x64
 800112a:	483f      	ldr	r0, [pc, #252]	; (8001228 <HAL_UART_RxCpltCallback+0x148>)
 800112c:	f002 fe1a 	bl	8003d64 <HAL_UART_Transmit>

    if (strncmp(data_buffer, "RGB_", 4) == 0) {
 8001130:	2204      	movs	r2, #4
 8001132:	493e      	ldr	r1, [pc, #248]	; (800122c <HAL_UART_RxCpltCallback+0x14c>)
 8001134:	483a      	ldr	r0, [pc, #232]	; (8001220 <HAL_UART_RxCpltCallback+0x140>)
 8001136:	f004 f9ea 	bl	800550e <strncmp>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d13a      	bne.n	80011b6 <HAL_UART_RxCpltCallback+0xd6>
//      sscanf(data_buffer, &RED, &GREEN, &BLUE);
      TIM2->CCR2 = (65535 - RED * 255);
 8001140:	4b3b      	ldr	r3, [pc, #236]	; (8001230 <HAL_UART_RxCpltCallback+0x150>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	461a      	mov	r2, r3
 8001146:	021b      	lsls	r3, r3, #8
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800114e:	33ff      	adds	r3, #255	; 0xff
 8001150:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001154:	6393      	str	r3, [r2, #56]	; 0x38
      TIM2->CCR3 = (65535 - GREEN * 255);
 8001156:	4b37      	ldr	r3, [pc, #220]	; (8001234 <HAL_UART_RxCpltCallback+0x154>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	461a      	mov	r2, r3
 800115c:	021b      	lsls	r3, r3, #8
 800115e:	1ad3      	subs	r3, r2, r3
 8001160:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001164:	33ff      	adds	r3, #255	; 0xff
 8001166:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800116a:	63d3      	str	r3, [r2, #60]	; 0x3c
      TIM2->CCR4 = (65535 - BLUE * 255);
 800116c:	4b32      	ldr	r3, [pc, #200]	; (8001238 <HAL_UART_RxCpltCallback+0x158>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	461a      	mov	r2, r3
 8001172:	021b      	lsls	r3, r3, #8
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800117a:	33ff      	adds	r3, #255	; 0xff
 800117c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001180:	6413      	str	r3, [r2, #64]	; 0x40
      sprintf(sentBuff, "RED:%d, GREEN:%d,BLUE:%d \r\n", RED, GREEN, BLUE);
 8001182:	4b2b      	ldr	r3, [pc, #172]	; (8001230 <HAL_UART_RxCpltCallback+0x150>)
 8001184:	681a      	ldr	r2, [r3, #0]
 8001186:	4b2b      	ldr	r3, [pc, #172]	; (8001234 <HAL_UART_RxCpltCallback+0x154>)
 8001188:	6819      	ldr	r1, [r3, #0]
 800118a:	4b2b      	ldr	r3, [pc, #172]	; (8001238 <HAL_UART_RxCpltCallback+0x158>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f107 000c 	add.w	r0, r7, #12
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	460b      	mov	r3, r1
 8001196:	4929      	ldr	r1, [pc, #164]	; (800123c <HAL_UART_RxCpltCallback+0x15c>)
 8001198:	f004 f94e 	bl	8005438 <siprintf>
      HAL_UART_Transmit(&huart1, (uint8_t *)sentBuff, strlen(sentBuff), 100);
 800119c:	f107 030c 	add.w	r3, r7, #12
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7fe ffdf 	bl	8000164 <strlen>
 80011a6:	4603      	mov	r3, r0
 80011a8:	b29a      	uxth	r2, r3
 80011aa:	f107 010c 	add.w	r1, r7, #12
 80011ae:	2364      	movs	r3, #100	; 0x64
 80011b0:	481d      	ldr	r0, [pc, #116]	; (8001228 <HAL_UART_RxCpltCallback+0x148>)
 80011b2:	f002 fdd7 	bl	8003d64 <HAL_UART_Transmit>
    }
    if (strcmp(data_buffer, "TOGGLE_LED") == 0) {
 80011b6:	4922      	ldr	r1, [pc, #136]	; (8001240 <HAL_UART_RxCpltCallback+0x160>)
 80011b8:	4819      	ldr	r0, [pc, #100]	; (8001220 <HAL_UART_RxCpltCallback+0x140>)
 80011ba:	f7fe ffc9 	bl	8000150 <strcmp>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d106      	bne.n	80011d2 <HAL_UART_RxCpltCallback+0xf2>
      HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80011c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011c8:	481e      	ldr	r0, [pc, #120]	; (8001244 <HAL_UART_RxCpltCallback+0x164>)
 80011ca:	f001 fa0e 	bl	80025ea <HAL_GPIO_TogglePin>
      transmitLEDState();
 80011ce:	f7ff fcb5 	bl	8000b3c <transmitLEDState>
    }
    count = 0;
 80011d2:	4b12      	ldr	r3, [pc, #72]	; (800121c <HAL_UART_RxCpltCallback+0x13c>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	701a      	strb	r2, [r3, #0]
    memset(data_buffer, 0, count);
 80011d8:	4b10      	ldr	r3, [pc, #64]	; (800121c <HAL_UART_RxCpltCallback+0x13c>)
 80011da:	f993 3000 	ldrsb.w	r3, [r3]
 80011de:	461a      	mov	r2, r3
 80011e0:	2100      	movs	r1, #0
 80011e2:	480f      	ldr	r0, [pc, #60]	; (8001220 <HAL_UART_RxCpltCallback+0x140>)
 80011e4:	f004 f98b 	bl	80054fe <memset>
 80011e8:	e00c      	b.n	8001204 <HAL_UART_RxCpltCallback+0x124>
  } else {
    data_buffer[count++] = UART1_rxBuffer; // every time when interrput is
 80011ea:	4b0c      	ldr	r3, [pc, #48]	; (800121c <HAL_UART_RxCpltCallback+0x13c>)
 80011ec:	f993 2000 	ldrsb.w	r2, [r3]
 80011f0:	b2d3      	uxtb	r3, r2
 80011f2:	3301      	adds	r3, #1
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	b259      	sxtb	r1, r3
 80011f8:	4b08      	ldr	r3, [pc, #32]	; (800121c <HAL_UART_RxCpltCallback+0x13c>)
 80011fa:	7019      	strb	r1, [r3, #0]
 80011fc:	4b06      	ldr	r3, [pc, #24]	; (8001218 <HAL_UART_RxCpltCallback+0x138>)
 80011fe:	7819      	ldrb	r1, [r3, #0]
 8001200:	4b07      	ldr	r3, [pc, #28]	; (8001220 <HAL_UART_RxCpltCallback+0x140>)
 8001202:	5499      	strb	r1, [r3, r2]
  }
  // start next data receive interrupt

  HAL_UART_Receive_IT(&huart1, &UART1_rxBuffer, 1);
 8001204:	2201      	movs	r2, #1
 8001206:	4904      	ldr	r1, [pc, #16]	; (8001218 <HAL_UART_RxCpltCallback+0x138>)
 8001208:	4807      	ldr	r0, [pc, #28]	; (8001228 <HAL_UART_RxCpltCallback+0x148>)
 800120a:	f002 fe2e 	bl	8003e6a <HAL_UART_Receive_IT>
}
 800120e:	bf00      	nop
 8001210:	3748      	adds	r7, #72	; 0x48
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	2000031e 	.word	0x2000031e
 800121c:	20000328 	.word	0x20000328
 8001220:	200002ec 	.word	0x200002ec
 8001224:	08007740 	.word	0x08007740
 8001228:	200002a4 	.word	0x200002a4
 800122c:	08007748 	.word	0x08007748
 8001230:	20000000 	.word	0x20000000
 8001234:	20000004 	.word	0x20000004
 8001238:	20000008 	.word	0x20000008
 800123c:	08007750 	.word	0x08007750
 8001240:	0800776c 	.word	0x0800776c
 8001244:	40011000 	.word	0x40011000

08001248 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 800124c:	bf00      	nop
 800124e:	46bd      	mov	sp, r7
 8001250:	bc80      	pop	{r7}
 8001252:	4770      	bx	lr

08001254 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b08a      	sub	sp, #40	; 0x28
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800125c:	f107 0318 	add.w	r3, r7, #24
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]
 8001264:	605a      	str	r2, [r3, #4]
 8001266:	609a      	str	r2, [r3, #8]
 8001268:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a1d      	ldr	r2, [pc, #116]	; (80012e4 <HAL_ADC_MspInit+0x90>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d10c      	bne.n	800128e <HAL_ADC_MspInit+0x3a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001274:	4b1c      	ldr	r3, [pc, #112]	; (80012e8 <HAL_ADC_MspInit+0x94>)
 8001276:	699b      	ldr	r3, [r3, #24]
 8001278:	4a1b      	ldr	r2, [pc, #108]	; (80012e8 <HAL_ADC_MspInit+0x94>)
 800127a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800127e:	6193      	str	r3, [r2, #24]
 8001280:	4b19      	ldr	r3, [pc, #100]	; (80012e8 <HAL_ADC_MspInit+0x94>)
 8001282:	699b      	ldr	r3, [r3, #24]
 8001284:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001288:	617b      	str	r3, [r7, #20]
 800128a:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800128c:	e026      	b.n	80012dc <HAL_ADC_MspInit+0x88>
  else if(hadc->Instance==ADC2)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a16      	ldr	r2, [pc, #88]	; (80012ec <HAL_ADC_MspInit+0x98>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d121      	bne.n	80012dc <HAL_ADC_MspInit+0x88>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001298:	4b13      	ldr	r3, [pc, #76]	; (80012e8 <HAL_ADC_MspInit+0x94>)
 800129a:	699b      	ldr	r3, [r3, #24]
 800129c:	4a12      	ldr	r2, [pc, #72]	; (80012e8 <HAL_ADC_MspInit+0x94>)
 800129e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012a2:	6193      	str	r3, [r2, #24]
 80012a4:	4b10      	ldr	r3, [pc, #64]	; (80012e8 <HAL_ADC_MspInit+0x94>)
 80012a6:	699b      	ldr	r3, [r3, #24]
 80012a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012ac:	613b      	str	r3, [r7, #16]
 80012ae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b0:	4b0d      	ldr	r3, [pc, #52]	; (80012e8 <HAL_ADC_MspInit+0x94>)
 80012b2:	699b      	ldr	r3, [r3, #24]
 80012b4:	4a0c      	ldr	r2, [pc, #48]	; (80012e8 <HAL_ADC_MspInit+0x94>)
 80012b6:	f043 0304 	orr.w	r3, r3, #4
 80012ba:	6193      	str	r3, [r2, #24]
 80012bc:	4b0a      	ldr	r3, [pc, #40]	; (80012e8 <HAL_ADC_MspInit+0x94>)
 80012be:	699b      	ldr	r3, [r3, #24]
 80012c0:	f003 0304 	and.w	r3, r3, #4
 80012c4:	60fb      	str	r3, [r7, #12]
 80012c6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80012c8:	2380      	movs	r3, #128	; 0x80
 80012ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012cc:	2303      	movs	r3, #3
 80012ce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d0:	f107 0318 	add.w	r3, r7, #24
 80012d4:	4619      	mov	r1, r3
 80012d6:	4806      	ldr	r0, [pc, #24]	; (80012f0 <HAL_ADC_MspInit+0x9c>)
 80012d8:	f000 ffdc 	bl	8002294 <HAL_GPIO_Init>
}
 80012dc:	bf00      	nop
 80012de:	3728      	adds	r7, #40	; 0x28
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	40012400 	.word	0x40012400
 80012e8:	40021000 	.word	0x40021000
 80012ec:	40012800 	.word	0x40012800
 80012f0:	40010800 	.word	0x40010800

080012f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b085      	sub	sp, #20
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001304:	d10b      	bne.n	800131e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001306:	4b08      	ldr	r3, [pc, #32]	; (8001328 <HAL_TIM_Base_MspInit+0x34>)
 8001308:	69db      	ldr	r3, [r3, #28]
 800130a:	4a07      	ldr	r2, [pc, #28]	; (8001328 <HAL_TIM_Base_MspInit+0x34>)
 800130c:	f043 0301 	orr.w	r3, r3, #1
 8001310:	61d3      	str	r3, [r2, #28]
 8001312:	4b05      	ldr	r3, [pc, #20]	; (8001328 <HAL_TIM_Base_MspInit+0x34>)
 8001314:	69db      	ldr	r3, [r3, #28]
 8001316:	f003 0301 	and.w	r3, r3, #1
 800131a:	60fb      	str	r3, [r7, #12]
 800131c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800131e:	bf00      	nop
 8001320:	3714      	adds	r7, #20
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr
 8001328:	40021000 	.word	0x40021000

0800132c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b088      	sub	sp, #32
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001334:	f107 0310 	add.w	r3, r7, #16
 8001338:	2200      	movs	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	605a      	str	r2, [r3, #4]
 800133e:	609a      	str	r2, [r3, #8]
 8001340:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800134a:	d117      	bne.n	800137c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800134c:	4b0d      	ldr	r3, [pc, #52]	; (8001384 <HAL_TIM_MspPostInit+0x58>)
 800134e:	699b      	ldr	r3, [r3, #24]
 8001350:	4a0c      	ldr	r2, [pc, #48]	; (8001384 <HAL_TIM_MspPostInit+0x58>)
 8001352:	f043 0304 	orr.w	r3, r3, #4
 8001356:	6193      	str	r3, [r2, #24]
 8001358:	4b0a      	ldr	r3, [pc, #40]	; (8001384 <HAL_TIM_MspPostInit+0x58>)
 800135a:	699b      	ldr	r3, [r3, #24]
 800135c:	f003 0304 	and.w	r3, r3, #4
 8001360:	60fb      	str	r3, [r7, #12]
 8001362:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = RGB_RED_Pin|RGB_GREEN_Pin|RGB_BLUE_Pin;
 8001364:	230e      	movs	r3, #14
 8001366:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001368:	2302      	movs	r3, #2
 800136a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136c:	2302      	movs	r3, #2
 800136e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001370:	f107 0310 	add.w	r3, r7, #16
 8001374:	4619      	mov	r1, r3
 8001376:	4804      	ldr	r0, [pc, #16]	; (8001388 <HAL_TIM_MspPostInit+0x5c>)
 8001378:	f000 ff8c 	bl	8002294 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800137c:	bf00      	nop
 800137e:	3720      	adds	r7, #32
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	40021000 	.word	0x40021000
 8001388:	40010800 	.word	0x40010800

0800138c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b088      	sub	sp, #32
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001394:	f107 0310 	add.w	r3, r7, #16
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]
 800139e:	609a      	str	r2, [r3, #8]
 80013a0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a20      	ldr	r2, [pc, #128]	; (8001428 <HAL_UART_MspInit+0x9c>)
 80013a8:	4293      	cmp	r3, r2
 80013aa:	d139      	bne.n	8001420 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80013ac:	4b1f      	ldr	r3, [pc, #124]	; (800142c <HAL_UART_MspInit+0xa0>)
 80013ae:	699b      	ldr	r3, [r3, #24]
 80013b0:	4a1e      	ldr	r2, [pc, #120]	; (800142c <HAL_UART_MspInit+0xa0>)
 80013b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013b6:	6193      	str	r3, [r2, #24]
 80013b8:	4b1c      	ldr	r3, [pc, #112]	; (800142c <HAL_UART_MspInit+0xa0>)
 80013ba:	699b      	ldr	r3, [r3, #24]
 80013bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013c0:	60fb      	str	r3, [r7, #12]
 80013c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c4:	4b19      	ldr	r3, [pc, #100]	; (800142c <HAL_UART_MspInit+0xa0>)
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	4a18      	ldr	r2, [pc, #96]	; (800142c <HAL_UART_MspInit+0xa0>)
 80013ca:	f043 0304 	orr.w	r3, r3, #4
 80013ce:	6193      	str	r3, [r2, #24]
 80013d0:	4b16      	ldr	r3, [pc, #88]	; (800142c <HAL_UART_MspInit+0xa0>)
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	f003 0304 	and.w	r3, r3, #4
 80013d8:	60bb      	str	r3, [r7, #8]
 80013da:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80013dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013e0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e2:	2302      	movs	r3, #2
 80013e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013e6:	2303      	movs	r3, #3
 80013e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ea:	f107 0310 	add.w	r3, r7, #16
 80013ee:	4619      	mov	r1, r3
 80013f0:	480f      	ldr	r0, [pc, #60]	; (8001430 <HAL_UART_MspInit+0xa4>)
 80013f2:	f000 ff4f 	bl	8002294 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80013f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013fc:	2300      	movs	r3, #0
 80013fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001400:	2300      	movs	r3, #0
 8001402:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001404:	f107 0310 	add.w	r3, r7, #16
 8001408:	4619      	mov	r1, r3
 800140a:	4809      	ldr	r0, [pc, #36]	; (8001430 <HAL_UART_MspInit+0xa4>)
 800140c:	f000 ff42 	bl	8002294 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001410:	2200      	movs	r2, #0
 8001412:	2100      	movs	r1, #0
 8001414:	2025      	movs	r0, #37	; 0x25
 8001416:	f000 fe53 	bl	80020c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800141a:	2025      	movs	r0, #37	; 0x25
 800141c:	f000 fe6c 	bl	80020f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001420:	bf00      	nop
 8001422:	3720      	adds	r7, #32
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40013800 	.word	0x40013800
 800142c:	40021000 	.word	0x40021000
 8001430:	40010800 	.word	0x40010800

08001434 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8001438:	e7fe      	b.n	8001438 <NMI_Handler+0x4>

0800143a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800143a:	b480      	push	{r7}
 800143c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800143e:	e7fe      	b.n	800143e <HardFault_Handler+0x4>

08001440 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001444:	e7fe      	b.n	8001444 <MemManage_Handler+0x4>

08001446 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001446:	b480      	push	{r7}
 8001448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800144a:	e7fe      	b.n	800144a <BusFault_Handler+0x4>

0800144c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001450:	e7fe      	b.n	8001450 <UsageFault_Handler+0x4>

08001452 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001452:	b480      	push	{r7}
 8001454:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001456:	bf00      	nop
 8001458:	46bd      	mov	sp, r7
 800145a:	bc80      	pop	{r7}
 800145c:	4770      	bx	lr

0800145e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800145e:	b480      	push	{r7}
 8001460:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001462:	bf00      	nop
 8001464:	46bd      	mov	sp, r7
 8001466:	bc80      	pop	{r7}
 8001468:	4770      	bx	lr

0800146a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800146a:	b480      	push	{r7}
 800146c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800146e:	bf00      	nop
 8001470:	46bd      	mov	sp, r7
 8001472:	bc80      	pop	{r7}
 8001474:	4770      	bx	lr

08001476 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001476:	b580      	push	{r7, lr}
 8001478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800147a:	f000 f931 	bl	80016e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}

08001482 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001482:	b580      	push	{r7, lr}
 8001484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PUSHBTN_INT_Pin);
 8001486:	f44f 7080 	mov.w	r0, #256	; 0x100
 800148a:	f001 f8c7 	bl	800261c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
	...

08001494 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001498:	4802      	ldr	r0, [pc, #8]	; (80014a4 <USART1_IRQHandler+0x10>)
 800149a:	f002 fd0b 	bl	8003eb4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	200002a4 	.word	0x200002a4

080014a8 <_getpid>:

/* Functions */
void initialise_monitor_handles() {
}

int _getpid(void) {
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
	return 1;
 80014ac:	2301      	movs	r3, #1
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bc80      	pop	{r7}
 80014b4:	4770      	bx	lr

080014b6 <_kill>:

int _kill(int pid, int sig) {
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b082      	sub	sp, #8
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
 80014be:	6039      	str	r1, [r7, #0]
	(void) pid;
	(void) sig;
	errno = EINVAL;
 80014c0:	f004 f882 	bl	80055c8 <__errno>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2216      	movs	r2, #22
 80014c8:	601a      	str	r2, [r3, #0]
	return -1;
 80014ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <_exit>:

void _exit(int status) {
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b082      	sub	sp, #8
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80014de:	f04f 31ff 	mov.w	r1, #4294967295
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f7ff ffe7 	bl	80014b6 <_kill>
	while (1) {
 80014e8:	e7fe      	b.n	80014e8 <_exit+0x12>

080014ea <_read>:
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b086      	sub	sp, #24
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	60f8      	str	r0, [r7, #12]
 80014f2:	60b9      	str	r1, [r7, #8]
 80014f4:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80014f6:	2300      	movs	r3, #0
 80014f8:	617b      	str	r3, [r7, #20]
 80014fa:	e00a      	b.n	8001512 <_read+0x28>
		*ptr++ = __io_getchar();
 80014fc:	f3af 8000 	nop.w
 8001500:	4601      	mov	r1, r0
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	1c5a      	adds	r2, r3, #1
 8001506:	60ba      	str	r2, [r7, #8]
 8001508:	b2ca      	uxtb	r2, r1
 800150a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	3301      	adds	r3, #1
 8001510:	617b      	str	r3, [r7, #20]
 8001512:	697a      	ldr	r2, [r7, #20]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	429a      	cmp	r2, r3
 8001518:	dbf0      	blt.n	80014fc <_read+0x12>
	}

	return len;
 800151a:	687b      	ldr	r3, [r7, #4]
}
 800151c:	4618      	mov	r0, r3
 800151e:	3718      	adds	r7, #24
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}

08001524 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len) {
 8001524:	b580      	push	{r7, lr}
 8001526:	b086      	sub	sp, #24
 8001528:	af00      	add	r7, sp, #0
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	60b9      	str	r1, [r7, #8]
 800152e:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001530:	2300      	movs	r3, #0
 8001532:	617b      	str	r3, [r7, #20]
 8001534:	e009      	b.n	800154a <_write+0x26>
		__io_putchar(*ptr++);
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	1c5a      	adds	r2, r3, #1
 800153a:	60ba      	str	r2, [r7, #8]
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	4618      	mov	r0, r3
 8001540:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	3301      	adds	r3, #1
 8001548:	617b      	str	r3, [r7, #20]
 800154a:	697a      	ldr	r2, [r7, #20]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	429a      	cmp	r2, r3
 8001550:	dbf1      	blt.n	8001536 <_write+0x12>
	}
	return len;
 8001552:	687b      	ldr	r3, [r7, #4]
}
 8001554:	4618      	mov	r0, r3
 8001556:	3718      	adds	r7, #24
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}

0800155c <_close>:

int _close(int file) {
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8001564:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001568:	4618      	mov	r0, r3
 800156a:	370c      	adds	r7, #12
 800156c:	46bd      	mov	sp, r7
 800156e:	bc80      	pop	{r7}
 8001570:	4770      	bx	lr

08001572 <_fstat>:

int _fstat(int file, struct stat *st) {
 8001572:	b480      	push	{r7}
 8001574:	b083      	sub	sp, #12
 8001576:	af00      	add	r7, sp, #0
 8001578:	6078      	str	r0, [r7, #4]
 800157a:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001582:	605a      	str	r2, [r3, #4]
	return 0;
 8001584:	2300      	movs	r3, #0
}
 8001586:	4618      	mov	r0, r3
 8001588:	370c      	adds	r7, #12
 800158a:	46bd      	mov	sp, r7
 800158c:	bc80      	pop	{r7}
 800158e:	4770      	bx	lr

08001590 <_isatty>:

int _isatty(int file) {
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 8001598:	2301      	movs	r3, #1
}
 800159a:	4618      	mov	r0, r3
 800159c:	370c      	adds	r7, #12
 800159e:	46bd      	mov	sp, r7
 80015a0:	bc80      	pop	{r7}
 80015a2:	4770      	bx	lr

080015a4 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 80015a4:	b480      	push	{r7}
 80015a6:	b085      	sub	sp, #20
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	60b9      	str	r1, [r7, #8]
 80015ae:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 80015b0:	2300      	movs	r3, #0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3714      	adds	r7, #20
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr

080015bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b086      	sub	sp, #24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015c4:	4a14      	ldr	r2, [pc, #80]	; (8001618 <_sbrk+0x5c>)
 80015c6:	4b15      	ldr	r3, [pc, #84]	; (800161c <_sbrk+0x60>)
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015d0:	4b13      	ldr	r3, [pc, #76]	; (8001620 <_sbrk+0x64>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d102      	bne.n	80015de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015d8:	4b11      	ldr	r3, [pc, #68]	; (8001620 <_sbrk+0x64>)
 80015da:	4a12      	ldr	r2, [pc, #72]	; (8001624 <_sbrk+0x68>)
 80015dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015de:	4b10      	ldr	r3, [pc, #64]	; (8001620 <_sbrk+0x64>)
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4413      	add	r3, r2
 80015e6:	693a      	ldr	r2, [r7, #16]
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d207      	bcs.n	80015fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015ec:	f003 ffec 	bl	80055c8 <__errno>
 80015f0:	4603      	mov	r3, r0
 80015f2:	220c      	movs	r2, #12
 80015f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015f6:	f04f 33ff 	mov.w	r3, #4294967295
 80015fa:	e009      	b.n	8001610 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015fc:	4b08      	ldr	r3, [pc, #32]	; (8001620 <_sbrk+0x64>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001602:	4b07      	ldr	r3, [pc, #28]	; (8001620 <_sbrk+0x64>)
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4413      	add	r3, r2
 800160a:	4a05      	ldr	r2, [pc, #20]	; (8001620 <_sbrk+0x64>)
 800160c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800160e:	68fb      	ldr	r3, [r7, #12]
}
 8001610:	4618      	mov	r0, r3
 8001612:	3718      	adds	r7, #24
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	20002800 	.word	0x20002800
 800161c:	00000400 	.word	0x00000400
 8001620:	2000032c 	.word	0x2000032c
 8001624:	20000480 	.word	0x20000480

08001628 <SystemInit>:
 *         SystemCoreClock variable.
 * @note   This function should be used only after reset.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800162c:	bf00      	nop
 800162e:	46bd      	mov	sp, r7
 8001630:	bc80      	pop	{r7}
 8001632:	4770      	bx	lr

08001634 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001634:	f7ff fff8 	bl	8001628 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001638:	480b      	ldr	r0, [pc, #44]	; (8001668 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800163a:	490c      	ldr	r1, [pc, #48]	; (800166c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800163c:	4a0c      	ldr	r2, [pc, #48]	; (8001670 <LoopFillZerobss+0x16>)
  movs r3, #0
 800163e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001640:	e002      	b.n	8001648 <LoopCopyDataInit>

08001642 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001642:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001644:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001646:	3304      	adds	r3, #4

08001648 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001648:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800164a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800164c:	d3f9      	bcc.n	8001642 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800164e:	4a09      	ldr	r2, [pc, #36]	; (8001674 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001650:	4c09      	ldr	r4, [pc, #36]	; (8001678 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001652:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001654:	e001      	b.n	800165a <LoopFillZerobss>

08001656 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001656:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001658:	3204      	adds	r2, #4

0800165a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800165a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800165c:	d3fb      	bcc.n	8001656 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800165e:	f003 ffb9 	bl	80055d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001662:	f7ff fa8d 	bl	8000b80 <main>
  bx lr
 8001666:	4770      	bx	lr
  ldr r0, =_sdata
 8001668:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800166c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001670:	08007b2c 	.word	0x08007b2c
  ldr r2, =_sbss
 8001674:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001678:	20000480 	.word	0x20000480

0800167c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800167c:	e7fe      	b.n	800167c <ADC1_2_IRQHandler>
	...

08001680 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001688:	4b12      	ldr	r3, [pc, #72]	; (80016d4 <HAL_InitTick+0x54>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	4b12      	ldr	r3, [pc, #72]	; (80016d8 <HAL_InitTick+0x58>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	4619      	mov	r1, r3
 8001692:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001696:	fbb3 f3f1 	udiv	r3, r3, r1
 800169a:	fbb2 f3f3 	udiv	r3, r2, r3
 800169e:	4618      	mov	r0, r3
 80016a0:	f000 fd38 	bl	8002114 <HAL_SYSTICK_Config>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e00e      	b.n	80016cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2b0f      	cmp	r3, #15
 80016b2:	d80a      	bhi.n	80016ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016b4:	2200      	movs	r2, #0
 80016b6:	6879      	ldr	r1, [r7, #4]
 80016b8:	f04f 30ff 	mov.w	r0, #4294967295
 80016bc:	f000 fd00 	bl	80020c0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016c0:	4a06      	ldr	r2, [pc, #24]	; (80016dc <HAL_InitTick+0x5c>)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016c6:	2300      	movs	r3, #0
 80016c8:	e000      	b.n	80016cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	3708      	adds	r7, #8
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	2000000c 	.word	0x2000000c
 80016d8:	20000014 	.word	0x20000014
 80016dc:	20000010 	.word	0x20000010

080016e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016e4:	4b05      	ldr	r3, [pc, #20]	; (80016fc <HAL_IncTick+0x1c>)
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	461a      	mov	r2, r3
 80016ea:	4b05      	ldr	r3, [pc, #20]	; (8001700 <HAL_IncTick+0x20>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4413      	add	r3, r2
 80016f0:	4a03      	ldr	r2, [pc, #12]	; (8001700 <HAL_IncTick+0x20>)
 80016f2:	6013      	str	r3, [r2, #0]
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr
 80016fc:	20000014 	.word	0x20000014
 8001700:	20000330 	.word	0x20000330

08001704 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  return uwTick;
 8001708:	4b02      	ldr	r3, [pc, #8]	; (8001714 <HAL_GetTick+0x10>)
 800170a:	681b      	ldr	r3, [r3, #0]
}
 800170c:	4618      	mov	r0, r3
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr
 8001714:	20000330 	.word	0x20000330

08001718 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b086      	sub	sp, #24
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001720:	2300      	movs	r3, #0
 8001722:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001724:	2300      	movs	r3, #0
 8001726:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001728:	2300      	movs	r3, #0
 800172a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800172c:	2300      	movs	r3, #0
 800172e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d101      	bne.n	800173a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001736:	2301      	movs	r3, #1
 8001738:	e0be      	b.n	80018b8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001744:	2b00      	cmp	r3, #0
 8001746:	d109      	bne.n	800175c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2200      	movs	r2, #0
 800174c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2200      	movs	r2, #0
 8001752:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7ff fd7c 	bl	8001254 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800175c:	6878      	ldr	r0, [r7, #4]
 800175e:	f000 fbc5 	bl	8001eec <ADC_ConversionStop_Disable>
 8001762:	4603      	mov	r3, r0
 8001764:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800176a:	f003 0310 	and.w	r3, r3, #16
 800176e:	2b00      	cmp	r3, #0
 8001770:	f040 8099 	bne.w	80018a6 <HAL_ADC_Init+0x18e>
 8001774:	7dfb      	ldrb	r3, [r7, #23]
 8001776:	2b00      	cmp	r3, #0
 8001778:	f040 8095 	bne.w	80018a6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001780:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001784:	f023 0302 	bic.w	r3, r3, #2
 8001788:	f043 0202 	orr.w	r2, r3, #2
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001798:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	7b1b      	ldrb	r3, [r3, #12]
 800179e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80017a0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80017a2:	68ba      	ldr	r2, [r7, #8]
 80017a4:	4313      	orrs	r3, r2
 80017a6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80017b0:	d003      	beq.n	80017ba <HAL_ADC_Init+0xa2>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d102      	bne.n	80017c0 <HAL_ADC_Init+0xa8>
 80017ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017be:	e000      	b.n	80017c2 <HAL_ADC_Init+0xaa>
 80017c0:	2300      	movs	r3, #0
 80017c2:	693a      	ldr	r2, [r7, #16]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	7d1b      	ldrb	r3, [r3, #20]
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d119      	bne.n	8001804 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	7b1b      	ldrb	r3, [r3, #12]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d109      	bne.n	80017ec <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	699b      	ldr	r3, [r3, #24]
 80017dc:	3b01      	subs	r3, #1
 80017de:	035a      	lsls	r2, r3, #13
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	4313      	orrs	r3, r2
 80017e4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80017e8:	613b      	str	r3, [r7, #16]
 80017ea:	e00b      	b.n	8001804 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017f0:	f043 0220 	orr.w	r2, r3, #32
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017fc:	f043 0201 	orr.w	r2, r3, #1
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	693a      	ldr	r2, [r7, #16]
 8001814:	430a      	orrs	r2, r1
 8001816:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	689a      	ldr	r2, [r3, #8]
 800181e:	4b28      	ldr	r3, [pc, #160]	; (80018c0 <HAL_ADC_Init+0x1a8>)
 8001820:	4013      	ands	r3, r2
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	6812      	ldr	r2, [r2, #0]
 8001826:	68b9      	ldr	r1, [r7, #8]
 8001828:	430b      	orrs	r3, r1
 800182a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001834:	d003      	beq.n	800183e <HAL_ADC_Init+0x126>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	2b01      	cmp	r3, #1
 800183c:	d104      	bne.n	8001848 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	691b      	ldr	r3, [r3, #16]
 8001842:	3b01      	subs	r3, #1
 8001844:	051b      	lsls	r3, r3, #20
 8001846:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800184e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	68fa      	ldr	r2, [r7, #12]
 8001858:	430a      	orrs	r2, r1
 800185a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	689a      	ldr	r2, [r3, #8]
 8001862:	4b18      	ldr	r3, [pc, #96]	; (80018c4 <HAL_ADC_Init+0x1ac>)
 8001864:	4013      	ands	r3, r2
 8001866:	68ba      	ldr	r2, [r7, #8]
 8001868:	429a      	cmp	r2, r3
 800186a:	d10b      	bne.n	8001884 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2200      	movs	r2, #0
 8001870:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001876:	f023 0303 	bic.w	r3, r3, #3
 800187a:	f043 0201 	orr.w	r2, r3, #1
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001882:	e018      	b.n	80018b6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001888:	f023 0312 	bic.w	r3, r3, #18
 800188c:	f043 0210 	orr.w	r2, r3, #16
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001898:	f043 0201 	orr.w	r2, r3, #1
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80018a4:	e007      	b.n	80018b6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018aa:	f043 0210 	orr.w	r2, r3, #16
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80018b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3718      	adds	r7, #24
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	ffe1f7fd 	.word	0xffe1f7fd
 80018c4:	ff1f0efe 	.word	0xff1f0efe

080018c8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018d0:	2300      	movs	r3, #0
 80018d2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d101      	bne.n	80018e2 <HAL_ADC_Start+0x1a>
 80018de:	2302      	movs	r3, #2
 80018e0:	e098      	b.n	8001a14 <HAL_ADC_Start+0x14c>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2201      	movs	r2, #1
 80018e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	f000 faa4 	bl	8001e38 <ADC_Enable>
 80018f0:	4603      	mov	r3, r0
 80018f2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80018f4:	7bfb      	ldrb	r3, [r7, #15]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	f040 8087 	bne.w	8001a0a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001900:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001904:	f023 0301 	bic.w	r3, r3, #1
 8001908:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a41      	ldr	r2, [pc, #260]	; (8001a1c <HAL_ADC_Start+0x154>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d105      	bne.n	8001926 <HAL_ADC_Start+0x5e>
 800191a:	4b41      	ldr	r3, [pc, #260]	; (8001a20 <HAL_ADC_Start+0x158>)
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d115      	bne.n	8001952 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800192a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800193c:	2b00      	cmp	r3, #0
 800193e:	d026      	beq.n	800198e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001944:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001948:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001950:	e01d      	b.n	800198e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001956:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a2f      	ldr	r2, [pc, #188]	; (8001a20 <HAL_ADC_Start+0x158>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d004      	beq.n	8001972 <HAL_ADC_Start+0xaa>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a2b      	ldr	r2, [pc, #172]	; (8001a1c <HAL_ADC_Start+0x154>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d10d      	bne.n	800198e <HAL_ADC_Start+0xc6>
 8001972:	4b2b      	ldr	r3, [pc, #172]	; (8001a20 <HAL_ADC_Start+0x158>)
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800197a:	2b00      	cmp	r3, #0
 800197c:	d007      	beq.n	800198e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001982:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001986:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001992:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001996:	2b00      	cmp	r3, #0
 8001998:	d006      	beq.n	80019a8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800199e:	f023 0206 	bic.w	r2, r3, #6
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	62da      	str	r2, [r3, #44]	; 0x2c
 80019a6:	e002      	b.n	80019ae <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2200      	movs	r2, #0
 80019ac:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2200      	movs	r2, #0
 80019b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f06f 0202 	mvn.w	r2, #2
 80019be:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80019ca:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80019ce:	d113      	bne.n	80019f8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80019d4:	4a11      	ldr	r2, [pc, #68]	; (8001a1c <HAL_ADC_Start+0x154>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d105      	bne.n	80019e6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80019da:	4b11      	ldr	r3, [pc, #68]	; (8001a20 <HAL_ADC_Start+0x158>)
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d108      	bne.n	80019f8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	689a      	ldr	r2, [r3, #8]
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80019f4:	609a      	str	r2, [r3, #8]
 80019f6:	e00c      	b.n	8001a12 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	689a      	ldr	r2, [r3, #8]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001a06:	609a      	str	r2, [r3, #8]
 8001a08:	e003      	b.n	8001a12 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3710      	adds	r7, #16
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	40012800 	.word	0x40012800
 8001a20:	40012400 	.word	0x40012400

08001a24 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001a24:	b590      	push	{r4, r7, lr}
 8001a26:	b087      	sub	sp, #28
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001a32:	2300      	movs	r3, #0
 8001a34:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001a36:	2300      	movs	r3, #0
 8001a38:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001a3a:	f7ff fe63 	bl	8001704 <HAL_GetTick>
 8001a3e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d00b      	beq.n	8001a66 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a52:	f043 0220 	orr.w	r2, r3, #32
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e0d3      	b.n	8001c0e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d131      	bne.n	8001ad8 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a7a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d12a      	bne.n	8001ad8 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001a82:	e021      	b.n	8001ac8 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a8a:	d01d      	beq.n	8001ac8 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d007      	beq.n	8001aa2 <HAL_ADC_PollForConversion+0x7e>
 8001a92:	f7ff fe37 	bl	8001704 <HAL_GetTick>
 8001a96:	4602      	mov	r2, r0
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	1ad3      	subs	r3, r2, r3
 8001a9c:	683a      	ldr	r2, [r7, #0]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d212      	bcs.n	8001ac8 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0302 	and.w	r3, r3, #2
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d10b      	bne.n	8001ac8 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ab4:	f043 0204 	orr.w	r2, r3, #4
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2200      	movs	r2, #0
 8001ac0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	e0a2      	b.n	8001c0e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 0302 	and.w	r3, r3, #2
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d0d6      	beq.n	8001a84 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001ad6:	e070      	b.n	8001bba <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001ad8:	4b4f      	ldr	r3, [pc, #316]	; (8001c18 <HAL_ADC_PollForConversion+0x1f4>)
 8001ada:	681c      	ldr	r4, [r3, #0]
 8001adc:	2002      	movs	r0, #2
 8001ade:	f001 fa7b 	bl	8002fd8 <HAL_RCCEx_GetPeriphCLKFreq>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	6919      	ldr	r1, [r3, #16]
 8001aee:	4b4b      	ldr	r3, [pc, #300]	; (8001c1c <HAL_ADC_PollForConversion+0x1f8>)
 8001af0:	400b      	ands	r3, r1
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d118      	bne.n	8001b28 <HAL_ADC_PollForConversion+0x104>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	68d9      	ldr	r1, [r3, #12]
 8001afc:	4b48      	ldr	r3, [pc, #288]	; (8001c20 <HAL_ADC_PollForConversion+0x1fc>)
 8001afe:	400b      	ands	r3, r1
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d111      	bne.n	8001b28 <HAL_ADC_PollForConversion+0x104>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	6919      	ldr	r1, [r3, #16]
 8001b0a:	4b46      	ldr	r3, [pc, #280]	; (8001c24 <HAL_ADC_PollForConversion+0x200>)
 8001b0c:	400b      	ands	r3, r1
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d108      	bne.n	8001b24 <HAL_ADC_PollForConversion+0x100>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	68d9      	ldr	r1, [r3, #12]
 8001b18:	4b43      	ldr	r3, [pc, #268]	; (8001c28 <HAL_ADC_PollForConversion+0x204>)
 8001b1a:	400b      	ands	r3, r1
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d101      	bne.n	8001b24 <HAL_ADC_PollForConversion+0x100>
 8001b20:	2314      	movs	r3, #20
 8001b22:	e020      	b.n	8001b66 <HAL_ADC_PollForConversion+0x142>
 8001b24:	2329      	movs	r3, #41	; 0x29
 8001b26:	e01e      	b.n	8001b66 <HAL_ADC_PollForConversion+0x142>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	6919      	ldr	r1, [r3, #16]
 8001b2e:	4b3d      	ldr	r3, [pc, #244]	; (8001c24 <HAL_ADC_PollForConversion+0x200>)
 8001b30:	400b      	ands	r3, r1
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d106      	bne.n	8001b44 <HAL_ADC_PollForConversion+0x120>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	68d9      	ldr	r1, [r3, #12]
 8001b3c:	4b3a      	ldr	r3, [pc, #232]	; (8001c28 <HAL_ADC_PollForConversion+0x204>)
 8001b3e:	400b      	ands	r3, r1
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d00d      	beq.n	8001b60 <HAL_ADC_PollForConversion+0x13c>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	6919      	ldr	r1, [r3, #16]
 8001b4a:	4b38      	ldr	r3, [pc, #224]	; (8001c2c <HAL_ADC_PollForConversion+0x208>)
 8001b4c:	400b      	ands	r3, r1
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d108      	bne.n	8001b64 <HAL_ADC_PollForConversion+0x140>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	68d9      	ldr	r1, [r3, #12]
 8001b58:	4b34      	ldr	r3, [pc, #208]	; (8001c2c <HAL_ADC_PollForConversion+0x208>)
 8001b5a:	400b      	ands	r3, r1
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d101      	bne.n	8001b64 <HAL_ADC_PollForConversion+0x140>
 8001b60:	2354      	movs	r3, #84	; 0x54
 8001b62:	e000      	b.n	8001b66 <HAL_ADC_PollForConversion+0x142>
 8001b64:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001b66:	fb02 f303 	mul.w	r3, r2, r3
 8001b6a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001b6c:	e021      	b.n	8001bb2 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b74:	d01a      	beq.n	8001bac <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d007      	beq.n	8001b8c <HAL_ADC_PollForConversion+0x168>
 8001b7c:	f7ff fdc2 	bl	8001704 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	683a      	ldr	r2, [r7, #0]
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d20f      	bcs.n	8001bac <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d90b      	bls.n	8001bac <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b98:	f043 0204 	orr.w	r2, r3, #4
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8001ba8:	2303      	movs	r3, #3
 8001baa:	e030      	b.n	8001c0e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	3301      	adds	r3, #1
 8001bb0:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	693a      	ldr	r2, [r7, #16]
 8001bb6:	429a      	cmp	r2, r3
 8001bb8:	d8d9      	bhi.n	8001b6e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f06f 0212 	mvn.w	r2, #18
 8001bc2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bc8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001bda:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001bde:	d115      	bne.n	8001c0c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d111      	bne.n	8001c0c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bf8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d105      	bne.n	8001c0c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c04:	f043 0201 	orr.w	r2, r3, #1
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001c0c:	2300      	movs	r3, #0
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	371c      	adds	r7, #28
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd90      	pop	{r4, r7, pc}
 8001c16:	bf00      	nop
 8001c18:	2000000c 	.word	0x2000000c
 8001c1c:	24924924 	.word	0x24924924
 8001c20:	00924924 	.word	0x00924924
 8001c24:	12492492 	.word	0x12492492
 8001c28:	00492492 	.word	0x00492492
 8001c2c:	00249249 	.word	0x00249249

08001c30 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bc80      	pop	{r7}
 8001c46:	4770      	bx	lr

08001c48 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c52:	2300      	movs	r3, #0
 8001c54:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001c56:	2300      	movs	r3, #0
 8001c58:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d101      	bne.n	8001c68 <HAL_ADC_ConfigChannel+0x20>
 8001c64:	2302      	movs	r3, #2
 8001c66:	e0dc      	b.n	8001e22 <HAL_ADC_ConfigChannel+0x1da>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	2b06      	cmp	r3, #6
 8001c76:	d81c      	bhi.n	8001cb2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	685a      	ldr	r2, [r3, #4]
 8001c82:	4613      	mov	r3, r2
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	4413      	add	r3, r2
 8001c88:	3b05      	subs	r3, #5
 8001c8a:	221f      	movs	r2, #31
 8001c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c90:	43db      	mvns	r3, r3
 8001c92:	4019      	ands	r1, r3
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	6818      	ldr	r0, [r3, #0]
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685a      	ldr	r2, [r3, #4]
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	4413      	add	r3, r2
 8001ca2:	3b05      	subs	r3, #5
 8001ca4:	fa00 f203 	lsl.w	r2, r0, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	430a      	orrs	r2, r1
 8001cae:	635a      	str	r2, [r3, #52]	; 0x34
 8001cb0:	e03c      	b.n	8001d2c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	2b0c      	cmp	r3, #12
 8001cb8:	d81c      	bhi.n	8001cf4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685a      	ldr	r2, [r3, #4]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	4413      	add	r3, r2
 8001cca:	3b23      	subs	r3, #35	; 0x23
 8001ccc:	221f      	movs	r2, #31
 8001cce:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd2:	43db      	mvns	r3, r3
 8001cd4:	4019      	ands	r1, r3
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	6818      	ldr	r0, [r3, #0]
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	685a      	ldr	r2, [r3, #4]
 8001cde:	4613      	mov	r3, r2
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	4413      	add	r3, r2
 8001ce4:	3b23      	subs	r3, #35	; 0x23
 8001ce6:	fa00 f203 	lsl.w	r2, r0, r3
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	430a      	orrs	r2, r1
 8001cf0:	631a      	str	r2, [r3, #48]	; 0x30
 8001cf2:	e01b      	b.n	8001d2c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	685a      	ldr	r2, [r3, #4]
 8001cfe:	4613      	mov	r3, r2
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	4413      	add	r3, r2
 8001d04:	3b41      	subs	r3, #65	; 0x41
 8001d06:	221f      	movs	r2, #31
 8001d08:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0c:	43db      	mvns	r3, r3
 8001d0e:	4019      	ands	r1, r3
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	6818      	ldr	r0, [r3, #0]
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685a      	ldr	r2, [r3, #4]
 8001d18:	4613      	mov	r3, r2
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	4413      	add	r3, r2
 8001d1e:	3b41      	subs	r3, #65	; 0x41
 8001d20:	fa00 f203 	lsl.w	r2, r0, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	430a      	orrs	r2, r1
 8001d2a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2b09      	cmp	r3, #9
 8001d32:	d91c      	bls.n	8001d6e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	68d9      	ldr	r1, [r3, #12]
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	4613      	mov	r3, r2
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	4413      	add	r3, r2
 8001d44:	3b1e      	subs	r3, #30
 8001d46:	2207      	movs	r2, #7
 8001d48:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4c:	43db      	mvns	r3, r3
 8001d4e:	4019      	ands	r1, r3
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	6898      	ldr	r0, [r3, #8]
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	4613      	mov	r3, r2
 8001d5a:	005b      	lsls	r3, r3, #1
 8001d5c:	4413      	add	r3, r2
 8001d5e:	3b1e      	subs	r3, #30
 8001d60:	fa00 f203 	lsl.w	r2, r0, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	430a      	orrs	r2, r1
 8001d6a:	60da      	str	r2, [r3, #12]
 8001d6c:	e019      	b.n	8001da2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	6919      	ldr	r1, [r3, #16]
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	4613      	mov	r3, r2
 8001d7a:	005b      	lsls	r3, r3, #1
 8001d7c:	4413      	add	r3, r2
 8001d7e:	2207      	movs	r2, #7
 8001d80:	fa02 f303 	lsl.w	r3, r2, r3
 8001d84:	43db      	mvns	r3, r3
 8001d86:	4019      	ands	r1, r3
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	6898      	ldr	r0, [r3, #8]
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	4613      	mov	r3, r2
 8001d92:	005b      	lsls	r3, r3, #1
 8001d94:	4413      	add	r3, r2
 8001d96:	fa00 f203 	lsl.w	r2, r0, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	430a      	orrs	r2, r1
 8001da0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	2b10      	cmp	r3, #16
 8001da8:	d003      	beq.n	8001db2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001dae:	2b11      	cmp	r3, #17
 8001db0:	d132      	bne.n	8001e18 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a1d      	ldr	r2, [pc, #116]	; (8001e2c <HAL_ADC_ConfigChannel+0x1e4>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d125      	bne.n	8001e08 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d126      	bne.n	8001e18 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	689a      	ldr	r2, [r3, #8]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001dd8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	2b10      	cmp	r3, #16
 8001de0:	d11a      	bne.n	8001e18 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001de2:	4b13      	ldr	r3, [pc, #76]	; (8001e30 <HAL_ADC_ConfigChannel+0x1e8>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a13      	ldr	r2, [pc, #76]	; (8001e34 <HAL_ADC_ConfigChannel+0x1ec>)
 8001de8:	fba2 2303 	umull	r2, r3, r2, r3
 8001dec:	0c9a      	lsrs	r2, r3, #18
 8001dee:	4613      	mov	r3, r2
 8001df0:	009b      	lsls	r3, r3, #2
 8001df2:	4413      	add	r3, r2
 8001df4:	005b      	lsls	r3, r3, #1
 8001df6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001df8:	e002      	b.n	8001e00 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	3b01      	subs	r3, #1
 8001dfe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d1f9      	bne.n	8001dfa <HAL_ADC_ConfigChannel+0x1b2>
 8001e06:	e007      	b.n	8001e18 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e0c:	f043 0220 	orr.w	r2, r3, #32
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001e20:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3714      	adds	r7, #20
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bc80      	pop	{r7}
 8001e2a:	4770      	bx	lr
 8001e2c:	40012400 	.word	0x40012400
 8001e30:	2000000c 	.word	0x2000000c
 8001e34:	431bde83 	.word	0x431bde83

08001e38 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e40:	2300      	movs	r3, #0
 8001e42:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001e44:	2300      	movs	r3, #0
 8001e46:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	f003 0301 	and.w	r3, r3, #1
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d040      	beq.n	8001ed8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	689a      	ldr	r2, [r3, #8]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f042 0201 	orr.w	r2, r2, #1
 8001e64:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e66:	4b1f      	ldr	r3, [pc, #124]	; (8001ee4 <ADC_Enable+0xac>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a1f      	ldr	r2, [pc, #124]	; (8001ee8 <ADC_Enable+0xb0>)
 8001e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e70:	0c9b      	lsrs	r3, r3, #18
 8001e72:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001e74:	e002      	b.n	8001e7c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	3b01      	subs	r3, #1
 8001e7a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d1f9      	bne.n	8001e76 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001e82:	f7ff fc3f 	bl	8001704 <HAL_GetTick>
 8001e86:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001e88:	e01f      	b.n	8001eca <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001e8a:	f7ff fc3b 	bl	8001704 <HAL_GetTick>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d918      	bls.n	8001eca <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	f003 0301 	and.w	r3, r3, #1
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d011      	beq.n	8001eca <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eaa:	f043 0210 	orr.w	r2, r3, #16
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eb6:	f043 0201 	orr.w	r2, r3, #1
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e007      	b.n	8001eda <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	f003 0301 	and.w	r3, r3, #1
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d1d8      	bne.n	8001e8a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001ed8:	2300      	movs	r3, #0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3710      	adds	r7, #16
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	2000000c 	.word	0x2000000c
 8001ee8:	431bde83 	.word	0x431bde83

08001eec <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	f003 0301 	and.w	r3, r3, #1
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d12e      	bne.n	8001f64 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	689a      	ldr	r2, [r3, #8]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f022 0201 	bic.w	r2, r2, #1
 8001f14:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001f16:	f7ff fbf5 	bl	8001704 <HAL_GetTick>
 8001f1a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001f1c:	e01b      	b.n	8001f56 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001f1e:	f7ff fbf1 	bl	8001704 <HAL_GetTick>
 8001f22:	4602      	mov	r2, r0
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	1ad3      	subs	r3, r2, r3
 8001f28:	2b02      	cmp	r3, #2
 8001f2a:	d914      	bls.n	8001f56 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	f003 0301 	and.w	r3, r3, #1
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d10d      	bne.n	8001f56 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f3e:	f043 0210 	orr.w	r2, r3, #16
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f4a:	f043 0201 	orr.w	r2, r3, #1
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e007      	b.n	8001f66 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	f003 0301 	and.w	r3, r3, #1
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d0dc      	beq.n	8001f1e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001f64:	2300      	movs	r3, #0
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
	...

08001f70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f74:	4b04      	ldr	r3, [pc, #16]	; (8001f88 <__NVIC_GetPriorityGrouping+0x18>)
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	0a1b      	lsrs	r3, r3, #8
 8001f7a:	f003 0307 	and.w	r3, r3, #7
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bc80      	pop	{r7}
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	e000ed00 	.word	0xe000ed00

08001f8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	4603      	mov	r3, r0
 8001f94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	db0b      	blt.n	8001fb6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f9e:	79fb      	ldrb	r3, [r7, #7]
 8001fa0:	f003 021f 	and.w	r2, r3, #31
 8001fa4:	4906      	ldr	r1, [pc, #24]	; (8001fc0 <__NVIC_EnableIRQ+0x34>)
 8001fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001faa:	095b      	lsrs	r3, r3, #5
 8001fac:	2001      	movs	r0, #1
 8001fae:	fa00 f202 	lsl.w	r2, r0, r2
 8001fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001fb6:	bf00      	nop
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr
 8001fc0:	e000e100 	.word	0xe000e100

08001fc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	4603      	mov	r3, r0
 8001fcc:	6039      	str	r1, [r7, #0]
 8001fce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	db0a      	blt.n	8001fee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	b2da      	uxtb	r2, r3
 8001fdc:	490c      	ldr	r1, [pc, #48]	; (8002010 <__NVIC_SetPriority+0x4c>)
 8001fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe2:	0112      	lsls	r2, r2, #4
 8001fe4:	b2d2      	uxtb	r2, r2
 8001fe6:	440b      	add	r3, r1
 8001fe8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fec:	e00a      	b.n	8002004 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	b2da      	uxtb	r2, r3
 8001ff2:	4908      	ldr	r1, [pc, #32]	; (8002014 <__NVIC_SetPriority+0x50>)
 8001ff4:	79fb      	ldrb	r3, [r7, #7]
 8001ff6:	f003 030f 	and.w	r3, r3, #15
 8001ffa:	3b04      	subs	r3, #4
 8001ffc:	0112      	lsls	r2, r2, #4
 8001ffe:	b2d2      	uxtb	r2, r2
 8002000:	440b      	add	r3, r1
 8002002:	761a      	strb	r2, [r3, #24]
}
 8002004:	bf00      	nop
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	bc80      	pop	{r7}
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	e000e100 	.word	0xe000e100
 8002014:	e000ed00 	.word	0xe000ed00

08002018 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002018:	b480      	push	{r7}
 800201a:	b089      	sub	sp, #36	; 0x24
 800201c:	af00      	add	r7, sp, #0
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	60b9      	str	r1, [r7, #8]
 8002022:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f003 0307 	and.w	r3, r3, #7
 800202a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	f1c3 0307 	rsb	r3, r3, #7
 8002032:	2b04      	cmp	r3, #4
 8002034:	bf28      	it	cs
 8002036:	2304      	movcs	r3, #4
 8002038:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	3304      	adds	r3, #4
 800203e:	2b06      	cmp	r3, #6
 8002040:	d902      	bls.n	8002048 <NVIC_EncodePriority+0x30>
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	3b03      	subs	r3, #3
 8002046:	e000      	b.n	800204a <NVIC_EncodePriority+0x32>
 8002048:	2300      	movs	r3, #0
 800204a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800204c:	f04f 32ff 	mov.w	r2, #4294967295
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	43da      	mvns	r2, r3
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	401a      	ands	r2, r3
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002060:	f04f 31ff 	mov.w	r1, #4294967295
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	fa01 f303 	lsl.w	r3, r1, r3
 800206a:	43d9      	mvns	r1, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002070:	4313      	orrs	r3, r2
         );
}
 8002072:	4618      	mov	r0, r3
 8002074:	3724      	adds	r7, #36	; 0x24
 8002076:	46bd      	mov	sp, r7
 8002078:	bc80      	pop	{r7}
 800207a:	4770      	bx	lr

0800207c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	3b01      	subs	r3, #1
 8002088:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800208c:	d301      	bcc.n	8002092 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800208e:	2301      	movs	r3, #1
 8002090:	e00f      	b.n	80020b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002092:	4a0a      	ldr	r2, [pc, #40]	; (80020bc <SysTick_Config+0x40>)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	3b01      	subs	r3, #1
 8002098:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800209a:	210f      	movs	r1, #15
 800209c:	f04f 30ff 	mov.w	r0, #4294967295
 80020a0:	f7ff ff90 	bl	8001fc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020a4:	4b05      	ldr	r3, [pc, #20]	; (80020bc <SysTick_Config+0x40>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020aa:	4b04      	ldr	r3, [pc, #16]	; (80020bc <SysTick_Config+0x40>)
 80020ac:	2207      	movs	r2, #7
 80020ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020b0:	2300      	movs	r3, #0
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3708      	adds	r7, #8
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	e000e010 	.word	0xe000e010

080020c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b086      	sub	sp, #24
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	4603      	mov	r3, r0
 80020c8:	60b9      	str	r1, [r7, #8]
 80020ca:	607a      	str	r2, [r7, #4]
 80020cc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020ce:	2300      	movs	r3, #0
 80020d0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020d2:	f7ff ff4d 	bl	8001f70 <__NVIC_GetPriorityGrouping>
 80020d6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020d8:	687a      	ldr	r2, [r7, #4]
 80020da:	68b9      	ldr	r1, [r7, #8]
 80020dc:	6978      	ldr	r0, [r7, #20]
 80020de:	f7ff ff9b 	bl	8002018 <NVIC_EncodePriority>
 80020e2:	4602      	mov	r2, r0
 80020e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020e8:	4611      	mov	r1, r2
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7ff ff6a 	bl	8001fc4 <__NVIC_SetPriority>
}
 80020f0:	bf00      	nop
 80020f2:	3718      	adds	r7, #24
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}

080020f8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	4603      	mov	r3, r0
 8002100:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002106:	4618      	mov	r0, r3
 8002108:	f7ff ff40 	bl	8001f8c <__NVIC_EnableIRQ>
}
 800210c:	bf00      	nop
 800210e:	3708      	adds	r7, #8
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	f7ff ffad 	bl	800207c <SysTick_Config>
 8002122:	4603      	mov	r3, r0
}
 8002124:	4618      	mov	r0, r3
 8002126:	3708      	adds	r7, #8
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}

0800212c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800212c:	b480      	push	{r7}
 800212e:	b085      	sub	sp, #20
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002134:	2300      	movs	r3, #0
 8002136:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800213e:	b2db      	uxtb	r3, r3
 8002140:	2b02      	cmp	r3, #2
 8002142:	d008      	beq.n	8002156 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2204      	movs	r2, #4
 8002148:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2200      	movs	r2, #0
 800214e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e020      	b.n	8002198 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f022 020e 	bic.w	r2, r2, #14
 8002164:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f022 0201 	bic.w	r2, r2, #1
 8002174:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800217e:	2101      	movs	r1, #1
 8002180:	fa01 f202 	lsl.w	r2, r1, r2
 8002184:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2201      	movs	r2, #1
 800218a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2200      	movs	r2, #0
 8002192:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002196:	7bfb      	ldrb	r3, [r7, #15]
}
 8002198:	4618      	mov	r0, r3
 800219a:	3714      	adds	r7, #20
 800219c:	46bd      	mov	sp, r7
 800219e:	bc80      	pop	{r7}
 80021a0:	4770      	bx	lr
	...

080021a4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021ac:	2300      	movs	r3, #0
 80021ae:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d005      	beq.n	80021c8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2204      	movs	r2, #4
 80021c0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	73fb      	strb	r3, [r7, #15]
 80021c6:	e051      	b.n	800226c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f022 020e 	bic.w	r2, r2, #14
 80021d6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f022 0201 	bic.w	r2, r2, #1
 80021e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a22      	ldr	r2, [pc, #136]	; (8002278 <HAL_DMA_Abort_IT+0xd4>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d029      	beq.n	8002246 <HAL_DMA_Abort_IT+0xa2>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a21      	ldr	r2, [pc, #132]	; (800227c <HAL_DMA_Abort_IT+0xd8>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d022      	beq.n	8002242 <HAL_DMA_Abort_IT+0x9e>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a1f      	ldr	r2, [pc, #124]	; (8002280 <HAL_DMA_Abort_IT+0xdc>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d01a      	beq.n	800223c <HAL_DMA_Abort_IT+0x98>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a1e      	ldr	r2, [pc, #120]	; (8002284 <HAL_DMA_Abort_IT+0xe0>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d012      	beq.n	8002236 <HAL_DMA_Abort_IT+0x92>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a1c      	ldr	r2, [pc, #112]	; (8002288 <HAL_DMA_Abort_IT+0xe4>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d00a      	beq.n	8002230 <HAL_DMA_Abort_IT+0x8c>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a1b      	ldr	r2, [pc, #108]	; (800228c <HAL_DMA_Abort_IT+0xe8>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d102      	bne.n	800222a <HAL_DMA_Abort_IT+0x86>
 8002224:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002228:	e00e      	b.n	8002248 <HAL_DMA_Abort_IT+0xa4>
 800222a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800222e:	e00b      	b.n	8002248 <HAL_DMA_Abort_IT+0xa4>
 8002230:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002234:	e008      	b.n	8002248 <HAL_DMA_Abort_IT+0xa4>
 8002236:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800223a:	e005      	b.n	8002248 <HAL_DMA_Abort_IT+0xa4>
 800223c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002240:	e002      	b.n	8002248 <HAL_DMA_Abort_IT+0xa4>
 8002242:	2310      	movs	r3, #16
 8002244:	e000      	b.n	8002248 <HAL_DMA_Abort_IT+0xa4>
 8002246:	2301      	movs	r3, #1
 8002248:	4a11      	ldr	r2, [pc, #68]	; (8002290 <HAL_DMA_Abort_IT+0xec>)
 800224a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2201      	movs	r2, #1
 8002250:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2200      	movs	r2, #0
 8002258:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002260:	2b00      	cmp	r3, #0
 8002262:	d003      	beq.n	800226c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002268:	6878      	ldr	r0, [r7, #4]
 800226a:	4798      	blx	r3
    } 
  }
  return status;
 800226c:	7bfb      	ldrb	r3, [r7, #15]
}
 800226e:	4618      	mov	r0, r3
 8002270:	3710      	adds	r7, #16
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	40020008 	.word	0x40020008
 800227c:	4002001c 	.word	0x4002001c
 8002280:	40020030 	.word	0x40020030
 8002284:	40020044 	.word	0x40020044
 8002288:	40020058 	.word	0x40020058
 800228c:	4002006c 	.word	0x4002006c
 8002290:	40020000 	.word	0x40020000

08002294 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002294:	b480      	push	{r7}
 8002296:	b08b      	sub	sp, #44	; 0x2c
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800229e:	2300      	movs	r3, #0
 80022a0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80022a2:	2300      	movs	r3, #0
 80022a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022a6:	e161      	b.n	800256c <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80022a8:	2201      	movs	r2, #1
 80022aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	69fa      	ldr	r2, [r7, #28]
 80022b8:	4013      	ands	r3, r2
 80022ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	f040 8150 	bne.w	8002566 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	4a97      	ldr	r2, [pc, #604]	; (8002528 <HAL_GPIO_Init+0x294>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d05e      	beq.n	800238e <HAL_GPIO_Init+0xfa>
 80022d0:	4a95      	ldr	r2, [pc, #596]	; (8002528 <HAL_GPIO_Init+0x294>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d875      	bhi.n	80023c2 <HAL_GPIO_Init+0x12e>
 80022d6:	4a95      	ldr	r2, [pc, #596]	; (800252c <HAL_GPIO_Init+0x298>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d058      	beq.n	800238e <HAL_GPIO_Init+0xfa>
 80022dc:	4a93      	ldr	r2, [pc, #588]	; (800252c <HAL_GPIO_Init+0x298>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d86f      	bhi.n	80023c2 <HAL_GPIO_Init+0x12e>
 80022e2:	4a93      	ldr	r2, [pc, #588]	; (8002530 <HAL_GPIO_Init+0x29c>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d052      	beq.n	800238e <HAL_GPIO_Init+0xfa>
 80022e8:	4a91      	ldr	r2, [pc, #580]	; (8002530 <HAL_GPIO_Init+0x29c>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d869      	bhi.n	80023c2 <HAL_GPIO_Init+0x12e>
 80022ee:	4a91      	ldr	r2, [pc, #580]	; (8002534 <HAL_GPIO_Init+0x2a0>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d04c      	beq.n	800238e <HAL_GPIO_Init+0xfa>
 80022f4:	4a8f      	ldr	r2, [pc, #572]	; (8002534 <HAL_GPIO_Init+0x2a0>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d863      	bhi.n	80023c2 <HAL_GPIO_Init+0x12e>
 80022fa:	4a8f      	ldr	r2, [pc, #572]	; (8002538 <HAL_GPIO_Init+0x2a4>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d046      	beq.n	800238e <HAL_GPIO_Init+0xfa>
 8002300:	4a8d      	ldr	r2, [pc, #564]	; (8002538 <HAL_GPIO_Init+0x2a4>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d85d      	bhi.n	80023c2 <HAL_GPIO_Init+0x12e>
 8002306:	2b12      	cmp	r3, #18
 8002308:	d82a      	bhi.n	8002360 <HAL_GPIO_Init+0xcc>
 800230a:	2b12      	cmp	r3, #18
 800230c:	d859      	bhi.n	80023c2 <HAL_GPIO_Init+0x12e>
 800230e:	a201      	add	r2, pc, #4	; (adr r2, 8002314 <HAL_GPIO_Init+0x80>)
 8002310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002314:	0800238f 	.word	0x0800238f
 8002318:	08002369 	.word	0x08002369
 800231c:	0800237b 	.word	0x0800237b
 8002320:	080023bd 	.word	0x080023bd
 8002324:	080023c3 	.word	0x080023c3
 8002328:	080023c3 	.word	0x080023c3
 800232c:	080023c3 	.word	0x080023c3
 8002330:	080023c3 	.word	0x080023c3
 8002334:	080023c3 	.word	0x080023c3
 8002338:	080023c3 	.word	0x080023c3
 800233c:	080023c3 	.word	0x080023c3
 8002340:	080023c3 	.word	0x080023c3
 8002344:	080023c3 	.word	0x080023c3
 8002348:	080023c3 	.word	0x080023c3
 800234c:	080023c3 	.word	0x080023c3
 8002350:	080023c3 	.word	0x080023c3
 8002354:	080023c3 	.word	0x080023c3
 8002358:	08002371 	.word	0x08002371
 800235c:	08002385 	.word	0x08002385
 8002360:	4a76      	ldr	r2, [pc, #472]	; (800253c <HAL_GPIO_Init+0x2a8>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d013      	beq.n	800238e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002366:	e02c      	b.n	80023c2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	623b      	str	r3, [r7, #32]
          break;
 800236e:	e029      	b.n	80023c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	3304      	adds	r3, #4
 8002376:	623b      	str	r3, [r7, #32]
          break;
 8002378:	e024      	b.n	80023c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	68db      	ldr	r3, [r3, #12]
 800237e:	3308      	adds	r3, #8
 8002380:	623b      	str	r3, [r7, #32]
          break;
 8002382:	e01f      	b.n	80023c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	330c      	adds	r3, #12
 800238a:	623b      	str	r3, [r7, #32]
          break;
 800238c:	e01a      	b.n	80023c4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d102      	bne.n	800239c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002396:	2304      	movs	r3, #4
 8002398:	623b      	str	r3, [r7, #32]
          break;
 800239a:	e013      	b.n	80023c4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d105      	bne.n	80023b0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023a4:	2308      	movs	r3, #8
 80023a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	69fa      	ldr	r2, [r7, #28]
 80023ac:	611a      	str	r2, [r3, #16]
          break;
 80023ae:	e009      	b.n	80023c4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023b0:	2308      	movs	r3, #8
 80023b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	69fa      	ldr	r2, [r7, #28]
 80023b8:	615a      	str	r2, [r3, #20]
          break;
 80023ba:	e003      	b.n	80023c4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80023bc:	2300      	movs	r3, #0
 80023be:	623b      	str	r3, [r7, #32]
          break;
 80023c0:	e000      	b.n	80023c4 <HAL_GPIO_Init+0x130>
          break;
 80023c2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	2bff      	cmp	r3, #255	; 0xff
 80023c8:	d801      	bhi.n	80023ce <HAL_GPIO_Init+0x13a>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	e001      	b.n	80023d2 <HAL_GPIO_Init+0x13e>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	3304      	adds	r3, #4
 80023d2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80023d4:	69bb      	ldr	r3, [r7, #24]
 80023d6:	2bff      	cmp	r3, #255	; 0xff
 80023d8:	d802      	bhi.n	80023e0 <HAL_GPIO_Init+0x14c>
 80023da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	e002      	b.n	80023e6 <HAL_GPIO_Init+0x152>
 80023e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e2:	3b08      	subs	r3, #8
 80023e4:	009b      	lsls	r3, r3, #2
 80023e6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	210f      	movs	r1, #15
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	fa01 f303 	lsl.w	r3, r1, r3
 80023f4:	43db      	mvns	r3, r3
 80023f6:	401a      	ands	r2, r3
 80023f8:	6a39      	ldr	r1, [r7, #32]
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002400:	431a      	orrs	r2, r3
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800240e:	2b00      	cmp	r3, #0
 8002410:	f000 80a9 	beq.w	8002566 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002414:	4b4a      	ldr	r3, [pc, #296]	; (8002540 <HAL_GPIO_Init+0x2ac>)
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	4a49      	ldr	r2, [pc, #292]	; (8002540 <HAL_GPIO_Init+0x2ac>)
 800241a:	f043 0301 	orr.w	r3, r3, #1
 800241e:	6193      	str	r3, [r2, #24]
 8002420:	4b47      	ldr	r3, [pc, #284]	; (8002540 <HAL_GPIO_Init+0x2ac>)
 8002422:	699b      	ldr	r3, [r3, #24]
 8002424:	f003 0301 	and.w	r3, r3, #1
 8002428:	60bb      	str	r3, [r7, #8]
 800242a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800242c:	4a45      	ldr	r2, [pc, #276]	; (8002544 <HAL_GPIO_Init+0x2b0>)
 800242e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002430:	089b      	lsrs	r3, r3, #2
 8002432:	3302      	adds	r3, #2
 8002434:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002438:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800243a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800243c:	f003 0303 	and.w	r3, r3, #3
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	220f      	movs	r2, #15
 8002444:	fa02 f303 	lsl.w	r3, r2, r3
 8002448:	43db      	mvns	r3, r3
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	4013      	ands	r3, r2
 800244e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	4a3d      	ldr	r2, [pc, #244]	; (8002548 <HAL_GPIO_Init+0x2b4>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d00d      	beq.n	8002474 <HAL_GPIO_Init+0x1e0>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	4a3c      	ldr	r2, [pc, #240]	; (800254c <HAL_GPIO_Init+0x2b8>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d007      	beq.n	8002470 <HAL_GPIO_Init+0x1dc>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4a3b      	ldr	r2, [pc, #236]	; (8002550 <HAL_GPIO_Init+0x2bc>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d101      	bne.n	800246c <HAL_GPIO_Init+0x1d8>
 8002468:	2302      	movs	r3, #2
 800246a:	e004      	b.n	8002476 <HAL_GPIO_Init+0x1e2>
 800246c:	2303      	movs	r3, #3
 800246e:	e002      	b.n	8002476 <HAL_GPIO_Init+0x1e2>
 8002470:	2301      	movs	r3, #1
 8002472:	e000      	b.n	8002476 <HAL_GPIO_Init+0x1e2>
 8002474:	2300      	movs	r3, #0
 8002476:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002478:	f002 0203 	and.w	r2, r2, #3
 800247c:	0092      	lsls	r2, r2, #2
 800247e:	4093      	lsls	r3, r2
 8002480:	68fa      	ldr	r2, [r7, #12]
 8002482:	4313      	orrs	r3, r2
 8002484:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002486:	492f      	ldr	r1, [pc, #188]	; (8002544 <HAL_GPIO_Init+0x2b0>)
 8002488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800248a:	089b      	lsrs	r3, r3, #2
 800248c:	3302      	adds	r3, #2
 800248e:	68fa      	ldr	r2, [r7, #12]
 8002490:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800249c:	2b00      	cmp	r3, #0
 800249e:	d006      	beq.n	80024ae <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80024a0:	4b2c      	ldr	r3, [pc, #176]	; (8002554 <HAL_GPIO_Init+0x2c0>)
 80024a2:	689a      	ldr	r2, [r3, #8]
 80024a4:	492b      	ldr	r1, [pc, #172]	; (8002554 <HAL_GPIO_Init+0x2c0>)
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	4313      	orrs	r3, r2
 80024aa:	608b      	str	r3, [r1, #8]
 80024ac:	e006      	b.n	80024bc <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80024ae:	4b29      	ldr	r3, [pc, #164]	; (8002554 <HAL_GPIO_Init+0x2c0>)
 80024b0:	689a      	ldr	r2, [r3, #8]
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	43db      	mvns	r3, r3
 80024b6:	4927      	ldr	r1, [pc, #156]	; (8002554 <HAL_GPIO_Init+0x2c0>)
 80024b8:	4013      	ands	r3, r2
 80024ba:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d006      	beq.n	80024d6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80024c8:	4b22      	ldr	r3, [pc, #136]	; (8002554 <HAL_GPIO_Init+0x2c0>)
 80024ca:	68da      	ldr	r2, [r3, #12]
 80024cc:	4921      	ldr	r1, [pc, #132]	; (8002554 <HAL_GPIO_Init+0x2c0>)
 80024ce:	69bb      	ldr	r3, [r7, #24]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	60cb      	str	r3, [r1, #12]
 80024d4:	e006      	b.n	80024e4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80024d6:	4b1f      	ldr	r3, [pc, #124]	; (8002554 <HAL_GPIO_Init+0x2c0>)
 80024d8:	68da      	ldr	r2, [r3, #12]
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	43db      	mvns	r3, r3
 80024de:	491d      	ldr	r1, [pc, #116]	; (8002554 <HAL_GPIO_Init+0x2c0>)
 80024e0:	4013      	ands	r3, r2
 80024e2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d006      	beq.n	80024fe <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80024f0:	4b18      	ldr	r3, [pc, #96]	; (8002554 <HAL_GPIO_Init+0x2c0>)
 80024f2:	685a      	ldr	r2, [r3, #4]
 80024f4:	4917      	ldr	r1, [pc, #92]	; (8002554 <HAL_GPIO_Init+0x2c0>)
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	604b      	str	r3, [r1, #4]
 80024fc:	e006      	b.n	800250c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80024fe:	4b15      	ldr	r3, [pc, #84]	; (8002554 <HAL_GPIO_Init+0x2c0>)
 8002500:	685a      	ldr	r2, [r3, #4]
 8002502:	69bb      	ldr	r3, [r7, #24]
 8002504:	43db      	mvns	r3, r3
 8002506:	4913      	ldr	r1, [pc, #76]	; (8002554 <HAL_GPIO_Init+0x2c0>)
 8002508:	4013      	ands	r3, r2
 800250a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d01f      	beq.n	8002558 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002518:	4b0e      	ldr	r3, [pc, #56]	; (8002554 <HAL_GPIO_Init+0x2c0>)
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	490d      	ldr	r1, [pc, #52]	; (8002554 <HAL_GPIO_Init+0x2c0>)
 800251e:	69bb      	ldr	r3, [r7, #24]
 8002520:	4313      	orrs	r3, r2
 8002522:	600b      	str	r3, [r1, #0]
 8002524:	e01f      	b.n	8002566 <HAL_GPIO_Init+0x2d2>
 8002526:	bf00      	nop
 8002528:	10320000 	.word	0x10320000
 800252c:	10310000 	.word	0x10310000
 8002530:	10220000 	.word	0x10220000
 8002534:	10210000 	.word	0x10210000
 8002538:	10120000 	.word	0x10120000
 800253c:	10110000 	.word	0x10110000
 8002540:	40021000 	.word	0x40021000
 8002544:	40010000 	.word	0x40010000
 8002548:	40010800 	.word	0x40010800
 800254c:	40010c00 	.word	0x40010c00
 8002550:	40011000 	.word	0x40011000
 8002554:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002558:	4b0b      	ldr	r3, [pc, #44]	; (8002588 <HAL_GPIO_Init+0x2f4>)
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	43db      	mvns	r3, r3
 8002560:	4909      	ldr	r1, [pc, #36]	; (8002588 <HAL_GPIO_Init+0x2f4>)
 8002562:	4013      	ands	r3, r2
 8002564:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002568:	3301      	adds	r3, #1
 800256a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002572:	fa22 f303 	lsr.w	r3, r2, r3
 8002576:	2b00      	cmp	r3, #0
 8002578:	f47f ae96 	bne.w	80022a8 <HAL_GPIO_Init+0x14>
  }
}
 800257c:	bf00      	nop
 800257e:	bf00      	nop
 8002580:	372c      	adds	r7, #44	; 0x2c
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr
 8002588:	40010400 	.word	0x40010400

0800258c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800258c:	b480      	push	{r7}
 800258e:	b085      	sub	sp, #20
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	460b      	mov	r3, r1
 8002596:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	689a      	ldr	r2, [r3, #8]
 800259c:	887b      	ldrh	r3, [r7, #2]
 800259e:	4013      	ands	r3, r2
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d002      	beq.n	80025aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025a4:	2301      	movs	r3, #1
 80025a6:	73fb      	strb	r3, [r7, #15]
 80025a8:	e001      	b.n	80025ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025aa:	2300      	movs	r3, #0
 80025ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3714      	adds	r7, #20
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bc80      	pop	{r7}
 80025b8:	4770      	bx	lr

080025ba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025ba:	b480      	push	{r7}
 80025bc:	b083      	sub	sp, #12
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
 80025c2:	460b      	mov	r3, r1
 80025c4:	807b      	strh	r3, [r7, #2]
 80025c6:	4613      	mov	r3, r2
 80025c8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025ca:	787b      	ldrb	r3, [r7, #1]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d003      	beq.n	80025d8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025d0:	887a      	ldrh	r2, [r7, #2]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80025d6:	e003      	b.n	80025e0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80025d8:	887b      	ldrh	r3, [r7, #2]
 80025da:	041a      	lsls	r2, r3, #16
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	611a      	str	r2, [r3, #16]
}
 80025e0:	bf00      	nop
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bc80      	pop	{r7}
 80025e8:	4770      	bx	lr

080025ea <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025ea:	b480      	push	{r7}
 80025ec:	b085      	sub	sp, #20
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	6078      	str	r0, [r7, #4]
 80025f2:	460b      	mov	r3, r1
 80025f4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	68db      	ldr	r3, [r3, #12]
 80025fa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80025fc:	887a      	ldrh	r2, [r7, #2]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	4013      	ands	r3, r2
 8002602:	041a      	lsls	r2, r3, #16
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	43d9      	mvns	r1, r3
 8002608:	887b      	ldrh	r3, [r7, #2]
 800260a:	400b      	ands	r3, r1
 800260c:	431a      	orrs	r2, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	611a      	str	r2, [r3, #16]
}
 8002612:	bf00      	nop
 8002614:	3714      	adds	r7, #20
 8002616:	46bd      	mov	sp, r7
 8002618:	bc80      	pop	{r7}
 800261a:	4770      	bx	lr

0800261c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
 8002622:	4603      	mov	r3, r0
 8002624:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002626:	4b08      	ldr	r3, [pc, #32]	; (8002648 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002628:	695a      	ldr	r2, [r3, #20]
 800262a:	88fb      	ldrh	r3, [r7, #6]
 800262c:	4013      	ands	r3, r2
 800262e:	2b00      	cmp	r3, #0
 8002630:	d006      	beq.n	8002640 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002632:	4a05      	ldr	r2, [pc, #20]	; (8002648 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002634:	88fb      	ldrh	r3, [r7, #6]
 8002636:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002638:	88fb      	ldrh	r3, [r7, #6]
 800263a:	4618      	mov	r0, r3
 800263c:	f7fe fd26 	bl	800108c <HAL_GPIO_EXTI_Callback>
  }
}
 8002640:	bf00      	nop
 8002642:	3708      	adds	r7, #8
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	40010400 	.word	0x40010400

0800264c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d101      	bne.n	800265e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e272      	b.n	8002b44 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0301 	and.w	r3, r3, #1
 8002666:	2b00      	cmp	r3, #0
 8002668:	f000 8087 	beq.w	800277a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800266c:	4b92      	ldr	r3, [pc, #584]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f003 030c 	and.w	r3, r3, #12
 8002674:	2b04      	cmp	r3, #4
 8002676:	d00c      	beq.n	8002692 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002678:	4b8f      	ldr	r3, [pc, #572]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f003 030c 	and.w	r3, r3, #12
 8002680:	2b08      	cmp	r3, #8
 8002682:	d112      	bne.n	80026aa <HAL_RCC_OscConfig+0x5e>
 8002684:	4b8c      	ldr	r3, [pc, #560]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800268c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002690:	d10b      	bne.n	80026aa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002692:	4b89      	ldr	r3, [pc, #548]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800269a:	2b00      	cmp	r3, #0
 800269c:	d06c      	beq.n	8002778 <HAL_RCC_OscConfig+0x12c>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d168      	bne.n	8002778 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e24c      	b.n	8002b44 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026b2:	d106      	bne.n	80026c2 <HAL_RCC_OscConfig+0x76>
 80026b4:	4b80      	ldr	r3, [pc, #512]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a7f      	ldr	r2, [pc, #508]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 80026ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026be:	6013      	str	r3, [r2, #0]
 80026c0:	e02e      	b.n	8002720 <HAL_RCC_OscConfig+0xd4>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d10c      	bne.n	80026e4 <HAL_RCC_OscConfig+0x98>
 80026ca:	4b7b      	ldr	r3, [pc, #492]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a7a      	ldr	r2, [pc, #488]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 80026d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026d4:	6013      	str	r3, [r2, #0]
 80026d6:	4b78      	ldr	r3, [pc, #480]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a77      	ldr	r2, [pc, #476]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 80026dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026e0:	6013      	str	r3, [r2, #0]
 80026e2:	e01d      	b.n	8002720 <HAL_RCC_OscConfig+0xd4>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026ec:	d10c      	bne.n	8002708 <HAL_RCC_OscConfig+0xbc>
 80026ee:	4b72      	ldr	r3, [pc, #456]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a71      	ldr	r2, [pc, #452]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 80026f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026f8:	6013      	str	r3, [r2, #0]
 80026fa:	4b6f      	ldr	r3, [pc, #444]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a6e      	ldr	r2, [pc, #440]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 8002700:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002704:	6013      	str	r3, [r2, #0]
 8002706:	e00b      	b.n	8002720 <HAL_RCC_OscConfig+0xd4>
 8002708:	4b6b      	ldr	r3, [pc, #428]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a6a      	ldr	r2, [pc, #424]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 800270e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002712:	6013      	str	r3, [r2, #0]
 8002714:	4b68      	ldr	r3, [pc, #416]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a67      	ldr	r2, [pc, #412]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 800271a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800271e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d013      	beq.n	8002750 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002728:	f7fe ffec 	bl	8001704 <HAL_GetTick>
 800272c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800272e:	e008      	b.n	8002742 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002730:	f7fe ffe8 	bl	8001704 <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	2b64      	cmp	r3, #100	; 0x64
 800273c:	d901      	bls.n	8002742 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800273e:	2303      	movs	r3, #3
 8002740:	e200      	b.n	8002b44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002742:	4b5d      	ldr	r3, [pc, #372]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d0f0      	beq.n	8002730 <HAL_RCC_OscConfig+0xe4>
 800274e:	e014      	b.n	800277a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002750:	f7fe ffd8 	bl	8001704 <HAL_GetTick>
 8002754:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002756:	e008      	b.n	800276a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002758:	f7fe ffd4 	bl	8001704 <HAL_GetTick>
 800275c:	4602      	mov	r2, r0
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	2b64      	cmp	r3, #100	; 0x64
 8002764:	d901      	bls.n	800276a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e1ec      	b.n	8002b44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800276a:	4b53      	ldr	r3, [pc, #332]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002772:	2b00      	cmp	r3, #0
 8002774:	d1f0      	bne.n	8002758 <HAL_RCC_OscConfig+0x10c>
 8002776:	e000      	b.n	800277a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002778:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0302 	and.w	r3, r3, #2
 8002782:	2b00      	cmp	r3, #0
 8002784:	d063      	beq.n	800284e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002786:	4b4c      	ldr	r3, [pc, #304]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	f003 030c 	and.w	r3, r3, #12
 800278e:	2b00      	cmp	r3, #0
 8002790:	d00b      	beq.n	80027aa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002792:	4b49      	ldr	r3, [pc, #292]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f003 030c 	and.w	r3, r3, #12
 800279a:	2b08      	cmp	r3, #8
 800279c:	d11c      	bne.n	80027d8 <HAL_RCC_OscConfig+0x18c>
 800279e:	4b46      	ldr	r3, [pc, #280]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d116      	bne.n	80027d8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027aa:	4b43      	ldr	r3, [pc, #268]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0302 	and.w	r3, r3, #2
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d005      	beq.n	80027c2 <HAL_RCC_OscConfig+0x176>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	691b      	ldr	r3, [r3, #16]
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d001      	beq.n	80027c2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e1c0      	b.n	8002b44 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027c2:	4b3d      	ldr	r3, [pc, #244]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	695b      	ldr	r3, [r3, #20]
 80027ce:	00db      	lsls	r3, r3, #3
 80027d0:	4939      	ldr	r1, [pc, #228]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 80027d2:	4313      	orrs	r3, r2
 80027d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027d6:	e03a      	b.n	800284e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	691b      	ldr	r3, [r3, #16]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d020      	beq.n	8002822 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027e0:	4b36      	ldr	r3, [pc, #216]	; (80028bc <HAL_RCC_OscConfig+0x270>)
 80027e2:	2201      	movs	r2, #1
 80027e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e6:	f7fe ff8d 	bl	8001704 <HAL_GetTick>
 80027ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027ec:	e008      	b.n	8002800 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027ee:	f7fe ff89 	bl	8001704 <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d901      	bls.n	8002800 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	e1a1      	b.n	8002b44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002800:	4b2d      	ldr	r3, [pc, #180]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0302 	and.w	r3, r3, #2
 8002808:	2b00      	cmp	r3, #0
 800280a:	d0f0      	beq.n	80027ee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800280c:	4b2a      	ldr	r3, [pc, #168]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	695b      	ldr	r3, [r3, #20]
 8002818:	00db      	lsls	r3, r3, #3
 800281a:	4927      	ldr	r1, [pc, #156]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 800281c:	4313      	orrs	r3, r2
 800281e:	600b      	str	r3, [r1, #0]
 8002820:	e015      	b.n	800284e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002822:	4b26      	ldr	r3, [pc, #152]	; (80028bc <HAL_RCC_OscConfig+0x270>)
 8002824:	2200      	movs	r2, #0
 8002826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002828:	f7fe ff6c 	bl	8001704 <HAL_GetTick>
 800282c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800282e:	e008      	b.n	8002842 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002830:	f7fe ff68 	bl	8001704 <HAL_GetTick>
 8002834:	4602      	mov	r2, r0
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	1ad3      	subs	r3, r2, r3
 800283a:	2b02      	cmp	r3, #2
 800283c:	d901      	bls.n	8002842 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800283e:	2303      	movs	r3, #3
 8002840:	e180      	b.n	8002b44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002842:	4b1d      	ldr	r3, [pc, #116]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0302 	and.w	r3, r3, #2
 800284a:	2b00      	cmp	r3, #0
 800284c:	d1f0      	bne.n	8002830 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0308 	and.w	r3, r3, #8
 8002856:	2b00      	cmp	r3, #0
 8002858:	d03a      	beq.n	80028d0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	699b      	ldr	r3, [r3, #24]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d019      	beq.n	8002896 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002862:	4b17      	ldr	r3, [pc, #92]	; (80028c0 <HAL_RCC_OscConfig+0x274>)
 8002864:	2201      	movs	r2, #1
 8002866:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002868:	f7fe ff4c 	bl	8001704 <HAL_GetTick>
 800286c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800286e:	e008      	b.n	8002882 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002870:	f7fe ff48 	bl	8001704 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	2b02      	cmp	r3, #2
 800287c:	d901      	bls.n	8002882 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e160      	b.n	8002b44 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002882:	4b0d      	ldr	r3, [pc, #52]	; (80028b8 <HAL_RCC_OscConfig+0x26c>)
 8002884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002886:	f003 0302 	and.w	r3, r3, #2
 800288a:	2b00      	cmp	r3, #0
 800288c:	d0f0      	beq.n	8002870 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800288e:	2001      	movs	r0, #1
 8002890:	f000 face 	bl	8002e30 <RCC_Delay>
 8002894:	e01c      	b.n	80028d0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002896:	4b0a      	ldr	r3, [pc, #40]	; (80028c0 <HAL_RCC_OscConfig+0x274>)
 8002898:	2200      	movs	r2, #0
 800289a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800289c:	f7fe ff32 	bl	8001704 <HAL_GetTick>
 80028a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028a2:	e00f      	b.n	80028c4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028a4:	f7fe ff2e 	bl	8001704 <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d908      	bls.n	80028c4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e146      	b.n	8002b44 <HAL_RCC_OscConfig+0x4f8>
 80028b6:	bf00      	nop
 80028b8:	40021000 	.word	0x40021000
 80028bc:	42420000 	.word	0x42420000
 80028c0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028c4:	4b92      	ldr	r3, [pc, #584]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 80028c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c8:	f003 0302 	and.w	r3, r3, #2
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d1e9      	bne.n	80028a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 0304 	and.w	r3, r3, #4
 80028d8:	2b00      	cmp	r3, #0
 80028da:	f000 80a6 	beq.w	8002a2a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028de:	2300      	movs	r3, #0
 80028e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028e2:	4b8b      	ldr	r3, [pc, #556]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 80028e4:	69db      	ldr	r3, [r3, #28]
 80028e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d10d      	bne.n	800290a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028ee:	4b88      	ldr	r3, [pc, #544]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 80028f0:	69db      	ldr	r3, [r3, #28]
 80028f2:	4a87      	ldr	r2, [pc, #540]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 80028f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028f8:	61d3      	str	r3, [r2, #28]
 80028fa:	4b85      	ldr	r3, [pc, #532]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 80028fc:	69db      	ldr	r3, [r3, #28]
 80028fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002902:	60bb      	str	r3, [r7, #8]
 8002904:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002906:	2301      	movs	r3, #1
 8002908:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800290a:	4b82      	ldr	r3, [pc, #520]	; (8002b14 <HAL_RCC_OscConfig+0x4c8>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002912:	2b00      	cmp	r3, #0
 8002914:	d118      	bne.n	8002948 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002916:	4b7f      	ldr	r3, [pc, #508]	; (8002b14 <HAL_RCC_OscConfig+0x4c8>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a7e      	ldr	r2, [pc, #504]	; (8002b14 <HAL_RCC_OscConfig+0x4c8>)
 800291c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002920:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002922:	f7fe feef 	bl	8001704 <HAL_GetTick>
 8002926:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002928:	e008      	b.n	800293c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800292a:	f7fe feeb 	bl	8001704 <HAL_GetTick>
 800292e:	4602      	mov	r2, r0
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	1ad3      	subs	r3, r2, r3
 8002934:	2b64      	cmp	r3, #100	; 0x64
 8002936:	d901      	bls.n	800293c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002938:	2303      	movs	r3, #3
 800293a:	e103      	b.n	8002b44 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800293c:	4b75      	ldr	r3, [pc, #468]	; (8002b14 <HAL_RCC_OscConfig+0x4c8>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002944:	2b00      	cmp	r3, #0
 8002946:	d0f0      	beq.n	800292a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	2b01      	cmp	r3, #1
 800294e:	d106      	bne.n	800295e <HAL_RCC_OscConfig+0x312>
 8002950:	4b6f      	ldr	r3, [pc, #444]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 8002952:	6a1b      	ldr	r3, [r3, #32]
 8002954:	4a6e      	ldr	r2, [pc, #440]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 8002956:	f043 0301 	orr.w	r3, r3, #1
 800295a:	6213      	str	r3, [r2, #32]
 800295c:	e02d      	b.n	80029ba <HAL_RCC_OscConfig+0x36e>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	68db      	ldr	r3, [r3, #12]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d10c      	bne.n	8002980 <HAL_RCC_OscConfig+0x334>
 8002966:	4b6a      	ldr	r3, [pc, #424]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 8002968:	6a1b      	ldr	r3, [r3, #32]
 800296a:	4a69      	ldr	r2, [pc, #420]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 800296c:	f023 0301 	bic.w	r3, r3, #1
 8002970:	6213      	str	r3, [r2, #32]
 8002972:	4b67      	ldr	r3, [pc, #412]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 8002974:	6a1b      	ldr	r3, [r3, #32]
 8002976:	4a66      	ldr	r2, [pc, #408]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 8002978:	f023 0304 	bic.w	r3, r3, #4
 800297c:	6213      	str	r3, [r2, #32]
 800297e:	e01c      	b.n	80029ba <HAL_RCC_OscConfig+0x36e>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	2b05      	cmp	r3, #5
 8002986:	d10c      	bne.n	80029a2 <HAL_RCC_OscConfig+0x356>
 8002988:	4b61      	ldr	r3, [pc, #388]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 800298a:	6a1b      	ldr	r3, [r3, #32]
 800298c:	4a60      	ldr	r2, [pc, #384]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 800298e:	f043 0304 	orr.w	r3, r3, #4
 8002992:	6213      	str	r3, [r2, #32]
 8002994:	4b5e      	ldr	r3, [pc, #376]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 8002996:	6a1b      	ldr	r3, [r3, #32]
 8002998:	4a5d      	ldr	r2, [pc, #372]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 800299a:	f043 0301 	orr.w	r3, r3, #1
 800299e:	6213      	str	r3, [r2, #32]
 80029a0:	e00b      	b.n	80029ba <HAL_RCC_OscConfig+0x36e>
 80029a2:	4b5b      	ldr	r3, [pc, #364]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 80029a4:	6a1b      	ldr	r3, [r3, #32]
 80029a6:	4a5a      	ldr	r2, [pc, #360]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 80029a8:	f023 0301 	bic.w	r3, r3, #1
 80029ac:	6213      	str	r3, [r2, #32]
 80029ae:	4b58      	ldr	r3, [pc, #352]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 80029b0:	6a1b      	ldr	r3, [r3, #32]
 80029b2:	4a57      	ldr	r2, [pc, #348]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 80029b4:	f023 0304 	bic.w	r3, r3, #4
 80029b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	68db      	ldr	r3, [r3, #12]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d015      	beq.n	80029ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029c2:	f7fe fe9f 	bl	8001704 <HAL_GetTick>
 80029c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029c8:	e00a      	b.n	80029e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029ca:	f7fe fe9b 	bl	8001704 <HAL_GetTick>
 80029ce:	4602      	mov	r2, r0
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80029d8:	4293      	cmp	r3, r2
 80029da:	d901      	bls.n	80029e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80029dc:	2303      	movs	r3, #3
 80029de:	e0b1      	b.n	8002b44 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029e0:	4b4b      	ldr	r3, [pc, #300]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 80029e2:	6a1b      	ldr	r3, [r3, #32]
 80029e4:	f003 0302 	and.w	r3, r3, #2
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d0ee      	beq.n	80029ca <HAL_RCC_OscConfig+0x37e>
 80029ec:	e014      	b.n	8002a18 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029ee:	f7fe fe89 	bl	8001704 <HAL_GetTick>
 80029f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029f4:	e00a      	b.n	8002a0c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029f6:	f7fe fe85 	bl	8001704 <HAL_GetTick>
 80029fa:	4602      	mov	r2, r0
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	1ad3      	subs	r3, r2, r3
 8002a00:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d901      	bls.n	8002a0c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002a08:	2303      	movs	r3, #3
 8002a0a:	e09b      	b.n	8002b44 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a0c:	4b40      	ldr	r3, [pc, #256]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 8002a0e:	6a1b      	ldr	r3, [r3, #32]
 8002a10:	f003 0302 	and.w	r3, r3, #2
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d1ee      	bne.n	80029f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a18:	7dfb      	ldrb	r3, [r7, #23]
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d105      	bne.n	8002a2a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a1e:	4b3c      	ldr	r3, [pc, #240]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 8002a20:	69db      	ldr	r3, [r3, #28]
 8002a22:	4a3b      	ldr	r2, [pc, #236]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 8002a24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a28:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	69db      	ldr	r3, [r3, #28]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	f000 8087 	beq.w	8002b42 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a34:	4b36      	ldr	r3, [pc, #216]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	f003 030c 	and.w	r3, r3, #12
 8002a3c:	2b08      	cmp	r3, #8
 8002a3e:	d061      	beq.n	8002b04 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	69db      	ldr	r3, [r3, #28]
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d146      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a48:	4b33      	ldr	r3, [pc, #204]	; (8002b18 <HAL_RCC_OscConfig+0x4cc>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a4e:	f7fe fe59 	bl	8001704 <HAL_GetTick>
 8002a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a54:	e008      	b.n	8002a68 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a56:	f7fe fe55 	bl	8001704 <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d901      	bls.n	8002a68 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e06d      	b.n	8002b44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a68:	4b29      	ldr	r3, [pc, #164]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d1f0      	bne.n	8002a56 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6a1b      	ldr	r3, [r3, #32]
 8002a78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a7c:	d108      	bne.n	8002a90 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a7e:	4b24      	ldr	r3, [pc, #144]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	4921      	ldr	r1, [pc, #132]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a90:	4b1f      	ldr	r3, [pc, #124]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6a19      	ldr	r1, [r3, #32]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa0:	430b      	orrs	r3, r1
 8002aa2:	491b      	ldr	r1, [pc, #108]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002aa8:	4b1b      	ldr	r3, [pc, #108]	; (8002b18 <HAL_RCC_OscConfig+0x4cc>)
 8002aaa:	2201      	movs	r2, #1
 8002aac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aae:	f7fe fe29 	bl	8001704 <HAL_GetTick>
 8002ab2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ab4:	e008      	b.n	8002ac8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ab6:	f7fe fe25 	bl	8001704 <HAL_GetTick>
 8002aba:	4602      	mov	r2, r0
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d901      	bls.n	8002ac8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e03d      	b.n	8002b44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ac8:	4b11      	ldr	r3, [pc, #68]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d0f0      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x46a>
 8002ad4:	e035      	b.n	8002b42 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ad6:	4b10      	ldr	r3, [pc, #64]	; (8002b18 <HAL_RCC_OscConfig+0x4cc>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002adc:	f7fe fe12 	bl	8001704 <HAL_GetTick>
 8002ae0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ae2:	e008      	b.n	8002af6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ae4:	f7fe fe0e 	bl	8001704 <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	d901      	bls.n	8002af6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e026      	b.n	8002b44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002af6:	4b06      	ldr	r3, [pc, #24]	; (8002b10 <HAL_RCC_OscConfig+0x4c4>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d1f0      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x498>
 8002b02:	e01e      	b.n	8002b42 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	69db      	ldr	r3, [r3, #28]
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d107      	bne.n	8002b1c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e019      	b.n	8002b44 <HAL_RCC_OscConfig+0x4f8>
 8002b10:	40021000 	.word	0x40021000
 8002b14:	40007000 	.word	0x40007000
 8002b18:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b1c:	4b0b      	ldr	r3, [pc, #44]	; (8002b4c <HAL_RCC_OscConfig+0x500>)
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6a1b      	ldr	r3, [r3, #32]
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d106      	bne.n	8002b3e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d001      	beq.n	8002b42 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e000      	b.n	8002b44 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002b42:	2300      	movs	r3, #0
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3718      	adds	r7, #24
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	40021000 	.word	0x40021000

08002b50 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d101      	bne.n	8002b64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e0d0      	b.n	8002d06 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b64:	4b6a      	ldr	r3, [pc, #424]	; (8002d10 <HAL_RCC_ClockConfig+0x1c0>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0307 	and.w	r3, r3, #7
 8002b6c:	683a      	ldr	r2, [r7, #0]
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d910      	bls.n	8002b94 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b72:	4b67      	ldr	r3, [pc, #412]	; (8002d10 <HAL_RCC_ClockConfig+0x1c0>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f023 0207 	bic.w	r2, r3, #7
 8002b7a:	4965      	ldr	r1, [pc, #404]	; (8002d10 <HAL_RCC_ClockConfig+0x1c0>)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b82:	4b63      	ldr	r3, [pc, #396]	; (8002d10 <HAL_RCC_ClockConfig+0x1c0>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0307 	and.w	r3, r3, #7
 8002b8a:	683a      	ldr	r2, [r7, #0]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d001      	beq.n	8002b94 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e0b8      	b.n	8002d06 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 0302 	and.w	r3, r3, #2
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d020      	beq.n	8002be2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0304 	and.w	r3, r3, #4
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d005      	beq.n	8002bb8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bac:	4b59      	ldr	r3, [pc, #356]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	4a58      	ldr	r2, [pc, #352]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002bb2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002bb6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0308 	and.w	r3, r3, #8
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d005      	beq.n	8002bd0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002bc4:	4b53      	ldr	r3, [pc, #332]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	4a52      	ldr	r2, [pc, #328]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002bca:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002bce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bd0:	4b50      	ldr	r3, [pc, #320]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	494d      	ldr	r1, [pc, #308]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002bde:	4313      	orrs	r3, r2
 8002be0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 0301 	and.w	r3, r3, #1
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d040      	beq.n	8002c70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d107      	bne.n	8002c06 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bf6:	4b47      	ldr	r3, [pc, #284]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d115      	bne.n	8002c2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e07f      	b.n	8002d06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d107      	bne.n	8002c1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c0e:	4b41      	ldr	r3, [pc, #260]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d109      	bne.n	8002c2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e073      	b.n	8002d06 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c1e:	4b3d      	ldr	r3, [pc, #244]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d101      	bne.n	8002c2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e06b      	b.n	8002d06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c2e:	4b39      	ldr	r3, [pc, #228]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f023 0203 	bic.w	r2, r3, #3
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	4936      	ldr	r1, [pc, #216]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c40:	f7fe fd60 	bl	8001704 <HAL_GetTick>
 8002c44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c46:	e00a      	b.n	8002c5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c48:	f7fe fd5c 	bl	8001704 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d901      	bls.n	8002c5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e053      	b.n	8002d06 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c5e:	4b2d      	ldr	r3, [pc, #180]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	f003 020c 	and.w	r2, r3, #12
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d1eb      	bne.n	8002c48 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c70:	4b27      	ldr	r3, [pc, #156]	; (8002d10 <HAL_RCC_ClockConfig+0x1c0>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0307 	and.w	r3, r3, #7
 8002c78:	683a      	ldr	r2, [r7, #0]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d210      	bcs.n	8002ca0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c7e:	4b24      	ldr	r3, [pc, #144]	; (8002d10 <HAL_RCC_ClockConfig+0x1c0>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f023 0207 	bic.w	r2, r3, #7
 8002c86:	4922      	ldr	r1, [pc, #136]	; (8002d10 <HAL_RCC_ClockConfig+0x1c0>)
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c8e:	4b20      	ldr	r3, [pc, #128]	; (8002d10 <HAL_RCC_ClockConfig+0x1c0>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0307 	and.w	r3, r3, #7
 8002c96:	683a      	ldr	r2, [r7, #0]
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d001      	beq.n	8002ca0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e032      	b.n	8002d06 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0304 	and.w	r3, r3, #4
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d008      	beq.n	8002cbe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cac:	4b19      	ldr	r3, [pc, #100]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	4916      	ldr	r1, [pc, #88]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0308 	and.w	r3, r3, #8
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d009      	beq.n	8002cde <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002cca:	4b12      	ldr	r3, [pc, #72]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	691b      	ldr	r3, [r3, #16]
 8002cd6:	00db      	lsls	r3, r3, #3
 8002cd8:	490e      	ldr	r1, [pc, #56]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002cde:	f000 f821 	bl	8002d24 <HAL_RCC_GetSysClockFreq>
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	4b0b      	ldr	r3, [pc, #44]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	091b      	lsrs	r3, r3, #4
 8002cea:	f003 030f 	and.w	r3, r3, #15
 8002cee:	490a      	ldr	r1, [pc, #40]	; (8002d18 <HAL_RCC_ClockConfig+0x1c8>)
 8002cf0:	5ccb      	ldrb	r3, [r1, r3]
 8002cf2:	fa22 f303 	lsr.w	r3, r2, r3
 8002cf6:	4a09      	ldr	r2, [pc, #36]	; (8002d1c <HAL_RCC_ClockConfig+0x1cc>)
 8002cf8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002cfa:	4b09      	ldr	r3, [pc, #36]	; (8002d20 <HAL_RCC_ClockConfig+0x1d0>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f7fe fcbe 	bl	8001680 <HAL_InitTick>

  return HAL_OK;
 8002d04:	2300      	movs	r3, #0
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3710      	adds	r7, #16
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	40022000 	.word	0x40022000
 8002d14:	40021000 	.word	0x40021000
 8002d18:	08007778 	.word	0x08007778
 8002d1c:	2000000c 	.word	0x2000000c
 8002d20:	20000010 	.word	0x20000010

08002d24 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b087      	sub	sp, #28
 8002d28:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	60fb      	str	r3, [r7, #12]
 8002d2e:	2300      	movs	r3, #0
 8002d30:	60bb      	str	r3, [r7, #8]
 8002d32:	2300      	movs	r3, #0
 8002d34:	617b      	str	r3, [r7, #20]
 8002d36:	2300      	movs	r3, #0
 8002d38:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002d3e:	4b1e      	ldr	r3, [pc, #120]	; (8002db8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f003 030c 	and.w	r3, r3, #12
 8002d4a:	2b04      	cmp	r3, #4
 8002d4c:	d002      	beq.n	8002d54 <HAL_RCC_GetSysClockFreq+0x30>
 8002d4e:	2b08      	cmp	r3, #8
 8002d50:	d003      	beq.n	8002d5a <HAL_RCC_GetSysClockFreq+0x36>
 8002d52:	e027      	b.n	8002da4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d54:	4b19      	ldr	r3, [pc, #100]	; (8002dbc <HAL_RCC_GetSysClockFreq+0x98>)
 8002d56:	613b      	str	r3, [r7, #16]
      break;
 8002d58:	e027      	b.n	8002daa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	0c9b      	lsrs	r3, r3, #18
 8002d5e:	f003 030f 	and.w	r3, r3, #15
 8002d62:	4a17      	ldr	r2, [pc, #92]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d64:	5cd3      	ldrb	r3, [r2, r3]
 8002d66:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d010      	beq.n	8002d94 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d72:	4b11      	ldr	r3, [pc, #68]	; (8002db8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	0c5b      	lsrs	r3, r3, #17
 8002d78:	f003 0301 	and.w	r3, r3, #1
 8002d7c:	4a11      	ldr	r2, [pc, #68]	; (8002dc4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002d7e:	5cd3      	ldrb	r3, [r2, r3]
 8002d80:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a0d      	ldr	r2, [pc, #52]	; (8002dbc <HAL_RCC_GetSysClockFreq+0x98>)
 8002d86:	fb03 f202 	mul.w	r2, r3, r2
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d90:	617b      	str	r3, [r7, #20]
 8002d92:	e004      	b.n	8002d9e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	4a0c      	ldr	r2, [pc, #48]	; (8002dc8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002d98:	fb02 f303 	mul.w	r3, r2, r3
 8002d9c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	613b      	str	r3, [r7, #16]
      break;
 8002da2:	e002      	b.n	8002daa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002da4:	4b05      	ldr	r3, [pc, #20]	; (8002dbc <HAL_RCC_GetSysClockFreq+0x98>)
 8002da6:	613b      	str	r3, [r7, #16]
      break;
 8002da8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002daa:	693b      	ldr	r3, [r7, #16]
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	371c      	adds	r7, #28
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bc80      	pop	{r7}
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	007a1200 	.word	0x007a1200
 8002dc0:	08007790 	.word	0x08007790
 8002dc4:	080077a0 	.word	0x080077a0
 8002dc8:	003d0900 	.word	0x003d0900

08002dcc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dd0:	4b02      	ldr	r3, [pc, #8]	; (8002ddc <HAL_RCC_GetHCLKFreq+0x10>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bc80      	pop	{r7}
 8002dda:	4770      	bx	lr
 8002ddc:	2000000c 	.word	0x2000000c

08002de0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002de4:	f7ff fff2 	bl	8002dcc <HAL_RCC_GetHCLKFreq>
 8002de8:	4602      	mov	r2, r0
 8002dea:	4b05      	ldr	r3, [pc, #20]	; (8002e00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	0a1b      	lsrs	r3, r3, #8
 8002df0:	f003 0307 	and.w	r3, r3, #7
 8002df4:	4903      	ldr	r1, [pc, #12]	; (8002e04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002df6:	5ccb      	ldrb	r3, [r1, r3]
 8002df8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	40021000 	.word	0x40021000
 8002e04:	08007788 	.word	0x08007788

08002e08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e0c:	f7ff ffde 	bl	8002dcc <HAL_RCC_GetHCLKFreq>
 8002e10:	4602      	mov	r2, r0
 8002e12:	4b05      	ldr	r3, [pc, #20]	; (8002e28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	0adb      	lsrs	r3, r3, #11
 8002e18:	f003 0307 	and.w	r3, r3, #7
 8002e1c:	4903      	ldr	r1, [pc, #12]	; (8002e2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e1e:	5ccb      	ldrb	r3, [r1, r3]
 8002e20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	40021000 	.word	0x40021000
 8002e2c:	08007788 	.word	0x08007788

08002e30 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b085      	sub	sp, #20
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002e38:	4b0a      	ldr	r3, [pc, #40]	; (8002e64 <RCC_Delay+0x34>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a0a      	ldr	r2, [pc, #40]	; (8002e68 <RCC_Delay+0x38>)
 8002e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e42:	0a5b      	lsrs	r3, r3, #9
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	fb02 f303 	mul.w	r3, r2, r3
 8002e4a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002e4c:	bf00      	nop
  }
  while (Delay --);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	1e5a      	subs	r2, r3, #1
 8002e52:	60fa      	str	r2, [r7, #12]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d1f9      	bne.n	8002e4c <RCC_Delay+0x1c>
}
 8002e58:	bf00      	nop
 8002e5a:	bf00      	nop
 8002e5c:	3714      	adds	r7, #20
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bc80      	pop	{r7}
 8002e62:	4770      	bx	lr
 8002e64:	2000000c 	.word	0x2000000c
 8002e68:	10624dd3 	.word	0x10624dd3

08002e6c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b086      	sub	sp, #24
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002e74:	2300      	movs	r3, #0
 8002e76:	613b      	str	r3, [r7, #16]
 8002e78:	2300      	movs	r3, #0
 8002e7a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 0301 	and.w	r3, r3, #1
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d07d      	beq.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e8c:	4b4f      	ldr	r3, [pc, #316]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e8e:	69db      	ldr	r3, [r3, #28]
 8002e90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d10d      	bne.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e98:	4b4c      	ldr	r3, [pc, #304]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e9a:	69db      	ldr	r3, [r3, #28]
 8002e9c:	4a4b      	ldr	r2, [pc, #300]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ea2:	61d3      	str	r3, [r2, #28]
 8002ea4:	4b49      	ldr	r3, [pc, #292]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ea6:	69db      	ldr	r3, [r3, #28]
 8002ea8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eac:	60bb      	str	r3, [r7, #8]
 8002eae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eb4:	4b46      	ldr	r3, [pc, #280]	; (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d118      	bne.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ec0:	4b43      	ldr	r3, [pc, #268]	; (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a42      	ldr	r2, [pc, #264]	; (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ec6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002eca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ecc:	f7fe fc1a 	bl	8001704 <HAL_GetTick>
 8002ed0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ed2:	e008      	b.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ed4:	f7fe fc16 	bl	8001704 <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	2b64      	cmp	r3, #100	; 0x64
 8002ee0:	d901      	bls.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e06d      	b.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ee6:	4b3a      	ldr	r3, [pc, #232]	; (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d0f0      	beq.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ef2:	4b36      	ldr	r3, [pc, #216]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ef4:	6a1b      	ldr	r3, [r3, #32]
 8002ef6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002efa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d02e      	beq.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f0a:	68fa      	ldr	r2, [r7, #12]
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d027      	beq.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f10:	4b2e      	ldr	r3, [pc, #184]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f12:	6a1b      	ldr	r3, [r3, #32]
 8002f14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f18:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f1a:	4b2e      	ldr	r3, [pc, #184]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f20:	4b2c      	ldr	r3, [pc, #176]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002f22:	2200      	movs	r2, #0
 8002f24:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002f26:	4a29      	ldr	r2, [pc, #164]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f003 0301 	and.w	r3, r3, #1
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d014      	beq.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f36:	f7fe fbe5 	bl	8001704 <HAL_GetTick>
 8002f3a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f3c:	e00a      	b.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f3e:	f7fe fbe1 	bl	8001704 <HAL_GetTick>
 8002f42:	4602      	mov	r2, r0
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	1ad3      	subs	r3, r2, r3
 8002f48:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d901      	bls.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002f50:	2303      	movs	r3, #3
 8002f52:	e036      	b.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f54:	4b1d      	ldr	r3, [pc, #116]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f56:	6a1b      	ldr	r3, [r3, #32]
 8002f58:	f003 0302 	and.w	r3, r3, #2
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d0ee      	beq.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f60:	4b1a      	ldr	r3, [pc, #104]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f62:	6a1b      	ldr	r3, [r3, #32]
 8002f64:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	4917      	ldr	r1, [pc, #92]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002f72:	7dfb      	ldrb	r3, [r7, #23]
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d105      	bne.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f78:	4b14      	ldr	r3, [pc, #80]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f7a:	69db      	ldr	r3, [r3, #28]
 8002f7c:	4a13      	ldr	r2, [pc, #76]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f82:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0302 	and.w	r3, r3, #2
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d008      	beq.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002f90:	4b0e      	ldr	r3, [pc, #56]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	490b      	ldr	r1, [pc, #44]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0310 	and.w	r3, r3, #16
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d008      	beq.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002fae:	4b07      	ldr	r3, [pc, #28]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	4904      	ldr	r1, [pc, #16]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3718      	adds	r7, #24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	40021000 	.word	0x40021000
 8002fd0:	40007000 	.word	0x40007000
 8002fd4:	42420440 	.word	0x42420440

08002fd8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b088      	sub	sp, #32
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	617b      	str	r3, [r7, #20]
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	61fb      	str	r3, [r7, #28]
 8002fe8:	2300      	movs	r3, #0
 8002fea:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002fec:	2300      	movs	r3, #0
 8002fee:	60fb      	str	r3, [r7, #12]
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2b10      	cmp	r3, #16
 8002ff8:	d00a      	beq.n	8003010 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2b10      	cmp	r3, #16
 8002ffe:	f200 808a 	bhi.w	8003116 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2b01      	cmp	r3, #1
 8003006:	d045      	beq.n	8003094 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2b02      	cmp	r3, #2
 800300c:	d075      	beq.n	80030fa <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800300e:	e082      	b.n	8003116 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003010:	4b46      	ldr	r3, [pc, #280]	; (800312c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003016:	4b45      	ldr	r3, [pc, #276]	; (800312c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d07b      	beq.n	800311a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	0c9b      	lsrs	r3, r3, #18
 8003026:	f003 030f 	and.w	r3, r3, #15
 800302a:	4a41      	ldr	r2, [pc, #260]	; (8003130 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 800302c:	5cd3      	ldrb	r3, [r2, r3]
 800302e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d015      	beq.n	8003066 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800303a:	4b3c      	ldr	r3, [pc, #240]	; (800312c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	0c5b      	lsrs	r3, r3, #17
 8003040:	f003 0301 	and.w	r3, r3, #1
 8003044:	4a3b      	ldr	r2, [pc, #236]	; (8003134 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003046:	5cd3      	ldrb	r3, [r2, r3]
 8003048:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003050:	2b00      	cmp	r3, #0
 8003052:	d00d      	beq.n	8003070 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003054:	4a38      	ldr	r2, [pc, #224]	; (8003138 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	fbb2 f2f3 	udiv	r2, r2, r3
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	fb02 f303 	mul.w	r3, r2, r3
 8003062:	61fb      	str	r3, [r7, #28]
 8003064:	e004      	b.n	8003070 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	4a34      	ldr	r2, [pc, #208]	; (800313c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800306a:	fb02 f303 	mul.w	r3, r2, r3
 800306e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003070:	4b2e      	ldr	r3, [pc, #184]	; (800312c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003078:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800307c:	d102      	bne.n	8003084 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	61bb      	str	r3, [r7, #24]
      break;
 8003082:	e04a      	b.n	800311a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	005b      	lsls	r3, r3, #1
 8003088:	4a2d      	ldr	r2, [pc, #180]	; (8003140 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800308a:	fba2 2303 	umull	r2, r3, r2, r3
 800308e:	085b      	lsrs	r3, r3, #1
 8003090:	61bb      	str	r3, [r7, #24]
      break;
 8003092:	e042      	b.n	800311a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003094:	4b25      	ldr	r3, [pc, #148]	; (800312c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003096:	6a1b      	ldr	r3, [r3, #32]
 8003098:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030a4:	d108      	bne.n	80030b8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	f003 0302 	and.w	r3, r3, #2
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d003      	beq.n	80030b8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80030b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80030b4:	61bb      	str	r3, [r7, #24]
 80030b6:	e01f      	b.n	80030f8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030c2:	d109      	bne.n	80030d8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80030c4:	4b19      	ldr	r3, [pc, #100]	; (800312c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80030c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c8:	f003 0302 	and.w	r3, r3, #2
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d003      	beq.n	80030d8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80030d0:	f649 4340 	movw	r3, #40000	; 0x9c40
 80030d4:	61bb      	str	r3, [r7, #24]
 80030d6:	e00f      	b.n	80030f8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030de:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80030e2:	d11c      	bne.n	800311e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80030e4:	4b11      	ldr	r3, [pc, #68]	; (800312c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d016      	beq.n	800311e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80030f0:	f24f 4324 	movw	r3, #62500	; 0xf424
 80030f4:	61bb      	str	r3, [r7, #24]
      break;
 80030f6:	e012      	b.n	800311e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80030f8:	e011      	b.n	800311e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80030fa:	f7ff fe85 	bl	8002e08 <HAL_RCC_GetPCLK2Freq>
 80030fe:	4602      	mov	r2, r0
 8003100:	4b0a      	ldr	r3, [pc, #40]	; (800312c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	0b9b      	lsrs	r3, r3, #14
 8003106:	f003 0303 	and.w	r3, r3, #3
 800310a:	3301      	adds	r3, #1
 800310c:	005b      	lsls	r3, r3, #1
 800310e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003112:	61bb      	str	r3, [r7, #24]
      break;
 8003114:	e004      	b.n	8003120 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003116:	bf00      	nop
 8003118:	e002      	b.n	8003120 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800311a:	bf00      	nop
 800311c:	e000      	b.n	8003120 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800311e:	bf00      	nop
    }
  }
  return (frequency);
 8003120:	69bb      	ldr	r3, [r7, #24]
}
 8003122:	4618      	mov	r0, r3
 8003124:	3720      	adds	r7, #32
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	40021000 	.word	0x40021000
 8003130:	080077a4 	.word	0x080077a4
 8003134:	080077b4 	.word	0x080077b4
 8003138:	007a1200 	.word	0x007a1200
 800313c:	003d0900 	.word	0x003d0900
 8003140:	aaaaaaab 	.word	0xaaaaaaab

08003144 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d101      	bne.n	8003156 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e041      	b.n	80031da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800315c:	b2db      	uxtb	r3, r3
 800315e:	2b00      	cmp	r3, #0
 8003160:	d106      	bne.n	8003170 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f7fe f8c2 	bl	80012f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2202      	movs	r2, #2
 8003174:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	3304      	adds	r3, #4
 8003180:	4619      	mov	r1, r3
 8003182:	4610      	mov	r0, r2
 8003184:	f000 faac 	bl	80036e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2201      	movs	r2, #1
 8003194:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2201      	movs	r2, #1
 800319c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2201      	movs	r2, #1
 80031a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2201      	movs	r2, #1
 80031ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2201      	movs	r2, #1
 80031b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2201      	movs	r2, #1
 80031bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2201      	movs	r2, #1
 80031c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2201      	movs	r2, #1
 80031cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2201      	movs	r2, #1
 80031d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80031d8:	2300      	movs	r3, #0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3708      	adds	r7, #8
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}

080031e2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80031e2:	b580      	push	{r7, lr}
 80031e4:	b082      	sub	sp, #8
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d101      	bne.n	80031f4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e041      	b.n	8003278 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d106      	bne.n	800320e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2200      	movs	r2, #0
 8003204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f000 f839 	bl	8003280 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2202      	movs	r2, #2
 8003212:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	3304      	adds	r3, #4
 800321e:	4619      	mov	r1, r3
 8003220:	4610      	mov	r0, r2
 8003222:	f000 fa5d 	bl	80036e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2201      	movs	r2, #1
 800322a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2201      	movs	r2, #1
 8003232:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2201      	movs	r2, #1
 800323a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2201      	movs	r2, #1
 8003242:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2201      	movs	r2, #1
 800324a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2201      	movs	r2, #1
 8003252:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2201      	movs	r2, #1
 800325a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2201      	movs	r2, #1
 8003262:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2201      	movs	r2, #1
 800326a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2201      	movs	r2, #1
 8003272:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003276:	2300      	movs	r3, #0
}
 8003278:	4618      	mov	r0, r3
 800327a:	3708      	adds	r7, #8
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}

08003280 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003280:	b480      	push	{r7}
 8003282:	b083      	sub	sp, #12
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003288:	bf00      	nop
 800328a:	370c      	adds	r7, #12
 800328c:	46bd      	mov	sp, r7
 800328e:	bc80      	pop	{r7}
 8003290:	4770      	bx	lr
	...

08003294 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b084      	sub	sp, #16
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
 800329c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d109      	bne.n	80032b8 <HAL_TIM_PWM_Start+0x24>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	bf14      	ite	ne
 80032b0:	2301      	movne	r3, #1
 80032b2:	2300      	moveq	r3, #0
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	e022      	b.n	80032fe <HAL_TIM_PWM_Start+0x6a>
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	2b04      	cmp	r3, #4
 80032bc:	d109      	bne.n	80032d2 <HAL_TIM_PWM_Start+0x3e>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	bf14      	ite	ne
 80032ca:	2301      	movne	r3, #1
 80032cc:	2300      	moveq	r3, #0
 80032ce:	b2db      	uxtb	r3, r3
 80032d0:	e015      	b.n	80032fe <HAL_TIM_PWM_Start+0x6a>
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	2b08      	cmp	r3, #8
 80032d6:	d109      	bne.n	80032ec <HAL_TIM_PWM_Start+0x58>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	bf14      	ite	ne
 80032e4:	2301      	movne	r3, #1
 80032e6:	2300      	moveq	r3, #0
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	e008      	b.n	80032fe <HAL_TIM_PWM_Start+0x6a>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	bf14      	ite	ne
 80032f8:	2301      	movne	r3, #1
 80032fa:	2300      	moveq	r3, #0
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d001      	beq.n	8003306 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e059      	b.n	80033ba <HAL_TIM_PWM_Start+0x126>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d104      	bne.n	8003316 <HAL_TIM_PWM_Start+0x82>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2202      	movs	r2, #2
 8003310:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003314:	e013      	b.n	800333e <HAL_TIM_PWM_Start+0xaa>
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	2b04      	cmp	r3, #4
 800331a:	d104      	bne.n	8003326 <HAL_TIM_PWM_Start+0x92>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2202      	movs	r2, #2
 8003320:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003324:	e00b      	b.n	800333e <HAL_TIM_PWM_Start+0xaa>
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	2b08      	cmp	r3, #8
 800332a:	d104      	bne.n	8003336 <HAL_TIM_PWM_Start+0xa2>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2202      	movs	r2, #2
 8003330:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003334:	e003      	b.n	800333e <HAL_TIM_PWM_Start+0xaa>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2202      	movs	r2, #2
 800333a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	2201      	movs	r2, #1
 8003344:	6839      	ldr	r1, [r7, #0]
 8003346:	4618      	mov	r0, r3
 8003348:	f000 fc40 	bl	8003bcc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a1c      	ldr	r2, [pc, #112]	; (80033c4 <HAL_TIM_PWM_Start+0x130>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d107      	bne.n	8003366 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003364:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a16      	ldr	r2, [pc, #88]	; (80033c4 <HAL_TIM_PWM_Start+0x130>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d009      	beq.n	8003384 <HAL_TIM_PWM_Start+0xf0>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003378:	d004      	beq.n	8003384 <HAL_TIM_PWM_Start+0xf0>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a12      	ldr	r2, [pc, #72]	; (80033c8 <HAL_TIM_PWM_Start+0x134>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d111      	bne.n	80033a8 <HAL_TIM_PWM_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	f003 0307 	and.w	r3, r3, #7
 800338e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2b06      	cmp	r3, #6
 8003394:	d010      	beq.n	80033b8 <HAL_TIM_PWM_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f042 0201 	orr.w	r2, r2, #1
 80033a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033a6:	e007      	b.n	80033b8 <HAL_TIM_PWM_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f042 0201 	orr.w	r2, r2, #1
 80033b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80033b8:	2300      	movs	r3, #0
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3710      	adds	r7, #16
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	40012c00 	.word	0x40012c00
 80033c8:	40000400 	.word	0x40000400

080033cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b086      	sub	sp, #24
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	60b9      	str	r1, [r7, #8]
 80033d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033d8:	2300      	movs	r3, #0
 80033da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d101      	bne.n	80033ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 80033e6:	2302      	movs	r3, #2
 80033e8:	e0ae      	b.n	8003548 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2201      	movs	r2, #1
 80033ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2b0c      	cmp	r3, #12
 80033f6:	f200 809f 	bhi.w	8003538 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80033fa:	a201      	add	r2, pc, #4	; (adr r2, 8003400 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80033fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003400:	08003435 	.word	0x08003435
 8003404:	08003539 	.word	0x08003539
 8003408:	08003539 	.word	0x08003539
 800340c:	08003539 	.word	0x08003539
 8003410:	08003475 	.word	0x08003475
 8003414:	08003539 	.word	0x08003539
 8003418:	08003539 	.word	0x08003539
 800341c:	08003539 	.word	0x08003539
 8003420:	080034b7 	.word	0x080034b7
 8003424:	08003539 	.word	0x08003539
 8003428:	08003539 	.word	0x08003539
 800342c:	08003539 	.word	0x08003539
 8003430:	080034f7 	.word	0x080034f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	68b9      	ldr	r1, [r7, #8]
 800343a:	4618      	mov	r0, r3
 800343c:	f000 f9a8 	bl	8003790 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	699a      	ldr	r2, [r3, #24]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f042 0208 	orr.w	r2, r2, #8
 800344e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	699a      	ldr	r2, [r3, #24]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f022 0204 	bic.w	r2, r2, #4
 800345e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	6999      	ldr	r1, [r3, #24]
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	691a      	ldr	r2, [r3, #16]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	430a      	orrs	r2, r1
 8003470:	619a      	str	r2, [r3, #24]
      break;
 8003472:	e064      	b.n	800353e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	68b9      	ldr	r1, [r7, #8]
 800347a:	4618      	mov	r0, r3
 800347c:	f000 f9ee 	bl	800385c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	699a      	ldr	r2, [r3, #24]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800348e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	699a      	ldr	r2, [r3, #24]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800349e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	6999      	ldr	r1, [r3, #24]
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	691b      	ldr	r3, [r3, #16]
 80034aa:	021a      	lsls	r2, r3, #8
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	430a      	orrs	r2, r1
 80034b2:	619a      	str	r2, [r3, #24]
      break;
 80034b4:	e043      	b.n	800353e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	68b9      	ldr	r1, [r7, #8]
 80034bc:	4618      	mov	r0, r3
 80034be:	f000 fa37 	bl	8003930 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	69da      	ldr	r2, [r3, #28]
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f042 0208 	orr.w	r2, r2, #8
 80034d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	69da      	ldr	r2, [r3, #28]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f022 0204 	bic.w	r2, r2, #4
 80034e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	69d9      	ldr	r1, [r3, #28]
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	691a      	ldr	r2, [r3, #16]
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	430a      	orrs	r2, r1
 80034f2:	61da      	str	r2, [r3, #28]
      break;
 80034f4:	e023      	b.n	800353e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	68b9      	ldr	r1, [r7, #8]
 80034fc:	4618      	mov	r0, r3
 80034fe:	f000 fa81 	bl	8003a04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	69da      	ldr	r2, [r3, #28]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003510:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	69da      	ldr	r2, [r3, #28]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003520:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	69d9      	ldr	r1, [r3, #28]
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	691b      	ldr	r3, [r3, #16]
 800352c:	021a      	lsls	r2, r3, #8
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	430a      	orrs	r2, r1
 8003534:	61da      	str	r2, [r3, #28]
      break;
 8003536:	e002      	b.n	800353e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	75fb      	strb	r3, [r7, #23]
      break;
 800353c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2200      	movs	r2, #0
 8003542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003546:	7dfb      	ldrb	r3, [r7, #23]
}
 8003548:	4618      	mov	r0, r3
 800354a:	3718      	adds	r7, #24
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}

08003550 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800355a:	2300      	movs	r3, #0
 800355c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003564:	2b01      	cmp	r3, #1
 8003566:	d101      	bne.n	800356c <HAL_TIM_ConfigClockSource+0x1c>
 8003568:	2302      	movs	r3, #2
 800356a:	e0b4      	b.n	80036d6 <HAL_TIM_ConfigClockSource+0x186>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2201      	movs	r2, #1
 8003570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2202      	movs	r2, #2
 8003578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800358a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003592:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	68ba      	ldr	r2, [r7, #8]
 800359a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035a4:	d03e      	beq.n	8003624 <HAL_TIM_ConfigClockSource+0xd4>
 80035a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035aa:	f200 8087 	bhi.w	80036bc <HAL_TIM_ConfigClockSource+0x16c>
 80035ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035b2:	f000 8086 	beq.w	80036c2 <HAL_TIM_ConfigClockSource+0x172>
 80035b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035ba:	d87f      	bhi.n	80036bc <HAL_TIM_ConfigClockSource+0x16c>
 80035bc:	2b70      	cmp	r3, #112	; 0x70
 80035be:	d01a      	beq.n	80035f6 <HAL_TIM_ConfigClockSource+0xa6>
 80035c0:	2b70      	cmp	r3, #112	; 0x70
 80035c2:	d87b      	bhi.n	80036bc <HAL_TIM_ConfigClockSource+0x16c>
 80035c4:	2b60      	cmp	r3, #96	; 0x60
 80035c6:	d050      	beq.n	800366a <HAL_TIM_ConfigClockSource+0x11a>
 80035c8:	2b60      	cmp	r3, #96	; 0x60
 80035ca:	d877      	bhi.n	80036bc <HAL_TIM_ConfigClockSource+0x16c>
 80035cc:	2b50      	cmp	r3, #80	; 0x50
 80035ce:	d03c      	beq.n	800364a <HAL_TIM_ConfigClockSource+0xfa>
 80035d0:	2b50      	cmp	r3, #80	; 0x50
 80035d2:	d873      	bhi.n	80036bc <HAL_TIM_ConfigClockSource+0x16c>
 80035d4:	2b40      	cmp	r3, #64	; 0x40
 80035d6:	d058      	beq.n	800368a <HAL_TIM_ConfigClockSource+0x13a>
 80035d8:	2b40      	cmp	r3, #64	; 0x40
 80035da:	d86f      	bhi.n	80036bc <HAL_TIM_ConfigClockSource+0x16c>
 80035dc:	2b30      	cmp	r3, #48	; 0x30
 80035de:	d064      	beq.n	80036aa <HAL_TIM_ConfigClockSource+0x15a>
 80035e0:	2b30      	cmp	r3, #48	; 0x30
 80035e2:	d86b      	bhi.n	80036bc <HAL_TIM_ConfigClockSource+0x16c>
 80035e4:	2b20      	cmp	r3, #32
 80035e6:	d060      	beq.n	80036aa <HAL_TIM_ConfigClockSource+0x15a>
 80035e8:	2b20      	cmp	r3, #32
 80035ea:	d867      	bhi.n	80036bc <HAL_TIM_ConfigClockSource+0x16c>
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d05c      	beq.n	80036aa <HAL_TIM_ConfigClockSource+0x15a>
 80035f0:	2b10      	cmp	r3, #16
 80035f2:	d05a      	beq.n	80036aa <HAL_TIM_ConfigClockSource+0x15a>
 80035f4:	e062      	b.n	80036bc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003606:	f000 fac2 	bl	8003b8e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003618:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	68ba      	ldr	r2, [r7, #8]
 8003620:	609a      	str	r2, [r3, #8]
      break;
 8003622:	e04f      	b.n	80036c4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003634:	f000 faab 	bl	8003b8e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	689a      	ldr	r2, [r3, #8]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003646:	609a      	str	r2, [r3, #8]
      break;
 8003648:	e03c      	b.n	80036c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003656:	461a      	mov	r2, r3
 8003658:	f000 fa22 	bl	8003aa0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	2150      	movs	r1, #80	; 0x50
 8003662:	4618      	mov	r0, r3
 8003664:	f000 fa79 	bl	8003b5a <TIM_ITRx_SetConfig>
      break;
 8003668:	e02c      	b.n	80036c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003676:	461a      	mov	r2, r3
 8003678:	f000 fa40 	bl	8003afc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	2160      	movs	r1, #96	; 0x60
 8003682:	4618      	mov	r0, r3
 8003684:	f000 fa69 	bl	8003b5a <TIM_ITRx_SetConfig>
      break;
 8003688:	e01c      	b.n	80036c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003696:	461a      	mov	r2, r3
 8003698:	f000 fa02 	bl	8003aa0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2140      	movs	r1, #64	; 0x40
 80036a2:	4618      	mov	r0, r3
 80036a4:	f000 fa59 	bl	8003b5a <TIM_ITRx_SetConfig>
      break;
 80036a8:	e00c      	b.n	80036c4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4619      	mov	r1, r3
 80036b4:	4610      	mov	r0, r2
 80036b6:	f000 fa50 	bl	8003b5a <TIM_ITRx_SetConfig>
      break;
 80036ba:	e003      	b.n	80036c4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	73fb      	strb	r3, [r7, #15]
      break;
 80036c0:	e000      	b.n	80036c4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80036c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80036d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3710      	adds	r7, #16
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
	...

080036e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b085      	sub	sp, #20
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	4a25      	ldr	r2, [pc, #148]	; (8003788 <TIM_Base_SetConfig+0xa8>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d007      	beq.n	8003708 <TIM_Base_SetConfig+0x28>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036fe:	d003      	beq.n	8003708 <TIM_Base_SetConfig+0x28>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	4a22      	ldr	r2, [pc, #136]	; (800378c <TIM_Base_SetConfig+0xac>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d108      	bne.n	800371a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800370e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	68fa      	ldr	r2, [r7, #12]
 8003716:	4313      	orrs	r3, r2
 8003718:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	4a1a      	ldr	r2, [pc, #104]	; (8003788 <TIM_Base_SetConfig+0xa8>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d007      	beq.n	8003732 <TIM_Base_SetConfig+0x52>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003728:	d003      	beq.n	8003732 <TIM_Base_SetConfig+0x52>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a17      	ldr	r2, [pc, #92]	; (800378c <TIM_Base_SetConfig+0xac>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d108      	bne.n	8003744 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003738:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	68fa      	ldr	r2, [r7, #12]
 8003740:	4313      	orrs	r3, r2
 8003742:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	695b      	ldr	r3, [r3, #20]
 800374e:	4313      	orrs	r3, r2
 8003750:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	68fa      	ldr	r2, [r7, #12]
 8003756:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	4a07      	ldr	r2, [pc, #28]	; (8003788 <TIM_Base_SetConfig+0xa8>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d103      	bne.n	8003778 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	691a      	ldr	r2, [r3, #16]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2201      	movs	r2, #1
 800377c:	615a      	str	r2, [r3, #20]
}
 800377e:	bf00      	nop
 8003780:	3714      	adds	r7, #20
 8003782:	46bd      	mov	sp, r7
 8003784:	bc80      	pop	{r7}
 8003786:	4770      	bx	lr
 8003788:	40012c00 	.word	0x40012c00
 800378c:	40000400 	.word	0x40000400

08003790 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003790:	b480      	push	{r7}
 8003792:	b087      	sub	sp, #28
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a1b      	ldr	r3, [r3, #32]
 800379e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6a1b      	ldr	r3, [r3, #32]
 80037a4:	f023 0201 	bic.w	r2, r3, #1
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	f023 0303 	bic.w	r3, r3, #3
 80037c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68fa      	ldr	r2, [r7, #12]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	f023 0302 	bic.w	r3, r3, #2
 80037d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	697a      	ldr	r2, [r7, #20]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	4a1c      	ldr	r2, [pc, #112]	; (8003858 <TIM_OC1_SetConfig+0xc8>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d10c      	bne.n	8003806 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	f023 0308 	bic.w	r3, r3, #8
 80037f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	697a      	ldr	r2, [r7, #20]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	f023 0304 	bic.w	r3, r3, #4
 8003804:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a13      	ldr	r2, [pc, #76]	; (8003858 <TIM_OC1_SetConfig+0xc8>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d111      	bne.n	8003832 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003814:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800381c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	695b      	ldr	r3, [r3, #20]
 8003822:	693a      	ldr	r2, [r7, #16]
 8003824:	4313      	orrs	r3, r2
 8003826:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	699b      	ldr	r3, [r3, #24]
 800382c:	693a      	ldr	r2, [r7, #16]
 800382e:	4313      	orrs	r3, r2
 8003830:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	693a      	ldr	r2, [r7, #16]
 8003836:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	685a      	ldr	r2, [r3, #4]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	697a      	ldr	r2, [r7, #20]
 800384a:	621a      	str	r2, [r3, #32]
}
 800384c:	bf00      	nop
 800384e:	371c      	adds	r7, #28
 8003850:	46bd      	mov	sp, r7
 8003852:	bc80      	pop	{r7}
 8003854:	4770      	bx	lr
 8003856:	bf00      	nop
 8003858:	40012c00 	.word	0x40012c00

0800385c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800385c:	b480      	push	{r7}
 800385e:	b087      	sub	sp, #28
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 8003864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6a1b      	ldr	r3, [r3, #32]
 800386a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a1b      	ldr	r3, [r3, #32]
 8003870:	f023 0210 	bic.w	r2, r3, #16
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	699b      	ldr	r3, [r3, #24]
 8003882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800388a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003892:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	021b      	lsls	r3, r3, #8
 800389a:	68fa      	ldr	r2, [r7, #12]
 800389c:	4313      	orrs	r3, r2
 800389e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	f023 0320 	bic.w	r3, r3, #32
 80038a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	011b      	lsls	r3, r3, #4
 80038ae:	697a      	ldr	r2, [r7, #20]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4a1d      	ldr	r2, [pc, #116]	; (800392c <TIM_OC2_SetConfig+0xd0>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d10d      	bne.n	80038d8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	011b      	lsls	r3, r3, #4
 80038ca:	697a      	ldr	r2, [r7, #20]
 80038cc:	4313      	orrs	r3, r2
 80038ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80038d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4a14      	ldr	r2, [pc, #80]	; (800392c <TIM_OC2_SetConfig+0xd0>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d113      	bne.n	8003908 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80038e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80038ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	695b      	ldr	r3, [r3, #20]
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	693a      	ldr	r2, [r7, #16]
 80038f8:	4313      	orrs	r3, r2
 80038fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	699b      	ldr	r3, [r3, #24]
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	693a      	ldr	r2, [r7, #16]
 8003904:	4313      	orrs	r3, r2
 8003906:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	693a      	ldr	r2, [r7, #16]
 800390c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	68fa      	ldr	r2, [r7, #12]
 8003912:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	685a      	ldr	r2, [r3, #4]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	697a      	ldr	r2, [r7, #20]
 8003920:	621a      	str	r2, [r3, #32]
}
 8003922:	bf00      	nop
 8003924:	371c      	adds	r7, #28
 8003926:	46bd      	mov	sp, r7
 8003928:	bc80      	pop	{r7}
 800392a:	4770      	bx	lr
 800392c:	40012c00 	.word	0x40012c00

08003930 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003930:	b480      	push	{r7}
 8003932:	b087      	sub	sp, #28
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a1b      	ldr	r3, [r3, #32]
 800393e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a1b      	ldr	r3, [r3, #32]
 8003944:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	69db      	ldr	r3, [r3, #28]
 8003956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800395e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f023 0303 	bic.w	r3, r3, #3
 8003966:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	68fa      	ldr	r2, [r7, #12]
 800396e:	4313      	orrs	r3, r2
 8003970:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003978:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	021b      	lsls	r3, r3, #8
 8003980:	697a      	ldr	r2, [r7, #20]
 8003982:	4313      	orrs	r3, r2
 8003984:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a1d      	ldr	r2, [pc, #116]	; (8003a00 <TIM_OC3_SetConfig+0xd0>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d10d      	bne.n	80039aa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003994:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	021b      	lsls	r3, r3, #8
 800399c:	697a      	ldr	r2, [r7, #20]
 800399e:	4313      	orrs	r3, r2
 80039a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80039a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a14      	ldr	r2, [pc, #80]	; (8003a00 <TIM_OC3_SetConfig+0xd0>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d113      	bne.n	80039da <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80039b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80039c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	695b      	ldr	r3, [r3, #20]
 80039c6:	011b      	lsls	r3, r3, #4
 80039c8:	693a      	ldr	r2, [r7, #16]
 80039ca:	4313      	orrs	r3, r2
 80039cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	699b      	ldr	r3, [r3, #24]
 80039d2:	011b      	lsls	r3, r3, #4
 80039d4:	693a      	ldr	r2, [r7, #16]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	693a      	ldr	r2, [r7, #16]
 80039de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	68fa      	ldr	r2, [r7, #12]
 80039e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	685a      	ldr	r2, [r3, #4]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	697a      	ldr	r2, [r7, #20]
 80039f2:	621a      	str	r2, [r3, #32]
}
 80039f4:	bf00      	nop
 80039f6:	371c      	adds	r7, #28
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bc80      	pop	{r7}
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop
 8003a00:	40012c00 	.word	0x40012c00

08003a04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b087      	sub	sp, #28
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a1b      	ldr	r3, [r3, #32]
 8003a12:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a1b      	ldr	r3, [r3, #32]
 8003a18:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	69db      	ldr	r3, [r3, #28]
 8003a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	021b      	lsls	r3, r3, #8
 8003a42:	68fa      	ldr	r2, [r7, #12]
 8003a44:	4313      	orrs	r3, r2
 8003a46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	031b      	lsls	r3, r3, #12
 8003a56:	693a      	ldr	r2, [r7, #16]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	4a0f      	ldr	r2, [pc, #60]	; (8003a9c <TIM_OC4_SetConfig+0x98>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d109      	bne.n	8003a78 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003a6a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	695b      	ldr	r3, [r3, #20]
 8003a70:	019b      	lsls	r3, r3, #6
 8003a72:	697a      	ldr	r2, [r7, #20]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	697a      	ldr	r2, [r7, #20]
 8003a7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	68fa      	ldr	r2, [r7, #12]
 8003a82:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	685a      	ldr	r2, [r3, #4]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	693a      	ldr	r2, [r7, #16]
 8003a90:	621a      	str	r2, [r3, #32]
}
 8003a92:	bf00      	nop
 8003a94:	371c      	adds	r7, #28
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bc80      	pop	{r7}
 8003a9a:	4770      	bx	lr
 8003a9c:	40012c00 	.word	0x40012c00

08003aa0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b087      	sub	sp, #28
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	60f8      	str	r0, [r7, #12]
 8003aa8:	60b9      	str	r1, [r7, #8]
 8003aaa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6a1b      	ldr	r3, [r3, #32]
 8003ab0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	6a1b      	ldr	r3, [r3, #32]
 8003ab6:	f023 0201 	bic.w	r2, r3, #1
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	699b      	ldr	r3, [r3, #24]
 8003ac2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003aca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	011b      	lsls	r3, r3, #4
 8003ad0:	693a      	ldr	r2, [r7, #16]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	f023 030a 	bic.w	r3, r3, #10
 8003adc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ade:	697a      	ldr	r2, [r7, #20]
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	693a      	ldr	r2, [r7, #16]
 8003aea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	697a      	ldr	r2, [r7, #20]
 8003af0:	621a      	str	r2, [r3, #32]
}
 8003af2:	bf00      	nop
 8003af4:	371c      	adds	r7, #28
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bc80      	pop	{r7}
 8003afa:	4770      	bx	lr

08003afc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b087      	sub	sp, #28
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	60f8      	str	r0, [r7, #12]
 8003b04:	60b9      	str	r1, [r7, #8]
 8003b06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6a1b      	ldr	r3, [r3, #32]
 8003b0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	6a1b      	ldr	r3, [r3, #32]
 8003b12:	f023 0210 	bic.w	r2, r3, #16
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	699b      	ldr	r3, [r3, #24]
 8003b1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	031b      	lsls	r3, r3, #12
 8003b2c:	693a      	ldr	r2, [r7, #16]
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003b38:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	011b      	lsls	r3, r3, #4
 8003b3e:	697a      	ldr	r2, [r7, #20]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	693a      	ldr	r2, [r7, #16]
 8003b48:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	697a      	ldr	r2, [r7, #20]
 8003b4e:	621a      	str	r2, [r3, #32]
}
 8003b50:	bf00      	nop
 8003b52:	371c      	adds	r7, #28
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bc80      	pop	{r7}
 8003b58:	4770      	bx	lr

08003b5a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b5a:	b480      	push	{r7}
 8003b5c:	b085      	sub	sp, #20
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	6078      	str	r0, [r7, #4]
 8003b62:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b70:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b72:	683a      	ldr	r2, [r7, #0]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	f043 0307 	orr.w	r3, r3, #7
 8003b7c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	68fa      	ldr	r2, [r7, #12]
 8003b82:	609a      	str	r2, [r3, #8]
}
 8003b84:	bf00      	nop
 8003b86:	3714      	adds	r7, #20
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bc80      	pop	{r7}
 8003b8c:	4770      	bx	lr

08003b8e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b8e:	b480      	push	{r7}
 8003b90:	b087      	sub	sp, #28
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	60f8      	str	r0, [r7, #12]
 8003b96:	60b9      	str	r1, [r7, #8]
 8003b98:	607a      	str	r2, [r7, #4]
 8003b9a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ba8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	021a      	lsls	r2, r3, #8
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	431a      	orrs	r2, r3
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	697a      	ldr	r2, [r7, #20]
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	697a      	ldr	r2, [r7, #20]
 8003bc0:	609a      	str	r2, [r3, #8]
}
 8003bc2:	bf00      	nop
 8003bc4:	371c      	adds	r7, #28
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bc80      	pop	{r7}
 8003bca:	4770      	bx	lr

08003bcc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b087      	sub	sp, #28
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	60f8      	str	r0, [r7, #12]
 8003bd4:	60b9      	str	r1, [r7, #8]
 8003bd6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	f003 031f 	and.w	r3, r3, #31
 8003bde:	2201      	movs	r2, #1
 8003be0:	fa02 f303 	lsl.w	r3, r2, r3
 8003be4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	6a1a      	ldr	r2, [r3, #32]
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	43db      	mvns	r3, r3
 8003bee:	401a      	ands	r2, r3
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6a1a      	ldr	r2, [r3, #32]
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	f003 031f 	and.w	r3, r3, #31
 8003bfe:	6879      	ldr	r1, [r7, #4]
 8003c00:	fa01 f303 	lsl.w	r3, r1, r3
 8003c04:	431a      	orrs	r2, r3
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	621a      	str	r2, [r3, #32]
}
 8003c0a:	bf00      	nop
 8003c0c:	371c      	adds	r7, #28
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bc80      	pop	{r7}
 8003c12:	4770      	bx	lr

08003c14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b085      	sub	sp, #20
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d101      	bne.n	8003c2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c28:	2302      	movs	r3, #2
 8003c2a:	e041      	b.n	8003cb0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2202      	movs	r2, #2
 8003c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c52:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	68fa      	ldr	r2, [r7, #12]
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	68fa      	ldr	r2, [r7, #12]
 8003c64:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a14      	ldr	r2, [pc, #80]	; (8003cbc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d009      	beq.n	8003c84 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c78:	d004      	beq.n	8003c84 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a10      	ldr	r2, [pc, #64]	; (8003cc0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d10c      	bne.n	8003c9e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c8a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	68ba      	ldr	r2, [r7, #8]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	68ba      	ldr	r2, [r7, #8]
 8003c9c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003cae:	2300      	movs	r3, #0
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3714      	adds	r7, #20
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bc80      	pop	{r7}
 8003cb8:	4770      	bx	lr
 8003cba:	bf00      	nop
 8003cbc:	40012c00 	.word	0x40012c00
 8003cc0:	40000400 	.word	0x40000400

08003cc4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b082      	sub	sp, #8
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d101      	bne.n	8003cd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e042      	b.n	8003d5c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003cdc:	b2db      	uxtb	r3, r3
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d106      	bne.n	8003cf0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f7fd fb4e 	bl	800138c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2224      	movs	r2, #36	; 0x24
 8003cf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	68da      	ldr	r2, [r3, #12]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f000 fdc5 	bl	8004898 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	691a      	ldr	r2, [r3, #16]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	695a      	ldr	r2, [r3, #20]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	68da      	ldr	r2, [r3, #12]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2220      	movs	r2, #32
 8003d48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2220      	movs	r2, #32
 8003d50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003d5a:	2300      	movs	r3, #0
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	3708      	adds	r7, #8
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}

08003d64 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b08a      	sub	sp, #40	; 0x28
 8003d68:	af02      	add	r7, sp, #8
 8003d6a:	60f8      	str	r0, [r7, #12]
 8003d6c:	60b9      	str	r1, [r7, #8]
 8003d6e:	603b      	str	r3, [r7, #0]
 8003d70:	4613      	mov	r3, r2
 8003d72:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d74:	2300      	movs	r3, #0
 8003d76:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	2b20      	cmp	r3, #32
 8003d82:	d16d      	bne.n	8003e60 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d002      	beq.n	8003d90 <HAL_UART_Transmit+0x2c>
 8003d8a:	88fb      	ldrh	r3, [r7, #6]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d101      	bne.n	8003d94 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e066      	b.n	8003e62 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2221      	movs	r2, #33	; 0x21
 8003d9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003da2:	f7fd fcaf 	bl	8001704 <HAL_GetTick>
 8003da6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	88fa      	ldrh	r2, [r7, #6]
 8003dac:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	88fa      	ldrh	r2, [r7, #6]
 8003db2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dbc:	d108      	bne.n	8003dd0 <HAL_UART_Transmit+0x6c>
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d104      	bne.n	8003dd0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	61bb      	str	r3, [r7, #24]
 8003dce:	e003      	b.n	8003dd8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003dd8:	e02a      	b.n	8003e30 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	9300      	str	r3, [sp, #0]
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	2200      	movs	r2, #0
 8003de2:	2180      	movs	r1, #128	; 0x80
 8003de4:	68f8      	ldr	r0, [r7, #12]
 8003de6:	f000 fb14 	bl	8004412 <UART_WaitOnFlagUntilTimeout>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d001      	beq.n	8003df4 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003df0:	2303      	movs	r3, #3
 8003df2:	e036      	b.n	8003e62 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d10b      	bne.n	8003e12 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003dfa:	69bb      	ldr	r3, [r7, #24]
 8003dfc:	881b      	ldrh	r3, [r3, #0]
 8003dfe:	461a      	mov	r2, r3
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e08:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e0a:	69bb      	ldr	r3, [r7, #24]
 8003e0c:	3302      	adds	r3, #2
 8003e0e:	61bb      	str	r3, [r7, #24]
 8003e10:	e007      	b.n	8003e22 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	781a      	ldrb	r2, [r3, #0]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e1c:	69fb      	ldr	r3, [r7, #28]
 8003e1e:	3301      	adds	r3, #1
 8003e20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	3b01      	subs	r3, #1
 8003e2a:	b29a      	uxth	r2, r3
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d1cf      	bne.n	8003dda <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	9300      	str	r3, [sp, #0]
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	2200      	movs	r2, #0
 8003e42:	2140      	movs	r1, #64	; 0x40
 8003e44:	68f8      	ldr	r0, [r7, #12]
 8003e46:	f000 fae4 	bl	8004412 <UART_WaitOnFlagUntilTimeout>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d001      	beq.n	8003e54 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8003e50:	2303      	movs	r3, #3
 8003e52:	e006      	b.n	8003e62 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2220      	movs	r2, #32
 8003e58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	e000      	b.n	8003e62 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003e60:	2302      	movs	r3, #2
  }
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3720      	adds	r7, #32
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}

08003e6a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e6a:	b580      	push	{r7, lr}
 8003e6c:	b084      	sub	sp, #16
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	60f8      	str	r0, [r7, #12]
 8003e72:	60b9      	str	r1, [r7, #8]
 8003e74:	4613      	mov	r3, r2
 8003e76:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	2b20      	cmp	r3, #32
 8003e82:	d112      	bne.n	8003eaa <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d002      	beq.n	8003e90 <HAL_UART_Receive_IT+0x26>
 8003e8a:	88fb      	ldrh	r3, [r7, #6]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d101      	bne.n	8003e94 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e00b      	b.n	8003eac <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003e9a:	88fb      	ldrh	r3, [r7, #6]
 8003e9c:	461a      	mov	r2, r3
 8003e9e:	68b9      	ldr	r1, [r7, #8]
 8003ea0:	68f8      	ldr	r0, [r7, #12]
 8003ea2:	f000 fb24 	bl	80044ee <UART_Start_Receive_IT>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	e000      	b.n	8003eac <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003eaa:	2302      	movs	r3, #2
  }
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	3710      	adds	r7, #16
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}

08003eb4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b0ba      	sub	sp, #232	; 0xe8
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	68db      	ldr	r3, [r3, #12]
 8003ecc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	695b      	ldr	r3, [r3, #20]
 8003ed6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003eda:	2300      	movs	r3, #0
 8003edc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003ee6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003eea:	f003 030f 	and.w	r3, r3, #15
 8003eee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003ef2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d10f      	bne.n	8003f1a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003efa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003efe:	f003 0320 	and.w	r3, r3, #32
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d009      	beq.n	8003f1a <HAL_UART_IRQHandler+0x66>
 8003f06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f0a:	f003 0320 	and.w	r3, r3, #32
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d003      	beq.n	8003f1a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f000 fc01 	bl	800471a <UART_Receive_IT>
      return;
 8003f18:	e25b      	b.n	80043d2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003f1a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	f000 80de 	beq.w	80040e0 <HAL_UART_IRQHandler+0x22c>
 8003f24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f28:	f003 0301 	and.w	r3, r3, #1
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d106      	bne.n	8003f3e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003f30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f34:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	f000 80d1 	beq.w	80040e0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f42:	f003 0301 	and.w	r3, r3, #1
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d00b      	beq.n	8003f62 <HAL_UART_IRQHandler+0xae>
 8003f4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d005      	beq.n	8003f62 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f5a:	f043 0201 	orr.w	r2, r3, #1
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f66:	f003 0304 	and.w	r3, r3, #4
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d00b      	beq.n	8003f86 <HAL_UART_IRQHandler+0xd2>
 8003f6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f72:	f003 0301 	and.w	r3, r3, #1
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d005      	beq.n	8003f86 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f7e:	f043 0202 	orr.w	r2, r3, #2
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f8a:	f003 0302 	and.w	r3, r3, #2
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d00b      	beq.n	8003faa <HAL_UART_IRQHandler+0xf6>
 8003f92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f96:	f003 0301 	and.w	r3, r3, #1
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d005      	beq.n	8003faa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fa2:	f043 0204 	orr.w	r2, r3, #4
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003faa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fae:	f003 0308 	and.w	r3, r3, #8
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d011      	beq.n	8003fda <HAL_UART_IRQHandler+0x126>
 8003fb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003fba:	f003 0320 	and.w	r3, r3, #32
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d105      	bne.n	8003fce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003fc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003fc6:	f003 0301 	and.w	r3, r3, #1
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d005      	beq.n	8003fda <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fd2:	f043 0208 	orr.w	r2, r3, #8
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	f000 81f2 	beq.w	80043c8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003fe4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fe8:	f003 0320 	and.w	r3, r3, #32
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d008      	beq.n	8004002 <HAL_UART_IRQHandler+0x14e>
 8003ff0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ff4:	f003 0320 	and.w	r3, r3, #32
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d002      	beq.n	8004002 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f000 fb8c 	bl	800471a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	695b      	ldr	r3, [r3, #20]
 8004008:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800400c:	2b00      	cmp	r3, #0
 800400e:	bf14      	ite	ne
 8004010:	2301      	movne	r3, #1
 8004012:	2300      	moveq	r3, #0
 8004014:	b2db      	uxtb	r3, r3
 8004016:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800401e:	f003 0308 	and.w	r3, r3, #8
 8004022:	2b00      	cmp	r3, #0
 8004024:	d103      	bne.n	800402e <HAL_UART_IRQHandler+0x17a>
 8004026:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800402a:	2b00      	cmp	r3, #0
 800402c:	d04f      	beq.n	80040ce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f000 fa96 	bl	8004560 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	695b      	ldr	r3, [r3, #20]
 800403a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800403e:	2b00      	cmp	r3, #0
 8004040:	d041      	beq.n	80040c6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	3314      	adds	r3, #20
 8004048:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800404c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004050:	e853 3f00 	ldrex	r3, [r3]
 8004054:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004058:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800405c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004060:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	3314      	adds	r3, #20
 800406a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800406e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004072:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004076:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800407a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800407e:	e841 2300 	strex	r3, r2, [r1]
 8004082:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004086:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d1d9      	bne.n	8004042 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004092:	2b00      	cmp	r3, #0
 8004094:	d013      	beq.n	80040be <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800409a:	4a7e      	ldr	r2, [pc, #504]	; (8004294 <HAL_UART_IRQHandler+0x3e0>)
 800409c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040a2:	4618      	mov	r0, r3
 80040a4:	f7fe f87e 	bl	80021a4 <HAL_DMA_Abort_IT>
 80040a8:	4603      	mov	r3, r0
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d016      	beq.n	80040dc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80040b8:	4610      	mov	r0, r2
 80040ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040bc:	e00e      	b.n	80040dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f000 f993 	bl	80043ea <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040c4:	e00a      	b.n	80040dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f000 f98f 	bl	80043ea <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040cc:	e006      	b.n	80040dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80040ce:	6878      	ldr	r0, [r7, #4]
 80040d0:	f000 f98b 	bl	80043ea <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80040da:	e175      	b.n	80043c8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040dc:	bf00      	nop
    return;
 80040de:	e173      	b.n	80043c8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	f040 814f 	bne.w	8004388 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80040ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040ee:	f003 0310 	and.w	r3, r3, #16
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	f000 8148 	beq.w	8004388 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80040f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040fc:	f003 0310 	and.w	r3, r3, #16
 8004100:	2b00      	cmp	r3, #0
 8004102:	f000 8141 	beq.w	8004388 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004106:	2300      	movs	r3, #0
 8004108:	60bb      	str	r3, [r7, #8]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	60bb      	str	r3, [r7, #8]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	60bb      	str	r3, [r7, #8]
 800411a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	695b      	ldr	r3, [r3, #20]
 8004122:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004126:	2b00      	cmp	r3, #0
 8004128:	f000 80b6 	beq.w	8004298 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004138:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800413c:	2b00      	cmp	r3, #0
 800413e:	f000 8145 	beq.w	80043cc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004146:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800414a:	429a      	cmp	r2, r3
 800414c:	f080 813e 	bcs.w	80043cc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004156:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800415c:	699b      	ldr	r3, [r3, #24]
 800415e:	2b20      	cmp	r3, #32
 8004160:	f000 8088 	beq.w	8004274 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	330c      	adds	r3, #12
 800416a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800416e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004172:	e853 3f00 	ldrex	r3, [r3]
 8004176:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800417a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800417e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004182:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	330c      	adds	r3, #12
 800418c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004190:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004194:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004198:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800419c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80041a0:	e841 2300 	strex	r3, r2, [r1]
 80041a4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80041a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d1d9      	bne.n	8004164 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	3314      	adds	r3, #20
 80041b6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041ba:	e853 3f00 	ldrex	r3, [r3]
 80041be:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80041c0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80041c2:	f023 0301 	bic.w	r3, r3, #1
 80041c6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	3314      	adds	r3, #20
 80041d0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80041d4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80041d8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041da:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80041dc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80041e0:	e841 2300 	strex	r3, r2, [r1]
 80041e4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80041e6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d1e1      	bne.n	80041b0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	3314      	adds	r3, #20
 80041f2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041f6:	e853 3f00 	ldrex	r3, [r3]
 80041fa:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80041fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004202:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	3314      	adds	r3, #20
 800420c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004210:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004212:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004214:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004216:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004218:	e841 2300 	strex	r3, r2, [r1]
 800421c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800421e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004220:	2b00      	cmp	r3, #0
 8004222:	d1e3      	bne.n	80041ec <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2220      	movs	r2, #32
 8004228:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	330c      	adds	r3, #12
 8004238:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800423a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800423c:	e853 3f00 	ldrex	r3, [r3]
 8004240:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004242:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004244:	f023 0310 	bic.w	r3, r3, #16
 8004248:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	330c      	adds	r3, #12
 8004252:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004256:	65ba      	str	r2, [r7, #88]	; 0x58
 8004258:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800425a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800425c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800425e:	e841 2300 	strex	r3, r2, [r1]
 8004262:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004264:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004266:	2b00      	cmp	r3, #0
 8004268:	d1e3      	bne.n	8004232 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800426e:	4618      	mov	r0, r3
 8004270:	f7fd ff5c 	bl	800212c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2202      	movs	r2, #2
 8004278:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004282:	b29b      	uxth	r3, r3
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	b29b      	uxth	r3, r3
 8004288:	4619      	mov	r1, r3
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f000 f8b6 	bl	80043fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004290:	e09c      	b.n	80043cc <HAL_UART_IRQHandler+0x518>
 8004292:	bf00      	nop
 8004294:	08004625 	.word	0x08004625
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042a0:	b29b      	uxth	r3, r3
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	f000 808e 	beq.w	80043d0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80042b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	f000 8089 	beq.w	80043d0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	330c      	adds	r3, #12
 80042c4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042c8:	e853 3f00 	ldrex	r3, [r3]
 80042cc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80042ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042d0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80042d4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	330c      	adds	r3, #12
 80042de:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80042e2:	647a      	str	r2, [r7, #68]	; 0x44
 80042e4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042e6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80042e8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80042ea:	e841 2300 	strex	r3, r2, [r1]
 80042ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80042f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d1e3      	bne.n	80042be <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	3314      	adds	r3, #20
 80042fc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004300:	e853 3f00 	ldrex	r3, [r3]
 8004304:	623b      	str	r3, [r7, #32]
   return(result);
 8004306:	6a3b      	ldr	r3, [r7, #32]
 8004308:	f023 0301 	bic.w	r3, r3, #1
 800430c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	3314      	adds	r3, #20
 8004316:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800431a:	633a      	str	r2, [r7, #48]	; 0x30
 800431c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800431e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004320:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004322:	e841 2300 	strex	r3, r2, [r1]
 8004326:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800432a:	2b00      	cmp	r3, #0
 800432c:	d1e3      	bne.n	80042f6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2220      	movs	r2, #32
 8004332:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	330c      	adds	r3, #12
 8004342:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	e853 3f00 	ldrex	r3, [r3]
 800434a:	60fb      	str	r3, [r7, #12]
   return(result);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f023 0310 	bic.w	r3, r3, #16
 8004352:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	330c      	adds	r3, #12
 800435c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004360:	61fa      	str	r2, [r7, #28]
 8004362:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004364:	69b9      	ldr	r1, [r7, #24]
 8004366:	69fa      	ldr	r2, [r7, #28]
 8004368:	e841 2300 	strex	r3, r2, [r1]
 800436c:	617b      	str	r3, [r7, #20]
   return(result);
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d1e3      	bne.n	800433c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2202      	movs	r2, #2
 8004378:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800437a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800437e:	4619      	mov	r1, r3
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	f000 f83b 	bl	80043fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004386:	e023      	b.n	80043d0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004388:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800438c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004390:	2b00      	cmp	r3, #0
 8004392:	d009      	beq.n	80043a8 <HAL_UART_IRQHandler+0x4f4>
 8004394:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004398:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800439c:	2b00      	cmp	r3, #0
 800439e:	d003      	beq.n	80043a8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80043a0:	6878      	ldr	r0, [r7, #4]
 80043a2:	f000 f953 	bl	800464c <UART_Transmit_IT>
    return;
 80043a6:	e014      	b.n	80043d2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80043a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d00e      	beq.n	80043d2 <HAL_UART_IRQHandler+0x51e>
 80043b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80043b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d008      	beq.n	80043d2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f000 f992 	bl	80046ea <UART_EndTransmit_IT>
    return;
 80043c6:	e004      	b.n	80043d2 <HAL_UART_IRQHandler+0x51e>
    return;
 80043c8:	bf00      	nop
 80043ca:	e002      	b.n	80043d2 <HAL_UART_IRQHandler+0x51e>
      return;
 80043cc:	bf00      	nop
 80043ce:	e000      	b.n	80043d2 <HAL_UART_IRQHandler+0x51e>
      return;
 80043d0:	bf00      	nop
  }
}
 80043d2:	37e8      	adds	r7, #232	; 0xe8
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80043e0:	bf00      	nop
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bc80      	pop	{r7}
 80043e8:	4770      	bx	lr

080043ea <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80043ea:	b480      	push	{r7}
 80043ec:	b083      	sub	sp, #12
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80043f2:	bf00      	nop
 80043f4:	370c      	adds	r7, #12
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bc80      	pop	{r7}
 80043fa:	4770      	bx	lr

080043fc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b083      	sub	sp, #12
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	460b      	mov	r3, r1
 8004406:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004408:	bf00      	nop
 800440a:	370c      	adds	r7, #12
 800440c:	46bd      	mov	sp, r7
 800440e:	bc80      	pop	{r7}
 8004410:	4770      	bx	lr

08004412 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004412:	b580      	push	{r7, lr}
 8004414:	b090      	sub	sp, #64	; 0x40
 8004416:	af00      	add	r7, sp, #0
 8004418:	60f8      	str	r0, [r7, #12]
 800441a:	60b9      	str	r1, [r7, #8]
 800441c:	603b      	str	r3, [r7, #0]
 800441e:	4613      	mov	r3, r2
 8004420:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004422:	e050      	b.n	80044c6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004424:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004426:	f1b3 3fff 	cmp.w	r3, #4294967295
 800442a:	d04c      	beq.n	80044c6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800442c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800442e:	2b00      	cmp	r3, #0
 8004430:	d007      	beq.n	8004442 <UART_WaitOnFlagUntilTimeout+0x30>
 8004432:	f7fd f967 	bl	8001704 <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800443e:	429a      	cmp	r2, r3
 8004440:	d241      	bcs.n	80044c6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	330c      	adds	r3, #12
 8004448:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800444a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800444c:	e853 3f00 	ldrex	r3, [r3]
 8004450:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004454:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004458:	63fb      	str	r3, [r7, #60]	; 0x3c
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	330c      	adds	r3, #12
 8004460:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004462:	637a      	str	r2, [r7, #52]	; 0x34
 8004464:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004466:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004468:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800446a:	e841 2300 	strex	r3, r2, [r1]
 800446e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004472:	2b00      	cmp	r3, #0
 8004474:	d1e5      	bne.n	8004442 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	3314      	adds	r3, #20
 800447c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	e853 3f00 	ldrex	r3, [r3]
 8004484:	613b      	str	r3, [r7, #16]
   return(result);
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	f023 0301 	bic.w	r3, r3, #1
 800448c:	63bb      	str	r3, [r7, #56]	; 0x38
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	3314      	adds	r3, #20
 8004494:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004496:	623a      	str	r2, [r7, #32]
 8004498:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800449a:	69f9      	ldr	r1, [r7, #28]
 800449c:	6a3a      	ldr	r2, [r7, #32]
 800449e:	e841 2300 	strex	r3, r2, [r1]
 80044a2:	61bb      	str	r3, [r7, #24]
   return(result);
 80044a4:	69bb      	ldr	r3, [r7, #24]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d1e5      	bne.n	8004476 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2220      	movs	r2, #32
 80044ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2220      	movs	r2, #32
 80044b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2200      	movs	r2, #0
 80044be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e00f      	b.n	80044e6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	681a      	ldr	r2, [r3, #0]
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	4013      	ands	r3, r2
 80044d0:	68ba      	ldr	r2, [r7, #8]
 80044d2:	429a      	cmp	r2, r3
 80044d4:	bf0c      	ite	eq
 80044d6:	2301      	moveq	r3, #1
 80044d8:	2300      	movne	r3, #0
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	461a      	mov	r2, r3
 80044de:	79fb      	ldrb	r3, [r7, #7]
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d09f      	beq.n	8004424 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3740      	adds	r7, #64	; 0x40
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}

080044ee <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80044ee:	b480      	push	{r7}
 80044f0:	b085      	sub	sp, #20
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	60f8      	str	r0, [r7, #12]
 80044f6:	60b9      	str	r1, [r7, #8]
 80044f8:	4613      	mov	r3, r2
 80044fa:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	68ba      	ldr	r2, [r7, #8]
 8004500:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	88fa      	ldrh	r2, [r7, #6]
 8004506:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	88fa      	ldrh	r2, [r7, #6]
 800450c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2200      	movs	r2, #0
 8004512:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2222      	movs	r2, #34	; 0x22
 8004518:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	691b      	ldr	r3, [r3, #16]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d007      	beq.n	8004534 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	68da      	ldr	r2, [r3, #12]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004532:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	695a      	ldr	r2, [r3, #20]
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f042 0201 	orr.w	r2, r2, #1
 8004542:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	68da      	ldr	r2, [r3, #12]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f042 0220 	orr.w	r2, r2, #32
 8004552:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	3714      	adds	r7, #20
 800455a:	46bd      	mov	sp, r7
 800455c:	bc80      	pop	{r7}
 800455e:	4770      	bx	lr

08004560 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004560:	b480      	push	{r7}
 8004562:	b095      	sub	sp, #84	; 0x54
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	330c      	adds	r3, #12
 800456e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004570:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004572:	e853 3f00 	ldrex	r3, [r3]
 8004576:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004578:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800457a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800457e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	330c      	adds	r3, #12
 8004586:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004588:	643a      	str	r2, [r7, #64]	; 0x40
 800458a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800458c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800458e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004590:	e841 2300 	strex	r3, r2, [r1]
 8004594:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004598:	2b00      	cmp	r3, #0
 800459a:	d1e5      	bne.n	8004568 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	3314      	adds	r3, #20
 80045a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045a4:	6a3b      	ldr	r3, [r7, #32]
 80045a6:	e853 3f00 	ldrex	r3, [r3]
 80045aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	f023 0301 	bic.w	r3, r3, #1
 80045b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	3314      	adds	r3, #20
 80045ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80045bc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80045be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80045c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045c4:	e841 2300 	strex	r3, r2, [r1]
 80045c8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80045ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d1e5      	bne.n	800459c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d119      	bne.n	800460c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	330c      	adds	r3, #12
 80045de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	e853 3f00 	ldrex	r3, [r3]
 80045e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	f023 0310 	bic.w	r3, r3, #16
 80045ee:	647b      	str	r3, [r7, #68]	; 0x44
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	330c      	adds	r3, #12
 80045f6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80045f8:	61ba      	str	r2, [r7, #24]
 80045fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045fc:	6979      	ldr	r1, [r7, #20]
 80045fe:	69ba      	ldr	r2, [r7, #24]
 8004600:	e841 2300 	strex	r3, r2, [r1]
 8004604:	613b      	str	r3, [r7, #16]
   return(result);
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d1e5      	bne.n	80045d8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2220      	movs	r2, #32
 8004610:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2200      	movs	r2, #0
 8004618:	631a      	str	r2, [r3, #48]	; 0x30
}
 800461a:	bf00      	nop
 800461c:	3754      	adds	r7, #84	; 0x54
 800461e:	46bd      	mov	sp, r7
 8004620:	bc80      	pop	{r7}
 8004622:	4770      	bx	lr

08004624 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b084      	sub	sp, #16
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004630:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2200      	movs	r2, #0
 8004636:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2200      	movs	r2, #0
 800463c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800463e:	68f8      	ldr	r0, [r7, #12]
 8004640:	f7ff fed3 	bl	80043ea <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004644:	bf00      	nop
 8004646:	3710      	adds	r7, #16
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}

0800464c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800464c:	b480      	push	{r7}
 800464e:	b085      	sub	sp, #20
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800465a:	b2db      	uxtb	r3, r3
 800465c:	2b21      	cmp	r3, #33	; 0x21
 800465e:	d13e      	bne.n	80046de <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004668:	d114      	bne.n	8004694 <UART_Transmit_IT+0x48>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	691b      	ldr	r3, [r3, #16]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d110      	bne.n	8004694 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6a1b      	ldr	r3, [r3, #32]
 8004676:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	881b      	ldrh	r3, [r3, #0]
 800467c:	461a      	mov	r2, r3
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004686:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6a1b      	ldr	r3, [r3, #32]
 800468c:	1c9a      	adds	r2, r3, #2
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	621a      	str	r2, [r3, #32]
 8004692:	e008      	b.n	80046a6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a1b      	ldr	r3, [r3, #32]
 8004698:	1c59      	adds	r1, r3, #1
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	6211      	str	r1, [r2, #32]
 800469e:	781a      	ldrb	r2, [r3, #0]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	3b01      	subs	r3, #1
 80046ae:	b29b      	uxth	r3, r3
 80046b0:	687a      	ldr	r2, [r7, #4]
 80046b2:	4619      	mov	r1, r3
 80046b4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d10f      	bne.n	80046da <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	68da      	ldr	r2, [r3, #12]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80046c8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	68da      	ldr	r2, [r3, #12]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046d8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80046da:	2300      	movs	r3, #0
 80046dc:	e000      	b.n	80046e0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80046de:	2302      	movs	r3, #2
  }
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	3714      	adds	r7, #20
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bc80      	pop	{r7}
 80046e8:	4770      	bx	lr

080046ea <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80046ea:	b580      	push	{r7, lr}
 80046ec:	b082      	sub	sp, #8
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	68da      	ldr	r2, [r3, #12]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004700:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2220      	movs	r2, #32
 8004706:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f7ff fe64 	bl	80043d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004710:	2300      	movs	r3, #0
}
 8004712:	4618      	mov	r0, r3
 8004714:	3708      	adds	r7, #8
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}

0800471a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800471a:	b580      	push	{r7, lr}
 800471c:	b08c      	sub	sp, #48	; 0x30
 800471e:	af00      	add	r7, sp, #0
 8004720:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004728:	b2db      	uxtb	r3, r3
 800472a:	2b22      	cmp	r3, #34	; 0x22
 800472c:	f040 80ae 	bne.w	800488c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004738:	d117      	bne.n	800476a <UART_Receive_IT+0x50>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	691b      	ldr	r3, [r3, #16]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d113      	bne.n	800476a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004742:	2300      	movs	r3, #0
 8004744:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800474a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	b29b      	uxth	r3, r3
 8004754:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004758:	b29a      	uxth	r2, r3
 800475a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800475c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004762:	1c9a      	adds	r2, r3, #2
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	629a      	str	r2, [r3, #40]	; 0x28
 8004768:	e026      	b.n	80047b8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800476e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004770:	2300      	movs	r3, #0
 8004772:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800477c:	d007      	beq.n	800478e <UART_Receive_IT+0x74>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	689b      	ldr	r3, [r3, #8]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d10a      	bne.n	800479c <UART_Receive_IT+0x82>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	691b      	ldr	r3, [r3, #16]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d106      	bne.n	800479c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	b2da      	uxtb	r2, r3
 8004796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004798:	701a      	strb	r2, [r3, #0]
 800479a:	e008      	b.n	80047ae <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80047a8:	b2da      	uxtb	r2, r3
 80047aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047ac:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047b2:	1c5a      	adds	r2, r3, #1
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80047bc:	b29b      	uxth	r3, r3
 80047be:	3b01      	subs	r3, #1
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	4619      	mov	r1, r3
 80047c6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d15d      	bne.n	8004888 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68da      	ldr	r2, [r3, #12]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f022 0220 	bic.w	r2, r2, #32
 80047da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	68da      	ldr	r2, [r3, #12]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80047ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	695a      	ldr	r2, [r3, #20]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f022 0201 	bic.w	r2, r2, #1
 80047fa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2220      	movs	r2, #32
 8004800:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2200      	movs	r2, #0
 8004808:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800480e:	2b01      	cmp	r3, #1
 8004810:	d135      	bne.n	800487e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	330c      	adds	r3, #12
 800481e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	e853 3f00 	ldrex	r3, [r3]
 8004826:	613b      	str	r3, [r7, #16]
   return(result);
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	f023 0310 	bic.w	r3, r3, #16
 800482e:	627b      	str	r3, [r7, #36]	; 0x24
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	330c      	adds	r3, #12
 8004836:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004838:	623a      	str	r2, [r7, #32]
 800483a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800483c:	69f9      	ldr	r1, [r7, #28]
 800483e:	6a3a      	ldr	r2, [r7, #32]
 8004840:	e841 2300 	strex	r3, r2, [r1]
 8004844:	61bb      	str	r3, [r7, #24]
   return(result);
 8004846:	69bb      	ldr	r3, [r7, #24]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d1e5      	bne.n	8004818 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 0310 	and.w	r3, r3, #16
 8004856:	2b10      	cmp	r3, #16
 8004858:	d10a      	bne.n	8004870 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800485a:	2300      	movs	r3, #0
 800485c:	60fb      	str	r3, [r7, #12]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	60fb      	str	r3, [r7, #12]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	60fb      	str	r3, [r7, #12]
 800486e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004874:	4619      	mov	r1, r3
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f7ff fdc0 	bl	80043fc <HAL_UARTEx_RxEventCallback>
 800487c:	e002      	b.n	8004884 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f7fc fc2e 	bl	80010e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004884:	2300      	movs	r3, #0
 8004886:	e002      	b.n	800488e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004888:	2300      	movs	r3, #0
 800488a:	e000      	b.n	800488e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800488c:	2302      	movs	r3, #2
  }
}
 800488e:	4618      	mov	r0, r3
 8004890:	3730      	adds	r7, #48	; 0x30
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}
	...

08004898 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b084      	sub	sp, #16
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	691b      	ldr	r3, [r3, #16]
 80048a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	68da      	ldr	r2, [r3, #12]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	430a      	orrs	r2, r1
 80048b4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	689a      	ldr	r2, [r3, #8]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	431a      	orrs	r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	695b      	ldr	r3, [r3, #20]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80048d2:	f023 030c 	bic.w	r3, r3, #12
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	6812      	ldr	r2, [r2, #0]
 80048da:	68b9      	ldr	r1, [r7, #8]
 80048dc:	430b      	orrs	r3, r1
 80048de:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	695b      	ldr	r3, [r3, #20]
 80048e6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	699a      	ldr	r2, [r3, #24]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	430a      	orrs	r2, r1
 80048f4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a2c      	ldr	r2, [pc, #176]	; (80049ac <UART_SetConfig+0x114>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d103      	bne.n	8004908 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004900:	f7fe fa82 	bl	8002e08 <HAL_RCC_GetPCLK2Freq>
 8004904:	60f8      	str	r0, [r7, #12]
 8004906:	e002      	b.n	800490e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004908:	f7fe fa6a 	bl	8002de0 <HAL_RCC_GetPCLK1Freq>
 800490c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800490e:	68fa      	ldr	r2, [r7, #12]
 8004910:	4613      	mov	r3, r2
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	4413      	add	r3, r2
 8004916:	009a      	lsls	r2, r3, #2
 8004918:	441a      	add	r2, r3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	009b      	lsls	r3, r3, #2
 8004920:	fbb2 f3f3 	udiv	r3, r2, r3
 8004924:	4a22      	ldr	r2, [pc, #136]	; (80049b0 <UART_SetConfig+0x118>)
 8004926:	fba2 2303 	umull	r2, r3, r2, r3
 800492a:	095b      	lsrs	r3, r3, #5
 800492c:	0119      	lsls	r1, r3, #4
 800492e:	68fa      	ldr	r2, [r7, #12]
 8004930:	4613      	mov	r3, r2
 8004932:	009b      	lsls	r3, r3, #2
 8004934:	4413      	add	r3, r2
 8004936:	009a      	lsls	r2, r3, #2
 8004938:	441a      	add	r2, r3
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	fbb2 f2f3 	udiv	r2, r2, r3
 8004944:	4b1a      	ldr	r3, [pc, #104]	; (80049b0 <UART_SetConfig+0x118>)
 8004946:	fba3 0302 	umull	r0, r3, r3, r2
 800494a:	095b      	lsrs	r3, r3, #5
 800494c:	2064      	movs	r0, #100	; 0x64
 800494e:	fb00 f303 	mul.w	r3, r0, r3
 8004952:	1ad3      	subs	r3, r2, r3
 8004954:	011b      	lsls	r3, r3, #4
 8004956:	3332      	adds	r3, #50	; 0x32
 8004958:	4a15      	ldr	r2, [pc, #84]	; (80049b0 <UART_SetConfig+0x118>)
 800495a:	fba2 2303 	umull	r2, r3, r2, r3
 800495e:	095b      	lsrs	r3, r3, #5
 8004960:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004964:	4419      	add	r1, r3
 8004966:	68fa      	ldr	r2, [r7, #12]
 8004968:	4613      	mov	r3, r2
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	4413      	add	r3, r2
 800496e:	009a      	lsls	r2, r3, #2
 8004970:	441a      	add	r2, r3
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	fbb2 f2f3 	udiv	r2, r2, r3
 800497c:	4b0c      	ldr	r3, [pc, #48]	; (80049b0 <UART_SetConfig+0x118>)
 800497e:	fba3 0302 	umull	r0, r3, r3, r2
 8004982:	095b      	lsrs	r3, r3, #5
 8004984:	2064      	movs	r0, #100	; 0x64
 8004986:	fb00 f303 	mul.w	r3, r0, r3
 800498a:	1ad3      	subs	r3, r2, r3
 800498c:	011b      	lsls	r3, r3, #4
 800498e:	3332      	adds	r3, #50	; 0x32
 8004990:	4a07      	ldr	r2, [pc, #28]	; (80049b0 <UART_SetConfig+0x118>)
 8004992:	fba2 2303 	umull	r2, r3, r2, r3
 8004996:	095b      	lsrs	r3, r3, #5
 8004998:	f003 020f 	and.w	r2, r3, #15
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	440a      	add	r2, r1
 80049a2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80049a4:	bf00      	nop
 80049a6:	3710      	adds	r7, #16
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	40013800 	.word	0x40013800
 80049b0:	51eb851f 	.word	0x51eb851f

080049b4 <__cvt>:
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049ba:	461f      	mov	r7, r3
 80049bc:	bfbb      	ittet	lt
 80049be:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80049c2:	461f      	movlt	r7, r3
 80049c4:	2300      	movge	r3, #0
 80049c6:	232d      	movlt	r3, #45	; 0x2d
 80049c8:	b088      	sub	sp, #32
 80049ca:	4614      	mov	r4, r2
 80049cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80049ce:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80049d0:	7013      	strb	r3, [r2, #0]
 80049d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80049d4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80049d8:	f023 0820 	bic.w	r8, r3, #32
 80049dc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80049e0:	d005      	beq.n	80049ee <__cvt+0x3a>
 80049e2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80049e6:	d100      	bne.n	80049ea <__cvt+0x36>
 80049e8:	3501      	adds	r5, #1
 80049ea:	2302      	movs	r3, #2
 80049ec:	e000      	b.n	80049f0 <__cvt+0x3c>
 80049ee:	2303      	movs	r3, #3
 80049f0:	aa07      	add	r2, sp, #28
 80049f2:	9204      	str	r2, [sp, #16]
 80049f4:	aa06      	add	r2, sp, #24
 80049f6:	e9cd a202 	strd	sl, r2, [sp, #8]
 80049fa:	e9cd 3500 	strd	r3, r5, [sp]
 80049fe:	4622      	mov	r2, r4
 8004a00:	463b      	mov	r3, r7
 8004a02:	f000 fea5 	bl	8005750 <_dtoa_r>
 8004a06:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004a0a:	4606      	mov	r6, r0
 8004a0c:	d102      	bne.n	8004a14 <__cvt+0x60>
 8004a0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004a10:	07db      	lsls	r3, r3, #31
 8004a12:	d522      	bpl.n	8004a5a <__cvt+0xa6>
 8004a14:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004a18:	eb06 0905 	add.w	r9, r6, r5
 8004a1c:	d110      	bne.n	8004a40 <__cvt+0x8c>
 8004a1e:	7833      	ldrb	r3, [r6, #0]
 8004a20:	2b30      	cmp	r3, #48	; 0x30
 8004a22:	d10a      	bne.n	8004a3a <__cvt+0x86>
 8004a24:	2200      	movs	r2, #0
 8004a26:	2300      	movs	r3, #0
 8004a28:	4620      	mov	r0, r4
 8004a2a:	4639      	mov	r1, r7
 8004a2c:	f7fb ffc6 	bl	80009bc <__aeabi_dcmpeq>
 8004a30:	b918      	cbnz	r0, 8004a3a <__cvt+0x86>
 8004a32:	f1c5 0501 	rsb	r5, r5, #1
 8004a36:	f8ca 5000 	str.w	r5, [sl]
 8004a3a:	f8da 3000 	ldr.w	r3, [sl]
 8004a3e:	4499      	add	r9, r3
 8004a40:	2200      	movs	r2, #0
 8004a42:	2300      	movs	r3, #0
 8004a44:	4620      	mov	r0, r4
 8004a46:	4639      	mov	r1, r7
 8004a48:	f7fb ffb8 	bl	80009bc <__aeabi_dcmpeq>
 8004a4c:	b108      	cbz	r0, 8004a52 <__cvt+0x9e>
 8004a4e:	f8cd 901c 	str.w	r9, [sp, #28]
 8004a52:	2230      	movs	r2, #48	; 0x30
 8004a54:	9b07      	ldr	r3, [sp, #28]
 8004a56:	454b      	cmp	r3, r9
 8004a58:	d307      	bcc.n	8004a6a <__cvt+0xb6>
 8004a5a:	4630      	mov	r0, r6
 8004a5c:	9b07      	ldr	r3, [sp, #28]
 8004a5e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004a60:	1b9b      	subs	r3, r3, r6
 8004a62:	6013      	str	r3, [r2, #0]
 8004a64:	b008      	add	sp, #32
 8004a66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a6a:	1c59      	adds	r1, r3, #1
 8004a6c:	9107      	str	r1, [sp, #28]
 8004a6e:	701a      	strb	r2, [r3, #0]
 8004a70:	e7f0      	b.n	8004a54 <__cvt+0xa0>

08004a72 <__exponent>:
 8004a72:	4603      	mov	r3, r0
 8004a74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a76:	2900      	cmp	r1, #0
 8004a78:	f803 2b02 	strb.w	r2, [r3], #2
 8004a7c:	bfb6      	itet	lt
 8004a7e:	222d      	movlt	r2, #45	; 0x2d
 8004a80:	222b      	movge	r2, #43	; 0x2b
 8004a82:	4249      	neglt	r1, r1
 8004a84:	2909      	cmp	r1, #9
 8004a86:	7042      	strb	r2, [r0, #1]
 8004a88:	dd2a      	ble.n	8004ae0 <__exponent+0x6e>
 8004a8a:	f10d 0207 	add.w	r2, sp, #7
 8004a8e:	4617      	mov	r7, r2
 8004a90:	260a      	movs	r6, #10
 8004a92:	fb91 f5f6 	sdiv	r5, r1, r6
 8004a96:	4694      	mov	ip, r2
 8004a98:	fb06 1415 	mls	r4, r6, r5, r1
 8004a9c:	3430      	adds	r4, #48	; 0x30
 8004a9e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004aa2:	460c      	mov	r4, r1
 8004aa4:	2c63      	cmp	r4, #99	; 0x63
 8004aa6:	4629      	mov	r1, r5
 8004aa8:	f102 32ff 	add.w	r2, r2, #4294967295
 8004aac:	dcf1      	bgt.n	8004a92 <__exponent+0x20>
 8004aae:	3130      	adds	r1, #48	; 0x30
 8004ab0:	f1ac 0402 	sub.w	r4, ip, #2
 8004ab4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004ab8:	4622      	mov	r2, r4
 8004aba:	1c41      	adds	r1, r0, #1
 8004abc:	42ba      	cmp	r2, r7
 8004abe:	d30a      	bcc.n	8004ad6 <__exponent+0x64>
 8004ac0:	f10d 0209 	add.w	r2, sp, #9
 8004ac4:	eba2 020c 	sub.w	r2, r2, ip
 8004ac8:	42bc      	cmp	r4, r7
 8004aca:	bf88      	it	hi
 8004acc:	2200      	movhi	r2, #0
 8004ace:	4413      	add	r3, r2
 8004ad0:	1a18      	subs	r0, r3, r0
 8004ad2:	b003      	add	sp, #12
 8004ad4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ad6:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004ada:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004ade:	e7ed      	b.n	8004abc <__exponent+0x4a>
 8004ae0:	2330      	movs	r3, #48	; 0x30
 8004ae2:	3130      	adds	r1, #48	; 0x30
 8004ae4:	7083      	strb	r3, [r0, #2]
 8004ae6:	70c1      	strb	r1, [r0, #3]
 8004ae8:	1d03      	adds	r3, r0, #4
 8004aea:	e7f1      	b.n	8004ad0 <__exponent+0x5e>

08004aec <_printf_float>:
 8004aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004af0:	b091      	sub	sp, #68	; 0x44
 8004af2:	460c      	mov	r4, r1
 8004af4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004af8:	4616      	mov	r6, r2
 8004afa:	461f      	mov	r7, r3
 8004afc:	4605      	mov	r5, r0
 8004afe:	f000 fd19 	bl	8005534 <_localeconv_r>
 8004b02:	6803      	ldr	r3, [r0, #0]
 8004b04:	4618      	mov	r0, r3
 8004b06:	9309      	str	r3, [sp, #36]	; 0x24
 8004b08:	f7fb fb2c 	bl	8000164 <strlen>
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	930e      	str	r3, [sp, #56]	; 0x38
 8004b10:	f8d8 3000 	ldr.w	r3, [r8]
 8004b14:	900a      	str	r0, [sp, #40]	; 0x28
 8004b16:	3307      	adds	r3, #7
 8004b18:	f023 0307 	bic.w	r3, r3, #7
 8004b1c:	f103 0208 	add.w	r2, r3, #8
 8004b20:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004b24:	f8d4 b000 	ldr.w	fp, [r4]
 8004b28:	f8c8 2000 	str.w	r2, [r8]
 8004b2c:	e9d3 a800 	ldrd	sl, r8, [r3]
 8004b30:	4652      	mov	r2, sl
 8004b32:	4643      	mov	r3, r8
 8004b34:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004b38:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8004b3c:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b3e:	f04f 32ff 	mov.w	r2, #4294967295
 8004b42:	4650      	mov	r0, sl
 8004b44:	4b9c      	ldr	r3, [pc, #624]	; (8004db8 <_printf_float+0x2cc>)
 8004b46:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004b48:	f7fb ff6a 	bl	8000a20 <__aeabi_dcmpun>
 8004b4c:	bb70      	cbnz	r0, 8004bac <_printf_float+0xc0>
 8004b4e:	f04f 32ff 	mov.w	r2, #4294967295
 8004b52:	4650      	mov	r0, sl
 8004b54:	4b98      	ldr	r3, [pc, #608]	; (8004db8 <_printf_float+0x2cc>)
 8004b56:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004b58:	f7fb ff44 	bl	80009e4 <__aeabi_dcmple>
 8004b5c:	bb30      	cbnz	r0, 8004bac <_printf_float+0xc0>
 8004b5e:	2200      	movs	r2, #0
 8004b60:	2300      	movs	r3, #0
 8004b62:	4650      	mov	r0, sl
 8004b64:	4641      	mov	r1, r8
 8004b66:	f7fb ff33 	bl	80009d0 <__aeabi_dcmplt>
 8004b6a:	b110      	cbz	r0, 8004b72 <_printf_float+0x86>
 8004b6c:	232d      	movs	r3, #45	; 0x2d
 8004b6e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b72:	4a92      	ldr	r2, [pc, #584]	; (8004dbc <_printf_float+0x2d0>)
 8004b74:	4b92      	ldr	r3, [pc, #584]	; (8004dc0 <_printf_float+0x2d4>)
 8004b76:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004b7a:	bf94      	ite	ls
 8004b7c:	4690      	movls	r8, r2
 8004b7e:	4698      	movhi	r8, r3
 8004b80:	2303      	movs	r3, #3
 8004b82:	f04f 0a00 	mov.w	sl, #0
 8004b86:	6123      	str	r3, [r4, #16]
 8004b88:	f02b 0304 	bic.w	r3, fp, #4
 8004b8c:	6023      	str	r3, [r4, #0]
 8004b8e:	4633      	mov	r3, r6
 8004b90:	4621      	mov	r1, r4
 8004b92:	4628      	mov	r0, r5
 8004b94:	9700      	str	r7, [sp, #0]
 8004b96:	aa0f      	add	r2, sp, #60	; 0x3c
 8004b98:	f000 f9d6 	bl	8004f48 <_printf_common>
 8004b9c:	3001      	adds	r0, #1
 8004b9e:	f040 8090 	bne.w	8004cc2 <_printf_float+0x1d6>
 8004ba2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ba6:	b011      	add	sp, #68	; 0x44
 8004ba8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bac:	4652      	mov	r2, sl
 8004bae:	4643      	mov	r3, r8
 8004bb0:	4650      	mov	r0, sl
 8004bb2:	4641      	mov	r1, r8
 8004bb4:	f7fb ff34 	bl	8000a20 <__aeabi_dcmpun>
 8004bb8:	b148      	cbz	r0, 8004bce <_printf_float+0xe2>
 8004bba:	f1b8 0f00 	cmp.w	r8, #0
 8004bbe:	bfb8      	it	lt
 8004bc0:	232d      	movlt	r3, #45	; 0x2d
 8004bc2:	4a80      	ldr	r2, [pc, #512]	; (8004dc4 <_printf_float+0x2d8>)
 8004bc4:	bfb8      	it	lt
 8004bc6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004bca:	4b7f      	ldr	r3, [pc, #508]	; (8004dc8 <_printf_float+0x2dc>)
 8004bcc:	e7d3      	b.n	8004b76 <_printf_float+0x8a>
 8004bce:	6863      	ldr	r3, [r4, #4]
 8004bd0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004bd4:	1c5a      	adds	r2, r3, #1
 8004bd6:	d142      	bne.n	8004c5e <_printf_float+0x172>
 8004bd8:	2306      	movs	r3, #6
 8004bda:	6063      	str	r3, [r4, #4]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	9206      	str	r2, [sp, #24]
 8004be0:	aa0e      	add	r2, sp, #56	; 0x38
 8004be2:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8004be6:	aa0d      	add	r2, sp, #52	; 0x34
 8004be8:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004bec:	9203      	str	r2, [sp, #12]
 8004bee:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004bf2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004bf6:	6023      	str	r3, [r4, #0]
 8004bf8:	6863      	ldr	r3, [r4, #4]
 8004bfa:	4652      	mov	r2, sl
 8004bfc:	9300      	str	r3, [sp, #0]
 8004bfe:	4628      	mov	r0, r5
 8004c00:	4643      	mov	r3, r8
 8004c02:	910b      	str	r1, [sp, #44]	; 0x2c
 8004c04:	f7ff fed6 	bl	80049b4 <__cvt>
 8004c08:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004c0a:	4680      	mov	r8, r0
 8004c0c:	2947      	cmp	r1, #71	; 0x47
 8004c0e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004c10:	d108      	bne.n	8004c24 <_printf_float+0x138>
 8004c12:	1cc8      	adds	r0, r1, #3
 8004c14:	db02      	blt.n	8004c1c <_printf_float+0x130>
 8004c16:	6863      	ldr	r3, [r4, #4]
 8004c18:	4299      	cmp	r1, r3
 8004c1a:	dd40      	ble.n	8004c9e <_printf_float+0x1b2>
 8004c1c:	f1a9 0902 	sub.w	r9, r9, #2
 8004c20:	fa5f f989 	uxtb.w	r9, r9
 8004c24:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004c28:	d81f      	bhi.n	8004c6a <_printf_float+0x17e>
 8004c2a:	464a      	mov	r2, r9
 8004c2c:	3901      	subs	r1, #1
 8004c2e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004c32:	910d      	str	r1, [sp, #52]	; 0x34
 8004c34:	f7ff ff1d 	bl	8004a72 <__exponent>
 8004c38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004c3a:	4682      	mov	sl, r0
 8004c3c:	1813      	adds	r3, r2, r0
 8004c3e:	2a01      	cmp	r2, #1
 8004c40:	6123      	str	r3, [r4, #16]
 8004c42:	dc02      	bgt.n	8004c4a <_printf_float+0x15e>
 8004c44:	6822      	ldr	r2, [r4, #0]
 8004c46:	07d2      	lsls	r2, r2, #31
 8004c48:	d501      	bpl.n	8004c4e <_printf_float+0x162>
 8004c4a:	3301      	adds	r3, #1
 8004c4c:	6123      	str	r3, [r4, #16]
 8004c4e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d09b      	beq.n	8004b8e <_printf_float+0xa2>
 8004c56:	232d      	movs	r3, #45	; 0x2d
 8004c58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c5c:	e797      	b.n	8004b8e <_printf_float+0xa2>
 8004c5e:	2947      	cmp	r1, #71	; 0x47
 8004c60:	d1bc      	bne.n	8004bdc <_printf_float+0xf0>
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d1ba      	bne.n	8004bdc <_printf_float+0xf0>
 8004c66:	2301      	movs	r3, #1
 8004c68:	e7b7      	b.n	8004bda <_printf_float+0xee>
 8004c6a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004c6e:	d118      	bne.n	8004ca2 <_printf_float+0x1b6>
 8004c70:	2900      	cmp	r1, #0
 8004c72:	6863      	ldr	r3, [r4, #4]
 8004c74:	dd0b      	ble.n	8004c8e <_printf_float+0x1a2>
 8004c76:	6121      	str	r1, [r4, #16]
 8004c78:	b913      	cbnz	r3, 8004c80 <_printf_float+0x194>
 8004c7a:	6822      	ldr	r2, [r4, #0]
 8004c7c:	07d0      	lsls	r0, r2, #31
 8004c7e:	d502      	bpl.n	8004c86 <_printf_float+0x19a>
 8004c80:	3301      	adds	r3, #1
 8004c82:	440b      	add	r3, r1
 8004c84:	6123      	str	r3, [r4, #16]
 8004c86:	f04f 0a00 	mov.w	sl, #0
 8004c8a:	65a1      	str	r1, [r4, #88]	; 0x58
 8004c8c:	e7df      	b.n	8004c4e <_printf_float+0x162>
 8004c8e:	b913      	cbnz	r3, 8004c96 <_printf_float+0x1aa>
 8004c90:	6822      	ldr	r2, [r4, #0]
 8004c92:	07d2      	lsls	r2, r2, #31
 8004c94:	d501      	bpl.n	8004c9a <_printf_float+0x1ae>
 8004c96:	3302      	adds	r3, #2
 8004c98:	e7f4      	b.n	8004c84 <_printf_float+0x198>
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e7f2      	b.n	8004c84 <_printf_float+0x198>
 8004c9e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004ca2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004ca4:	4299      	cmp	r1, r3
 8004ca6:	db05      	blt.n	8004cb4 <_printf_float+0x1c8>
 8004ca8:	6823      	ldr	r3, [r4, #0]
 8004caa:	6121      	str	r1, [r4, #16]
 8004cac:	07d8      	lsls	r0, r3, #31
 8004cae:	d5ea      	bpl.n	8004c86 <_printf_float+0x19a>
 8004cb0:	1c4b      	adds	r3, r1, #1
 8004cb2:	e7e7      	b.n	8004c84 <_printf_float+0x198>
 8004cb4:	2900      	cmp	r1, #0
 8004cb6:	bfcc      	ite	gt
 8004cb8:	2201      	movgt	r2, #1
 8004cba:	f1c1 0202 	rsble	r2, r1, #2
 8004cbe:	4413      	add	r3, r2
 8004cc0:	e7e0      	b.n	8004c84 <_printf_float+0x198>
 8004cc2:	6823      	ldr	r3, [r4, #0]
 8004cc4:	055a      	lsls	r2, r3, #21
 8004cc6:	d407      	bmi.n	8004cd8 <_printf_float+0x1ec>
 8004cc8:	6923      	ldr	r3, [r4, #16]
 8004cca:	4642      	mov	r2, r8
 8004ccc:	4631      	mov	r1, r6
 8004cce:	4628      	mov	r0, r5
 8004cd0:	47b8      	blx	r7
 8004cd2:	3001      	adds	r0, #1
 8004cd4:	d12b      	bne.n	8004d2e <_printf_float+0x242>
 8004cd6:	e764      	b.n	8004ba2 <_printf_float+0xb6>
 8004cd8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004cdc:	f240 80dd 	bls.w	8004e9a <_printf_float+0x3ae>
 8004ce0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	f7fb fe68 	bl	80009bc <__aeabi_dcmpeq>
 8004cec:	2800      	cmp	r0, #0
 8004cee:	d033      	beq.n	8004d58 <_printf_float+0x26c>
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	4631      	mov	r1, r6
 8004cf4:	4628      	mov	r0, r5
 8004cf6:	4a35      	ldr	r2, [pc, #212]	; (8004dcc <_printf_float+0x2e0>)
 8004cf8:	47b8      	blx	r7
 8004cfa:	3001      	adds	r0, #1
 8004cfc:	f43f af51 	beq.w	8004ba2 <_printf_float+0xb6>
 8004d00:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004d04:	429a      	cmp	r2, r3
 8004d06:	db02      	blt.n	8004d0e <_printf_float+0x222>
 8004d08:	6823      	ldr	r3, [r4, #0]
 8004d0a:	07d8      	lsls	r0, r3, #31
 8004d0c:	d50f      	bpl.n	8004d2e <_printf_float+0x242>
 8004d0e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004d12:	4631      	mov	r1, r6
 8004d14:	4628      	mov	r0, r5
 8004d16:	47b8      	blx	r7
 8004d18:	3001      	adds	r0, #1
 8004d1a:	f43f af42 	beq.w	8004ba2 <_printf_float+0xb6>
 8004d1e:	f04f 0800 	mov.w	r8, #0
 8004d22:	f104 091a 	add.w	r9, r4, #26
 8004d26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d28:	3b01      	subs	r3, #1
 8004d2a:	4543      	cmp	r3, r8
 8004d2c:	dc09      	bgt.n	8004d42 <_printf_float+0x256>
 8004d2e:	6823      	ldr	r3, [r4, #0]
 8004d30:	079b      	lsls	r3, r3, #30
 8004d32:	f100 8104 	bmi.w	8004f3e <_printf_float+0x452>
 8004d36:	68e0      	ldr	r0, [r4, #12]
 8004d38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004d3a:	4298      	cmp	r0, r3
 8004d3c:	bfb8      	it	lt
 8004d3e:	4618      	movlt	r0, r3
 8004d40:	e731      	b.n	8004ba6 <_printf_float+0xba>
 8004d42:	2301      	movs	r3, #1
 8004d44:	464a      	mov	r2, r9
 8004d46:	4631      	mov	r1, r6
 8004d48:	4628      	mov	r0, r5
 8004d4a:	47b8      	blx	r7
 8004d4c:	3001      	adds	r0, #1
 8004d4e:	f43f af28 	beq.w	8004ba2 <_printf_float+0xb6>
 8004d52:	f108 0801 	add.w	r8, r8, #1
 8004d56:	e7e6      	b.n	8004d26 <_printf_float+0x23a>
 8004d58:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	dc38      	bgt.n	8004dd0 <_printf_float+0x2e4>
 8004d5e:	2301      	movs	r3, #1
 8004d60:	4631      	mov	r1, r6
 8004d62:	4628      	mov	r0, r5
 8004d64:	4a19      	ldr	r2, [pc, #100]	; (8004dcc <_printf_float+0x2e0>)
 8004d66:	47b8      	blx	r7
 8004d68:	3001      	adds	r0, #1
 8004d6a:	f43f af1a 	beq.w	8004ba2 <_printf_float+0xb6>
 8004d6e:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004d72:	4313      	orrs	r3, r2
 8004d74:	d102      	bne.n	8004d7c <_printf_float+0x290>
 8004d76:	6823      	ldr	r3, [r4, #0]
 8004d78:	07d9      	lsls	r1, r3, #31
 8004d7a:	d5d8      	bpl.n	8004d2e <_printf_float+0x242>
 8004d7c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004d80:	4631      	mov	r1, r6
 8004d82:	4628      	mov	r0, r5
 8004d84:	47b8      	blx	r7
 8004d86:	3001      	adds	r0, #1
 8004d88:	f43f af0b 	beq.w	8004ba2 <_printf_float+0xb6>
 8004d8c:	f04f 0900 	mov.w	r9, #0
 8004d90:	f104 0a1a 	add.w	sl, r4, #26
 8004d94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004d96:	425b      	negs	r3, r3
 8004d98:	454b      	cmp	r3, r9
 8004d9a:	dc01      	bgt.n	8004da0 <_printf_float+0x2b4>
 8004d9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d9e:	e794      	b.n	8004cca <_printf_float+0x1de>
 8004da0:	2301      	movs	r3, #1
 8004da2:	4652      	mov	r2, sl
 8004da4:	4631      	mov	r1, r6
 8004da6:	4628      	mov	r0, r5
 8004da8:	47b8      	blx	r7
 8004daa:	3001      	adds	r0, #1
 8004dac:	f43f aef9 	beq.w	8004ba2 <_printf_float+0xb6>
 8004db0:	f109 0901 	add.w	r9, r9, #1
 8004db4:	e7ee      	b.n	8004d94 <_printf_float+0x2a8>
 8004db6:	bf00      	nop
 8004db8:	7fefffff 	.word	0x7fefffff
 8004dbc:	080077b6 	.word	0x080077b6
 8004dc0:	080077ba 	.word	0x080077ba
 8004dc4:	080077be 	.word	0x080077be
 8004dc8:	080077c2 	.word	0x080077c2
 8004dcc:	080077c6 	.word	0x080077c6
 8004dd0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004dd2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	bfa8      	it	ge
 8004dd8:	461a      	movge	r2, r3
 8004dda:	2a00      	cmp	r2, #0
 8004ddc:	4691      	mov	r9, r2
 8004dde:	dc37      	bgt.n	8004e50 <_printf_float+0x364>
 8004de0:	f04f 0b00 	mov.w	fp, #0
 8004de4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004de8:	f104 021a 	add.w	r2, r4, #26
 8004dec:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004df0:	ebaa 0309 	sub.w	r3, sl, r9
 8004df4:	455b      	cmp	r3, fp
 8004df6:	dc33      	bgt.n	8004e60 <_printf_float+0x374>
 8004df8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	db3b      	blt.n	8004e78 <_printf_float+0x38c>
 8004e00:	6823      	ldr	r3, [r4, #0]
 8004e02:	07da      	lsls	r2, r3, #31
 8004e04:	d438      	bmi.n	8004e78 <_printf_float+0x38c>
 8004e06:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004e0a:	eba2 0903 	sub.w	r9, r2, r3
 8004e0e:	eba2 020a 	sub.w	r2, r2, sl
 8004e12:	4591      	cmp	r9, r2
 8004e14:	bfa8      	it	ge
 8004e16:	4691      	movge	r9, r2
 8004e18:	f1b9 0f00 	cmp.w	r9, #0
 8004e1c:	dc34      	bgt.n	8004e88 <_printf_float+0x39c>
 8004e1e:	f04f 0800 	mov.w	r8, #0
 8004e22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004e26:	f104 0a1a 	add.w	sl, r4, #26
 8004e2a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004e2e:	1a9b      	subs	r3, r3, r2
 8004e30:	eba3 0309 	sub.w	r3, r3, r9
 8004e34:	4543      	cmp	r3, r8
 8004e36:	f77f af7a 	ble.w	8004d2e <_printf_float+0x242>
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	4652      	mov	r2, sl
 8004e3e:	4631      	mov	r1, r6
 8004e40:	4628      	mov	r0, r5
 8004e42:	47b8      	blx	r7
 8004e44:	3001      	adds	r0, #1
 8004e46:	f43f aeac 	beq.w	8004ba2 <_printf_float+0xb6>
 8004e4a:	f108 0801 	add.w	r8, r8, #1
 8004e4e:	e7ec      	b.n	8004e2a <_printf_float+0x33e>
 8004e50:	4613      	mov	r3, r2
 8004e52:	4631      	mov	r1, r6
 8004e54:	4642      	mov	r2, r8
 8004e56:	4628      	mov	r0, r5
 8004e58:	47b8      	blx	r7
 8004e5a:	3001      	adds	r0, #1
 8004e5c:	d1c0      	bne.n	8004de0 <_printf_float+0x2f4>
 8004e5e:	e6a0      	b.n	8004ba2 <_printf_float+0xb6>
 8004e60:	2301      	movs	r3, #1
 8004e62:	4631      	mov	r1, r6
 8004e64:	4628      	mov	r0, r5
 8004e66:	920b      	str	r2, [sp, #44]	; 0x2c
 8004e68:	47b8      	blx	r7
 8004e6a:	3001      	adds	r0, #1
 8004e6c:	f43f ae99 	beq.w	8004ba2 <_printf_float+0xb6>
 8004e70:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004e72:	f10b 0b01 	add.w	fp, fp, #1
 8004e76:	e7b9      	b.n	8004dec <_printf_float+0x300>
 8004e78:	4631      	mov	r1, r6
 8004e7a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004e7e:	4628      	mov	r0, r5
 8004e80:	47b8      	blx	r7
 8004e82:	3001      	adds	r0, #1
 8004e84:	d1bf      	bne.n	8004e06 <_printf_float+0x31a>
 8004e86:	e68c      	b.n	8004ba2 <_printf_float+0xb6>
 8004e88:	464b      	mov	r3, r9
 8004e8a:	4631      	mov	r1, r6
 8004e8c:	4628      	mov	r0, r5
 8004e8e:	eb08 020a 	add.w	r2, r8, sl
 8004e92:	47b8      	blx	r7
 8004e94:	3001      	adds	r0, #1
 8004e96:	d1c2      	bne.n	8004e1e <_printf_float+0x332>
 8004e98:	e683      	b.n	8004ba2 <_printf_float+0xb6>
 8004e9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004e9c:	2a01      	cmp	r2, #1
 8004e9e:	dc01      	bgt.n	8004ea4 <_printf_float+0x3b8>
 8004ea0:	07db      	lsls	r3, r3, #31
 8004ea2:	d539      	bpl.n	8004f18 <_printf_float+0x42c>
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	4642      	mov	r2, r8
 8004ea8:	4631      	mov	r1, r6
 8004eaa:	4628      	mov	r0, r5
 8004eac:	47b8      	blx	r7
 8004eae:	3001      	adds	r0, #1
 8004eb0:	f43f ae77 	beq.w	8004ba2 <_printf_float+0xb6>
 8004eb4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004eb8:	4631      	mov	r1, r6
 8004eba:	4628      	mov	r0, r5
 8004ebc:	47b8      	blx	r7
 8004ebe:	3001      	adds	r0, #1
 8004ec0:	f43f ae6f 	beq.w	8004ba2 <_printf_float+0xb6>
 8004ec4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004ec8:	2200      	movs	r2, #0
 8004eca:	2300      	movs	r3, #0
 8004ecc:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8004ed0:	f7fb fd74 	bl	80009bc <__aeabi_dcmpeq>
 8004ed4:	b9d8      	cbnz	r0, 8004f0e <_printf_float+0x422>
 8004ed6:	f109 33ff 	add.w	r3, r9, #4294967295
 8004eda:	f108 0201 	add.w	r2, r8, #1
 8004ede:	4631      	mov	r1, r6
 8004ee0:	4628      	mov	r0, r5
 8004ee2:	47b8      	blx	r7
 8004ee4:	3001      	adds	r0, #1
 8004ee6:	d10e      	bne.n	8004f06 <_printf_float+0x41a>
 8004ee8:	e65b      	b.n	8004ba2 <_printf_float+0xb6>
 8004eea:	2301      	movs	r3, #1
 8004eec:	464a      	mov	r2, r9
 8004eee:	4631      	mov	r1, r6
 8004ef0:	4628      	mov	r0, r5
 8004ef2:	47b8      	blx	r7
 8004ef4:	3001      	adds	r0, #1
 8004ef6:	f43f ae54 	beq.w	8004ba2 <_printf_float+0xb6>
 8004efa:	f108 0801 	add.w	r8, r8, #1
 8004efe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004f00:	3b01      	subs	r3, #1
 8004f02:	4543      	cmp	r3, r8
 8004f04:	dcf1      	bgt.n	8004eea <_printf_float+0x3fe>
 8004f06:	4653      	mov	r3, sl
 8004f08:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004f0c:	e6de      	b.n	8004ccc <_printf_float+0x1e0>
 8004f0e:	f04f 0800 	mov.w	r8, #0
 8004f12:	f104 091a 	add.w	r9, r4, #26
 8004f16:	e7f2      	b.n	8004efe <_printf_float+0x412>
 8004f18:	2301      	movs	r3, #1
 8004f1a:	4642      	mov	r2, r8
 8004f1c:	e7df      	b.n	8004ede <_printf_float+0x3f2>
 8004f1e:	2301      	movs	r3, #1
 8004f20:	464a      	mov	r2, r9
 8004f22:	4631      	mov	r1, r6
 8004f24:	4628      	mov	r0, r5
 8004f26:	47b8      	blx	r7
 8004f28:	3001      	adds	r0, #1
 8004f2a:	f43f ae3a 	beq.w	8004ba2 <_printf_float+0xb6>
 8004f2e:	f108 0801 	add.w	r8, r8, #1
 8004f32:	68e3      	ldr	r3, [r4, #12]
 8004f34:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004f36:	1a5b      	subs	r3, r3, r1
 8004f38:	4543      	cmp	r3, r8
 8004f3a:	dcf0      	bgt.n	8004f1e <_printf_float+0x432>
 8004f3c:	e6fb      	b.n	8004d36 <_printf_float+0x24a>
 8004f3e:	f04f 0800 	mov.w	r8, #0
 8004f42:	f104 0919 	add.w	r9, r4, #25
 8004f46:	e7f4      	b.n	8004f32 <_printf_float+0x446>

08004f48 <_printf_common>:
 8004f48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f4c:	4616      	mov	r6, r2
 8004f4e:	4699      	mov	r9, r3
 8004f50:	688a      	ldr	r2, [r1, #8]
 8004f52:	690b      	ldr	r3, [r1, #16]
 8004f54:	4607      	mov	r7, r0
 8004f56:	4293      	cmp	r3, r2
 8004f58:	bfb8      	it	lt
 8004f5a:	4613      	movlt	r3, r2
 8004f5c:	6033      	str	r3, [r6, #0]
 8004f5e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004f62:	460c      	mov	r4, r1
 8004f64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004f68:	b10a      	cbz	r2, 8004f6e <_printf_common+0x26>
 8004f6a:	3301      	adds	r3, #1
 8004f6c:	6033      	str	r3, [r6, #0]
 8004f6e:	6823      	ldr	r3, [r4, #0]
 8004f70:	0699      	lsls	r1, r3, #26
 8004f72:	bf42      	ittt	mi
 8004f74:	6833      	ldrmi	r3, [r6, #0]
 8004f76:	3302      	addmi	r3, #2
 8004f78:	6033      	strmi	r3, [r6, #0]
 8004f7a:	6825      	ldr	r5, [r4, #0]
 8004f7c:	f015 0506 	ands.w	r5, r5, #6
 8004f80:	d106      	bne.n	8004f90 <_printf_common+0x48>
 8004f82:	f104 0a19 	add.w	sl, r4, #25
 8004f86:	68e3      	ldr	r3, [r4, #12]
 8004f88:	6832      	ldr	r2, [r6, #0]
 8004f8a:	1a9b      	subs	r3, r3, r2
 8004f8c:	42ab      	cmp	r3, r5
 8004f8e:	dc2b      	bgt.n	8004fe8 <_printf_common+0xa0>
 8004f90:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004f94:	1e13      	subs	r3, r2, #0
 8004f96:	6822      	ldr	r2, [r4, #0]
 8004f98:	bf18      	it	ne
 8004f9a:	2301      	movne	r3, #1
 8004f9c:	0692      	lsls	r2, r2, #26
 8004f9e:	d430      	bmi.n	8005002 <_printf_common+0xba>
 8004fa0:	4649      	mov	r1, r9
 8004fa2:	4638      	mov	r0, r7
 8004fa4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004fa8:	47c0      	blx	r8
 8004faa:	3001      	adds	r0, #1
 8004fac:	d023      	beq.n	8004ff6 <_printf_common+0xae>
 8004fae:	6823      	ldr	r3, [r4, #0]
 8004fb0:	6922      	ldr	r2, [r4, #16]
 8004fb2:	f003 0306 	and.w	r3, r3, #6
 8004fb6:	2b04      	cmp	r3, #4
 8004fb8:	bf14      	ite	ne
 8004fba:	2500      	movne	r5, #0
 8004fbc:	6833      	ldreq	r3, [r6, #0]
 8004fbe:	f04f 0600 	mov.w	r6, #0
 8004fc2:	bf08      	it	eq
 8004fc4:	68e5      	ldreq	r5, [r4, #12]
 8004fc6:	f104 041a 	add.w	r4, r4, #26
 8004fca:	bf08      	it	eq
 8004fcc:	1aed      	subeq	r5, r5, r3
 8004fce:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004fd2:	bf08      	it	eq
 8004fd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	bfc4      	itt	gt
 8004fdc:	1a9b      	subgt	r3, r3, r2
 8004fde:	18ed      	addgt	r5, r5, r3
 8004fe0:	42b5      	cmp	r5, r6
 8004fe2:	d11a      	bne.n	800501a <_printf_common+0xd2>
 8004fe4:	2000      	movs	r0, #0
 8004fe6:	e008      	b.n	8004ffa <_printf_common+0xb2>
 8004fe8:	2301      	movs	r3, #1
 8004fea:	4652      	mov	r2, sl
 8004fec:	4649      	mov	r1, r9
 8004fee:	4638      	mov	r0, r7
 8004ff0:	47c0      	blx	r8
 8004ff2:	3001      	adds	r0, #1
 8004ff4:	d103      	bne.n	8004ffe <_printf_common+0xb6>
 8004ff6:	f04f 30ff 	mov.w	r0, #4294967295
 8004ffa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ffe:	3501      	adds	r5, #1
 8005000:	e7c1      	b.n	8004f86 <_printf_common+0x3e>
 8005002:	2030      	movs	r0, #48	; 0x30
 8005004:	18e1      	adds	r1, r4, r3
 8005006:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800500a:	1c5a      	adds	r2, r3, #1
 800500c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005010:	4422      	add	r2, r4
 8005012:	3302      	adds	r3, #2
 8005014:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005018:	e7c2      	b.n	8004fa0 <_printf_common+0x58>
 800501a:	2301      	movs	r3, #1
 800501c:	4622      	mov	r2, r4
 800501e:	4649      	mov	r1, r9
 8005020:	4638      	mov	r0, r7
 8005022:	47c0      	blx	r8
 8005024:	3001      	adds	r0, #1
 8005026:	d0e6      	beq.n	8004ff6 <_printf_common+0xae>
 8005028:	3601      	adds	r6, #1
 800502a:	e7d9      	b.n	8004fe0 <_printf_common+0x98>

0800502c <_printf_i>:
 800502c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005030:	7e0f      	ldrb	r7, [r1, #24]
 8005032:	4691      	mov	r9, r2
 8005034:	2f78      	cmp	r7, #120	; 0x78
 8005036:	4680      	mov	r8, r0
 8005038:	460c      	mov	r4, r1
 800503a:	469a      	mov	sl, r3
 800503c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800503e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005042:	d807      	bhi.n	8005054 <_printf_i+0x28>
 8005044:	2f62      	cmp	r7, #98	; 0x62
 8005046:	d80a      	bhi.n	800505e <_printf_i+0x32>
 8005048:	2f00      	cmp	r7, #0
 800504a:	f000 80d5 	beq.w	80051f8 <_printf_i+0x1cc>
 800504e:	2f58      	cmp	r7, #88	; 0x58
 8005050:	f000 80c1 	beq.w	80051d6 <_printf_i+0x1aa>
 8005054:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005058:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800505c:	e03a      	b.n	80050d4 <_printf_i+0xa8>
 800505e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005062:	2b15      	cmp	r3, #21
 8005064:	d8f6      	bhi.n	8005054 <_printf_i+0x28>
 8005066:	a101      	add	r1, pc, #4	; (adr r1, 800506c <_printf_i+0x40>)
 8005068:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800506c:	080050c5 	.word	0x080050c5
 8005070:	080050d9 	.word	0x080050d9
 8005074:	08005055 	.word	0x08005055
 8005078:	08005055 	.word	0x08005055
 800507c:	08005055 	.word	0x08005055
 8005080:	08005055 	.word	0x08005055
 8005084:	080050d9 	.word	0x080050d9
 8005088:	08005055 	.word	0x08005055
 800508c:	08005055 	.word	0x08005055
 8005090:	08005055 	.word	0x08005055
 8005094:	08005055 	.word	0x08005055
 8005098:	080051df 	.word	0x080051df
 800509c:	08005105 	.word	0x08005105
 80050a0:	08005199 	.word	0x08005199
 80050a4:	08005055 	.word	0x08005055
 80050a8:	08005055 	.word	0x08005055
 80050ac:	08005201 	.word	0x08005201
 80050b0:	08005055 	.word	0x08005055
 80050b4:	08005105 	.word	0x08005105
 80050b8:	08005055 	.word	0x08005055
 80050bc:	08005055 	.word	0x08005055
 80050c0:	080051a1 	.word	0x080051a1
 80050c4:	682b      	ldr	r3, [r5, #0]
 80050c6:	1d1a      	adds	r2, r3, #4
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	602a      	str	r2, [r5, #0]
 80050cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80050d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80050d4:	2301      	movs	r3, #1
 80050d6:	e0a0      	b.n	800521a <_printf_i+0x1ee>
 80050d8:	6820      	ldr	r0, [r4, #0]
 80050da:	682b      	ldr	r3, [r5, #0]
 80050dc:	0607      	lsls	r7, r0, #24
 80050de:	f103 0104 	add.w	r1, r3, #4
 80050e2:	6029      	str	r1, [r5, #0]
 80050e4:	d501      	bpl.n	80050ea <_printf_i+0xbe>
 80050e6:	681e      	ldr	r6, [r3, #0]
 80050e8:	e003      	b.n	80050f2 <_printf_i+0xc6>
 80050ea:	0646      	lsls	r6, r0, #25
 80050ec:	d5fb      	bpl.n	80050e6 <_printf_i+0xba>
 80050ee:	f9b3 6000 	ldrsh.w	r6, [r3]
 80050f2:	2e00      	cmp	r6, #0
 80050f4:	da03      	bge.n	80050fe <_printf_i+0xd2>
 80050f6:	232d      	movs	r3, #45	; 0x2d
 80050f8:	4276      	negs	r6, r6
 80050fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050fe:	230a      	movs	r3, #10
 8005100:	4859      	ldr	r0, [pc, #356]	; (8005268 <_printf_i+0x23c>)
 8005102:	e012      	b.n	800512a <_printf_i+0xfe>
 8005104:	682b      	ldr	r3, [r5, #0]
 8005106:	6820      	ldr	r0, [r4, #0]
 8005108:	1d19      	adds	r1, r3, #4
 800510a:	6029      	str	r1, [r5, #0]
 800510c:	0605      	lsls	r5, r0, #24
 800510e:	d501      	bpl.n	8005114 <_printf_i+0xe8>
 8005110:	681e      	ldr	r6, [r3, #0]
 8005112:	e002      	b.n	800511a <_printf_i+0xee>
 8005114:	0641      	lsls	r1, r0, #25
 8005116:	d5fb      	bpl.n	8005110 <_printf_i+0xe4>
 8005118:	881e      	ldrh	r6, [r3, #0]
 800511a:	2f6f      	cmp	r7, #111	; 0x6f
 800511c:	bf0c      	ite	eq
 800511e:	2308      	moveq	r3, #8
 8005120:	230a      	movne	r3, #10
 8005122:	4851      	ldr	r0, [pc, #324]	; (8005268 <_printf_i+0x23c>)
 8005124:	2100      	movs	r1, #0
 8005126:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800512a:	6865      	ldr	r5, [r4, #4]
 800512c:	2d00      	cmp	r5, #0
 800512e:	bfa8      	it	ge
 8005130:	6821      	ldrge	r1, [r4, #0]
 8005132:	60a5      	str	r5, [r4, #8]
 8005134:	bfa4      	itt	ge
 8005136:	f021 0104 	bicge.w	r1, r1, #4
 800513a:	6021      	strge	r1, [r4, #0]
 800513c:	b90e      	cbnz	r6, 8005142 <_printf_i+0x116>
 800513e:	2d00      	cmp	r5, #0
 8005140:	d04b      	beq.n	80051da <_printf_i+0x1ae>
 8005142:	4615      	mov	r5, r2
 8005144:	fbb6 f1f3 	udiv	r1, r6, r3
 8005148:	fb03 6711 	mls	r7, r3, r1, r6
 800514c:	5dc7      	ldrb	r7, [r0, r7]
 800514e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005152:	4637      	mov	r7, r6
 8005154:	42bb      	cmp	r3, r7
 8005156:	460e      	mov	r6, r1
 8005158:	d9f4      	bls.n	8005144 <_printf_i+0x118>
 800515a:	2b08      	cmp	r3, #8
 800515c:	d10b      	bne.n	8005176 <_printf_i+0x14a>
 800515e:	6823      	ldr	r3, [r4, #0]
 8005160:	07de      	lsls	r6, r3, #31
 8005162:	d508      	bpl.n	8005176 <_printf_i+0x14a>
 8005164:	6923      	ldr	r3, [r4, #16]
 8005166:	6861      	ldr	r1, [r4, #4]
 8005168:	4299      	cmp	r1, r3
 800516a:	bfde      	ittt	le
 800516c:	2330      	movle	r3, #48	; 0x30
 800516e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005172:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005176:	1b52      	subs	r2, r2, r5
 8005178:	6122      	str	r2, [r4, #16]
 800517a:	464b      	mov	r3, r9
 800517c:	4621      	mov	r1, r4
 800517e:	4640      	mov	r0, r8
 8005180:	f8cd a000 	str.w	sl, [sp]
 8005184:	aa03      	add	r2, sp, #12
 8005186:	f7ff fedf 	bl	8004f48 <_printf_common>
 800518a:	3001      	adds	r0, #1
 800518c:	d14a      	bne.n	8005224 <_printf_i+0x1f8>
 800518e:	f04f 30ff 	mov.w	r0, #4294967295
 8005192:	b004      	add	sp, #16
 8005194:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005198:	6823      	ldr	r3, [r4, #0]
 800519a:	f043 0320 	orr.w	r3, r3, #32
 800519e:	6023      	str	r3, [r4, #0]
 80051a0:	2778      	movs	r7, #120	; 0x78
 80051a2:	4832      	ldr	r0, [pc, #200]	; (800526c <_printf_i+0x240>)
 80051a4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80051a8:	6823      	ldr	r3, [r4, #0]
 80051aa:	6829      	ldr	r1, [r5, #0]
 80051ac:	061f      	lsls	r7, r3, #24
 80051ae:	f851 6b04 	ldr.w	r6, [r1], #4
 80051b2:	d402      	bmi.n	80051ba <_printf_i+0x18e>
 80051b4:	065f      	lsls	r7, r3, #25
 80051b6:	bf48      	it	mi
 80051b8:	b2b6      	uxthmi	r6, r6
 80051ba:	07df      	lsls	r7, r3, #31
 80051bc:	bf48      	it	mi
 80051be:	f043 0320 	orrmi.w	r3, r3, #32
 80051c2:	6029      	str	r1, [r5, #0]
 80051c4:	bf48      	it	mi
 80051c6:	6023      	strmi	r3, [r4, #0]
 80051c8:	b91e      	cbnz	r6, 80051d2 <_printf_i+0x1a6>
 80051ca:	6823      	ldr	r3, [r4, #0]
 80051cc:	f023 0320 	bic.w	r3, r3, #32
 80051d0:	6023      	str	r3, [r4, #0]
 80051d2:	2310      	movs	r3, #16
 80051d4:	e7a6      	b.n	8005124 <_printf_i+0xf8>
 80051d6:	4824      	ldr	r0, [pc, #144]	; (8005268 <_printf_i+0x23c>)
 80051d8:	e7e4      	b.n	80051a4 <_printf_i+0x178>
 80051da:	4615      	mov	r5, r2
 80051dc:	e7bd      	b.n	800515a <_printf_i+0x12e>
 80051de:	682b      	ldr	r3, [r5, #0]
 80051e0:	6826      	ldr	r6, [r4, #0]
 80051e2:	1d18      	adds	r0, r3, #4
 80051e4:	6961      	ldr	r1, [r4, #20]
 80051e6:	6028      	str	r0, [r5, #0]
 80051e8:	0635      	lsls	r5, r6, #24
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	d501      	bpl.n	80051f2 <_printf_i+0x1c6>
 80051ee:	6019      	str	r1, [r3, #0]
 80051f0:	e002      	b.n	80051f8 <_printf_i+0x1cc>
 80051f2:	0670      	lsls	r0, r6, #25
 80051f4:	d5fb      	bpl.n	80051ee <_printf_i+0x1c2>
 80051f6:	8019      	strh	r1, [r3, #0]
 80051f8:	2300      	movs	r3, #0
 80051fa:	4615      	mov	r5, r2
 80051fc:	6123      	str	r3, [r4, #16]
 80051fe:	e7bc      	b.n	800517a <_printf_i+0x14e>
 8005200:	682b      	ldr	r3, [r5, #0]
 8005202:	2100      	movs	r1, #0
 8005204:	1d1a      	adds	r2, r3, #4
 8005206:	602a      	str	r2, [r5, #0]
 8005208:	681d      	ldr	r5, [r3, #0]
 800520a:	6862      	ldr	r2, [r4, #4]
 800520c:	4628      	mov	r0, r5
 800520e:	f000 fa07 	bl	8005620 <memchr>
 8005212:	b108      	cbz	r0, 8005218 <_printf_i+0x1ec>
 8005214:	1b40      	subs	r0, r0, r5
 8005216:	6060      	str	r0, [r4, #4]
 8005218:	6863      	ldr	r3, [r4, #4]
 800521a:	6123      	str	r3, [r4, #16]
 800521c:	2300      	movs	r3, #0
 800521e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005222:	e7aa      	b.n	800517a <_printf_i+0x14e>
 8005224:	462a      	mov	r2, r5
 8005226:	4649      	mov	r1, r9
 8005228:	4640      	mov	r0, r8
 800522a:	6923      	ldr	r3, [r4, #16]
 800522c:	47d0      	blx	sl
 800522e:	3001      	adds	r0, #1
 8005230:	d0ad      	beq.n	800518e <_printf_i+0x162>
 8005232:	6823      	ldr	r3, [r4, #0]
 8005234:	079b      	lsls	r3, r3, #30
 8005236:	d413      	bmi.n	8005260 <_printf_i+0x234>
 8005238:	68e0      	ldr	r0, [r4, #12]
 800523a:	9b03      	ldr	r3, [sp, #12]
 800523c:	4298      	cmp	r0, r3
 800523e:	bfb8      	it	lt
 8005240:	4618      	movlt	r0, r3
 8005242:	e7a6      	b.n	8005192 <_printf_i+0x166>
 8005244:	2301      	movs	r3, #1
 8005246:	4632      	mov	r2, r6
 8005248:	4649      	mov	r1, r9
 800524a:	4640      	mov	r0, r8
 800524c:	47d0      	blx	sl
 800524e:	3001      	adds	r0, #1
 8005250:	d09d      	beq.n	800518e <_printf_i+0x162>
 8005252:	3501      	adds	r5, #1
 8005254:	68e3      	ldr	r3, [r4, #12]
 8005256:	9903      	ldr	r1, [sp, #12]
 8005258:	1a5b      	subs	r3, r3, r1
 800525a:	42ab      	cmp	r3, r5
 800525c:	dcf2      	bgt.n	8005244 <_printf_i+0x218>
 800525e:	e7eb      	b.n	8005238 <_printf_i+0x20c>
 8005260:	2500      	movs	r5, #0
 8005262:	f104 0619 	add.w	r6, r4, #25
 8005266:	e7f5      	b.n	8005254 <_printf_i+0x228>
 8005268:	080077c8 	.word	0x080077c8
 800526c:	080077d9 	.word	0x080077d9

08005270 <std>:
 8005270:	2300      	movs	r3, #0
 8005272:	b510      	push	{r4, lr}
 8005274:	4604      	mov	r4, r0
 8005276:	e9c0 3300 	strd	r3, r3, [r0]
 800527a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800527e:	6083      	str	r3, [r0, #8]
 8005280:	8181      	strh	r1, [r0, #12]
 8005282:	6643      	str	r3, [r0, #100]	; 0x64
 8005284:	81c2      	strh	r2, [r0, #14]
 8005286:	6183      	str	r3, [r0, #24]
 8005288:	4619      	mov	r1, r3
 800528a:	2208      	movs	r2, #8
 800528c:	305c      	adds	r0, #92	; 0x5c
 800528e:	f000 f936 	bl	80054fe <memset>
 8005292:	4b05      	ldr	r3, [pc, #20]	; (80052a8 <std+0x38>)
 8005294:	6224      	str	r4, [r4, #32]
 8005296:	6263      	str	r3, [r4, #36]	; 0x24
 8005298:	4b04      	ldr	r3, [pc, #16]	; (80052ac <std+0x3c>)
 800529a:	62a3      	str	r3, [r4, #40]	; 0x28
 800529c:	4b04      	ldr	r3, [pc, #16]	; (80052b0 <std+0x40>)
 800529e:	62e3      	str	r3, [r4, #44]	; 0x2c
 80052a0:	4b04      	ldr	r3, [pc, #16]	; (80052b4 <std+0x44>)
 80052a2:	6323      	str	r3, [r4, #48]	; 0x30
 80052a4:	bd10      	pop	{r4, pc}
 80052a6:	bf00      	nop
 80052a8:	08005479 	.word	0x08005479
 80052ac:	0800549b 	.word	0x0800549b
 80052b0:	080054d3 	.word	0x080054d3
 80052b4:	080054f7 	.word	0x080054f7

080052b8 <stdio_exit_handler>:
 80052b8:	4a02      	ldr	r2, [pc, #8]	; (80052c4 <stdio_exit_handler+0xc>)
 80052ba:	4903      	ldr	r1, [pc, #12]	; (80052c8 <stdio_exit_handler+0x10>)
 80052bc:	4803      	ldr	r0, [pc, #12]	; (80052cc <stdio_exit_handler+0x14>)
 80052be:	f000 b869 	b.w	8005394 <_fwalk_sglue>
 80052c2:	bf00      	nop
 80052c4:	20000018 	.word	0x20000018
 80052c8:	08006fb5 	.word	0x08006fb5
 80052cc:	20000024 	.word	0x20000024

080052d0 <cleanup_stdio>:
 80052d0:	6841      	ldr	r1, [r0, #4]
 80052d2:	4b0c      	ldr	r3, [pc, #48]	; (8005304 <cleanup_stdio+0x34>)
 80052d4:	b510      	push	{r4, lr}
 80052d6:	4299      	cmp	r1, r3
 80052d8:	4604      	mov	r4, r0
 80052da:	d001      	beq.n	80052e0 <cleanup_stdio+0x10>
 80052dc:	f001 fe6a 	bl	8006fb4 <_fflush_r>
 80052e0:	68a1      	ldr	r1, [r4, #8]
 80052e2:	4b09      	ldr	r3, [pc, #36]	; (8005308 <cleanup_stdio+0x38>)
 80052e4:	4299      	cmp	r1, r3
 80052e6:	d002      	beq.n	80052ee <cleanup_stdio+0x1e>
 80052e8:	4620      	mov	r0, r4
 80052ea:	f001 fe63 	bl	8006fb4 <_fflush_r>
 80052ee:	68e1      	ldr	r1, [r4, #12]
 80052f0:	4b06      	ldr	r3, [pc, #24]	; (800530c <cleanup_stdio+0x3c>)
 80052f2:	4299      	cmp	r1, r3
 80052f4:	d004      	beq.n	8005300 <cleanup_stdio+0x30>
 80052f6:	4620      	mov	r0, r4
 80052f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052fc:	f001 be5a 	b.w	8006fb4 <_fflush_r>
 8005300:	bd10      	pop	{r4, pc}
 8005302:	bf00      	nop
 8005304:	20000334 	.word	0x20000334
 8005308:	2000039c 	.word	0x2000039c
 800530c:	20000404 	.word	0x20000404

08005310 <global_stdio_init.part.0>:
 8005310:	b510      	push	{r4, lr}
 8005312:	4b0b      	ldr	r3, [pc, #44]	; (8005340 <global_stdio_init.part.0+0x30>)
 8005314:	4c0b      	ldr	r4, [pc, #44]	; (8005344 <global_stdio_init.part.0+0x34>)
 8005316:	4a0c      	ldr	r2, [pc, #48]	; (8005348 <global_stdio_init.part.0+0x38>)
 8005318:	4620      	mov	r0, r4
 800531a:	601a      	str	r2, [r3, #0]
 800531c:	2104      	movs	r1, #4
 800531e:	2200      	movs	r2, #0
 8005320:	f7ff ffa6 	bl	8005270 <std>
 8005324:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005328:	2201      	movs	r2, #1
 800532a:	2109      	movs	r1, #9
 800532c:	f7ff ffa0 	bl	8005270 <std>
 8005330:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005334:	2202      	movs	r2, #2
 8005336:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800533a:	2112      	movs	r1, #18
 800533c:	f7ff bf98 	b.w	8005270 <std>
 8005340:	2000046c 	.word	0x2000046c
 8005344:	20000334 	.word	0x20000334
 8005348:	080052b9 	.word	0x080052b9

0800534c <__sfp_lock_acquire>:
 800534c:	4801      	ldr	r0, [pc, #4]	; (8005354 <__sfp_lock_acquire+0x8>)
 800534e:	f000 b965 	b.w	800561c <__retarget_lock_acquire_recursive>
 8005352:	bf00      	nop
 8005354:	20000475 	.word	0x20000475

08005358 <__sfp_lock_release>:
 8005358:	4801      	ldr	r0, [pc, #4]	; (8005360 <__sfp_lock_release+0x8>)
 800535a:	f000 b960 	b.w	800561e <__retarget_lock_release_recursive>
 800535e:	bf00      	nop
 8005360:	20000475 	.word	0x20000475

08005364 <__sinit>:
 8005364:	b510      	push	{r4, lr}
 8005366:	4604      	mov	r4, r0
 8005368:	f7ff fff0 	bl	800534c <__sfp_lock_acquire>
 800536c:	6a23      	ldr	r3, [r4, #32]
 800536e:	b11b      	cbz	r3, 8005378 <__sinit+0x14>
 8005370:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005374:	f7ff bff0 	b.w	8005358 <__sfp_lock_release>
 8005378:	4b04      	ldr	r3, [pc, #16]	; (800538c <__sinit+0x28>)
 800537a:	6223      	str	r3, [r4, #32]
 800537c:	4b04      	ldr	r3, [pc, #16]	; (8005390 <__sinit+0x2c>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d1f5      	bne.n	8005370 <__sinit+0xc>
 8005384:	f7ff ffc4 	bl	8005310 <global_stdio_init.part.0>
 8005388:	e7f2      	b.n	8005370 <__sinit+0xc>
 800538a:	bf00      	nop
 800538c:	080052d1 	.word	0x080052d1
 8005390:	2000046c 	.word	0x2000046c

08005394 <_fwalk_sglue>:
 8005394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005398:	4607      	mov	r7, r0
 800539a:	4688      	mov	r8, r1
 800539c:	4614      	mov	r4, r2
 800539e:	2600      	movs	r6, #0
 80053a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80053a4:	f1b9 0901 	subs.w	r9, r9, #1
 80053a8:	d505      	bpl.n	80053b6 <_fwalk_sglue+0x22>
 80053aa:	6824      	ldr	r4, [r4, #0]
 80053ac:	2c00      	cmp	r4, #0
 80053ae:	d1f7      	bne.n	80053a0 <_fwalk_sglue+0xc>
 80053b0:	4630      	mov	r0, r6
 80053b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053b6:	89ab      	ldrh	r3, [r5, #12]
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d907      	bls.n	80053cc <_fwalk_sglue+0x38>
 80053bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80053c0:	3301      	adds	r3, #1
 80053c2:	d003      	beq.n	80053cc <_fwalk_sglue+0x38>
 80053c4:	4629      	mov	r1, r5
 80053c6:	4638      	mov	r0, r7
 80053c8:	47c0      	blx	r8
 80053ca:	4306      	orrs	r6, r0
 80053cc:	3568      	adds	r5, #104	; 0x68
 80053ce:	e7e9      	b.n	80053a4 <_fwalk_sglue+0x10>

080053d0 <sniprintf>:
 80053d0:	b40c      	push	{r2, r3}
 80053d2:	b530      	push	{r4, r5, lr}
 80053d4:	4b17      	ldr	r3, [pc, #92]	; (8005434 <sniprintf+0x64>)
 80053d6:	1e0c      	subs	r4, r1, #0
 80053d8:	681d      	ldr	r5, [r3, #0]
 80053da:	b09d      	sub	sp, #116	; 0x74
 80053dc:	da08      	bge.n	80053f0 <sniprintf+0x20>
 80053de:	238b      	movs	r3, #139	; 0x8b
 80053e0:	f04f 30ff 	mov.w	r0, #4294967295
 80053e4:	602b      	str	r3, [r5, #0]
 80053e6:	b01d      	add	sp, #116	; 0x74
 80053e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80053ec:	b002      	add	sp, #8
 80053ee:	4770      	bx	lr
 80053f0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80053f4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80053f8:	bf0c      	ite	eq
 80053fa:	4623      	moveq	r3, r4
 80053fc:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005400:	9304      	str	r3, [sp, #16]
 8005402:	9307      	str	r3, [sp, #28]
 8005404:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005408:	9002      	str	r0, [sp, #8]
 800540a:	9006      	str	r0, [sp, #24]
 800540c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005410:	4628      	mov	r0, r5
 8005412:	ab21      	add	r3, sp, #132	; 0x84
 8005414:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005416:	a902      	add	r1, sp, #8
 8005418:	9301      	str	r3, [sp, #4]
 800541a:	f001 fc4b 	bl	8006cb4 <_svfiprintf_r>
 800541e:	1c43      	adds	r3, r0, #1
 8005420:	bfbc      	itt	lt
 8005422:	238b      	movlt	r3, #139	; 0x8b
 8005424:	602b      	strlt	r3, [r5, #0]
 8005426:	2c00      	cmp	r4, #0
 8005428:	d0dd      	beq.n	80053e6 <sniprintf+0x16>
 800542a:	2200      	movs	r2, #0
 800542c:	9b02      	ldr	r3, [sp, #8]
 800542e:	701a      	strb	r2, [r3, #0]
 8005430:	e7d9      	b.n	80053e6 <sniprintf+0x16>
 8005432:	bf00      	nop
 8005434:	20000070 	.word	0x20000070

08005438 <siprintf>:
 8005438:	b40e      	push	{r1, r2, r3}
 800543a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800543e:	b500      	push	{lr}
 8005440:	b09c      	sub	sp, #112	; 0x70
 8005442:	ab1d      	add	r3, sp, #116	; 0x74
 8005444:	9002      	str	r0, [sp, #8]
 8005446:	9006      	str	r0, [sp, #24]
 8005448:	9107      	str	r1, [sp, #28]
 800544a:	9104      	str	r1, [sp, #16]
 800544c:	4808      	ldr	r0, [pc, #32]	; (8005470 <siprintf+0x38>)
 800544e:	4909      	ldr	r1, [pc, #36]	; (8005474 <siprintf+0x3c>)
 8005450:	f853 2b04 	ldr.w	r2, [r3], #4
 8005454:	9105      	str	r1, [sp, #20]
 8005456:	6800      	ldr	r0, [r0, #0]
 8005458:	a902      	add	r1, sp, #8
 800545a:	9301      	str	r3, [sp, #4]
 800545c:	f001 fc2a 	bl	8006cb4 <_svfiprintf_r>
 8005460:	2200      	movs	r2, #0
 8005462:	9b02      	ldr	r3, [sp, #8]
 8005464:	701a      	strb	r2, [r3, #0]
 8005466:	b01c      	add	sp, #112	; 0x70
 8005468:	f85d eb04 	ldr.w	lr, [sp], #4
 800546c:	b003      	add	sp, #12
 800546e:	4770      	bx	lr
 8005470:	20000070 	.word	0x20000070
 8005474:	ffff0208 	.word	0xffff0208

08005478 <__sread>:
 8005478:	b510      	push	{r4, lr}
 800547a:	460c      	mov	r4, r1
 800547c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005480:	f000 f87e 	bl	8005580 <_read_r>
 8005484:	2800      	cmp	r0, #0
 8005486:	bfab      	itete	ge
 8005488:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800548a:	89a3      	ldrhlt	r3, [r4, #12]
 800548c:	181b      	addge	r3, r3, r0
 800548e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005492:	bfac      	ite	ge
 8005494:	6563      	strge	r3, [r4, #84]	; 0x54
 8005496:	81a3      	strhlt	r3, [r4, #12]
 8005498:	bd10      	pop	{r4, pc}

0800549a <__swrite>:
 800549a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800549e:	461f      	mov	r7, r3
 80054a0:	898b      	ldrh	r3, [r1, #12]
 80054a2:	4605      	mov	r5, r0
 80054a4:	05db      	lsls	r3, r3, #23
 80054a6:	460c      	mov	r4, r1
 80054a8:	4616      	mov	r6, r2
 80054aa:	d505      	bpl.n	80054b8 <__swrite+0x1e>
 80054ac:	2302      	movs	r3, #2
 80054ae:	2200      	movs	r2, #0
 80054b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054b4:	f000 f852 	bl	800555c <_lseek_r>
 80054b8:	89a3      	ldrh	r3, [r4, #12]
 80054ba:	4632      	mov	r2, r6
 80054bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80054c0:	81a3      	strh	r3, [r4, #12]
 80054c2:	4628      	mov	r0, r5
 80054c4:	463b      	mov	r3, r7
 80054c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80054ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80054ce:	f000 b869 	b.w	80055a4 <_write_r>

080054d2 <__sseek>:
 80054d2:	b510      	push	{r4, lr}
 80054d4:	460c      	mov	r4, r1
 80054d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054da:	f000 f83f 	bl	800555c <_lseek_r>
 80054de:	1c43      	adds	r3, r0, #1
 80054e0:	89a3      	ldrh	r3, [r4, #12]
 80054e2:	bf15      	itete	ne
 80054e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80054e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80054ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80054ee:	81a3      	strheq	r3, [r4, #12]
 80054f0:	bf18      	it	ne
 80054f2:	81a3      	strhne	r3, [r4, #12]
 80054f4:	bd10      	pop	{r4, pc}

080054f6 <__sclose>:
 80054f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054fa:	f000 b81f 	b.w	800553c <_close_r>

080054fe <memset>:
 80054fe:	4603      	mov	r3, r0
 8005500:	4402      	add	r2, r0
 8005502:	4293      	cmp	r3, r2
 8005504:	d100      	bne.n	8005508 <memset+0xa>
 8005506:	4770      	bx	lr
 8005508:	f803 1b01 	strb.w	r1, [r3], #1
 800550c:	e7f9      	b.n	8005502 <memset+0x4>

0800550e <strncmp>:
 800550e:	b510      	push	{r4, lr}
 8005510:	b16a      	cbz	r2, 800552e <strncmp+0x20>
 8005512:	3901      	subs	r1, #1
 8005514:	1884      	adds	r4, r0, r2
 8005516:	f810 2b01 	ldrb.w	r2, [r0], #1
 800551a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800551e:	429a      	cmp	r2, r3
 8005520:	d103      	bne.n	800552a <strncmp+0x1c>
 8005522:	42a0      	cmp	r0, r4
 8005524:	d001      	beq.n	800552a <strncmp+0x1c>
 8005526:	2a00      	cmp	r2, #0
 8005528:	d1f5      	bne.n	8005516 <strncmp+0x8>
 800552a:	1ad0      	subs	r0, r2, r3
 800552c:	bd10      	pop	{r4, pc}
 800552e:	4610      	mov	r0, r2
 8005530:	e7fc      	b.n	800552c <strncmp+0x1e>
	...

08005534 <_localeconv_r>:
 8005534:	4800      	ldr	r0, [pc, #0]	; (8005538 <_localeconv_r+0x4>)
 8005536:	4770      	bx	lr
 8005538:	20000164 	.word	0x20000164

0800553c <_close_r>:
 800553c:	b538      	push	{r3, r4, r5, lr}
 800553e:	2300      	movs	r3, #0
 8005540:	4d05      	ldr	r5, [pc, #20]	; (8005558 <_close_r+0x1c>)
 8005542:	4604      	mov	r4, r0
 8005544:	4608      	mov	r0, r1
 8005546:	602b      	str	r3, [r5, #0]
 8005548:	f7fc f808 	bl	800155c <_close>
 800554c:	1c43      	adds	r3, r0, #1
 800554e:	d102      	bne.n	8005556 <_close_r+0x1a>
 8005550:	682b      	ldr	r3, [r5, #0]
 8005552:	b103      	cbz	r3, 8005556 <_close_r+0x1a>
 8005554:	6023      	str	r3, [r4, #0]
 8005556:	bd38      	pop	{r3, r4, r5, pc}
 8005558:	20000470 	.word	0x20000470

0800555c <_lseek_r>:
 800555c:	b538      	push	{r3, r4, r5, lr}
 800555e:	4604      	mov	r4, r0
 8005560:	4608      	mov	r0, r1
 8005562:	4611      	mov	r1, r2
 8005564:	2200      	movs	r2, #0
 8005566:	4d05      	ldr	r5, [pc, #20]	; (800557c <_lseek_r+0x20>)
 8005568:	602a      	str	r2, [r5, #0]
 800556a:	461a      	mov	r2, r3
 800556c:	f7fc f81a 	bl	80015a4 <_lseek>
 8005570:	1c43      	adds	r3, r0, #1
 8005572:	d102      	bne.n	800557a <_lseek_r+0x1e>
 8005574:	682b      	ldr	r3, [r5, #0]
 8005576:	b103      	cbz	r3, 800557a <_lseek_r+0x1e>
 8005578:	6023      	str	r3, [r4, #0]
 800557a:	bd38      	pop	{r3, r4, r5, pc}
 800557c:	20000470 	.word	0x20000470

08005580 <_read_r>:
 8005580:	b538      	push	{r3, r4, r5, lr}
 8005582:	4604      	mov	r4, r0
 8005584:	4608      	mov	r0, r1
 8005586:	4611      	mov	r1, r2
 8005588:	2200      	movs	r2, #0
 800558a:	4d05      	ldr	r5, [pc, #20]	; (80055a0 <_read_r+0x20>)
 800558c:	602a      	str	r2, [r5, #0]
 800558e:	461a      	mov	r2, r3
 8005590:	f7fb ffab 	bl	80014ea <_read>
 8005594:	1c43      	adds	r3, r0, #1
 8005596:	d102      	bne.n	800559e <_read_r+0x1e>
 8005598:	682b      	ldr	r3, [r5, #0]
 800559a:	b103      	cbz	r3, 800559e <_read_r+0x1e>
 800559c:	6023      	str	r3, [r4, #0]
 800559e:	bd38      	pop	{r3, r4, r5, pc}
 80055a0:	20000470 	.word	0x20000470

080055a4 <_write_r>:
 80055a4:	b538      	push	{r3, r4, r5, lr}
 80055a6:	4604      	mov	r4, r0
 80055a8:	4608      	mov	r0, r1
 80055aa:	4611      	mov	r1, r2
 80055ac:	2200      	movs	r2, #0
 80055ae:	4d05      	ldr	r5, [pc, #20]	; (80055c4 <_write_r+0x20>)
 80055b0:	602a      	str	r2, [r5, #0]
 80055b2:	461a      	mov	r2, r3
 80055b4:	f7fb ffb6 	bl	8001524 <_write>
 80055b8:	1c43      	adds	r3, r0, #1
 80055ba:	d102      	bne.n	80055c2 <_write_r+0x1e>
 80055bc:	682b      	ldr	r3, [r5, #0]
 80055be:	b103      	cbz	r3, 80055c2 <_write_r+0x1e>
 80055c0:	6023      	str	r3, [r4, #0]
 80055c2:	bd38      	pop	{r3, r4, r5, pc}
 80055c4:	20000470 	.word	0x20000470

080055c8 <__errno>:
 80055c8:	4b01      	ldr	r3, [pc, #4]	; (80055d0 <__errno+0x8>)
 80055ca:	6818      	ldr	r0, [r3, #0]
 80055cc:	4770      	bx	lr
 80055ce:	bf00      	nop
 80055d0:	20000070 	.word	0x20000070

080055d4 <__libc_init_array>:
 80055d4:	b570      	push	{r4, r5, r6, lr}
 80055d6:	2600      	movs	r6, #0
 80055d8:	4d0c      	ldr	r5, [pc, #48]	; (800560c <__libc_init_array+0x38>)
 80055da:	4c0d      	ldr	r4, [pc, #52]	; (8005610 <__libc_init_array+0x3c>)
 80055dc:	1b64      	subs	r4, r4, r5
 80055de:	10a4      	asrs	r4, r4, #2
 80055e0:	42a6      	cmp	r6, r4
 80055e2:	d109      	bne.n	80055f8 <__libc_init_array+0x24>
 80055e4:	f002 f886 	bl	80076f4 <_init>
 80055e8:	2600      	movs	r6, #0
 80055ea:	4d0a      	ldr	r5, [pc, #40]	; (8005614 <__libc_init_array+0x40>)
 80055ec:	4c0a      	ldr	r4, [pc, #40]	; (8005618 <__libc_init_array+0x44>)
 80055ee:	1b64      	subs	r4, r4, r5
 80055f0:	10a4      	asrs	r4, r4, #2
 80055f2:	42a6      	cmp	r6, r4
 80055f4:	d105      	bne.n	8005602 <__libc_init_array+0x2e>
 80055f6:	bd70      	pop	{r4, r5, r6, pc}
 80055f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80055fc:	4798      	blx	r3
 80055fe:	3601      	adds	r6, #1
 8005600:	e7ee      	b.n	80055e0 <__libc_init_array+0xc>
 8005602:	f855 3b04 	ldr.w	r3, [r5], #4
 8005606:	4798      	blx	r3
 8005608:	3601      	adds	r6, #1
 800560a:	e7f2      	b.n	80055f2 <__libc_init_array+0x1e>
 800560c:	08007b24 	.word	0x08007b24
 8005610:	08007b24 	.word	0x08007b24
 8005614:	08007b24 	.word	0x08007b24
 8005618:	08007b28 	.word	0x08007b28

0800561c <__retarget_lock_acquire_recursive>:
 800561c:	4770      	bx	lr

0800561e <__retarget_lock_release_recursive>:
 800561e:	4770      	bx	lr

08005620 <memchr>:
 8005620:	4603      	mov	r3, r0
 8005622:	b510      	push	{r4, lr}
 8005624:	b2c9      	uxtb	r1, r1
 8005626:	4402      	add	r2, r0
 8005628:	4293      	cmp	r3, r2
 800562a:	4618      	mov	r0, r3
 800562c:	d101      	bne.n	8005632 <memchr+0x12>
 800562e:	2000      	movs	r0, #0
 8005630:	e003      	b.n	800563a <memchr+0x1a>
 8005632:	7804      	ldrb	r4, [r0, #0]
 8005634:	3301      	adds	r3, #1
 8005636:	428c      	cmp	r4, r1
 8005638:	d1f6      	bne.n	8005628 <memchr+0x8>
 800563a:	bd10      	pop	{r4, pc}

0800563c <quorem>:
 800563c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005640:	6903      	ldr	r3, [r0, #16]
 8005642:	690c      	ldr	r4, [r1, #16]
 8005644:	4607      	mov	r7, r0
 8005646:	42a3      	cmp	r3, r4
 8005648:	db7f      	blt.n	800574a <quorem+0x10e>
 800564a:	3c01      	subs	r4, #1
 800564c:	f100 0514 	add.w	r5, r0, #20
 8005650:	f101 0814 	add.w	r8, r1, #20
 8005654:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005658:	9301      	str	r3, [sp, #4]
 800565a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800565e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005662:	3301      	adds	r3, #1
 8005664:	429a      	cmp	r2, r3
 8005666:	fbb2 f6f3 	udiv	r6, r2, r3
 800566a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800566e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005672:	d331      	bcc.n	80056d8 <quorem+0x9c>
 8005674:	f04f 0e00 	mov.w	lr, #0
 8005678:	4640      	mov	r0, r8
 800567a:	46ac      	mov	ip, r5
 800567c:	46f2      	mov	sl, lr
 800567e:	f850 2b04 	ldr.w	r2, [r0], #4
 8005682:	b293      	uxth	r3, r2
 8005684:	fb06 e303 	mla	r3, r6, r3, lr
 8005688:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800568c:	0c1a      	lsrs	r2, r3, #16
 800568e:	b29b      	uxth	r3, r3
 8005690:	fb06 220e 	mla	r2, r6, lr, r2
 8005694:	ebaa 0303 	sub.w	r3, sl, r3
 8005698:	f8dc a000 	ldr.w	sl, [ip]
 800569c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80056a0:	fa1f fa8a 	uxth.w	sl, sl
 80056a4:	4453      	add	r3, sl
 80056a6:	f8dc a000 	ldr.w	sl, [ip]
 80056aa:	b292      	uxth	r2, r2
 80056ac:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80056b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80056b4:	b29b      	uxth	r3, r3
 80056b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056ba:	4581      	cmp	r9, r0
 80056bc:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80056c0:	f84c 3b04 	str.w	r3, [ip], #4
 80056c4:	d2db      	bcs.n	800567e <quorem+0x42>
 80056c6:	f855 300b 	ldr.w	r3, [r5, fp]
 80056ca:	b92b      	cbnz	r3, 80056d8 <quorem+0x9c>
 80056cc:	9b01      	ldr	r3, [sp, #4]
 80056ce:	3b04      	subs	r3, #4
 80056d0:	429d      	cmp	r5, r3
 80056d2:	461a      	mov	r2, r3
 80056d4:	d32d      	bcc.n	8005732 <quorem+0xf6>
 80056d6:	613c      	str	r4, [r7, #16]
 80056d8:	4638      	mov	r0, r7
 80056da:	f001 f993 	bl	8006a04 <__mcmp>
 80056de:	2800      	cmp	r0, #0
 80056e0:	db23      	blt.n	800572a <quorem+0xee>
 80056e2:	4629      	mov	r1, r5
 80056e4:	2000      	movs	r0, #0
 80056e6:	3601      	adds	r6, #1
 80056e8:	f858 2b04 	ldr.w	r2, [r8], #4
 80056ec:	f8d1 c000 	ldr.w	ip, [r1]
 80056f0:	b293      	uxth	r3, r2
 80056f2:	1ac3      	subs	r3, r0, r3
 80056f4:	0c12      	lsrs	r2, r2, #16
 80056f6:	fa1f f08c 	uxth.w	r0, ip
 80056fa:	4403      	add	r3, r0
 80056fc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005700:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005704:	b29b      	uxth	r3, r3
 8005706:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800570a:	45c1      	cmp	r9, r8
 800570c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005710:	f841 3b04 	str.w	r3, [r1], #4
 8005714:	d2e8      	bcs.n	80056e8 <quorem+0xac>
 8005716:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800571a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800571e:	b922      	cbnz	r2, 800572a <quorem+0xee>
 8005720:	3b04      	subs	r3, #4
 8005722:	429d      	cmp	r5, r3
 8005724:	461a      	mov	r2, r3
 8005726:	d30a      	bcc.n	800573e <quorem+0x102>
 8005728:	613c      	str	r4, [r7, #16]
 800572a:	4630      	mov	r0, r6
 800572c:	b003      	add	sp, #12
 800572e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005732:	6812      	ldr	r2, [r2, #0]
 8005734:	3b04      	subs	r3, #4
 8005736:	2a00      	cmp	r2, #0
 8005738:	d1cd      	bne.n	80056d6 <quorem+0x9a>
 800573a:	3c01      	subs	r4, #1
 800573c:	e7c8      	b.n	80056d0 <quorem+0x94>
 800573e:	6812      	ldr	r2, [r2, #0]
 8005740:	3b04      	subs	r3, #4
 8005742:	2a00      	cmp	r2, #0
 8005744:	d1f0      	bne.n	8005728 <quorem+0xec>
 8005746:	3c01      	subs	r4, #1
 8005748:	e7eb      	b.n	8005722 <quorem+0xe6>
 800574a:	2000      	movs	r0, #0
 800574c:	e7ee      	b.n	800572c <quorem+0xf0>
	...

08005750 <_dtoa_r>:
 8005750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005754:	4616      	mov	r6, r2
 8005756:	461f      	mov	r7, r3
 8005758:	69c4      	ldr	r4, [r0, #28]
 800575a:	b099      	sub	sp, #100	; 0x64
 800575c:	4605      	mov	r5, r0
 800575e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005762:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005766:	b974      	cbnz	r4, 8005786 <_dtoa_r+0x36>
 8005768:	2010      	movs	r0, #16
 800576a:	f000 fe1d 	bl	80063a8 <malloc>
 800576e:	4602      	mov	r2, r0
 8005770:	61e8      	str	r0, [r5, #28]
 8005772:	b920      	cbnz	r0, 800577e <_dtoa_r+0x2e>
 8005774:	21ef      	movs	r1, #239	; 0xef
 8005776:	4bac      	ldr	r3, [pc, #688]	; (8005a28 <_dtoa_r+0x2d8>)
 8005778:	48ac      	ldr	r0, [pc, #688]	; (8005a2c <_dtoa_r+0x2dc>)
 800577a:	f001 fc7b 	bl	8007074 <__assert_func>
 800577e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005782:	6004      	str	r4, [r0, #0]
 8005784:	60c4      	str	r4, [r0, #12]
 8005786:	69eb      	ldr	r3, [r5, #28]
 8005788:	6819      	ldr	r1, [r3, #0]
 800578a:	b151      	cbz	r1, 80057a2 <_dtoa_r+0x52>
 800578c:	685a      	ldr	r2, [r3, #4]
 800578e:	2301      	movs	r3, #1
 8005790:	4093      	lsls	r3, r2
 8005792:	604a      	str	r2, [r1, #4]
 8005794:	608b      	str	r3, [r1, #8]
 8005796:	4628      	mov	r0, r5
 8005798:	f000 fefa 	bl	8006590 <_Bfree>
 800579c:	2200      	movs	r2, #0
 800579e:	69eb      	ldr	r3, [r5, #28]
 80057a0:	601a      	str	r2, [r3, #0]
 80057a2:	1e3b      	subs	r3, r7, #0
 80057a4:	bfaf      	iteee	ge
 80057a6:	2300      	movge	r3, #0
 80057a8:	2201      	movlt	r2, #1
 80057aa:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80057ae:	9305      	strlt	r3, [sp, #20]
 80057b0:	bfa8      	it	ge
 80057b2:	f8c8 3000 	strge.w	r3, [r8]
 80057b6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80057ba:	4b9d      	ldr	r3, [pc, #628]	; (8005a30 <_dtoa_r+0x2e0>)
 80057bc:	bfb8      	it	lt
 80057be:	f8c8 2000 	strlt.w	r2, [r8]
 80057c2:	ea33 0309 	bics.w	r3, r3, r9
 80057c6:	d119      	bne.n	80057fc <_dtoa_r+0xac>
 80057c8:	f242 730f 	movw	r3, #9999	; 0x270f
 80057cc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80057ce:	6013      	str	r3, [r2, #0]
 80057d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80057d4:	4333      	orrs	r3, r6
 80057d6:	f000 8589 	beq.w	80062ec <_dtoa_r+0xb9c>
 80057da:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80057dc:	b953      	cbnz	r3, 80057f4 <_dtoa_r+0xa4>
 80057de:	4b95      	ldr	r3, [pc, #596]	; (8005a34 <_dtoa_r+0x2e4>)
 80057e0:	e023      	b.n	800582a <_dtoa_r+0xda>
 80057e2:	4b95      	ldr	r3, [pc, #596]	; (8005a38 <_dtoa_r+0x2e8>)
 80057e4:	9303      	str	r3, [sp, #12]
 80057e6:	3308      	adds	r3, #8
 80057e8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80057ea:	6013      	str	r3, [r2, #0]
 80057ec:	9803      	ldr	r0, [sp, #12]
 80057ee:	b019      	add	sp, #100	; 0x64
 80057f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057f4:	4b8f      	ldr	r3, [pc, #572]	; (8005a34 <_dtoa_r+0x2e4>)
 80057f6:	9303      	str	r3, [sp, #12]
 80057f8:	3303      	adds	r3, #3
 80057fa:	e7f5      	b.n	80057e8 <_dtoa_r+0x98>
 80057fc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005800:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8005804:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005808:	2200      	movs	r2, #0
 800580a:	2300      	movs	r3, #0
 800580c:	f7fb f8d6 	bl	80009bc <__aeabi_dcmpeq>
 8005810:	4680      	mov	r8, r0
 8005812:	b160      	cbz	r0, 800582e <_dtoa_r+0xde>
 8005814:	2301      	movs	r3, #1
 8005816:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005818:	6013      	str	r3, [r2, #0]
 800581a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800581c:	2b00      	cmp	r3, #0
 800581e:	f000 8562 	beq.w	80062e6 <_dtoa_r+0xb96>
 8005822:	4b86      	ldr	r3, [pc, #536]	; (8005a3c <_dtoa_r+0x2ec>)
 8005824:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005826:	6013      	str	r3, [r2, #0]
 8005828:	3b01      	subs	r3, #1
 800582a:	9303      	str	r3, [sp, #12]
 800582c:	e7de      	b.n	80057ec <_dtoa_r+0x9c>
 800582e:	ab16      	add	r3, sp, #88	; 0x58
 8005830:	9301      	str	r3, [sp, #4]
 8005832:	ab17      	add	r3, sp, #92	; 0x5c
 8005834:	9300      	str	r3, [sp, #0]
 8005836:	4628      	mov	r0, r5
 8005838:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800583c:	f001 f98a 	bl	8006b54 <__d2b>
 8005840:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005844:	4682      	mov	sl, r0
 8005846:	2c00      	cmp	r4, #0
 8005848:	d07e      	beq.n	8005948 <_dtoa_r+0x1f8>
 800584a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800584e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005850:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8005854:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005858:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800585c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005860:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005864:	4619      	mov	r1, r3
 8005866:	2200      	movs	r2, #0
 8005868:	4b75      	ldr	r3, [pc, #468]	; (8005a40 <_dtoa_r+0x2f0>)
 800586a:	f7fa fc87 	bl	800017c <__aeabi_dsub>
 800586e:	a368      	add	r3, pc, #416	; (adr r3, 8005a10 <_dtoa_r+0x2c0>)
 8005870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005874:	f7fa fe3a 	bl	80004ec <__aeabi_dmul>
 8005878:	a367      	add	r3, pc, #412	; (adr r3, 8005a18 <_dtoa_r+0x2c8>)
 800587a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800587e:	f7fa fc7f 	bl	8000180 <__adddf3>
 8005882:	4606      	mov	r6, r0
 8005884:	4620      	mov	r0, r4
 8005886:	460f      	mov	r7, r1
 8005888:	f7fa fdc6 	bl	8000418 <__aeabi_i2d>
 800588c:	a364      	add	r3, pc, #400	; (adr r3, 8005a20 <_dtoa_r+0x2d0>)
 800588e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005892:	f7fa fe2b 	bl	80004ec <__aeabi_dmul>
 8005896:	4602      	mov	r2, r0
 8005898:	460b      	mov	r3, r1
 800589a:	4630      	mov	r0, r6
 800589c:	4639      	mov	r1, r7
 800589e:	f7fa fc6f 	bl	8000180 <__adddf3>
 80058a2:	4606      	mov	r6, r0
 80058a4:	460f      	mov	r7, r1
 80058a6:	f7fb f8d1 	bl	8000a4c <__aeabi_d2iz>
 80058aa:	2200      	movs	r2, #0
 80058ac:	4683      	mov	fp, r0
 80058ae:	2300      	movs	r3, #0
 80058b0:	4630      	mov	r0, r6
 80058b2:	4639      	mov	r1, r7
 80058b4:	f7fb f88c 	bl	80009d0 <__aeabi_dcmplt>
 80058b8:	b148      	cbz	r0, 80058ce <_dtoa_r+0x17e>
 80058ba:	4658      	mov	r0, fp
 80058bc:	f7fa fdac 	bl	8000418 <__aeabi_i2d>
 80058c0:	4632      	mov	r2, r6
 80058c2:	463b      	mov	r3, r7
 80058c4:	f7fb f87a 	bl	80009bc <__aeabi_dcmpeq>
 80058c8:	b908      	cbnz	r0, 80058ce <_dtoa_r+0x17e>
 80058ca:	f10b 3bff 	add.w	fp, fp, #4294967295
 80058ce:	f1bb 0f16 	cmp.w	fp, #22
 80058d2:	d857      	bhi.n	8005984 <_dtoa_r+0x234>
 80058d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80058d8:	4b5a      	ldr	r3, [pc, #360]	; (8005a44 <_dtoa_r+0x2f4>)
 80058da:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80058de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058e2:	f7fb f875 	bl	80009d0 <__aeabi_dcmplt>
 80058e6:	2800      	cmp	r0, #0
 80058e8:	d04e      	beq.n	8005988 <_dtoa_r+0x238>
 80058ea:	2300      	movs	r3, #0
 80058ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 80058f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80058f2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80058f4:	1b1b      	subs	r3, r3, r4
 80058f6:	1e5a      	subs	r2, r3, #1
 80058f8:	bf46      	itte	mi
 80058fa:	f1c3 0901 	rsbmi	r9, r3, #1
 80058fe:	2300      	movmi	r3, #0
 8005900:	f04f 0900 	movpl.w	r9, #0
 8005904:	9209      	str	r2, [sp, #36]	; 0x24
 8005906:	bf48      	it	mi
 8005908:	9309      	strmi	r3, [sp, #36]	; 0x24
 800590a:	f1bb 0f00 	cmp.w	fp, #0
 800590e:	db3d      	blt.n	800598c <_dtoa_r+0x23c>
 8005910:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005912:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8005916:	445b      	add	r3, fp
 8005918:	9309      	str	r3, [sp, #36]	; 0x24
 800591a:	2300      	movs	r3, #0
 800591c:	930a      	str	r3, [sp, #40]	; 0x28
 800591e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005920:	2b09      	cmp	r3, #9
 8005922:	d867      	bhi.n	80059f4 <_dtoa_r+0x2a4>
 8005924:	2b05      	cmp	r3, #5
 8005926:	bfc4      	itt	gt
 8005928:	3b04      	subgt	r3, #4
 800592a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800592c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800592e:	bfc8      	it	gt
 8005930:	2400      	movgt	r4, #0
 8005932:	f1a3 0302 	sub.w	r3, r3, #2
 8005936:	bfd8      	it	le
 8005938:	2401      	movle	r4, #1
 800593a:	2b03      	cmp	r3, #3
 800593c:	f200 8086 	bhi.w	8005a4c <_dtoa_r+0x2fc>
 8005940:	e8df f003 	tbb	[pc, r3]
 8005944:	5637392c 	.word	0x5637392c
 8005948:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800594c:	441c      	add	r4, r3
 800594e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8005952:	2b20      	cmp	r3, #32
 8005954:	bfc1      	itttt	gt
 8005956:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800595a:	fa09 f903 	lslgt.w	r9, r9, r3
 800595e:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8005962:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005966:	bfd6      	itet	le
 8005968:	f1c3 0320 	rsble	r3, r3, #32
 800596c:	ea49 0003 	orrgt.w	r0, r9, r3
 8005970:	fa06 f003 	lslle.w	r0, r6, r3
 8005974:	f7fa fd40 	bl	80003f8 <__aeabi_ui2d>
 8005978:	2201      	movs	r2, #1
 800597a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800597e:	3c01      	subs	r4, #1
 8005980:	9213      	str	r2, [sp, #76]	; 0x4c
 8005982:	e76f      	b.n	8005864 <_dtoa_r+0x114>
 8005984:	2301      	movs	r3, #1
 8005986:	e7b3      	b.n	80058f0 <_dtoa_r+0x1a0>
 8005988:	900f      	str	r0, [sp, #60]	; 0x3c
 800598a:	e7b2      	b.n	80058f2 <_dtoa_r+0x1a2>
 800598c:	f1cb 0300 	rsb	r3, fp, #0
 8005990:	930a      	str	r3, [sp, #40]	; 0x28
 8005992:	2300      	movs	r3, #0
 8005994:	eba9 090b 	sub.w	r9, r9, fp
 8005998:	930e      	str	r3, [sp, #56]	; 0x38
 800599a:	e7c0      	b.n	800591e <_dtoa_r+0x1ce>
 800599c:	2300      	movs	r3, #0
 800599e:	930b      	str	r3, [sp, #44]	; 0x2c
 80059a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	dc55      	bgt.n	8005a52 <_dtoa_r+0x302>
 80059a6:	2301      	movs	r3, #1
 80059a8:	461a      	mov	r2, r3
 80059aa:	9306      	str	r3, [sp, #24]
 80059ac:	9308      	str	r3, [sp, #32]
 80059ae:	9223      	str	r2, [sp, #140]	; 0x8c
 80059b0:	e00b      	b.n	80059ca <_dtoa_r+0x27a>
 80059b2:	2301      	movs	r3, #1
 80059b4:	e7f3      	b.n	800599e <_dtoa_r+0x24e>
 80059b6:	2300      	movs	r3, #0
 80059b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80059ba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80059bc:	445b      	add	r3, fp
 80059be:	9306      	str	r3, [sp, #24]
 80059c0:	3301      	adds	r3, #1
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	9308      	str	r3, [sp, #32]
 80059c6:	bfb8      	it	lt
 80059c8:	2301      	movlt	r3, #1
 80059ca:	2100      	movs	r1, #0
 80059cc:	2204      	movs	r2, #4
 80059ce:	69e8      	ldr	r0, [r5, #28]
 80059d0:	f102 0614 	add.w	r6, r2, #20
 80059d4:	429e      	cmp	r6, r3
 80059d6:	d940      	bls.n	8005a5a <_dtoa_r+0x30a>
 80059d8:	6041      	str	r1, [r0, #4]
 80059da:	4628      	mov	r0, r5
 80059dc:	f000 fd98 	bl	8006510 <_Balloc>
 80059e0:	9003      	str	r0, [sp, #12]
 80059e2:	2800      	cmp	r0, #0
 80059e4:	d13c      	bne.n	8005a60 <_dtoa_r+0x310>
 80059e6:	4602      	mov	r2, r0
 80059e8:	f240 11af 	movw	r1, #431	; 0x1af
 80059ec:	4b16      	ldr	r3, [pc, #88]	; (8005a48 <_dtoa_r+0x2f8>)
 80059ee:	e6c3      	b.n	8005778 <_dtoa_r+0x28>
 80059f0:	2301      	movs	r3, #1
 80059f2:	e7e1      	b.n	80059b8 <_dtoa_r+0x268>
 80059f4:	2401      	movs	r4, #1
 80059f6:	2300      	movs	r3, #0
 80059f8:	940b      	str	r4, [sp, #44]	; 0x2c
 80059fa:	9322      	str	r3, [sp, #136]	; 0x88
 80059fc:	f04f 33ff 	mov.w	r3, #4294967295
 8005a00:	2200      	movs	r2, #0
 8005a02:	9306      	str	r3, [sp, #24]
 8005a04:	9308      	str	r3, [sp, #32]
 8005a06:	2312      	movs	r3, #18
 8005a08:	e7d1      	b.n	80059ae <_dtoa_r+0x25e>
 8005a0a:	bf00      	nop
 8005a0c:	f3af 8000 	nop.w
 8005a10:	636f4361 	.word	0x636f4361
 8005a14:	3fd287a7 	.word	0x3fd287a7
 8005a18:	8b60c8b3 	.word	0x8b60c8b3
 8005a1c:	3fc68a28 	.word	0x3fc68a28
 8005a20:	509f79fb 	.word	0x509f79fb
 8005a24:	3fd34413 	.word	0x3fd34413
 8005a28:	080077f7 	.word	0x080077f7
 8005a2c:	0800780e 	.word	0x0800780e
 8005a30:	7ff00000 	.word	0x7ff00000
 8005a34:	080077f3 	.word	0x080077f3
 8005a38:	080077ea 	.word	0x080077ea
 8005a3c:	080077c7 	.word	0x080077c7
 8005a40:	3ff80000 	.word	0x3ff80000
 8005a44:	080078f8 	.word	0x080078f8
 8005a48:	08007866 	.word	0x08007866
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a50:	e7d4      	b.n	80059fc <_dtoa_r+0x2ac>
 8005a52:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005a54:	9306      	str	r3, [sp, #24]
 8005a56:	9308      	str	r3, [sp, #32]
 8005a58:	e7b7      	b.n	80059ca <_dtoa_r+0x27a>
 8005a5a:	3101      	adds	r1, #1
 8005a5c:	0052      	lsls	r2, r2, #1
 8005a5e:	e7b7      	b.n	80059d0 <_dtoa_r+0x280>
 8005a60:	69eb      	ldr	r3, [r5, #28]
 8005a62:	9a03      	ldr	r2, [sp, #12]
 8005a64:	601a      	str	r2, [r3, #0]
 8005a66:	9b08      	ldr	r3, [sp, #32]
 8005a68:	2b0e      	cmp	r3, #14
 8005a6a:	f200 80a8 	bhi.w	8005bbe <_dtoa_r+0x46e>
 8005a6e:	2c00      	cmp	r4, #0
 8005a70:	f000 80a5 	beq.w	8005bbe <_dtoa_r+0x46e>
 8005a74:	f1bb 0f00 	cmp.w	fp, #0
 8005a78:	dd34      	ble.n	8005ae4 <_dtoa_r+0x394>
 8005a7a:	4b9a      	ldr	r3, [pc, #616]	; (8005ce4 <_dtoa_r+0x594>)
 8005a7c:	f00b 020f 	and.w	r2, fp, #15
 8005a80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a84:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005a88:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005a8c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005a90:	ea4f 142b 	mov.w	r4, fp, asr #4
 8005a94:	d016      	beq.n	8005ac4 <_dtoa_r+0x374>
 8005a96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005a9a:	4b93      	ldr	r3, [pc, #588]	; (8005ce8 <_dtoa_r+0x598>)
 8005a9c:	2703      	movs	r7, #3
 8005a9e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005aa2:	f7fa fe4d 	bl	8000740 <__aeabi_ddiv>
 8005aa6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005aaa:	f004 040f 	and.w	r4, r4, #15
 8005aae:	4e8e      	ldr	r6, [pc, #568]	; (8005ce8 <_dtoa_r+0x598>)
 8005ab0:	b954      	cbnz	r4, 8005ac8 <_dtoa_r+0x378>
 8005ab2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005ab6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005aba:	f7fa fe41 	bl	8000740 <__aeabi_ddiv>
 8005abe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005ac2:	e029      	b.n	8005b18 <_dtoa_r+0x3c8>
 8005ac4:	2702      	movs	r7, #2
 8005ac6:	e7f2      	b.n	8005aae <_dtoa_r+0x35e>
 8005ac8:	07e1      	lsls	r1, r4, #31
 8005aca:	d508      	bpl.n	8005ade <_dtoa_r+0x38e>
 8005acc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005ad0:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005ad4:	f7fa fd0a 	bl	80004ec <__aeabi_dmul>
 8005ad8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005adc:	3701      	adds	r7, #1
 8005ade:	1064      	asrs	r4, r4, #1
 8005ae0:	3608      	adds	r6, #8
 8005ae2:	e7e5      	b.n	8005ab0 <_dtoa_r+0x360>
 8005ae4:	f000 80a5 	beq.w	8005c32 <_dtoa_r+0x4e2>
 8005ae8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005aec:	f1cb 0400 	rsb	r4, fp, #0
 8005af0:	4b7c      	ldr	r3, [pc, #496]	; (8005ce4 <_dtoa_r+0x594>)
 8005af2:	f004 020f 	and.w	r2, r4, #15
 8005af6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005afe:	f7fa fcf5 	bl	80004ec <__aeabi_dmul>
 8005b02:	2702      	movs	r7, #2
 8005b04:	2300      	movs	r3, #0
 8005b06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b0a:	4e77      	ldr	r6, [pc, #476]	; (8005ce8 <_dtoa_r+0x598>)
 8005b0c:	1124      	asrs	r4, r4, #4
 8005b0e:	2c00      	cmp	r4, #0
 8005b10:	f040 8084 	bne.w	8005c1c <_dtoa_r+0x4cc>
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d1d2      	bne.n	8005abe <_dtoa_r+0x36e>
 8005b18:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005b1c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005b20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	f000 8087 	beq.w	8005c36 <_dtoa_r+0x4e6>
 8005b28:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	4b6f      	ldr	r3, [pc, #444]	; (8005cec <_dtoa_r+0x59c>)
 8005b30:	f7fa ff4e 	bl	80009d0 <__aeabi_dcmplt>
 8005b34:	2800      	cmp	r0, #0
 8005b36:	d07e      	beq.n	8005c36 <_dtoa_r+0x4e6>
 8005b38:	9b08      	ldr	r3, [sp, #32]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d07b      	beq.n	8005c36 <_dtoa_r+0x4e6>
 8005b3e:	9b06      	ldr	r3, [sp, #24]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	dd38      	ble.n	8005bb6 <_dtoa_r+0x466>
 8005b44:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005b48:	2200      	movs	r2, #0
 8005b4a:	4b69      	ldr	r3, [pc, #420]	; (8005cf0 <_dtoa_r+0x5a0>)
 8005b4c:	f7fa fcce 	bl	80004ec <__aeabi_dmul>
 8005b50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b54:	9c06      	ldr	r4, [sp, #24]
 8005b56:	f10b 38ff 	add.w	r8, fp, #4294967295
 8005b5a:	3701      	adds	r7, #1
 8005b5c:	4638      	mov	r0, r7
 8005b5e:	f7fa fc5b 	bl	8000418 <__aeabi_i2d>
 8005b62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b66:	f7fa fcc1 	bl	80004ec <__aeabi_dmul>
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	4b61      	ldr	r3, [pc, #388]	; (8005cf4 <_dtoa_r+0x5a4>)
 8005b6e:	f7fa fb07 	bl	8000180 <__adddf3>
 8005b72:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005b76:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005b7a:	9611      	str	r6, [sp, #68]	; 0x44
 8005b7c:	2c00      	cmp	r4, #0
 8005b7e:	d15d      	bne.n	8005c3c <_dtoa_r+0x4ec>
 8005b80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b84:	2200      	movs	r2, #0
 8005b86:	4b5c      	ldr	r3, [pc, #368]	; (8005cf8 <_dtoa_r+0x5a8>)
 8005b88:	f7fa faf8 	bl	800017c <__aeabi_dsub>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	460b      	mov	r3, r1
 8005b90:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005b94:	4633      	mov	r3, r6
 8005b96:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005b98:	f7fa ff38 	bl	8000a0c <__aeabi_dcmpgt>
 8005b9c:	2800      	cmp	r0, #0
 8005b9e:	f040 8295 	bne.w	80060cc <_dtoa_r+0x97c>
 8005ba2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ba6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005ba8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005bac:	f7fa ff10 	bl	80009d0 <__aeabi_dcmplt>
 8005bb0:	2800      	cmp	r0, #0
 8005bb2:	f040 8289 	bne.w	80060c8 <_dtoa_r+0x978>
 8005bb6:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005bba:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005bbe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f2c0 8151 	blt.w	8005e68 <_dtoa_r+0x718>
 8005bc6:	f1bb 0f0e 	cmp.w	fp, #14
 8005bca:	f300 814d 	bgt.w	8005e68 <_dtoa_r+0x718>
 8005bce:	4b45      	ldr	r3, [pc, #276]	; (8005ce4 <_dtoa_r+0x594>)
 8005bd0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005bd4:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005bd8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005bdc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	f280 80da 	bge.w	8005d98 <_dtoa_r+0x648>
 8005be4:	9b08      	ldr	r3, [sp, #32]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	f300 80d6 	bgt.w	8005d98 <_dtoa_r+0x648>
 8005bec:	f040 826b 	bne.w	80060c6 <_dtoa_r+0x976>
 8005bf0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	4b40      	ldr	r3, [pc, #256]	; (8005cf8 <_dtoa_r+0x5a8>)
 8005bf8:	f7fa fc78 	bl	80004ec <__aeabi_dmul>
 8005bfc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c00:	f7fa fefa 	bl	80009f8 <__aeabi_dcmpge>
 8005c04:	9c08      	ldr	r4, [sp, #32]
 8005c06:	4626      	mov	r6, r4
 8005c08:	2800      	cmp	r0, #0
 8005c0a:	f040 8241 	bne.w	8006090 <_dtoa_r+0x940>
 8005c0e:	2331      	movs	r3, #49	; 0x31
 8005c10:	9f03      	ldr	r7, [sp, #12]
 8005c12:	f10b 0b01 	add.w	fp, fp, #1
 8005c16:	f807 3b01 	strb.w	r3, [r7], #1
 8005c1a:	e23d      	b.n	8006098 <_dtoa_r+0x948>
 8005c1c:	07e2      	lsls	r2, r4, #31
 8005c1e:	d505      	bpl.n	8005c2c <_dtoa_r+0x4dc>
 8005c20:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005c24:	f7fa fc62 	bl	80004ec <__aeabi_dmul>
 8005c28:	2301      	movs	r3, #1
 8005c2a:	3701      	adds	r7, #1
 8005c2c:	1064      	asrs	r4, r4, #1
 8005c2e:	3608      	adds	r6, #8
 8005c30:	e76d      	b.n	8005b0e <_dtoa_r+0x3be>
 8005c32:	2702      	movs	r7, #2
 8005c34:	e770      	b.n	8005b18 <_dtoa_r+0x3c8>
 8005c36:	46d8      	mov	r8, fp
 8005c38:	9c08      	ldr	r4, [sp, #32]
 8005c3a:	e78f      	b.n	8005b5c <_dtoa_r+0x40c>
 8005c3c:	9903      	ldr	r1, [sp, #12]
 8005c3e:	4b29      	ldr	r3, [pc, #164]	; (8005ce4 <_dtoa_r+0x594>)
 8005c40:	4421      	add	r1, r4
 8005c42:	9112      	str	r1, [sp, #72]	; 0x48
 8005c44:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005c46:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005c4a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005c4e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005c52:	2900      	cmp	r1, #0
 8005c54:	d054      	beq.n	8005d00 <_dtoa_r+0x5b0>
 8005c56:	2000      	movs	r0, #0
 8005c58:	4928      	ldr	r1, [pc, #160]	; (8005cfc <_dtoa_r+0x5ac>)
 8005c5a:	f7fa fd71 	bl	8000740 <__aeabi_ddiv>
 8005c5e:	463b      	mov	r3, r7
 8005c60:	4632      	mov	r2, r6
 8005c62:	f7fa fa8b 	bl	800017c <__aeabi_dsub>
 8005c66:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005c6a:	9f03      	ldr	r7, [sp, #12]
 8005c6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c70:	f7fa feec 	bl	8000a4c <__aeabi_d2iz>
 8005c74:	4604      	mov	r4, r0
 8005c76:	f7fa fbcf 	bl	8000418 <__aeabi_i2d>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	460b      	mov	r3, r1
 8005c7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c82:	f7fa fa7b 	bl	800017c <__aeabi_dsub>
 8005c86:	4602      	mov	r2, r0
 8005c88:	460b      	mov	r3, r1
 8005c8a:	3430      	adds	r4, #48	; 0x30
 8005c8c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005c90:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005c94:	f807 4b01 	strb.w	r4, [r7], #1
 8005c98:	f7fa fe9a 	bl	80009d0 <__aeabi_dcmplt>
 8005c9c:	2800      	cmp	r0, #0
 8005c9e:	d173      	bne.n	8005d88 <_dtoa_r+0x638>
 8005ca0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ca4:	2000      	movs	r0, #0
 8005ca6:	4911      	ldr	r1, [pc, #68]	; (8005cec <_dtoa_r+0x59c>)
 8005ca8:	f7fa fa68 	bl	800017c <__aeabi_dsub>
 8005cac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005cb0:	f7fa fe8e 	bl	80009d0 <__aeabi_dcmplt>
 8005cb4:	2800      	cmp	r0, #0
 8005cb6:	f040 80b6 	bne.w	8005e26 <_dtoa_r+0x6d6>
 8005cba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005cbc:	429f      	cmp	r7, r3
 8005cbe:	f43f af7a 	beq.w	8005bb6 <_dtoa_r+0x466>
 8005cc2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	4b09      	ldr	r3, [pc, #36]	; (8005cf0 <_dtoa_r+0x5a0>)
 8005cca:	f7fa fc0f 	bl	80004ec <__aeabi_dmul>
 8005cce:	2200      	movs	r2, #0
 8005cd0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005cd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005cd8:	4b05      	ldr	r3, [pc, #20]	; (8005cf0 <_dtoa_r+0x5a0>)
 8005cda:	f7fa fc07 	bl	80004ec <__aeabi_dmul>
 8005cde:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005ce2:	e7c3      	b.n	8005c6c <_dtoa_r+0x51c>
 8005ce4:	080078f8 	.word	0x080078f8
 8005ce8:	080078d0 	.word	0x080078d0
 8005cec:	3ff00000 	.word	0x3ff00000
 8005cf0:	40240000 	.word	0x40240000
 8005cf4:	401c0000 	.word	0x401c0000
 8005cf8:	40140000 	.word	0x40140000
 8005cfc:	3fe00000 	.word	0x3fe00000
 8005d00:	4630      	mov	r0, r6
 8005d02:	4639      	mov	r1, r7
 8005d04:	f7fa fbf2 	bl	80004ec <__aeabi_dmul>
 8005d08:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005d0a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005d0e:	9c03      	ldr	r4, [sp, #12]
 8005d10:	9314      	str	r3, [sp, #80]	; 0x50
 8005d12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d16:	f7fa fe99 	bl	8000a4c <__aeabi_d2iz>
 8005d1a:	9015      	str	r0, [sp, #84]	; 0x54
 8005d1c:	f7fa fb7c 	bl	8000418 <__aeabi_i2d>
 8005d20:	4602      	mov	r2, r0
 8005d22:	460b      	mov	r3, r1
 8005d24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d28:	f7fa fa28 	bl	800017c <__aeabi_dsub>
 8005d2c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005d2e:	4606      	mov	r6, r0
 8005d30:	3330      	adds	r3, #48	; 0x30
 8005d32:	f804 3b01 	strb.w	r3, [r4], #1
 8005d36:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005d38:	460f      	mov	r7, r1
 8005d3a:	429c      	cmp	r4, r3
 8005d3c:	f04f 0200 	mov.w	r2, #0
 8005d40:	d124      	bne.n	8005d8c <_dtoa_r+0x63c>
 8005d42:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005d46:	4baf      	ldr	r3, [pc, #700]	; (8006004 <_dtoa_r+0x8b4>)
 8005d48:	f7fa fa1a 	bl	8000180 <__adddf3>
 8005d4c:	4602      	mov	r2, r0
 8005d4e:	460b      	mov	r3, r1
 8005d50:	4630      	mov	r0, r6
 8005d52:	4639      	mov	r1, r7
 8005d54:	f7fa fe5a 	bl	8000a0c <__aeabi_dcmpgt>
 8005d58:	2800      	cmp	r0, #0
 8005d5a:	d163      	bne.n	8005e24 <_dtoa_r+0x6d4>
 8005d5c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005d60:	2000      	movs	r0, #0
 8005d62:	49a8      	ldr	r1, [pc, #672]	; (8006004 <_dtoa_r+0x8b4>)
 8005d64:	f7fa fa0a 	bl	800017c <__aeabi_dsub>
 8005d68:	4602      	mov	r2, r0
 8005d6a:	460b      	mov	r3, r1
 8005d6c:	4630      	mov	r0, r6
 8005d6e:	4639      	mov	r1, r7
 8005d70:	f7fa fe2e 	bl	80009d0 <__aeabi_dcmplt>
 8005d74:	2800      	cmp	r0, #0
 8005d76:	f43f af1e 	beq.w	8005bb6 <_dtoa_r+0x466>
 8005d7a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005d7c:	1e7b      	subs	r3, r7, #1
 8005d7e:	9314      	str	r3, [sp, #80]	; 0x50
 8005d80:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8005d84:	2b30      	cmp	r3, #48	; 0x30
 8005d86:	d0f8      	beq.n	8005d7a <_dtoa_r+0x62a>
 8005d88:	46c3      	mov	fp, r8
 8005d8a:	e03b      	b.n	8005e04 <_dtoa_r+0x6b4>
 8005d8c:	4b9e      	ldr	r3, [pc, #632]	; (8006008 <_dtoa_r+0x8b8>)
 8005d8e:	f7fa fbad 	bl	80004ec <__aeabi_dmul>
 8005d92:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d96:	e7bc      	b.n	8005d12 <_dtoa_r+0x5c2>
 8005d98:	9f03      	ldr	r7, [sp, #12]
 8005d9a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005d9e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005da2:	4640      	mov	r0, r8
 8005da4:	4649      	mov	r1, r9
 8005da6:	f7fa fccb 	bl	8000740 <__aeabi_ddiv>
 8005daa:	f7fa fe4f 	bl	8000a4c <__aeabi_d2iz>
 8005dae:	4604      	mov	r4, r0
 8005db0:	f7fa fb32 	bl	8000418 <__aeabi_i2d>
 8005db4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005db8:	f7fa fb98 	bl	80004ec <__aeabi_dmul>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	460b      	mov	r3, r1
 8005dc0:	4640      	mov	r0, r8
 8005dc2:	4649      	mov	r1, r9
 8005dc4:	f7fa f9da 	bl	800017c <__aeabi_dsub>
 8005dc8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8005dcc:	f807 6b01 	strb.w	r6, [r7], #1
 8005dd0:	9e03      	ldr	r6, [sp, #12]
 8005dd2:	f8dd c020 	ldr.w	ip, [sp, #32]
 8005dd6:	1bbe      	subs	r6, r7, r6
 8005dd8:	45b4      	cmp	ip, r6
 8005dda:	4602      	mov	r2, r0
 8005ddc:	460b      	mov	r3, r1
 8005dde:	d136      	bne.n	8005e4e <_dtoa_r+0x6fe>
 8005de0:	f7fa f9ce 	bl	8000180 <__adddf3>
 8005de4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005de8:	4680      	mov	r8, r0
 8005dea:	4689      	mov	r9, r1
 8005dec:	f7fa fe0e 	bl	8000a0c <__aeabi_dcmpgt>
 8005df0:	bb58      	cbnz	r0, 8005e4a <_dtoa_r+0x6fa>
 8005df2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005df6:	4640      	mov	r0, r8
 8005df8:	4649      	mov	r1, r9
 8005dfa:	f7fa fddf 	bl	80009bc <__aeabi_dcmpeq>
 8005dfe:	b108      	cbz	r0, 8005e04 <_dtoa_r+0x6b4>
 8005e00:	07e3      	lsls	r3, r4, #31
 8005e02:	d422      	bmi.n	8005e4a <_dtoa_r+0x6fa>
 8005e04:	4651      	mov	r1, sl
 8005e06:	4628      	mov	r0, r5
 8005e08:	f000 fbc2 	bl	8006590 <_Bfree>
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005e10:	703b      	strb	r3, [r7, #0]
 8005e12:	f10b 0301 	add.w	r3, fp, #1
 8005e16:	6013      	str	r3, [r2, #0]
 8005e18:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	f43f ace6 	beq.w	80057ec <_dtoa_r+0x9c>
 8005e20:	601f      	str	r7, [r3, #0]
 8005e22:	e4e3      	b.n	80057ec <_dtoa_r+0x9c>
 8005e24:	4627      	mov	r7, r4
 8005e26:	463b      	mov	r3, r7
 8005e28:	461f      	mov	r7, r3
 8005e2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005e2e:	2a39      	cmp	r2, #57	; 0x39
 8005e30:	d107      	bne.n	8005e42 <_dtoa_r+0x6f2>
 8005e32:	9a03      	ldr	r2, [sp, #12]
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d1f7      	bne.n	8005e28 <_dtoa_r+0x6d8>
 8005e38:	2230      	movs	r2, #48	; 0x30
 8005e3a:	9903      	ldr	r1, [sp, #12]
 8005e3c:	f108 0801 	add.w	r8, r8, #1
 8005e40:	700a      	strb	r2, [r1, #0]
 8005e42:	781a      	ldrb	r2, [r3, #0]
 8005e44:	3201      	adds	r2, #1
 8005e46:	701a      	strb	r2, [r3, #0]
 8005e48:	e79e      	b.n	8005d88 <_dtoa_r+0x638>
 8005e4a:	46d8      	mov	r8, fp
 8005e4c:	e7eb      	b.n	8005e26 <_dtoa_r+0x6d6>
 8005e4e:	2200      	movs	r2, #0
 8005e50:	4b6d      	ldr	r3, [pc, #436]	; (8006008 <_dtoa_r+0x8b8>)
 8005e52:	f7fa fb4b 	bl	80004ec <__aeabi_dmul>
 8005e56:	2200      	movs	r2, #0
 8005e58:	2300      	movs	r3, #0
 8005e5a:	4680      	mov	r8, r0
 8005e5c:	4689      	mov	r9, r1
 8005e5e:	f7fa fdad 	bl	80009bc <__aeabi_dcmpeq>
 8005e62:	2800      	cmp	r0, #0
 8005e64:	d09b      	beq.n	8005d9e <_dtoa_r+0x64e>
 8005e66:	e7cd      	b.n	8005e04 <_dtoa_r+0x6b4>
 8005e68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005e6a:	2a00      	cmp	r2, #0
 8005e6c:	f000 80c4 	beq.w	8005ff8 <_dtoa_r+0x8a8>
 8005e70:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005e72:	2a01      	cmp	r2, #1
 8005e74:	f300 80a8 	bgt.w	8005fc8 <_dtoa_r+0x878>
 8005e78:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005e7a:	2a00      	cmp	r2, #0
 8005e7c:	f000 80a0 	beq.w	8005fc0 <_dtoa_r+0x870>
 8005e80:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005e84:	464f      	mov	r7, r9
 8005e86:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005e88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e8a:	2101      	movs	r1, #1
 8005e8c:	441a      	add	r2, r3
 8005e8e:	4628      	mov	r0, r5
 8005e90:	4499      	add	r9, r3
 8005e92:	9209      	str	r2, [sp, #36]	; 0x24
 8005e94:	f000 fc32 	bl	80066fc <__i2b>
 8005e98:	4606      	mov	r6, r0
 8005e9a:	b15f      	cbz	r7, 8005eb4 <_dtoa_r+0x764>
 8005e9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	dd08      	ble.n	8005eb4 <_dtoa_r+0x764>
 8005ea2:	42bb      	cmp	r3, r7
 8005ea4:	bfa8      	it	ge
 8005ea6:	463b      	movge	r3, r7
 8005ea8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005eaa:	eba9 0903 	sub.w	r9, r9, r3
 8005eae:	1aff      	subs	r7, r7, r3
 8005eb0:	1ad3      	subs	r3, r2, r3
 8005eb2:	9309      	str	r3, [sp, #36]	; 0x24
 8005eb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eb6:	b1f3      	cbz	r3, 8005ef6 <_dtoa_r+0x7a6>
 8005eb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	f000 80a0 	beq.w	8006000 <_dtoa_r+0x8b0>
 8005ec0:	2c00      	cmp	r4, #0
 8005ec2:	dd10      	ble.n	8005ee6 <_dtoa_r+0x796>
 8005ec4:	4631      	mov	r1, r6
 8005ec6:	4622      	mov	r2, r4
 8005ec8:	4628      	mov	r0, r5
 8005eca:	f000 fcd5 	bl	8006878 <__pow5mult>
 8005ece:	4652      	mov	r2, sl
 8005ed0:	4601      	mov	r1, r0
 8005ed2:	4606      	mov	r6, r0
 8005ed4:	4628      	mov	r0, r5
 8005ed6:	f000 fc27 	bl	8006728 <__multiply>
 8005eda:	4680      	mov	r8, r0
 8005edc:	4651      	mov	r1, sl
 8005ede:	4628      	mov	r0, r5
 8005ee0:	f000 fb56 	bl	8006590 <_Bfree>
 8005ee4:	46c2      	mov	sl, r8
 8005ee6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ee8:	1b1a      	subs	r2, r3, r4
 8005eea:	d004      	beq.n	8005ef6 <_dtoa_r+0x7a6>
 8005eec:	4651      	mov	r1, sl
 8005eee:	4628      	mov	r0, r5
 8005ef0:	f000 fcc2 	bl	8006878 <__pow5mult>
 8005ef4:	4682      	mov	sl, r0
 8005ef6:	2101      	movs	r1, #1
 8005ef8:	4628      	mov	r0, r5
 8005efa:	f000 fbff 	bl	80066fc <__i2b>
 8005efe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f00:	4604      	mov	r4, r0
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	f340 8082 	ble.w	800600c <_dtoa_r+0x8bc>
 8005f08:	461a      	mov	r2, r3
 8005f0a:	4601      	mov	r1, r0
 8005f0c:	4628      	mov	r0, r5
 8005f0e:	f000 fcb3 	bl	8006878 <__pow5mult>
 8005f12:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005f14:	4604      	mov	r4, r0
 8005f16:	2b01      	cmp	r3, #1
 8005f18:	dd7b      	ble.n	8006012 <_dtoa_r+0x8c2>
 8005f1a:	f04f 0800 	mov.w	r8, #0
 8005f1e:	6923      	ldr	r3, [r4, #16]
 8005f20:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005f24:	6918      	ldr	r0, [r3, #16]
 8005f26:	f000 fb9b 	bl	8006660 <__hi0bits>
 8005f2a:	f1c0 0020 	rsb	r0, r0, #32
 8005f2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f30:	4418      	add	r0, r3
 8005f32:	f010 001f 	ands.w	r0, r0, #31
 8005f36:	f000 8092 	beq.w	800605e <_dtoa_r+0x90e>
 8005f3a:	f1c0 0320 	rsb	r3, r0, #32
 8005f3e:	2b04      	cmp	r3, #4
 8005f40:	f340 8085 	ble.w	800604e <_dtoa_r+0x8fe>
 8005f44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f46:	f1c0 001c 	rsb	r0, r0, #28
 8005f4a:	4403      	add	r3, r0
 8005f4c:	4481      	add	r9, r0
 8005f4e:	4407      	add	r7, r0
 8005f50:	9309      	str	r3, [sp, #36]	; 0x24
 8005f52:	f1b9 0f00 	cmp.w	r9, #0
 8005f56:	dd05      	ble.n	8005f64 <_dtoa_r+0x814>
 8005f58:	4651      	mov	r1, sl
 8005f5a:	464a      	mov	r2, r9
 8005f5c:	4628      	mov	r0, r5
 8005f5e:	f000 fce5 	bl	800692c <__lshift>
 8005f62:	4682      	mov	sl, r0
 8005f64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	dd05      	ble.n	8005f76 <_dtoa_r+0x826>
 8005f6a:	4621      	mov	r1, r4
 8005f6c:	461a      	mov	r2, r3
 8005f6e:	4628      	mov	r0, r5
 8005f70:	f000 fcdc 	bl	800692c <__lshift>
 8005f74:	4604      	mov	r4, r0
 8005f76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d072      	beq.n	8006062 <_dtoa_r+0x912>
 8005f7c:	4621      	mov	r1, r4
 8005f7e:	4650      	mov	r0, sl
 8005f80:	f000 fd40 	bl	8006a04 <__mcmp>
 8005f84:	2800      	cmp	r0, #0
 8005f86:	da6c      	bge.n	8006062 <_dtoa_r+0x912>
 8005f88:	2300      	movs	r3, #0
 8005f8a:	4651      	mov	r1, sl
 8005f8c:	220a      	movs	r2, #10
 8005f8e:	4628      	mov	r0, r5
 8005f90:	f000 fb20 	bl	80065d4 <__multadd>
 8005f94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f96:	4682      	mov	sl, r0
 8005f98:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	f000 81ac 	beq.w	80062fa <_dtoa_r+0xbaa>
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	4631      	mov	r1, r6
 8005fa6:	220a      	movs	r2, #10
 8005fa8:	4628      	mov	r0, r5
 8005faa:	f000 fb13 	bl	80065d4 <__multadd>
 8005fae:	9b06      	ldr	r3, [sp, #24]
 8005fb0:	4606      	mov	r6, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	f300 8093 	bgt.w	80060de <_dtoa_r+0x98e>
 8005fb8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005fba:	2b02      	cmp	r3, #2
 8005fbc:	dc59      	bgt.n	8006072 <_dtoa_r+0x922>
 8005fbe:	e08e      	b.n	80060de <_dtoa_r+0x98e>
 8005fc0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005fc2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005fc6:	e75d      	b.n	8005e84 <_dtoa_r+0x734>
 8005fc8:	9b08      	ldr	r3, [sp, #32]
 8005fca:	1e5c      	subs	r4, r3, #1
 8005fcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fce:	42a3      	cmp	r3, r4
 8005fd0:	bfbf      	itttt	lt
 8005fd2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005fd4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8005fd6:	1ae3      	sublt	r3, r4, r3
 8005fd8:	18d2      	addlt	r2, r2, r3
 8005fda:	bfa8      	it	ge
 8005fdc:	1b1c      	subge	r4, r3, r4
 8005fde:	9b08      	ldr	r3, [sp, #32]
 8005fe0:	bfbe      	ittt	lt
 8005fe2:	940a      	strlt	r4, [sp, #40]	; 0x28
 8005fe4:	920e      	strlt	r2, [sp, #56]	; 0x38
 8005fe6:	2400      	movlt	r4, #0
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	bfb5      	itete	lt
 8005fec:	eba9 0703 	sublt.w	r7, r9, r3
 8005ff0:	464f      	movge	r7, r9
 8005ff2:	2300      	movlt	r3, #0
 8005ff4:	9b08      	ldrge	r3, [sp, #32]
 8005ff6:	e747      	b.n	8005e88 <_dtoa_r+0x738>
 8005ff8:	464f      	mov	r7, r9
 8005ffa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005ffc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005ffe:	e74c      	b.n	8005e9a <_dtoa_r+0x74a>
 8006000:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006002:	e773      	b.n	8005eec <_dtoa_r+0x79c>
 8006004:	3fe00000 	.word	0x3fe00000
 8006008:	40240000 	.word	0x40240000
 800600c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800600e:	2b01      	cmp	r3, #1
 8006010:	dc18      	bgt.n	8006044 <_dtoa_r+0x8f4>
 8006012:	9b04      	ldr	r3, [sp, #16]
 8006014:	b9b3      	cbnz	r3, 8006044 <_dtoa_r+0x8f4>
 8006016:	9b05      	ldr	r3, [sp, #20]
 8006018:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800601c:	b993      	cbnz	r3, 8006044 <_dtoa_r+0x8f4>
 800601e:	9b05      	ldr	r3, [sp, #20]
 8006020:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006024:	0d1b      	lsrs	r3, r3, #20
 8006026:	051b      	lsls	r3, r3, #20
 8006028:	b17b      	cbz	r3, 800604a <_dtoa_r+0x8fa>
 800602a:	f04f 0801 	mov.w	r8, #1
 800602e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006030:	f109 0901 	add.w	r9, r9, #1
 8006034:	3301      	adds	r3, #1
 8006036:	9309      	str	r3, [sp, #36]	; 0x24
 8006038:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800603a:	2b00      	cmp	r3, #0
 800603c:	f47f af6f 	bne.w	8005f1e <_dtoa_r+0x7ce>
 8006040:	2001      	movs	r0, #1
 8006042:	e774      	b.n	8005f2e <_dtoa_r+0x7de>
 8006044:	f04f 0800 	mov.w	r8, #0
 8006048:	e7f6      	b.n	8006038 <_dtoa_r+0x8e8>
 800604a:	4698      	mov	r8, r3
 800604c:	e7f4      	b.n	8006038 <_dtoa_r+0x8e8>
 800604e:	d080      	beq.n	8005f52 <_dtoa_r+0x802>
 8006050:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006052:	331c      	adds	r3, #28
 8006054:	441a      	add	r2, r3
 8006056:	4499      	add	r9, r3
 8006058:	441f      	add	r7, r3
 800605a:	9209      	str	r2, [sp, #36]	; 0x24
 800605c:	e779      	b.n	8005f52 <_dtoa_r+0x802>
 800605e:	4603      	mov	r3, r0
 8006060:	e7f6      	b.n	8006050 <_dtoa_r+0x900>
 8006062:	9b08      	ldr	r3, [sp, #32]
 8006064:	2b00      	cmp	r3, #0
 8006066:	dc34      	bgt.n	80060d2 <_dtoa_r+0x982>
 8006068:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800606a:	2b02      	cmp	r3, #2
 800606c:	dd31      	ble.n	80060d2 <_dtoa_r+0x982>
 800606e:	9b08      	ldr	r3, [sp, #32]
 8006070:	9306      	str	r3, [sp, #24]
 8006072:	9b06      	ldr	r3, [sp, #24]
 8006074:	b963      	cbnz	r3, 8006090 <_dtoa_r+0x940>
 8006076:	4621      	mov	r1, r4
 8006078:	2205      	movs	r2, #5
 800607a:	4628      	mov	r0, r5
 800607c:	f000 faaa 	bl	80065d4 <__multadd>
 8006080:	4601      	mov	r1, r0
 8006082:	4604      	mov	r4, r0
 8006084:	4650      	mov	r0, sl
 8006086:	f000 fcbd 	bl	8006a04 <__mcmp>
 800608a:	2800      	cmp	r0, #0
 800608c:	f73f adbf 	bgt.w	8005c0e <_dtoa_r+0x4be>
 8006090:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006092:	9f03      	ldr	r7, [sp, #12]
 8006094:	ea6f 0b03 	mvn.w	fp, r3
 8006098:	f04f 0800 	mov.w	r8, #0
 800609c:	4621      	mov	r1, r4
 800609e:	4628      	mov	r0, r5
 80060a0:	f000 fa76 	bl	8006590 <_Bfree>
 80060a4:	2e00      	cmp	r6, #0
 80060a6:	f43f aead 	beq.w	8005e04 <_dtoa_r+0x6b4>
 80060aa:	f1b8 0f00 	cmp.w	r8, #0
 80060ae:	d005      	beq.n	80060bc <_dtoa_r+0x96c>
 80060b0:	45b0      	cmp	r8, r6
 80060b2:	d003      	beq.n	80060bc <_dtoa_r+0x96c>
 80060b4:	4641      	mov	r1, r8
 80060b6:	4628      	mov	r0, r5
 80060b8:	f000 fa6a 	bl	8006590 <_Bfree>
 80060bc:	4631      	mov	r1, r6
 80060be:	4628      	mov	r0, r5
 80060c0:	f000 fa66 	bl	8006590 <_Bfree>
 80060c4:	e69e      	b.n	8005e04 <_dtoa_r+0x6b4>
 80060c6:	2400      	movs	r4, #0
 80060c8:	4626      	mov	r6, r4
 80060ca:	e7e1      	b.n	8006090 <_dtoa_r+0x940>
 80060cc:	46c3      	mov	fp, r8
 80060ce:	4626      	mov	r6, r4
 80060d0:	e59d      	b.n	8005c0e <_dtoa_r+0x4be>
 80060d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	f000 80c8 	beq.w	800626a <_dtoa_r+0xb1a>
 80060da:	9b08      	ldr	r3, [sp, #32]
 80060dc:	9306      	str	r3, [sp, #24]
 80060de:	2f00      	cmp	r7, #0
 80060e0:	dd05      	ble.n	80060ee <_dtoa_r+0x99e>
 80060e2:	4631      	mov	r1, r6
 80060e4:	463a      	mov	r2, r7
 80060e6:	4628      	mov	r0, r5
 80060e8:	f000 fc20 	bl	800692c <__lshift>
 80060ec:	4606      	mov	r6, r0
 80060ee:	f1b8 0f00 	cmp.w	r8, #0
 80060f2:	d05b      	beq.n	80061ac <_dtoa_r+0xa5c>
 80060f4:	4628      	mov	r0, r5
 80060f6:	6871      	ldr	r1, [r6, #4]
 80060f8:	f000 fa0a 	bl	8006510 <_Balloc>
 80060fc:	4607      	mov	r7, r0
 80060fe:	b928      	cbnz	r0, 800610c <_dtoa_r+0x9bc>
 8006100:	4602      	mov	r2, r0
 8006102:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006106:	4b81      	ldr	r3, [pc, #516]	; (800630c <_dtoa_r+0xbbc>)
 8006108:	f7ff bb36 	b.w	8005778 <_dtoa_r+0x28>
 800610c:	6932      	ldr	r2, [r6, #16]
 800610e:	f106 010c 	add.w	r1, r6, #12
 8006112:	3202      	adds	r2, #2
 8006114:	0092      	lsls	r2, r2, #2
 8006116:	300c      	adds	r0, #12
 8006118:	f000 ff9e 	bl	8007058 <memcpy>
 800611c:	2201      	movs	r2, #1
 800611e:	4639      	mov	r1, r7
 8006120:	4628      	mov	r0, r5
 8006122:	f000 fc03 	bl	800692c <__lshift>
 8006126:	46b0      	mov	r8, r6
 8006128:	4606      	mov	r6, r0
 800612a:	9b03      	ldr	r3, [sp, #12]
 800612c:	9a03      	ldr	r2, [sp, #12]
 800612e:	3301      	adds	r3, #1
 8006130:	9308      	str	r3, [sp, #32]
 8006132:	9b06      	ldr	r3, [sp, #24]
 8006134:	4413      	add	r3, r2
 8006136:	930b      	str	r3, [sp, #44]	; 0x2c
 8006138:	9b04      	ldr	r3, [sp, #16]
 800613a:	f003 0301 	and.w	r3, r3, #1
 800613e:	930a      	str	r3, [sp, #40]	; 0x28
 8006140:	9b08      	ldr	r3, [sp, #32]
 8006142:	4621      	mov	r1, r4
 8006144:	3b01      	subs	r3, #1
 8006146:	4650      	mov	r0, sl
 8006148:	9304      	str	r3, [sp, #16]
 800614a:	f7ff fa77 	bl	800563c <quorem>
 800614e:	4641      	mov	r1, r8
 8006150:	9006      	str	r0, [sp, #24]
 8006152:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006156:	4650      	mov	r0, sl
 8006158:	f000 fc54 	bl	8006a04 <__mcmp>
 800615c:	4632      	mov	r2, r6
 800615e:	9009      	str	r0, [sp, #36]	; 0x24
 8006160:	4621      	mov	r1, r4
 8006162:	4628      	mov	r0, r5
 8006164:	f000 fc6a 	bl	8006a3c <__mdiff>
 8006168:	68c2      	ldr	r2, [r0, #12]
 800616a:	4607      	mov	r7, r0
 800616c:	bb02      	cbnz	r2, 80061b0 <_dtoa_r+0xa60>
 800616e:	4601      	mov	r1, r0
 8006170:	4650      	mov	r0, sl
 8006172:	f000 fc47 	bl	8006a04 <__mcmp>
 8006176:	4602      	mov	r2, r0
 8006178:	4639      	mov	r1, r7
 800617a:	4628      	mov	r0, r5
 800617c:	920c      	str	r2, [sp, #48]	; 0x30
 800617e:	f000 fa07 	bl	8006590 <_Bfree>
 8006182:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006184:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006186:	9f08      	ldr	r7, [sp, #32]
 8006188:	ea43 0102 	orr.w	r1, r3, r2
 800618c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800618e:	4319      	orrs	r1, r3
 8006190:	d110      	bne.n	80061b4 <_dtoa_r+0xa64>
 8006192:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006196:	d029      	beq.n	80061ec <_dtoa_r+0xa9c>
 8006198:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800619a:	2b00      	cmp	r3, #0
 800619c:	dd02      	ble.n	80061a4 <_dtoa_r+0xa54>
 800619e:	9b06      	ldr	r3, [sp, #24]
 80061a0:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80061a4:	9b04      	ldr	r3, [sp, #16]
 80061a6:	f883 9000 	strb.w	r9, [r3]
 80061aa:	e777      	b.n	800609c <_dtoa_r+0x94c>
 80061ac:	4630      	mov	r0, r6
 80061ae:	e7ba      	b.n	8006126 <_dtoa_r+0x9d6>
 80061b0:	2201      	movs	r2, #1
 80061b2:	e7e1      	b.n	8006178 <_dtoa_r+0xa28>
 80061b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	db04      	blt.n	80061c4 <_dtoa_r+0xa74>
 80061ba:	9922      	ldr	r1, [sp, #136]	; 0x88
 80061bc:	430b      	orrs	r3, r1
 80061be:	990a      	ldr	r1, [sp, #40]	; 0x28
 80061c0:	430b      	orrs	r3, r1
 80061c2:	d120      	bne.n	8006206 <_dtoa_r+0xab6>
 80061c4:	2a00      	cmp	r2, #0
 80061c6:	dded      	ble.n	80061a4 <_dtoa_r+0xa54>
 80061c8:	4651      	mov	r1, sl
 80061ca:	2201      	movs	r2, #1
 80061cc:	4628      	mov	r0, r5
 80061ce:	f000 fbad 	bl	800692c <__lshift>
 80061d2:	4621      	mov	r1, r4
 80061d4:	4682      	mov	sl, r0
 80061d6:	f000 fc15 	bl	8006a04 <__mcmp>
 80061da:	2800      	cmp	r0, #0
 80061dc:	dc03      	bgt.n	80061e6 <_dtoa_r+0xa96>
 80061de:	d1e1      	bne.n	80061a4 <_dtoa_r+0xa54>
 80061e0:	f019 0f01 	tst.w	r9, #1
 80061e4:	d0de      	beq.n	80061a4 <_dtoa_r+0xa54>
 80061e6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80061ea:	d1d8      	bne.n	800619e <_dtoa_r+0xa4e>
 80061ec:	2339      	movs	r3, #57	; 0x39
 80061ee:	9a04      	ldr	r2, [sp, #16]
 80061f0:	7013      	strb	r3, [r2, #0]
 80061f2:	463b      	mov	r3, r7
 80061f4:	461f      	mov	r7, r3
 80061f6:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80061fa:	3b01      	subs	r3, #1
 80061fc:	2a39      	cmp	r2, #57	; 0x39
 80061fe:	d06b      	beq.n	80062d8 <_dtoa_r+0xb88>
 8006200:	3201      	adds	r2, #1
 8006202:	701a      	strb	r2, [r3, #0]
 8006204:	e74a      	b.n	800609c <_dtoa_r+0x94c>
 8006206:	2a00      	cmp	r2, #0
 8006208:	dd07      	ble.n	800621a <_dtoa_r+0xaca>
 800620a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800620e:	d0ed      	beq.n	80061ec <_dtoa_r+0xa9c>
 8006210:	9a04      	ldr	r2, [sp, #16]
 8006212:	f109 0301 	add.w	r3, r9, #1
 8006216:	7013      	strb	r3, [r2, #0]
 8006218:	e740      	b.n	800609c <_dtoa_r+0x94c>
 800621a:	9b08      	ldr	r3, [sp, #32]
 800621c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800621e:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006222:	4293      	cmp	r3, r2
 8006224:	d042      	beq.n	80062ac <_dtoa_r+0xb5c>
 8006226:	4651      	mov	r1, sl
 8006228:	2300      	movs	r3, #0
 800622a:	220a      	movs	r2, #10
 800622c:	4628      	mov	r0, r5
 800622e:	f000 f9d1 	bl	80065d4 <__multadd>
 8006232:	45b0      	cmp	r8, r6
 8006234:	4682      	mov	sl, r0
 8006236:	f04f 0300 	mov.w	r3, #0
 800623a:	f04f 020a 	mov.w	r2, #10
 800623e:	4641      	mov	r1, r8
 8006240:	4628      	mov	r0, r5
 8006242:	d107      	bne.n	8006254 <_dtoa_r+0xb04>
 8006244:	f000 f9c6 	bl	80065d4 <__multadd>
 8006248:	4680      	mov	r8, r0
 800624a:	4606      	mov	r6, r0
 800624c:	9b08      	ldr	r3, [sp, #32]
 800624e:	3301      	adds	r3, #1
 8006250:	9308      	str	r3, [sp, #32]
 8006252:	e775      	b.n	8006140 <_dtoa_r+0x9f0>
 8006254:	f000 f9be 	bl	80065d4 <__multadd>
 8006258:	4631      	mov	r1, r6
 800625a:	4680      	mov	r8, r0
 800625c:	2300      	movs	r3, #0
 800625e:	220a      	movs	r2, #10
 8006260:	4628      	mov	r0, r5
 8006262:	f000 f9b7 	bl	80065d4 <__multadd>
 8006266:	4606      	mov	r6, r0
 8006268:	e7f0      	b.n	800624c <_dtoa_r+0xafc>
 800626a:	9b08      	ldr	r3, [sp, #32]
 800626c:	9306      	str	r3, [sp, #24]
 800626e:	9f03      	ldr	r7, [sp, #12]
 8006270:	4621      	mov	r1, r4
 8006272:	4650      	mov	r0, sl
 8006274:	f7ff f9e2 	bl	800563c <quorem>
 8006278:	9b03      	ldr	r3, [sp, #12]
 800627a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800627e:	f807 9b01 	strb.w	r9, [r7], #1
 8006282:	1afa      	subs	r2, r7, r3
 8006284:	9b06      	ldr	r3, [sp, #24]
 8006286:	4293      	cmp	r3, r2
 8006288:	dd07      	ble.n	800629a <_dtoa_r+0xb4a>
 800628a:	4651      	mov	r1, sl
 800628c:	2300      	movs	r3, #0
 800628e:	220a      	movs	r2, #10
 8006290:	4628      	mov	r0, r5
 8006292:	f000 f99f 	bl	80065d4 <__multadd>
 8006296:	4682      	mov	sl, r0
 8006298:	e7ea      	b.n	8006270 <_dtoa_r+0xb20>
 800629a:	9b06      	ldr	r3, [sp, #24]
 800629c:	f04f 0800 	mov.w	r8, #0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	bfcc      	ite	gt
 80062a4:	461f      	movgt	r7, r3
 80062a6:	2701      	movle	r7, #1
 80062a8:	9b03      	ldr	r3, [sp, #12]
 80062aa:	441f      	add	r7, r3
 80062ac:	4651      	mov	r1, sl
 80062ae:	2201      	movs	r2, #1
 80062b0:	4628      	mov	r0, r5
 80062b2:	f000 fb3b 	bl	800692c <__lshift>
 80062b6:	4621      	mov	r1, r4
 80062b8:	4682      	mov	sl, r0
 80062ba:	f000 fba3 	bl	8006a04 <__mcmp>
 80062be:	2800      	cmp	r0, #0
 80062c0:	dc97      	bgt.n	80061f2 <_dtoa_r+0xaa2>
 80062c2:	d102      	bne.n	80062ca <_dtoa_r+0xb7a>
 80062c4:	f019 0f01 	tst.w	r9, #1
 80062c8:	d193      	bne.n	80061f2 <_dtoa_r+0xaa2>
 80062ca:	463b      	mov	r3, r7
 80062cc:	461f      	mov	r7, r3
 80062ce:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80062d2:	2a30      	cmp	r2, #48	; 0x30
 80062d4:	d0fa      	beq.n	80062cc <_dtoa_r+0xb7c>
 80062d6:	e6e1      	b.n	800609c <_dtoa_r+0x94c>
 80062d8:	9a03      	ldr	r2, [sp, #12]
 80062da:	429a      	cmp	r2, r3
 80062dc:	d18a      	bne.n	80061f4 <_dtoa_r+0xaa4>
 80062de:	2331      	movs	r3, #49	; 0x31
 80062e0:	f10b 0b01 	add.w	fp, fp, #1
 80062e4:	e797      	b.n	8006216 <_dtoa_r+0xac6>
 80062e6:	4b0a      	ldr	r3, [pc, #40]	; (8006310 <_dtoa_r+0xbc0>)
 80062e8:	f7ff ba9f 	b.w	800582a <_dtoa_r+0xda>
 80062ec:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	f47f aa77 	bne.w	80057e2 <_dtoa_r+0x92>
 80062f4:	4b07      	ldr	r3, [pc, #28]	; (8006314 <_dtoa_r+0xbc4>)
 80062f6:	f7ff ba98 	b.w	800582a <_dtoa_r+0xda>
 80062fa:	9b06      	ldr	r3, [sp, #24]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	dcb6      	bgt.n	800626e <_dtoa_r+0xb1e>
 8006300:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006302:	2b02      	cmp	r3, #2
 8006304:	f73f aeb5 	bgt.w	8006072 <_dtoa_r+0x922>
 8006308:	e7b1      	b.n	800626e <_dtoa_r+0xb1e>
 800630a:	bf00      	nop
 800630c:	08007866 	.word	0x08007866
 8006310:	080077c6 	.word	0x080077c6
 8006314:	080077ea 	.word	0x080077ea

08006318 <_free_r>:
 8006318:	b538      	push	{r3, r4, r5, lr}
 800631a:	4605      	mov	r5, r0
 800631c:	2900      	cmp	r1, #0
 800631e:	d040      	beq.n	80063a2 <_free_r+0x8a>
 8006320:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006324:	1f0c      	subs	r4, r1, #4
 8006326:	2b00      	cmp	r3, #0
 8006328:	bfb8      	it	lt
 800632a:	18e4      	addlt	r4, r4, r3
 800632c:	f000 f8e4 	bl	80064f8 <__malloc_lock>
 8006330:	4a1c      	ldr	r2, [pc, #112]	; (80063a4 <_free_r+0x8c>)
 8006332:	6813      	ldr	r3, [r2, #0]
 8006334:	b933      	cbnz	r3, 8006344 <_free_r+0x2c>
 8006336:	6063      	str	r3, [r4, #4]
 8006338:	6014      	str	r4, [r2, #0]
 800633a:	4628      	mov	r0, r5
 800633c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006340:	f000 b8e0 	b.w	8006504 <__malloc_unlock>
 8006344:	42a3      	cmp	r3, r4
 8006346:	d908      	bls.n	800635a <_free_r+0x42>
 8006348:	6820      	ldr	r0, [r4, #0]
 800634a:	1821      	adds	r1, r4, r0
 800634c:	428b      	cmp	r3, r1
 800634e:	bf01      	itttt	eq
 8006350:	6819      	ldreq	r1, [r3, #0]
 8006352:	685b      	ldreq	r3, [r3, #4]
 8006354:	1809      	addeq	r1, r1, r0
 8006356:	6021      	streq	r1, [r4, #0]
 8006358:	e7ed      	b.n	8006336 <_free_r+0x1e>
 800635a:	461a      	mov	r2, r3
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	b10b      	cbz	r3, 8006364 <_free_r+0x4c>
 8006360:	42a3      	cmp	r3, r4
 8006362:	d9fa      	bls.n	800635a <_free_r+0x42>
 8006364:	6811      	ldr	r1, [r2, #0]
 8006366:	1850      	adds	r0, r2, r1
 8006368:	42a0      	cmp	r0, r4
 800636a:	d10b      	bne.n	8006384 <_free_r+0x6c>
 800636c:	6820      	ldr	r0, [r4, #0]
 800636e:	4401      	add	r1, r0
 8006370:	1850      	adds	r0, r2, r1
 8006372:	4283      	cmp	r3, r0
 8006374:	6011      	str	r1, [r2, #0]
 8006376:	d1e0      	bne.n	800633a <_free_r+0x22>
 8006378:	6818      	ldr	r0, [r3, #0]
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	4408      	add	r0, r1
 800637e:	6010      	str	r0, [r2, #0]
 8006380:	6053      	str	r3, [r2, #4]
 8006382:	e7da      	b.n	800633a <_free_r+0x22>
 8006384:	d902      	bls.n	800638c <_free_r+0x74>
 8006386:	230c      	movs	r3, #12
 8006388:	602b      	str	r3, [r5, #0]
 800638a:	e7d6      	b.n	800633a <_free_r+0x22>
 800638c:	6820      	ldr	r0, [r4, #0]
 800638e:	1821      	adds	r1, r4, r0
 8006390:	428b      	cmp	r3, r1
 8006392:	bf01      	itttt	eq
 8006394:	6819      	ldreq	r1, [r3, #0]
 8006396:	685b      	ldreq	r3, [r3, #4]
 8006398:	1809      	addeq	r1, r1, r0
 800639a:	6021      	streq	r1, [r4, #0]
 800639c:	6063      	str	r3, [r4, #4]
 800639e:	6054      	str	r4, [r2, #4]
 80063a0:	e7cb      	b.n	800633a <_free_r+0x22>
 80063a2:	bd38      	pop	{r3, r4, r5, pc}
 80063a4:	20000478 	.word	0x20000478

080063a8 <malloc>:
 80063a8:	4b02      	ldr	r3, [pc, #8]	; (80063b4 <malloc+0xc>)
 80063aa:	4601      	mov	r1, r0
 80063ac:	6818      	ldr	r0, [r3, #0]
 80063ae:	f000 b823 	b.w	80063f8 <_malloc_r>
 80063b2:	bf00      	nop
 80063b4:	20000070 	.word	0x20000070

080063b8 <sbrk_aligned>:
 80063b8:	b570      	push	{r4, r5, r6, lr}
 80063ba:	4e0e      	ldr	r6, [pc, #56]	; (80063f4 <sbrk_aligned+0x3c>)
 80063bc:	460c      	mov	r4, r1
 80063be:	6831      	ldr	r1, [r6, #0]
 80063c0:	4605      	mov	r5, r0
 80063c2:	b911      	cbnz	r1, 80063ca <sbrk_aligned+0x12>
 80063c4:	f000 fe38 	bl	8007038 <_sbrk_r>
 80063c8:	6030      	str	r0, [r6, #0]
 80063ca:	4621      	mov	r1, r4
 80063cc:	4628      	mov	r0, r5
 80063ce:	f000 fe33 	bl	8007038 <_sbrk_r>
 80063d2:	1c43      	adds	r3, r0, #1
 80063d4:	d00a      	beq.n	80063ec <sbrk_aligned+0x34>
 80063d6:	1cc4      	adds	r4, r0, #3
 80063d8:	f024 0403 	bic.w	r4, r4, #3
 80063dc:	42a0      	cmp	r0, r4
 80063de:	d007      	beq.n	80063f0 <sbrk_aligned+0x38>
 80063e0:	1a21      	subs	r1, r4, r0
 80063e2:	4628      	mov	r0, r5
 80063e4:	f000 fe28 	bl	8007038 <_sbrk_r>
 80063e8:	3001      	adds	r0, #1
 80063ea:	d101      	bne.n	80063f0 <sbrk_aligned+0x38>
 80063ec:	f04f 34ff 	mov.w	r4, #4294967295
 80063f0:	4620      	mov	r0, r4
 80063f2:	bd70      	pop	{r4, r5, r6, pc}
 80063f4:	2000047c 	.word	0x2000047c

080063f8 <_malloc_r>:
 80063f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063fc:	1ccd      	adds	r5, r1, #3
 80063fe:	f025 0503 	bic.w	r5, r5, #3
 8006402:	3508      	adds	r5, #8
 8006404:	2d0c      	cmp	r5, #12
 8006406:	bf38      	it	cc
 8006408:	250c      	movcc	r5, #12
 800640a:	2d00      	cmp	r5, #0
 800640c:	4607      	mov	r7, r0
 800640e:	db01      	blt.n	8006414 <_malloc_r+0x1c>
 8006410:	42a9      	cmp	r1, r5
 8006412:	d905      	bls.n	8006420 <_malloc_r+0x28>
 8006414:	230c      	movs	r3, #12
 8006416:	2600      	movs	r6, #0
 8006418:	603b      	str	r3, [r7, #0]
 800641a:	4630      	mov	r0, r6
 800641c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006420:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80064f4 <_malloc_r+0xfc>
 8006424:	f000 f868 	bl	80064f8 <__malloc_lock>
 8006428:	f8d8 3000 	ldr.w	r3, [r8]
 800642c:	461c      	mov	r4, r3
 800642e:	bb5c      	cbnz	r4, 8006488 <_malloc_r+0x90>
 8006430:	4629      	mov	r1, r5
 8006432:	4638      	mov	r0, r7
 8006434:	f7ff ffc0 	bl	80063b8 <sbrk_aligned>
 8006438:	1c43      	adds	r3, r0, #1
 800643a:	4604      	mov	r4, r0
 800643c:	d155      	bne.n	80064ea <_malloc_r+0xf2>
 800643e:	f8d8 4000 	ldr.w	r4, [r8]
 8006442:	4626      	mov	r6, r4
 8006444:	2e00      	cmp	r6, #0
 8006446:	d145      	bne.n	80064d4 <_malloc_r+0xdc>
 8006448:	2c00      	cmp	r4, #0
 800644a:	d048      	beq.n	80064de <_malloc_r+0xe6>
 800644c:	6823      	ldr	r3, [r4, #0]
 800644e:	4631      	mov	r1, r6
 8006450:	4638      	mov	r0, r7
 8006452:	eb04 0903 	add.w	r9, r4, r3
 8006456:	f000 fdef 	bl	8007038 <_sbrk_r>
 800645a:	4581      	cmp	r9, r0
 800645c:	d13f      	bne.n	80064de <_malloc_r+0xe6>
 800645e:	6821      	ldr	r1, [r4, #0]
 8006460:	4638      	mov	r0, r7
 8006462:	1a6d      	subs	r5, r5, r1
 8006464:	4629      	mov	r1, r5
 8006466:	f7ff ffa7 	bl	80063b8 <sbrk_aligned>
 800646a:	3001      	adds	r0, #1
 800646c:	d037      	beq.n	80064de <_malloc_r+0xe6>
 800646e:	6823      	ldr	r3, [r4, #0]
 8006470:	442b      	add	r3, r5
 8006472:	6023      	str	r3, [r4, #0]
 8006474:	f8d8 3000 	ldr.w	r3, [r8]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d038      	beq.n	80064ee <_malloc_r+0xf6>
 800647c:	685a      	ldr	r2, [r3, #4]
 800647e:	42a2      	cmp	r2, r4
 8006480:	d12b      	bne.n	80064da <_malloc_r+0xe2>
 8006482:	2200      	movs	r2, #0
 8006484:	605a      	str	r2, [r3, #4]
 8006486:	e00f      	b.n	80064a8 <_malloc_r+0xb0>
 8006488:	6822      	ldr	r2, [r4, #0]
 800648a:	1b52      	subs	r2, r2, r5
 800648c:	d41f      	bmi.n	80064ce <_malloc_r+0xd6>
 800648e:	2a0b      	cmp	r2, #11
 8006490:	d917      	bls.n	80064c2 <_malloc_r+0xca>
 8006492:	1961      	adds	r1, r4, r5
 8006494:	42a3      	cmp	r3, r4
 8006496:	6025      	str	r5, [r4, #0]
 8006498:	bf18      	it	ne
 800649a:	6059      	strne	r1, [r3, #4]
 800649c:	6863      	ldr	r3, [r4, #4]
 800649e:	bf08      	it	eq
 80064a0:	f8c8 1000 	streq.w	r1, [r8]
 80064a4:	5162      	str	r2, [r4, r5]
 80064a6:	604b      	str	r3, [r1, #4]
 80064a8:	4638      	mov	r0, r7
 80064aa:	f104 060b 	add.w	r6, r4, #11
 80064ae:	f000 f829 	bl	8006504 <__malloc_unlock>
 80064b2:	f026 0607 	bic.w	r6, r6, #7
 80064b6:	1d23      	adds	r3, r4, #4
 80064b8:	1af2      	subs	r2, r6, r3
 80064ba:	d0ae      	beq.n	800641a <_malloc_r+0x22>
 80064bc:	1b9b      	subs	r3, r3, r6
 80064be:	50a3      	str	r3, [r4, r2]
 80064c0:	e7ab      	b.n	800641a <_malloc_r+0x22>
 80064c2:	42a3      	cmp	r3, r4
 80064c4:	6862      	ldr	r2, [r4, #4]
 80064c6:	d1dd      	bne.n	8006484 <_malloc_r+0x8c>
 80064c8:	f8c8 2000 	str.w	r2, [r8]
 80064cc:	e7ec      	b.n	80064a8 <_malloc_r+0xb0>
 80064ce:	4623      	mov	r3, r4
 80064d0:	6864      	ldr	r4, [r4, #4]
 80064d2:	e7ac      	b.n	800642e <_malloc_r+0x36>
 80064d4:	4634      	mov	r4, r6
 80064d6:	6876      	ldr	r6, [r6, #4]
 80064d8:	e7b4      	b.n	8006444 <_malloc_r+0x4c>
 80064da:	4613      	mov	r3, r2
 80064dc:	e7cc      	b.n	8006478 <_malloc_r+0x80>
 80064de:	230c      	movs	r3, #12
 80064e0:	4638      	mov	r0, r7
 80064e2:	603b      	str	r3, [r7, #0]
 80064e4:	f000 f80e 	bl	8006504 <__malloc_unlock>
 80064e8:	e797      	b.n	800641a <_malloc_r+0x22>
 80064ea:	6025      	str	r5, [r4, #0]
 80064ec:	e7dc      	b.n	80064a8 <_malloc_r+0xb0>
 80064ee:	605b      	str	r3, [r3, #4]
 80064f0:	deff      	udf	#255	; 0xff
 80064f2:	bf00      	nop
 80064f4:	20000478 	.word	0x20000478

080064f8 <__malloc_lock>:
 80064f8:	4801      	ldr	r0, [pc, #4]	; (8006500 <__malloc_lock+0x8>)
 80064fa:	f7ff b88f 	b.w	800561c <__retarget_lock_acquire_recursive>
 80064fe:	bf00      	nop
 8006500:	20000474 	.word	0x20000474

08006504 <__malloc_unlock>:
 8006504:	4801      	ldr	r0, [pc, #4]	; (800650c <__malloc_unlock+0x8>)
 8006506:	f7ff b88a 	b.w	800561e <__retarget_lock_release_recursive>
 800650a:	bf00      	nop
 800650c:	20000474 	.word	0x20000474

08006510 <_Balloc>:
 8006510:	b570      	push	{r4, r5, r6, lr}
 8006512:	69c6      	ldr	r6, [r0, #28]
 8006514:	4604      	mov	r4, r0
 8006516:	460d      	mov	r5, r1
 8006518:	b976      	cbnz	r6, 8006538 <_Balloc+0x28>
 800651a:	2010      	movs	r0, #16
 800651c:	f7ff ff44 	bl	80063a8 <malloc>
 8006520:	4602      	mov	r2, r0
 8006522:	61e0      	str	r0, [r4, #28]
 8006524:	b920      	cbnz	r0, 8006530 <_Balloc+0x20>
 8006526:	216b      	movs	r1, #107	; 0x6b
 8006528:	4b17      	ldr	r3, [pc, #92]	; (8006588 <_Balloc+0x78>)
 800652a:	4818      	ldr	r0, [pc, #96]	; (800658c <_Balloc+0x7c>)
 800652c:	f000 fda2 	bl	8007074 <__assert_func>
 8006530:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006534:	6006      	str	r6, [r0, #0]
 8006536:	60c6      	str	r6, [r0, #12]
 8006538:	69e6      	ldr	r6, [r4, #28]
 800653a:	68f3      	ldr	r3, [r6, #12]
 800653c:	b183      	cbz	r3, 8006560 <_Balloc+0x50>
 800653e:	69e3      	ldr	r3, [r4, #28]
 8006540:	68db      	ldr	r3, [r3, #12]
 8006542:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006546:	b9b8      	cbnz	r0, 8006578 <_Balloc+0x68>
 8006548:	2101      	movs	r1, #1
 800654a:	fa01 f605 	lsl.w	r6, r1, r5
 800654e:	1d72      	adds	r2, r6, #5
 8006550:	4620      	mov	r0, r4
 8006552:	0092      	lsls	r2, r2, #2
 8006554:	f000 fdac 	bl	80070b0 <_calloc_r>
 8006558:	b160      	cbz	r0, 8006574 <_Balloc+0x64>
 800655a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800655e:	e00e      	b.n	800657e <_Balloc+0x6e>
 8006560:	2221      	movs	r2, #33	; 0x21
 8006562:	2104      	movs	r1, #4
 8006564:	4620      	mov	r0, r4
 8006566:	f000 fda3 	bl	80070b0 <_calloc_r>
 800656a:	69e3      	ldr	r3, [r4, #28]
 800656c:	60f0      	str	r0, [r6, #12]
 800656e:	68db      	ldr	r3, [r3, #12]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d1e4      	bne.n	800653e <_Balloc+0x2e>
 8006574:	2000      	movs	r0, #0
 8006576:	bd70      	pop	{r4, r5, r6, pc}
 8006578:	6802      	ldr	r2, [r0, #0]
 800657a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800657e:	2300      	movs	r3, #0
 8006580:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006584:	e7f7      	b.n	8006576 <_Balloc+0x66>
 8006586:	bf00      	nop
 8006588:	080077f7 	.word	0x080077f7
 800658c:	08007877 	.word	0x08007877

08006590 <_Bfree>:
 8006590:	b570      	push	{r4, r5, r6, lr}
 8006592:	69c6      	ldr	r6, [r0, #28]
 8006594:	4605      	mov	r5, r0
 8006596:	460c      	mov	r4, r1
 8006598:	b976      	cbnz	r6, 80065b8 <_Bfree+0x28>
 800659a:	2010      	movs	r0, #16
 800659c:	f7ff ff04 	bl	80063a8 <malloc>
 80065a0:	4602      	mov	r2, r0
 80065a2:	61e8      	str	r0, [r5, #28]
 80065a4:	b920      	cbnz	r0, 80065b0 <_Bfree+0x20>
 80065a6:	218f      	movs	r1, #143	; 0x8f
 80065a8:	4b08      	ldr	r3, [pc, #32]	; (80065cc <_Bfree+0x3c>)
 80065aa:	4809      	ldr	r0, [pc, #36]	; (80065d0 <_Bfree+0x40>)
 80065ac:	f000 fd62 	bl	8007074 <__assert_func>
 80065b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80065b4:	6006      	str	r6, [r0, #0]
 80065b6:	60c6      	str	r6, [r0, #12]
 80065b8:	b13c      	cbz	r4, 80065ca <_Bfree+0x3a>
 80065ba:	69eb      	ldr	r3, [r5, #28]
 80065bc:	6862      	ldr	r2, [r4, #4]
 80065be:	68db      	ldr	r3, [r3, #12]
 80065c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80065c4:	6021      	str	r1, [r4, #0]
 80065c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80065ca:	bd70      	pop	{r4, r5, r6, pc}
 80065cc:	080077f7 	.word	0x080077f7
 80065d0:	08007877 	.word	0x08007877

080065d4 <__multadd>:
 80065d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065d8:	4607      	mov	r7, r0
 80065da:	460c      	mov	r4, r1
 80065dc:	461e      	mov	r6, r3
 80065de:	2000      	movs	r0, #0
 80065e0:	690d      	ldr	r5, [r1, #16]
 80065e2:	f101 0c14 	add.w	ip, r1, #20
 80065e6:	f8dc 3000 	ldr.w	r3, [ip]
 80065ea:	3001      	adds	r0, #1
 80065ec:	b299      	uxth	r1, r3
 80065ee:	fb02 6101 	mla	r1, r2, r1, r6
 80065f2:	0c1e      	lsrs	r6, r3, #16
 80065f4:	0c0b      	lsrs	r3, r1, #16
 80065f6:	fb02 3306 	mla	r3, r2, r6, r3
 80065fa:	b289      	uxth	r1, r1
 80065fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006600:	4285      	cmp	r5, r0
 8006602:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006606:	f84c 1b04 	str.w	r1, [ip], #4
 800660a:	dcec      	bgt.n	80065e6 <__multadd+0x12>
 800660c:	b30e      	cbz	r6, 8006652 <__multadd+0x7e>
 800660e:	68a3      	ldr	r3, [r4, #8]
 8006610:	42ab      	cmp	r3, r5
 8006612:	dc19      	bgt.n	8006648 <__multadd+0x74>
 8006614:	6861      	ldr	r1, [r4, #4]
 8006616:	4638      	mov	r0, r7
 8006618:	3101      	adds	r1, #1
 800661a:	f7ff ff79 	bl	8006510 <_Balloc>
 800661e:	4680      	mov	r8, r0
 8006620:	b928      	cbnz	r0, 800662e <__multadd+0x5a>
 8006622:	4602      	mov	r2, r0
 8006624:	21ba      	movs	r1, #186	; 0xba
 8006626:	4b0c      	ldr	r3, [pc, #48]	; (8006658 <__multadd+0x84>)
 8006628:	480c      	ldr	r0, [pc, #48]	; (800665c <__multadd+0x88>)
 800662a:	f000 fd23 	bl	8007074 <__assert_func>
 800662e:	6922      	ldr	r2, [r4, #16]
 8006630:	f104 010c 	add.w	r1, r4, #12
 8006634:	3202      	adds	r2, #2
 8006636:	0092      	lsls	r2, r2, #2
 8006638:	300c      	adds	r0, #12
 800663a:	f000 fd0d 	bl	8007058 <memcpy>
 800663e:	4621      	mov	r1, r4
 8006640:	4638      	mov	r0, r7
 8006642:	f7ff ffa5 	bl	8006590 <_Bfree>
 8006646:	4644      	mov	r4, r8
 8006648:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800664c:	3501      	adds	r5, #1
 800664e:	615e      	str	r6, [r3, #20]
 8006650:	6125      	str	r5, [r4, #16]
 8006652:	4620      	mov	r0, r4
 8006654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006658:	08007866 	.word	0x08007866
 800665c:	08007877 	.word	0x08007877

08006660 <__hi0bits>:
 8006660:	0c02      	lsrs	r2, r0, #16
 8006662:	0412      	lsls	r2, r2, #16
 8006664:	4603      	mov	r3, r0
 8006666:	b9ca      	cbnz	r2, 800669c <__hi0bits+0x3c>
 8006668:	0403      	lsls	r3, r0, #16
 800666a:	2010      	movs	r0, #16
 800666c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006670:	bf04      	itt	eq
 8006672:	021b      	lsleq	r3, r3, #8
 8006674:	3008      	addeq	r0, #8
 8006676:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800667a:	bf04      	itt	eq
 800667c:	011b      	lsleq	r3, r3, #4
 800667e:	3004      	addeq	r0, #4
 8006680:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006684:	bf04      	itt	eq
 8006686:	009b      	lsleq	r3, r3, #2
 8006688:	3002      	addeq	r0, #2
 800668a:	2b00      	cmp	r3, #0
 800668c:	db05      	blt.n	800669a <__hi0bits+0x3a>
 800668e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006692:	f100 0001 	add.w	r0, r0, #1
 8006696:	bf08      	it	eq
 8006698:	2020      	moveq	r0, #32
 800669a:	4770      	bx	lr
 800669c:	2000      	movs	r0, #0
 800669e:	e7e5      	b.n	800666c <__hi0bits+0xc>

080066a0 <__lo0bits>:
 80066a0:	6803      	ldr	r3, [r0, #0]
 80066a2:	4602      	mov	r2, r0
 80066a4:	f013 0007 	ands.w	r0, r3, #7
 80066a8:	d00b      	beq.n	80066c2 <__lo0bits+0x22>
 80066aa:	07d9      	lsls	r1, r3, #31
 80066ac:	d421      	bmi.n	80066f2 <__lo0bits+0x52>
 80066ae:	0798      	lsls	r0, r3, #30
 80066b0:	bf49      	itett	mi
 80066b2:	085b      	lsrmi	r3, r3, #1
 80066b4:	089b      	lsrpl	r3, r3, #2
 80066b6:	2001      	movmi	r0, #1
 80066b8:	6013      	strmi	r3, [r2, #0]
 80066ba:	bf5c      	itt	pl
 80066bc:	2002      	movpl	r0, #2
 80066be:	6013      	strpl	r3, [r2, #0]
 80066c0:	4770      	bx	lr
 80066c2:	b299      	uxth	r1, r3
 80066c4:	b909      	cbnz	r1, 80066ca <__lo0bits+0x2a>
 80066c6:	2010      	movs	r0, #16
 80066c8:	0c1b      	lsrs	r3, r3, #16
 80066ca:	b2d9      	uxtb	r1, r3
 80066cc:	b909      	cbnz	r1, 80066d2 <__lo0bits+0x32>
 80066ce:	3008      	adds	r0, #8
 80066d0:	0a1b      	lsrs	r3, r3, #8
 80066d2:	0719      	lsls	r1, r3, #28
 80066d4:	bf04      	itt	eq
 80066d6:	091b      	lsreq	r3, r3, #4
 80066d8:	3004      	addeq	r0, #4
 80066da:	0799      	lsls	r1, r3, #30
 80066dc:	bf04      	itt	eq
 80066de:	089b      	lsreq	r3, r3, #2
 80066e0:	3002      	addeq	r0, #2
 80066e2:	07d9      	lsls	r1, r3, #31
 80066e4:	d403      	bmi.n	80066ee <__lo0bits+0x4e>
 80066e6:	085b      	lsrs	r3, r3, #1
 80066e8:	f100 0001 	add.w	r0, r0, #1
 80066ec:	d003      	beq.n	80066f6 <__lo0bits+0x56>
 80066ee:	6013      	str	r3, [r2, #0]
 80066f0:	4770      	bx	lr
 80066f2:	2000      	movs	r0, #0
 80066f4:	4770      	bx	lr
 80066f6:	2020      	movs	r0, #32
 80066f8:	4770      	bx	lr
	...

080066fc <__i2b>:
 80066fc:	b510      	push	{r4, lr}
 80066fe:	460c      	mov	r4, r1
 8006700:	2101      	movs	r1, #1
 8006702:	f7ff ff05 	bl	8006510 <_Balloc>
 8006706:	4602      	mov	r2, r0
 8006708:	b928      	cbnz	r0, 8006716 <__i2b+0x1a>
 800670a:	f240 1145 	movw	r1, #325	; 0x145
 800670e:	4b04      	ldr	r3, [pc, #16]	; (8006720 <__i2b+0x24>)
 8006710:	4804      	ldr	r0, [pc, #16]	; (8006724 <__i2b+0x28>)
 8006712:	f000 fcaf 	bl	8007074 <__assert_func>
 8006716:	2301      	movs	r3, #1
 8006718:	6144      	str	r4, [r0, #20]
 800671a:	6103      	str	r3, [r0, #16]
 800671c:	bd10      	pop	{r4, pc}
 800671e:	bf00      	nop
 8006720:	08007866 	.word	0x08007866
 8006724:	08007877 	.word	0x08007877

08006728 <__multiply>:
 8006728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800672c:	4691      	mov	r9, r2
 800672e:	690a      	ldr	r2, [r1, #16]
 8006730:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006734:	460c      	mov	r4, r1
 8006736:	429a      	cmp	r2, r3
 8006738:	bfbe      	ittt	lt
 800673a:	460b      	movlt	r3, r1
 800673c:	464c      	movlt	r4, r9
 800673e:	4699      	movlt	r9, r3
 8006740:	6927      	ldr	r7, [r4, #16]
 8006742:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006746:	68a3      	ldr	r3, [r4, #8]
 8006748:	6861      	ldr	r1, [r4, #4]
 800674a:	eb07 060a 	add.w	r6, r7, sl
 800674e:	42b3      	cmp	r3, r6
 8006750:	b085      	sub	sp, #20
 8006752:	bfb8      	it	lt
 8006754:	3101      	addlt	r1, #1
 8006756:	f7ff fedb 	bl	8006510 <_Balloc>
 800675a:	b930      	cbnz	r0, 800676a <__multiply+0x42>
 800675c:	4602      	mov	r2, r0
 800675e:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006762:	4b43      	ldr	r3, [pc, #268]	; (8006870 <__multiply+0x148>)
 8006764:	4843      	ldr	r0, [pc, #268]	; (8006874 <__multiply+0x14c>)
 8006766:	f000 fc85 	bl	8007074 <__assert_func>
 800676a:	f100 0514 	add.w	r5, r0, #20
 800676e:	462b      	mov	r3, r5
 8006770:	2200      	movs	r2, #0
 8006772:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006776:	4543      	cmp	r3, r8
 8006778:	d321      	bcc.n	80067be <__multiply+0x96>
 800677a:	f104 0314 	add.w	r3, r4, #20
 800677e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006782:	f109 0314 	add.w	r3, r9, #20
 8006786:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800678a:	9202      	str	r2, [sp, #8]
 800678c:	1b3a      	subs	r2, r7, r4
 800678e:	3a15      	subs	r2, #21
 8006790:	f022 0203 	bic.w	r2, r2, #3
 8006794:	3204      	adds	r2, #4
 8006796:	f104 0115 	add.w	r1, r4, #21
 800679a:	428f      	cmp	r7, r1
 800679c:	bf38      	it	cc
 800679e:	2204      	movcc	r2, #4
 80067a0:	9201      	str	r2, [sp, #4]
 80067a2:	9a02      	ldr	r2, [sp, #8]
 80067a4:	9303      	str	r3, [sp, #12]
 80067a6:	429a      	cmp	r2, r3
 80067a8:	d80c      	bhi.n	80067c4 <__multiply+0x9c>
 80067aa:	2e00      	cmp	r6, #0
 80067ac:	dd03      	ble.n	80067b6 <__multiply+0x8e>
 80067ae:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d05a      	beq.n	800686c <__multiply+0x144>
 80067b6:	6106      	str	r6, [r0, #16]
 80067b8:	b005      	add	sp, #20
 80067ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067be:	f843 2b04 	str.w	r2, [r3], #4
 80067c2:	e7d8      	b.n	8006776 <__multiply+0x4e>
 80067c4:	f8b3 a000 	ldrh.w	sl, [r3]
 80067c8:	f1ba 0f00 	cmp.w	sl, #0
 80067cc:	d023      	beq.n	8006816 <__multiply+0xee>
 80067ce:	46a9      	mov	r9, r5
 80067d0:	f04f 0c00 	mov.w	ip, #0
 80067d4:	f104 0e14 	add.w	lr, r4, #20
 80067d8:	f85e 2b04 	ldr.w	r2, [lr], #4
 80067dc:	f8d9 1000 	ldr.w	r1, [r9]
 80067e0:	fa1f fb82 	uxth.w	fp, r2
 80067e4:	b289      	uxth	r1, r1
 80067e6:	fb0a 110b 	mla	r1, sl, fp, r1
 80067ea:	4461      	add	r1, ip
 80067ec:	f8d9 c000 	ldr.w	ip, [r9]
 80067f0:	0c12      	lsrs	r2, r2, #16
 80067f2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80067f6:	fb0a c202 	mla	r2, sl, r2, ip
 80067fa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80067fe:	b289      	uxth	r1, r1
 8006800:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006804:	4577      	cmp	r7, lr
 8006806:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800680a:	f849 1b04 	str.w	r1, [r9], #4
 800680e:	d8e3      	bhi.n	80067d8 <__multiply+0xb0>
 8006810:	9a01      	ldr	r2, [sp, #4]
 8006812:	f845 c002 	str.w	ip, [r5, r2]
 8006816:	9a03      	ldr	r2, [sp, #12]
 8006818:	3304      	adds	r3, #4
 800681a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800681e:	f1b9 0f00 	cmp.w	r9, #0
 8006822:	d021      	beq.n	8006868 <__multiply+0x140>
 8006824:	46ae      	mov	lr, r5
 8006826:	f04f 0a00 	mov.w	sl, #0
 800682a:	6829      	ldr	r1, [r5, #0]
 800682c:	f104 0c14 	add.w	ip, r4, #20
 8006830:	f8bc b000 	ldrh.w	fp, [ip]
 8006834:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006838:	b289      	uxth	r1, r1
 800683a:	fb09 220b 	mla	r2, r9, fp, r2
 800683e:	4452      	add	r2, sl
 8006840:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006844:	f84e 1b04 	str.w	r1, [lr], #4
 8006848:	f85c 1b04 	ldr.w	r1, [ip], #4
 800684c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006850:	f8be 1000 	ldrh.w	r1, [lr]
 8006854:	4567      	cmp	r7, ip
 8006856:	fb09 110a 	mla	r1, r9, sl, r1
 800685a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800685e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006862:	d8e5      	bhi.n	8006830 <__multiply+0x108>
 8006864:	9a01      	ldr	r2, [sp, #4]
 8006866:	50a9      	str	r1, [r5, r2]
 8006868:	3504      	adds	r5, #4
 800686a:	e79a      	b.n	80067a2 <__multiply+0x7a>
 800686c:	3e01      	subs	r6, #1
 800686e:	e79c      	b.n	80067aa <__multiply+0x82>
 8006870:	08007866 	.word	0x08007866
 8006874:	08007877 	.word	0x08007877

08006878 <__pow5mult>:
 8006878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800687c:	4615      	mov	r5, r2
 800687e:	f012 0203 	ands.w	r2, r2, #3
 8006882:	4606      	mov	r6, r0
 8006884:	460f      	mov	r7, r1
 8006886:	d007      	beq.n	8006898 <__pow5mult+0x20>
 8006888:	4c25      	ldr	r4, [pc, #148]	; (8006920 <__pow5mult+0xa8>)
 800688a:	3a01      	subs	r2, #1
 800688c:	2300      	movs	r3, #0
 800688e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006892:	f7ff fe9f 	bl	80065d4 <__multadd>
 8006896:	4607      	mov	r7, r0
 8006898:	10ad      	asrs	r5, r5, #2
 800689a:	d03d      	beq.n	8006918 <__pow5mult+0xa0>
 800689c:	69f4      	ldr	r4, [r6, #28]
 800689e:	b97c      	cbnz	r4, 80068c0 <__pow5mult+0x48>
 80068a0:	2010      	movs	r0, #16
 80068a2:	f7ff fd81 	bl	80063a8 <malloc>
 80068a6:	4602      	mov	r2, r0
 80068a8:	61f0      	str	r0, [r6, #28]
 80068aa:	b928      	cbnz	r0, 80068b8 <__pow5mult+0x40>
 80068ac:	f240 11b3 	movw	r1, #435	; 0x1b3
 80068b0:	4b1c      	ldr	r3, [pc, #112]	; (8006924 <__pow5mult+0xac>)
 80068b2:	481d      	ldr	r0, [pc, #116]	; (8006928 <__pow5mult+0xb0>)
 80068b4:	f000 fbde 	bl	8007074 <__assert_func>
 80068b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80068bc:	6004      	str	r4, [r0, #0]
 80068be:	60c4      	str	r4, [r0, #12]
 80068c0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80068c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80068c8:	b94c      	cbnz	r4, 80068de <__pow5mult+0x66>
 80068ca:	f240 2171 	movw	r1, #625	; 0x271
 80068ce:	4630      	mov	r0, r6
 80068d0:	f7ff ff14 	bl	80066fc <__i2b>
 80068d4:	2300      	movs	r3, #0
 80068d6:	4604      	mov	r4, r0
 80068d8:	f8c8 0008 	str.w	r0, [r8, #8]
 80068dc:	6003      	str	r3, [r0, #0]
 80068de:	f04f 0900 	mov.w	r9, #0
 80068e2:	07eb      	lsls	r3, r5, #31
 80068e4:	d50a      	bpl.n	80068fc <__pow5mult+0x84>
 80068e6:	4639      	mov	r1, r7
 80068e8:	4622      	mov	r2, r4
 80068ea:	4630      	mov	r0, r6
 80068ec:	f7ff ff1c 	bl	8006728 <__multiply>
 80068f0:	4680      	mov	r8, r0
 80068f2:	4639      	mov	r1, r7
 80068f4:	4630      	mov	r0, r6
 80068f6:	f7ff fe4b 	bl	8006590 <_Bfree>
 80068fa:	4647      	mov	r7, r8
 80068fc:	106d      	asrs	r5, r5, #1
 80068fe:	d00b      	beq.n	8006918 <__pow5mult+0xa0>
 8006900:	6820      	ldr	r0, [r4, #0]
 8006902:	b938      	cbnz	r0, 8006914 <__pow5mult+0x9c>
 8006904:	4622      	mov	r2, r4
 8006906:	4621      	mov	r1, r4
 8006908:	4630      	mov	r0, r6
 800690a:	f7ff ff0d 	bl	8006728 <__multiply>
 800690e:	6020      	str	r0, [r4, #0]
 8006910:	f8c0 9000 	str.w	r9, [r0]
 8006914:	4604      	mov	r4, r0
 8006916:	e7e4      	b.n	80068e2 <__pow5mult+0x6a>
 8006918:	4638      	mov	r0, r7
 800691a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800691e:	bf00      	nop
 8006920:	080079c0 	.word	0x080079c0
 8006924:	080077f7 	.word	0x080077f7
 8006928:	08007877 	.word	0x08007877

0800692c <__lshift>:
 800692c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006930:	460c      	mov	r4, r1
 8006932:	4607      	mov	r7, r0
 8006934:	4691      	mov	r9, r2
 8006936:	6923      	ldr	r3, [r4, #16]
 8006938:	6849      	ldr	r1, [r1, #4]
 800693a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800693e:	68a3      	ldr	r3, [r4, #8]
 8006940:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006944:	f108 0601 	add.w	r6, r8, #1
 8006948:	42b3      	cmp	r3, r6
 800694a:	db0b      	blt.n	8006964 <__lshift+0x38>
 800694c:	4638      	mov	r0, r7
 800694e:	f7ff fddf 	bl	8006510 <_Balloc>
 8006952:	4605      	mov	r5, r0
 8006954:	b948      	cbnz	r0, 800696a <__lshift+0x3e>
 8006956:	4602      	mov	r2, r0
 8006958:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800695c:	4b27      	ldr	r3, [pc, #156]	; (80069fc <__lshift+0xd0>)
 800695e:	4828      	ldr	r0, [pc, #160]	; (8006a00 <__lshift+0xd4>)
 8006960:	f000 fb88 	bl	8007074 <__assert_func>
 8006964:	3101      	adds	r1, #1
 8006966:	005b      	lsls	r3, r3, #1
 8006968:	e7ee      	b.n	8006948 <__lshift+0x1c>
 800696a:	2300      	movs	r3, #0
 800696c:	f100 0114 	add.w	r1, r0, #20
 8006970:	f100 0210 	add.w	r2, r0, #16
 8006974:	4618      	mov	r0, r3
 8006976:	4553      	cmp	r3, sl
 8006978:	db33      	blt.n	80069e2 <__lshift+0xb6>
 800697a:	6920      	ldr	r0, [r4, #16]
 800697c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006980:	f104 0314 	add.w	r3, r4, #20
 8006984:	f019 091f 	ands.w	r9, r9, #31
 8006988:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800698c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006990:	d02b      	beq.n	80069ea <__lshift+0xbe>
 8006992:	468a      	mov	sl, r1
 8006994:	2200      	movs	r2, #0
 8006996:	f1c9 0e20 	rsb	lr, r9, #32
 800699a:	6818      	ldr	r0, [r3, #0]
 800699c:	fa00 f009 	lsl.w	r0, r0, r9
 80069a0:	4310      	orrs	r0, r2
 80069a2:	f84a 0b04 	str.w	r0, [sl], #4
 80069a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80069aa:	459c      	cmp	ip, r3
 80069ac:	fa22 f20e 	lsr.w	r2, r2, lr
 80069b0:	d8f3      	bhi.n	800699a <__lshift+0x6e>
 80069b2:	ebac 0304 	sub.w	r3, ip, r4
 80069b6:	3b15      	subs	r3, #21
 80069b8:	f023 0303 	bic.w	r3, r3, #3
 80069bc:	3304      	adds	r3, #4
 80069be:	f104 0015 	add.w	r0, r4, #21
 80069c2:	4584      	cmp	ip, r0
 80069c4:	bf38      	it	cc
 80069c6:	2304      	movcc	r3, #4
 80069c8:	50ca      	str	r2, [r1, r3]
 80069ca:	b10a      	cbz	r2, 80069d0 <__lshift+0xa4>
 80069cc:	f108 0602 	add.w	r6, r8, #2
 80069d0:	3e01      	subs	r6, #1
 80069d2:	4638      	mov	r0, r7
 80069d4:	4621      	mov	r1, r4
 80069d6:	612e      	str	r6, [r5, #16]
 80069d8:	f7ff fdda 	bl	8006590 <_Bfree>
 80069dc:	4628      	mov	r0, r5
 80069de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069e2:	f842 0f04 	str.w	r0, [r2, #4]!
 80069e6:	3301      	adds	r3, #1
 80069e8:	e7c5      	b.n	8006976 <__lshift+0x4a>
 80069ea:	3904      	subs	r1, #4
 80069ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80069f0:	459c      	cmp	ip, r3
 80069f2:	f841 2f04 	str.w	r2, [r1, #4]!
 80069f6:	d8f9      	bhi.n	80069ec <__lshift+0xc0>
 80069f8:	e7ea      	b.n	80069d0 <__lshift+0xa4>
 80069fa:	bf00      	nop
 80069fc:	08007866 	.word	0x08007866
 8006a00:	08007877 	.word	0x08007877

08006a04 <__mcmp>:
 8006a04:	4603      	mov	r3, r0
 8006a06:	690a      	ldr	r2, [r1, #16]
 8006a08:	6900      	ldr	r0, [r0, #16]
 8006a0a:	b530      	push	{r4, r5, lr}
 8006a0c:	1a80      	subs	r0, r0, r2
 8006a0e:	d10d      	bne.n	8006a2c <__mcmp+0x28>
 8006a10:	3314      	adds	r3, #20
 8006a12:	3114      	adds	r1, #20
 8006a14:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006a18:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006a1c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006a20:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006a24:	4295      	cmp	r5, r2
 8006a26:	d002      	beq.n	8006a2e <__mcmp+0x2a>
 8006a28:	d304      	bcc.n	8006a34 <__mcmp+0x30>
 8006a2a:	2001      	movs	r0, #1
 8006a2c:	bd30      	pop	{r4, r5, pc}
 8006a2e:	42a3      	cmp	r3, r4
 8006a30:	d3f4      	bcc.n	8006a1c <__mcmp+0x18>
 8006a32:	e7fb      	b.n	8006a2c <__mcmp+0x28>
 8006a34:	f04f 30ff 	mov.w	r0, #4294967295
 8006a38:	e7f8      	b.n	8006a2c <__mcmp+0x28>
	...

08006a3c <__mdiff>:
 8006a3c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a40:	460d      	mov	r5, r1
 8006a42:	4607      	mov	r7, r0
 8006a44:	4611      	mov	r1, r2
 8006a46:	4628      	mov	r0, r5
 8006a48:	4614      	mov	r4, r2
 8006a4a:	f7ff ffdb 	bl	8006a04 <__mcmp>
 8006a4e:	1e06      	subs	r6, r0, #0
 8006a50:	d111      	bne.n	8006a76 <__mdiff+0x3a>
 8006a52:	4631      	mov	r1, r6
 8006a54:	4638      	mov	r0, r7
 8006a56:	f7ff fd5b 	bl	8006510 <_Balloc>
 8006a5a:	4602      	mov	r2, r0
 8006a5c:	b928      	cbnz	r0, 8006a6a <__mdiff+0x2e>
 8006a5e:	f240 2137 	movw	r1, #567	; 0x237
 8006a62:	4b3a      	ldr	r3, [pc, #232]	; (8006b4c <__mdiff+0x110>)
 8006a64:	483a      	ldr	r0, [pc, #232]	; (8006b50 <__mdiff+0x114>)
 8006a66:	f000 fb05 	bl	8007074 <__assert_func>
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006a70:	4610      	mov	r0, r2
 8006a72:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a76:	bfa4      	itt	ge
 8006a78:	4623      	movge	r3, r4
 8006a7a:	462c      	movge	r4, r5
 8006a7c:	4638      	mov	r0, r7
 8006a7e:	6861      	ldr	r1, [r4, #4]
 8006a80:	bfa6      	itte	ge
 8006a82:	461d      	movge	r5, r3
 8006a84:	2600      	movge	r6, #0
 8006a86:	2601      	movlt	r6, #1
 8006a88:	f7ff fd42 	bl	8006510 <_Balloc>
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	b918      	cbnz	r0, 8006a98 <__mdiff+0x5c>
 8006a90:	f240 2145 	movw	r1, #581	; 0x245
 8006a94:	4b2d      	ldr	r3, [pc, #180]	; (8006b4c <__mdiff+0x110>)
 8006a96:	e7e5      	b.n	8006a64 <__mdiff+0x28>
 8006a98:	f102 0814 	add.w	r8, r2, #20
 8006a9c:	46c2      	mov	sl, r8
 8006a9e:	f04f 0c00 	mov.w	ip, #0
 8006aa2:	6927      	ldr	r7, [r4, #16]
 8006aa4:	60c6      	str	r6, [r0, #12]
 8006aa6:	692e      	ldr	r6, [r5, #16]
 8006aa8:	f104 0014 	add.w	r0, r4, #20
 8006aac:	f105 0914 	add.w	r9, r5, #20
 8006ab0:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8006ab4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006ab8:	3410      	adds	r4, #16
 8006aba:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8006abe:	f859 3b04 	ldr.w	r3, [r9], #4
 8006ac2:	fa1f f18b 	uxth.w	r1, fp
 8006ac6:	4461      	add	r1, ip
 8006ac8:	fa1f fc83 	uxth.w	ip, r3
 8006acc:	0c1b      	lsrs	r3, r3, #16
 8006ace:	eba1 010c 	sub.w	r1, r1, ip
 8006ad2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006ad6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006ada:	b289      	uxth	r1, r1
 8006adc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8006ae0:	454e      	cmp	r6, r9
 8006ae2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006ae6:	f84a 1b04 	str.w	r1, [sl], #4
 8006aea:	d8e6      	bhi.n	8006aba <__mdiff+0x7e>
 8006aec:	1b73      	subs	r3, r6, r5
 8006aee:	3b15      	subs	r3, #21
 8006af0:	f023 0303 	bic.w	r3, r3, #3
 8006af4:	3515      	adds	r5, #21
 8006af6:	3304      	adds	r3, #4
 8006af8:	42ae      	cmp	r6, r5
 8006afa:	bf38      	it	cc
 8006afc:	2304      	movcc	r3, #4
 8006afe:	4418      	add	r0, r3
 8006b00:	4443      	add	r3, r8
 8006b02:	461e      	mov	r6, r3
 8006b04:	4605      	mov	r5, r0
 8006b06:	4575      	cmp	r5, lr
 8006b08:	d30e      	bcc.n	8006b28 <__mdiff+0xec>
 8006b0a:	f10e 0103 	add.w	r1, lr, #3
 8006b0e:	1a09      	subs	r1, r1, r0
 8006b10:	f021 0103 	bic.w	r1, r1, #3
 8006b14:	3803      	subs	r0, #3
 8006b16:	4586      	cmp	lr, r0
 8006b18:	bf38      	it	cc
 8006b1a:	2100      	movcc	r1, #0
 8006b1c:	440b      	add	r3, r1
 8006b1e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006b22:	b189      	cbz	r1, 8006b48 <__mdiff+0x10c>
 8006b24:	6117      	str	r7, [r2, #16]
 8006b26:	e7a3      	b.n	8006a70 <__mdiff+0x34>
 8006b28:	f855 8b04 	ldr.w	r8, [r5], #4
 8006b2c:	fa1f f188 	uxth.w	r1, r8
 8006b30:	4461      	add	r1, ip
 8006b32:	140c      	asrs	r4, r1, #16
 8006b34:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006b38:	b289      	uxth	r1, r1
 8006b3a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006b3e:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8006b42:	f846 1b04 	str.w	r1, [r6], #4
 8006b46:	e7de      	b.n	8006b06 <__mdiff+0xca>
 8006b48:	3f01      	subs	r7, #1
 8006b4a:	e7e8      	b.n	8006b1e <__mdiff+0xe2>
 8006b4c:	08007866 	.word	0x08007866
 8006b50:	08007877 	.word	0x08007877

08006b54 <__d2b>:
 8006b54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b56:	2101      	movs	r1, #1
 8006b58:	4617      	mov	r7, r2
 8006b5a:	461c      	mov	r4, r3
 8006b5c:	9e08      	ldr	r6, [sp, #32]
 8006b5e:	f7ff fcd7 	bl	8006510 <_Balloc>
 8006b62:	4605      	mov	r5, r0
 8006b64:	b930      	cbnz	r0, 8006b74 <__d2b+0x20>
 8006b66:	4602      	mov	r2, r0
 8006b68:	f240 310f 	movw	r1, #783	; 0x30f
 8006b6c:	4b22      	ldr	r3, [pc, #136]	; (8006bf8 <__d2b+0xa4>)
 8006b6e:	4823      	ldr	r0, [pc, #140]	; (8006bfc <__d2b+0xa8>)
 8006b70:	f000 fa80 	bl	8007074 <__assert_func>
 8006b74:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8006b78:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8006b7c:	bb24      	cbnz	r4, 8006bc8 <__d2b+0x74>
 8006b7e:	2f00      	cmp	r7, #0
 8006b80:	9301      	str	r3, [sp, #4]
 8006b82:	d026      	beq.n	8006bd2 <__d2b+0x7e>
 8006b84:	4668      	mov	r0, sp
 8006b86:	9700      	str	r7, [sp, #0]
 8006b88:	f7ff fd8a 	bl	80066a0 <__lo0bits>
 8006b8c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006b90:	b1e8      	cbz	r0, 8006bce <__d2b+0x7a>
 8006b92:	f1c0 0320 	rsb	r3, r0, #32
 8006b96:	fa02 f303 	lsl.w	r3, r2, r3
 8006b9a:	430b      	orrs	r3, r1
 8006b9c:	40c2      	lsrs	r2, r0
 8006b9e:	616b      	str	r3, [r5, #20]
 8006ba0:	9201      	str	r2, [sp, #4]
 8006ba2:	9b01      	ldr	r3, [sp, #4]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	bf14      	ite	ne
 8006ba8:	2102      	movne	r1, #2
 8006baa:	2101      	moveq	r1, #1
 8006bac:	61ab      	str	r3, [r5, #24]
 8006bae:	6129      	str	r1, [r5, #16]
 8006bb0:	b1bc      	cbz	r4, 8006be2 <__d2b+0x8e>
 8006bb2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006bb6:	4404      	add	r4, r0
 8006bb8:	6034      	str	r4, [r6, #0]
 8006bba:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006bbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bc0:	6018      	str	r0, [r3, #0]
 8006bc2:	4628      	mov	r0, r5
 8006bc4:	b003      	add	sp, #12
 8006bc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bc8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006bcc:	e7d7      	b.n	8006b7e <__d2b+0x2a>
 8006bce:	6169      	str	r1, [r5, #20]
 8006bd0:	e7e7      	b.n	8006ba2 <__d2b+0x4e>
 8006bd2:	a801      	add	r0, sp, #4
 8006bd4:	f7ff fd64 	bl	80066a0 <__lo0bits>
 8006bd8:	9b01      	ldr	r3, [sp, #4]
 8006bda:	2101      	movs	r1, #1
 8006bdc:	616b      	str	r3, [r5, #20]
 8006bde:	3020      	adds	r0, #32
 8006be0:	e7e5      	b.n	8006bae <__d2b+0x5a>
 8006be2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006be6:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8006bea:	6030      	str	r0, [r6, #0]
 8006bec:	6918      	ldr	r0, [r3, #16]
 8006bee:	f7ff fd37 	bl	8006660 <__hi0bits>
 8006bf2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006bf6:	e7e2      	b.n	8006bbe <__d2b+0x6a>
 8006bf8:	08007866 	.word	0x08007866
 8006bfc:	08007877 	.word	0x08007877

08006c00 <__ssputs_r>:
 8006c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c04:	461f      	mov	r7, r3
 8006c06:	688e      	ldr	r6, [r1, #8]
 8006c08:	4682      	mov	sl, r0
 8006c0a:	42be      	cmp	r6, r7
 8006c0c:	460c      	mov	r4, r1
 8006c0e:	4690      	mov	r8, r2
 8006c10:	680b      	ldr	r3, [r1, #0]
 8006c12:	d82c      	bhi.n	8006c6e <__ssputs_r+0x6e>
 8006c14:	898a      	ldrh	r2, [r1, #12]
 8006c16:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006c1a:	d026      	beq.n	8006c6a <__ssputs_r+0x6a>
 8006c1c:	6965      	ldr	r5, [r4, #20]
 8006c1e:	6909      	ldr	r1, [r1, #16]
 8006c20:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006c24:	eba3 0901 	sub.w	r9, r3, r1
 8006c28:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006c2c:	1c7b      	adds	r3, r7, #1
 8006c2e:	444b      	add	r3, r9
 8006c30:	106d      	asrs	r5, r5, #1
 8006c32:	429d      	cmp	r5, r3
 8006c34:	bf38      	it	cc
 8006c36:	461d      	movcc	r5, r3
 8006c38:	0553      	lsls	r3, r2, #21
 8006c3a:	d527      	bpl.n	8006c8c <__ssputs_r+0x8c>
 8006c3c:	4629      	mov	r1, r5
 8006c3e:	f7ff fbdb 	bl	80063f8 <_malloc_r>
 8006c42:	4606      	mov	r6, r0
 8006c44:	b360      	cbz	r0, 8006ca0 <__ssputs_r+0xa0>
 8006c46:	464a      	mov	r2, r9
 8006c48:	6921      	ldr	r1, [r4, #16]
 8006c4a:	f000 fa05 	bl	8007058 <memcpy>
 8006c4e:	89a3      	ldrh	r3, [r4, #12]
 8006c50:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006c54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c58:	81a3      	strh	r3, [r4, #12]
 8006c5a:	6126      	str	r6, [r4, #16]
 8006c5c:	444e      	add	r6, r9
 8006c5e:	6026      	str	r6, [r4, #0]
 8006c60:	463e      	mov	r6, r7
 8006c62:	6165      	str	r5, [r4, #20]
 8006c64:	eba5 0509 	sub.w	r5, r5, r9
 8006c68:	60a5      	str	r5, [r4, #8]
 8006c6a:	42be      	cmp	r6, r7
 8006c6c:	d900      	bls.n	8006c70 <__ssputs_r+0x70>
 8006c6e:	463e      	mov	r6, r7
 8006c70:	4632      	mov	r2, r6
 8006c72:	4641      	mov	r1, r8
 8006c74:	6820      	ldr	r0, [r4, #0]
 8006c76:	f000 f9c5 	bl	8007004 <memmove>
 8006c7a:	2000      	movs	r0, #0
 8006c7c:	68a3      	ldr	r3, [r4, #8]
 8006c7e:	1b9b      	subs	r3, r3, r6
 8006c80:	60a3      	str	r3, [r4, #8]
 8006c82:	6823      	ldr	r3, [r4, #0]
 8006c84:	4433      	add	r3, r6
 8006c86:	6023      	str	r3, [r4, #0]
 8006c88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c8c:	462a      	mov	r2, r5
 8006c8e:	f000 fa35 	bl	80070fc <_realloc_r>
 8006c92:	4606      	mov	r6, r0
 8006c94:	2800      	cmp	r0, #0
 8006c96:	d1e0      	bne.n	8006c5a <__ssputs_r+0x5a>
 8006c98:	4650      	mov	r0, sl
 8006c9a:	6921      	ldr	r1, [r4, #16]
 8006c9c:	f7ff fb3c 	bl	8006318 <_free_r>
 8006ca0:	230c      	movs	r3, #12
 8006ca2:	f8ca 3000 	str.w	r3, [sl]
 8006ca6:	89a3      	ldrh	r3, [r4, #12]
 8006ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8006cac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cb0:	81a3      	strh	r3, [r4, #12]
 8006cb2:	e7e9      	b.n	8006c88 <__ssputs_r+0x88>

08006cb4 <_svfiprintf_r>:
 8006cb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cb8:	4698      	mov	r8, r3
 8006cba:	898b      	ldrh	r3, [r1, #12]
 8006cbc:	4607      	mov	r7, r0
 8006cbe:	061b      	lsls	r3, r3, #24
 8006cc0:	460d      	mov	r5, r1
 8006cc2:	4614      	mov	r4, r2
 8006cc4:	b09d      	sub	sp, #116	; 0x74
 8006cc6:	d50e      	bpl.n	8006ce6 <_svfiprintf_r+0x32>
 8006cc8:	690b      	ldr	r3, [r1, #16]
 8006cca:	b963      	cbnz	r3, 8006ce6 <_svfiprintf_r+0x32>
 8006ccc:	2140      	movs	r1, #64	; 0x40
 8006cce:	f7ff fb93 	bl	80063f8 <_malloc_r>
 8006cd2:	6028      	str	r0, [r5, #0]
 8006cd4:	6128      	str	r0, [r5, #16]
 8006cd6:	b920      	cbnz	r0, 8006ce2 <_svfiprintf_r+0x2e>
 8006cd8:	230c      	movs	r3, #12
 8006cda:	603b      	str	r3, [r7, #0]
 8006cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8006ce0:	e0d0      	b.n	8006e84 <_svfiprintf_r+0x1d0>
 8006ce2:	2340      	movs	r3, #64	; 0x40
 8006ce4:	616b      	str	r3, [r5, #20]
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	9309      	str	r3, [sp, #36]	; 0x24
 8006cea:	2320      	movs	r3, #32
 8006cec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006cf0:	2330      	movs	r3, #48	; 0x30
 8006cf2:	f04f 0901 	mov.w	r9, #1
 8006cf6:	f8cd 800c 	str.w	r8, [sp, #12]
 8006cfa:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8006e9c <_svfiprintf_r+0x1e8>
 8006cfe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006d02:	4623      	mov	r3, r4
 8006d04:	469a      	mov	sl, r3
 8006d06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d0a:	b10a      	cbz	r2, 8006d10 <_svfiprintf_r+0x5c>
 8006d0c:	2a25      	cmp	r2, #37	; 0x25
 8006d0e:	d1f9      	bne.n	8006d04 <_svfiprintf_r+0x50>
 8006d10:	ebba 0b04 	subs.w	fp, sl, r4
 8006d14:	d00b      	beq.n	8006d2e <_svfiprintf_r+0x7a>
 8006d16:	465b      	mov	r3, fp
 8006d18:	4622      	mov	r2, r4
 8006d1a:	4629      	mov	r1, r5
 8006d1c:	4638      	mov	r0, r7
 8006d1e:	f7ff ff6f 	bl	8006c00 <__ssputs_r>
 8006d22:	3001      	adds	r0, #1
 8006d24:	f000 80a9 	beq.w	8006e7a <_svfiprintf_r+0x1c6>
 8006d28:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d2a:	445a      	add	r2, fp
 8006d2c:	9209      	str	r2, [sp, #36]	; 0x24
 8006d2e:	f89a 3000 	ldrb.w	r3, [sl]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	f000 80a1 	beq.w	8006e7a <_svfiprintf_r+0x1c6>
 8006d38:	2300      	movs	r3, #0
 8006d3a:	f04f 32ff 	mov.w	r2, #4294967295
 8006d3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006d42:	f10a 0a01 	add.w	sl, sl, #1
 8006d46:	9304      	str	r3, [sp, #16]
 8006d48:	9307      	str	r3, [sp, #28]
 8006d4a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006d4e:	931a      	str	r3, [sp, #104]	; 0x68
 8006d50:	4654      	mov	r4, sl
 8006d52:	2205      	movs	r2, #5
 8006d54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d58:	4850      	ldr	r0, [pc, #320]	; (8006e9c <_svfiprintf_r+0x1e8>)
 8006d5a:	f7fe fc61 	bl	8005620 <memchr>
 8006d5e:	9a04      	ldr	r2, [sp, #16]
 8006d60:	b9d8      	cbnz	r0, 8006d9a <_svfiprintf_r+0xe6>
 8006d62:	06d0      	lsls	r0, r2, #27
 8006d64:	bf44      	itt	mi
 8006d66:	2320      	movmi	r3, #32
 8006d68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d6c:	0711      	lsls	r1, r2, #28
 8006d6e:	bf44      	itt	mi
 8006d70:	232b      	movmi	r3, #43	; 0x2b
 8006d72:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d76:	f89a 3000 	ldrb.w	r3, [sl]
 8006d7a:	2b2a      	cmp	r3, #42	; 0x2a
 8006d7c:	d015      	beq.n	8006daa <_svfiprintf_r+0xf6>
 8006d7e:	4654      	mov	r4, sl
 8006d80:	2000      	movs	r0, #0
 8006d82:	f04f 0c0a 	mov.w	ip, #10
 8006d86:	9a07      	ldr	r2, [sp, #28]
 8006d88:	4621      	mov	r1, r4
 8006d8a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006d8e:	3b30      	subs	r3, #48	; 0x30
 8006d90:	2b09      	cmp	r3, #9
 8006d92:	d94d      	bls.n	8006e30 <_svfiprintf_r+0x17c>
 8006d94:	b1b0      	cbz	r0, 8006dc4 <_svfiprintf_r+0x110>
 8006d96:	9207      	str	r2, [sp, #28]
 8006d98:	e014      	b.n	8006dc4 <_svfiprintf_r+0x110>
 8006d9a:	eba0 0308 	sub.w	r3, r0, r8
 8006d9e:	fa09 f303 	lsl.w	r3, r9, r3
 8006da2:	4313      	orrs	r3, r2
 8006da4:	46a2      	mov	sl, r4
 8006da6:	9304      	str	r3, [sp, #16]
 8006da8:	e7d2      	b.n	8006d50 <_svfiprintf_r+0x9c>
 8006daa:	9b03      	ldr	r3, [sp, #12]
 8006dac:	1d19      	adds	r1, r3, #4
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	9103      	str	r1, [sp, #12]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	bfbb      	ittet	lt
 8006db6:	425b      	neglt	r3, r3
 8006db8:	f042 0202 	orrlt.w	r2, r2, #2
 8006dbc:	9307      	strge	r3, [sp, #28]
 8006dbe:	9307      	strlt	r3, [sp, #28]
 8006dc0:	bfb8      	it	lt
 8006dc2:	9204      	strlt	r2, [sp, #16]
 8006dc4:	7823      	ldrb	r3, [r4, #0]
 8006dc6:	2b2e      	cmp	r3, #46	; 0x2e
 8006dc8:	d10c      	bne.n	8006de4 <_svfiprintf_r+0x130>
 8006dca:	7863      	ldrb	r3, [r4, #1]
 8006dcc:	2b2a      	cmp	r3, #42	; 0x2a
 8006dce:	d134      	bne.n	8006e3a <_svfiprintf_r+0x186>
 8006dd0:	9b03      	ldr	r3, [sp, #12]
 8006dd2:	3402      	adds	r4, #2
 8006dd4:	1d1a      	adds	r2, r3, #4
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	9203      	str	r2, [sp, #12]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	bfb8      	it	lt
 8006dde:	f04f 33ff 	movlt.w	r3, #4294967295
 8006de2:	9305      	str	r3, [sp, #20]
 8006de4:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8006ea0 <_svfiprintf_r+0x1ec>
 8006de8:	2203      	movs	r2, #3
 8006dea:	4650      	mov	r0, sl
 8006dec:	7821      	ldrb	r1, [r4, #0]
 8006dee:	f7fe fc17 	bl	8005620 <memchr>
 8006df2:	b138      	cbz	r0, 8006e04 <_svfiprintf_r+0x150>
 8006df4:	2240      	movs	r2, #64	; 0x40
 8006df6:	9b04      	ldr	r3, [sp, #16]
 8006df8:	eba0 000a 	sub.w	r0, r0, sl
 8006dfc:	4082      	lsls	r2, r0
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	3401      	adds	r4, #1
 8006e02:	9304      	str	r3, [sp, #16]
 8006e04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e08:	2206      	movs	r2, #6
 8006e0a:	4826      	ldr	r0, [pc, #152]	; (8006ea4 <_svfiprintf_r+0x1f0>)
 8006e0c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006e10:	f7fe fc06 	bl	8005620 <memchr>
 8006e14:	2800      	cmp	r0, #0
 8006e16:	d038      	beq.n	8006e8a <_svfiprintf_r+0x1d6>
 8006e18:	4b23      	ldr	r3, [pc, #140]	; (8006ea8 <_svfiprintf_r+0x1f4>)
 8006e1a:	bb1b      	cbnz	r3, 8006e64 <_svfiprintf_r+0x1b0>
 8006e1c:	9b03      	ldr	r3, [sp, #12]
 8006e1e:	3307      	adds	r3, #7
 8006e20:	f023 0307 	bic.w	r3, r3, #7
 8006e24:	3308      	adds	r3, #8
 8006e26:	9303      	str	r3, [sp, #12]
 8006e28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e2a:	4433      	add	r3, r6
 8006e2c:	9309      	str	r3, [sp, #36]	; 0x24
 8006e2e:	e768      	b.n	8006d02 <_svfiprintf_r+0x4e>
 8006e30:	460c      	mov	r4, r1
 8006e32:	2001      	movs	r0, #1
 8006e34:	fb0c 3202 	mla	r2, ip, r2, r3
 8006e38:	e7a6      	b.n	8006d88 <_svfiprintf_r+0xd4>
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	f04f 0c0a 	mov.w	ip, #10
 8006e40:	4619      	mov	r1, r3
 8006e42:	3401      	adds	r4, #1
 8006e44:	9305      	str	r3, [sp, #20]
 8006e46:	4620      	mov	r0, r4
 8006e48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006e4c:	3a30      	subs	r2, #48	; 0x30
 8006e4e:	2a09      	cmp	r2, #9
 8006e50:	d903      	bls.n	8006e5a <_svfiprintf_r+0x1a6>
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d0c6      	beq.n	8006de4 <_svfiprintf_r+0x130>
 8006e56:	9105      	str	r1, [sp, #20]
 8006e58:	e7c4      	b.n	8006de4 <_svfiprintf_r+0x130>
 8006e5a:	4604      	mov	r4, r0
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006e62:	e7f0      	b.n	8006e46 <_svfiprintf_r+0x192>
 8006e64:	ab03      	add	r3, sp, #12
 8006e66:	9300      	str	r3, [sp, #0]
 8006e68:	462a      	mov	r2, r5
 8006e6a:	4638      	mov	r0, r7
 8006e6c:	4b0f      	ldr	r3, [pc, #60]	; (8006eac <_svfiprintf_r+0x1f8>)
 8006e6e:	a904      	add	r1, sp, #16
 8006e70:	f7fd fe3c 	bl	8004aec <_printf_float>
 8006e74:	1c42      	adds	r2, r0, #1
 8006e76:	4606      	mov	r6, r0
 8006e78:	d1d6      	bne.n	8006e28 <_svfiprintf_r+0x174>
 8006e7a:	89ab      	ldrh	r3, [r5, #12]
 8006e7c:	065b      	lsls	r3, r3, #25
 8006e7e:	f53f af2d 	bmi.w	8006cdc <_svfiprintf_r+0x28>
 8006e82:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006e84:	b01d      	add	sp, #116	; 0x74
 8006e86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e8a:	ab03      	add	r3, sp, #12
 8006e8c:	9300      	str	r3, [sp, #0]
 8006e8e:	462a      	mov	r2, r5
 8006e90:	4638      	mov	r0, r7
 8006e92:	4b06      	ldr	r3, [pc, #24]	; (8006eac <_svfiprintf_r+0x1f8>)
 8006e94:	a904      	add	r1, sp, #16
 8006e96:	f7fe f8c9 	bl	800502c <_printf_i>
 8006e9a:	e7eb      	b.n	8006e74 <_svfiprintf_r+0x1c0>
 8006e9c:	080079cc 	.word	0x080079cc
 8006ea0:	080079d2 	.word	0x080079d2
 8006ea4:	080079d6 	.word	0x080079d6
 8006ea8:	08004aed 	.word	0x08004aed
 8006eac:	08006c01 	.word	0x08006c01

08006eb0 <__sflush_r>:
 8006eb0:	898a      	ldrh	r2, [r1, #12]
 8006eb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eb4:	4605      	mov	r5, r0
 8006eb6:	0710      	lsls	r0, r2, #28
 8006eb8:	460c      	mov	r4, r1
 8006eba:	d457      	bmi.n	8006f6c <__sflush_r+0xbc>
 8006ebc:	684b      	ldr	r3, [r1, #4]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	dc04      	bgt.n	8006ecc <__sflush_r+0x1c>
 8006ec2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	dc01      	bgt.n	8006ecc <__sflush_r+0x1c>
 8006ec8:	2000      	movs	r0, #0
 8006eca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ecc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006ece:	2e00      	cmp	r6, #0
 8006ed0:	d0fa      	beq.n	8006ec8 <__sflush_r+0x18>
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006ed8:	682f      	ldr	r7, [r5, #0]
 8006eda:	6a21      	ldr	r1, [r4, #32]
 8006edc:	602b      	str	r3, [r5, #0]
 8006ede:	d032      	beq.n	8006f46 <__sflush_r+0x96>
 8006ee0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006ee2:	89a3      	ldrh	r3, [r4, #12]
 8006ee4:	075a      	lsls	r2, r3, #29
 8006ee6:	d505      	bpl.n	8006ef4 <__sflush_r+0x44>
 8006ee8:	6863      	ldr	r3, [r4, #4]
 8006eea:	1ac0      	subs	r0, r0, r3
 8006eec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006eee:	b10b      	cbz	r3, 8006ef4 <__sflush_r+0x44>
 8006ef0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006ef2:	1ac0      	subs	r0, r0, r3
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006efa:	4628      	mov	r0, r5
 8006efc:	6a21      	ldr	r1, [r4, #32]
 8006efe:	47b0      	blx	r6
 8006f00:	1c43      	adds	r3, r0, #1
 8006f02:	89a3      	ldrh	r3, [r4, #12]
 8006f04:	d106      	bne.n	8006f14 <__sflush_r+0x64>
 8006f06:	6829      	ldr	r1, [r5, #0]
 8006f08:	291d      	cmp	r1, #29
 8006f0a:	d82b      	bhi.n	8006f64 <__sflush_r+0xb4>
 8006f0c:	4a28      	ldr	r2, [pc, #160]	; (8006fb0 <__sflush_r+0x100>)
 8006f0e:	410a      	asrs	r2, r1
 8006f10:	07d6      	lsls	r6, r2, #31
 8006f12:	d427      	bmi.n	8006f64 <__sflush_r+0xb4>
 8006f14:	2200      	movs	r2, #0
 8006f16:	6062      	str	r2, [r4, #4]
 8006f18:	6922      	ldr	r2, [r4, #16]
 8006f1a:	04d9      	lsls	r1, r3, #19
 8006f1c:	6022      	str	r2, [r4, #0]
 8006f1e:	d504      	bpl.n	8006f2a <__sflush_r+0x7a>
 8006f20:	1c42      	adds	r2, r0, #1
 8006f22:	d101      	bne.n	8006f28 <__sflush_r+0x78>
 8006f24:	682b      	ldr	r3, [r5, #0]
 8006f26:	b903      	cbnz	r3, 8006f2a <__sflush_r+0x7a>
 8006f28:	6560      	str	r0, [r4, #84]	; 0x54
 8006f2a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f2c:	602f      	str	r7, [r5, #0]
 8006f2e:	2900      	cmp	r1, #0
 8006f30:	d0ca      	beq.n	8006ec8 <__sflush_r+0x18>
 8006f32:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f36:	4299      	cmp	r1, r3
 8006f38:	d002      	beq.n	8006f40 <__sflush_r+0x90>
 8006f3a:	4628      	mov	r0, r5
 8006f3c:	f7ff f9ec 	bl	8006318 <_free_r>
 8006f40:	2000      	movs	r0, #0
 8006f42:	6360      	str	r0, [r4, #52]	; 0x34
 8006f44:	e7c1      	b.n	8006eca <__sflush_r+0x1a>
 8006f46:	2301      	movs	r3, #1
 8006f48:	4628      	mov	r0, r5
 8006f4a:	47b0      	blx	r6
 8006f4c:	1c41      	adds	r1, r0, #1
 8006f4e:	d1c8      	bne.n	8006ee2 <__sflush_r+0x32>
 8006f50:	682b      	ldr	r3, [r5, #0]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d0c5      	beq.n	8006ee2 <__sflush_r+0x32>
 8006f56:	2b1d      	cmp	r3, #29
 8006f58:	d001      	beq.n	8006f5e <__sflush_r+0xae>
 8006f5a:	2b16      	cmp	r3, #22
 8006f5c:	d101      	bne.n	8006f62 <__sflush_r+0xb2>
 8006f5e:	602f      	str	r7, [r5, #0]
 8006f60:	e7b2      	b.n	8006ec8 <__sflush_r+0x18>
 8006f62:	89a3      	ldrh	r3, [r4, #12]
 8006f64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f68:	81a3      	strh	r3, [r4, #12]
 8006f6a:	e7ae      	b.n	8006eca <__sflush_r+0x1a>
 8006f6c:	690f      	ldr	r7, [r1, #16]
 8006f6e:	2f00      	cmp	r7, #0
 8006f70:	d0aa      	beq.n	8006ec8 <__sflush_r+0x18>
 8006f72:	0793      	lsls	r3, r2, #30
 8006f74:	bf18      	it	ne
 8006f76:	2300      	movne	r3, #0
 8006f78:	680e      	ldr	r6, [r1, #0]
 8006f7a:	bf08      	it	eq
 8006f7c:	694b      	ldreq	r3, [r1, #20]
 8006f7e:	1bf6      	subs	r6, r6, r7
 8006f80:	600f      	str	r7, [r1, #0]
 8006f82:	608b      	str	r3, [r1, #8]
 8006f84:	2e00      	cmp	r6, #0
 8006f86:	dd9f      	ble.n	8006ec8 <__sflush_r+0x18>
 8006f88:	4633      	mov	r3, r6
 8006f8a:	463a      	mov	r2, r7
 8006f8c:	4628      	mov	r0, r5
 8006f8e:	6a21      	ldr	r1, [r4, #32]
 8006f90:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006f94:	47e0      	blx	ip
 8006f96:	2800      	cmp	r0, #0
 8006f98:	dc06      	bgt.n	8006fa8 <__sflush_r+0xf8>
 8006f9a:	89a3      	ldrh	r3, [r4, #12]
 8006f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8006fa0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006fa4:	81a3      	strh	r3, [r4, #12]
 8006fa6:	e790      	b.n	8006eca <__sflush_r+0x1a>
 8006fa8:	4407      	add	r7, r0
 8006faa:	1a36      	subs	r6, r6, r0
 8006fac:	e7ea      	b.n	8006f84 <__sflush_r+0xd4>
 8006fae:	bf00      	nop
 8006fb0:	dfbffffe 	.word	0xdfbffffe

08006fb4 <_fflush_r>:
 8006fb4:	b538      	push	{r3, r4, r5, lr}
 8006fb6:	690b      	ldr	r3, [r1, #16]
 8006fb8:	4605      	mov	r5, r0
 8006fba:	460c      	mov	r4, r1
 8006fbc:	b913      	cbnz	r3, 8006fc4 <_fflush_r+0x10>
 8006fbe:	2500      	movs	r5, #0
 8006fc0:	4628      	mov	r0, r5
 8006fc2:	bd38      	pop	{r3, r4, r5, pc}
 8006fc4:	b118      	cbz	r0, 8006fce <_fflush_r+0x1a>
 8006fc6:	6a03      	ldr	r3, [r0, #32]
 8006fc8:	b90b      	cbnz	r3, 8006fce <_fflush_r+0x1a>
 8006fca:	f7fe f9cb 	bl	8005364 <__sinit>
 8006fce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d0f3      	beq.n	8006fbe <_fflush_r+0xa>
 8006fd6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006fd8:	07d0      	lsls	r0, r2, #31
 8006fda:	d404      	bmi.n	8006fe6 <_fflush_r+0x32>
 8006fdc:	0599      	lsls	r1, r3, #22
 8006fde:	d402      	bmi.n	8006fe6 <_fflush_r+0x32>
 8006fe0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006fe2:	f7fe fb1b 	bl	800561c <__retarget_lock_acquire_recursive>
 8006fe6:	4628      	mov	r0, r5
 8006fe8:	4621      	mov	r1, r4
 8006fea:	f7ff ff61 	bl	8006eb0 <__sflush_r>
 8006fee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ff0:	4605      	mov	r5, r0
 8006ff2:	07da      	lsls	r2, r3, #31
 8006ff4:	d4e4      	bmi.n	8006fc0 <_fflush_r+0xc>
 8006ff6:	89a3      	ldrh	r3, [r4, #12]
 8006ff8:	059b      	lsls	r3, r3, #22
 8006ffa:	d4e1      	bmi.n	8006fc0 <_fflush_r+0xc>
 8006ffc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ffe:	f7fe fb0e 	bl	800561e <__retarget_lock_release_recursive>
 8007002:	e7dd      	b.n	8006fc0 <_fflush_r+0xc>

08007004 <memmove>:
 8007004:	4288      	cmp	r0, r1
 8007006:	b510      	push	{r4, lr}
 8007008:	eb01 0402 	add.w	r4, r1, r2
 800700c:	d902      	bls.n	8007014 <memmove+0x10>
 800700e:	4284      	cmp	r4, r0
 8007010:	4623      	mov	r3, r4
 8007012:	d807      	bhi.n	8007024 <memmove+0x20>
 8007014:	1e43      	subs	r3, r0, #1
 8007016:	42a1      	cmp	r1, r4
 8007018:	d008      	beq.n	800702c <memmove+0x28>
 800701a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800701e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007022:	e7f8      	b.n	8007016 <memmove+0x12>
 8007024:	4601      	mov	r1, r0
 8007026:	4402      	add	r2, r0
 8007028:	428a      	cmp	r2, r1
 800702a:	d100      	bne.n	800702e <memmove+0x2a>
 800702c:	bd10      	pop	{r4, pc}
 800702e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007032:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007036:	e7f7      	b.n	8007028 <memmove+0x24>

08007038 <_sbrk_r>:
 8007038:	b538      	push	{r3, r4, r5, lr}
 800703a:	2300      	movs	r3, #0
 800703c:	4d05      	ldr	r5, [pc, #20]	; (8007054 <_sbrk_r+0x1c>)
 800703e:	4604      	mov	r4, r0
 8007040:	4608      	mov	r0, r1
 8007042:	602b      	str	r3, [r5, #0]
 8007044:	f7fa faba 	bl	80015bc <_sbrk>
 8007048:	1c43      	adds	r3, r0, #1
 800704a:	d102      	bne.n	8007052 <_sbrk_r+0x1a>
 800704c:	682b      	ldr	r3, [r5, #0]
 800704e:	b103      	cbz	r3, 8007052 <_sbrk_r+0x1a>
 8007050:	6023      	str	r3, [r4, #0]
 8007052:	bd38      	pop	{r3, r4, r5, pc}
 8007054:	20000470 	.word	0x20000470

08007058 <memcpy>:
 8007058:	440a      	add	r2, r1
 800705a:	4291      	cmp	r1, r2
 800705c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007060:	d100      	bne.n	8007064 <memcpy+0xc>
 8007062:	4770      	bx	lr
 8007064:	b510      	push	{r4, lr}
 8007066:	f811 4b01 	ldrb.w	r4, [r1], #1
 800706a:	4291      	cmp	r1, r2
 800706c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007070:	d1f9      	bne.n	8007066 <memcpy+0xe>
 8007072:	bd10      	pop	{r4, pc}

08007074 <__assert_func>:
 8007074:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007076:	4614      	mov	r4, r2
 8007078:	461a      	mov	r2, r3
 800707a:	4b09      	ldr	r3, [pc, #36]	; (80070a0 <__assert_func+0x2c>)
 800707c:	4605      	mov	r5, r0
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	68d8      	ldr	r0, [r3, #12]
 8007082:	b14c      	cbz	r4, 8007098 <__assert_func+0x24>
 8007084:	4b07      	ldr	r3, [pc, #28]	; (80070a4 <__assert_func+0x30>)
 8007086:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800708a:	9100      	str	r1, [sp, #0]
 800708c:	462b      	mov	r3, r5
 800708e:	4906      	ldr	r1, [pc, #24]	; (80070a8 <__assert_func+0x34>)
 8007090:	f000 f870 	bl	8007174 <fiprintf>
 8007094:	f000 f880 	bl	8007198 <abort>
 8007098:	4b04      	ldr	r3, [pc, #16]	; (80070ac <__assert_func+0x38>)
 800709a:	461c      	mov	r4, r3
 800709c:	e7f3      	b.n	8007086 <__assert_func+0x12>
 800709e:	bf00      	nop
 80070a0:	20000070 	.word	0x20000070
 80070a4:	080079e7 	.word	0x080079e7
 80070a8:	080079f4 	.word	0x080079f4
 80070ac:	08007a22 	.word	0x08007a22

080070b0 <_calloc_r>:
 80070b0:	b570      	push	{r4, r5, r6, lr}
 80070b2:	fba1 5402 	umull	r5, r4, r1, r2
 80070b6:	b934      	cbnz	r4, 80070c6 <_calloc_r+0x16>
 80070b8:	4629      	mov	r1, r5
 80070ba:	f7ff f99d 	bl	80063f8 <_malloc_r>
 80070be:	4606      	mov	r6, r0
 80070c0:	b928      	cbnz	r0, 80070ce <_calloc_r+0x1e>
 80070c2:	4630      	mov	r0, r6
 80070c4:	bd70      	pop	{r4, r5, r6, pc}
 80070c6:	220c      	movs	r2, #12
 80070c8:	2600      	movs	r6, #0
 80070ca:	6002      	str	r2, [r0, #0]
 80070cc:	e7f9      	b.n	80070c2 <_calloc_r+0x12>
 80070ce:	462a      	mov	r2, r5
 80070d0:	4621      	mov	r1, r4
 80070d2:	f7fe fa14 	bl	80054fe <memset>
 80070d6:	e7f4      	b.n	80070c2 <_calloc_r+0x12>

080070d8 <__ascii_mbtowc>:
 80070d8:	b082      	sub	sp, #8
 80070da:	b901      	cbnz	r1, 80070de <__ascii_mbtowc+0x6>
 80070dc:	a901      	add	r1, sp, #4
 80070de:	b142      	cbz	r2, 80070f2 <__ascii_mbtowc+0x1a>
 80070e0:	b14b      	cbz	r3, 80070f6 <__ascii_mbtowc+0x1e>
 80070e2:	7813      	ldrb	r3, [r2, #0]
 80070e4:	600b      	str	r3, [r1, #0]
 80070e6:	7812      	ldrb	r2, [r2, #0]
 80070e8:	1e10      	subs	r0, r2, #0
 80070ea:	bf18      	it	ne
 80070ec:	2001      	movne	r0, #1
 80070ee:	b002      	add	sp, #8
 80070f0:	4770      	bx	lr
 80070f2:	4610      	mov	r0, r2
 80070f4:	e7fb      	b.n	80070ee <__ascii_mbtowc+0x16>
 80070f6:	f06f 0001 	mvn.w	r0, #1
 80070fa:	e7f8      	b.n	80070ee <__ascii_mbtowc+0x16>

080070fc <_realloc_r>:
 80070fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007100:	4680      	mov	r8, r0
 8007102:	4614      	mov	r4, r2
 8007104:	460e      	mov	r6, r1
 8007106:	b921      	cbnz	r1, 8007112 <_realloc_r+0x16>
 8007108:	4611      	mov	r1, r2
 800710a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800710e:	f7ff b973 	b.w	80063f8 <_malloc_r>
 8007112:	b92a      	cbnz	r2, 8007120 <_realloc_r+0x24>
 8007114:	f7ff f900 	bl	8006318 <_free_r>
 8007118:	4625      	mov	r5, r4
 800711a:	4628      	mov	r0, r5
 800711c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007120:	f000 f841 	bl	80071a6 <_malloc_usable_size_r>
 8007124:	4284      	cmp	r4, r0
 8007126:	4607      	mov	r7, r0
 8007128:	d802      	bhi.n	8007130 <_realloc_r+0x34>
 800712a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800712e:	d812      	bhi.n	8007156 <_realloc_r+0x5a>
 8007130:	4621      	mov	r1, r4
 8007132:	4640      	mov	r0, r8
 8007134:	f7ff f960 	bl	80063f8 <_malloc_r>
 8007138:	4605      	mov	r5, r0
 800713a:	2800      	cmp	r0, #0
 800713c:	d0ed      	beq.n	800711a <_realloc_r+0x1e>
 800713e:	42bc      	cmp	r4, r7
 8007140:	4622      	mov	r2, r4
 8007142:	4631      	mov	r1, r6
 8007144:	bf28      	it	cs
 8007146:	463a      	movcs	r2, r7
 8007148:	f7ff ff86 	bl	8007058 <memcpy>
 800714c:	4631      	mov	r1, r6
 800714e:	4640      	mov	r0, r8
 8007150:	f7ff f8e2 	bl	8006318 <_free_r>
 8007154:	e7e1      	b.n	800711a <_realloc_r+0x1e>
 8007156:	4635      	mov	r5, r6
 8007158:	e7df      	b.n	800711a <_realloc_r+0x1e>

0800715a <__ascii_wctomb>:
 800715a:	4603      	mov	r3, r0
 800715c:	4608      	mov	r0, r1
 800715e:	b141      	cbz	r1, 8007172 <__ascii_wctomb+0x18>
 8007160:	2aff      	cmp	r2, #255	; 0xff
 8007162:	d904      	bls.n	800716e <__ascii_wctomb+0x14>
 8007164:	228a      	movs	r2, #138	; 0x8a
 8007166:	f04f 30ff 	mov.w	r0, #4294967295
 800716a:	601a      	str	r2, [r3, #0]
 800716c:	4770      	bx	lr
 800716e:	2001      	movs	r0, #1
 8007170:	700a      	strb	r2, [r1, #0]
 8007172:	4770      	bx	lr

08007174 <fiprintf>:
 8007174:	b40e      	push	{r1, r2, r3}
 8007176:	b503      	push	{r0, r1, lr}
 8007178:	4601      	mov	r1, r0
 800717a:	ab03      	add	r3, sp, #12
 800717c:	4805      	ldr	r0, [pc, #20]	; (8007194 <fiprintf+0x20>)
 800717e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007182:	6800      	ldr	r0, [r0, #0]
 8007184:	9301      	str	r3, [sp, #4]
 8007186:	f000 f83d 	bl	8007204 <_vfiprintf_r>
 800718a:	b002      	add	sp, #8
 800718c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007190:	b003      	add	sp, #12
 8007192:	4770      	bx	lr
 8007194:	20000070 	.word	0x20000070

08007198 <abort>:
 8007198:	2006      	movs	r0, #6
 800719a:	b508      	push	{r3, lr}
 800719c:	f000 fa0a 	bl	80075b4 <raise>
 80071a0:	2001      	movs	r0, #1
 80071a2:	f7fa f998 	bl	80014d6 <_exit>

080071a6 <_malloc_usable_size_r>:
 80071a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071aa:	1f18      	subs	r0, r3, #4
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	bfbc      	itt	lt
 80071b0:	580b      	ldrlt	r3, [r1, r0]
 80071b2:	18c0      	addlt	r0, r0, r3
 80071b4:	4770      	bx	lr

080071b6 <__sfputc_r>:
 80071b6:	6893      	ldr	r3, [r2, #8]
 80071b8:	b410      	push	{r4}
 80071ba:	3b01      	subs	r3, #1
 80071bc:	2b00      	cmp	r3, #0
 80071be:	6093      	str	r3, [r2, #8]
 80071c0:	da07      	bge.n	80071d2 <__sfputc_r+0x1c>
 80071c2:	6994      	ldr	r4, [r2, #24]
 80071c4:	42a3      	cmp	r3, r4
 80071c6:	db01      	blt.n	80071cc <__sfputc_r+0x16>
 80071c8:	290a      	cmp	r1, #10
 80071ca:	d102      	bne.n	80071d2 <__sfputc_r+0x1c>
 80071cc:	bc10      	pop	{r4}
 80071ce:	f000 b933 	b.w	8007438 <__swbuf_r>
 80071d2:	6813      	ldr	r3, [r2, #0]
 80071d4:	1c58      	adds	r0, r3, #1
 80071d6:	6010      	str	r0, [r2, #0]
 80071d8:	7019      	strb	r1, [r3, #0]
 80071da:	4608      	mov	r0, r1
 80071dc:	bc10      	pop	{r4}
 80071de:	4770      	bx	lr

080071e0 <__sfputs_r>:
 80071e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071e2:	4606      	mov	r6, r0
 80071e4:	460f      	mov	r7, r1
 80071e6:	4614      	mov	r4, r2
 80071e8:	18d5      	adds	r5, r2, r3
 80071ea:	42ac      	cmp	r4, r5
 80071ec:	d101      	bne.n	80071f2 <__sfputs_r+0x12>
 80071ee:	2000      	movs	r0, #0
 80071f0:	e007      	b.n	8007202 <__sfputs_r+0x22>
 80071f2:	463a      	mov	r2, r7
 80071f4:	4630      	mov	r0, r6
 80071f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071fa:	f7ff ffdc 	bl	80071b6 <__sfputc_r>
 80071fe:	1c43      	adds	r3, r0, #1
 8007200:	d1f3      	bne.n	80071ea <__sfputs_r+0xa>
 8007202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007204 <_vfiprintf_r>:
 8007204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007208:	460d      	mov	r5, r1
 800720a:	4614      	mov	r4, r2
 800720c:	4698      	mov	r8, r3
 800720e:	4606      	mov	r6, r0
 8007210:	b09d      	sub	sp, #116	; 0x74
 8007212:	b118      	cbz	r0, 800721c <_vfiprintf_r+0x18>
 8007214:	6a03      	ldr	r3, [r0, #32]
 8007216:	b90b      	cbnz	r3, 800721c <_vfiprintf_r+0x18>
 8007218:	f7fe f8a4 	bl	8005364 <__sinit>
 800721c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800721e:	07d9      	lsls	r1, r3, #31
 8007220:	d405      	bmi.n	800722e <_vfiprintf_r+0x2a>
 8007222:	89ab      	ldrh	r3, [r5, #12]
 8007224:	059a      	lsls	r2, r3, #22
 8007226:	d402      	bmi.n	800722e <_vfiprintf_r+0x2a>
 8007228:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800722a:	f7fe f9f7 	bl	800561c <__retarget_lock_acquire_recursive>
 800722e:	89ab      	ldrh	r3, [r5, #12]
 8007230:	071b      	lsls	r3, r3, #28
 8007232:	d501      	bpl.n	8007238 <_vfiprintf_r+0x34>
 8007234:	692b      	ldr	r3, [r5, #16]
 8007236:	b99b      	cbnz	r3, 8007260 <_vfiprintf_r+0x5c>
 8007238:	4629      	mov	r1, r5
 800723a:	4630      	mov	r0, r6
 800723c:	f000 f93a 	bl	80074b4 <__swsetup_r>
 8007240:	b170      	cbz	r0, 8007260 <_vfiprintf_r+0x5c>
 8007242:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007244:	07dc      	lsls	r4, r3, #31
 8007246:	d504      	bpl.n	8007252 <_vfiprintf_r+0x4e>
 8007248:	f04f 30ff 	mov.w	r0, #4294967295
 800724c:	b01d      	add	sp, #116	; 0x74
 800724e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007252:	89ab      	ldrh	r3, [r5, #12]
 8007254:	0598      	lsls	r0, r3, #22
 8007256:	d4f7      	bmi.n	8007248 <_vfiprintf_r+0x44>
 8007258:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800725a:	f7fe f9e0 	bl	800561e <__retarget_lock_release_recursive>
 800725e:	e7f3      	b.n	8007248 <_vfiprintf_r+0x44>
 8007260:	2300      	movs	r3, #0
 8007262:	9309      	str	r3, [sp, #36]	; 0x24
 8007264:	2320      	movs	r3, #32
 8007266:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800726a:	2330      	movs	r3, #48	; 0x30
 800726c:	f04f 0901 	mov.w	r9, #1
 8007270:	f8cd 800c 	str.w	r8, [sp, #12]
 8007274:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8007424 <_vfiprintf_r+0x220>
 8007278:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800727c:	4623      	mov	r3, r4
 800727e:	469a      	mov	sl, r3
 8007280:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007284:	b10a      	cbz	r2, 800728a <_vfiprintf_r+0x86>
 8007286:	2a25      	cmp	r2, #37	; 0x25
 8007288:	d1f9      	bne.n	800727e <_vfiprintf_r+0x7a>
 800728a:	ebba 0b04 	subs.w	fp, sl, r4
 800728e:	d00b      	beq.n	80072a8 <_vfiprintf_r+0xa4>
 8007290:	465b      	mov	r3, fp
 8007292:	4622      	mov	r2, r4
 8007294:	4629      	mov	r1, r5
 8007296:	4630      	mov	r0, r6
 8007298:	f7ff ffa2 	bl	80071e0 <__sfputs_r>
 800729c:	3001      	adds	r0, #1
 800729e:	f000 80a9 	beq.w	80073f4 <_vfiprintf_r+0x1f0>
 80072a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072a4:	445a      	add	r2, fp
 80072a6:	9209      	str	r2, [sp, #36]	; 0x24
 80072a8:	f89a 3000 	ldrb.w	r3, [sl]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	f000 80a1 	beq.w	80073f4 <_vfiprintf_r+0x1f0>
 80072b2:	2300      	movs	r3, #0
 80072b4:	f04f 32ff 	mov.w	r2, #4294967295
 80072b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80072bc:	f10a 0a01 	add.w	sl, sl, #1
 80072c0:	9304      	str	r3, [sp, #16]
 80072c2:	9307      	str	r3, [sp, #28]
 80072c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80072c8:	931a      	str	r3, [sp, #104]	; 0x68
 80072ca:	4654      	mov	r4, sl
 80072cc:	2205      	movs	r2, #5
 80072ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072d2:	4854      	ldr	r0, [pc, #336]	; (8007424 <_vfiprintf_r+0x220>)
 80072d4:	f7fe f9a4 	bl	8005620 <memchr>
 80072d8:	9a04      	ldr	r2, [sp, #16]
 80072da:	b9d8      	cbnz	r0, 8007314 <_vfiprintf_r+0x110>
 80072dc:	06d1      	lsls	r1, r2, #27
 80072de:	bf44      	itt	mi
 80072e0:	2320      	movmi	r3, #32
 80072e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80072e6:	0713      	lsls	r3, r2, #28
 80072e8:	bf44      	itt	mi
 80072ea:	232b      	movmi	r3, #43	; 0x2b
 80072ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80072f0:	f89a 3000 	ldrb.w	r3, [sl]
 80072f4:	2b2a      	cmp	r3, #42	; 0x2a
 80072f6:	d015      	beq.n	8007324 <_vfiprintf_r+0x120>
 80072f8:	4654      	mov	r4, sl
 80072fa:	2000      	movs	r0, #0
 80072fc:	f04f 0c0a 	mov.w	ip, #10
 8007300:	9a07      	ldr	r2, [sp, #28]
 8007302:	4621      	mov	r1, r4
 8007304:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007308:	3b30      	subs	r3, #48	; 0x30
 800730a:	2b09      	cmp	r3, #9
 800730c:	d94d      	bls.n	80073aa <_vfiprintf_r+0x1a6>
 800730e:	b1b0      	cbz	r0, 800733e <_vfiprintf_r+0x13a>
 8007310:	9207      	str	r2, [sp, #28]
 8007312:	e014      	b.n	800733e <_vfiprintf_r+0x13a>
 8007314:	eba0 0308 	sub.w	r3, r0, r8
 8007318:	fa09 f303 	lsl.w	r3, r9, r3
 800731c:	4313      	orrs	r3, r2
 800731e:	46a2      	mov	sl, r4
 8007320:	9304      	str	r3, [sp, #16]
 8007322:	e7d2      	b.n	80072ca <_vfiprintf_r+0xc6>
 8007324:	9b03      	ldr	r3, [sp, #12]
 8007326:	1d19      	adds	r1, r3, #4
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	9103      	str	r1, [sp, #12]
 800732c:	2b00      	cmp	r3, #0
 800732e:	bfbb      	ittet	lt
 8007330:	425b      	neglt	r3, r3
 8007332:	f042 0202 	orrlt.w	r2, r2, #2
 8007336:	9307      	strge	r3, [sp, #28]
 8007338:	9307      	strlt	r3, [sp, #28]
 800733a:	bfb8      	it	lt
 800733c:	9204      	strlt	r2, [sp, #16]
 800733e:	7823      	ldrb	r3, [r4, #0]
 8007340:	2b2e      	cmp	r3, #46	; 0x2e
 8007342:	d10c      	bne.n	800735e <_vfiprintf_r+0x15a>
 8007344:	7863      	ldrb	r3, [r4, #1]
 8007346:	2b2a      	cmp	r3, #42	; 0x2a
 8007348:	d134      	bne.n	80073b4 <_vfiprintf_r+0x1b0>
 800734a:	9b03      	ldr	r3, [sp, #12]
 800734c:	3402      	adds	r4, #2
 800734e:	1d1a      	adds	r2, r3, #4
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	9203      	str	r2, [sp, #12]
 8007354:	2b00      	cmp	r3, #0
 8007356:	bfb8      	it	lt
 8007358:	f04f 33ff 	movlt.w	r3, #4294967295
 800735c:	9305      	str	r3, [sp, #20]
 800735e:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007428 <_vfiprintf_r+0x224>
 8007362:	2203      	movs	r2, #3
 8007364:	4650      	mov	r0, sl
 8007366:	7821      	ldrb	r1, [r4, #0]
 8007368:	f7fe f95a 	bl	8005620 <memchr>
 800736c:	b138      	cbz	r0, 800737e <_vfiprintf_r+0x17a>
 800736e:	2240      	movs	r2, #64	; 0x40
 8007370:	9b04      	ldr	r3, [sp, #16]
 8007372:	eba0 000a 	sub.w	r0, r0, sl
 8007376:	4082      	lsls	r2, r0
 8007378:	4313      	orrs	r3, r2
 800737a:	3401      	adds	r4, #1
 800737c:	9304      	str	r3, [sp, #16]
 800737e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007382:	2206      	movs	r2, #6
 8007384:	4829      	ldr	r0, [pc, #164]	; (800742c <_vfiprintf_r+0x228>)
 8007386:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800738a:	f7fe f949 	bl	8005620 <memchr>
 800738e:	2800      	cmp	r0, #0
 8007390:	d03f      	beq.n	8007412 <_vfiprintf_r+0x20e>
 8007392:	4b27      	ldr	r3, [pc, #156]	; (8007430 <_vfiprintf_r+0x22c>)
 8007394:	bb1b      	cbnz	r3, 80073de <_vfiprintf_r+0x1da>
 8007396:	9b03      	ldr	r3, [sp, #12]
 8007398:	3307      	adds	r3, #7
 800739a:	f023 0307 	bic.w	r3, r3, #7
 800739e:	3308      	adds	r3, #8
 80073a0:	9303      	str	r3, [sp, #12]
 80073a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073a4:	443b      	add	r3, r7
 80073a6:	9309      	str	r3, [sp, #36]	; 0x24
 80073a8:	e768      	b.n	800727c <_vfiprintf_r+0x78>
 80073aa:	460c      	mov	r4, r1
 80073ac:	2001      	movs	r0, #1
 80073ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80073b2:	e7a6      	b.n	8007302 <_vfiprintf_r+0xfe>
 80073b4:	2300      	movs	r3, #0
 80073b6:	f04f 0c0a 	mov.w	ip, #10
 80073ba:	4619      	mov	r1, r3
 80073bc:	3401      	adds	r4, #1
 80073be:	9305      	str	r3, [sp, #20]
 80073c0:	4620      	mov	r0, r4
 80073c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80073c6:	3a30      	subs	r2, #48	; 0x30
 80073c8:	2a09      	cmp	r2, #9
 80073ca:	d903      	bls.n	80073d4 <_vfiprintf_r+0x1d0>
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d0c6      	beq.n	800735e <_vfiprintf_r+0x15a>
 80073d0:	9105      	str	r1, [sp, #20]
 80073d2:	e7c4      	b.n	800735e <_vfiprintf_r+0x15a>
 80073d4:	4604      	mov	r4, r0
 80073d6:	2301      	movs	r3, #1
 80073d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80073dc:	e7f0      	b.n	80073c0 <_vfiprintf_r+0x1bc>
 80073de:	ab03      	add	r3, sp, #12
 80073e0:	9300      	str	r3, [sp, #0]
 80073e2:	462a      	mov	r2, r5
 80073e4:	4630      	mov	r0, r6
 80073e6:	4b13      	ldr	r3, [pc, #76]	; (8007434 <_vfiprintf_r+0x230>)
 80073e8:	a904      	add	r1, sp, #16
 80073ea:	f7fd fb7f 	bl	8004aec <_printf_float>
 80073ee:	4607      	mov	r7, r0
 80073f0:	1c78      	adds	r0, r7, #1
 80073f2:	d1d6      	bne.n	80073a2 <_vfiprintf_r+0x19e>
 80073f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80073f6:	07d9      	lsls	r1, r3, #31
 80073f8:	d405      	bmi.n	8007406 <_vfiprintf_r+0x202>
 80073fa:	89ab      	ldrh	r3, [r5, #12]
 80073fc:	059a      	lsls	r2, r3, #22
 80073fe:	d402      	bmi.n	8007406 <_vfiprintf_r+0x202>
 8007400:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007402:	f7fe f90c 	bl	800561e <__retarget_lock_release_recursive>
 8007406:	89ab      	ldrh	r3, [r5, #12]
 8007408:	065b      	lsls	r3, r3, #25
 800740a:	f53f af1d 	bmi.w	8007248 <_vfiprintf_r+0x44>
 800740e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007410:	e71c      	b.n	800724c <_vfiprintf_r+0x48>
 8007412:	ab03      	add	r3, sp, #12
 8007414:	9300      	str	r3, [sp, #0]
 8007416:	462a      	mov	r2, r5
 8007418:	4630      	mov	r0, r6
 800741a:	4b06      	ldr	r3, [pc, #24]	; (8007434 <_vfiprintf_r+0x230>)
 800741c:	a904      	add	r1, sp, #16
 800741e:	f7fd fe05 	bl	800502c <_printf_i>
 8007422:	e7e4      	b.n	80073ee <_vfiprintf_r+0x1ea>
 8007424:	080079cc 	.word	0x080079cc
 8007428:	080079d2 	.word	0x080079d2
 800742c:	080079d6 	.word	0x080079d6
 8007430:	08004aed 	.word	0x08004aed
 8007434:	080071e1 	.word	0x080071e1

08007438 <__swbuf_r>:
 8007438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800743a:	460e      	mov	r6, r1
 800743c:	4614      	mov	r4, r2
 800743e:	4605      	mov	r5, r0
 8007440:	b118      	cbz	r0, 800744a <__swbuf_r+0x12>
 8007442:	6a03      	ldr	r3, [r0, #32]
 8007444:	b90b      	cbnz	r3, 800744a <__swbuf_r+0x12>
 8007446:	f7fd ff8d 	bl	8005364 <__sinit>
 800744a:	69a3      	ldr	r3, [r4, #24]
 800744c:	60a3      	str	r3, [r4, #8]
 800744e:	89a3      	ldrh	r3, [r4, #12]
 8007450:	071a      	lsls	r2, r3, #28
 8007452:	d525      	bpl.n	80074a0 <__swbuf_r+0x68>
 8007454:	6923      	ldr	r3, [r4, #16]
 8007456:	b31b      	cbz	r3, 80074a0 <__swbuf_r+0x68>
 8007458:	6823      	ldr	r3, [r4, #0]
 800745a:	6922      	ldr	r2, [r4, #16]
 800745c:	b2f6      	uxtb	r6, r6
 800745e:	1a98      	subs	r0, r3, r2
 8007460:	6963      	ldr	r3, [r4, #20]
 8007462:	4637      	mov	r7, r6
 8007464:	4283      	cmp	r3, r0
 8007466:	dc04      	bgt.n	8007472 <__swbuf_r+0x3a>
 8007468:	4621      	mov	r1, r4
 800746a:	4628      	mov	r0, r5
 800746c:	f7ff fda2 	bl	8006fb4 <_fflush_r>
 8007470:	b9e0      	cbnz	r0, 80074ac <__swbuf_r+0x74>
 8007472:	68a3      	ldr	r3, [r4, #8]
 8007474:	3b01      	subs	r3, #1
 8007476:	60a3      	str	r3, [r4, #8]
 8007478:	6823      	ldr	r3, [r4, #0]
 800747a:	1c5a      	adds	r2, r3, #1
 800747c:	6022      	str	r2, [r4, #0]
 800747e:	701e      	strb	r6, [r3, #0]
 8007480:	6962      	ldr	r2, [r4, #20]
 8007482:	1c43      	adds	r3, r0, #1
 8007484:	429a      	cmp	r2, r3
 8007486:	d004      	beq.n	8007492 <__swbuf_r+0x5a>
 8007488:	89a3      	ldrh	r3, [r4, #12]
 800748a:	07db      	lsls	r3, r3, #31
 800748c:	d506      	bpl.n	800749c <__swbuf_r+0x64>
 800748e:	2e0a      	cmp	r6, #10
 8007490:	d104      	bne.n	800749c <__swbuf_r+0x64>
 8007492:	4621      	mov	r1, r4
 8007494:	4628      	mov	r0, r5
 8007496:	f7ff fd8d 	bl	8006fb4 <_fflush_r>
 800749a:	b938      	cbnz	r0, 80074ac <__swbuf_r+0x74>
 800749c:	4638      	mov	r0, r7
 800749e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074a0:	4621      	mov	r1, r4
 80074a2:	4628      	mov	r0, r5
 80074a4:	f000 f806 	bl	80074b4 <__swsetup_r>
 80074a8:	2800      	cmp	r0, #0
 80074aa:	d0d5      	beq.n	8007458 <__swbuf_r+0x20>
 80074ac:	f04f 37ff 	mov.w	r7, #4294967295
 80074b0:	e7f4      	b.n	800749c <__swbuf_r+0x64>
	...

080074b4 <__swsetup_r>:
 80074b4:	b538      	push	{r3, r4, r5, lr}
 80074b6:	4b2a      	ldr	r3, [pc, #168]	; (8007560 <__swsetup_r+0xac>)
 80074b8:	4605      	mov	r5, r0
 80074ba:	6818      	ldr	r0, [r3, #0]
 80074bc:	460c      	mov	r4, r1
 80074be:	b118      	cbz	r0, 80074c8 <__swsetup_r+0x14>
 80074c0:	6a03      	ldr	r3, [r0, #32]
 80074c2:	b90b      	cbnz	r3, 80074c8 <__swsetup_r+0x14>
 80074c4:	f7fd ff4e 	bl	8005364 <__sinit>
 80074c8:	89a3      	ldrh	r3, [r4, #12]
 80074ca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80074ce:	0718      	lsls	r0, r3, #28
 80074d0:	d422      	bmi.n	8007518 <__swsetup_r+0x64>
 80074d2:	06d9      	lsls	r1, r3, #27
 80074d4:	d407      	bmi.n	80074e6 <__swsetup_r+0x32>
 80074d6:	2309      	movs	r3, #9
 80074d8:	602b      	str	r3, [r5, #0]
 80074da:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80074de:	f04f 30ff 	mov.w	r0, #4294967295
 80074e2:	81a3      	strh	r3, [r4, #12]
 80074e4:	e034      	b.n	8007550 <__swsetup_r+0x9c>
 80074e6:	0758      	lsls	r0, r3, #29
 80074e8:	d512      	bpl.n	8007510 <__swsetup_r+0x5c>
 80074ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80074ec:	b141      	cbz	r1, 8007500 <__swsetup_r+0x4c>
 80074ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80074f2:	4299      	cmp	r1, r3
 80074f4:	d002      	beq.n	80074fc <__swsetup_r+0x48>
 80074f6:	4628      	mov	r0, r5
 80074f8:	f7fe ff0e 	bl	8006318 <_free_r>
 80074fc:	2300      	movs	r3, #0
 80074fe:	6363      	str	r3, [r4, #52]	; 0x34
 8007500:	89a3      	ldrh	r3, [r4, #12]
 8007502:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007506:	81a3      	strh	r3, [r4, #12]
 8007508:	2300      	movs	r3, #0
 800750a:	6063      	str	r3, [r4, #4]
 800750c:	6923      	ldr	r3, [r4, #16]
 800750e:	6023      	str	r3, [r4, #0]
 8007510:	89a3      	ldrh	r3, [r4, #12]
 8007512:	f043 0308 	orr.w	r3, r3, #8
 8007516:	81a3      	strh	r3, [r4, #12]
 8007518:	6923      	ldr	r3, [r4, #16]
 800751a:	b94b      	cbnz	r3, 8007530 <__swsetup_r+0x7c>
 800751c:	89a3      	ldrh	r3, [r4, #12]
 800751e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007522:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007526:	d003      	beq.n	8007530 <__swsetup_r+0x7c>
 8007528:	4621      	mov	r1, r4
 800752a:	4628      	mov	r0, r5
 800752c:	f000 f883 	bl	8007636 <__smakebuf_r>
 8007530:	89a0      	ldrh	r0, [r4, #12]
 8007532:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007536:	f010 0301 	ands.w	r3, r0, #1
 800753a:	d00a      	beq.n	8007552 <__swsetup_r+0x9e>
 800753c:	2300      	movs	r3, #0
 800753e:	60a3      	str	r3, [r4, #8]
 8007540:	6963      	ldr	r3, [r4, #20]
 8007542:	425b      	negs	r3, r3
 8007544:	61a3      	str	r3, [r4, #24]
 8007546:	6923      	ldr	r3, [r4, #16]
 8007548:	b943      	cbnz	r3, 800755c <__swsetup_r+0xa8>
 800754a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800754e:	d1c4      	bne.n	80074da <__swsetup_r+0x26>
 8007550:	bd38      	pop	{r3, r4, r5, pc}
 8007552:	0781      	lsls	r1, r0, #30
 8007554:	bf58      	it	pl
 8007556:	6963      	ldrpl	r3, [r4, #20]
 8007558:	60a3      	str	r3, [r4, #8]
 800755a:	e7f4      	b.n	8007546 <__swsetup_r+0x92>
 800755c:	2000      	movs	r0, #0
 800755e:	e7f7      	b.n	8007550 <__swsetup_r+0x9c>
 8007560:	20000070 	.word	0x20000070

08007564 <_raise_r>:
 8007564:	291f      	cmp	r1, #31
 8007566:	b538      	push	{r3, r4, r5, lr}
 8007568:	4604      	mov	r4, r0
 800756a:	460d      	mov	r5, r1
 800756c:	d904      	bls.n	8007578 <_raise_r+0x14>
 800756e:	2316      	movs	r3, #22
 8007570:	6003      	str	r3, [r0, #0]
 8007572:	f04f 30ff 	mov.w	r0, #4294967295
 8007576:	bd38      	pop	{r3, r4, r5, pc}
 8007578:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800757a:	b112      	cbz	r2, 8007582 <_raise_r+0x1e>
 800757c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007580:	b94b      	cbnz	r3, 8007596 <_raise_r+0x32>
 8007582:	4620      	mov	r0, r4
 8007584:	f000 f830 	bl	80075e8 <_getpid_r>
 8007588:	462a      	mov	r2, r5
 800758a:	4601      	mov	r1, r0
 800758c:	4620      	mov	r0, r4
 800758e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007592:	f000 b817 	b.w	80075c4 <_kill_r>
 8007596:	2b01      	cmp	r3, #1
 8007598:	d00a      	beq.n	80075b0 <_raise_r+0x4c>
 800759a:	1c59      	adds	r1, r3, #1
 800759c:	d103      	bne.n	80075a6 <_raise_r+0x42>
 800759e:	2316      	movs	r3, #22
 80075a0:	6003      	str	r3, [r0, #0]
 80075a2:	2001      	movs	r0, #1
 80075a4:	e7e7      	b.n	8007576 <_raise_r+0x12>
 80075a6:	2400      	movs	r4, #0
 80075a8:	4628      	mov	r0, r5
 80075aa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80075ae:	4798      	blx	r3
 80075b0:	2000      	movs	r0, #0
 80075b2:	e7e0      	b.n	8007576 <_raise_r+0x12>

080075b4 <raise>:
 80075b4:	4b02      	ldr	r3, [pc, #8]	; (80075c0 <raise+0xc>)
 80075b6:	4601      	mov	r1, r0
 80075b8:	6818      	ldr	r0, [r3, #0]
 80075ba:	f7ff bfd3 	b.w	8007564 <_raise_r>
 80075be:	bf00      	nop
 80075c0:	20000070 	.word	0x20000070

080075c4 <_kill_r>:
 80075c4:	b538      	push	{r3, r4, r5, lr}
 80075c6:	2300      	movs	r3, #0
 80075c8:	4d06      	ldr	r5, [pc, #24]	; (80075e4 <_kill_r+0x20>)
 80075ca:	4604      	mov	r4, r0
 80075cc:	4608      	mov	r0, r1
 80075ce:	4611      	mov	r1, r2
 80075d0:	602b      	str	r3, [r5, #0]
 80075d2:	f7f9 ff70 	bl	80014b6 <_kill>
 80075d6:	1c43      	adds	r3, r0, #1
 80075d8:	d102      	bne.n	80075e0 <_kill_r+0x1c>
 80075da:	682b      	ldr	r3, [r5, #0]
 80075dc:	b103      	cbz	r3, 80075e0 <_kill_r+0x1c>
 80075de:	6023      	str	r3, [r4, #0]
 80075e0:	bd38      	pop	{r3, r4, r5, pc}
 80075e2:	bf00      	nop
 80075e4:	20000470 	.word	0x20000470

080075e8 <_getpid_r>:
 80075e8:	f7f9 bf5e 	b.w	80014a8 <_getpid>

080075ec <__swhatbuf_r>:
 80075ec:	b570      	push	{r4, r5, r6, lr}
 80075ee:	460c      	mov	r4, r1
 80075f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075f4:	4615      	mov	r5, r2
 80075f6:	2900      	cmp	r1, #0
 80075f8:	461e      	mov	r6, r3
 80075fa:	b096      	sub	sp, #88	; 0x58
 80075fc:	da0c      	bge.n	8007618 <__swhatbuf_r+0x2c>
 80075fe:	89a3      	ldrh	r3, [r4, #12]
 8007600:	2100      	movs	r1, #0
 8007602:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007606:	bf0c      	ite	eq
 8007608:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800760c:	2340      	movne	r3, #64	; 0x40
 800760e:	2000      	movs	r0, #0
 8007610:	6031      	str	r1, [r6, #0]
 8007612:	602b      	str	r3, [r5, #0]
 8007614:	b016      	add	sp, #88	; 0x58
 8007616:	bd70      	pop	{r4, r5, r6, pc}
 8007618:	466a      	mov	r2, sp
 800761a:	f000 f849 	bl	80076b0 <_fstat_r>
 800761e:	2800      	cmp	r0, #0
 8007620:	dbed      	blt.n	80075fe <__swhatbuf_r+0x12>
 8007622:	9901      	ldr	r1, [sp, #4]
 8007624:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007628:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800762c:	4259      	negs	r1, r3
 800762e:	4159      	adcs	r1, r3
 8007630:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007634:	e7eb      	b.n	800760e <__swhatbuf_r+0x22>

08007636 <__smakebuf_r>:
 8007636:	898b      	ldrh	r3, [r1, #12]
 8007638:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800763a:	079d      	lsls	r5, r3, #30
 800763c:	4606      	mov	r6, r0
 800763e:	460c      	mov	r4, r1
 8007640:	d507      	bpl.n	8007652 <__smakebuf_r+0x1c>
 8007642:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007646:	6023      	str	r3, [r4, #0]
 8007648:	6123      	str	r3, [r4, #16]
 800764a:	2301      	movs	r3, #1
 800764c:	6163      	str	r3, [r4, #20]
 800764e:	b002      	add	sp, #8
 8007650:	bd70      	pop	{r4, r5, r6, pc}
 8007652:	466a      	mov	r2, sp
 8007654:	ab01      	add	r3, sp, #4
 8007656:	f7ff ffc9 	bl	80075ec <__swhatbuf_r>
 800765a:	9900      	ldr	r1, [sp, #0]
 800765c:	4605      	mov	r5, r0
 800765e:	4630      	mov	r0, r6
 8007660:	f7fe feca 	bl	80063f8 <_malloc_r>
 8007664:	b948      	cbnz	r0, 800767a <__smakebuf_r+0x44>
 8007666:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800766a:	059a      	lsls	r2, r3, #22
 800766c:	d4ef      	bmi.n	800764e <__smakebuf_r+0x18>
 800766e:	f023 0303 	bic.w	r3, r3, #3
 8007672:	f043 0302 	orr.w	r3, r3, #2
 8007676:	81a3      	strh	r3, [r4, #12]
 8007678:	e7e3      	b.n	8007642 <__smakebuf_r+0xc>
 800767a:	89a3      	ldrh	r3, [r4, #12]
 800767c:	6020      	str	r0, [r4, #0]
 800767e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007682:	81a3      	strh	r3, [r4, #12]
 8007684:	9b00      	ldr	r3, [sp, #0]
 8007686:	6120      	str	r0, [r4, #16]
 8007688:	6163      	str	r3, [r4, #20]
 800768a:	9b01      	ldr	r3, [sp, #4]
 800768c:	b15b      	cbz	r3, 80076a6 <__smakebuf_r+0x70>
 800768e:	4630      	mov	r0, r6
 8007690:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007694:	f000 f81e 	bl	80076d4 <_isatty_r>
 8007698:	b128      	cbz	r0, 80076a6 <__smakebuf_r+0x70>
 800769a:	89a3      	ldrh	r3, [r4, #12]
 800769c:	f023 0303 	bic.w	r3, r3, #3
 80076a0:	f043 0301 	orr.w	r3, r3, #1
 80076a4:	81a3      	strh	r3, [r4, #12]
 80076a6:	89a3      	ldrh	r3, [r4, #12]
 80076a8:	431d      	orrs	r5, r3
 80076aa:	81a5      	strh	r5, [r4, #12]
 80076ac:	e7cf      	b.n	800764e <__smakebuf_r+0x18>
	...

080076b0 <_fstat_r>:
 80076b0:	b538      	push	{r3, r4, r5, lr}
 80076b2:	2300      	movs	r3, #0
 80076b4:	4d06      	ldr	r5, [pc, #24]	; (80076d0 <_fstat_r+0x20>)
 80076b6:	4604      	mov	r4, r0
 80076b8:	4608      	mov	r0, r1
 80076ba:	4611      	mov	r1, r2
 80076bc:	602b      	str	r3, [r5, #0]
 80076be:	f7f9 ff58 	bl	8001572 <_fstat>
 80076c2:	1c43      	adds	r3, r0, #1
 80076c4:	d102      	bne.n	80076cc <_fstat_r+0x1c>
 80076c6:	682b      	ldr	r3, [r5, #0]
 80076c8:	b103      	cbz	r3, 80076cc <_fstat_r+0x1c>
 80076ca:	6023      	str	r3, [r4, #0]
 80076cc:	bd38      	pop	{r3, r4, r5, pc}
 80076ce:	bf00      	nop
 80076d0:	20000470 	.word	0x20000470

080076d4 <_isatty_r>:
 80076d4:	b538      	push	{r3, r4, r5, lr}
 80076d6:	2300      	movs	r3, #0
 80076d8:	4d05      	ldr	r5, [pc, #20]	; (80076f0 <_isatty_r+0x1c>)
 80076da:	4604      	mov	r4, r0
 80076dc:	4608      	mov	r0, r1
 80076de:	602b      	str	r3, [r5, #0]
 80076e0:	f7f9 ff56 	bl	8001590 <_isatty>
 80076e4:	1c43      	adds	r3, r0, #1
 80076e6:	d102      	bne.n	80076ee <_isatty_r+0x1a>
 80076e8:	682b      	ldr	r3, [r5, #0]
 80076ea:	b103      	cbz	r3, 80076ee <_isatty_r+0x1a>
 80076ec:	6023      	str	r3, [r4, #0]
 80076ee:	bd38      	pop	{r3, r4, r5, pc}
 80076f0:	20000470 	.word	0x20000470

080076f4 <_init>:
 80076f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076f6:	bf00      	nop
 80076f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076fa:	bc08      	pop	{r3}
 80076fc:	469e      	mov	lr, r3
 80076fe:	4770      	bx	lr

08007700 <_fini>:
 8007700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007702:	bf00      	nop
 8007704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007706:	bc08      	pop	{r3}
 8007708:	469e      	mov	lr, r3
 800770a:	4770      	bx	lr
