<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/dark/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
synthesis:  version Radiant Software (64-bit) 1.1.0.165.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Tue Nov 19 21:40:53 2019


Command Line:  C:\lscc\radiant\1.1\ispfpga\bin\nt64\synthesis.exe -f testled_impl_1_lattice.synproj -gui -msgset C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/promote.xml 

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = Pong.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = testled_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/timeconstraint.ldc.
-path C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong (searchpath added)
-path C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/impl_1 (searchpath added)
-path C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/spll (searchpath added)
-path C:/lscc/radiant/1.1/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/1.1/ip/pmi/pmi_iCE40UP.v
Verilog design file = C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/spll/rtl/spll.v
Verilog design file = C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/rst_gen.v
Verilog design file = C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/Controller.v
Verilog design file = C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/CounterModule.v
Verilog design file = C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/DisplayController.v
Verilog design file = C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/col_ctrl.v
Verilog design file = C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/enablegen.v
Verilog design file = C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/BuzzerModule.v
Verilog design file = C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/top.v
Verilog design file = C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/RandomNumberGenerator.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/1.1/ip/pmi/pmi_iCE40UP.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v. VERI-1482
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_addsub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_add.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_counter.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_fifo.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_mac.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_rom.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/spll/rtl/spll.v. VERI-1482
Analyzing Verilog file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/rst_gen.v. VERI-1482
Analyzing Verilog file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/controller.v. VERI-1482
Analyzing Verilog file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v. VERI-1482
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(9): analyzing included file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/disp_scr_config.vh. VERI-1328
Analyzing Verilog file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/displaycontroller.v. VERI-1482
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/displaycontroller.v(28): analyzing included file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/game_config.vh. VERI-1328
Analyzing Verilog file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/col_ctrl.v. VERI-1482
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/col_ctrl.v(50): analyzing included file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/game_config.vh. VERI-1328
Analyzing Verilog file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/enablegen.v. VERI-1482
Analyzing Verilog file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/buzzermodule.v. VERI-1482
Analyzing Verilog file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/top.v. VERI-1482
Analyzing Verilog file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/randomnumbergenerator.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
unit Pong is not yet analyzed. VHDL-1485
INFO - synthesis: The default VHDL library search path is now "C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): Pong
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/top.v(35): compiling module Pong. VERI-1018
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/spll/rtl/spll.v(10): compiling module spll. VERI-1018
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/spll/rtl/spll.v(74): compiling module spll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000"). VERI-1018
INFO - synthesis: C:/lscc/radiant/1.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428): compiling module PLL_B(PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",DIVF="66",DIVQ="5",FILTER_RANGE="1",FREQUENCY_PIN_REFERENCECLK="12.000000"). VERI-1018
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/spll/rtl/spll.v(17): input port sclk_i is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/spll/rtl/spll.v(17): input port sdi_i is not connected on this instance. VDB-1013
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/rst_gen.v(3): compiling module rst_gen. VERI-1018
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/controller.v(2): compiling module VGAController. VERI-1018
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/controller.v(18): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/controller.v(26): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/controller.v(62): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/controller.v(63): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/controller.v(64): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/displaycontroller.v(1): compiling module DisplayController. VERI-1018
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/displaycontroller.v(52): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/displaycontroller.v(53): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/displaycontroller.v(54): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(1): compiling module CounterModule. VERI-1018
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(16): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(17): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(18): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(19): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(20): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(21): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(22): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(24): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(25): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(26): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(27): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(28): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(29): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(30): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(65): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(1): compiling module CounterModule(PLAYER=1). VERI-1018
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(16): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(17): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(18): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(19): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(20): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(21): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(22): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(24): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(25): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(26): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(27): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(28): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(29): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(30): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/countermodule.v(65): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/displaycontroller.v(86): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/enablegen.v(1): compiling module EnableGenerator. VERI-1018
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/col_ctrl.v(1): compiling module CollisionController. VERI-1018
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/col_ctrl.v(52): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/col_ctrl.v(53): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/col_ctrl.v(137): expression size 4 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/col_ctrl.v(149): expression size 4 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/col_ctrl.v(162): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/col_ctrl.v(169): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/col_ctrl.v(286): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/col_ctrl.v(288): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/buzzermodule.v(1): compiling module BuzzerModule. VERI-1018
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/buzzermodule.v(10): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/randomnumbergenerator.v(1): compiling module RandomNumGen. VERI-1018
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/randomnumbergenerator.v(9): expression size 32 truncated to fit in target size 9. VERI-1209
Loading device for application lse from file 'itpa08.nph' in environment: C:/lscc/radiant/1.1/ispfpga.
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/spll/rtl/spll.v(17): input port sclk_i is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/spll/rtl/spll.v(17): input port sdi_i is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/spll/rtl/spll.v(93): net \mypll/lscc_pll_inst/sclk_i does not have a driver. VDB-1002
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/spll/rtl/spll.v(94): net \mypll/lscc_pll_inst/sdi_i does not have a driver. VDB-1002
######## Missing driver on net \mypll/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \mypll/lscc_pll_inst/sdi_i. Patching with GND.



WARNING - synthesis: Bit 0 of Register \col_ctrl/x_padA is stuck at Zero
WARNING - synthesis: Bit 1 of Register \col_ctrl/x_padA is stuck at Zero
WARNING - synthesis: Bit 2 of Register \col_ctrl/x_padA is stuck at Zero
WARNING - synthesis: Bit 3 of Register \col_ctrl/x_padA is stuck at Zero
WARNING - synthesis: Bit 4 of Register \col_ctrl/x_padA is stuck at Zero
WARNING - synthesis: Bit 5 of Register \col_ctrl/x_padA is stuck at One
WARNING - synthesis: Bit 6 of Register \col_ctrl/x_padA is stuck at Zero
WARNING - synthesis: Bit 7 of Register \col_ctrl/x_padA is stuck at One
WARNING - synthesis: Bit 8 of Register \col_ctrl/x_padA is stuck at Zero
WARNING - synthesis: Bit 9 of Register \col_ctrl/x_padA is stuck at Zero
WARNING - synthesis: Bit 0 of Register \col_ctrl/x_padB is stuck at One
WARNING - synthesis: Bit 1 of Register \col_ctrl/x_padB is stuck at Zero
WARNING - synthesis: Bit 2 of Register \col_ctrl/x_padB is stuck at Zero
WARNING - synthesis: Bit 3 of Register \col_ctrl/x_padB is stuck at One
WARNING - synthesis: Bit 4 of Register \col_ctrl/x_padB is stuck at One
WARNING - synthesis: Bit 5 of Register \col_ctrl/x_padB is stuck at Zero
WARNING - synthesis: Bit 6 of Register \col_ctrl/x_padB is stuck at Zero
WARNING - synthesis: Bit 7 of Register \col_ctrl/x_padB is stuck at Zero
WARNING - synthesis: Bit 8 of Register \col_ctrl/x_padB is stuck at One
WARNING - synthesis: Bit 9 of Register \col_ctrl/x_padB is stuck at Zero
WARNING - synthesis: Bit 0 of Register \col_ctrl/power_pos_y is stuck at Zero
WARNING - synthesis: Bit 1 of Register \col_ctrl/power_pos_y is stuck at One
WARNING - synthesis: Bit 2 of Register \col_ctrl/power_pos_y is stuck at One
WARNING - synthesis: Bit 3 of Register \col_ctrl/power_pos_y is stuck at One
WARNING - synthesis: Bit 4 of Register \col_ctrl/power_pos_y is stuck at One
WARNING - synthesis: Bit 5 of Register \col_ctrl/power_pos_y is stuck at Zero
WARNING - synthesis: Bit 6 of Register \col_ctrl/power_pos_y is stuck at Zero
WARNING - synthesis: Bit 7 of Register \col_ctrl/power_pos_y is stuck at Zero
WARNING - synthesis: Bit 8 of Register \col_ctrl/power_pos_y is stuck at Zero
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/col_ctrl.v(293): Register \col_ctrl/x_l_ball_vel_i0_i2 is stuck at Zero. VDB-5013
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/col_ctrl.v(293): Register \col_ctrl/padB_h_i0_i2 is stuck at One. VDB-5014
Starting design annotation....
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...
Starting design annotation....
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...
Starting design annotation....
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...
Starting design annotation....
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...


<A name="lse_area"></A><B><U><big>Area Report</big></U></B>

################### Begin Area Report (Pong)######################
Number of register bits => 214 of 5280 (4 % )
CCU2 => 213
FD1P3XZ => 214
IB => 6
LUT4 => 874
OB => 6
PLL_B => 1
################### End Area Report ##################
Number of odd-length carry chains : 16
Number of even-length carry chains : 17


<A name="lse_clock"></A><B><U><big>Clock Report</big></U></B>

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : mypll/lscc_pll_inst/clk, loads : 0
  Net : clk_in_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : enable_gen/game_en, loads : 66
  Net : pause_N_1207_c, loads : 45
  Net : vga_ctrl/ypix[4], loads : 43
  Net : vga_ctrl/ypix[3], loads : 43
  Net : vga_ctrl/xpix[4], loads : 42
  Net : vga_ctrl/xpix[3], loads : 40
  Net : vga_ctrl/ypix[6], loads : 38
  Net : vga_ctrl/ypix[7], loads : 37
  Net : rst_gen_inst/rst_cnt[25], loads : 37
  Net : vga_ctrl/xpix[5], loads : 36
################### End Clock Report ##################

Peak Memory Usage: 169.918  MB

--------------------------------------------------------------
Total CPU time for LSE flow : 7.656  secs
Total REAL time for LSE flow : 8.000  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Syn>Top</A></LI>
<LI><A href=#lse_area>Area Report</A></LI>
<LI><A href=#lse_clock>Clock Report</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

