#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x640eb01b6630 .scope module, "tb_raster_core" "tb_raster_core" 2 3;
 .timescale -9 -10;
P_0x640eb0194ee0 .param/l "BRAM_ADDR_WIDTH" 0 2 10, +C4<00000000000000000000000000001001>;
P_0x640eb0194f20 .param/l "BRAM_DEPTH" 0 2 9, +C4<00000000000000000000001000000000>;
P_0x640eb0194f60 .param/l "BRAM_LATENCY" 0 2 8, +C4<00000000000000000000000000000001>;
P_0x640eb0194fa0 .param/l "CLK_PERIOD" 0 2 11, +C4<00000000000000000000000000001010>;
P_0x640eb0194fe0 .param/l "CORE_ID" 0 2 6, +C4<00000000000000000000000000000001>;
P_0x640eb0195020 .param/l "LWIDTH" 0 2 7, +C4<00000000000000000000000000100000>;
v0x640eb01e3980 .array "bram_memory", 511 0, 31 0;
v0x640eb01e3a60_0 .var "clk", 0 0;
v0x640eb01e3b20_0 .var/i "cycle_count", 31 0;
v0x640eb01e3bc0_0 .var "data", 31 0;
v0x640eb01e3c60_0 .var/i "i", 31 0;
v0x640eb01e3d70_0 .var "is_handshake", 0 0;
v0x640eb01e3e10_0 .var "nreset", 0 0;
v0x640eb01e3eb0_0 .net "output_data", 15 0, L_0x640eb01f8b40;  1 drivers
v0x640eb01e3f50_0 .var "output_handshake", 0 0;
v0x640eb01e40b0_0 .net "output_valid", 0 0, v0x640eb01e1910_0;  1 drivers
v0x640eb01e4180_0 .net "rch_addr", 8 0, L_0x640eb0139ae0;  1 drivers
v0x640eb01e4250_0 .var "rch_data", 31 0;
v0x640eb01e4320_0 .net "rch_en", 0 0, L_0x640eb01f76c0;  1 drivers
v0x640eb01e43f0 .array "read_pipeline", 0 0, 31 0;
v0x640eb01e4490_0 .var "read_valid_pipeline", 0 0;
v0x640eb01e4530_0 .net "ready", 0 0, L_0x640eb01f58b0;  1 drivers
v0x640eb01e4600_0 .var/i "test_case", 31 0;
v0x640eb01e46a0_0 .var/i "timeout_counter", 31 0;
v0x640eb01e4780_0 .net "wch_addr", 8 0, L_0x640eb01f8320;  1 drivers
v0x640eb01e4870_0 .net "wch_data", 31 0, L_0x640eb01f8590;  1 drivers
v0x640eb01e4940_0 .net "wch_en", 0 0, L_0x640eb013a110;  1 drivers
S_0x640eb01a3010 .scope module, "dut" "raster_core_impl" 2 49, 3 3 0, S_0x640eb01b6630;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "is_handshake";
    .port_info 3 /INPUT 32 "data";
    .port_info 4 /OUTPUT 1 "ready";
    .port_info 5 /INPUT 1 "output_handshake";
    .port_info 6 /OUTPUT 1 "output_valid";
    .port_info 7 /OUTPUT 16 "output_data";
    .port_info 8 /OUTPUT 1 "rch_en";
    .port_info 9 /OUTPUT 9 "rch_addr";
    .port_info 10 /INPUT 32 "rch_data";
    .port_info 11 /OUTPUT 1 "wch_en";
    .port_info 12 /OUTPUT 9 "wch_addr";
    .port_info 13 /OUTPUT 32 "wch_data";
P_0x640eb0172a00 .param/l "BRAM_LATENCY" 0 3 6, +C4<00000000000000000000000000000010>;
P_0x640eb0172a40 .param/l "IDLE" 1 3 39, +C4<00000000000000000000000000000000>;
P_0x640eb0172a80 .param/l "LWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x640eb0172ac0 .param/l "PREPROCESSING" 1 3 40, +C4<00000000000000000000000000000001>;
P_0x640eb0172b00 .param/l "RASTERIZING" 1 3 41, +C4<00000000000000000000000000000010>;
P_0x640eb0172b40 .param/l "WRITEBACK" 1 3 42, +C4<00000000000000000000000000000011>;
P_0x640eb0172b80 .param/l "core_id" 0 3 4, +C4<00000000000000000000000000000001>;
P_0x640eb0172bc0 .param/l "x_len" 1 3 37, +C4<00000000000000000000000110010000>;
L_0x640eb018b4c0 .functor OR 1, L_0x640eb01f5040, L_0x640eb01f5350, C4<0>, C4<0>;
L_0x640eb01f59f0 .functor AND 1, L_0x640eb01f5db0, L_0x640eb01f6280, C4<1>, C4<1>;
L_0x640eb018b710 .functor AND 1, L_0x640eb01f59f0, L_0x640eb01f66a0, C4<1>, C4<1>;
L_0x640eb018ba20 .functor AND 1, L_0x640eb018b710, L_0x640eb01f6a30, C4<1>, C4<1>;
L_0x640eb018bf40 .functor AND 1, L_0x640eb018ba20, L_0x640eb01f6ec0, C4<1>, C4<1>;
L_0x640eb018c190 .functor AND 1, L_0x640eb018bf40, L_0x640eb01f72c0, C4<1>, C4<1>;
L_0x640eb0139ae0 .functor BUFZ 9, v0x640eb01e22b0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x640eb013a110 .functor BUFZ 1, L_0x640eb018c190, C4<0>, C4<0>, C4<0>;
L_0x640eb01f7f60 .functor AND 1, L_0x640eb01f8f20, L_0x640eb01f9270, C4<1>, C4<1>;
v0x640eb018b620_0 .net *"_ivl_1", 5 0, L_0x640eb01e4a10;  1 drivers
v0x640eb018b830_0 .net *"_ivl_101", 0 0, L_0x640eb018bf40;  1 drivers
v0x640eb018bb80_0 .net *"_ivl_102", 31 0, L_0x640eb01f7180;  1 drivers
L_0x71171029f528 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x640eb018c0a0_0 .net *"_ivl_105", 29 0, L_0x71171029f528;  1 drivers
L_0x71171029f570 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x640eb018c2b0_0 .net/2u *"_ivl_106", 31 0, L_0x71171029f570;  1 drivers
v0x640eb0139c60_0 .net *"_ivl_108", 0 0, L_0x640eb01f72c0;  1 drivers
v0x640eb013a350_0 .net *"_ivl_112", 31 0, L_0x640eb01f75d0;  1 drivers
L_0x71171029f5b8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x640eb01dce90_0 .net *"_ivl_115", 29 0, L_0x71171029f5b8;  1 drivers
L_0x71171029f600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x640eb01dcf70_0 .net/2u *"_ivl_116", 31 0, L_0x71171029f600;  1 drivers
L_0x71171029f0a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x640eb01dd050_0 .net/2u *"_ivl_12", 31 0, L_0x71171029f0a8;  1 drivers
v0x640eb01dd130_0 .net *"_ivl_124", 31 0, L_0x640eb01f7ae0;  1 drivers
L_0x71171029f648 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x640eb01dd210_0 .net *"_ivl_127", 22 0, L_0x71171029f648;  1 drivers
L_0x71171029f690 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x640eb01dd2f0_0 .net/2u *"_ivl_128", 31 0, L_0x71171029f690;  1 drivers
v0x640eb01dd3d0_0 .net *"_ivl_130", 0 0, L_0x640eb01f7bd0;  1 drivers
v0x640eb01dd490_0 .net *"_ivl_132", 31 0, L_0x640eb01f7e20;  1 drivers
L_0x71171029f6d8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x640eb01dd570_0 .net *"_ivl_135", 22 0, L_0x71171029f6d8;  1 drivers
L_0x71171029f720 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x640eb01dd650_0 .net/2u *"_ivl_136", 31 0, L_0x71171029f720;  1 drivers
v0x640eb01dd730_0 .net *"_ivl_138", 31 0, L_0x640eb01f7ec0;  1 drivers
v0x640eb01dd810_0 .net *"_ivl_14", 31 0, L_0x640eb01f4ed0;  1 drivers
L_0x71171029f768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x640eb01dd8f0_0 .net/2u *"_ivl_140", 31 0, L_0x71171029f768;  1 drivers
v0x640eb01dd9d0_0 .net *"_ivl_142", 31 0, L_0x640eb01f8190;  1 drivers
L_0x71171029f7b0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x640eb01ddab0_0 .net/2u *"_ivl_146", 3 0, L_0x71171029f7b0;  1 drivers
v0x640eb01ddb90_0 .net *"_ivl_149", 11 0, L_0x640eb01f8070;  1 drivers
v0x640eb01ddc70_0 .net *"_ivl_155", 3 0, L_0x640eb01f8860;  1 drivers
v0x640eb01ddd50_0 .net *"_ivl_157", 11 0, L_0x640eb01f8950;  1 drivers
v0x640eb01dde30_0 .net *"_ivl_160", 31 0, L_0x640eb01f8cd0;  1 drivers
L_0x71171029f840 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x640eb01ddf10_0 .net *"_ivl_163", 22 0, L_0x71171029f840;  1 drivers
L_0x71171029f888 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x640eb01ddff0_0 .net/2u *"_ivl_164", 31 0, L_0x71171029f888;  1 drivers
v0x640eb01de0d0_0 .net *"_ivl_166", 0 0, L_0x640eb01f8f20;  1 drivers
v0x640eb01de190_0 .net *"_ivl_168", 31 0, L_0x640eb01f9060;  1 drivers
L_0x71171029f0f0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x640eb01de270_0 .net *"_ivl_17", 24 0, L_0x71171029f0f0;  1 drivers
L_0x71171029f8d0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x640eb01de350_0 .net *"_ivl_171", 29 0, L_0x71171029f8d0;  1 drivers
L_0x71171029f918 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x640eb01de430_0 .net/2u *"_ivl_172", 31 0, L_0x71171029f918;  1 drivers
v0x640eb01de720_0 .net *"_ivl_174", 0 0, L_0x640eb01f9270;  1 drivers
v0x640eb01de7e0_0 .net *"_ivl_18", 0 0, L_0x640eb01f5040;  1 drivers
L_0x71171029f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x640eb01de8a0_0 .net/2u *"_ivl_2", 0 0, L_0x71171029f018;  1 drivers
L_0x71171029f138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x640eb01de980_0 .net/2u *"_ivl_20", 31 0, L_0x71171029f138;  1 drivers
v0x640eb01dea60_0 .net *"_ivl_22", 31 0, L_0x640eb01f5210;  1 drivers
L_0x71171029f180 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x640eb01deb40_0 .net *"_ivl_25", 24 0, L_0x71171029f180;  1 drivers
v0x640eb01dec20_0 .net *"_ivl_26", 0 0, L_0x640eb01f5350;  1 drivers
v0x640eb01dece0_0 .net *"_ivl_30", 31 0, L_0x640eb01f5580;  1 drivers
L_0x71171029f1c8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x640eb01dedc0_0 .net *"_ivl_33", 24 0, L_0x71171029f1c8;  1 drivers
L_0x71171029f210 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x640eb01deea0_0 .net/2u *"_ivl_34", 31 0, L_0x71171029f210;  1 drivers
v0x640eb01def80_0 .net *"_ivl_38", 31 0, L_0x640eb01f5810;  1 drivers
L_0x71171029f258 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x640eb01df060_0 .net *"_ivl_41", 29 0, L_0x71171029f258;  1 drivers
L_0x71171029f2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x640eb01df140_0 .net/2u *"_ivl_42", 31 0, L_0x71171029f2a0;  1 drivers
v0x640eb01df220_0 .net *"_ivl_52", 0 0, L_0x640eb01f5b00;  1 drivers
v0x640eb01df300_0 .net *"_ivl_53", 31 0, L_0x640eb01f5c70;  1 drivers
L_0x71171029f2e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x640eb01df3e0_0 .net *"_ivl_56", 30 0, L_0x71171029f2e8;  1 drivers
L_0x71171029f330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x640eb01df4c0_0 .net/2u *"_ivl_57", 31 0, L_0x71171029f330;  1 drivers
v0x640eb01df5a0_0 .net *"_ivl_59", 0 0, L_0x640eb01f5db0;  1 drivers
v0x640eb01df660_0 .net *"_ivl_63", 0 0, L_0x640eb01f5fb0;  1 drivers
v0x640eb01df740_0 .net *"_ivl_64", 31 0, L_0x640eb01f60a0;  1 drivers
L_0x71171029f378 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x640eb01df820_0 .net *"_ivl_67", 30 0, L_0x71171029f378;  1 drivers
L_0x71171029f3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x640eb01df900_0 .net/2u *"_ivl_68", 31 0, L_0x71171029f3c0;  1 drivers
v0x640eb01df9e0_0 .net *"_ivl_7", 5 0, L_0x640eb01e4c50;  1 drivers
v0x640eb01dfac0_0 .net *"_ivl_70", 0 0, L_0x640eb01f6280;  1 drivers
v0x640eb01dfb80_0 .net *"_ivl_73", 0 0, L_0x640eb01f59f0;  1 drivers
v0x640eb01dfc40_0 .net *"_ivl_75", 0 0, L_0x640eb01f6460;  1 drivers
v0x640eb01dfd20_0 .net *"_ivl_76", 31 0, L_0x640eb01f6190;  1 drivers
L_0x71171029f408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x640eb01dfe00_0 .net *"_ivl_79", 30 0, L_0x71171029f408;  1 drivers
L_0x71171029f060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x640eb01dfee0_0 .net/2u *"_ivl_8", 0 0, L_0x71171029f060;  1 drivers
L_0x71171029f450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x640eb01dffc0_0 .net/2u *"_ivl_80", 31 0, L_0x71171029f450;  1 drivers
v0x640eb01e00a0_0 .net *"_ivl_82", 0 0, L_0x640eb01f66a0;  1 drivers
v0x640eb01e0160_0 .net *"_ivl_85", 0 0, L_0x640eb018b710;  1 drivers
v0x640eb01e0630_0 .net *"_ivl_87", 15 0, L_0x640eb01f6940;  1 drivers
v0x640eb01e0710_0 .net *"_ivl_88", 0 0, L_0x640eb01f6a30;  1 drivers
v0x640eb01e07d0_0 .net *"_ivl_91", 0 0, L_0x640eb018ba20;  1 drivers
v0x640eb01e0890_0 .net *"_ivl_92", 31 0, L_0x640eb01f6cc0;  1 drivers
L_0x71171029f498 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x640eb01e0970_0 .net *"_ivl_95", 22 0, L_0x71171029f498;  1 drivers
L_0x71171029f4e0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x640eb01e0a50_0 .net/2u *"_ivl_96", 31 0, L_0x71171029f4e0;  1 drivers
v0x640eb01e0b30_0 .net *"_ivl_98", 0 0, L_0x640eb01f6ec0;  1 drivers
v0x640eb01e0bf0_0 .net "clk", 0 0, v0x640eb01e3a60_0;  1 drivers
v0x640eb01e0cb0_0 .net "comb_end_triangle", 0 0, L_0x640eb01f5670;  1 drivers
v0x640eb01e0d70_0 .net "comb_skip_triangle", 0 0, L_0x640eb018b4c0;  1 drivers
L_0x71171029f7f8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x640eb01e0e30_0 .net "core_id_bits", 4 0, L_0x71171029f7f8;  1 drivers
v0x640eb01e0f10_0 .net "data", 31 0, v0x640eb01e3bc0_0;  1 drivers
v0x640eb01e0ff0_0 .var "data_it", 3 0;
v0x640eb01e10d0_0 .var "header", 31 0;
v0x640eb01e11b0_0 .var "is_end_triangle", 0 0;
v0x640eb01e1270_0 .net "is_handshake", 0 0, v0x640eb01e3d70_0;  1 drivers
v0x640eb01e1330 .array "lambda_diff", 0 3, 31 0;
v0x640eb01e13f0_0 .net "lambda_sum", 31 0, L_0x640eb01f5a60;  1 drivers
v0x640eb01e14d0 .array "lambda_zero", 0 1, 31 0;
v0x640eb01e15f0_0 .var "latency_counter", 0 0;
v0x640eb01e16b0_0 .net "nreset", 0 0, v0x640eb01e3e10_0;  1 drivers
v0x640eb01e1770_0 .net "output_data", 15 0, L_0x640eb01f8b40;  alias, 1 drivers
v0x640eb01e1850_0 .net "output_handshake", 0 0, v0x640eb01e3f50_0;  1 drivers
v0x640eb01e1910_0 .var "output_valid", 0 0;
v0x640eb01e19d0_0 .var "rasterizer_state", 1 0;
v0x640eb01e1ab0_0 .net "rch_addr", 8 0, L_0x640eb0139ae0;  alias, 1 drivers
v0x640eb01e1b90_0 .net "rch_data", 31 0, v0x640eb01e4250_0;  1 drivers
v0x640eb01e1c70_0 .net "rch_en", 0 0, L_0x640eb01f76c0;  alias, 1 drivers
v0x640eb01e1d30_0 .net "ready", 0 0, L_0x640eb01f58b0;  alias, 1 drivers
v0x640eb01e1df0_0 .net "should_write_pixel", 0 0, L_0x640eb018c190;  1 drivers
v0x640eb01e1eb0_0 .var "skip_triangle", 0 0;
v0x640eb01e1f70_0 .net "valid", 0 0, L_0x640eb01f7f60;  1 drivers
v0x640eb01e2030_0 .net "wch_addr", 8 0, L_0x640eb01f8320;  alias, 1 drivers
v0x640eb01e2110_0 .net "wch_data", 31 0, L_0x640eb01f8590;  alias, 1 drivers
v0x640eb01e21f0_0 .net "wch_en", 0 0, L_0x640eb013a110;  alias, 1 drivers
v0x640eb01e22b0_0 .var "x_it", 8 0;
v0x640eb01e2390_0 .net "y_end", 6 0, L_0x640eb01e4cf0;  1 drivers
v0x640eb01e2470_0 .net "y_start", 6 0, L_0x640eb01e4ae0;  1 drivers
v0x640eb01e2550 .array "z_diff", 0 1, 15 0;
v0x640eb01e2610_0 .var "z_zero", 15 0;
E_0x640eb0145b70 .event posedge, v0x640eb01e0bf0_0;
L_0x640eb01e4a10 .part v0x640eb01e3bc0_0, 0, 6;
L_0x640eb01e4ae0 .concat [ 1 6 0 0], L_0x71171029f018, L_0x640eb01e4a10;
L_0x640eb01e4c50 .part v0x640eb01e3bc0_0, 6, 6;
L_0x640eb01e4cf0 .concat [ 1 6 0 0], L_0x71171029f060, L_0x640eb01e4c50;
L_0x640eb01f4ed0 .concat [ 7 25 0 0], L_0x640eb01e4cf0, L_0x71171029f0f0;
L_0x640eb01f5040 .cmp/gt 32, L_0x71171029f0a8, L_0x640eb01f4ed0;
L_0x640eb01f5210 .concat [ 7 25 0 0], L_0x640eb01e4ae0, L_0x71171029f180;
L_0x640eb01f5350 .cmp/gt 32, L_0x640eb01f5210, L_0x71171029f138;
L_0x640eb01f5580 .concat [ 7 25 0 0], L_0x640eb01e4ae0, L_0x71171029f1c8;
L_0x640eb01f5670 .cmp/ge 32, L_0x640eb01f5580, L_0x71171029f210;
L_0x640eb01f5810 .concat [ 2 30 0 0], v0x640eb01e19d0_0, L_0x71171029f258;
L_0x640eb01f58b0 .cmp/eq 32, L_0x640eb01f5810, L_0x71171029f2a0;
v0x640eb01e14d0_0 .array/port v0x640eb01e14d0, 0;
v0x640eb01e14d0_1 .array/port v0x640eb01e14d0, 1;
L_0x640eb01f5a60 .arith/sum 32, v0x640eb01e14d0_0, v0x640eb01e14d0_1;
L_0x640eb01f5b00 .part v0x640eb01e14d0_0, 31, 1;
L_0x640eb01f5c70 .concat [ 1 31 0 0], L_0x640eb01f5b00, L_0x71171029f2e8;
L_0x640eb01f5db0 .cmp/eq 32, L_0x640eb01f5c70, L_0x71171029f330;
L_0x640eb01f5fb0 .part v0x640eb01e14d0_1, 31, 1;
L_0x640eb01f60a0 .concat [ 1 31 0 0], L_0x640eb01f5fb0, L_0x71171029f378;
L_0x640eb01f6280 .cmp/eq 32, L_0x640eb01f60a0, L_0x71171029f3c0;
L_0x640eb01f6460 .part L_0x640eb01f5a60, 31, 1;
L_0x640eb01f6190 .concat [ 1 31 0 0], L_0x640eb01f6460, L_0x71171029f408;
L_0x640eb01f66a0 .cmp/eq 32, L_0x640eb01f6190, L_0x71171029f450;
L_0x640eb01f6940 .part v0x640eb01e4250_0, 0, 16;
L_0x640eb01f6a30 .cmp/gt 16, v0x640eb01e2610_0, L_0x640eb01f6940;
L_0x640eb01f6cc0 .concat [ 9 23 0 0], v0x640eb01e22b0_0, L_0x71171029f498;
L_0x640eb01f6ec0 .cmp/ge 32, L_0x640eb01f6cc0, L_0x71171029f4e0;
L_0x640eb01f7180 .concat [ 2 30 0 0], v0x640eb01e19d0_0, L_0x71171029f528;
L_0x640eb01f72c0 .cmp/eq 32, L_0x640eb01f7180, L_0x71171029f570;
L_0x640eb01f75d0 .concat [ 2 30 0 0], v0x640eb01e19d0_0, L_0x71171029f5b8;
L_0x640eb01f76c0 .cmp/eq 32, L_0x640eb01f75d0, L_0x71171029f600;
L_0x640eb01f7ae0 .concat [ 9 23 0 0], v0x640eb01e22b0_0, L_0x71171029f648;
L_0x640eb01f7bd0 .cmp/ge 32, L_0x640eb01f7ae0, L_0x71171029f690;
L_0x640eb01f7e20 .concat [ 9 23 0 0], v0x640eb01e22b0_0, L_0x71171029f6d8;
L_0x640eb01f7ec0 .arith/sub 32, L_0x640eb01f7e20, L_0x71171029f720;
L_0x640eb01f8190 .functor MUXZ 32, L_0x71171029f768, L_0x640eb01f7ec0, L_0x640eb01f7bd0, C4<>;
L_0x640eb01f8320 .part L_0x640eb01f8190, 0, 9;
L_0x640eb01f8070 .part v0x640eb01e10d0_0, 20, 12;
L_0x640eb01f8590 .concat [ 16 12 4 0], v0x640eb01e2610_0, L_0x640eb01f8070, L_0x71171029f7b0;
L_0x640eb01f8860 .part L_0x71171029f7f8, 0, 4;
L_0x640eb01f8950 .part v0x640eb01e4250_0, 16, 12;
L_0x640eb01f8b40 .concat [ 12 4 0 0], L_0x640eb01f8950, L_0x640eb01f8860;
L_0x640eb01f8cd0 .concat [ 9 23 0 0], v0x640eb01e22b0_0, L_0x71171029f840;
L_0x640eb01f8f20 .cmp/ge 32, L_0x640eb01f8cd0, L_0x71171029f888;
L_0x640eb01f9060 .concat [ 2 30 0 0], v0x640eb01e19d0_0, L_0x71171029f8d0;
L_0x640eb01f9270 .cmp/eq 32, L_0x640eb01f9060, L_0x71171029f918;
S_0x640eb01e28b0 .scope task, "receive_output_data" "receive_output_data" 2 254, 2 254 0, S_0x640eb01b6630;
 .timescale -9 -10;
v0x640eb01e2a80_0 .var/i "max_transfers", 31 0;
v0x640eb01e2b80_0 .var/i "transfer_count", 31 0;
v0x640eb01e2c60_0 .var/i "wait_count", 31 0;
E_0x640eb0147d70 .event negedge, v0x640eb01e0bf0_0;
TD_tb_raster_core.receive_output_data ;
    %vpi_call 2 260 "$display", "Time %0t: Starting to receive output data...", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x640eb01e2b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x640eb01e2c60_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x640eb01e2b80_0;
    %load/vec4 v0x640eb01e2a80_0;
    %cmp/s;
    %flag_get/vec4 5;
    %load/vec4 v0x640eb01e2c60_0;
    %cmpi/s 1000, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x640eb0147d70;
    %load/vec4 v0x640eb01e40b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640eb01e3f50_0, 0, 1;
    %vpi_call 2 271 "$display", "Time %0t: AXI Master Output - Data: 0x%04h (transfer %0d)", $time, v0x640eb01e3eb0_0, v0x640eb01e2b80_0 {0 0 0};
    %wait E_0x640eb0145b70;
    %wait E_0x640eb0147d70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640eb01e3f50_0, 0, 1;
    %load/vec4 v0x640eb01e2b80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x640eb01e2b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x640eb01e2c60_0, 0, 32;
    %load/vec4 v0x640eb01e4530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 281 "$display", "Time %0t: Output transfer complete (ready asserted after %0d transfers)", $time, v0x640eb01e2b80_0 {0 0 0};
    %load/vec4 v0x640eb01e2a80_0;
    %store/vec4 v0x640eb01e2b80_0, 0, 32;
T_0.4 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x640eb01e2c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x640eb01e2c60_0, 0, 32;
T_0.3 ;
    %pushi/vec4 50, 0, 32;
    %load/vec4 v0x640eb01e2c60_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x640eb01e2b80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 291 "$display", "Time %0t: WARNING - No valid output received after 50 cycles, may not be in WRITEBACK mode", $time {0 0 0};
    %load/vec4 v0x640eb01e2a80_0;
    %store/vec4 v0x640eb01e2b80_0, 0, 32;
T_0.6 ;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x640eb01e2c60_0;
    %cmpi/s 1000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.8, 5;
    %vpi_call 2 297 "$display", "Time %0t: ERROR - Timeout waiting for output data", $time {0 0 0};
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 299 "$display", "Time %0t: Finished receiving output data (%0d transfers)", $time, v0x640eb01e2b80_0 {0 0 0};
T_0.9 ;
    %end;
S_0x640eb01e2d20 .scope task, "send_triangle_data" "send_triangle_data" 2 142, 2 142 0, S_0x640eb01b6630;
 .timescale -9 -10;
v0x640eb01e2f00_0 .var "header_data", 31 0;
v0x640eb01e2fe0_0 .var "lambda_diff_0", 31 0;
v0x640eb01e30c0_0 .var "lambda_diff_1", 31 0;
v0x640eb01e3180_0 .var "lambda_diff_2", 31 0;
v0x640eb01e3260_0 .var "lambda_diff_3", 31 0;
v0x640eb01e3390_0 .var "lambda_zero_0", 31 0;
v0x640eb01e3470_0 .var "lambda_zero_1", 31 0;
v0x640eb01e3550_0 .var "z_diff_0", 15 0;
v0x640eb01e3630_0 .var "z_diff_1", 15 0;
v0x640eb01e3710_0 .var "z_zero_data", 15 0;
TD_tb_raster_core.send_triangle_data ;
    %vpi_call 2 150 "$display", "Time %0t: Sending triangle data...", $time {0 0 0};
    %wait E_0x640eb0147d70;
    %load/vec4 v0x640eb01e2f00_0;
    %store/vec4 v0x640eb01e3bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640eb01e3d70_0, 0, 1;
    %wait E_0x640eb0145b70;
    %wait E_0x640eb0147d70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640eb01e3d70_0, 0, 1;
    %wait E_0x640eb0147d70;
    %load/vec4 v0x640eb01e3390_0;
    %store/vec4 v0x640eb01e3bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640eb01e3d70_0, 0, 1;
    %wait E_0x640eb0145b70;
    %wait E_0x640eb0147d70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640eb01e3d70_0, 0, 1;
    %wait E_0x640eb0147d70;
    %load/vec4 v0x640eb01e3470_0;
    %store/vec4 v0x640eb01e3bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640eb01e3d70_0, 0, 1;
    %wait E_0x640eb0145b70;
    %wait E_0x640eb0147d70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640eb01e3d70_0, 0, 1;
    %wait E_0x640eb0147d70;
    %load/vec4 v0x640eb01e2fe0_0;
    %store/vec4 v0x640eb01e3bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640eb01e3d70_0, 0, 1;
    %wait E_0x640eb0145b70;
    %wait E_0x640eb0147d70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640eb01e3d70_0, 0, 1;
    %wait E_0x640eb0147d70;
    %load/vec4 v0x640eb01e30c0_0;
    %store/vec4 v0x640eb01e3bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640eb01e3d70_0, 0, 1;
    %wait E_0x640eb0145b70;
    %wait E_0x640eb0147d70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640eb01e3d70_0, 0, 1;
    %wait E_0x640eb0147d70;
    %load/vec4 v0x640eb01e3180_0;
    %store/vec4 v0x640eb01e3bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640eb01e3d70_0, 0, 1;
    %wait E_0x640eb0145b70;
    %wait E_0x640eb0147d70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640eb01e3d70_0, 0, 1;
    %wait E_0x640eb0147d70;
    %load/vec4 v0x640eb01e3260_0;
    %store/vec4 v0x640eb01e3bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640eb01e3d70_0, 0, 1;
    %wait E_0x640eb0145b70;
    %wait E_0x640eb0147d70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640eb01e3d70_0, 0, 1;
    %wait E_0x640eb0147d70;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x640eb01e3710_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x640eb01e3bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640eb01e3d70_0, 0, 1;
    %wait E_0x640eb0145b70;
    %wait E_0x640eb0147d70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640eb01e3d70_0, 0, 1;
    %wait E_0x640eb0147d70;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x640eb01e3550_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x640eb01e3bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640eb01e3d70_0, 0, 1;
    %wait E_0x640eb0145b70;
    %wait E_0x640eb0147d70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640eb01e3d70_0, 0, 1;
    %wait E_0x640eb0147d70;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x640eb01e3630_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x640eb01e3bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640eb01e3d70_0, 0, 1;
    %wait E_0x640eb0145b70;
    %wait E_0x640eb0147d70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640eb01e3d70_0, 0, 1;
    %vpi_call 2 232 "$display", "Time %0t: Triangle data sent completely", $time {0 0 0};
    %end;
S_0x640eb01e37f0 .scope task, "wait_for_completion" "wait_for_completion" 2 237, 2 237 0, S_0x640eb01b6630;
 .timescale -9 -10;
TD_tb_raster_core.wait_for_completion ;
    %vpi_call 2 239 "$display", "Time %0t: Waiting for rasterization to complete...", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x640eb01e3b20_0, 0, 32;
T_2.10 ;
    %load/vec4 v0x640eb01e4530_0;
    %nor/r;
    %load/vec4 v0x640eb01e3b20_0;
    %cmpi/s 1000, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_2.11, 8;
    %wait E_0x640eb0147d70;
    %load/vec4 v0x640eb01e3b20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x640eb01e3b20_0, 0, 32;
    %jmp T_2.10;
T_2.11 ;
    %load/vec4 v0x640eb01e3b20_0;
    %cmpi/s 1000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.12, 5;
    %vpi_call 2 246 "$display", "ERROR: Rasterization did not complete within 1000 cycles" {0 0 0};
    %jmp T_2.13;
T_2.12 ;
    %vpi_call 2 248 "$display", "Time %0t: Rasterization completed in %0d cycles", $time, v0x640eb01e3b20_0 {0 0 0};
T_2.13 ;
    %end;
    .scope S_0x640eb01a3010;
T_3 ;
    %wait E_0x640eb0145b70;
    %load/vec4 v0x640eb01e16b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x640eb01e10d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x640eb01e14d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x640eb01e14d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x640eb01e1330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x640eb01e1330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x640eb01e1330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x640eb01e1330, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x640eb01e2610_0, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x640eb01e2550, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x640eb01e2550, 0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x640eb01e22b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x640eb01e0ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640eb01e1eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640eb01e11b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x640eb01e19d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640eb01e15f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640eb01e1910_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x640eb01e1270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x640eb01e22b0_0, 0;
    %load/vec4 v0x640eb01e0ff0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x640eb01e0ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640eb01e1910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640eb01e15f0_0, 0;
    %load/vec4 v0x640eb01e1eb0_0;
    %nor/r;
    %load/vec4 v0x640eb01e11b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x640eb01e19d0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x640eb01e11b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x640eb01e19d0_0, 0;
T_3.8 ;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x640eb01e0ff0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x640eb01e0ff0_0, 0;
T_3.5 ;
    %load/vec4 v0x640eb01e0ff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0x640eb01e0d70_0;
    %assign/vec4 v0x640eb01e1eb0_0, 0;
    %load/vec4 v0x640eb01e0cb0_0;
    %assign/vec4 v0x640eb01e11b0_0, 0;
    %load/vec4 v0x640eb01e0d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v0x640eb01e0f10_0;
    %assign/vec4 v0x640eb01e10d0_0, 0;
T_3.12 ;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x640eb01e0ff0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x640eb01e0ff0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x640eb01e1eb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v0x640eb01e0f10_0;
    %load/vec4 v0x640eb01e0ff0_0;
    %parti/s 1, 0, 2;
    %inv;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x640eb01e14d0, 0, 4;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x640eb01e0ff0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x640eb01e0ff0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x640eb01e1eb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %load/vec4 v0x640eb01e0f10_0;
    %load/vec4 v0x640eb01e0ff0_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x640eb01e1330, 0, 4;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0x640eb01e0ff0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x640eb01e1eb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %load/vec4 v0x640eb01e0f10_0;
    %pad/u 16;
    %assign/vec4 v0x640eb01e2610_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x640eb01e0ff0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x640eb01e0ff0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x640eb01e1eb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %load/vec4 v0x640eb01e0f10_0;
    %pad/u 16;
    %load/vec4 v0x640eb01e0ff0_0;
    %parti/s 1, 0, 2;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x640eb01e2550, 0, 4;
T_3.20 ;
T_3.19 ;
T_3.17 ;
T_3.15 ;
T_3.11 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x640eb01e19d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x640eb01e14d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x640eb01e1330, 4;
    %muli 1, 0, 32;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x640eb01e14d0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x640eb01e14d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x640eb01e1330, 4;
    %muli 1, 0, 32;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x640eb01e14d0, 0, 4;
    %load/vec4 v0x640eb01e2610_0;
    %pad/u 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x640eb01e2550, 4;
    %pad/u 32;
    %muli 1, 0, 32;
    %add;
    %pad/u 16;
    %assign/vec4 v0x640eb01e2610_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x640eb01e22b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x640eb01e19d0_0, 0;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x640eb01e19d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.24, 4;
    %load/vec4 v0x640eb01e22b0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.26, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x640eb01e14d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x640eb01e1330, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x640eb01e14d0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x640eb01e14d0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x640eb01e1330, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x640eb01e14d0, 0, 4;
    %load/vec4 v0x640eb01e2610_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x640eb01e2550, 4;
    %add;
    %assign/vec4 v0x640eb01e2610_0, 0;
T_3.26 ;
    %load/vec4 v0x640eb01e22b0_0;
    %pad/u 32;
    %cmpi/u 402, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.28, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x640eb01e19d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x640eb01e22b0_0, 0;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x640eb01e22b0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x640eb01e22b0_0, 0;
T_3.29 ;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v0x640eb01e19d0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %load/vec4 v0x640eb01e15f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.32, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x640eb01e15f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640eb01e1910_0, 0;
    %jmp T_3.33;
T_3.32 ;
    %load/vec4 v0x640eb01e1850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640eb01e15f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640eb01e1910_0, 0;
    %load/vec4 v0x640eb01e22b0_0;
    %pad/u 32;
    %cmpi/u 402, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.36, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x640eb01e19d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x640eb01e22b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640eb01e15f0_0, 0;
    %jmp T_3.37;
T_3.36 ;
    %load/vec4 v0x640eb01e22b0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x640eb01e22b0_0, 0;
T_3.37 ;
    %jmp T_3.35;
T_3.34 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x640eb01e15f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x640eb01e1910_0, 0;
T_3.35 ;
T_3.33 ;
T_3.30 ;
T_3.25 ;
T_3.23 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x640eb01b6630;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640eb01e3a60_0, 0, 1;
T_4.0 ;
    %delay 50, 0;
    %load/vec4 v0x640eb01e3a60_0;
    %inv;
    %store/vec4 v0x640eb01e3a60_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x640eb01b6630;
T_5 ;
    %wait E_0x640eb0145b70;
    %load/vec4 v0x640eb01e3e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x640eb01e3c60_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x640eb01e3c60_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x640eb01e3c60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x640eb01e43f0, 0, 4;
    %load/vec4 v0x640eb01e3c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x640eb01e3c60_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640eb01e4490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x640eb01e4250_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x640eb01e4320_0;
    %load/vec4 v0x640eb01e4180_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x640eb01e4180_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x640eb01e3980, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x640eb01e43f0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x640eb01e4490_0, 0;
    %load/vec4 v0x640eb01e4180_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x640eb01e3980, 4;
    %vpi_call 2 94 "$display", "Time %0t: BRAM Read Request - Addr: 0x%08h, Data: 0x%08h", $time, v0x640eb01e4180_0, S<0,vec4,u32> {1 0 0};
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x640eb01e43f0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640eb01e4490_0, 0;
T_5.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x640eb01e43f0, 4;
    %assign/vec4 v0x640eb01e4250_0, 0;
    %load/vec4 v0x640eb01e4490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %vpi_call 2 107 "$display", "Time %0t: BRAM Read Output - Data: 0x%08h (latency %0d)", $time, &A<v0x640eb01e43f0, 0>, P_0x640eb0194f60 {0 0 0};
T_5.6 ;
    %load/vec4 v0x640eb01e4940_0;
    %load/vec4 v0x640eb01e4780_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x640eb01e4870_0;
    %load/vec4 v0x640eb01e4780_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x640eb01e3980, 0, 4;
    %vpi_call 2 122 "$display", "Time %0t: BRAM Write - Addr: 0x%08h, Data: 0x%08h", $time, v0x640eb01e4780_0, v0x640eb01e4870_0 {0 0 0};
T_5.8 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x640eb01b6630;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x640eb01e3c60_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x640eb01e3c60_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x640eb01e3c60_0;
    %store/vec4a v0x640eb01e3980, 4, 0;
    %load/vec4 v0x640eb01e3c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x640eb01e3c60_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call 2 136 "$display", "Loading BRAM memory from memory_init.hex..." {0 0 0};
    %vpi_call 2 137 "$readmemh", "/mnt/data/Prism-FPGA/raster-core/memory_init.hex", v0x640eb01e3980 {0 0 0};
    %vpi_call 2 138 "$display", "Memory initialization completed" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x640eb01b6630;
T_7 ;
    %vpi_call 2 306 "$display", "=== Raster Core Testbench ===" {0 0 0};
    %vpi_call 2 307 "$display", "BRAM Latency: %0d cycles", P_0x640eb0194f60 {0 0 0};
    %vpi_call 2 308 "$display", "Core ID: %0d", P_0x640eb0194fe0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640eb01e3e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640eb01e3d70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x640eb01e3bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x640eb01e4250_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640eb01e3f50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x640eb01e4600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x640eb01e3b20_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x640eb0147d70;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640eb01e3e10_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x640eb0147d70;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %vpi_call 2 324 "$display", "Time %0t: Reset completed", $time {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x640eb01e4600_0, 0, 32;
    %vpi_call 2 328 "$display", "\012=== Test Case %0d: Simple Triangle ===", v0x640eb01e4600_0 {0 0 0};
    %pushi/vec4 1114240, 0, 32;
    %store/vec4 v0x640eb01e2f00_0, 0, 32;
    %pushi/vec4 268435456, 0, 32;
    %store/vec4 v0x640eb01e3390_0, 0, 32;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0x640eb01e3470_0, 0, 32;
    %pushi/vec4 1048576, 0, 32;
    %store/vec4 v0x640eb01e2fe0_0, 0, 32;
    %pushi/vec4 2097152, 0, 32;
    %store/vec4 v0x640eb01e30c0_0, 0, 32;
    %pushi/vec4 1376256, 0, 32;
    %store/vec4 v0x640eb01e3180_0, 0, 32;
    %pushi/vec4 2424832, 0, 32;
    %store/vec4 v0x640eb01e3260_0, 0, 32;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x640eb01e3710_0, 0, 16;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v0x640eb01e3550_0, 0, 16;
    %pushi/vec4 32, 0, 16;
    %store/vec4 v0x640eb01e3630_0, 0, 16;
    %fork TD_tb_raster_core.send_triangle_data, S_0x640eb01e2d20;
    %join;
    %fork TD_tb_raster_core.wait_for_completion, S_0x640eb01e37f0;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x640eb01e4600_0, 0, 32;
    %vpi_call 2 347 "$display", "\012=== Test Case %0d: Skipped Triangle ===", v0x640eb01e4600_0 {0 0 0};
    %pushi/vec4 327744, 0, 32;
    %store/vec4 v0x640eb01e2f00_0, 0, 32;
    %pushi/vec4 805306368, 0, 32;
    %store/vec4 v0x640eb01e3390_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x640eb01e3470_0, 0, 32;
    %pushi/vec4 3145728, 0, 32;
    %store/vec4 v0x640eb01e2fe0_0, 0, 32;
    %pushi/vec4 4194304, 0, 32;
    %store/vec4 v0x640eb01e30c0_0, 0, 32;
    %pushi/vec4 3473408, 0, 32;
    %store/vec4 v0x640eb01e3180_0, 0, 32;
    %pushi/vec4 4521984, 0, 32;
    %store/vec4 v0x640eb01e3260_0, 0, 32;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0x640eb01e3710_0, 0, 16;
    %pushi/vec4 48, 0, 16;
    %store/vec4 v0x640eb01e3550_0, 0, 16;
    %pushi/vec4 64, 0, 16;
    %store/vec4 v0x640eb01e3630_0, 0, 16;
    %fork TD_tb_raster_core.send_triangle_data, S_0x640eb01e2d20;
    %join;
    %fork TD_tb_raster_core.wait_for_completion, S_0x640eb01e37f0;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x640eb01e4600_0, 0, 32;
    %vpi_call 2 366 "$display", "\012=== Test Case %0d: Medium Triangle ===", v0x640eb01e4600_0 {0 0 0};
    %pushi/vec4 655456, 0, 32;
    %store/vec4 v0x640eb01e2f00_0, 0, 32;
    %pushi/vec4 134217728, 0, 32;
    %store/vec4 v0x640eb01e3390_0, 0, 32;
    %pushi/vec4 402653184, 0, 32;
    %store/vec4 v0x640eb01e3470_0, 0, 32;
    %pushi/vec4 524288, 0, 32;
    %store/vec4 v0x640eb01e2fe0_0, 0, 32;
    %pushi/vec4 1572864, 0, 32;
    %store/vec4 v0x640eb01e30c0_0, 0, 32;
    %pushi/vec4 1179648, 0, 32;
    %store/vec4 v0x640eb01e3180_0, 0, 32;
    %pushi/vec4 2228224, 0, 32;
    %store/vec4 v0x640eb01e3260_0, 0, 32;
    %pushi/vec4 2048, 0, 16;
    %store/vec4 v0x640eb01e3710_0, 0, 16;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x640eb01e3550_0, 0, 16;
    %pushi/vec4 24, 0, 16;
    %store/vec4 v0x640eb01e3630_0, 0, 16;
    %fork TD_tb_raster_core.send_triangle_data, S_0x640eb01e2d20;
    %join;
    %fork TD_tb_raster_core.wait_for_completion, S_0x640eb01e37f0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x640eb01e4600_0, 0, 32;
    %vpi_call 2 385 "$display", "\012=== Test Case %0d: End Triangle (Writeback Mode) ===", v0x640eb01e4600_0 {0 0 0};
    %pushi/vec4 1061093504, 0, 32;
    %store/vec4 v0x640eb01e2f00_0, 0, 32;
    %pushi/vec4 83886080, 0, 32;
    %store/vec4 v0x640eb01e3390_0, 0, 32;
    %pushi/vec4 352321536, 0, 32;
    %store/vec4 v0x640eb01e3470_0, 0, 32;
    %pushi/vec4 327680, 0, 32;
    %store/vec4 v0x640eb01e2fe0_0, 0, 32;
    %pushi/vec4 1376256, 0, 32;
    %store/vec4 v0x640eb01e30c0_0, 0, 32;
    %pushi/vec4 1048576, 0, 32;
    %store/vec4 v0x640eb01e3180_0, 0, 32;
    %pushi/vec4 2097152, 0, 32;
    %store/vec4 v0x640eb01e3260_0, 0, 32;
    %pushi/vec4 1280, 0, 16;
    %store/vec4 v0x640eb01e3710_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x640eb01e3550_0, 0, 16;
    %pushi/vec4 21, 0, 16;
    %store/vec4 v0x640eb01e3630_0, 0, 16;
    %fork TD_tb_raster_core.send_triangle_data, S_0x640eb01e2d20;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x640eb01e3b20_0, 0, 32;
    %pushi/vec4 450, 0, 32;
    %store/vec4 v0x640eb01e2a80_0, 0, 32;
    %fork TD_tb_raster_core.receive_output_data, S_0x640eb01e28b0;
    %join;
    %vpi_call 2 411 "$display", "\012=== Memory Verification ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x640eb01e3c60_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x640eb01e3c60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.5, 5;
    %vpi_call 2 413 "$display", "BRAM[%3d] = 0x%08h", v0x640eb01e3c60_0, &A<v0x640eb01e3980, v0x640eb01e3c60_0 > {0 0 0};
    %load/vec4 v0x640eb01e3c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x640eb01e3c60_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %vpi_call 2 416 "$display", "\012=== Testbench Completed ===" {0 0 0};
    %pushi/vec4 10, 0, 32;
T_7.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.7, 5;
    %jmp/1 T_7.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x640eb0147d70;
    %jmp T_7.6;
T_7.7 ;
    %pop/vec4 1;
    %end;
    .thread T_7;
    .scope S_0x640eb01b6630;
T_8 ;
    %wait E_0x640eb0145b70;
    %load/vec4 v0x640eb01e4320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call 2 424 "$display", "Time %0t: BRAM Read - Addr: 0x%08h", $time, v0x640eb01e4180_0 {0 0 0};
T_8.0 ;
    %load/vec4 v0x640eb01e40b0_0;
    %load/vec4 v0x640eb01e3f50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %vpi_call 2 429 "$display", "Time %0t: AXI Master - output_valid=1, waiting for handshake, data=0x%04h", $time, v0x640eb01e3eb0_0 {0 0 0};
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x640eb01b6630;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x640eb01e46a0_0, 0, 32;
T_9.0 ;
    %wait E_0x640eb0145b70;
    %load/vec4 v0x640eb01e3e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.1, 8;
    %load/vec4 v0x640eb01e46a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x640eb01e46a0_0, 0, 32;
    %load/vec4 v0x640eb01e46a0_0;
    %cmpi/s 10000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.3, 5;
    %vpi_call 2 442 "$display", "ERROR: Testbench timeout after %0d cycles", v0x640eb01e46a0_0 {0 0 0};
    %vpi_call 2 443 "$finish" {0 0 0};
T_9.3 ;
    %jmp T_9.2;
T_9.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x640eb01e46a0_0, 0, 32;
T_9.2 ;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x640eb01b6630;
T_10 ;
    %vpi_call 2 453 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 454 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x640eb01b6630 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "raster_core.v";
