@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado_HLS/2015.4/msys/bin/g++.exe"
   Compiling adder.cpp_pre.cpp.tb.cpp
   Compiling adder_tc.cpp_pre.cpp.tb.cpp
   Compiling apatb_TopSimple.cpp
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
2
4
6

C:\Users\engrm_000\OneDrive\vivado_HLS\complexAdder\simpleSolution\sim\verilog>call xelab xil_defaultlib.apatb_TopSimple_top -prj TopSimple.prj --lib "ieee_proposed=./ieee_proposed" -s TopSimple  
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_TopSimple_top -prj TopSimple.prj --lib ieee_proposed=./ieee_proposed -s TopSimple 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/simpleSolution/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/simpleSolution/sim/verilog/TopSimple.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_TopSimple_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/simpleSolution/sim/verilog/TopSimple.autotb.v:151]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/simpleSolution/sim/verilog/TopSimple.autotb.v:152]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n_n, assumed default net type wire [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/simpleSolution/sim/verilog/TopSimple.autotb.v:158]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/simpleSolution/sim/verilog/TopSimple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopSimple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/simpleSolution/sim/verilog/TopSimple_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopSimple_AXILiteS_s_axi
INFO: [VRFC 10-311] analyzing module TopSimple_AXILiteS_s_axi_ram
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TopSimple_AXILiteS_s_axi_ram(DEP...
Compiling module xil_defaultlib.TopSimple_AXILiteS_s_axi(C_S_AXI...
Compiling module xil_defaultlib.TopSimple_default
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_TopSimple_top
Built simulation snapshot TopSimple

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/simpleSolution/sim/verilog/xsim.dir/TopSimple/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 23 12:39:22 2016...

****** xsim v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source xsim.dir/TopSimple/xsim_script.tcl
# xsim {TopSimple} -maxdeltaid 10000 -autoloadwcfg -tclbatch {TopSimple.tcl}
Vivado Simulator 2015.4
Time resolution is 1 ps
source TopSimple.tcl
## run all
$finish called at time : 1445 ns : File "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/simpleSolution/sim/verilog/TopSimple.autotb.v" Line 336
## quit
INFO: [Common 17-206] Exiting xsim at Mon May 23 12:39:29 2016...
2
4
6
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
