

================================================================
== Vitis HLS Report for 'FFT_Stage2_vectorstreamIn_arrayOut_parametize'
================================================================
* Date:           Wed Apr  2 21:41:27 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        build
* Solution:       FFT_250MHz (Vivado IP Flow Target)
* Product family: versalpremium
* Target device:  xcvp1802-lsvc4072-3HP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.566 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       37|       37|  0.148 us|  0.148 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FFT_Stage2  |       35|       35|         5|          1|          1|    32|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m93 = alloca i32 1"   --->   Operation 8 'alloca' 'm93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %data_s1_stream_vector, void @empty_74, i32 0, i32 0, void @empty_73, i32 0, i32 0, void @empty_73, void @empty_73, void @empty_73, i32 0, i32 0, i32 0, i32 0, void @empty_73, void @empty_73, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specperformance_ln478 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73" [FFT.cpp:478]   --->   Operation 42 'specperformance' 'specperformance_ln478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.37ns)   --->   "%store_ln0 = store i9 0, i9 %m93"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln478 = br void %fpga_resource_hint.VITIS_LOOP_482_1.31" [FFT.cpp:478]   --->   Operation 44 'br' 'br_ln478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%m93_load = load i9 %m93" [FFT.cpp:478]   --->   Operation 45 'load' 'm93_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.62ns)   --->   "%m = add i9 %m93_load, i9 8" [FFT.cpp:478]   --->   Operation 46 'add' 'm' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %m93_load, i32 3, i32 7" [FFT.cpp:478]   --->   Operation 47 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_data_s1_stream_vector_read = muxlogic"   --->   Operation 48 'muxlogic' 'muxLogicFIFOCE_to_data_s1_stream_vector_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] ( I:0.89ns O:0.77ns )   --->   "%data_s1_stream_vector_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %data_s1_stream_vector" [FFT.cpp:481]   --->   Operation 49 'read' 'data_s1_stream_vector_read' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln481 = trunc i512 %data_s1_stream_vector_read" [FFT.cpp:481]   --->   Operation 50 'trunc' 'trunc_ln481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln481_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 32, i32 63" [FFT.cpp:481]   --->   Operation 51 'partselect' 'trunc_ln481_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln481_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 64, i32 95" [FFT.cpp:481]   --->   Operation 52 'partselect' 'trunc_ln481_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln481_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 96, i32 127" [FFT.cpp:481]   --->   Operation 53 'partselect' 'trunc_ln481_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln481_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 128, i32 159" [FFT.cpp:481]   --->   Operation 54 'partselect' 'trunc_ln481_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln481_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 160, i32 191" [FFT.cpp:481]   --->   Operation 55 'partselect' 'trunc_ln481_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln481_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 192, i32 223" [FFT.cpp:481]   --->   Operation 56 'partselect' 'trunc_ln481_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln481_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 224, i32 255" [FFT.cpp:481]   --->   Operation 57 'partselect' 'trunc_ln481_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln481_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 256, i32 287" [FFT.cpp:481]   --->   Operation 58 'partselect' 'trunc_ln481_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln481_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 288, i32 319" [FFT.cpp:481]   --->   Operation 59 'partselect' 'trunc_ln481_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln481_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 320, i32 351" [FFT.cpp:481]   --->   Operation 60 'partselect' 'trunc_ln481_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln481_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 352, i32 383" [FFT.cpp:481]   --->   Operation 61 'partselect' 'trunc_ln481_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln481_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 384, i32 415" [FFT.cpp:481]   --->   Operation 62 'partselect' 'trunc_ln481_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln481_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 416, i32 447" [FFT.cpp:481]   --->   Operation 63 'partselect' 'trunc_ln481_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln481_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 448, i32 479" [FFT.cpp:481]   --->   Operation 64 'partselect' 'trunc_ln481_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln481_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 480, i32 511" [FFT.cpp:481]   --->   Operation 65 'partselect' 'trunc_ln481_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%d0 = bitcast i32 %trunc_ln481" [FFT.cpp:481]   --->   Operation 66 'bitcast' 'd0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%d0_13 = bitcast i32 %trunc_ln481_1" [FFT.cpp:481]   --->   Operation 67 'bitcast' 'd0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%d0_14 = bitcast i32 %trunc_ln481_2" [FFT.cpp:481]   --->   Operation 68 'bitcast' 'd0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%d0_15 = bitcast i32 %trunc_ln481_3" [FFT.cpp:481]   --->   Operation 69 'bitcast' 'd0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%d1_34 = bitcast i32 %trunc_ln481_4" [FFT.cpp:481]   --->   Operation 70 'bitcast' 'd1_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%d1_35 = bitcast i32 %trunc_ln481_5" [FFT.cpp:481]   --->   Operation 71 'bitcast' 'd1_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%d1 = bitcast i32 %trunc_ln481_6" [FFT.cpp:481]   --->   Operation 72 'bitcast' 'd1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%d1_36 = bitcast i32 %trunc_ln481_7" [FFT.cpp:481]   --->   Operation 73 'bitcast' 'd1_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%d0_16 = bitcast i32 %trunc_ln481_8" [FFT.cpp:481]   --->   Operation 74 'bitcast' 'd0_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%d0_17 = bitcast i32 %trunc_ln481_9" [FFT.cpp:481]   --->   Operation 75 'bitcast' 'd0_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%d0_18 = bitcast i32 %trunc_ln481_s" [FFT.cpp:481]   --->   Operation 76 'bitcast' 'd0_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%d0_19 = bitcast i32 %trunc_ln481_10" [FFT.cpp:481]   --->   Operation 77 'bitcast' 'd0_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%d1_37 = bitcast i32 %trunc_ln481_11" [FFT.cpp:481]   --->   Operation 78 'bitcast' 'd1_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%d1_38 = bitcast i32 %trunc_ln481_12" [FFT.cpp:481]   --->   Operation 79 'bitcast' 'd1_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%d1_32 = bitcast i32 %trunc_ln481_13" [FFT.cpp:481]   --->   Operation 80 'bitcast' 'd1_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%d1_39 = bitcast i32 %trunc_ln481_14" [FFT.cpp:481]   --->   Operation 81 'bitcast' 'd1_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0"   --->   Operation 82 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 83 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1_34"   --->   Operation 83 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 84 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_13"   --->   Operation 84 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 85 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_35"   --->   Operation 85 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 86 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0"   --->   Operation 86 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 87 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1_34"   --->   Operation 87 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 88 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_13"   --->   Operation 88 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 89 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_35"   --->   Operation 89 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 90 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_7 = muxlogic i32 %d0_14"   --->   Operation 90 'muxlogic' 'muxLogicI0_to_d2_real_7' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 91 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_7 = muxlogic i32 %d1_36"   --->   Operation 91 'muxlogic' 'muxLogicI1_to_d2_real_7' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 92 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_7 = muxlogic i32 %d0_15"   --->   Operation 92 'muxlogic' 'muxLogicI0_to_d2_imag_7' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 93 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_7 = muxlogic i32 %d1"   --->   Operation 93 'muxlogic' 'muxLogicI1_to_d2_imag_7' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 94 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_7 = muxlogic i32 %d0_14"   --->   Operation 94 'muxlogic' 'muxLogicI0_to_d3_real_7' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 95 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_7 = muxlogic i32 %d1_36"   --->   Operation 95 'muxlogic' 'muxLogicI1_to_d3_real_7' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 96 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_7 = muxlogic i32 %d0_15"   --->   Operation 96 'muxlogic' 'muxLogicI0_to_d3_imag_7' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 97 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_7 = muxlogic i32 %d1"   --->   Operation 97 'muxlogic' 'muxLogicI1_to_d3_imag_7' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 98 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_8 = muxlogic i32 %d0_16"   --->   Operation 98 'muxlogic' 'muxLogicI0_to_d2_real_8' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 99 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_8 = muxlogic i32 %d1_37"   --->   Operation 99 'muxlogic' 'muxLogicI1_to_d2_real_8' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 100 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_8 = muxlogic i32 %d0_17"   --->   Operation 100 'muxlogic' 'muxLogicI0_to_d2_imag_8' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 101 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_8 = muxlogic i32 %d1_38"   --->   Operation 101 'muxlogic' 'muxLogicI1_to_d2_imag_8' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 102 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_8 = muxlogic i32 %d0_16"   --->   Operation 102 'muxlogic' 'muxLogicI0_to_d3_real_8' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 103 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_8 = muxlogic i32 %d1_37"   --->   Operation 103 'muxlogic' 'muxLogicI1_to_d3_real_8' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 104 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_8 = muxlogic i32 %d0_17"   --->   Operation 104 'muxlogic' 'muxLogicI0_to_d3_imag_8' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 105 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_8 = muxlogic i32 %d1_38"   --->   Operation 105 'muxlogic' 'muxLogicI1_to_d3_imag_8' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 106 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_9 = muxlogic i32 %d0_18"   --->   Operation 106 'muxlogic' 'muxLogicI0_to_d2_real_9' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 107 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_9 = muxlogic i32 %d1_39"   --->   Operation 107 'muxlogic' 'muxLogicI1_to_d2_real_9' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 108 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_9 = muxlogic i32 %d0_19"   --->   Operation 108 'muxlogic' 'muxLogicI0_to_d2_imag_9' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 109 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_9 = muxlogic i32 %d1_32"   --->   Operation 109 'muxlogic' 'muxLogicI1_to_d2_imag_9' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 110 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_9 = muxlogic i32 %d0_18"   --->   Operation 110 'muxlogic' 'muxLogicI0_to_d3_real_9' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 111 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_9 = muxlogic i32 %d1_39"   --->   Operation 111 'muxlogic' 'muxLogicI1_to_d3_real_9' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 112 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_9 = muxlogic i32 %d0_19"   --->   Operation 112 'muxlogic' 'muxLogicI0_to_d3_imag_9' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 113 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_9 = muxlogic i32 %d1_32"   --->   Operation 113 'muxlogic' 'muxLogicI1_to_d3_imag_9' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %m, i32 8" [FFT.cpp:478]   --->   Operation 114 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.37ns)   --->   "%store_ln478 = store i9 %m, i9 %m93" [FFT.cpp:478]   --->   Operation 115 'store' 'store_ln478' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %tmp, void %fpga_resource_hint.VITIS_LOOP_482_1.31, void %FFT_Stage2_vectorstreamIn_arrayOut_parametize.exit" [FFT.cpp:478]   --->   Operation 116 'br' 'br_ln478' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.56>
ST_2 : Operation 117 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0"   --->   Operation 117 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1_34"   --->   Operation 118 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0, i32 %d1_34" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 119 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_13"   --->   Operation 120 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_35"   --->   Operation 121 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_13, i32 %d1_35" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 122 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0"   --->   Operation 123 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1_34"   --->   Operation 124 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0, i32 %d1_34" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 125 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_13"   --->   Operation 126 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_35"   --->   Operation 127 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_13, i32 %d1_35" [FFT.cpp:435->FFT.cpp:492]   --->   Operation 128 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_7 = muxlogic i32 %d0_14"   --->   Operation 129 'muxlogic' 'muxLogicI0_to_d2_real_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_7 = muxlogic i32 %d1_36"   --->   Operation 130 'muxlogic' 'muxLogicI1_to_d2_real_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_7 = fadd i32 %d0_14, i32 %d1_36" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 131 'fadd' 'd2_real_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_7 = muxlogic i32 %d0_15"   --->   Operation 132 'muxlogic' 'muxLogicI0_to_d2_imag_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_7 = muxlogic i32 %d1"   --->   Operation 133 'muxlogic' 'muxLogicI1_to_d2_imag_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_7 = fsub i32 %d0_15, i32 %d1" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 134 'fsub' 'd2_imag_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_7 = muxlogic i32 %d0_14"   --->   Operation 135 'muxlogic' 'muxLogicI0_to_d3_real_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_7 = muxlogic i32 %d1_36"   --->   Operation 136 'muxlogic' 'muxLogicI1_to_d3_real_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_7 = fsub i32 %d0_14, i32 %d1_36" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 137 'fsub' 'd3_real_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_7 = muxlogic i32 %d0_15"   --->   Operation 138 'muxlogic' 'muxLogicI0_to_d3_imag_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_7 = muxlogic i32 %d1"   --->   Operation 139 'muxlogic' 'muxLogicI1_to_d3_imag_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_7 = fadd i32 %d0_15, i32 %d1" [FFT.cpp:435->FFT.cpp:493]   --->   Operation 140 'fadd' 'd3_imag_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_8 = muxlogic i32 %d0_16"   --->   Operation 141 'muxlogic' 'muxLogicI0_to_d2_real_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_8 = muxlogic i32 %d1_37"   --->   Operation 142 'muxlogic' 'muxLogicI1_to_d2_real_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_8 = fadd i32 %d0_16, i32 %d1_37" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 143 'fadd' 'd2_real_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_8 = muxlogic i32 %d0_17"   --->   Operation 144 'muxlogic' 'muxLogicI0_to_d2_imag_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_8 = muxlogic i32 %d1_38"   --->   Operation 145 'muxlogic' 'muxLogicI1_to_d2_imag_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_8 = fadd i32 %d0_17, i32 %d1_38" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 146 'fadd' 'd2_imag_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_8 = muxlogic i32 %d0_16"   --->   Operation 147 'muxlogic' 'muxLogicI0_to_d3_real_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_8 = muxlogic i32 %d1_37"   --->   Operation 148 'muxlogic' 'muxLogicI1_to_d3_real_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_8 = fsub i32 %d0_16, i32 %d1_37" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 149 'fsub' 'd3_real_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_8 = muxlogic i32 %d0_17"   --->   Operation 150 'muxlogic' 'muxLogicI0_to_d3_imag_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_8 = muxlogic i32 %d1_38"   --->   Operation 151 'muxlogic' 'muxLogicI1_to_d3_imag_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_8 = fsub i32 %d0_17, i32 %d1_38" [FFT.cpp:435->FFT.cpp:492]   --->   Operation 152 'fsub' 'd3_imag_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_9 = muxlogic i32 %d0_18"   --->   Operation 153 'muxlogic' 'muxLogicI0_to_d2_real_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_9 = muxlogic i32 %d1_39"   --->   Operation 154 'muxlogic' 'muxLogicI1_to_d2_real_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_9 = fadd i32 %d0_18, i32 %d1_39" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 155 'fadd' 'd2_real_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_9 = muxlogic i32 %d0_19"   --->   Operation 156 'muxlogic' 'muxLogicI0_to_d2_imag_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_9 = muxlogic i32 %d1_32"   --->   Operation 157 'muxlogic' 'muxLogicI1_to_d2_imag_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_9 = fsub i32 %d0_19, i32 %d1_32" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 158 'fsub' 'd2_imag_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_9 = muxlogic i32 %d0_18"   --->   Operation 159 'muxlogic' 'muxLogicI0_to_d3_real_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_9 = muxlogic i32 %d1_39"   --->   Operation 160 'muxlogic' 'muxLogicI1_to_d3_real_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_9 = fsub i32 %d0_18, i32 %d1_39" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 161 'fsub' 'd3_real_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_9 = muxlogic i32 %d0_19"   --->   Operation 162 'muxlogic' 'muxLogicI0_to_d3_imag_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_9 = muxlogic i32 %d1_32"   --->   Operation 163 'muxlogic' 'muxLogicI1_to_d3_imag_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_9 = fadd i32 %d0_19, i32 %d1_32" [FFT.cpp:435->FFT.cpp:493]   --->   Operation 164 'fadd' 'd3_imag_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.56>
ST_3 : Operation 165 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0, i32 %d1_34" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 165 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_13, i32 %d1_35" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 166 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0, i32 %d1_34" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 167 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_13, i32 %d1_35" [FFT.cpp:435->FFT.cpp:492]   --->   Operation 168 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_7 = fadd i32 %d0_14, i32 %d1_36" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 169 'fadd' 'd2_real_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_7 = fsub i32 %d0_15, i32 %d1" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 170 'fsub' 'd2_imag_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_7 = fsub i32 %d0_14, i32 %d1_36" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 171 'fsub' 'd3_real_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_7 = fadd i32 %d0_15, i32 %d1" [FFT.cpp:435->FFT.cpp:493]   --->   Operation 172 'fadd' 'd3_imag_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_8 = fadd i32 %d0_16, i32 %d1_37" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 173 'fadd' 'd2_real_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_8 = fadd i32 %d0_17, i32 %d1_38" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 174 'fadd' 'd2_imag_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_8 = fsub i32 %d0_16, i32 %d1_37" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 175 'fsub' 'd3_real_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_8 = fsub i32 %d0_17, i32 %d1_38" [FFT.cpp:435->FFT.cpp:492]   --->   Operation 176 'fsub' 'd3_imag_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_9 = fadd i32 %d0_18, i32 %d1_39" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 177 'fadd' 'd2_real_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_9 = fsub i32 %d0_19, i32 %d1_32" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 178 'fsub' 'd2_imag_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_9 = fsub i32 %d0_18, i32 %d1_39" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 179 'fsub' 'd3_real_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_9 = fadd i32 %d0_19, i32 %d1_32" [FFT.cpp:435->FFT.cpp:493]   --->   Operation 180 'fadd' 'd3_imag_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 181 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0, i32 %d1_34" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 181 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_13, i32 %d1_35" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 182 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0, i32 %d1_34" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 183 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_13, i32 %d1_35" [FFT.cpp:435->FFT.cpp:492]   --->   Operation 184 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_7 = fadd i32 %d0_14, i32 %d1_36" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 185 'fadd' 'd2_real_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_7 = fsub i32 %d0_15, i32 %d1" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 186 'fsub' 'd2_imag_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_7 = fsub i32 %d0_14, i32 %d1_36" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 187 'fsub' 'd3_real_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_7 = fadd i32 %d0_15, i32 %d1" [FFT.cpp:435->FFT.cpp:493]   --->   Operation 188 'fadd' 'd3_imag_7' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_8 = fadd i32 %d0_16, i32 %d1_37" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 189 'fadd' 'd2_real_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_8 = fadd i32 %d0_17, i32 %d1_38" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 190 'fadd' 'd2_imag_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_8 = fsub i32 %d0_16, i32 %d1_37" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 191 'fsub' 'd3_real_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_8 = fsub i32 %d0_17, i32 %d1_38" [FFT.cpp:435->FFT.cpp:492]   --->   Operation 192 'fsub' 'd3_imag_8' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_9 = fadd i32 %d0_18, i32 %d1_39" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 193 'fadd' 'd2_real_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_9 = fsub i32 %d0_19, i32 %d1_32" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 194 'fsub' 'd2_imag_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_9 = fsub i32 %d0_18, i32 %d1_39" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 195 'fsub' 'd3_real_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_9 = fadd i32 %d0_19, i32 %d1_32" [FFT.cpp:435->FFT.cpp:493]   --->   Operation 196 'fadd' 'd3_imag_9' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.50>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_73" [FFT.cpp:0]   --->   Operation 197 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%speclooptripcount_ln478 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT.cpp:478]   --->   Operation 198 'speclooptripcount' 'speclooptripcount_ln478' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%specloopname_ln478 = specloopname void @_ssdm_op_SpecLoopName, void @empty_88" [FFT.cpp:478]   --->   Operation 199 'specloopname' 'specloopname_ln478' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%specperformance_ln479 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73" [FFT.cpp:479]   --->   Operation 200 'specperformance' 'specperformance_ln479' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln478 = zext i5 %lshr_ln" [FFT.cpp:478]   --->   Operation 201 'zext' 'zext_ln478' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%rbegin24_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [FFT.cpp:431->FFT.cpp:492]   --->   Operation 202 'specregionbegin' 'rbegin24_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0, i32 %d1_34" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 203 'fadd' 'd2_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:425->FFT.cpp:492]   --->   Operation 204 'specfucore' 'specfucore_ln425' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%rend30_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin24_i" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 205 'specregionend' 'rend30_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%rbegin26_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 206 'specregionbegin' 'rbegin26_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_13, i32 %d1_35" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 207 'fadd' 'd2_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:426->FFT.cpp:492]   --->   Operation 208 'specfucore' 'specfucore_ln426' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%rend28_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin26_i" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 209 'specregionend' 'rend28_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%rbegin25_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 210 'specregionbegin' 'rbegin25_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0, i32 %d1_34" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 211 'fsub' 'd3_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:427->FFT.cpp:492]   --->   Operation 212 'specfucore' 'specfucore_ln427' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%rend26_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin25_i" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 213 'specregionend' 'rend26_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%rbegin23_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 214 'specregionbegin' 'rbegin23_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_13, i32 %d1_35" [FFT.cpp:435->FFT.cpp:492]   --->   Operation 215 'fsub' 'd3_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:428->FFT.cpp:492]   --->   Operation 216 'specfucore' 'specfucore_ln428' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%rend24_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin23_i" [FFT.cpp:435->FFT.cpp:492]   --->   Operation 217 'specregionend' 'rend24_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%rbegin21_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78" [FFT.cpp:431->FFT.cpp:493]   --->   Operation 218 'specregionbegin' 'rbegin21_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_7 = fadd i32 %d0_14, i32 %d1_36" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 219 'fadd' 'd2_real_7' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_7, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:425->FFT.cpp:493]   --->   Operation 220 'specfucore' 'specfucore_ln425' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%rend22_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin21_i" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 221 'specregionend' 'rend22_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_103" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 222 'specregionbegin' 'rbegin19_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_7 = fsub i32 %d0_15, i32 %d1" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 223 'fsub' 'd2_imag_7' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_7, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:426->FFT.cpp:493]   --->   Operation 224 'specfucore' 'specfucore_ln426' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_103, i32 %rbegin19_i" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 225 'specregionend' 'rend20_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_92" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 226 'specregionbegin' 'rbegin17_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_7 = fsub i32 %d0_14, i32 %d1_36" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 227 'fsub' 'd3_real_7' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_7, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:427->FFT.cpp:493]   --->   Operation 228 'specfucore' 'specfucore_ln427' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_92, i32 %rbegin17_i" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 229 'specregionend' 'rend18_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 230 'specregionbegin' 'rbegin15_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 231 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_7 = fadd i32 %d0_15, i32 %d1" [FFT.cpp:435->FFT.cpp:493]   --->   Operation 231 'fadd' 'd3_imag_7' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_7, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:428->FFT.cpp:493]   --->   Operation 232 'specfucore' 'specfucore_ln428' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%rend16_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin15_i" [FFT.cpp:435->FFT.cpp:493]   --->   Operation 233 'specregionend' 'rend16_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0, i64 0, i64 %zext_ln478" [FFT.cpp:494]   --->   Operation 234 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0, i64 0, i64 %zext_ln478" [FFT.cpp:494]   --->   Operation 235 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2, i64 0, i64 %zext_ln478" [FFT.cpp:495]   --->   Operation 236 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2, i64 0, i64 %zext_ln478" [FFT.cpp:495]   --->   Operation 237 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1, i64 0, i64 %zext_ln478" [FFT.cpp:496]   --->   Operation 238 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1, i64 0, i64 %zext_ln478" [FFT.cpp:496]   --->   Operation 239 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3, i64 0, i64 %zext_ln478" [FFT.cpp:497]   --->   Operation 240 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3, i64 0, i64 %zext_ln478" [FFT.cpp:497]   --->   Operation 241 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [FFT.cpp:431->FFT.cpp:492]   --->   Operation 242 'specregionbegin' 'rbegin13_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_8 = fadd i32 %d0_16, i32 %d1_37" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 243 'fadd' 'd2_real_8' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_8, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:425->FFT.cpp:492]   --->   Operation 244 'specfucore' 'specfucore_ln425' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin13_i" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 245 'specregionend' 'rend14_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [FFT.cpp:432->FFT.cpp:492]   --->   Operation 246 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 247 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_8 = fadd i32 %d0_17, i32 %d1_38" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 247 'fadd' 'd2_imag_8' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_8, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:426->FFT.cpp:492]   --->   Operation 248 'specfucore' 'specfucore_ln426' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin11_i" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 249 'specregionend' 'rend12_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [FFT.cpp:433->FFT.cpp:492]   --->   Operation 250 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 251 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_8 = fsub i32 %d0_16, i32 %d1_37" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 251 'fsub' 'd3_real_8' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_8, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:427->FFT.cpp:492]   --->   Operation 252 'specfucore' 'specfucore_ln427' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin9_i" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 253 'specregionend' 'rend10_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [FFT.cpp:434->FFT.cpp:492]   --->   Operation 254 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 255 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_8 = fsub i32 %d0_17, i32 %d1_38" [FFT.cpp:435->FFT.cpp:492]   --->   Operation 255 'fsub' 'd3_imag_8' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_8, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:428->FFT.cpp:492]   --->   Operation 256 'specfucore' 'specfucore_ln428' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin7_i" [FFT.cpp:435->FFT.cpp:492]   --->   Operation 257 'specregionend' 'rend8_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [FFT.cpp:431->FFT.cpp:493]   --->   Operation 258 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 259 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_9 = fadd i32 %d0_18, i32 %d1_39" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 259 'fadd' 'd2_real_9' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_9, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:425->FFT.cpp:493]   --->   Operation 260 'specfucore' 'specfucore_ln425' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin5_i" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 261 'specregionend' 'rend6_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [FFT.cpp:432->FFT.cpp:493]   --->   Operation 262 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 263 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_9 = fsub i32 %d0_19, i32 %d1_32" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 263 'fsub' 'd2_imag_9' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_9, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:426->FFT.cpp:493]   --->   Operation 264 'specfucore' 'specfucore_ln426' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin3_i" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 265 'specregionend' 'rend4_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [FFT.cpp:433->FFT.cpp:493]   --->   Operation 266 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 267 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_9 = fsub i32 %d0_18, i32 %d1_39" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 267 'fsub' 'd3_real_9' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_9, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:427->FFT.cpp:493]   --->   Operation 268 'specfucore' 'specfucore_ln427' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin1_i" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 269 'specregionend' 'rend2_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_100" [FFT.cpp:434->FFT.cpp:493]   --->   Operation 270 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 271 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_9 = fadd i32 %d0_19, i32 %d1_32" [FFT.cpp:435->FFT.cpp:493]   --->   Operation 271 'fadd' 'd3_imag_9' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_9, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:428->FFT.cpp:493]   --->   Operation 272 'specfucore' 'specfucore_ln428' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_100, i32 %rbegin_i" [FFT.cpp:435->FFT.cpp:493]   --->   Operation 273 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4, i64 0, i64 %zext_ln478" [FFT.cpp:494]   --->   Operation 274 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4, i64 0, i64 %zext_ln478" [FFT.cpp:494]   --->   Operation 275 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6, i64 0, i64 %zext_ln478" [FFT.cpp:495]   --->   Operation 276 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6, i64 0, i64 %zext_ln478" [FFT.cpp:495]   --->   Operation 277 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5, i64 0, i64 %zext_ln478" [FFT.cpp:496]   --->   Operation 278 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5, i64 0, i64 %zext_ln478" [FFT.cpp:496]   --->   Operation 279 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7, i64 0, i64 %zext_ln478" [FFT.cpp:497]   --->   Operation 280 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7, i64 0, i64 %zext_ln478" [FFT.cpp:497]   --->   Operation 281 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln494 = muxlogic i32 %d2_real"   --->   Operation 282 'muxlogic' 'muxLogicRAMData_to_store_ln494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln494 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr"   --->   Operation 283 'muxlogic' 'muxLogicRAMAddr_to_store_ln494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 284 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln494 = store i32 %d2_real, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr" [FFT.cpp:494]   --->   Operation 284 'store' 'store_ln494' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln495 = muxlogic i32 %d3_real"   --->   Operation 285 'muxlogic' 'muxLogicRAMData_to_store_ln495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln495 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr"   --->   Operation 286 'muxlogic' 'muxLogicRAMAddr_to_store_ln495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 287 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln495 = store i32 %d3_real, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr" [FFT.cpp:495]   --->   Operation 287 'store' 'store_ln495' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln496 = muxlogic i32 %d2_real_7"   --->   Operation 288 'muxlogic' 'muxLogicRAMData_to_store_ln496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln496 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr"   --->   Operation 289 'muxlogic' 'muxLogicRAMAddr_to_store_ln496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 290 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln496 = store i32 %d2_real_7, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr" [FFT.cpp:496]   --->   Operation 290 'store' 'store_ln496' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln497 = muxlogic i32 %d3_real_7"   --->   Operation 291 'muxlogic' 'muxLogicRAMData_to_store_ln497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln497 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr"   --->   Operation 292 'muxlogic' 'muxLogicRAMAddr_to_store_ln497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 293 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln497 = store i32 %d3_real_7, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr" [FFT.cpp:497]   --->   Operation 293 'store' 'store_ln497' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln494 = muxlogic i32 %d2_real_8"   --->   Operation 294 'muxlogic' 'muxLogicRAMData_to_store_ln494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln494 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr"   --->   Operation 295 'muxlogic' 'muxLogicRAMAddr_to_store_ln494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln494 = store i32 %d2_real_8, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr" [FFT.cpp:494]   --->   Operation 296 'store' 'store_ln494' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln495 = muxlogic i32 %d3_real_8"   --->   Operation 297 'muxlogic' 'muxLogicRAMData_to_store_ln495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln495 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr"   --->   Operation 298 'muxlogic' 'muxLogicRAMAddr_to_store_ln495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 299 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln495 = store i32 %d3_real_8, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr" [FFT.cpp:495]   --->   Operation 299 'store' 'store_ln495' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln496 = muxlogic i32 %d2_real_9"   --->   Operation 300 'muxlogic' 'muxLogicRAMData_to_store_ln496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln496 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr"   --->   Operation 301 'muxlogic' 'muxLogicRAMAddr_to_store_ln496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 302 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln496 = store i32 %d2_real_9, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr" [FFT.cpp:496]   --->   Operation 302 'store' 'store_ln496' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln497 = muxlogic i32 %d3_real_9"   --->   Operation 303 'muxlogic' 'muxLogicRAMData_to_store_ln497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln497 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr"   --->   Operation 304 'muxlogic' 'muxLogicRAMAddr_to_store_ln497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 305 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln497 = store i32 %d3_real_9, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr" [FFT.cpp:497]   --->   Operation 305 'store' 'store_ln497' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln494 = muxlogic i32 %d2_imag"   --->   Operation 306 'muxlogic' 'muxLogicRAMData_to_store_ln494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln494 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr"   --->   Operation 307 'muxlogic' 'muxLogicRAMAddr_to_store_ln494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 308 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln494 = store i32 %d2_imag, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr" [FFT.cpp:494]   --->   Operation 308 'store' 'store_ln494' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln495 = muxlogic i32 %d3_imag"   --->   Operation 309 'muxlogic' 'muxLogicRAMData_to_store_ln495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln495 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr"   --->   Operation 310 'muxlogic' 'muxLogicRAMAddr_to_store_ln495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 311 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln495 = store i32 %d3_imag, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr" [FFT.cpp:495]   --->   Operation 311 'store' 'store_ln495' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln496 = muxlogic i32 %d2_imag_7"   --->   Operation 312 'muxlogic' 'muxLogicRAMData_to_store_ln496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln496 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr"   --->   Operation 313 'muxlogic' 'muxLogicRAMAddr_to_store_ln496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 314 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln496 = store i32 %d2_imag_7, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr" [FFT.cpp:496]   --->   Operation 314 'store' 'store_ln496' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln497 = muxlogic i32 %d3_imag_7"   --->   Operation 315 'muxlogic' 'muxLogicRAMData_to_store_ln497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln497 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr"   --->   Operation 316 'muxlogic' 'muxLogicRAMAddr_to_store_ln497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 317 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln497 = store i32 %d3_imag_7, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr" [FFT.cpp:497]   --->   Operation 317 'store' 'store_ln497' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln494 = muxlogic i32 %d2_imag_8"   --->   Operation 318 'muxlogic' 'muxLogicRAMData_to_store_ln494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln494 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr"   --->   Operation 319 'muxlogic' 'muxLogicRAMAddr_to_store_ln494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 320 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln494 = store i32 %d2_imag_8, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr" [FFT.cpp:494]   --->   Operation 320 'store' 'store_ln494' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln495 = muxlogic i32 %d3_imag_8"   --->   Operation 321 'muxlogic' 'muxLogicRAMData_to_store_ln495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln495 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr"   --->   Operation 322 'muxlogic' 'muxLogicRAMAddr_to_store_ln495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 323 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln495 = store i32 %d3_imag_8, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr" [FFT.cpp:495]   --->   Operation 323 'store' 'store_ln495' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln496 = muxlogic i32 %d2_imag_9"   --->   Operation 324 'muxlogic' 'muxLogicRAMData_to_store_ln496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln496 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr"   --->   Operation 325 'muxlogic' 'muxLogicRAMAddr_to_store_ln496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 326 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln496 = store i32 %d2_imag_9, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr" [FFT.cpp:496]   --->   Operation 326 'store' 'store_ln496' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln497 = muxlogic i32 %d3_imag_9"   --->   Operation 327 'muxlogic' 'muxLogicRAMData_to_store_ln497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln497 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr"   --->   Operation 328 'muxlogic' 'muxLogicRAMAddr_to_store_ln497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 329 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln497 = store i32 %d3_imag_9, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr" [FFT.cpp:497]   --->   Operation 329 'store' 'store_ln497' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 330 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 330 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.568ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_data_s1_stream_vector_read') [64]  (0.000 ns)
	fifo read operation ('data_s1_stream_vector_read', FFT.cpp:481) on port 'data_s1_stream_vector' (FFT.cpp:481) [65]  (0.892 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_d2_real') [99]  (0.789 ns)

 <State 2>: 2.566ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_d2_real') [99]  (0.000 ns)
	'fadd' operation 32 bit ('d2_real', FFT.cpp:432->FFT.cpp:492) [101]  (2.566 ns)

 <State 3>: 2.566ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:432->FFT.cpp:492) [101]  (2.566 ns)

 <State 4>: 2.566ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:432->FFT.cpp:492) [101]  (2.566 ns)

 <State 5>: 0.506ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:432->FFT.cpp:492) [101]  (0.070 ns)
	'muxlogic' operation 0 bit ('muxLogicRAMData_to_store_ln494') [210]  (0.000 ns)
	'store' operation 0 bit ('store_ln494', FFT.cpp:494) of variable 'd2_real', FFT.cpp:432->FFT.cpp:492 on array 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0' [212]  (0.436 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
