{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517340283731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517340283746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 30 12:24:43 2018 " "Processing started: Tue Jan 30 12:24:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517340283746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340283746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab2 -c Lab2 " "Command: quartus_sta Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340283746 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1517340283918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284481 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284481 ""}
{ "Info" "ISTA_SDC_FOUND" "D2L/Lab_02.sdc " "Reading SDC File: 'D2L/Lab_02.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Lab_02.sdc 67 Sub port " "Ignored filter at Lab_02.sdc(67): Sub could not be matched with a port" {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Lab_02.sdc 67 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port S\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Lab_02.sdc(67): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port S\[0\] is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ CLK \} 0 \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\] " "set_input_delay -clock \{ CLK \} 0 \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]" {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1517340284965 ""}  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 67 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Lab_02.sdc 67 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port S\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Lab_02.sdc(67): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port S\[1\] is not an input port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 67 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Lab_02.sdc 67 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port S\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Lab_02.sdc(67): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port S\[2\] is not an input port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 67 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Lab_02.sdc 67 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port S\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Lab_02.sdc(67): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port S\[3\] is not an input port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 67 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Lab_02.sdc 67 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port S\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Lab_02.sdc(67): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port S\[4\] is not an input port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 67 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Lab_02.sdc 67 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port S\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Lab_02.sdc(67): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port S\[5\] is not an input port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 67 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Lab_02.sdc 67 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port S\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Lab_02.sdc(67): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port S\[6\] is not an input port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 67 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Lab_02.sdc 67 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port S\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Lab_02.sdc(67): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port S\[7\] is not an input port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 67 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Lab_02.sdc 67 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port Cout is not an input port. " "Assignment set_input_delay is accepted but has some problems at Lab_02.sdc(67): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port Cout is not an input port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 67 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay Lab_02.sdc 73 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port B\[0\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at Lab_02.sdc(73): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port B\[0\] is not an output port." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ CLK \} 0 \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\] " "set_output_delay -clock \{ CLK \} 0 \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]" {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1517340284965 ""}  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay Lab_02.sdc 73 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port A\[0\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at Lab_02.sdc(73): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port A\[0\] is not an output port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay Lab_02.sdc 73 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port A\[1\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at Lab_02.sdc(73): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port A\[1\] is not an output port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay Lab_02.sdc 73 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port B\[1\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at Lab_02.sdc(73): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port B\[1\] is not an output port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay Lab_02.sdc 73 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port B\[2\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at Lab_02.sdc(73): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port B\[2\] is not an output port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay Lab_02.sdc 73 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port A\[2\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at Lab_02.sdc(73): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port A\[2\] is not an output port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay Lab_02.sdc 73 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port B\[3\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at Lab_02.sdc(73): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port B\[3\] is not an output port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay Lab_02.sdc 73 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port A\[3\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at Lab_02.sdc(73): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port A\[3\] is not an output port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay Lab_02.sdc 73 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port A\[4\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at Lab_02.sdc(73): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port A\[4\] is not an output port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay Lab_02.sdc 73 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port B\[4\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at Lab_02.sdc(73): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port B\[4\] is not an output port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay Lab_02.sdc 73 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port B\[5\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at Lab_02.sdc(73): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port B\[5\] is not an output port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay Lab_02.sdc 73 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port A\[5\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at Lab_02.sdc(73): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port A\[5\] is not an output port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay Lab_02.sdc 73 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port A\[6\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at Lab_02.sdc(73): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port A\[6\] is not an output port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay Lab_02.sdc 73 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port B\[6\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at Lab_02.sdc(73): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port B\[6\] is not an output port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay Lab_02.sdc 73 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port A\[7\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at Lab_02.sdc(73): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port A\[7\] is not an output port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay Lab_02.sdc 73 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port B\[7\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at Lab_02.sdc(73): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port B\[7\] is not an output port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay Lab_02.sdc 73 Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port CLK is not an output port. " "Assignment set_output_delay is accepted but has some problems at Lab_02.sdc(73): Positional argument <targets> with value \[get_ports \{A\[0\] A\[1\] A\[2\] A\[3\] A\[4\] A\[5\] A\[6\] A\[7\] B\[0\] B\[1\] B\[2\] B\[3\] B\[4\] B\[5\] B\[6\] B\[7\] CLK S\[0\] S\[1\] S\[2\] S\[3\] S\[4\] S\[5\] S\[6\] S\[7\] Sub cOut\}\]: Port CLK is not an output port." {  } { { "C:/EELE466/Lab2/D2L/Lab_02.sdc" "" { Text "C:/EELE466/Lab2/D2L/Lab_02.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284965 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284981 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1517340284981 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1517340284981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.465 " "Worst-case setup slack is 5.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340284996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340284996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.465               0.000 CLK  " "    5.465               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340284996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340284996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 6.306 " "Worst-case hold slack is 6.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340285012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340285012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.306               0.000 CLK  " "    6.306               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340285012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340285012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340285012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340285012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340285012 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1517340285012 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340285059 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340285918 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340285950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.736 " "Worst-case setup slack is 5.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340285981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340285981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.736               0.000 CLK  " "    5.736               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340285981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340285981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 8.699 " "Worst-case hold slack is 8.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340285996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340285996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.699               0.000 CLK  " "    8.699               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340285996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340285996 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340286012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340286012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340286012 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1517340286059 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340286231 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340286778 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340286809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.074 " "Worst-case setup slack is 11.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340286825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340286825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.074               0.000 CLK  " "   11.074               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340286825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340286825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 5.435 " "Worst-case hold slack is 5.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340286825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340286825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.435               0.000 CLK  " "    5.435               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340286825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340286825 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340286840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340286840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340286840 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1517340286856 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340286981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.611 " "Worst-case setup slack is 11.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340287028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340287028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.611               0.000 CLK  " "   11.611               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340287028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340287028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 3.539 " "Worst-case hold slack is 3.539" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340287028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340287028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.539               0.000 CLK  " "    3.539               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517340287028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340287028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340287028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340287043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340287043 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340288231 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340288231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 28 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "993 " "Peak virtual memory: 993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517340288309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 30 12:24:48 2018 " "Processing ended: Tue Jan 30 12:24:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517340288309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517340288309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517340288309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517340288309 ""}
