module top_module (
    input clk,
    input reset,      // Synchronous reset
    input data,
    output start_shifting);
	parameter r =0,a=1,b=2,c=3,d=4;
    
    reg [2:0] state,next;
    
    always @(posedge clk) begin
        if(reset) state <= r;
        else state<=next;
    end
    always @(*) begin
        case(state)
            r: next =  data?a:r;
            a: next = data?b:r;
            b: next = data?b:c;
            c: next = data?d:r;
            d: next=d;
            default: next=d;
        endcase
    end
    
    assign start_shifting = state==d;
             
endmodule
