{
  "design": {
    "design_info": {
      "boundary_crc": "0xD1DA1B4E387CD4E0",
      "device": "xc7vx690tffg1761-3",
      "gen_directory": "../../../../pcie_xdma_test.gen/sources_1/bd/xdma_bram",
      "name": "xdma_bram",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "xdma_0": "",
      "axi_bram_ctrl_0": "",
      "xlconstant_0": "",
      "axi_bram_ctrl_0_bram": ""
    },
    "interface_ports": {
      "pcie_mgt_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pcie_mgt_0_rxn",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxp": {
            "physical_name": "pcie_mgt_0_rxp",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txn": {
            "physical_name": "pcie_mgt_0_txn",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "txp": {
            "physical_name": "pcie_mgt_0_txp",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "user_lnk_up_0": {
        "direction": "O"
      },
      "sys_clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "xdma_bram_sys_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "sys_rst_n_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "xdma_0": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "ip_revision": "26",
        "xci_name": "xdma_bram_xdma_0_0",
        "xci_path": "ip\\xdma_bram_xdma_0_0\\xdma_bram_xdma_0_0.xci",
        "inst_hier_path": "xdma_0",
        "parameters": {
          "PF0_DEVICE_ID_mqdma": {
            "value": "9021"
          },
          "PF0_SRIOV_VF_DEVICE_ID": {
            "value": "0000"
          },
          "PF2_DEVICE_ID_mqdma": {
            "value": "9021"
          },
          "PF3_DEVICE_ID_mqdma": {
            "value": "9021"
          },
          "axist_bypass_en": {
            "value": "true"
          },
          "axisten_freq": {
            "value": "62.5"
          },
          "cfg_mgmt_if": {
            "value": "false"
          },
          "copy_pf0": {
            "value": "true"
          },
          "enable_gen4": {
            "value": "false"
          },
          "pcie_blk_locn": {
            "value": "X0Y1"
          },
          "pcie_extended_tag": {
            "value": "false"
          },
          "pf0_class_code_base": {
            "value": "05"
          },
          "pf0_class_code_interface": {
            "value": "00"
          },
          "pf0_class_code_sub": {
            "value": "80"
          },
          "pf0_device_id": {
            "value": "7021"
          },
          "pf0_interrupt_pin": {
            "value": "NONE"
          },
          "pf0_msi_enabled": {
            "value": "false"
          },
          "pf0_msix_cap_pba_offset": {
            "value": "00008FE0"
          },
          "pf0_msix_cap_table_offset": {
            "value": "00008000"
          },
          "pf0_msix_cap_table_size": {
            "value": "01F"
          },
          "pf0_msix_enabled": {
            "value": "true"
          },
          "pf0_rbar_cap_bar0": {
            "value": "0xffffffffffff"
          },
          "pf0_sub_class_interface_menu": {
            "value": "Generic_XT_compatible_serial_controller"
          },
          "pf1_rbar_cap_bar0": {
            "value": "0xffffffffffff"
          },
          "pf2_rbar_cap_bar0": {
            "value": "0xffffffffffff"
          },
          "pf3_rbar_cap_bar0": {
            "value": "0xffffffffffff"
          },
          "pl_link_cap_max_link_speed": {
            "value": "5.0_GT/s"
          },
          "plltype": {
            "value": "QPLL1"
          },
          "runbit_fix": {
            "value": "false"
          },
          "xdma_num_usr_irq": {
            "value": "16"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "M_AXI_BYPASS": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI_BYPASS",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            },
            "M_AXI_BYPASS": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "9",
        "xci_name": "xdma_bram_axi_bram_ctrl_0_2",
        "xci_path": "ip\\xdma_bram_axi_bram_ctrl_0_2\\xdma_bram_axi_bram_ctrl_0_2.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "64"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "xdma_bram_xlconstant_0_0",
        "xci_path": "ip\\xdma_bram_xlconstant_0_0\\xdma_bram_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "axi_bram_ctrl_0_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "7",
        "xci_name": "xdma_bram_axi_bram_ctrl_0_bram_0",
        "xci_path": "ip\\xdma_bram_axi_bram_ctrl_0_bram_0\\xdma_bram_axi_bram_ctrl_0_bram_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0_bram"
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0_bram/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "xdma_0_M_AXI": {
        "interface_ports": [
          "xdma_0/M_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt_0",
          "xdma_0/pcie_mgt"
        ]
      }
    },
    "nets": {
      "sys_clk_0_1": {
        "ports": [
          "sys_clk_0",
          "xdma_0/sys_clk"
        ]
      },
      "sys_rst_n_0_1": {
        "ports": [
          "sys_rst_n_0",
          "xdma_0/sys_rst_n"
        ]
      },
      "xdma_0_axi_aclk": {
        "ports": [
          "xdma_0/axi_aclk",
          "axi_bram_ctrl_0/s_axi_aclk"
        ]
      },
      "xdma_0_axi_aresetn": {
        "ports": [
          "xdma_0/axi_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn"
        ]
      },
      "xdma_0_user_lnk_up": {
        "ports": [
          "xdma_0/user_lnk_up",
          "user_lnk_up_0"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "xdma_0/usr_irq_req"
        ]
      }
    },
    "addressing": {
      "/xdma_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0000000000000000",
                "range": "512K"
              }
            }
          }
        }
      }
    }
  }
}