Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed4b87142c1e4995bcb3f5c55a29bf7b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot epicsim_behav xil_defaultlib.epicsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'Q' [C:/Users/Ericson/Downloads/Lab4Start/Lab4Start.srcs/sources_1/new/top_level.v:102]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'N' [C:/Users/Ericson/Downloads/Lab4Start/Lab4Start.srcs/sources_1/new/top_level.v:124]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'H' [C:/Users/Ericson/Downloads/Lab4Start/Lab4Start.srcs/sources_1/new/top_level.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'n' [C:/Users/Ericson/Downloads/Lab4Start/Lab4Start.srcs/sources_1/new/top_level.v:130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.LED_shifter
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.epicsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot epicsim_behav
