<stg><name>CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %zext_ln480_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln480

]]></Node>
<StgValue><ssdm name="zext_ln480_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %existLen_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %existLen

]]></Node>
<StgValue><ssdm name="existLen_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="4">
<![CDATA[
newFuncRoot:3 %zext_ln480_cast = zext i4 %zext_ln480_read

]]></Node>
<StgValue><ssdm name="zext_ln480_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.lr.ph:0 %j_10 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.lr.ph:2 %icmp_ln480 = icmp_ult  i7 %j_10, i7 %existLen_read

]]></Node>
<StgValue><ssdm name="icmp_ln480"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.lr.ph:3 %j_11 = add i7 %j_10, i7 1

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:4 %br_ln480 = br i1 %icmp_ln480, void %.critedge.loopexit.exitStub, void %.split

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="7">
<![CDATA[
.split:1 %zext_ln481 = zext i7 %j_10

]]></Node>
<StgValue><ssdm name="zext_ln481"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %curOptPotentialPlacement_addr = getelementptr i5 %curOptPotentialPlacement, i64 0, i64 %zext_ln481

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="4">
<![CDATA[
.split:3 %curOptPotentialPlacement_load = load i4 %curOptPotentialPlacement_addr

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln478 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln478"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="4">
<![CDATA[
.split:3 %curOptPotentialPlacement_load = load i4 %curOptPotentialPlacement_addr

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:4 %icmp_ln481 = icmp_eq  i5 %zext_ln480_cast, i5 %curOptPotentialPlacement_load

]]></Node>
<StgValue><ssdm name="icmp_ln481"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:5 %br_ln481 = br i1 %icmp_ln481, void, void %.critedge.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln481"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
<literal name="icmp_ln481" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln480 = store i7 %j_11, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln480"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
<literal name="icmp_ln481" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln481" val="1"/>
</and_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.critedge.loopexit.exitStub:0 %merge = phi i1 1, void %.lr.ph, i1 0, void %.split

]]></Node>
<StgValue><ssdm name="merge"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln481" val="1"/>
</and_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1">
<![CDATA[
.critedge.loopexit.exitStub:1 %ret_ln0 = ret i1 %merge

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="existLen" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="existLen"/></StgValue>
</port>
<port id="38" name="zext_ln480" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln480"/></StgValue>
</port>
<port id="39" name="curOptPotentialPlacement" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="curOptPotentialPlacement"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="41" from="StgValue_40" to="j" fromId="40" toId="5">
</dataflow>
<dataflow id="43" from="_ssdm_op_Read.ap_auto.i4" to="zext_ln480_read" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="zext_ln480" to="zext_ln480_read" fromId="38" toId="6">
</dataflow>
<dataflow id="46" from="_ssdm_op_Read.ap_auto.i7" to="existLen_read" fromId="45" toId="7">
</dataflow>
<dataflow id="47" from="existLen" to="existLen_read" fromId="37" toId="7">
</dataflow>
<dataflow id="48" from="zext_ln480_read" to="zext_ln480_cast" fromId="6" toId="8">
</dataflow>
<dataflow id="50" from="StgValue_49" to="store_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="51" from="j" to="store_ln0" fromId="5" toId="9">
</dataflow>
<dataflow id="52" from="j" to="j_10" fromId="5" toId="11">
</dataflow>
<dataflow id="54" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specpipeline_ln0" fromId="57" toId="12">
</dataflow>
<dataflow id="59" from="StgValue_40" to="specpipeline_ln0" fromId="40" toId="12">
</dataflow>
<dataflow id="60" from="StgValue_57" to="specpipeline_ln0" fromId="57" toId="12">
</dataflow>
<dataflow id="62" from="p_str" to="specpipeline_ln0" fromId="61" toId="12">
</dataflow>
<dataflow id="63" from="j_10" to="icmp_ln480" fromId="11" toId="13">
</dataflow>
<dataflow id="64" from="existLen_read" to="icmp_ln480" fromId="7" toId="13">
</dataflow>
<dataflow id="65" from="j_10" to="j_11" fromId="11" toId="14">
</dataflow>
<dataflow id="67" from="StgValue_66" to="j_11" fromId="66" toId="14">
</dataflow>
<dataflow id="68" from="icmp_ln480" to="br_ln480" fromId="13" toId="15">
</dataflow>
<dataflow id="69" from="j_10" to="zext_ln481" fromId="11" toId="16">
</dataflow>
<dataflow id="70" from="curOptPotentialPlacement" to="curOptPotentialPlacement_addr" fromId="39" toId="17">
</dataflow>
<dataflow id="72" from="StgValue_71" to="curOptPotentialPlacement_addr" fromId="71" toId="17">
</dataflow>
<dataflow id="73" from="zext_ln481" to="curOptPotentialPlacement_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="74" from="curOptPotentialPlacement_addr" to="curOptPotentialPlacement_load" fromId="17" toId="18">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecLoopName" to="specloopname_ln478" fromId="75" toId="19">
</dataflow>
<dataflow id="78" from="empty_16" to="specloopname_ln478" fromId="77" toId="19">
</dataflow>
<dataflow id="79" from="curOptPotentialPlacement_addr" to="curOptPotentialPlacement_load" fromId="17" toId="20">
</dataflow>
<dataflow id="80" from="zext_ln480_cast" to="icmp_ln481" fromId="8" toId="21">
</dataflow>
<dataflow id="81" from="curOptPotentialPlacement_load" to="icmp_ln481" fromId="20" toId="21">
</dataflow>
<dataflow id="82" from="icmp_ln481" to="br_ln481" fromId="21" toId="22">
</dataflow>
<dataflow id="83" from="j_11" to="store_ln480" fromId="14" toId="23">
</dataflow>
<dataflow id="84" from="j" to="store_ln480" fromId="5" toId="23">
</dataflow>
<dataflow id="86" from="StgValue_85" to="merge" fromId="85" toId="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="87" from="br_ln480" to="merge" fromId="15" toId="25">
</dataflow>
<dataflow id="89" from="StgValue_88" to="merge" fromId="88" toId="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
<literal name="icmp_ln481" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="90" from="br_ln481" to="merge" fromId="22" toId="25">
</dataflow>
<dataflow id="91" from="merge" to="ret_ln0" fromId="25" toId="26">
</dataflow>
<dataflow id="92" from="icmp_ln480" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="93" from="icmp_ln480" to="StgValue_3" fromId="13" toId="3">
</dataflow>
<dataflow id="94" from="icmp_ln481" to="StgValue_3" fromId="21" toId="3">
</dataflow>
</dataflows>


</stg>
