#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Mon Nov 27 23:34:21 2017
# Process ID: 14416
# Current directory: E:/Workspace/Vivado_16.4/2017_11_5_FFT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5428 E:\Workspace\Vivado_16.4\2017_11_5_FFT\FFT.xpr
# Log file: E:/Workspace/Vivado_16.4/2017_11_5_FFT/vivado.log
# Journal file: E:/Workspace/Vivado_16.4/2017_11_5_FFT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Softwares/Vivado/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 800.410 ; gain = 130.375
set_property -dict [list CONFIG.target_clock_frequency {100} CONFIG.implementation_options {radix_2_burst_io} CONFIG.target_data_throughput {20} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {0}] [get_ips FFT]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'target_data_throughput' from '50' to '20' has been ignored for IP 'FFT'
set_property -dict [list CONFIG.target_clock_frequency {50} CONFIG.implementation_options {radix_2_burst_io} CONFIG.target_data_throughput {20} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {0}] [get_ips FFT]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'target_data_throughput' from '50' to '20' has been ignored for IP 'FFT'
generate_target all [get_files  E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFT'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFT'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFT'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'FFT'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FFT'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFT'...
catch { config_ip_cache -export [get_ips -all FFT] }
export_ip_user_files -of_objects [get_files E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci] -no_script -sync -force -quiet
reset_run FFT_synth_1
launch_runs -jobs 4 FFT_synth_1
[Mon Nov 27 23:37:03 2017] Launched FFT_synth_1...
Run output will be captured here: E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.runs/FFT_synth_1/runme.log
export_simulation -of_objects [get_files E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci] -directory E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/sim_scripts -ip_user_files_dir E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files -ipstatic_source_dir E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/modelsim} {questa=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/questa} {riviera=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/riviera} {activehdl=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.target_clock_frequency {100} CONFIG.implementation_options {radix_2_burst_io} CONFIG.target_data_throughput {20} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {0}] [get_ips FFT]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'target_data_throughput' from '50' to '20' has been ignored for IP 'FFT'
generate_target all [get_files  E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFT'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFT'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFT'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'FFT'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FFT'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFT'...
catch { config_ip_cache -export [get_ips -all FFT] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FFT, cache-ID = d9a010211988a16f; cache size = 220.863 MB.
catch { [ delete_ip_run [get_ips -all FFT] ] }
INFO: [Project 1-386] Moving file 'E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci' from fileset 'FFT' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci'
export_simulation -of_objects [get_files E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci] -directory E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/sim_scripts -ip_user_files_dir E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files -ipstatic_source_dir E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/modelsim} {questa=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/questa} {riviera=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/riviera} {activehdl=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.target_clock_frequency {50} CONFIG.implementation_options {radix_2_burst_io} CONFIG.target_data_throughput {20} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {0}] [get_ips FFT]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'target_data_throughput' from '50' to '20' has been ignored for IP 'FFT'
generate_target all [get_files  E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFT'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFT'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFT'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'FFT'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FFT'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFT'...
catch { config_ip_cache -export [get_ips -all FFT] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FFT, cache-ID = b98fc8143b0ffa57; cache size = 220.863 MB.
export_ip_user_files -of_objects [get_files E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci'
export_simulation -of_objects [get_files E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci] -directory E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/sim_scripts -ip_user_files_dir E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files -ipstatic_source_dir E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/modelsim} {questa=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/questa} {riviera=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/riviera} {activehdl=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci' is already up-to-date
[Mon Nov 27 23:42:30 2017] Launched synth_1...
Run output will be captured here: E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.runs/synth_1/runme.log
[Mon Nov 27 23:42:30 2017] Launched impl_1...
Run output will be captured here: E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.runs/impl_1/runme.log
set_property -dict [list CONFIG.target_clock_frequency {100} CONFIG.implementation_options {radix_2_burst_io} CONFIG.target_data_throughput {20} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {0}] [get_ips FFT]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'target_data_throughput' from '50' to '20' has been ignored for IP 'FFT'
generate_target all [get_files  E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFT'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFT'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFT'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'FFT'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FFT'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFT'...
catch { config_ip_cache -export [get_ips -all FFT] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FFT, cache-ID = d9a010211988a16f; cache size = 220.863 MB.
export_ip_user_files -of_objects [get_files E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci'
export_simulation -of_objects [get_files E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci] -directory E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/sim_scripts -ip_user_files_dir E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files -ipstatic_source_dir E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/modelsim} {questa=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/questa} {riviera=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/riviera} {activehdl=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci' is already up-to-date
[Mon Nov 27 23:46:26 2017] Launched synth_1...
Run output will be captured here: E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.runs/synth_1/runme.log
[Mon Nov 27 23:46:26 2017] Launched impl_1...
Run output will be captured here: E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.runs/impl_1/runme.log
set_property -dict [list CONFIG.implementation_options {radix_2_burst_io} CONFIG.target_data_throughput {20} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {0}] [get_ips FFT]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'target_data_throughput' from '50' to '20' has been ignored for IP 'FFT'
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 23:50:06 2017...
