// Seed: 746807980
module module_0 (
    input tri1 id_0
);
endmodule
module module_1 (
    input tri0 id_0
);
  wire id_2;
  module_0(
      id_0
  );
endmodule
module module_2 (
    input tri id_0,
    input wor id_1,
    output uwire id_2,
    output tri id_3,
    input tri id_4,
    input wand id_5,
    input wand id_6,
    input supply1 id_7,
    input supply0 id_8,
    input uwire id_9,
    input wand id_10,
    input tri0 id_11,
    input wor id_12,
    output supply1 id_13,
    input tri0 id_14,
    input wand id_15,
    input uwire id_16,
    input wand id_17,
    input wor id_18,
    output supply0 id_19,
    input wand id_20,
    input wand id_21,
    input wand id_22,
    output wire id_23,
    output wire id_24,
    input tri id_25,
    output tri id_26,
    input tri0 id_27,
    input tri1 id_28,
    input tri1 id_29,
    input tri0 id_30,
    input wand id_31,
    input supply1 id_32,
    input tri id_33,
    output wire id_34
);
endmodule
module module_3 (
    output tri1 id_0,
    output wor id_1,
    output uwire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri id_5,
    input tri id_6,
    input tri0 id_7,
    input uwire id_8,
    output wor id_9,
    output tri id_10,
    input uwire id_11
);
  supply0 id_13;
  always if (id_13) if ((id_11)) id_9 = id_11;
  tri1 id_14 = id_11;
  module_2(
      id_8,
      id_4,
      id_0,
      id_9,
      id_5,
      id_8,
      id_6,
      id_14,
      id_4,
      id_3,
      id_5,
      id_3,
      id_4,
      id_14,
      id_11,
      id_4,
      id_6,
      id_3,
      id_14,
      id_1,
      id_14,
      id_8,
      id_6,
      id_10,
      id_9,
      id_11,
      id_2,
      id_14,
      id_4,
      id_11,
      id_4,
      id_4,
      id_8,
      id_11,
      id_10
  );
  always
    if ("")
      fork
      join
  id_15(
      .id_0(1),
      .id_1(1 < id_5 - 1'b0),
      .id_2(id_5),
      .id_3(1),
      .id_4(1),
      .id_5(id_5),
      .id_6(1),
      .id_7(1),
      .id_8(1),
      .id_9(1'd0),
      .id_10(1'b0),
      .id_11(id_6),
      .id_12(id_2 | 1),
      .id_13(1),
      .id_14(1),
      .id_15(id_2)
  );
  `define pp_16 0
  assign id_0 = 1;
  wire id_17;
  assign id_1 = 1;
  wire id_18;
endmodule
