$date
	Sat Sep 07 17:54:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simple_counter_tb $end
$var wire 3 ! count [2:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 3 $ count [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
1#
1"
b0 !
$end
#5
b1 !
b1 $
0#
0"
#10
1"
#15
b10 !
b10 $
0"
#20
1"
#25
b11 !
b11 $
0"
#30
1"
#35
b100 !
b100 $
0"
#40
1"
#45
b101 !
b101 $
0"
#50
1"
#55
b110 !
b110 $
0"
#60
1"
#65
b111 !
b111 $
0"
#70
1"
#75
b0 !
b0 $
0"
#80
1"
#85
b1 !
b1 $
0"
#90
1"
#95
b10 !
b10 $
0"
#100
1"
#105
b11 !
b11 $
0"
#110
1"
#115
b100 !
b100 $
0"
#120
1"
#125
b101 !
b101 $
0"
#130
1"
#135
b110 !
b110 $
0"
#140
1"
#145
b111 !
b111 $
0"
#150
1"
#155
b0 !
b0 $
0"
