
*** Running vivado
    with args -log converter_task7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source converter_task7.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source converter_task7.tcl -notrace
Command: synth_design -top converter_task7 -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1004 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 464.109 ; gain = 96.234
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'converter_task7' [C:/new_proj/task7/rtl/task7.vhd:11]
INFO: [Synth 8-3491] module 'NOT_gate' declared at 'C:/new_proj/task7/rtl/NOT_gate.vhd:4' bound to instance 'U1' of component 'NOT_gate' [C:/new_proj/task7/rtl/task7.vhd:21]
INFO: [Synth 8-638] synthesizing module 'NOT_gate' [C:/new_proj/task7/rtl/NOT_gate.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'NOT_gate' (1#1) [C:/new_proj/task7/rtl/NOT_gate.vhd:11]
INFO: [Synth 8-3491] module 'NOT_gate' declared at 'C:/new_proj/task7/rtl/NOT_gate.vhd:4' bound to instance 'U2' of component 'NOT_gate' [C:/new_proj/task7/rtl/task7.vhd:26]
INFO: [Synth 8-3491] module 'NOT_gate' declared at 'C:/new_proj/task7/rtl/NOT_gate.vhd:4' bound to instance 'U3' of component 'NOT_gate' [C:/new_proj/task7/rtl/task7.vhd:31]
INFO: [Synth 8-3491] module 'NOT_gate' declared at 'C:/new_proj/task7/rtl/NOT_gate.vhd:4' bound to instance 'U4' of component 'NOT_gate' [C:/new_proj/task7/rtl/task7.vhd:36]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U5' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MUX2_gate' [C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'MUX2_gate' (2#1) [C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:11]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U6' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:49]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U7' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:57]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U8' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:64]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U9' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:71]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U10' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:78]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U11' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:86]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U12' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:93]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U13' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:100]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U14' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:107]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U15' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:114]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U16' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:121]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U17' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:128]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U18' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:135]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U19' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'converter_task7' (3#1) [C:/new_proj/task7/rtl/task7.vhd:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 517.855 ; gain = 149.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 517.855 ; gain = 149.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 517.855 ; gain = 149.980
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 517.855 ; gain = 149.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MUX2_gate 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 646.363 ; gain = 278.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 646.363 ; gain = 278.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 646.363 ; gain = 278.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 646.363 ; gain = 278.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 646.363 ; gain = 278.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 646.363 ; gain = 278.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 646.363 ; gain = 278.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 646.363 ; gain = 278.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 646.363 ; gain = 278.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT4 |     2|
|3     |IBUF |     4|
|4     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    12|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 646.363 ; gain = 278.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 646.363 ; gain = 278.488
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 646.363 ; gain = 278.488
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 751.523 ; gain = 395.992
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/new_proj/task7/vivado/project_1.runs/synth_1/converter_task7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file converter_task7_utilization_synth.rpt -pb converter_task7_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 751.523 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 13 12:53:34 2026...

*** Running vivado
    with args -log converter_task7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source converter_task7.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source converter_task7.tcl -notrace
Command: synth_design -top converter_task7 -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 463.578 ; gain = 96.195
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'converter_task7' [C:/new_proj/task7/rtl/task7.vhd:11]
INFO: [Synth 8-3491] module 'NOT_gate' declared at 'C:/new_proj/task7/rtl/NOT_gate.vhd:4' bound to instance 'U1' of component 'NOT_gate' [C:/new_proj/task7/rtl/task7.vhd:21]
INFO: [Synth 8-638] synthesizing module 'NOT_gate' [C:/new_proj/task7/rtl/NOT_gate.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'NOT_gate' (1#1) [C:/new_proj/task7/rtl/NOT_gate.vhd:11]
INFO: [Synth 8-3491] module 'NOT_gate' declared at 'C:/new_proj/task7/rtl/NOT_gate.vhd:4' bound to instance 'U2' of component 'NOT_gate' [C:/new_proj/task7/rtl/task7.vhd:26]
INFO: [Synth 8-3491] module 'NOT_gate' declared at 'C:/new_proj/task7/rtl/NOT_gate.vhd:4' bound to instance 'U3' of component 'NOT_gate' [C:/new_proj/task7/rtl/task7.vhd:31]
INFO: [Synth 8-3491] module 'NOT_gate' declared at 'C:/new_proj/task7/rtl/NOT_gate.vhd:4' bound to instance 'U4' of component 'NOT_gate' [C:/new_proj/task7/rtl/task7.vhd:36]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U5' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MUX2_gate' [C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'MUX2_gate' (2#1) [C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:11]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U6' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:49]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U7' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:57]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U8' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:64]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U9' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:71]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U10' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:78]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U11' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:86]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U12' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:93]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U13' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:100]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U14' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:107]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U15' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:114]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U16' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:121]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U17' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:128]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U18' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:135]
INFO: [Synth 8-3491] module 'MUX2_gate' declared at 'C:/new_proj/task7/vivado/project_1.srcs/sources_1/new/MUX2_gate.vhd:4' bound to instance 'U19' of component 'MUX2_gate' [C:/new_proj/task7/rtl/task7.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'converter_task7' (3#1) [C:/new_proj/task7/rtl/task7.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 518.949 ; gain = 151.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 518.949 ; gain = 151.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 518.949 ; gain = 151.566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/new_proj/task7/constrains/test_top_constrains.xdc]
Finished Parsing XDC File [C:/new_proj/task7/constrains/test_top_constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/new_proj/task7/constrains/test_top_constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/converter_task7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/converter_task7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 805.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 805.422 ; gain = 438.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 805.422 ; gain = 438.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 805.422 ; gain = 438.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 805.422 ; gain = 438.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MUX2_gate 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 805.422 ; gain = 438.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 842.820 ; gain = 475.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 842.820 ; gain = 475.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 843.082 ; gain = 475.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 844.211 ; gain = 476.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 844.211 ; gain = 476.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 844.211 ; gain = 476.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 844.211 ; gain = 476.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 844.211 ; gain = 476.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 844.211 ; gain = 476.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT4 |     2|
|3     |IBUF |     4|
|4     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    12|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 844.211 ; gain = 476.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 844.227 ; gain = 190.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 844.227 ; gain = 476.844
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 862.387 ; gain = 507.520
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/new_proj/task7/vivado/project_1.runs/synth_1/converter_task7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file converter_task7_utilization_synth.rpt -pb converter_task7_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 862.387 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 13 12:54:43 2026...
