#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000028b3f2c39d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v0000028b3f2e68d0_0 .net "PC", 31 0, v0000028b3f334060_0;  1 drivers
v0000028b3f2e5250_0 .var "clk", 0 0;
v0000028b3f2e52f0_0 .net "clkout", 0 0, L_0000028b3f2e9d70;  1 drivers
v0000028b3f2e66f0_0 .net "cycles_consumed", 31 0, v0000028b3f2e5430_0;  1 drivers
v0000028b3f2e5cf0_0 .net "regs0", 31 0, L_0000028b3f2ea2b0;  1 drivers
v0000028b3f2e6790_0 .net "regs1", 31 0, L_0000028b3f2ea010;  1 drivers
v0000028b3f2e5f70_0 .net "regs2", 31 0, L_0000028b3f2ea1d0;  1 drivers
v0000028b3f2e6a10_0 .net "regs3", 31 0, L_0000028b3f2ea160;  1 drivers
v0000028b3f2e5d90_0 .net "regs4", 31 0, L_0000028b3f2ea320;  1 drivers
v0000028b3f2e5e30_0 .net "regs5", 31 0, L_0000028b3f2e9d00;  1 drivers
v0000028b3f2e8c90_0 .var "rst", 0 0;
S_0000028b3f2c70c0 .scope module, "cpu" "processor" 2 35, 3 4 0, S_0000028b3f2c39d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000028b3f2c79b0 .param/l "RType" 0 4 9, C4<000000>;
P_0000028b3f2c79e8 .param/l "add" 0 4 12, C4<100000>;
P_0000028b3f2c7a20 .param/l "addi" 0 4 15, C4<001000>;
P_0000028b3f2c7a58 .param/l "addu" 0 4 12, C4<100001>;
P_0000028b3f2c7a90 .param/l "and_" 0 4 12, C4<100100>;
P_0000028b3f2c7ac8 .param/l "andi" 0 4 15, C4<001100>;
P_0000028b3f2c7b00 .param/l "beq" 0 4 17, C4<000100>;
P_0000028b3f2c7b38 .param/l "bne" 0 4 17, C4<000101>;
P_0000028b3f2c7b70 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_0000028b3f2c7ba8 .param/l "j" 0 4 19, C4<000010>;
P_0000028b3f2c7be0 .param/l "jal" 0 4 19, C4<000011>;
P_0000028b3f2c7c18 .param/l "jr" 0 4 13, C4<001000>;
P_0000028b3f2c7c50 .param/l "lw" 0 4 15, C4<100011>;
P_0000028b3f2c7c88 .param/l "nor_" 0 4 12, C4<100111>;
P_0000028b3f2c7cc0 .param/l "or_" 0 4 12, C4<100101>;
P_0000028b3f2c7cf8 .param/l "ori" 0 4 15, C4<001101>;
P_0000028b3f2c7d30 .param/l "sgt" 0 4 13, C4<101011>;
P_0000028b3f2c7d68 .param/l "sll" 0 4 13, C4<000000>;
P_0000028b3f2c7da0 .param/l "slt" 0 4 12, C4<101010>;
P_0000028b3f2c7dd8 .param/l "slti" 0 4 15, C4<101010>;
P_0000028b3f2c7e10 .param/l "srl" 0 4 13, C4<000010>;
P_0000028b3f2c7e48 .param/l "sub" 0 4 12, C4<100010>;
P_0000028b3f2c7e80 .param/l "subu" 0 4 12, C4<100011>;
P_0000028b3f2c7eb8 .param/l "sw" 0 4 15, C4<101011>;
P_0000028b3f2c7ef0 .param/l "xor_" 0 4 12, C4<100110>;
P_0000028b3f2c7f28 .param/l "xori" 0 4 15, C4<001110>;
L_0000028b3f2e9f30 .functor NOT 1, v0000028b3f2e8c90_0, C4<0>, C4<0>, C4<0>;
L_0000028b3f2ea5c0 .functor NOT 1, v0000028b3f2e8c90_0, C4<0>, C4<0>, C4<0>;
L_0000028b3f2ea390 .functor NOT 1, v0000028b3f2e8c90_0, C4<0>, C4<0>, C4<0>;
L_0000028b3f2ea400 .functor NOT 1, v0000028b3f2e8c90_0, C4<0>, C4<0>, C4<0>;
L_0000028b3f2ea630 .functor NOT 1, v0000028b3f2e8c90_0, C4<0>, C4<0>, C4<0>;
L_0000028b3f2ea6a0 .functor NOT 1, v0000028b3f2e8c90_0, C4<0>, C4<0>, C4<0>;
L_0000028b3f2ea710 .functor NOT 1, v0000028b3f2e8c90_0, C4<0>, C4<0>, C4<0>;
L_0000028b3f2ea470 .functor NOT 1, v0000028b3f2e8c90_0, C4<0>, C4<0>, C4<0>;
L_0000028b3f2e9d70 .functor OR 1, v0000028b3f2e5250_0, v0000028b3f2b6e60_0, C4<0>, C4<0>;
L_0000028b3f2ea550 .functor OR 1, L_0000028b3f2e9190, L_0000028b3f2e8790, C4<0>, C4<0>;
L_0000028b3f2ea0f0 .functor AND 1, L_0000028b3f2e88d0, L_0000028b3f2e7c50, C4<1>, C4<1>;
L_0000028b3f2e98a0 .functor NOT 1, v0000028b3f2e8c90_0, C4<0>, C4<0>, C4<0>;
L_0000028b3f2ea4e0 .functor OR 1, L_0000028b3f2e7e30, L_0000028b3f2e7f70, C4<0>, C4<0>;
L_0000028b3f2e9b40 .functor OR 1, L_0000028b3f2ea4e0, L_0000028b3f2e8010, C4<0>, C4<0>;
L_0000028b3f2e9a60 .functor OR 1, L_0000028b3f38e920, L_0000028b3f38dc00, C4<0>, C4<0>;
L_0000028b3f2e9ad0 .functor AND 1, L_0000028b3f38d340, L_0000028b3f2e9a60, C4<1>, C4<1>;
L_0000028b3f2e9bb0 .functor OR 1, L_0000028b3f38d8e0, L_0000028b3f38d3e0, C4<0>, C4<0>;
L_0000028b3f2e9c20 .functor AND 1, L_0000028b3f38da20, L_0000028b3f2e9bb0, C4<1>, C4<1>;
v0000028b3f2e0220_0 .net "ALUOp", 3 0, v0000028b3f2b74a0_0;  1 drivers
v0000028b3f2e0860_0 .net "ALUResult", 31 0, v0000028b3f332da0_0;  1 drivers
v0000028b3f2e0720_0 .net "ALUSrc", 0 0, v0000028b3f2b6960_0;  1 drivers
v0000028b3f2e19e0_0 .net "ALUin2", 31 0, L_0000028b3f38df20;  1 drivers
v0000028b3f2e0540_0 .net "MemReadEn", 0 0, v0000028b3f2b6a00_0;  1 drivers
v0000028b3f2e1a80_0 .net "MemWriteEn", 0 0, v0000028b3f2b6aa0_0;  1 drivers
v0000028b3f2e0d60_0 .net "MemtoReg", 0 0, v0000028b3f2b7360_0;  1 drivers
v0000028b3f2e0f40_0 .net "PC", 31 0, v0000028b3f334060_0;  alias, 1 drivers
v0000028b3f2e13a0_0 .net "PCPlus1", 31 0, L_0000028b3f2e8ab0;  1 drivers
v0000028b3f2e0fe0_0 .net "PCsrc", 0 0, v0000028b3f332c60_0;  1 drivers
v0000028b3f2e07c0_0 .net "RegDst", 0 0, v0000028b3f2b6d20_0;  1 drivers
v0000028b3f2e0900_0 .net "RegWriteEn", 0 0, v0000028b3f2b7400_0;  1 drivers
v0000028b3f2e09a0_0 .net "WriteRegister", 4 0, L_0000028b3f2e7a70;  1 drivers
v0000028b3f2e0a40_0 .net *"_ivl_0", 0 0, L_0000028b3f2e9f30;  1 drivers
L_0000028b3f334d80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e0ae0_0 .net/2u *"_ivl_10", 4 0, L_0000028b3f334d80;  1 drivers
L_0000028b3f335170 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e05e0_0 .net *"_ivl_101", 25 0, L_0000028b3f335170;  1 drivers
L_0000028b3f3351b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e1580_0 .net/2u *"_ivl_102", 31 0, L_0000028b3f3351b8;  1 drivers
v0000028b3f2e1c60_0 .net *"_ivl_104", 0 0, L_0000028b3f2e88d0;  1 drivers
L_0000028b3f335200 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e0400_0 .net/2u *"_ivl_106", 5 0, L_0000028b3f335200;  1 drivers
v0000028b3f2e1bc0_0 .net *"_ivl_108", 0 0, L_0000028b3f2e7c50;  1 drivers
v0000028b3f2e0360_0 .net *"_ivl_111", 0 0, L_0000028b3f2ea0f0;  1 drivers
v0000028b3f2e04a0_0 .net *"_ivl_113", 9 0, L_0000028b3f2e8e70;  1 drivers
v0000028b3f2e1e40_0 .net *"_ivl_114", 31 0, L_0000028b3f2e94b0;  1 drivers
L_0000028b3f335248 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e0b80_0 .net *"_ivl_117", 21 0, L_0000028b3f335248;  1 drivers
v0000028b3f2e0ea0_0 .net *"_ivl_118", 31 0, L_0000028b3f2e7ed0;  1 drivers
L_0000028b3f334dc8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e0680_0 .net/2u *"_ivl_12", 5 0, L_0000028b3f334dc8;  1 drivers
v0000028b3f2e0040_0 .net *"_ivl_120", 31 0, L_0000028b3f2e9230;  1 drivers
v0000028b3f2e1080_0 .net *"_ivl_124", 0 0, L_0000028b3f2e98a0;  1 drivers
L_0000028b3f3352d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e0c20_0 .net/2u *"_ivl_126", 31 0, L_0000028b3f3352d8;  1 drivers
L_0000028b3f3353b0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e1440_0 .net/2u *"_ivl_130", 5 0, L_0000028b3f3353b0;  1 drivers
v0000028b3f2e1ee0_0 .net *"_ivl_132", 0 0, L_0000028b3f2e7e30;  1 drivers
L_0000028b3f3353f8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e1d00_0 .net/2u *"_ivl_134", 5 0, L_0000028b3f3353f8;  1 drivers
v0000028b3f2e0180_0 .net *"_ivl_136", 0 0, L_0000028b3f2e7f70;  1 drivers
v0000028b3f2e1260_0 .net *"_ivl_139", 0 0, L_0000028b3f2ea4e0;  1 drivers
v0000028b3f2e0cc0_0 .net *"_ivl_14", 0 0, L_0000028b3f2e9050;  1 drivers
L_0000028b3f335440 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e18a0_0 .net/2u *"_ivl_140", 5 0, L_0000028b3f335440;  1 drivers
v0000028b3f2e1300_0 .net *"_ivl_142", 0 0, L_0000028b3f2e8010;  1 drivers
v0000028b3f2e0e00_0 .net *"_ivl_145", 0 0, L_0000028b3f2e9b40;  1 drivers
L_0000028b3f335488 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e1120_0 .net/2u *"_ivl_146", 15 0, L_0000028b3f335488;  1 drivers
v0000028b3f2e1800_0 .net *"_ivl_148", 31 0, L_0000028b3f2e8290;  1 drivers
v0000028b3f2e1da0_0 .net *"_ivl_151", 0 0, L_0000028b3f2e83d0;  1 drivers
v0000028b3f2e11c0_0 .net *"_ivl_152", 15 0, L_0000028b3f2e8a10;  1 drivers
v0000028b3f2e14e0_0 .net *"_ivl_154", 31 0, L_0000028b3f38d840;  1 drivers
v0000028b3f2e1620_0 .net *"_ivl_158", 31 0, L_0000028b3f38ea60;  1 drivers
L_0000028b3f334e10 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e16c0_0 .net/2u *"_ivl_16", 4 0, L_0000028b3f334e10;  1 drivers
L_0000028b3f3354d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e1760_0 .net *"_ivl_161", 25 0, L_0000028b3f3354d0;  1 drivers
L_0000028b3f335518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e1940_0 .net/2u *"_ivl_162", 31 0, L_0000028b3f335518;  1 drivers
v0000028b3f2e00e0_0 .net *"_ivl_164", 0 0, L_0000028b3f38d340;  1 drivers
L_0000028b3f335560 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e2f50_0 .net/2u *"_ivl_166", 5 0, L_0000028b3f335560;  1 drivers
v0000028b3f2e34f0_0 .net *"_ivl_168", 0 0, L_0000028b3f38e920;  1 drivers
L_0000028b3f3355a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e3770_0 .net/2u *"_ivl_170", 5 0, L_0000028b3f3355a8;  1 drivers
v0000028b3f2e3130_0 .net *"_ivl_172", 0 0, L_0000028b3f38dc00;  1 drivers
v0000028b3f2e2730_0 .net *"_ivl_175", 0 0, L_0000028b3f2e9a60;  1 drivers
v0000028b3f2e2550_0 .net *"_ivl_177", 0 0, L_0000028b3f2e9ad0;  1 drivers
L_0000028b3f3355f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e3e50_0 .net/2u *"_ivl_178", 5 0, L_0000028b3f3355f0;  1 drivers
v0000028b3f2e3590_0 .net *"_ivl_180", 0 0, L_0000028b3f38cf80;  1 drivers
L_0000028b3f335638 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e38b0_0 .net/2u *"_ivl_182", 31 0, L_0000028b3f335638;  1 drivers
v0000028b3f2e3b30_0 .net *"_ivl_184", 31 0, L_0000028b3f38d980;  1 drivers
v0000028b3f2e33b0_0 .net *"_ivl_188", 31 0, L_0000028b3f38eb00;  1 drivers
v0000028b3f2e2cd0_0 .net *"_ivl_19", 4 0, L_0000028b3f2e8d30;  1 drivers
L_0000028b3f335680 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e3950_0 .net *"_ivl_191", 25 0, L_0000028b3f335680;  1 drivers
L_0000028b3f3356c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e3310_0 .net/2u *"_ivl_192", 31 0, L_0000028b3f3356c8;  1 drivers
v0000028b3f2e3ef0_0 .net *"_ivl_194", 0 0, L_0000028b3f38da20;  1 drivers
L_0000028b3f335710 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e3a90_0 .net/2u *"_ivl_196", 5 0, L_0000028b3f335710;  1 drivers
v0000028b3f2e2870_0 .net *"_ivl_198", 0 0, L_0000028b3f38d8e0;  1 drivers
L_0000028b3f334d38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e24b0_0 .net/2u *"_ivl_2", 5 0, L_0000028b3f334d38;  1 drivers
v0000028b3f2e3270_0 .net *"_ivl_20", 4 0, L_0000028b3f2e8dd0;  1 drivers
L_0000028b3f335758 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e3630_0 .net/2u *"_ivl_200", 5 0, L_0000028b3f335758;  1 drivers
v0000028b3f2e3450_0 .net *"_ivl_202", 0 0, L_0000028b3f38d3e0;  1 drivers
v0000028b3f2e36d0_0 .net *"_ivl_205", 0 0, L_0000028b3f2e9bb0;  1 drivers
v0000028b3f2e27d0_0 .net *"_ivl_207", 0 0, L_0000028b3f2e9c20;  1 drivers
L_0000028b3f3357a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e2690_0 .net/2u *"_ivl_208", 5 0, L_0000028b3f3357a0;  1 drivers
v0000028b3f2e3bd0_0 .net *"_ivl_210", 0 0, L_0000028b3f38d480;  1 drivers
v0000028b3f2e3c70_0 .net *"_ivl_212", 31 0, L_0000028b3f38eba0;  1 drivers
v0000028b3f2e2230_0 .net *"_ivl_24", 0 0, L_0000028b3f2ea390;  1 drivers
L_0000028b3f334e58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e2b90_0 .net/2u *"_ivl_26", 4 0, L_0000028b3f334e58;  1 drivers
v0000028b3f2e2c30_0 .net *"_ivl_29", 4 0, L_0000028b3f2e8510;  1 drivers
v0000028b3f2e31d0_0 .net *"_ivl_32", 0 0, L_0000028b3f2ea400;  1 drivers
L_0000028b3f334ea0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e2d70_0 .net/2u *"_ivl_34", 4 0, L_0000028b3f334ea0;  1 drivers
v0000028b3f2e2ff0_0 .net *"_ivl_37", 4 0, L_0000028b3f2e80b0;  1 drivers
v0000028b3f2e2e10_0 .net *"_ivl_40", 0 0, L_0000028b3f2ea630;  1 drivers
L_0000028b3f334ee8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e2eb0_0 .net/2u *"_ivl_42", 15 0, L_0000028b3f334ee8;  1 drivers
v0000028b3f2e3090_0 .net *"_ivl_45", 15 0, L_0000028b3f2e7b10;  1 drivers
v0000028b3f2e3810_0 .net *"_ivl_48", 0 0, L_0000028b3f2ea6a0;  1 drivers
v0000028b3f2e22d0_0 .net *"_ivl_5", 5 0, L_0000028b3f2e7890;  1 drivers
L_0000028b3f334f30 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e29b0_0 .net/2u *"_ivl_50", 36 0, L_0000028b3f334f30;  1 drivers
L_0000028b3f334f78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e2910_0 .net/2u *"_ivl_52", 31 0, L_0000028b3f334f78;  1 drivers
v0000028b3f2e2a50_0 .net *"_ivl_55", 4 0, L_0000028b3f2e8650;  1 drivers
v0000028b3f2e25f0_0 .net *"_ivl_56", 36 0, L_0000028b3f2e86f0;  1 drivers
v0000028b3f2e39f0_0 .net *"_ivl_58", 36 0, L_0000028b3f2e8830;  1 drivers
v0000028b3f2e2370_0 .net *"_ivl_62", 0 0, L_0000028b3f2ea710;  1 drivers
L_0000028b3f334fc0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e2410_0 .net/2u *"_ivl_64", 5 0, L_0000028b3f334fc0;  1 drivers
v0000028b3f2e3d10_0 .net *"_ivl_67", 5 0, L_0000028b3f2e8bf0;  1 drivers
v0000028b3f2e2af0_0 .net *"_ivl_70", 0 0, L_0000028b3f2ea470;  1 drivers
L_0000028b3f335008 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e2050_0 .net/2u *"_ivl_72", 57 0, L_0000028b3f335008;  1 drivers
L_0000028b3f335050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e3db0_0 .net/2u *"_ivl_74", 31 0, L_0000028b3f335050;  1 drivers
v0000028b3f2e20f0_0 .net *"_ivl_77", 25 0, L_0000028b3f2e8f10;  1 drivers
v0000028b3f2e2190_0 .net *"_ivl_78", 57 0, L_0000028b3f2e90f0;  1 drivers
v0000028b3f2e6010_0 .net *"_ivl_8", 0 0, L_0000028b3f2ea5c0;  1 drivers
v0000028b3f2e63d0_0 .net *"_ivl_80", 57 0, L_0000028b3f2e9550;  1 drivers
L_0000028b3f335098 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e60b0_0 .net/2u *"_ivl_84", 31 0, L_0000028b3f335098;  1 drivers
L_0000028b3f3350e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e6c90_0 .net/2u *"_ivl_88", 5 0, L_0000028b3f3350e0;  1 drivers
v0000028b3f2e54d0_0 .net *"_ivl_90", 0 0, L_0000028b3f2e9190;  1 drivers
L_0000028b3f335128 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000028b3f2e61f0_0 .net/2u *"_ivl_92", 5 0, L_0000028b3f335128;  1 drivers
v0000028b3f2e5610_0 .net *"_ivl_94", 0 0, L_0000028b3f2e8790;  1 drivers
v0000028b3f2e6330_0 .net *"_ivl_97", 0 0, L_0000028b3f2ea550;  1 drivers
v0000028b3f2e6290_0 .net *"_ivl_98", 31 0, L_0000028b3f2e8330;  1 drivers
v0000028b3f2e6d30_0 .net "adderResult", 31 0, L_0000028b3f2e9690;  1 drivers
v0000028b3f2e6bf0_0 .net "address", 31 0, L_0000028b3f2e7d90;  1 drivers
v0000028b3f2e6150_0 .net "clk", 0 0, L_0000028b3f2e9d70;  alias, 1 drivers
v0000028b3f2e5430_0 .var "cycles_consumed", 31 0;
v0000028b3f2e6b50_0 .net "extImm", 31 0, L_0000028b3f38e4c0;  1 drivers
v0000028b3f2e5570_0 .net "funct", 5 0, L_0000028b3f2e7bb0;  1 drivers
v0000028b3f2e6dd0_0 .net "hlt", 0 0, v0000028b3f2b6e60_0;  1 drivers
v0000028b3f2e5ed0_0 .net "imm", 15 0, L_0000028b3f2e8470;  1 drivers
v0000028b3f2e56b0_0 .net "immediate", 31 0, L_0000028b3f38d5c0;  1 drivers
v0000028b3f2e6970_0 .net "input_clk", 0 0, v0000028b3f2e5250_0;  1 drivers
v0000028b3f2e57f0_0 .net "instruction", 31 0, L_0000028b3f2e7930;  1 drivers
v0000028b3f2e6e70_0 .net "memoryReadData", 31 0, v0000028b3f333840_0;  1 drivers
v0000028b3f2e6ab0_0 .net "nextPC", 31 0, L_0000028b3f2e92d0;  1 drivers
v0000028b3f2e6f10_0 .net "opcode", 5 0, L_0000028b3f2e8fb0;  1 drivers
v0000028b3f2e5750_0 .net "rd", 4 0, L_0000028b3f2e9410;  1 drivers
v0000028b3f2e5390_0 .net "readData1", 31 0, L_0000028b3f2e9980;  1 drivers
v0000028b3f2e5890_0 .net "readData1_w", 31 0, L_0000028b3f38d520;  1 drivers
v0000028b3f2e5930_0 .net "readData2", 31 0, L_0000028b3f2e99f0;  1 drivers
v0000028b3f2e59d0_0 .net "regs0", 31 0, L_0000028b3f2ea2b0;  alias, 1 drivers
v0000028b3f2e5a70_0 .net "regs1", 31 0, L_0000028b3f2ea010;  alias, 1 drivers
v0000028b3f2e5b10_0 .net "regs2", 31 0, L_0000028b3f2ea1d0;  alias, 1 drivers
v0000028b3f2e6470_0 .net "regs3", 31 0, L_0000028b3f2ea160;  alias, 1 drivers
v0000028b3f2e5070_0 .net "regs4", 31 0, L_0000028b3f2ea320;  alias, 1 drivers
v0000028b3f2e5110_0 .net "regs5", 31 0, L_0000028b3f2e9d00;  alias, 1 drivers
v0000028b3f2e6510_0 .net "rs", 4 0, L_0000028b3f2e9370;  1 drivers
v0000028b3f2e5bb0_0 .net "rst", 0 0, v0000028b3f2e8c90_0;  1 drivers
v0000028b3f2e65b0_0 .net "rt", 4 0, L_0000028b3f2e8b50;  1 drivers
v0000028b3f2e51b0_0 .net "shamt", 31 0, L_0000028b3f2e85b0;  1 drivers
v0000028b3f2e6830_0 .net "wire_instruction", 31 0, L_0000028b3f2e9de0;  1 drivers
v0000028b3f2e5c50_0 .net "writeData", 31 0, L_0000028b3f38d020;  1 drivers
v0000028b3f2e6650_0 .net "zero", 0 0, L_0000028b3f38d7a0;  1 drivers
L_0000028b3f2e7890 .part L_0000028b3f2e7930, 26, 6;
L_0000028b3f2e8fb0 .functor MUXZ 6, L_0000028b3f2e7890, L_0000028b3f334d38, L_0000028b3f2e9f30, C4<>;
L_0000028b3f2e9050 .cmp/eq 6, L_0000028b3f2e8fb0, L_0000028b3f334dc8;
L_0000028b3f2e8d30 .part L_0000028b3f2e7930, 11, 5;
L_0000028b3f2e8dd0 .functor MUXZ 5, L_0000028b3f2e8d30, L_0000028b3f334e10, L_0000028b3f2e9050, C4<>;
L_0000028b3f2e9410 .functor MUXZ 5, L_0000028b3f2e8dd0, L_0000028b3f334d80, L_0000028b3f2ea5c0, C4<>;
L_0000028b3f2e8510 .part L_0000028b3f2e7930, 21, 5;
L_0000028b3f2e9370 .functor MUXZ 5, L_0000028b3f2e8510, L_0000028b3f334e58, L_0000028b3f2ea390, C4<>;
L_0000028b3f2e80b0 .part L_0000028b3f2e7930, 16, 5;
L_0000028b3f2e8b50 .functor MUXZ 5, L_0000028b3f2e80b0, L_0000028b3f334ea0, L_0000028b3f2ea400, C4<>;
L_0000028b3f2e7b10 .part L_0000028b3f2e7930, 0, 16;
L_0000028b3f2e8470 .functor MUXZ 16, L_0000028b3f2e7b10, L_0000028b3f334ee8, L_0000028b3f2ea630, C4<>;
L_0000028b3f2e8650 .part L_0000028b3f2e7930, 6, 5;
L_0000028b3f2e86f0 .concat [ 5 32 0 0], L_0000028b3f2e8650, L_0000028b3f334f78;
L_0000028b3f2e8830 .functor MUXZ 37, L_0000028b3f2e86f0, L_0000028b3f334f30, L_0000028b3f2ea6a0, C4<>;
L_0000028b3f2e85b0 .part L_0000028b3f2e8830, 0, 32;
L_0000028b3f2e8bf0 .part L_0000028b3f2e7930, 0, 6;
L_0000028b3f2e7bb0 .functor MUXZ 6, L_0000028b3f2e8bf0, L_0000028b3f334fc0, L_0000028b3f2ea710, C4<>;
L_0000028b3f2e8f10 .part L_0000028b3f2e7930, 0, 26;
L_0000028b3f2e90f0 .concat [ 26 32 0 0], L_0000028b3f2e8f10, L_0000028b3f335050;
L_0000028b3f2e9550 .functor MUXZ 58, L_0000028b3f2e90f0, L_0000028b3f335008, L_0000028b3f2ea470, C4<>;
L_0000028b3f2e7d90 .part L_0000028b3f2e9550, 0, 32;
L_0000028b3f2e8ab0 .arith/sum 32, v0000028b3f334060_0, L_0000028b3f335098;
L_0000028b3f2e9190 .cmp/eq 6, L_0000028b3f2e8fb0, L_0000028b3f3350e0;
L_0000028b3f2e8790 .cmp/eq 6, L_0000028b3f2e8fb0, L_0000028b3f335128;
L_0000028b3f2e8330 .concat [ 6 26 0 0], L_0000028b3f2e8fb0, L_0000028b3f335170;
L_0000028b3f2e88d0 .cmp/eq 32, L_0000028b3f2e8330, L_0000028b3f3351b8;
L_0000028b3f2e7c50 .cmp/eq 6, L_0000028b3f2e7bb0, L_0000028b3f335200;
L_0000028b3f2e8e70 .part L_0000028b3f2e8470, 0, 10;
L_0000028b3f2e94b0 .concat [ 10 22 0 0], L_0000028b3f2e8e70, L_0000028b3f335248;
L_0000028b3f2e7ed0 .arith/sum 32, v0000028b3f334060_0, L_0000028b3f2e94b0;
L_0000028b3f2e9230 .functor MUXZ 32, L_0000028b3f2e7ed0, L_0000028b3f2e9980, L_0000028b3f2ea0f0, C4<>;
L_0000028b3f2e9690 .functor MUXZ 32, L_0000028b3f2e9230, L_0000028b3f2e7d90, L_0000028b3f2ea550, C4<>;
L_0000028b3f2e7930 .functor MUXZ 32, L_0000028b3f2e9de0, L_0000028b3f3352d8, L_0000028b3f2e98a0, C4<>;
L_0000028b3f2e7e30 .cmp/eq 6, L_0000028b3f2e8fb0, L_0000028b3f3353b0;
L_0000028b3f2e7f70 .cmp/eq 6, L_0000028b3f2e8fb0, L_0000028b3f3353f8;
L_0000028b3f2e8010 .cmp/eq 6, L_0000028b3f2e8fb0, L_0000028b3f335440;
L_0000028b3f2e8290 .concat [ 16 16 0 0], L_0000028b3f2e8470, L_0000028b3f335488;
L_0000028b3f2e83d0 .part L_0000028b3f2e8470, 15, 1;
LS_0000028b3f2e8a10_0_0 .concat [ 1 1 1 1], L_0000028b3f2e83d0, L_0000028b3f2e83d0, L_0000028b3f2e83d0, L_0000028b3f2e83d0;
LS_0000028b3f2e8a10_0_4 .concat [ 1 1 1 1], L_0000028b3f2e83d0, L_0000028b3f2e83d0, L_0000028b3f2e83d0, L_0000028b3f2e83d0;
LS_0000028b3f2e8a10_0_8 .concat [ 1 1 1 1], L_0000028b3f2e83d0, L_0000028b3f2e83d0, L_0000028b3f2e83d0, L_0000028b3f2e83d0;
LS_0000028b3f2e8a10_0_12 .concat [ 1 1 1 1], L_0000028b3f2e83d0, L_0000028b3f2e83d0, L_0000028b3f2e83d0, L_0000028b3f2e83d0;
L_0000028b3f2e8a10 .concat [ 4 4 4 4], LS_0000028b3f2e8a10_0_0, LS_0000028b3f2e8a10_0_4, LS_0000028b3f2e8a10_0_8, LS_0000028b3f2e8a10_0_12;
L_0000028b3f38d840 .concat [ 16 16 0 0], L_0000028b3f2e8470, L_0000028b3f2e8a10;
L_0000028b3f38e4c0 .functor MUXZ 32, L_0000028b3f38d840, L_0000028b3f2e8290, L_0000028b3f2e9b40, C4<>;
L_0000028b3f38ea60 .concat [ 6 26 0 0], L_0000028b3f2e8fb0, L_0000028b3f3354d0;
L_0000028b3f38d340 .cmp/eq 32, L_0000028b3f38ea60, L_0000028b3f335518;
L_0000028b3f38e920 .cmp/eq 6, L_0000028b3f2e7bb0, L_0000028b3f335560;
L_0000028b3f38dc00 .cmp/eq 6, L_0000028b3f2e7bb0, L_0000028b3f3355a8;
L_0000028b3f38cf80 .cmp/eq 6, L_0000028b3f2e8fb0, L_0000028b3f3355f0;
L_0000028b3f38d980 .functor MUXZ 32, L_0000028b3f38e4c0, L_0000028b3f335638, L_0000028b3f38cf80, C4<>;
L_0000028b3f38d5c0 .functor MUXZ 32, L_0000028b3f38d980, L_0000028b3f2e85b0, L_0000028b3f2e9ad0, C4<>;
L_0000028b3f38eb00 .concat [ 6 26 0 0], L_0000028b3f2e8fb0, L_0000028b3f335680;
L_0000028b3f38da20 .cmp/eq 32, L_0000028b3f38eb00, L_0000028b3f3356c8;
L_0000028b3f38d8e0 .cmp/eq 6, L_0000028b3f2e7bb0, L_0000028b3f335710;
L_0000028b3f38d3e0 .cmp/eq 6, L_0000028b3f2e7bb0, L_0000028b3f335758;
L_0000028b3f38d480 .cmp/eq 6, L_0000028b3f2e8fb0, L_0000028b3f3357a0;
L_0000028b3f38eba0 .functor MUXZ 32, L_0000028b3f2e9980, v0000028b3f334060_0, L_0000028b3f38d480, C4<>;
L_0000028b3f38d520 .functor MUXZ 32, L_0000028b3f38eba0, L_0000028b3f2e99f0, L_0000028b3f2e9c20, C4<>;
L_0000028b3f38d660 .part v0000028b3f332da0_0, 0, 8;
S_0000028b3f250370 .scope module, "ALUMux" "mux2x1" 3 86, 5 1 0, S_0000028b3f2c70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000028b3f2af2f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000028b3f2e9c90 .functor NOT 1, v0000028b3f2b6960_0, C4<0>, C4<0>, C4<0>;
v0000028b3f2b6500_0 .net *"_ivl_0", 0 0, L_0000028b3f2e9c90;  1 drivers
v0000028b3f2b7220_0 .net "in1", 31 0, L_0000028b3f2e99f0;  alias, 1 drivers
v0000028b3f2b6000_0 .net "in2", 31 0, L_0000028b3f38d5c0;  alias, 1 drivers
v0000028b3f2b66e0_0 .net "out", 31 0, L_0000028b3f38df20;  alias, 1 drivers
v0000028b3f2b6b40_0 .net "s", 0 0, v0000028b3f2b6960_0;  alias, 1 drivers
L_0000028b3f38df20 .functor MUXZ 32, L_0000028b3f38d5c0, L_0000028b3f2e99f0, L_0000028b3f2e9c90, C4<>;
S_0000028b3f250500 .scope module, "CU" "controlUnit" 3 70, 6 1 0, S_0000028b3f2c70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000028b3f332010 .param/l "RType" 0 4 9, C4<000000>;
P_0000028b3f332048 .param/l "add" 0 4 12, C4<100000>;
P_0000028b3f332080 .param/l "addi" 0 4 15, C4<001000>;
P_0000028b3f3320b8 .param/l "addu" 0 4 12, C4<100001>;
P_0000028b3f3320f0 .param/l "and_" 0 4 12, C4<100100>;
P_0000028b3f332128 .param/l "andi" 0 4 15, C4<001100>;
P_0000028b3f332160 .param/l "beq" 0 4 17, C4<000100>;
P_0000028b3f332198 .param/l "bne" 0 4 17, C4<000101>;
P_0000028b3f3321d0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_0000028b3f332208 .param/l "j" 0 4 19, C4<000010>;
P_0000028b3f332240 .param/l "jal" 0 4 19, C4<000011>;
P_0000028b3f332278 .param/l "jr" 0 4 13, C4<001000>;
P_0000028b3f3322b0 .param/l "lw" 0 4 15, C4<100011>;
P_0000028b3f3322e8 .param/l "nor_" 0 4 12, C4<100111>;
P_0000028b3f332320 .param/l "or_" 0 4 12, C4<100101>;
P_0000028b3f332358 .param/l "ori" 0 4 15, C4<001101>;
P_0000028b3f332390 .param/l "sgt" 0 4 13, C4<101011>;
P_0000028b3f3323c8 .param/l "sll" 0 4 13, C4<000000>;
P_0000028b3f332400 .param/l "slt" 0 4 12, C4<101010>;
P_0000028b3f332438 .param/l "slti" 0 4 15, C4<101010>;
P_0000028b3f332470 .param/l "srl" 0 4 13, C4<000010>;
P_0000028b3f3324a8 .param/l "sub" 0 4 12, C4<100010>;
P_0000028b3f3324e0 .param/l "subu" 0 4 12, C4<100011>;
P_0000028b3f332518 .param/l "sw" 0 4 15, C4<101011>;
P_0000028b3f332550 .param/l "xor_" 0 4 12, C4<100110>;
P_0000028b3f332588 .param/l "xori" 0 4 15, C4<001110>;
v0000028b3f2b74a0_0 .var "ALUOp", 3 0;
v0000028b3f2b6960_0 .var "ALUSrc", 0 0;
v0000028b3f2b6a00_0 .var "MemReadEn", 0 0;
v0000028b3f2b6aa0_0 .var "MemWriteEn", 0 0;
v0000028b3f2b7360_0 .var "MemtoReg", 0 0;
v0000028b3f2b6d20_0 .var "RegDst", 0 0;
v0000028b3f2b7400_0 .var "RegWriteEn", 0 0;
v0000028b3f2b6dc0_0 .net "funct", 5 0, L_0000028b3f2e7bb0;  alias, 1 drivers
v0000028b3f2b6e60_0 .var "hlt", 0 0;
v0000028b3f2b6f00_0 .net "opcode", 5 0, L_0000028b3f2e8fb0;  alias, 1 drivers
v0000028b3f2b6fa0_0 .net "rst", 0 0, v0000028b3f2e8c90_0;  alias, 1 drivers
E_0000028b3f2aeaf0 .event anyedge, v0000028b3f2b6fa0_0, v0000028b3f2b6f00_0, v0000028b3f2b6dc0_0;
S_0000028b3f24d5a0 .scope module, "InstMem" "IM" 3 66, 7 2 0, S_0000028b3f2c70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_0000028b3f2e9de0 .functor BUFZ 32, L_0000028b3f2e95f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028b3f2b7040 .array "InstMem", 0 1023, 31 0;
v0000028b3f2b5ce0_0 .net *"_ivl_0", 31 0, L_0000028b3f2e95f0;  1 drivers
v0000028b3f2b70e0_0 .net *"_ivl_3", 9 0, L_0000028b3f2e8150;  1 drivers
v0000028b3f2b5d80_0 .net *"_ivl_4", 11 0, L_0000028b3f2e9730;  1 drivers
L_0000028b3f335290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028b3f2b72c0_0 .net *"_ivl_7", 1 0, L_0000028b3f335290;  1 drivers
v0000028b3f2b7540_0 .net "address", 31 0, v0000028b3f334060_0;  alias, 1 drivers
v0000028b3f2b7720_0 .net "q", 31 0, L_0000028b3f2e9de0;  alias, 1 drivers
L_0000028b3f2e95f0 .array/port v0000028b3f2b7040, L_0000028b3f2e9730;
L_0000028b3f2e8150 .part v0000028b3f334060_0, 0, 10;
L_0000028b3f2e9730 .concat [ 10 2 0 0], L_0000028b3f2e8150, L_0000028b3f335290;
S_0000028b3f24d730 .scope module, "PCMux" "mux2x1" 3 62, 5 1 0, S_0000028b3f2c70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000028b3f2ae6f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000028b3f2ea780 .functor NOT 1, v0000028b3f332c60_0, C4<0>, C4<0>, C4<0>;
v0000028b3f2b6280_0 .net *"_ivl_0", 0 0, L_0000028b3f2ea780;  1 drivers
v0000028b3f2b75e0_0 .net "in1", 31 0, L_0000028b3f2e8ab0;  alias, 1 drivers
v0000028b3f2b7680_0 .net "in2", 31 0, L_0000028b3f2e9690;  alias, 1 drivers
v0000028b3f2b60a0_0 .net "out", 31 0, L_0000028b3f2e92d0;  alias, 1 drivers
v0000028b3f2b7860_0 .net "s", 0 0, v0000028b3f332c60_0;  alias, 1 drivers
L_0000028b3f2e92d0 .functor MUXZ 32, L_0000028b3f2e9690, L_0000028b3f2e8ab0, L_0000028b3f2ea780, C4<>;
S_0000028b3f1ee010 .scope module, "RF" "registerFile" 3 76, 8 1 0, S_0000028b3f2c70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000028b3f2e9980 .functor BUFZ 32, L_0000028b3f2e81f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028b3f2e99f0 .functor BUFZ 32, L_0000028b3f2e8970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028b3f3335c0_1 .array/port v0000028b3f3335c0, 1;
L_0000028b3f2ea2b0 .functor BUFZ 32, v0000028b3f3335c0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028b3f3335c0_2 .array/port v0000028b3f3335c0, 2;
L_0000028b3f2ea010 .functor BUFZ 32, v0000028b3f3335c0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028b3f3335c0_3 .array/port v0000028b3f3335c0, 3;
L_0000028b3f2ea1d0 .functor BUFZ 32, v0000028b3f3335c0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028b3f3335c0_4 .array/port v0000028b3f3335c0, 4;
L_0000028b3f2ea160 .functor BUFZ 32, v0000028b3f3335c0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028b3f3335c0_5 .array/port v0000028b3f3335c0, 5;
L_0000028b3f2ea320 .functor BUFZ 32, v0000028b3f3335c0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028b3f3335c0_6 .array/port v0000028b3f3335c0, 6;
L_0000028b3f2e9d00 .functor BUFZ 32, v0000028b3f3335c0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028b3f2b6320_0 .net *"_ivl_0", 31 0, L_0000028b3f2e81f0;  1 drivers
v0000028b3f2b63c0_0 .net *"_ivl_10", 6 0, L_0000028b3f2e7cf0;  1 drivers
L_0000028b3f335368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028b3f2b6460_0 .net *"_ivl_13", 1 0, L_0000028b3f335368;  1 drivers
v0000028b3f299230_0 .net *"_ivl_2", 6 0, L_0000028b3f2e79d0;  1 drivers
L_0000028b3f335320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028b3f2985b0_0 .net *"_ivl_5", 1 0, L_0000028b3f335320;  1 drivers
v0000028b3f334100_0 .net *"_ivl_8", 31 0, L_0000028b3f2e8970;  1 drivers
v0000028b3f3341a0_0 .net "clk", 0 0, L_0000028b3f2e9d70;  alias, 1 drivers
v0000028b3f3342e0_0 .var/i "i", 31 0;
v0000028b3f334240_0 .net "readData1", 31 0, L_0000028b3f2e9980;  alias, 1 drivers
v0000028b3f333200_0 .net "readData2", 31 0, L_0000028b3f2e99f0;  alias, 1 drivers
v0000028b3f333700_0 .net "readRegister1", 4 0, L_0000028b3f2e9370;  alias, 1 drivers
v0000028b3f333160_0 .net "readRegister2", 4 0, L_0000028b3f2e8b50;  alias, 1 drivers
v0000028b3f3335c0 .array "registers", 31 0, 31 0;
v0000028b3f3344c0_0 .net "regs0", 31 0, L_0000028b3f2ea2b0;  alias, 1 drivers
v0000028b3f334380_0 .net "regs1", 31 0, L_0000028b3f2ea010;  alias, 1 drivers
v0000028b3f332940_0 .net "regs2", 31 0, L_0000028b3f2ea1d0;  alias, 1 drivers
v0000028b3f333c00_0 .net "regs3", 31 0, L_0000028b3f2ea160;  alias, 1 drivers
v0000028b3f333d40_0 .net "regs4", 31 0, L_0000028b3f2ea320;  alias, 1 drivers
v0000028b3f334420_0 .net "regs5", 31 0, L_0000028b3f2e9d00;  alias, 1 drivers
v0000028b3f332620_0 .net "rst", 0 0, v0000028b3f2e8c90_0;  alias, 1 drivers
v0000028b3f332760_0 .net "we", 0 0, v0000028b3f2b7400_0;  alias, 1 drivers
v0000028b3f3326c0_0 .net "writeData", 31 0, L_0000028b3f38d020;  alias, 1 drivers
v0000028b3f333660_0 .net "writeRegister", 4 0, L_0000028b3f2e7a70;  alias, 1 drivers
E_0000028b3f2aebb0/0 .event negedge, v0000028b3f2b6fa0_0;
E_0000028b3f2aebb0/1 .event posedge, v0000028b3f3341a0_0;
E_0000028b3f2aebb0 .event/or E_0000028b3f2aebb0/0, E_0000028b3f2aebb0/1;
L_0000028b3f2e81f0 .array/port v0000028b3f3335c0, L_0000028b3f2e79d0;
L_0000028b3f2e79d0 .concat [ 5 2 0 0], L_0000028b3f2e9370, L_0000028b3f335320;
L_0000028b3f2e8970 .array/port v0000028b3f3335c0, L_0000028b3f2e7cf0;
L_0000028b3f2e7cf0 .concat [ 5 2 0 0], L_0000028b3f2e8b50, L_0000028b3f335368;
S_0000028b3f1ee1a0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_0000028b3f1ee010;
 .timescale 0 0;
v0000028b3f2b59c0_0 .var/i "i", 31 0;
S_0000028b3f27da10 .scope module, "RFMux" "mux2x1" 3 74, 5 1 0, S_0000028b3f2c70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000028b3f2af5b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000028b3f2e9910 .functor NOT 1, v0000028b3f2b6d20_0, C4<0>, C4<0>, C4<0>;
v0000028b3f3329e0_0 .net *"_ivl_0", 0 0, L_0000028b3f2e9910;  1 drivers
v0000028b3f332800_0 .net "in1", 4 0, L_0000028b3f2e8b50;  alias, 1 drivers
v0000028b3f333f20_0 .net "in2", 4 0, L_0000028b3f2e9410;  alias, 1 drivers
v0000028b3f3328a0_0 .net "out", 4 0, L_0000028b3f2e7a70;  alias, 1 drivers
v0000028b3f333ac0_0 .net "s", 0 0, v0000028b3f2b6d20_0;  alias, 1 drivers
L_0000028b3f2e7a70 .functor MUXZ 5, L_0000028b3f2e9410, L_0000028b3f2e8b50, L_0000028b3f2e9910, C4<>;
S_0000028b3f27dba0 .scope module, "WBMux" "mux2x1" 3 97, 5 1 0, S_0000028b3f2c70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000028b3f2af6b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000028b3f2ea080 .functor NOT 1, v0000028b3f2b7360_0, C4<0>, C4<0>, C4<0>;
v0000028b3f332a80_0 .net *"_ivl_0", 0 0, L_0000028b3f2ea080;  1 drivers
v0000028b3f3332a0_0 .net "in1", 31 0, v0000028b3f332da0_0;  alias, 1 drivers
v0000028b3f333340_0 .net "in2", 31 0, v0000028b3f333840_0;  alias, 1 drivers
v0000028b3f333520_0 .net "out", 31 0, L_0000028b3f38d020;  alias, 1 drivers
v0000028b3f333e80_0 .net "s", 0 0, v0000028b3f2b7360_0;  alias, 1 drivers
L_0000028b3f38d020 .functor MUXZ 32, v0000028b3f333840_0, v0000028b3f332da0_0, L_0000028b3f2ea080, C4<>;
S_0000028b3f236af0 .scope module, "alu" "ALU" 3 91, 9 1 0, S_0000028b3f2c70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000028b3f236c80 .param/l "ADD" 0 9 12, C4<0000>;
P_0000028b3f236cb8 .param/l "AND" 0 9 12, C4<0010>;
P_0000028b3f236cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000028b3f236d28 .param/l "OR" 0 9 12, C4<0011>;
P_0000028b3f236d60 .param/l "SGT" 0 9 12, C4<0111>;
P_0000028b3f236d98 .param/l "SLL" 0 9 12, C4<1000>;
P_0000028b3f236dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000028b3f236e08 .param/l "SRL" 0 9 12, C4<1001>;
P_0000028b3f236e40 .param/l "SUB" 0 9 12, C4<0001>;
P_0000028b3f236e78 .param/l "XOR" 0 9 12, C4<0100>;
P_0000028b3f236eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000028b3f236ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000028b3f3357e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b3f332b20_0 .net/2u *"_ivl_0", 31 0, L_0000028b3f3357e8;  1 drivers
v0000028b3f333ca0_0 .net "opSel", 3 0, v0000028b3f2b74a0_0;  alias, 1 drivers
v0000028b3f332bc0_0 .net "operand1", 31 0, L_0000028b3f38d520;  alias, 1 drivers
v0000028b3f332d00_0 .net "operand2", 31 0, L_0000028b3f38df20;  alias, 1 drivers
v0000028b3f332da0_0 .var "result", 31 0;
v0000028b3f3338e0_0 .net "zero", 0 0, L_0000028b3f38d7a0;  alias, 1 drivers
E_0000028b3f2af5f0 .event anyedge, v0000028b3f2b74a0_0, v0000028b3f332bc0_0, v0000028b3f2b66e0_0;
L_0000028b3f38d7a0 .cmp/eq 32, v0000028b3f332da0_0, L_0000028b3f3357e8;
S_0000028b3f263580 .scope module, "branchcontroller" "BranchController" 3 53, 10 1 0, S_0000028b3f2c70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000028b3f3345e0 .param/l "RType" 0 4 9, C4<000000>;
P_0000028b3f334618 .param/l "add" 0 4 12, C4<100000>;
P_0000028b3f334650 .param/l "addi" 0 4 15, C4<001000>;
P_0000028b3f334688 .param/l "addu" 0 4 12, C4<100001>;
P_0000028b3f3346c0 .param/l "and_" 0 4 12, C4<100100>;
P_0000028b3f3346f8 .param/l "andi" 0 4 15, C4<001100>;
P_0000028b3f334730 .param/l "beq" 0 4 17, C4<000100>;
P_0000028b3f334768 .param/l "bne" 0 4 17, C4<000101>;
P_0000028b3f3347a0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_0000028b3f3347d8 .param/l "j" 0 4 19, C4<000010>;
P_0000028b3f334810 .param/l "jal" 0 4 19, C4<000011>;
P_0000028b3f334848 .param/l "jr" 0 4 13, C4<001000>;
P_0000028b3f334880 .param/l "lw" 0 4 15, C4<100011>;
P_0000028b3f3348b8 .param/l "nor_" 0 4 12, C4<100111>;
P_0000028b3f3348f0 .param/l "or_" 0 4 12, C4<100101>;
P_0000028b3f334928 .param/l "ori" 0 4 15, C4<001101>;
P_0000028b3f334960 .param/l "sgt" 0 4 13, C4<101011>;
P_0000028b3f334998 .param/l "sll" 0 4 13, C4<000000>;
P_0000028b3f3349d0 .param/l "slt" 0 4 12, C4<101010>;
P_0000028b3f334a08 .param/l "slti" 0 4 15, C4<101010>;
P_0000028b3f334a40 .param/l "srl" 0 4 13, C4<000010>;
P_0000028b3f334a78 .param/l "sub" 0 4 12, C4<100010>;
P_0000028b3f334ab0 .param/l "subu" 0 4 12, C4<100011>;
P_0000028b3f334ae8 .param/l "sw" 0 4 15, C4<101011>;
P_0000028b3f334b20 .param/l "xor_" 0 4 12, C4<100110>;
P_0000028b3f334b58 .param/l "xori" 0 4 15, C4<001110>;
v0000028b3f332c60_0 .var "PCsrc", 0 0;
v0000028b3f332e40_0 .net "funct", 5 0, L_0000028b3f2e7bb0;  alias, 1 drivers
v0000028b3f3333e0_0 .net "opcode", 5 0, L_0000028b3f2e8fb0;  alias, 1 drivers
v0000028b3f332ee0_0 .net "operand1", 31 0, L_0000028b3f2e9980;  alias, 1 drivers
v0000028b3f332f80_0 .net "operand2", 31 0, L_0000028b3f38df20;  alias, 1 drivers
v0000028b3f333de0_0 .net "rst", 0 0, v0000028b3f2e8c90_0;  alias, 1 drivers
E_0000028b3f2ae770/0 .event anyedge, v0000028b3f2b6fa0_0, v0000028b3f2b6f00_0, v0000028b3f334240_0, v0000028b3f2b66e0_0;
E_0000028b3f2ae770/1 .event anyedge, v0000028b3f2b6dc0_0;
E_0000028b3f2ae770 .event/or E_0000028b3f2ae770/0, E_0000028b3f2ae770/1;
S_0000028b3f263710 .scope module, "dataMem" "DM" 3 95, 11 2 0, S_0000028b3f2c70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000028b3f333020_0 .net "address", 7 0, L_0000028b3f38d660;  1 drivers
v0000028b3f3330c0_0 .net "clock", 0 0, L_0000028b3f2e9d70;  alias, 1 drivers
v0000028b3f333480_0 .net "data", 31 0, L_0000028b3f2e99f0;  alias, 1 drivers
v0000028b3f3337a0 .array "data_mem", 0 1023, 31 0;
v0000028b3f333980_0 .var/i "i", 31 0;
v0000028b3f333840_0 .var "q", 31 0;
v0000028b3f333a20_0 .net "rden", 0 0, v0000028b3f2b6a00_0;  alias, 1 drivers
v0000028b3f333b60_0 .net "wren", 0 0, v0000028b3f2b6aa0_0;  alias, 1 drivers
E_0000028b3f2ae8b0 .event negedge, v0000028b3f3341a0_0;
S_0000028b3f334ba0 .scope module, "pc" "programCounter" 3 63, 12 1 0, S_0000028b3f2c70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000028b3f2aee30 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000028b3f333fc0_0 .net "PCin", 31 0, L_0000028b3f2e92d0;  alias, 1 drivers
v0000028b3f334060_0 .var "PCout", 31 0;
v0000028b3f2e02c0_0 .net "clk", 0 0, L_0000028b3f2e9d70;  alias, 1 drivers
v0000028b3f2e1b20_0 .net "rst", 0 0, v0000028b3f2e8c90_0;  alias, 1 drivers
    .scope S_0000028b3f263580;
T_0 ;
    %wait E_0000028b3f2ae770;
    %load/vec4 v0000028b3f333de0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028b3f332c60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028b3f3333e0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000028b3f332ee0_0;
    %load/vec4 v0000028b3f332f80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000028b3f3333e0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v0000028b3f332ee0_0;
    %load/vec4 v0000028b3f332f80_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000028b3f3333e0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.6;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000028b3f3333e0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000028b3f3333e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000028b3f332e40_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.4;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f332c60_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028b3f332c60_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000028b3f334ba0;
T_1 ;
    %wait E_0000028b3f2aebb0;
    %load/vec4 v0000028b3f2e1b20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000028b3f334060_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000028b3f333fc0_0;
    %assign/vec4 v0000028b3f334060_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028b3f24d5a0;
T_2 ;
    %end;
    .thread T_2;
    .scope S_0000028b3f250500;
T_3 ;
    %wait E_0000028b3f2aeaf0;
    %load/vec4 v0000028b3f2b6fa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000028b3f2b6e60_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000028b3f2b74a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028b3f2b6960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028b3f2b7400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028b3f2b6aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028b3f2b7360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028b3f2b6a00_0, 0;
    %assign/vec4 v0000028b3f2b6d20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000028b3f2b6e60_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000028b3f2b74a0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000028b3f2b6960_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028b3f2b7400_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028b3f2b6aa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028b3f2b7360_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028b3f2b6a00_0, 0, 1;
    %store/vec4 v0000028b3f2b6d20_0, 0, 1;
    %load/vec4 v0000028b3f2b6f00_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.15;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b6e60_0, 0;
    %jmp T_3.15;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b6d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b7400_0, 0;
    %load/vec4 v0000028b3f2b6dc0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.16 ;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028b3f2b74a0_0, 0;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028b3f2b74a0_0, 0;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028b3f2b74a0_0, 0;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028b3f2b74a0_0, 0;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028b3f2b74a0_0, 0;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028b3f2b74a0_0, 0;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028b3f2b74a0_0, 0;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000028b3f2b74a0_0, 0;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000028b3f2b74a0_0, 0;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000028b3f2b74a0_0, 0;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b6960_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000028b3f2b74a0_0, 0;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b6960_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000028b3f2b74a0_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028b3f2b74a0_0, 0;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.4 ;
    %jmp T_3.15;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b7400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b6d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b6960_0, 0;
    %jmp T_3.15;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b7400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028b3f2b6d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b6960_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000028b3f2b74a0_0, 0;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b7400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b6960_0, 0;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028b3f2b74a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b7400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b6960_0, 0;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028b3f2b74a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b7400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b6960_0, 0;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028b3f2b74a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b7400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b6960_0, 0;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b6a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b7400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b6960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b7360_0, 0;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b6aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b3f2b6960_0, 0;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028b3f2b74a0_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000028b3f1ee010;
T_4 ;
    %wait E_0000028b3f2aebb0;
    %fork t_1, S_0000028b3f1ee1a0;
    %jmp t_0;
    .scope S_0000028b3f1ee1a0;
t_1 ;
    %load/vec4 v0000028b3f332620_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028b3f2b59c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000028b3f2b59c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028b3f2b59c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028b3f3335c0, 0, 4;
    %load/vec4 v0000028b3f2b59c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028b3f2b59c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000028b3f332760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000028b3f3326c0_0;
    %load/vec4 v0000028b3f333660_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028b3f3335c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028b3f3335c0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000028b3f1ee010;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028b3f1ee010;
T_5 ;
    %delay 2004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028b3f3342e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000028b3f3342e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v0000028b3f3342e0_0;
    %load/vec4a v0000028b3f3335c0, 4;
    %ix/getv/s 4, v0000028b3f3342e0_0;
    %load/vec4a v0000028b3f3335c0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v0000028b3f3342e0_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0000028b3f3342e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028b3f3342e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000028b3f236af0;
T_6 ;
    %wait E_0000028b3f2af5f0;
    %load/vec4 v0000028b3f333ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000028b3f332da0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000028b3f332bc0_0;
    %load/vec4 v0000028b3f332d00_0;
    %add;
    %assign/vec4 v0000028b3f332da0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000028b3f332bc0_0;
    %load/vec4 v0000028b3f332d00_0;
    %sub;
    %assign/vec4 v0000028b3f332da0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000028b3f332bc0_0;
    %load/vec4 v0000028b3f332d00_0;
    %and;
    %assign/vec4 v0000028b3f332da0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000028b3f332bc0_0;
    %load/vec4 v0000028b3f332d00_0;
    %or;
    %assign/vec4 v0000028b3f332da0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000028b3f332bc0_0;
    %load/vec4 v0000028b3f332d00_0;
    %xor;
    %assign/vec4 v0000028b3f332da0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000028b3f332bc0_0;
    %load/vec4 v0000028b3f332d00_0;
    %or;
    %inv;
    %assign/vec4 v0000028b3f332da0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000028b3f332bc0_0;
    %load/vec4 v0000028b3f332d00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000028b3f332da0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000028b3f332d00_0;
    %load/vec4 v0000028b3f332bc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000028b3f332da0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000028b3f332bc0_0;
    %ix/getv 4, v0000028b3f332d00_0;
    %shiftl 4;
    %assign/vec4 v0000028b3f332da0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000028b3f332bc0_0;
    %ix/getv 4, v0000028b3f332d00_0;
    %shiftr 4;
    %assign/vec4 v0000028b3f332da0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000028b3f263710;
T_7 ;
    %wait E_0000028b3f2ae8b0;
    %load/vec4 v0000028b3f333a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000028b3f333020_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000028b3f3337a0, 4;
    %assign/vec4 v0000028b3f333840_0, 0;
T_7.0 ;
    %load/vec4 v0000028b3f333b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000028b3f333480_0;
    %load/vec4 v0000028b3f333020_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028b3f3337a0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000028b3f263710;
T_8 ;
    %delay 2004, 0;
    %vpi_call 11 25 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028b3f333980_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000028b3f333980_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v0000028b3f333980_0;
    %load/vec4a v0000028b3f3337a0, 4;
    %vpi_call 11 27 "$display", "Mem[%d] = %d", &PV<v0000028b3f333980_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000028b3f333980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028b3f333980_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000028b3f2c70c0;
T_9 ;
    %wait E_0000028b3f2aebb0;
    %load/vec4 v0000028b3f2e5bb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028b3f2e5430_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000028b3f2e5430_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000028b3f2e5430_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000028b3f2c39d0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b3f2e5250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b3f2e8c90_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0000028b3f2c39d0;
T_11 ;
    %delay 1, 0;
    %load/vec4 v0000028b3f2e5250_0;
    %inv;
    %assign/vec4 v0000028b3f2e5250_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0000028b3f2c39d0;
T_12 ;
    %vpi_call 2 41 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028b3f2e8c90_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b3f2e8c90_0, 0, 1;
    %delay 2001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v0000028b3f2e66f0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.v";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
