<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: svt_usb_20_serial_if</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_svt_usb_20_serial_if'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_svt_usb_20_serial_if')">svt_usb_20_serial_if</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.40</td>
<td class="s9 cl rt"><a href="mod406.html#Line" > 97.04</a></td>
<td class="s8 cl rt"><a href="mod406.html#Cond" > 84.38</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod406.html#Branch" > 89.80</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/DV/subsystem_level/config_ss_verif_env/.//../config_ss_verif_env/tb_src/vips/USB/include/sverilog/svt_usb_20_serial_if.svi')">/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/DV/subsystem_level/config_ss_verif_env/.//../config_ss_verif_env/tb_src/vips/USB/include/sverilog/svt_usb_20_serial_if.svi</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod406.html#inst_tag_30759"  onclick="showContent('inst_tag_30759')">config_ss_tb.config_ss_env_intf.dev_usb_if.usb_20_serial_if</a></td>
<td class="s6 cl rt"> 66.00</td>
<td class="s8 cl rt"><a href="mod406.html#inst_tag_30759_Line" > 81.48</a></td>
<td class="s5 cl rt"><a href="mod406.html#inst_tag_30759_Cond" > 59.38</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod406.html#inst_tag_30759_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod406.html#inst_tag_30758"  onclick="showContent('inst_tag_30758')">config_ss_tb.config_ss_env_intf.host_usb_if.usb_20_serial_if</a></td>
<td class="s9 cl rt"> 90.40</td>
<td class="s9 cl rt"><a href="mod406.html#inst_tag_30758_Line" > 97.04</a></td>
<td class="s8 cl rt"><a href="mod406.html#inst_tag_30758_Cond" > 84.38</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod406.html#inst_tag_30758_Branch" > 89.80</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_30759'>
<hr>
<a name="inst_tag_30759"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_30759" >config_ss_tb.config_ss_env_intf.dev_usb_if.usb_20_serial_if</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.00</td>
<td class="s8 cl rt"><a href="mod406.html#inst_tag_30759_Line" > 81.48</a></td>
<td class="s5 cl rt"><a href="mod406.html#inst_tag_30759_Cond" > 59.38</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod406.html#inst_tag_30759_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.00</td>
<td class="s8 cl rt"> 81.48</td>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_33946" >dev_usb_if</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30758'>
<hr>
<a name="inst_tag_30758"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_30758" >config_ss_tb.config_ss_env_intf.host_usb_if.usb_20_serial_if</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.40</td>
<td class="s9 cl rt"><a href="mod406.html#inst_tag_30758_Line" > 97.04</a></td>
<td class="s8 cl rt"><a href="mod406.html#inst_tag_30758_Cond" > 84.38</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod406.html#inst_tag_30758_Branch" > 89.80</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.40</td>
<td class="s9 cl rt"> 97.04</td>
<td class="s8 cl rt"> 84.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.80</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_33945" >host_usb_if</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_svt_usb_20_serial_if'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod406.html" >svt_usb_20_serial_if</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>135</td><td>131</td><td>97.04</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>230</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>97</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>107</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>122</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>133</td><td>13</td><td>13</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>150</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>157</td><td>21</td><td>21</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>200</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>211</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>221</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>231</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">INITIAL</td><td>240</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>249</td><td>23</td><td>23</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>282</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>290</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>303</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>308</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>327</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>341</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>346</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>356</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>370</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>380</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>390</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
229                       always @(dp or dm) begin
230        1/1              $sformat(dp_drive_strength,&quot;%v&quot;,dp);
231        1/1              $sformat(dm_drive_strength,&quot;%v&quot;,dm);
</pre>
<pre class="code"><br clear=all>
  FILE: /nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/DV/subsystem_level/config_ss_verif_env/.//../config_ss_verif_env/tb_src/vips/USB/include/sverilog/svt_usb_20_serial_if_shared.svi
97         1/1              dut_hs_termination_reg = 1;  // Assume DUT HS termination in place
98         1/1              vip_hs_termination_reg = 0;  // Assume VIP HS termination not in place
99         2/2              #1;
100        1/1              if (vbus !== 1'b1) begin
101        1/1                dut_hs_termination_reg = 0;  // Assume no DUT HS termination when VBUS is absent
102                         end
                        MISSING_ELSE
103                       end
104                     
105                       // Sample changes on the DUT termination signal
106                       always @ (dut_hs_termination or vbus) begin
107        1/1              if (dut_hs_termination === 1'b0) begin
108        <font color = "red">0/1     ==>        dut_hs_termination_reg = 0;  // No DUT HS termination - signaled by TB</font>
109        1/1              end else if (vbus !== 1'b1) begin
110        1/1                dut_hs_termination_reg = 0;  // No DUT HS termination - VBUS is absent
111                         end else begin
112        1/1                dut_hs_termination_reg = 1;  // DUT HS termination in place
113                         end
114                       end
115                     
116                       //-----------------------------------------------------------------------
117                       // Additions for VBUS
118                       //-----------------------------------------------------------------------
119                     
120                       // Initialize VBUS drive off
121                       initial begin
122        1/1              vbus_reg = 1'bz;  // Assume VIP not started
123        1/1              gtx_dp = 1'bz;
124        1/1              gtx_dm = 1'bz;
125                       end
126                     
127                       //-----------------------------------------------------------------------
128                       // Additions for Clock_Recovery
129                       //-----------------------------------------------------------------------
130                     
131                       // Initialize all registers
132                       initial begin
133        1/1              data_phase_0    = 1'b0;
134        1/1              data_phase_1    = 1'b0;
135        1/1              data_phase_2    = 1'b0;
136        1/1              data_phase_3    = 1'b0;
137        1/1              dpdm_phase_0    = 1'b0;
138        1/1              int_se0         = 1'b0;
139        1/1              extract_clk_reg = 1'b0;
140        1/1              feed_back       = 1'b0;
141        1/1              pll_clk         = 1'b0;
142        1/1              pll_rec_clk     = 1'b0;
143        1/1              pll_reset       = 1'b1;
144        1/1              pll_sync_clk    = 1'b0;
145        1/1              saw_sync_clk    = 1'b0;
146                       end
147                     
148                       // Reset the DPLL at startup
149                       initial begin
150        2/2              @(posedge clk);
151        2/2              @(posedge clk);
152        1/1              pll_reset = 0;
153                       end
154                     
155                       // Code to generate the initial recovered clock edge during the first SYNC bit
156                       always @ (posedge clk4x) begin
157        1/1              if ((vip_transmit === 1'b0) &amp;&amp; ((!active_driver &amp;&amp; fs_preamble_passive === 1'b0) || (active_driver &amp;&amp; fs_preamble === 1'b0))) begin
158        1/1                if (data_in !== data_phase_0) begin
159        1/1                  saw_sync_clk &lt;= 1'b0;
160        1/1                  pll_sync_clk &lt;= 1'b0;
161                           end
162                           else begin
163        1/1                  if ((data_phase_0 !== data_phase_1) &amp;&amp; (pll_rec_clk === 1'b1)) begin
164        1/1                    saw_sync_clk &lt;= 1'b1;
165                             end
166        1/1                  else if ((data_phase_1 !== data_phase_2) &amp;&amp; (pll_rec_clk === 1'b1)) begin
167        1/1                    saw_sync_clk &lt;= 1'b1;
168                             end
169        1/1                  else if ((data_phase_2 !== data_phase_3) &amp;&amp; (pll_rec_clk === 1'b1)) begin
170        1/1                    saw_sync_clk &lt;= 1'b1;
171                             end
                        MISSING_ELSE
172                     
173        1/1                  if ((ls_to_fs_sync_2 === 1'b1)) begin
174                               // Force reasonable clock change over from FS to LS
175        1/1                    if ((ls_to_fs_phase_0 === 1'b0)) begin
176        1/1                      pll_sync_clk &lt;= 1'b1;
177        1/1                      saw_sync_clk &lt;= 1'b1;
178                               end else begin
179        1/1                      pll_sync_clk &lt;= 1'b0;
180        1/1                      saw_sync_clk &lt;= 1'b0;
181                               end
182                             end
183        1/1                  else if ((data_phase_1 !== data_phase_2) &amp;&amp; (pll_rec_clk !== 1'b1)) begin
184        1/1                    pll_sync_clk &lt;= ~saw_sync_clk;
185        1/1                    saw_sync_clk &lt;= 1'b0;
186                             end
187                             else begin
188        1/1                    pll_sync_clk &lt;= 1'b0;
189                             end
190                     
191                           end
192                         end
193                         else begin
194        1/1                pll_sync_clk &lt;= 1'b0;
195                         end
196                       end
197                     
198                       // Generation of control signals
199                       always @ (posedge clk4x) begin
200        1/1              data_phase_0 &lt;= data_in;
201        1/1              data_phase_1 &lt;= data_phase_0;
202        1/1              data_phase_2 &lt;= data_phase_1;
203        1/1              data_phase_3 &lt;= data_phase_2;
204        1/1              dpdm_phase_0 &lt;= se0_detect;
205        1/1              int_se0 &lt;= dpdm_phase_0 &amp;&amp; (int_se0 || se0_detect);
206        1/1              extract_clk_reg &lt;= phase_det &amp; phase_rst;
207                       end
208                     
209                       // Generation of feedback
210                       always @ (posedge clk4x) begin
211        1/1              if (pll_reset) begin
212        <font color = "red">0/1     ==>        feed_back &lt;= 1'b1;</font>
213                         end
214                         else begin
215        1/1                feed_back &lt;= (!feed_back) &amp; phase_rst;
216                         end
217                       end
218                     
219                       // Generation of clock
220                       always @ (posedge clk4x) begin
221        1/1              if (pll_reset) begin
222        <font color = "red">0/1     ==>        pll_clk &lt;= 1'b1;</font>
223                         end
224                         else begin
225        1/1                pll_clk &lt;= phase_det &amp; phase_rst;
226                         end
227                       end
228                     
229                       // Generation of recovered clock
230                       always @ (posedge clk4x) begin
231        1/1              if (pll_reset) begin
232        <font color = "red">0/1     ==>        pll_rec_clk &lt;= 1'b0;</font>
233                         end
234                         else begin
235        1/1                pll_rec_clk &lt;= extract_clk;
236                         end
237                       end
238                     
239                       // Initialize all registers
240                       initial begin
241                       end
242                     
243                       //-------------------------------------------------------------------------
244                       // Additions for LS_Peripheral, Clock_Recovery and LS_on_FS
245                       //-------------------------------------------------------------------------
246                     
247                       // Initialize all registers
248                       initial begin
249        1/1              hs_to_fs_phase_0 = 0;
250        1/1              hs_to_fs_phase_1 = 0;
251        1/1              hs_to_fs_phase_2 = 0;
252        1/1              hs_to_fs_phase_3 = 0;
253        1/1              ls_to_fs_phase_0 = 0;
254        1/1              ls_to_fs_phase_1 = 0;
255        1/1              ls_to_fs_phase_2 = 0;
256        1/1              ls_to_fs_phase_3 = 0;
257                     
258        1/1              clk4x_240Mhz = 0;
259        1/1              clk4x_120Mhz = 0;
260        1/1              clk4x_48Mhz = 0;
261        1/1              clk4x_24Mhz = 0;
262        1/1              clk4x_12Mhz = 0;
263        1/1              clk4x_6Mhz = 0;
264        1/1              clk4x_3Mhz = 0;
265        1/1              clk4x_1_5Mhz = 0;
266        1/1              clk4x_12Mhz_counter = 5;  // Divide by 10;  clk4x_120Mhz =&gt; clk4x_12Mhz
267                     
268        1/1              clk1x_480Mhz = 0;
269        1/1              clk1x_12Mhz = 0;
270        1/1              clk1x_1_5Mhz = 0;
271        1/1              clk1x_480Mhz_counter = 2;  // Divide by  4;  clk4x_480Mhz =&gt; clk1x_480Mhz
272        1/1              clk1x_12Mhz_counter = 20;  // Divide by 40;  clk1x_480Mhz =&gt; clk1x_12Mhz
273        1/1              clk1x_1_5Mhz_counter = 4;  // Divide by  8;  clk1x_12Mhz  =&gt; clk1x_1_5Mhz
274                       end
275                     
276                       //-------------------------------------------------------------------------
277                       // Generates speed changes synchronization signals for the 4x clocks 
278                       //-------------------------------------------------------------------------
279                     
280                       // Phase signals used to &quot;cleanup&quot; clocking transitions during a HS/FS speed change
281                       always @ (posedge clk4x_480Mhz) begin
282        1/1              hs_to_fs_phase_0 &lt;= (HS_speed_enabled === 1'b1) ? 1'b1 : 1'b0;
283        1/1              hs_to_fs_phase_1 &lt;= hs_to_fs_phase_0;
284        1/1              hs_to_fs_phase_2 &lt;= hs_to_fs_phase_1;
285        1/1              hs_to_fs_phase_3 &lt;= hs_to_fs_phase_2;
286                       end
287                     
288                       // Phase signals used to &quot;cleanup&quot; clocking transitions during a FS/LS speed change
289                       always @ (posedge clk4x_12Mhz) begin
290        1/1              ls_to_fs_phase_0 &lt;= (LS_speed_enabled === 1'b1) ? 1'b1 : 1'b0;
291        1/1              ls_to_fs_phase_1 &lt;= ls_to_fs_phase_0;
292        1/1              ls_to_fs_phase_2 &lt;= ls_to_fs_phase_1;
293        1/1              ls_to_fs_phase_3 &lt;= ls_to_fs_phase_2;
294                       end
295                     
296                       //-------------------------------------------------------------------------
297                       // Generates 4x clocks for clock recovery enabled mode
298                       //-------------------------------------------------------------------------
299                     
300                       // Generate a 4x HS 480Mhz clock for clock recovery enabled mode
301                       //-------------------------------------------------------------------------
302                       always @ (clk) begin
303        1/1             clk4x_480Mhz = clk;
304                       end
305                     
306                       // Synchronized divide by 2 of clk4x_480Mhz 
307                       always @ (posedge clk4x_480Mhz) begin
308        1/1              if (hs_to_fs_sync_2) begin
309        1/1                clk4x_240Mhz = 1;
310                         end else begin
311        1/1                clk4x_240Mhz = ~clk4x_240Mhz;
312                         end
313                       end
314                     
315                       // Synchronized divide by 4 of clk4x_480Mhz 
316                       always @ (posedge clk4x_240Mhz) begin
317        1/1              if (hs_to_fs_sync_4) begin
318        1/1                clk4x_120Mhz = 1;
319                         end else begin
320        1/1                clk4x_120Mhz = ~clk4x_120Mhz;
321                         end
322                       end
323                     
324                       // Generate a 4x FS 12Mhz clock for clock recovery enabled mode
325                       //-------------------------------------------------------------------------
326                       always @ (posedge clk4x_120Mhz or hs_to_fs_sync_2) begin
327        1/1              if (hs_to_fs_sync_2) begin
328        1/1                clk4x_12Mhz = 1;
329        1/1                clk4x_12Mhz_counter = 5;
330                         end else begin
331        1/1                clk4x_12Mhz_counter = clk4x_12Mhz_counter - 1;
332        1/1                if (clk4x_12Mhz_counter == 0) begin
333        1/1                  clk4x_12Mhz = ~clk4x_12Mhz;
334        1/1                  clk4x_12Mhz_counter = 5;
335                           end
                        MISSING_ELSE
336                         end
337                       end
338                     
339                       // Synchronized divide by 2 of clk4x_12Mhz 
340                       always @ (posedge clk4x_12Mhz) begin
341        1/1              clk4x_6Mhz = ~clk4x_6Mhz;
342                       end
343                     
344                       // Synchronized divide by 4 of clk4x_12Mhz
345                       always @ (posedge clk4x_6Mhz or posedge ls_to_fs_sync_2) begin
346        1/1              if (ls_to_fs_sync_2) begin
347        1/1                clk4x_3Mhz = 0;
348                         end else begin
349        1/1                clk4x_3Mhz = ~clk4x_3Mhz;
350                         end
351                       end
352                     
353                       // Generate a 4x LS 1.5Mhz clock for clock recovery enabled mode
354                       //-------------------------------------------------------------------------
355                       always @ (posedge clk4x_3Mhz or posedge ls_to_fs_sync_4) begin
356        1/1              if (ls_to_fs_sync_4) begin
357        1/1                clk4x_1_5Mhz = 0;
358                         end else begin
359        1/1                clk4x_1_5Mhz = ~clk4x_1_5Mhz;
360                         end
361                       end
362                     
363                       //-------------------------------------------------------------------------
364                       // Generates 1x clocks for clock recovery disabled mode
365                       //-------------------------------------------------------------------------
366                     
367                       // Generate a 1x HS 480Mhz clock for clock recovery disabled mode
368                       //-------------------------------------------------------------------------
369                       always @ (posedge clk4x_480Mhz) begin
370        1/1              clk1x_480Mhz_counter = clk1x_480Mhz_counter - 1;
371        1/1              if (clk1x_480Mhz_counter == 0) begin
372        1/1                clk1x_480Mhz = ~clk1x_480Mhz;
373        1/1                clk1x_480Mhz_counter = 2;
374                         end
                        MISSING_ELSE
375                       end
376                     
377                       // Generate a 1x FS 12Mhz clock for clock recovery disabled mode
378                       //-------------------------------------------------------------------------
379                       always @ (posedge clk1x_480Mhz) begin
380        1/1              clk1x_12Mhz_counter = clk1x_12Mhz_counter - 1;
381        1/1              if (clk1x_12Mhz_counter == 0) begin
382        1/1                clk1x_12Mhz = ~clk1x_12Mhz;
383        1/1                clk1x_12Mhz_counter = 20;
384                         end
                        MISSING_ELSE
385                       end
386                     
387                       // Generate a 1x LS 1.5Mhz clock for clock recovery disabled mode
388                       //-------------------------------------------------------------------------
389                       always @ (posedge clk1x_12Mhz) begin
390        1/1              clk1x_1_5Mhz_counter = clk1x_1_5Mhz_counter - 1;
391        1/1              if (clk1x_1_5Mhz_counter == 0) begin
392        1/1                clk1x_1_5Mhz = ~clk1x_1_5Mhz;
393        1/1                clk1x_1_5Mhz_counter = 4;
394                         end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod406.html" >svt_usb_20_serial_if</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>32</td><td>27</td><td>84.38</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>32</td><td>27</td><td>84.38</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 EXPRESSION 
 Number  Term
      1  ((!active_driver)) ? ((xcvr_select_passive[1] === 1'b0) ? 1'b0 : ((fs_preamble_passive === 1'b1) ? 1'b0 : 1'b1)) : ((xcvr_select[1] === 1'b0) ? 1'b0 : ((fs_preamble === 1'b1) ? 1'b0 : 1'b1)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((xcvr_select_passive[1] === 1'b0) ? 1'b0 : ((fs_preamble_passive === 1'b1) ? 1'b0 : 1'b1))
                 ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((fs_preamble_passive === 1'b1) ? 1'b0 : 1'b1)
                 ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((xcvr_select[1] === 1'b0) ? 1'b0 : ((fs_preamble === 1'b1) ? 1'b0 : 1'b1))
                 ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((fs_preamble === 1'b1) ? 1'b0 : 1'b1)
                 -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       69
 EXPRESSION (LS_speed_enabled ? clk4x_1_5Mhz : (HS_speed_enabled ? clk4x_480Mhz : clk4x_12Mhz))
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       69
 SUB-EXPRESSION (HS_speed_enabled ? clk4x_480Mhz : clk4x_12Mhz)
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73
 EXPRESSION (generate_clk1x ? (LS_speed_enabled ? clk1x_1_5Mhz : (HS_speed_enabled ? clk1x_480Mhz : clk1x_12Mhz)) : clk)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73
 SUB-EXPRESSION (LS_speed_enabled ? clk1x_1_5Mhz : (HS_speed_enabled ? clk1x_480Mhz : clk1x_12Mhz))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73
 SUB-EXPRESSION (HS_speed_enabled ? clk1x_480Mhz : clk1x_12Mhz)
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77
 EXPRESSION (((!active_driver)) ? ((xcvr_select_passive[1:0] === 2'b0) ? 1'b1 : 1'b0) : ((xcvr_select[1:0] === 2'b0) ? 1'b1 : 1'b0))
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77
 SUB-EXPRESSION ((xcvr_select_passive[1:0] === 2'b0) ? 1'b1 : 1'b0)
                 -----------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77
 SUB-EXPRESSION ((xcvr_select[1:0] === 2'b0) ? 1'b1 : 1'b0)
                 -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       205
 EXPRESSION (dpdm_phase_0 &amp;&amp; (int_se0 || se0_detect))
             ------1-----    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       205
 SUB-EXPRESSION (int_se0 || se0_detect)
                 ---1---    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod406.html" >svt_usb_20_serial_if</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">49</td>
<td class="rt">44</td>
<td class="rt">89.80 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">66</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">69</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>TERNARY</td>
<td class="rt">73</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">157</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">211</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">231</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">308</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">317</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">327</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">346</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">356</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">371</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">381</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">391</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66           assign LS_speed_enabled = (!active_driver)? ((xcvr_select_passive[1] === 1'b0) ? 1'b0 : (fs_preamble_passive === 1'b1) ? 1'b0 : 1'b1 ) : (xcvr_select[1] === 1'b0) ? 1'b0 : (fs_preamble === 1'b1) ? 1'b0 : 1'b1;

ID         LINE       
-1-        66         (!active_driver)
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69           assign clk4x = (LS_speed_enabled) ? clk4x_1_5Mhz :
                                               <font color = "green">-1-</font>  
                                               <font color = "green">==></font>  
70                          (HS_speed_enabled) ? clk4x_480Mhz : clk4x_12Mhz;
                                               <font color = "green">-2-</font>  
                                               <font color = "green">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73           assign clk1x = generate_clk1x ? ((LS_speed_enabled) ? clk1x_1_5Mhz :
                                           <font color = "red">-1-</font>                   <font color = "green">-2-</font>   
                                                                 <font color = "green">==></font>  
                                           <font color = "red">==></font>                      
74                           (HS_speed_enabled) ? clk1x_480Mhz : clk1x_12Mhz) : clk ;
                                                <font color = "green">-3-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77           assign HS_speed_enabled = (!active_driver)? ((xcvr_select_passive[1:0] === 2'b00) ? 1'b1 : 1'b0) : (xcvr_select[1:0] === 2'b00) ? 1'b1 : 1'b0;

ID         LINE       
-1-        77         (!active_driver)
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100            if (vbus !== 1'b1) begin
               <font color = "green">-1-</font>  
101              dut_hs_termination_reg = 0;  // Assume no DUT HS termination when VBUS is absent
           <font color = "green">      ==></font>
102            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107            if (dut_hs_termination === 1'b0) begin
               <font color = "red">-1-</font>  
108              dut_hs_termination_reg = 0;  // No DUT HS termination - signaled by TB
           <font color = "red">      ==></font>
109            end else if (vbus !== 1'b1) begin
                        <font color = "green">-2-</font>  
110              dut_hs_termination_reg = 0;  // No DUT HS termination - VBUS is absent
           <font color = "green">      ==></font>
111            end else begin
112              dut_hs_termination_reg = 1;  // DUT HS termination in place
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
157            if ((vip_transmit === 1'b0) && ((!active_driver && fs_preamble_passive === 1'b0) || (active_driver && fs_preamble === 1'b0))) begin
               <font color = "green">-1-</font>  
158              if (data_in !== data_phase_0) begin
                 <font color = "green">-2-</font>  
159                saw_sync_clk <= 1'b0;
           <font color = "green">        ==></font>
160                pll_sync_clk <= 1'b0;
161              end
162              else begin
163                if ((data_phase_0 !== data_phase_1) && (pll_rec_clk === 1'b1)) begin
                   <font color = "green">-3-</font>  
164                  saw_sync_clk <= 1'b1;
           <font color = "green">          ==></font>
165                end
166                else if ((data_phase_1 !== data_phase_2) && (pll_rec_clk === 1'b1)) begin
                        <font color = "green">-4-</font>  
167                  saw_sync_clk <= 1'b1;
           <font color = "green">          ==></font>
168                end
169                else if ((data_phase_2 !== data_phase_3) && (pll_rec_clk === 1'b1)) begin
                        <font color = "green">-5-</font>  
170                  saw_sync_clk <= 1'b1;
           <font color = "green">          ==></font>
171                end
                   MISSING_ELSE
           <font color = "green">        ==></font>
172        
173                if ((ls_to_fs_sync_2 === 1'b1)) begin
                   <font color = "green">-6-</font>  
174                  // Force reasonable clock change over from FS to LS
175                  if ((ls_to_fs_phase_0 === 1'b0)) begin
                     <font color = "green">-7-</font>  
176                    pll_sync_clk <= 1'b1;
           <font color = "green">            ==></font>
177                    saw_sync_clk <= 1'b1;
178                  end else begin
179                    pll_sync_clk <= 1'b0;
           <font color = "green">            ==></font>
180                    saw_sync_clk <= 1'b0;
181                  end
182                end
183                else if ((data_phase_1 !== data_phase_2) && (pll_rec_clk !== 1'b1)) begin
                        <font color = "green">-8-</font>  
184                  pll_sync_clk <= ~saw_sync_clk;
           <font color = "green">          ==></font>
185                  saw_sync_clk <= 1'b0;
186                end
187                else begin
188                  pll_sync_clk <= 1'b0;
           <font color = "green">          ==></font>
189                end
190        
191              end
192            end
193            else begin
194              pll_sync_clk <= 1'b0;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
211            if (pll_reset) begin
               <font color = "red">-1-</font>  
212              feed_back <= 1'b1;
           <font color = "red">      ==></font>
213            end
214            else begin
215              feed_back <= (!feed_back) & phase_rst;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221            if (pll_reset) begin
               <font color = "red">-1-</font>  
222              pll_clk <= 1'b1;
           <font color = "red">      ==></font>
223            end
224            else begin
225              pll_clk <= phase_det & phase_rst;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
231            if (pll_reset) begin
               <font color = "red">-1-</font>  
232              pll_rec_clk <= 1'b0;
           <font color = "red">      ==></font>
233            end
234            else begin
235              pll_rec_clk <= extract_clk;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
308            if (hs_to_fs_sync_2) begin
               <font color = "green">-1-</font>  
309              clk4x_240Mhz = 1;
           <font color = "green">      ==></font>
310            end else begin
311              clk4x_240Mhz = ~clk4x_240Mhz;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
317            if (hs_to_fs_sync_4) begin
               <font color = "green">-1-</font>  
318              clk4x_120Mhz = 1;
           <font color = "green">      ==></font>
319            end else begin
320              clk4x_120Mhz = ~clk4x_120Mhz;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
327            if (hs_to_fs_sync_2) begin
               <font color = "green">-1-</font>  
328              clk4x_12Mhz = 1;
           <font color = "green">      ==></font>
329              clk4x_12Mhz_counter = 5;
330            end else begin
331              clk4x_12Mhz_counter = clk4x_12Mhz_counter - 1;
332              if (clk4x_12Mhz_counter == 0) begin
                 <font color = "green">-2-</font>  
333                clk4x_12Mhz = ~clk4x_12Mhz;
           <font color = "green">        ==></font>
334                clk4x_12Mhz_counter = 5;
335              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
346            if (ls_to_fs_sync_2) begin
               <font color = "green">-1-</font>  
347              clk4x_3Mhz = 0;
           <font color = "green">      ==></font>
348            end else begin
349              clk4x_3Mhz = ~clk4x_3Mhz;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
356            if (ls_to_fs_sync_4) begin
               <font color = "green">-1-</font>  
357              clk4x_1_5Mhz = 0;
           <font color = "green">      ==></font>
358            end else begin
359              clk4x_1_5Mhz = ~clk4x_1_5Mhz;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
371            if (clk1x_480Mhz_counter == 0) begin
               <font color = "green">-1-</font>  
372              clk1x_480Mhz = ~clk1x_480Mhz;
           <font color = "green">      ==></font>
373              clk1x_480Mhz_counter = 2;
374            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
381            if (clk1x_12Mhz_counter == 0) begin
               <font color = "green">-1-</font>  
382              clk1x_12Mhz = ~clk1x_12Mhz;
           <font color = "green">      ==></font>
383              clk1x_12Mhz_counter = 20;
384            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
391            if (clk1x_1_5Mhz_counter == 0) begin
               <font color = "green">-1-</font>  
392              clk1x_1_5Mhz = ~clk1x_1_5Mhz;
           <font color = "green">      ==></font>
393              clk1x_1_5Mhz_counter = 4;
394            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30759'>
<a name="inst_tag_30759_Line"></a>
<b>Line Coverage for Instance : <a href="mod406.html#inst_tag_30759" >config_ss_tb.config_ss_env_intf.dev_usb_if.usb_20_serial_if</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>135</td><td>110</td><td>81.48</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>230</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>97</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>107</td><td>5</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>122</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>133</td><td>13</td><td>13</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>150</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>157</td><td>21</td><td>8</td><td>38.10</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>200</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>211</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>221</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>231</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">INITIAL</td><td>240</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>249</td><td>23</td><td>23</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>282</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>290</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>303</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>308</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>317</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>327</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>341</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>346</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>356</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>370</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>380</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>390</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
229                       always @(dp or dm) begin
230        1/1              $sformat(dp_drive_strength,&quot;%v&quot;,dp);
231        1/1              $sformat(dm_drive_strength,&quot;%v&quot;,dm);
</pre>
<pre class="code"><br clear=all>
  FILE: /nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/DV/subsystem_level/config_ss_verif_env/.//../config_ss_verif_env/tb_src/vips/USB/include/sverilog/svt_usb_20_serial_if_shared.svi
97         1/1              dut_hs_termination_reg = 1;  // Assume DUT HS termination in place
98         1/1              vip_hs_termination_reg = 0;  // Assume VIP HS termination not in place
99         2/2              #1;
100        1/1              if (vbus !== 1'b1) begin
101        1/1                dut_hs_termination_reg = 0;  // Assume no DUT HS termination when VBUS is absent
102                         end
                   <font color = "red">==>  MISSING_ELSE</font>
103                       end
104                     
105                       // Sample changes on the DUT termination signal
106                       always @ (dut_hs_termination or vbus) begin
107        <font color = "red">0/1     ==>      if (dut_hs_termination === 1'b0) begin</font>
108        <font color = "red">0/1     ==>        dut_hs_termination_reg = 0;  // No DUT HS termination - signaled by TB</font>
109        <font color = "red">0/1     ==>      end else if (vbus !== 1'b1) begin</font>
110        <font color = "red">0/1     ==>        dut_hs_termination_reg = 0;  // No DUT HS termination - VBUS is absent</font>
111                         end else begin
112        <font color = "red">0/1     ==>        dut_hs_termination_reg = 1;  // DUT HS termination in place</font>
113                         end
114                       end
115                     
116                       //-----------------------------------------------------------------------
117                       // Additions for VBUS
118                       //-----------------------------------------------------------------------
119                     
120                       // Initialize VBUS drive off
121                       initial begin
122        1/1              vbus_reg = 1'bz;  // Assume VIP not started
123        1/1              gtx_dp = 1'bz;
124        1/1              gtx_dm = 1'bz;
125                       end
126                     
127                       //-----------------------------------------------------------------------
128                       // Additions for Clock_Recovery
129                       //-----------------------------------------------------------------------
130                     
131                       // Initialize all registers
132                       initial begin
133        1/1              data_phase_0    = 1'b0;
134        1/1              data_phase_1    = 1'b0;
135        1/1              data_phase_2    = 1'b0;
136        1/1              data_phase_3    = 1'b0;
137        1/1              dpdm_phase_0    = 1'b0;
138        1/1              int_se0         = 1'b0;
139        1/1              extract_clk_reg = 1'b0;
140        1/1              feed_back       = 1'b0;
141        1/1              pll_clk         = 1'b0;
142        1/1              pll_rec_clk     = 1'b0;
143        1/1              pll_reset       = 1'b1;
144        1/1              pll_sync_clk    = 1'b0;
145        1/1              saw_sync_clk    = 1'b0;
146                       end
147                     
148                       // Reset the DPLL at startup
149                       initial begin
150        2/2              @(posedge clk);
151        2/2              @(posedge clk);
152        1/1              pll_reset = 0;
153                       end
154                     
155                       // Code to generate the initial recovered clock edge during the first SYNC bit
156                       always @ (posedge clk4x) begin
157        1/1              if ((vip_transmit === 1'b0) &amp;&amp; ((!active_driver &amp;&amp; fs_preamble_passive === 1'b0) || (active_driver &amp;&amp; fs_preamble === 1'b0))) begin
158        1/1                if (data_in !== data_phase_0) begin
159        <font color = "red">0/1     ==>          saw_sync_clk &lt;= 1'b0;</font>
160        <font color = "red">0/1     ==>          pll_sync_clk &lt;= 1'b0;</font>
161                           end
162                           else begin
163        1/1                  if ((data_phase_0 !== data_phase_1) &amp;&amp; (pll_rec_clk === 1'b1)) begin
164        <font color = "red">0/1     ==>            saw_sync_clk &lt;= 1'b1;</font>
165                             end
166        1/1                  else if ((data_phase_1 !== data_phase_2) &amp;&amp; (pll_rec_clk === 1'b1)) begin
167        <font color = "red">0/1     ==>            saw_sync_clk &lt;= 1'b1;</font>
168                             end
169        1/1                  else if ((data_phase_2 !== data_phase_3) &amp;&amp; (pll_rec_clk === 1'b1)) begin
170        <font color = "red">0/1     ==>            saw_sync_clk &lt;= 1'b1;</font>
171                             end
                        MISSING_ELSE
172                     
173        1/1                  if ((ls_to_fs_sync_2 === 1'b1)) begin
174                               // Force reasonable clock change over from FS to LS
175        <font color = "red">0/1     ==>            if ((ls_to_fs_phase_0 === 1'b0)) begin</font>
176        <font color = "red">0/1     ==>              pll_sync_clk &lt;= 1'b1;</font>
177        <font color = "red">0/1     ==>              saw_sync_clk &lt;= 1'b1;</font>
178                               end else begin
179        <font color = "red">0/1     ==>              pll_sync_clk &lt;= 1'b0;</font>
180        <font color = "red">0/1     ==>              saw_sync_clk &lt;= 1'b0;</font>
181                               end
182                             end
183        1/1                  else if ((data_phase_1 !== data_phase_2) &amp;&amp; (pll_rec_clk !== 1'b1)) begin
184        <font color = "red">0/1     ==>            pll_sync_clk &lt;= ~saw_sync_clk;</font>
185        <font color = "red">0/1     ==>            saw_sync_clk &lt;= 1'b0;</font>
186                             end
187                             else begin
188        1/1                    pll_sync_clk &lt;= 1'b0;
189                             end
190                     
191                           end
192                         end
193                         else begin
194        <font color = "red">0/1     ==>        pll_sync_clk &lt;= 1'b0;</font>
195                         end
196                       end
197                     
198                       // Generation of control signals
199                       always @ (posedge clk4x) begin
200        1/1              data_phase_0 &lt;= data_in;
201        1/1              data_phase_1 &lt;= data_phase_0;
202        1/1              data_phase_2 &lt;= data_phase_1;
203        1/1              data_phase_3 &lt;= data_phase_2;
204        1/1              dpdm_phase_0 &lt;= se0_detect;
205        1/1              int_se0 &lt;= dpdm_phase_0 &amp;&amp; (int_se0 || se0_detect);
206        1/1              extract_clk_reg &lt;= phase_det &amp; phase_rst;
207                       end
208                     
209                       // Generation of feedback
210                       always @ (posedge clk4x) begin
211        1/1              if (pll_reset) begin
212        <font color = "red">0/1     ==>        feed_back &lt;= 1'b1;</font>
213                         end
214                         else begin
215        1/1                feed_back &lt;= (!feed_back) &amp; phase_rst;
216                         end
217                       end
218                     
219                       // Generation of clock
220                       always @ (posedge clk4x) begin
221        1/1              if (pll_reset) begin
222        <font color = "red">0/1     ==>        pll_clk &lt;= 1'b1;</font>
223                         end
224                         else begin
225        1/1                pll_clk &lt;= phase_det &amp; phase_rst;
226                         end
227                       end
228                     
229                       // Generation of recovered clock
230                       always @ (posedge clk4x) begin
231        1/1              if (pll_reset) begin
232        <font color = "red">0/1     ==>        pll_rec_clk &lt;= 1'b0;</font>
233                         end
234                         else begin
235        1/1                pll_rec_clk &lt;= extract_clk;
236                         end
237                       end
238                     
239                       // Initialize all registers
240                       initial begin
241                       end
242                     
243                       //-------------------------------------------------------------------------
244                       // Additions for LS_Peripheral, Clock_Recovery and LS_on_FS
245                       //-------------------------------------------------------------------------
246                     
247                       // Initialize all registers
248                       initial begin
249        1/1              hs_to_fs_phase_0 = 0;
250        1/1              hs_to_fs_phase_1 = 0;
251        1/1              hs_to_fs_phase_2 = 0;
252        1/1              hs_to_fs_phase_3 = 0;
253        1/1              ls_to_fs_phase_0 = 0;
254        1/1              ls_to_fs_phase_1 = 0;
255        1/1              ls_to_fs_phase_2 = 0;
256        1/1              ls_to_fs_phase_3 = 0;
257                     
258        1/1              clk4x_240Mhz = 0;
259        1/1              clk4x_120Mhz = 0;
260        1/1              clk4x_48Mhz = 0;
261        1/1              clk4x_24Mhz = 0;
262        1/1              clk4x_12Mhz = 0;
263        1/1              clk4x_6Mhz = 0;
264        1/1              clk4x_3Mhz = 0;
265        1/1              clk4x_1_5Mhz = 0;
266        1/1              clk4x_12Mhz_counter = 5;  // Divide by 10;  clk4x_120Mhz =&gt; clk4x_12Mhz
267                     
268        1/1              clk1x_480Mhz = 0;
269        1/1              clk1x_12Mhz = 0;
270        1/1              clk1x_1_5Mhz = 0;
271        1/1              clk1x_480Mhz_counter = 2;  // Divide by  4;  clk4x_480Mhz =&gt; clk1x_480Mhz
272        1/1              clk1x_12Mhz_counter = 20;  // Divide by 40;  clk1x_480Mhz =&gt; clk1x_12Mhz
273        1/1              clk1x_1_5Mhz_counter = 4;  // Divide by  8;  clk1x_12Mhz  =&gt; clk1x_1_5Mhz
274                       end
275                     
276                       //-------------------------------------------------------------------------
277                       // Generates speed changes synchronization signals for the 4x clocks 
278                       //-------------------------------------------------------------------------
279                     
280                       // Phase signals used to &quot;cleanup&quot; clocking transitions during a HS/FS speed change
281                       always @ (posedge clk4x_480Mhz) begin
282        1/1              hs_to_fs_phase_0 &lt;= (HS_speed_enabled === 1'b1) ? 1'b1 : 1'b0;
283        1/1              hs_to_fs_phase_1 &lt;= hs_to_fs_phase_0;
284        1/1              hs_to_fs_phase_2 &lt;= hs_to_fs_phase_1;
285        1/1              hs_to_fs_phase_3 &lt;= hs_to_fs_phase_2;
286                       end
287                     
288                       // Phase signals used to &quot;cleanup&quot; clocking transitions during a FS/LS speed change
289                       always @ (posedge clk4x_12Mhz) begin
290        1/1              ls_to_fs_phase_0 &lt;= (LS_speed_enabled === 1'b1) ? 1'b1 : 1'b0;
291        1/1              ls_to_fs_phase_1 &lt;= ls_to_fs_phase_0;
292        1/1              ls_to_fs_phase_2 &lt;= ls_to_fs_phase_1;
293        1/1              ls_to_fs_phase_3 &lt;= ls_to_fs_phase_2;
294                       end
295                     
296                       //-------------------------------------------------------------------------
297                       // Generates 4x clocks for clock recovery enabled mode
298                       //-------------------------------------------------------------------------
299                     
300                       // Generate a 4x HS 480Mhz clock for clock recovery enabled mode
301                       //-------------------------------------------------------------------------
302                       always @ (clk) begin
303        1/1             clk4x_480Mhz = clk;
304                       end
305                     
306                       // Synchronized divide by 2 of clk4x_480Mhz 
307                       always @ (posedge clk4x_480Mhz) begin
308        1/1              if (hs_to_fs_sync_2) begin
309        <font color = "red">0/1     ==>        clk4x_240Mhz = 1;</font>
310                         end else begin
311        1/1                clk4x_240Mhz = ~clk4x_240Mhz;
312                         end
313                       end
314                     
315                       // Synchronized divide by 4 of clk4x_480Mhz 
316                       always @ (posedge clk4x_240Mhz) begin
317        1/1              if (hs_to_fs_sync_4) begin
318        <font color = "red">0/1     ==>        clk4x_120Mhz = 1;</font>
319                         end else begin
320        1/1                clk4x_120Mhz = ~clk4x_120Mhz;
321                         end
322                       end
323                     
324                       // Generate a 4x FS 12Mhz clock for clock recovery enabled mode
325                       //-------------------------------------------------------------------------
326                       always @ (posedge clk4x_120Mhz or hs_to_fs_sync_2) begin
327        1/1              if (hs_to_fs_sync_2) begin
328        <font color = "red">0/1     ==>        clk4x_12Mhz = 1;</font>
329        <font color = "red">0/1     ==>        clk4x_12Mhz_counter = 5;</font>
330                         end else begin
331        1/1                clk4x_12Mhz_counter = clk4x_12Mhz_counter - 1;
332        1/1                if (clk4x_12Mhz_counter == 0) begin
333        1/1                  clk4x_12Mhz = ~clk4x_12Mhz;
334        1/1                  clk4x_12Mhz_counter = 5;
335                           end
                        MISSING_ELSE
336                         end
337                       end
338                     
339                       // Synchronized divide by 2 of clk4x_12Mhz 
340                       always @ (posedge clk4x_12Mhz) begin
341        1/1              clk4x_6Mhz = ~clk4x_6Mhz;
342                       end
343                     
344                       // Synchronized divide by 4 of clk4x_12Mhz
345                       always @ (posedge clk4x_6Mhz or posedge ls_to_fs_sync_2) begin
346        1/1              if (ls_to_fs_sync_2) begin
347        1/1                clk4x_3Mhz = 0;
348                         end else begin
349        1/1                clk4x_3Mhz = ~clk4x_3Mhz;
350                         end
351                       end
352                     
353                       // Generate a 4x LS 1.5Mhz clock for clock recovery enabled mode
354                       //-------------------------------------------------------------------------
355                       always @ (posedge clk4x_3Mhz or posedge ls_to_fs_sync_4) begin
356        1/1              if (ls_to_fs_sync_4) begin
357        1/1                clk4x_1_5Mhz = 0;
358                         end else begin
359        1/1                clk4x_1_5Mhz = ~clk4x_1_5Mhz;
360                         end
361                       end
362                     
363                       //-------------------------------------------------------------------------
364                       // Generates 1x clocks for clock recovery disabled mode
365                       //-------------------------------------------------------------------------
366                     
367                       // Generate a 1x HS 480Mhz clock for clock recovery disabled mode
368                       //-------------------------------------------------------------------------
369                       always @ (posedge clk4x_480Mhz) begin
370        1/1              clk1x_480Mhz_counter = clk1x_480Mhz_counter - 1;
371        1/1              if (clk1x_480Mhz_counter == 0) begin
372        1/1                clk1x_480Mhz = ~clk1x_480Mhz;
373        1/1                clk1x_480Mhz_counter = 2;
374                         end
                        MISSING_ELSE
375                       end
376                     
377                       // Generate a 1x FS 12Mhz clock for clock recovery disabled mode
378                       //-------------------------------------------------------------------------
379                       always @ (posedge clk1x_480Mhz) begin
380        1/1              clk1x_12Mhz_counter = clk1x_12Mhz_counter - 1;
381        1/1              if (clk1x_12Mhz_counter == 0) begin
382        1/1                clk1x_12Mhz = ~clk1x_12Mhz;
383        1/1                clk1x_12Mhz_counter = 20;
384                         end
                        MISSING_ELSE
385                       end
386                     
387                       // Generate a 1x LS 1.5Mhz clock for clock recovery disabled mode
388                       //-------------------------------------------------------------------------
389                       always @ (posedge clk1x_12Mhz) begin
390        1/1              clk1x_1_5Mhz_counter = clk1x_1_5Mhz_counter - 1;
391        1/1              if (clk1x_1_5Mhz_counter == 0) begin
392        1/1                clk1x_1_5Mhz = ~clk1x_1_5Mhz;
393        1/1                clk1x_1_5Mhz_counter = 4;
394                         end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_30759_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod406.html#inst_tag_30759" >config_ss_tb.config_ss_env_intf.dev_usb_if.usb_20_serial_if</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>32</td><td>19</td><td>59.38</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>32</td><td>19</td><td>59.38</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 EXPRESSION 
 Number  Term
      1  ((!active_driver)) ? ((xcvr_select_passive[1] === 1'b0) ? 1'b0 : ((fs_preamble_passive === 1'b1) ? 1'b0 : 1'b1)) : ((xcvr_select[1] === 1'b0) ? 1'b0 : ((fs_preamble === 1'b1) ? 1'b0 : 1'b1)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((xcvr_select_passive[1] === 1'b0) ? 1'b0 : ((fs_preamble_passive === 1'b1) ? 1'b0 : 1'b1))
                 ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((fs_preamble_passive === 1'b1) ? 1'b0 : 1'b1)
                 ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((xcvr_select[1] === 1'b0) ? 1'b0 : ((fs_preamble === 1'b1) ? 1'b0 : 1'b1))
                 ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((fs_preamble === 1'b1) ? 1'b0 : 1'b1)
                 -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       69
 EXPRESSION (LS_speed_enabled ? clk4x_1_5Mhz : (HS_speed_enabled ? clk4x_480Mhz : clk4x_12Mhz))
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       69
 SUB-EXPRESSION (HS_speed_enabled ? clk4x_480Mhz : clk4x_12Mhz)
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73
 EXPRESSION (generate_clk1x ? (LS_speed_enabled ? clk1x_1_5Mhz : (HS_speed_enabled ? clk1x_480Mhz : clk1x_12Mhz)) : clk)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73
 SUB-EXPRESSION (LS_speed_enabled ? clk1x_1_5Mhz : (HS_speed_enabled ? clk1x_480Mhz : clk1x_12Mhz))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73
 SUB-EXPRESSION (HS_speed_enabled ? clk1x_480Mhz : clk1x_12Mhz)
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77
 EXPRESSION (((!active_driver)) ? ((xcvr_select_passive[1:0] === 2'b0) ? 1'b1 : 1'b0) : ((xcvr_select[1:0] === 2'b0) ? 1'b1 : 1'b0))
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77
 SUB-EXPRESSION ((xcvr_select_passive[1:0] === 2'b0) ? 1'b1 : 1'b0)
                 -----------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77
 SUB-EXPRESSION ((xcvr_select[1:0] === 2'b0) ? 1'b1 : 1'b0)
                 -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       205
 EXPRESSION (dpdm_phase_0 &amp;&amp; (int_se0 || se0_detect))
             ------1-----    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       205
 SUB-EXPRESSION (int_se0 || se0_detect)
                 ---1---    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_30759_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod406.html#inst_tag_30759" >config_ss_tb.config_ss_env_intf.dev_usb_if.usb_20_serial_if</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">49</td>
<td class="rt">28</td>
<td class="rt">57.14 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">66</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">69</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">157</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">211</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">231</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">308</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">317</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">327</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">346</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">356</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">371</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">381</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">391</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66           assign LS_speed_enabled = (!active_driver)? ((xcvr_select_passive[1] === 1'b0) ? 1'b0 : (fs_preamble_passive === 1'b1) ? 1'b0 : 1'b1 ) : (xcvr_select[1] === 1'b0) ? 1'b0 : (fs_preamble === 1'b1) ? 1'b0 : 1'b1;

ID         LINE       
-1-        66         (!active_driver)
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69           assign clk4x = (LS_speed_enabled) ? clk4x_1_5Mhz :
                                               <font color = "green">-1-</font>  
                                               <font color = "green">==></font>  
70                          (HS_speed_enabled) ? clk4x_480Mhz : clk4x_12Mhz;
                                               <font color = "red">-2-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73           assign clk1x = generate_clk1x ? ((LS_speed_enabled) ? clk1x_1_5Mhz :
                                           <font color = "red">-1-</font>                   <font color = "green">-2-</font>   
                                                                 <font color = "green">==></font>  
                                           <font color = "red">==></font>                      
74                           (HS_speed_enabled) ? clk1x_480Mhz : clk1x_12Mhz) : clk ;
                                                <font color = "red">-3-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77           assign HS_speed_enabled = (!active_driver)? ((xcvr_select_passive[1:0] === 2'b00) ? 1'b1 : 1'b0) : (xcvr_select[1:0] === 2'b00) ? 1'b1 : 1'b0;

ID         LINE       
-1-        77         (!active_driver)
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100            if (vbus !== 1'b1) begin
               <font color = "red">-1-</font>  
101              dut_hs_termination_reg = 0;  // Assume no DUT HS termination when VBUS is absent
           <font color = "green">      ==></font>
102            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107            if (dut_hs_termination === 1'b0) begin
               <font color = "red">-1-</font>  
108              dut_hs_termination_reg = 0;  // No DUT HS termination - signaled by TB
           <font color = "red">      ==></font>
109            end else if (vbus !== 1'b1) begin
                        <font color = "red">-2-</font>  
110              dut_hs_termination_reg = 0;  // No DUT HS termination - VBUS is absent
           <font color = "red">      ==></font>
111            end else begin
112              dut_hs_termination_reg = 1;  // DUT HS termination in place
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
157            if ((vip_transmit === 1'b0) && ((!active_driver && fs_preamble_passive === 1'b0) || (active_driver && fs_preamble === 1'b0))) begin
               <font color = "red">-1-</font>  
158              if (data_in !== data_phase_0) begin
                 <font color = "red">-2-</font>  
159                saw_sync_clk <= 1'b0;
           <font color = "red">        ==></font>
160                pll_sync_clk <= 1'b0;
161              end
162              else begin
163                if ((data_phase_0 !== data_phase_1) && (pll_rec_clk === 1'b1)) begin
                   <font color = "red">-3-</font>  
164                  saw_sync_clk <= 1'b1;
           <font color = "red">          ==></font>
165                end
166                else if ((data_phase_1 !== data_phase_2) && (pll_rec_clk === 1'b1)) begin
                        <font color = "red">-4-</font>  
167                  saw_sync_clk <= 1'b1;
           <font color = "red">          ==></font>
168                end
169                else if ((data_phase_2 !== data_phase_3) && (pll_rec_clk === 1'b1)) begin
                        <font color = "red">-5-</font>  
170                  saw_sync_clk <= 1'b1;
           <font color = "red">          ==></font>
171                end
                   MISSING_ELSE
           <font color = "green">        ==></font>
172        
173                if ((ls_to_fs_sync_2 === 1'b1)) begin
                   <font color = "red">-6-</font>  
174                  // Force reasonable clock change over from FS to LS
175                  if ((ls_to_fs_phase_0 === 1'b0)) begin
                     <font color = "red">-7-</font>  
176                    pll_sync_clk <= 1'b1;
           <font color = "red">            ==></font>
177                    saw_sync_clk <= 1'b1;
178                  end else begin
179                    pll_sync_clk <= 1'b0;
           <font color = "red">            ==></font>
180                    saw_sync_clk <= 1'b0;
181                  end
182                end
183                else if ((data_phase_1 !== data_phase_2) && (pll_rec_clk !== 1'b1)) begin
                        <font color = "red">-8-</font>  
184                  pll_sync_clk <= ~saw_sync_clk;
           <font color = "red">          ==></font>
185                  saw_sync_clk <= 1'b0;
186                end
187                else begin
188                  pll_sync_clk <= 1'b0;
           <font color = "green">          ==></font>
189                end
190        
191              end
192            end
193            else begin
194              pll_sync_clk <= 1'b0;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
211            if (pll_reset) begin
               <font color = "red">-1-</font>  
212              feed_back <= 1'b1;
           <font color = "red">      ==></font>
213            end
214            else begin
215              feed_back <= (!feed_back) & phase_rst;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221            if (pll_reset) begin
               <font color = "red">-1-</font>  
222              pll_clk <= 1'b1;
           <font color = "red">      ==></font>
223            end
224            else begin
225              pll_clk <= phase_det & phase_rst;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
231            if (pll_reset) begin
               <font color = "red">-1-</font>  
232              pll_rec_clk <= 1'b0;
           <font color = "red">      ==></font>
233            end
234            else begin
235              pll_rec_clk <= extract_clk;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
308            if (hs_to_fs_sync_2) begin
               <font color = "red">-1-</font>  
309              clk4x_240Mhz = 1;
           <font color = "red">      ==></font>
310            end else begin
311              clk4x_240Mhz = ~clk4x_240Mhz;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
317            if (hs_to_fs_sync_4) begin
               <font color = "red">-1-</font>  
318              clk4x_120Mhz = 1;
           <font color = "red">      ==></font>
319            end else begin
320              clk4x_120Mhz = ~clk4x_120Mhz;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
327            if (hs_to_fs_sync_2) begin
               <font color = "red">-1-</font>  
328              clk4x_12Mhz = 1;
           <font color = "red">      ==></font>
329              clk4x_12Mhz_counter = 5;
330            end else begin
331              clk4x_12Mhz_counter = clk4x_12Mhz_counter - 1;
332              if (clk4x_12Mhz_counter == 0) begin
                 <font color = "green">-2-</font>  
333                clk4x_12Mhz = ~clk4x_12Mhz;
           <font color = "green">        ==></font>
334                clk4x_12Mhz_counter = 5;
335              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
346            if (ls_to_fs_sync_2) begin
               <font color = "green">-1-</font>  
347              clk4x_3Mhz = 0;
           <font color = "green">      ==></font>
348            end else begin
349              clk4x_3Mhz = ~clk4x_3Mhz;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
356            if (ls_to_fs_sync_4) begin
               <font color = "green">-1-</font>  
357              clk4x_1_5Mhz = 0;
           <font color = "green">      ==></font>
358            end else begin
359              clk4x_1_5Mhz = ~clk4x_1_5Mhz;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
371            if (clk1x_480Mhz_counter == 0) begin
               <font color = "green">-1-</font>  
372              clk1x_480Mhz = ~clk1x_480Mhz;
           <font color = "green">      ==></font>
373              clk1x_480Mhz_counter = 2;
374            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
381            if (clk1x_12Mhz_counter == 0) begin
               <font color = "green">-1-</font>  
382              clk1x_12Mhz = ~clk1x_12Mhz;
           <font color = "green">      ==></font>
383              clk1x_12Mhz_counter = 20;
384            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
391            if (clk1x_1_5Mhz_counter == 0) begin
               <font color = "green">-1-</font>  
392              clk1x_1_5Mhz = ~clk1x_1_5Mhz;
           <font color = "green">      ==></font>
393              clk1x_1_5Mhz_counter = 4;
394            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30758'>
<a name="inst_tag_30758_Line"></a>
<b>Line Coverage for Instance : <a href="mod406.html#inst_tag_30758" >config_ss_tb.config_ss_env_intf.host_usb_if.usb_20_serial_if</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>135</td><td>131</td><td>97.04</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>230</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>97</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>107</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>122</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>133</td><td>13</td><td>13</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>150</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>157</td><td>21</td><td>21</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>200</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>211</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>221</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>231</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">INITIAL</td><td>240</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>249</td><td>23</td><td>23</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>282</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>290</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>303</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>308</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>327</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>341</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>346</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>356</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>370</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>380</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>390</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
229                       always @(dp or dm) begin
230        1/1              $sformat(dp_drive_strength,&quot;%v&quot;,dp);
231        1/1              $sformat(dm_drive_strength,&quot;%v&quot;,dm);
</pre>
<pre class="code"><br clear=all>
  FILE: /nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/DV/subsystem_level/config_ss_verif_env/.//../config_ss_verif_env/tb_src/vips/USB/include/sverilog/svt_usb_20_serial_if_shared.svi
97         1/1              dut_hs_termination_reg = 1;  // Assume DUT HS termination in place
98         1/1              vip_hs_termination_reg = 0;  // Assume VIP HS termination not in place
99         2/2              #1;
100        1/1              if (vbus !== 1'b1) begin
101        1/1                dut_hs_termination_reg = 0;  // Assume no DUT HS termination when VBUS is absent
102                         end
                        MISSING_ELSE
103                       end
104                     
105                       // Sample changes on the DUT termination signal
106                       always @ (dut_hs_termination or vbus) begin
107        1/1              if (dut_hs_termination === 1'b0) begin
108        <font color = "red">0/1     ==>        dut_hs_termination_reg = 0;  // No DUT HS termination - signaled by TB</font>
109        1/1              end else if (vbus !== 1'b1) begin
110        1/1                dut_hs_termination_reg = 0;  // No DUT HS termination - VBUS is absent
111                         end else begin
112        1/1                dut_hs_termination_reg = 1;  // DUT HS termination in place
113                         end
114                       end
115                     
116                       //-----------------------------------------------------------------------
117                       // Additions for VBUS
118                       //-----------------------------------------------------------------------
119                     
120                       // Initialize VBUS drive off
121                       initial begin
122        1/1              vbus_reg = 1'bz;  // Assume VIP not started
123        1/1              gtx_dp = 1'bz;
124        1/1              gtx_dm = 1'bz;
125                       end
126                     
127                       //-----------------------------------------------------------------------
128                       // Additions for Clock_Recovery
129                       //-----------------------------------------------------------------------
130                     
131                       // Initialize all registers
132                       initial begin
133        1/1              data_phase_0    = 1'b0;
134        1/1              data_phase_1    = 1'b0;
135        1/1              data_phase_2    = 1'b0;
136        1/1              data_phase_3    = 1'b0;
137        1/1              dpdm_phase_0    = 1'b0;
138        1/1              int_se0         = 1'b0;
139        1/1              extract_clk_reg = 1'b0;
140        1/1              feed_back       = 1'b0;
141        1/1              pll_clk         = 1'b0;
142        1/1              pll_rec_clk     = 1'b0;
143        1/1              pll_reset       = 1'b1;
144        1/1              pll_sync_clk    = 1'b0;
145        1/1              saw_sync_clk    = 1'b0;
146                       end
147                     
148                       // Reset the DPLL at startup
149                       initial begin
150        2/2              @(posedge clk);
151        2/2              @(posedge clk);
152        1/1              pll_reset = 0;
153                       end
154                     
155                       // Code to generate the initial recovered clock edge during the first SYNC bit
156                       always @ (posedge clk4x) begin
157        1/1              if ((vip_transmit === 1'b0) &amp;&amp; ((!active_driver &amp;&amp; fs_preamble_passive === 1'b0) || (active_driver &amp;&amp; fs_preamble === 1'b0))) begin
158        1/1                if (data_in !== data_phase_0) begin
159        1/1                  saw_sync_clk &lt;= 1'b0;
160        1/1                  pll_sync_clk &lt;= 1'b0;
161                           end
162                           else begin
163        1/1                  if ((data_phase_0 !== data_phase_1) &amp;&amp; (pll_rec_clk === 1'b1)) begin
164        1/1                    saw_sync_clk &lt;= 1'b1;
165                             end
166        1/1                  else if ((data_phase_1 !== data_phase_2) &amp;&amp; (pll_rec_clk === 1'b1)) begin
167        1/1                    saw_sync_clk &lt;= 1'b1;
168                             end
169        1/1                  else if ((data_phase_2 !== data_phase_3) &amp;&amp; (pll_rec_clk === 1'b1)) begin
170        1/1                    saw_sync_clk &lt;= 1'b1;
171                             end
                        MISSING_ELSE
172                     
173        1/1                  if ((ls_to_fs_sync_2 === 1'b1)) begin
174                               // Force reasonable clock change over from FS to LS
175        1/1                    if ((ls_to_fs_phase_0 === 1'b0)) begin
176        1/1                      pll_sync_clk &lt;= 1'b1;
177        1/1                      saw_sync_clk &lt;= 1'b1;
178                               end else begin
179        1/1                      pll_sync_clk &lt;= 1'b0;
180        1/1                      saw_sync_clk &lt;= 1'b0;
181                               end
182                             end
183        1/1                  else if ((data_phase_1 !== data_phase_2) &amp;&amp; (pll_rec_clk !== 1'b1)) begin
184        1/1                    pll_sync_clk &lt;= ~saw_sync_clk;
185        1/1                    saw_sync_clk &lt;= 1'b0;
186                             end
187                             else begin
188        1/1                    pll_sync_clk &lt;= 1'b0;
189                             end
190                     
191                           end
192                         end
193                         else begin
194        1/1                pll_sync_clk &lt;= 1'b0;
195                         end
196                       end
197                     
198                       // Generation of control signals
199                       always @ (posedge clk4x) begin
200        1/1              data_phase_0 &lt;= data_in;
201        1/1              data_phase_1 &lt;= data_phase_0;
202        1/1              data_phase_2 &lt;= data_phase_1;
203        1/1              data_phase_3 &lt;= data_phase_2;
204        1/1              dpdm_phase_0 &lt;= se0_detect;
205        1/1              int_se0 &lt;= dpdm_phase_0 &amp;&amp; (int_se0 || se0_detect);
206        1/1              extract_clk_reg &lt;= phase_det &amp; phase_rst;
207                       end
208                     
209                       // Generation of feedback
210                       always @ (posedge clk4x) begin
211        1/1              if (pll_reset) begin
212        <font color = "red">0/1     ==>        feed_back &lt;= 1'b1;</font>
213                         end
214                         else begin
215        1/1                feed_back &lt;= (!feed_back) &amp; phase_rst;
216                         end
217                       end
218                     
219                       // Generation of clock
220                       always @ (posedge clk4x) begin
221        1/1              if (pll_reset) begin
222        <font color = "red">0/1     ==>        pll_clk &lt;= 1'b1;</font>
223                         end
224                         else begin
225        1/1                pll_clk &lt;= phase_det &amp; phase_rst;
226                         end
227                       end
228                     
229                       // Generation of recovered clock
230                       always @ (posedge clk4x) begin
231        1/1              if (pll_reset) begin
232        <font color = "red">0/1     ==>        pll_rec_clk &lt;= 1'b0;</font>
233                         end
234                         else begin
235        1/1                pll_rec_clk &lt;= extract_clk;
236                         end
237                       end
238                     
239                       // Initialize all registers
240                       initial begin
241                       end
242                     
243                       //-------------------------------------------------------------------------
244                       // Additions for LS_Peripheral, Clock_Recovery and LS_on_FS
245                       //-------------------------------------------------------------------------
246                     
247                       // Initialize all registers
248                       initial begin
249        1/1              hs_to_fs_phase_0 = 0;
250        1/1              hs_to_fs_phase_1 = 0;
251        1/1              hs_to_fs_phase_2 = 0;
252        1/1              hs_to_fs_phase_3 = 0;
253        1/1              ls_to_fs_phase_0 = 0;
254        1/1              ls_to_fs_phase_1 = 0;
255        1/1              ls_to_fs_phase_2 = 0;
256        1/1              ls_to_fs_phase_3 = 0;
257                     
258        1/1              clk4x_240Mhz = 0;
259        1/1              clk4x_120Mhz = 0;
260        1/1              clk4x_48Mhz = 0;
261        1/1              clk4x_24Mhz = 0;
262        1/1              clk4x_12Mhz = 0;
263        1/1              clk4x_6Mhz = 0;
264        1/1              clk4x_3Mhz = 0;
265        1/1              clk4x_1_5Mhz = 0;
266        1/1              clk4x_12Mhz_counter = 5;  // Divide by 10;  clk4x_120Mhz =&gt; clk4x_12Mhz
267                     
268        1/1              clk1x_480Mhz = 0;
269        1/1              clk1x_12Mhz = 0;
270        1/1              clk1x_1_5Mhz = 0;
271        1/1              clk1x_480Mhz_counter = 2;  // Divide by  4;  clk4x_480Mhz =&gt; clk1x_480Mhz
272        1/1              clk1x_12Mhz_counter = 20;  // Divide by 40;  clk1x_480Mhz =&gt; clk1x_12Mhz
273        1/1              clk1x_1_5Mhz_counter = 4;  // Divide by  8;  clk1x_12Mhz  =&gt; clk1x_1_5Mhz
274                       end
275                     
276                       //-------------------------------------------------------------------------
277                       // Generates speed changes synchronization signals for the 4x clocks 
278                       //-------------------------------------------------------------------------
279                     
280                       // Phase signals used to &quot;cleanup&quot; clocking transitions during a HS/FS speed change
281                       always @ (posedge clk4x_480Mhz) begin
282        1/1              hs_to_fs_phase_0 &lt;= (HS_speed_enabled === 1'b1) ? 1'b1 : 1'b0;
283        1/1              hs_to_fs_phase_1 &lt;= hs_to_fs_phase_0;
284        1/1              hs_to_fs_phase_2 &lt;= hs_to_fs_phase_1;
285        1/1              hs_to_fs_phase_3 &lt;= hs_to_fs_phase_2;
286                       end
287                     
288                       // Phase signals used to &quot;cleanup&quot; clocking transitions during a FS/LS speed change
289                       always @ (posedge clk4x_12Mhz) begin
290        1/1              ls_to_fs_phase_0 &lt;= (LS_speed_enabled === 1'b1) ? 1'b1 : 1'b0;
291        1/1              ls_to_fs_phase_1 &lt;= ls_to_fs_phase_0;
292        1/1              ls_to_fs_phase_2 &lt;= ls_to_fs_phase_1;
293        1/1              ls_to_fs_phase_3 &lt;= ls_to_fs_phase_2;
294                       end
295                     
296                       //-------------------------------------------------------------------------
297                       // Generates 4x clocks for clock recovery enabled mode
298                       //-------------------------------------------------------------------------
299                     
300                       // Generate a 4x HS 480Mhz clock for clock recovery enabled mode
301                       //-------------------------------------------------------------------------
302                       always @ (clk) begin
303        1/1             clk4x_480Mhz = clk;
304                       end
305                     
306                       // Synchronized divide by 2 of clk4x_480Mhz 
307                       always @ (posedge clk4x_480Mhz) begin
308        1/1              if (hs_to_fs_sync_2) begin
309        1/1                clk4x_240Mhz = 1;
310                         end else begin
311        1/1                clk4x_240Mhz = ~clk4x_240Mhz;
312                         end
313                       end
314                     
315                       // Synchronized divide by 4 of clk4x_480Mhz 
316                       always @ (posedge clk4x_240Mhz) begin
317        1/1              if (hs_to_fs_sync_4) begin
318        1/1                clk4x_120Mhz = 1;
319                         end else begin
320        1/1                clk4x_120Mhz = ~clk4x_120Mhz;
321                         end
322                       end
323                     
324                       // Generate a 4x FS 12Mhz clock for clock recovery enabled mode
325                       //-------------------------------------------------------------------------
326                       always @ (posedge clk4x_120Mhz or hs_to_fs_sync_2) begin
327        1/1              if (hs_to_fs_sync_2) begin
328        1/1                clk4x_12Mhz = 1;
329        1/1                clk4x_12Mhz_counter = 5;
330                         end else begin
331        1/1                clk4x_12Mhz_counter = clk4x_12Mhz_counter - 1;
332        1/1                if (clk4x_12Mhz_counter == 0) begin
333        1/1                  clk4x_12Mhz = ~clk4x_12Mhz;
334        1/1                  clk4x_12Mhz_counter = 5;
335                           end
                        MISSING_ELSE
336                         end
337                       end
338                     
339                       // Synchronized divide by 2 of clk4x_12Mhz 
340                       always @ (posedge clk4x_12Mhz) begin
341        1/1              clk4x_6Mhz = ~clk4x_6Mhz;
342                       end
343                     
344                       // Synchronized divide by 4 of clk4x_12Mhz
345                       always @ (posedge clk4x_6Mhz or posedge ls_to_fs_sync_2) begin
346        1/1              if (ls_to_fs_sync_2) begin
347        1/1                clk4x_3Mhz = 0;
348                         end else begin
349        1/1                clk4x_3Mhz = ~clk4x_3Mhz;
350                         end
351                       end
352                     
353                       // Generate a 4x LS 1.5Mhz clock for clock recovery enabled mode
354                       //-------------------------------------------------------------------------
355                       always @ (posedge clk4x_3Mhz or posedge ls_to_fs_sync_4) begin
356        1/1              if (ls_to_fs_sync_4) begin
357        1/1                clk4x_1_5Mhz = 0;
358                         end else begin
359        1/1                clk4x_1_5Mhz = ~clk4x_1_5Mhz;
360                         end
361                       end
362                     
363                       //-------------------------------------------------------------------------
364                       // Generates 1x clocks for clock recovery disabled mode
365                       //-------------------------------------------------------------------------
366                     
367                       // Generate a 1x HS 480Mhz clock for clock recovery disabled mode
368                       //-------------------------------------------------------------------------
369                       always @ (posedge clk4x_480Mhz) begin
370        1/1              clk1x_480Mhz_counter = clk1x_480Mhz_counter - 1;
371        1/1              if (clk1x_480Mhz_counter == 0) begin
372        1/1                clk1x_480Mhz = ~clk1x_480Mhz;
373        1/1                clk1x_480Mhz_counter = 2;
374                         end
                        MISSING_ELSE
375                       end
376                     
377                       // Generate a 1x FS 12Mhz clock for clock recovery disabled mode
378                       //-------------------------------------------------------------------------
379                       always @ (posedge clk1x_480Mhz) begin
380        1/1              clk1x_12Mhz_counter = clk1x_12Mhz_counter - 1;
381        1/1              if (clk1x_12Mhz_counter == 0) begin
382        1/1                clk1x_12Mhz = ~clk1x_12Mhz;
383        1/1                clk1x_12Mhz_counter = 20;
384                         end
                        MISSING_ELSE
385                       end
386                     
387                       // Generate a 1x LS 1.5Mhz clock for clock recovery disabled mode
388                       //-------------------------------------------------------------------------
389                       always @ (posedge clk1x_12Mhz) begin
390        1/1              clk1x_1_5Mhz_counter = clk1x_1_5Mhz_counter - 1;
391        1/1              if (clk1x_1_5Mhz_counter == 0) begin
392        1/1                clk1x_1_5Mhz = ~clk1x_1_5Mhz;
393        1/1                clk1x_1_5Mhz_counter = 4;
394                         end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_30758_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod406.html#inst_tag_30758" >config_ss_tb.config_ss_env_intf.host_usb_if.usb_20_serial_if</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>32</td><td>27</td><td>84.38</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>32</td><td>27</td><td>84.38</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 EXPRESSION 
 Number  Term
      1  ((!active_driver)) ? ((xcvr_select_passive[1] === 1'b0) ? 1'b0 : ((fs_preamble_passive === 1'b1) ? 1'b0 : 1'b1)) : ((xcvr_select[1] === 1'b0) ? 1'b0 : ((fs_preamble === 1'b1) ? 1'b0 : 1'b1)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((xcvr_select_passive[1] === 1'b0) ? 1'b0 : ((fs_preamble_passive === 1'b1) ? 1'b0 : 1'b1))
                 ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((fs_preamble_passive === 1'b1) ? 1'b0 : 1'b1)
                 ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((xcvr_select[1] === 1'b0) ? 1'b0 : ((fs_preamble === 1'b1) ? 1'b0 : 1'b1))
                 ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((fs_preamble === 1'b1) ? 1'b0 : 1'b1)
                 -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       69
 EXPRESSION (LS_speed_enabled ? clk4x_1_5Mhz : (HS_speed_enabled ? clk4x_480Mhz : clk4x_12Mhz))
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       69
 SUB-EXPRESSION (HS_speed_enabled ? clk4x_480Mhz : clk4x_12Mhz)
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73
 EXPRESSION (generate_clk1x ? (LS_speed_enabled ? clk1x_1_5Mhz : (HS_speed_enabled ? clk1x_480Mhz : clk1x_12Mhz)) : clk)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73
 SUB-EXPRESSION (LS_speed_enabled ? clk1x_1_5Mhz : (HS_speed_enabled ? clk1x_480Mhz : clk1x_12Mhz))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73
 SUB-EXPRESSION (HS_speed_enabled ? clk1x_480Mhz : clk1x_12Mhz)
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77
 EXPRESSION (((!active_driver)) ? ((xcvr_select_passive[1:0] === 2'b0) ? 1'b1 : 1'b0) : ((xcvr_select[1:0] === 2'b0) ? 1'b1 : 1'b0))
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77
 SUB-EXPRESSION ((xcvr_select_passive[1:0] === 2'b0) ? 1'b1 : 1'b0)
                 -----------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77
 SUB-EXPRESSION ((xcvr_select[1:0] === 2'b0) ? 1'b1 : 1'b0)
                 -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       205
 EXPRESSION (dpdm_phase_0 &amp;&amp; (int_se0 || se0_detect))
             ------1-----    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       205
 SUB-EXPRESSION (int_se0 || se0_detect)
                 ---1---    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_30758_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod406.html#inst_tag_30758" >config_ss_tb.config_ss_env_intf.host_usb_if.usb_20_serial_if</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">49</td>
<td class="rt">44</td>
<td class="rt">89.80 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">66</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">69</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>TERNARY</td>
<td class="rt">73</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">157</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">211</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">231</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">308</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">317</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">327</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">346</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">356</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">371</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">381</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">391</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66           assign LS_speed_enabled = (!active_driver)? ((xcvr_select_passive[1] === 1'b0) ? 1'b0 : (fs_preamble_passive === 1'b1) ? 1'b0 : 1'b1 ) : (xcvr_select[1] === 1'b0) ? 1'b0 : (fs_preamble === 1'b1) ? 1'b0 : 1'b1;

ID         LINE       
-1-        66         (!active_driver)
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69           assign clk4x = (LS_speed_enabled) ? clk4x_1_5Mhz :
                                               <font color = "green">-1-</font>  
                                               <font color = "green">==></font>  
70                          (HS_speed_enabled) ? clk4x_480Mhz : clk4x_12Mhz;
                                               <font color = "green">-2-</font>  
                                               <font color = "green">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73           assign clk1x = generate_clk1x ? ((LS_speed_enabled) ? clk1x_1_5Mhz :
                                           <font color = "red">-1-</font>                   <font color = "green">-2-</font>   
                                                                 <font color = "green">==></font>  
                                           <font color = "red">==></font>                      
74                           (HS_speed_enabled) ? clk1x_480Mhz : clk1x_12Mhz) : clk ;
                                                <font color = "green">-3-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77           assign HS_speed_enabled = (!active_driver)? ((xcvr_select_passive[1:0] === 2'b00) ? 1'b1 : 1'b0) : (xcvr_select[1:0] === 2'b00) ? 1'b1 : 1'b0;

ID         LINE       
-1-        77         (!active_driver)
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100            if (vbus !== 1'b1) begin
               <font color = "green">-1-</font>  
101              dut_hs_termination_reg = 0;  // Assume no DUT HS termination when VBUS is absent
           <font color = "green">      ==></font>
102            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107            if (dut_hs_termination === 1'b0) begin
               <font color = "red">-1-</font>  
108              dut_hs_termination_reg = 0;  // No DUT HS termination - signaled by TB
           <font color = "red">      ==></font>
109            end else if (vbus !== 1'b1) begin
                        <font color = "green">-2-</font>  
110              dut_hs_termination_reg = 0;  // No DUT HS termination - VBUS is absent
           <font color = "green">      ==></font>
111            end else begin
112              dut_hs_termination_reg = 1;  // DUT HS termination in place
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
157            if ((vip_transmit === 1'b0) && ((!active_driver && fs_preamble_passive === 1'b0) || (active_driver && fs_preamble === 1'b0))) begin
               <font color = "green">-1-</font>  
158              if (data_in !== data_phase_0) begin
                 <font color = "green">-2-</font>  
159                saw_sync_clk <= 1'b0;
           <font color = "green">        ==></font>
160                pll_sync_clk <= 1'b0;
161              end
162              else begin
163                if ((data_phase_0 !== data_phase_1) && (pll_rec_clk === 1'b1)) begin
                   <font color = "green">-3-</font>  
164                  saw_sync_clk <= 1'b1;
           <font color = "green">          ==></font>
165                end
166                else if ((data_phase_1 !== data_phase_2) && (pll_rec_clk === 1'b1)) begin
                        <font color = "green">-4-</font>  
167                  saw_sync_clk <= 1'b1;
           <font color = "green">          ==></font>
168                end
169                else if ((data_phase_2 !== data_phase_3) && (pll_rec_clk === 1'b1)) begin
                        <font color = "green">-5-</font>  
170                  saw_sync_clk <= 1'b1;
           <font color = "green">          ==></font>
171                end
                   MISSING_ELSE
           <font color = "green">        ==></font>
172        
173                if ((ls_to_fs_sync_2 === 1'b1)) begin
                   <font color = "green">-6-</font>  
174                  // Force reasonable clock change over from FS to LS
175                  if ((ls_to_fs_phase_0 === 1'b0)) begin
                     <font color = "green">-7-</font>  
176                    pll_sync_clk <= 1'b1;
           <font color = "green">            ==></font>
177                    saw_sync_clk <= 1'b1;
178                  end else begin
179                    pll_sync_clk <= 1'b0;
           <font color = "green">            ==></font>
180                    saw_sync_clk <= 1'b0;
181                  end
182                end
183                else if ((data_phase_1 !== data_phase_2) && (pll_rec_clk !== 1'b1)) begin
                        <font color = "green">-8-</font>  
184                  pll_sync_clk <= ~saw_sync_clk;
           <font color = "green">          ==></font>
185                  saw_sync_clk <= 1'b0;
186                end
187                else begin
188                  pll_sync_clk <= 1'b0;
           <font color = "green">          ==></font>
189                end
190        
191              end
192            end
193            else begin
194              pll_sync_clk <= 1'b0;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
211            if (pll_reset) begin
               <font color = "red">-1-</font>  
212              feed_back <= 1'b1;
           <font color = "red">      ==></font>
213            end
214            else begin
215              feed_back <= (!feed_back) & phase_rst;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221            if (pll_reset) begin
               <font color = "red">-1-</font>  
222              pll_clk <= 1'b1;
           <font color = "red">      ==></font>
223            end
224            else begin
225              pll_clk <= phase_det & phase_rst;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
231            if (pll_reset) begin
               <font color = "red">-1-</font>  
232              pll_rec_clk <= 1'b0;
           <font color = "red">      ==></font>
233            end
234            else begin
235              pll_rec_clk <= extract_clk;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
308            if (hs_to_fs_sync_2) begin
               <font color = "green">-1-</font>  
309              clk4x_240Mhz = 1;
           <font color = "green">      ==></font>
310            end else begin
311              clk4x_240Mhz = ~clk4x_240Mhz;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
317            if (hs_to_fs_sync_4) begin
               <font color = "green">-1-</font>  
318              clk4x_120Mhz = 1;
           <font color = "green">      ==></font>
319            end else begin
320              clk4x_120Mhz = ~clk4x_120Mhz;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
327            if (hs_to_fs_sync_2) begin
               <font color = "green">-1-</font>  
328              clk4x_12Mhz = 1;
           <font color = "green">      ==></font>
329              clk4x_12Mhz_counter = 5;
330            end else begin
331              clk4x_12Mhz_counter = clk4x_12Mhz_counter - 1;
332              if (clk4x_12Mhz_counter == 0) begin
                 <font color = "green">-2-</font>  
333                clk4x_12Mhz = ~clk4x_12Mhz;
           <font color = "green">        ==></font>
334                clk4x_12Mhz_counter = 5;
335              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
346            if (ls_to_fs_sync_2) begin
               <font color = "green">-1-</font>  
347              clk4x_3Mhz = 0;
           <font color = "green">      ==></font>
348            end else begin
349              clk4x_3Mhz = ~clk4x_3Mhz;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
356            if (ls_to_fs_sync_4) begin
               <font color = "green">-1-</font>  
357              clk4x_1_5Mhz = 0;
           <font color = "green">      ==></font>
358            end else begin
359              clk4x_1_5Mhz = ~clk4x_1_5Mhz;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
371            if (clk1x_480Mhz_counter == 0) begin
               <font color = "green">-1-</font>  
372              clk1x_480Mhz = ~clk1x_480Mhz;
           <font color = "green">      ==></font>
373              clk1x_480Mhz_counter = 2;
374            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
381            if (clk1x_12Mhz_counter == 0) begin
               <font color = "green">-1-</font>  
382              clk1x_12Mhz = ~clk1x_12Mhz;
           <font color = "green">      ==></font>
383              clk1x_12Mhz_counter = 20;
384            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
391            if (clk1x_1_5Mhz_counter == 0) begin
               <font color = "green">-1-</font>  
392              clk1x_1_5Mhz = ~clk1x_1_5Mhz;
           <font color = "green">      ==></font>
393              clk1x_1_5Mhz_counter = 4;
394            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_30758">
    <li>
      <a href="#inst_tag_30758_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30758_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_30758_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30759">
    <li>
      <a href="#inst_tag_30759_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30759_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_30759_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_svt_usb_20_serial_if">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
