m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/modeltech64_10.5/examples
T_opt
!s110 1695901836
V=?@Y589ch;B_6Ea?G4Wla3
Z1 04 9 4 work Testbench fast 0
=1-601895569baa-6515688b-2b9-23c4
o-quiet -auto_acc_if_foreign -work work
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;10.5;63
R0
T_opt1
!s110 1696157224
VJoU]Rf72c>R3j1[UWKRgF1
R1
=1-601895569baa-65194e28-c7-3234
o-quiet -auto_acc_if_foreign -work work -L C:/altera/13.0sp1/modelsim_ase/altera/verilog/cycloneii
R2
n@_opt1
R3
R0
vModelSimTest
Z4 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 HLkI]7`8Nk9[lBGYe893H2
IjGhTB?bz`3fR2cF]Hi4L@0
Z5 dD:/TKHDL/TEST
w1696156271
8D:/TKHDL/TEST/ModelSimTest.vo
FD:/TKHDL/TEST/ModelSimTest.vo
L0 31
Z6 OL;L;10.5;63
!s108 1696157026.000000
!s107 D:/TKHDL/TEST/ModelSimTest.vo|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TKHDL/TEST/ModelSimTest.vo|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@model@sim@test
vTestbench
R4
r1
!s85 0
31
!i10b 1
!s100 lU=L]41SC=CTg@RNgMKSW1
I:1eig`f3K8J`DUM<>7^2D3
R5
w1695902854
8D:/TKHDL/TEST/Testbench.v
FD:/TKHDL/TEST/Testbench.v
L0 2
R6
!s108 1696157025.000000
!s107 D:/TKHDL/TEST/Testbench.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TKHDL/TEST/Testbench.v|
!i113 0
R7
R2
n@testbench
