INFO: [VRFC 10-163] Analyzing VHDL file "D:/courses/University courses/Design Automation/Homeworks/HW3/codes/HW4/HW4.srcs/sources_1/new/lock_users.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lock_users
INFO: [VRFC 10-163] Analyzing VHDL file "D:/courses/University courses/Design Automation/Homeworks/HW3/codes/HW4/HW4.srcs/sources_1/new/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB
