INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt/example_design/jesd204_0_phy_gt_tx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_gt_TX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt/example_design/jesd204_0_phy_gt_rx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_gt_RX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_gt_init
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt_cpll_railing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_gt_cpll_railing
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_gt_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt_multi_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_gt_multi_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt/example_design/jesd204_0_phy_gt_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_gt_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_block
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_support
INFO: [VRFC 10-2458] undeclared symbol common0_qpll_refclk_i, assumed default net type wire [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_support.v:1443]
INFO: [VRFC 10-2458] undeclared symbol common0_qpll_clk_i, assumed default net type wire [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_support.v:1444]
INFO: [VRFC 10-2458] undeclared symbol common1_qpll_refclk_i, assumed default net type wire [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_support.v:1446]
INFO: [VRFC 10-2458] undeclared symbol common1_qpll_clk_i, assumed default net type wire [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_support.v:1447]
INFO: [VRFC 10-2458] undeclared symbol common1_qpll_lock_i, assumed default net type wire [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_support.v:1566]
INFO: [VRFC 10-2458] undeclared symbol common0_qpll_lock_i, assumed default net type wire [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_support.v:1585]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_gtwizard_0_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_gtwizard_0_common
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_clocking.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_clocking
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_support
INFO: [VRFC 10-2458] undeclared symbol tx_reset_done, assumed default net type wire [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_support.v:880]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_address_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_register_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_register_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_axi_lite_ipif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_axi_lite_ipif
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_counter_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_counter_f
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_pselect_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_pselect_f
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_slave_attachment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_slave_attachment
INFO: [VRFC 10-2458] undeclared symbol dpto_cntr_ld_en, assumed default net type wire [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_slave_attachment.v:501]
INFO: [VRFC 10-2458] undeclared symbol dpto_cnt_en, assumed default net type wire [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_slave_attachment.v:502]
INFO: [VRFC 10-2458] undeclared symbol timeout_i, assumed default net type wire [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_slave_attachment.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_count_err.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_count_err
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_reset_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_reset_block
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_example_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_example_design
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_sig_chk
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:315]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:316]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:321]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:322]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:327]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:328]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:333]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:334]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:339]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:340]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:345]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:346]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_transport_layer_demapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_transport_layer_demapper
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/demo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
