// Seed: 3438220202
module module_0 ();
  module_2 modCall_1 ();
endmodule
module module_1;
  wire id_1, id_2, id_3;
  logic [7:0] id_4;
  module_0 modCall_1 ();
  wire id_5, id_6, id_7 = id_4[1];
endmodule
module module_2;
  assign id_1 = id_1;
  module_3 modCall_1 ();
  wire id_2, id_3, id_4;
endmodule
module module_3;
  assign id_1[!1 : 1] = 1'b0;
  assign id_2 = -1 === id_2 == 1;
  wire id_3;
endmodule
module module_4;
  always if (1 == id_1) $display(~id_1);
  module_3 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
