// Seed: 4191552503
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output logic id_1,
    output id_2,
    input id_3,
    input id_4
);
  assign id_1 = id_3;
endmodule
