module RAM1(
    input [2:0] in,
    output reg [31:0] my_out   
);

    always @(in, my_out) begin
        case (in)

            3'b000: my_out = 31'h00010001;
            3'b001: my_out = 31'h00100003;
            3'b010: my_out = 31'h00110003;
            3'b011: my_out = 31'h00010001;
	    3'b100: my_out = 31'h00100002;
            3'b101: my_out = 31'h00110001;
            3'b110: my_out = 31'h00010010;
            3'b111: my_out = 31'h00100015;

            default: 
               my_out = 31'hxxxxxxxx;
        endcase
    end

endmodule


