--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Framework.twx Framework.ncd -o Framework.twr Framework.pcf
-ucf frame.ucf

Design file:              Framework.ncd
Physical constraint file: Framework.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16321 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.008ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_12/XLXI_8/buffer_31 (SLICE_X42Y36.A4), 310 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_12/XLXI_8/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.399ns (Levels of Logic = 7)
  Clock Path Skew:      -0.070ns (0.555 - 0.625)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_12/XLXI_8/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO18  Trcko_DOA             1.800   XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y35.D6      net (fanout=1)        0.377   XLXN_224<18>
    SLICE_X44Y35.D       Tilo                  0.043   XLXI_49/XLXI_1/U2/register_31<979>
                                                       XLXI_36/Mmux_Cpu_data4bus101
    SLICE_X43Y36.C6      net (fanout=2)        0.287   Data_in<18>
    SLICE_X43Y36.C       Tilo                  0.043   Disp_num<18>
                                                       XLXI_5/MUX1_DispData/XLXI_3/XLXI_38/XLXI_21
    SLICE_X43Y36.D4      net (fanout=1)        0.236   XLXI_5/MUX1_DispData/XLXI_3/o1<2>
    SLICE_X43Y36.D       Tilo                  0.043   Disp_num<18>
                                                       XLXI_5/MUX1_DispData/XLXI_3/XLXI_20
    SLICE_X42Y37.B4      net (fanout=15)       0.573   Disp_num<18>
    SLICE_X42Y37.B       Tilo                  0.043   XLXI_12/XLXI_6/HTS3/MSEG/XLXN_439
                                                       XLXI_12/XLXI_6/HTS3/MSEG/XLXI_56
    SLICE_X43Y37.B2      net (fanout=2)        0.349   XLXI_12/XLXI_6/HTS3/MSEG/XLXN_439
    SLICE_X43Y37.B       Tilo                  0.043   XLXI_12/XLXI_6/HTS3/MSEG/XLXN_205
                                                       XLXI_12/XLXI_6/HTS3/MSEG/XLXI_13
    SLICE_X42Y36.B6      net (fanout=1)        0.296   XLXI_12/SEG_TXT<31>
    SLICE_X42Y36.B       Tilo                  0.043   XLXI_12/XLXI_8/buffer<28>
                                                       XLXI_12/XLXI_4/XLXI_8/XLXI_4/XLXI_19
    SLICE_X42Y36.A4      net (fanout=1)        0.244   XLXI_12/XLXN_5<31>
    SLICE_X42Y36.CLK     Tas                  -0.021   XLXI_12/XLXI_8/buffer<28>
                                                       XLXI_12/XLXI_8/buffer_31_rstpot
                                                       XLXI_12/XLXI_8/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.399ns (2.037ns logic, 2.362ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_12/XLXI_8/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.316ns (Levels of Logic = 7)
  Clock Path Skew:      -0.070ns (0.555 - 0.625)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_12/XLXI_8/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO18  Trcko_DOA             1.800   XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y35.D6      net (fanout=1)        0.377   XLXN_224<18>
    SLICE_X44Y35.D       Tilo                  0.043   XLXI_49/XLXI_1/U2/register_31<979>
                                                       XLXI_36/Mmux_Cpu_data4bus101
    SLICE_X43Y36.C6      net (fanout=2)        0.287   Data_in<18>
    SLICE_X43Y36.C       Tilo                  0.043   Disp_num<18>
                                                       XLXI_5/MUX1_DispData/XLXI_3/XLXI_38/XLXI_21
    SLICE_X43Y36.D4      net (fanout=1)        0.236   XLXI_5/MUX1_DispData/XLXI_3/o1<2>
    SLICE_X43Y36.D       Tilo                  0.043   Disp_num<18>
                                                       XLXI_5/MUX1_DispData/XLXI_3/XLXI_20
    SLICE_X42Y37.A4      net (fanout=15)       0.573   Disp_num<18>
    SLICE_X42Y37.A       Tilo                  0.043   XLXI_12/XLXI_6/HTS3/MSEG/XLXN_439
                                                       XLXI_12/XLXI_6/HTS3/MSEG/XLXI_58
    SLICE_X43Y37.B3      net (fanout=1)        0.266   XLXI_12/XLXI_6/HTS3/MSEG/XLXN_110
    SLICE_X43Y37.B       Tilo                  0.043   XLXI_12/XLXI_6/HTS3/MSEG/XLXN_205
                                                       XLXI_12/XLXI_6/HTS3/MSEG/XLXI_13
    SLICE_X42Y36.B6      net (fanout=1)        0.296   XLXI_12/SEG_TXT<31>
    SLICE_X42Y36.B       Tilo                  0.043   XLXI_12/XLXI_8/buffer<28>
                                                       XLXI_12/XLXI_4/XLXI_8/XLXI_4/XLXI_19
    SLICE_X42Y36.A4      net (fanout=1)        0.244   XLXI_12/XLXN_5<31>
    SLICE_X42Y36.CLK     Tas                  -0.021   XLXI_12/XLXI_8/buffer<28>
                                                       XLXI_12/XLXI_8/buffer_31_rstpot
                                                       XLXI_12/XLXI_8/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.316ns (2.037ns logic, 2.279ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_12/XLXI_8/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.272ns (Levels of Logic = 7)
  Clock Path Skew:      -0.070ns (0.555 - 0.625)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_12/XLXI_8/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO17  Trcko_DOA             1.800   XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y37.A6      net (fanout=1)        0.364   XLXN_224<17>
    SLICE_X47Y37.A       Tilo                  0.043   Data_in<5>
                                                       XLXI_36/Mmux_Cpu_data4bus91
    SLICE_X41Y35.A6      net (fanout=2)        0.438   Data_in<17>
    SLICE_X41Y35.A       Tilo                  0.043   XLXI_40/LED<3>
                                                       XLXI_5/MUX1_DispData/XLXI_3/XLXI_38/XLXI_16
    SLICE_X41Y35.B5      net (fanout=1)        0.149   XLXI_5/MUX1_DispData/XLXI_3/o1<1>
    SLICE_X41Y35.B       Tilo                  0.043   XLXI_40/LED<3>
                                                       XLXI_5/MUX1_DispData/XLXI_3/XLXI_17
    SLICE_X42Y37.B5      net (fanout=13)       0.395   Disp_num<17>
    SLICE_X42Y37.B       Tilo                  0.043   XLXI_12/XLXI_6/HTS3/MSEG/XLXN_439
                                                       XLXI_12/XLXI_6/HTS3/MSEG/XLXI_56
    SLICE_X43Y37.B2      net (fanout=2)        0.349   XLXI_12/XLXI_6/HTS3/MSEG/XLXN_439
    SLICE_X43Y37.B       Tilo                  0.043   XLXI_12/XLXI_6/HTS3/MSEG/XLXN_205
                                                       XLXI_12/XLXI_6/HTS3/MSEG/XLXI_13
    SLICE_X42Y36.B6      net (fanout=1)        0.296   XLXI_12/SEG_TXT<31>
    SLICE_X42Y36.B       Tilo                  0.043   XLXI_12/XLXI_8/buffer<28>
                                                       XLXI_12/XLXI_4/XLXI_8/XLXI_4/XLXI_19
    SLICE_X42Y36.A4      net (fanout=1)        0.244   XLXI_12/XLXN_5<31>
    SLICE_X42Y36.CLK     Tas                  -0.021   XLXI_12/XLXI_8/buffer<28>
                                                       XLXI_12/XLXI_8/buffer_31_rstpot
                                                       XLXI_12/XLXI_8/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.272ns (2.037ns logic, 2.235ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_12/XLXI_8/buffer_12 (SLICE_X43Y46.C5), 239 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_12/XLXI_8/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.386ns (Levels of Logic = 7)
  Clock Path Skew:      -0.066ns (0.559 - 0.625)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_12/XLXI_8/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO26  Trcko_DOA             1.800   XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y38.B6      net (fanout=1)        0.468   XLXN_224<26>
    SLICE_X44Y38.B       Tilo                  0.043   XLXI_5/MUX1_DispData/XLXI_4/o1<2>
                                                       XLXI_36/Mmux_Cpu_data4bus191
    SLICE_X44Y38.C6      net (fanout=32)       0.113   Data_in<26>
    SLICE_X44Y38.C       Tilo                  0.043   XLXI_5/MUX1_DispData/XLXI_4/o1<2>
                                                       XLXI_5/MUX1_DispData/XLXI_4/XLXI_38/XLXI_21
    SLICE_X43Y43.D6      net (fanout=1)        0.321   XLXI_5/MUX1_DispData/XLXI_4/o1<2>
    SLICE_X43Y43.D       Tilo                  0.043   XLXI_12/XLXI_8/buffer<17>
                                                       XLXI_5/MUX1_DispData/XLXI_4/XLXI_20
    SLICE_X42Y45.A3      net (fanout=15)       0.698   Disp_num<26>
    SLICE_X42Y45.A       Tilo                  0.043   XLXI_12/XLXI_6/HTS1/MSEG/XLXN_205
                                                       XLXI_12/XLXI_6/HTS1/MSEG/XLXI_56
    SLICE_X42Y45.D6      net (fanout=2)        0.336   XLXI_12/XLXI_6/HTS1/MSEG/XLXN_439
    SLICE_X42Y45.D       Tilo                  0.043   XLXI_12/XLXI_6/HTS1/MSEG/XLXN_205
                                                       XLXI_12/XLXI_6/HTS1/MSEG/XLXI_156
    SLICE_X43Y46.D5      net (fanout=1)        0.233   XLXI_12/XLXI_6/HTS1/MSEG/XLXN_205
    SLICE_X43Y46.D       Tilo                  0.043   XLXI_12/XLXI_8/buffer<12>
                                                       XLXI_12/XLXI_4/XLXI_7/XLXI_4/XLXI_16
    SLICE_X43Y46.C5      net (fanout=1)        0.150   XLXI_12/XLXN_5<12>
    SLICE_X43Y46.CLK     Tas                   0.009   XLXI_12/XLXI_8/buffer<12>
                                                       XLXI_12/XLXI_8/buffer_12_rstpot
                                                       XLXI_12/XLXI_8/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.386ns (2.067ns logic, 2.319ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_12/XLXI_8/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.223ns (Levels of Logic = 7)
  Clock Path Skew:      -0.066ns (0.559 - 0.625)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_12/XLXI_8/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO25  Trcko_DOA             1.800   XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y43.A6      net (fanout=1)        0.499   XLXN_224<25>
    SLICE_X45Y43.A       Tilo                  0.043   Disp_num<28>
                                                       XLXI_36/Mmux_Cpu_data4bus181
    SLICE_X45Y43.B5      net (fanout=32)       0.156   Data_in<25>
    SLICE_X45Y43.B       Tilo                  0.043   Disp_num<28>
                                                       XLXI_5/MUX1_DispData/XLXI_4/XLXI_38/XLXI_16
    SLICE_X42Y43.B6      net (fanout=1)        0.206   XLXI_5/MUX1_DispData/XLXI_4/o1<1>
    SLICE_X42Y43.B       Tilo                  0.043   XLXI_12/XLXI_8/buffer<18>
                                                       XLXI_5/MUX1_DispData/XLXI_4/XLXI_17
    SLICE_X43Y45.C4      net (fanout=14)       0.542   Disp_num<25>
    SLICE_X43Y45.C       Tilo                  0.043   XLXI_12/SEG_TXT<15>
                                                       XLXI_12/XLXI_6/HTS1/MSEG/XLXI_55
    SLICE_X42Y45.D2      net (fanout=2)        0.370   XLXI_12/XLXI_6/HTS1/MSEG/XLXN_107
    SLICE_X42Y45.D       Tilo                  0.043   XLXI_12/XLXI_6/HTS1/MSEG/XLXN_205
                                                       XLXI_12/XLXI_6/HTS1/MSEG/XLXI_156
    SLICE_X43Y46.D5      net (fanout=1)        0.233   XLXI_12/XLXI_6/HTS1/MSEG/XLXN_205
    SLICE_X43Y46.D       Tilo                  0.043   XLXI_12/XLXI_8/buffer<12>
                                                       XLXI_12/XLXI_4/XLXI_7/XLXI_4/XLXI_16
    SLICE_X43Y46.C5      net (fanout=1)        0.150   XLXI_12/XLXN_5<12>
    SLICE_X43Y46.CLK     Tas                   0.009   XLXI_12/XLXI_8/buffer<12>
                                                       XLXI_12/XLXI_8/buffer_12_rstpot
                                                       XLXI_12/XLXI_8/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.223ns (2.067ns logic, 2.156ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_12/XLXI_8/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.180ns (Levels of Logic = 7)
  Clock Path Skew:      -0.066ns (0.559 - 0.625)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_12/XLXI_8/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO27  Trcko_DOA             1.800   XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y40.C6      net (fanout=1)        0.447   XLXN_224<27>
    SLICE_X45Y40.C       Tilo                  0.043   XLXI_5/MUX1_DispData/XLXI_4/o1<3>
                                                       XLXI_36/Mmux_Cpu_data4bus201
    SLICE_X45Y40.D4      net (fanout=32)       0.243   Data_in<27>
    SLICE_X45Y40.D       Tilo                  0.043   XLXI_5/MUX1_DispData/XLXI_4/o1<3>
                                                       XLXI_5/MUX1_DispData/XLXI_4/XLXI_38/XLXI_26
    SLICE_X41Y43.B6      net (fanout=1)        0.336   XLXI_5/MUX1_DispData/XLXI_4/o1<3>
    SLICE_X41Y43.B       Tilo                  0.043   XLXI_12/XLXI_8/buffer<10>
                                                       XLXI_5/MUX1_DispData/XLXI_4/XLXI_23
    SLICE_X42Y45.A5      net (fanout=15)       0.368   Disp_num<27>
    SLICE_X42Y45.A       Tilo                  0.043   XLXI_12/XLXI_6/HTS1/MSEG/XLXN_205
                                                       XLXI_12/XLXI_6/HTS1/MSEG/XLXI_56
    SLICE_X42Y45.D6      net (fanout=2)        0.336   XLXI_12/XLXI_6/HTS1/MSEG/XLXN_439
    SLICE_X42Y45.D       Tilo                  0.043   XLXI_12/XLXI_6/HTS1/MSEG/XLXN_205
                                                       XLXI_12/XLXI_6/HTS1/MSEG/XLXI_156
    SLICE_X43Y46.D5      net (fanout=1)        0.233   XLXI_12/XLXI_6/HTS1/MSEG/XLXN_205
    SLICE_X43Y46.D       Tilo                  0.043   XLXI_12/XLXI_8/buffer<12>
                                                       XLXI_12/XLXI_4/XLXI_7/XLXI_4/XLXI_16
    SLICE_X43Y46.C5      net (fanout=1)        0.150   XLXI_12/XLXN_5<12>
    SLICE_X43Y46.CLK     Tas                   0.009   XLXI_12/XLXI_8/buffer<12>
                                                       XLXI_12/XLXI_8/buffer_12_rstpot
                                                       XLXI_12/XLXI_8/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.180ns (2.067ns logic, 2.113ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_12/XLXI_8/buffer_15 (SLICE_X42Y46.B6), 312 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_12/XLXI_8/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.366ns (Levels of Logic = 7)
  Clock Path Skew:      -0.066ns (0.559 - 0.625)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_12/XLXI_8/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO26  Trcko_DOA             1.800   XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y38.B6      net (fanout=1)        0.468   XLXN_224<26>
    SLICE_X44Y38.B       Tilo                  0.043   XLXI_5/MUX1_DispData/XLXI_4/o1<2>
                                                       XLXI_36/Mmux_Cpu_data4bus191
    SLICE_X44Y38.C6      net (fanout=32)       0.113   Data_in<26>
    SLICE_X44Y38.C       Tilo                  0.043   XLXI_5/MUX1_DispData/XLXI_4/o1<2>
                                                       XLXI_5/MUX1_DispData/XLXI_4/XLXI_38/XLXI_21
    SLICE_X43Y43.D6      net (fanout=1)        0.321   XLXI_5/MUX1_DispData/XLXI_4/o1<2>
    SLICE_X43Y43.D       Tilo                  0.043   XLXI_12/XLXI_8/buffer<17>
                                                       XLXI_5/MUX1_DispData/XLXI_4/XLXI_20
    SLICE_X42Y45.A3      net (fanout=15)       0.698   Disp_num<26>
    SLICE_X42Y45.A       Tilo                  0.043   XLXI_12/XLXI_6/HTS1/MSEG/XLXN_205
                                                       XLXI_12/XLXI_6/HTS1/MSEG/XLXI_56
    SLICE_X43Y45.D4      net (fanout=2)        0.438   XLXI_12/XLXI_6/HTS1/MSEG/XLXN_439
    SLICE_X43Y45.D       Tilo                  0.043   XLXI_12/SEG_TXT<15>
                                                       XLXI_12/XLXI_6/HTS1/MSEG/XLXI_13
    SLICE_X42Y46.C6      net (fanout=1)        0.186   XLXI_12/SEG_TXT<15>
    SLICE_X42Y46.C       Tilo                  0.043   XLXI_12/XLXI_8/buffer<15>
                                                       XLXI_12/XLXI_4/XLXI_7/XLXI_4/XLXI_19
    SLICE_X42Y46.B6      net (fanout=1)        0.106   XLXI_12/XLXN_5<15>
    SLICE_X42Y46.CLK     Tas                  -0.022   XLXI_12/XLXI_8/buffer<15>
                                                       XLXI_12/XLXI_8/buffer_15_rstpot
                                                       XLXI_12/XLXI_8/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.366ns (2.036ns logic, 2.330ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_12/XLXI_8/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.160ns (Levels of Logic = 7)
  Clock Path Skew:      -0.066ns (0.559 - 0.625)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_12/XLXI_8/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO27  Trcko_DOA             1.800   XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y40.C6      net (fanout=1)        0.447   XLXN_224<27>
    SLICE_X45Y40.C       Tilo                  0.043   XLXI_5/MUX1_DispData/XLXI_4/o1<3>
                                                       XLXI_36/Mmux_Cpu_data4bus201
    SLICE_X45Y40.D4      net (fanout=32)       0.243   Data_in<27>
    SLICE_X45Y40.D       Tilo                  0.043   XLXI_5/MUX1_DispData/XLXI_4/o1<3>
                                                       XLXI_5/MUX1_DispData/XLXI_4/XLXI_38/XLXI_26
    SLICE_X41Y43.B6      net (fanout=1)        0.336   XLXI_5/MUX1_DispData/XLXI_4/o1<3>
    SLICE_X41Y43.B       Tilo                  0.043   XLXI_12/XLXI_8/buffer<10>
                                                       XLXI_5/MUX1_DispData/XLXI_4/XLXI_23
    SLICE_X42Y45.A5      net (fanout=15)       0.368   Disp_num<27>
    SLICE_X42Y45.A       Tilo                  0.043   XLXI_12/XLXI_6/HTS1/MSEG/XLXN_205
                                                       XLXI_12/XLXI_6/HTS1/MSEG/XLXI_56
    SLICE_X43Y45.D4      net (fanout=2)        0.438   XLXI_12/XLXI_6/HTS1/MSEG/XLXN_439
    SLICE_X43Y45.D       Tilo                  0.043   XLXI_12/SEG_TXT<15>
                                                       XLXI_12/XLXI_6/HTS1/MSEG/XLXI_13
    SLICE_X42Y46.C6      net (fanout=1)        0.186   XLXI_12/SEG_TXT<15>
    SLICE_X42Y46.C       Tilo                  0.043   XLXI_12/XLXI_8/buffer<15>
                                                       XLXI_12/XLXI_4/XLXI_7/XLXI_4/XLXI_19
    SLICE_X42Y46.B6      net (fanout=1)        0.106   XLXI_12/XLXN_5<15>
    SLICE_X42Y46.CLK     Tas                  -0.022   XLXI_12/XLXI_8/buffer<15>
                                                       XLXI_12/XLXI_8/buffer_15_rstpot
                                                       XLXI_12/XLXI_8/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.160ns (2.036ns logic, 2.124ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_12/XLXI_8/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.152ns (Levels of Logic = 7)
  Clock Path Skew:      -0.066ns (0.559 - 0.625)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_12/XLXI_8/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO24  Trcko_DOA             1.800   XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y43.A6      net (fanout=1)        0.594   XLXN_224<24>
    SLICE_X44Y43.A       Tilo                  0.043   XLXI_5/MUX1_DispData/XLXI_4/XLXI_38/x_22
                                                       XLXI_36/Mmux_Cpu_data4bus171
    SLICE_X44Y43.B5      net (fanout=32)       0.168   Data_in<24>
    SLICE_X44Y43.B       Tilo                  0.043   XLXI_5/MUX1_DispData/XLXI_4/XLXI_38/x_22
                                                       XLXI_5/MUX1_DispData/XLXI_4/XLXI_38/XLXI_11
    SLICE_X43Y44.D6      net (fanout=1)        0.280   XLXI_5/MUX1_DispData/XLXI_4/o1<0>
    SLICE_X43Y44.D       Tilo                  0.043   Disp_num<24>
                                                       XLXI_5/MUX1_DispData/XLXI_4/XLXI_14
    SLICE_X42Y45.A6      net (fanout=15)       0.344   Disp_num<24>
    SLICE_X42Y45.A       Tilo                  0.043   XLXI_12/XLXI_6/HTS1/MSEG/XLXN_205
                                                       XLXI_12/XLXI_6/HTS1/MSEG/XLXI_56
    SLICE_X43Y45.D4      net (fanout=2)        0.438   XLXI_12/XLXI_6/HTS1/MSEG/XLXN_439
    SLICE_X43Y45.D       Tilo                  0.043   XLXI_12/SEG_TXT<15>
                                                       XLXI_12/XLXI_6/HTS1/MSEG/XLXI_13
    SLICE_X42Y46.C6      net (fanout=1)        0.186   XLXI_12/SEG_TXT<15>
    SLICE_X42Y46.C       Tilo                  0.043   XLXI_12/XLXI_8/buffer<15>
                                                       XLXI_12/XLXI_4/XLXI_7/XLXI_4/XLXI_19
    SLICE_X42Y46.B6      net (fanout=1)        0.106   XLXI_12/XLXN_5<15>
    SLICE_X42Y46.CLK     Tas                  -0.022   XLXI_12/XLXI_8/buffer<15>
                                                       XLXI_12/XLXI_8/buffer_15_rstpot
                                                       XLXI_12/XLXI_8/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.152ns (2.036ns logic, 2.116ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_12/XLXI_8/buffer_13 (SLICE_X40Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_12/XLXI_8/buffer_14 (FF)
  Destination:          XLXI_12/XLXI_8/buffer_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_12/XLXI_8/buffer_14 to XLXI_12/XLXI_8/buffer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y45.CQ      Tcko                  0.100   XLXI_12/XLXI_8/buffer<14>
                                                       XLXI_12/XLXI_8/buffer_14
    SLICE_X40Y45.A6      net (fanout=2)        0.065   XLXI_12/XLXI_8/buffer<14>
    SLICE_X40Y45.CLK     Tah         (-Th)     0.059   XLXI_12/XLXI_8/buffer<13>
                                                       XLXI_12/XLXI_8/buffer_13_rstpot
                                                       XLXI_12/XLXI_8/buffer_13
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.041ns logic, 0.065ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_12/XLXI_8/buffer_11 (SLICE_X40Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_12/XLXI_8/buffer_12 (FF)
  Destination:          XLXI_12/XLXI_8/buffer_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.329 - 0.297)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_12/XLXI_8/buffer_12 to XLXI_12/XLXI_8/buffer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y46.CQ      Tcko                  0.100   XLXI_12/XLXI_8/buffer<12>
                                                       XLXI_12/XLXI_8/buffer_12
    SLICE_X40Y46.A6      net (fanout=2)        0.111   XLXI_12/XLXI_8/buffer<12>
    SLICE_X40Y46.CLK     Tah         (-Th)     0.059   XLXI_12/XLXI_8/buffer<11>
                                                       XLXI_12/XLXI_8/buffer_11_rstpot
                                                       XLXI_12/XLXI_8/buffer_11
    -------------------------------------------------  ---------------------------
    Total                                      0.152ns (0.041ns logic, 0.111ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_12/XLXI_8/buffer_43 (SLICE_X45Y42.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_12/XLXI_8/buffer_44 (FF)
  Destination:          XLXI_12/XLXI_8/buffer_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.078 - 0.064)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_12/XLXI_8/buffer_44 to XLXI_12/XLXI_8/buffer_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y41.CQ      Tcko                  0.100   XLXI_12/XLXI_8/buffer<44>
                                                       XLXI_12/XLXI_8/buffer_44
    SLICE_X45Y42.A6      net (fanout=2)        0.104   XLXI_12/XLXI_8/buffer<44>
    SLICE_X45Y42.CLK     Tah         (-Th)     0.032   XLXI_12/XLXI_8/buffer<43>
                                                       XLXI_12/XLXI_8/buffer_43_rstpot
                                                       XLXI_12/XLXI_8/buffer_43
    -------------------------------------------------  ---------------------------
    Total                                      0.172ns (0.068ns logic, 0.104ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y7.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y7.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_45/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y7.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.996|    4.504|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 16321 paths, 0 nets, and 2707 connections

Design statistics:
   Minimum period:   9.008ns{1}   (Maximum frequency: 111.012MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 26 16:43:12 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 794 MB



