// Seed: 3014492964
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input logic id_5
);
  type_15 id_6;
  type_16(
      1
  );
  logic id_7 = id_1;
  logic id_8;
  logic id_9;
  logic id_10;
  type_0 id_11 (
      .id_0(1'b0 - 1),
      .id_1(id_6),
      .id_2(1),
      .id_3(1)
  );
  logic id_12;
  assign id_11 = id_6;
endmodule
`timescale 1ps / 1ps
`define pp_6 0
